Classic Timing Analyzer report for project
Tue Nov 08 16:52:58 2011
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLOCK_50_I'
  7. Clock Hold: 'CLOCK_50_I'
  8. tsu
  9. tco
 10. tpd
 11. th
 12. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                    ;
+------------------------------+----------+----------------------------------+----------------------------------+------------------------------------------+----------------------------------------+------------+------------+--------------+
; Type                         ; Slack    ; Required Time                    ; Actual Time                      ; From                                     ; To                                     ; From Clock ; To Clock   ; Failed Paths ;
+------------------------------+----------+----------------------------------+----------------------------------+------------------------------------------+----------------------------------------+------------+------------+--------------+
; Worst-case tsu               ; N/A      ; None                             ; 8.136 ns                         ; UART_RX_I                                ; top_state[0]                           ; --         ; CLOCK_50_I ; 0            ;
; Worst-case tco               ; N/A      ; None                             ; 13.608 ns                        ; top_state[0]                             ; SEVEN_SEGMENT_N_O[2][5]                ; CLOCK_50_I ; --         ; 0            ;
; Worst-case tpd               ; N/A      ; None                             ; 12.593 ns                        ; SWITCH_I[17]                             ; LED_GREEN_O[8]                         ; --         ; --         ; 0            ;
; Worst-case th                ; N/A      ; None                             ; -2.146 ns                        ; CLOCK_50_I                               ; SRAM_Controller:SRAM_unit|SRAM_LB_N_O  ; --         ; CLOCK_50_I ; 0            ;
; Clock Setup: 'CLOCK_50_I'    ; 5.549 ns ; 50.00 MHz ( period = 20.000 ns ) ; 69.20 MHz ( period = 14.451 ns ) ; mil1_FSM:mil1_unit|csc_even_val_select~9 ; mil1_FSM:mil1_unit|G_even[3]           ; CLOCK_50_I ; CLOCK_50_I ; 0            ;
; Clock Hold: 'CLOCK_50_I'     ; 0.391 ns ; 50.00 MHz ( period = 20.000 ns ) ; N/A                              ; VGA_SRAM_interface:VGA_unit|VGA_red[1]   ; VGA_SRAM_interface:VGA_unit|VGA_red[1] ; CLOCK_50_I ; CLOCK_50_I ; 0            ;
; Total number of failed paths ;          ;                                  ;                                  ;                                          ;                                        ;            ;            ; 0            ;
+------------------------------+----------+----------------------------------+----------------------------------+------------------------------------------+----------------------------------------+------------+------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                ;
+---------------------------------------------------------------------+--------------------+------+-------------------------+-------------+
; Option                                                              ; Setting            ; From ; To                      ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+-------------------------+-------------+
; Device Name                                                         ; EP2C35F672C6       ;      ;                         ;             ;
; Timing Models                                                       ; Final              ;      ;                         ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;                         ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;                         ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;                         ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;                         ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;                         ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;                         ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;                         ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;                         ;             ;
; Enable Clock Latency                                                ; Off                ;      ;                         ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;                         ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;                         ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;                         ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;                         ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;                         ;             ;
; Number of paths to report                                           ; 200                ;      ;                         ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;                         ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;                         ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;                         ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;                         ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;                         ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;                         ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;                         ;             ;
; Clock Settings                                                      ; clock_50MHz        ;      ; CLOCK_50_I              ;             ;
; Output Pin Load                                                     ; 20                 ;      ; SEVEN_SEGMENT_N_O[0][0] ;             ;
; Output Pin Load                                                     ; 20                 ;      ; SEVEN_SEGMENT_N_O[0][1] ;             ;
; Output Pin Load                                                     ; 20                 ;      ; SEVEN_SEGMENT_N_O[0][2] ;             ;
; Output Pin Load                                                     ; 20                 ;      ; SEVEN_SEGMENT_N_O[0][3] ;             ;
; Output Pin Load                                                     ; 20                 ;      ; SEVEN_SEGMENT_N_O[0][4] ;             ;
; Output Pin Load                                                     ; 20                 ;      ; SEVEN_SEGMENT_N_O[0][5] ;             ;
; Output Pin Load                                                     ; 20                 ;      ; SEVEN_SEGMENT_N_O[0][6] ;             ;
; Output Pin Load                                                     ; 20                 ;      ; SEVEN_SEGMENT_N_O[1][0] ;             ;
; Output Pin Load                                                     ; 20                 ;      ; SEVEN_SEGMENT_N_O[1][1] ;             ;
; Output Pin Load                                                     ; 20                 ;      ; SEVEN_SEGMENT_N_O[1][2] ;             ;
; Output Pin Load                                                     ; 20                 ;      ; SEVEN_SEGMENT_N_O[1][3] ;             ;
; Output Pin Load                                                     ; 20                 ;      ; SEVEN_SEGMENT_N_O[1][4] ;             ;
; Output Pin Load                                                     ; 20                 ;      ; SEVEN_SEGMENT_N_O[1][5] ;             ;
; Output Pin Load                                                     ; 20                 ;      ; SEVEN_SEGMENT_N_O[1][6] ;             ;
; Output Pin Load                                                     ; 20                 ;      ; SEVEN_SEGMENT_N_O[2][0] ;             ;
; Output Pin Load                                                     ; 20                 ;      ; SEVEN_SEGMENT_N_O[2][1] ;             ;
; Output Pin Load                                                     ; 20                 ;      ; SEVEN_SEGMENT_N_O[2][2] ;             ;
; Output Pin Load                                                     ; 20                 ;      ; SEVEN_SEGMENT_N_O[2][3] ;             ;
; Output Pin Load                                                     ; 20                 ;      ; SEVEN_SEGMENT_N_O[2][4] ;             ;
; Output Pin Load                                                     ; 20                 ;      ; SEVEN_SEGMENT_N_O[2][5] ;             ;
; Output Pin Load                                                     ; 20                 ;      ; SEVEN_SEGMENT_N_O[2][6] ;             ;
; Output Pin Load                                                     ; 20                 ;      ; SEVEN_SEGMENT_N_O[3][0] ;             ;
; Output Pin Load                                                     ; 20                 ;      ; SEVEN_SEGMENT_N_O[3][1] ;             ;
; Output Pin Load                                                     ; 20                 ;      ; SEVEN_SEGMENT_N_O[3][2] ;             ;
; Output Pin Load                                                     ; 20                 ;      ; SEVEN_SEGMENT_N_O[3][3] ;             ;
; Output Pin Load                                                     ; 20                 ;      ; SEVEN_SEGMENT_N_O[3][4] ;             ;
; Output Pin Load                                                     ; 20                 ;      ; SEVEN_SEGMENT_N_O[3][5] ;             ;
; Output Pin Load                                                     ; 20                 ;      ; SEVEN_SEGMENT_N_O[3][6] ;             ;
; Output Pin Load                                                     ; 20                 ;      ; SEVEN_SEGMENT_N_O[4][0] ;             ;
; Output Pin Load                                                     ; 20                 ;      ; SEVEN_SEGMENT_N_O[4][1] ;             ;
; Output Pin Load                                                     ; 20                 ;      ; SEVEN_SEGMENT_N_O[4][2] ;             ;
; Output Pin Load                                                     ; 20                 ;      ; SEVEN_SEGMENT_N_O[4][3] ;             ;
; Output Pin Load                                                     ; 20                 ;      ; SEVEN_SEGMENT_N_O[4][4] ;             ;
; Output Pin Load                                                     ; 20                 ;      ; SEVEN_SEGMENT_N_O[4][5] ;             ;
; Output Pin Load                                                     ; 20                 ;      ; SEVEN_SEGMENT_N_O[4][6] ;             ;
; Output Pin Load                                                     ; 20                 ;      ; SEVEN_SEGMENT_N_O[5][0] ;             ;
; Output Pin Load                                                     ; 20                 ;      ; SEVEN_SEGMENT_N_O[5][1] ;             ;
; Output Pin Load                                                     ; 20                 ;      ; SEVEN_SEGMENT_N_O[5][2] ;             ;
; Output Pin Load                                                     ; 20                 ;      ; SEVEN_SEGMENT_N_O[5][3] ;             ;
; Output Pin Load                                                     ; 20                 ;      ; SEVEN_SEGMENT_N_O[5][4] ;             ;
; Output Pin Load                                                     ; 20                 ;      ; SEVEN_SEGMENT_N_O[5][5] ;             ;
; Output Pin Load                                                     ; 20                 ;      ; SEVEN_SEGMENT_N_O[5][6] ;             ;
; Output Pin Load                                                     ; 20                 ;      ; SEVEN_SEGMENT_N_O[6][0] ;             ;
; Output Pin Load                                                     ; 20                 ;      ; SEVEN_SEGMENT_N_O[6][1] ;             ;
; Output Pin Load                                                     ; 20                 ;      ; SEVEN_SEGMENT_N_O[6][2] ;             ;
; Output Pin Load                                                     ; 20                 ;      ; SEVEN_SEGMENT_N_O[6][3] ;             ;
; Output Pin Load                                                     ; 20                 ;      ; SEVEN_SEGMENT_N_O[6][4] ;             ;
; Output Pin Load                                                     ; 20                 ;      ; SEVEN_SEGMENT_N_O[6][5] ;             ;
; Output Pin Load                                                     ; 20                 ;      ; SEVEN_SEGMENT_N_O[6][6] ;             ;
; Output Pin Load                                                     ; 20                 ;      ; SEVEN_SEGMENT_N_O[7][0] ;             ;
; Output Pin Load                                                     ; 20                 ;      ; SEVEN_SEGMENT_N_O[7][1] ;             ;
; Output Pin Load                                                     ; 20                 ;      ; SEVEN_SEGMENT_N_O[7][2] ;             ;
; Output Pin Load                                                     ; 20                 ;      ; SEVEN_SEGMENT_N_O[7][3] ;             ;
; Output Pin Load                                                     ; 20                 ;      ; SEVEN_SEGMENT_N_O[7][4] ;             ;
; Output Pin Load                                                     ; 20                 ;      ; SEVEN_SEGMENT_N_O[7][5] ;             ;
; Output Pin Load                                                     ; 20                 ;      ; SEVEN_SEGMENT_N_O[7][6] ;             ;
; Output Pin Load                                                     ; 20                 ;      ; LED_GREEN_O[0]          ;             ;
; Output Pin Load                                                     ; 20                 ;      ; LED_GREEN_O[1]          ;             ;
; Output Pin Load                                                     ; 20                 ;      ; LED_GREEN_O[2]          ;             ;
; Output Pin Load                                                     ; 20                 ;      ; LED_GREEN_O[3]          ;             ;
; Output Pin Load                                                     ; 20                 ;      ; LED_GREEN_O[4]          ;             ;
; Output Pin Load                                                     ; 20                 ;      ; LED_GREEN_O[5]          ;             ;
; Output Pin Load                                                     ; 20                 ;      ; LED_GREEN_O[6]          ;             ;
; Output Pin Load                                                     ; 20                 ;      ; LED_GREEN_O[7]          ;             ;
; Output Pin Load                                                     ; 20                 ;      ; LED_GREEN_O[8]          ;             ;
; Output Pin Load                                                     ; 20                 ;      ; VGA_CLOCK_O             ;             ;
; Output Pin Load                                                     ; 20                 ;      ; VGA_HSYNC_O             ;             ;
; Output Pin Load                                                     ; 20                 ;      ; VGA_VSYNC_O             ;             ;
; Output Pin Load                                                     ; 20                 ;      ; VGA_BLANK_O             ;             ;
; Output Pin Load                                                     ; 20                 ;      ; VGA_SYNC_O              ;             ;
; Output Pin Load                                                     ; 20                 ;      ; VGA_RED_O[0]            ;             ;
; Output Pin Load                                                     ; 20                 ;      ; VGA_RED_O[1]            ;             ;
; Output Pin Load                                                     ; 20                 ;      ; VGA_RED_O[2]            ;             ;
; Output Pin Load                                                     ; 20                 ;      ; VGA_RED_O[3]            ;             ;
; Output Pin Load                                                     ; 20                 ;      ; VGA_RED_O[4]            ;             ;
; Output Pin Load                                                     ; 20                 ;      ; VGA_RED_O[5]            ;             ;
; Output Pin Load                                                     ; 20                 ;      ; VGA_RED_O[6]            ;             ;
; Output Pin Load                                                     ; 20                 ;      ; VGA_RED_O[7]            ;             ;
; Output Pin Load                                                     ; 20                 ;      ; VGA_RED_O[8]            ;             ;
; Output Pin Load                                                     ; 20                 ;      ; VGA_RED_O[9]            ;             ;
; Output Pin Load                                                     ; 20                 ;      ; VGA_GREEN_O[0]          ;             ;
; Output Pin Load                                                     ; 20                 ;      ; VGA_GREEN_O[1]          ;             ;
; Output Pin Load                                                     ; 20                 ;      ; VGA_GREEN_O[2]          ;             ;
; Output Pin Load                                                     ; 20                 ;      ; VGA_GREEN_O[3]          ;             ;
; Output Pin Load                                                     ; 20                 ;      ; VGA_GREEN_O[4]          ;             ;
; Output Pin Load                                                     ; 20                 ;      ; VGA_GREEN_O[5]          ;             ;
; Output Pin Load                                                     ; 20                 ;      ; VGA_GREEN_O[6]          ;             ;
; Output Pin Load                                                     ; 20                 ;      ; VGA_GREEN_O[7]          ;             ;
; Output Pin Load                                                     ; 20                 ;      ; VGA_GREEN_O[8]          ;             ;
; Output Pin Load                                                     ; 20                 ;      ; VGA_GREEN_O[9]          ;             ;
; Output Pin Load                                                     ; 20                 ;      ; VGA_BLUE_O[0]           ;             ;
; Output Pin Load                                                     ; 20                 ;      ; VGA_BLUE_O[1]           ;             ;
; Output Pin Load                                                     ; 20                 ;      ; VGA_BLUE_O[2]           ;             ;
; Output Pin Load                                                     ; 20                 ;      ; VGA_BLUE_O[3]           ;             ;
; Output Pin Load                                                     ; 20                 ;      ; VGA_BLUE_O[4]           ;             ;
; Output Pin Load                                                     ; 20                 ;      ; VGA_BLUE_O[5]           ;             ;
; Output Pin Load                                                     ; 20                 ;      ; VGA_BLUE_O[6]           ;             ;
; Output Pin Load                                                     ; 20                 ;      ; VGA_BLUE_O[7]           ;             ;
; Output Pin Load                                                     ; 20                 ;      ; VGA_BLUE_O[8]           ;             ;
; Output Pin Load                                                     ; 20                 ;      ; VGA_BLUE_O[9]           ;             ;
; Output Pin Load                                                     ; 20                 ;      ; SRAM_ADDRESS_O[0]       ;             ;
; Output Pin Load                                                     ; 20                 ;      ; SRAM_ADDRESS_O[1]       ;             ;
; Output Pin Load                                                     ; 20                 ;      ; SRAM_ADDRESS_O[2]       ;             ;
; Output Pin Load                                                     ; 20                 ;      ; SRAM_ADDRESS_O[3]       ;             ;
; Output Pin Load                                                     ; 20                 ;      ; SRAM_ADDRESS_O[4]       ;             ;
; Output Pin Load                                                     ; 20                 ;      ; SRAM_ADDRESS_O[5]       ;             ;
; Output Pin Load                                                     ; 20                 ;      ; SRAM_ADDRESS_O[6]       ;             ;
; Output Pin Load                                                     ; 20                 ;      ; SRAM_ADDRESS_O[7]       ;             ;
; Output Pin Load                                                     ; 20                 ;      ; SRAM_ADDRESS_O[8]       ;             ;
; Output Pin Load                                                     ; 20                 ;      ; SRAM_ADDRESS_O[9]       ;             ;
; Output Pin Load                                                     ; 20                 ;      ; SRAM_ADDRESS_O[10]      ;             ;
; Output Pin Load                                                     ; 20                 ;      ; SRAM_ADDRESS_O[11]      ;             ;
; Output Pin Load                                                     ; 20                 ;      ; SRAM_ADDRESS_O[12]      ;             ;
; Output Pin Load                                                     ; 20                 ;      ; SRAM_ADDRESS_O[13]      ;             ;
; Output Pin Load                                                     ; 20                 ;      ; SRAM_ADDRESS_O[14]      ;             ;
; Output Pin Load                                                     ; 20                 ;      ; SRAM_ADDRESS_O[15]      ;             ;
; Output Pin Load                                                     ; 20                 ;      ; SRAM_ADDRESS_O[16]      ;             ;
; Output Pin Load                                                     ; 20                 ;      ; SRAM_ADDRESS_O[17]      ;             ;
; Output Pin Load                                                     ; 20                 ;      ; SRAM_UB_N_O             ;             ;
; Output Pin Load                                                     ; 20                 ;      ; SRAM_LB_N_O             ;             ;
; Output Pin Load                                                     ; 20                 ;      ; SRAM_WE_N_O             ;             ;
; Output Pin Load                                                     ; 20                 ;      ; SRAM_CE_N_O             ;             ;
; Output Pin Load                                                     ; 20                 ;      ; SRAM_OE_N_O             ;             ;
; Output Pin Load                                                     ; 20                 ;      ; UART_TX_O               ;             ;
; Output Pin Load                                                     ; 20                 ;      ; SRAM_DATA_IO[5]         ;             ;
; Output Pin Load                                                     ; 20                 ;      ; SRAM_DATA_IO[4]         ;             ;
; Output Pin Load                                                     ; 20                 ;      ; SRAM_DATA_IO[6]         ;             ;
; Output Pin Load                                                     ; 20                 ;      ; SRAM_DATA_IO[7]         ;             ;
; Output Pin Load                                                     ; 20                 ;      ; SRAM_DATA_IO[0]         ;             ;
; Output Pin Load                                                     ; 20                 ;      ; SRAM_DATA_IO[1]         ;             ;
; Output Pin Load                                                     ; 20                 ;      ; SRAM_DATA_IO[2]         ;             ;
; Output Pin Load                                                     ; 20                 ;      ; SRAM_DATA_IO[8]         ;             ;
; Output Pin Load                                                     ; 20                 ;      ; SRAM_DATA_IO[9]         ;             ;
; Output Pin Load                                                     ; 20                 ;      ; SRAM_DATA_IO[10]        ;             ;
; Output Pin Load                                                     ; 20                 ;      ; SRAM_DATA_IO[11]        ;             ;
; Output Pin Load                                                     ; 20                 ;      ; SRAM_DATA_IO[12]        ;             ;
; Output Pin Load                                                     ; 20                 ;      ; SRAM_DATA_IO[13]        ;             ;
; Output Pin Load                                                     ; 20                 ;      ; SRAM_DATA_IO[14]        ;             ;
; Output Pin Load                                                     ; 20                 ;      ; SRAM_DATA_IO[15]        ;             ;
; Output Pin Load                                                     ; 20                 ;      ; SRAM_DATA_IO[3]         ;             ;
+---------------------------------------------------------------------+--------------------+------+-------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------+--------------------+------------+------------------+---------------+--------------+-------------+-----------------------+---------------------+-----------+--------------+
; Clock Node Name                                                                          ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on    ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset    ; Phase offset ;
+------------------------------------------------------------------------------------------+--------------------+------------+------------------+---------------+--------------+-------------+-----------------------+---------------------+-----------+--------------+
; SRAM_Controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component|_clk0 ;                    ; PLL output ; 100.0 MHz        ; 0.000 ns      ; 0.000 ns     ; clock_50MHz ; 2                     ; 1                   ; -2.358 ns ;              ;
; CLOCK_50_I                                                                               ; clock_50MHz        ; User Pin   ; 50.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --          ; N/A                   ; N/A                 ; N/A       ;              ;
+------------------------------------------------------------------------------------------+--------------------+------------+------------------+---------------+--------------+-------------+-----------------------+---------------------+-----------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLOCK_50_I'                                                                                                                                                                                                                                                              ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------+-------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                     ; To                            ; From Clock ; To Clock   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------+-------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; 5.549 ns                                ; 69.20 MHz ( period = 14.451 ns )                    ; mil1_FSM:mil1_unit|csc_even_val_select~9 ; mil1_FSM:mil1_unit|G_even[3]  ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.786 ns                 ; 14.237 ns               ;
; 5.549 ns                                ; 69.20 MHz ( period = 14.451 ns )                    ; mil1_FSM:mil1_unit|csc_even_val_select~9 ; mil1_FSM:mil1_unit|G_even[4]  ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.786 ns                 ; 14.237 ns               ;
; 5.552 ns                                ; 69.21 MHz ( period = 14.448 ns )                    ; mil1_FSM:mil1_unit|csc_even_val_select~9 ; mil1_FSM:mil1_unit|G_even[0]  ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.786 ns                 ; 14.234 ns               ;
; 5.553 ns                                ; 69.22 MHz ( period = 14.447 ns )                    ; mil1_FSM:mil1_unit|csc_even_val_select~9 ; mil1_FSM:mil1_unit|G_even[5]  ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.786 ns                 ; 14.233 ns               ;
; 5.555 ns                                ; 69.23 MHz ( period = 14.445 ns )                    ; mil1_FSM:mil1_unit|csc_even_val_select~9 ; mil1_FSM:mil1_unit|G_even[1]  ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.786 ns                 ; 14.231 ns               ;
; 5.555 ns                                ; 69.23 MHz ( period = 14.445 ns )                    ; mil1_FSM:mil1_unit|csc_even_val_select~9 ; mil1_FSM:mil1_unit|G_even[2]  ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.786 ns                 ; 14.231 ns               ;
; 5.637 ns                                ; 69.62 MHz ( period = 14.363 ns )                    ; mil1_FSM:mil1_unit|csc_even_val_select~9 ; mil1_FSM:mil1_unit|G_even[31] ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.778 ns                 ; 14.141 ns               ;
; 5.821 ns                                ; 70.53 MHz ( period = 14.179 ns )                    ; mil1_FSM:mil1_unit|csc_even_val_select~8 ; mil1_FSM:mil1_unit|R_odd[3]   ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.781 ns                 ; 13.960 ns               ;
; 5.821 ns                                ; 70.53 MHz ( period = 14.179 ns )                    ; mil1_FSM:mil1_unit|csc_even_val_select~8 ; mil1_FSM:mil1_unit|R_odd[7]   ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.781 ns                 ; 13.960 ns               ;
; 5.822 ns                                ; 70.53 MHz ( period = 14.178 ns )                    ; mil1_FSM:mil1_unit|csc_even_val_select~8 ; mil1_FSM:mil1_unit|R_odd[14]  ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.781 ns                 ; 13.959 ns               ;
; 5.823 ns                                ; 70.54 MHz ( period = 14.177 ns )                    ; mil1_FSM:mil1_unit|csc_even_val_select~8 ; mil1_FSM:mil1_unit|R_odd[1]   ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.781 ns                 ; 13.958 ns               ;
; 5.827 ns                                ; 70.56 MHz ( period = 14.173 ns )                    ; mil1_FSM:mil1_unit|csc_even_val_select~8 ; mil1_FSM:mil1_unit|R_odd[15]  ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.781 ns                 ; 13.954 ns               ;
; 5.828 ns                                ; 70.56 MHz ( period = 14.172 ns )                    ; mil1_FSM:mil1_unit|csc_even_val_select~8 ; mil1_FSM:mil1_unit|R_odd[10]  ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.781 ns                 ; 13.953 ns               ;
; 5.829 ns                                ; 70.57 MHz ( period = 14.171 ns )                    ; mil1_FSM:mil1_unit|csc_even_val_select~8 ; mil1_FSM:mil1_unit|R_odd[12]  ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.781 ns                 ; 13.952 ns               ;
; 5.830 ns                                ; 70.57 MHz ( period = 14.170 ns )                    ; mil1_FSM:mil1_unit|csc_even_val_select~8 ; mil1_FSM:mil1_unit|R_odd[11]  ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.781 ns                 ; 13.951 ns               ;
; 5.831 ns                                ; 70.58 MHz ( period = 14.169 ns )                    ; mil1_FSM:mil1_unit|csc_even_val_select~8 ; mil1_FSM:mil1_unit|R_odd[2]   ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.781 ns                 ; 13.950 ns               ;
; 5.852 ns                                ; 70.68 MHz ( period = 14.148 ns )                    ; mil1_FSM:mil1_unit|csc_even_val_select~8 ; mil1_FSM:mil1_unit|B_odd[3]   ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.781 ns                 ; 13.929 ns               ;
; 5.852 ns                                ; 70.68 MHz ( period = 14.148 ns )                    ; mil1_FSM:mil1_unit|csc_even_val_select~8 ; mil1_FSM:mil1_unit|B_odd[10]  ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.781 ns                 ; 13.929 ns               ;
; 5.853 ns                                ; 70.69 MHz ( period = 14.147 ns )                    ; mil1_FSM:mil1_unit|csc_even_val_select~8 ; mil1_FSM:mil1_unit|B_odd[1]   ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.781 ns                 ; 13.928 ns               ;
; 5.854 ns                                ; 70.69 MHz ( period = 14.146 ns )                    ; mil1_FSM:mil1_unit|csc_even_val_select~8 ; mil1_FSM:mil1_unit|B_odd[2]   ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.781 ns                 ; 13.927 ns               ;
; 5.856 ns                                ; 70.70 MHz ( period = 14.144 ns )                    ; mil1_FSM:mil1_unit|csc_even_val_select~8 ; mil1_FSM:mil1_unit|B_odd[9]   ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.781 ns                 ; 13.925 ns               ;
; 5.856 ns                                ; 70.70 MHz ( period = 14.144 ns )                    ; mil1_FSM:mil1_unit|csc_even_val_select~8 ; mil1_FSM:mil1_unit|B_odd[12]  ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.781 ns                 ; 13.925 ns               ;
; 5.863 ns                                ; 70.74 MHz ( period = 14.137 ns )                    ; mil1_FSM:mil1_unit|csc_even_val_select~8 ; mil1_FSM:mil1_unit|B_odd[14]  ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.781 ns                 ; 13.918 ns               ;
; 5.876 ns                                ; 70.80 MHz ( period = 14.124 ns )                    ; mil1_FSM:mil1_unit|csc_even_val_select~8 ; mil1_FSM:mil1_unit|B_odd[11]  ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.781 ns                 ; 13.905 ns               ;
; 5.891 ns                                ; 70.88 MHz ( period = 14.109 ns )                    ; mil1_FSM:mil1_unit|csc_even_val_select~9 ; mil1_FSM:mil1_unit|G_even[10] ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.900 ns               ;
; 5.892 ns                                ; 70.88 MHz ( period = 14.108 ns )                    ; mil1_FSM:mil1_unit|csc_even_val_select~9 ; mil1_FSM:mil1_unit|G_even[11] ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.899 ns               ;
; 5.893 ns                                ; 70.89 MHz ( period = 14.107 ns )                    ; mil1_FSM:mil1_unit|csc_even_val_select~9 ; mil1_FSM:mil1_unit|G_even[12] ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.898 ns               ;
; 5.894 ns                                ; 70.89 MHz ( period = 14.106 ns )                    ; mil1_FSM:mil1_unit|csc_even_val_select~9 ; mil1_FSM:mil1_unit|G_even[6]  ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.897 ns               ;
; 5.894 ns                                ; 70.89 MHz ( period = 14.106 ns )                    ; mil1_FSM:mil1_unit|csc_even_val_select~9 ; mil1_FSM:mil1_unit|G_even[9]  ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.897 ns               ;
; 5.894 ns                                ; 70.89 MHz ( period = 14.106 ns )                    ; mil1_FSM:mil1_unit|csc_even_val_select~9 ; mil1_FSM:mil1_unit|G_even[13] ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.897 ns               ;
; 5.895 ns                                ; 70.90 MHz ( period = 14.105 ns )                    ; mil1_FSM:mil1_unit|csc_even_val_select~9 ; mil1_FSM:mil1_unit|G_even[7]  ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.896 ns               ;
; 5.895 ns                                ; 70.90 MHz ( period = 14.105 ns )                    ; mil1_FSM:mil1_unit|csc_even_val_select~9 ; mil1_FSM:mil1_unit|G_even[8]  ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.896 ns               ;
; 5.982 ns                                ; 71.34 MHz ( period = 14.018 ns )                    ; mil1_FSM:mil1_unit|csc_even_val_select~9 ; mil1_FSM:mil1_unit|G_even[21] ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.789 ns                 ; 13.807 ns               ;
; 6.030 ns                                ; 71.58 MHz ( period = 13.970 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[7]          ; mil1_FSM:mil1_unit|R_odd[3]   ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.761 ns               ;
; 6.030 ns                                ; 71.58 MHz ( period = 13.970 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[7]          ; mil1_FSM:mil1_unit|R_odd[7]   ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.761 ns               ;
; 6.031 ns                                ; 71.59 MHz ( period = 13.969 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[7]          ; mil1_FSM:mil1_unit|R_odd[14]  ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.760 ns               ;
; 6.032 ns                                ; 71.59 MHz ( period = 13.968 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[7]          ; mil1_FSM:mil1_unit|R_odd[1]   ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.759 ns               ;
; 6.036 ns                                ; 71.61 MHz ( period = 13.964 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[7]          ; mil1_FSM:mil1_unit|R_odd[15]  ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.755 ns               ;
; 6.037 ns                                ; 71.62 MHz ( period = 13.963 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[7]          ; mil1_FSM:mil1_unit|R_odd[10]  ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.754 ns               ;
; 6.038 ns                                ; 71.62 MHz ( period = 13.962 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[7]          ; mil1_FSM:mil1_unit|R_odd[12]  ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.753 ns               ;
; 6.039 ns                                ; 71.63 MHz ( period = 13.961 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[7]          ; mil1_FSM:mil1_unit|R_odd[11]  ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.752 ns               ;
; 6.040 ns                                ; 71.63 MHz ( period = 13.960 ns )                    ; mil1_FSM:mil1_unit|csc_even_val_select~8 ; mil1_FSM:mil1_unit|B_odd[0]   ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.804 ns                 ; 13.764 ns               ;
; 6.040 ns                                ; 71.63 MHz ( period = 13.960 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[7]          ; mil1_FSM:mil1_unit|R_odd[2]   ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.751 ns               ;
; 6.061 ns                                ; 71.74 MHz ( period = 13.939 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[7]          ; mil1_FSM:mil1_unit|B_odd[3]   ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.730 ns               ;
; 6.061 ns                                ; 71.74 MHz ( period = 13.939 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[7]          ; mil1_FSM:mil1_unit|B_odd[10]  ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.730 ns               ;
; 6.062 ns                                ; 71.75 MHz ( period = 13.938 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[7]          ; mil1_FSM:mil1_unit|B_odd[1]   ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.729 ns               ;
; 6.063 ns                                ; 71.75 MHz ( period = 13.937 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[7]          ; mil1_FSM:mil1_unit|B_odd[2]   ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.728 ns               ;
; 6.065 ns                                ; 71.76 MHz ( period = 13.935 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[7]          ; mil1_FSM:mil1_unit|B_odd[9]   ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.726 ns               ;
; 6.065 ns                                ; 71.76 MHz ( period = 13.935 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[7]          ; mil1_FSM:mil1_unit|B_odd[12]  ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.726 ns               ;
; 6.072 ns                                ; 71.80 MHz ( period = 13.928 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[7]          ; mil1_FSM:mil1_unit|B_odd[14]  ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.719 ns               ;
; 6.082 ns                                ; 71.85 MHz ( period = 13.918 ns )                    ; mil1_FSM:mil1_unit|csc_even_val_select~8 ; mil1_FSM:mil1_unit|R_odd[8]   ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.781 ns                 ; 13.699 ns               ;
; 6.082 ns                                ; 71.85 MHz ( period = 13.918 ns )                    ; mil1_FSM:mil1_unit|csc_even_val_select~8 ; mil1_FSM:mil1_unit|R_odd[13]  ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.781 ns                 ; 13.699 ns               ;
; 6.083 ns                                ; 71.85 MHz ( period = 13.917 ns )                    ; mil1_FSM:mil1_unit|csc_even_val_select~8 ; mil1_FSM:mil1_unit|R_odd[6]   ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.781 ns                 ; 13.698 ns               ;
; 6.084 ns                                ; 71.86 MHz ( period = 13.916 ns )                    ; mil1_FSM:mil1_unit|csc_even_val_select~8 ; mil1_FSM:mil1_unit|R_odd[0]   ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.781 ns                 ; 13.697 ns               ;
; 6.085 ns                                ; 71.86 MHz ( period = 13.915 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[7]          ; mil1_FSM:mil1_unit|B_odd[11]  ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.706 ns               ;
; 6.086 ns                                ; 71.87 MHz ( period = 13.914 ns )                    ; mil1_FSM:mil1_unit|csc_even_val_select~8 ; mil1_FSM:mil1_unit|R_odd[4]   ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.781 ns                 ; 13.695 ns               ;
; 6.086 ns                                ; 71.87 MHz ( period = 13.914 ns )                    ; mil1_FSM:mil1_unit|csc_even_val_select~8 ; mil1_FSM:mil1_unit|R_odd[9]   ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.781 ns                 ; 13.695 ns               ;
; 6.087 ns                                ; 71.88 MHz ( period = 13.913 ns )                    ; mil1_FSM:mil1_unit|csc_even_val_select~8 ; mil1_FSM:mil1_unit|R_odd[5]   ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.781 ns                 ; 13.694 ns               ;
; 6.094 ns                                ; 71.91 MHz ( period = 13.906 ns )                    ; mil1_FSM:mil1_unit|csc_even_val_select~8 ; mil1_FSM:mil1_unit|R_odd[31]  ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.778 ns                 ; 13.684 ns               ;
; 6.100 ns                                ; 71.94 MHz ( period = 13.900 ns )                    ; mil1_FSM:mil1_unit|csc_even_val_select~8 ; mil1_FSM:mil1_unit|B_odd[8]   ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.781 ns                 ; 13.681 ns               ;
; 6.101 ns                                ; 71.95 MHz ( period = 13.899 ns )                    ; mil1_FSM:mil1_unit|csc_even_val_select~8 ; mil1_FSM:mil1_unit|B_odd[7]   ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.781 ns                 ; 13.680 ns               ;
; 6.105 ns                                ; 71.97 MHz ( period = 13.895 ns )                    ; mil1_FSM:mil1_unit|csc_even_val_select~8 ; mil1_FSM:mil1_unit|B_odd[4]   ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.781 ns                 ; 13.676 ns               ;
; 6.108 ns                                ; 71.98 MHz ( period = 13.892 ns )                    ; mil1_FSM:mil1_unit|csc_even_val_select~8 ; mil1_FSM:mil1_unit|B_odd[13]  ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.781 ns                 ; 13.673 ns               ;
; 6.112 ns                                ; 72.00 MHz ( period = 13.888 ns )                    ; mil1_FSM:mil1_unit|csc_even_val_select~8 ; mil1_FSM:mil1_unit|B_odd[31]  ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.781 ns                 ; 13.669 ns               ;
; 6.115 ns                                ; 72.02 MHz ( period = 13.885 ns )                    ; mil1_FSM:mil1_unit|csc_even_val_select~9 ; mil1_FSM:mil1_unit|G_even[18] ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.789 ns                 ; 13.674 ns               ;
; 6.115 ns                                ; 72.02 MHz ( period = 13.885 ns )                    ; mil1_FSM:mil1_unit|csc_even_val_select~9 ; mil1_FSM:mil1_unit|G_even[16] ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.789 ns                 ; 13.674 ns               ;
; 6.116 ns                                ; 72.03 MHz ( period = 13.884 ns )                    ; mil1_FSM:mil1_unit|csc_even_val_select~9 ; mil1_FSM:mil1_unit|G_even[19] ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.789 ns                 ; 13.673 ns               ;
; 6.116 ns                                ; 72.03 MHz ( period = 13.884 ns )                    ; mil1_FSM:mil1_unit|csc_even_val_select~9 ; mil1_FSM:mil1_unit|G_even[14] ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.789 ns                 ; 13.673 ns               ;
; 6.117 ns                                ; 72.03 MHz ( period = 13.883 ns )                    ; mil1_FSM:mil1_unit|csc_even_val_select~8 ; mil1_FSM:mil1_unit|B_odd[5]   ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.781 ns                 ; 13.664 ns               ;
; 6.117 ns                                ; 72.03 MHz ( period = 13.883 ns )                    ; mil1_FSM:mil1_unit|csc_even_val_select~8 ; mil1_FSM:mil1_unit|B_odd[6]   ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.781 ns                 ; 13.664 ns               ;
; 6.118 ns                                ; 72.04 MHz ( period = 13.882 ns )                    ; mil1_FSM:mil1_unit|csc_even_val_select~9 ; mil1_FSM:mil1_unit|G_even[25] ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.789 ns                 ; 13.671 ns               ;
; 6.118 ns                                ; 72.04 MHz ( period = 13.882 ns )                    ; mil1_FSM:mil1_unit|csc_even_val_select~9 ; mil1_FSM:mil1_unit|G_even[30] ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.789 ns                 ; 13.671 ns               ;
; 6.120 ns                                ; 72.05 MHz ( period = 13.880 ns )                    ; mil1_FSM:mil1_unit|csc_even_val_select~9 ; mil1_FSM:mil1_unit|G_even[28] ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.789 ns                 ; 13.669 ns               ;
; 6.120 ns                                ; 72.05 MHz ( period = 13.880 ns )                    ; mil1_FSM:mil1_unit|csc_even_val_select~9 ; mil1_FSM:mil1_unit|G_even[15] ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.789 ns                 ; 13.669 ns               ;
; 6.122 ns                                ; 72.06 MHz ( period = 13.878 ns )                    ; mil1_FSM:mil1_unit|csc_even_val_select~9 ; mil1_FSM:mil1_unit|G_even[24] ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.789 ns                 ; 13.667 ns               ;
; 6.126 ns                                ; 72.08 MHz ( period = 13.874 ns )                    ; mil1_FSM:mil1_unit|csc_even_val_select~9 ; mil1_FSM:mil1_unit|G_even[22] ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.789 ns                 ; 13.663 ns               ;
; 6.126 ns                                ; 72.08 MHz ( period = 13.874 ns )                    ; mil1_FSM:mil1_unit|csc_even_val_select~9 ; mil1_FSM:mil1_unit|G_even[23] ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.789 ns                 ; 13.663 ns               ;
; 6.129 ns                                ; 72.09 MHz ( period = 13.871 ns )                    ; mil1_FSM:mil1_unit|csc_even_val_select~9 ; mil1_FSM:mil1_unit|G_even[20] ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.789 ns                 ; 13.660 ns               ;
; 6.134 ns                                ; 72.12 MHz ( period = 13.866 ns )                    ; mil1_FSM:mil1_unit|csc_even_val_select~9 ; mil1_FSM:mil1_unit|G_even[26] ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.789 ns                 ; 13.655 ns               ;
; 6.134 ns                                ; 72.12 MHz ( period = 13.866 ns )                    ; mil1_FSM:mil1_unit|csc_even_val_select~9 ; mil1_FSM:mil1_unit|G_even[27] ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.789 ns                 ; 13.655 ns               ;
; 6.139 ns                                ; 72.14 MHz ( period = 13.861 ns )                    ; mil1_FSM:mil1_unit|csc_even_val_select~9 ; mil1_FSM:mil1_unit|G_even[29] ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.789 ns                 ; 13.650 ns               ;
; 6.140 ns                                ; 72.15 MHz ( period = 13.860 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[8]          ; mil1_FSM:mil1_unit|R_odd[3]   ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.651 ns               ;
; 6.140 ns                                ; 72.15 MHz ( period = 13.860 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[8]          ; mil1_FSM:mil1_unit|R_odd[7]   ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.651 ns               ;
; 6.141 ns                                ; 72.16 MHz ( period = 13.859 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[8]          ; mil1_FSM:mil1_unit|R_odd[14]  ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.650 ns               ;
; 6.142 ns                                ; 72.16 MHz ( period = 13.858 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[8]          ; mil1_FSM:mil1_unit|R_odd[1]   ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.649 ns               ;
; 6.146 ns                                ; 72.18 MHz ( period = 13.854 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[8]          ; mil1_FSM:mil1_unit|R_odd[15]  ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.645 ns               ;
; 6.147 ns                                ; 72.19 MHz ( period = 13.853 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[8]          ; mil1_FSM:mil1_unit|R_odd[10]  ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.644 ns               ;
; 6.148 ns                                ; 72.19 MHz ( period = 13.852 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[8]          ; mil1_FSM:mil1_unit|R_odd[12]  ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.643 ns               ;
; 6.149 ns                                ; 72.20 MHz ( period = 13.851 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[8]          ; mil1_FSM:mil1_unit|R_odd[11]  ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.642 ns               ;
; 6.150 ns                                ; 72.20 MHz ( period = 13.850 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[8]          ; mil1_FSM:mil1_unit|R_odd[2]   ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.641 ns               ;
; 6.171 ns                                ; 72.31 MHz ( period = 13.829 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[9]          ; mil1_FSM:mil1_unit|R_odd[3]   ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.620 ns               ;
; 6.171 ns                                ; 72.31 MHz ( period = 13.829 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[8]          ; mil1_FSM:mil1_unit|B_odd[3]   ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.620 ns               ;
; 6.171 ns                                ; 72.31 MHz ( period = 13.829 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[9]          ; mil1_FSM:mil1_unit|R_odd[7]   ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.620 ns               ;
; 6.171 ns                                ; 72.31 MHz ( period = 13.829 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[8]          ; mil1_FSM:mil1_unit|B_odd[10]  ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.620 ns               ;
; 6.172 ns                                ; 72.32 MHz ( period = 13.828 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[8]          ; mil1_FSM:mil1_unit|B_odd[1]   ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.619 ns               ;
; 6.172 ns                                ; 72.32 MHz ( period = 13.828 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[9]          ; mil1_FSM:mil1_unit|R_odd[14]  ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.619 ns               ;
; 6.173 ns                                ; 72.32 MHz ( period = 13.827 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[9]          ; mil1_FSM:mil1_unit|R_odd[1]   ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.618 ns               ;
; 6.173 ns                                ; 72.32 MHz ( period = 13.827 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[8]          ; mil1_FSM:mil1_unit|B_odd[2]   ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.618 ns               ;
; 6.175 ns                                ; 72.33 MHz ( period = 13.825 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[8]          ; mil1_FSM:mil1_unit|B_odd[9]   ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.616 ns               ;
; 6.175 ns                                ; 72.33 MHz ( period = 13.825 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[8]          ; mil1_FSM:mil1_unit|B_odd[12]  ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.616 ns               ;
; 6.177 ns                                ; 72.34 MHz ( period = 13.823 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[9]          ; mil1_FSM:mil1_unit|R_odd[15]  ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.614 ns               ;
; 6.178 ns                                ; 72.35 MHz ( period = 13.822 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[9]          ; mil1_FSM:mil1_unit|R_odd[10]  ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.613 ns               ;
; 6.179 ns                                ; 72.35 MHz ( period = 13.821 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[9]          ; mil1_FSM:mil1_unit|R_odd[12]  ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.612 ns               ;
; 6.180 ns                                ; 72.36 MHz ( period = 13.820 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[9]          ; mil1_FSM:mil1_unit|R_odd[11]  ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.611 ns               ;
; 6.181 ns                                ; 72.36 MHz ( period = 13.819 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[9]          ; mil1_FSM:mil1_unit|R_odd[2]   ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.610 ns               ;
; 6.182 ns                                ; 72.37 MHz ( period = 13.818 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[8]          ; mil1_FSM:mil1_unit|B_odd[14]  ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.609 ns               ;
; 6.195 ns                                ; 72.44 MHz ( period = 13.805 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[8]          ; mil1_FSM:mil1_unit|B_odd[11]  ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.596 ns               ;
; 6.202 ns                                ; 72.47 MHz ( period = 13.798 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[9]          ; mil1_FSM:mil1_unit|B_odd[3]   ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.589 ns               ;
; 6.202 ns                                ; 72.47 MHz ( period = 13.798 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[9]          ; mil1_FSM:mil1_unit|B_odd[10]  ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.589 ns               ;
; 6.203 ns                                ; 72.48 MHz ( period = 13.797 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[9]          ; mil1_FSM:mil1_unit|B_odd[1]   ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.588 ns               ;
; 6.204 ns                                ; 72.48 MHz ( period = 13.796 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[9]          ; mil1_FSM:mil1_unit|B_odd[2]   ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.587 ns               ;
; 6.206 ns                                ; 72.50 MHz ( period = 13.794 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[9]          ; mil1_FSM:mil1_unit|B_odd[9]   ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.585 ns               ;
; 6.206 ns                                ; 72.50 MHz ( period = 13.794 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[9]          ; mil1_FSM:mil1_unit|B_odd[12]  ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.585 ns               ;
; 6.210 ns                                ; 72.52 MHz ( period = 13.790 ns )                    ; mil1_FSM:mil1_unit|csc_even_val_select~8 ; mil1_FSM:mil1_unit|G_even[3]  ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.786 ns                 ; 13.576 ns               ;
; 6.210 ns                                ; 72.52 MHz ( period = 13.790 ns )                    ; mil1_FSM:mil1_unit|csc_even_val_select~8 ; mil1_FSM:mil1_unit|G_even[4]  ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.786 ns                 ; 13.576 ns               ;
; 6.213 ns                                ; 72.53 MHz ( period = 13.787 ns )                    ; mil1_FSM:mil1_unit|csc_even_val_select~8 ; mil1_FSM:mil1_unit|G_even[0]  ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.786 ns                 ; 13.573 ns               ;
; 6.213 ns                                ; 72.53 MHz ( period = 13.787 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[9]          ; mil1_FSM:mil1_unit|B_odd[14]  ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.578 ns               ;
; 6.214 ns                                ; 72.54 MHz ( period = 13.786 ns )                    ; mil1_FSM:mil1_unit|csc_even_val_select~8 ; mil1_FSM:mil1_unit|G_even[5]  ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.786 ns                 ; 13.572 ns               ;
; 6.216 ns                                ; 72.55 MHz ( period = 13.784 ns )                    ; mil1_FSM:mil1_unit|csc_even_val_select~8 ; mil1_FSM:mil1_unit|G_even[1]  ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.786 ns                 ; 13.570 ns               ;
; 6.216 ns                                ; 72.55 MHz ( period = 13.784 ns )                    ; mil1_FSM:mil1_unit|csc_even_val_select~8 ; mil1_FSM:mil1_unit|G_even[2]  ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.786 ns                 ; 13.570 ns               ;
; 6.226 ns                                ; 72.60 MHz ( period = 13.774 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[9]          ; mil1_FSM:mil1_unit|B_odd[11]  ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.565 ns               ;
; 6.242 ns                                ; 72.68 MHz ( period = 13.758 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[10]         ; mil1_FSM:mil1_unit|R_odd[3]   ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.549 ns               ;
; 6.242 ns                                ; 72.68 MHz ( period = 13.758 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[10]         ; mil1_FSM:mil1_unit|R_odd[7]   ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.549 ns               ;
; 6.243 ns                                ; 72.69 MHz ( period = 13.757 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[10]         ; mil1_FSM:mil1_unit|R_odd[14]  ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.548 ns               ;
; 6.244 ns                                ; 72.70 MHz ( period = 13.756 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[10]         ; mil1_FSM:mil1_unit|R_odd[1]   ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.547 ns               ;
; 6.248 ns                                ; 72.72 MHz ( period = 13.752 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[10]         ; mil1_FSM:mil1_unit|R_odd[15]  ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.543 ns               ;
; 6.249 ns                                ; 72.72 MHz ( period = 13.751 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[7]          ; mil1_FSM:mil1_unit|B_odd[0]   ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.814 ns                 ; 13.565 ns               ;
; 6.249 ns                                ; 72.72 MHz ( period = 13.751 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[10]         ; mil1_FSM:mil1_unit|R_odd[10]  ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.542 ns               ;
; 6.250 ns                                ; 72.73 MHz ( period = 13.750 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[10]         ; mil1_FSM:mil1_unit|R_odd[12]  ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.541 ns               ;
; 6.251 ns                                ; 72.73 MHz ( period = 13.749 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[10]         ; mil1_FSM:mil1_unit|R_odd[11]  ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.540 ns               ;
; 6.252 ns                                ; 72.74 MHz ( period = 13.748 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[10]         ; mil1_FSM:mil1_unit|R_odd[2]   ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.539 ns               ;
; 6.273 ns                                ; 72.85 MHz ( period = 13.727 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[10]         ; mil1_FSM:mil1_unit|B_odd[3]   ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.518 ns               ;
; 6.273 ns                                ; 72.85 MHz ( period = 13.727 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[10]         ; mil1_FSM:mil1_unit|B_odd[10]  ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.518 ns               ;
; 6.274 ns                                ; 72.85 MHz ( period = 13.726 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[10]         ; mil1_FSM:mil1_unit|B_odd[1]   ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.517 ns               ;
; 6.275 ns                                ; 72.86 MHz ( period = 13.725 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[10]         ; mil1_FSM:mil1_unit|B_odd[2]   ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.516 ns               ;
; 6.277 ns                                ; 72.87 MHz ( period = 13.723 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[10]         ; mil1_FSM:mil1_unit|B_odd[9]   ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.514 ns               ;
; 6.277 ns                                ; 72.87 MHz ( period = 13.723 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[10]         ; mil1_FSM:mil1_unit|B_odd[12]  ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.514 ns               ;
; 6.284 ns                                ; 72.91 MHz ( period = 13.716 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[10]         ; mil1_FSM:mil1_unit|B_odd[14]  ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.507 ns               ;
; 6.291 ns                                ; 72.94 MHz ( period = 13.709 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[7]          ; mil1_FSM:mil1_unit|R_odd[8]   ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.500 ns               ;
; 6.291 ns                                ; 72.94 MHz ( period = 13.709 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[7]          ; mil1_FSM:mil1_unit|R_odd[13]  ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.500 ns               ;
; 6.292 ns                                ; 72.95 MHz ( period = 13.708 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[7]          ; mil1_FSM:mil1_unit|R_odd[6]   ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.499 ns               ;
; 6.293 ns                                ; 72.96 MHz ( period = 13.707 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[7]          ; mil1_FSM:mil1_unit|R_odd[0]   ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.498 ns               ;
; 6.295 ns                                ; 72.97 MHz ( period = 13.705 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[7]          ; mil1_FSM:mil1_unit|R_odd[4]   ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.496 ns               ;
; 6.295 ns                                ; 72.97 MHz ( period = 13.705 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[7]          ; mil1_FSM:mil1_unit|R_odd[9]   ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.496 ns               ;
; 6.296 ns                                ; 72.97 MHz ( period = 13.704 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[7]          ; mil1_FSM:mil1_unit|R_odd[5]   ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.495 ns               ;
; 6.297 ns                                ; 72.98 MHz ( period = 13.703 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[10]         ; mil1_FSM:mil1_unit|B_odd[11]  ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.494 ns               ;
; 6.298 ns                                ; 72.98 MHz ( period = 13.702 ns )                    ; mil1_FSM:mil1_unit|csc_even_val_select~8 ; mil1_FSM:mil1_unit|G_even[31] ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.778 ns                 ; 13.480 ns               ;
; 6.303 ns                                ; 73.01 MHz ( period = 13.697 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[7]          ; mil1_FSM:mil1_unit|R_odd[31]  ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.788 ns                 ; 13.485 ns               ;
; 6.309 ns                                ; 73.04 MHz ( period = 13.691 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[7]          ; mil1_FSM:mil1_unit|B_odd[8]   ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.482 ns               ;
; 6.310 ns                                ; 73.05 MHz ( period = 13.690 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[7]          ; mil1_FSM:mil1_unit|B_odd[7]   ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.481 ns               ;
; 6.314 ns                                ; 73.07 MHz ( period = 13.686 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[7]          ; mil1_FSM:mil1_unit|B_odd[4]   ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.477 ns               ;
; 6.317 ns                                ; 73.08 MHz ( period = 13.683 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[7]          ; mil1_FSM:mil1_unit|B_odd[13]  ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.474 ns               ;
; 6.320 ns                                ; 73.10 MHz ( period = 13.680 ns )                    ; mil1_FSM:mil1_unit|csc_even_val_select~8 ; mil1_FSM:mil1_unit|R_odd[24]  ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.778 ns                 ; 13.458 ns               ;
; 6.321 ns                                ; 73.10 MHz ( period = 13.679 ns )                    ; mil1_FSM:mil1_unit|csc_even_val_select~8 ; mil1_FSM:mil1_unit|R_odd[17]  ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.778 ns                 ; 13.457 ns               ;
; 6.321 ns                                ; 73.10 MHz ( period = 13.679 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[7]          ; mil1_FSM:mil1_unit|B_odd[31]  ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.470 ns               ;
; 6.324 ns                                ; 73.12 MHz ( period = 13.676 ns )                    ; mil1_FSM:mil1_unit|csc_even_val_select~8 ; mil1_FSM:mil1_unit|R_odd[19]  ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.778 ns                 ; 13.454 ns               ;
; 6.324 ns                                ; 73.12 MHz ( period = 13.676 ns )                    ; mil1_FSM:mil1_unit|csc_even_val_select~8 ; mil1_FSM:mil1_unit|R_odd[18]  ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.778 ns                 ; 13.454 ns               ;
; 6.324 ns                                ; 73.12 MHz ( period = 13.676 ns )                    ; mil1_FSM:mil1_unit|csc_even_val_select~8 ; mil1_FSM:mil1_unit|R_odd[29]  ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.778 ns                 ; 13.454 ns               ;
; 6.326 ns                                ; 73.13 MHz ( period = 13.674 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[7]          ; mil1_FSM:mil1_unit|B_odd[5]   ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.465 ns               ;
; 6.326 ns                                ; 73.13 MHz ( period = 13.674 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[7]          ; mil1_FSM:mil1_unit|B_odd[6]   ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.465 ns               ;
; 6.335 ns                                ; 73.18 MHz ( period = 13.665 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[12]         ; mil1_FSM:mil1_unit|R_odd[3]   ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.456 ns               ;
; 6.335 ns                                ; 73.18 MHz ( period = 13.665 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[12]         ; mil1_FSM:mil1_unit|R_odd[7]   ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.456 ns               ;
; 6.336 ns                                ; 73.19 MHz ( period = 13.664 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[12]         ; mil1_FSM:mil1_unit|R_odd[14]  ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.455 ns               ;
; 6.337 ns                                ; 73.19 MHz ( period = 13.663 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[12]         ; mil1_FSM:mil1_unit|R_odd[1]   ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.454 ns               ;
; 6.341 ns                                ; 73.21 MHz ( period = 13.659 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[12]         ; mil1_FSM:mil1_unit|R_odd[15]  ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.450 ns               ;
; 6.342 ns                                ; 73.22 MHz ( period = 13.658 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[12]         ; mil1_FSM:mil1_unit|R_odd[10]  ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.449 ns               ;
; 6.343 ns                                ; 73.22 MHz ( period = 13.657 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[12]         ; mil1_FSM:mil1_unit|R_odd[12]  ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.448 ns               ;
; 6.344 ns                                ; 73.23 MHz ( period = 13.656 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[12]         ; mil1_FSM:mil1_unit|R_odd[11]  ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.447 ns               ;
; 6.345 ns                                ; 73.23 MHz ( period = 13.655 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[12]         ; mil1_FSM:mil1_unit|R_odd[2]   ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.446 ns               ;
; 6.349 ns                                ; 73.25 MHz ( period = 13.651 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[11]         ; mil1_FSM:mil1_unit|R_odd[3]   ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.442 ns               ;
; 6.349 ns                                ; 73.25 MHz ( period = 13.651 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[11]         ; mil1_FSM:mil1_unit|R_odd[7]   ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.442 ns               ;
; 6.350 ns                                ; 73.26 MHz ( period = 13.650 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[11]         ; mil1_FSM:mil1_unit|R_odd[14]  ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.441 ns               ;
; 6.351 ns                                ; 73.27 MHz ( period = 13.649 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[11]         ; mil1_FSM:mil1_unit|R_odd[1]   ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.440 ns               ;
; 6.355 ns                                ; 73.29 MHz ( period = 13.645 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[11]         ; mil1_FSM:mil1_unit|R_odd[15]  ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.436 ns               ;
; 6.356 ns                                ; 73.29 MHz ( period = 13.644 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[11]         ; mil1_FSM:mil1_unit|R_odd[10]  ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.435 ns               ;
; 6.357 ns                                ; 73.30 MHz ( period = 13.643 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[11]         ; mil1_FSM:mil1_unit|R_odd[12]  ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.434 ns               ;
; 6.358 ns                                ; 73.30 MHz ( period = 13.642 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[11]         ; mil1_FSM:mil1_unit|R_odd[11]  ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.433 ns               ;
; 6.359 ns                                ; 73.31 MHz ( period = 13.641 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[8]          ; mil1_FSM:mil1_unit|B_odd[0]   ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.814 ns                 ; 13.455 ns               ;
; 6.359 ns                                ; 73.31 MHz ( period = 13.641 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[11]         ; mil1_FSM:mil1_unit|R_odd[2]   ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.432 ns               ;
; 6.366 ns                                ; 73.35 MHz ( period = 13.634 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[12]         ; mil1_FSM:mil1_unit|B_odd[3]   ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.425 ns               ;
; 6.366 ns                                ; 73.35 MHz ( period = 13.634 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[12]         ; mil1_FSM:mil1_unit|B_odd[10]  ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.425 ns               ;
; 6.367 ns                                ; 73.35 MHz ( period = 13.633 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[12]         ; mil1_FSM:mil1_unit|B_odd[1]   ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.424 ns               ;
; 6.368 ns                                ; 73.36 MHz ( period = 13.632 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[12]         ; mil1_FSM:mil1_unit|B_odd[2]   ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.423 ns               ;
; 6.370 ns                                ; 73.37 MHz ( period = 13.630 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[12]         ; mil1_FSM:mil1_unit|B_odd[9]   ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.421 ns               ;
; 6.370 ns                                ; 73.37 MHz ( period = 13.630 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[12]         ; mil1_FSM:mil1_unit|B_odd[12]  ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.421 ns               ;
; 6.377 ns                                ; 73.41 MHz ( period = 13.623 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[12]         ; mil1_FSM:mil1_unit|B_odd[14]  ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.414 ns               ;
; 6.380 ns                                ; 73.42 MHz ( period = 13.620 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[11]         ; mil1_FSM:mil1_unit|B_odd[3]   ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.411 ns               ;
; 6.380 ns                                ; 73.42 MHz ( period = 13.620 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[11]         ; mil1_FSM:mil1_unit|B_odd[10]  ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.411 ns               ;
; 6.381 ns                                ; 73.43 MHz ( period = 13.619 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[11]         ; mil1_FSM:mil1_unit|B_odd[1]   ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.410 ns               ;
; 6.382 ns                                ; 73.43 MHz ( period = 13.618 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[11]         ; mil1_FSM:mil1_unit|B_odd[2]   ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.409 ns               ;
; 6.382 ns                                ; 73.43 MHz ( period = 13.618 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_Y[5]          ; mil1_FSM:mil1_unit|R_odd[3]   ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.762 ns                 ; 13.380 ns               ;
; 6.382 ns                                ; 73.43 MHz ( period = 13.618 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_Y[5]          ; mil1_FSM:mil1_unit|R_odd[7]   ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.762 ns                 ; 13.380 ns               ;
; 6.383 ns                                ; 73.44 MHz ( period = 13.617 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_Y[5]          ; mil1_FSM:mil1_unit|R_odd[14]  ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.762 ns                 ; 13.379 ns               ;
; 6.384 ns                                ; 73.44 MHz ( period = 13.616 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_Y[5]          ; mil1_FSM:mil1_unit|R_odd[1]   ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.762 ns                 ; 13.378 ns               ;
; 6.384 ns                                ; 73.44 MHz ( period = 13.616 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[11]         ; mil1_FSM:mil1_unit|B_odd[9]   ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.407 ns               ;
; 6.384 ns                                ; 73.44 MHz ( period = 13.616 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[11]         ; mil1_FSM:mil1_unit|B_odd[12]  ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.407 ns               ;
; 6.388 ns                                ; 73.46 MHz ( period = 13.612 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_Y[5]          ; mil1_FSM:mil1_unit|R_odd[15]  ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.762 ns                 ; 13.374 ns               ;
; 6.389 ns                                ; 73.47 MHz ( period = 13.611 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_Y[5]          ; mil1_FSM:mil1_unit|R_odd[10]  ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.762 ns                 ; 13.373 ns               ;
; 6.390 ns                                ; 73.48 MHz ( period = 13.610 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[9]          ; mil1_FSM:mil1_unit|B_odd[0]   ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.814 ns                 ; 13.424 ns               ;
; 6.390 ns                                ; 73.48 MHz ( period = 13.610 ns )                    ; mil1_FSM:mil1_unit|CSC_odd_U[12]         ; mil1_FSM:mil1_unit|B_odd[11]  ; CLOCK_50_I ; CLOCK_50_I ; 20.000 ns                   ; 19.791 ns                 ; 13.401 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                          ;                               ;            ;            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------+-------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLOCK_50_I'                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                         ; To                                                                           ; From Clock ; To Clock   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; VGA_SRAM_interface:VGA_unit|VGA_red[1]                                       ; VGA_SRAM_interface:VGA_unit|VGA_red[1]                                       ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|oVGA_V_SYNC              ; VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|oVGA_V_SYNC              ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; mil1_FSM:mil1_unit|const_select[1]                                           ; mil1_FSM:mil1_unit|const_select[1]                                           ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; mil1_FSM:mil1_unit|const_select[0]                                           ; mil1_FSM:mil1_unit|const_select[0]                                           ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; mil1_FSM:mil1_unit|ACC_V[17]                                                 ; mil1_FSM:mil1_unit|ACC_V[17]                                                 ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; mil1_FSM:mil1_unit|ACC_U[17]                                                 ; mil1_FSM:mil1_unit|ACC_U[17]                                                 ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; mil1_FSM:mil1_unit|ACC_V[16]                                                 ; mil1_FSM:mil1_unit|ACC_V[16]                                                 ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; mil1_FSM:mil1_unit|ACC_U[16]                                                 ; mil1_FSM:mil1_unit|ACC_U[16]                                                 ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; mil1_FSM:mil1_unit|ACC_U[15]                                                 ; mil1_FSM:mil1_unit|ACC_U[15]                                                 ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; mil1_FSM:mil1_unit|ACC_V[15]                                                 ; mil1_FSM:mil1_unit|ACC_V[15]                                                 ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; mil1_FSM:mil1_unit|ACC_V[6]                                                  ; mil1_FSM:mil1_unit|ACC_V[6]                                                  ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; mil1_FSM:mil1_unit|ACC_V[14]                                                 ; mil1_FSM:mil1_unit|ACC_V[14]                                                 ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; mil1_FSM:mil1_unit|ACC_U[6]                                                  ; mil1_FSM:mil1_unit|ACC_U[6]                                                  ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; mil1_FSM:mil1_unit|ACC_U[14]                                                 ; mil1_FSM:mil1_unit|ACC_U[14]                                                 ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; mil1_FSM:mil1_unit|ACC_V[13]                                                 ; mil1_FSM:mil1_unit|ACC_V[13]                                                 ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; mil1_FSM:mil1_unit|ACC_V[5]                                                  ; mil1_FSM:mil1_unit|ACC_V[5]                                                  ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; mil1_FSM:mil1_unit|ACC_U[5]                                                  ; mil1_FSM:mil1_unit|ACC_U[5]                                                  ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; mil1_FSM:mil1_unit|ACC_U[13]                                                 ; mil1_FSM:mil1_unit|ACC_U[13]                                                 ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; mil1_FSM:mil1_unit|ACC_V[4]                                                  ; mil1_FSM:mil1_unit|ACC_V[4]                                                  ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; mil1_FSM:mil1_unit|ACC_V[12]                                                 ; mil1_FSM:mil1_unit|ACC_V[12]                                                 ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; mil1_FSM:mil1_unit|ACC_V[3]                                                  ; mil1_FSM:mil1_unit|ACC_V[3]                                                  ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; mil1_FSM:mil1_unit|ACC_V[11]                                                 ; mil1_FSM:mil1_unit|ACC_V[11]                                                 ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; mil1_FSM:mil1_unit|ACC_V[2]                                                  ; mil1_FSM:mil1_unit|ACC_V[2]                                                  ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; mil1_FSM:mil1_unit|ACC_V[10]                                                 ; mil1_FSM:mil1_unit|ACC_V[10]                                                 ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; mil1_FSM:mil1_unit|ACC_V[9]                                                  ; mil1_FSM:mil1_unit|ACC_V[9]                                                  ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; mil1_FSM:mil1_unit|ACC_V[1]                                                  ; mil1_FSM:mil1_unit|ACC_V[1]                                                  ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; mil1_FSM:mil1_unit|ACC_V[8]                                                  ; mil1_FSM:mil1_unit|ACC_V[8]                                                  ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; mil1_FSM:mil1_unit|ACC_V[0]                                                  ; mil1_FSM:mil1_unit|ACC_V[0]                                                  ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; mil1_FSM:mil1_unit|ACC_U[4]                                                  ; mil1_FSM:mil1_unit|ACC_U[4]                                                  ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; mil1_FSM:mil1_unit|ACC_U[12]                                                 ; mil1_FSM:mil1_unit|ACC_U[12]                                                 ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; mil1_FSM:mil1_unit|ACC_U[3]                                                  ; mil1_FSM:mil1_unit|ACC_U[3]                                                  ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; mil1_FSM:mil1_unit|ACC_U[11]                                                 ; mil1_FSM:mil1_unit|ACC_U[11]                                                 ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; mil1_FSM:mil1_unit|ACC_U[2]                                                  ; mil1_FSM:mil1_unit|ACC_U[2]                                                  ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; mil1_FSM:mil1_unit|ACC_U[10]                                                 ; mil1_FSM:mil1_unit|ACC_U[10]                                                 ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; mil1_FSM:mil1_unit|ACC_U[9]                                                  ; mil1_FSM:mil1_unit|ACC_U[9]                                                  ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; mil1_FSM:mil1_unit|ACC_U[1]                                                  ; mil1_FSM:mil1_unit|ACC_U[1]                                                  ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; mil1_FSM:mil1_unit|ACC_U[0]                                                  ; mil1_FSM:mil1_unit|ACC_U[0]                                                  ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; mil1_FSM:mil1_unit|ACC_U[8]                                                  ; mil1_FSM:mil1_unit|ACC_U[8]                                                  ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; mil1_FSM:mil1_unit|csc_even_val_select~9                                     ; mil1_FSM:mil1_unit|csc_even_val_select~9                                     ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; mil1_FSM:mil1_unit|csc_odd_val_select~6                                      ; mil1_FSM:mil1_unit|csc_odd_val_select~6                                      ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; mil1_FSM:mil1_unit|csc_even_val_select~8                                     ; mil1_FSM:mil1_unit|csc_even_val_select~8                                     ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; mil1_FSM:mil1_unit|csc_const_select[2]                                       ; mil1_FSM:mil1_unit|csc_const_select[2]                                       ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; mil1_FSM:mil1_unit|csc_const_select[0]                                       ; mil1_FSM:mil1_unit|csc_const_select[0]                                       ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; mil1_FSM:mil1_unit|csc_const_select[1]                                       ; mil1_FSM:mil1_unit|csc_const_select[1]                                       ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; mil1_FSM:mil1_unit|R_odd[31]                                                 ; mil1_FSM:mil1_unit|R_odd[31]                                                 ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; mil1_FSM:mil1_unit|G_even[31]                                                ; mil1_FSM:mil1_unit|G_even[31]                                                ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; mil1_FSM:mil1_unit|B_odd[31]                                                 ; mil1_FSM:mil1_unit|B_odd[31]                                                 ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|counter_enable           ; VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|counter_enable           ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; VGA_SRAM_interface:VGA_unit|VGA_SRAM_state~61                                ; VGA_SRAM_interface:VGA_unit|VGA_SRAM_state~61                                ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; VGA_SRAM_interface:VGA_unit|VGA_SRAM_state~62                                ; VGA_SRAM_interface:VGA_unit|VGA_SRAM_state~62                                ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; VGA_SRAM_interface:VGA_unit|VGA_SRAM_state~64                                ; VGA_SRAM_interface:VGA_unit|VGA_SRAM_state~64                                ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; mil1_FSM:mil1_unit|SRAM_address[0]                                           ; mil1_FSM:mil1_unit|SRAM_address[0]                                           ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; mil1_FSM:mil1_unit|m1_state~39                                               ; mil1_FSM:mil1_unit|m1_state~39                                               ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; PB_Controller:PB_unit|clock_1kHz                                             ; PB_Controller:PB_unit|clock_1kHz                                             ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_SRAM_interface:UART_unit|SRAM_we_n                                      ; UART_SRAM_interface:UART_unit|SRAM_we_n                                      ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_SRAM_interface:UART_unit|new_line_count[1]                              ; UART_SRAM_interface:UART_unit|new_line_count[1]                              ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_SRAM_interface:UART_unit|new_line_count[0]                              ; UART_SRAM_interface:UART_unit|new_line_count[0]                              ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; mil1_FSM:mil1_unit|finish                                                    ; mil1_FSM:mil1_unit|finish                                                    ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_SRAM_interface:UART_unit|UART_rx_unload_data                            ; UART_SRAM_interface:UART_unit|UART_rx_unload_data                            ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|Empty          ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|Empty          ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_SRAM_interface:UART_unit|UART_SRAM_state~48                             ; UART_SRAM_interface:UART_unit|UART_SRAM_state~48                             ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|data_count[0]  ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|data_count[0]  ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|data_count[2]  ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|data_count[2]  ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|data_count[1]  ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|data_count[1]  ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_SRAM_interface:UART_unit|UART_rx_enable                                 ; UART_SRAM_interface:UART_unit|UART_rx_enable                                 ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.514 ns                                ; mil1_FSM:mil1_unit|V_jP5[3]                                                  ; mil1_FSM:mil1_unit|V_jP3[3]                                                  ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.530 ns                 ;
; 0.514 ns                                ; mil1_FSM:mil1_unit|U_j1[3]                                                   ; mil1_FSM:mil1_unit|U_j3[3]                                                   ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.530 ns                 ;
; 0.516 ns                                ; mil1_FSM:mil1_unit|V_j1[7]                                                   ; mil1_FSM:mil1_unit|V_j3[7]                                                   ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.517 ns                                ; mil1_FSM:mil1_unit|U_jP5[6]                                                  ; mil1_FSM:mil1_unit|U_jP3[6]                                                  ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; mil1_FSM:mil1_unit|V_jP1[7]                                                  ; mil1_FSM:mil1_unit|V_j1[7]                                                   ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; mil1_FSM:mil1_unit|SRAM_write_data[11]                                       ; SRAM_Controller:SRAM_unit|SRAM_write_data_buf[11]                            ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.518 ns                                ; mil1_FSM:mil1_unit|SRAM_write_data[10]                                       ; SRAM_Controller:SRAM_unit|SRAM_write_data_buf[10]                            ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.519 ns                                ; mil1_FSM:mil1_unit|U_jP1[0]                                                  ; mil1_FSM:mil1_unit|U_j1[0]                                                   ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.520 ns                                ; mil1_FSM:mil1_unit|V_j3[0]                                                   ; mil1_FSM:mil1_unit|V_j5[0]                                                   ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; mil1_FSM:mil1_unit|SRAM_write_data[14]                                       ; SRAM_Controller:SRAM_unit|SRAM_write_data_buf[14]                            ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.521 ns                                ; mil1_FSM:mil1_unit|V_jP1[3]                                                  ; mil1_FSM:mil1_unit|V_j1[3]                                                   ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; mil1_FSM:mil1_unit|V_j1[0]                                                   ; mil1_FSM:mil1_unit|V_j3[0]                                                   ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; mil1_FSM:mil1_unit|U_j1[1]                                                   ; mil1_FSM:mil1_unit|U_j3[1]                                                   ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; mil1_FSM:mil1_unit|U_j3[2]                                                   ; mil1_FSM:mil1_unit|U_j5[2]                                                   ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|RX_data[6]     ; UART_SRAM_interface:UART_unit|SRAM_write_data[14]                            ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.522 ns                                ; mil1_FSM:mil1_unit|V_jP5[2]                                                  ; mil1_FSM:mil1_unit|V_jP3[2]                                                  ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|RX_data[5]     ; UART_SRAM_interface:UART_unit|SRAM_write_data[13]                            ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.523 ns                                ; mil1_FSM:mil1_unit|ACC_U[2]                                                  ; mil1_FSM:mil1_unit|CSC_odd_U[2]                                              ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; PB_Controller:PB_unit|debounce_shift_reg[0][2]                               ; PB_Controller:PB_unit|debounce_shift_reg[0][3]                               ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.524 ns                                ; mil1_FSM:mil1_unit|U_jP5[1]                                                  ; mil1_FSM:mil1_unit|U_jP3[1]                                                  ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; mil1_FSM:mil1_unit|V_j3[3]                                                   ; mil1_FSM:mil1_unit|V_j5[3]                                                   ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; mil1_FSM:mil1_unit|U_j3[1]                                                   ; mil1_FSM:mil1_unit|U_j5[1]                                                   ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; mil1_FSM:mil1_unit|ACC_U[3]                                                  ; mil1_FSM:mil1_unit|CSC_odd_U[3]                                              ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.525 ns                                ; mil1_FSM:mil1_unit|U_jP1[2]                                                  ; mil1_FSM:mil1_unit|U_j1[2]                                                   ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; mil1_FSM:mil1_unit|U_j1[6]                                                   ; mil1_FSM:mil1_unit|U_j3[6]                                                   ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.526 ns                                ; mil1_FSM:mil1_unit|U_jP5[0]                                                  ; mil1_FSM:mil1_unit|U_jP3[0]                                                  ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; mil1_FSM:mil1_unit|V_j3[6]                                                   ; mil1_FSM:mil1_unit|V_j5[6]                                                   ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; mil1_FSM:mil1_unit|U_j3[0]                                                   ; mil1_FSM:mil1_unit|U_j5[0]                                                   ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; mil1_FSM:mil1_unit|SRAM_write_data[9]                                        ; SRAM_Controller:SRAM_unit|SRAM_write_data_buf[9]                             ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.527 ns                                ; mil1_FSM:mil1_unit|Reg_v[7]                                                  ; mil1_FSM:mil1_unit|V_jP5[7]                                                  ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|Frame_error[3] ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|Frame_error[3] ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.531 ns                                ; PB_Controller:PB_unit|clock_1kHz_div_count[15]                               ; PB_Controller:PB_unit|clock_1kHz_div_count[15]                               ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.532 ns                                ; PB_Controller:PB_unit|debounce_shift_reg[0][6]                               ; PB_Controller:PB_unit|debounce_shift_reg[0][7]                               ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.548 ns                 ;
; 0.534 ns                                ; mil1_FSM:mil1_unit|write_count[18]                                           ; mil1_FSM:mil1_unit|write_count[18]                                           ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.550 ns                 ;
; 0.534 ns                                ; PB_Controller:PB_unit|debounce_shift_reg[0][7]                               ; PB_Controller:PB_unit|debounce_shift_reg[0][8]                               ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.550 ns                 ;
; 0.536 ns                                ; PB_Controller:PB_unit|debounce_shift_reg[0][5]                               ; PB_Controller:PB_unit|debounce_shift_reg[0][6]                               ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.552 ns                 ;
; 0.539 ns                                ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|data_count[1]  ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|data_count[2]  ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.542 ns                                ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|clock_count[9] ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|clock_count[9] ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.558 ns                 ;
; 0.543 ns                                ; mil1_FSM:mil1_unit|m1_state~38                                               ; mil1_FSM:mil1_unit|m1_state~39                                               ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.559 ns                 ;
; 0.558 ns                                ; SRAM_Controller:SRAM_unit|SRAM_read_data[9]                                  ; mil1_FSM:mil1_unit|V_j3[1]                                                   ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.574 ns                 ;
; 0.563 ns                                ; SRAM_Controller:SRAM_unit|SRAM_read_data[9]                                  ; mil1_FSM:mil1_unit|V_j5[1]                                                   ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.579 ns                 ;
; 0.623 ns                                ; UART_SRAM_interface:UART_unit|UART_SRAM_state~46                             ; UART_SRAM_interface:UART_unit|UART_SRAM_state~48                             ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.639 ns                 ;
; 0.646 ns                                ; mil1_FSM:mil1_unit|V_j3[2]                                                   ; mil1_FSM:mil1_unit|V_j5[2]                                                   ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.662 ns                 ;
; 0.646 ns                                ; mil1_FSM:mil1_unit|V_j3[1]                                                   ; mil1_FSM:mil1_unit|V_j5[1]                                                   ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.662 ns                 ;
; 0.649 ns                                ; mil1_FSM:mil1_unit|U_jP5[2]                                                  ; mil1_FSM:mil1_unit|U_jP3[2]                                                  ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.665 ns                 ;
; 0.649 ns                                ; mil1_FSM:mil1_unit|U_j3[3]                                                   ; mil1_FSM:mil1_unit|U_j5[3]                                                   ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.665 ns                 ;
; 0.651 ns                                ; mil1_FSM:mil1_unit|V_j1[3]                                                   ; mil1_FSM:mil1_unit|V_j3[3]                                                   ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.667 ns                 ;
; 0.651 ns                                ; mil1_FSM:mil1_unit|SRAM_write_data[13]                                       ; SRAM_Controller:SRAM_unit|SRAM_write_data_buf[13]                            ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.667 ns                 ;
; 0.652 ns                                ; mil1_FSM:mil1_unit|U_j1[7]                                                   ; mil1_FSM:mil1_unit|U_j3[7]                                                   ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.668 ns                 ;
; 0.654 ns                                ; mil1_FSM:mil1_unit|Reg_v[3]                                                  ; mil1_FSM:mil1_unit|V_jP5[3]                                                  ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.670 ns                 ;
; 0.654 ns                                ; mil1_FSM:mil1_unit|U_jP3[2]                                                  ; mil1_FSM:mil1_unit|U_jP1[2]                                                  ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.670 ns                 ;
; 0.654 ns                                ; mil1_FSM:mil1_unit|V_j3[7]                                                   ; mil1_FSM:mil1_unit|V_j5[7]                                                   ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.670 ns                 ;
; 0.655 ns                                ; mil1_FSM:mil1_unit|V_jP5[6]                                                  ; mil1_FSM:mil1_unit|V_jP3[6]                                                  ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.671 ns                 ;
; 0.656 ns                                ; mil1_FSM:mil1_unit|U_j3[7]                                                   ; mil1_FSM:mil1_unit|U_j5[7]                                                   ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.657 ns                                ; mil1_FSM:mil1_unit|V_j1[4]                                                   ; mil1_FSM:mil1_unit|V_j3[4]                                                   ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.659 ns                                ; mil1_FSM:mil1_unit|V_jP5[1]                                                  ; mil1_FSM:mil1_unit|V_jP3[1]                                                  ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.659 ns                                ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|data_buffer[4] ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|data_buffer[3] ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.660 ns                                ; mil1_FSM:mil1_unit|V_j1[5]                                                   ; mil1_FSM:mil1_unit|V_j3[5]                                                   ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.660 ns                                ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|data_buffer[1] ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|data_buffer[0] ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.660 ns                                ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|data_buffer[2] ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|data_buffer[1] ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.661 ns                                ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|RX_data[1]     ; UART_SRAM_interface:UART_unit|SRAM_write_data[9]                             ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.677 ns                 ;
; 0.662 ns                                ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|RX_data[7]     ; UART_SRAM_interface:UART_unit|SRAM_write_data[15]                            ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.678 ns                 ;
; 0.665 ns                                ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|RX_data[0]     ; UART_SRAM_interface:UART_unit|SRAM_write_data[8]                             ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.681 ns                 ;
; 0.666 ns                                ; PB_Controller:PB_unit|debounce_shift_reg[0][3]                               ; PB_Controller:PB_unit|debounce_shift_reg[0][4]                               ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.682 ns                 ;
; 0.669 ns                                ; PB_Controller:PB_unit|debounce_shift_reg[0][8]                               ; PB_Controller:PB_unit|debounce_shift_reg[0][9]                               ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.685 ns                 ;
; 0.670 ns                                ; mil1_FSM:mil1_unit|Reg_v[0]                                                  ; mil1_FSM:mil1_unit|V_jP5[0]                                                  ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.686 ns                 ;
; 0.670 ns                                ; SRAM_Controller:SRAM_unit|SRAM_read_data[8]                                  ; mil1_FSM:mil1_unit|V_jP3[0]                                                  ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.686 ns                 ;
; 0.670 ns                                ; PB_Controller:PB_unit|debounce_shift_reg[0][1]                               ; PB_Controller:PB_unit|debounce_shift_reg[0][2]                               ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.686 ns                 ;
; 0.676 ns                                ; SRAM_Controller:SRAM_unit|SRAM_read_data[12]                                 ; mil1_FSM:mil1_unit|CSC_even_Y[4]                                             ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.692 ns                 ;
; 0.689 ns                                ; UART_SRAM_interface:UART_unit|SRAM_address[16]                               ; SRAM_Controller:SRAM_unit|SRAM_ADDRESS_O[16]                                 ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.705 ns                 ;
; 0.696 ns                                ; UART_SRAM_interface:UART_unit|SRAM_address[2]                                ; SRAM_Controller:SRAM_unit|SRAM_ADDRESS_O[2]                                  ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.712 ns                 ;
; 0.702 ns                                ; mil1_FSM:mil1_unit|U_j1[2]                                                   ; mil1_FSM:mil1_unit|U_j3[2]                                                   ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.718 ns                 ;
; 0.707 ns                                ; SRAM_Controller:SRAM_unit|SRAM_read_data[14]                                 ; mil1_FSM:mil1_unit|CSC_even_Y[6]                                             ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.723 ns                 ;
; 0.731 ns                                ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|RXC_state~38   ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|data_buffer[7] ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.747 ns                 ;
; 0.743 ns                                ; UART_SRAM_interface:UART_unit|SRAM_address[12]                               ; SRAM_Controller:SRAM_unit|SRAM_ADDRESS_O[12]                                 ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.759 ns                 ;
; 0.751 ns                                ; SRAM_Controller:SRAM_unit|SRAM_read_data[8]                                  ; mil1_FSM:mil1_unit|Reg_v[0]                                                  ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.767 ns                 ;
; 0.752 ns                                ; SRAM_Controller:SRAM_unit|SRAM_read_data[0]                                  ; mil1_FSM:mil1_unit|Reg_v2[0]                                                 ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.768 ns                 ;
; 0.753 ns                                ; top_state[1]                                                                 ; VGA_enable                                                                   ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.769 ns                 ;
; 0.753 ns                                ; top_state[1]                                                                 ; top_state[0]                                                                 ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.769 ns                 ;
; 0.758 ns                                ; SRAM_Controller:SRAM_unit|SRAM_read_data[11]                                 ; mil1_FSM:mil1_unit|Reg_v[3]                                                  ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.774 ns                 ;
; 0.759 ns                                ; SRAM_Controller:SRAM_unit|SRAM_read_data[7]                                  ; mil1_FSM:mil1_unit|Reg_u2[7]                                                 ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.775 ns                 ;
; 0.780 ns                                ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|data_count[2]  ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|data_count[1]  ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.796 ns                 ;
; 0.781 ns                                ; SRAM_Controller:SRAM_unit|SRAM_read_data[3]                                  ; mil1_FSM:mil1_unit|U_jP5[3]                                                  ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.797 ns                 ;
; 0.781 ns                                ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|data_count[2]  ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|data_count[0]  ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.797 ns                 ;
; 0.784 ns                                ; SRAM_Controller:SRAM_unit|SRAM_read_data[2]                                  ; mil1_FSM:mil1_unit|V_jP5[2]                                                  ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.800 ns                 ;
; 0.785 ns                                ; SRAM_Controller:SRAM_unit|SRAM_read_data[6]                                  ; mil1_FSM:mil1_unit|V_jP5[6]                                                  ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.801 ns                 ;
; 0.786 ns                                ; mil1_FSM:mil1_unit|V_j5[1]                                                   ; mil1_FSM:mil1_unit|V_jP5[1]                                                  ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; -0.013 ns                  ; 0.773 ns                 ;
; 0.788 ns                                ; mil1_FSM:mil1_unit|V_jP1[4]                                                  ; mil1_FSM:mil1_unit|V_j1[4]                                                   ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.804 ns                 ;
; 0.789 ns                                ; VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|H_Cont[5]                ; VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|oVGA_H_SYNC              ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.017 ns                   ; 0.806 ns                 ;
; 0.790 ns                                ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|data_buffer[7] ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|data_buffer[6] ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.806 ns                 ;
; 0.790 ns                                ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|RXC_state~39   ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|data_buffer[7] ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.806 ns                 ;
; 0.791 ns                                ; mil1_FSM:mil1_unit|U_jP1[7]                                                  ; mil1_FSM:mil1_unit|U_j1[7]                                                   ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.807 ns                 ;
; 0.791 ns                                ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|Frame_error[0] ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|Frame_error[0] ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.807 ns                 ;
; 0.792 ns                                ; mil1_FSM:mil1_unit|U_jP1[3]                                                  ; mil1_FSM:mil1_unit|U_j1[3]                                                   ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.808 ns                 ;
; 0.793 ns                                ; mil1_FSM:mil1_unit|U_jP1[5]                                                  ; mil1_FSM:mil1_unit|U_j1[5]                                                   ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.809 ns                 ;
; 0.794 ns                                ; mil1_FSM:mil1_unit|V_jP5[5]                                                  ; mil1_FSM:mil1_unit|V_jP3[5]                                                  ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.810 ns                 ;
; 0.795 ns                                ; mil1_FSM:mil1_unit|V_j3[5]                                                   ; mil1_FSM:mil1_unit|V_j5[5]                                                   ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; mil1_FSM:mil1_unit|Y_data_count[0]                                           ; mil1_FSM:mil1_unit|Y_data_count[0]                                           ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; mil1_FSM:mil1_unit|write_count[9]                                            ; mil1_FSM:mil1_unit|write_count[9]                                            ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; PB_Controller:PB_unit|clock_1kHz_div_count[0]                                ; PB_Controller:PB_unit|clock_1kHz_div_count[0]                                ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; UART_timer[13]                                                               ; UART_timer[13]                                                               ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.796 ns                                ; mil1_FSM:mil1_unit|U_jP5[4]                                                  ; mil1_FSM:mil1_unit|U_jP3[4]                                                  ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.812 ns                 ;
; 0.796 ns                                ; mil1_FSM:mil1_unit|V_jP1[2]                                                  ; mil1_FSM:mil1_unit|V_j1[2]                                                   ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.812 ns                 ;
; 0.796 ns                                ; PB_Controller:PB_unit|debounce_shift_reg[0][9]                               ; PB_Controller:PB_unit|push_button_status[0]                                  ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.812 ns                 ;
; 0.796 ns                                ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|clock_count[0] ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|clock_count[0] ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.812 ns                 ;
; 0.797 ns                                ; mil1_FSM:mil1_unit|V_jP5[4]                                                  ; mil1_FSM:mil1_unit|V_jP3[4]                                                  ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.813 ns                 ;
; 0.797 ns                                ; mil1_FSM:mil1_unit|V_jP1[6]                                                  ; mil1_FSM:mil1_unit|V_j1[6]                                                   ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.813 ns                 ;
; 0.797 ns                                ; mil1_FSM:mil1_unit|U_jP1[6]                                                  ; mil1_FSM:mil1_unit|U_j1[6]                                                   ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.813 ns                 ;
; 0.797 ns                                ; mil1_FSM:mil1_unit|V_j1[2]                                                   ; mil1_FSM:mil1_unit|V_j3[2]                                                   ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.813 ns                 ;
; 0.797 ns                                ; mil1_FSM:mil1_unit|Y_data_count[10]                                          ; mil1_FSM:mil1_unit|Y_data_count[10]                                          ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.813 ns                 ;
; 0.798 ns                                ; mil1_FSM:mil1_unit|U_jP5[3]                                                  ; mil1_FSM:mil1_unit|U_jP3[3]                                                  ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.814 ns                 ;
; 0.798 ns                                ; mil1_FSM:mil1_unit|U_j3[4]                                                   ; mil1_FSM:mil1_unit|U_j5[4]                                                   ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.814 ns                 ;
; 0.799 ns                                ; mil1_FSM:mil1_unit|U_j3[6]                                                   ; mil1_FSM:mil1_unit|U_j5[6]                                                   ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.815 ns                 ;
; 0.800 ns                                ; mil1_FSM:mil1_unit|V_jP1[1]                                                  ; mil1_FSM:mil1_unit|V_j1[1]                                                   ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.816 ns                 ;
; 0.800 ns                                ; mil1_FSM:mil1_unit|V_j1[6]                                                   ; mil1_FSM:mil1_unit|V_j3[6]                                                   ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.816 ns                 ;
; 0.801 ns                                ; mil1_FSM:mil1_unit|V_jP5[7]                                                  ; mil1_FSM:mil1_unit|V_jP3[7]                                                  ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.817 ns                 ;
; 0.801 ns                                ; mil1_FSM:mil1_unit|Y_data_count[9]                                           ; mil1_FSM:mil1_unit|Y_data_count[9]                                           ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.817 ns                 ;
; 0.801 ns                                ; mil1_FSM:mil1_unit|Y_data_count[2]                                           ; mil1_FSM:mil1_unit|Y_data_count[2]                                           ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.817 ns                 ;
; 0.801 ns                                ; UART_timer[6]                                                                ; UART_timer[6]                                                                ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.817 ns                 ;
; 0.802 ns                                ; mil1_FSM:mil1_unit|Reg_v[5]                                                  ; mil1_FSM:mil1_unit|V_jP5[5]                                                  ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.802 ns                                ; mil1_FSM:mil1_unit|Y_data_count[4]                                           ; mil1_FSM:mil1_unit|Y_data_count[4]                                           ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.802 ns                                ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|Frame_error[2] ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|Frame_error[2] ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.802 ns                                ; mil1_FSM:mil1_unit|write_count[0]                                            ; mil1_FSM:mil1_unit|write_count[0]                                            ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.802 ns                                ; UART_timer[8]                                                                ; UART_timer[8]                                                                ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.802 ns                                ; UART_timer[1]                                                                ; UART_timer[1]                                                                ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.802 ns                                ; UART_timer[4]                                                                ; UART_timer[4]                                                                ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.803 ns                                ; mil1_FSM:mil1_unit|R_odd[31]                                                 ; mil1_FSM:mil1_unit|SRAM_write_data[15]                                       ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.819 ns                 ;
; 0.805 ns                                ; VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|H_Cont[6]                ; VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|H_Cont[6]                ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.805 ns                                ; PB_Controller:PB_unit|clock_1kHz_div_count[1]                                ; PB_Controller:PB_unit|clock_1kHz_div_count[1]                                ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.805 ns                                ; UART_timer[14]                                                               ; UART_timer[14]                                                               ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.806 ns                                ; mil1_FSM:mil1_unit|Y_data_count[16]                                          ; mil1_FSM:mil1_unit|Y_data_count[16]                                          ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; mil1_FSM:mil1_unit|Y_data_count[8]                                           ; mil1_FSM:mil1_unit|Y_data_count[8]                                           ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; mil1_FSM:mil1_unit|Y_data_count[7]                                           ; mil1_FSM:mil1_unit|Y_data_count[7]                                           ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; mil1_FSM:mil1_unit|Y_data_count[6]                                           ; mil1_FSM:mil1_unit|Y_data_count[6]                                           ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|H_Cont[1]                ; VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|H_Cont[1]                ; CLOCK_50_I ; CLOCK_50_I ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                          ;                                                                              ;            ;            ;                            ;                            ;                          ;
+-----------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                          ;
+-------+--------------+------------+------------------+--------------------------------------------------------------------------+------------+
; Slack ; Required tsu ; Actual tsu ; From             ; To                                                                       ; To Clock   ;
+-------+--------------+------------+------------------+--------------------------------------------------------------------------+------------+
; N/A   ; None         ; 8.136 ns   ; UART_RX_I        ; top_state[1]                                                             ; CLOCK_50_I ;
; N/A   ; None         ; 8.136 ns   ; UART_RX_I        ; top_state[0]                                                             ; CLOCK_50_I ;
; N/A   ; None         ; 7.385 ns   ; UART_RX_I        ; VGA_enable                                                               ; CLOCK_50_I ;
; N/A   ; None         ; 6.263 ns   ; UART_RX_I        ; UART_rx_initialize                                                       ; CLOCK_50_I ;
; N/A   ; None         ; 4.948 ns   ; SRAM_DATA_IO[10] ; SRAM_Controller:SRAM_unit|SRAM_read_data[10]                             ; CLOCK_50_I ;
; N/A   ; None         ; 4.692 ns   ; SRAM_DATA_IO[4]  ; SRAM_Controller:SRAM_unit|SRAM_read_data[4]                              ; CLOCK_50_I ;
; N/A   ; None         ; 4.679 ns   ; SRAM_DATA_IO[8]  ; SRAM_Controller:SRAM_unit|SRAM_read_data[8]                              ; CLOCK_50_I ;
; N/A   ; None         ; 4.669 ns   ; UART_RX_I        ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|RX_data_in ; CLOCK_50_I ;
; N/A   ; None         ; 4.658 ns   ; SRAM_DATA_IO[3]  ; SRAM_Controller:SRAM_unit|SRAM_read_data[3]                              ; CLOCK_50_I ;
; N/A   ; None         ; 4.636 ns   ; SRAM_DATA_IO[12] ; SRAM_Controller:SRAM_unit|SRAM_read_data[12]                             ; CLOCK_50_I ;
; N/A   ; None         ; 4.631 ns   ; SRAM_DATA_IO[6]  ; SRAM_Controller:SRAM_unit|SRAM_read_data[6]                              ; CLOCK_50_I ;
; N/A   ; None         ; 4.599 ns   ; SRAM_DATA_IO[14] ; SRAM_Controller:SRAM_unit|SRAM_read_data[14]                             ; CLOCK_50_I ;
; N/A   ; None         ; 4.595 ns   ; SRAM_DATA_IO[13] ; SRAM_Controller:SRAM_unit|SRAM_read_data[13]                             ; CLOCK_50_I ;
; N/A   ; None         ; 4.594 ns   ; SRAM_DATA_IO[2]  ; SRAM_Controller:SRAM_unit|SRAM_read_data[2]                              ; CLOCK_50_I ;
; N/A   ; None         ; 4.577 ns   ; SRAM_DATA_IO[5]  ; SRAM_Controller:SRAM_unit|SRAM_read_data[5]                              ; CLOCK_50_I ;
; N/A   ; None         ; 4.564 ns   ; SRAM_DATA_IO[15] ; SRAM_Controller:SRAM_unit|SRAM_read_data[15]                             ; CLOCK_50_I ;
; N/A   ; None         ; 4.464 ns   ; SRAM_DATA_IO[1]  ; SRAM_Controller:SRAM_unit|SRAM_read_data[1]                              ; CLOCK_50_I ;
; N/A   ; None         ; 4.445 ns   ; SRAM_DATA_IO[0]  ; SRAM_Controller:SRAM_unit|SRAM_read_data[0]                              ; CLOCK_50_I ;
; N/A   ; None         ; 4.392 ns   ; SRAM_DATA_IO[7]  ; SRAM_Controller:SRAM_unit|SRAM_read_data[7]                              ; CLOCK_50_I ;
; N/A   ; None         ; 4.348 ns   ; SRAM_DATA_IO[11] ; SRAM_Controller:SRAM_unit|SRAM_read_data[11]                             ; CLOCK_50_I ;
; N/A   ; None         ; 4.327 ns   ; SRAM_DATA_IO[9]  ; SRAM_Controller:SRAM_unit|SRAM_read_data[9]                              ; CLOCK_50_I ;
; N/A   ; None         ; 4.265 ns   ; PUSH_BUTTON_I[0] ; PB_Controller:PB_unit|debounce_shift_reg[0][0]                           ; CLOCK_50_I ;
; N/A   ; None         ; 2.376 ns   ; CLOCK_50_I       ; SRAM_Controller:SRAM_unit|SRAM_LB_N_O                                    ; CLOCK_50_I ;
+-------+--------------+------------+------------------+--------------------------------------------------------------------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------+-------------------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                           ; To                      ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------+-------------------------+------------+
; N/A                                     ; None                                                ; 13.608 ns  ; top_state[0]                                   ; SEVEN_SEGMENT_N_O[2][5] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 13.594 ns  ; top_state[0]                                   ; SEVEN_SEGMENT_N_O[2][6] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 13.460 ns  ; VGA_SRAM_interface:VGA_unit|SRAM_address[12]   ; SEVEN_SEGMENT_N_O[2][1] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 13.442 ns  ; top_state[0]                                   ; SEVEN_SEGMENT_N_O[2][1] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 13.370 ns  ; VGA_SRAM_interface:VGA_unit|SRAM_address[12]   ; SEVEN_SEGMENT_N_O[2][5] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 13.355 ns  ; VGA_SRAM_interface:VGA_unit|SRAM_address[12]   ; SEVEN_SEGMENT_N_O[2][6] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 13.345 ns  ; VGA_SRAM_interface:VGA_unit|SRAM_address[12]   ; SEVEN_SEGMENT_N_O[2][0] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 13.324 ns  ; top_state[0]                                   ; SEVEN_SEGMENT_N_O[2][0] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 13.119 ns  ; top_state[0]                                   ; SEVEN_SEGMENT_N_O[2][3] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 13.102 ns  ; top_state[0]                                   ; SEVEN_SEGMENT_N_O[2][2] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 13.101 ns  ; VGA_SRAM_interface:VGA_unit|SRAM_address[12]   ; SEVEN_SEGMENT_N_O[2][2] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 13.097 ns  ; VGA_SRAM_interface:VGA_unit|SRAM_address[9]    ; SEVEN_SEGMENT_N_O[1][2] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 13.043 ns  ; VGA_SRAM_interface:VGA_unit|SRAM_address[9]    ; SEVEN_SEGMENT_N_O[1][5] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 13.035 ns  ; VGA_SRAM_interface:VGA_unit|SRAM_address[9]    ; SEVEN_SEGMENT_N_O[1][4] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 13.008 ns  ; VGA_SRAM_interface:VGA_unit|SRAM_address[17]   ; SEVEN_SEGMENT_N_O[3][2] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 12.998 ns  ; VGA_SRAM_interface:VGA_unit|SRAM_address[14]   ; SEVEN_SEGMENT_N_O[2][5] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 12.984 ns  ; VGA_SRAM_interface:VGA_unit|SRAM_address[14]   ; SEVEN_SEGMENT_N_O[2][6] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 12.919 ns  ; VGA_SRAM_interface:VGA_unit|SRAM_address[10]   ; SEVEN_SEGMENT_N_O[1][2] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 12.881 ns  ; VGA_SRAM_interface:VGA_unit|SRAM_address[10]   ; SEVEN_SEGMENT_N_O[1][4] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 12.880 ns  ; VGA_SRAM_interface:VGA_unit|SRAM_address[12]   ; SEVEN_SEGMENT_N_O[2][3] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 12.865 ns  ; VGA_SRAM_interface:VGA_unit|SRAM_address[10]   ; SEVEN_SEGMENT_N_O[1][5] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 12.832 ns  ; VGA_SRAM_interface:VGA_unit|SRAM_address[14]   ; SEVEN_SEGMENT_N_O[2][1] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 12.828 ns  ; top_state[0]                                   ; SEVEN_SEGMENT_N_O[1][2] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 12.756 ns  ; top_state[0]                                   ; SEVEN_SEGMENT_N_O[1][4] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 12.755 ns  ; top_state[1]                                   ; SEVEN_SEGMENT_N_O[2][1] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 12.748 ns  ; top_state[0]                                   ; SEVEN_SEGMENT_N_O[1][5] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 12.714 ns  ; VGA_SRAM_interface:VGA_unit|SRAM_address[14]   ; SEVEN_SEGMENT_N_O[2][0] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 12.708 ns  ; top_state[0]                                   ; SEVEN_SEGMENT_N_O[2][4] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 12.665 ns  ; top_state[1]                                   ; SEVEN_SEGMENT_N_O[2][5] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 12.650 ns  ; top_state[1]                                   ; SEVEN_SEGMENT_N_O[2][6] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 12.640 ns  ; top_state[1]                                   ; SEVEN_SEGMENT_N_O[2][0] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 12.607 ns  ; VGA_SRAM_interface:VGA_unit|SRAM_address[13]   ; SEVEN_SEGMENT_N_O[2][1] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 12.545 ns  ; VGA_SRAM_interface:VGA_unit|SRAM_address[9]    ; SEVEN_SEGMENT_N_O[1][0] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 12.520 ns  ; VGA_SRAM_interface:VGA_unit|SRAM_address[13]   ; SEVEN_SEGMENT_N_O[2][5] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 12.509 ns  ; VGA_SRAM_interface:VGA_unit|SRAM_address[14]   ; SEVEN_SEGMENT_N_O[2][3] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 12.505 ns  ; VGA_SRAM_interface:VGA_unit|SRAM_address[13]   ; SEVEN_SEGMENT_N_O[2][6] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 12.496 ns  ; VGA_SRAM_interface:VGA_unit|SRAM_address[13]   ; SEVEN_SEGMENT_N_O[2][0] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 12.475 ns  ; VGA_SRAM_interface:VGA_unit|SRAM_address[14]   ; SEVEN_SEGMENT_N_O[2][2] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 12.468 ns  ; VGA_SRAM_interface:VGA_unit|SRAM_address[12]   ; SEVEN_SEGMENT_N_O[2][4] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 12.437 ns  ; mil1_FSM:mil1_unit|SRAM_address[11]            ; SEVEN_SEGMENT_N_O[1][2] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 12.414 ns  ; VGA_SRAM_interface:VGA_unit|SRAM_address[11]   ; SEVEN_SEGMENT_N_O[1][2] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 12.401 ns  ; VGA_SRAM_interface:VGA_unit|SRAM_address[10]   ; SEVEN_SEGMENT_N_O[1][0] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 12.396 ns  ; top_state[1]                                   ; SEVEN_SEGMENT_N_O[2][2] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 12.379 ns  ; top_state[1]                                   ; SEVEN_SEGMENT_N_O[1][2] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 12.374 ns  ; VGA_SRAM_interface:VGA_unit|SRAM_address[16]   ; SEVEN_SEGMENT_N_O[3][4] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 12.367 ns  ; VGA_SRAM_interface:VGA_unit|SRAM_address[9]    ; SEVEN_SEGMENT_N_O[1][3] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 12.366 ns  ; VGA_SRAM_interface:VGA_unit|SRAM_address[17]   ; SEVEN_SEGMENT_N_O[3][0] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 12.365 ns  ; mil1_FSM:mil1_unit|SRAM_address[11]            ; SEVEN_SEGMENT_N_O[1][4] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 12.357 ns  ; mil1_FSM:mil1_unit|SRAM_address[11]            ; SEVEN_SEGMENT_N_O[1][5] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 12.342 ns  ; VGA_SRAM_interface:VGA_unit|SRAM_address[11]   ; SEVEN_SEGMENT_N_O[1][4] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 12.334 ns  ; VGA_SRAM_interface:VGA_unit|SRAM_address[11]   ; SEVEN_SEGMENT_N_O[1][5] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 12.325 ns  ; mil1_FSM:mil1_unit|SRAM_address[14]            ; SEVEN_SEGMENT_N_O[2][5] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 12.325 ns  ; top_state[1]                                   ; SEVEN_SEGMENT_N_O[1][5] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 12.317 ns  ; top_state[1]                                   ; SEVEN_SEGMENT_N_O[1][4] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 12.311 ns  ; mil1_FSM:mil1_unit|SRAM_address[14]            ; SEVEN_SEGMENT_N_O[2][6] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 12.299 ns  ; VGA_SRAM_interface:VGA_unit|SRAM_address[16]   ; SEVEN_SEGMENT_N_O[3][2] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 12.283 ns  ; VGA_SRAM_interface:VGA_unit|SRAM_address[15]   ; SEVEN_SEGMENT_N_O[2][5] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 12.283 ns  ; top_state[0]                                   ; SEVEN_SEGMENT_N_O[1][0] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 12.282 ns  ; VGA_SRAM_interface:VGA_unit|SRAM_address[8]    ; SEVEN_SEGMENT_N_O[1][2] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 12.275 ns  ; VGA_SRAM_interface:VGA_unit|SRAM_address[13]   ; SEVEN_SEGMENT_N_O[2][2] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 12.268 ns  ; VGA_SRAM_interface:VGA_unit|SRAM_address[15]   ; SEVEN_SEGMENT_N_O[2][6] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 12.268 ns  ; VGA_SRAM_interface:VGA_unit|SRAM_address[9]    ; SEVEN_SEGMENT_N_O[1][1] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 12.242 ns  ; VGA_SRAM_interface:VGA_unit|SRAM_address[8]    ; SEVEN_SEGMENT_N_O[1][4] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 12.233 ns  ; VGA_SRAM_interface:VGA_unit|SRAM_address[8]    ; SEVEN_SEGMENT_N_O[1][5] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 12.192 ns  ; VGA_SRAM_interface:VGA_unit|SRAM_address[10]   ; SEVEN_SEGMENT_N_O[1][3] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 12.175 ns  ; top_state[1]                                   ; SEVEN_SEGMENT_N_O[2][3] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 12.165 ns  ; mil1_FSM:mil1_unit|SRAM_address[13]            ; SEVEN_SEGMENT_N_O[2][1] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 12.163 ns  ; top_state[0]                                   ; SEVEN_SEGMENT_N_O[3][4] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 12.159 ns  ; mil1_FSM:mil1_unit|SRAM_address[14]            ; SEVEN_SEGMENT_N_O[2][1] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 12.154 ns  ; VGA_SRAM_interface:VGA_unit|SRAM_address[17]   ; SEVEN_SEGMENT_N_O[3][5] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 12.125 ns  ; top_state[0]                                   ; SEVEN_SEGMENT_N_O[0][0] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 12.102 ns  ; mil1_FSM:mil1_unit|SRAM_address[12]            ; SEVEN_SEGMENT_N_O[2][1] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 12.100 ns  ; top_state[0]                                   ; SEVEN_SEGMENT_N_O[1][3] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 12.098 ns  ; VGA_SRAM_interface:VGA_unit|SRAM_address[14]   ; SEVEN_SEGMENT_N_O[2][4] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 12.091 ns  ; VGA_SRAM_interface:VGA_unit|SRAM_address[10]   ; SEVEN_SEGMENT_N_O[1][1] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 12.088 ns  ; top_state[0]                                   ; SEVEN_SEGMENT_N_O[3][2] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 12.088 ns  ; VGA_SRAM_interface:VGA_unit|SRAM_address[9]    ; SEVEN_SEGMENT_N_O[1][6] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 12.078 ns  ; mil1_FSM:mil1_unit|SRAM_address[13]            ; SEVEN_SEGMENT_N_O[2][5] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 12.063 ns  ; mil1_FSM:mil1_unit|SRAM_address[13]            ; SEVEN_SEGMENT_N_O[2][6] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 12.060 ns  ; top_state[1]                                   ; SEVEN_SEGMENT_N_O[3][4] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 12.054 ns  ; mil1_FSM:mil1_unit|SRAM_address[15]            ; SEVEN_SEGMENT_N_O[2][5] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 12.054 ns  ; mil1_FSM:mil1_unit|SRAM_address[13]            ; SEVEN_SEGMENT_N_O[2][0] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 12.041 ns  ; mil1_FSM:mil1_unit|SRAM_address[14]            ; SEVEN_SEGMENT_N_O[2][0] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 12.039 ns  ; mil1_FSM:mil1_unit|SRAM_address[15]            ; SEVEN_SEGMENT_N_O[2][6] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 12.030 ns  ; VGA_SRAM_interface:VGA_unit|SRAM_address[13]   ; SEVEN_SEGMENT_N_O[2][3] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 12.012 ns  ; mil1_FSM:mil1_unit|SRAM_address[12]            ; SEVEN_SEGMENT_N_O[2][5] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.998 ns  ; top_state[0]                                   ; SEVEN_SEGMENT_N_O[1][1] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.997 ns  ; mil1_FSM:mil1_unit|SRAM_address[12]            ; SEVEN_SEGMENT_N_O[2][6] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.987 ns  ; mil1_FSM:mil1_unit|SRAM_address[12]            ; SEVEN_SEGMENT_N_O[2][0] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.985 ns  ; top_state[1]                                   ; SEVEN_SEGMENT_N_O[3][2] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.981 ns  ; mil1_FSM:mil1_unit|SRAM_address[8]             ; SEVEN_SEGMENT_N_O[1][2] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.943 ns  ; VGA_SRAM_interface:VGA_unit|SRAM_address[15]   ; SEVEN_SEGMENT_N_O[2][1] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.941 ns  ; mil1_FSM:mil1_unit|SRAM_address[8]             ; SEVEN_SEGMENT_N_O[1][4] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.932 ns  ; mil1_FSM:mil1_unit|SRAM_address[8]             ; SEVEN_SEGMENT_N_O[1][5] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.915 ns  ; top_state[0]                                   ; SEVEN_SEGMENT_N_O[0][1] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.911 ns  ; VGA_SRAM_interface:VGA_unit|SRAM_address[17]   ; SEVEN_SEGMENT_N_O[3][3] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.898 ns  ; top_state[0]                                   ; SEVEN_SEGMENT_N_O[0][2] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.893 ns  ; top_state[0]                                   ; SEVEN_SEGMENT_N_O[0][3] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.892 ns  ; mil1_FSM:mil1_unit|SRAM_address[11]            ; SEVEN_SEGMENT_N_O[1][0] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.890 ns  ; SRAM_Controller:SRAM_unit|SRAM_read_data[9]    ; SEVEN_SEGMENT_N_O[6][4] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.884 ns  ; top_state[0]                                   ; SEVEN_SEGMENT_N_O[0][4] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.869 ns  ; VGA_SRAM_interface:VGA_unit|SRAM_address[11]   ; SEVEN_SEGMENT_N_O[1][0] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.849 ns  ; top_state[0]                                   ; SEVEN_SEGMENT_N_O[0][6] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.845 ns  ; top_state[0]                                   ; SEVEN_SEGMENT_N_O[0][5] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.836 ns  ; mil1_FSM:mil1_unit|SRAM_address[14]            ; SEVEN_SEGMENT_N_O[2][3] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.833 ns  ; mil1_FSM:mil1_unit|SRAM_address[13]            ; SEVEN_SEGMENT_N_O[2][2] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.829 ns  ; VGA_SRAM_interface:VGA_unit|SRAM_address[15]   ; SEVEN_SEGMENT_N_O[2][0] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.827 ns  ; top_state[1]                                   ; SEVEN_SEGMENT_N_O[1][0] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.813 ns  ; top_state[0]                                   ; SEVEN_SEGMENT_N_O[1][6] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.802 ns  ; mil1_FSM:mil1_unit|SRAM_address[14]            ; SEVEN_SEGMENT_N_O[2][2] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.789 ns  ; VGA_SRAM_interface:VGA_unit|SRAM_address[15]   ; SEVEN_SEGMENT_N_O[2][3] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.768 ns  ; VGA_SRAM_interface:VGA_unit|SRAM_address[8]    ; SEVEN_SEGMENT_N_O[1][0] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.764 ns  ; VGA_SRAM_interface:VGA_unit|SRAM_address[4]    ; SEVEN_SEGMENT_N_O[0][0] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.763 ns  ; top_state[1]                                   ; SEVEN_SEGMENT_N_O[2][4] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.743 ns  ; mil1_FSM:mil1_unit|SRAM_address[12]            ; SEVEN_SEGMENT_N_O[2][2] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.739 ns  ; mil1_FSM:mil1_unit|SRAM_address[16]            ; SEVEN_SEGMENT_N_O[3][4] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.738 ns  ; VGA_SRAM_interface:VGA_unit|SRAM_address[17]   ; SEVEN_SEGMENT_N_O[3][6] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.714 ns  ; mil1_FSM:mil1_unit|SRAM_address[15]            ; SEVEN_SEGMENT_N_O[2][1] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.714 ns  ; VGA_SRAM_interface:VGA_unit|SRAM_address[10]   ; SEVEN_SEGMENT_N_O[1][6] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.709 ns  ; mil1_FSM:mil1_unit|SRAM_address[11]            ; SEVEN_SEGMENT_N_O[1][3] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.686 ns  ; VGA_SRAM_interface:VGA_unit|SRAM_address[11]   ; SEVEN_SEGMENT_N_O[1][3] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.664 ns  ; mil1_FSM:mil1_unit|SRAM_address[16]            ; SEVEN_SEGMENT_N_O[3][2] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.649 ns  ; top_state[1]                                   ; SEVEN_SEGMENT_N_O[1][3] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.629 ns  ; UART_SRAM_interface:UART_unit|SRAM_address[14] ; SEVEN_SEGMENT_N_O[2][5] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.618 ns  ; VGA_SRAM_interface:VGA_unit|SRAM_address[13]   ; SEVEN_SEGMENT_N_O[2][4] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.617 ns  ; mil1_FSM:mil1_unit|SRAM_address[17]            ; SEVEN_SEGMENT_N_O[3][2] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.615 ns  ; UART_SRAM_interface:UART_unit|SRAM_address[14] ; SEVEN_SEGMENT_N_O[2][6] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.611 ns  ; VGA_SRAM_interface:VGA_unit|SRAM_address[15]   ; SEVEN_SEGMENT_N_O[2][2] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.607 ns  ; mil1_FSM:mil1_unit|SRAM_address[11]            ; SEVEN_SEGMENT_N_O[1][1] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.600 ns  ; mil1_FSM:mil1_unit|SRAM_address[15]            ; SEVEN_SEGMENT_N_O[2][0] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.588 ns  ; mil1_FSM:mil1_unit|SRAM_address[13]            ; SEVEN_SEGMENT_N_O[2][3] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.584 ns  ; VGA_SRAM_interface:VGA_unit|SRAM_address[11]   ; SEVEN_SEGMENT_N_O[1][1] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.560 ns  ; mil1_FSM:mil1_unit|SRAM_address[15]            ; SEVEN_SEGMENT_N_O[2][3] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.550 ns  ; top_state[1]                                   ; SEVEN_SEGMENT_N_O[1][1] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.549 ns  ; VGA_SRAM_interface:VGA_unit|SRAM_address[8]    ; SEVEN_SEGMENT_N_O[1][3] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.546 ns  ; VGA_SRAM_interface:VGA_unit|SRAM_address[6]    ; SEVEN_SEGMENT_N_O[0][0] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.522 ns  ; mil1_FSM:mil1_unit|SRAM_address[12]            ; SEVEN_SEGMENT_N_O[2][3] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.521 ns  ; VGA_SRAM_interface:VGA_unit|SRAM_address[4]    ; SEVEN_SEGMENT_N_O[0][4] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.520 ns  ; VGA_SRAM_interface:VGA_unit|SRAM_address[4]    ; SEVEN_SEGMENT_N_O[0][1] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.504 ns  ; VGA_SRAM_interface:VGA_unit|SRAM_address[4]    ; SEVEN_SEGMENT_N_O[0][2] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.503 ns  ; VGA_SRAM_interface:VGA_unit|SRAM_address[4]    ; SEVEN_SEGMENT_N_O[0][3] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.496 ns  ; mil1_FSM:mil1_unit|SRAM_address[6]             ; SEVEN_SEGMENT_N_O[0][0] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.467 ns  ; mil1_FSM:mil1_unit|SRAM_address[8]             ; SEVEN_SEGMENT_N_O[1][0] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.463 ns  ; UART_SRAM_interface:UART_unit|SRAM_address[14] ; SEVEN_SEGMENT_N_O[2][1] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.457 ns  ; VGA_SRAM_interface:VGA_unit|SRAM_address[4]    ; SEVEN_SEGMENT_N_O[0][6] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.454 ns  ; VGA_SRAM_interface:VGA_unit|SRAM_address[4]    ; SEVEN_SEGMENT_N_O[0][5] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.448 ns  ; VGA_SRAM_interface:VGA_unit|SRAM_address[8]    ; SEVEN_SEGMENT_N_O[1][1] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.425 ns  ; mil1_FSM:mil1_unit|SRAM_address[14]            ; SEVEN_SEGMENT_N_O[2][4] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.422 ns  ; mil1_FSM:mil1_unit|SRAM_address[11]            ; SEVEN_SEGMENT_N_O[1][6] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.409 ns  ; top_state[0]                                   ; SEVEN_SEGMENT_N_O[3][0] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.403 ns  ; VGA_SRAM_interface:VGA_unit|SRAM_address[5]    ; SEVEN_SEGMENT_N_O[0][0] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.402 ns  ; mil1_FSM:mil1_unit|SRAM_address[10]            ; SEVEN_SEGMENT_N_O[1][2] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.399 ns  ; VGA_SRAM_interface:VGA_unit|SRAM_address[11]   ; SEVEN_SEGMENT_N_O[1][6] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.382 ns  ; mil1_FSM:mil1_unit|SRAM_address[15]            ; SEVEN_SEGMENT_N_O[2][2] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.377 ns  ; VGA_SRAM_interface:VGA_unit|SRAM_address[15]   ; SEVEN_SEGMENT_N_O[2][4] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.373 ns  ; UART_SRAM_interface:UART_unit|SRAM_address[15] ; SEVEN_SEGMENT_N_O[2][5] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.370 ns  ; top_state[1]                                   ; SEVEN_SEGMENT_N_O[1][6] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.364 ns  ; mil1_FSM:mil1_unit|SRAM_address[10]            ; SEVEN_SEGMENT_N_O[1][4] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.358 ns  ; UART_SRAM_interface:UART_unit|SRAM_address[15] ; SEVEN_SEGMENT_N_O[2][6] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.348 ns  ; mil1_FSM:mil1_unit|SRAM_address[10]            ; SEVEN_SEGMENT_N_O[1][5] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.345 ns  ; UART_SRAM_interface:UART_unit|SRAM_address[14] ; SEVEN_SEGMENT_N_O[2][0] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.324 ns  ; mil1_FSM:mil1_unit|SRAM_address[9]             ; SEVEN_SEGMENT_N_O[1][2] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.323 ns  ; UART_SRAM_interface:UART_unit|SRAM_address[10] ; SEVEN_SEGMENT_N_O[1][2] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.308 ns  ; top_state[1]                                   ; SEVEN_SEGMENT_N_O[3][0] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.303 ns  ; VGA_SRAM_interface:VGA_unit|SRAM_address[6]    ; SEVEN_SEGMENT_N_O[0][4] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.303 ns  ; VGA_SRAM_interface:VGA_unit|SRAM_address[6]    ; SEVEN_SEGMENT_N_O[0][1] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.290 ns  ; SRAM_Controller:SRAM_unit|SRAM_read_data[9]    ; SEVEN_SEGMENT_N_O[6][0] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.286 ns  ; VGA_SRAM_interface:VGA_unit|SRAM_address[6]    ; SEVEN_SEGMENT_N_O[0][2] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.285 ns  ; UART_SRAM_interface:UART_unit|SRAM_address[10] ; SEVEN_SEGMENT_N_O[1][4] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.285 ns  ; VGA_SRAM_interface:VGA_unit|SRAM_address[6]    ; SEVEN_SEGMENT_N_O[0][3] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.270 ns  ; VGA_SRAM_interface:VGA_unit|SRAM_address[8]    ; SEVEN_SEGMENT_N_O[1][6] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.270 ns  ; mil1_FSM:mil1_unit|SRAM_address[9]             ; SEVEN_SEGMENT_N_O[1][5] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.269 ns  ; UART_SRAM_interface:UART_unit|SRAM_address[10] ; SEVEN_SEGMENT_N_O[1][5] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.263 ns  ; VGA_SRAM_interface:VGA_unit|SRAM_address[7]    ; SEVEN_SEGMENT_N_O[0][0] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.262 ns  ; mil1_FSM:mil1_unit|SRAM_address[9]             ; SEVEN_SEGMENT_N_O[1][4] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.253 ns  ; mil1_FSM:mil1_unit|SRAM_address[6]             ; SEVEN_SEGMENT_N_O[0][4] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.253 ns  ; mil1_FSM:mil1_unit|SRAM_address[6]             ; SEVEN_SEGMENT_N_O[0][1] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.248 ns  ; mil1_FSM:mil1_unit|SRAM_address[8]             ; SEVEN_SEGMENT_N_O[1][3] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.239 ns  ; VGA_SRAM_interface:VGA_unit|SRAM_address[6]    ; SEVEN_SEGMENT_N_O[0][6] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.236 ns  ; mil1_FSM:mil1_unit|SRAM_address[6]             ; SEVEN_SEGMENT_N_O[0][2] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.235 ns  ; mil1_FSM:mil1_unit|SRAM_address[6]             ; SEVEN_SEGMENT_N_O[0][3] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.211 ns  ; VGA_SRAM_interface:VGA_unit|SRAM_address[6]    ; SEVEN_SEGMENT_N_O[0][5] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.197 ns  ; top_state[0]                                   ; SEVEN_SEGMENT_N_O[3][5] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.193 ns  ; VGA_SRAM_interface:VGA_unit|SRAM_address[5]    ; SEVEN_SEGMENT_N_O[0][1] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.189 ns  ; mil1_FSM:mil1_unit|SRAM_address[6]             ; SEVEN_SEGMENT_N_O[0][6] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.181 ns  ; VGA_SRAM_interface:VGA_unit|SRAM_address[16]   ; SEVEN_SEGMENT_N_O[3][0] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.176 ns  ; mil1_FSM:mil1_unit|SRAM_address[13]            ; SEVEN_SEGMENT_N_O[2][4] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.176 ns  ; VGA_SRAM_interface:VGA_unit|SRAM_address[5]    ; SEVEN_SEGMENT_N_O[0][2] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.171 ns  ; VGA_SRAM_interface:VGA_unit|SRAM_address[5]    ; SEVEN_SEGMENT_N_O[0][3] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.162 ns  ; VGA_SRAM_interface:VGA_unit|SRAM_address[5]    ; SEVEN_SEGMENT_N_O[0][4] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.161 ns  ; mil1_FSM:mil1_unit|SRAM_address[6]             ; SEVEN_SEGMENT_N_O[0][5] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.148 ns  ; mil1_FSM:mil1_unit|SRAM_address[15]            ; SEVEN_SEGMENT_N_O[2][4] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.147 ns  ; mil1_FSM:mil1_unit|SRAM_address[8]             ; SEVEN_SEGMENT_N_O[1][1] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.140 ns  ; UART_SRAM_interface:UART_unit|SRAM_address[14] ; SEVEN_SEGMENT_N_O[2][3] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.127 ns  ; VGA_SRAM_interface:VGA_unit|SRAM_address[5]    ; SEVEN_SEGMENT_N_O[0][6] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.123 ns  ; VGA_SRAM_interface:VGA_unit|SRAM_address[5]    ; SEVEN_SEGMENT_N_O[0][5] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.110 ns  ; mil1_FSM:mil1_unit|SRAM_address[12]            ; SEVEN_SEGMENT_N_O[2][4] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.106 ns  ; UART_SRAM_interface:UART_unit|SRAM_address[14] ; SEVEN_SEGMENT_N_O[2][2] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.096 ns  ; top_state[1]                                   ; SEVEN_SEGMENT_N_O[3][5] ; CLOCK_50_I ;
; N/A                                     ; None                                                ; 11.064 ns  ; UART_SRAM_interface:UART_unit|SRAM_address[9]  ; SEVEN_SEGMENT_N_O[1][2] ; CLOCK_50_I ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                ;                         ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------+-------------------------+------------+


+-----------------------------------------------------------------------------+
; tpd                                                                         ;
+-------+-------------------+-----------------+--------------+----------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From         ; To             ;
+-------+-------------------+-----------------+--------------+----------------+
; N/A   ; None              ; 12.593 ns       ; SWITCH_I[17] ; LED_GREEN_O[8] ;
; N/A   ; None              ; 6.450 ns        ; CLOCK_50_I   ; VGA_CLOCK_O    ;
+-------+-------------------+-----------------+--------------+----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                 ;
+---------------+-------------+-----------+------------------+--------------------------------------------------------------------------+------------+
; Minimum Slack ; Required th ; Actual th ; From             ; To                                                                       ; To Clock   ;
+---------------+-------------+-----------+------------------+--------------------------------------------------------------------------+------------+
; N/A           ; None        ; -2.146 ns ; CLOCK_50_I       ; SRAM_Controller:SRAM_unit|SRAM_LB_N_O                                    ; CLOCK_50_I ;
; N/A           ; None        ; -4.035 ns ; PUSH_BUTTON_I[0] ; PB_Controller:PB_unit|debounce_shift_reg[0][0]                           ; CLOCK_50_I ;
; N/A           ; None        ; -4.097 ns ; SRAM_DATA_IO[9]  ; SRAM_Controller:SRAM_unit|SRAM_read_data[9]                              ; CLOCK_50_I ;
; N/A           ; None        ; -4.118 ns ; SRAM_DATA_IO[11] ; SRAM_Controller:SRAM_unit|SRAM_read_data[11]                             ; CLOCK_50_I ;
; N/A           ; None        ; -4.162 ns ; SRAM_DATA_IO[7]  ; SRAM_Controller:SRAM_unit|SRAM_read_data[7]                              ; CLOCK_50_I ;
; N/A           ; None        ; -4.215 ns ; SRAM_DATA_IO[0]  ; SRAM_Controller:SRAM_unit|SRAM_read_data[0]                              ; CLOCK_50_I ;
; N/A           ; None        ; -4.234 ns ; SRAM_DATA_IO[1]  ; SRAM_Controller:SRAM_unit|SRAM_read_data[1]                              ; CLOCK_50_I ;
; N/A           ; None        ; -4.334 ns ; SRAM_DATA_IO[15] ; SRAM_Controller:SRAM_unit|SRAM_read_data[15]                             ; CLOCK_50_I ;
; N/A           ; None        ; -4.347 ns ; SRAM_DATA_IO[5]  ; SRAM_Controller:SRAM_unit|SRAM_read_data[5]                              ; CLOCK_50_I ;
; N/A           ; None        ; -4.364 ns ; SRAM_DATA_IO[2]  ; SRAM_Controller:SRAM_unit|SRAM_read_data[2]                              ; CLOCK_50_I ;
; N/A           ; None        ; -4.365 ns ; SRAM_DATA_IO[13] ; SRAM_Controller:SRAM_unit|SRAM_read_data[13]                             ; CLOCK_50_I ;
; N/A           ; None        ; -4.369 ns ; SRAM_DATA_IO[14] ; SRAM_Controller:SRAM_unit|SRAM_read_data[14]                             ; CLOCK_50_I ;
; N/A           ; None        ; -4.401 ns ; SRAM_DATA_IO[6]  ; SRAM_Controller:SRAM_unit|SRAM_read_data[6]                              ; CLOCK_50_I ;
; N/A           ; None        ; -4.406 ns ; SRAM_DATA_IO[12] ; SRAM_Controller:SRAM_unit|SRAM_read_data[12]                             ; CLOCK_50_I ;
; N/A           ; None        ; -4.428 ns ; SRAM_DATA_IO[3]  ; SRAM_Controller:SRAM_unit|SRAM_read_data[3]                              ; CLOCK_50_I ;
; N/A           ; None        ; -4.439 ns ; UART_RX_I        ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|RX_data_in ; CLOCK_50_I ;
; N/A           ; None        ; -4.449 ns ; SRAM_DATA_IO[8]  ; SRAM_Controller:SRAM_unit|SRAM_read_data[8]                              ; CLOCK_50_I ;
; N/A           ; None        ; -4.462 ns ; SRAM_DATA_IO[4]  ; SRAM_Controller:SRAM_unit|SRAM_read_data[4]                              ; CLOCK_50_I ;
; N/A           ; None        ; -4.718 ns ; SRAM_DATA_IO[10] ; SRAM_Controller:SRAM_unit|SRAM_read_data[10]                             ; CLOCK_50_I ;
; N/A           ; None        ; -6.033 ns ; UART_RX_I        ; UART_rx_initialize                                                       ; CLOCK_50_I ;
; N/A           ; None        ; -7.155 ns ; UART_RX_I        ; VGA_enable                                                               ; CLOCK_50_I ;
; N/A           ; None        ; -7.906 ns ; UART_RX_I        ; top_state[1]                                                             ; CLOCK_50_I ;
; N/A           ; None        ; -7.906 ns ; UART_RX_I        ; top_state[0]                                                             ; CLOCK_50_I ;
+---------------+-------------+-----------+------------------+--------------------------------------------------------------------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Full Version
    Info: Processing started: Tue Nov 08 16:52:56 2011
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off project -c project --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled
Info: Found timing assignments -- calculating delays
Info: No valid register-to-register data paths exist for clock "SRAM_Controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component|_clk0"
Info: Slack time is 5.549 ns for clock "CLOCK_50_I" between source register "mil1_FSM:mil1_unit|csc_even_val_select~9" and destination register "mil1_FSM:mil1_unit|G_even[3]"
    Info: Fmax is 69.2 MHz (period= 14.451 ns)
    Info: + Largest register to register requirement is 19.786 ns
        Info: + Setup relationship between source and destination is 20.000 ns
            Info: + Latch edge is 20.000 ns
                Info: Clock period of Destination clock "CLOCK_50_I" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "CLOCK_50_I" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "CLOCK_50_I" to destination register is 2.677 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLOCK_50_I'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 783; COMB Node = 'CLOCK_50_I~clkctrl'
                Info: 3: + IC(1.023 ns) + CELL(0.537 ns) = 2.677 ns; Loc. = LCFF_X38_Y19_N23; Fanout = 2; REG Node = 'mil1_FSM:mil1_unit|G_even[3]'
                Info: Total cell delay = 1.536 ns ( 57.38 % )
                Info: Total interconnect delay = 1.141 ns ( 42.62 % )
            Info: - Longest clock path from clock "CLOCK_50_I" to source register is 2.677 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLOCK_50_I'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 783; COMB Node = 'CLOCK_50_I~clkctrl'
                Info: 3: + IC(1.023 ns) + CELL(0.537 ns) = 2.677 ns; Loc. = LCFF_X38_Y19_N31; Fanout = 17; REG Node = 'mil1_FSM:mil1_unit|csc_even_val_select~9'
                Info: Total cell delay = 1.536 ns ( 57.38 % )
                Info: Total interconnect delay = 1.141 ns ( 42.62 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 14.237 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y19_N31; Fanout = 17; REG Node = 'mil1_FSM:mil1_unit|csc_even_val_select~9'
        Info: 2: + IC(1.064 ns) + CELL(0.413 ns) = 1.477 ns; Loc. = LCCOMB_X33_Y19_N28; Fanout = 1; COMB Node = 'mil1_FSM:mil1_unit|op6[7]~70'
        Info: 3: + IC(0.252 ns) + CELL(0.419 ns) = 2.148 ns; Loc. = LCCOMB_X33_Y19_N22; Fanout = 2; COMB Node = 'mil1_FSM:mil1_unit|op6[7]~71'
        Info: 4: + IC(0.921 ns) + CELL(0.150 ns) = 3.219 ns; Loc. = LCCOMB_X38_Y19_N4; Fanout = 592; COMB Node = 'mil1_FSM:mil1_unit|op6[8]~73'
        Info: 5: + IC(0.718 ns) + CELL(2.679 ns) = 6.616 ns; Loc. = DSPMULT_X39_Y19_N0; Fanout = 1; COMB Node = 'mil1_FSM:mil1_unit|lpm_mult:Mult0|mult_8v01:auto_generated|mac_mult3'
        Info: 6: + IC(0.000 ns) + CELL(0.224 ns) = 6.840 ns; Loc. = DSPOUT_X39_Y19_N2; Fanout = 2; COMB Node = 'mil1_FSM:mil1_unit|lpm_mult:Mult0|mult_8v01:auto_generated|mac_out4'
        Info: 7: + IC(1.639 ns) + CELL(0.414 ns) = 8.893 ns; Loc. = LCCOMB_X40_Y16_N0; Fanout = 2; COMB Node = 'mil1_FSM:mil1_unit|lpm_mult:Mult0|mult_8v01:auto_generated|op_1~1'
        Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 8.964 ns; Loc. = LCCOMB_X40_Y16_N2; Fanout = 2; COMB Node = 'mil1_FSM:mil1_unit|lpm_mult:Mult0|mult_8v01:auto_generated|op_1~3'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 9.035 ns; Loc. = LCCOMB_X40_Y16_N4; Fanout = 2; COMB Node = 'mil1_FSM:mil1_unit|lpm_mult:Mult0|mult_8v01:auto_generated|op_1~5'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 9.106 ns; Loc. = LCCOMB_X40_Y16_N6; Fanout = 2; COMB Node = 'mil1_FSM:mil1_unit|lpm_mult:Mult0|mult_8v01:auto_generated|op_1~7'
        Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 9.177 ns; Loc. = LCCOMB_X40_Y16_N8; Fanout = 2; COMB Node = 'mil1_FSM:mil1_unit|lpm_mult:Mult0|mult_8v01:auto_generated|op_1~9'
        Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 9.248 ns; Loc. = LCCOMB_X40_Y16_N10; Fanout = 2; COMB Node = 'mil1_FSM:mil1_unit|lpm_mult:Mult0|mult_8v01:auto_generated|op_1~11'
        Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 9.319 ns; Loc. = LCCOMB_X40_Y16_N12; Fanout = 2; COMB Node = 'mil1_FSM:mil1_unit|lpm_mult:Mult0|mult_8v01:auto_generated|op_1~13'
        Info: 14: + IC(0.000 ns) + CELL(0.159 ns) = 9.478 ns; Loc. = LCCOMB_X40_Y16_N14; Fanout = 2; COMB Node = 'mil1_FSM:mil1_unit|lpm_mult:Mult0|mult_8v01:auto_generated|op_1~15'
        Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 9.549 ns; Loc. = LCCOMB_X40_Y16_N16; Fanout = 2; COMB Node = 'mil1_FSM:mil1_unit|lpm_mult:Mult0|mult_8v01:auto_generated|op_1~17'
        Info: 16: + IC(0.000 ns) + CELL(0.410 ns) = 9.959 ns; Loc. = LCCOMB_X40_Y16_N18; Fanout = 1; COMB Node = 'mil1_FSM:mil1_unit|lpm_mult:Mult0|mult_8v01:auto_generated|op_1~18'
        Info: 17: + IC(1.227 ns) + CELL(0.150 ns) = 11.336 ns; Loc. = LCCOMB_X41_Y17_N18; Fanout = 2; COMB Node = 'mil1_FSM:mil1_unit|lpm_add_sub:Add17|add_sub_7ri:auto_generated|_~6'
        Info: 18: + IC(0.251 ns) + CELL(0.393 ns) = 11.980 ns; Loc. = LCCOMB_X41_Y17_N8; Fanout = 2; COMB Node = 'mil1_FSM:mil1_unit|lpm_add_sub:Add17|add_sub_7ri:auto_generated|result_int[28]~57'
        Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 12.051 ns; Loc. = LCCOMB_X41_Y17_N10; Fanout = 2; COMB Node = 'mil1_FSM:mil1_unit|lpm_add_sub:Add17|add_sub_7ri:auto_generated|result_int[29]~59'
        Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 12.122 ns; Loc. = LCCOMB_X41_Y17_N12; Fanout = 2; COMB Node = 'mil1_FSM:mil1_unit|lpm_add_sub:Add17|add_sub_7ri:auto_generated|result_int[30]~61'
        Info: 21: + IC(0.000 ns) + CELL(0.159 ns) = 12.281 ns; Loc. = LCCOMB_X41_Y17_N14; Fanout = 1; COMB Node = 'mil1_FSM:mil1_unit|lpm_add_sub:Add17|add_sub_7ri:auto_generated|result_int[31]~63'
        Info: 22: + IC(0.000 ns) + CELL(0.410 ns) = 12.691 ns; Loc. = LCCOMB_X41_Y17_N16; Fanout = 32; COMB Node = 'mil1_FSM:mil1_unit|lpm_add_sub:Add17|add_sub_7ri:auto_generated|result_int[32]~64'
        Info: 23: + IC(1.069 ns) + CELL(0.393 ns) = 14.153 ns; Loc. = LCCOMB_X38_Y19_N22; Fanout = 1; COMB Node = 'mil1_FSM:mil1_unit|Selector277~0'
        Info: 24: + IC(0.000 ns) + CELL(0.084 ns) = 14.237 ns; Loc. = LCFF_X38_Y19_N23; Fanout = 2; REG Node = 'mil1_FSM:mil1_unit|G_even[3]'
        Info: Total cell delay = 7.096 ns ( 49.84 % )
        Info: Total interconnect delay = 7.141 ns ( 50.16 % )
Info: Minimum slack time is 391 ps for clock "CLOCK_50_I" between source register "VGA_SRAM_interface:VGA_unit|VGA_red[1]" and destination register "VGA_SRAM_interface:VGA_unit|VGA_red[1]"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y22_N27; Fanout = 2; REG Node = 'VGA_SRAM_interface:VGA_unit|VGA_red[1]'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X28_Y22_N26; Fanout = 1; COMB Node = 'VGA_SRAM_interface:VGA_unit|VGA_red~34'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X28_Y22_N27; Fanout = 2; REG Node = 'VGA_SRAM_interface:VGA_unit|VGA_red[1]'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "CLOCK_50_I" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "CLOCK_50_I" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "CLOCK_50_I" to destination register is 2.690 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLOCK_50_I'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 783; COMB Node = 'CLOCK_50_I~clkctrl'
                Info: 3: + IC(1.036 ns) + CELL(0.537 ns) = 2.690 ns; Loc. = LCFF_X28_Y22_N27; Fanout = 2; REG Node = 'VGA_SRAM_interface:VGA_unit|VGA_red[1]'
                Info: Total cell delay = 1.536 ns ( 57.10 % )
                Info: Total interconnect delay = 1.154 ns ( 42.90 % )
            Info: - Shortest clock path from clock "CLOCK_50_I" to source register is 2.690 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLOCK_50_I'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 783; COMB Node = 'CLOCK_50_I~clkctrl'
                Info: 3: + IC(1.036 ns) + CELL(0.537 ns) = 2.690 ns; Loc. = LCFF_X28_Y22_N27; Fanout = 2; REG Node = 'VGA_SRAM_interface:VGA_unit|VGA_red[1]'
                Info: Total cell delay = 1.536 ns ( 57.10 % )
                Info: Total interconnect delay = 1.154 ns ( 42.90 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: tsu for register "top_state[1]" (data pin = "UART_RX_I", clock pin = "CLOCK_50_I") is 8.136 ns
    Info: + Longest pin to register delay is 10.859 ns
        Info: 1: + IC(0.000 ns) + CELL(0.882 ns) = 0.882 ns; Loc. = PIN_C25; Fanout = 2; PIN Node = 'UART_RX_I'
        Info: 2: + IC(6.108 ns) + CELL(0.420 ns) = 7.410 ns; Loc. = LCCOMB_X36_Y12_N18; Fanout = 3; COMB Node = 'always0~1'
        Info: 3: + IC(1.339 ns) + CELL(0.150 ns) = 8.899 ns; Loc. = LCCOMB_X30_Y14_N28; Fanout = 1; COMB Node = 'top_state[0]~6'
        Info: 4: + IC(0.655 ns) + CELL(0.420 ns) = 9.974 ns; Loc. = LCCOMB_X30_Y14_N26; Fanout = 2; COMB Node = 'top_state[0]~7'
        Info: 5: + IC(0.225 ns) + CELL(0.660 ns) = 10.859 ns; Loc. = LCFF_X30_Y14_N21; Fanout = 63; REG Node = 'top_state[1]'
        Info: Total cell delay = 2.532 ns ( 23.32 % )
        Info: Total interconnect delay = 8.327 ns ( 76.68 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "CLOCK_50_I" to destination register is 2.687 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLOCK_50_I'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 783; COMB Node = 'CLOCK_50_I~clkctrl'
        Info: 3: + IC(1.033 ns) + CELL(0.537 ns) = 2.687 ns; Loc. = LCFF_X30_Y14_N21; Fanout = 63; REG Node = 'top_state[1]'
        Info: Total cell delay = 1.536 ns ( 57.16 % )
        Info: Total interconnect delay = 1.151 ns ( 42.84 % )
Info: tco from clock "CLOCK_50_I" to destination pin "SEVEN_SEGMENT_N_O[2][5]" through register "top_state[0]" is 13.608 ns
    Info: + Longest clock path from clock "CLOCK_50_I" to source register is 2.687 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLOCK_50_I'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 783; COMB Node = 'CLOCK_50_I~clkctrl'
        Info: 3: + IC(1.033 ns) + CELL(0.537 ns) = 2.687 ns; Loc. = LCFF_X30_Y14_N27; Fanout = 43; REG Node = 'top_state[0]'
        Info: Total cell delay = 1.536 ns ( 57.16 % )
        Info: Total interconnect delay = 1.151 ns ( 42.84 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 10.671 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y14_N27; Fanout = 43; REG Node = 'top_state[0]'
        Info: 2: + IC(1.829 ns) + CELL(0.388 ns) = 2.217 ns; Loc. = LCCOMB_X30_Y14_N22; Fanout = 1; COMB Node = 'SRAM_address[14]~56'
        Info: 3: + IC(0.936 ns) + CELL(0.149 ns) = 3.302 ns; Loc. = LCCOMB_X32_Y12_N10; Fanout = 8; COMB Node = 'SRAM_address[14]~57'
        Info: 4: + IC(1.164 ns) + CELL(0.437 ns) = 4.903 ns; Loc. = LCCOMB_X36_Y10_N4; Fanout = 1; COMB Node = 'convert_hex_to_seven_segment:unit2|WideOr1~0'
        Info: 5: + IC(2.556 ns) + CELL(3.212 ns) = 10.671 ns; Loc. = PIN_AB25; Fanout = 0; PIN Node = 'SEVEN_SEGMENT_N_O[2][5]'
        Info: Total cell delay = 4.186 ns ( 39.23 % )
        Info: Total interconnect delay = 6.485 ns ( 60.77 % )
Info: Longest tpd from source pin "SWITCH_I[17]" to destination pin "LED_GREEN_O[8]" is 12.593 ns
    Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 54; PIN Node = 'SWITCH_I[17]'
    Info: 2: + IC(6.046 ns) + CELL(0.420 ns) = 7.318 ns; Loc. = LCCOMB_X32_Y16_N12; Fanout = 2; COMB Node = 'resetn'
    Info: 3: + IC(1.957 ns) + CELL(3.318 ns) = 12.593 ns; Loc. = PIN_Y12; Fanout = 0; PIN Node = 'LED_GREEN_O[8]'
    Info: Total cell delay = 4.590 ns ( 36.45 % )
    Info: Total interconnect delay = 8.003 ns ( 63.55 % )
Info: th for register "SRAM_Controller:SRAM_unit|SRAM_LB_N_O" (data pin = "CLOCK_50_I", clock pin = "CLOCK_50_I") is -2.146 ns
    Info: + Offset between input clock "CLOCK_50_I" and output clock "SRAM_Controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component|_clk0" is -2.358 ns
    Info: + Longest clock path from clock "SRAM_Controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component|_clk0" to destination register is 2.660 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SRAM_Controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 1; COMB Node = 'SRAM_Controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.660 ns; Loc. = LCFF_X29_Y14_N17; Fanout = 2; REG Node = 'SRAM_Controller:SRAM_unit|SRAM_LB_N_O'
        Info: Total cell delay = 0.537 ns ( 20.19 % )
        Info: Total interconnect delay = 2.123 ns ( 79.81 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.714 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLOCK_50_I'
        Info: 2: + IC(1.481 ns) + CELL(0.150 ns) = 2.630 ns; Loc. = LCCOMB_X29_Y14_N16; Fanout = 1; COMB Node = 'SRAM_Controller:SRAM_unit|SRAM_LB_N_O~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.714 ns; Loc. = LCFF_X29_Y14_N17; Fanout = 2; REG Node = 'SRAM_Controller:SRAM_unit|SRAM_LB_N_O'
        Info: Total cell delay = 1.233 ns ( 45.43 % )
        Info: Total interconnect delay = 1.481 ns ( 54.57 % )
Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 196 megabytes
    Info: Processing ended: Tue Nov 08 16:52:58 2011
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


