INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
WARNING: [VRFC 10-756] identifier temp is used before its declaration [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/alu.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/auxdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auxdec
WARNING: [VRFC 10-1315] redeclaration of ansi port muldiv_op is not allowed [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/auxdec.v:18]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/combinational_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module combinational_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-756] identifier alu_pb is used before its declaration [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v:196]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/divider_circuit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_circuit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/dreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/dreg_sync_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dreg_sync_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/ext_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol alu_src_imm, assumed default net type wire [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v:276]
INFO: [VRFC 10-2458] undeclared symbol arith_op, assumed default net type wire [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v:295]
INFO: [VRFC 10-2458] undeclared symbol muldiv_reg_sel, assumed default net type wire [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v:315]
INFO: [VRFC 10-2458] undeclared symbol alu_out_sel, assumed default net type wire [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v:316]
INFO: [VRFC 10-2458] undeclared symbol hilo_shift_sel, assumed default net type wire [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v:317]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/mul_div_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_div_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2458] undeclared symbol rA3, assumed default net type wire [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/regfile.v:80]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sim_1/imports/testbench/tb_mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_top
