Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Fri Dec  6 17:31:36 2024
| Host         : P1-02 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Wrapper_control_sets_placed.rpt
| Design       : Wrapper
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   112 |
|    Minimum number of control sets                        |   112 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    63 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   112 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |   103 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            5 |
| No           | No                    | Yes                    |             155 |           77 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |            2183 |         1266 |
| Yes          | No                    | Yes                    |            1487 |          765 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+-------------------------------------------------------------+---------------------------------------------+------------------+----------------+--------------+
|    Clock Signal    |                        Enable Signal                        |               Set/Reset Signal              | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------+-------------------------------------------------------------+---------------------------------------------+------------------+----------------+--------------+
|  pll/inst/clk_out1 | CPU/D_X_reg/reg_loop[3].dff/reset_state                     | CPU/multdiv_unit/ready_flag_reg/dff/q_reg_0 |                1 |              1 |         1.00 |
|  pll/inst/clk_out1 | CPU/X_M_reg/reg_loop[90].dff/q_reg_1[0]                     | reset_IBUF                                  |                1 |              4 |         4.00 |
|  pll/inst/clk_out1 |                                                             |                                             |                5 |              8 |         1.60 |
|  screenEnd         | VGAControllerInstance/currY1[8]_i_1_n_0                     |                                             |                3 |              9 |         3.00 |
|  screenEnd         | VGAControllerInstance/currX2[8]_i_1_n_0                     |                                             |                3 |              9 |         3.00 |
|  screenEnd         | VGAControllerInstance/currX1[9]_i_1_n_0                     |                                             |                4 |             10 |         2.50 |
|  screenEnd         | VGAControllerInstance/currY2[9]_i_1_n_0                     |                                             |                4 |             10 |         2.50 |
|  pll/inst/clk_out1 | VGAControllerInstance/Display/vPos                          | reset_IBUF                                  |                3 |             10 |         3.33 |
|  pll/inst/clk_out1 |                                                             | reset_IBUF                                  |                5 |             15 |         3.00 |
|  pll/inst/clk_out1 | RegisterFile/q_i_1_n_0                                      | reset_IBUF                                  |               13 |             32 |         2.46 |
|  pll/inst/clk_out1 | CPU/D_X_reg/reg_loop[18].dff/in_enable0                     | reset_IBUF                                  |               20 |             32 |         1.60 |
|  pll/inst/clk_out1 | CPU/multdiv_unit/mult_unit/state_counter/tff3/dff/mult_done | CPU/D_X_reg/reg_loop[3].dff/reset_state     |               10 |             32 |         3.20 |
|  pll/inst/clk_out1 | CPU/multdiv_unit/div_unit/state_counter/tff1/dff/q_reg_4    | CPU/D_X_reg/reg_loop[3].dff/reset_state     |               12 |             32 |         2.67 |
|  pll/inst/clk_out1 | CPU/M_W_reg/reg_loop[31].dff/q_reg_45                       | reset_IBUF                                  |               23 |             32 |         1.39 |
|  pll/inst/clk_out1 | CPU/M_W_reg/reg_loop[31].dff/q_reg_46                       | reset_IBUF                                  |               12 |             32 |         2.67 |
|  pll/inst/clk_out1 | CPU/M_W_reg/reg_loop[31].dff/q_reg_40                       | reset_IBUF                                  |               11 |             32 |         2.91 |
|  pll/inst/clk_out1 | CPU/M_W_reg/reg_loop[31].dff/q_reg_36                       | reset_IBUF                                  |               21 |             32 |         1.52 |
|  pll/inst/clk_out1 | CPU/M_W_reg/reg_loop[31].dff/q_reg_37                       | reset_IBUF                                  |               13 |             32 |         2.46 |
|  pll/inst/clk_out1 | CPU/M_W_reg/reg_loop[31].dff/q_reg_47                       | reset_IBUF                                  |               14 |             32 |         2.29 |
|  pll/inst/clk_out1 | CPU/M_W_reg/reg_loop[31].dff/q_reg_43                       | reset_IBUF                                  |               15 |             32 |         2.13 |
|  pll/inst/clk_out1 | CPU/M_W_reg/reg_loop[31].dff/q_reg_39                       | reset_IBUF                                  |               27 |             32 |         1.19 |
|  pll/inst/clk_out1 | CPU/M_W_reg/reg_loop[31].dff/q_reg_48                       | reset_IBUF                                  |               17 |             32 |         1.88 |
|  pll/inst/clk_out1 | CPU/M_W_reg/reg_loop[31].dff/q_reg_38                       | reset_IBUF                                  |               19 |             32 |         1.68 |
|  pll/inst/clk_out1 | CPU/M_W_reg/reg_loop[31].dff/q_reg_44                       | reset_IBUF                                  |               15 |             32 |         2.13 |
|  pll/inst/clk_out1 | CPU/M_W_reg/reg_loop[31].dff/q_reg_42                       | reset_IBUF                                  |               15 |             32 |         2.13 |
|  pll/inst/clk_out1 | CPU/M_W_reg/reg_loop[31].dff/q_reg_34                       | reset_IBUF                                  |               14 |             32 |         2.29 |
|  pll/inst/clk_out1 | CPU/M_W_reg/reg_loop[31].dff/q_reg_35                       | reset_IBUF                                  |               15 |             32 |         2.13 |
|  pll/inst/clk_out1 | CPU/M_W_reg/reg_loop[31].dff/q_reg_41                       | reset_IBUF                                  |               21 |             32 |         1.52 |
|  pll/inst/clk_out1 | CPU/X_M_reg/reg_loop[31].dff/E[0]                           |                                             |               15 |             32 |         2.13 |
|  pll/inst/clk_out1 | CPU/X_M_reg/reg_loop[31].dff/q_reg_11[0]                    |                                             |               21 |             32 |         1.52 |
|  pll/inst/clk_out1 | CPU/X_M_reg/reg_loop[31].dff/q_reg_24[0]                    |                                             |               14 |             32 |         2.29 |
|  pll/inst/clk_out1 | CPU/X_M_reg/reg_loop[31].dff/q_reg_rep_1[0]                 |                                             |               19 |             32 |         1.68 |
|  pll/inst/clk_out1 | CPU/X_M_reg/reg_loop[31].dff/q_reg_33[0]                    |                                             |               18 |             32 |         1.78 |
|  pll/inst/clk_out1 | CPU/X_M_reg/reg_loop[31].dff/q_reg_35[0]                    |                                             |               17 |             32 |         1.88 |
|  pll/inst/clk_out1 | CPU/X_M_reg/reg_loop[31].dff/q_reg_43[0]                    |                                             |               21 |             32 |         1.52 |
|  pll/inst/clk_out1 | CPU/X_M_reg/reg_loop[31].dff/q_reg_rep_16[0]                |                                             |               23 |             32 |         1.39 |
|  pll/inst/clk_out1 | CPU/X_M_reg/reg_loop[31].dff/q_reg_44[0]                    |                                             |               19 |             32 |         1.68 |
|  pll/inst/clk_out1 | CPU/X_M_reg/reg_loop[31].dff/q_reg_16[0]                    |                                             |               21 |             32 |         1.52 |
|  pll/inst/clk_out1 | CPU/X_M_reg/reg_loop[31].dff/q_reg_rep[0]                   |                                             |               22 |             32 |         1.45 |
|  pll/inst/clk_out1 | CPU/X_M_reg/reg_loop[31].dff/q_reg_rep_0[0]                 |                                             |               22 |             32 |         1.45 |
|  pll/inst/clk_out1 | CPU/X_M_reg/reg_loop[31].dff/q_reg_15[0]                    |                                             |               18 |             32 |         1.78 |
|  pll/inst/clk_out1 | CPU/X_M_reg/reg_loop[31].dff/q_reg_22[0]                    |                                             |               16 |             32 |         2.00 |
|  pll/inst/clk_out1 | CPU/X_M_reg/reg_loop[31].dff/q_reg_30[0]                    |                                             |               16 |             32 |         2.00 |
|  pll/inst/clk_out1 | CPU/X_M_reg/reg_loop[31].dff/q_reg_36[0]                    |                                             |               14 |             32 |         2.29 |
|  pll/inst/clk_out1 | CPU/X_M_reg/reg_loop[31].dff/q_reg_39[0]                    |                                             |               17 |             32 |         1.88 |
|  pll/inst/clk_out1 | CPU/X_M_reg/reg_loop[31].dff/q_reg_29[0]                    |                                             |               14 |             32 |         2.29 |
|  pll/inst/clk_out1 | CPU/X_M_reg/reg_loop[31].dff/q_reg_45[0]                    |                                             |               18 |             32 |         1.78 |
|  pll/inst/clk_out1 | CPU/X_M_reg/reg_loop[31].dff/q_reg_rep_13[0]                |                                             |               21 |             32 |         1.52 |
|  pll/inst/clk_out1 | CPU/X_M_reg/reg_loop[31].dff/q_reg_rep_14[0]                |                                             |               15 |             32 |         2.13 |
|  pll/inst/clk_out1 | CPU/X_M_reg/reg_loop[31].dff/q_reg_18[0]                    |                                             |               21 |             32 |         1.52 |
|  pll/inst/clk_out1 | CPU/X_M_reg/reg_loop[31].dff/q_reg_41[0]                    |                                             |               18 |             32 |         1.78 |
|  pll/inst/clk_out1 | CPU/X_M_reg/reg_loop[31].dff/q_reg_rep_2[0]                 |                                             |               17 |             32 |         1.88 |
|  pll/inst/clk_out1 | CPU/X_M_reg/reg_loop[31].dff/q_reg_49[0]                    |                                             |               19 |             32 |         1.68 |
|  pll/inst/clk_out1 | CPU/X_M_reg/reg_loop[31].dff/q_reg_9[0]                     |                                             |               17 |             32 |         1.88 |
|  pll/inst/clk_out1 | CPU/X_M_reg/reg_loop[31].dff/q_reg_21[0]                    |                                             |               18 |             32 |         1.78 |
|  pll/inst/clk_out1 | CPU/X_M_reg/reg_loop[31].dff/q_reg_rep_3[0]                 |                                             |               15 |             32 |         2.13 |
|  pll/inst/clk_out1 | CPU/X_M_reg/reg_loop[31].dff/q_reg_rep_6[0]                 |                                             |               14 |             32 |         2.29 |
|  pll/inst/clk_out1 | CPU/X_M_reg/reg_loop[31].dff/q_reg_42[0]                    |                                             |               19 |             32 |         1.68 |
|  pll/inst/clk_out1 | CPU/X_M_reg/reg_loop[31].dff/q_reg_13[0]                    |                                             |               24 |             32 |         1.33 |
|  pll/inst/clk_out1 | CPU/X_M_reg/reg_loop[31].dff/q_reg_28[0]                    |                                             |               17 |             32 |         1.88 |
|  pll/inst/clk_out1 | CPU/X_M_reg/reg_loop[31].dff/q_reg_38[0]                    |                                             |               21 |             32 |         1.52 |
|  pll/inst/clk_out1 | CPU/X_M_reg/reg_loop[31].dff/q_reg_26[0]                    |                                             |               17 |             32 |         1.88 |
|  pll/inst/clk_out1 | CPU/X_M_reg/reg_loop[31].dff/q_reg_8[0]                     |                                             |               24 |             32 |         1.33 |
|  pll/inst/clk_out1 | CPU/X_M_reg/reg_loop[31].dff/q_reg_27[0]                    |                                             |               18 |             32 |         1.78 |
|  pll/inst/clk_out1 | CPU/X_M_reg/reg_loop[31].dff/q_reg_rep_5[0]                 |                                             |               21 |             32 |         1.52 |
|  pll/inst/clk_out1 | CPU/X_M_reg/reg_loop[31].dff/q_reg_rep_15[0]                |                                             |               22 |             32 |         1.45 |
|  pll/inst/clk_out1 | CPU/X_M_reg/reg_loop[31].dff/q_reg_rep_8[0]                 |                                             |               17 |             32 |         1.88 |
|  pll/inst/clk_out1 | CPU/X_M_reg/reg_loop[31].dff/q_reg_rep_7[0]                 |                                             |               18 |             32 |         1.78 |
|  pll/inst/clk_out1 | CPU/X_M_reg/reg_loop[31].dff/q_reg_7[0]                     |                                             |               23 |             32 |         1.39 |
|  pll/inst/clk_out1 | CPU/X_M_reg/reg_loop[31].dff/q_reg_46[0]                    |                                             |               18 |             32 |         1.78 |
|  pll/inst/clk_out1 | CPU/X_M_reg/reg_loop[31].dff/q_reg_47[0]                    |                                             |               21 |             32 |         1.52 |
|  pll/inst/clk_out1 | CPU/X_M_reg/reg_loop[31].dff/q_reg_12[0]                    |                                             |               18 |             32 |         1.78 |
|  pll/inst/clk_out1 | CPU/X_M_reg/reg_loop[31].dff/q_reg_14[0]                    |                                             |               17 |             32 |         1.88 |
|  pll/inst/clk_out1 | CPU/X_M_reg/reg_loop[31].dff/q_reg_20[0]                    |                                             |               21 |             32 |         1.52 |
|  pll/inst/clk_out1 | CPU/X_M_reg/reg_loop[31].dff/q_reg_32[0]                    |                                             |               20 |             32 |         1.60 |
|  pll/inst/clk_out1 | CPU/X_M_reg/reg_loop[31].dff/q_reg_40[0]                    |                                             |               13 |             32 |         2.46 |
|  pll/inst/clk_out1 | CPU/X_M_reg/reg_loop[31].dff/q_reg_rep_12[0]                |                                             |               23 |             32 |         1.39 |
|  pll/inst/clk_out1 | CPU/X_M_reg/reg_loop[31].dff/q_reg_rep_17[0]                |                                             |               22 |             32 |         1.45 |
|  pll/inst/clk_out1 | CPU/X_M_reg/reg_loop[31].dff/q_reg_25[0]                    |                                             |               15 |             32 |         2.13 |
|  pll/inst/clk_out1 | CPU/X_M_reg/reg_loop[31].dff/q_reg_34[0]                    |                                             |               16 |             32 |         2.00 |
|  pll/inst/clk_out1 | CPU/X_M_reg/reg_loop[31].dff/q_reg_17[0]                    |                                             |               19 |             32 |         1.68 |
|  pll/inst/clk_out1 | CPU/X_M_reg/reg_loop[31].dff/q_reg_31[0]                    |                                             |               18 |             32 |         1.78 |
|  pll/inst/clk_out1 | CPU/X_M_reg/reg_loop[31].dff/q_reg_6[0]                     |                                             |               21 |             32 |         1.52 |
|  pll/inst/clk_out1 | CPU/X_M_reg/reg_loop[31].dff/q_reg_rep_11[0]                |                                             |               19 |             32 |         1.68 |
|  pll/inst/clk_out1 | CPU/X_M_reg/reg_loop[31].dff/q_reg_rep_4[0]                 |                                             |               19 |             32 |         1.68 |
|  pll/inst/clk_out1 | CPU/X_M_reg/reg_loop[31].dff/q_reg_rep_9[0]                 |                                             |               21 |             32 |         1.52 |
|  pll/inst/clk_out1 | CPU/X_M_reg/reg_loop[31].dff/q_reg_23[0]                    |                                             |               16 |             32 |         2.00 |
|  pll/inst/clk_out1 | CPU/X_M_reg/reg_loop[31].dff/q_reg_37[0]                    |                                             |               19 |             32 |         1.68 |
|  pll/inst/clk_out1 | CPU/X_M_reg/reg_loop[31].dff/q_reg_rep_10[0]                |                                             |               17 |             32 |         1.88 |
|  pll/inst/clk_out1 | CPU/X_M_reg/reg_loop[31].dff/q_reg_10[0]                    |                                             |               20 |             32 |         1.60 |
|  pll/inst/clk_out1 | CPU/X_M_reg/reg_loop[31].dff/q_reg_19[0]                    |                                             |               16 |             32 |         2.00 |
|  pll/inst/clk_out1 | CPU/X_M_reg/reg_loop[31].dff/q_reg_48[0]                    |                                             |               18 |             32 |         1.78 |
|  pll/inst/clk_out1 | CPU/X_M_reg/reg_loop[88].dff/q_reg_1[0]                     |                                             |               24 |             32 |         1.33 |
|  pll/inst/clk_out1 | RegisterFile/q_i_1__9_n_0                                   | reset_IBUF                                  |               22 |             32 |         1.45 |
|  pll/inst/clk_out1 | RegisterFile/q_i_1__10_n_0                                  | reset_IBUF                                  |               16 |             32 |         2.00 |
|  pll/inst/clk_out1 | RegisterFile/q_i_1__5_n_0                                   | reset_IBUF                                  |               14 |             32 |         2.29 |
|  pll/inst/clk_out1 | RegisterFile/q_i_1__6_n_0                                   | reset_IBUF                                  |               20 |             32 |         1.60 |
|  pll/inst/clk_out1 | RegisterFile/q_i_1__4_n_0                                   | reset_IBUF                                  |               18 |             32 |         1.78 |
|  pll/inst/clk_out1 | RegisterFile/q_i_1__14_n_0                                  | reset_IBUF                                  |               13 |             32 |         2.46 |
|  pll/inst/clk_out1 | RegisterFile/q_i_1__8_n_0                                   | reset_IBUF                                  |               15 |             32 |         2.13 |
|  pll/inst/clk_out1 | RegisterFile/q_i_1__0_n_0                                   | reset_IBUF                                  |               20 |             32 |         1.60 |
|  pll/inst/clk_out1 | RegisterFile/q_i_1__11_n_0                                  | reset_IBUF                                  |               16 |             32 |         2.00 |
|  pll/inst/clk_out1 | RegisterFile/q_i_1__12_n_0                                  | reset_IBUF                                  |               29 |             32 |         1.10 |
|  pll/inst/clk_out1 | RegisterFile/q_i_1__1_n_0                                   | reset_IBUF                                  |               17 |             32 |         1.88 |
|  pll/inst/clk_out1 | RegisterFile/q_i_1__2_n_0                                   | reset_IBUF                                  |               20 |             32 |         1.60 |
|  pll/inst/clk_out1 | RegisterFile/q_i_1__3_n_0                                   | reset_IBUF                                  |               19 |             32 |         1.68 |
|  pll/inst/clk_out1 | RegisterFile/q_i_1__7_n_0                                   | reset_IBUF                                  |               17 |             32 |         1.88 |
|  pll/inst/clk_out1 | RegisterFile/q_i_1__13_n_0                                  | reset_IBUF                                  |               18 |             32 |         1.78 |
| ~pll/inst/clk_out1 | CPU/D_X_reg/reg_loop[18].dff/in_enable0                     | reset_IBUF                                  |               24 |             62 |         2.58 |
|  pll/inst/clk_out1 | CPU/D_X_reg/reg_loop[3].dff/reset_state                     |                                             |               40 |             65 |         1.62 |
|  pll/inst/clk_out1 |                                                             | CPU/D_X_reg/reg_loop[3].dff/reset_state     |               72 |            140 |         1.94 |
| ~pll/inst/clk_out1 | CPU/multdiv_unit/op_in_progress_reg/dff/q_reg_0             | reset_IBUF                                  |              155 |            322 |         2.08 |
+--------------------+-------------------------------------------------------------+---------------------------------------------+------------------+----------------+--------------+


