Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

WARNING:EDK:2137 - Peripheral sine_trial_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Writing filter settings....
Done writing filter settings to:
	E:\ITI_references\Digital_IC_course\FPGA_prototype\Project\Final_3\etc\Sine.filters
Done writing Tab View settings to:
	E:\ITI_references\Digital_IC_course\FPGA_prototype\Project\Final_3\etc\Sine.gui
WARNING:EDK:2137 - Peripheral sine_trial_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Assigned Driver generic 1.00.a for instance sine_final_0
sine_final_0 has been added to the project
WARNING:EDK:2137 - Peripheral sine_trial_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral sine_final_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK:3759 - AddresGen MHS Error Address Generator can not generate address map for your design. Please check if there is address conflict, clear the conflict and re-generate the address map.Please consult the online help for how to let Address Generator to overwrite the address. If Address Generator still can not generate the address map, please provide the address map manually.
WARNING:EDK:2137 - Peripheral sine_trial_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral sine_trial_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
INFO:EDK - Use axi_gpio_0 as reference
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port S_AXI_ACLK to clk_50_0000MHzPLL0
INFO:EDK - External IO port grouping doneWARNING:EDK - Generate address failed during auto bus connection
INFO:EDK - Successfully finished auto bus connection for IP instance: sine_final_0, however there is problem when generating address, please generate address manually

********************************************************************************
At Local date and time: Thu Jan 14 06:07:13 2021
 make -f Sine.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp Sine.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/Sine.xml 
Release 14.7 - psf2Edward EDK_P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Qt: Untested Windows version 6.2 detected!

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 5 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 2 master(s) : 2 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK:2137 - Peripheral sine_trial_0 is not accessible from any processor
   in the system. Check Bus Interface connections and address parameters. 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x50000000 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntl
   r_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4_0.

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x50000000 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntl
   r_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50
   _c\data\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 15 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50
   _c\data\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 15 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50
   _c\data\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50
   _c\data\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50
   _c\data\microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 1 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 3333 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_0
   6_a\data\axi_s6_ddrx_v2_1_0.mpd line 121 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_S0_AXI_STRICT_COHERENCY value to 0 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_0
   6_a\data\axi_s6_ddrx_v2_1_0.mpd line 164 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_0
   6_a\data\axi_s6_ddrx_v2_1_0.mpd line 176 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_0
   6_a\data\axi_s6_ddrx_v2_1_0.mpd line 190 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_0
   6_a\data\axi_s6_ddrx_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_0
   6_a\data\axi_s6_ddrx_v2_1_0.mpd line 218 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_0
   6_a\data\axi_s6_ddrx_v2_1_0.mpd line 232 
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...




WARNING:EDK -  ****************************************************************
WARNING:EDK -  **             MicroBlaze - microblaze_0
WARNING:EDK -  ****************************************************************
WARNING:EDK -  ** ICACHE address space [0xB0000000:0xBFFFFFFF] contains an area 
WARNING:EDK -  ** without assigned addresses [0xB0000000:0xB3FFFFFF] on bus 
WARNING:EDK -  ** "axi4_0".
WARNING:EDK -  ****************************************************************
WARNING:EDK -  ****************************************************************
WARNING:EDK -  **             MicroBlaze - microblaze_0
WARNING:EDK -  ****************************************************************
WARNING:EDK -  ** ICACHE address space [0xB0000000:0xBFFFFFFF] contains an area 
WARNING:EDK -  ** without assigned addresses [0xB4004000:0xB7FFFFFF] on bus 
WARNING:EDK -  ** "axi4_0".
WARNING:EDK -  ****************************************************************
WARNING:EDK -  ****************************************************************
WARNING:EDK -  **             MicroBlaze - microblaze_0
WARNING:EDK -  ****************************************************************
WARNING:EDK -  ** DCACHE address space [0xB0000000:0xBFFFFFFF] contains an area 
WARNING:EDK -  ** without assigned addresses [0xB0000000:0xB3FFFFFF] on bus 
WARNING:EDK -  ** "axi4_0".
WARNING:EDK -  ****************************************************************
WARNING:EDK -  ****************************************************************
WARNING:EDK -  **             MicroBlaze - microblaze_0
WARNING:EDK -  ****************************************************************
WARNING:EDK -  ** DCACHE address space [0xB0000000:0xBFFFFFFF] contains an area 
WARNING:EDK -  ** without assigned addresses [0xB4004000:0xB7FFFFFF] on bus 
WARNING:EDK -  ** "axi4_0".
WARNING:EDK -  ****************************************************************
Conversion to XML complete.
xdsgen -inp Sine.xmp -report SDK\SDK_Export\hw/Sine.html  -make_docs_local
Qt: Untested Windows version 6.2 detected!
Release 14.7 - xdsgen EDK_P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v3_00_a;d=proc_sy
   s_reset.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bram_block;v=v1_00_a;d=bram_block.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mdm;v=v2_10_a;d=pg062-mdm.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clock_generator;v=v4_03_a;d=clock_
   generator.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_timer;v=v1_03_a;d=axi_timer_ds
   764.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v1_01_b;d=ds744_axi_gpi
   o.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bram_block;v=v1_00_a;d=bram_block.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_bram_ctrl;v=v1_03_a;d=ds777_ax
   i_bram_ctrl.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_uartlite;v=v1_02_a;d=axi_uartl
   ite_ds741.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_s6_ddrx;v=v1_06_a;d=ug416_axi_
   s6_ddrx.pdf
Generated Block Diagram.
Rasterizing sine_trial_0.jpg.....
Rasterizing sine_final_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing microblaze_0_ilmb.jpg.....
Rasterizing microblaze_0_i_bram_ctrl.jpg.....
Rasterizing microblaze_0_dlmb.jpg.....
Rasterizing microblaze_0_d_bram_ctrl.jpg.....
Rasterizing microblaze_0_bram_block.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing debug_module.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing axi_timer_0.jpg.....
Rasterizing axi_gpio_0.jpg.....
Rasterizing axi_bram_ctrl_0_bram_block.jpg.....
Rasterizing axi_bram_ctrl_0.jpg.....
Rasterizing axi4lite_0.jpg.....
Rasterizing axi4_0.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing MCB_DDR3.jpg.....
Rasterizing Sine_blkd.jpg.....
Report generated.
Report generation completed.
""
"WARNING: The option to export bit and bmm files to SDK is set to false. Existing bit and bmm files in the SDK\SDK_Export\hw directory (if any) will be deleted."
""
Done!

********************************************************************************
At Local date and time: Thu Jan 14 06:07:37 2021
 xsdk.exe -hwspec E:\ITI_references\Digital_IC_course\FPGA_prototype\Project\Final_3\SDK\SDK_Export\hw\Sine.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Thu Jan 14 06:11:22 2021
 make -f Sine.make exporttosdk started...
make: Nothing to be done for `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Thu Jan 14 06:11:22 2021
 xsdk.exe -hwspec E:\ITI_references\Digital_IC_course\FPGA_prototype\Project\Final_3\SDK\SDK_Export\hw\Sine.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!
sine_trial_0 has been deleted from the project

********************************************************************************
At Local date and time: Thu Jan 14 06:12:22 2021
 make -f Sine.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp Sine.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/Sine.xml 
Qt: Untested Windows version 6.2 detected!
Release 14.7 - psf2Edward EDK_P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
WARNING:EDK - elf file specified with tag ElfSim:
   E:\ITI_references\Digital_IC_course\FPGA_prototype\Project\Final_3\workspace\
   sine_final\Debug\sine_final.elf not found

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 5 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 2 master(s) : 2 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x50000000 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntl
   r_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4_0.
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x50000000 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntl
   r_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50
   _c\data\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 15 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50
   _c\data\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 15 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50
   _c\data\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50
   _c\data\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50
   _c\data\microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 1 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 3333 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_0
   6_a\data\axi_s6_ddrx_v2_1_0.mpd line 121 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_S0_AXI_STRICT_COHERENCY value to 0 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_0
   6_a\data\axi_s6_ddrx_v2_1_0.mpd line 164 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_0
   6_a\data\axi_s6_ddrx_v2_1_0.mpd line 176 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_0
   6_a\data\axi_s6_ddrx_v2_1_0.mpd line 190 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_0
   6_a\data\axi_s6_ddrx_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_0
   6_a\data\axi_s6_ddrx_v2_1_0.mpd line 218 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_0
   6_a\data\axi_s6_ddrx_v2_1_0.mpd line 232 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...




WARNING:EDK -  ****************************************************************
WARNING:EDK -  **             MicroBlaze - microblaze_0
WARNING:EDK -  ****************************************************************
WARNING:EDK -  ** ICACHE address space [0xB0000000:0xBFFFFFFF] contains an area 
WARNING:EDK -  ** without assigned addresses [0xB0000000:0xB3FFFFFF] on bus 
WARNING:EDK -  ** "axi4_0".
WARNING:EDK -  ****************************************************************
WARNING:EDK -  ****************************************************************
WARNING:EDK -  **             MicroBlaze - microblaze_0
WARNING:EDK -  ****************************************************************
WARNING:EDK -  ** ICACHE address space [0xB0000000:0xBFFFFFFF] contains an area 
WARNING:EDK -  ** without assigned addresses [0xB4004000:0xB7FFFFFF] on bus 
WARNING:EDK -  ** "axi4_0".
WARNING:EDK -  ****************************************************************
WARNING:EDK -  ****************************************************************
WARNING:EDK -  **             MicroBlaze - microblaze_0
WARNING:EDK -  ****************************************************************
WARNING:EDK -  ** DCACHE address space [0xB0000000:0xBFFFFFFF] contains an area 
WARNING:EDK -  ** without assigned addresses [0xB0000000:0xB3FFFFFF] on bus 
WARNING:EDK -  ** "axi4_0".
WARNING:EDK -  ****************************************************************
WARNING:EDK -  ****************************************************************
WARNING:EDK -  **             MicroBlaze - microblaze_0
WARNING:EDK -  ****************************************************************
WARNING:EDK -  ** DCACHE address space [0xB0000000:0xBFFFFFFF] contains an area 
WARNING:EDK -  ** without assigned addresses [0xB4004000:0xB7FFFFFF] on bus 
WARNING:EDK -  ** "axi4_0".
WARNING:EDK -  ****************************************************************
Conversion to XML complete.
xdsgen -inp Sine.xmp -report SDK\SDK_Export\hw/Sine.html  -make_docs_local
Release 14.7 - xdsgen EDK_P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Qt: Untested Windows version 6.2 detected!
WARNING:EDK - elf file specified with tag ElfSim:
   E:\ITI_references\Digital_IC_course\FPGA_prototype\Project\Final_3\workspace\
   sine_final\Debug\sine_final.elf not found
INFO:EDK - Resetting ElfSim tag in the project file... 
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v3_00_a;d=proc_sy
   s_reset.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bram_block;v=v1_00_a;d=bram_block.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mdm;v=v2_10_a;d=pg062-mdm.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clock_generator;v=v4_03_a;d=clock_
   generator.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_timer;v=v1_03_a;d=axi_timer_ds
   764.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v1_01_b;d=ds744_axi_gpi
   o.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bram_block;v=v1_00_a;d=bram_block.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_bram_ctrl;v=v1_03_a;d=ds777_ax
   i_bram_ctrl.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_uartlite;v=v1_02_a;d=axi_uartl
   ite_ds741.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_s6_ddrx;v=v1_06_a;d=ug416_axi_
   s6_ddrx.pdf
Generated Block Diagram.
Rasterizing sine_final_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing microblaze_0_ilmb.jpg.....
Rasterizing microblaze_0_i_bram_ctrl.jpg.....
Rasterizing microblaze_0_dlmb.jpg.....
Rasterizing microblaze_0_d_bram_ctrl.jpg.....
Rasterizing microblaze_0_bram_block.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing debug_module.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing axi_timer_0.jpg.....
Rasterizing axi_gpio_0.jpg.....
Rasterizing axi_bram_ctrl_0_bram_block.jpg.....
Rasterizing axi_bram_ctrl_0.jpg.....
Rasterizing axi4lite_0.jpg.....
Rasterizing axi4_0.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing MCB_DDR3.jpg.....
Rasterizing Sine_blkd.jpg.....
Report generated.
Report generation completed.
""
"WARNING: The option to export bit and bmm files to SDK is set to false. Existing bit and bmm files in the SDK\SDK_Export\hw directory (if any) will be deleted."
""
Done!

********************************************************************************
At Local date and time: Thu Jan 14 06:12:39 2021
 xsdk.exe -hwspec E:\ITI_references\Digital_IC_course\FPGA_prototype\Project\Final_3\SDK\SDK_Export\hw\Sine.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) axi_gpio_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x7c600000-0x7c60ffff) sine_final_0	axi4lite_0
  (0xc4000000-0xc4003fff) axi_bram_ctrl_0	axi4_0
  (0xc8000000-0xcfffffff) MCB_DDR3	axi4_0
Generated Addresses Successfully

********************************************************************************
At Local date and time: Thu Jan 14 06:12:57 2021
 make -f Sine.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp Sine.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/Sine.xml 
Release 14.7 - psf2Edward EDK_P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Qt: Untested Windows version 6.2 detected!
WARNING:EDK - elf file specified with tag ElfSim:
   E:\ITI_references\Digital_IC_course\FPGA_prototype\Project\Final_3\workspace\
   sine_final\Debug\sine_final.elf not found

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 5 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 2 master(s) : 2 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntl
   r_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4_0.

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntl
   r_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50
   _c\data\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 15 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50
   _c\data\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 15 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50
   _c\data\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50
   _c\data\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50
   _c\data\microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 1 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 3333 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_0
   6_a\data\axi_s6_ddrx_v2_1_0.mpd line 121 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_S0_AXI_STRICT_COHERENCY value to 0 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_0
   6_a\data\axi_s6_ddrx_v2_1_0.mpd line 164 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_0
   6_a\data\axi_s6_ddrx_v2_1_0.mpd line 176 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_0
   6_a\data\axi_s6_ddrx_v2_1_0.mpd line 190 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_0
   6_a\data\axi_s6_ddrx_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_0
   6_a\data\axi_s6_ddrx_v2_1_0.mpd line 218 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_0
   6_a\data\axi_s6_ddrx_v2_1_0.mpd line 232 
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...




WARNING:EDK -  ****************************************************************
WARNING:EDK -  **             MicroBlaze - microblaze_0
WARNING:EDK -  ****************************************************************
WARNING:EDK -  ** ICACHE address space [0xC0000000:0xCFFFFFFF] contains an area 
WARNING:EDK -  ** without assigned addresses [0xC0000000:0xC3FFFFFF] on bus 
WARNING:EDK -  ** "axi4_0".
WARNING:EDK -  ****************************************************************
WARNING:EDK -  ****************************************************************
WARNING:EDK -  **             MicroBlaze - microblaze_0
WARNING:EDK -  ****************************************************************
WARNING:EDK -  ** ICACHE address space [0xC0000000:0xCFFFFFFF] contains an area 
WARNING:EDK -  ** without assigned addresses [0xC4004000:0xC7FFFFFF] on bus 
WARNING:EDK -  ** "axi4_0".
WARNING:EDK -  ****************************************************************
WARNING:EDK -  ****************************************************************
WARNING:EDK -  **             MicroBlaze - microblaze_0
WARNING:EDK -  ****************************************************************
WARNING:EDK -  ** DCACHE address space [0xC0000000:0xCFFFFFFF] contains an area 
WARNING:EDK -  ** without assigned addresses [0xC0000000:0xC3FFFFFF] on bus 
WARNING:EDK -  ** "axi4_0".
WARNING:EDK -  ****************************************************************
WARNING:EDK -  ****************************************************************
WARNING:EDK -  **             MicroBlaze - microblaze_0
WARNING:EDK -  ****************************************************************
WARNING:EDK -  ** DCACHE address space [0xC0000000:0xCFFFFFFF] contains an area 
WARNING:EDK -  ** without assigned addresses [0xC4004000:0xC7FFFFFF] on bus 
WARNING:EDK -  ** "axi4_0".
WARNING:EDK -  ****************************************************************
Conversion to XML complete.
xdsgen -inp Sine.xmp -report SDK\SDK_Export\hw/Sine.html  -make_docs_local
Release 14.7 - xdsgen EDK_P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Qt: Untested Windows version 6.2 detected!
WARNING:EDK - elf file specified with tag ElfSim:
   E:\ITI_references\Digital_IC_course\FPGA_prototype\Project\Final_3\workspace\
   sine_final\Debug\sine_final.elf not found
INFO:EDK - Resetting ElfSim tag in the project file... 
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v3_00_a;d=proc_sy
   s_reset.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bram_block;v=v1_00_a;d=bram_block.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mdm;v=v2_10_a;d=pg062-mdm.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clock_generator;v=v4_03_a;d=clock_
   generator.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_timer;v=v1_03_a;d=axi_timer_ds
   764.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v1_01_b;d=ds744_axi_gpi
   o.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bram_block;v=v1_00_a;d=bram_block.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_bram_ctrl;v=v1_03_a;d=ds777_ax
   i_bram_ctrl.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_uartlite;v=v1_02_a;d=axi_uartl
   ite_ds741.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_s6_ddrx;v=v1_06_a;d=ug416_axi_
   s6_ddrx.pdf
Generated Block Diagram.
Rasterizing sine_final_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing microblaze_0_ilmb.jpg.....
Rasterizing microblaze_0_i_bram_ctrl.jpg.....
Rasterizing microblaze_0_dlmb.jpg.....
Rasterizing microblaze_0_d_bram_ctrl.jpg.....
Rasterizing microblaze_0_bram_block.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing debug_module.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing axi_timer_0.jpg.....
Rasterizing axi_gpio_0.jpg.....
Rasterizing axi_bram_ctrl_0_bram_block.jpg.....
Rasterizing axi_bram_ctrl_0.jpg.....
Rasterizing axi4lite_0.jpg.....
Rasterizing axi4_0.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing MCB_DDR3.jpg.....
Rasterizing Sine_blkd.jpg.....
Report generated.
Report generation completed.
""
"WARNING: The option to export bit and bmm files to SDK is set to false. Existing bit and bmm files in the SDK\SDK_Export\hw directory (if any) will be deleted."
""
Done!

********************************************************************************
At Local date and time: Thu Jan 14 06:13:14 2021
 xsdk.exe -hwspec E:\ITI_references\Digital_IC_course\FPGA_prototype\Project\Final_3\SDK\SDK_Export\hw\Sine.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Thu Jan 14 06:15:46 2021
 make -f Sine.make simmodel started...
"*********************************************"
"Creating behavioral simulation models..."
"*********************************************"
simgen -p xc6slx45tfgg484-3 -lang vhdl -intstyle default   -pe microblaze_0 workspace/sine_final_nolock/Debug/sine_final_nolock.elf -msg __xps/ise/xmsgprops.lst -s isim -X E:/ITI_references/Digital_IC_course/FPGA_prototype/Project/Final_3/ -m behavioral Sine.mhs

Release 14.7 - Simulation Model Generator Xilinx EDK 14.7 Build EDK_P.20131013
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Command Line: simgen -p xc6slx45tfgg484-3 -lang vhdl -intstyle default -pe
microblaze_0 workspace/sine_final_nolock/Debug/sine_final_nolock.elf -msg
__xps/ise/xmsgprops.lst -s isim -X
E:/ITI_references/Digital_IC_course/FPGA_prototype/Project/Final_3/ -m
behavioral Sine.mhs 

MHS file              : \...\FPGA_prototype\Project\Final_3\Sine.mhs
Language (-lang)      : VHDL 
Flow (-flow)      : ISE 
Simulation Model (-m) : Behavioral
Simulator (-s)        : ISE Simulator (ISIM)
Part (-p) [ family ]  : xc6slx45tfgg484-3 [ spartan6 ]
External memory simulation (-external_mem_sim) : FALSE 

Output directory (-od):
E:\ITI_references\Digital_IC_course\FPGA_prototype\Project\Final_3\


Simulation Model Generator started ...

Reading MHS file ...

Reading MPD definitions ...
INFO:EDK - Option '-X' is ignored, ISIM does not require pre-compiled libraries
   for ise flow.

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50
   _c\data\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50
   _c\data\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50
   _c\data\microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_0
   6_a\data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) axi_gpio_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x7c600000-0x7c60ffff) sine_final_0	axi4lite_0
  (0xc4000000-0xc4003fff) axi_bram_ctrl_0	axi4_0
  (0xc8000000-0xcfffffff) MCB_DDR3	axi4_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\
   data\lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\
   data\lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x8000 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00
   _a\data\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block - tool
   is overriding PARAMETER C_MEMSIZE value to 0x4000 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00
   _a\data\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 5 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 2 master(s) : 2 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntl
   r_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntl
   r_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50
   _c\data\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 15 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50
   _c\data\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 15 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50
   _c\data\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50
   _c\data\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50
   _c\data\microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 1 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 3333 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_0
   6_a\data\axi_s6_ddrx_v2_1_0.mpd line 121 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_S0_AXI_STRICT_COHERENCY value to 0 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_0
   6_a\data\axi_s6_ddrx_v2_1_0.mpd line 164 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_0
   6_a\data\axi_s6_ddrx_v2_1_0.mpd line 176 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_0
   6_a\data\axi_s6_ddrx_v2_1_0.mpd line 190 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_0
   6_a\data\axi_s6_ddrx_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_0
   6_a\data\axi_s6_ddrx_v2_1_0.mpd line 218 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_0
   6_a\data\axi_s6_ddrx_v2_1_0.mpd line 232 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK -  ****************************************************************
WARNING:EDK -  **             MicroBlaze - microblaze_0
WARNING:EDK -  ****************************************************************
WARNING:EDK -  ** ICACHE address space [0xC0000000:0xCFFFFFFF] contains an area 
WARNING:EDK -  ** without assigned addresses [0xC0000000:0xC3FFFFFF] on bus 
WARNING:EDK -  ** "axi4_0".
WARNING:EDK -  ****************************************************************

WARNING:EDK -  ****************************************************************
WARNING:EDK -  **             MicroBlaze - microblaze_0
WARNING:EDK -  ****************************************************************
WARNING:EDK -  ** ICACHE address space [0xC0000000:0xCFFFFFFF] contains an area 
WARNING:EDK -  ** without assigned addresses [0xC4004000:0xC7FFFFFF] on bus 
WARNING:EDK -  ** "axi4_0".
WARNING:EDK -  ****************************************************************

WARNING:EDK -  ****************************************************************
WARNING:EDK -  **             MicroBlaze - microblaze_0
WARNING:EDK -  ****************************************************************
WARNING:EDK -  ** DCACHE address space [0xC0000000:0xCFFFFFFF] contains an area 
WARNING:EDK -  ** without assigned addresses [0xC0000000:0xC3FFFFFF] on bus 
WARNING:EDK -  ** "axi4_0".
WARNING:EDK -  ****************************************************************

WARNING:EDK -  ****************************************************************
WARNING:EDK -  **             MicroBlaze - microblaze_0
WARNING:EDK -  ****************************************************************
WARNING:EDK -  ** DCACHE address space [0xC0000000:0xCFFFFFFF] contains an area 
WARNING:EDK -  ** without assigned addresses [0xC4004000:0xC7FFFFFF] on bus 
WARNING:EDK -  ** "axi4_0".
WARNING:EDK -  ****************************************************************


Running UPDATE Tcl procedures for OPTION SIMGEN_SYSLEVEL_UPDATE_PROC...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
E:\ITI_references\Digital_IC_course\FPGA_prototype\Project\Final_3\Sine.mhs line
96 - elaborating IP
IPNAME:bram_block INSTANCE:axi_bram_ctrl_0_bram_block -
E:\ITI_references\Digital_IC_course\FPGA_prototype\Project\Final_3\Sine.mhs line
188 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
E:\ITI_references\Digital_IC_course\FPGA_prototype\Project\Final_3\Sine.mhs line
143 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Generating simulation files ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...

Constructing platform-level signal connectivity ...

Writing HDL ...

Writing BMM ...

Writing memory initialization files ...

Generating Memory Initialization Files ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50
   _c\data\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50
   _c\data\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50
   _c\data\microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_0
   6_a\data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) axi_gpio_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x7c600000-0x7c60ffff) sine_final_0	axi4lite_0
  (0xc4000000-0xc4003fff) axi_bram_ctrl_0	axi4_0
  (0xc8000000-0xcfffffff) MCB_DDR3	axi4_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\
   data\lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\
   data\lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x8000 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00
   _a\data\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block - tool
   is overriding PARAMETER C_MEMSIZE value to 0x4000 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00
   _a\data\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
Running Data2Mem with the following command:
data2mem -bm "Sine_sim.bmm"  -bd
"E:\ITI_references\Digital_IC_course\FPGA_prototype\Project\Final_3\workspace\si
ne_final_nolock\Debug\sine_final_nolock.elf" tag microblaze_0  -bx
E:\ITI_references\Digital_IC_course\FPGA_prototype\Project\Final_3\simulation\be
havioral -u   -p xc6slx45tfgg484-3 

Generating simulator compile script ...

Generating simulator helper scripts ...
Simulation Model Generator done!

Done!

********************************************************************************
At Local date and time: Thu Jan 14 06:15:59 2021
 make -f Sine.make sim started...
cd simulation/behavioral & \
	Sine_fuse.cmd
Running: E:\Xilinx\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -incremental work.Sine work.glbl -prj Sine.prj -L xilinxcorelib_ver -L secureip -L unisims_ver -L unimacro_ver -o isim_Sine.exe 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/address_decoder.vhd" into library axi_lite_ipif_v1_01_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" into library axi_lite_ipif_v1_01_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/axi_lite_ipif.vhd" into library axi_lite_ipif_v1_01_a
Parsing VHDL file "E:/ITI_references/Digital_IC_course/FPGA_prototype/Project/Final_3/pcores/sine_final_v1_00_a/hdl/vhdl/user_logic.vhd" into library sine_final_v1_00_a
Parsing VHDL file "E:/ITI_references/Digital_IC_course/FPGA_prototype/Project/Final_3/pcores/sine_final_v1_00_a/hdl/vhdl/sine_final.vhd" into library sine_final_v1_00_a
Parsing VHDL file "E:/ITI_references/Digital_IC_course/FPGA_prototype/Project/Final_3/pcores/sine_final_v1_00_a/hdl/vhdl/sine_top.vhd" into library sine_final_v1_00_a
Parsing VHDL file "E:/ITI_references/Digital_IC_course/FPGA_prototype/Project/Final_3/pcores/sine_final_v1_00_a/hdl/vhdl/sine_gen.vhd" into library sine_final_v1_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_sys_reset_v3_00_a/hdl/vhdl/upcnt_n.vhd" into library proc_sys_reset_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_sys_reset_v3_00_a/hdl/vhdl/lpf.vhd" into library proc_sys_reset_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_sys_reset_v3_00_a/hdl/vhdl/sequence.vhd" into library proc_sys_reset_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_sys_reset_v3_00_a/hdl/vhdl/proc_sys_reset.vhd" into library proc_sys_reset_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/hdl/vhdl/lmb_v10.vhd" into library lmb_v10_v2_00_b
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/lmb_bram_if_funcs.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/xor18.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/parity.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/parityenable.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/checkbit_handler.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/correct_one_bit.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/pselect.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/pselect_mask.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/plb_interface.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/axi_interface.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/lmb_mux.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/lmb_bram_if_cntlr.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "elaborate/microblaze_0_bram_block_elaborate_v1_00_a/hdl/vhdl/microblaze_0_bram_block_elaborate.vhd" into library microblaze_0_bram_block_elaborate_v1_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/microblaze_types_pkg.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/microblaze_types_pkg_body.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/microblaze_isa_be_pkg.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/microblaze_primitives.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/mux_bus.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/parity.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/comparator.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/carry_and.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/carry_or.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/carry_equal.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/carry_compare.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/carry_compare_mask.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/carry_compare_const.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/find_first_bit.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/mux4_8.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/mux4.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/vec_mux.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/gen_srlfifo.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/alu_bit.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/alu.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/msr_reg_bit.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/msr_reg.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/msr_reg_gti.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/dsp_module.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/mul_unit.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/div_unit.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/div_unit_gti.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/operand_select_bit.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/operand_select.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/operand_select_gti.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/pc_bit.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/pc_module.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/pc_module_gti.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/prefetch_buffer.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/prefetch_buffer_gti.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/register_file_bit.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/register_file.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/register_file_gti.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/count_leading_zero.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/shift_logic_bit.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/shift_logic.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/shift_logic_gti.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/zero_detect.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/zero_detect_gti.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/barrel_shifter.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/barrel_shifter_gti.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/wb_mux_bit_gti.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/wb_mux_gti.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/data_read_steering.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/byte_doublet_handle.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/byte_doublet_handle_gti.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/data_flow_logic_gti.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/fsl_module.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/streaming_axi.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/exception_registers.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/exception_registers_gti.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/fpu_addsub.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/fpu_div.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/fpu_mul.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/fpu_conv.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/fpu_sqrt.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/fpu.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/pvr.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/result_mux_bit.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/result_mux.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/stack_protection.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/data_flow.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/data_flow_gti.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/jump_logic_gti.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/decode.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/decode_gti.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/address_hit.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/address_data_hit.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/debug.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/iplb_interface.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/dplb_interface.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/daxi_interface.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/iaxi_interface.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/ram_module.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/victim_cache.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/stream_cache.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/cache_interface.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/icache.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/dcache.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/dcache_gti.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/cache_valid_bit_detect.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/cachehit_detect.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/dcache_wb.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/instr_mux.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/read_data_mux_gti.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/interrupt_mode_converter.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/mmu_types_pkg.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/mmu_tlb.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/mmu_utlb_ram.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/mmu_utlb.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/mmu.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/microblaze_core.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/microblaze.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/hdl/vhdl/srl_fifo.vhd" into library mdm_v2_10_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/hdl/vhdl/jtag_control.vhd" into library mdm_v2_10_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/hdl/vhdl/mdm_core.vhd" into library mdm_v2_10_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/hdl/vhdl/mdm.vhd" into library mdm_v2_10_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/clock_generator_v4_03_a/hdl/vhdl/dcm_module.vhd" into library clock_generator_v4_03_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/clock_generator_v4_03_a/hdl/vhdl/pll_module.vhd" into library clock_generator_v4_03_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/clock_generator_v4_03_a/hdl/vhdl/mmcm_module.vhd" into library clock_generator_v4_03_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/clock_generator_v4_03_a/hdl/vhdl/plle2_module.vhd" into library clock_generator_v4_03_a
Parsing VHDL file "elaborate/clock_generator_0_v4_03_a/hdl/vhdl/clock_generator.vhd" into library clock_generator_0_v4_03_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/tc_types.vhd" into library axi_timer_v1_03_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/count_module.vhd" into library axi_timer_v1_03_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/timer_control.vhd" into library axi_timer_v1_03_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/tc_core.vhd" into library axi_timer_v1_03_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/axi_timer.vhd" into library axi_timer_v1_03_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/interrupt_control_v2_01_a/hdl/vhdl/interrupt_control.vhd" into library interrupt_control_v2_01_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_gpio_v1_01_b/hdl/vhdl/gpio_core.vhd" into library axi_gpio_v1_01_b
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_gpio_v1_01_b/hdl/vhdl/axi_gpio.vhd" into library axi_gpio_v1_01_b
Parsing VHDL file "elaborate/axi_bram_ctrl_0_bram_block_elaborate_v1_00_a/hdl/vhdl/axi_bram_ctrl_0_bram_block_elaborate.vhd" into library axi_bram_ctrl_0_bram_block_elaborate_v1_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_bram_ctrl_v1_03_a/hdl/vhdl/srl_fifo.vhd" into library axi_bram_ctrl_v1_03_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_bram_ctrl_v1_03_a/hdl/vhdl/axi_bram_ctrl_funcs.vhd" into library axi_bram_ctrl_v1_03_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_bram_ctrl_v1_03_a/hdl/vhdl/axi_lite_if.vhd" into library axi_bram_ctrl_v1_03_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_bram_ctrl_v1_03_a/hdl/vhdl/checkbit_handler_64.vhd" into library axi_bram_ctrl_v1_03_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_bram_ctrl_v1_03_a/hdl/vhdl/checkbit_handler.vhd" into library axi_bram_ctrl_v1_03_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_bram_ctrl_v1_03_a/hdl/vhdl/correct_one_bit_64.vhd" into library axi_bram_ctrl_v1_03_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_bram_ctrl_v1_03_a/hdl/vhdl/correct_one_bit.vhd" into library axi_bram_ctrl_v1_03_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_bram_ctrl_v1_03_a/hdl/vhdl/xor18.vhd" into library axi_bram_ctrl_v1_03_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_bram_ctrl_v1_03_a/hdl/vhdl/parity.vhd" into library axi_bram_ctrl_v1_03_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_bram_ctrl_v1_03_a/hdl/vhdl/ecc_gen.vhd" into library axi_bram_ctrl_v1_03_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_bram_ctrl_v1_03_a/hdl/vhdl/lite_ecc_reg.vhd" into library axi_bram_ctrl_v1_03_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_bram_ctrl_v1_03_a/hdl/vhdl/axi_lite.vhd" into library axi_bram_ctrl_v1_03_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_bram_ctrl_v1_03_a/hdl/vhdl/sng_port_arb.vhd" into library axi_bram_ctrl_v1_03_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_bram_ctrl_v1_03_a/hdl/vhdl/ua_narrow.vhd" into library axi_bram_ctrl_v1_03_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_bram_ctrl_v1_03_a/hdl/vhdl/wrap_brst.vhd" into library axi_bram_ctrl_v1_03_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_bram_ctrl_v1_03_a/hdl/vhdl/rd_chnl.vhd" into library axi_bram_ctrl_v1_03_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_bram_ctrl_v1_03_a/hdl/vhdl/wr_chnl.vhd" into library axi_bram_ctrl_v1_03_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_bram_ctrl_v1_03_a/hdl/vhdl/full_axi.vhd" into library axi_bram_ctrl_v1_03_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_bram_ctrl_v1_03_a/hdl/vhdl/axi_bram_ctrl.vhd" into library axi_bram_ctrl_v1_03_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_sample_cycle_ratio.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_sync_clock_converter.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_a_axi3_conv.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_addr_arbiter_sasd.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_addr_arbiter.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_addr_decoder.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_a_downsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_arbiter_resp.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_a_upsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi3_conv.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_fifo.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_clock_converter.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_register_slice.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_reg_srl_fifo.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_crossbar.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_srl_fifo.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_data_fifo.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_downsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axilite_conv.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_protocol_converter.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_register_slice.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_b_downsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_carry_and.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_carry_latch_and.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_carry_latch_or.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_carry_or.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_carry.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_command_fifo.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_mask_static.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_mask.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_sel_mask_static.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_sel_mask.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_sel_static.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_sel.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_static.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_converter_bank.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar_sasd.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_data_fifo_bank.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_decerr_slave.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_fifo_gen.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_mux_enc.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_mux.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_ndeep_srl.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_nto1_mux.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_protocol_conv_bank.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_r_axi3_conv.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_r_downsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_register_slice_bank.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_r_upsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_si_transactor.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_splitter.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_w_axi3_conv.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_wdata_mux.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_wdata_router.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_w_downsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_w_upsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/axi_interconnect.v" into library axi_interconnect_v1_06_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/baudrate.vhd" into library axi_uartlite_v1_02_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/uartlite_rx.vhd" into library axi_uartlite_v1_02_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/uartlite_tx.vhd" into library axi_uartlite_v1_02_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/uartlite_core.vhd" into library axi_uartlite_v1_02_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/axi_uartlite.vhd" into library axi_uartlite_v1_02_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_ar_channel.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_a_upsizer.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_aw_channel.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_axic_register_slice.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_axi_register_slice.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_axi_upsizer.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_b_channel.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_carry_and.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_carry_latch_and.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_carry_latch_or.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_carry_or.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_cmd_arbiter.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_cmd_fsm.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_cmd_translator.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_command_fifo.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_comparator_sel_static.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_comparator_sel.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_comparator.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_incr_cmd.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_r_channel.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_r_upsizer.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_simple_fifo.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_w_channel.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_wrap_cmd.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_w_upsizer.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/iodrp_controller.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/iodrp_mcb_controller.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_raw_wrapper.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_soft_calibration_top.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_soft_calibration.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_ui_top_synch.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_ui_top.v" into library axi_s6_ddrx_v1_06_a
Parsing VHDL file "Sine_sine_final_0_wrapper.vhd" into library work
Parsing VHDL file "Sine_proc_sys_reset_0_wrapper.vhd" into library work
Parsing VHDL file "Sine_microblaze_0_ilmb_wrapper.vhd" into library work
Parsing VHDL file "Sine_microblaze_0_i_bram_ctrl_wrapper.vhd" into library work
Parsing VHDL file "Sine_microblaze_0_dlmb_wrapper.vhd" into library work
Parsing VHDL file "Sine_microblaze_0_d_bram_ctrl_wrapper.vhd" into library work
Parsing VHDL file "Sine_microblaze_0_bram_block_wrapper.vhd" into library work
Parsing VHDL file "Sine_microblaze_0_wrapper.vhd" into library work
Parsing VHDL file "Sine_debug_module_wrapper.vhd" into library work
Parsing VHDL file "Sine_clock_generator_0_wrapper.vhd" into library work
Parsing VHDL file "Sine_axi_timer_0_wrapper.vhd" into library work
Parsing VHDL file "Sine_axi_gpio_0_wrapper.vhd" into library work
Parsing VHDL file "Sine_axi_bram_ctrl_0_bram_block_wrapper.vhd" into library work
Parsing VHDL file "Sine_axi_bram_ctrl_0_wrapper.vhd" into library work
Analyzing Verilog file "Sine_axi4lite_0_wrapper.v" into library work
      Resolving module axi_interconnect
      Resolving module ict106_register_slice_bank
      Resolving module ict106_protocol_conv_bank
      Resolving module ict106_converter_bank
      Resolving module ict106_data_fifo_bank
      Resolving module ict106_axi_crossbar
      Resolving module ict106_axi_register_slice
      Resolving module ict106_axi_protocol_converter
      Resolving module ict106_axi_upsizer
      Resolving module ict106_axi_clock_converter
      Resolving module ict106_axi_downsizer
      Resolving module ict106_axi_data_fifo
      Resolving module ict106_crossbar
      Resolving module ict106_crossbar_sasd
      Resolving module ict106_axic_register_slice
      Resolving module ict106_axilite_conv
      Resolving module ict106_axi3_conv
      Resolving module ict106_a_upsizer
      Resolving module ict106_w_upsizer
      Resolving module ict106_r_upsizer
      Resolving module fifo_generator_v9_1
      Resolving module ict106_axic_sample_cycle_ratio
      Resolving module ict106_axic_sync_clock_converter
      Resolving module ict106_a_downsizer
      Resolving module ict106_w_downsizer
      Resolving module ict106_b_downsizer
      Resolving module ict106_r_downsizer
      Resolving module ict106_si_transactor
      Resolving module ict106_splitter
      Resolving module ict106_wdata_router
      Resolving module ict106_addr_decoder
      Resolving module ict106_wdata_mux
      Resolving module ict106_axic_srl_fifo
      Resolving module ict106_addr_arbiter
      Resolving module ict106_decerr_slave
      Resolving module ict106_addr_arbiter_sasd
      Resolving module ict106_mux_enc
      Resolving module ict106_a_axi3_conv
      Resolving module ict106_w_axi3_conv
      Resolving module ict106_r_axi3_conv
      Resolving module ict106_carry_latch_and
      Resolving module ict106_carry_and
      Resolving module ict106_comparator
      Resolving module ict106_carry_or
      Resolving module ict106_command_fifo
      Resolving module ict106_comparator_sel_static
      Resolving module ict106_comparator_sel
      Resolving module ict106_axic_fifo
      Resolving module ict106_arbiter_resp
      Resolving module ict106_axic_reg_srl_fifo
      Resolving module ict106_comparator_static
      Resolving module ict106_ndeep_srl
      Resolving module ict106_carry_latch_or
      Resolving module ict106_fifo_gen
      Resolving module ict106_nto1_mux
Analyzing Verilog file "Sine_axi4_0_wrapper.v" into library work
      Resolving module axi_interconnect
      Resolving module ict106_register_slice_bank
      Resolving module ict106_protocol_conv_bank
      Resolving module ict106_converter_bank
      Resolving module ict106_data_fifo_bank
      Resolving module ict106_axi_crossbar
      Resolving module ict106_axi_register_slice
      Resolving module ict106_axi_protocol_converter
      Resolving module ict106_axi_upsizer
      Resolving module ict106_axi_clock_converter
      Resolving module ict106_axi_downsizer
      Resolving module ict106_axi_data_fifo
      Resolving module ict106_crossbar
      Resolving module ict106_crossbar_sasd
      Resolving module ict106_axic_register_slice
      Resolving module ict106_axilite_conv
      Resolving module ict106_axi3_conv
      Resolving module ict106_a_upsizer
      Resolving module ict106_w_upsizer
      Resolving module ict106_r_upsizer
      Resolving module fifo_generator_v9_1
      Resolving module ict106_axic_sample_cycle_ratio
      Resolving module ict106_axic_sync_clock_converter
      Resolving module ict106_a_downsizer
      Resolving module ict106_w_downsizer
      Resolving module ict106_b_downsizer
      Resolving module ict106_r_downsizer
      Resolving module ict106_si_transactor
      Resolving module ict106_splitter
      Resolving module ict106_wdata_router
      Resolving module ict106_addr_decoder
      Resolving module ict106_wdata_mux
      Resolving module ict106_axic_srl_fifo
      Resolving module ict106_addr_arbiter
      Resolving module ict106_decerr_slave
      Resolving module ict106_addr_arbiter_sasd
      Resolving module ict106_mux_enc
      Resolving module ict106_a_axi3_conv
      Resolving module ict106_w_axi3_conv
      Resolving module ict106_r_axi3_conv
      Resolving module ict106_carry_latch_and
      Resolving module ict106_carry_and
      Resolving module ict106_comparator
      Resolving module ict106_carry_or
      Resolving module ict106_command_fifo
      Resolving module ict106_comparator_sel_static
      Resolving module ict106_comparator_sel
      Resolving module ict106_axic_fifo
      Resolving module ict106_arbiter_resp
      Resolving module ict106_axic_reg_srl_fifo
      Resolving module ict106_comparator_static
      Resolving module ict106_ndeep_srl
      Resolving module ict106_carry_latch_or
      Resolving module ict106_fifo_gen
      Resolving module ict106_nto1_mux
Parsing VHDL file "Sine_rs232_uart_1_wrapper.vhd" into library work
Analyzing Verilog file "Sine_mcb_ddr3_wrapper.v" into library work
      Resolving module axi_s6_ddrx
      Resolving module mcb_ui_top_synch
      Resolving module mcb_ui_top
      Resolving module mcb_raw_wrapper
      Resolving module axi_mcb
      Resolving module mcb_soft_calibration_top
      Resolving module axi_mcb_axi_register_slice
      Resolving module axi_mcb_axi_upsizer
      Resolving module axi_mcb_aw_channel
      Resolving module axi_mcb_w_channel
      Resolving module axi_mcb_b_channel
      Resolving module axi_mcb_ar_channel
      Resolving module axi_mcb_r_channel
      Resolving module axi_mcb_cmd_arbiter
      Resolving module axi_mcb_axic_register_slice
      Resolving module mcb_soft_calibration
      Resolving module axi_mcb_a_upsizer
      Resolving module axi_mcb_w_upsizer
      Resolving module axi_mcb_r_upsizer
      Resolving module axi_mcb_cmd_translator
      Resolving module axi_mcb_cmd_fsm
      Resolving module axi_mcb_simple_fifo
      Resolving module iodrp_controller
      Resolving module iodrp_mcb_controller
      Resolving module axi_mcb_carry_latch_and
      Resolving module axi_mcb_carry_and
      Resolving module axi_mcb_comparator
      Resolving module axi_mcb_carry_or
      Resolving module axi_mcb_command_fifo
      Resolving module axi_mcb_comparator_sel_static
      Resolving module axi_mcb_comparator_sel
      Resolving module axi_mcb_incr_cmd
      Resolving module axi_mcb_wrap_cmd
      Resolving module axi_mcb_carry_latch_or
Parsing VHDL file "Sine.vhd" into library work
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/ISE/verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:746 - "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/debug.vhd" Line 1975: Range is empty (null range)
WARNING:HDLCompiler:746 - "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" Line 260: Range is empty (null range)
WARNING:HDLCompiler:746 - "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" Line 260: Range is empty (null range)
WARNING:HDLCompiler:746 - "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_bram_ctrl_v1_03_a/hdl/vhdl/full_axi.vhd" Line 448: Range is empty (null range)
WARNING:HDLCompiler:220 - "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_bram_ctrl_v1_03_a/hdl/vhdl/full_axi.vhd" Line 625: Assignment ignored
WARNING:HDLCompiler:746 - "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_bram_ctrl_v1_03_a/hdl/vhdl/wr_chnl.vhd" Line 370: Range is empty (null range)
WARNING:HDLCompiler:746 - "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_bram_ctrl_v1_03_a/hdl/vhdl/wr_chnl.vhd" Line 370: Range is empty (null range)
WARNING:HDLCompiler:746 - "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" Line 260: Range is empty (null range)
WARNING:HDLCompiler:329 - "v:/hipsBuilds/P_hips_v23.0/rst/hips/mcb/common_modules.v" Line 260: Target <(null)> of concurrent assignment or output port connection should be a net type.
Completed static elaboration
Compiling module glbl
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axi_register_slice(C_FAMI...
Compiling module ict106_register_slice_bank(C_FAM...
Compiling module ict106_register_slice_bank(C_FAM...
Compiling module ict106_axilite_conv(C_FAMILY="sp...
Compiling module ict106_axi_protocol_converter(C_...
Compiling module ict106_protocol_conv_bank(C_FAMI...
Compiling module ict106_axic_sample_cycle_ratio(C...
Compiling module ict106_axic_sync_clock_converter...
Compiling module ict106_axic_sync_clock_converter...
Compiling module ict106_axic_sync_clock_converter...
Compiling module ict106_axic_sync_clock_converter...
Compiling module ict106_axi_clock_converter(C_FAM...
Compiling module ict106_converter_bank(C_FAMILY="...
Compiling module ict106_axi_clock_converter(C_FAM...
Compiling module ict106_converter_bank(C_FAMILY="...
Compiling module ict106_axi_data_fifo(C_FAMILY="s...
Compiling module ict106_data_fifo_bank(C_FAMILY="...
Compiling module ict106_data_fifo_bank(C_FAMILY="...
Compiling module ict106_addr_arbiter_sasd(C_MAX_S...
Compiling module MUXCY
Compiling module ict106_carry_and(C_FAMILY="spart...
Compiling module ict106_comparator_static(C_FAMIL...
Compiling module ict106_comparator_static(C_FAMIL...
Compiling module ict106_comparator_static(C_FAMIL...
Compiling module ict106_comparator_static(C_FAMIL...
Compiling module ict106_comparator_static(C_FAMIL...
Compiling module ict106_addr_decoder(C_FAMILY="sp...
Compiling module ict106_splitter(C_NUM_M=3)
Compiling module ict106_splitter
Compiling module MUXF7
Compiling module ict106_mux_enc(C_FAMILY="spartan...
Compiling module ict106_mux_enc(C_FAMILY="spartan...
Compiling module ict106_mux_enc(C_FAMILY="spartan...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_mux_enc(C_FAMILY="spartan...
Compiling module ict106_decerr_slave(C_AXI_DATA_W...
Compiling module ict106_crossbar_sasd(C_MAX_S=16,...
Compiling module ict106_axi_crossbar(C_FAMILY="sp...
Compiling module axi_interconnect(C_BASEFAMILY="s...
Compiling module Sine_axi4lite_0_wrapper
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axi_register_slice(C_FAMI...
Compiling module ict106_register_slice_bank(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axi_register_slice(C_FAMI...
Compiling module ict106_register_slice_bank(C_FAM...
Compiling module ict106_protocol_conv_bank(C_FAMI...
Compiling module ict106_axi_clock_converter(C_FAM...
Compiling module ict106_axi_clock_converter(C_FAM...
Compiling module ict106_converter_bank(C_FAMILY="...
Compiling module ict106_converter_bank(C_FAMILY="...
Compiling module ict106_axi_data_fifo(C_FAMILY="s...
Compiling module ict106_axi_data_fifo(C_FAMILY="s...
Compiling module ict106_data_fifo_bank(C_FAMILY="...
Compiling module ict106_data_fifo_bank(C_FAMILY="...
Compiling module ict106_carry_and_copy1
Compiling module ict106_comparator_static(C_FAMIL...
Compiling module ict106_comparator_static(C_FAMIL...
Compiling module ict106_addr_decoder(C_MAX_M=16,C...
Compiling module ict106_mux_enc(C_FAMILY="spartan...
Compiling module ict106_si_transactor(C_MAX_M=16,...
Compiling module ict106_mux_enc(C_FAMILY="spartan...
Compiling module ict106_si_transactor(C_MAX_M=16,...
Compiling module SRLC32E
Compiling module ict106_ndeep_srl(C_FAMILY="spart...
Compiling module ict106_axic_reg_srl_fifo(C_FAMIL...
Compiling module ict106_wdata_router(C_FAMILY="sp...
Compiling module ict106_si_transactor(C_MAX_M=16,...
Compiling module ict106_addr_decoder(C_FAMILY="sp...
Compiling module ict106_addr_decoder(C_FAMILY="sp...
Compiling module ict106_ndeep_srl(C_FAMILY="spart...
Compiling module ict106_axic_reg_srl_fifo(C_FAMIL...
Compiling module ict106_mux_enc(C_FAMILY="spartan...
Compiling module ict106_wdata_mux(C_FAMILY="spart...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axi_register_slice(C_FAMI...
Compiling module ict106_ndeep_srl(C_FAMILY="spart...
Compiling module ict106_axic_reg_srl_fifo(C_FAMIL...
Compiling module ict106_wdata_mux(C_FAMILY="spart...
Compiling module ict106_axic_reg_srl_fifo(C_FAMIL...
Compiling module ict106_wdata_mux(C_FAMILY="spart...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axi_register_slice(C_FAMI...
Compiling module ict106_mux_enc(C_FAMILY="spartan...
Compiling module ict106_mux_enc(C_FAMILY="spartan...
Compiling module ict106_addr_arbiter(C_MAX_S=16,C...
Compiling module ict106_decerr_slave(C_AXI_ID_WID...
Compiling module ict106_crossbar(C_MAX_S=16,C_MAX...
Compiling module ict106_axi_crossbar(C_FAMILY="sp...
Compiling module axi_interconnect(C_BASEFAMILY="s...
Compiling module Sine_axi4_0_wrapper
Compiling module mcb_ui_top_synch(C_SYNCH_WIDTH=1...
Compiling module BUFPLL_MCB_default
Compiling module xil_mcb_mod49
Compiling module xil_mcb_mod109
Compiling module xil_mcb_mod46
Compiling module xil_mcb_mod20
Compiling module xil_mcb_mod21
Compiling module xil_mcb_mod22
Compiling module xil_mcb_mod19
Compiling module xil_mcb_mod31
Compiling module xil_mcb_mod29
Compiling module xil_mcb_mod24
Compiling module xil_mcb_mod25
Compiling module xil_mcb_mod27
Compiling module xil_mcb_mod28_default
Compiling module xil_mcb_mod33
Compiling module xil_mcb_mod32
Compiling module xil_mcb_mod106
Compiling module xil_mcb_mod62
Compiling module xil_mcb_mod63
Compiling module xil_mcb_mod61
Compiling module xil_mcb_mod64
Compiling module xil_mcb_mod65
Compiling module xil_mcb_mod111
Compiling module xil_mcb_mod110
Compiling module xil_mcb_mod47
Compiling module xil_mcb_mod38
Compiling module xil_mcb_mod39
Compiling module xil_mcb_mod40
Compiling module xil_mcb_mod41
Compiling module xil_mcb_mod42
Compiling module xil_mcb_mod43
Compiling module xil_mcb_mod44
Compiling module xil_mcb_mod50
Compiling module xil_mcb_mod45(PORT_CONFIG="B32_B...
Compiling module xil_mcb_mod48(PORT_CONFIG="B32_B...
Compiling module xil_mcb_mod100
Compiling module xil_mcb_mod72(RD_WRB=1,PIN_WIDTH...
Compiling module xil_mcb_mod73
Compiling module xil_mcb_mod92
Compiling module xil_mcb_mod93
Compiling module xil_mcb_mod78
Compiling module xil_mcb_mod102
Compiling module xil_mcb_mod101
Compiling module xil_mcb_mod77
Compiling module xil_mcb_mod98
Compiling module xil_mcb_mod97
Compiling module xil_mcb_mod80
Compiling module xil_mcb_mod81
Compiling module xil_mcb_mod86
Compiling module xil_mcb_mod91
Compiling module xil_mcb_mod90
Compiling module xil_mcb_mod76
Compiling module xil_mcb_mod75
Compiling module xil_mcb_mod88
Compiling module xil_mcb_mod79
Compiling module xil_mcb_mod74
Compiling module xil_mcb_mod82
Compiling module xil_mcb_mod87
Compiling module xil_mcb_mod83
Compiling module xil_mcb_mod96
Compiling module xil_mcb_mod94
Compiling module xil_mcb_mod95
Compiling module xil_mcb_mod84
Compiling module xil_mcb_mod89
Compiling module xil_mcb_mod99
Compiling module xil_mcb_mod85
Compiling module xil_mcb_mod103(PIN_WIDTH=16)
Compiling module xil_mcb_mod72(RD_WRB=0,PIN_WIDTH...
Compiling module xil_mcb_mod103(RD_WRB=0,PIN_WIDT...
Compiling module xil_mcb_mod103(RD_WRB=1,PIN_WIDT...
Compiling module xil_mcb_mod104(PIN_WIDTH=16,PORT...
Compiling module xil_mcb_mod56
Compiling module xil_mcb_mod107
Compiling module xil_mcb_mod59
Compiling module xil_mcb_mod108
Compiling module xil_mcb_mod52
Compiling module xil_mcb_mod53
Compiling module xil_mcb_mod5
Compiling module xil_mcb_mod54
Compiling module xil_mcb_mod70
Compiling module xil_mcb_mod55
Compiling module xil_mcb_mod57
Compiling module xil_mcb_mod58
Compiling module xil_mcb_mod51
Compiling module xil_mcb_mod17
Compiling module xil_mcb_mod14
Compiling module xil_mcb_mod0
Compiling module xil_mcb_mod23
Compiling module xil_mcb_mod67
Compiling module xil_mcb_mod68
Compiling module xil_mcb_mod66
Compiling module xil_mcb_mod7
Compiling module xil_mcb_mod69
Compiling module xil_mcb_mod71
Compiling module MCB_des(PORT_CONFIG="B32_B32_B32...
Compiling module B_MCB(ARB_NUM_TIME_SLOTS=12,ARB_...
Compiling module MCB(ARB_NUM_TIME_SLOTS=12,ARB_TI...
Compiling module iodrp_controller
Compiling module iodrp_mcb_controller
Compiling module mcb_soft_calibration(C_MEM_TZQIN...
Compiling module IOBUF
Compiling module IODRP2_default
Compiling module mcb_soft_calibration_top(C_MEM_T...
Compiling module OSERDES2_copy1
Compiling module OSERDES2(BYPASS_GCLK_FF="TRUE",D...
Compiling module OSERDES2(BYPASS_GCLK_FF="TRUE",D...
Compiling module OSERDES2(BYPASS_GCLK_FF="TRUE",D...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",MCB_A...
Compiling module IODRP2_MCB(DATA_RATE="SDR",MCB_A...
Compiling module OBUFT
Compiling module OBUFTDS
Compiling module IOBUFDS
Compiling module PULLDOWN
Compiling module PULLUP
Compiling module mcb_raw_wrapper(C_MEMCLK_PERIOD=...
Compiling module mcb_ui_top_synch_copy1
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axi_register_slice(C_FAM...
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axi_register_slice(C_FAM...
Compiling module axi_mcb_incr_cmd(C_AXI_ADDR_WIDT...
Compiling module axi_mcb_wrap_cmd(C_AXI_ADDR_WIDT...
Compiling module axi_mcb_cmd_translator(C_AXI_ADD...
Compiling module axi_mcb_cmd_fsm
Compiling module axi_mcb_aw_channel(C_ID_WIDTH=1,...
Compiling module axi_mcb_w_channel(C_DATA_WIDTH=3...
Compiling module axi_mcb_simple_fifo(C_WIDTH=1,C_...
Compiling module axi_mcb_b_channel(C_ID_WIDTH=1,C...
Compiling module axi_mcb_ar_channel(C_ID_WIDTH=1,...
Compiling module axi_mcb_simple_fifo(C_WIDTH=7,C_...
Compiling module axi_mcb_r_channel(C_ID_WIDTH=1,C...
Compiling module axi_mcb_cmd_arbiter(C_MCB_ADDR_W...
Compiling module axi_mcb(C_S_AXI_ID_WIDTH=1,C_S_A...
Compiling module mcb_ui_top(C_MEMCLK_PERIOD=3333,...
Compiling module axi_s6_ddrx(C_MEMCLK_PERIOD=3333...
Compiling module Sine_mcb_ddr3_wrapper
Compiling package standard
Compiling package std_logic_1164
Compiling package vcomponents
Compiling package vl_types
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package proc_common_pkg
Compiling package ipif_pkg
Compiling package numeric_std
Compiling package attributes
Compiling package std_logic_misc
Compiling package family_support
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('0','0','0'),"no...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('0','0','1'),"no...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('0','1','0'),"no...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('0','1','1'),"no...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('1','0','0'),"no...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('1','0','1'),"no...]
Compiling architecture imp of entity address_decoder [\address_decoder(9,('0','0','0',...]
Compiling architecture imp of entity slave_attachment [\slave_attachment((('0','0','0',...]
Compiling architecture imp of entity axi_lite_ipif [\axi_lite_ipif(32,32,('0','0','0...]
Compiling architecture behav of entity sine_gen [sine_gen_default]
Compiling architecture behavioral of entity sine_top [sine_top_default]
Compiling architecture imp of entity user_logic [\user_logic(6,32)\]
Compiling architecture imp of entity sine_final [\sine_final(32,32,('0','0','0','...]
Compiling architecture structure of entity Sine_sine_final_0_wrapper [sine_sine_final_0_wrapper_defaul...]
Compiling architecture imp of entity upcnt_n [\upcnt_n(4)\]
Compiling package textio
Compiling package vital_timing
Compiling package vital_primitives
Compiling package vpkg
Compiling architecture srl16_v of entity SRL16 [\SRL16("1111111111111111")(0,15)...]
Compiling architecture imp of entity lpf [\lpf(4,4,'1','1')\]
Compiling architecture imp of entity upcnt_n [\upcnt_n(6)\]
Compiling architecture imp of entity sequence [sequence_default]
Compiling architecture imp of entity proc_sys_reset [\proc_sys_reset(4,4,'1','1',1,1,...]
Compiling architecture structure of entity Sine_proc_sys_reset_0_wrapper [sine_proc_sys_reset_0_wrapper_de...]
Compiling architecture fds_v of entity FDS [\FDS('1')\]
Compiling architecture imp of entity lmb_v10 [\lmb_v10(1,32,32,1)\]
Compiling architecture structure of entity Sine_microblaze_0_ilmb_wrapper [sine_microblaze_0_ilmb_wrapper_d...]
Compiling package lmb_bram_if_funcs
Compiling architecture imp of entity pselect_mask [\pselect_mask(32,('0','0','0','0...]
Compiling architecture imp of entity lmb_mux [\lmb_mux(('0','0','0','0','0','0...]
Compiling architecture imp of entity lmb_bram_if_cntlr [\lmb_bram_if_cntlr("spartan6",('...]
Compiling architecture structure of entity Sine_microblaze_0_i_bram_ctrl_wrapper [sine_microblaze_0_i_bram_ctrl_wr...]
Compiling architecture structure of entity Sine_microblaze_0_dlmb_wrapper [sine_microblaze_0_dlmb_wrapper_d...]
Compiling architecture structure of entity Sine_microblaze_0_d_bram_ctrl_wrapper [sine_microblaze_0_d_bram_ctrl_wr...]
Compiling package std_logic_signed
Compiling package std_logic_textio
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(2,2,0,0,true,true,"0...]
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3072: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3091: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3109: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3135: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3138: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2834: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2874: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3072: Range is empty (null range)
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(2,2,0,0,true,true,"0...]
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(2,2,0,0,true,true,"0...]
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3091: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3109: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3135: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3138: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2834: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2874: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3072: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3091: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3109: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3135: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3138: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(2,2,0,0,true,true,"0...]
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(2,2,0,0,true,true,"0...]
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(2,2,0,0,true,true,"0...]
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2834: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2874: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3072: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3091: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3109: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3135: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3138: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2834: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2874: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3072: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3091: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3109: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3135: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3138: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2834: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2874: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3072: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3091: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3109: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3135: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3138: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2834: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2874: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3072: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3091: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3109: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3135: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3138: Range is empty (null range)
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(2,2,0,0,true,true,"0...]
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(2,2,0,0,true,true,"0...]
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(2,2,0,0,true,true,"0...]
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(2,2,0,0,true,true,"0...]
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(2,2,0,0,true,true,"0...]
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(2,2,0,0,true,true,"0...]
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(2,2,0,0,true,true,"0...]
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2834: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2874: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3072: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3091: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3109: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3135: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3138: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2834: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2874: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3072: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3091: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3109: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3135: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3138: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2834: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2874: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3072: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3091: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3109: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3135: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3138: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2834: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2874: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3072: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3091: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3109: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3135: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3138: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2834: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2874: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3072: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3091: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3109: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3135: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3138: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2834: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2874: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3072: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3091: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3109: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3135: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3138: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(2,2,0,0,true,true,"0...]
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(2,2,0,0,true,true,"0...]
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(2,2,0,0,true,true,"0...]
Compiling architecture structure of entity microblaze_0_bram_block_elaborate [\microblaze_0_bram_block_elabora...]
Compiling architecture structure of entity Sine_microblaze_0_bram_block_wrapper [sine_microblaze_0_bram_block_wra...]
Compiling package microblaze_types
Compiling package microblaze_isa
Compiling package mmu_types
Compiling architecture imp of entity interrupt_mode_converter [\interrupt_mode_converter(false,...]
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2834: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2874: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3072: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3091: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3109: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3135: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3138: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2834: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2874: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3072: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3091: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3109: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3135: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3138: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2834: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2874: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3072: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3091: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3109: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3135: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3138: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2834: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2874: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3072: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3091: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3109: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3135: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3138: Range is empty (null range)
Compiling architecture muxcy_l_v of entity MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity XORCY [xorcy_default]
Compiling architecture muxf7_v of entity MUXF7 [muxf7_default]
Compiling architecture fdr_v of entity FDR [\FDR('0')\]
Compiling architecture imp of entity PC_Module_gti [\PC_Module_gti(spartan6,true,0,f...]
Compiling architecture lut6_v of entity LUT6 [\LUT6("0000000000000000000000000...]
Compiling architecture imp of entity PreFetch_Buffer_gti [\PreFetch_Buffer_gti(true,sparta...]
Compiling architecture and2b1l_v of entity AND2B1L [and2b1l_default]
Compiling architecture imp of entity carry_or [\carry_or(spartan6)\]
Compiling architecture imp of entity carry_and [\carry_and(spartan6)\]
Compiling architecture imp of entity jump_logic [\jump_logic(spartan6)\]
Compiling architecture fdre_v of entity FDRE [\FDRE('0')\]
Compiling architecture imp of entity Decode_gti [\Decode_gti(spartan6,true,('0','...]
Compiling architecture ram32m_v of entity RAM32M [\RAM32M("00000000000000000000000...]
Compiling architecture imp of entity Register_File_gti [\Register_File_gti(spartan6,"yes...]
Compiling architecture imp of entity Operand_Select_gti [\Operand_Select_gti(true,spartan...]
Compiling architecture lut6_2_v of entity LUT6_2 [\LUT6_2("01100000011110101010011...]
Compiling architecture imp of entity ALU_Bit [\ALU_Bit(spartan6,true,false)\]
Compiling architecture lut4_v of entity LUT4 [\LUT4("1111101000001010")(0,15)\]
Compiling architecture mult_and_v of entity MULT_AND [mult_and_default]
Compiling architecture imp of entity ALU_Bit [\ALU_Bit(spartan6,true,true)\]
Compiling architecture imp of entity ALU [\ALU(0,true,spartan6)\]
Compiling architecture imp of entity count_leading_zeros [count_leading_zeros_default]
Compiling architecture imp of entity carry_equal [\carry_equal(spartan6,8)\]
Compiling architecture imp of entity Shift_Logic_Module_gti [\Shift_Logic_Module_gti(true,tru...]
Compiling architecture dsp48a_v of entity DSP48A [\DSP48A(0,0,0,0,0,"OPMODE5",0,0,...]
Compiling architecture imp of entity dsp_module [\dsp_module(spartan6,18,18,48,0,...]
Compiling architecture dsp48a_v of entity DSP48A [\DSP48A(0,0,0,0,0,"OPMODE5",0,0,...]
Compiling architecture imp of entity dsp_module [\dsp_module(spartan6,18,18,48,0,...]
Compiling architecture dsp48a_v of entity DSP48A [\DSP48A(1,0,1,0,0,"OPMODE5",0,0,...]
Compiling architecture imp of entity dsp_module [\dsp_module(spartan6,18,18,48,1,...]
Compiling architecture imp of entity mul_unit [\mul_unit(spartan6,true,false)\]
Compiling architecture imp of entity Barrel_Shifter_gti [\Barrel_Shifter_gti(spartan6,tru...]
Compiling architecture imp of entity WB_Mux_Bit [\WB_Mux_Bit(spartan6,6,3)\]
Compiling architecture imp of entity WB_Mux [\WB_Mux(spartan6,false,false,fal...]
Compiling architecture imp of entity Zero_Detect_gti [\Zero_Detect_gti(spartan6)\]
Compiling architecture imp of entity Byte_Doublet_Handle_gti [\Byte_Doublet_Handle_gti(spartan...]
Compiling architecture imp of entity Data_Flow_Logic [\Data_Flow_Logic(spartan6,0,16)\]
Compiling architecture msr_reg of entity msr_reg_gti [\msr_reg_gti(spartan6,('0','0','...]
Compiling architecture imp of entity mux_bus [\mux_bus(spartan6,true,32)\]
Compiling architecture lut3_v of entity LUT3 [\LUT3("00000000")(0,7)\]
Compiling architecture fde_v of entity FDE [\FDE('0')\]
Compiling architecture imp of entity exception_registers_gti [\exception_registers_gti(spartan...]
Compiling architecture imp of entity Fpu [\Fpu(spartan6,0,0,"yes")(1,3)\]
Compiling architecture imp of entity PVR [\PVR(0,('0','0','0','1','1','1',...]
Compiling architecture imp of entity Data_Flow_gti [\Data_Flow_gti(32,spartan6,true,...]
Compiling architecture imp of entity read_data_mux [\read_data_mux(true,true,true)\]
Compiling architecture imp of entity DAXI_interface [\DAXI_interface(1,32,32,false,fa...]
Compiling architecture imp of entity comparator [\comparator(spartan6,false,17)\]
Compiling architecture lut5_v of entity LUT5 [\LUT5("1010101010101100000000000...]
Compiling architecture ramb16bwe_v of entity RAMB16BWE [\RAMB16BWE(36,36,"00000000000000...]
Compiling architecture imp of entity RAM_Module [\RAM_Module(spartan6,20,1,9,true...]
Compiling architecture ramb16_s9_s9_v of entity RAMB16_S9_S9 [\RAMB16_S9_S9:sine:microblaze_0:...]
Compiling architecture imp of entity RAM_Module [\RAM_Module:sine:microblaze_0:mi...]
Compiling architecture fdse_v of entity FDSE [\FDSE('1')\]
Compiling architecture imp of entity Cache_Interface [\Cache_Interface(spartan6,true,1...]
WARNING:HDLCompiler:746 - "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/cache_interface.vhd" Line 2199: Range is empty (null range)
WARNING:HDLCompiler:746 - "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/cache_interface.vhd" Line 2199: Range is empty (null range)
Compiling architecture imp of entity DCache_gti [\DCache_gti:sine:microblaze_0:mi...]
Compiling architecture imp of entity instr_mux [\instr_mux(spartan6,true,false,t...]
Compiling architecture imp of entity comparator [\comparator(spartan6,true,16)\]
Compiling architecture imp of entity cache_valid_bit_detect [\cache_valid_bit_detect(spartan6...]
Compiling architecture imp of entity RAM_Module [\RAM_Module:sine:microblaze_0:mi...]
Compiling architecture imp of entity Cache_Interface [\Cache_Interface(spartan6,true,1...]
Compiling architecture imp of entity Icache [\Icache:sine:microblaze_0:microb...]
Compiling architecture srl16e_v of entity SRL16E [\SRL16E("1000100000011011")(15,0...]
WARNING:HDLCompiler:746 - "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/icache.vhd" Line 882: Range is empty (null range)
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",true,"100010000...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",true,"000000100...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",true,"111111111...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",true,"110011111...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",true,"000000000...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",true,"110000000...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",true,"000000000...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",true,"000111100...]
Compiling architecture srlc16e_v of entity SRLC16E [\SRLC16E("0000000000000000")(0,1...]
Compiling architecture imp of entity MB_SRLC16E [\MB_SRLC16E("yes","0000000000000...]
Compiling architecture muxcy_v of entity MUXCY [muxcy_default]
Compiling architecture imp of entity address_hit [\address_hit(spartan6,true,"yes"...]
Compiling architecture imp of entity Debug [\Debug(('0','0','0','0','0','0',...]
Compiling architecture imp of entity MMU [\MMU(spartan6,true,0,0,4,2,false...]
Compiling architecture imp of entity MicroBlaze_Core [\MicroBlaze_Core:sine:microblaze...]
Compiling architecture imp of entity MicroBlaze [\MicroBlaze:sine:microblaze_0:mi...]
Compiling architecture structure of entity Sine_microblaze_0_wrapper [\Sine_microblaze_0_wrapper:sine:...]
Compiling architecture bscan_spartan6_v of entity BSCAN_SPARTAN6 [\BSCAN_SPARTAN6(2)\]
Compiling architecture bufg_v of entity BUFG [bufg_default]
Compiling architecture fdc_1_v of entity FDC_1 [\FDC_1('0')\]
Compiling architecture fdre_1_v of entity FDRE_1 [\FDRE_1('0')\]
Compiling architecture fdrse_v of entity FDRSE [\FDRSE('0')\]
Compiling architecture imp of entity SRL_FIFO [\SRL_FIFO(8,16)\]
Compiling architecture imp of entity JTAG_CONTROL [\JTAG_CONTROL(1,0,1,8,1)\]
Compiling architecture imp of entity MDM_Core [\MDM_Core(0,('0','1','0','0','0'...]
Compiling architecture imp of entity pselect_f [\pselect_f(2,2,('0','0'),"nofami...]
Compiling architecture imp of entity pselect_f [\pselect_f(2,2,('0','1'),"nofami...]
Compiling architecture imp of entity pselect_f [\pselect_f(2,2,('1','0'),"nofami...]
Compiling architecture imp of entity pselect_f [\pselect_f(2,2,('1','1'),"nofami...]
Compiling architecture imp of entity address_decoder [\address_decoder(4,('0','0','0',...]
Compiling architecture imp of entity slave_attachment [\slave_attachment((('0','0','0',...]
Compiling architecture imp of entity axi_lite_ipif [\axi_lite_ipif(32,32,('0','0','0...]
Compiling architecture imp of entity MDM [\MDM("spartan6",2,0,0,2,('0','1'...]
Compiling architecture structure of entity Sine_debug_module_wrapper [sine_debug_module_wrapper_defaul...]
Compiling architecture pll_adv_v of entity PLL_ADV [\PLL_ADV("OPTIMIZED","CLKFBOUT",...]
Compiling architecture struct of entity pll_module [\pll_module("OPTIMIZED",6,0.0,5....]
Compiling architecture structure of entity clock_generator [\clock_generator("spartan6","6sl...]
Compiling architecture structure of entity Sine_clock_generator_0_wrapper [sine_clock_generator_0_wrapper_d...]
Compiling package tc_types
Compiling architecture imp of entity mux_onehot_f [\mux_onehot_f(32,6,"spartan6")(1...]
Compiling architecture imp of entity counter_f [\counter_f(32,"spartan6")(1,8)\]
Compiling architecture imp of entity count_module [\count_module("spartan6",32)(1,8...]
Compiling architecture imp of entity timer_control [\timer_control('1','1','1','1',(...]
Compiling architecture fdrs_v of entity FDRS [\FDRS('0')\]
Compiling architecture imp of entity tc_core [\tc_core("spartan6",32,0,32,5,'1...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('1','1','0'),"no...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('1','1','1'),"no...]
Compiling architecture imp of entity address_decoder [\address_decoder(5,('0','0','0',...]
Compiling architecture imp of entity slave_attachment [\slave_attachment((('0','0','0',...]
Compiling architecture imp of entity axi_lite_ipif [\axi_lite_ipif(32,5,('0','0','0'...]
Compiling architecture imp of entity axi_timer [\axi_timer("spartan6","axi_timer...]
Compiling architecture structure of entity Sine_axi_timer_0_wrapper [sine_axi_timer_0_wrapper_default]
Compiling architecture imp of entity address_decoder [\address_decoder(9,('0','0','0',...]
Compiling architecture imp of entity slave_attachment [\slave_attachment((('0','0','0',...]
Compiling architecture imp of entity axi_lite_ipif [\axi_lite_ipif(32,9,('0','0','0'...]
Compiling architecture imp of entity GPIO_Core [\GPIO_Core(32,9,32,32,32,0,('0',...]
Compiling architecture imp of entity axi_gpio [\axi_gpio("spartan6","axi_gpio_0...]
Compiling architecture structure of entity Sine_axi_gpio_0_wrapper [sine_axi_gpio_0_wrapper_default]
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(4,4,0,0,true,true,"0...]
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3072: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3091: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3109: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3135: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3138: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2834: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2874: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(4,4,0,0,true,true,"0...]
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(4,4,0,0,true,true,"0...]
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3072: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3091: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3109: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3135: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3138: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2834: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2874: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3072: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3091: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3109: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3135: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3138: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(4,4,0,0,true,true,"0...]
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(4,4,0,0,true,true,"0...]
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(4,4,0,0,true,true,"0...]
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(4,4,0,0,true,true,"0...]
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2834: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2874: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3072: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3091: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3109: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3135: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3138: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2834: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2874: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3072: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3091: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3109: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3135: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3138: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2834: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2874: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3072: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3091: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3109: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3135: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3138: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2834: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2874: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3072: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3091: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3109: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3135: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3138: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2834: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2874: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3072: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3091: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3109: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3135: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3138: Range is empty (null range)
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(4,4,0,0,true,true,"0...]
Compiling architecture structure of entity axi_bram_ctrl_0_bram_block_elaborate [\axi_bram_ctrl_0_bram_block_elab...]
Compiling architecture structure of entity Sine_axi_bram_ctrl_0_bram_block_wrapper [sine_axi_bram_ctrl_0_bram_block_...]
Compiling package axi_bram_ctrl_funcs
Compiling architecture implementation of entity wrap_brst [\wrap_brst(32,2,32)\]
Compiling architecture imp of entity SRL_FIFO [\SRL_FIFO(1,8,false)\]
Compiling architecture implementation of entity wr_chnl [\wr_chnl(32,2,32,1,0,"AXI4",0,0,...]
Compiling architecture implementation of entity rd_chnl [\rd_chnl(32,2,32,1,0,"AXI4",0,0,...]
Compiling architecture implementation of entity full_axi [\full_axi(32,32,1,"AXI4",0,0,32,...]
Compiling architecture implementation of entity axi_bram_ctrl [\axi_bram_ctrl(32,32,1,"AXI4",0,...]
Compiling architecture structure of entity Sine_axi_bram_ctrl_0_wrapper [sine_axi_bram_ctrl_0_wrapper_def...]
Compiling architecture rtl of entity baudrate [\baudrate(3)\]
Compiling architecture behavioral of entity dynshreg_i_f [\dynshreg_i_f(16,1,"0","spartan6...]
Compiling architecture imp of entity cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(5,"sparta...]
Compiling architecture behavioral of entity dynshreg_f [\dynshreg_f(16,8,"spartan6")(1,8...]
Compiling architecture imp of entity srl_fifo_rbu_f [\srl_fifo_rbu_f(8,16,"spartan6")...]
Compiling architecture imp of entity srl_fifo_f [\srl_fifo_f(8,16,"spartan6")(1,8...]
Compiling architecture rtl of entity uartlite_rx [\uartlite_rx("spartan6",8,0,1)(1...]
Compiling architecture behavioral of entity dynshreg_i_f [\dynshreg_i_f(16,1,"100000000000...]
Compiling architecture rtl of entity uartlite_tx [\uartlite_tx("spartan6",8,0,1)(1...]
Compiling architecture rtl of entity uartlite_core [\uartlite_core("spartan6",500000...]
Compiling architecture imp of entity address_decoder [\address_decoder(4,('0','0','0',...]
Compiling architecture imp of entity slave_attachment [\slave_attachment((('0','0','0',...]
Compiling architecture imp of entity axi_lite_ipif [\axi_lite_ipif(32,4,('0','0','0'...]
Compiling architecture rtl of entity axi_uartlite [\axi_uartlite("spartan6",5000000...]
Compiling architecture structure of entity Sine_rs232_uart_1_wrapper [sine_rs232_uart_1_wrapper_defaul...]
Compiling architecture ibufgds_v of entity IBUFGDS [\IBUFGDS("DONT_CARE",false,"0",t...]
Compiling architecture iobuf_v of entity IOBUF [\IOBUF("DONT_CARE",12,"0",true,"...]
Compiling architecture structure of entity sine
Time Resolution for simulation is 100fs.
Waiting for 1 sub-compilation(s) to finish...
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2834: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2874: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3072: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3091: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3109: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3135: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3138: Range is empty (null range)
Compiled 511 VHDL Units
Compiled 271 Verilog Units
Built simulation executable isim_Sine.exe
Fuse Memory Usage: 412476 KB
Fuse CPU Usage: 29093 ms
Printing stacktrace...




********************************************************************************************

This Xilinx Application has encountered a problem while issuing messages.

               No further messages will be issued.

One possible cause is the system ran out of memory, 4675MB was being used 
at the time of failure. Please review Vivado Design Suite User Guide: 
Release Notes, Installation, and Licensing (UG973) for system memory recommendations.

********************************************************************************************



[0] (KiUserExceptionDispatcher+0x2e) [0x7ffb849efe3e]
[1] (shi_AfxStop+0x911) [0xa9167f1]
[2] (shi_AfxStop+0xcd3) [0xa916bb3]
[3] (shi_AfxStop+0x9a5) [0xa916885]
[4] (shi_AfxStop+0x4e7) [0xa9163c7]
[5] (shi_AfxStop+0x3f6) [0xa9162d6]
[6] (shi_AfxStop+0xa2) [0xa915f82]
[7] (MemPoolNext+0x658) [0xa90b118]
[8] (MemFreePtr+0x33) [0xa904c63]
[9] (shi_MemFreeDefaultPool+0x2c1) [0xa9172b1]
[10] (shi_free+0x13) [0xa917513]
[11] (o_free+0x42) [0x7ffb82145872]
[12] (std::locale::_Locimp::_Locimp_ctor+0xc16) [0x7ffb82099656]
[13] (std::_Init_locks::~_Init_locks+0x9e) [0x7ffb8209fede]
[14] (execute_onexit_table+0x156) [0x7ffb82143bf6]
[15] (execute_onexit_table+0x7b) [0x7ffb82143b1b]
[16] (execute_onexit_table+0x34) [0x7ffb82143ad4]
[17] (o_atoi+0x3a) [0x7ffb82143cda]
[18] (std::num_put<unsigned short,std::ostreambuf_iterator<unsigned short,std::char_traits<unsigned short> > >::do_put+0x2fc) [0x7ffb820a51fc]
[19] (std::num_put<unsigned short,std::ostreambuf_iterator<unsigned short,std::char_traits<unsigned short> > >::do_put+0x438) [0x7ffb820a5338]
[20] (RtlActivateActivationContextUnsafeFast+0x11d) [0x7ffb84987cad]
[21] (LdrShutdownProcess+0x141) [0x7ffb849b3ff1]
[22] (RtlExitUserProcess+0xad) [0x7ffb849b3e8d]
[23] (FatalExit+0xb) [0x7ffb846de0ab]
[24] (get_pgmptr+0x257) [0x6c411b8b]
[25] (ISIMC::Options::parseVlogcompCommandLine+0x56b09) [0x1401afbc9]
[26] (BaseThreadInitThunk+0x14) [0x7ffb846d7034]

Done
cd simulation/behavioral & \
	start /B isim_Sine -gui -tclbatch Sine_setup.tcl
Done!
Writing filter settings....
Done writing filter settings to:
	E:\ITI_references\Digital_IC_course\FPGA_prototype\Project\Final_3\etc\Sine.filters
Done writing Tab View settings to:
	E:\ITI_references\Digital_IC_course\FPGA_prototype\Project\Final_3\etc\Sine.gui
Assigned Driver generic 1.00.a for instance door_lock_0
door_lock_0 has been added to the project
WARNING:EDK:2137 - Peripheral door_lock_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) axi_gpio_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x77a00000-0x77a0ffff) door_lock_0	axi4lite_0
  (0x7c600000-0x7c60ffff) sine_final_0	axi4lite_0
  (0xc4000000-0xc4003fff) axi_bram_ctrl_0	axi4_0
  (0xc8000000-0xcfffffff) MCB_DDR3	axi4_0
INFO:EDK - Use axi_gpio_0 as reference
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port S_AXI_ACLK to clk_50_0000MHzPLL0
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: door_lock_0

********************************************************************************
At Local date and time: Thu Jan 14 06:27:08 2021
 make -f Sine.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp Sine.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/Sine.xml 
Release 14.7 - psf2Edward EDK_P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Qt: Untested Windows version 6.2 detected!

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 6 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 2 master(s) : 2 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntl
   r_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4_0.

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntl
   r_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50
   _c\data\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 15 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50
   _c\data\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 15 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50
   _c\data\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50
   _c\data\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50
   _c\data\microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 1 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 3333 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_0
   6_a\data\axi_s6_ddrx_v2_1_0.mpd line 121 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_S0_AXI_STRICT_COHERENCY value to 0 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_0
   6_a\data\axi_s6_ddrx_v2_1_0.mpd line 164 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_0
   6_a\data\axi_s6_ddrx_v2_1_0.mpd line 176 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_0
   6_a\data\axi_s6_ddrx_v2_1_0.mpd line 190 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_0
   6_a\data\axi_s6_ddrx_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_0
   6_a\data\axi_s6_ddrx_v2_1_0.mpd line 218 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_0
   6_a\data\axi_s6_ddrx_v2_1_0.mpd line 232 
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...




WARNING:EDK -  ****************************************************************
WARNING:EDK -  **             MicroBlaze - microblaze_0
WARNING:EDK -  ****************************************************************
WARNING:EDK -  ** ICACHE address space [0xC0000000:0xCFFFFFFF] contains an area 
WARNING:EDK -  ** without assigned addresses [0xC0000000:0xC3FFFFFF] on bus 
WARNING:EDK -  ** "axi4_0".
WARNING:EDK -  ****************************************************************
WARNING:EDK -  ****************************************************************
WARNING:EDK -  **             MicroBlaze - microblaze_0
WARNING:EDK -  ****************************************************************
WARNING:EDK -  ** ICACHE address space [0xC0000000:0xCFFFFFFF] contains an area 
WARNING:EDK -  ** without assigned addresses [0xC4004000:0xC7FFFFFF] on bus 
WARNING:EDK -  ** "axi4_0".
WARNING:EDK -  ****************************************************************
WARNING:EDK -  ****************************************************************
WARNING:EDK -  **             MicroBlaze - microblaze_0
WARNING:EDK -  ****************************************************************
WARNING:EDK -  ** DCACHE address space [0xC0000000:0xCFFFFFFF] contains an area 
WARNING:EDK -  ** without assigned addresses [0xC0000000:0xC3FFFFFF] on bus 
WARNING:EDK -  ** "axi4_0".
WARNING:EDK -  ****************************************************************
WARNING:EDK -  ****************************************************************
WARNING:EDK -  **             MicroBlaze - microblaze_0
WARNING:EDK -  ****************************************************************
WARNING:EDK -  ** DCACHE address space [0xC0000000:0xCFFFFFFF] contains an area 
WARNING:EDK -  ** without assigned addresses [0xC4004000:0xC7FFFFFF] on bus 
WARNING:EDK -  ** "axi4_0".
WARNING:EDK -  ****************************************************************
Conversion to XML complete.
xdsgen -inp Sine.xmp -report SDK\SDK_Export\hw/Sine.html  -make_docs_local
Release 14.7 - xdsgen EDK_P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Qt: Untested Windows version 6.2 detected!
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v3_00_a;d=proc_sy
   s_reset.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bram_block;v=v1_00_a;d=bram_block.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mdm;v=v2_10_a;d=pg062-mdm.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clock_generator;v=v4_03_a;d=clock_
   generator.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_timer;v=v1_03_a;d=axi_timer_ds
   764.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v1_01_b;d=ds744_axi_gpi
   o.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bram_block;v=v1_00_a;d=bram_block.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_bram_ctrl;v=v1_03_a;d=ds777_ax
   i_bram_ctrl.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_uartlite;v=v1_02_a;d=axi_uartl
   ite_ds741.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_s6_ddrx;v=v1_06_a;d=ug416_axi_
   s6_ddrx.pdf
Generated Block Diagram.
Rasterizing sine_final_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing microblaze_0_ilmb.jpg.....
Rasterizing microblaze_0_i_bram_ctrl.jpg.....
Rasterizing microblaze_0_dlmb.jpg.....
Rasterizing microblaze_0_d_bram_ctrl.jpg.....
Rasterizing microblaze_0_bram_block.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing debug_module.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing axi_timer_0.jpg.....
Rasterizing axi_gpio_0.jpg.....
Rasterizing axi_bram_ctrl_0_bram_block.jpg.....
Rasterizing axi_bram_ctrl_0.jpg.....
Rasterizing axi4lite_0.jpg.....
Rasterizing axi4_0.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing MCB_DDR3.jpg.....
Rasterizing door_lock_0.jpg.....
Rasterizing Sine_blkd.jpg.....
Report generated.
Report generation completed.
""
"WARNING: The option to export bit and bmm files to SDK is set to false. Existing bit and bmm files in the SDK\SDK_Export\hw directory (if any) will be deleted."
""
Done!

********************************************************************************
At Local date and time: Thu Jan 14 06:27:24 2021
 xsdk.exe -hwspec E:\ITI_references\Digital_IC_course\FPGA_prototype\Project\Final_3\SDK\SDK_Export\hw\Sine.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Thu Jan 14 06:28:52 2021
 make -f Sine.make exporttosdk started...
make: Nothing to be done for `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Thu Jan 14 06:28:52 2021
 xsdk.exe -hwspec E:\ITI_references\Digital_IC_course\FPGA_prototype\Project\Final_3\SDK\SDK_Export\hw\Sine.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Thu Jan 14 06:46:36 2021
 make -f Sine.make simmodel started...
"*********************************************"
"Creating behavioral simulation models..."
"*********************************************"
simgen -p xc6slx45tfgg484-3 -lang vhdl -intstyle default   -pe microblaze_0 workspace/sine_final_lock/Debug/sine_final_lock.elf -msg __xps/ise/xmsgprops.lst -s isim -X E:/ITI_references/Digital_IC_course/FPGA_prototype/Project/Final_3/ -m behavioral Sine.mhs

Release 14.7 - Simulation Model Generator Xilinx EDK 14.7 Build EDK_P.20131013
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Command Line: simgen -p xc6slx45tfgg484-3 -lang vhdl -intstyle default -pe
microblaze_0 workspace/sine_final_lock/Debug/sine_final_lock.elf -msg
__xps/ise/xmsgprops.lst -s isim -X
E:/ITI_references/Digital_IC_course/FPGA_prototype/Project/Final_3/ -m
behavioral Sine.mhs 

MHS file              : \...\FPGA_prototype\Project\Final_3\Sine.mhs
Language (-lang)      : VHDL 
Flow (-flow)      : ISE 
Simulation Model (-m) : Behavioral
Simulator (-s)        : ISE Simulator (ISIM)
Part (-p) [ family ]  : xc6slx45tfgg484-3 [ spartan6 ]
External memory simulation (-external_mem_sim) : FALSE 

Output directory (-od):
E:\ITI_references\Digital_IC_course\FPGA_prototype\Project\Final_3\


Simulation Model Generator started ...

Reading MHS file ...

Reading MPD definitions ...
INFO:EDK - Option '-X' is ignored, ISIM does not require pre-compiled libraries
   for ise flow.

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50
   _c\data\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50
   _c\data\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50
   _c\data\microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_0
   6_a\data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) axi_gpio_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x77a00000-0x77a0ffff) door_lock_0	axi4lite_0
  (0x7c600000-0x7c60ffff) sine_final_0	axi4lite_0
  (0xc4000000-0xc4003fff) axi_bram_ctrl_0	axi4_0
  (0xc8000000-0xcfffffff) MCB_DDR3	axi4_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\
   data\lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\
   data\lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x8000 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00
   _a\data\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block - tool
   is overriding PARAMETER C_MEMSIZE value to 0x4000 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00
   _a\data\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 6 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 2 master(s) : 2 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntl
   r_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntl
   r_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50
   _c\data\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 15 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50
   _c\data\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 15 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50
   _c\data\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50
   _c\data\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50
   _c\data\microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 1 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 3333 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_0
   6_a\data\axi_s6_ddrx_v2_1_0.mpd line 121 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_S0_AXI_STRICT_COHERENCY value to 0 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_0
   6_a\data\axi_s6_ddrx_v2_1_0.mpd line 164 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_0
   6_a\data\axi_s6_ddrx_v2_1_0.mpd line 176 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_0
   6_a\data\axi_s6_ddrx_v2_1_0.mpd line 190 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_0
   6_a\data\axi_s6_ddrx_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_0
   6_a\data\axi_s6_ddrx_v2_1_0.mpd line 218 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_0
   6_a\data\axi_s6_ddrx_v2_1_0.mpd line 232 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK -  ****************************************************************
WARNING:EDK -  **             MicroBlaze - microblaze_0
WARNING:EDK -  ****************************************************************
WARNING:EDK -  ** ICACHE address space [0xC0000000:0xCFFFFFFF] contains an area 
WARNING:EDK -  ** without assigned addresses [0xC0000000:0xC3FFFFFF] on bus 
WARNING:EDK -  ** "axi4_0".
WARNING:EDK -  ****************************************************************

WARNING:EDK -  ****************************************************************
WARNING:EDK -  **             MicroBlaze - microblaze_0
WARNING:EDK -  ****************************************************************
WARNING:EDK -  ** ICACHE address space [0xC0000000:0xCFFFFFFF] contains an area 
WARNING:EDK -  ** without assigned addresses [0xC4004000:0xC7FFFFFF] on bus 
WARNING:EDK -  ** "axi4_0".
WARNING:EDK -  ****************************************************************

WARNING:EDK -  ****************************************************************
WARNING:EDK -  **             MicroBlaze - microblaze_0
WARNING:EDK -  ****************************************************************
WARNING:EDK -  ** DCACHE address space [0xC0000000:0xCFFFFFFF] contains an area 
WARNING:EDK -  ** without assigned addresses [0xC0000000:0xC3FFFFFF] on bus 
WARNING:EDK -  ** "axi4_0".
WARNING:EDK -  ****************************************************************

WARNING:EDK -  ****************************************************************
WARNING:EDK -  **             MicroBlaze - microblaze_0
WARNING:EDK -  ****************************************************************
WARNING:EDK -  ** DCACHE address space [0xC0000000:0xCFFFFFFF] contains an area 
WARNING:EDK -  ** without assigned addresses [0xC4004000:0xC7FFFFFF] on bus 
WARNING:EDK -  ** "axi4_0".
WARNING:EDK -  ****************************************************************


Running UPDATE Tcl procedures for OPTION SIMGEN_SYSLEVEL_UPDATE_PROC...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
E:\ITI_references\Digital_IC_course\FPGA_prototype\Project\Final_3\Sine.mhs line
96 - elaborating IP
IPNAME:bram_block INSTANCE:axi_bram_ctrl_0_bram_block -
E:\ITI_references\Digital_IC_course\FPGA_prototype\Project\Final_3\Sine.mhs line
188 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
E:\ITI_references\Digital_IC_course\FPGA_prototype\Project\Final_3\Sine.mhs line
143 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Generating simulation files ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...

Constructing platform-level signal connectivity ...

Writing HDL ...

Writing BMM ...

Writing memory initialization files ...

Generating Memory Initialization Files ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50
   _c\data\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50
   _c\data\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50
   _c\data\microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_0
   6_a\data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) axi_gpio_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x77a00000-0x77a0ffff) door_lock_0	axi4lite_0
  (0x7c600000-0x7c60ffff) sine_final_0	axi4lite_0
  (0xc4000000-0xc4003fff) axi_bram_ctrl_0	axi4_0
  (0xc8000000-0xcfffffff) MCB_DDR3	axi4_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\
   data\lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\
   data\lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x8000 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00
   _a\data\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block - tool
   is overriding PARAMETER C_MEMSIZE value to 0x4000 -
   E:\Xilinx\ISE\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00
   _a\data\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
Running Data2Mem with the following command:
data2mem -bm "Sine_sim.bmm"  -bd
"E:\ITI_references\Digital_IC_course\FPGA_prototype\Project\Final_3\workspace\si
ne_final_lock\Debug\sine_final_lock.elf" tag microblaze_0  -bx
E:\ITI_references\Digital_IC_course\FPGA_prototype\Project\Final_3\simulation\be
havioral -u   -p xc6slx45tfgg484-3 

Generating simulator compile script ...

Generating simulator helper scripts ...
Simulation Model Generator done!

Done!

********************************************************************************
At Local date and time: Thu Jan 14 06:46:49 2021
 make -f Sine.make sim started...
cd simulation/behavioral & \
	Sine_fuse.cmd
Running: E:\Xilinx\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -incremental work.Sine work.glbl -prj Sine.prj -L xilinxcorelib_ver -L secureip -L unisims_ver -L unimacro_ver -o isim_Sine.exe 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" into library proc_common_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/address_decoder.vhd" into library axi_lite_ipif_v1_01_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" into library axi_lite_ipif_v1_01_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/axi_lite_ipif.vhd" into library axi_lite_ipif_v1_01_a
Parsing VHDL file "E:/ITI_references/Digital_IC_course/FPGA_prototype/Project/Final_3/pcores/sine_final_v1_00_a/hdl/vhdl/user_logic.vhd" into library sine_final_v1_00_a
Parsing VHDL file "E:/ITI_references/Digital_IC_course/FPGA_prototype/Project/Final_3/pcores/sine_final_v1_00_a/hdl/vhdl/sine_final.vhd" into library sine_final_v1_00_a
Parsing VHDL file "E:/ITI_references/Digital_IC_course/FPGA_prototype/Project/Final_3/pcores/sine_final_v1_00_a/hdl/vhdl/sine_top.vhd" into library sine_final_v1_00_a
Parsing VHDL file "E:/ITI_references/Digital_IC_course/FPGA_prototype/Project/Final_3/pcores/sine_final_v1_00_a/hdl/vhdl/sine_gen.vhd" into library sine_final_v1_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_sys_reset_v3_00_a/hdl/vhdl/upcnt_n.vhd" into library proc_sys_reset_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_sys_reset_v3_00_a/hdl/vhdl/lpf.vhd" into library proc_sys_reset_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_sys_reset_v3_00_a/hdl/vhdl/sequence.vhd" into library proc_sys_reset_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_sys_reset_v3_00_a/hdl/vhdl/proc_sys_reset.vhd" into library proc_sys_reset_v3_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/hdl/vhdl/lmb_v10.vhd" into library lmb_v10_v2_00_b
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/lmb_bram_if_funcs.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/xor18.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/parity.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/parityenable.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/checkbit_handler.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/correct_one_bit.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/pselect.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/pselect_mask.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/plb_interface.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/axi_interface.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/lmb_mux.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/hdl/vhdl/lmb_bram_if_cntlr.vhd" into library lmb_bram_if_cntlr_v3_10_c
Parsing VHDL file "elaborate/microblaze_0_bram_block_elaborate_v1_00_a/hdl/vhdl/microblaze_0_bram_block_elaborate.vhd" into library microblaze_0_bram_block_elaborate_v1_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/microblaze_types_pkg.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/microblaze_types_pkg_body.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/microblaze_isa_be_pkg.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/microblaze_primitives.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/mux_bus.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/parity.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/comparator.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/carry_and.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/carry_or.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/carry_equal.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/carry_compare.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/carry_compare_mask.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/carry_compare_const.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/find_first_bit.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/mux4_8.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/mux4.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/vec_mux.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/gen_srlfifo.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/alu_bit.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/alu.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/msr_reg_bit.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/msr_reg.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/msr_reg_gti.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/dsp_module.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/mul_unit.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/div_unit.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/div_unit_gti.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/operand_select_bit.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/operand_select.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/operand_select_gti.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/pc_bit.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/pc_module.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/pc_module_gti.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/prefetch_buffer.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/prefetch_buffer_gti.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/register_file_bit.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/register_file.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/register_file_gti.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/count_leading_zero.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/shift_logic_bit.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/shift_logic.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/shift_logic_gti.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/zero_detect.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/zero_detect_gti.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/barrel_shifter.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/barrel_shifter_gti.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/wb_mux_bit_gti.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/wb_mux_gti.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/data_read_steering.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/byte_doublet_handle.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/byte_doublet_handle_gti.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/data_flow_logic_gti.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/fsl_module.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/streaming_axi.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/exception_registers.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/exception_registers_gti.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/fpu_addsub.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/fpu_div.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/fpu_mul.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/fpu_conv.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/fpu_sqrt.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/fpu.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/pvr.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/result_mux_bit.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/result_mux.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/stack_protection.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/data_flow.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/data_flow_gti.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/jump_logic_gti.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/decode.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/decode_gti.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/address_hit.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/address_data_hit.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/debug.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/iplb_interface.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/dplb_interface.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/daxi_interface.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/iaxi_interface.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/ram_module.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/victim_cache.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/stream_cache.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/cache_interface.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/icache.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/dcache.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/dcache_gti.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/cache_valid_bit_detect.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/cachehit_detect.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/dcache_wb.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/instr_mux.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/read_data_mux_gti.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/interrupt_mode_converter.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/mmu_types_pkg.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/mmu_tlb.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/mmu_utlb_ram.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/mmu_utlb.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/mmu.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/microblaze_core.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/microblaze.vhd" into library microblaze_v8_50_c
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/hdl/vhdl/srl_fifo.vhd" into library mdm_v2_10_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/hdl/vhdl/jtag_control.vhd" into library mdm_v2_10_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/hdl/vhdl/mdm_core.vhd" into library mdm_v2_10_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/hdl/vhdl/mdm.vhd" into library mdm_v2_10_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/clock_generator_v4_03_a/hdl/vhdl/dcm_module.vhd" into library clock_generator_v4_03_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/clock_generator_v4_03_a/hdl/vhdl/pll_module.vhd" into library clock_generator_v4_03_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/clock_generator_v4_03_a/hdl/vhdl/mmcm_module.vhd" into library clock_generator_v4_03_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/clock_generator_v4_03_a/hdl/vhdl/plle2_module.vhd" into library clock_generator_v4_03_a
Parsing VHDL file "elaborate/clock_generator_0_v4_03_a/hdl/vhdl/clock_generator.vhd" into library clock_generator_0_v4_03_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/tc_types.vhd" into library axi_timer_v1_03_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/count_module.vhd" into library axi_timer_v1_03_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/timer_control.vhd" into library axi_timer_v1_03_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/tc_core.vhd" into library axi_timer_v1_03_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/axi_timer.vhd" into library axi_timer_v1_03_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/interrupt_control_v2_01_a/hdl/vhdl/interrupt_control.vhd" into library interrupt_control_v2_01_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_gpio_v1_01_b/hdl/vhdl/gpio_core.vhd" into library axi_gpio_v1_01_b
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_gpio_v1_01_b/hdl/vhdl/axi_gpio.vhd" into library axi_gpio_v1_01_b
Parsing VHDL file "elaborate/axi_bram_ctrl_0_bram_block_elaborate_v1_00_a/hdl/vhdl/axi_bram_ctrl_0_bram_block_elaborate.vhd" into library axi_bram_ctrl_0_bram_block_elaborate_v1_00_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_bram_ctrl_v1_03_a/hdl/vhdl/srl_fifo.vhd" into library axi_bram_ctrl_v1_03_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_bram_ctrl_v1_03_a/hdl/vhdl/axi_bram_ctrl_funcs.vhd" into library axi_bram_ctrl_v1_03_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_bram_ctrl_v1_03_a/hdl/vhdl/axi_lite_if.vhd" into library axi_bram_ctrl_v1_03_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_bram_ctrl_v1_03_a/hdl/vhdl/checkbit_handler_64.vhd" into library axi_bram_ctrl_v1_03_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_bram_ctrl_v1_03_a/hdl/vhdl/checkbit_handler.vhd" into library axi_bram_ctrl_v1_03_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_bram_ctrl_v1_03_a/hdl/vhdl/correct_one_bit_64.vhd" into library axi_bram_ctrl_v1_03_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_bram_ctrl_v1_03_a/hdl/vhdl/correct_one_bit.vhd" into library axi_bram_ctrl_v1_03_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_bram_ctrl_v1_03_a/hdl/vhdl/xor18.vhd" into library axi_bram_ctrl_v1_03_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_bram_ctrl_v1_03_a/hdl/vhdl/parity.vhd" into library axi_bram_ctrl_v1_03_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_bram_ctrl_v1_03_a/hdl/vhdl/ecc_gen.vhd" into library axi_bram_ctrl_v1_03_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_bram_ctrl_v1_03_a/hdl/vhdl/lite_ecc_reg.vhd" into library axi_bram_ctrl_v1_03_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_bram_ctrl_v1_03_a/hdl/vhdl/axi_lite.vhd" into library axi_bram_ctrl_v1_03_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_bram_ctrl_v1_03_a/hdl/vhdl/sng_port_arb.vhd" into library axi_bram_ctrl_v1_03_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_bram_ctrl_v1_03_a/hdl/vhdl/ua_narrow.vhd" into library axi_bram_ctrl_v1_03_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_bram_ctrl_v1_03_a/hdl/vhdl/wrap_brst.vhd" into library axi_bram_ctrl_v1_03_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_bram_ctrl_v1_03_a/hdl/vhdl/rd_chnl.vhd" into library axi_bram_ctrl_v1_03_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_bram_ctrl_v1_03_a/hdl/vhdl/wr_chnl.vhd" into library axi_bram_ctrl_v1_03_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_bram_ctrl_v1_03_a/hdl/vhdl/full_axi.vhd" into library axi_bram_ctrl_v1_03_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_bram_ctrl_v1_03_a/hdl/vhdl/axi_bram_ctrl.vhd" into library axi_bram_ctrl_v1_03_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_sample_cycle_ratio.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_sync_clock_converter.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_a_axi3_conv.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_addr_arbiter_sasd.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_addr_arbiter.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_addr_decoder.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_a_downsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_arbiter_resp.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_a_upsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi3_conv.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_fifo.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_clock_converter.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_register_slice.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_reg_srl_fifo.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_crossbar.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_srl_fifo.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_data_fifo.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_downsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axilite_conv.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_protocol_converter.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_register_slice.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_b_downsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_carry_and.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_carry_latch_and.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_carry_latch_or.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_carry_or.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_carry.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_command_fifo.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_mask_static.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_mask.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_sel_mask_static.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_sel_mask.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_sel_static.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_sel.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_static.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_converter_bank.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar_sasd.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_data_fifo_bank.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_decerr_slave.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_fifo_gen.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_mux_enc.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_mux.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_ndeep_srl.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_nto1_mux.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_protocol_conv_bank.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_r_axi3_conv.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_r_downsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_register_slice_bank.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_r_upsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_si_transactor.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_splitter.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_w_axi3_conv.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_wdata_mux.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_wdata_router.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_w_downsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_w_upsizer.v" into library axi_interconnect_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/axi_interconnect.v" into library axi_interconnect_v1_06_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/baudrate.vhd" into library axi_uartlite_v1_02_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/uartlite_rx.vhd" into library axi_uartlite_v1_02_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/uartlite_tx.vhd" into library axi_uartlite_v1_02_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/uartlite_core.vhd" into library axi_uartlite_v1_02_a
Parsing VHDL file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/axi_uartlite.vhd" into library axi_uartlite_v1_02_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_ar_channel.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_a_upsizer.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_aw_channel.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_axic_register_slice.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_axi_register_slice.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_axi_upsizer.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_b_channel.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_carry_and.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_carry_latch_and.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_carry_latch_or.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_carry_or.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_cmd_arbiter.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_cmd_fsm.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_cmd_translator.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_command_fifo.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_comparator_sel_static.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_comparator_sel.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_comparator.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_incr_cmd.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_r_channel.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_r_upsizer.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_simple_fifo.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_w_channel.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_wrap_cmd.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_mcb_w_upsizer.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/axi_s6_ddrx.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/iodrp_controller.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/iodrp_mcb_controller.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_raw_wrapper.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_soft_calibration_top.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_soft_calibration.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_ui_top_synch.v" into library axi_s6_ddrx_v1_06_a
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_a/hdl/verilog/mcb_ui_top.v" into library axi_s6_ddrx_v1_06_a
Parsing VHDL file "E:/ITI_references/Digital_IC_course/FPGA_prototype/Project/Final_3/pcores/door_lock_v1_00_a/hdl/vhdl/user_logic.vhd" into library door_lock_v1_00_a
Parsing VHDL file "E:/ITI_references/Digital_IC_course/FPGA_prototype/Project/Final_3/pcores/door_lock_v1_00_a/hdl/vhdl/door_lock.vhd" into library door_lock_v1_00_a
Parsing VHDL file "E:/ITI_references/Digital_IC_course/FPGA_prototype/Project/Final_3/pcores/door_lock_v1_00_a/hdl/vhdl/door_lock_final.vhd" into library door_lock_v1_00_a
Parsing VHDL file "Sine_sine_final_0_wrapper.vhd" into library work
Parsing VHDL file "Sine_proc_sys_reset_0_wrapper.vhd" into library work
Parsing VHDL file "Sine_microblaze_0_ilmb_wrapper.vhd" into library work
Parsing VHDL file "Sine_microblaze_0_i_bram_ctrl_wrapper.vhd" into library work
Parsing VHDL file "Sine_microblaze_0_dlmb_wrapper.vhd" into library work
Parsing VHDL file "Sine_microblaze_0_d_bram_ctrl_wrapper.vhd" into library work
Parsing VHDL file "Sine_microblaze_0_bram_block_wrapper.vhd" into library work
Parsing VHDL file "Sine_microblaze_0_wrapper.vhd" into library work
Parsing VHDL file "Sine_debug_module_wrapper.vhd" into library work
Parsing VHDL file "Sine_clock_generator_0_wrapper.vhd" into library work
Parsing VHDL file "Sine_axi_timer_0_wrapper.vhd" into library work
Parsing VHDL file "Sine_axi_gpio_0_wrapper.vhd" into library work
Parsing VHDL file "Sine_axi_bram_ctrl_0_bram_block_wrapper.vhd" into library work
Parsing VHDL file "Sine_axi_bram_ctrl_0_wrapper.vhd" into library work
Analyzing Verilog file "Sine_axi4lite_0_wrapper.v" into library work
      Resolving module axi_interconnect
      Resolving module ict106_register_slice_bank
      Resolving module ict106_protocol_conv_bank
      Resolving module ict106_converter_bank
      Resolving module ict106_data_fifo_bank
      Resolving module ict106_axi_crossbar
      Resolving module ict106_axi_register_slice
      Resolving module ict106_axi_protocol_converter
      Resolving module ict106_axi_upsizer
      Resolving module ict106_axi_clock_converter
      Resolving module ict106_axi_downsizer
      Resolving module ict106_axi_data_fifo
      Resolving module ict106_crossbar
      Resolving module ict106_crossbar_sasd
      Resolving module ict106_axic_register_slice
      Resolving module ict106_axilite_conv
      Resolving module ict106_axi3_conv
      Resolving module ict106_a_upsizer
      Resolving module ict106_w_upsizer
      Resolving module ict106_r_upsizer
      Resolving module fifo_generator_v9_1
      Resolving module ict106_axic_sample_cycle_ratio
      Resolving module ict106_axic_sync_clock_converter
      Resolving module ict106_a_downsizer
      Resolving module ict106_w_downsizer
      Resolving module ict106_b_downsizer
      Resolving module ict106_r_downsizer
      Resolving module ict106_si_transactor
      Resolving module ict106_splitter
      Resolving module ict106_wdata_router
      Resolving module ict106_addr_decoder
      Resolving module ict106_wdata_mux
      Resolving module ict106_axic_srl_fifo
      Resolving module ict106_addr_arbiter
      Resolving module ict106_decerr_slave
      Resolving module ict106_addr_arbiter_sasd
      Resolving module ict106_mux_enc
      Resolving module ict106_a_axi3_conv
      Resolving module ict106_w_axi3_conv
      Resolving module ict106_r_axi3_conv
      Resolving module ict106_carry_latch_and
      Resolving module ict106_carry_and
      Resolving module ict106_comparator
      Resolving module ict106_carry_or
      Resolving module ict106_command_fifo
      Resolving module ict106_comparator_sel_static
      Resolving module ict106_comparator_sel
      Resolving module ict106_axic_fifo
      Resolving module ict106_arbiter_resp
      Resolving module ict106_axic_reg_srl_fifo
      Resolving module ict106_comparator_static
      Resolving module ict106_ndeep_srl
      Resolving module ict106_carry_latch_or
      Resolving module ict106_fifo_gen
      Resolving module ict106_nto1_mux
Analyzing Verilog file "Sine_axi4_0_wrapper.v" into library work
      Resolving module axi_interconnect
      Resolving module ict106_register_slice_bank
      Resolving module ict106_protocol_conv_bank
      Resolving module ict106_converter_bank
      Resolving module ict106_data_fifo_bank
      Resolving module ict106_axi_crossbar
      Resolving module ict106_axi_register_slice
      Resolving module ict106_axi_protocol_converter
      Resolving module ict106_axi_upsizer
      Resolving module ict106_axi_clock_converter
      Resolving module ict106_axi_downsizer
      Resolving module ict106_axi_data_fifo
      Resolving module ict106_crossbar
      Resolving module ict106_crossbar_sasd
      Resolving module ict106_axic_register_slice
      Resolving module ict106_axilite_conv
      Resolving module ict106_axi3_conv
      Resolving module ict106_a_upsizer
      Resolving module ict106_w_upsizer
      Resolving module ict106_r_upsizer
      Resolving module fifo_generator_v9_1
      Resolving module ict106_axic_sample_cycle_ratio
      Resolving module ict106_axic_sync_clock_converter
      Resolving module ict106_a_downsizer
      Resolving module ict106_w_downsizer
      Resolving module ict106_b_downsizer
      Resolving module ict106_r_downsizer
      Resolving module ict106_si_transactor
      Resolving module ict106_splitter
      Resolving module ict106_wdata_router
      Resolving module ict106_addr_decoder
      Resolving module ict106_wdata_mux
      Resolving module ict106_axic_srl_fifo
      Resolving module ict106_addr_arbiter
      Resolving module ict106_decerr_slave
      Resolving module ict106_addr_arbiter_sasd
      Resolving module ict106_mux_enc
      Resolving module ict106_a_axi3_conv
      Resolving module ict106_w_axi3_conv
      Resolving module ict106_r_axi3_conv
      Resolving module ict106_carry_latch_and
      Resolving module ict106_carry_and
      Resolving module ict106_comparator
      Resolving module ict106_carry_or
      Resolving module ict106_command_fifo
      Resolving module ict106_comparator_sel_static
      Resolving module ict106_comparator_sel
      Resolving module ict106_axic_fifo
      Resolving module ict106_arbiter_resp
      Resolving module ict106_axic_reg_srl_fifo
      Resolving module ict106_comparator_static
      Resolving module ict106_ndeep_srl
      Resolving module ict106_carry_latch_or
      Resolving module ict106_fifo_gen
      Resolving module ict106_nto1_mux
Parsing VHDL file "Sine_rs232_uart_1_wrapper.vhd" into library work
Analyzing Verilog file "Sine_mcb_ddr3_wrapper.v" into library work
      Resolving module axi_s6_ddrx
      Resolving module mcb_ui_top_synch
      Resolving module mcb_ui_top
      Resolving module mcb_raw_wrapper
      Resolving module axi_mcb
      Resolving module mcb_soft_calibration_top
      Resolving module axi_mcb_axi_register_slice
      Resolving module axi_mcb_axi_upsizer
      Resolving module axi_mcb_aw_channel
      Resolving module axi_mcb_w_channel
      Resolving module axi_mcb_b_channel
      Resolving module axi_mcb_ar_channel
      Resolving module axi_mcb_r_channel
      Resolving module axi_mcb_cmd_arbiter
      Resolving module axi_mcb_axic_register_slice
      Resolving module mcb_soft_calibration
      Resolving module axi_mcb_a_upsizer
      Resolving module axi_mcb_w_upsizer
      Resolving module axi_mcb_r_upsizer
      Resolving module axi_mcb_cmd_translator
      Resolving module axi_mcb_cmd_fsm
      Resolving module axi_mcb_simple_fifo
      Resolving module iodrp_controller
      Resolving module iodrp_mcb_controller
      Resolving module axi_mcb_carry_latch_and
      Resolving module axi_mcb_carry_and
      Resolving module axi_mcb_comparator
      Resolving module axi_mcb_carry_or
      Resolving module axi_mcb_command_fifo
      Resolving module axi_mcb_comparator_sel_static
      Resolving module axi_mcb_comparator_sel
      Resolving module axi_mcb_incr_cmd
      Resolving module axi_mcb_wrap_cmd
      Resolving module axi_mcb_carry_latch_or
Parsing VHDL file "Sine_door_lock_0_wrapper.vhd" into library work
Parsing VHDL file "Sine.vhd" into library work
Analyzing Verilog file "E:/Xilinx/ISE/14.7/ISE_DS/ISE/verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:746 - "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/debug.vhd" Line 1975: Range is empty (null range)
WARNING:HDLCompiler:746 - "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" Line 260: Range is empty (null range)
WARNING:HDLCompiler:746 - "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" Line 260: Range is empty (null range)
WARNING:HDLCompiler:746 - "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_bram_ctrl_v1_03_a/hdl/vhdl/full_axi.vhd" Line 448: Range is empty (null range)
WARNING:HDLCompiler:220 - "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_bram_ctrl_v1_03_a/hdl/vhdl/full_axi.vhd" Line 625: Assignment ignored
WARNING:HDLCompiler:746 - "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_bram_ctrl_v1_03_a/hdl/vhdl/wr_chnl.vhd" Line 370: Range is empty (null range)
WARNING:HDLCompiler:746 - "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_bram_ctrl_v1_03_a/hdl/vhdl/wr_chnl.vhd" Line 370: Range is empty (null range)
WARNING:HDLCompiler:1330 - "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar_sasd.v" Line 398: Function f_m_axilite has no return value assignment
WARNING:HDLCompiler:746 - "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" Line 260: Range is empty (null range)
WARNING:HDLCompiler:329 - "v:/hipsBuilds/P_hips_v23.0/rst/hips/mcb/common_modules.v" Line 260: Target <(null)> of concurrent assignment or output port connection should be a net type.
Completed static elaboration
Compiling module glbl
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axi_register_slice(C_FAMI...
Compiling module ict106_register_slice_bank(C_FAM...
Compiling module ict106_register_slice_bank(C_FAM...
Compiling module ict106_axilite_conv(C_FAMILY="sp...
Compiling module ict106_axi_protocol_converter(C_...
Compiling module ict106_protocol_conv_bank(C_FAMI...
Compiling module ict106_axic_sample_cycle_ratio(C...
Compiling module ict106_axic_sync_clock_converter...
Compiling module ict106_axic_sync_clock_converter...
Compiling module ict106_axic_sync_clock_converter...
Compiling module ict106_axic_sync_clock_converter...
Compiling module ict106_axi_clock_converter(C_FAM...
Compiling module ict106_converter_bank(C_FAMILY="...
Compiling module ict106_axi_clock_converter(C_FAM...
Compiling module ict106_converter_bank(C_FAMILY="...
Compiling module ict106_axi_data_fifo(C_FAMILY="s...
Compiling module ict106_data_fifo_bank(C_FAMILY="...
Compiling module ict106_data_fifo_bank(C_FAMILY="...
Compiling module ict106_addr_arbiter_sasd(C_MAX_S...
Compiling module MUXCY
Compiling module ict106_carry_and(C_FAMILY="spart...
Compiling module ict106_comparator_static(C_FAMIL...
Compiling module ict106_comparator_static(C_FAMIL...
Compiling module ict106_comparator_static(C_FAMIL...
Compiling module ict106_comparator_static(C_FAMIL...
Compiling module ict106_comparator_static(C_FAMIL...
Compiling module ict106_comparator_static(C_FAMIL...
Compiling module ict106_addr_decoder(C_FAMILY="sp...
Compiling module ict106_splitter(C_NUM_M=3)
Compiling module ict106_splitter
Compiling module MUXF7
Compiling module ict106_mux_enc(C_FAMILY="spartan...
Compiling module ict106_mux_enc(C_FAMILY="spartan...
Compiling module ict106_mux_enc(C_FAMILY="spartan...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_mux_enc(C_FAMILY="spartan...
Compiling module ict106_decerr_slave(C_AXI_DATA_W...
Compiling module ict106_crossbar_sasd(C_MAX_S=16,...
Compiling module ict106_axi_crossbar(C_FAMILY="sp...
Compiling module axi_interconnect(C_BASEFAMILY="s...
Compiling module Sine_axi4lite_0_wrapper
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axi_register_slice(C_FAMI...
Compiling module ict106_register_slice_bank(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axi_register_slice(C_FAMI...
Compiling module ict106_register_slice_bank(C_FAM...
Compiling module ict106_protocol_conv_bank(C_FAMI...
Compiling module ict106_axi_clock_converter(C_FAM...
Compiling module ict106_axi_clock_converter(C_FAM...
Compiling module ict106_converter_bank(C_FAMILY="...
Compiling module ict106_converter_bank(C_FAMILY="...
Compiling module ict106_axi_data_fifo(C_FAMILY="s...
Compiling module ict106_axi_data_fifo(C_FAMILY="s...
Compiling module ict106_data_fifo_bank(C_FAMILY="...
Compiling module ict106_data_fifo_bank(C_FAMILY="...
Compiling module ict106_carry_and_copy1
Compiling module ict106_comparator_static(C_FAMIL...
Compiling module ict106_comparator_static(C_FAMIL...
Compiling module ict106_addr_decoder(C_MAX_M=16,C...
Compiling module ict106_mux_enc(C_FAMILY="spartan...
Compiling module ict106_si_transactor(C_MAX_M=16,...
Compiling module ict106_mux_enc(C_FAMILY="spartan...
Compiling module ict106_si_transactor(C_MAX_M=16,...
Compiling module SRLC32E
Compiling module ict106_ndeep_srl(C_FAMILY="spart...
Compiling module ict106_axic_reg_srl_fifo(C_FAMIL...
Compiling module ict106_wdata_router(C_FAMILY="sp...
Compiling module ict106_si_transactor(C_MAX_M=16,...
Compiling module ict106_addr_decoder(C_FAMILY="sp...
Compiling module ict106_addr_decoder(C_FAMILY="sp...
Compiling module ict106_ndeep_srl(C_FAMILY="spart...
Compiling module ict106_axic_reg_srl_fifo(C_FAMIL...
Compiling module ict106_mux_enc(C_FAMILY="spartan...
Compiling module ict106_wdata_mux(C_FAMILY="spart...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axi_register_slice(C_FAMI...
Compiling module ict106_ndeep_srl(C_FAMILY="spart...
Compiling module ict106_axic_reg_srl_fifo(C_FAMIL...
Compiling module ict106_wdata_mux(C_FAMILY="spart...
Compiling module ict106_axic_reg_srl_fifo(C_FAMIL...
Compiling module ict106_wdata_mux(C_FAMILY="spart...
Compiling module ict106_axic_register_slice(C_FAM...
Compiling module ict106_axi_register_slice(C_FAMI...
Compiling module ict106_mux_enc(C_FAMILY="spartan...
Compiling module ict106_mux_enc(C_FAMILY="spartan...
Compiling module ict106_addr_arbiter(C_MAX_S=16,C...
Compiling module ict106_decerr_slave(C_AXI_ID_WID...
Compiling module ict106_crossbar(C_MAX_S=16,C_MAX...
Compiling module ict106_axi_crossbar(C_FAMILY="sp...
Compiling module axi_interconnect(C_BASEFAMILY="s...
Compiling module Sine_axi4_0_wrapper
Compiling module mcb_ui_top_synch(C_SYNCH_WIDTH=1...
Compiling module BUFPLL_MCB_default
Compiling module xil_mcb_mod49
Compiling module xil_mcb_mod109
Compiling module xil_mcb_mod46
Compiling module xil_mcb_mod20
Compiling module xil_mcb_mod21
Compiling module xil_mcb_mod22
Compiling module xil_mcb_mod19
Compiling module xil_mcb_mod31
Compiling module xil_mcb_mod29
Compiling module xil_mcb_mod24
Compiling module xil_mcb_mod25
Compiling module xil_mcb_mod27
Compiling module xil_mcb_mod28_default
Compiling module xil_mcb_mod33
Compiling module xil_mcb_mod32
Compiling module xil_mcb_mod106
Compiling module xil_mcb_mod62
Compiling module xil_mcb_mod63
Compiling module xil_mcb_mod61
Compiling module xil_mcb_mod64
Compiling module xil_mcb_mod65
Compiling module xil_mcb_mod111
Compiling module xil_mcb_mod110
Compiling module xil_mcb_mod47
Compiling module xil_mcb_mod38
Compiling module xil_mcb_mod39
Compiling module xil_mcb_mod40
Compiling module xil_mcb_mod41
Compiling module xil_mcb_mod42
Compiling module xil_mcb_mod43
Compiling module xil_mcb_mod44
Compiling module xil_mcb_mod50
Compiling module xil_mcb_mod45(PORT_CONFIG="B32_B...
Compiling module xil_mcb_mod48(PORT_CONFIG="B32_B...
Compiling module xil_mcb_mod100
Compiling module xil_mcb_mod72(RD_WRB=1,PIN_WIDTH...
Compiling module xil_mcb_mod73
Compiling module xil_mcb_mod92
Compiling module xil_mcb_mod93
Compiling module xil_mcb_mod78
Compiling module xil_mcb_mod102
Compiling module xil_mcb_mod101
Compiling module xil_mcb_mod77
Compiling module xil_mcb_mod98
Compiling module xil_mcb_mod97
Compiling module xil_mcb_mod80
Compiling module xil_mcb_mod81
Compiling module xil_mcb_mod86
Compiling module xil_mcb_mod91
Compiling module xil_mcb_mod90
Compiling module xil_mcb_mod76
Compiling module xil_mcb_mod75
Compiling module xil_mcb_mod88
Compiling module xil_mcb_mod79
Compiling module xil_mcb_mod74
Compiling module xil_mcb_mod82
Compiling module xil_mcb_mod87
Compiling module xil_mcb_mod83
Compiling module xil_mcb_mod96
Compiling module xil_mcb_mod94
Compiling module xil_mcb_mod95
Compiling module xil_mcb_mod84
Compiling module xil_mcb_mod89
Compiling module xil_mcb_mod99
Compiling module xil_mcb_mod85
Compiling module xil_mcb_mod103(PIN_WIDTH=16)
Compiling module xil_mcb_mod72(RD_WRB=0,PIN_WIDTH...
Compiling module xil_mcb_mod103(RD_WRB=0,PIN_WIDT...
Compiling module xil_mcb_mod103(RD_WRB=1,PIN_WIDT...
Compiling module xil_mcb_mod104(PIN_WIDTH=16,PORT...
Compiling module xil_mcb_mod56
Compiling module xil_mcb_mod107
Compiling module xil_mcb_mod59
Compiling module xil_mcb_mod108
Compiling module xil_mcb_mod52
Compiling module xil_mcb_mod53
Compiling module xil_mcb_mod5
Compiling module xil_mcb_mod54
Compiling module xil_mcb_mod70
Compiling module xil_mcb_mod55
Compiling module xil_mcb_mod57
Compiling module xil_mcb_mod58
Compiling module xil_mcb_mod51
Compiling module xil_mcb_mod17
Compiling module xil_mcb_mod14
Compiling module xil_mcb_mod0
Compiling module xil_mcb_mod23
Compiling module xil_mcb_mod67
Compiling module xil_mcb_mod68
Compiling module xil_mcb_mod66
Compiling module xil_mcb_mod7
Compiling module xil_mcb_mod69
Compiling module xil_mcb_mod71
Compiling module MCB_des(PORT_CONFIG="B32_B32_B32...
Compiling module B_MCB(ARB_NUM_TIME_SLOTS=12,ARB_...
Compiling module MCB(ARB_NUM_TIME_SLOTS=12,ARB_TI...
Compiling module iodrp_controller
Compiling module iodrp_mcb_controller
Compiling module mcb_soft_calibration(C_MEM_TZQIN...
Compiling module IOBUF
Compiling module IODRP2_default
Compiling module mcb_soft_calibration_top(C_MEM_T...
Compiling module OSERDES2_copy1
Compiling module OSERDES2(BYPASS_GCLK_FF="TRUE",D...
Compiling module OSERDES2(BYPASS_GCLK_FF="TRUE",D...
Compiling module OSERDES2(BYPASS_GCLK_FF="TRUE",D...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",MCB_A...
Compiling module IODRP2_MCB(DATA_RATE="SDR",MCB_A...
Compiling module OBUFT
Compiling module OBUFTDS
Compiling module IOBUFDS
Compiling module PULLDOWN
Compiling module PULLUP
Compiling module mcb_raw_wrapper(C_MEMCLK_PERIOD=...
Compiling module mcb_ui_top_synch_copy1
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axi_register_slice(C_FAM...
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axi_register_slice(C_FAM...
Compiling module axi_mcb_incr_cmd(C_AXI_ADDR_WIDT...
Compiling module axi_mcb_wrap_cmd(C_AXI_ADDR_WIDT...
Compiling module axi_mcb_cmd_translator(C_AXI_ADD...
Compiling module axi_mcb_cmd_fsm
Compiling module axi_mcb_aw_channel(C_ID_WIDTH=1,...
Compiling module axi_mcb_w_channel(C_DATA_WIDTH=3...
Compiling module axi_mcb_simple_fifo(C_WIDTH=1,C_...
Compiling module axi_mcb_b_channel(C_ID_WIDTH=1,C...
Compiling module axi_mcb_ar_channel(C_ID_WIDTH=1,...
Compiling module axi_mcb_simple_fifo(C_WIDTH=7,C_...
Compiling module axi_mcb_r_channel(C_ID_WIDTH=1,C...
Compiling module axi_mcb_cmd_arbiter(C_MCB_ADDR_W...
Compiling module axi_mcb(C_S_AXI_ID_WIDTH=1,C_S_A...
Compiling module mcb_ui_top(C_MEMCLK_PERIOD=3333,...
Compiling module axi_s6_ddrx(C_MEMCLK_PERIOD=3333...
Compiling module Sine_mcb_ddr3_wrapper
Compiling package standard
Compiling package std_logic_1164
Compiling package vcomponents
Compiling package vl_types
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package proc_common_pkg
Compiling package ipif_pkg
Compiling package numeric_std
Compiling package attributes
Compiling package std_logic_misc
Compiling package family_support
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('0','0','0'),"no...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('0','0','1'),"no...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('0','1','0'),"no...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('0','1','1'),"no...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('1','0','0'),"no...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('1','0','1'),"no...]
Compiling architecture imp of entity address_decoder [\address_decoder(9,('0','0','0',...]
Compiling architecture imp of entity slave_attachment [\slave_attachment((('0','0','0',...]
Compiling architecture imp of entity axi_lite_ipif [\axi_lite_ipif(32,32,('0','0','0...]
Compiling architecture behav of entity sine_gen [sine_gen_default]
Compiling architecture behavioral of entity sine_top [sine_top_default]
Compiling architecture imp of entity user_logic [\user_logic(6,32)\]
Compiling architecture imp of entity sine_final [\sine_final(32,32,('0','0','0','...]
Compiling architecture structure of entity Sine_sine_final_0_wrapper [sine_sine_final_0_wrapper_defaul...]
Compiling architecture imp of entity upcnt_n [\upcnt_n(4)\]
Compiling package textio
Compiling package vital_timing
Compiling package vital_primitives
Compiling package vpkg
Compiling architecture srl16_v of entity SRL16 [\SRL16("1111111111111111")(0,15)...]
Compiling architecture imp of entity lpf [\lpf(4,4,'1','1')\]
Compiling architecture imp of entity upcnt_n [\upcnt_n(6)\]
Compiling architecture imp of entity sequence [sequence_default]
Compiling architecture imp of entity proc_sys_reset [\proc_sys_reset(4,4,'1','1',1,1,...]
Compiling architecture structure of entity Sine_proc_sys_reset_0_wrapper [sine_proc_sys_reset_0_wrapper_de...]
Compiling architecture fds_v of entity FDS [\FDS('1')\]
Compiling architecture imp of entity lmb_v10 [\lmb_v10(1,32,32,1)\]
Compiling architecture structure of entity Sine_microblaze_0_ilmb_wrapper [sine_microblaze_0_ilmb_wrapper_d...]
Compiling package lmb_bram_if_funcs
Compiling architecture imp of entity pselect_mask [\pselect_mask(32,('0','0','0','0...]
Compiling architecture imp of entity lmb_mux [\lmb_mux(('0','0','0','0','0','0...]
Compiling architecture imp of entity lmb_bram_if_cntlr [\lmb_bram_if_cntlr("spartan6",('...]
Compiling architecture structure of entity Sine_microblaze_0_i_bram_ctrl_wrapper [sine_microblaze_0_i_bram_ctrl_wr...]
Compiling architecture structure of entity Sine_microblaze_0_dlmb_wrapper [sine_microblaze_0_dlmb_wrapper_d...]
Compiling architecture structure of entity Sine_microblaze_0_d_bram_ctrl_wrapper [sine_microblaze_0_d_bram_ctrl_wr...]
Compiling package std_logic_signed
Compiling package std_logic_textio
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(2,2,0,0,true,true,"0...]
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3072: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3091: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3109: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3135: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3138: Range is empty (null range)
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(2,2,0,0,true,true,"0...]
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2834: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2874: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3072: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3091: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3109: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3135: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3138: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2834: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2874: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3072: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3091: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3109: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3135: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3138: Range is empty (null range)
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(2,2,0,0,true,true,"0...]
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(2,2,0,0,true,true,"0...]
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(2,2,0,0,true,true,"0...]
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(2,2,0,0,true,true,"0...]
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2834: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2874: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3072: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3091: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3109: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3135: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3138: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2834: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2874: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3072: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3091: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3109: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3135: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3138: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2834: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2874: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3072: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3091: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3109: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3135: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3138: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2834: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2874: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3072: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3091: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3109: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3135: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3138: Range is empty (null range)
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(2,2,0,0,true,true,"0...]
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(2,2,0,0,true,true,"0...]
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(2,2,0,0,true,true,"0...]
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(2,2,0,0,true,true,"0...]
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(2,2,0,0,true,true,"0...]
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(2,2,0,0,true,true,"0...]
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(2,2,0,0,true,true,"0...]
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(2,2,0,0,true,true,"0...]
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(2,2,0,0,true,true,"0...]
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(2,2,0,0,true,true,"0...]
Compiling architecture structure of entity microblaze_0_bram_block_elaborate [\microblaze_0_bram_block_elabora...]
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2834: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2874: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3072: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3091: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3109: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3135: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3138: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2834: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2874: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3072: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3091: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3109: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3135: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3138: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2834: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2874: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3072: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3091: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3109: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3135: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3138: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2834: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2874: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3072: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3091: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3109: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3135: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3138: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2834: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2874: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3072: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3091: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3109: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3135: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3138: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2834: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2874: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3072: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3091: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3109: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3135: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3138: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2834: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2874: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3072: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3091: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3109: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3135: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3138: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2834: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2874: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3072: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3091: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3109: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3135: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3138: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2834: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2874: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3072: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3091: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3109: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3135: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3138: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2834: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2874: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3072: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3091: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3109: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3135: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3138: Range is empty (null range)
Compiling architecture structure of entity Sine_microblaze_0_bram_block_wrapper [sine_microblaze_0_bram_block_wra...]
Compiling package microblaze_types
Compiling package microblaze_isa
Compiling package mmu_types
Compiling architecture imp of entity interrupt_mode_converter [\interrupt_mode_converter(false,...]
Compiling architecture muxcy_l_v of entity MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity XORCY [xorcy_default]
Compiling architecture muxf7_v of entity MUXF7 [muxf7_default]
Compiling architecture fdr_v of entity FDR [\FDR('0')\]
Compiling architecture imp of entity PC_Module_gti [\PC_Module_gti(spartan6,true,0,f...]
Compiling architecture lut6_v of entity LUT6 [\LUT6("0000000000000000000000000...]
Compiling architecture imp of entity PreFetch_Buffer_gti [\PreFetch_Buffer_gti(true,sparta...]
Compiling architecture and2b1l_v of entity AND2B1L [and2b1l_default]
Compiling architecture imp of entity carry_or [\carry_or(spartan6)\]
Compiling architecture imp of entity carry_and [\carry_and(spartan6)\]
Compiling architecture imp of entity jump_logic [\jump_logic(spartan6)\]
Compiling architecture fdre_v of entity FDRE [\FDRE('0')\]
Compiling architecture imp of entity Decode_gti [\Decode_gti(spartan6,true,('0','...]
Compiling architecture ram32m_v of entity RAM32M [\RAM32M("00000000000000000000000...]
Compiling architecture imp of entity Register_File_gti [\Register_File_gti(spartan6,"yes...]
Compiling architecture imp of entity Operand_Select_gti [\Operand_Select_gti(true,spartan...]
Compiling architecture lut6_2_v of entity LUT6_2 [\LUT6_2("01100000011110101010011...]
Compiling architecture imp of entity ALU_Bit [\ALU_Bit(spartan6,true,false)\]
Compiling architecture lut4_v of entity LUT4 [\LUT4("1111101000001010")(0,15)\]
Compiling architecture mult_and_v of entity MULT_AND [mult_and_default]
Compiling architecture imp of entity ALU_Bit [\ALU_Bit(spartan6,true,true)\]
Compiling architecture imp of entity ALU [\ALU(0,true,spartan6)\]
Compiling architecture imp of entity count_leading_zeros [count_leading_zeros_default]
Compiling architecture imp of entity carry_equal [\carry_equal(spartan6,8)\]
Compiling architecture imp of entity Shift_Logic_Module_gti [\Shift_Logic_Module_gti(true,tru...]
Compiling architecture dsp48a_v of entity DSP48A [\DSP48A(0,0,0,0,0,"OPMODE5",0,0,...]
Compiling architecture imp of entity dsp_module [\dsp_module(spartan6,18,18,48,0,...]
Compiling architecture dsp48a_v of entity DSP48A [\DSP48A(0,0,0,0,0,"OPMODE5",0,0,...]
Compiling architecture imp of entity dsp_module [\dsp_module(spartan6,18,18,48,0,...]
Compiling architecture dsp48a_v of entity DSP48A [\DSP48A(1,0,1,0,0,"OPMODE5",0,0,...]
Compiling architecture imp of entity dsp_module [\dsp_module(spartan6,18,18,48,1,...]
Compiling architecture imp of entity mul_unit [\mul_unit(spartan6,true,false)\]
Compiling architecture imp of entity Barrel_Shifter_gti [\Barrel_Shifter_gti(spartan6,tru...]
Compiling architecture imp of entity WB_Mux_Bit [\WB_Mux_Bit(spartan6,6,3)\]
Compiling architecture imp of entity WB_Mux [\WB_Mux(spartan6,false,false,fal...]
Compiling architecture imp of entity Zero_Detect_gti [\Zero_Detect_gti(spartan6)\]
Compiling architecture imp of entity Byte_Doublet_Handle_gti [\Byte_Doublet_Handle_gti(spartan...]
Compiling architecture imp of entity Data_Flow_Logic [\Data_Flow_Logic(spartan6,0,16)\]
Compiling architecture msr_reg of entity msr_reg_gti [\msr_reg_gti(spartan6,('0','0','...]
Compiling architecture imp of entity mux_bus [\mux_bus(spartan6,true,32)\]
Compiling architecture lut3_v of entity LUT3 [\LUT3("00000000")(0,7)\]
Compiling architecture fde_v of entity FDE [\FDE('0')\]
Compiling architecture imp of entity exception_registers_gti [\exception_registers_gti(spartan...]
Compiling architecture imp of entity Fpu [\Fpu(spartan6,0,0,"yes")(1,3)\]
Compiling architecture imp of entity PVR [\PVR(0,('0','0','0','1','1','1',...]
Compiling architecture imp of entity Data_Flow_gti [\Data_Flow_gti(32,spartan6,true,...]
Compiling architecture imp of entity read_data_mux [\read_data_mux(true,true,true)\]
Compiling architecture imp of entity DAXI_interface [\DAXI_interface(1,32,32,false,fa...]
Compiling architecture imp of entity comparator [\comparator(spartan6,false,17)\]
Compiling architecture lut5_v of entity LUT5 [\LUT5("1010101010101100000000000...]
Compiling architecture ramb16bwe_v of entity RAMB16BWE [\RAMB16BWE(36,36,"00000000000000...]
Compiling architecture imp of entity RAM_Module [\RAM_Module(spartan6,20,1,9,true...]
Compiling architecture ramb16_s9_s9_v of entity RAMB16_S9_S9 [\RAMB16_S9_S9:sine:microblaze_0:...]
Compiling architecture imp of entity RAM_Module [\RAM_Module:sine:microblaze_0:mi...]
Compiling architecture fdse_v of entity FDSE [\FDSE('1')\]
Compiling architecture imp of entity Cache_Interface [\Cache_Interface(spartan6,true,1...]
Compiling architecture imp of entity DCache_gti [\DCache_gti:sine:microblaze_0:mi...]
Compiling architecture imp of entity instr_mux [\instr_mux(spartan6,true,false,t...]
Compiling architecture imp of entity comparator [\comparator(spartan6,true,16)\]
Compiling architecture imp of entity cache_valid_bit_detect [\cache_valid_bit_detect(spartan6...]
Compiling architecture imp of entity RAM_Module [\RAM_Module:sine:microblaze_0:mi...]
Compiling architecture imp of entity Cache_Interface [\Cache_Interface(spartan6,true,1...]
WARNING:HDLCompiler:746 - "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/cache_interface.vhd" Line 2199: Range is empty (null range)
WARNING:HDLCompiler:746 - "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/cache_interface.vhd" Line 2199: Range is empty (null range)
Compiling architecture imp of entity Icache [\Icache:sine:microblaze_0:microb...]
Compiling architecture srl16e_v of entity SRL16E [\SRL16E("1000100000011011")(15,0...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",true,"100010000...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",true,"000000100...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",true,"111111111...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",true,"110011111...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",true,"000000000...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",true,"110000000...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",true,"000000000...]
Compiling architecture imp of entity MB_SRL16E [\MB_SRL16E("yes",true,"000111100...]
Compiling architecture srlc16e_v of entity SRLC16E [\SRLC16E("0000000000000000")(0,1...]
Compiling architecture imp of entity MB_SRLC16E [\MB_SRLC16E("yes","0000000000000...]
Compiling architecture muxcy_v of entity MUXCY [muxcy_default]
Compiling architecture imp of entity address_hit [\address_hit(spartan6,true,"yes"...]
Compiling architecture imp of entity Debug [\Debug(('0','0','0','0','0','0',...]
Compiling architecture imp of entity MMU [\MMU(spartan6,true,0,0,4,2,false...]
Compiling architecture imp of entity MicroBlaze_Core [\MicroBlaze_Core:sine:microblaze...]
Compiling architecture imp of entity MicroBlaze [\MicroBlaze:sine:microblaze_0:mi...]
Compiling architecture structure of entity Sine_microblaze_0_wrapper [\Sine_microblaze_0_wrapper:sine:...]
Compiling architecture bscan_spartan6_v of entity BSCAN_SPARTAN6 [\BSCAN_SPARTAN6(2)\]
Compiling architecture bufg_v of entity BUFG [bufg_default]
Compiling architecture fdc_1_v of entity FDC_1 [\FDC_1('0')\]
Compiling architecture fdre_1_v of entity FDRE_1 [\FDRE_1('0')\]
Compiling architecture fdrse_v of entity FDRSE [\FDRSE('0')\]
Compiling architecture imp of entity SRL_FIFO [\SRL_FIFO(8,16)\]
Compiling architecture imp of entity JTAG_CONTROL [\JTAG_CONTROL(1,0,1,8,1)\]
WARNING:HDLCompiler:746 - "E:/Xilinx/ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/hdl/vhdl/icache.vhd" Line 882: Range is empty (null range)
Compiling architecture imp of entity MDM_Core [\MDM_Core(0,('0','1','0','0','0'...]
Compiling architecture imp of entity pselect_f [\pselect_f(2,2,('0','0'),"nofami...]
Compiling architecture imp of entity pselect_f [\pselect_f(2,2,('0','1'),"nofami...]
Compiling architecture imp of entity pselect_f [\pselect_f(2,2,('1','0'),"nofami...]
Compiling architecture imp of entity pselect_f [\pselect_f(2,2,('1','1'),"nofami...]
Compiling architecture imp of entity address_decoder [\address_decoder(4,('0','0','0',...]
Compiling architecture imp of entity slave_attachment [\slave_attachment((('0','0','0',...]
Compiling architecture imp of entity axi_lite_ipif [\axi_lite_ipif(32,32,('0','0','0...]
Compiling architecture imp of entity MDM [\MDM("spartan6",2,0,0,2,('0','1'...]
Compiling architecture structure of entity Sine_debug_module_wrapper [sine_debug_module_wrapper_defaul...]
Compiling architecture pll_adv_v of entity PLL_ADV [\PLL_ADV("OPTIMIZED","CLKFBOUT",...]
Compiling architecture struct of entity pll_module [\pll_module("OPTIMIZED",6,0.0,5....]
Compiling architecture structure of entity clock_generator [\clock_generator("spartan6","6sl...]
Compiling architecture structure of entity Sine_clock_generator_0_wrapper [sine_clock_generator_0_wrapper_d...]
Compiling package tc_types
Compiling architecture imp of entity mux_onehot_f [\mux_onehot_f(32,6,"spartan6")(1...]
Compiling architecture imp of entity counter_f [\counter_f(32,"spartan6")(1,8)\]
Compiling architecture imp of entity count_module [\count_module("spartan6",32)(1,8...]
Compiling architecture imp of entity timer_control [\timer_control('1','1','1','1',(...]
Compiling architecture fdrs_v of entity FDRS [\FDRS('0')\]
Compiling architecture imp of entity tc_core [\tc_core("spartan6",32,0,32,5,'1...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('1','1','0'),"no...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('1','1','1'),"no...]
Compiling architecture imp of entity address_decoder [\address_decoder(5,('0','0','0',...]
Compiling architecture imp of entity slave_attachment [\slave_attachment((('0','0','0',...]
Compiling architecture imp of entity axi_lite_ipif [\axi_lite_ipif(32,5,('0','0','0'...]
Compiling architecture imp of entity axi_timer [\axi_timer("spartan6","axi_timer...]
Compiling architecture structure of entity Sine_axi_timer_0_wrapper [sine_axi_timer_0_wrapper_default]
Compiling architecture imp of entity address_decoder [\address_decoder(9,('0','0','0',...]
Compiling architecture imp of entity slave_attachment [\slave_attachment((('0','0','0',...]
Compiling architecture imp of entity axi_lite_ipif [\axi_lite_ipif(32,9,('0','0','0'...]
Compiling architecture imp of entity GPIO_Core [\GPIO_Core(32,9,32,32,32,0,('0',...]
Compiling architecture imp of entity axi_gpio [\axi_gpio("spartan6","axi_gpio_0...]
Compiling architecture structure of entity Sine_axi_gpio_0_wrapper [sine_axi_gpio_0_wrapper_default]
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(4,4,0,0,true,true,"0...]
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3072: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3091: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3109: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3135: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3138: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2834: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2874: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3072: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3091: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3109: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3135: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3138: Range is empty (null range)
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(4,4,0,0,true,true,"0...]
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(4,4,0,0,true,true,"0...]
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(4,4,0,0,true,true,"0...]
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(4,4,0,0,true,true,"0...]
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2834: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2874: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3072: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3091: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3109: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3135: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3138: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2834: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2874: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3072: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3091: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3109: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3135: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3138: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2834: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2874: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3072: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3091: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3109: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3135: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3138: Range is empty (null range)
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(4,4,0,0,true,true,"0...]
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(4,4,0,0,true,true,"0...]
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(4,4,0,0,true,true,"0...]
Compiling architecture structure of entity axi_bram_ctrl_0_bram_block_elaborate [\axi_bram_ctrl_0_bram_block_elab...]
Compiling architecture structure of entity Sine_axi_bram_ctrl_0_bram_block_wrapper [sine_axi_bram_ctrl_0_bram_block_...]
Compiling package axi_bram_ctrl_funcs
Compiling architecture implementation of entity wrap_brst [\wrap_brst(32,2,32)\]
Compiling architecture imp of entity SRL_FIFO [\SRL_FIFO(1,8,false)\]
Compiling architecture implementation of entity wr_chnl [\wr_chnl(32,2,32,1,0,"AXI4",0,0,...]
Compiling architecture implementation of entity rd_chnl [\rd_chnl(32,2,32,1,0,"AXI4",0,0,...]
Compiling architecture implementation of entity full_axi [\full_axi(32,32,1,"AXI4",0,0,32,...]
Compiling architecture implementation of entity axi_bram_ctrl [\axi_bram_ctrl(32,32,1,"AXI4",0,...]
Compiling architecture structure of entity Sine_axi_bram_ctrl_0_wrapper [sine_axi_bram_ctrl_0_wrapper_def...]
Compiling architecture rtl of entity baudrate [\baudrate(3)\]
Compiling architecture behavioral of entity dynshreg_i_f [\dynshreg_i_f(16,1,"0","spartan6...]
Compiling architecture imp of entity cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(5,"sparta...]
Compiling architecture behavioral of entity dynshreg_f [\dynshreg_f(16,8,"spartan6")(1,8...]
Compiling architecture imp of entity srl_fifo_rbu_f [\srl_fifo_rbu_f(8,16,"spartan6")...]
Compiling architecture imp of entity srl_fifo_f [\srl_fifo_f(8,16,"spartan6")(1,8...]
Compiling architecture rtl of entity uartlite_rx [\uartlite_rx("spartan6",8,0,1)(1...]
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2834: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2874: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3072: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3091: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3109: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3135: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3138: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2834: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2874: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3072: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3091: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3109: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3135: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3138: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2834: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2874: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3072: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3091: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3109: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3135: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3138: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2444: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2450: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2834: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2835: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2874: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2875: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2948: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2966: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2985: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3003: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3029: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3032: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3054: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3072: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3091: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3109: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3135: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3138: Range is empty (null range)
Compiling architecture behavioral of entity dynshreg_i_f [\dynshreg_i_f(16,1,"100000000000...]
Compiling architecture rtl of entity uartlite_tx [\uartlite_tx("spartan6",8,0,1)(1...]
Compiling architecture rtl of entity uartlite_core [\uartlite_core("spartan6",500000...]
Compiling architecture imp of entity address_decoder [\address_decoder(4,('0','0','0',...]
Compiling architecture imp of entity slave_attachment [\slave_attachment((('0','0','0',...]
Compiling architecture imp of entity axi_lite_ipif [\axi_lite_ipif(32,4,('0','0','0'...]
Compiling architecture rtl of entity axi_uartlite [\axi_uartlite("spartan6",5000000...]
Compiling architecture structure of entity Sine_rs232_uart_1_wrapper [sine_rs232_uart_1_wrapper_defaul...]
Compiling architecture imp of entity address_decoder [\address_decoder(9,('0','0','0',...]
Compiling architecture imp of entity slave_attachment [\slave_attachment((('0','0','0',...]
Compiling architecture imp of entity axi_lite_ipif [\axi_lite_ipif(32,32,('0','0','0...]
Compiling architecture mealy of entity door_lock_final [door_lock_final_default]
Compiling architecture imp of entity user_logic [\user_logic(3,32)\]
Compiling architecture imp of entity door_lock [\door_lock(32,32,('0','0','0','0...]
Compiling architecture structure of entity Sine_door_lock_0_wrapper [sine_door_lock_0_wrapper_default]
Compiling architecture ibufgds_v of entity IBUFGDS [\IBUFGDS("DONT_CARE",false,"0",t...]
Compiling architecture iobuf_v of entity IOBUF [\IOBUF("DONT_CARE",12,"0",true,"...]
Compiling architecture structure of entity sine
Time Resolution for simulation is 100fs.
Waiting for 1 sub-compilation(s) to finish...
Compiled 525 VHDL Units
Compiled 272 Verilog Units
Built simulation executable isim_Sine.exe
Fuse Memory Usage: 416072 KB
Fuse CPU Usage: 28203 ms
cd simulation/behavioral & \
	start /B isim_Sine -gui -tclbatch Sine_setup.tcl
Done!
Writing filter settings....
Done writing filter settings to:
	E:\ITI_references\Digital_IC_course\FPGA_prototype\Project\Final_3\etc\Sine.filters
Done writing Tab View settings to:
	E:\ITI_references\Digital_IC_course\FPGA_prototype\Project\Final_3\etc\Sine.gui
