Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Apr 19 14:23:27 2022
| Host         : Laptop-HarmonyOs running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
| Design       : top
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 69
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 34         |
| TIMING-20 | Warning  | Non-clocked latch             | 35         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on BTNC relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on BTNL relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on BTNR relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on SW[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on SW[10] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on SW[11] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on SW[12] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on SW[13] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on SW[14] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on SW[15] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on SW[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on SW[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on SW[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on SW[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on SW[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on SW[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on SW[7] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on SW[8] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on SW[9] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on A2G[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on A2G[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on A2G[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on A2G[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on A2G[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on A2G[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on A2G[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on AN[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on AN[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on AN[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on AN[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on AN[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on AN[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on AN[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on AN[7] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch mips/c/ad/alucontrol_reg[0] cannot be properly analyzed as its control pin mips/c/ad/alucontrol_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch mips/c/ad/alucontrol_reg[1] cannot be properly analyzed as its control pin mips/c/ad/alucontrol_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch mips/c/ad/alucontrol_reg[2] cannot be properly analyzed as its control pin mips/c/ad/alucontrol_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch mips/dp/alu/ALUResult_reg[0] cannot be properly analyzed as its control pin mips/dp/alu/ALUResult_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch mips/dp/alu/ALUResult_reg[10] cannot be properly analyzed as its control pin mips/dp/alu/ALUResult_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch mips/dp/alu/ALUResult_reg[11] cannot be properly analyzed as its control pin mips/dp/alu/ALUResult_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch mips/dp/alu/ALUResult_reg[12] cannot be properly analyzed as its control pin mips/dp/alu/ALUResult_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch mips/dp/alu/ALUResult_reg[13] cannot be properly analyzed as its control pin mips/dp/alu/ALUResult_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch mips/dp/alu/ALUResult_reg[14] cannot be properly analyzed as its control pin mips/dp/alu/ALUResult_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch mips/dp/alu/ALUResult_reg[15] cannot be properly analyzed as its control pin mips/dp/alu/ALUResult_reg[15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch mips/dp/alu/ALUResult_reg[16] cannot be properly analyzed as its control pin mips/dp/alu/ALUResult_reg[16]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch mips/dp/alu/ALUResult_reg[17] cannot be properly analyzed as its control pin mips/dp/alu/ALUResult_reg[17]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch mips/dp/alu/ALUResult_reg[18] cannot be properly analyzed as its control pin mips/dp/alu/ALUResult_reg[18]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch mips/dp/alu/ALUResult_reg[19] cannot be properly analyzed as its control pin mips/dp/alu/ALUResult_reg[19]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch mips/dp/alu/ALUResult_reg[1] cannot be properly analyzed as its control pin mips/dp/alu/ALUResult_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch mips/dp/alu/ALUResult_reg[20] cannot be properly analyzed as its control pin mips/dp/alu/ALUResult_reg[20]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch mips/dp/alu/ALUResult_reg[21] cannot be properly analyzed as its control pin mips/dp/alu/ALUResult_reg[21]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch mips/dp/alu/ALUResult_reg[22] cannot be properly analyzed as its control pin mips/dp/alu/ALUResult_reg[22]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch mips/dp/alu/ALUResult_reg[23] cannot be properly analyzed as its control pin mips/dp/alu/ALUResult_reg[23]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch mips/dp/alu/ALUResult_reg[24] cannot be properly analyzed as its control pin mips/dp/alu/ALUResult_reg[24]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch mips/dp/alu/ALUResult_reg[25] cannot be properly analyzed as its control pin mips/dp/alu/ALUResult_reg[25]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch mips/dp/alu/ALUResult_reg[26] cannot be properly analyzed as its control pin mips/dp/alu/ALUResult_reg[26]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch mips/dp/alu/ALUResult_reg[27] cannot be properly analyzed as its control pin mips/dp/alu/ALUResult_reg[27]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch mips/dp/alu/ALUResult_reg[28] cannot be properly analyzed as its control pin mips/dp/alu/ALUResult_reg[28]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch mips/dp/alu/ALUResult_reg[29] cannot be properly analyzed as its control pin mips/dp/alu/ALUResult_reg[29]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch mips/dp/alu/ALUResult_reg[2] cannot be properly analyzed as its control pin mips/dp/alu/ALUResult_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch mips/dp/alu/ALUResult_reg[30] cannot be properly analyzed as its control pin mips/dp/alu/ALUResult_reg[30]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch mips/dp/alu/ALUResult_reg[31] cannot be properly analyzed as its control pin mips/dp/alu/ALUResult_reg[31]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch mips/dp/alu/ALUResult_reg[3] cannot be properly analyzed as its control pin mips/dp/alu/ALUResult_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch mips/dp/alu/ALUResult_reg[4] cannot be properly analyzed as its control pin mips/dp/alu/ALUResult_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch mips/dp/alu/ALUResult_reg[5] cannot be properly analyzed as its control pin mips/dp/alu/ALUResult_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#32 Warning
Non-clocked latch  
The latch mips/dp/alu/ALUResult_reg[6] cannot be properly analyzed as its control pin mips/dp/alu/ALUResult_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#33 Warning
Non-clocked latch  
The latch mips/dp/alu/ALUResult_reg[7] cannot be properly analyzed as its control pin mips/dp/alu/ALUResult_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#34 Warning
Non-clocked latch  
The latch mips/dp/alu/ALUResult_reg[8] cannot be properly analyzed as its control pin mips/dp/alu/ALUResult_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#35 Warning
Non-clocked latch  
The latch mips/dp/alu/ALUResult_reg[9] cannot be properly analyzed as its control pin mips/dp/alu/ALUResult_reg[9]/G is not reached by a timing clock
Related violations: <none>


