0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/franc/dev_board_test/dev_board_test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd,1610641586,vhdl,C:/Users/franc/dev_board_test/dev_board_test.srcs/sources_1/new/ram_block.vhd,,,design_1_wrapper,,,,,,,,
C:/Users/franc/dev_board_test/dev_board_test.ip_user_files/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/sim/design_1_axi_bram_ctrl_0_0.vhd,1610498291,vhdl,,,,design_1_axi_bram_ctrl_0_0,,,,,,,,
C:/Users/franc/dev_board_test/dev_board_test.ip_user_files/bd/design_1/ip/design_1_axi_quad_spi_0_0/sim/design_1_axi_quad_spi_0_0.vhd,1610315749,vhdl,,,,design_1_axi_quad_spi_0_0,,,,,,,,
C:/Users/franc/dev_board_test/dev_board_test.ip_user_files/bd/design_1/ip/design_1_axi_uartlite_0_0/sim/design_1_axi_uartlite_0_0.vhd,1610386288,vhdl,,,,design_1_axi_uartlite_0_0,,,,,,,,
C:/Users/franc/dev_board_test/dev_board_test.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v,1610379975,verilog,,C:/Users/franc/dev_board_test/dev_board_test.ip_user_files/bd/design_1/ip/design_1_lmb_bram_0/sim/design_1_lmb_bram_0.v,,design_1_clk_wiz_0_0,,,../../../../dev_board_test.gen/sources_1/bd/design_1/ipshared/d0f7;../../../../dev_board_test.gen/sources_1/bd/design_1/ipshared/ec67/hdl,,,,,
C:/Users/franc/dev_board_test/dev_board_test.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v,1610386287,verilog,,C:/Users/franc/dev_board_test/dev_board_test.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v,,design_1_clk_wiz_0_0_clk_wiz,,,../../../../dev_board_test.gen/sources_1/bd/design_1/ipshared/d0f7;../../../../dev_board_test.gen/sources_1/bd/design_1/ipshared/ec67/hdl,,,,,
C:/Users/franc/dev_board_test/dev_board_test.ip_user_files/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/sim/design_1_dlmb_bram_if_cntlr_0.vhd,1610491308,vhdl,,,,design_1_dlmb_bram_if_cntlr_0,,,,,,,,
C:/Users/franc/dev_board_test/dev_board_test.ip_user_files/bd/design_1/ip/design_1_dlmb_v10_0/sim/design_1_dlmb_v10_0.vhd,1610386289,vhdl,,,,design_1_dlmb_v10_0,,,,,,,,
C:/Users/franc/dev_board_test/dev_board_test.ip_user_files/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/sim/design_1_ilmb_bram_if_cntlr_0.vhd,1610386289,vhdl,,,,design_1_ilmb_bram_if_cntlr_0,,,,,,,,
C:/Users/franc/dev_board_test/dev_board_test.ip_user_files/bd/design_1/ip/design_1_ilmb_v10_0/sim/design_1_ilmb_v10_0.vhd,1610386289,vhdl,,,,design_1_ilmb_v10_0,,,,,,,,
C:/Users/franc/dev_board_test/dev_board_test.ip_user_files/bd/design_1/ip/design_1_lmb_bram_0/sim/design_1_lmb_bram_0.v,1610300689,verilog,,C:/Users/franc/dev_board_test/dev_board_test.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v,,design_1_lmb_bram_0,,,../../../../dev_board_test.gen/sources_1/bd/design_1/ipshared/d0f7;../../../../dev_board_test.gen/sources_1/bd/design_1/ipshared/ec67/hdl,,,,,
C:/Users/franc/dev_board_test/dev_board_test.ip_user_files/bd/design_1/ip/design_1_mdm_1_0/sim/design_1_mdm_1_0.vhd,1610300691,vhdl,,,,design_1_mdm_1_0,,,,,,,,
C:/Users/franc/dev_board_test/dev_board_test.ip_user_files/bd/design_1/ip/design_1_microblaze_0_1/sim/design_1_microblaze_0_1.vhd,1610386288,vhdl,,,,design_1_microblaze_0_1,,,,,,,,
C:/Users/franc/dev_board_test/dev_board_test.ip_user_files/bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/sim/design_1_rst_clk_wiz_0_100M_0.vhd,1610386289,vhdl,,,,design_1_rst_clk_wiz_0_100m_0,,,,,,,,
C:/Users/franc/dev_board_test/dev_board_test.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v,1610375679,verilog,,C:/Users/franc/dev_board_test/dev_board_test.ip_user_files/bd/design_1/ip/design_1_axi_bram_ctrl_0_bram_0/sim/design_1_axi_bram_ctrl_0_bram_0.v,,design_1_xbar_0,,,../../../../dev_board_test.gen/sources_1/bd/design_1/ipshared/d0f7;../../../../dev_board_test.gen/sources_1/bd/design_1/ipshared/ec67/hdl,,,,,
C:/Users/franc/dev_board_test/dev_board_test.ip_user_files/bd/design_1/sim/design_1.vhd,1610579569,vhdl,,,,design_1;design_1_microblaze_0_axi_periph_0;m00_couplers_imp_8rvyho;m01_couplers_imp_1utb3y5;m02_couplers_imp_7anrhb;microblaze_0_local_memory_imp_1k0vqxk;s00_couplers_imp_1rzp34u,,,,,,,,
C:/Users/franc/dev_board_test/dev_board_test.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
C:/Users/franc/dev_board_test/dev_board_test.srcs/sim_1/new/ram_block_tb.vhd,1610383008,vhdl,,,,ram_block_tb,,,,,,,,
C:/Users/franc/dev_board_test/dev_board_test.srcs/sources_1/new/ram_block.vhd,1610381521,vhdl,,,,ram_block,,,,,,,,
