#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Jul 13 13:26:33 2018
# Process ID: 10140
# Current directory: F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9136 F:\MZ702N\code\Board\S04\CH10_fastcorner\prj\vivado_project\fast_corners\miz_sys\miz_sys.xpr
# Log file: F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/vivado.log
# Journal file: F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.xpr
INFO: [Project 1-313] Project file moved from 'F:/MZ7X/MZ702/s5/S05_CH11_fastcorner/vivado_project/fast_corners/miz_sys' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/DOC/Miz_ip_lib', nor could it be found using path 'F:/MZ7X/MZ702/s5/S05_CH11_fastcorner/vivado_project/DOC/Miz_ip_lib'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'f:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/DOC/Miz_ip_lib'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.4/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'miz_sys.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
miz_sys_auto_pc_0
miz_sys_axi_mem_intercon_0
miz_sys_processing_system7_0_axi_periph_0
miz_sys_processing_system7_0_0
miz_sys_axi_vdma_0_0
miz_sys_v_axi4s_vid_out_0_0
miz_sys_rst_processing_system7_0_50M_0
miz_sys_v_tc_0_0
miz_sys_axi_vdma_1_0
miz_sys_clk_wiz_0_0
miz_sys_HDMI_FPGA_ML_0_0
miz_sys_util_vector_logic_0_0
miz_sys_hls_fast_corner_0_0
miz_sys_xbar_1
miz_sys_xbar_0
miz_sys_auto_us_0
miz_sys_auto_pc_1

INFO: [Project 1-230] Project 'miz_sys.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 897.305 ; gain = 173.691
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  {F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/Miz_ip_lib/osrc_cn_hls_hls_fast_corner_1_0 F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/Miz_ip_lib/HDMI_FPGA_ML} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/Miz_ip_lib/osrc_cn_hls_hls_fast_corner_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/Miz_ip_lib/HDMI_FPGA_ML'.
set_property part xc7z020clg484-2 [current_project]
WARNING: [IP_Flow 19-2162] IP 'miz_sys_processing_system7_0_0' is locked:
* IP definition 'ZYNQ7 Processing System (5.5)' for IP 'miz_sys_processing_system7_0_0' (customized with software release 2016.4) has a different revision in the IP Catalog.
* Current project part 'xc7z020clg484-2' and the part 'xc7z020clg400-2' used to customize the IP 'miz_sys_processing_system7_0_0' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'miz_sys_axi_vdma_0_0' is locked:
* IP definition 'AXI Video Direct Memory Access (6.2)' for IP 'miz_sys_axi_vdma_0_0' (customized with software release 2016.4) has a newer minor version in the IP Catalog.
* Current project part 'xc7z020clg484-2' and the part 'xc7z020clg400-2' used to customize the IP 'miz_sys_axi_vdma_0_0' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'miz_sys_rst_processing_system7_0_50M_0' is locked:
* IP definition 'Processor System Reset (5.0)' for IP 'miz_sys_rst_processing_system7_0_50M_0' (customized with software release 2016.4) has a different revision in the IP Catalog.
* Current project part 'xc7z020clg484-2' and the part 'xc7z020clg400-2' used to customize the IP 'miz_sys_rst_processing_system7_0_50M_0' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'miz_sys_axi_vdma_1_0' is locked:
* IP definition 'AXI Video Direct Memory Access (6.2)' for IP 'miz_sys_axi_vdma_1_0' (customized with software release 2016.4) has a newer minor version in the IP Catalog.
* Current project part 'xc7z020clg484-2' and the part 'xc7z020clg400-2' used to customize the IP 'miz_sys_axi_vdma_1_0' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'miz_sys_v_tc_0_0' is locked:
* IP definition 'Video Timing Controller (6.1)' for IP 'miz_sys_v_tc_0_0' (customized with software release 2016.4) has a different revision in the IP Catalog.
* Current project part 'xc7z020clg484-2' and the part 'xc7z020clg400-2' used to customize the IP 'miz_sys_v_tc_0_0' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'miz_sys_v_axi4s_vid_out_0_0' is locked:
* IP definition 'AXI4-Stream to Video Out (4.0)' for IP 'miz_sys_v_axi4s_vid_out_0_0' (customized with software release 2016.4) has a different revision in the IP Catalog.
* Current project part 'xc7z020clg484-2' and the part 'xc7z020clg400-2' used to customize the IP 'miz_sys_v_axi4s_vid_out_0_0' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'miz_sys_clk_wiz_0_0' is locked:
* IP definition 'Clocking Wizard (5.3)' for IP 'miz_sys_clk_wiz_0_0' (customized with software release 2016.4) has a newer minor version in the IP Catalog.
* Current project part 'xc7z020clg484-2' and the part 'xc7z020clg400-2' used to customize the IP 'miz_sys_clk_wiz_0_0' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'miz_sys_HDMI_FPGA_ML_0_0' is locked:
* Current project part 'xc7z020clg484-2' and the part 'xc7z020clg400-2' used to customize the IP 'miz_sys_HDMI_FPGA_ML_0_0' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'miz_sys_util_vector_logic_0_0' is locked:
* IP definition 'Utility Vector Logic (2.0)' for IP 'miz_sys_util_vector_logic_0_0' (customized with software release 2016.4) has a different revision in the IP Catalog.
* Current project part 'xc7z020clg484-2' and the part 'xc7z020clg400-2' used to customize the IP 'miz_sys_util_vector_logic_0_0' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'miz_sys_hls_fast_corner_0_0' is locked:
* IP definition 'hls_fast_corner (1.0)' for IP 'miz_sys_hls_fast_corner_0_0' (customized with software release 2016.4) was not found in the IP Catalog.
* Current project part 'xc7z020clg484-2' and the part 'xc7z020clg400-2' used to customize the IP 'miz_sys_hls_fast_corner_0_0' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'miz_sys_xbar_1' is locked:
* IP definition 'AXI Crossbar (2.1)' for IP 'miz_sys_xbar_1' (customized with software release 2016.4) has a different revision in the IP Catalog.
* Current project part 'xc7z020clg484-2' and the part 'xc7z020clg400-2' used to customize the IP 'miz_sys_xbar_1' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'miz_sys_xbar_0' is locked:
* IP definition 'AXI Crossbar (2.1)' for IP 'miz_sys_xbar_0' (customized with software release 2016.4) has a different revision in the IP Catalog.
* Current project part 'xc7z020clg484-2' and the part 'xc7z020clg400-2' used to customize the IP 'miz_sys_xbar_0' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'miz_sys_auto_pc_0' is locked:
* IP definition 'AXI Protocol Converter (2.1)' for IP 'miz_sys_auto_pc_0' (customized with software release 2016.4) has a different revision in the IP Catalog.
* Current project part 'xc7z020clg484-2' and the part 'xc7z020clg400-2' used to customize the IP 'miz_sys_auto_pc_0' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'miz_sys_auto_us_0' is locked:
* IP definition 'AXI Data Width Converter (2.1)' for IP 'miz_sys_auto_us_0' (customized with software release 2016.4) has a different revision in the IP Catalog.
* Current project part 'xc7z020clg484-2' and the part 'xc7z020clg400-2' used to customize the IP 'miz_sys_auto_us_0' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'miz_sys_auto_pc_1' is locked:
* IP definition 'AXI Protocol Converter (2.1)' for IP 'miz_sys_auto_pc_1' (customized with software release 2016.4) has a different revision in the IP Catalog.
* Current project part 'xc7z020clg484-2' and the part 'xc7z020clg400-2' used to customize the IP 'miz_sys_auto_pc_1' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
report_ip_status -name ip_status 
report_ip_status -name ip_status 
report_ip_status -name ip_status 
report_ip_status -name ip_status 
open_bd_design {F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.srcs/sources_1/bd/miz_sys/miz_sys.bd}
Adding cell -- xilinx.com:user:HDMI_FPGA_ML:1.0 - HDMI_FPGA_ML_0
Adding cell -- xilinx.com:hls:hls_fast_corner:1.0 - hls_fast_corner_0
Adding cell -- xilinx.com:ip:axi_vdma:6.2 - axi_vdma_0
Adding cell -- xilinx.com:ip:axi_vdma:6.2 - axi_vdma_1
Adding cell -- xilinx.com:ip:clk_wiz:5.3 - clk_wiz_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_50M
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding cell -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /HDMI_FPGA_ML_0/PXLCLK_I(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0/aclken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0/aresetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0/vid_io_out_ce(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_tc_0/clken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_tc_0/resetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out2(clk) and /HDMI_FPGA_ML_0/PXLCLK_5X_I(undef)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Successfully read diagram <miz_sys> from BD file <F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.srcs/sources_1/bd/miz_sys/miz_sys.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1119.215 ; gain = 79.797
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M02_AXI] [get_bd_intf_nets axi_vdma_1_M_AXIS_MM2S] [get_bd_intf_nets hls_fast_corner_0_OUTPUT_STREAM] [get_bd_cells hls_fast_corner_0]
startgroup
create_bd_cell -type ip -vlnv osrc.cn:hls:hls_fast_corner:1.0 hls_fast_corner_0
endgroup
set_property location {4 1223 204} [get_bd_cells hls_fast_corner_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "/processing_system7_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins hls_fast_corner_0/S_AXI_CONTROL_BUS]
connect_bd_intf_net [get_bd_intf_pins hls_fast_corner_0/INPUT_STREAM] [get_bd_intf_pins axi_vdma_1/M_AXIS_MM2S]
connect_bd_intf_net [get_bd_intf_pins hls_fast_corner_0/OUTPUT_STREAM] [get_bd_intf_pins axi_vdma_1/S_AXIS_S2MM]
save_bd_design
Wrote  : <F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.srcs/sources_1/bd/miz_sys/miz_sys.bd> 
Wrote  : <F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.srcs/sources_1/bd/miz_sys/ui/bd_c8dce80c.ui> 
export_ip_user_files -of_objects  [get_files F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.srcs/constrs_1/new/zynq_pin.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.srcs/constrs_1/new/zynq_pin.xdc
file delete -force F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.srcs/constrs_1/new/zynq_pin.xdc
add_files -fileset constrs_1 -norecurse F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/doc/XDC/zynq_pin.xdc
report_ip_status -name ip_status 
upgrade_ip [get_ips  {miz_sys_processing_system7_0_0 miz_sys_axi_vdma_0_0 miz_sys_clk_wiz_0_0 miz_sys_util_vector_logic_0_0 miz_sys_axi_vdma_1_0 miz_sys_processing_system7_0_axi_periph_0 miz_sys_axi_mem_intercon_0 miz_sys_rst_processing_system7_0_50M_0 miz_sys_v_tc_0_0 miz_sys_HDMI_FPGA_ML_0_0 miz_sys_v_axi4s_vid_out_0_0}] -log ip_upgrade.log
Upgrading 'F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.srcs/sources_1/bd/miz_sys/miz_sys.bd'
INFO: [IP_Flow 19-3420] Updated miz_sys_HDMI_FPGA_ML_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /HDMI_FPGA_ML_0_upgraded_ipi/PXLCLK_I(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out2(clk) and /HDMI_FPGA_ML_0_upgraded_ipi/PXLCLK_5X_I(undef)
INFO: [IP_Flow 19-3422] Upgraded miz_sys_axi_mem_intercon_0 (AXI Interconnect 2.1) from revision 12 to revision 16
INFO: [IP_Flow 19-1972] Upgraded miz_sys_axi_vdma_0_0 from AXI Video Direct Memory Access 6.2 to AXI Video Direct Memory Access 6.3
INFO: [IP_Flow 19-1972] Upgraded miz_sys_axi_vdma_1_0 from AXI Video Direct Memory Access 6.2 to AXI Video Direct Memory Access 6.3
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'MMCM_CLKIN1_PERIOD' from '10.000' to '10.0' has been ignored for IP 'miz_sys_clk_wiz_0_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'MMCM_CLKIN2_PERIOD' from '10.000' to '10.0' has been ignored for IP 'miz_sys_clk_wiz_0_0'
WARNING: [IP_Flow 19-3501] Upgraded miz_sys_clk_wiz_0_0 from Clocking Wizard 5.3 to Clocking Wizard 5.4, with warnings. Please review the message log.
WARNING: [BD 41-1731] Type mismatch between connected pins: /HDMI_FPGA_ML_0/PXLCLK_I(undef) and /clk_wiz_0_upgraded_ipi/clk_out1(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /HDMI_FPGA_ML_0/PXLCLK_5X_I(undef) and /clk_wiz_0_upgraded_ipi/clk_out2(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /v_axi4s_vid_out_0/aclken(ce) and /clk_wiz_0_upgraded_ipi/locked(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /v_axi4s_vid_out_0/aresetn(rst) and /clk_wiz_0_upgraded_ipi/locked(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /v_axi4s_vid_out_0/vid_io_out_ce(ce) and /clk_wiz_0_upgraded_ipi/locked(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /v_tc_0/clken(ce) and /clk_wiz_0_upgraded_ipi/locked(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /v_tc_0/resetn(rst) and /clk_wiz_0_upgraded_ipi/locked(undef)
INFO: [IP_Flow 19-3422] Upgraded miz_sys_processing_system7_0_0 (ZYNQ7 Processing System 5.5) from revision 3 to revision 6
INFO: [IP_Flow 19-3422] Upgraded miz_sys_processing_system7_0_axi_periph_0 (AXI Interconnect 2.1) from revision 12 to revision 16
INFO: [IP_Flow 19-3422] Upgraded miz_sys_rst_processing_system7_0_50M_0 (Processor System Reset 5.0) from revision 10 to revision 12
INFO: [IP_Flow 19-3422] Upgraded miz_sys_util_vector_logic_0_0 (Utility Vector Logic 2.0) from revision 2 to revision 1
INFO: [IP_Flow 19-3422] Upgraded miz_sys_v_axi4s_vid_out_0_0 (AXI4-Stream to Video Out 4.0) from revision 5 to revision 8
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0_upgraded_ipi/aclken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0_upgraded_ipi/aresetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0_upgraded_ipi/vid_io_out_ce(ce)
INFO: [IP_Flow 19-3422] Upgraded miz_sys_v_tc_0_0 (Video Timing Controller 6.1) from revision 10 to revision 12
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_tc_0_upgraded_ipi/clken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_tc_0_upgraded_ipi/resetn(rst)
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'miz_sys_clk_wiz_0_0' has identified issues that may require user intervention. Please review the upgrade log 'f:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.srcs/sources_1/bd/miz_sys/miz_sys.bd> 
Wrote  : <F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.srcs/sources_1/bd/miz_sys/ui/bd_c8dce80c.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 1409.750 ; gain = 267.469
export_ip_user_files -of_objects [get_ips {miz_sys_processing_system7_0_0 miz_sys_axi_vdma_0_0 miz_sys_clk_wiz_0_0 miz_sys_util_vector_logic_0_0 miz_sys_axi_vdma_1_0 miz_sys_processing_system7_0_axi_periph_0 miz_sys_axi_mem_intercon_0 miz_sys_rst_processing_system7_0_50M_0 miz_sys_v_tc_0_0 miz_sys_HDMI_FPGA_ML_0_0 miz_sys_v_axi4s_vid_out_0_0}] -no_script -sync -force -quiet
set_property synth_checkpoint_mode None [get_files  F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.srcs/sources_1/bd/miz_sys/miz_sys.bd]
generate_target all [get_files  F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.srcs/sources_1/bd/miz_sys/miz_sys.bd]
CRITICAL WARNING: [BD 41-1356] Address block </hls_fast_corner_0/S_AXI_CONTROL_BUS/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </hls_fast_corner_0/S_AXI_CONTROL_BUS/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /v_axi4s_vid_out_0/video_in(3) and /axi_vdma_0/M_AXIS_MM2S(4)
WARNING: [BD 41-927] Following properties on pin /HDMI_FPGA_ML_0/HDMI_CLK_P have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=miz_sys_HDMI_FPGA_ML_0_0_HDMI_CLK_P 
WARNING: [BD 41-927] Following properties on pin /HDMI_FPGA_ML_0/HDMI_CLK_N have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=miz_sys_HDMI_FPGA_ML_0_0_HDMI_CLK_N 
Wrote  : <F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.srcs/sources_1/bd/miz_sys/miz_sys.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/v_axi4s_vid_out_0/s_axis_video_tdata'(24) to net 'axi_vdma_0_M_AXIS_MM2S_TDATA'(32) - Only lower order bits will be connected.
VHDL Output written to : F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.srcs/sources_1/bd/miz_sys/synth/miz_sys.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/v_axi4s_vid_out_0/s_axis_video_tdata'(24) to net 'axi_vdma_0_M_AXIS_MM2S_TDATA'(32) - Only lower order bits will be connected.
VHDL Output written to : F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.srcs/sources_1/bd/miz_sys/sim/miz_sys.v
VHDL Output written to : F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.srcs/sources_1/bd/miz_sys/hdl/miz_sys_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_FPGA_ML_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_fast_corner_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_mmu .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.srcs/sources_1/bd/miz_sys/ip/miz_sys_auto_pc_1/miz_sys_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.srcs/sources_1/bd/miz_sys/ip/miz_sys_auto_pc_0/miz_sys_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
Exporting to file F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.srcs/sources_1/bd/miz_sys/hw_handoff/miz_sys.hwh
Generated Block Design Tcl file F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.srcs/sources_1/bd/miz_sys/hw_handoff/miz_sys_bd.tcl
Generated Hardware Definition File F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.srcs/sources_1/bd/miz_sys/synth/miz_sys.hwdef
generate_target: Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1564.754 ; gain = 155.004
export_ip_user_files -of_objects [get_files F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.srcs/sources_1/bd/miz_sys/miz_sys.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.srcs/sources_1/bd/miz_sys/miz_sys.bd] -directory F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.ip_user_files/sim_scripts -ip_user_files_dir F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.ip_user_files -ipstatic_source_dir F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.cache/compile_simlib/modelsim} {questa=F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.cache/compile_simlib/questa} {riviera=F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.cache/compile_simlib/riviera} {activehdl=F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Jul 13 13:38:20 2018] Launched synth_1...
Run output will be captured here: F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.runs/synth_1/runme.log
[Fri Jul 13 13:38:20 2018] Launched impl_1...
Run output will be captured here: F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.runs/impl_1/runme.log
file copy -force F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.runs/impl_1/miz_sys_wrapper.sysdef F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.sdk/miz_sys_wrapper.hdf

launch_sdk -workspace F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.sdk -hwspec F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.sdk/miz_sys_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.sdk -hwspec F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.sdk/miz_sys_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file copy -force F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.runs/impl_1/miz_sys_wrapper.sysdef F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.sdk/miz_sys_wrapper.hdf

launch_sdk -workspace F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.sdk -hwspec F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.sdk/miz_sys_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.sdk -hwspec F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.sdk/miz_sys_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file copy -force F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.runs/impl_1/miz_sys_wrapper.sysdef F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.sdk/miz_sys_wrapper.hdf

file copy -force F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.runs/impl_1/miz_sys_wrapper.sysdef F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.sdk/miz_sys_wrapper.hdf

launch_sdk -workspace F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.sdk -hwspec F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.sdk/miz_sys_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.sdk -hwspec F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.sdk/miz_sys_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
INFO: [Vivado 12-4159] Implementation run is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-run implementation and re-generate bitstream before doing hardware export.
file copy -force F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.runs/impl_1/miz_sys_wrapper.sysdef F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.sdk/miz_sys_wrapper.hdf

INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
launch_sdk -workspace F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.sdk -hwspec F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.sdk/miz_sys_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.sdk -hwspec F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.sdk/miz_sys_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
INFO: [Vivado 12-4159] Implementation run is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-run implementation and re-generate bitstream before doing hardware export.
file mkdir F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.sdk
file copy -force F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.runs/impl_1/miz_sys_wrapper.sysdef F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.sdk/miz_sys_wrapper.hdf

INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
launch_sdk -workspace F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.sdk -hwspec F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.sdk/miz_sys_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.sdk -hwspec F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.sdk/miz_sys_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Jul 13 14:24:35 2018] Launched synth_1...
Run output will be captured here: F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.runs/synth_1/runme.log
[Fri Jul 13 14:24:35 2018] Launched impl_1...
Run output will be captured here: F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.runs/impl_1/runme.log
file mkdir F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.sdk
file copy -force F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.runs/impl_1/miz_sys_wrapper.sysdef F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.sdk/miz_sys_wrapper.hdf

launch_sdk -workspace F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.sdk -hwspec F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.sdk/miz_sys_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.sdk -hwspec F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.sdk/miz_sys_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M02_AXI] [get_bd_intf_nets hls_fast_corner_0_OUTPUT_STREAM] [get_bd_intf_nets axi_vdma_1_M_AXIS_MM2S] [get_bd_cells hls_fast_corner_0]
save_bd_design
Wrote  : <F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.srcs/sources_1/bd/miz_sys/miz_sys.bd> 
Wrote  : <F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.srcs/sources_1/bd/miz_sys/ui/bd_c8dce80c.ui> 
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: f:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/Miz_ip_lib/osrc_cn_hls_hls_fast_corner_1_0/component.xml. It will be created.
set_property  ip_repo_paths  f:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/Miz_ip_lib/HDMI_FPGA_ML [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/Miz_ip_lib/HDMI_FPGA_ML'.
set_property  ip_repo_paths  {f:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/Miz_ip_lib/HDMI_FPGA_ML F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/Miz_ip_lib/osrc_cn_hls_hls_fast_corner_1_0} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/Miz_ip_lib/HDMI_FPGA_ML'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/Miz_ip_lib/osrc_cn_hls_hls_fast_corner_1_0'.
report_ip_status -name ip_status 
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv osrc.cn:hls:hls_fast_corner:1.0 hls_fast_corner_0
endgroup
set_property location {3 813 323} [get_bd_cells hls_fast_corner_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "/processing_system7_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins hls_fast_corner_0/S_AXI_CONTROL_BUS]
</hls_fast_corner_0/S_AXI_CONTROL_BUS/Reg> is being mapped into </processing_system7_0/Data> at <0x43C00000 [ 64K ]>
connect_bd_intf_net [get_bd_intf_pins axi_vdma_1/M_AXIS_MM2S] [get_bd_intf_pins hls_fast_corner_0/INPUT_STREAM]
connect_bd_intf_net [get_bd_intf_pins axi_vdma_1/S_AXIS_S2MM] [get_bd_intf_pins hls_fast_corner_0/OUTPUT_STREAM]
generate_target all [get_files  F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.srcs/sources_1/bd/miz_sys/miz_sys.bd]
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /v_axi4s_vid_out_0/video_in(3) and /axi_vdma_0/M_AXIS_MM2S(4)
WARNING: [BD 41-927] Following properties on pin /HDMI_FPGA_ML_0/HDMI_CLK_P have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=miz_sys_HDMI_FPGA_ML_0_0_HDMI_CLK_P 
WARNING: [BD 41-927] Following properties on pin /HDMI_FPGA_ML_0/HDMI_CLK_N have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=miz_sys_HDMI_FPGA_ML_0_0_HDMI_CLK_N 
Wrote  : <F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.srcs/sources_1/bd/miz_sys/miz_sys.bd> 
Wrote  : <F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.srcs/sources_1/bd/miz_sys/ui/bd_c8dce80c.ui> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/v_axi4s_vid_out_0/s_axis_video_tdata'(24) to net 'axi_vdma_0_M_AXIS_MM2S_TDATA'(32) - Only lower order bits will be connected.
VHDL Output written to : F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.srcs/sources_1/bd/miz_sys/synth/miz_sys.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/v_axi4s_vid_out_0/s_axis_video_tdata'(24) to net 'axi_vdma_0_M_AXIS_MM2S_TDATA'(32) - Only lower order bits will be connected.
VHDL Output written to : F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.srcs/sources_1/bd/miz_sys/sim/miz_sys.v
VHDL Output written to : F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.srcs/sources_1/bd/miz_sys/hdl/miz_sys_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_FPGA_ML_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_fast_corner_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.srcs/sources_1/bd/miz_sys/ip/miz_sys_auto_pc_1/miz_sys_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.srcs/sources_1/bd/miz_sys/ip/miz_sys_auto_pc_0/miz_sys_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
Exporting to file F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.srcs/sources_1/bd/miz_sys/hw_handoff/miz_sys.hwh
Generated Block Design Tcl file F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.srcs/sources_1/bd/miz_sys/hw_handoff/miz_sys_bd.tcl
Generated Hardware Definition File F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.srcs/sources_1/bd/miz_sys/synth/miz_sys.hwdef
generate_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1716.750 ; gain = 40.926
export_ip_user_files -of_objects [get_files F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.srcs/sources_1/bd/miz_sys/miz_sys.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.srcs/sources_1/bd/miz_sys/miz_sys.bd] -directory F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.ip_user_files/sim_scripts -ip_user_files_dir F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.ip_user_files -ipstatic_source_dir F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.cache/compile_simlib/modelsim} {questa=F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.cache/compile_simlib/questa} {riviera=F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.cache/compile_simlib/riviera} {activehdl=F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Jul 13 14:56:22 2018] Launched synth_1...
Run output will be captured here: F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.runs/synth_1/runme.log
[Fri Jul 13 14:56:22 2018] Launched impl_1...
Run output will be captured here: F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.runs/impl_1/runme.log
report_ip_status -name ip_status 
file copy -force F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.runs/impl_1/miz_sys_wrapper.sysdef F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.sdk/miz_sys_wrapper.hdf

launch_sdk -workspace F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.sdk -hwspec F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.sdk/miz_sys_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.sdk -hwspec F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.sdk/miz_sys_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file mkdir F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.sdk
file copy -force F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.runs/impl_1/miz_sys_wrapper.sysdef F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.sdk/miz_sys_wrapper.hdf

launch_sdk -workspace F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.sdk -hwspec F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.sdk/miz_sys_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.sdk -hwspec F:/MZ702N/code/Board/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.sdk/miz_sys_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jul 13 15:17:06 2018...
