{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 01 21:54:52 2011 " "Info: Processing started: Fri Jul 01 21:54:52 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off alu -c alu --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off alu -c alu --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 152 336 504 168 "clk" "" } { 392 424 456 408 "clk" "" } { 376 864 912 392 "clk" "" } { 64 384 432 80 "clk" "" } { -80 384 432 -64 "clk" "" } } } } { "c:/downloads/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/downloads/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register lpm_dff1:inst15\|lpm_ff:lpm_ff_component\|dffs\[0\] register lpm_dff0:inst14\|lpm_ff:lpm_ff_component\|dffs\[29\] 186.46 MHz 5.363 ns Internal " "Info: Clock \"clk\" has Internal fmax of 186.46 MHz between source register \"lpm_dff1:inst15\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"lpm_dff0:inst14\|lpm_ff:lpm_ff_component\|dffs\[29\]\" (period= 5.363 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.185 ns + Longest register register " "Info: + Longest register to register delay is 5.185 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_dff1:inst15\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X30_Y16_N19 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y16_N19; Fanout = 10; REG Node = 'lpm_dff1:inst15\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff1:inst15|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.225 ns) 0.480 ns 32BitAddSub:inst16\|lpm_mux0:inst\|lpm_mux:lpm_mux_component\|mux_bpc:auto_generated\|l1_w3_n0_mux_dataout~2 2 COMB LCCOMB_X30_Y16_N10 2 " "Info: 2: + IC(0.255 ns) + CELL(0.225 ns) = 0.480 ns; Loc. = LCCOMB_X30_Y16_N10; Fanout = 2; COMB Node = '32BitAddSub:inst16\|lpm_mux0:inst\|lpm_mux:lpm_mux_component\|mux_bpc:auto_generated\|l1_w3_n0_mux_dataout~2'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.480 ns" { lpm_dff1:inst15|lpm_ff:lpm_ff_component|dffs[0] 32BitAddSub:inst16|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_bpc:auto_generated|l1_w3_n0_mux_dataout~2 } "NODE_NAME" } } { "db/mux_bpc.tdf" "" { Text "C:/Users/negar/Desktop/project/ALU3/db/mux_bpc.tdf" 54 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.228 ns) 0.975 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst\|2BitAdder:inst6\|1BitAdder:inst\|2-1Mux:inst2\|5~0 3 COMB LCCOMB_X30_Y16_N26 3 " "Info: 3: + IC(0.267 ns) + CELL(0.228 ns) = 0.975 ns; Loc. = LCCOMB_X30_Y16_N26; Fanout = 3; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst\|2BitAdder:inst6\|1BitAdder:inst\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.495 ns" { 32BitAddSub:inst16|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_bpc:auto_generated|l1_w3_n0_mux_dataout~2 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.053 ns) 1.241 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst\|2BitAdder:inst7\|1BitAdder:inst\|2-1Mux:inst2\|5~0 4 COMB LCCOMB_X30_Y16_N20 3 " "Info: 4: + IC(0.213 ns) + CELL(0.053 ns) = 1.241 ns; Loc. = LCCOMB_X30_Y16_N20; Fanout = 3; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst\|2BitAdder:inst7\|1BitAdder:inst\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.266 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 1.509 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst\|2BitAdder:inst8\|1BitAdder:inst\|2-1Mux:inst2\|5~0 5 COMB LCCOMB_X30_Y16_N14 3 " "Info: 5: + IC(0.215 ns) + CELL(0.053 ns) = 1.509 ns; Loc. = LCCOMB_X30_Y16_N14; Fanout = 3; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst\|2BitAdder:inst8\|1BitAdder:inst\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.268 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst8|1BitAdder:inst|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.231 ns) + CELL(0.053 ns) 1.793 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst1\|2BitAdder:inst5\|1BitAdder:inst\|2-1Mux:inst2\|5~0 6 COMB LCCOMB_X30_Y16_N0 3 " "Info: 6: + IC(0.231 ns) + CELL(0.053 ns) = 1.793 ns; Loc. = LCCOMB_X30_Y16_N0; Fanout = 3; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst1\|2BitAdder:inst5\|1BitAdder:inst\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.284 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst8|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.053 ns) 2.065 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst1\|2BitAdder:inst6\|1BitAdder:inst\|2-1Mux:inst2\|5~0 7 COMB LCCOMB_X30_Y16_N30 3 " "Info: 7: + IC(0.219 ns) + CELL(0.053 ns) = 2.065 ns; Loc. = LCCOMB_X30_Y16_N30; Fanout = 3; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst1\|2BitAdder:inst6\|1BitAdder:inst\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.272 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.053 ns) 2.332 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst1\|2BitAdder:inst8\|1BitAdder:inst2\|2-1Mux:inst2\|5~0 8 COMB LCCOMB_X30_Y16_N6 3 " "Info: 8: + IC(0.214 ns) + CELL(0.053 ns) = 2.332 ns; Loc. = LCCOMB_X30_Y16_N6; Fanout = 3; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst1\|2BitAdder:inst8\|1BitAdder:inst2\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.267 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.586 ns) + CELL(0.053 ns) 2.971 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst2\|2BitAdder:inst5\|1BitAdder:inst2\|2-1Mux:inst2\|5~0 9 COMB LCCOMB_X30_Y15_N10 3 " "Info: 9: + IC(0.586 ns) + CELL(0.053 ns) = 2.971 ns; Loc. = LCCOMB_X30_Y15_N10; Fanout = 3; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst2\|2BitAdder:inst5\|1BitAdder:inst2\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.639 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.227 ns) + CELL(0.053 ns) 3.251 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst2\|2BitAdder:inst6\|1BitAdder:inst2\|2-1Mux:inst2\|5~0 10 COMB LCCOMB_X30_Y15_N20 3 " "Info: 10: + IC(0.227 ns) + CELL(0.053 ns) = 3.251 ns; Loc. = LCCOMB_X30_Y15_N20; Fanout = 3; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst2\|2BitAdder:inst6\|1BitAdder:inst2\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.280 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.231 ns) + CELL(0.053 ns) 3.535 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst2\|2BitAdder:inst7\|1BitAdder:inst2\|2-1Mux:inst2\|5~0 11 COMB LCCOMB_X30_Y15_N14 3 " "Info: 11: + IC(0.231 ns) + CELL(0.053 ns) = 3.535 ns; Loc. = LCCOMB_X30_Y15_N14; Fanout = 3; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst2\|2BitAdder:inst7\|1BitAdder:inst2\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.284 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst7|1BitAdder:inst2|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.228 ns) + CELL(0.053 ns) 3.816 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst2\|2BitAdder:inst8\|1BitAdder:inst2\|2-1Mux:inst2\|5~0 12 COMB LCCOMB_X30_Y15_N0 3 " "Info: 12: + IC(0.228 ns) + CELL(0.053 ns) = 3.816 ns; Loc. = LCCOMB_X30_Y15_N0; Fanout = 3; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst2\|2BitAdder:inst8\|1BitAdder:inst2\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.281 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst7|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.223 ns) + CELL(0.053 ns) 4.092 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst3\|2BitAdder:inst5\|1BitAdder:inst2\|2-1Mux:inst2\|5~0 13 COMB LCCOMB_X30_Y15_N4 3 " "Info: 13: + IC(0.223 ns) + CELL(0.053 ns) = 4.092 ns; Loc. = LCCOMB_X30_Y15_N4; Fanout = 3; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst3\|2BitAdder:inst5\|1BitAdder:inst2\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.276 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.053 ns) 4.377 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst3\|2BitAdder:inst6\|1BitAdder:inst2\|2-1Mux:inst2\|5~0 14 COMB LCCOMB_X30_Y15_N26 4 " "Info: 14: + IC(0.232 ns) + CELL(0.053 ns) = 4.377 ns; Loc. = LCCOMB_X30_Y15_N26; Fanout = 4; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst3\|2BitAdder:inst6\|1BitAdder:inst2\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.285 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.226 ns) + CELL(0.053 ns) 4.656 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst3\|2BitAdder:inst7\|1BitAdder:inst\|2-1Mux:inst2\|5~0 15 COMB LCCOMB_X30_Y15_N30 2 " "Info: 15: + IC(0.226 ns) + CELL(0.053 ns) = 4.656 ns; Loc. = LCCOMB_X30_Y15_N30; Fanout = 2; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst3\|2BitAdder:inst7\|1BitAdder:inst\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.279 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.321 ns) + CELL(0.053 ns) 5.030 ns lpm_mux0:inst6\|lpm_mux:lpm_mux_component\|mux_bpc:auto_generated\|l1_w29_n0_mux_dataout~2 16 COMB LCCOMB_X31_Y15_N16 1 " "Info: 16: + IC(0.321 ns) + CELL(0.053 ns) = 5.030 ns; Loc. = LCCOMB_X31_Y15_N16; Fanout = 1; COMB Node = 'lpm_mux0:inst6\|lpm_mux:lpm_mux_component\|mux_bpc:auto_generated\|l1_w29_n0_mux_dataout~2'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.374 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_bpc:auto_generated|l1_w29_n0_mux_dataout~2 } "NODE_NAME" } } { "db/mux_bpc.tdf" "" { Text "C:/Users/negar/Desktop/project/ALU3/db/mux_bpc.tdf" 50 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.185 ns lpm_dff0:inst14\|lpm_ff:lpm_ff_component\|dffs\[29\] 17 REG LCFF_X31_Y15_N17 4 " "Info: 17: + IC(0.000 ns) + CELL(0.155 ns) = 5.185 ns; Loc. = LCFF_X31_Y15_N17; Fanout = 4; REG Node = 'lpm_dff0:inst14\|lpm_ff:lpm_ff_component\|dffs\[29\]'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_bpc:auto_generated|l1_w29_n0_mux_dataout~2 lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[29] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.297 ns ( 25.01 % ) " "Info: Total cell delay = 1.297 ns ( 25.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.888 ns ( 74.99 % ) " "Info: Total interconnect delay = 3.888 ns ( 74.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "5.185 ns" { lpm_dff1:inst15|lpm_ff:lpm_ff_component|dffs[0] 32BitAddSub:inst16|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_bpc:auto_generated|l1_w3_n0_mux_dataout~2 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst8|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst7|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_bpc:auto_generated|l1_w29_n0_mux_dataout~2 lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[29] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "5.185 ns" { lpm_dff1:inst15|lpm_ff:lpm_ff_component|dffs[0] {} 32BitAddSub:inst16|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_bpc:auto_generated|l1_w3_n0_mux_dataout~2 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst8|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst7|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 {} lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_bpc:auto_generated|l1_w29_n0_mux_dataout~2 {} lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[29] {} } { 0.000ns 0.255ns 0.267ns 0.213ns 0.215ns 0.231ns 0.219ns 0.214ns 0.586ns 0.227ns 0.231ns 0.228ns 0.223ns 0.232ns 0.226ns 0.321ns 0.000ns } { 0.000ns 0.225ns 0.228ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.006 ns - Smallest " "Info: - Smallest clock skew is 0.006 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.479 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 152 336 504 168 "clk" "" } { 392 424 456 408 "clk" "" } { 376 864 912 392 "clk" "" } { 64 384 432 80 "clk" "" } { -80 384 432 -64 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 64 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 64; COMB Node = 'clk~clkctrl'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 152 336 504 168 "clk" "" } { 392 424 456 408 "clk" "" } { 376 864 912 392 "clk" "" } { 64 384 432 80 "clk" "" } { -80 384 432 -64 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.618 ns) 2.479 ns lpm_dff0:inst14\|lpm_ff:lpm_ff_component\|dffs\[29\] 3 REG LCFF_X31_Y15_N17 4 " "Info: 3: + IC(0.664 ns) + CELL(0.618 ns) = 2.479 ns; Loc. = LCFF_X31_Y15_N17; Fanout = 4; REG Node = 'lpm_dff0:inst14\|lpm_ff:lpm_ff_component\|dffs\[29\]'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "1.282 ns" { clk~clkctrl lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[29] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.38 % ) " "Info: Total cell delay = 1.472 ns ( 59.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.007 ns ( 40.62 % ) " "Info: Total interconnect delay = 1.007 ns ( 40.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { clk clk~clkctrl lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[29] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[29] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.473 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.473 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 152 336 504 168 "clk" "" } { 392 424 456 408 "clk" "" } { 376 864 912 392 "clk" "" } { 64 384 432 80 "clk" "" } { -80 384 432 -64 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 64 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 64; COMB Node = 'clk~clkctrl'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 152 336 504 168 "clk" "" } { 392 424 456 408 "clk" "" } { 376 864 912 392 "clk" "" } { 64 384 432 80 "clk" "" } { -80 384 432 -64 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.658 ns) + CELL(0.618 ns) 2.473 ns lpm_dff1:inst15\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X30_Y16_N19 10 " "Info: 3: + IC(0.658 ns) + CELL(0.618 ns) = 2.473 ns; Loc. = LCFF_X30_Y16_N19; Fanout = 10; REG Node = 'lpm_dff1:inst15\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "1.276 ns" { clk~clkctrl lpm_dff1:inst15|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.52 % ) " "Info: Total cell delay = 1.472 ns ( 59.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.001 ns ( 40.48 % ) " "Info: Total interconnect delay = 1.001 ns ( 40.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.473 ns" { clk clk~clkctrl lpm_dff1:inst15|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "2.473 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff1:inst15|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.658ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { clk clk~clkctrl lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[29] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[29] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.473 ns" { clk clk~clkctrl lpm_dff1:inst15|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "2.473 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff1:inst15|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.658ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "5.185 ns" { lpm_dff1:inst15|lpm_ff:lpm_ff_component|dffs[0] 32BitAddSub:inst16|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_bpc:auto_generated|l1_w3_n0_mux_dataout~2 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst8|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst7|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_bpc:auto_generated|l1_w29_n0_mux_dataout~2 lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[29] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "5.185 ns" { lpm_dff1:inst15|lpm_ff:lpm_ff_component|dffs[0] {} 32BitAddSub:inst16|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_bpc:auto_generated|l1_w3_n0_mux_dataout~2 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst8|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst7|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 {} lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_bpc:auto_generated|l1_w29_n0_mux_dataout~2 {} lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[29] {} } { 0.000ns 0.255ns 0.267ns 0.213ns 0.215ns 0.231ns 0.219ns 0.214ns 0.586ns 0.227ns 0.231ns 0.228ns 0.223ns 0.232ns 0.226ns 0.321ns 0.000ns } { 0.000ns 0.225ns 0.228ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.155ns } "" } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { clk clk~clkctrl lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[29] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[29] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.473 ns" { clk clk~clkctrl lpm_dff1:inst15|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "2.473 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff1:inst15|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.658ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_dff0:inst14\|lpm_ff:lpm_ff_component\|dffs\[29\] input2\[1\] clk 7.963 ns register " "Info: tsu for register \"lpm_dff0:inst14\|lpm_ff:lpm_ff_component\|dffs\[29\]\" (data pin = \"input2\[1\]\", clock pin = \"clk\") is 7.963 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.352 ns + Longest pin register " "Info: + Longest pin to register delay is 10.352 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns input2\[1\] 1 PIN PIN_C11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_C11; Fanout = 2; PIN Node = 'input2\[1\]'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { input2[1] } "NODE_NAME" } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 216 336 504 232 "input2\[31..0\]" "" } { 536 632 721 552 "input2\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.683 ns) + CELL(0.378 ns) 5.870 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst\|2BitAdder:inst5\|1BitAdder:inst\|2-1Mux:inst2\|5~0 2 COMB LCCOMB_X30_Y16_N16 3 " "Info: 2: + IC(4.683 ns) + CELL(0.378 ns) = 5.870 ns; Loc. = LCCOMB_X30_Y16_N16; Fanout = 3; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst\|2BitAdder:inst5\|1BitAdder:inst\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "5.061 ns" { input2[1] 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.053 ns) 6.142 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst\|2BitAdder:inst6\|1BitAdder:inst\|2-1Mux:inst2\|5~0 3 COMB LCCOMB_X30_Y16_N26 3 " "Info: 3: + IC(0.219 ns) + CELL(0.053 ns) = 6.142 ns; Loc. = LCCOMB_X30_Y16_N26; Fanout = 3; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst\|2BitAdder:inst6\|1BitAdder:inst\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.272 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.053 ns) 6.408 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst\|2BitAdder:inst7\|1BitAdder:inst\|2-1Mux:inst2\|5~0 4 COMB LCCOMB_X30_Y16_N20 3 " "Info: 4: + IC(0.213 ns) + CELL(0.053 ns) = 6.408 ns; Loc. = LCCOMB_X30_Y16_N20; Fanout = 3; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst\|2BitAdder:inst7\|1BitAdder:inst\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.266 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 6.676 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst\|2BitAdder:inst8\|1BitAdder:inst\|2-1Mux:inst2\|5~0 5 COMB LCCOMB_X30_Y16_N14 3 " "Info: 5: + IC(0.215 ns) + CELL(0.053 ns) = 6.676 ns; Loc. = LCCOMB_X30_Y16_N14; Fanout = 3; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst\|2BitAdder:inst8\|1BitAdder:inst\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.268 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst8|1BitAdder:inst|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.231 ns) + CELL(0.053 ns) 6.960 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst1\|2BitAdder:inst5\|1BitAdder:inst\|2-1Mux:inst2\|5~0 6 COMB LCCOMB_X30_Y16_N0 3 " "Info: 6: + IC(0.231 ns) + CELL(0.053 ns) = 6.960 ns; Loc. = LCCOMB_X30_Y16_N0; Fanout = 3; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst1\|2BitAdder:inst5\|1BitAdder:inst\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.284 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst8|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.053 ns) 7.232 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst1\|2BitAdder:inst6\|1BitAdder:inst\|2-1Mux:inst2\|5~0 7 COMB LCCOMB_X30_Y16_N30 3 " "Info: 7: + IC(0.219 ns) + CELL(0.053 ns) = 7.232 ns; Loc. = LCCOMB_X30_Y16_N30; Fanout = 3; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst1\|2BitAdder:inst6\|1BitAdder:inst\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.272 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.053 ns) 7.499 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst1\|2BitAdder:inst8\|1BitAdder:inst2\|2-1Mux:inst2\|5~0 8 COMB LCCOMB_X30_Y16_N6 3 " "Info: 8: + IC(0.214 ns) + CELL(0.053 ns) = 7.499 ns; Loc. = LCCOMB_X30_Y16_N6; Fanout = 3; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst1\|2BitAdder:inst8\|1BitAdder:inst2\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.267 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.586 ns) + CELL(0.053 ns) 8.138 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst2\|2BitAdder:inst5\|1BitAdder:inst2\|2-1Mux:inst2\|5~0 9 COMB LCCOMB_X30_Y15_N10 3 " "Info: 9: + IC(0.586 ns) + CELL(0.053 ns) = 8.138 ns; Loc. = LCCOMB_X30_Y15_N10; Fanout = 3; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst2\|2BitAdder:inst5\|1BitAdder:inst2\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.639 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.227 ns) + CELL(0.053 ns) 8.418 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst2\|2BitAdder:inst6\|1BitAdder:inst2\|2-1Mux:inst2\|5~0 10 COMB LCCOMB_X30_Y15_N20 3 " "Info: 10: + IC(0.227 ns) + CELL(0.053 ns) = 8.418 ns; Loc. = LCCOMB_X30_Y15_N20; Fanout = 3; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst2\|2BitAdder:inst6\|1BitAdder:inst2\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.280 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.231 ns) + CELL(0.053 ns) 8.702 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst2\|2BitAdder:inst7\|1BitAdder:inst2\|2-1Mux:inst2\|5~0 11 COMB LCCOMB_X30_Y15_N14 3 " "Info: 11: + IC(0.231 ns) + CELL(0.053 ns) = 8.702 ns; Loc. = LCCOMB_X30_Y15_N14; Fanout = 3; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst2\|2BitAdder:inst7\|1BitAdder:inst2\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.284 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst7|1BitAdder:inst2|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.228 ns) + CELL(0.053 ns) 8.983 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst2\|2BitAdder:inst8\|1BitAdder:inst2\|2-1Mux:inst2\|5~0 12 COMB LCCOMB_X30_Y15_N0 3 " "Info: 12: + IC(0.228 ns) + CELL(0.053 ns) = 8.983 ns; Loc. = LCCOMB_X30_Y15_N0; Fanout = 3; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst2\|2BitAdder:inst8\|1BitAdder:inst2\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.281 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst7|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.223 ns) + CELL(0.053 ns) 9.259 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst3\|2BitAdder:inst5\|1BitAdder:inst2\|2-1Mux:inst2\|5~0 13 COMB LCCOMB_X30_Y15_N4 3 " "Info: 13: + IC(0.223 ns) + CELL(0.053 ns) = 9.259 ns; Loc. = LCCOMB_X30_Y15_N4; Fanout = 3; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst3\|2BitAdder:inst5\|1BitAdder:inst2\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.276 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.053 ns) 9.544 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst3\|2BitAdder:inst6\|1BitAdder:inst2\|2-1Mux:inst2\|5~0 14 COMB LCCOMB_X30_Y15_N26 4 " "Info: 14: + IC(0.232 ns) + CELL(0.053 ns) = 9.544 ns; Loc. = LCCOMB_X30_Y15_N26; Fanout = 4; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst3\|2BitAdder:inst6\|1BitAdder:inst2\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.285 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.226 ns) + CELL(0.053 ns) 9.823 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst3\|2BitAdder:inst7\|1BitAdder:inst\|2-1Mux:inst2\|5~0 15 COMB LCCOMB_X30_Y15_N30 2 " "Info: 15: + IC(0.226 ns) + CELL(0.053 ns) = 9.823 ns; Loc. = LCCOMB_X30_Y15_N30; Fanout = 2; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst3\|2BitAdder:inst7\|1BitAdder:inst\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.279 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.321 ns) + CELL(0.053 ns) 10.197 ns lpm_mux0:inst6\|lpm_mux:lpm_mux_component\|mux_bpc:auto_generated\|l1_w29_n0_mux_dataout~2 16 COMB LCCOMB_X31_Y15_N16 1 " "Info: 16: + IC(0.321 ns) + CELL(0.053 ns) = 10.197 ns; Loc. = LCCOMB_X31_Y15_N16; Fanout = 1; COMB Node = 'lpm_mux0:inst6\|lpm_mux:lpm_mux_component\|mux_bpc:auto_generated\|l1_w29_n0_mux_dataout~2'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.374 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_bpc:auto_generated|l1_w29_n0_mux_dataout~2 } "NODE_NAME" } } { "db/mux_bpc.tdf" "" { Text "C:/Users/negar/Desktop/project/ALU3/db/mux_bpc.tdf" 50 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 10.352 ns lpm_dff0:inst14\|lpm_ff:lpm_ff_component\|dffs\[29\] 17 REG LCFF_X31_Y15_N17 4 " "Info: 17: + IC(0.000 ns) + CELL(0.155 ns) = 10.352 ns; Loc. = LCFF_X31_Y15_N17; Fanout = 4; REG Node = 'lpm_dff0:inst14\|lpm_ff:lpm_ff_component\|dffs\[29\]'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_bpc:auto_generated|l1_w29_n0_mux_dataout~2 lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[29] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.084 ns ( 20.13 % ) " "Info: Total cell delay = 2.084 ns ( 20.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.268 ns ( 79.87 % ) " "Info: Total interconnect delay = 8.268 ns ( 79.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "10.352 ns" { input2[1] 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst8|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst7|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_bpc:auto_generated|l1_w29_n0_mux_dataout~2 lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[29] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "10.352 ns" { input2[1] {} input2[1]~combout {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst8|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst7|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 {} lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_bpc:auto_generated|l1_w29_n0_mux_dataout~2 {} lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[29] {} } { 0.000ns 0.000ns 4.683ns 0.219ns 0.213ns 0.215ns 0.231ns 0.219ns 0.214ns 0.586ns 0.227ns 0.231ns 0.228ns 0.223ns 0.232ns 0.226ns 0.321ns 0.000ns } { 0.000ns 0.809ns 0.378ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.479 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 152 336 504 168 "clk" "" } { 392 424 456 408 "clk" "" } { 376 864 912 392 "clk" "" } { 64 384 432 80 "clk" "" } { -80 384 432 -64 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 64 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 64; COMB Node = 'clk~clkctrl'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 152 336 504 168 "clk" "" } { 392 424 456 408 "clk" "" } { 376 864 912 392 "clk" "" } { 64 384 432 80 "clk" "" } { -80 384 432 -64 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.618 ns) 2.479 ns lpm_dff0:inst14\|lpm_ff:lpm_ff_component\|dffs\[29\] 3 REG LCFF_X31_Y15_N17 4 " "Info: 3: + IC(0.664 ns) + CELL(0.618 ns) = 2.479 ns; Loc. = LCFF_X31_Y15_N17; Fanout = 4; REG Node = 'lpm_dff0:inst14\|lpm_ff:lpm_ff_component\|dffs\[29\]'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "1.282 ns" { clk~clkctrl lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[29] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.38 % ) " "Info: Total cell delay = 1.472 ns ( 59.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.007 ns ( 40.62 % ) " "Info: Total interconnect delay = 1.007 ns ( 40.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { clk clk~clkctrl lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[29] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[29] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "10.352 ns" { input2[1] 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst8|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst7|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_bpc:auto_generated|l1_w29_n0_mux_dataout~2 lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[29] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "10.352 ns" { input2[1] {} input2[1]~combout {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst8|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst7|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 {} lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_bpc:auto_generated|l1_w29_n0_mux_dataout~2 {} lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[29] {} } { 0.000ns 0.000ns 4.683ns 0.219ns 0.213ns 0.215ns 0.231ns 0.219ns 0.214ns 0.586ns 0.227ns 0.231ns 0.228ns 0.223ns 0.232ns 0.226ns 0.321ns 0.000ns } { 0.000ns 0.809ns 0.378ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.155ns } "" } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { clk clk~clkctrl lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[29] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[29] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk A\[30\] lpm_dff0:inst14\|lpm_ff:lpm_ff_component\|dffs\[31\] 7.209 ns register " "Info: tco from clock \"clk\" to destination pin \"A\[30\]\" through register \"lpm_dff0:inst14\|lpm_ff:lpm_ff_component\|dffs\[31\]\" is 7.209 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.477 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.477 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 152 336 504 168 "clk" "" } { 392 424 456 408 "clk" "" } { 376 864 912 392 "clk" "" } { 64 384 432 80 "clk" "" } { -80 384 432 -64 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 64 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 64; COMB Node = 'clk~clkctrl'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 152 336 504 168 "clk" "" } { 392 424 456 408 "clk" "" } { 376 864 912 392 "clk" "" } { 64 384 432 80 "clk" "" } { -80 384 432 -64 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.662 ns) + CELL(0.618 ns) 2.477 ns lpm_dff0:inst14\|lpm_ff:lpm_ff_component\|dffs\[31\] 3 REG LCFF_X30_Y15_N17 5 " "Info: 3: + IC(0.662 ns) + CELL(0.618 ns) = 2.477 ns; Loc. = LCFF_X30_Y15_N17; Fanout = 5; REG Node = 'lpm_dff0:inst14\|lpm_ff:lpm_ff_component\|dffs\[31\]'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "1.280 ns" { clk~clkctrl lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[31] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.43 % ) " "Info: Total cell delay = 1.472 ns ( 59.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.005 ns ( 40.57 % ) " "Info: Total interconnect delay = 1.005 ns ( 40.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.477 ns" { clk clk~clkctrl lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[31] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "2.477 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[31] {} } { 0.000ns 0.000ns 0.343ns 0.662ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.638 ns + Longest register pin " "Info: + Longest register to pin delay is 4.638 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_dff0:inst14\|lpm_ff:lpm_ff_component\|dffs\[31\] 1 REG LCFF_X30_Y15_N17 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y15_N17; Fanout = 5; REG Node = 'lpm_dff0:inst14\|lpm_ff:lpm_ff_component\|dffs\[31\]'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[31] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.494 ns) + CELL(2.144 ns) 4.638 ns A\[30\] 2 PIN PIN_N22 0 " "Info: 2: + IC(2.494 ns) + CELL(2.144 ns) = 4.638 ns; Loc. = PIN_N22; Fanout = 0; PIN Node = 'A\[30\]'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "4.638 ns" { lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[31] A[30] } "NODE_NAME" } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 488 360 536 504 "A\[31..0\]" "" } { 520 648 704 536 "A\[31..0\]" "" } { 168 568 672 180 "A\[31..0\]" "" } { 392 600 680 408 "A\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.144 ns ( 46.23 % ) " "Info: Total cell delay = 2.144 ns ( 46.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.494 ns ( 53.77 % ) " "Info: Total interconnect delay = 2.494 ns ( 53.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "4.638 ns" { lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[31] A[30] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "4.638 ns" { lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[31] {} A[30] {} } { 0.000ns 2.494ns } { 0.000ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.477 ns" { clk clk~clkctrl lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[31] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "2.477 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[31] {} } { 0.000ns 0.000ns 0.343ns 0.662ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "4.638 ns" { lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[31] A[30] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "4.638 ns" { lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[31] {} A[30] {} } { 0.000ns 2.494ns } { 0.000ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[16\] input1\[16\] clk -1.842 ns register " "Info: th for register \"lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[16\]\" (data pin = \"input1\[16\]\", clock pin = \"clk\") is -1.842 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.485 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.485 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 152 336 504 168 "clk" "" } { 392 424 456 408 "clk" "" } { 376 864 912 392 "clk" "" } { 64 384 432 80 "clk" "" } { -80 384 432 -64 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 64 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 64; COMB Node = 'clk~clkctrl'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 152 336 504 168 "clk" "" } { 392 424 456 408 "clk" "" } { 376 864 912 392 "clk" "" } { 64 384 432 80 "clk" "" } { -80 384 432 -64 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.618 ns) 2.485 ns lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[16\] 3 REG LCFF_X39_Y20_N29 2 " "Info: 3: + IC(0.670 ns) + CELL(0.618 ns) = 2.485 ns; Loc. = LCFF_X39_Y20_N29; Fanout = 2; REG Node = 'lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[16\]'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { clk~clkctrl lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[16] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.24 % ) " "Info: Total cell delay = 1.472 ns ( 59.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.013 ns ( 40.76 % ) " "Info: Total interconnect delay = 1.013 ns ( 40.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.485 ns" { clk clk~clkctrl lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[16] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "2.485 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[16] {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.476 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns input1\[16\] 1 PIN PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_H2; Fanout = 1; PIN Node = 'input1\[16\]'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { input1[16] } "NODE_NAME" } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 184 336 504 200 "input1\[31..0\]" "" } { 328 640 712 344 "input1\[31..0\]" "" } { -96 360 432 -80 "input1\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.448 ns) + CELL(0.053 ns) 4.321 ns lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[16\]~feeder 2 COMB LCCOMB_X39_Y20_N28 1 " "Info: 2: + IC(3.448 ns) + CELL(0.053 ns) = 4.321 ns; Loc. = LCCOMB_X39_Y20_N28; Fanout = 1; COMB Node = 'lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[16\]~feeder'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "3.501 ns" { input1[16] lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[16]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 4.476 ns lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[16\] 3 REG LCFF_X39_Y20_N29 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.476 ns; Loc. = LCFF_X39_Y20_N29; Fanout = 2; REG Node = 'lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[16\]'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[16]~feeder lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[16] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.028 ns ( 22.97 % ) " "Info: Total cell delay = 1.028 ns ( 22.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.448 ns ( 77.03 % ) " "Info: Total interconnect delay = 3.448 ns ( 77.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "4.476 ns" { input1[16] lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[16]~feeder lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[16] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "4.476 ns" { input1[16] {} input1[16]~combout {} lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[16]~feeder {} lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[16] {} } { 0.000ns 0.000ns 3.448ns 0.000ns } { 0.000ns 0.820ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.485 ns" { clk clk~clkctrl lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[16] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "2.485 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[16] {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "4.476 ns" { input1[16] lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[16]~feeder lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[16] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "4.476 ns" { input1[16] {} input1[16]~combout {} lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[16]~feeder {} lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[16] {} } { 0.000ns 0.000ns 3.448ns 0.000ns } { 0.000ns 0.820ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "183 " "Info: Peak virtual memory: 183 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 01 21:54:58 2011 " "Info: Processing ended: Fri Jul 01 21:54:58 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
