# UART
Designing a UART module in Verilog HDL
