git clone --depth 1 --no-tags https://github.com/santoshkrishna4138/MATRIX_1120.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366959474
git clone --depth 1 --no-tags https://github.com/hakanbytunc/very-simple-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370809584
git clone --depth 1 --no-tags https://github.com/Shrutijoshi699/ShrutiJoshi_Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368861088
git clone --depth 1 --no-tags https://github.com/avinashavi20/half-adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372554660
git clone --depth 1 --no-tags https://github.com/BryantSuen/multi-cycle-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372903071
git clone --depth 1 --no-tags https://github.com/avinashavi20/arithmetic-logic-unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/374076230
git clone --depth 1 --no-tags https://github.com/skmelwani/Pipeline-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372237753
git clone --depth 1 --no-tags https://github.com/AhmedAlaa2024/Verilog-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372535963
git clone --depth 1 --no-tags https://github.com/shubhi704/Booth-Algorithm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370243467
git clone --depth 1 --no-tags https://github.com/rpls/wrapped_chacha_wb_accel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372972106
git clone --depth 1 --no-tags https://github.com/AtlasFPGA/Apple-One.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/373222988
git clone --depth 1 --no-tags https://github.com/vah5121/Finite-Impulse-Response-Filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372946424
git clone --depth 1 --no-tags https://github.com/IgnacioCarazo/MaquinaDeCafe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372947526
git clone --depth 1 --no-tags https://github.com/anthony8912310/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/364809883
git clone --depth 1 --no-tags https://github.com/ne-egor/openlane_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368960192
git clone --depth 1 --no-tags https://github.com/rmera1026/FPGA-Clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368983042
git clone --depth 1 --no-tags https://github.com/Darkgambler/PROYECTO1_DIGITALESII.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370832274
git clone --depth 1 --no-tags https://github.com/TimTam725/MINI_PRO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369753824
git clone --depth 1 --no-tags https://github.com/TimTam725/PIPELINING.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369756452
git clone --depth 1 --no-tags https://github.com/Firestarter97/sram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369416849
git clone --depth 1 --no-tags https://github.com/teekamkhandelwal/Verilog_based_some_application_projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370332387
git clone --depth 1 --no-tags https://github.com/Aadreesh/ALU_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/374113602
git clone --depth 1 --no-tags https://github.com/liuxiao-guan/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/374334290
git clone --depth 1 --no-tags https://github.com/jinyier/CAD4EM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/373605649
git clone --depth 1 --no-tags https://github.com/mfkiwl/riscv_sopc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/374067307
git clone --depth 1 --no-tags https://github.com/Mishkaten/VerilogDump.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/373941740
git clone --depth 1 --no-tags https://github.com/picknick-/dsdplayer_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/374384074
git clone --depth 1 --no-tags https://github.com/LungHuiWu/MIPS-Pipeline-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372424591
git clone --depth 1 --no-tags https://github.com/pahanmendis/BCD-to-7-SEGMENT-using-Verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372868168
git clone --depth 1 --no-tags https://github.com/sidhantp1906/pipeline_codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371498519
git clone --depth 1 --no-tags https://github.com/y38y38/pixel_8x8_process_dct.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372118463
git clone --depth 1 --no-tags https://github.com/uygarkaya/ProjectCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/374420708
git clone --depth 1 --no-tags https://github.com/ElihuIzanami/Sparte3e_lcd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365396008
git clone --depth 1 --no-tags https://github.com/lampn0/RISC-V---Datapath-and-Control-Logic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367527504
git clone --depth 1 --no-tags https://github.com/Tha-Davong/CS202CPUsubmodule.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368056604
git clone --depth 1 --no-tags https://github.com/LinesKing/Digital-System-Design-ELEN30010_2021_SM1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367762389
git clone --depth 1 --no-tags https://github.com/HarunaIppai/ECE_385_Final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366578291
git clone --depth 1 --no-tags https://github.com/GavinSit/EECS-2021-Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368263042
git clone --depth 1 --no-tags https://github.com/Radu3121/CSZ-Decryption.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368207874
git clone --depth 1 --no-tags https://github.com/iissakov/fpga_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368347411
git clone --depth 1 --no-tags https://github.com/yuanyangwangTJ/cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368581729
git clone --depth 1 --no-tags https://github.com/IUST-CAD/MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369902162
git clone --depth 1 --no-tags https://github.com/alpha0879/Pipelined-RISC-EE739.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/364878211
git clone --depth 1 --no-tags https://github.com/ekaratzaferis/fpga_clould_client.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365249871
git clone --depth 1 --no-tags https://github.com/PrashantP2k/Porsche-Anti-Theft-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366109564
git clone --depth 1 --no-tags https://github.com/rickyacosta/tutorial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366104239
git clone --depth 1 --no-tags https://github.com/PrashantMata/Compressed-Uncompressed-Cache-Comparison-codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/373580233
git clone --depth 1 --no-tags https://github.com/uygarkaya/VSCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/373962709
git clone --depth 1 --no-tags https://github.com/gpl10921986/lerning_VS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/364130081
git clone --depth 1 --no-tags https://github.com/gimme1dollar/toy_pipelined_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/373565725
git clone --depth 1 --no-tags https://github.com/sree-sankar/VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/374078121
git clone --depth 1 --no-tags https://github.com/BillZou123/ELEC_391_A_Verilog_Simulation_of_a_Communication_System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/374210564
git clone --depth 1 --no-tags https://github.com/IzzyEhnes/memory-bitcells.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365032136
git clone --depth 1 --no-tags https://github.com/PrasannaKumarKottakota/Programming-Langwages.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/374023830
git clone --depth 1 --no-tags https://github.com/Charley337/Computer-Organization-and-Design-Experiments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/373756072
git clone --depth 1 --no-tags https://github.com/bird1and1fish/ConvolutionRTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369698621
git clone --depth 1 --no-tags https://github.com/Mohamed-Elesaily/packet-identifier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365548975
git clone --depth 1 --no-tags https://github.com/anthonyzhub/Verilog-Introductory-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368920721
git clone --depth 1 --no-tags https://github.com/dixilo/freq_selector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369095779
git clone --depth 1 --no-tags https://github.com/duonghong0201/aes_128bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369760871
git clone --depth 1 --no-tags https://github.com/Nafis-Mustakim-Taskin/Carry-Look-Ahead-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369880953
git clone --depth 1 --no-tags https://github.com/Osiris350/Proyecto_PCIE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369926209
git clone --depth 1 --no-tags https://github.com/Ellen7ions/vga_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369841929
git clone --depth 1 --no-tags https://github.com/ronak-7228/Traffic-light-controller-in-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370324831
git clone --depth 1 --no-tags https://github.com/deval1812/risc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369518210
git clone --depth 1 --no-tags https://github.com/Diksha-Mittal/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370078034
git clone --depth 1 --no-tags https://github.com/williamtien23/HDL-SDRAM_Pt1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365286000
git clone --depth 1 --no-tags https://github.com/Fenteale/riscv-rocket-chip-nexys-a7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365112246
git clone --depth 1 --no-tags https://github.com/lucy9696/fpgaMiner.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365234093
git clone --depth 1 --no-tags https://github.com/jaycosper/fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368401838
git clone --depth 1 --no-tags https://github.com/wellytung/tatung_rtl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367404153
git clone --depth 1 --no-tags https://github.com/erikvanzijst/wrapped_pong_3_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367740046
git clone --depth 1 --no-tags https://github.com/haowoo0112/verilog_spi_M25AA010A.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368472655
git clone --depth 1 --no-tags https://github.com/denso666/simple-32b-mips-architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368686814
git clone --depth 1 --no-tags https://github.com/vedantmathur/115C-Absolute-Value-Detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371103015
git clone --depth 1 --no-tags https://github.com/ysc0327/AFIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372147507
git clone --depth 1 --no-tags https://github.com/skmelwani/Single-Cycle-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372241758
git clone --depth 1 --no-tags https://github.com/Arj-01/Verilog-Digital-Electronics.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372408785
git clone --depth 1 --no-tags https://github.com/kzwrime/ssriscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372207162
git clone --depth 1 --no-tags https://github.com/AdwaithM/Multicycle-Computer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372338229
git clone --depth 1 --no-tags https://github.com/rajveer111-maker/pseudo-random-sequence-generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372791487
git clone --depth 1 --no-tags https://github.com/rajveer111-maker/Aes_Des_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372795844
git clone --depth 1 --no-tags https://github.com/skuro96/fpga_vga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372755122
git clone --depth 1 --no-tags https://github.com/theo-brown/cpu-simulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371184946
git clone --depth 1 --no-tags https://github.com/Andrew-LTC/Lab12.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366126748
git clone --depth 1 --no-tags https://github.com/lplp9312/ee6470_mid_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/364510704
git clone --depth 1 --no-tags https://github.com/jamesheavey/ELEC5566M-MiniProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366086231
git clone --depth 1 --no-tags https://github.com/Kimsunghyunny/CPU-Velilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366295692
git clone --depth 1 --no-tags https://github.com/hopexp/xpfile.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366366887
git clone --depth 1 --no-tags https://github.com/mmsalehid/Arm-Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366396012
git clone --depth 1 --no-tags https://github.com/jelly99709/FPGA-DRAM-Tutorial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365949700
git clone --depth 1 --no-tags https://github.com/uestc-panda/Cortex_M0_LCD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365960724
git clone --depth 1 --no-tags https://github.com/BamCurti/fsd-21p.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366451997
git clone --depth 1 --no-tags https://github.com/prajwal1999/IITB-Risc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366011778
git clone --depth 1 --no-tags https://github.com/unal-edigital1/lab05.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366792705
git clone --depth 1 --no-tags https://github.com/vermontolympian/ECE2029.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366228200
git clone --depth 1 --no-tags https://github.com/HansamalDharmananda/ALU-shift-unit-multiplexer-and-registers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368269114
git clone --depth 1 --no-tags https://github.com/Yangxuhao/my_verilog_prj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367309305
git clone --depth 1 --no-tags https://github.com/spirit-of-belong/gitskills.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366995429
git clone --depth 1 --no-tags https://github.com/aw13422/Morse-code-translator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369074582
