# system info covid on 2022.06.22.17:16:32
system_info:
name,value
DEVICE,EP2C5T144C8
DEVICE_FAMILY,Cyclone II
GENERATION_ID,1655936156
#
#
# Files generated for covid on 2022.06.22.17:16:32
files:
filepath,kind,attributes,module,is_top
covid/simulation/covid.vhd,VHDL,,covid,true
covid/simulation/covid_nios2_qsys_0_jtag_debug_module_translator.vhd,VHDL,,covid,false
covid/simulation/covid_onchip_memory2_0_s1_translator.vhd,VHDL,,covid,false
covid/simulation/covid_jtag_uart_0_avalon_jtag_slave_translator.vhd,VHDL,,covid,false
covid/simulation/covid_pio_0_s1_translator.vhd,VHDL,,covid,false
covid/simulation/covid_lcd_16207_0_control_slave_translator.vhd,VHDL,,covid,false
covid/simulation/covid_pio_2_s1_translator.vhd,VHDL,,covid,false
covid/simulation/covid_nios2_qsys_0_instruction_master_translator.vhd,VHDL,,covid,false
covid/simulation/covid_nios2_qsys_0_data_master_translator.vhd,VHDL,,covid,false
covid/simulation/submodules/covid_nios2_qsys_0.sdc,SDC,,covid_nios2_qsys_0,false
covid/simulation/submodules/covid_nios2_qsys_0.vhd,VHDL,,covid_nios2_qsys_0,false
covid/simulation/submodules/covid_nios2_qsys_0_jtag_debug_module_sysclk.vhd,VHDL,,covid_nios2_qsys_0,false
covid/simulation/submodules/covid_nios2_qsys_0_jtag_debug_module_tck.vhd,VHDL,,covid_nios2_qsys_0,false
covid/simulation/submodules/covid_nios2_qsys_0_jtag_debug_module_wrapper.vhd,VHDL,,covid_nios2_qsys_0,false
covid/simulation/submodules/covid_nios2_qsys_0_nios2_waves.do,OTHER,,covid_nios2_qsys_0,false
covid/simulation/submodules/covid_nios2_qsys_0_ociram_default_contents.dat,DAT,,covid_nios2_qsys_0,false
covid/simulation/submodules/covid_nios2_qsys_0_ociram_default_contents.hex,HEX,,covid_nios2_qsys_0,false
covid/simulation/submodules/covid_nios2_qsys_0_ociram_default_contents.mif,MIF,,covid_nios2_qsys_0,false
covid/simulation/submodules/covid_nios2_qsys_0_oci_test_bench.vhd,VHDL,,covid_nios2_qsys_0,false
covid/simulation/submodules/covid_nios2_qsys_0_rf_ram_a.dat,DAT,,covid_nios2_qsys_0,false
covid/simulation/submodules/covid_nios2_qsys_0_rf_ram_a.hex,HEX,,covid_nios2_qsys_0,false
covid/simulation/submodules/covid_nios2_qsys_0_rf_ram_a.mif,MIF,,covid_nios2_qsys_0,false
covid/simulation/submodules/covid_nios2_qsys_0_rf_ram_b.dat,DAT,,covid_nios2_qsys_0,false
covid/simulation/submodules/covid_nios2_qsys_0_rf_ram_b.hex,HEX,,covid_nios2_qsys_0,false
covid/simulation/submodules/covid_nios2_qsys_0_rf_ram_b.mif,MIF,,covid_nios2_qsys_0,false
covid/simulation/submodules/covid_nios2_qsys_0_test_bench.vhd,VHDL,,covid_nios2_qsys_0,false
covid/simulation/submodules/covid_onchip_memory2_0.hex,HEX,,covid_onchip_memory2_0,false
covid/simulation/submodules/covid_onchip_memory2_0.vhd,VHDL,,covid_onchip_memory2_0,false
covid/simulation/submodules/covid_jtag_uart_0.vhd,VHDL,,covid_jtag_uart_0,false
covid/simulation/submodules/covid_pio_0.vhd,VHDL,,covid_pio_0,false
covid/simulation/submodules/covid_pio_1.vhd,VHDL,,covid_pio_1,false
covid/simulation/submodules/covid_lcd_16207_0.vhd,VHDL,,covid_lcd_16207_0,false
covid/simulation/submodules/covid_pio_2.vhd,VHDL,,covid_pio_2,false
covid/simulation/submodules/mentor/altera_merlin_master_translator.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_master_translator,false
covid/simulation/submodules/aldec/altera_merlin_master_translator.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_master_translator,false
covid/simulation/submodules/mentor/altera_merlin_slave_translator.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_slave_translator,false
covid/simulation/submodules/aldec/altera_merlin_slave_translator.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_slave_translator,false
covid/simulation/submodules/mentor/altera_merlin_master_agent.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_master_agent,false
covid/simulation/submodules/aldec/altera_merlin_master_agent.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_master_agent,false
covid/simulation/submodules/mentor/altera_merlin_slave_agent.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_slave_agent,false
covid/simulation/submodules/mentor/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_slave_agent,false
covid/simulation/submodules/aldec/altera_merlin_slave_agent.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_slave_agent,false
covid/simulation/submodules/aldec/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_slave_agent,false
covid/simulation/submodules/covid_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vho,VHDL,,covid_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo,false
covid/simulation/submodules/covid_addr_router.vho,VHDL,,covid_addr_router,false
covid/simulation/submodules/covid_addr_router_001.vho,VHDL,,covid_addr_router_001,false
covid/simulation/submodules/covid_id_router.vho,VHDL,,covid_id_router,false
covid/simulation/submodules/covid_id_router_002.vho,VHDL,,covid_id_router_002,false
covid/simulation/submodules/mentor/altera_reset_controller.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_reset_controller,false
covid/simulation/submodules/mentor/altera_reset_synchronizer.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_reset_controller,false
covid/simulation/submodules/aldec/altera_reset_controller.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_reset_controller,false
covid/simulation/submodules/aldec/altera_reset_synchronizer.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_reset_controller,false
covid/simulation/submodules/covid_cmd_xbar_demux.vho,VHDL,,covid_cmd_xbar_demux,false
covid/simulation/submodules/covid_cmd_xbar_demux_001.vho,VHDL,,covid_cmd_xbar_demux_001,false
covid/simulation/submodules/covid_cmd_xbar_mux.vho,VHDL,,covid_cmd_xbar_mux,false
covid/simulation/submodules/covid_rsp_xbar_demux_002.vho,VHDL,,covid_rsp_xbar_demux_002,false
covid/simulation/submodules/covid_rsp_xbar_mux.vho,VHDL,,covid_rsp_xbar_mux,false
covid/simulation/submodules/covid_rsp_xbar_mux_001.vho,VHDL,,covid_rsp_xbar_mux_001,false
covid/simulation/submodules/covid_irq_mapper.vho,VHDL,,covid_irq_mapper,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
covid.nios2_qsys_0,covid_nios2_qsys_0
covid.onchip_memory2_0,covid_onchip_memory2_0
covid.jtag_uart_0,covid_jtag_uart_0
covid.pio_0,covid_pio_0
covid.pio_1,covid_pio_1
covid.lcd_16207_0,covid_lcd_16207_0
covid.pio_2,covid_pio_2
covid.nios2_qsys_0_instruction_master_translator,altera_merlin_master_translator
covid.nios2_qsys_0_data_master_translator,altera_merlin_master_translator
covid.nios2_qsys_0_instruction_master_translator,altera_merlin_master_translator
covid.nios2_qsys_0_data_master_translator,altera_merlin_master_translator
covid.nios2_qsys_0_jtag_debug_module_translator,altera_merlin_slave_translator
covid.onchip_memory2_0_s1_translator,altera_merlin_slave_translator
covid.jtag_uart_0_avalon_jtag_slave_translator,altera_merlin_slave_translator
covid.pio_0_s1_translator,altera_merlin_slave_translator
covid.pio_1_s1_translator,altera_merlin_slave_translator
covid.lcd_16207_0_control_slave_translator,altera_merlin_slave_translator
covid.pio_2_s1_translator,altera_merlin_slave_translator
covid.nios2_qsys_0_jtag_debug_module_translator,altera_merlin_slave_translator
covid.onchip_memory2_0_s1_translator,altera_merlin_slave_translator
covid.jtag_uart_0_avalon_jtag_slave_translator,altera_merlin_slave_translator
covid.pio_0_s1_translator,altera_merlin_slave_translator
covid.lcd_16207_0_control_slave_translator,altera_merlin_slave_translator
covid.pio_2_s1_translator,altera_merlin_slave_translator
covid.nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
covid.nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
covid.nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
covid.onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
covid.jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
covid.pio_0_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
covid.pio_1_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
covid.lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
covid.pio_2_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
covid.nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo,covid_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
covid.onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,covid_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
covid.jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,covid_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
covid.pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,covid_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
covid.pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,covid_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
covid.lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,covid_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
covid.pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,covid_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
covid.addr_router,covid_addr_router
covid.addr_router_001,covid_addr_router_001
covid.id_router,covid_id_router
covid.id_router_001,covid_id_router
covid.id_router_002,covid_id_router_002
covid.id_router_003,covid_id_router_002
covid.id_router_004,covid_id_router_002
covid.id_router_005,covid_id_router_002
covid.id_router_006,covid_id_router_002
covid.rst_controller,altera_reset_controller
covid.cmd_xbar_demux,covid_cmd_xbar_demux
covid.rsp_xbar_demux,covid_cmd_xbar_demux
covid.rsp_xbar_demux_001,covid_cmd_xbar_demux
covid.cmd_xbar_demux_001,covid_cmd_xbar_demux_001
covid.cmd_xbar_mux,covid_cmd_xbar_mux
covid.cmd_xbar_mux_001,covid_cmd_xbar_mux
covid.rsp_xbar_demux_002,covid_rsp_xbar_demux_002
covid.rsp_xbar_demux_003,covid_rsp_xbar_demux_002
covid.rsp_xbar_demux_004,covid_rsp_xbar_demux_002
covid.rsp_xbar_demux_005,covid_rsp_xbar_demux_002
covid.rsp_xbar_demux_006,covid_rsp_xbar_demux_002
covid.rsp_xbar_mux,covid_rsp_xbar_mux
covid.rsp_xbar_mux_001,covid_rsp_xbar_mux_001
covid.irq_mapper,covid_irq_mapper
