// Seed: 381207040
module module_0 (
    input tri id_0,
    output tri id_1,
    output wire id_2,
    input tri0 id_3,
    output tri1 id_4,
    output tri1 id_5,
    input uwire id_6,
    output wand id_7,
    input supply1 id_8,
    input supply0 id_9,
    input tri id_10,
    output wor id_11,
    input tri0 id_12,
    input uwire id_13,
    input wand id_14,
    output wand id_15,
    input uwire id_16,
    input wire id_17,
    output wor id_18,
    input supply1 id_19,
    input wire id_20,
    input wand id_21,
    input tri0 id_22,
    output tri0 id_23,
    input tri id_24,
    input supply1 id_25,
    input supply1 id_26,
    input tri0 id_27
    , id_30,
    input wand id_28
);
endmodule
module module_1 #(
    parameter id_0 = 32'd5
) (
    input  tri1  _id_0,
    output uwire id_1,
    input  uwire id_2,
    output wand  id_3
);
  real id_5;
  ;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_1,
      id_2,
      id_3,
      id_1,
      id_2,
      id_1,
      id_2,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_3,
      id_2,
      id_2,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
  wire [1 'b0 : id_0] id_6;
  id_7 :
  assert property (@(posedge 1) id_0)
  else;
endmodule
