// Seed: 3904186692
timeunit 1ps / 1ps;
module module_0 (
    inout id_0,
    input logic id_1,
    output reg id_2,
    output id_3
);
  always @(posedge 1'b0) id_3 = id_0;
  always #1 id_2 <= #1 id_0;
  logic id_4 = id_4;
  logic id_5;
endmodule
