m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/18.1
vclkDivider
Z0 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z1 !s110 1586585324
!i10b 1
!s100 1]a:H0Q1<SEolEQFE>HYQ1
I>Q4m2:6MT>;fP9FR:g2=k1
Z2 VDg1SIo80bB@j0V0VzS_@n1
!s105 clkDivider_sv_unit
S1
Z3 dC:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/clocks/clkDivider
w1586585319
8C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/clocks/clkDivider/clkDivider.sv
FC:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/clocks/clkDivider/clkDivider.sv
L0 1
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1586585324.000000
!s107 C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/clocks/clkDivider/clkDivider.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/clocks/clkDivider/clkDivider.sv|
!i113 1
Z6 o-work work -sv
Z7 tCvgOpt 0
nclk@divider
vclkDivider_tb
R0
R1
!i10b 1
!s100 39[QWCO5[hcbbmgI<oDe;3
IWkhCJ3Gi:VTZ:^ojV@Q]i0
R2
!s105 clkDivider_tb_sv_unit
S1
R3
w1586585315
8C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/clocks/clkDivider/clkDivider_tb.sv
FC:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/clocks/clkDivider/clkDivider_tb.sv
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/clocks/clkDivider/clkDivider_tb.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/clocks/clkDivider/clkDivider_tb.sv|
!i113 1
R6
R7
nclk@divider_tb
