empirical features evaluation instruction processor set architectures evaluation methods paper empirical presents instruction features processors set terms evaluated time features isps isp feature saved analysis program methods based traces concept life register executions questions troduced answer simultaneously registers sufficient time overhead registers number reduced registers discusses paper lives problem instructions existing non detecting desirable discussed problems experimental briefly results analyzing presented obtained 41 10 system dec running programs isp behavior instruction computer architecture program code op register structures utilization sets utilization register simultaneous execution instruction tracing lives time 