// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module top_PE_wrapper_2_5_x1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        fifo_A_PE_2_5_x143_dout,
        fifo_A_PE_2_5_x143_empty_n,
        fifo_A_PE_2_5_x143_read,
        fifo_A_PE_2_6_x144_din,
        fifo_A_PE_2_6_x144_full_n,
        fifo_A_PE_2_6_x144_write,
        fifo_B_PE_2_5_x1139_dout,
        fifo_B_PE_2_5_x1139_empty_n,
        fifo_B_PE_2_5_x1139_read,
        fifo_B_PE_3_5_x1140_din,
        fifo_B_PE_3_5_x1140_full_n,
        fifo_B_PE_3_5_x1140_write,
        fifo_C_drain_PE_2_5_x1206_din,
        fifo_C_drain_PE_2_5_x1206_full_n,
        fifo_C_drain_PE_2_5_x1206_write
);

parameter    ap_ST_fsm_state1 = 31'd1;
parameter    ap_ST_fsm_state2 = 31'd2;
parameter    ap_ST_fsm_state3 = 31'd4;
parameter    ap_ST_fsm_state4 = 31'd8;
parameter    ap_ST_fsm_state5 = 31'd16;
parameter    ap_ST_fsm_state6 = 31'd32;
parameter    ap_ST_fsm_state7 = 31'd64;
parameter    ap_ST_fsm_state8 = 31'd128;
parameter    ap_ST_fsm_state9 = 31'd256;
parameter    ap_ST_fsm_state10 = 31'd512;
parameter    ap_ST_fsm_state11 = 31'd1024;
parameter    ap_ST_fsm_state12 = 31'd2048;
parameter    ap_ST_fsm_state13 = 31'd4096;
parameter    ap_ST_fsm_state14 = 31'd8192;
parameter    ap_ST_fsm_state15 = 31'd16384;
parameter    ap_ST_fsm_state16 = 31'd32768;
parameter    ap_ST_fsm_state17 = 31'd65536;
parameter    ap_ST_fsm_state18 = 31'd131072;
parameter    ap_ST_fsm_state19 = 31'd262144;
parameter    ap_ST_fsm_state20 = 31'd524288;
parameter    ap_ST_fsm_state21 = 31'd1048576;
parameter    ap_ST_fsm_state22 = 31'd2097152;
parameter    ap_ST_fsm_state23 = 31'd4194304;
parameter    ap_ST_fsm_state24 = 31'd8388608;
parameter    ap_ST_fsm_state25 = 31'd16777216;
parameter    ap_ST_fsm_state26 = 31'd33554432;
parameter    ap_ST_fsm_state27 = 31'd67108864;
parameter    ap_ST_fsm_state28 = 31'd134217728;
parameter    ap_ST_fsm_state29 = 31'd268435456;
parameter    ap_ST_fsm_state30 = 31'd536870912;
parameter    ap_ST_fsm_state31 = 31'd1073741824;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [511:0] fifo_A_PE_2_5_x143_dout;
input   fifo_A_PE_2_5_x143_empty_n;
output   fifo_A_PE_2_5_x143_read;
output  [511:0] fifo_A_PE_2_6_x144_din;
input   fifo_A_PE_2_6_x144_full_n;
output   fifo_A_PE_2_6_x144_write;
input  [511:0] fifo_B_PE_2_5_x1139_dout;
input   fifo_B_PE_2_5_x1139_empty_n;
output   fifo_B_PE_2_5_x1139_read;
output  [511:0] fifo_B_PE_3_5_x1140_din;
input   fifo_B_PE_3_5_x1140_full_n;
output   fifo_B_PE_3_5_x1140_write;
output  [15:0] fifo_C_drain_PE_2_5_x1206_din;
input   fifo_C_drain_PE_2_5_x1206_full_n;
output   fifo_C_drain_PE_2_5_x1206_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg fifo_A_PE_2_5_x143_read;
reg fifo_A_PE_2_6_x144_write;
reg fifo_B_PE_2_5_x1139_read;
reg fifo_B_PE_3_5_x1140_write;
reg fifo_C_drain_PE_2_5_x1206_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [30:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    fifo_A_PE_2_5_x143_blk_n;
wire    ap_CS_fsm_state6;
wire   [0:0] icmp_ln890_424_fu_985_p2;
reg    fifo_A_PE_2_6_x144_blk_n;
wire    ap_CS_fsm_state31;
reg    fifo_B_PE_2_5_x1139_blk_n;
wire    ap_CS_fsm_state7;
wire   [0:0] icmp_ln878_fu_1002_p2;
reg    fifo_B_PE_3_5_x1140_blk_n;
reg    fifo_C_drain_PE_2_5_x1206_blk_n;
wire    ap_CS_fsm_state11;
wire   [0:0] icmp_ln890_425_fu_1075_p2;
reg   [0:0] cmp_i_i_reg_1517;
wire  signed [15:0] local_A_0_q0;
reg  signed [15:0] reg_883;
wire    ap_CS_fsm_state12;
wire   [15:0] local_A_0_q1;
wire    ap_CS_fsm_state16;
wire  signed [15:0] local_B_0_q0;
reg  signed [15:0] reg_888;
wire   [15:0] local_B_0_q1;
wire   [4:0] add_ln691_fu_893_p2;
reg   [4:0] add_ln691_reg_1489;
wire    ap_CS_fsm_state2;
wire   [4:0] add_ln691_589_fu_905_p2;
reg   [4:0] add_ln691_589_reg_1497;
wire    ap_CS_fsm_state3;
wire   [5:0] add_ln691_590_fu_917_p2;
reg   [5:0] add_ln691_590_reg_1505;
wire    ap_CS_fsm_state4;
wire   [0:0] cmp_i_i1359_fu_929_p2;
reg   [0:0] cmp_i_i1359_reg_1513;
wire   [0:0] icmp_ln890_422_fu_923_p2;
wire   [0:0] cmp_i_i_fu_935_p2;
wire   [3:0] add_ln691_591_fu_941_p2;
reg   [3:0] add_ln691_591_reg_1521;
wire    ap_CS_fsm_state5;
wire   [5:0] zext_ln890_fu_947_p1;
reg   [5:0] zext_ln890_reg_1526;
wire   [3:0] add_ln691_595_fu_957_p2;
reg   [3:0] add_ln691_595_reg_1534;
reg    ap_block_state6;
reg   [5:0] local_C_addr_reg_1539;
wire   [5:0] add_ln691_592_fu_991_p2;
reg    ap_block_state7;
wire   [511:0] zext_ln1497_fu_1023_p1;
wire   [5:0] add_ln691_593_fu_1027_p2;
wire    ap_CS_fsm_state8;
wire   [511:0] zext_ln1497_85_fu_1059_p1;
wire   [0:0] icmp_ln878_85_fu_1038_p2;
wire   [15:0] local_C_q0;
wire    ap_CS_fsm_state10;
wire   [5:0] add_ln691_594_fu_1063_p2;
reg   [5:0] add_ln691_594_reg_1588;
reg    ap_predicate_op208_write_state11;
reg    ap_block_state11;
wire  signed [15:0] grp_fu_1161_p3;
wire    ap_CS_fsm_state15;
reg   [15:0] v2_V_10254_reg_1611;
reg   [15:0] v2_V_10285_reg_1616;
reg   [15:0] v2_V_10253_reg_1621;
wire    ap_CS_fsm_state17;
reg   [15:0] v2_V_10252_reg_1626;
reg   [15:0] v2_V_10284_reg_1631;
reg   [15:0] v2_V_10283_reg_1636;
reg   [15:0] v2_V_10251_reg_1641;
wire    ap_CS_fsm_state18;
reg   [15:0] v2_V_10250_reg_1646;
reg   [15:0] v2_V_10282_reg_1651;
reg   [15:0] v2_V_10281_reg_1656;
reg   [15:0] v2_V_10249_reg_1661;
wire    ap_CS_fsm_state19;
reg   [15:0] v2_V_10248_reg_1666;
reg   [15:0] v2_V_10280_reg_1671;
reg   [15:0] v2_V_10279_reg_1676;
reg   [15:0] v2_V_10247_reg_1681;
wire    ap_CS_fsm_state20;
reg   [15:0] v2_V_10246_reg_1686;
reg   [15:0] v2_V_10278_reg_1691;
reg   [15:0] v2_V_10277_reg_1696;
reg   [15:0] v2_V_10245_reg_1701;
wire    ap_CS_fsm_state21;
reg   [15:0] v2_V_10244_reg_1706;
reg   [15:0] v2_V_10276_reg_1711;
reg   [15:0] v2_V_10275_reg_1716;
reg   [15:0] v2_V_10243_reg_1721;
wire    ap_CS_fsm_state22;
reg   [15:0] v2_V_10242_reg_1726;
reg   [15:0] v2_V_10274_reg_1731;
reg   [15:0] v2_V_10273_reg_1736;
reg   [15:0] v2_V_10241_reg_1741;
wire    ap_CS_fsm_state23;
reg   [15:0] v2_V_10240_reg_1746;
reg   [15:0] v2_V_10272_reg_1751;
reg   [15:0] v2_V_10271_reg_1756;
reg   [15:0] v2_V_10239_reg_1761;
wire    ap_CS_fsm_state24;
reg   [15:0] v2_V_10238_reg_1766;
reg   [15:0] v2_V_10270_reg_1771;
reg   [15:0] v2_V_10269_reg_1776;
reg   [15:0] v2_V_10237_reg_1781;
wire    ap_CS_fsm_state25;
reg   [15:0] v2_V_10236_reg_1786;
reg   [15:0] v2_V_10268_reg_1791;
reg   [15:0] v2_V_10267_reg_1796;
reg   [15:0] v2_V_10235_reg_1801;
wire    ap_CS_fsm_state26;
reg   [15:0] v2_V_10234_reg_1806;
reg   [15:0] v2_V_10266_reg_1811;
reg   [15:0] v2_V_10265_reg_1816;
reg   [15:0] v2_V_10233_reg_1821;
wire    ap_CS_fsm_state27;
reg   [15:0] v2_V_10232_reg_1826;
reg   [15:0] v2_V_10264_reg_1831;
reg   [15:0] v2_V_10263_reg_1836;
reg   [15:0] v2_V_10231_reg_1841;
wire    ap_CS_fsm_state28;
reg   [15:0] v2_V_10230_reg_1846;
reg   [15:0] v2_V_10262_reg_1851;
reg   [15:0] v2_V_10261_reg_1856;
reg   [15:0] v2_V_10229_reg_1861;
wire    ap_CS_fsm_state29;
reg   [15:0] v2_V_10228_reg_1866;
reg   [15:0] v2_V_10260_reg_1871;
reg   [15:0] v2_V_10259_reg_1876;
reg   [15:0] v2_V_10227_reg_1881;
wire    ap_CS_fsm_state30;
reg   [15:0] v2_V_10226_reg_1886;
reg   [15:0] v2_V_10258_reg_1891;
reg   [15:0] v2_V_10257_reg_1896;
reg   [4:0] local_A_0_address0;
reg    local_A_0_ce0;
reg    local_A_0_we0;
wire   [15:0] local_A_0_d0;
reg   [4:0] local_A_0_address1;
reg    local_A_0_ce1;
reg   [4:0] local_B_0_address0;
reg    local_B_0_ce0;
reg    local_B_0_we0;
wire   [15:0] local_B_0_d0;
reg   [4:0] local_B_0_address1;
reg    local_B_0_ce1;
reg    local_C_ce0;
reg    local_C_we0;
reg   [15:0] local_C_d0;
reg   [4:0] c0_V_reg_765;
reg    ap_block_state1;
wire   [0:0] icmp_ln890_421_fu_911_p2;
reg   [4:0] c1_V_reg_776;
wire   [0:0] icmp_ln890_fu_899_p2;
reg   [5:0] c2_V_reg_787;
wire   [0:0] icmp_ln890_423_fu_951_p2;
reg   [3:0] c6_V_reg_798;
reg   [3:0] c7_V_reg_809;
reg    ap_block_state31;
reg   [5:0] n_V_reg_820;
reg   [511:0] p_Val2_s_reg_831;
reg   [5:0] n_V_85_reg_840;
reg   [511:0] p_Val2_85_reg_851;
reg   [5:0] c8_V_reg_860;
reg   [15:0] empty_3771_reg_871;
wire   [63:0] p_cast_fu_980_p1;
wire   [63:0] zext_ln878_fu_997_p1;
wire   [63:0] zext_ln878_85_fu_1033_p1;
wire   [63:0] zext_ln890_85_fu_1069_p1;
wire    ap_CS_fsm_state9;
wire   [2:0] empty_fu_963_p1;
wire   [5:0] tmp_185_cast_fu_967_p3;
wire   [5:0] empty_3770_fu_975_p2;
wire   [495:0] r_fu_1013_p4;
wire   [495:0] r_85_fu_1049_p4;
wire   [15:0] p_Result_s_fu_1081_p1;
wire   [15:0] p_Result_85_fu_1121_p1;
wire    ap_CS_fsm_state14;
reg   [30:0] ap_NS_fsm;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 31'd1;
end

top_PE_wrapper_0_0_x0_local_A_0 #(
    .DataWidth( 16 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
local_A_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(local_A_0_address0),
    .ce0(local_A_0_ce0),
    .we0(local_A_0_we0),
    .d0(local_A_0_d0),
    .q0(local_A_0_q0),
    .address1(local_A_0_address1),
    .ce1(local_A_0_ce1),
    .q1(local_A_0_q1)
);

top_PE_wrapper_0_0_x0_local_A_0 #(
    .DataWidth( 16 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
local_B_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(local_B_0_address0),
    .ce0(local_B_0_ce0),
    .we0(local_B_0_we0),
    .d0(local_B_0_d0),
    .q0(local_B_0_q0),
    .address1(local_B_0_address1),
    .ce1(local_B_0_ce1),
    .q1(local_B_0_q1)
);

top_PE_wrapper_0_0_x0_local_C #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
local_C_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(local_C_addr_reg_1539),
    .ce0(local_C_ce0),
    .we0(local_C_we0),
    .d0(local_C_d0),
    .q0(local_C_q0)
);

top_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U1186(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(local_B_0_q0),
    .din1(local_A_0_q0),
    .din2(empty_3771_reg_871),
    .ce(1'b1),
    .dout(grp_fu_1161_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln890_fu_899_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_421_fu_911_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        c0_V_reg_765 <= add_ln691_reg_1489;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        c0_V_reg_765 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_422_fu_923_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        c1_V_reg_776 <= add_ln691_589_reg_1497;
    end else if (((icmp_ln890_fu_899_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        c1_V_reg_776 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_423_fu_951_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        c2_V_reg_787 <= add_ln691_590_reg_1505;
    end else if (((icmp_ln890_421_fu_911_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        c2_V_reg_787 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln890_424_fu_985_p2 == 1'd0) & (fifo_A_PE_2_5_x143_empty_n == 1'b0)) & (icmp_ln890_424_fu_985_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        c6_V_reg_798 <= add_ln691_591_reg_1521;
    end else if (((icmp_ln890_422_fu_923_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        c6_V_reg_798 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_3_5_x1140_full_n == 1'b0) | (fifo_A_PE_2_6_x144_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state31))) begin
        c7_V_reg_809 <= add_ln691_595_reg_1534;
    end else if (((icmp_ln890_423_fu_951_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        c7_V_reg_809 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        c8_V_reg_860 <= 6'd0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        c8_V_reg_860 <= add_ln691_594_reg_1588;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        empty_3771_reg_871 <= local_C_q0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        empty_3771_reg_871 <= grp_fu_1161_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln878_fu_1002_p2 == 1'd1) & (fifo_B_PE_2_5_x1139_empty_n == 1'b0)) & (icmp_ln878_fu_1002_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        n_V_85_reg_840 <= 6'd0;
    end else if (((icmp_ln878_85_fu_1038_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        n_V_85_reg_840 <= add_ln691_593_fu_1027_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln890_424_fu_985_p2 == 1'd0) & (fifo_A_PE_2_5_x143_empty_n == 1'b0)) & (icmp_ln890_424_fu_985_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        n_V_reg_820 <= 6'd0;
    end else if ((~((icmp_ln878_fu_1002_p2 == 1'd1) & (fifo_B_PE_2_5_x1139_empty_n == 1'b0)) & (icmp_ln878_fu_1002_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        n_V_reg_820 <= add_ln691_592_fu_991_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln878_fu_1002_p2 == 1'd1) & (fifo_B_PE_2_5_x1139_empty_n == 1'b0)) & (icmp_ln878_fu_1002_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        p_Val2_85_reg_851 <= fifo_B_PE_2_5_x1139_dout;
    end else if (((icmp_ln878_85_fu_1038_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        p_Val2_85_reg_851 <= zext_ln1497_85_fu_1059_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln890_424_fu_985_p2 == 1'd0) & (fifo_A_PE_2_5_x143_empty_n == 1'b0)) & (icmp_ln890_424_fu_985_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        p_Val2_s_reg_831 <= fifo_A_PE_2_5_x143_dout;
    end else if ((~((icmp_ln878_fu_1002_p2 == 1'd1) & (fifo_B_PE_2_5_x1139_empty_n == 1'b0)) & (icmp_ln878_fu_1002_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        p_Val2_s_reg_831 <= zext_ln1497_fu_1023_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        reg_883 <= local_A_0_q1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        reg_883 <= local_A_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        reg_888 <= local_B_0_q1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        reg_888 <= local_B_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        add_ln691_589_reg_1497 <= add_ln691_589_fu_905_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        add_ln691_590_reg_1505 <= add_ln691_590_fu_917_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        add_ln691_591_reg_1521 <= add_ln691_591_fu_941_p2;
        zext_ln890_reg_1526[3 : 0] <= zext_ln890_fu_947_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_C_drain_PE_2_5_x1206_full_n == 1'b0) & (ap_predicate_op208_write_state11 == 1'b1)) & (1'b1 == ap_CS_fsm_state11))) begin
        add_ln691_594_reg_1588 <= add_ln691_594_fu_1063_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln890_424_fu_985_p2 == 1'd0) & (fifo_A_PE_2_5_x143_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6))) begin
        add_ln691_595_reg_1534 <= add_ln691_595_fu_957_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln691_reg_1489 <= add_ln691_fu_893_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_422_fu_923_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        cmp_i_i1359_reg_1513 <= cmp_i_i1359_fu_929_p2;
        cmp_i_i_reg_1517 <= cmp_i_i_fu_935_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        local_C_addr_reg_1539 <= p_cast_fu_980_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        v2_V_10226_reg_1886 <= local_B_0_q1;
        v2_V_10227_reg_1881 <= local_B_0_q0;
        v2_V_10257_reg_1896 <= local_A_0_q1;
        v2_V_10258_reg_1891 <= local_A_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        v2_V_10228_reg_1866 <= local_B_0_q1;
        v2_V_10229_reg_1861 <= local_B_0_q0;
        v2_V_10259_reg_1876 <= local_A_0_q1;
        v2_V_10260_reg_1871 <= local_A_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        v2_V_10230_reg_1846 <= local_B_0_q1;
        v2_V_10231_reg_1841 <= local_B_0_q0;
        v2_V_10261_reg_1856 <= local_A_0_q1;
        v2_V_10262_reg_1851 <= local_A_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        v2_V_10232_reg_1826 <= local_B_0_q1;
        v2_V_10233_reg_1821 <= local_B_0_q0;
        v2_V_10263_reg_1836 <= local_A_0_q1;
        v2_V_10264_reg_1831 <= local_A_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        v2_V_10234_reg_1806 <= local_B_0_q1;
        v2_V_10235_reg_1801 <= local_B_0_q0;
        v2_V_10265_reg_1816 <= local_A_0_q1;
        v2_V_10266_reg_1811 <= local_A_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        v2_V_10236_reg_1786 <= local_B_0_q1;
        v2_V_10237_reg_1781 <= local_B_0_q0;
        v2_V_10267_reg_1796 <= local_A_0_q1;
        v2_V_10268_reg_1791 <= local_A_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        v2_V_10238_reg_1766 <= local_B_0_q1;
        v2_V_10239_reg_1761 <= local_B_0_q0;
        v2_V_10269_reg_1776 <= local_A_0_q1;
        v2_V_10270_reg_1771 <= local_A_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        v2_V_10240_reg_1746 <= local_B_0_q1;
        v2_V_10241_reg_1741 <= local_B_0_q0;
        v2_V_10271_reg_1756 <= local_A_0_q1;
        v2_V_10272_reg_1751 <= local_A_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        v2_V_10242_reg_1726 <= local_B_0_q1;
        v2_V_10243_reg_1721 <= local_B_0_q0;
        v2_V_10273_reg_1736 <= local_A_0_q1;
        v2_V_10274_reg_1731 <= local_A_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        v2_V_10244_reg_1706 <= local_B_0_q1;
        v2_V_10245_reg_1701 <= local_B_0_q0;
        v2_V_10275_reg_1716 <= local_A_0_q1;
        v2_V_10276_reg_1711 <= local_A_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        v2_V_10246_reg_1686 <= local_B_0_q1;
        v2_V_10247_reg_1681 <= local_B_0_q0;
        v2_V_10277_reg_1696 <= local_A_0_q1;
        v2_V_10278_reg_1691 <= local_A_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        v2_V_10248_reg_1666 <= local_B_0_q1;
        v2_V_10249_reg_1661 <= local_B_0_q0;
        v2_V_10279_reg_1676 <= local_A_0_q1;
        v2_V_10280_reg_1671 <= local_A_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        v2_V_10250_reg_1646 <= local_B_0_q1;
        v2_V_10251_reg_1641 <= local_B_0_q0;
        v2_V_10281_reg_1656 <= local_A_0_q1;
        v2_V_10282_reg_1651 <= local_A_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        v2_V_10252_reg_1626 <= local_B_0_q1;
        v2_V_10253_reg_1621 <= local_B_0_q0;
        v2_V_10283_reg_1636 <= local_A_0_q1;
        v2_V_10284_reg_1631 <= local_A_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        v2_V_10254_reg_1611 <= local_B_0_q0;
        v2_V_10285_reg_1616 <= local_A_0_q0;
    end
end

always @ (*) begin
    if (((icmp_ln890_fu_899_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln890_fu_899_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln890_424_fu_985_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        fifo_A_PE_2_5_x143_blk_n = fifo_A_PE_2_5_x143_empty_n;
    end else begin
        fifo_A_PE_2_5_x143_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((icmp_ln890_424_fu_985_p2 == 1'd0) & (fifo_A_PE_2_5_x143_empty_n == 1'b0)) & (icmp_ln890_424_fu_985_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        fifo_A_PE_2_5_x143_read = 1'b1;
    end else begin
        fifo_A_PE_2_5_x143_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        fifo_A_PE_2_6_x144_blk_n = fifo_A_PE_2_6_x144_full_n;
    end else begin
        fifo_A_PE_2_6_x144_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((fifo_B_PE_3_5_x1140_full_n == 1'b0) | (fifo_A_PE_2_6_x144_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state31))) begin
        fifo_A_PE_2_6_x144_write = 1'b1;
    end else begin
        fifo_A_PE_2_6_x144_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln878_fu_1002_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        fifo_B_PE_2_5_x1139_blk_n = fifo_B_PE_2_5_x1139_empty_n;
    end else begin
        fifo_B_PE_2_5_x1139_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((icmp_ln878_fu_1002_p2 == 1'd1) & (fifo_B_PE_2_5_x1139_empty_n == 1'b0)) & (icmp_ln878_fu_1002_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        fifo_B_PE_2_5_x1139_read = 1'b1;
    end else begin
        fifo_B_PE_2_5_x1139_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        fifo_B_PE_3_5_x1140_blk_n = fifo_B_PE_3_5_x1140_full_n;
    end else begin
        fifo_B_PE_3_5_x1140_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((fifo_B_PE_3_5_x1140_full_n == 1'b0) | (fifo_A_PE_2_6_x144_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state31))) begin
        fifo_B_PE_3_5_x1140_write = 1'b1;
    end else begin
        fifo_B_PE_3_5_x1140_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) & (cmp_i_i_reg_1517 == 1'd1) & (icmp_ln890_425_fu_1075_p2 == 1'd1))) begin
        fifo_C_drain_PE_2_5_x1206_blk_n = fifo_C_drain_PE_2_5_x1206_full_n;
    end else begin
        fifo_C_drain_PE_2_5_x1206_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((fifo_C_drain_PE_2_5_x1206_full_n == 1'b0) & (ap_predicate_op208_write_state11 == 1'b1)) & (ap_predicate_op208_write_state11 == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
        fifo_C_drain_PE_2_5_x1206_write = 1'b1;
    end else begin
        fifo_C_drain_PE_2_5_x1206_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        local_A_0_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        local_A_0_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        local_A_0_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        local_A_0_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        local_A_0_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        local_A_0_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        local_A_0_address0 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        local_A_0_address0 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        local_A_0_address0 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        local_A_0_address0 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        local_A_0_address0 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        local_A_0_address0 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        local_A_0_address0 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        local_A_0_address0 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        local_A_0_address0 = 64'd29;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln890_425_fu_1075_p2 == 1'd1))) begin
        local_A_0_address0 = 64'd30;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln890_425_fu_1075_p2 == 1'd0))) begin
        local_A_0_address0 = zext_ln890_85_fu_1069_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        local_A_0_address0 = zext_ln878_fu_997_p1;
    end else begin
        local_A_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        local_A_0_address1 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        local_A_0_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        local_A_0_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        local_A_0_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        local_A_0_address1 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        local_A_0_address1 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        local_A_0_address1 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        local_A_0_address1 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        local_A_0_address1 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        local_A_0_address1 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        local_A_0_address1 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        local_A_0_address1 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        local_A_0_address1 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        local_A_0_address1 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        local_A_0_address1 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        local_A_0_address1 = 64'd31;
    end else begin
        local_A_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (~((fifo_C_drain_PE_2_5_x1206_full_n == 1'b0) & (ap_predicate_op208_write_state11 == 1'b1)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln890_425_fu_1075_p2 == 1'd0)) | (~((fifo_C_drain_PE_2_5_x1206_full_n == 1'b0) & (ap_predicate_op208_write_state11 == 1'b1)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln890_425_fu_1075_p2 == 1'd1)) | (~((icmp_ln878_fu_1002_p2 == 1'd1) & (fifo_B_PE_2_5_x1139_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)))) begin
        local_A_0_ce0 = 1'b1;
    end else begin
        local_A_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (~((fifo_C_drain_PE_2_5_x1206_full_n == 1'b0) & (ap_predicate_op208_write_state11 == 1'b1)) & (1'b1 == ap_CS_fsm_state11)))) begin
        local_A_0_ce1 = 1'b1;
    end else begin
        local_A_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((icmp_ln878_fu_1002_p2 == 1'd1) & (fifo_B_PE_2_5_x1139_empty_n == 1'b0)) & (icmp_ln878_fu_1002_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        local_A_0_we0 = 1'b1;
    end else begin
        local_A_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        local_B_0_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        local_B_0_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        local_B_0_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        local_B_0_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        local_B_0_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        local_B_0_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        local_B_0_address0 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        local_B_0_address0 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        local_B_0_address0 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        local_B_0_address0 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        local_B_0_address0 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        local_B_0_address0 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        local_B_0_address0 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        local_B_0_address0 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        local_B_0_address0 = 64'd29;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln890_425_fu_1075_p2 == 1'd1))) begin
        local_B_0_address0 = 64'd30;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln890_425_fu_1075_p2 == 1'd0))) begin
        local_B_0_address0 = zext_ln890_85_fu_1069_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        local_B_0_address0 = zext_ln878_85_fu_1033_p1;
    end else begin
        local_B_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        local_B_0_address1 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        local_B_0_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        local_B_0_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        local_B_0_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        local_B_0_address1 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        local_B_0_address1 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        local_B_0_address1 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        local_B_0_address1 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        local_B_0_address1 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        local_B_0_address1 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        local_B_0_address1 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        local_B_0_address1 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        local_B_0_address1 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        local_B_0_address1 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        local_B_0_address1 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        local_B_0_address1 = 64'd31;
    end else begin
        local_B_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state16) | (~((fifo_C_drain_PE_2_5_x1206_full_n == 1'b0) & (ap_predicate_op208_write_state11 == 1'b1)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln890_425_fu_1075_p2 == 1'd0)) | (~((fifo_C_drain_PE_2_5_x1206_full_n == 1'b0) & (ap_predicate_op208_write_state11 == 1'b1)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln890_425_fu_1075_p2 == 1'd1)))) begin
        local_B_0_ce0 = 1'b1;
    end else begin
        local_B_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (~((fifo_C_drain_PE_2_5_x1206_full_n == 1'b0) & (ap_predicate_op208_write_state11 == 1'b1)) & (1'b1 == ap_CS_fsm_state11)))) begin
        local_B_0_ce1 = 1'b1;
    end else begin
        local_B_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln878_85_fu_1038_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        local_B_0_we0 = 1'b1;
    end else begin
        local_B_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (~((fifo_C_drain_PE_2_5_x1206_full_n == 1'b0) & (ap_predicate_op208_write_state11 == 1'b1)) & (1'b1 == ap_CS_fsm_state11)))) begin
        local_C_ce0 = 1'b1;
    end else begin
        local_C_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        local_C_d0 = empty_3771_reg_871;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        local_C_d0 = 16'd0;
    end else begin
        local_C_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln878_85_fu_1038_p2 == 1'd1) & (cmp_i_i1359_reg_1513 == 1'd1) & (1'b1 == ap_CS_fsm_state8)) | (~((fifo_C_drain_PE_2_5_x1206_full_n == 1'b0) & (ap_predicate_op208_write_state11 == 1'b1)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln890_425_fu_1075_p2 == 1'd1)))) begin
        local_C_we0 = 1'b1;
    end else begin
        local_C_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln890_fu_899_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln890_421_fu_911_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((icmp_ln890_422_fu_923_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((icmp_ln890_423_fu_951_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            if ((~((icmp_ln890_424_fu_985_p2 == 1'd0) & (fifo_A_PE_2_5_x143_empty_n == 1'b0)) & (icmp_ln890_424_fu_985_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else if ((~((icmp_ln890_424_fu_985_p2 == 1'd0) & (fifo_A_PE_2_5_x143_empty_n == 1'b0)) & (icmp_ln890_424_fu_985_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if ((~((icmp_ln878_fu_1002_p2 == 1'd1) & (fifo_B_PE_2_5_x1139_empty_n == 1'b0)) & (icmp_ln878_fu_1002_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else if ((~((icmp_ln878_fu_1002_p2 == 1'd1) & (fifo_B_PE_2_5_x1139_empty_n == 1'b0)) & (icmp_ln878_fu_1002_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((icmp_ln878_85_fu_1038_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if ((~((fifo_C_drain_PE_2_5_x1206_full_n == 1'b0) & (ap_predicate_op208_write_state11 == 1'b1)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln890_425_fu_1075_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else if ((~((fifo_C_drain_PE_2_5_x1206_full_n == 1'b0) & (ap_predicate_op208_write_state11 == 1'b1)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln890_425_fu_1075_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            if ((~((fifo_B_PE_3_5_x1140_full_n == 1'b0) | (fifo_A_PE_2_6_x144_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state31))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln691_589_fu_905_p2 = (c1_V_reg_776 + 5'd1);

assign add_ln691_590_fu_917_p2 = (c2_V_reg_787 + 6'd1);

assign add_ln691_591_fu_941_p2 = (c6_V_reg_798 + 4'd1);

assign add_ln691_592_fu_991_p2 = (n_V_reg_820 + 6'd1);

assign add_ln691_593_fu_1027_p2 = (n_V_85_reg_840 + 6'd1);

assign add_ln691_594_fu_1063_p2 = (c8_V_reg_860 + 6'd1);

assign add_ln691_595_fu_957_p2 = (c7_V_reg_809 + 4'd1);

assign add_ln691_fu_893_p2 = (c0_V_reg_765 + 5'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state11 = ((fifo_C_drain_PE_2_5_x1206_full_n == 1'b0) & (ap_predicate_op208_write_state11 == 1'b1));
end

always @ (*) begin
    ap_block_state31 = ((fifo_B_PE_3_5_x1140_full_n == 1'b0) | (fifo_A_PE_2_6_x144_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state6 = ((icmp_ln890_424_fu_985_p2 == 1'd0) & (fifo_A_PE_2_5_x143_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state7 = ((icmp_ln878_fu_1002_p2 == 1'd1) & (fifo_B_PE_2_5_x1139_empty_n == 1'b0));
end

always @ (*) begin
    ap_predicate_op208_write_state11 = ((cmp_i_i_reg_1517 == 1'd1) & (icmp_ln890_425_fu_1075_p2 == 1'd1));
end

assign cmp_i_i1359_fu_929_p2 = ((c2_V_reg_787 == 6'd0) ? 1'b1 : 1'b0);

assign cmp_i_i_fu_935_p2 = ((c2_V_reg_787 == 6'd31) ? 1'b1 : 1'b0);

assign empty_3770_fu_975_p2 = (tmp_185_cast_fu_967_p3 + zext_ln890_reg_1526);

assign empty_fu_963_p1 = c7_V_reg_809[2:0];

assign fifo_A_PE_2_6_x144_din = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{p_Result_85_fu_1121_p1}, {v2_V_10285_reg_1616}}, {v2_V_10284_reg_1631}}, {v2_V_10283_reg_1636}}, {v2_V_10282_reg_1651}}, {v2_V_10281_reg_1656}}, {v2_V_10280_reg_1671}}, {v2_V_10279_reg_1676}}, {v2_V_10278_reg_1691}}, {v2_V_10277_reg_1696}}, {v2_V_10276_reg_1711}}, {v2_V_10275_reg_1716}}, {v2_V_10274_reg_1731}}, {v2_V_10273_reg_1736}}, {v2_V_10272_reg_1751}}, {v2_V_10271_reg_1756}}, {v2_V_10270_reg_1771}}, {v2_V_10269_reg_1776}}, {v2_V_10268_reg_1791}}, {v2_V_10267_reg_1796}}, {v2_V_10266_reg_1811}}, {v2_V_10265_reg_1816}}, {v2_V_10264_reg_1831}}, {v2_V_10263_reg_1836}}, {v2_V_10262_reg_1851}}, {v2_V_10261_reg_1856}}, {v2_V_10260_reg_1871}}, {v2_V_10259_reg_1876}}, {v2_V_10258_reg_1891}}, {v2_V_10257_reg_1896}}, {local_A_0_q0}}, {local_A_0_q1}};

assign fifo_B_PE_3_5_x1140_din = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{p_Result_s_fu_1081_p1}, {v2_V_10254_reg_1611}}, {v2_V_10253_reg_1621}}, {v2_V_10252_reg_1626}}, {v2_V_10251_reg_1641}}, {v2_V_10250_reg_1646}}, {v2_V_10249_reg_1661}}, {v2_V_10248_reg_1666}}, {v2_V_10247_reg_1681}}, {v2_V_10246_reg_1686}}, {v2_V_10245_reg_1701}}, {v2_V_10244_reg_1706}}, {v2_V_10243_reg_1721}}, {v2_V_10242_reg_1726}}, {v2_V_10241_reg_1741}}, {v2_V_10240_reg_1746}}, {v2_V_10239_reg_1761}}, {v2_V_10238_reg_1766}}, {v2_V_10237_reg_1781}}, {v2_V_10236_reg_1786}}, {v2_V_10235_reg_1801}}, {v2_V_10234_reg_1806}}, {v2_V_10233_reg_1821}}, {v2_V_10232_reg_1826}}, {v2_V_10231_reg_1841}}, {v2_V_10230_reg_1846}}, {v2_V_10229_reg_1861}}, {v2_V_10228_reg_1866}}, {v2_V_10227_reg_1881}}, {v2_V_10226_reg_1886}}, {local_B_0_q0}}, {local_B_0_q1}};

assign fifo_C_drain_PE_2_5_x1206_din = empty_3771_reg_871;

assign icmp_ln878_85_fu_1038_p2 = ((n_V_85_reg_840 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln878_fu_1002_p2 = ((n_V_reg_820 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln890_421_fu_911_p2 = ((c1_V_reg_776 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_422_fu_923_p2 = ((c2_V_reg_787 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln890_423_fu_951_p2 = ((c6_V_reg_798 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_424_fu_985_p2 = ((c7_V_reg_809 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_425_fu_1075_p2 = ((c8_V_reg_860 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln890_fu_899_p2 = ((c0_V_reg_765 == 5'd16) ? 1'b1 : 1'b0);

assign local_A_0_d0 = p_Val2_s_reg_831[15:0];

assign local_B_0_d0 = p_Val2_85_reg_851[15:0];

assign p_Result_85_fu_1121_p1 = reg_883;

assign p_Result_s_fu_1081_p1 = reg_888;

assign p_cast_fu_980_p1 = empty_3770_fu_975_p2;

assign r_85_fu_1049_p4 = {{p_Val2_85_reg_851[511:16]}};

assign r_fu_1013_p4 = {{p_Val2_s_reg_831[511:16]}};

assign tmp_185_cast_fu_967_p3 = {{empty_fu_963_p1}, {3'd0}};

assign zext_ln1497_85_fu_1059_p1 = r_85_fu_1049_p4;

assign zext_ln1497_fu_1023_p1 = r_fu_1013_p4;

assign zext_ln878_85_fu_1033_p1 = n_V_85_reg_840;

assign zext_ln878_fu_997_p1 = n_V_reg_820;

assign zext_ln890_85_fu_1069_p1 = c8_V_reg_860;

assign zext_ln890_fu_947_p1 = c6_V_reg_798;

always @ (posedge ap_clk) begin
    zext_ln890_reg_1526[5:4] <= 2'b00;
end

endmodule //top_PE_wrapper_2_5_x1
