
----------------------------------- FullProof -----------------------------------

PRE	S0= [PIDReg]=pid                                            Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={24,rS,rA,UIMM}                        Premise(F2)
	S3= ICache[addr]={24,rS,rA,UIMM}                            Premise(F3)
	S4= GPRegs[rS]=a                                            Premise(F4)

IF	S5= PIDReg.Out=pid                                          PIDReg-Out(S0)
	S6= PIDReg.Out26_31=pid[26:31]                              PIDReg-Out(S0)
	S7= PIDReg.Out30_31=pid[30:31]                              PIDReg-Out(S0)
	S8= PC.Out=addr                                             PC-Out(S1)
	S9= PIDReg.Out=>IMMU.PID                                    Premise(F5)
	S10= IMMU.PID=pid                                           Path(S5,S9)
	S11= PC.Out=>IMMU.IEA                                       Premise(F6)
	S12= IMMU.IEA=addr                                          Path(S8,S11)
	S13= IMMU.Addr={pid,addr}                                   IMMU-Search(S10,S12)
	S14= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S10,S12)
	S15= IMMU.Addr=>IAddrReg.In                                 Premise(F7)
	S16= IAddrReg.In={pid,addr}                                 Path(S13,S15)
	S17= IMMU.Hit=>IMMUHitReg.In                                Premise(F8)
	S18= IMMUHitReg.In=IMMUHit(pid,addr)                        Path(S14,S17)
	S19= PC.Out=>ICache.IEA                                     Premise(F9)
	S20= ICache.IEA=addr                                        Path(S8,S19)
	S21= ICache.Hit=ICacheHit(addr)                             ICache-Search(S20)
	S22= ICache.Out={24,rS,rA,UIMM}                             ICache-Search(S20,S3)
	S23= ICache.Out=>ICacheReg.In                               Premise(F10)
	S24= ICacheReg.In={24,rS,rA,UIMM}                           Path(S22,S23)
	S25= ICache.Hit=>ICacheHitReg.In                            Premise(F11)
	S26= ICacheHitReg.In=ICacheHit(addr)                        Path(S21,S25)
	S27= IMMUHitReg.Out=>CU.IMemHit                             Premise(F12)
	S28= ICacheHitReg.Out=>CU.ICacheHit                         Premise(F13)
	S29= IAddrReg.Out=>IMem.RAddr                               Premise(F14)
	S30= IMem.Out=>IRMux.MemData                                Premise(F15)
	S31= ICacheReg.Out=>IRMux.CacheData                         Premise(F16)
	S32= IMMUHitReg.Out=>IRMux.MemSel                           Premise(F17)
	S33= ICacheHitReg.Out=>IRMux.CacheSel                       Premise(F18)
	S34= IRMux.Out=>IR.In                                       Premise(F19)
	S35= IMem.MEM8WordOut=>ICache.WData                         Premise(F20)
	S36= PC.Out=>ICache.IEA                                     Premise(F21)
	S37= IR.Out0_5=>CU.Op                                       Premise(F22)
	S38= IR.Out6_10=>GPRegs.RReg1                               Premise(F23)
	S39= IR.Out16_31=>LIMMEXT.In                                Premise(F24)
	S40= GPRegs.Rdata1=>A.In                                    Premise(F25)
	S41= LIMMEXT.Out=>B.In                                      Premise(F26)
	S42= A.Out=>ALU.A                                           Premise(F27)
	S43= B.Out=>ALU.B                                           Premise(F28)
	S44= CU.Func=>ALU.Func                                      Premise(F29)
	S45= ALU.Out=>ALUOut.In                                     Premise(F30)
	S46= ALU.CMP=>DataCmb.A                                     Premise(F31)
	S47= XER.SOOut=>DataCmb.B                                   Premise(F32)
	S48= DataCmb.Out=>DR4bit.In                                 Premise(F33)
	S49= IR.Out11_15=>GPRegs.WReg                               Premise(F34)
	S50= ALUOut.Out=>GPRegs.WData                               Premise(F35)
	S51= DR4bit.Out=>CRRegs.CR0In                               Premise(F36)
	S52= CtrlPIDReg=0                                           Premise(F37)
	S53= [PIDReg]=pid                                           PIDReg-Hold(S0,S52)
	S54= CtrlIMMU=0                                             Premise(F38)
	S55= CtrlPC=0                                               Premise(F39)
	S56= CtrlPCInc=0                                            Premise(F40)
	S57= PC[Out]=addr                                           PC-Hold(S1,S55,S56)
	S58= CtrlIAddrReg=1                                         Premise(F41)
	S59= [IAddrReg]={pid,addr}                                  IAddrReg-Write(S16,S58)
	S60= CtrlIMMUHitReg=1                                       Premise(F42)
	S61= [IMMUHitReg]=IMMUHit(pid,addr)                         IMMUHitReg-Write(S18,S60)
	S62= CtrlICache=0                                           Premise(F43)
	S63= ICache[addr]={24,rS,rA,UIMM}                           ICache-Hold(S3,S62)
	S64= CtrlICacheReg=1                                        Premise(F44)
	S65= [ICacheReg]={24,rS,rA,UIMM}                            ICacheReg-Write(S24,S64)
	S66= CtrlICacheHitReg=1                                     Premise(F45)
	S67= [ICacheHitReg]=ICacheHit(addr)                         ICacheHitReg-Write(S26,S66)
	S68= CtrlIMem=0                                             Premise(F46)
	S69= IMem[{pid,addr}]={24,rS,rA,UIMM}                       IMem-Hold(S2,S68)
	S70= CtrlIRMux=0                                            Premise(F47)
	S71= CtrlIR=0                                               Premise(F48)
	S72= CtrlGPRegs=0                                           Premise(F49)
	S73= GPRegs[rS]=a                                           GPRegs-Hold(S4,S72)
	S74= CtrlA=0                                                Premise(F50)
	S75= CtrlB=0                                                Premise(F51)
	S76= CtrlALUOut=0                                           Premise(F52)
	S77= CtrlXERSO=0                                            Premise(F53)
	S78= CtrlXEROV=0                                            Premise(F54)
	S79= CtrlXERCA=0                                            Premise(F55)
	S80= CtrlDR4bit=0                                           Premise(F56)
	S81= CtrlCRRegs=0                                           Premise(F57)
	S82= CtrlCRRegsCR0=0                                        Premise(F58)
	S83= CtrlCRRegsW4bitRegs=0                                  Premise(F59)
	S84= CtrlCRRegsW1bitRegs=0                                  Premise(F60)

IMMU	S85= PIDReg.Out=pid                                         PIDReg-Out(S53)
	S86= PIDReg.Out26_31=pid[26:31]                             PIDReg-Out(S53)
	S87= PIDReg.Out30_31=pid[30:31]                             PIDReg-Out(S53)
	S88= PC.Out=addr                                            PC-Out(S57)
	S89= IAddrReg.Out={pid,addr}                                IAddrReg-Out(S59)
	S90= IAddrReg.Out26_31={pid,addr}[26:31]                    IAddrReg-Out(S59)
	S91= IAddrReg.Out30_31={pid,addr}[30:31]                    IAddrReg-Out(S59)
	S92= IMMUHitReg.Out=IMMUHit(pid,addr)                       IMMUHitReg-Out(S61)
	S93= IMMUHitReg.Out26_31=IMMUHit(pid,addr)[26:31]           IMMUHitReg-Out(S61)
	S94= IMMUHitReg.Out30_31=IMMUHit(pid,addr)[30:31]           IMMUHitReg-Out(S61)
	S95= ICacheReg.Out={24,rS,rA,UIMM}                          ICacheReg-Out(S65)
	S96= ICacheReg.Out26_31={24,rS,rA,UIMM}[26:31]              ICacheReg-Out(S65)
	S97= ICacheReg.Out30_31={24,rS,rA,UIMM}[30:31]              ICacheReg-Out(S65)
	S98= ICacheHitReg.Out=ICacheHit(addr)                       ICacheHitReg-Out(S67)
	S99= ICacheHitReg.Out26_31=ICacheHit(addr)[26:31]           ICacheHitReg-Out(S67)
	S100= ICacheHitReg.Out30_31=ICacheHit(addr)[30:31]          ICacheHitReg-Out(S67)
	S101= PIDReg.Out=>IMMU.PID                                  Premise(F61)
	S102= IMMU.PID=pid                                          Path(S85,S101)
	S103= PC.Out=>IMMU.IEA                                      Premise(F62)
	S104= IMMU.IEA=addr                                         Path(S88,S103)
	S105= IMMU.Addr={pid,addr}                                  IMMU-Search(S102,S104)
	S106= IMMU.Hit=IMMUHit(pid,addr)                            IMMU-Search(S102,S104)
	S107= IMMU.Addr=>IAddrReg.In                                Premise(F63)
	S108= IAddrReg.In={pid,addr}                                Path(S105,S107)
	S109= IMMU.Hit=>IMMUHitReg.In                               Premise(F64)
	S110= IMMUHitReg.In=IMMUHit(pid,addr)                       Path(S106,S109)
	S111= PC.Out=>ICache.IEA                                    Premise(F65)
	S112= ICache.IEA=addr                                       Path(S88,S111)
	S113= ICache.Hit=ICacheHit(addr)                            ICache-Search(S112)
	S114= ICache.Out={24,rS,rA,UIMM}                            ICache-Search(S112,S63)
	S115= ICache.Out=>ICacheReg.In                              Premise(F66)
	S116= ICacheReg.In={24,rS,rA,UIMM}                          Path(S114,S115)
	S117= ICache.Hit=>ICacheHitReg.In                           Premise(F67)
	S118= ICacheHitReg.In=ICacheHit(addr)                       Path(S113,S117)
	S119= IMMUHitReg.Out=>CU.IMemHit                            Premise(F68)
	S120= CU.IMemHit=IMMUHit(pid,addr)                          Path(S92,S119)
	S121= ICacheHitReg.Out=>CU.ICacheHit                        Premise(F69)
	S122= CU.ICacheHit=ICacheHit(addr)                          Path(S98,S121)
	S123= IAddrReg.Out=>IMem.RAddr                              Premise(F70)
	S124= IMem.RAddr={pid,addr}                                 Path(S89,S123)
	S125= IMem.Out={24,rS,rA,UIMM}                              IMem-Read(S124,S69)
	S126= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S124,S69)
	S127= IMem.Out=>IRMux.MemData                               Premise(F71)
	S128= IRMux.MemData={24,rS,rA,UIMM}                         Path(S125,S127)
	S129= ICacheReg.Out=>IRMux.CacheData                        Premise(F72)
	S130= IRMux.CacheData={24,rS,rA,UIMM}                       Path(S95,S129)
	S131= IRMux.Out={24,rS,rA,UIMM}                             IRMux-Select(S128,S130)
	S132= IMMUHitReg.Out=>IRMux.MemSel                          Premise(F73)
	S133= IRMux.MemSel=IMMUHit(pid,addr)                        Path(S92,S132)
	S134= ICacheHitReg.Out=>IRMux.CacheSel                      Premise(F74)
	S135= IRMux.CacheSel=ICacheHit(addr)                        Path(S98,S134)
	S136= IRMux.Out=>IR.In                                      Premise(F75)
	S137= IR.In={24,rS,rA,UIMM}                                 Path(S131,S136)
	S138= IMem.MEM8WordOut=>ICache.WData                        Premise(F76)
	S139= ICache.WData=IMemGet8Word({pid,addr})                 Path(S126,S138)
	S140= PC.Out=>ICache.IEA                                    Premise(F77)
	S141= IR.Out0_5=>CU.Op                                      Premise(F78)
	S142= IR.Out6_10=>GPRegs.RReg1                              Premise(F79)
	S143= IR.Out16_31=>LIMMEXT.In                               Premise(F80)
	S144= GPRegs.Rdata1=>A.In                                   Premise(F81)
	S145= LIMMEXT.Out=>B.In                                     Premise(F82)
	S146= A.Out=>ALU.A                                          Premise(F83)
	S147= B.Out=>ALU.B                                          Premise(F84)
	S148= CU.Func=>ALU.Func                                     Premise(F85)
	S149= ALU.Out=>ALUOut.In                                    Premise(F86)
	S150= ALU.CMP=>DataCmb.A                                    Premise(F87)
	S151= XER.SOOut=>DataCmb.B                                  Premise(F88)
	S152= DataCmb.Out=>DR4bit.In                                Premise(F89)
	S153= IR.Out11_15=>GPRegs.WReg                              Premise(F90)
	S154= ALUOut.Out=>GPRegs.WData                              Premise(F91)
	S155= DR4bit.Out=>CRRegs.CR0In                              Premise(F92)
	S156= CtrlPIDReg=0                                          Premise(F93)
	S157= [PIDReg]=pid                                          PIDReg-Hold(S53,S156)
	S158= CtrlIMMU=0                                            Premise(F94)
	S159= CtrlPC=0                                              Premise(F95)
	S160= CtrlPCInc=1                                           Premise(F96)
	S161= PC[Out]=addr+4                                        PC-Inc(S57,S159,S160)
	S162= PC[CIA]=addr                                          PC-Inc(S57,S159,S160)
	S163= CtrlIAddrReg=0                                        Premise(F97)
	S164= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S59,S163)
	S165= CtrlIMMUHitReg=0                                      Premise(F98)
	S166= [IMMUHitReg]=IMMUHit(pid,addr)                        IMMUHitReg-Hold(S61,S165)
	S167= CtrlICache=0                                          Premise(F99)
	S168= ICache[addr]={24,rS,rA,UIMM}                          ICache-Hold(S63,S167)
	S169= CtrlICacheReg=0                                       Premise(F100)
	S170= [ICacheReg]={24,rS,rA,UIMM}                           ICacheReg-Hold(S65,S169)
	S171= CtrlICacheHitReg=0                                    Premise(F101)
	S172= [ICacheHitReg]=ICacheHit(addr)                        ICacheHitReg-Hold(S67,S171)
	S173= CtrlIMem=0                                            Premise(F102)
	S174= IMem[{pid,addr}]={24,rS,rA,UIMM}                      IMem-Hold(S69,S173)
	S175= CtrlIRMux=0                                           Premise(F103)
	S176= CtrlIR=1                                              Premise(F104)
	S177= [IR]={24,rS,rA,UIMM}                                  IR-Write(S137,S176)
	S178= CtrlGPRegs=0                                          Premise(F105)
	S179= GPRegs[rS]=a                                          GPRegs-Hold(S73,S178)
	S180= CtrlA=0                                               Premise(F106)
	S181= CtrlB=0                                               Premise(F107)
	S182= CtrlALUOut=0                                          Premise(F108)
	S183= CtrlXERSO=0                                           Premise(F109)
	S184= CtrlXEROV=0                                           Premise(F110)
	S185= CtrlXERCA=0                                           Premise(F111)
	S186= CtrlDR4bit=0                                          Premise(F112)
	S187= CtrlCRRegs=0                                          Premise(F113)
	S188= CtrlCRRegsCR0=0                                       Premise(F114)
	S189= CtrlCRRegsW4bitRegs=0                                 Premise(F115)
	S190= CtrlCRRegsW1bitRegs=0                                 Premise(F116)

ID	S191= PIDReg.Out=pid                                        PIDReg-Out(S157)
	S192= PIDReg.Out26_31=pid[26:31]                            PIDReg-Out(S157)
	S193= PIDReg.Out30_31=pid[30:31]                            PIDReg-Out(S157)
	S194= PC.Out=addr+4                                         PC-Out(S161)
	S195= PC.CIA=addr                                           PC-Out(S162)
	S196= PC.CIA31_28=addr[31:28]                               PC-Out(S162)
	S197= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S164)
	S198= IAddrReg.Out26_31={pid,addr}[26:31]                   IAddrReg-Out(S164)
	S199= IAddrReg.Out30_31={pid,addr}[30:31]                   IAddrReg-Out(S164)
	S200= IMMUHitReg.Out=IMMUHit(pid,addr)                      IMMUHitReg-Out(S166)
	S201= IMMUHitReg.Out26_31=IMMUHit(pid,addr)[26:31]          IMMUHitReg-Out(S166)
	S202= IMMUHitReg.Out30_31=IMMUHit(pid,addr)[30:31]          IMMUHitReg-Out(S166)
	S203= ICacheReg.Out={24,rS,rA,UIMM}                         ICacheReg-Out(S170)
	S204= ICacheReg.Out26_31={24,rS,rA,UIMM}[26:31]             ICacheReg-Out(S170)
	S205= ICacheReg.Out30_31={24,rS,rA,UIMM}[30:31]             ICacheReg-Out(S170)
	S206= ICacheHitReg.Out=ICacheHit(addr)                      ICacheHitReg-Out(S172)
	S207= ICacheHitReg.Out26_31=ICacheHit(addr)[26:31]          ICacheHitReg-Out(S172)
	S208= ICacheHitReg.Out30_31=ICacheHit(addr)[30:31]          ICacheHitReg-Out(S172)
	S209= IR.Out0_5=24                                          IR-Out(S177)
	S210= IR.Out6_10=rS                                         IR-Out(S177)
	S211= IR.Out11_15=rA                                        IR-Out(S177)
	S212= IR.Out16_31=UIMM                                      IR-Out(S177)
	S213= PIDReg.Out=>IMMU.PID                                  Premise(F117)
	S214= IMMU.PID=pid                                          Path(S191,S213)
	S215= PC.Out=>IMMU.IEA                                      Premise(F118)
	S216= IMMU.IEA=addr+4                                       Path(S194,S215)
	S217= IMMU.Addr={pid,addr+4}                                IMMU-Search(S214,S216)
	S218= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S214,S216)
	S219= IMMU.Addr=>IAddrReg.In                                Premise(F119)
	S220= IAddrReg.In={pid,addr+4}                              Path(S217,S219)
	S221= IMMU.Hit=>IMMUHitReg.In                               Premise(F120)
	S222= IMMUHitReg.In=IMMUHit(pid,addr+4)                     Path(S218,S221)
	S223= PC.Out=>ICache.IEA                                    Premise(F121)
	S224= ICache.IEA=addr+4                                     Path(S194,S223)
	S225= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S224)
	S226= ICache.Out=>ICacheReg.In                              Premise(F122)
	S227= ICache.Hit=>ICacheHitReg.In                           Premise(F123)
	S228= ICacheHitReg.In=ICacheHit(addr+4)                     Path(S225,S227)
	S229= IMMUHitReg.Out=>CU.IMemHit                            Premise(F124)
	S230= CU.IMemHit=IMMUHit(pid,addr)                          Path(S200,S229)
	S231= ICacheHitReg.Out=>CU.ICacheHit                        Premise(F125)
	S232= CU.ICacheHit=ICacheHit(addr)                          Path(S206,S231)
	S233= IAddrReg.Out=>IMem.RAddr                              Premise(F126)
	S234= IMem.RAddr={pid,addr}                                 Path(S197,S233)
	S235= IMem.Out={24,rS,rA,UIMM}                              IMem-Read(S234,S174)
	S236= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S234,S174)
	S237= IMem.Out=>IRMux.MemData                               Premise(F127)
	S238= IRMux.MemData={24,rS,rA,UIMM}                         Path(S235,S237)
	S239= ICacheReg.Out=>IRMux.CacheData                        Premise(F128)
	S240= IRMux.CacheData={24,rS,rA,UIMM}                       Path(S203,S239)
	S241= IRMux.Out={24,rS,rA,UIMM}                             IRMux-Select(S238,S240)
	S242= IMMUHitReg.Out=>IRMux.MemSel                          Premise(F129)
	S243= IRMux.MemSel=IMMUHit(pid,addr)                        Path(S200,S242)
	S244= ICacheHitReg.Out=>IRMux.CacheSel                      Premise(F130)
	S245= IRMux.CacheSel=ICacheHit(addr)                        Path(S206,S244)
	S246= IRMux.Out=>IR.In                                      Premise(F131)
	S247= IR.In={24,rS,rA,UIMM}                                 Path(S241,S246)
	S248= IMem.MEM8WordOut=>ICache.WData                        Premise(F132)
	S249= ICache.WData=IMemGet8Word({pid,addr})                 Path(S236,S248)
	S250= PC.Out=>ICache.IEA                                    Premise(F133)
	S251= IR.Out0_5=>CU.Op                                      Premise(F134)
	S252= CU.Op=24                                              Path(S209,S251)
	S253= CU.Func=alu_or                                        CU(S252)
	S254= IR.Out6_10=>GPRegs.RReg1                              Premise(F135)
	S255= GPRegs.RReg1=rS                                       Path(S210,S254)
	S256= GPRegs.Rdata1=a                                       GPRegs-Read(S255,S179)
	S257= IR.Out16_31=>LIMMEXT.In                               Premise(F136)
	S258= LIMMEXT.In=UIMM                                       Path(S212,S257)
	S259= LIMMEXT.Out={16'b0,UIMM}                              LIMMEXT(S258)
	S260= GPRegs.Rdata1=>A.In                                   Premise(F137)
	S261= A.In=a                                                Path(S256,S260)
	S262= LIMMEXT.Out=>B.In                                     Premise(F138)
	S263= B.In={16'b0,UIMM}                                     Path(S259,S262)
	S264= A.Out=>ALU.A                                          Premise(F139)
	S265= B.Out=>ALU.B                                          Premise(F140)
	S266= CU.Func=>ALU.Func                                     Premise(F141)
	S267= ALU.Func=alu_or                                       Path(S253,S266)
	S268= ALU.Out=>ALUOut.In                                    Premise(F142)
	S269= ALU.CMP=>DataCmb.A                                    Premise(F143)
	S270= XER.SOOut=>DataCmb.B                                  Premise(F144)
	S271= DataCmb.Out=>DR4bit.In                                Premise(F145)
	S272= IR.Out11_15=>GPRegs.WReg                              Premise(F146)
	S273= GPRegs.WReg=rA                                        Path(S211,S272)
	S274= ALUOut.Out=>GPRegs.WData                              Premise(F147)
	S275= DR4bit.Out=>CRRegs.CR0In                              Premise(F148)
	S276= CtrlPIDReg=0                                          Premise(F149)
	S277= [PIDReg]=pid                                          PIDReg-Hold(S157,S276)
	S278= CtrlIMMU=0                                            Premise(F150)
	S279= CtrlPC=0                                              Premise(F151)
	S280= CtrlPCInc=0                                           Premise(F152)
	S281= PC[CIA]=addr                                          PC-Hold(S162,S280)
	S282= PC[Out]=addr+4                                        PC-Hold(S161,S279,S280)
	S283= CtrlIAddrReg=0                                        Premise(F153)
	S284= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S164,S283)
	S285= CtrlIMMUHitReg=0                                      Premise(F154)
	S286= [IMMUHitReg]=IMMUHit(pid,addr)                        IMMUHitReg-Hold(S166,S285)
	S287= CtrlICache=0                                          Premise(F155)
	S288= ICache[addr]={24,rS,rA,UIMM}                          ICache-Hold(S168,S287)
	S289= CtrlICacheReg=0                                       Premise(F156)
	S290= [ICacheReg]={24,rS,rA,UIMM}                           ICacheReg-Hold(S170,S289)
	S291= CtrlICacheHitReg=0                                    Premise(F157)
	S292= [ICacheHitReg]=ICacheHit(addr)                        ICacheHitReg-Hold(S172,S291)
	S293= CtrlIMem=0                                            Premise(F158)
	S294= IMem[{pid,addr}]={24,rS,rA,UIMM}                      IMem-Hold(S174,S293)
	S295= CtrlIRMux=0                                           Premise(F159)
	S296= CtrlIR=0                                              Premise(F160)
	S297= [IR]={24,rS,rA,UIMM}                                  IR-Hold(S177,S296)
	S298= CtrlGPRegs=0                                          Premise(F161)
	S299= GPRegs[rS]=a                                          GPRegs-Hold(S179,S298)
	S300= CtrlA=1                                               Premise(F162)
	S301= [A]=a                                                 A-Write(S261,S300)
	S302= CtrlB=1                                               Premise(F163)
	S303= [B]={16'b0,UIMM}                                      B-Write(S263,S302)
	S304= CtrlALUOut=0                                          Premise(F164)
	S305= CtrlXERSO=0                                           Premise(F165)
	S306= CtrlXEROV=0                                           Premise(F166)
	S307= CtrlXERCA=0                                           Premise(F167)
	S308= CtrlDR4bit=0                                          Premise(F168)
	S309= CtrlCRRegs=0                                          Premise(F169)
	S310= CtrlCRRegsCR0=0                                       Premise(F170)
	S311= CtrlCRRegsW4bitRegs=0                                 Premise(F171)
	S312= CtrlCRRegsW1bitRegs=0                                 Premise(F172)

EX	S313= PIDReg.Out=pid                                        PIDReg-Out(S277)
	S314= PIDReg.Out26_31=pid[26:31]                            PIDReg-Out(S277)
	S315= PIDReg.Out30_31=pid[30:31]                            PIDReg-Out(S277)
	S316= PC.CIA=addr                                           PC-Out(S281)
	S317= PC.CIA31_28=addr[31:28]                               PC-Out(S281)
	S318= PC.Out=addr+4                                         PC-Out(S282)
	S319= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S284)
	S320= IAddrReg.Out26_31={pid,addr}[26:31]                   IAddrReg-Out(S284)
	S321= IAddrReg.Out30_31={pid,addr}[30:31]                   IAddrReg-Out(S284)
	S322= IMMUHitReg.Out=IMMUHit(pid,addr)                      IMMUHitReg-Out(S286)
	S323= IMMUHitReg.Out26_31=IMMUHit(pid,addr)[26:31]          IMMUHitReg-Out(S286)
	S324= IMMUHitReg.Out30_31=IMMUHit(pid,addr)[30:31]          IMMUHitReg-Out(S286)
	S325= ICacheReg.Out={24,rS,rA,UIMM}                         ICacheReg-Out(S290)
	S326= ICacheReg.Out26_31={24,rS,rA,UIMM}[26:31]             ICacheReg-Out(S290)
	S327= ICacheReg.Out30_31={24,rS,rA,UIMM}[30:31]             ICacheReg-Out(S290)
	S328= ICacheHitReg.Out=ICacheHit(addr)                      ICacheHitReg-Out(S292)
	S329= ICacheHitReg.Out26_31=ICacheHit(addr)[26:31]          ICacheHitReg-Out(S292)
	S330= ICacheHitReg.Out30_31=ICacheHit(addr)[30:31]          ICacheHitReg-Out(S292)
	S331= IR.Out0_5=24                                          IR-Out(S297)
	S332= IR.Out6_10=rS                                         IR-Out(S297)
	S333= IR.Out11_15=rA                                        IR-Out(S297)
	S334= IR.Out16_31=UIMM                                      IR-Out(S297)
	S335= A.Out=a                                               A-Out(S301)
	S336= A.Out26_31=a[26:31]                                   A-Out(S301)
	S337= A.Out30_31=a[30:31]                                   A-Out(S301)
	S338= B.Out={16'b0,UIMM}                                    B-Out(S303)
	S339= B.Out26_31={16'b0,UIMM}[26:31]                        B-Out(S303)
	S340= B.Out30_31={16'b0,UIMM}[30:31]                        B-Out(S303)
	S341= PIDReg.Out=>IMMU.PID                                  Premise(F173)
	S342= IMMU.PID=pid                                          Path(S313,S341)
	S343= PC.Out=>IMMU.IEA                                      Premise(F174)
	S344= IMMU.IEA=addr+4                                       Path(S318,S343)
	S345= IMMU.Addr={pid,addr+4}                                IMMU-Search(S342,S344)
	S346= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S342,S344)
	S347= IMMU.Addr=>IAddrReg.In                                Premise(F175)
	S348= IAddrReg.In={pid,addr+4}                              Path(S345,S347)
	S349= IMMU.Hit=>IMMUHitReg.In                               Premise(F176)
	S350= IMMUHitReg.In=IMMUHit(pid,addr+4)                     Path(S346,S349)
	S351= PC.Out=>ICache.IEA                                    Premise(F177)
	S352= ICache.IEA=addr+4                                     Path(S318,S351)
	S353= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S352)
	S354= ICache.Out=>ICacheReg.In                              Premise(F178)
	S355= ICache.Hit=>ICacheHitReg.In                           Premise(F179)
	S356= ICacheHitReg.In=ICacheHit(addr+4)                     Path(S353,S355)
	S357= IMMUHitReg.Out=>CU.IMemHit                            Premise(F180)
	S358= CU.IMemHit=IMMUHit(pid,addr)                          Path(S322,S357)
	S359= ICacheHitReg.Out=>CU.ICacheHit                        Premise(F181)
	S360= CU.ICacheHit=ICacheHit(addr)                          Path(S328,S359)
	S361= IAddrReg.Out=>IMem.RAddr                              Premise(F182)
	S362= IMem.RAddr={pid,addr}                                 Path(S319,S361)
	S363= IMem.Out={24,rS,rA,UIMM}                              IMem-Read(S362,S294)
	S364= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S362,S294)
	S365= IMem.Out=>IRMux.MemData                               Premise(F183)
	S366= IRMux.MemData={24,rS,rA,UIMM}                         Path(S363,S365)
	S367= ICacheReg.Out=>IRMux.CacheData                        Premise(F184)
	S368= IRMux.CacheData={24,rS,rA,UIMM}                       Path(S325,S367)
	S369= IRMux.Out={24,rS,rA,UIMM}                             IRMux-Select(S366,S368)
	S370= IMMUHitReg.Out=>IRMux.MemSel                          Premise(F185)
	S371= IRMux.MemSel=IMMUHit(pid,addr)                        Path(S322,S370)
	S372= ICacheHitReg.Out=>IRMux.CacheSel                      Premise(F186)
	S373= IRMux.CacheSel=ICacheHit(addr)                        Path(S328,S372)
	S374= IRMux.Out=>IR.In                                      Premise(F187)
	S375= IR.In={24,rS,rA,UIMM}                                 Path(S369,S374)
	S376= IMem.MEM8WordOut=>ICache.WData                        Premise(F188)
	S377= ICache.WData=IMemGet8Word({pid,addr})                 Path(S364,S376)
	S378= PC.Out=>ICache.IEA                                    Premise(F189)
	S379= IR.Out0_5=>CU.Op                                      Premise(F190)
	S380= CU.Op=24                                              Path(S331,S379)
	S381= CU.Func=alu_or                                        CU(S380)
	S382= IR.Out6_10=>GPRegs.RReg1                              Premise(F191)
	S383= GPRegs.RReg1=rS                                       Path(S332,S382)
	S384= GPRegs.Rdata1=a                                       GPRegs-Read(S383,S299)
	S385= IR.Out16_31=>LIMMEXT.In                               Premise(F192)
	S386= LIMMEXT.In=UIMM                                       Path(S334,S385)
	S387= LIMMEXT.Out={16'b0,UIMM}                              LIMMEXT(S386)
	S388= GPRegs.Rdata1=>A.In                                   Premise(F193)
	S389= A.In=a                                                Path(S384,S388)
	S390= LIMMEXT.Out=>B.In                                     Premise(F194)
	S391= B.In={16'b0,UIMM}                                     Path(S387,S390)
	S392= A.Out=>ALU.A                                          Premise(F195)
	S393= ALU.A=a                                               Path(S335,S392)
	S394= B.Out=>ALU.B                                          Premise(F196)
	S395= ALU.B={16'b0,UIMM}                                    Path(S338,S394)
	S396= CU.Func=>ALU.Func                                     Premise(F197)
	S397= ALU.Func=alu_or                                       Path(S381,S396)
	S398= ALU.Out=a|{16'b0,UIMM}                                ALU(S393,S395)
	S399= ALU.CMP=Compare0(a|{16'b0,UIMM})                      ALU(S393,S395)
	S400= ALU.OV=OverFlow(a|{16'b0,UIMM})                       ALU(S393,S395)
	S401= ALU.CA=Carry(a|{16'b0,UIMM})                          ALU(S393,S395)
	S402= ALU.Out=>ALUOut.In                                    Premise(F198)
	S403= ALUOut.In=a|{16'b0,UIMM}                              Path(S398,S402)
	S404= ALU.CMP=>DataCmb.A                                    Premise(F199)
	S405= DataCmb.A=Compare0(a|{16'b0,UIMM})                    Path(S399,S404)
	S406= XER.SOOut=>DataCmb.B                                  Premise(F200)
	S407= DataCmb.Out=>DR4bit.In                                Premise(F201)
	S408= IR.Out11_15=>GPRegs.WReg                              Premise(F202)
	S409= GPRegs.WReg=rA                                        Path(S333,S408)
	S410= ALUOut.Out=>GPRegs.WData                              Premise(F203)
	S411= DR4bit.Out=>CRRegs.CR0In                              Premise(F204)
	S412= CtrlPIDReg=0                                          Premise(F205)
	S413= [PIDReg]=pid                                          PIDReg-Hold(S277,S412)
	S414= CtrlIMMU=0                                            Premise(F206)
	S415= CtrlPC=0                                              Premise(F207)
	S416= CtrlPCInc=0                                           Premise(F208)
	S417= PC[CIA]=addr                                          PC-Hold(S281,S416)
	S418= PC[Out]=addr+4                                        PC-Hold(S282,S415,S416)
	S419= CtrlIAddrReg=0                                        Premise(F209)
	S420= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S284,S419)
	S421= CtrlIMMUHitReg=0                                      Premise(F210)
	S422= [IMMUHitReg]=IMMUHit(pid,addr)                        IMMUHitReg-Hold(S286,S421)
	S423= CtrlICache=0                                          Premise(F211)
	S424= ICache[addr]={24,rS,rA,UIMM}                          ICache-Hold(S288,S423)
	S425= CtrlICacheReg=0                                       Premise(F212)
	S426= [ICacheReg]={24,rS,rA,UIMM}                           ICacheReg-Hold(S290,S425)
	S427= CtrlICacheHitReg=0                                    Premise(F213)
	S428= [ICacheHitReg]=ICacheHit(addr)                        ICacheHitReg-Hold(S292,S427)
	S429= CtrlIMem=0                                            Premise(F214)
	S430= IMem[{pid,addr}]={24,rS,rA,UIMM}                      IMem-Hold(S294,S429)
	S431= CtrlIRMux=0                                           Premise(F215)
	S432= CtrlIR=0                                              Premise(F216)
	S433= [IR]={24,rS,rA,UIMM}                                  IR-Hold(S297,S432)
	S434= CtrlGPRegs=0                                          Premise(F217)
	S435= GPRegs[rS]=a                                          GPRegs-Hold(S299,S434)
	S436= CtrlA=0                                               Premise(F218)
	S437= [A]=a                                                 A-Hold(S301,S436)
	S438= CtrlB=0                                               Premise(F219)
	S439= [B]={16'b0,UIMM}                                      B-Hold(S303,S438)
	S440= CtrlALUOut=1                                          Premise(F220)
	S441= [ALUOut]=a|{16'b0,UIMM}                               ALUOut-Write(S403,S440)
	S442= CtrlXERSO=0                                           Premise(F221)
	S443= CtrlXEROV=0                                           Premise(F222)
	S444= CtrlXERCA=0                                           Premise(F223)
	S445= CtrlDR4bit=1                                          Premise(F224)
	S446= CtrlCRRegs=0                                          Premise(F225)
	S447= CtrlCRRegsCR0=0                                       Premise(F226)
	S448= CtrlCRRegsW4bitRegs=0                                 Premise(F227)
	S449= CtrlCRRegsW1bitRegs=0                                 Premise(F228)

MEM	S450= PIDReg.Out=pid                                        PIDReg-Out(S413)
	S451= PIDReg.Out26_31=pid[26:31]                            PIDReg-Out(S413)
	S452= PIDReg.Out30_31=pid[30:31]                            PIDReg-Out(S413)
	S453= PC.CIA=addr                                           PC-Out(S417)
	S454= PC.CIA31_28=addr[31:28]                               PC-Out(S417)
	S455= PC.Out=addr+4                                         PC-Out(S418)
	S456= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S420)
	S457= IAddrReg.Out26_31={pid,addr}[26:31]                   IAddrReg-Out(S420)
	S458= IAddrReg.Out30_31={pid,addr}[30:31]                   IAddrReg-Out(S420)
	S459= IMMUHitReg.Out=IMMUHit(pid,addr)                      IMMUHitReg-Out(S422)
	S460= IMMUHitReg.Out26_31=IMMUHit(pid,addr)[26:31]          IMMUHitReg-Out(S422)
	S461= IMMUHitReg.Out30_31=IMMUHit(pid,addr)[30:31]          IMMUHitReg-Out(S422)
	S462= ICacheReg.Out={24,rS,rA,UIMM}                         ICacheReg-Out(S426)
	S463= ICacheReg.Out26_31={24,rS,rA,UIMM}[26:31]             ICacheReg-Out(S426)
	S464= ICacheReg.Out30_31={24,rS,rA,UIMM}[30:31]             ICacheReg-Out(S426)
	S465= ICacheHitReg.Out=ICacheHit(addr)                      ICacheHitReg-Out(S428)
	S466= ICacheHitReg.Out26_31=ICacheHit(addr)[26:31]          ICacheHitReg-Out(S428)
	S467= ICacheHitReg.Out30_31=ICacheHit(addr)[30:31]          ICacheHitReg-Out(S428)
	S468= IR.Out0_5=24                                          IR-Out(S433)
	S469= IR.Out6_10=rS                                         IR-Out(S433)
	S470= IR.Out11_15=rA                                        IR-Out(S433)
	S471= IR.Out16_31=UIMM                                      IR-Out(S433)
	S472= A.Out=a                                               A-Out(S437)
	S473= A.Out26_31=a[26:31]                                   A-Out(S437)
	S474= A.Out30_31=a[30:31]                                   A-Out(S437)
	S475= B.Out={16'b0,UIMM}                                    B-Out(S439)
	S476= B.Out26_31={16'b0,UIMM}[26:31]                        B-Out(S439)
	S477= B.Out30_31={16'b0,UIMM}[30:31]                        B-Out(S439)
	S478= ALUOut.Out=a|{16'b0,UIMM}                             ALUOut-Out(S441)
	S479= ALUOut.Out26_31=a|{16'b0,UIMM}[26:31]                 ALUOut-Out(S441)
	S480= ALUOut.Out30_31=a|{16'b0,UIMM}[30:31]                 ALUOut-Out(S441)
	S481= PIDReg.Out=>IMMU.PID                                  Premise(F229)
	S482= IMMU.PID=pid                                          Path(S450,S481)
	S483= PC.Out=>IMMU.IEA                                      Premise(F230)
	S484= IMMU.IEA=addr+4                                       Path(S455,S483)
	S485= IMMU.Addr={pid,addr+4}                                IMMU-Search(S482,S484)
	S486= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S482,S484)
	S487= IMMU.Addr=>IAddrReg.In                                Premise(F231)
	S488= IAddrReg.In={pid,addr+4}                              Path(S485,S487)
	S489= IMMU.Hit=>IMMUHitReg.In                               Premise(F232)
	S490= IMMUHitReg.In=IMMUHit(pid,addr+4)                     Path(S486,S489)
	S491= PC.Out=>ICache.IEA                                    Premise(F233)
	S492= ICache.IEA=addr+4                                     Path(S455,S491)
	S493= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S492)
	S494= ICache.Out=>ICacheReg.In                              Premise(F234)
	S495= ICache.Hit=>ICacheHitReg.In                           Premise(F235)
	S496= ICacheHitReg.In=ICacheHit(addr+4)                     Path(S493,S495)
	S497= IMMUHitReg.Out=>CU.IMemHit                            Premise(F236)
	S498= CU.IMemHit=IMMUHit(pid,addr)                          Path(S459,S497)
	S499= ICacheHitReg.Out=>CU.ICacheHit                        Premise(F237)
	S500= CU.ICacheHit=ICacheHit(addr)                          Path(S465,S499)
	S501= IAddrReg.Out=>IMem.RAddr                              Premise(F238)
	S502= IMem.RAddr={pid,addr}                                 Path(S456,S501)
	S503= IMem.Out={24,rS,rA,UIMM}                              IMem-Read(S502,S430)
	S504= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S502,S430)
	S505= IMem.Out=>IRMux.MemData                               Premise(F239)
	S506= IRMux.MemData={24,rS,rA,UIMM}                         Path(S503,S505)
	S507= ICacheReg.Out=>IRMux.CacheData                        Premise(F240)
	S508= IRMux.CacheData={24,rS,rA,UIMM}                       Path(S462,S507)
	S509= IRMux.Out={24,rS,rA,UIMM}                             IRMux-Select(S506,S508)
	S510= IMMUHitReg.Out=>IRMux.MemSel                          Premise(F241)
	S511= IRMux.MemSel=IMMUHit(pid,addr)                        Path(S459,S510)
	S512= ICacheHitReg.Out=>IRMux.CacheSel                      Premise(F242)
	S513= IRMux.CacheSel=ICacheHit(addr)                        Path(S465,S512)
	S514= IRMux.Out=>IR.In                                      Premise(F243)
	S515= IR.In={24,rS,rA,UIMM}                                 Path(S509,S514)
	S516= IMem.MEM8WordOut=>ICache.WData                        Premise(F244)
	S517= ICache.WData=IMemGet8Word({pid,addr})                 Path(S504,S516)
	S518= PC.Out=>ICache.IEA                                    Premise(F245)
	S519= IR.Out0_5=>CU.Op                                      Premise(F246)
	S520= CU.Op=24                                              Path(S468,S519)
	S521= CU.Func=alu_or                                        CU(S520)
	S522= IR.Out6_10=>GPRegs.RReg1                              Premise(F247)
	S523= GPRegs.RReg1=rS                                       Path(S469,S522)
	S524= GPRegs.Rdata1=a                                       GPRegs-Read(S523,S435)
	S525= IR.Out16_31=>LIMMEXT.In                               Premise(F248)
	S526= LIMMEXT.In=UIMM                                       Path(S471,S525)
	S527= LIMMEXT.Out={16'b0,UIMM}                              LIMMEXT(S526)
	S528= GPRegs.Rdata1=>A.In                                   Premise(F249)
	S529= A.In=a                                                Path(S524,S528)
	S530= LIMMEXT.Out=>B.In                                     Premise(F250)
	S531= B.In={16'b0,UIMM}                                     Path(S527,S530)
	S532= A.Out=>ALU.A                                          Premise(F251)
	S533= ALU.A=a                                               Path(S472,S532)
	S534= B.Out=>ALU.B                                          Premise(F252)
	S535= ALU.B={16'b0,UIMM}                                    Path(S475,S534)
	S536= CU.Func=>ALU.Func                                     Premise(F253)
	S537= ALU.Func=alu_or                                       Path(S521,S536)
	S538= ALU.Out=a|{16'b0,UIMM}                                ALU(S533,S535)
	S539= ALU.CMP=Compare0(a|{16'b0,UIMM})                      ALU(S533,S535)
	S540= ALU.OV=OverFlow(a|{16'b0,UIMM})                       ALU(S533,S535)
	S541= ALU.CA=Carry(a|{16'b0,UIMM})                          ALU(S533,S535)
	S542= ALU.Out=>ALUOut.In                                    Premise(F254)
	S543= ALUOut.In=a|{16'b0,UIMM}                              Path(S538,S542)
	S544= ALU.CMP=>DataCmb.A                                    Premise(F255)
	S545= DataCmb.A=Compare0(a|{16'b0,UIMM})                    Path(S539,S544)
	S546= XER.SOOut=>DataCmb.B                                  Premise(F256)
	S547= DataCmb.Out=>DR4bit.In                                Premise(F257)
	S548= IR.Out11_15=>GPRegs.WReg                              Premise(F258)
	S549= GPRegs.WReg=rA                                        Path(S470,S548)
	S550= ALUOut.Out=>GPRegs.WData                              Premise(F259)
	S551= GPRegs.WData=a|{16'b0,UIMM}                           Path(S478,S550)
	S552= DR4bit.Out=>CRRegs.CR0In                              Premise(F260)
	S553= CtrlPIDReg=0                                          Premise(F261)
	S554= [PIDReg]=pid                                          PIDReg-Hold(S413,S553)
	S555= CtrlIMMU=0                                            Premise(F262)
	S556= CtrlPC=0                                              Premise(F263)
	S557= CtrlPCInc=0                                           Premise(F264)
	S558= PC[CIA]=addr                                          PC-Hold(S417,S557)
	S559= PC[Out]=addr+4                                        PC-Hold(S418,S556,S557)
	S560= CtrlIAddrReg=0                                        Premise(F265)
	S561= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S420,S560)
	S562= CtrlIMMUHitReg=0                                      Premise(F266)
	S563= [IMMUHitReg]=IMMUHit(pid,addr)                        IMMUHitReg-Hold(S422,S562)
	S564= CtrlICache=0                                          Premise(F267)
	S565= ICache[addr]={24,rS,rA,UIMM}                          ICache-Hold(S424,S564)
	S566= CtrlICacheReg=0                                       Premise(F268)
	S567= [ICacheReg]={24,rS,rA,UIMM}                           ICacheReg-Hold(S426,S566)
	S568= CtrlICacheHitReg=0                                    Premise(F269)
	S569= [ICacheHitReg]=ICacheHit(addr)                        ICacheHitReg-Hold(S428,S568)
	S570= CtrlIMem=0                                            Premise(F270)
	S571= IMem[{pid,addr}]={24,rS,rA,UIMM}                      IMem-Hold(S430,S570)
	S572= CtrlIRMux=0                                           Premise(F271)
	S573= CtrlIR=0                                              Premise(F272)
	S574= [IR]={24,rS,rA,UIMM}                                  IR-Hold(S433,S573)
	S575= CtrlGPRegs=0                                          Premise(F273)
	S576= GPRegs[rS]=a                                          GPRegs-Hold(S435,S575)
	S577= CtrlA=0                                               Premise(F274)
	S578= [A]=a                                                 A-Hold(S437,S577)
	S579= CtrlB=0                                               Premise(F275)
	S580= [B]={16'b0,UIMM}                                      B-Hold(S439,S579)
	S581= CtrlALUOut=0                                          Premise(F276)
	S582= [ALUOut]=a|{16'b0,UIMM}                               ALUOut-Hold(S441,S581)
	S583= CtrlXERSO=0                                           Premise(F277)
	S584= CtrlXEROV=0                                           Premise(F278)
	S585= CtrlXERCA=0                                           Premise(F279)
	S586= CtrlDR4bit=0                                          Premise(F280)
	S587= CtrlCRRegs=0                                          Premise(F281)
	S588= CtrlCRRegsCR0=0                                       Premise(F282)
	S589= CtrlCRRegsW4bitRegs=0                                 Premise(F283)
	S590= CtrlCRRegsW1bitRegs=0                                 Premise(F284)

DMMU1	S591= PIDReg.Out=pid                                        PIDReg-Out(S554)
	S592= PIDReg.Out26_31=pid[26:31]                            PIDReg-Out(S554)
	S593= PIDReg.Out30_31=pid[30:31]                            PIDReg-Out(S554)
	S594= PC.CIA=addr                                           PC-Out(S558)
	S595= PC.CIA31_28=addr[31:28]                               PC-Out(S558)
	S596= PC.Out=addr+4                                         PC-Out(S559)
	S597= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S561)
	S598= IAddrReg.Out26_31={pid,addr}[26:31]                   IAddrReg-Out(S561)
	S599= IAddrReg.Out30_31={pid,addr}[30:31]                   IAddrReg-Out(S561)
	S600= IMMUHitReg.Out=IMMUHit(pid,addr)                      IMMUHitReg-Out(S563)
	S601= IMMUHitReg.Out26_31=IMMUHit(pid,addr)[26:31]          IMMUHitReg-Out(S563)
	S602= IMMUHitReg.Out30_31=IMMUHit(pid,addr)[30:31]          IMMUHitReg-Out(S563)
	S603= ICacheReg.Out={24,rS,rA,UIMM}                         ICacheReg-Out(S567)
	S604= ICacheReg.Out26_31={24,rS,rA,UIMM}[26:31]             ICacheReg-Out(S567)
	S605= ICacheReg.Out30_31={24,rS,rA,UIMM}[30:31]             ICacheReg-Out(S567)
	S606= ICacheHitReg.Out=ICacheHit(addr)                      ICacheHitReg-Out(S569)
	S607= ICacheHitReg.Out26_31=ICacheHit(addr)[26:31]          ICacheHitReg-Out(S569)
	S608= ICacheHitReg.Out30_31=ICacheHit(addr)[30:31]          ICacheHitReg-Out(S569)
	S609= IR.Out0_5=24                                          IR-Out(S574)
	S610= IR.Out6_10=rS                                         IR-Out(S574)
	S611= IR.Out11_15=rA                                        IR-Out(S574)
	S612= IR.Out16_31=UIMM                                      IR-Out(S574)
	S613= A.Out=a                                               A-Out(S578)
	S614= A.Out26_31=a[26:31]                                   A-Out(S578)
	S615= A.Out30_31=a[30:31]                                   A-Out(S578)
	S616= B.Out={16'b0,UIMM}                                    B-Out(S580)
	S617= B.Out26_31={16'b0,UIMM}[26:31]                        B-Out(S580)
	S618= B.Out30_31={16'b0,UIMM}[30:31]                        B-Out(S580)
	S619= ALUOut.Out=a|{16'b0,UIMM}                             ALUOut-Out(S582)
	S620= ALUOut.Out26_31=a|{16'b0,UIMM}[26:31]                 ALUOut-Out(S582)
	S621= ALUOut.Out30_31=a|{16'b0,UIMM}[30:31]                 ALUOut-Out(S582)
	S622= PIDReg.Out=>IMMU.PID                                  Premise(F285)
	S623= IMMU.PID=pid                                          Path(S591,S622)
	S624= PC.Out=>IMMU.IEA                                      Premise(F286)
	S625= IMMU.IEA=addr+4                                       Path(S596,S624)
	S626= IMMU.Addr={pid,addr+4}                                IMMU-Search(S623,S625)
	S627= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S623,S625)
	S628= IMMU.Addr=>IAddrReg.In                                Premise(F287)
	S629= IAddrReg.In={pid,addr+4}                              Path(S626,S628)
	S630= IMMU.Hit=>IMMUHitReg.In                               Premise(F288)
	S631= IMMUHitReg.In=IMMUHit(pid,addr+4)                     Path(S627,S630)
	S632= PC.Out=>ICache.IEA                                    Premise(F289)
	S633= ICache.IEA=addr+4                                     Path(S596,S632)
	S634= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S633)
	S635= ICache.Out=>ICacheReg.In                              Premise(F290)
	S636= ICache.Hit=>ICacheHitReg.In                           Premise(F291)
	S637= ICacheHitReg.In=ICacheHit(addr+4)                     Path(S634,S636)
	S638= IMMUHitReg.Out=>CU.IMemHit                            Premise(F292)
	S639= CU.IMemHit=IMMUHit(pid,addr)                          Path(S600,S638)
	S640= ICacheHitReg.Out=>CU.ICacheHit                        Premise(F293)
	S641= CU.ICacheHit=ICacheHit(addr)                          Path(S606,S640)
	S642= IAddrReg.Out=>IMem.RAddr                              Premise(F294)
	S643= IMem.RAddr={pid,addr}                                 Path(S597,S642)
	S644= IMem.Out={24,rS,rA,UIMM}                              IMem-Read(S643,S571)
	S645= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S643,S571)
	S646= IMem.Out=>IRMux.MemData                               Premise(F295)
	S647= IRMux.MemData={24,rS,rA,UIMM}                         Path(S644,S646)
	S648= ICacheReg.Out=>IRMux.CacheData                        Premise(F296)
	S649= IRMux.CacheData={24,rS,rA,UIMM}                       Path(S603,S648)
	S650= IRMux.Out={24,rS,rA,UIMM}                             IRMux-Select(S647,S649)
	S651= IMMUHitReg.Out=>IRMux.MemSel                          Premise(F297)
	S652= IRMux.MemSel=IMMUHit(pid,addr)                        Path(S600,S651)
	S653= ICacheHitReg.Out=>IRMux.CacheSel                      Premise(F298)
	S654= IRMux.CacheSel=ICacheHit(addr)                        Path(S606,S653)
	S655= IRMux.Out=>IR.In                                      Premise(F299)
	S656= IR.In={24,rS,rA,UIMM}                                 Path(S650,S655)
	S657= IMem.MEM8WordOut=>ICache.WData                        Premise(F300)
	S658= ICache.WData=IMemGet8Word({pid,addr})                 Path(S645,S657)
	S659= PC.Out=>ICache.IEA                                    Premise(F301)
	S660= IR.Out0_5=>CU.Op                                      Premise(F302)
	S661= CU.Op=24                                              Path(S609,S660)
	S662= CU.Func=alu_or                                        CU(S661)
	S663= IR.Out6_10=>GPRegs.RReg1                              Premise(F303)
	S664= GPRegs.RReg1=rS                                       Path(S610,S663)
	S665= GPRegs.Rdata1=a                                       GPRegs-Read(S664,S576)
	S666= IR.Out16_31=>LIMMEXT.In                               Premise(F304)
	S667= LIMMEXT.In=UIMM                                       Path(S612,S666)
	S668= LIMMEXT.Out={16'b0,UIMM}                              LIMMEXT(S667)
	S669= GPRegs.Rdata1=>A.In                                   Premise(F305)
	S670= A.In=a                                                Path(S665,S669)
	S671= LIMMEXT.Out=>B.In                                     Premise(F306)
	S672= B.In={16'b0,UIMM}                                     Path(S668,S671)
	S673= A.Out=>ALU.A                                          Premise(F307)
	S674= ALU.A=a                                               Path(S613,S673)
	S675= B.Out=>ALU.B                                          Premise(F308)
	S676= ALU.B={16'b0,UIMM}                                    Path(S616,S675)
	S677= CU.Func=>ALU.Func                                     Premise(F309)
	S678= ALU.Func=alu_or                                       Path(S662,S677)
	S679= ALU.Out=a|{16'b0,UIMM}                                ALU(S674,S676)
	S680= ALU.CMP=Compare0(a|{16'b0,UIMM})                      ALU(S674,S676)
	S681= ALU.OV=OverFlow(a|{16'b0,UIMM})                       ALU(S674,S676)
	S682= ALU.CA=Carry(a|{16'b0,UIMM})                          ALU(S674,S676)
	S683= ALU.Out=>ALUOut.In                                    Premise(F310)
	S684= ALUOut.In=a|{16'b0,UIMM}                              Path(S679,S683)
	S685= ALU.CMP=>DataCmb.A                                    Premise(F311)
	S686= DataCmb.A=Compare0(a|{16'b0,UIMM})                    Path(S680,S685)
	S687= XER.SOOut=>DataCmb.B                                  Premise(F312)
	S688= DataCmb.Out=>DR4bit.In                                Premise(F313)
	S689= IR.Out11_15=>GPRegs.WReg                              Premise(F314)
	S690= GPRegs.WReg=rA                                        Path(S611,S689)
	S691= ALUOut.Out=>GPRegs.WData                              Premise(F315)
	S692= GPRegs.WData=a|{16'b0,UIMM}                           Path(S619,S691)
	S693= DR4bit.Out=>CRRegs.CR0In                              Premise(F316)
	S694= CtrlPIDReg=0                                          Premise(F317)
	S695= [PIDReg]=pid                                          PIDReg-Hold(S554,S694)
	S696= CtrlIMMU=0                                            Premise(F318)
	S697= CtrlPC=0                                              Premise(F319)
	S698= CtrlPCInc=0                                           Premise(F320)
	S699= PC[CIA]=addr                                          PC-Hold(S558,S698)
	S700= PC[Out]=addr+4                                        PC-Hold(S559,S697,S698)
	S701= CtrlIAddrReg=0                                        Premise(F321)
	S702= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S561,S701)
	S703= CtrlIMMUHitReg=0                                      Premise(F322)
	S704= [IMMUHitReg]=IMMUHit(pid,addr)                        IMMUHitReg-Hold(S563,S703)
	S705= CtrlICache=0                                          Premise(F323)
	S706= ICache[addr]={24,rS,rA,UIMM}                          ICache-Hold(S565,S705)
	S707= CtrlICacheReg=0                                       Premise(F324)
	S708= [ICacheReg]={24,rS,rA,UIMM}                           ICacheReg-Hold(S567,S707)
	S709= CtrlICacheHitReg=0                                    Premise(F325)
	S710= [ICacheHitReg]=ICacheHit(addr)                        ICacheHitReg-Hold(S569,S709)
	S711= CtrlIMem=0                                            Premise(F326)
	S712= IMem[{pid,addr}]={24,rS,rA,UIMM}                      IMem-Hold(S571,S711)
	S713= CtrlIRMux=0                                           Premise(F327)
	S714= CtrlIR=0                                              Premise(F328)
	S715= [IR]={24,rS,rA,UIMM}                                  IR-Hold(S574,S714)
	S716= CtrlGPRegs=0                                          Premise(F329)
	S717= GPRegs[rS]=a                                          GPRegs-Hold(S576,S716)
	S718= CtrlA=0                                               Premise(F330)
	S719= [A]=a                                                 A-Hold(S578,S718)
	S720= CtrlB=0                                               Premise(F331)
	S721= [B]={16'b0,UIMM}                                      B-Hold(S580,S720)
	S722= CtrlALUOut=0                                          Premise(F332)
	S723= [ALUOut]=a|{16'b0,UIMM}                               ALUOut-Hold(S582,S722)
	S724= CtrlXERSO=0                                           Premise(F333)
	S725= CtrlXEROV=0                                           Premise(F334)
	S726= CtrlXERCA=0                                           Premise(F335)
	S727= CtrlDR4bit=0                                          Premise(F336)
	S728= CtrlCRRegs=0                                          Premise(F337)
	S729= CtrlCRRegsCR0=0                                       Premise(F338)
	S730= CtrlCRRegsW4bitRegs=0                                 Premise(F339)
	S731= CtrlCRRegsW1bitRegs=0                                 Premise(F340)

DMMU2	S732= PIDReg.Out=pid                                        PIDReg-Out(S695)
	S733= PIDReg.Out26_31=pid[26:31]                            PIDReg-Out(S695)
	S734= PIDReg.Out30_31=pid[30:31]                            PIDReg-Out(S695)
	S735= PC.CIA=addr                                           PC-Out(S699)
	S736= PC.CIA31_28=addr[31:28]                               PC-Out(S699)
	S737= PC.Out=addr+4                                         PC-Out(S700)
	S738= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S702)
	S739= IAddrReg.Out26_31={pid,addr}[26:31]                   IAddrReg-Out(S702)
	S740= IAddrReg.Out30_31={pid,addr}[30:31]                   IAddrReg-Out(S702)
	S741= IMMUHitReg.Out=IMMUHit(pid,addr)                      IMMUHitReg-Out(S704)
	S742= IMMUHitReg.Out26_31=IMMUHit(pid,addr)[26:31]          IMMUHitReg-Out(S704)
	S743= IMMUHitReg.Out30_31=IMMUHit(pid,addr)[30:31]          IMMUHitReg-Out(S704)
	S744= ICacheReg.Out={24,rS,rA,UIMM}                         ICacheReg-Out(S708)
	S745= ICacheReg.Out26_31={24,rS,rA,UIMM}[26:31]             ICacheReg-Out(S708)
	S746= ICacheReg.Out30_31={24,rS,rA,UIMM}[30:31]             ICacheReg-Out(S708)
	S747= ICacheHitReg.Out=ICacheHit(addr)                      ICacheHitReg-Out(S710)
	S748= ICacheHitReg.Out26_31=ICacheHit(addr)[26:31]          ICacheHitReg-Out(S710)
	S749= ICacheHitReg.Out30_31=ICacheHit(addr)[30:31]          ICacheHitReg-Out(S710)
	S750= IR.Out0_5=24                                          IR-Out(S715)
	S751= IR.Out6_10=rS                                         IR-Out(S715)
	S752= IR.Out11_15=rA                                        IR-Out(S715)
	S753= IR.Out16_31=UIMM                                      IR-Out(S715)
	S754= A.Out=a                                               A-Out(S719)
	S755= A.Out26_31=a[26:31]                                   A-Out(S719)
	S756= A.Out30_31=a[30:31]                                   A-Out(S719)
	S757= B.Out={16'b0,UIMM}                                    B-Out(S721)
	S758= B.Out26_31={16'b0,UIMM}[26:31]                        B-Out(S721)
	S759= B.Out30_31={16'b0,UIMM}[30:31]                        B-Out(S721)
	S760= ALUOut.Out=a|{16'b0,UIMM}                             ALUOut-Out(S723)
	S761= ALUOut.Out26_31=a|{16'b0,UIMM}[26:31]                 ALUOut-Out(S723)
	S762= ALUOut.Out30_31=a|{16'b0,UIMM}[30:31]                 ALUOut-Out(S723)
	S763= PIDReg.Out=>IMMU.PID                                  Premise(F341)
	S764= IMMU.PID=pid                                          Path(S732,S763)
	S765= PC.Out=>IMMU.IEA                                      Premise(F342)
	S766= IMMU.IEA=addr+4                                       Path(S737,S765)
	S767= IMMU.Addr={pid,addr+4}                                IMMU-Search(S764,S766)
	S768= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S764,S766)
	S769= IMMU.Addr=>IAddrReg.In                                Premise(F343)
	S770= IAddrReg.In={pid,addr+4}                              Path(S767,S769)
	S771= IMMU.Hit=>IMMUHitReg.In                               Premise(F344)
	S772= IMMUHitReg.In=IMMUHit(pid,addr+4)                     Path(S768,S771)
	S773= PC.Out=>ICache.IEA                                    Premise(F345)
	S774= ICache.IEA=addr+4                                     Path(S737,S773)
	S775= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S774)
	S776= ICache.Out=>ICacheReg.In                              Premise(F346)
	S777= ICache.Hit=>ICacheHitReg.In                           Premise(F347)
	S778= ICacheHitReg.In=ICacheHit(addr+4)                     Path(S775,S777)
	S779= IMMUHitReg.Out=>CU.IMemHit                            Premise(F348)
	S780= CU.IMemHit=IMMUHit(pid,addr)                          Path(S741,S779)
	S781= ICacheHitReg.Out=>CU.ICacheHit                        Premise(F349)
	S782= CU.ICacheHit=ICacheHit(addr)                          Path(S747,S781)
	S783= IAddrReg.Out=>IMem.RAddr                              Premise(F350)
	S784= IMem.RAddr={pid,addr}                                 Path(S738,S783)
	S785= IMem.Out={24,rS,rA,UIMM}                              IMem-Read(S784,S712)
	S786= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S784,S712)
	S787= IMem.Out=>IRMux.MemData                               Premise(F351)
	S788= IRMux.MemData={24,rS,rA,UIMM}                         Path(S785,S787)
	S789= ICacheReg.Out=>IRMux.CacheData                        Premise(F352)
	S790= IRMux.CacheData={24,rS,rA,UIMM}                       Path(S744,S789)
	S791= IRMux.Out={24,rS,rA,UIMM}                             IRMux-Select(S788,S790)
	S792= IMMUHitReg.Out=>IRMux.MemSel                          Premise(F353)
	S793= IRMux.MemSel=IMMUHit(pid,addr)                        Path(S741,S792)
	S794= ICacheHitReg.Out=>IRMux.CacheSel                      Premise(F354)
	S795= IRMux.CacheSel=ICacheHit(addr)                        Path(S747,S794)
	S796= IRMux.Out=>IR.In                                      Premise(F355)
	S797= IR.In={24,rS,rA,UIMM}                                 Path(S791,S796)
	S798= IMem.MEM8WordOut=>ICache.WData                        Premise(F356)
	S799= ICache.WData=IMemGet8Word({pid,addr})                 Path(S786,S798)
	S800= PC.Out=>ICache.IEA                                    Premise(F357)
	S801= IR.Out0_5=>CU.Op                                      Premise(F358)
	S802= CU.Op=24                                              Path(S750,S801)
	S803= CU.Func=alu_or                                        CU(S802)
	S804= IR.Out6_10=>GPRegs.RReg1                              Premise(F359)
	S805= GPRegs.RReg1=rS                                       Path(S751,S804)
	S806= GPRegs.Rdata1=a                                       GPRegs-Read(S805,S717)
	S807= IR.Out16_31=>LIMMEXT.In                               Premise(F360)
	S808= LIMMEXT.In=UIMM                                       Path(S753,S807)
	S809= LIMMEXT.Out={16'b0,UIMM}                              LIMMEXT(S808)
	S810= GPRegs.Rdata1=>A.In                                   Premise(F361)
	S811= A.In=a                                                Path(S806,S810)
	S812= LIMMEXT.Out=>B.In                                     Premise(F362)
	S813= B.In={16'b0,UIMM}                                     Path(S809,S812)
	S814= A.Out=>ALU.A                                          Premise(F363)
	S815= ALU.A=a                                               Path(S754,S814)
	S816= B.Out=>ALU.B                                          Premise(F364)
	S817= ALU.B={16'b0,UIMM}                                    Path(S757,S816)
	S818= CU.Func=>ALU.Func                                     Premise(F365)
	S819= ALU.Func=alu_or                                       Path(S803,S818)
	S820= ALU.Out=a|{16'b0,UIMM}                                ALU(S815,S817)
	S821= ALU.CMP=Compare0(a|{16'b0,UIMM})                      ALU(S815,S817)
	S822= ALU.OV=OverFlow(a|{16'b0,UIMM})                       ALU(S815,S817)
	S823= ALU.CA=Carry(a|{16'b0,UIMM})                          ALU(S815,S817)
	S824= ALU.Out=>ALUOut.In                                    Premise(F366)
	S825= ALUOut.In=a|{16'b0,UIMM}                              Path(S820,S824)
	S826= ALU.CMP=>DataCmb.A                                    Premise(F367)
	S827= DataCmb.A=Compare0(a|{16'b0,UIMM})                    Path(S821,S826)
	S828= XER.SOOut=>DataCmb.B                                  Premise(F368)
	S829= DataCmb.Out=>DR4bit.In                                Premise(F369)
	S830= IR.Out11_15=>GPRegs.WReg                              Premise(F370)
	S831= GPRegs.WReg=rA                                        Path(S752,S830)
	S832= ALUOut.Out=>GPRegs.WData                              Premise(F371)
	S833= GPRegs.WData=a|{16'b0,UIMM}                           Path(S760,S832)
	S834= DR4bit.Out=>CRRegs.CR0In                              Premise(F372)
	S835= CtrlPIDReg=0                                          Premise(F373)
	S836= [PIDReg]=pid                                          PIDReg-Hold(S695,S835)
	S837= CtrlIMMU=0                                            Premise(F374)
	S838= CtrlPC=0                                              Premise(F375)
	S839= CtrlPCInc=0                                           Premise(F376)
	S840= PC[CIA]=addr                                          PC-Hold(S699,S839)
	S841= PC[Out]=addr+4                                        PC-Hold(S700,S838,S839)
	S842= CtrlIAddrReg=0                                        Premise(F377)
	S843= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S702,S842)
	S844= CtrlIMMUHitReg=0                                      Premise(F378)
	S845= [IMMUHitReg]=IMMUHit(pid,addr)                        IMMUHitReg-Hold(S704,S844)
	S846= CtrlICache=0                                          Premise(F379)
	S847= ICache[addr]={24,rS,rA,UIMM}                          ICache-Hold(S706,S846)
	S848= CtrlICacheReg=0                                       Premise(F380)
	S849= [ICacheReg]={24,rS,rA,UIMM}                           ICacheReg-Hold(S708,S848)
	S850= CtrlICacheHitReg=0                                    Premise(F381)
	S851= [ICacheHitReg]=ICacheHit(addr)                        ICacheHitReg-Hold(S710,S850)
	S852= CtrlIMem=0                                            Premise(F382)
	S853= IMem[{pid,addr}]={24,rS,rA,UIMM}                      IMem-Hold(S712,S852)
	S854= CtrlIRMux=0                                           Premise(F383)
	S855= CtrlIR=0                                              Premise(F384)
	S856= [IR]={24,rS,rA,UIMM}                                  IR-Hold(S715,S855)
	S857= CtrlGPRegs=0                                          Premise(F385)
	S858= GPRegs[rS]=a                                          GPRegs-Hold(S717,S857)
	S859= CtrlA=0                                               Premise(F386)
	S860= [A]=a                                                 A-Hold(S719,S859)
	S861= CtrlB=0                                               Premise(F387)
	S862= [B]={16'b0,UIMM}                                      B-Hold(S721,S861)
	S863= CtrlALUOut=0                                          Premise(F388)
	S864= [ALUOut]=a|{16'b0,UIMM}                               ALUOut-Hold(S723,S863)
	S865= CtrlXERSO=0                                           Premise(F389)
	S866= CtrlXEROV=0                                           Premise(F390)
	S867= CtrlXERCA=0                                           Premise(F391)
	S868= CtrlDR4bit=0                                          Premise(F392)
	S869= CtrlCRRegs=0                                          Premise(F393)
	S870= CtrlCRRegsCR0=0                                       Premise(F394)
	S871= CtrlCRRegsW4bitRegs=0                                 Premise(F395)
	S872= CtrlCRRegsW1bitRegs=0                                 Premise(F396)

WB	S873= PIDReg.Out=pid                                        PIDReg-Out(S836)
	S874= PIDReg.Out26_31=pid[26:31]                            PIDReg-Out(S836)
	S875= PIDReg.Out30_31=pid[30:31]                            PIDReg-Out(S836)
	S876= PC.CIA=addr                                           PC-Out(S840)
	S877= PC.CIA31_28=addr[31:28]                               PC-Out(S840)
	S878= PC.Out=addr+4                                         PC-Out(S841)
	S879= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S843)
	S880= IAddrReg.Out26_31={pid,addr}[26:31]                   IAddrReg-Out(S843)
	S881= IAddrReg.Out30_31={pid,addr}[30:31]                   IAddrReg-Out(S843)
	S882= IMMUHitReg.Out=IMMUHit(pid,addr)                      IMMUHitReg-Out(S845)
	S883= IMMUHitReg.Out26_31=IMMUHit(pid,addr)[26:31]          IMMUHitReg-Out(S845)
	S884= IMMUHitReg.Out30_31=IMMUHit(pid,addr)[30:31]          IMMUHitReg-Out(S845)
	S885= ICacheReg.Out={24,rS,rA,UIMM}                         ICacheReg-Out(S849)
	S886= ICacheReg.Out26_31={24,rS,rA,UIMM}[26:31]             ICacheReg-Out(S849)
	S887= ICacheReg.Out30_31={24,rS,rA,UIMM}[30:31]             ICacheReg-Out(S849)
	S888= ICacheHitReg.Out=ICacheHit(addr)                      ICacheHitReg-Out(S851)
	S889= ICacheHitReg.Out26_31=ICacheHit(addr)[26:31]          ICacheHitReg-Out(S851)
	S890= ICacheHitReg.Out30_31=ICacheHit(addr)[30:31]          ICacheHitReg-Out(S851)
	S891= IR.Out0_5=24                                          IR-Out(S856)
	S892= IR.Out6_10=rS                                         IR-Out(S856)
	S893= IR.Out11_15=rA                                        IR-Out(S856)
	S894= IR.Out16_31=UIMM                                      IR-Out(S856)
	S895= A.Out=a                                               A-Out(S860)
	S896= A.Out26_31=a[26:31]                                   A-Out(S860)
	S897= A.Out30_31=a[30:31]                                   A-Out(S860)
	S898= B.Out={16'b0,UIMM}                                    B-Out(S862)
	S899= B.Out26_31={16'b0,UIMM}[26:31]                        B-Out(S862)
	S900= B.Out30_31={16'b0,UIMM}[30:31]                        B-Out(S862)
	S901= ALUOut.Out=a|{16'b0,UIMM}                             ALUOut-Out(S864)
	S902= ALUOut.Out26_31=a|{16'b0,UIMM}[26:31]                 ALUOut-Out(S864)
	S903= ALUOut.Out30_31=a|{16'b0,UIMM}[30:31]                 ALUOut-Out(S864)
	S904= PIDReg.Out=>IMMU.PID                                  Premise(F397)
	S905= IMMU.PID=pid                                          Path(S873,S904)
	S906= PC.Out=>IMMU.IEA                                      Premise(F398)
	S907= IMMU.IEA=addr+4                                       Path(S878,S906)
	S908= IMMU.Addr={pid,addr+4}                                IMMU-Search(S905,S907)
	S909= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S905,S907)
	S910= IMMU.Addr=>IAddrReg.In                                Premise(F399)
	S911= IAddrReg.In={pid,addr+4}                              Path(S908,S910)
	S912= IMMU.Hit=>IMMUHitReg.In                               Premise(F400)
	S913= IMMUHitReg.In=IMMUHit(pid,addr+4)                     Path(S909,S912)
	S914= PC.Out=>ICache.IEA                                    Premise(F401)
	S915= ICache.IEA=addr+4                                     Path(S878,S914)
	S916= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S915)
	S917= ICache.Out=>ICacheReg.In                              Premise(F402)
	S918= ICache.Hit=>ICacheHitReg.In                           Premise(F403)
	S919= ICacheHitReg.In=ICacheHit(addr+4)                     Path(S916,S918)
	S920= IMMUHitReg.Out=>CU.IMemHit                            Premise(F404)
	S921= CU.IMemHit=IMMUHit(pid,addr)                          Path(S882,S920)
	S922= ICacheHitReg.Out=>CU.ICacheHit                        Premise(F405)
	S923= CU.ICacheHit=ICacheHit(addr)                          Path(S888,S922)
	S924= IAddrReg.Out=>IMem.RAddr                              Premise(F406)
	S925= IMem.RAddr={pid,addr}                                 Path(S879,S924)
	S926= IMem.Out={24,rS,rA,UIMM}                              IMem-Read(S925,S853)
	S927= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S925,S853)
	S928= IMem.Out=>IRMux.MemData                               Premise(F407)
	S929= IRMux.MemData={24,rS,rA,UIMM}                         Path(S926,S928)
	S930= ICacheReg.Out=>IRMux.CacheData                        Premise(F408)
	S931= IRMux.CacheData={24,rS,rA,UIMM}                       Path(S885,S930)
	S932= IRMux.Out={24,rS,rA,UIMM}                             IRMux-Select(S929,S931)
	S933= IMMUHitReg.Out=>IRMux.MemSel                          Premise(F409)
	S934= IRMux.MemSel=IMMUHit(pid,addr)                        Path(S882,S933)
	S935= ICacheHitReg.Out=>IRMux.CacheSel                      Premise(F410)
	S936= IRMux.CacheSel=ICacheHit(addr)                        Path(S888,S935)
	S937= IRMux.Out=>IR.In                                      Premise(F411)
	S938= IR.In={24,rS,rA,UIMM}                                 Path(S932,S937)
	S939= IMem.MEM8WordOut=>ICache.WData                        Premise(F412)
	S940= ICache.WData=IMemGet8Word({pid,addr})                 Path(S927,S939)
	S941= PC.Out=>ICache.IEA                                    Premise(F413)
	S942= IR.Out0_5=>CU.Op                                      Premise(F414)
	S943= CU.Op=24                                              Path(S891,S942)
	S944= CU.Func=alu_or                                        CU(S943)
	S945= IR.Out6_10=>GPRegs.RReg1                              Premise(F415)
	S946= GPRegs.RReg1=rS                                       Path(S892,S945)
	S947= GPRegs.Rdata1=a                                       GPRegs-Read(S946,S858)
	S948= IR.Out16_31=>LIMMEXT.In                               Premise(F416)
	S949= LIMMEXT.In=UIMM                                       Path(S894,S948)
	S950= LIMMEXT.Out={16'b0,UIMM}                              LIMMEXT(S949)
	S951= GPRegs.Rdata1=>A.In                                   Premise(F417)
	S952= A.In=a                                                Path(S947,S951)
	S953= LIMMEXT.Out=>B.In                                     Premise(F418)
	S954= B.In={16'b0,UIMM}                                     Path(S950,S953)
	S955= A.Out=>ALU.A                                          Premise(F419)
	S956= ALU.A=a                                               Path(S895,S955)
	S957= B.Out=>ALU.B                                          Premise(F420)
	S958= ALU.B={16'b0,UIMM}                                    Path(S898,S957)
	S959= CU.Func=>ALU.Func                                     Premise(F421)
	S960= ALU.Func=alu_or                                       Path(S944,S959)
	S961= ALU.Out=a|{16'b0,UIMM}                                ALU(S956,S958)
	S962= ALU.CMP=Compare0(a|{16'b0,UIMM})                      ALU(S956,S958)
	S963= ALU.OV=OverFlow(a|{16'b0,UIMM})                       ALU(S956,S958)
	S964= ALU.CA=Carry(a|{16'b0,UIMM})                          ALU(S956,S958)
	S965= ALU.Out=>ALUOut.In                                    Premise(F422)
	S966= ALUOut.In=a|{16'b0,UIMM}                              Path(S961,S965)
	S967= ALU.CMP=>DataCmb.A                                    Premise(F423)
	S968= DataCmb.A=Compare0(a|{16'b0,UIMM})                    Path(S962,S967)
	S969= XER.SOOut=>DataCmb.B                                  Premise(F424)
	S970= DataCmb.Out=>DR4bit.In                                Premise(F425)
	S971= IR.Out11_15=>GPRegs.WReg                              Premise(F426)
	S972= GPRegs.WReg=rA                                        Path(S893,S971)
	S973= ALUOut.Out=>GPRegs.WData                              Premise(F427)
	S974= GPRegs.WData=a|{16'b0,UIMM}                           Path(S901,S973)
	S975= DR4bit.Out=>CRRegs.CR0In                              Premise(F428)
	S976= CtrlPIDReg=0                                          Premise(F429)
	S977= [PIDReg]=pid                                          PIDReg-Hold(S836,S976)
	S978= CtrlIMMU=0                                            Premise(F430)
	S979= CtrlPC=0                                              Premise(F431)
	S980= CtrlPCInc=0                                           Premise(F432)
	S981= PC[CIA]=addr                                          PC-Hold(S840,S980)
	S982= PC[Out]=addr+4                                        PC-Hold(S841,S979,S980)
	S983= CtrlIAddrReg=0                                        Premise(F433)
	S984= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S843,S983)
	S985= CtrlIMMUHitReg=0                                      Premise(F434)
	S986= [IMMUHitReg]=IMMUHit(pid,addr)                        IMMUHitReg-Hold(S845,S985)
	S987= CtrlICache=0                                          Premise(F435)
	S988= ICache[addr]={24,rS,rA,UIMM}                          ICache-Hold(S847,S987)
	S989= CtrlICacheReg=0                                       Premise(F436)
	S990= [ICacheReg]={24,rS,rA,UIMM}                           ICacheReg-Hold(S849,S989)
	S991= CtrlICacheHitReg=0                                    Premise(F437)
	S992= [ICacheHitReg]=ICacheHit(addr)                        ICacheHitReg-Hold(S851,S991)
	S993= CtrlIMem=0                                            Premise(F438)
	S994= IMem[{pid,addr}]={24,rS,rA,UIMM}                      IMem-Hold(S853,S993)
	S995= CtrlIRMux=0                                           Premise(F439)
	S996= CtrlIR=0                                              Premise(F440)
	S997= [IR]={24,rS,rA,UIMM}                                  IR-Hold(S856,S996)
	S998= CtrlGPRegs=1                                          Premise(F441)
	S999= GPRegs[rA]=a|{16'b0,UIMM}                             GPRegs-Write(S972,S974,S998)
	S1000= CtrlA=0                                              Premise(F442)
	S1001= [A]=a                                                A-Hold(S860,S1000)
	S1002= CtrlB=0                                              Premise(F443)
	S1003= [B]={16'b0,UIMM}                                     B-Hold(S862,S1002)
	S1004= CtrlALUOut=0                                         Premise(F444)
	S1005= [ALUOut]=a|{16'b0,UIMM}                              ALUOut-Hold(S864,S1004)
	S1006= CtrlXERSO=0                                          Premise(F445)
	S1007= CtrlXEROV=0                                          Premise(F446)
	S1008= CtrlXERCA=0                                          Premise(F447)
	S1009= CtrlDR4bit=0                                         Premise(F448)
	S1010= CtrlCRRegs=0                                         Premise(F449)
	S1011= CtrlCRRegsCR0=1                                      Premise(F450)
	S1012= CtrlCRRegsW4bitRegs=0                                Premise(F451)
	S1013= CtrlCRRegsW1bitRegs=0                                Premise(F452)

POST	S977= [PIDReg]=pid                                          PIDReg-Hold(S836,S976)
	S981= PC[CIA]=addr                                          PC-Hold(S840,S980)
	S982= PC[Out]=addr+4                                        PC-Hold(S841,S979,S980)
	S984= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S843,S983)
	S986= [IMMUHitReg]=IMMUHit(pid,addr)                        IMMUHitReg-Hold(S845,S985)
	S988= ICache[addr]={24,rS,rA,UIMM}                          ICache-Hold(S847,S987)
	S990= [ICacheReg]={24,rS,rA,UIMM}                           ICacheReg-Hold(S849,S989)
	S992= [ICacheHitReg]=ICacheHit(addr)                        ICacheHitReg-Hold(S851,S991)
	S994= IMem[{pid,addr}]={24,rS,rA,UIMM}                      IMem-Hold(S853,S993)
	S997= [IR]={24,rS,rA,UIMM}                                  IR-Hold(S856,S996)
	S999= GPRegs[rA]=a|{16'b0,UIMM}                             GPRegs-Write(S972,S974,S998)
	S1001= [A]=a                                                A-Hold(S860,S1000)
	S1003= [B]={16'b0,UIMM}                                     B-Hold(S862,S1002)
	S1005= [ALUOut]=a|{16'b0,UIMM}                              ALUOut-Hold(S864,S1004)

