<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p946" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_946{left:699px;bottom:68px;letter-spacing:0.13px;word-spacing:-0.1px;}
#t2_946{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_946{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_946{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_946{left:69px;bottom:1083px;letter-spacing:0.19px;word-spacing:0.01px;}
#t6_946{left:359px;bottom:901px;letter-spacing:0.12px;word-spacing:0.02px;}
#t7_946{left:69px;bottom:817px;letter-spacing:-0.13px;}
#t8_946{left:69px;bottom:794px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t9_946{left:506px;bottom:794px;letter-spacing:-0.17px;word-spacing:-0.37px;}
#ta_946{left:645px;bottom:794px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tb_946{left:69px;bottom:778px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tc_946{left:69px;bottom:755px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#td_946{left:69px;bottom:558px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#te_946{left:69px;bottom:541px;letter-spacing:-0.14px;word-spacing:-0.36px;}
#tf_946{left:69px;bottom:524px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tg_946{left:69px;bottom:501px;letter-spacing:-0.14px;word-spacing:-0.84px;}
#th_946{left:69px;bottom:485px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ti_946{left:69px;bottom:468px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#tj_946{left:69px;bottom:451px;letter-spacing:-0.16px;word-spacing:-0.5px;}
#tk_946{left:69px;bottom:428px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tl_946{left:405px;bottom:428px;letter-spacing:-0.18px;word-spacing:-0.48px;}
#tm_946{left:523px;bottom:428px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tn_946{left:69px;bottom:411px;letter-spacing:-0.14px;}
#to_946{left:69px;bottom:385px;}
#tp_946{left:95px;bottom:388px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#tq_946{left:375px;bottom:395px;}
#tr_946{left:69px;bottom:362px;}
#ts_946{left:95px;bottom:365px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#tt_946{left:69px;bottom:339px;}
#tu_946{left:95px;bottom:343px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tv_946{left:69px;bottom:316px;}
#tw_946{left:95px;bottom:320px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#tx_946{left:69px;bottom:298px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#ty_946{left:298px;bottom:298px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tz_946{left:413px;bottom:298px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t10_946{left:71px;bottom:281px;letter-spacing:-0.14px;word-spacing:-0.69px;}
#t11_946{left:71px;bottom:265px;letter-spacing:-0.14px;word-spacing:-0.7px;}
#t12_946{left:387px;bottom:271px;}
#t13_946{left:399px;bottom:265px;letter-spacing:-0.14px;word-spacing:-0.67px;}
#t14_946{left:71px;bottom:248px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t15_946{left:74px;bottom:1065px;letter-spacing:-0.14px;}
#t16_946{left:74px;bottom:1050px;letter-spacing:-0.12px;}
#t17_946{left:304px;bottom:1065px;letter-spacing:-0.13px;}
#t18_946{left:304px;bottom:1050px;letter-spacing:-0.09px;}
#t19_946{left:365px;bottom:1065px;letter-spacing:-0.11px;word-spacing:0.05px;}
#t1a_946{left:365px;bottom:1050px;letter-spacing:-0.12px;}
#t1b_946{left:365px;bottom:1034px;letter-spacing:-0.12px;}
#t1c_946{left:439px;bottom:1065px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t1d_946{left:439px;bottom:1050px;letter-spacing:-0.17px;}
#t1e_946{left:563px;bottom:1065px;letter-spacing:-0.12px;}
#t1f_946{left:74px;bottom:1011px;letter-spacing:-0.11px;}
#t1g_946{left:74px;bottom:995px;letter-spacing:-0.14px;}
#t1h_946{left:304px;bottom:1011px;}
#t1i_946{left:365px;bottom:1011px;letter-spacing:-0.14px;}
#t1j_946{left:439px;bottom:1011px;letter-spacing:-0.17px;}
#t1k_946{left:563px;bottom:1011px;letter-spacing:-0.13px;word-spacing:-0.84px;}
#t1l_946{left:563px;bottom:995px;letter-spacing:-0.11px;}
#t1m_946{left:563px;bottom:978px;letter-spacing:-0.11px;}
#t1n_946{left:563px;bottom:961px;letter-spacing:-0.11px;}
#t1o_946{left:81px;bottom:880px;letter-spacing:-0.14px;}
#t1p_946{left:150px;bottom:880px;letter-spacing:-0.13px;}
#t1q_946{left:245px;bottom:880px;letter-spacing:-0.14px;word-spacing:-0.04px;}
#t1r_946{left:403px;bottom:880px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t1s_946{left:570px;bottom:880px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t1t_946{left:736px;bottom:880px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t1u_946{left:96px;bottom:855px;}
#t1v_946{left:156px;bottom:855px;letter-spacing:-0.17px;}
#t1w_946{left:234px;bottom:855px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1x_946{left:394px;bottom:855px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1y_946{left:591px;bottom:855px;letter-spacing:-0.17px;}
#t1z_946{left:757px;bottom:855px;letter-spacing:-0.16px;}
#t20_946{left:265px;bottom:610px;letter-spacing:0.12px;word-spacing:0.02px;}
#t21_946{left:356px;bottom:610px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t22_946{left:69px;bottom:194px;letter-spacing:0.14px;}
#t23_946{left:91px;bottom:194px;letter-spacing:0.1px;}
#t24_946{left:91px;bottom:179px;letter-spacing:0.1px;word-spacing:-0.59px;}
#t25_946{left:838px;bottom:185px;}
#t26_946{left:91px;bottom:163px;letter-spacing:0.1px;word-spacing:0.03px;}
#t27_946{left:69px;bottom:145px;letter-spacing:0.13px;}
#t28_946{left:91px;bottom:145px;letter-spacing:0.1px;word-spacing:0.02px;}
#t29_946{left:91px;bottom:130px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t2a_946{left:91px;bottom:115px;letter-spacing:0.1px;word-spacing:0.02px;}
#t2b_946{left:600px;bottom:672px;letter-spacing:0.02px;}
#t2c_946{left:555px;bottom:672px;letter-spacing:0.13px;}
#t2d_946{left:811px;bottom:722px;}
#t2e_946{left:670px;bottom:704px;letter-spacing:0.18px;}
#t2f_946{left:649px;bottom:704px;letter-spacing:0.18px;}
#t2g_946{left:597px;bottom:704px;letter-spacing:0.18px;}
#t2h_946{left:564px;bottom:703px;letter-spacing:0.18px;}
#t2i_946{left:527px;bottom:703px;letter-spacing:0.18px;}
#t2j_946{left:110px;bottom:704px;letter-spacing:0.13px;}
#t2k_946{left:726px;bottom:672px;letter-spacing:-0.03px;}
#t2l_946{left:241px;bottom:672px;letter-spacing:0.07px;word-spacing:-0.18px;}

.s1_946{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_946{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_946{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_946{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_946{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_946{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s7_946{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s8_946{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s9_946{font-size:11px;font-family:Verdana_b5t;color:#000;}
.sa_946{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.sb_946{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.sc_946{font-size:12px;font-family:Verdana_b5t;color:#000;}
.sd_946{font-size:12px;font-family:Arial_b5v;color:#000;}
.t.m0_946{transform:matrix(-1.003,0,0,-1,0,0);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts946" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg946Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg946" style="-webkit-user-select: none;"><object width="935" height="1210" data="946/946.svg" type="image/svg+xml" id="pdf946" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_946" class="t s1_946">ENQCMD—Enqueue Command </span>
<span id="t2_946" class="t s2_946">INSTRUCTION SET REFERENCE, A-L </span>
<span id="t3_946" class="t s1_946">3-350 </span><span id="t4_946" class="t s1_946">Vol. 2A </span>
<span id="t5_946" class="t s3_946">ENQCMD—Enqueue Command </span>
<span id="t6_946" class="t s4_946">Instruction Operand Encoding </span>
<span id="t7_946" class="t s5_946">Description </span>
<span id="t8_946" class="t s6_946">The ENQCMD instruction allows software to write commands to </span><span id="t9_946" class="t s7_946">enqueue registers</span><span id="ta_946" class="t s6_946">, which are special device </span>
<span id="tb_946" class="t s6_946">registers accessed using memory-mapped I/O (MMIO). </span>
<span id="tc_946" class="t s6_946">Enqueue registers expect writes to have the following format: </span>
<span id="td_946" class="t s6_946">Bits 19:0 convey the process address space identifier (PASID), a value which system software may assign to indi- </span>
<span id="te_946" class="t s6_946">vidual software threads. Bit 31 contains privilege identification (0 = user; 1 = supervisor). Devices implementing </span>
<span id="tf_946" class="t s6_946">enqueue registers may use these two values along with a device-specific command in the upper 60 bytes. </span>
<span id="tg_946" class="t s6_946">The ENQCMD instruction begins by reading 64 bytes of command data from its source memory operand. This is an </span>
<span id="th_946" class="t s6_946">ordinary load with cacheability and memory ordering implied normally by the memory type. The source operand </span>
<span id="ti_946" class="t s6_946">need not be aligned, and there is no guarantee that all 64 bytes are loaded atomically. Bits 31:0 of the source </span>
<span id="tj_946" class="t s6_946">operand must be zero. </span>
<span id="tk_946" class="t s6_946">The instruction then formats those 64 bytes into </span><span id="tl_946" class="t s7_946">command data </span><span id="tm_946" class="t s6_946">with a format consistent with that given in </span>
<span id="tn_946" class="t s6_946">Figure 3-16: </span>
<span id="to_946" class="t s8_946">• </span><span id="tp_946" class="t s6_946">Command[19:0] get IA32_PASID[19:0]. </span>
<span id="tq_946" class="t s9_946">1 </span>
<span id="tr_946" class="t s8_946">• </span><span id="ts_946" class="t s6_946">Command[30:20] are zero. </span>
<span id="tt_946" class="t s8_946">• </span><span id="tu_946" class="t s6_946">Command[31] is 0 (indicating user; this value is used regardless of CPL). </span>
<span id="tv_946" class="t s8_946">• </span><span id="tw_946" class="t s6_946">Command[511:32] get bits 511:32 of the source operand that was read from memory. </span>
<span id="tx_946" class="t s6_946">The ENQCMD instruction uses an </span><span id="ty_946" class="t s7_946">enqueue store </span><span id="tz_946" class="t s6_946">(defined below) to write this command data to the destination </span>
<span id="t10_946" class="t s6_946">operand. The address of the destination operand is specified in a general-purpose register as an offset into the ES </span>
<span id="t11_946" class="t s6_946">segment (the segment cannot be overridden). </span>
<span id="t12_946" class="t s9_946">2 </span>
<span id="t13_946" class="t s6_946">The destination linear address must be 64-byte aligned. The oper- </span>
<span id="t14_946" class="t s6_946">ation of an enqueue store disregards the memory type of the destination memory address. </span>
<span id="t15_946" class="t sa_946">Opcode/ </span>
<span id="t16_946" class="t sa_946">Instruction </span>
<span id="t17_946" class="t sa_946">Op/ </span>
<span id="t18_946" class="t sa_946">En </span>
<span id="t19_946" class="t sa_946">64/32 bit </span>
<span id="t1a_946" class="t sa_946">Mode </span>
<span id="t1b_946" class="t sa_946">Support </span>
<span id="t1c_946" class="t sa_946">CPUID Feature </span>
<span id="t1d_946" class="t sa_946">Flag </span>
<span id="t1e_946" class="t sa_946">Description </span>
<span id="t1f_946" class="t sb_946">F2 0F 38 F8 !(11):rrr:bbb </span>
<span id="t1g_946" class="t sb_946">ENQCMD r32/r64, m512 </span>
<span id="t1h_946" class="t sb_946">A </span><span id="t1i_946" class="t sb_946">V/V </span><span id="t1j_946" class="t sb_946">ENQCMD </span><span id="t1k_946" class="t sb_946">Atomically enqueue 64-byte user command from </span>
<span id="t1l_946" class="t sb_946">source memory operand to destination offset in </span>
<span id="t1m_946" class="t sb_946">ES segment specified in register operand as </span>
<span id="t1n_946" class="t sb_946">offset in ES segment. </span>
<span id="t1o_946" class="t sa_946">Op/En </span><span id="t1p_946" class="t sa_946">Tuple </span><span id="t1q_946" class="t sa_946">Operand 1 </span><span id="t1r_946" class="t sa_946">Operand 2 </span><span id="t1s_946" class="t sa_946">Operand 3 </span><span id="t1t_946" class="t sa_946">Operand 4 </span>
<span id="t1u_946" class="t sb_946">A </span><span id="t1v_946" class="t sb_946">N/A </span><span id="t1w_946" class="t sb_946">ModRM:reg (w) </span><span id="t1x_946" class="t sb_946">ModRM:r/m (r) </span><span id="t1y_946" class="t sb_946">N/A </span><span id="t1z_946" class="t sb_946">N/A </span>
<span id="t20_946" class="t s4_946">Figure 3-16. </span><span id="t21_946" class="t s4_946">64-Byte Data Written to Enqueue Registers </span>
<span id="t22_946" class="t sc_946">1. </span><span id="t23_946" class="t sc_946">It is expected that system software will load the IA32_PASID MSR so that bits 19:0 contain the PASID of the current soft- </span>
<span id="t24_946" class="t sc_946">ware thread. The MSR’s valid bit, IA32_PASID[31], must be 1. For additional details on the IA32_PASID MSR, see the Intel </span>
<span id="t25_946" class="t s9_946">® </span>
<span id="t26_946" class="t sc_946">64 and IA-32 Architectures Software Developer’s Manual, Volume 4. </span>
<span id="t27_946" class="t sc_946">2. </span><span id="t28_946" class="t sc_946">In 64-bit mode, the width of the register operand is 64 bits (32 bits with a 67H prefix). Outside 64-bit mode when CS.D = </span>
<span id="t29_946" class="t sc_946">1, the width is 32 bits (16 bits with a 67H prefix). Outside 64-bit mode when CS.D=0, the width is 16 bits (32 bits with a </span>
<span id="t2a_946" class="t sc_946">67H prefix). </span>
<span id="t2b_946" class="t sd_946">RESERVED </span><span id="t2c_946" class="t sd_946">PRIV </span>
<span id="t2d_946" class="t m0_946 sd_946">0 </span>
<span id="t2e_946" class="t sd_946">19 </span><span id="t2f_946" class="t sd_946">20 </span><span id="t2g_946" class="t sd_946">30 </span><span id="t2h_946" class="t sd_946">31 </span><span id="t2i_946" class="t sd_946">32 </span><span id="t2j_946" class="t sd_946">511 </span>
<span id="t2k_946" class="t sd_946">PASID </span><span id="t2l_946" class="t sd_946">DEVICE SPECIFIC COMMAND </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
