<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">,  18574, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll,  73370, user unroll pragmas are applied</column>
            <column name="">(2) simplification,  34031, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline,  31286, user inline pragmas are applied</column>
            <column name="">(4) simplification,  27938, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition, 244809 *, user array partition pragmas are applied</column>
            <column name="">(2) simplification,  37435, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate ,  37485, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape,  41409, apply array reshape pragmas</column>
            <column name="">(5) access patterns,  42550, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification,  40816, loop and instruction simplification</column>
            <column name="">(2) parallelization,  40437, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition,  40437, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification,  40437, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering,  40394, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations,  42150, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="kernel_nlp_slr0" col1="slr0.cpp:1163" col2="18574" col3="27938" col4="42550" col5="40437" col6="42150">
                    <row id="4" col0="load_vC_for_task3" col1="slr0.cpp:9" col2="17" col3="10" col4="160" col5="160" col6="155"/>
                    <row id="6" col0="load_vD_for_task2" col1="slr0.cpp:44" col2="17" col3="10" col4="160" col5="160" col6="155"/>
                    <row id="23" col0="load_vA_for_task1" col1="slr0.cpp:79" col2="17" col3="10" col4="160" col5="160" col6="155"/>
                    <row id="19" col0="load_vB_for_task1" col1="slr0.cpp:114" col2="17" col3="10" col4="160" col5="160" col6="155"/>
                    <row id="20" col0="FT0_level0" col1="slr0.cpp:252" col2="6687" col3="10660" col4="15193" col5="13894" col6="14513">
                        <row id="15" col0="read_B_FT0" col1="slr0.cpp:526" col2="367" col3="96" col4="638" col5="637" col6="675"/>
                        <row id="12" col0="read_A_FT0" col1="slr0.cpp:595" col2="1302" col2_disp="1,302 (3 calls)" col3="537" col3_disp="  537 (3 calls)" col4="1188" col4_disp="1,188 (3 calls)" col5="1182" col5_disp="1,182 (3 calls)" col6="1299" col6_disp="1,299 (3 calls)"/>
                        <row id="21" col0="FT0_level1" col1="slr0.cpp:299" col2="4962" col2_disp="4,962 (2 calls)" col3="9998" col3_disp="9,998 (2 calls)" col4="12742" col4_disp="12,742 (2 calls)" col5="11450" col5_disp="11,450 (2 calls)" col6="11910" col6_disp="11,910 (2 calls)">
                            <row id="7" col0="compute_FT0_level1" col1="slr0.cpp:285" col2="3396" col2_disp="3,396 (4 calls)" col3="9548" col3_disp="9,548 (4 calls)" col4="10908" col4_disp="10,908 (4 calls)" col5="9364" col5_disp="9,364 (4 calls)" col6="9676" col6_disp="9,676 (4 calls)">
                                <row id="22" col0="task0_intra" col1="slr0.cpp:450" col2="112" col2_disp="  112 (4 calls)" col3="1028" col3_disp="1,028 (4 calls)" col4="516" col4_disp="  516 (4 calls)" col5="516" col5_disp="  516 (4 calls)" col6="520" col6_disp="  520 (4 calls)"/>
                                <row id="16" col0="task1_intra" col1="slr0.cpp:465" col2="264" col2_disp="  264 (4 calls)" col3="7656" col3_disp="7,656 (4 calls)" col4="7768" col4_disp="7,768 (4 calls)" col5="7256" col5_disp="7,256 (4 calls)" col6="7276" col6_disp="7,276 (4 calls)"/>
                                <row id="13" col0="write_tmp_FT0" col1="slr0.cpp:1006" col2="2960" col2_disp="2,960 (8 calls)" col3="808" col3_disp="  808 (8 calls)" col4="2600" col4_disp="2,600 (8 calls)" col5="1568" col5_disp="1,568 (8 calls)" col6="1848" col6_disp="1,848 (8 calls)"/>
                            </row>
                            <row id="13" col0="write_tmp_FT0" col1="slr0.cpp:1006" col2="1480" col2_disp="1,480 (4 calls)" col3="404" col3_disp="  404 (4 calls)" col4="1292" col4_disp="1,292 (4 calls)" col5="776" col5_disp="  776 (4 calls)" col6="916" col6_disp="  916 (4 calls)"/>
                        </row>
                    </row>
                    <row id="8" col0="FT1_level0" col1="slr0.cpp:337" col2="11654" col3="17137" col4="26346" col5="25532" col6="26637">
                        <row id="11" col0="read_C_FT1" col1="slr0.cpp:718" col2="1110" col2_disp="1,110 (3 calls)" col3="297" col3_disp="  297 (3 calls)" col4="1920" col4_disp="1,920 (3 calls)" col5="1914" col5_disp="1,914 (3 calls)" col6="2031" col6_disp="2,031 (3 calls)"/>
                        <row id="2" col0="FT1_level1" col1="slr0.cpp:392" col2="10472" col2_disp="10,472 (2 calls)" col3="16804" col3_disp="16,804 (2 calls)" col4="23450" col4_disp="23,450 (2 calls)" col5="22642" col5_disp="22,642 (2 calls)" col6="23626" col6_disp="23,626 (2 calls)">
                            <row id="9" col0="read_D_FT1" col1="slr0.cpp:793" col2="744" col2_disp="  744 (2 calls)" col3="202" col3_disp="  202 (2 calls)" col4="1018" col4_disp="1,018 (2 calls)" col5="1014" col5_disp="1,014 (2 calls)" col6="1092" col6_disp="1,092 (2 calls)"/>
                            <row id="18" col0="read_tmp_FT1" col1="slr0.cpp:869" col2="926" col2_disp="  926 (2 calls)" col3="222" col3_disp="  222 (2 calls)" col4="628" col4_disp="  628 (2 calls)" col5="624" col5_disp="  624 (2 calls)" col6="708" col6_disp="  708 (2 calls)"/>
                            <row id="10" col0="compute_FT1_level1" col1="slr0.cpp:375" col2="7938" col2_disp="7,938 (6 calls)" col3="16116" col3_disp="16,116 (6 calls)" col4="20352" col4_disp="20,352 (6 calls)" col5="18786" col5_disp="18,786 (6 calls)" col6="19530" col6_disp="19,530 (6 calls)">
                                <row id="9" col0="read_D_FT1" col1="slr0.cpp:793" col2="2232" col2_disp="2,232 (6 calls)" col3="606" col3_disp="  606 (6 calls)" col4="3066" col4_disp="3,066 (6 calls)" col5="3054" col5_disp="3,054 (6 calls)" col6="3288" col6_disp="3,288 (6 calls)"/>
                                <row id="18" col0="read_tmp_FT1" col1="slr0.cpp:869" col2="2778" col2_disp="2,778 (6 calls)" col3="666" col3_disp="  666 (6 calls)" col4="1926" col4_disp="1,926 (6 calls)" col5="1914" col5_disp="1,914 (6 calls)" col6="2166" col6_disp="2,166 (6 calls)"/>
                                <row id="14" col0="task2_intra" col1="slr0.cpp:488" col2="204" col2_disp="  204 (6 calls)" col3="3078" col3_disp="3,078 (6 calls)" col4="2310" col4_disp="2,310 (6 calls)" col5="2310" col5_disp="2,310 (6 calls)" col6="2316" col6_disp="2,316 (6 calls)"/>
                                <row id="1" col0="task3_intra" col1="slr0.cpp:503" col2="390" col2_disp="  390 (6 calls)" col3="11052" col3_disp="11,052 (6 calls)" col4="11052" col4_disp="11,052 (6 calls)" col5="10284" col5_disp="10,284 (6 calls)" col6="10314" col6_disp="10,314 (6 calls)"/>
                                <row id="3" col0="write_D_FT1" col1="slr0.cpp:1085" col2="2220" col2_disp="2,220 (6 calls)" col3="606" col3_disp="  606 (6 calls)" col4="1950" col4_disp="1,950 (6 calls)" col5="1176" col5_disp="1,176 (6 calls)" col6="1386" col6_disp="1,386 (6 calls)"/>
                            </row>
                            <row id="3" col0="write_D_FT1" col1="slr0.cpp:1085" col2="740" col2_disp="  740 (2 calls)" col3="202" col3_disp="  202 (2 calls)" col4="646" col4_disp="  646 (2 calls)" col5="388" col5_disp="  388 (2 calls)" col6="458" col6_disp="  458 (2 calls)"/>
                        </row>
                    </row>
                    <row id="5" col0="store_vtmp_for_task1" col1="slr0.cpp:149" col2="26" col3="10" col4="160" col5="160" col6="156"/>
                    <row id="17" col0="store_vD_for_task2" col1="slr0.cpp:201" col2="26" col3="10" col4="160" col5="160" col6="156"/>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

