{"vcs1":{"timestamp_begin":1704218932.875850409, "rt":1.33, "ut":0.48, "st":0.20}}
{"vcselab":{"timestamp_begin":1704218934.295097512, "rt":0.76, "ut":0.34, "st":0.11}}
{"link":{"timestamp_begin":1704218935.115822635, "rt":0.28, "ut":0.21, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1704218932.456356788}
{"VCS_COMP_START_TIME": 1704218932.456356788}
{"VCS_COMP_END_TIME": 1704218937.081985750}
{"VCS_USER_OPTIONS": "-R -sverilog /home/N26124939/VSD/VSD_Project/rtl/h264_encoder/cavlc_test/./sim/cavlc_top_tb.sv -debug_access+all -full64 +incdir+/home/N26124939/VSD/VSD_Project/rtl/h264_encoder/cavlc_test/./src"}
{"vcs1": {"peak_mem": 342068}}
{"vcselab": {"peak_mem": 227160}}
