

Microchip MPLAB XC8 Assembler V2.32 build 20210201212658 
                                                                                               Tue Oct 12 11:45:05 2021

Microchip MPLAB XC8 C Compiler v2.32 (Free license) build 20210201212658 Og1 
     1                           	processor	16F887
     2                           	pagewidth 120
     3                           	opt	flic
     4                           	psect	cinit,global,class=CODE,merge=1,delta=2
     5                           	psect	bssCOMMON,global,class=COMMON,space=1,delta=1,noexec
     6                           	psect	bssBANK0,global,class=BANK0,space=1,delta=1,noexec
     7                           	psect	cstackCOMMON,global,class=COMMON,space=1,delta=1,noexec
     8                           	psect	cstackBANK0,global,class=BANK0,space=1,delta=1,noexec
     9                           	psect	maintext,global,class=CODE,split=1,delta=2
    10                           	psect	text1,local,class=CODE,merge=1,delta=2
    11                           	psect	text2,local,class=CODE,merge=1,delta=2
    12                           	psect	text3,local,class=CODE,merge=1,delta=2
    13                           	psect	text4,local,class=CODE,merge=1,delta=2
    14                           	psect	text5,local,class=CODE,merge=1,delta=2
    15                           	psect	text6,local,class=CODE,merge=1,delta=2
    16                           	psect	intentry,global,class=CODE,delta=2
    17                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=2,noexec
    18                           	dabs	1,0x7E,2
    19  0000                     
    20                           ; Version 2.20
    21                           ; Generated 12/02/2020 GMT
    22                           ; 
    23                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    24                           ; All rights reserved.
    25                           ; 
    26                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    27                           ; 
    28                           ; Redistribution and use in source and binary forms, with or without modification, are
    29                           ; permitted provided that the following conditions are met:
    30                           ; 
    31                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    32                           ;        conditions and the following disclaimer.
    33                           ; 
    34                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    35                           ;        of conditions and the following disclaimer in the documentation and/or other
    36                           ;        materials provided with the distribution.
    37                           ; 
    38                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    39                           ;        software without specific prior written permission.
    40                           ; 
    41                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    42                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    43                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    44                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    45                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    46                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    47                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    48                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    49                           ; 
    50                           ; 
    51                           ; Code-generator required, PIC16F887 Definitions
    52                           ; 
    53                           ; SFR Addresses
    54  0000                     	;# 
    55  0001                     	;# 
    56  0002                     	;# 
    57  0003                     	;# 
    58  0004                     	;# 
    59  0005                     	;# 
    60  0006                     	;# 
    61  0007                     	;# 
    62  0008                     	;# 
    63  0009                     	;# 
    64  000A                     	;# 
    65  000B                     	;# 
    66  000C                     	;# 
    67  000D                     	;# 
    68  000E                     	;# 
    69  000E                     	;# 
    70  000F                     	;# 
    71  0010                     	;# 
    72  0011                     	;# 
    73  0012                     	;# 
    74  0013                     	;# 
    75  0014                     	;# 
    76  0015                     	;# 
    77  0015                     	;# 
    78  0016                     	;# 
    79  0017                     	;# 
    80  0018                     	;# 
    81  0019                     	;# 
    82  001A                     	;# 
    83  001B                     	;# 
    84  001B                     	;# 
    85  001C                     	;# 
    86  001D                     	;# 
    87  001E                     	;# 
    88  001F                     	;# 
    89  0081                     	;# 
    90  0085                     	;# 
    91  0086                     	;# 
    92  0087                     	;# 
    93  0088                     	;# 
    94  0089                     	;# 
    95  008C                     	;# 
    96  008D                     	;# 
    97  008E                     	;# 
    98  008F                     	;# 
    99  0090                     	;# 
   100  0091                     	;# 
   101  0092                     	;# 
   102  0093                     	;# 
   103  0093                     	;# 
   104  0093                     	;# 
   105  0094                     	;# 
   106  0095                     	;# 
   107  0096                     	;# 
   108  0097                     	;# 
   109  0098                     	;# 
   110  0099                     	;# 
   111  009A                     	;# 
   112  009B                     	;# 
   113  009C                     	;# 
   114  009D                     	;# 
   115  009E                     	;# 
   116  009F                     	;# 
   117  0105                     	;# 
   118  0107                     	;# 
   119  0108                     	;# 
   120  0109                     	;# 
   121  010C                     	;# 
   122  010C                     	;# 
   123  010D                     	;# 
   124  010E                     	;# 
   125  010F                     	;# 
   126  0185                     	;# 
   127  0187                     	;# 
   128  0188                     	;# 
   129  0189                     	;# 
   130  018C                     	;# 
   131  018D                     	;# 
   132  0000                     	;# 
   133  0001                     	;# 
   134  0002                     	;# 
   135  0003                     	;# 
   136  0004                     	;# 
   137  0005                     	;# 
   138  0006                     	;# 
   139  0007                     	;# 
   140  0008                     	;# 
   141  0009                     	;# 
   142  000A                     	;# 
   143  000B                     	;# 
   144  000C                     	;# 
   145  000D                     	;# 
   146  000E                     	;# 
   147  000E                     	;# 
   148  000F                     	;# 
   149  0010                     	;# 
   150  0011                     	;# 
   151  0012                     	;# 
   152  0013                     	;# 
   153  0014                     	;# 
   154  0015                     	;# 
   155  0015                     	;# 
   156  0016                     	;# 
   157  0017                     	;# 
   158  0018                     	;# 
   159  0019                     	;# 
   160  001A                     	;# 
   161  001B                     	;# 
   162  001B                     	;# 
   163  001C                     	;# 
   164  001D                     	;# 
   165  001E                     	;# 
   166  001F                     	;# 
   167  0081                     	;# 
   168  0085                     	;# 
   169  0086                     	;# 
   170  0087                     	;# 
   171  0088                     	;# 
   172  0089                     	;# 
   173  008C                     	;# 
   174  008D                     	;# 
   175  008E                     	;# 
   176  008F                     	;# 
   177  0090                     	;# 
   178  0091                     	;# 
   179  0092                     	;# 
   180  0093                     	;# 
   181  0093                     	;# 
   182  0093                     	;# 
   183  0094                     	;# 
   184  0095                     	;# 
   185  0096                     	;# 
   186  0097                     	;# 
   187  0098                     	;# 
   188  0099                     	;# 
   189  009A                     	;# 
   190  009B                     	;# 
   191  009C                     	;# 
   192  009D                     	;# 
   193  009E                     	;# 
   194  009F                     	;# 
   195  0105                     	;# 
   196  0107                     	;# 
   197  0108                     	;# 
   198  0109                     	;# 
   199  010C                     	;# 
   200  010C                     	;# 
   201  010D                     	;# 
   202  010E                     	;# 
   203  010F                     	;# 
   204  0185                     	;# 
   205  0187                     	;# 
   206  0188                     	;# 
   207  0189                     	;# 
   208  018C                     	;# 
   209  018D                     	;# 
   210  0000                     	;# 
   211  0001                     	;# 
   212  0002                     	;# 
   213  0003                     	;# 
   214  0004                     	;# 
   215  0005                     	;# 
   216  0006                     	;# 
   217  0007                     	;# 
   218  0008                     	;# 
   219  0009                     	;# 
   220  000A                     	;# 
   221  000B                     	;# 
   222  000C                     	;# 
   223  000D                     	;# 
   224  000E                     	;# 
   225  000E                     	;# 
   226  000F                     	;# 
   227  0010                     	;# 
   228  0011                     	;# 
   229  0012                     	;# 
   230  0013                     	;# 
   231  0014                     	;# 
   232  0015                     	;# 
   233  0015                     	;# 
   234  0016                     	;# 
   235  0017                     	;# 
   236  0018                     	;# 
   237  0019                     	;# 
   238  001A                     	;# 
   239  001B                     	;# 
   240  001B                     	;# 
   241  001C                     	;# 
   242  001D                     	;# 
   243  001E                     	;# 
   244  001F                     	;# 
   245  0081                     	;# 
   246  0085                     	;# 
   247  0086                     	;# 
   248  0087                     	;# 
   249  0088                     	;# 
   250  0089                     	;# 
   251  008C                     	;# 
   252  008D                     	;# 
   253  008E                     	;# 
   254  008F                     	;# 
   255  0090                     	;# 
   256  0091                     	;# 
   257  0092                     	;# 
   258  0093                     	;# 
   259  0093                     	;# 
   260  0093                     	;# 
   261  0094                     	;# 
   262  0095                     	;# 
   263  0096                     	;# 
   264  0097                     	;# 
   265  0098                     	;# 
   266  0099                     	;# 
   267  009A                     	;# 
   268  009B                     	;# 
   269  009C                     	;# 
   270  009D                     	;# 
   271  009E                     	;# 
   272  009F                     	;# 
   273  0105                     	;# 
   274  0107                     	;# 
   275  0108                     	;# 
   276  0109                     	;# 
   277  010C                     	;# 
   278  010C                     	;# 
   279  010D                     	;# 
   280  010E                     	;# 
   281  010F                     	;# 
   282  0185                     	;# 
   283  0187                     	;# 
   284  0188                     	;# 
   285  0189                     	;# 
   286  018C                     	;# 
   287  018D                     	;# 
   288  0000                     	;# 
   289  0001                     	;# 
   290  0002                     	;# 
   291  0003                     	;# 
   292  0004                     	;# 
   293  0005                     	;# 
   294  0006                     	;# 
   295  0007                     	;# 
   296  0008                     	;# 
   297  0009                     	;# 
   298  000A                     	;# 
   299  000B                     	;# 
   300  000C                     	;# 
   301  000D                     	;# 
   302  000E                     	;# 
   303  000E                     	;# 
   304  000F                     	;# 
   305  0010                     	;# 
   306  0011                     	;# 
   307  0012                     	;# 
   308  0013                     	;# 
   309  0014                     	;# 
   310  0015                     	;# 
   311  0015                     	;# 
   312  0016                     	;# 
   313  0017                     	;# 
   314  0018                     	;# 
   315  0019                     	;# 
   316  001A                     	;# 
   317  001B                     	;# 
   318  001B                     	;# 
   319  001C                     	;# 
   320  001D                     	;# 
   321  001E                     	;# 
   322  001F                     	;# 
   323  0081                     	;# 
   324  0085                     	;# 
   325  0086                     	;# 
   326  0087                     	;# 
   327  0088                     	;# 
   328  0089                     	;# 
   329  008C                     	;# 
   330  008D                     	;# 
   331  008E                     	;# 
   332  008F                     	;# 
   333  0090                     	;# 
   334  0091                     	;# 
   335  0092                     	;# 
   336  0093                     	;# 
   337  0093                     	;# 
   338  0093                     	;# 
   339  0094                     	;# 
   340  0095                     	;# 
   341  0096                     	;# 
   342  0097                     	;# 
   343  0098                     	;# 
   344  0099                     	;# 
   345  009A                     	;# 
   346  009B                     	;# 
   347  009C                     	;# 
   348  009D                     	;# 
   349  009E                     	;# 
   350  009F                     	;# 
   351  0105                     	;# 
   352  0107                     	;# 
   353  0108                     	;# 
   354  0109                     	;# 
   355  010C                     	;# 
   356  010C                     	;# 
   357  010D                     	;# 
   358  010E                     	;# 
   359  010F                     	;# 
   360  0185                     	;# 
   361  0187                     	;# 
   362  0188                     	;# 
   363  0189                     	;# 
   364  018C                     	;# 
   365  018D                     	;# 
   366  0018                     _RCSTAbits	set	24
   367  0019                     _TXREG	set	25
   368  0006                     _PORTBbits	set	6
   369  0008                     _PORTD	set	8
   370  0005                     _PORTA	set	5
   371  000C                     _PIR1bits	set	12
   372  0006                     _PORTB	set	6
   373  000B                     _INTCONbits	set	11
   374  0099                     _SPBRG	set	153
   375  009A                     _SPBRGH	set	154
   376  0098                     _TXSTAbits	set	152
   377  008C                     _PIE1bits	set	140
   378  0096                     _IOCBbits	set	150
   379  0095                     _WPUBbits	set	149
   380  0081                     _OPTION_REGbits	set	129
   381  0088                     _TRISD	set	136
   382  0086                     _TRISBbits	set	134
   383  0085                     _TRISA	set	133
   384  008F                     _OSCCONbits	set	143
   385  0187                     _BAUDCTLbits	set	391
   386  0189                     _ANSELH	set	393
   387  0188                     _ANSEL	set	392
   388                           
   389                           	psect	cinit
   390  0011                     start_initialization:	
   391                           ; #config settings
   392                           
   393  0011                     __initialization:
   394                           
   395                           ; Clear objects allocated to COMMON
   396  0011  01F0               	clrf	__pbssCOMMON& (0+127)
   397  0012  01F1               	clrf	(__pbssCOMMON+1)& (0+127)
   398  0013  01F2               	clrf	(__pbssCOMMON+2)& (0+127)
   399  0014  01F3               	clrf	(__pbssCOMMON+3)& (0+127)
   400  0015  01F4               	clrf	(__pbssCOMMON+4)& (0+127)
   401  0016  01F5               	clrf	(__pbssCOMMON+5)& (0+127)
   402                           
   403                           ; Clear objects allocated to BANK0
   404  0017  1283               	bcf	3,5	;RP0=0, select bank0
   405  0018  1303               	bcf	3,6	;RP1=0, select bank0
   406  0019  01A0               	clrf	__pbssBANK0& (0+127)
   407  001A  01A1               	clrf	(__pbssBANK0+1)& (0+127)
   408  001B  01A2               	clrf	(__pbssBANK0+2)& (0+127)
   409  001C  01A3               	clrf	(__pbssBANK0+3)& (0+127)
   410  001D  01A4               	clrf	(__pbssBANK0+4)& (0+127)
   411  001E  01A5               	clrf	(__pbssBANK0+5)& (0+127)
   412  001F  01A6               	clrf	(__pbssBANK0+6)& (0+127)
   413  0020  01A7               	clrf	(__pbssBANK0+7)& (0+127)
   414  0021  01A8               	clrf	(__pbssBANK0+8)& (0+127)
   415  0022  01A9               	clrf	(__pbssBANK0+9)& (0+127)
   416  0023  01AA               	clrf	(__pbssBANK0+10)& (0+127)
   417  0024                     end_of_initialization:	
   418                           ;End of C runtime variable initialization code
   419                           
   420  0024                     __end_of__initialization:
   421  0024  0183               	clrf	3
   422  0025  120A  118A  29E7   	ljmp	_main	;jump to C main() function
   423                           
   424                           	psect	bssCOMMON
   425  0070                     __pbssCOMMON:
   426  0070                     _downJ2:
   427  0070                     	ds	1
   428  0071                     _antirrebote4:
   429  0071                     	ds	1
   430  0072                     _antirrebote3:
   431  0072                     	ds	1
   432  0073                     _antirrebote2:
   433  0073                     	ds	1
   434  0074                     _antirrebote1:
   435  0074                     	ds	1
   436  0075                     _antirrebote0:
   437  0075                     	ds	1
   438                           
   439                           	psect	bssBANK0
   440  0020                     __pbssBANK0:
   441  0020                     _cuenta_uart:
   442  0020                     	ds	1
   443  0021                     _upJ2:
   444  0021                     	ds	1
   445  0022                     _derJ2:
   446  0022                     	ds	1
   447  0023                     _izqJ2:
   448  0023                     	ds	1
   449  0024                     _downJ1:
   450  0024                     	ds	1
   451  0025                     _upJ1:
   452  0025                     	ds	1
   453  0026                     _derJ1:
   454  0026                     	ds	1
   455  0027                     _izqJ1:
   456  0027                     	ds	1
   457  0028                     _antirrebote7:
   458  0028                     	ds	1
   459  0029                     _antirrebote6:
   460  0029                     	ds	1
   461  002A                     _antirrebote5:
   462  002A                     	ds	1
   463                           
   464                           	psect	cstackCOMMON
   465  0076                     __pcstackCOMMON:
   466  0076                     ?_setup:
   467  0076                     ?_botonazos:	
   468                           ; 1 bytes @ 0x0
   469                           
   470  0076                     ?_mandar_datos:	
   471                           ; 1 bytes @ 0x0
   472                           
   473  0076                     ?_uart_config:	
   474                           ; 1 bytes @ 0x0
   475                           
   476  0076                     ?_osc_config:	
   477                           ; 1 bytes @ 0x0
   478                           
   479  0076                     ?_isr:	
   480                           ; 1 bytes @ 0x0
   481                           
   482  0076                     ??_isr:	
   483                           ; 1 bytes @ 0x0
   484                           
   485  0076                     ?_main:	
   486                           ; 1 bytes @ 0x0
   487                           
   488                           
   489                           ; 1 bytes @ 0x0
   490  0076                     	ds	5
   491                           
   492                           	psect	cstackBANK0
   493  002B                     __pcstackBANK0:
   494  002B                     ??_botonazos:
   495  002B                     ??_mandar_datos:	
   496                           ; 1 bytes @ 0x0
   497                           
   498  002B                     ??_uart_config:	
   499                           ; 1 bytes @ 0x0
   500                           
   501  002B                     ??_osc_config:	
   502                           ; 1 bytes @ 0x0
   503                           
   504                           
   505                           ; 1 bytes @ 0x0
   506  002B                     	ds	2
   507  002D                     osc_config@freq:
   508                           
   509                           ; 1 bytes @ 0x2
   510  002D                     	ds	1
   511  002E                     ??_setup:
   512  002E                     ??_main:	
   513                           ; 1 bytes @ 0x3
   514                           
   515                           
   516                           	psect	maintext
   517  01E7                     __pmaintext:	
   518                           ; 1 bytes @ 0x3
   519 ;;
   520 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
   521 ;;
   522 ;; *************** function _main *****************
   523 ;; Defined at:
   524 ;;		line 115 in file "C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c"
   525 ;; Parameters:    Size  Location     Type
   526 ;;		None
   527 ;; Auto vars:     Size  Location     Type
   528 ;;		None
   529 ;; Return value:  Size  Location     Type
   530 ;;                  1    wreg      void 
   531 ;; Registers used:
   532 ;;		wreg, fsr0l, fsr0h, status,2, status,0, pclath, cstack
   533 ;; Tracked objects:
   534 ;;		On entry : B00/0
   535 ;;		On exit  : 0/0
   536 ;;		Unchanged: 0/0
   537 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   538 ;;      Params:         0       0       0       0       0
   539 ;;      Locals:         0       0       0       0       0
   540 ;;      Temps:          0       0       0       0       0
   541 ;;      Totals:         0       0       0       0       0
   542 ;;Total ram usage:        0 bytes
   543 ;; Hardware stack levels required when called: 3
   544 ;; This function calls:
   545 ;;		_botonazos
   546 ;;		_mandar_datos
   547 ;;		_setup
   548 ;; This function is called by:
   549 ;;		Startup code after reset
   550 ;; This function uses a non-reentrant model
   551 ;;
   552                           
   553                           
   554                           ;psect for function _main
   555  01E7                     _main:
   556  01E7                     l1529:	
   557                           ;incstack = 0
   558                           ; Regs used in _main: [wreg-fsr0h+status,2+status,0+pclath+cstack]
   559                           
   560                           
   561                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 116:     setup();
   562  01E7  120A  118A  215C  120A  118A  	fcall	_setup
   563  01EC                     l1531:
   564                           
   565                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 118:     {;C:/User
      +                          s/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 119:         botonazos();
   566  01EC  120A  118A  2028  120A  118A  	fcall	_botonazos
   567  01F1                     l1533:
   568                           
   569                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 120:         manda
      +                          r_datos();
   570  01F1  120A  118A  20FE  120A  118A  	fcall	_mandar_datos
   571  01F6  29EC               	goto	l1531
   572  01F7  120A  118A  280E   	ljmp	start
   573  01FA                     __end_of_main:
   574                           
   575                           	psect	text1
   576  015C                     __ptext1:	
   577 ;; *************** function _setup *****************
   578 ;; Defined at:
   579 ;;		line 128 in file "C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c"
   580 ;; Parameters:    Size  Location     Type
   581 ;;		None
   582 ;; Auto vars:     Size  Location     Type
   583 ;;		None
   584 ;; Return value:  Size  Location     Type
   585 ;;                  1    wreg      void 
   586 ;; Registers used:
   587 ;;		wreg, fsr0l, fsr0h, status,2, status,0, pclath, cstack
   588 ;; Tracked objects:
   589 ;;		On entry : 0/0
   590 ;;		On exit  : 0/0
   591 ;;		Unchanged: 0/0
   592 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   593 ;;      Params:         0       0       0       0       0
   594 ;;      Locals:         0       0       0       0       0
   595 ;;      Temps:          0       0       0       0       0
   596 ;;      Totals:         0       0       0       0       0
   597 ;;Total ram usage:        0 bytes
   598 ;; Hardware stack levels used: 1
   599 ;; Hardware stack levels required when called: 2
   600 ;; This function calls:
   601 ;;		_osc_config
   602 ;;		_uart_config
   603 ;; This function is called by:
   604 ;;		_main
   605 ;; This function uses a non-reentrant model
   606 ;;
   607                           
   608                           
   609                           ;psect for function _setup
   610  015C                     _setup:
   611  015C                     l1341:	
   612                           ;incstack = 0
   613                           ; Regs used in _setup: [wreg-fsr0h+status,2+status,0+pclath+cstack]
   614                           
   615                           
   616                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 132:     ANSEL=0;
   617  015C  1683               	bsf	3,5	;RP0=1, select bank3
   618  015D  1703               	bsf	3,6	;RP1=1, select bank3
   619  015E  0188               	clrf	8	;volatile
   620                           
   621                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 133:     ANSELH=0;
   622  015F  0189               	clrf	9	;volatile
   623                           
   624                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 135:     TRISA=0;
   625  0160  1683               	bsf	3,5	;RP0=1, select bank1
   626  0161  1303               	bcf	3,6	;RP1=0, select bank1
   627  0162  0185               	clrf	5	;volatile
   628  0163                     l1343:
   629                           
   630                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 136:     TRISBbits
      +                          .TRISB0=1;
   631  0163  1406               	bsf	6,0	;volatile
   632  0164                     l1345:
   633                           
   634                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 137:     TRISBbits
      +                          .TRISB1=1;
   635  0164  1486               	bsf	6,1	;volatile
   636  0165                     l1347:
   637                           
   638                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 138:     TRISBbits
      +                          .TRISB2=1;
   639  0165  1506               	bsf	6,2	;volatile
   640  0166                     l1349:
   641                           
   642                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 139:     TRISBbits
      +                          .TRISB3=1;
   643  0166  1586               	bsf	6,3	;volatile
   644  0167                     l1351:
   645                           
   646                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 140:     TRISBbits
      +                          .TRISB4=1;
   647  0167  1606               	bsf	6,4	;volatile
   648  0168                     l1353:
   649                           
   650                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 141:     TRISBbits
      +                          .TRISB5=1;
   651  0168  1686               	bsf	6,5	;volatile
   652  0169                     l1355:
   653                           
   654                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 142:     TRISBbits
      +                          .TRISB6=1;
   655  0169  1706               	bsf	6,6	;volatile
   656  016A                     l1357:
   657                           
   658                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 143:     TRISBbits
      +                          .TRISB7=1;
   659  016A  1786               	bsf	6,7	;volatile
   660                           
   661                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 144:     TRISD=0;
   662  016B  0188               	clrf	8	;volatile
   663                           
   664                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 146:     PORTA=0;
   665  016C  1283               	bcf	3,5	;RP0=0, select bank0
   666  016D  1303               	bcf	3,6	;RP1=0, select bank0
   667  016E  0185               	clrf	5	;volatile
   668                           
   669                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 147:     PORTB=0;
   670  016F  0186               	clrf	6	;volatile
   671                           
   672                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 148:     PORTD=0;
   673  0170  0188               	clrf	8	;volatile
   674  0171                     l1359:
   675                           
   676                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 150:     osc_confi
      +                          g(4);
   677  0171  3004               	movlw	4
   678  0172  120A  118A  2198  120A  118A  	fcall	_osc_config
   679  0177                     l1361:
   680                           
   681                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 152:     uart_conf
      +                          ig();
   682  0177  120A  118A  21D1  120A  118A  	fcall	_uart_config
   683  017C                     l1363:
   684                           
   685                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 154:     OPTION_RE
      +                          Gbits.nRBPU=0;
   686  017C  1683               	bsf	3,5	;RP0=1, select bank1
   687  017D  1303               	bcf	3,6	;RP1=0, select bank1
   688  017E  1381               	bcf	1,7	;volatile
   689  017F                     l1365:
   690                           
   691                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 155:     WPUBbits.
      +                          WPUB0=1;
   692  017F  1415               	bsf	21,0	;volatile
   693  0180                     l1367:
   694                           
   695                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 156:     WPUBbits.
      +                          WPUB1=1;
   696  0180  1495               	bsf	21,1	;volatile
   697  0181                     l1369:
   698                           
   699                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 157:     WPUBbits.
      +                          WPUB2=1;
   700  0181  1515               	bsf	21,2	;volatile
   701  0182                     l1371:
   702                           
   703                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 158:     WPUBbits.
      +                          WPUB3=1;
   704  0182  1595               	bsf	21,3	;volatile
   705  0183                     l1373:
   706                           
   707                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 159:     WPUBbits.
      +                          WPUB4=1;
   708  0183  1615               	bsf	21,4	;volatile
   709  0184                     l1375:
   710                           
   711                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 160:     WPUBbits.
      +                          WPUB5=1;
   712  0184  1695               	bsf	21,5	;volatile
   713  0185                     l1377:
   714                           
   715                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 161:     WPUBbits.
      +                          WPUB6=1;
   716  0185  1715               	bsf	21,6	;volatile
   717  0186                     l1379:
   718                           
   719                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 162:     WPUBbits.
      +                          WPUB7=1;
   720  0186  1795               	bsf	21,7	;volatile
   721  0187                     l1381:
   722                           
   723                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 164:     INTCONbit
      +                          s.GIE=1;
   724  0187  178B               	bsf	11,7	;volatile
   725  0188                     l1383:
   726                           
   727                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 165:     INTCONbit
      +                          s.PEIE = 1;
   728  0188  170B               	bsf	11,6	;volatile
   729  0189                     l1385:
   730                           
   731                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 166:     INTCONbit
      +                          s.RBIE=1;
   732  0189  158B               	bsf	11,3	;volatile
   733  018A                     l1387:
   734                           
   735                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 167:     INTCONbit
      +                          s.RBIF=0;
   736  018A  100B               	bcf	11,0	;volatile
   737  018B                     l1389:
   738                           
   739                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 168:     IOCBbits.
      +                          IOCB0=1;
   740  018B  1416               	bsf	22,0	;volatile
   741  018C                     l1391:
   742                           
   743                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 169:     IOCBbits.
      +                          IOCB1=1;
   744  018C  1496               	bsf	22,1	;volatile
   745  018D                     l1393:
   746                           
   747                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 170:     IOCBbits.
      +                          IOCB2=1;
   748  018D  1516               	bsf	22,2	;volatile
   749  018E                     l1395:
   750                           
   751                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 171:     IOCBbits.
      +                          IOCB3=1;
   752  018E  1596               	bsf	22,3	;volatile
   753  018F                     l1397:
   754                           
   755                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 172:     IOCBbits.
      +                          IOCB4=1;
   756  018F  1616               	bsf	22,4	;volatile
   757  0190                     l1399:
   758                           
   759                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 173:     IOCBbits.
      +                          IOCB5=1;
   760  0190  1696               	bsf	22,5	;volatile
   761  0191                     l1401:
   762                           
   763                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 174:     IOCBbits.
      +                          IOCB6=1;
   764  0191  1716               	bsf	22,6	;volatile
   765  0192                     l1403:
   766                           
   767                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 175:     IOCBbits.
      +                          IOCB7=1;
   768  0192  1796               	bsf	22,7	;volatile
   769  0193                     l1405:
   770                           
   771                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 176:     PIE1bits.
      +                          TXIE=1;
   772  0193  160C               	bsf	12,4	;volatile
   773  0194                     l1407:
   774                           
   775                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 177:     PIR1bits.
      +                          TXIF=0;
   776  0194  1283               	bcf	3,5	;RP0=0, select bank0
   777  0195  1303               	bcf	3,6	;RP1=0, select bank0
   778  0196  120C               	bcf	12,4	;volatile
   779  0197                     l116:
   780  0197  0008               	return
   781  0198                     __end_of_setup:
   782                           
   783                           	psect	text2
   784  01D1                     __ptext2:	
   785 ;; *************** function _uart_config *****************
   786 ;; Defined at:
   787 ;;		line 21 in file "C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/UART_CONFIG.c"
   788 ;; Parameters:    Size  Location     Type
   789 ;;		None
   790 ;; Auto vars:     Size  Location     Type
   791 ;;		None
   792 ;; Return value:  Size  Location     Type
   793 ;;                  1    wreg      void 
   794 ;; Registers used:
   795 ;;		wreg, status,2
   796 ;; Tracked objects:
   797 ;;		On entry : 0/0
   798 ;;		On exit  : 0/0
   799 ;;		Unchanged: 0/0
   800 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   801 ;;      Params:         0       0       0       0       0
   802 ;;      Locals:         0       0       0       0       0
   803 ;;      Temps:          0       0       0       0       0
   804 ;;      Totals:         0       0       0       0       0
   805 ;;Total ram usage:        0 bytes
   806 ;; Hardware stack levels used: 1
   807 ;; Hardware stack levels required when called: 1
   808 ;; This function calls:
   809 ;;		Nothing
   810 ;; This function is called by:
   811 ;;		_setup
   812 ;; This function uses a non-reentrant model
   813 ;;
   814                           
   815                           
   816                           ;psect for function _uart_config
   817  01D1                     _uart_config:
   818  01D1                     l1327:	
   819                           ;incstack = 0
   820                           ; Regs used in _uart_config: [wreg+status,2]
   821                           
   822                           
   823                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/UART_CONFIG.c: 24:     TXSTAbi
      +                          ts.SYNC = 0;
   824  01D1  1683               	bsf	3,5	;RP0=1, select bank1
   825  01D2  1303               	bcf	3,6	;RP1=0, select bank1
   826  01D3  1218               	bcf	24,4	;volatile
   827                           
   828                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/UART_CONFIG.c: 25:  TXSTAbits.
      +                          BRGH = 1;
   829  01D4  1518               	bsf	24,2	;volatile
   830                           
   831                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/UART_CONFIG.c: 26:  TXSTAbits.
      +                          TX9 = 0;
   832  01D5  1318               	bcf	24,6	;volatile
   833                           
   834                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/UART_CONFIG.c: 27:  BAUDCTLbit
      +                          s.BRG16 = 0;
   835  01D6  1683               	bsf	3,5	;RP0=1, select bank3
   836  01D7  1703               	bsf	3,6	;RP1=1, select bank3
   837  01D8  1187               	bcf	7,3	;volatile
   838  01D9                     l1329:
   839                           
   840                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/UART_CONFIG.c: 28:  SPBRGH = 0
      +                          ;
   841  01D9  1683               	bsf	3,5	;RP0=1, select bank1
   842  01DA  1303               	bcf	3,6	;RP1=0, select bank1
   843  01DB  019A               	clrf	26	;volatile
   844  01DC                     l1331:
   845                           
   846                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/UART_CONFIG.c: 29:  SPBRG = 25
      +                          ;
   847  01DC  3019               	movlw	25
   848  01DD  0099               	movwf	25	;volatile
   849  01DE                     l1333:
   850                           
   851                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/UART_CONFIG.c: 31:  RCSTAbits.
      +                          SPEN = 1;
   852  01DE  1283               	bcf	3,5	;RP0=0, select bank0
   853  01DF  1303               	bcf	3,6	;RP1=0, select bank0
   854  01E0  1798               	bsf	24,7	;volatile
   855  01E1                     l1335:
   856                           
   857                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/UART_CONFIG.c: 32:  RCSTAbits.
      +                          RX9 = 0;
   858  01E1  1318               	bcf	24,6	;volatile
   859  01E2                     l1337:
   860                           
   861                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/UART_CONFIG.c: 33:  RCSTAbits.
      +                          CREN = 0;
   862  01E2  1218               	bcf	24,4	;volatile
   863  01E3                     l1339:
   864                           
   865                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/UART_CONFIG.c: 34:  TXSTAbits.
      +                          TXEN = 1;
   866  01E3  1683               	bsf	3,5	;RP0=1, select bank1
   867  01E4  1303               	bcf	3,6	;RP1=0, select bank1
   868  01E5  1698               	bsf	24,5	;volatile
   869  01E6                     l167:
   870  01E6  0008               	return
   871  01E7                     __end_of_uart_config:
   872                           
   873                           	psect	text3
   874  0198                     __ptext3:	
   875 ;; *************** function _osc_config *****************
   876 ;; Defined at:
   877 ;;		line 16 in file "C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/Osc_config.c"
   878 ;; Parameters:    Size  Location     Type
   879 ;;  freq            1    wreg     unsigned char 
   880 ;; Auto vars:     Size  Location     Type
   881 ;;  freq            1    2[BANK0 ] unsigned char 
   882 ;; Return value:  Size  Location     Type
   883 ;;                  1    wreg      void 
   884 ;; Registers used:
   885 ;;		wreg, fsr0l, fsr0h, status,2, status,0
   886 ;; Tracked objects:
   887 ;;		On entry : 0/0
   888 ;;		On exit  : 0/0
   889 ;;		Unchanged: 0/0
   890 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   891 ;;      Params:         0       0       0       0       0
   892 ;;      Locals:         0       1       0       0       0
   893 ;;      Temps:          0       2       0       0       0
   894 ;;      Totals:         0       3       0       0       0
   895 ;;Total ram usage:        3 bytes
   896 ;; Hardware stack levels used: 1
   897 ;; Hardware stack levels required when called: 1
   898 ;; This function calls:
   899 ;;		Nothing
   900 ;; This function is called by:
   901 ;;		_setup
   902 ;; This function uses a non-reentrant model
   903 ;;
   904                           
   905                           
   906                           ;psect for function _osc_config
   907  0198                     _osc_config:
   908                           
   909                           ;incstack = 0
   910                           ; Regs used in _osc_config: [wreg-fsr0h+status,2+status,0]
   911                           ;osc_config@freq stored from wreg
   912  0198  1283               	bcf	3,5	;RP0=0, select bank0
   913  0199  1303               	bcf	3,6	;RP1=0, select bank0
   914  019A  00AD               	movwf	osc_config@freq
   915  019B                     l1299:
   916                           
   917                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/Osc_config.c: 16: void osc_con
      +                          fig(uint8_t freq);C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/Osc_config.c:
      +                           17: {;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/Osc_config.c: 18:     sw
      +                          itch(freq)
   918  019B  29BA               	goto	l1319
   919  019C                     l1301:
   920                           
   921                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/Osc_config.c: 21:             
      +                          OSCCONbits.IRCF=0b100;
   922  019C  1683               	bsf	3,5	;RP0=1, select bank1
   923  019D  1303               	bcf	3,6	;RP1=0, select bank1
   924  019E  080F               	movf	15,w	;volatile
   925  019F  398F               	andlw	-113
   926  01A0  3840               	iorlw	64
   927  01A1  008F               	movwf	15	;volatile
   928  01A2                     l1303:
   929                           
   930                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/Osc_config.c: 22:             
      +                          OSCCONbits.SCS=1;
   931  01A2  140F               	bsf	15,0	;volatile
   932                           
   933                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/Osc_config.c: 23:             
      +                          break;
   934  01A3  29D0               	goto	l11
   935  01A4                     l1305:
   936                           
   937                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/Osc_config.c: 26:             
      +                          OSCCONbits.IRCF=0b101;
   938  01A4  1683               	bsf	3,5	;RP0=1, select bank1
   939  01A5  1303               	bcf	3,6	;RP1=0, select bank1
   940  01A6  080F               	movf	15,w	;volatile
   941  01A7  398F               	andlw	-113
   942  01A8  3850               	iorlw	80
   943  01A9  008F               	movwf	15	;volatile
   944  01AA                     l1307:
   945                           
   946                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/Osc_config.c: 27:             
      +                          OSCCONbits.SCS=1;
   947  01AA  140F               	bsf	15,0	;volatile
   948                           
   949                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/Osc_config.c: 28:             
      +                          break;
   950  01AB  29D0               	goto	l11
   951  01AC                     l1309:
   952                           
   953                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/Osc_config.c: 31:             
      +                          OSCCONbits.IRCF=0b110;
   954  01AC  1683               	bsf	3,5	;RP0=1, select bank1
   955  01AD  1303               	bcf	3,6	;RP1=0, select bank1
   956  01AE  080F               	movf	15,w	;volatile
   957  01AF  398F               	andlw	-113
   958  01B0  3860               	iorlw	96
   959  01B1  008F               	movwf	15	;volatile
   960  01B2                     l1311:
   961                           
   962                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/Osc_config.c: 32:             
      +                          OSCCONbits.SCS=1;
   963  01B2  140F               	bsf	15,0	;volatile
   964                           
   965                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/Osc_config.c: 33:             
      +                          break;
   966  01B3  29D0               	goto	l11
   967  01B4                     l1313:
   968                           
   969                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/Osc_config.c: 36:             
      +                          OSCCONbits.IRCF=0b111;
   970  01B4  3070               	movlw	112
   971  01B5  1683               	bsf	3,5	;RP0=1, select bank1
   972  01B6  1303               	bcf	3,6	;RP1=0, select bank1
   973  01B7  048F               	iorwf	15,f	;volatile
   974  01B8                     l1315:
   975                           
   976                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/Osc_config.c: 37:             
      +                          OSCCONbits.SCS=1;
   977  01B8  140F               	bsf	15,0	;volatile
   978                           
   979                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/Osc_config.c: 38:             
      +                          break;
   980  01B9  29D0               	goto	l11
   981  01BA                     l1319:
   982  01BA  082D               	movf	osc_config@freq,w
   983  01BB  00AB               	movwf	??_osc_config
   984  01BC  01AC               	clrf	??_osc_config+1
   985                           
   986                           ; Switch on 2 bytes has been partitioned into a top level switch of size 1, and 1 sub-sw
      +                          itches
   987                           ; Switch size 1, requested type "simple"
   988                           ; Number of cases is 1, Range of values is 0 to 0
   989                           ; switch strategies available:
   990                           ; Name         Instructions Cycles
   991                           ; simple_byte            4     3 (average)
   992                           ; direct_byte           11     8 (fixed)
   993                           ; jumptable            260     6 (fixed)
   994                           ;	Chosen strategy is simple_byte
   995  01BD  082C               	movf	??_osc_config+1,w
   996  01BE  3A00               	xorlw	0	; case 0
   997  01BF  1903               	skipnz
   998  01C0  29C2               	goto	l1615
   999  01C1  29D0               	goto	l11
  1000  01C2                     l1615:
  1001                           
  1002                           ; Switch size 1, requested type "simple"
  1003                           ; Number of cases is 4, Range of values is 1 to 8
  1004                           ; switch strategies available:
  1005                           ; Name         Instructions Cycles
  1006                           ; simple_byte           13     7 (average)
  1007                           ; direct_byte           35    11 (fixed)
  1008                           ; jumptable            263     9 (fixed)
  1009                           ;	Chosen strategy is simple_byte
  1010  01C2  082B               	movf	??_osc_config,w
  1011  01C3  3A01               	xorlw	1	; case 1
  1012  01C4  1903               	skipnz
  1013  01C5  299C               	goto	l1301
  1014  01C6  3A03               	xorlw	3	; case 2
  1015  01C7  1903               	skipnz
  1016  01C8  29A4               	goto	l1305
  1017  01C9  3A06               	xorlw	6	; case 4
  1018  01CA  1903               	skipnz
  1019  01CB  29AC               	goto	l1309
  1020  01CC  3A0C               	xorlw	12	; case 8
  1021  01CD  1903               	skipnz
  1022  01CE  29B4               	goto	l1313
  1023  01CF  29D0               	goto	l11
  1024  01D0                     l11:
  1025  01D0  0008               	return
  1026  01D1                     __end_of_osc_config:
  1027                           
  1028                           	psect	text4
  1029  00FE                     __ptext4:	
  1030 ;; *************** function _mandar_datos *****************
  1031 ;; Defined at:
  1032 ;;		line 271 in file "C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c"
  1033 ;; Parameters:    Size  Location     Type
  1034 ;;		None
  1035 ;; Auto vars:     Size  Location     Type
  1036 ;;		None
  1037 ;; Return value:  Size  Location     Type
  1038 ;;                  1    wreg      void 
  1039 ;; Registers used:
  1040 ;;		wreg, fsr0l, fsr0h, status,2, status,0
  1041 ;; Tracked objects:
  1042 ;;		On entry : 0/0
  1043 ;;		On exit  : 0/0
  1044 ;;		Unchanged: 0/0
  1045 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
  1046 ;;      Params:         0       0       0       0       0
  1047 ;;      Locals:         0       0       0       0       0
  1048 ;;      Temps:          0       2       0       0       0
  1049 ;;      Totals:         0       2       0       0       0
  1050 ;;Total ram usage:        2 bytes
  1051 ;; Hardware stack levels used: 1
  1052 ;; Hardware stack levels required when called: 1
  1053 ;; This function calls:
  1054 ;;		Nothing
  1055 ;; This function is called by:
  1056 ;;		_main
  1057 ;; This function uses a non-reentrant model
  1058 ;;
  1059                           
  1060                           
  1061                           ;psect for function _mandar_datos
  1062  00FE                     _mandar_datos:
  1063  00FE                     l1491:	
  1064                           ;incstack = 0
  1065                           ; Regs used in _mandar_datos: [wreg-fsr0h+status,2+status,0]
  1066                           
  1067                           
  1068                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 273:     switch(cu
      +                          enta_uart)
  1069  00FE  2925               	goto	l1523
  1070  00FF                     l1493:
  1071                           
  1072                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 276:             T
      +                          XREG=(5+0x30);
  1073  00FF  3035               	movlw	53
  1074  0100  0099               	movwf	25	;volatile
  1075                           
  1076                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 277:             b
      +                          reak;
  1077  0101  295B               	goto	l154
  1078  0102                     l1495:
  1079                           
  1080                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 279:             T
      +                          XREG=44;
  1081  0102  302C               	movlw	44
  1082  0103  0099               	movwf	25	;volatile
  1083                           
  1084                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 280:             b
      +                          reak;
  1085  0104  295B               	goto	l154
  1086  0105                     l1497:
  1087                           
  1088                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 282:             T
      +                          XREG=derJ1+0x30;
  1089  0105  0826               	movf	_derJ1,w
  1090  0106  3E30               	addlw	48
  1091  0107  0099               	movwf	25	;volatile
  1092                           
  1093                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 283:             b
      +                          reak;
  1094  0108  295B               	goto	l154
  1095  0109                     l1501:
  1096                           
  1097                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 288:             T
      +                          XREG=upJ1+0x30;
  1098  0109  0825               	movf	_upJ1,w
  1099  010A  3E30               	addlw	48
  1100  010B  0099               	movwf	25	;volatile
  1101                           
  1102                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 289:             b
      +                          reak;
  1103  010C  295B               	goto	l154
  1104  010D                     l1505:
  1105                           
  1106                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 294:             T
      +                          XREG=downJ2+0x30;
  1107  010D  0870               	movf	_downJ2,w
  1108  010E  3E30               	addlw	48
  1109  010F  0099               	movwf	25	;volatile
  1110                           
  1111                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 295:             b
      +                          reak;
  1112  0110  295B               	goto	l154
  1113  0111                     l1507:
  1114                           
  1115                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 297:             T
      +                          XREG=izqJ2+0x30;
  1116  0111  0823               	movf	_izqJ2,w
  1117  0112  3E30               	addlw	48
  1118  0113  0099               	movwf	25	;volatile
  1119                           
  1120                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 298:             b
      +                          reak;
  1121  0114  295B               	goto	l154
  1122  0115                     l1509:
  1123                           
  1124                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 300:             T
      +                          XREG=derJ2+0x30;
  1125  0115  0822               	movf	_derJ2,w
  1126  0116  3E30               	addlw	48
  1127  0117  0099               	movwf	25	;volatile
  1128                           
  1129                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 301:             b
      +                          reak;
  1130  0118  295B               	goto	l154
  1131  0119                     l1511:
  1132                           
  1133                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 303:             T
      +                          XREG=upJ2+0x30;
  1134  0119  0821               	movf	_upJ2,w
  1135  011A  3E30               	addlw	48
  1136  011B  0099               	movwf	25	;volatile
  1137                           
  1138                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 304:             b
      +                          reak;
  1139  011C  295B               	goto	l154
  1140  011D                     l1515:
  1141                           
  1142                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 309:             T
      +                          XREG=10;
  1143  011D  300A               	movlw	10
  1144  011E  0099               	movwf	25	;volatile
  1145                           
  1146                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 310:             b
      +                          reak;
  1147  011F  295B               	goto	l154
  1148  0120                     l1517:
  1149                           
  1150                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 312:             T
      +                          XREG=13;
  1151  0120  300D               	movlw	13
  1152  0121  0099               	movwf	25	;volatile
  1153                           
  1154                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 313:             b
      +                          reak;
  1155  0122  295B               	goto	l154
  1156  0123                     l1519:
  1157                           
  1158                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 315:             c
      +                          uenta_uart=0;
  1159  0123  01A0               	clrf	_cuenta_uart
  1160                           
  1161                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 316:             b
      +                          reak;
  1162  0124  295B               	goto	l154
  1163  0125                     l1523:
  1164  0125  1283               	bcf	3,5	;RP0=0, select bank0
  1165  0126  1303               	bcf	3,6	;RP1=0, select bank0
  1166  0127  0820               	movf	_cuenta_uart,w
  1167  0128  00AB               	movwf	??_mandar_datos
  1168  0129  01AC               	clrf	??_mandar_datos+1
  1169                           
  1170                           ; Switch on 2 bytes has been partitioned into a top level switch of size 1, and 1 sub-sw
      +                          itches
  1171                           ; Switch size 1, requested type "simple"
  1172                           ; Number of cases is 1, Range of values is 0 to 0
  1173                           ; switch strategies available:
  1174                           ; Name         Instructions Cycles
  1175                           ; simple_byte            4     3 (average)
  1176                           ; direct_byte           11     8 (fixed)
  1177                           ; jumptable            260     6 (fixed)
  1178                           ;	Chosen strategy is simple_byte
  1179  012A  082C               	movf	??_mandar_datos+1,w
  1180  012B  3A00               	xorlw	0	; case 0
  1181  012C  1903               	skipnz
  1182  012D  292F               	goto	l1617
  1183  012E  295B               	goto	l154
  1184  012F                     l1617:
  1185                           
  1186                           ; Switch size 1, requested type "simple"
  1187                           ; Number of cases is 14, Range of values is 1 to 25
  1188                           ; switch strategies available:
  1189                           ; Name         Instructions Cycles
  1190                           ; simple_byte           43    22 (average)
  1191                           ; direct_byte           86    11 (fixed)
  1192                           ; jumptable            263     9 (fixed)
  1193                           ;	Chosen strategy is simple_byte
  1194  012F  082B               	movf	??_mandar_datos,w
  1195  0130  3A01               	xorlw	1	; case 1
  1196  0131  1903               	skipnz
  1197  0132  28FF               	goto	l1493
  1198  0133  3A03               	xorlw	3	; case 2
  1199  0134  1903               	skipnz
  1200  0135  2902               	goto	l1495
  1201  0136  3A01               	xorlw	1	; case 3
  1202  0137  1903               	skipnz
  1203  0138  2905               	goto	l1497
  1204  0139  3A07               	xorlw	7	; case 4
  1205  013A  1903               	skipnz
  1206  013B  2902               	goto	l1495
  1207  013C  3A01               	xorlw	1	; case 5
  1208  013D  1903               	skipnz
  1209  013E  2909               	goto	l1501
  1210  013F  3A03               	xorlw	3	; case 6
  1211  0140  1903               	skipnz
  1212  0141  2902               	goto	l1495
  1213  0142  3A01               	xorlw	1	; case 7
  1214  0143  1903               	skipnz
  1215  0144  290D               	goto	l1505
  1216  0145  3A0F               	xorlw	15	; case 8
  1217  0146  1903               	skipnz
  1218  0147  2911               	goto	l1507
  1219  0148  3A01               	xorlw	1	; case 9
  1220  0149  1903               	skipnz
  1221  014A  2915               	goto	l1509
  1222  014B  3A03               	xorlw	3	; case 10
  1223  014C  1903               	skipnz
  1224  014D  2919               	goto	l1511
  1225  014E  3A01               	xorlw	1	; case 11
  1226  014F  1903               	skipnz
  1227  0150  290D               	goto	l1505
  1228  0151  3A07               	xorlw	7	; case 12
  1229  0152  1903               	skipnz
  1230  0153  291D               	goto	l1515
  1231  0154  3A01               	xorlw	1	; case 13
  1232  0155  1903               	skipnz
  1233  0156  2920               	goto	l1517
  1234  0157  3A14               	xorlw	20	; case 25
  1235  0158  1903               	skipnz
  1236  0159  2923               	goto	l1519
  1237  015A  295B               	goto	l154
  1238  015B                     l154:
  1239  015B  0008               	return
  1240  015C                     __end_of_mandar_datos:
  1241                           
  1242                           	psect	text5
  1243  0028                     __ptext5:	
  1244 ;; *************** function _botonazos *****************
  1245 ;; Defined at:
  1246 ;;		line 183 in file "C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c"
  1247 ;; Parameters:    Size  Location     Type
  1248 ;;		None
  1249 ;; Auto vars:     Size  Location     Type
  1250 ;;		None
  1251 ;; Return value:  Size  Location     Type
  1252 ;;                  1    wreg      void 
  1253 ;; Registers used:
  1254 ;;		wreg, status,2, status,0
  1255 ;; Tracked objects:
  1256 ;;		On entry : 0/0
  1257 ;;		On exit  : 0/0
  1258 ;;		Unchanged: 0/0
  1259 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
  1260 ;;      Params:         0       0       0       0       0
  1261 ;;      Locals:         0       0       0       0       0
  1262 ;;      Temps:          0       0       0       0       0
  1263 ;;      Totals:         0       0       0       0       0
  1264 ;;Total ram usage:        0 bytes
  1265 ;; Hardware stack levels used: 1
  1266 ;; Hardware stack levels required when called: 1
  1267 ;; This function calls:
  1268 ;;		Nothing
  1269 ;; This function is called by:
  1270 ;;		_main
  1271 ;; This function uses a non-reentrant model
  1272 ;;
  1273                           
  1274                           
  1275                           ;psect for function _botonazos
  1276  0028                     _botonazos:
  1277  0028                     l1409:	
  1278                           ;incstack = 0
  1279                           ; Regs used in _botonazos: [wreg+status,2+status,0]
  1280                           
  1281                           
  1282                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 187:     if(antirr
      +                          ebote0==1 && PORTBbits.RB0==0)
  1283  0028  0375               	decf	_antirrebote0,w
  1284  0029  1D03               	btfss	3,2
  1285  002A  282C               	goto	u371
  1286  002B  282D               	goto	u370
  1287  002C                     u371:
  1288  002C  2839               	goto	l1419
  1289  002D                     u370:
  1290  002D                     l1411:
  1291  002D  1283               	bcf	3,5	;RP0=0, select bank0
  1292  002E  1303               	bcf	3,6	;RP1=0, select bank0
  1293  002F  1806               	btfsc	6,0	;volatile
  1294  0030  2832               	goto	u381
  1295  0031  2833               	goto	u380
  1296  0032                     u381:
  1297  0032  2839               	goto	l1419
  1298  0033                     u380:
  1299  0033                     l1413:
  1300                           
  1301                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 188:     {;C:/User
      +                          s/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 189:         antirrebote0=
      +                          0;
  1302  0033  01F5               	clrf	_antirrebote0
  1303  0034                     l1415:
  1304                           
  1305                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 190:         izqJ1
      +                          =1;
  1306  0034  01A7               	clrf	_izqJ1
  1307  0035  0AA7               	incf	_izqJ1,f
  1308  0036                     l1417:
  1309                           
  1310                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 191:         PORTD
      +                          =0b00000001;
  1311  0036  3001               	movlw	1
  1312  0037  0088               	movwf	8	;volatile
  1313                           
  1314                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 193:     }
  1315  0038  283C               	goto	l1421
  1316  0039                     l1419:
  1317                           
  1318                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 195:     {;C:/User
      +                          s/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 196:         izqJ1=0;
  1319  0039  1283               	bcf	3,5	;RP0=0, select bank0
  1320  003A  1303               	bcf	3,6	;RP1=0, select bank0
  1321  003B  01A7               	clrf	_izqJ1
  1322  003C                     l1421:
  1323                           
  1324                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 199:     if(antirr
      +                          ebote1==1 && PORTBbits.RB1==0)
  1325  003C  0374               	decf	_antirrebote1,w
  1326  003D  1D03               	btfss	3,2
  1327  003E  2840               	goto	u391
  1328  003F  2841               	goto	u390
  1329  0040                     u391:
  1330  0040  2849               	goto	l1429
  1331  0041                     u390:
  1332  0041                     l1423:
  1333  0041  1886               	btfsc	6,1	;volatile
  1334  0042  2844               	goto	u401
  1335  0043  2845               	goto	u400
  1336  0044                     u401:
  1337  0044  2849               	goto	l1429
  1338  0045                     u400:
  1339  0045                     l1425:
  1340                           
  1341                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 200:     {;C:/User
      +                          s/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 201:         antirrebote1=
      +                          0;
  1342  0045  01F4               	clrf	_antirrebote1
  1343  0046                     l1427:
  1344                           
  1345                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 202:         derJ1
      +                          =1;
  1346  0046  01A6               	clrf	_derJ1
  1347  0047  0AA6               	incf	_derJ1,f
  1348                           
  1349                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 203:     }
  1350  0048  284A               	goto	l1431
  1351  0049                     l1429:
  1352                           
  1353                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 205:     {;C:/User
      +                          s/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 206:         derJ1=0;
  1354  0049  01A6               	clrf	_derJ1
  1355  004A                     l1431:
  1356                           
  1357                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 209:     if(antirr
      +                          ebote2==1 && PORTBbits.RB2==0)
  1358  004A  0373               	decf	_antirrebote2,w
  1359  004B  1D03               	btfss	3,2
  1360  004C  284E               	goto	u411
  1361  004D  284F               	goto	u410
  1362  004E                     u411:
  1363  004E  2857               	goto	l1439
  1364  004F                     u410:
  1365  004F                     l1433:
  1366  004F  1906               	btfsc	6,2	;volatile
  1367  0050  2852               	goto	u421
  1368  0051  2853               	goto	u420
  1369  0052                     u421:
  1370  0052  2857               	goto	l1439
  1371  0053                     u420:
  1372  0053                     l1435:
  1373                           
  1374                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 210:     {;C:/User
      +                          s/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 211:         antirrebote2=
      +                          0;
  1375  0053  01F3               	clrf	_antirrebote2
  1376  0054                     l1437:
  1377                           
  1378                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 212:         upJ1=
      +                          1;
  1379  0054  01A5               	clrf	_upJ1
  1380  0055  0AA5               	incf	_upJ1,f
  1381                           
  1382                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 213:     }
  1383  0056  2858               	goto	l1441
  1384  0057                     l1439:
  1385                           
  1386                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 215:     {;C:/User
      +                          s/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 216:         upJ1=0;
  1387  0057  01A5               	clrf	_upJ1
  1388  0058                     l1441:
  1389                           
  1390                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 219:     if(antirr
      +                          ebote3==1 && PORTBbits.RB3==0)
  1391  0058  0372               	decf	_antirrebote3,w
  1392  0059  1D03               	btfss	3,2
  1393  005A  285C               	goto	u431
  1394  005B  285D               	goto	u430
  1395  005C                     u431:
  1396  005C  2865               	goto	l1449
  1397  005D                     u430:
  1398  005D                     l1443:
  1399  005D  1986               	btfsc	6,3	;volatile
  1400  005E  2860               	goto	u441
  1401  005F  2861               	goto	u440
  1402  0060                     u441:
  1403  0060  2865               	goto	l1449
  1404  0061                     u440:
  1405  0061                     l1445:
  1406                           
  1407                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 220:     {;C:/User
      +                          s/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 221:         antirrebote3=
      +                          0;
  1408  0061  01F2               	clrf	_antirrebote3
  1409  0062                     l1447:
  1410                           
  1411                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 222:         downJ
      +                          1=1;
  1412  0062  01A4               	clrf	_downJ1
  1413  0063  0AA4               	incf	_downJ1,f
  1414                           
  1415                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 223:     }
  1416  0064  2866               	goto	l1451
  1417  0065                     l1449:
  1418                           
  1419                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 225:     {;C:/User
      +                          s/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 226:         downJ1=0;
  1420  0065  01A4               	clrf	_downJ1
  1421  0066                     l1451:
  1422                           
  1423                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 230:     if(antirr
      +                          ebote4==1 && PORTBbits.RB4==0)
  1424  0066  0371               	decf	_antirrebote4,w
  1425  0067  1D03               	btfss	3,2
  1426  0068  286A               	goto	u451
  1427  0069  286B               	goto	u450
  1428  006A                     u451:
  1429  006A  2873               	goto	l1459
  1430  006B                     u450:
  1431  006B                     l1453:
  1432  006B  1A06               	btfsc	6,4	;volatile
  1433  006C  286E               	goto	u461
  1434  006D  286F               	goto	u460
  1435  006E                     u461:
  1436  006E  2873               	goto	l1459
  1437  006F                     u460:
  1438  006F                     l1455:
  1439                           
  1440                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 231:     {;C:/User
      +                          s/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 232:         antirrebote4=
      +                          0;
  1441  006F  01F1               	clrf	_antirrebote4
  1442  0070                     l1457:
  1443                           
  1444                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 233:         izqJ2
      +                          =1;
  1445  0070  01A3               	clrf	_izqJ2
  1446  0071  0AA3               	incf	_izqJ2,f
  1447                           
  1448                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 234:     }
  1449  0072  2874               	goto	l1461
  1450  0073                     l1459:
  1451                           
  1452                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 236:     {;C:/User
      +                          s/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 237:         izqJ2=0;
  1453  0073  01A3               	clrf	_izqJ2
  1454  0074                     l1461:
  1455                           
  1456                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 240:     if(antirr
      +                          ebote5==1 && PORTBbits.RB5==0)
  1457  0074  032A               	decf	_antirrebote5,w
  1458  0075  1D03               	btfss	3,2
  1459  0076  2878               	goto	u471
  1460  0077  2879               	goto	u470
  1461  0078                     u471:
  1462  0078  2881               	goto	l1469
  1463  0079                     u470:
  1464  0079                     l1463:
  1465  0079  1A86               	btfsc	6,5	;volatile
  1466  007A  287C               	goto	u481
  1467  007B  287D               	goto	u480
  1468  007C                     u481:
  1469  007C  2881               	goto	l1469
  1470  007D                     u480:
  1471  007D                     l1465:
  1472                           
  1473                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 241:     {;C:/User
      +                          s/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 242:         antirrebote5=
      +                          0;
  1474  007D  01AA               	clrf	_antirrebote5
  1475  007E                     l1467:
  1476                           
  1477                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 243:         derJ2
      +                          =1;
  1478  007E  01A2               	clrf	_derJ2
  1479  007F  0AA2               	incf	_derJ2,f
  1480                           
  1481                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 244:     }
  1482  0080  2882               	goto	l1471
  1483  0081                     l1469:
  1484                           
  1485                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 246:     {;C:/User
      +                          s/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 247:         derJ2=0;
  1486  0081  01A2               	clrf	_derJ2
  1487  0082                     l1471:
  1488                           
  1489                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 250:     if(antirr
      +                          ebote6==1 && PORTBbits.RB6==0)
  1490  0082  0329               	decf	_antirrebote6,w
  1491  0083  1D03               	btfss	3,2
  1492  0084  2886               	goto	u491
  1493  0085  2887               	goto	u490
  1494  0086                     u491:
  1495  0086  288F               	goto	l1479
  1496  0087                     u490:
  1497  0087                     l1473:
  1498  0087  1B06               	btfsc	6,6	;volatile
  1499  0088  288A               	goto	u501
  1500  0089  288B               	goto	u500
  1501  008A                     u501:
  1502  008A  288F               	goto	l1479
  1503  008B                     u500:
  1504  008B                     l1475:
  1505                           
  1506                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 251:     {;C:/User
      +                          s/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 252:         antirrebote6=
      +                          0;
  1507  008B  01A9               	clrf	_antirrebote6
  1508  008C                     l1477:
  1509                           
  1510                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 253:         upJ2=
      +                          1;
  1511  008C  01A1               	clrf	_upJ2
  1512  008D  0AA1               	incf	_upJ2,f
  1513                           
  1514                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 254:     }
  1515  008E  2890               	goto	l1481
  1516  008F                     l1479:
  1517                           
  1518                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 256:     {;C:/User
      +                          s/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 257:         upJ2=0;
  1519  008F  01A1               	clrf	_upJ2
  1520  0090                     l1481:
  1521                           
  1522                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 260:     if(antirr
      +                          ebote7==1 && PORTBbits.RB7==0)
  1523  0090  0328               	decf	_antirrebote7,w
  1524  0091  1D03               	btfss	3,2
  1525  0092  2894               	goto	u511
  1526  0093  2895               	goto	u510
  1527  0094                     u511:
  1528  0094  289D               	goto	l1489
  1529  0095                     u510:
  1530  0095                     l1483:
  1531  0095  1B86               	btfsc	6,7	;volatile
  1532  0096  2898               	goto	u521
  1533  0097  2899               	goto	u520
  1534  0098                     u521:
  1535  0098  289D               	goto	l1489
  1536  0099                     u520:
  1537  0099                     l1485:
  1538                           
  1539                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 261:     {;C:/User
      +                          s/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 262:         antirrebote7=
      +                          0;
  1540  0099  01A8               	clrf	_antirrebote7
  1541  009A                     l1487:
  1542                           
  1543                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 263:         downJ
      +                          2=1;
  1544  009A  01F0               	clrf	_downJ2
  1545  009B  0AF0               	incf	_downJ2,f
  1546                           
  1547                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 264:     }
  1548  009C  289E               	goto	l135
  1549  009D                     l1489:
  1550                           
  1551                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 266:     {;C:/User
      +                          s/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 267:         downJ2=0;
  1552  009D  01F0               	clrf	_downJ2
  1553  009E                     l135:
  1554  009E  0008               	return
  1555  009F                     __end_of_botonazos:
  1556                           
  1557                           	psect	text6
  1558  009F                     __ptext6:	
  1559 ;; *************** function _isr *****************
  1560 ;; Defined at:
  1561 ;;		line 60 in file "C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c"
  1562 ;; Parameters:    Size  Location     Type
  1563 ;;		None
  1564 ;; Auto vars:     Size  Location     Type
  1565 ;;		None
  1566 ;; Return value:  Size  Location     Type
  1567 ;;                  1    wreg      void 
  1568 ;; Registers used:
  1569 ;;		wreg, fsr0l, fsr0h, status,2, status,0
  1570 ;; Tracked objects:
  1571 ;;		On entry : 0/0
  1572 ;;		On exit  : 0/0
  1573 ;;		Unchanged: 0/0
  1574 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
  1575 ;;      Params:         0       0       0       0       0
  1576 ;;      Locals:         0       0       0       0       0
  1577 ;;      Temps:          5       0       0       0       0
  1578 ;;      Totals:         5       0       0       0       0
  1579 ;;Total ram usage:        5 bytes
  1580 ;; Hardware stack levels used: 1
  1581 ;; This function calls:
  1582 ;;		Nothing
  1583 ;; This function is called by:
  1584 ;;		Interrupt level 1
  1585 ;; This function uses a non-reentrant model
  1586 ;;
  1587                           
  1588                           
  1589                           ;psect for function _isr
  1590  009F                     _isr:
  1591  009F                     i1l1203:
  1592                           
  1593                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 63:     if (INTCON
      +                          bits.RBIF)
  1594  009F  1C0B               	btfss	11,0	;volatile
  1595  00A0  28A2               	goto	u35_21
  1596  00A1  28A3               	goto	u35_20
  1597  00A2                     u35_21:
  1598  00A2  28EA               	goto	i1l92
  1599  00A3                     u35_20:
  1600  00A3  28C5               	goto	i1l1211
  1601  00A4                     i1l94:	
  1602                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 66:         {;C:/U
      +                          sers/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 67:             case(0b
      +                          11111110):
  1603                           
  1604                           
  1605                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 68:               
      +                            antirrebote0=1;
  1606  00A4  01F5               	clrf	_antirrebote0
  1607  00A5  0AF5               	incf	_antirrebote0,f
  1608                           
  1609                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 69:               
      +                            break;
  1610  00A6  28E9               	goto	i1l95
  1611  00A7                     i1l96:	
  1612                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 70:             ca
      +                          se(0b11111101):
  1613                           
  1614                           
  1615                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 71:               
      +                            antirrebote1=1;
  1616  00A7  01F4               	clrf	_antirrebote1
  1617  00A8  0AF4               	incf	_antirrebote1,f
  1618                           
  1619                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 72:               
      +                            break;
  1620  00A9  28E9               	goto	i1l95
  1621  00AA                     i1l97:	
  1622                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 73:             ca
      +                          se(0b11111011):
  1623                           
  1624                           
  1625                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 74:               
      +                            antirrebote2=1;
  1626  00AA  01F3               	clrf	_antirrebote2
  1627  00AB  0AF3               	incf	_antirrebote2,f
  1628                           
  1629                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 75:               
      +                            break;
  1630  00AC  28E9               	goto	i1l95
  1631  00AD                     i1l98:	
  1632                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 76:             ca
      +                          se(0b11110111):
  1633                           
  1634                           
  1635                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 77:               
      +                            antirrebote3=1;
  1636  00AD  01F2               	clrf	_antirrebote3
  1637  00AE  0AF2               	incf	_antirrebote3,f
  1638                           
  1639                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 78:               
      +                            break;
  1640  00AF  28E9               	goto	i1l95
  1641  00B0                     i1l99:	
  1642                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 79:             ca
      +                          se(0b11101111):
  1643                           
  1644                           
  1645                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 80:               
      +                            antirrebote4=1;
  1646  00B0  01F1               	clrf	_antirrebote4
  1647  00B1  0AF1               	incf	_antirrebote4,f
  1648                           
  1649                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 81:               
      +                            break;
  1650  00B2  28E9               	goto	i1l95
  1651  00B3                     i1l100:	
  1652                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 82:             ca
      +                          se(0b11011111):
  1653                           
  1654                           
  1655                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 83:               
      +                            antirrebote5=1;
  1656  00B3  01AA               	clrf	_antirrebote5
  1657  00B4  0AAA               	incf	_antirrebote5,f
  1658                           
  1659                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 84:               
      +                            break;
  1660  00B5  28E9               	goto	i1l95
  1661  00B6                     i1l101:	
  1662                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 85:             ca
      +                          se(0b10111111):
  1663                           
  1664                           
  1665                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 86:               
      +                            antirrebote6=1;
  1666  00B6  01A9               	clrf	_antirrebote6
  1667  00B7  0AA9               	incf	_antirrebote6,f
  1668                           
  1669                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 87:               
      +                            break;
  1670  00B8  28E9               	goto	i1l95
  1671  00B9                     i1l102:	
  1672                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 88:             ca
      +                          se(0b01111111):
  1673                           
  1674                           
  1675                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 89:               
      +                            antirrebote7=1;
  1676  00B9  01A8               	clrf	_antirrebote7
  1677  00BA  0AA8               	incf	_antirrebote7,f
  1678                           
  1679                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 90:               
      +                            break;
  1680  00BB  28E9               	goto	i1l95
  1681  00BC                     i1l1207:
  1682                           
  1683                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 92:               
      +                            antirrebote0=0;
  1684  00BC  01F5               	clrf	_antirrebote0
  1685                           
  1686                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 93:               
      +                            antirrebote1=0;
  1687  00BD  01F4               	clrf	_antirrebote1
  1688                           
  1689                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 94:               
      +                            antirrebote2=0;
  1690  00BE  01F3               	clrf	_antirrebote2
  1691                           
  1692                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 95:               
      +                            antirrebote3=0;
  1693  00BF  01F2               	clrf	_antirrebote3
  1694                           
  1695                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 96:               
      +                            antirrebote4=0;
  1696  00C0  01F1               	clrf	_antirrebote4
  1697                           
  1698                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 97:               
      +                            antirrebote5=0;
  1699  00C1  01AA               	clrf	_antirrebote5
  1700                           
  1701                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 98:               
      +                            antirrebote6=0;
  1702  00C2  01A9               	clrf	_antirrebote6
  1703                           
  1704                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 99:               
      +                            antirrebote7=0;
  1705  00C3  01A8               	clrf	_antirrebote7
  1706                           
  1707                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 100:              
      +                             break;
  1708  00C4  28E9               	goto	i1l95
  1709  00C5                     i1l1211:
  1710  00C5  1283               	bcf	3,5	;RP0=0, select bank0
  1711  00C6  1303               	bcf	3,6	;RP1=0, select bank0
  1712  00C7  0806               	movf	6,w	;volatile
  1713  00C8  00F6               	movwf	??_isr
  1714  00C9  01F7               	clrf	??_isr+1
  1715                           
  1716                           ; Switch on 2 bytes has been partitioned into a top level switch of size 1, and 1 sub-sw
      +                          itches
  1717                           ; Switch size 1, requested type "simple"
  1718                           ; Number of cases is 1, Range of values is 0 to 0
  1719                           ; switch strategies available:
  1720                           ; Name         Instructions Cycles
  1721                           ; simple_byte            4     3 (average)
  1722                           ; direct_byte           11     8 (fixed)
  1723                           ; jumptable            260     6 (fixed)
  1724                           ;	Chosen strategy is simple_byte
  1725  00CA  0877               	movf	??_isr+1,w
  1726  00CB  3A00               	xorlw	0	; case 0
  1727  00CC  1903               	skipnz
  1728  00CD  28CF               	goto	i1l1619
  1729  00CE  28BC               	goto	i1l1207
  1730  00CF                     i1l1619:
  1731                           
  1732                           ; Switch size 1, requested type "simple"
  1733                           ; Number of cases is 8, Range of values is 127 to 254
  1734                           ; switch strategies available:
  1735                           ; Name         Instructions Cycles
  1736                           ; simple_byte           25    13 (average)
  1737                           ; jumptable            263     9 (fixed)
  1738                           ;	Chosen strategy is simple_byte
  1739  00CF  0876               	movf	??_isr,w
  1740  00D0  3A7F               	xorlw	127	; case 127
  1741  00D1  1903               	skipnz
  1742  00D2  28B9               	goto	i1l102
  1743  00D3  3AC0               	xorlw	192	; case 191
  1744  00D4  1903               	skipnz
  1745  00D5  28B6               	goto	i1l101
  1746  00D6  3A60               	xorlw	96	; case 223
  1747  00D7  1903               	skipnz
  1748  00D8  28B3               	goto	i1l100
  1749  00D9  3A30               	xorlw	48	; case 239
  1750  00DA  1903               	skipnz
  1751  00DB  28B0               	goto	i1l99
  1752  00DC  3A18               	xorlw	24	; case 247
  1753  00DD  1903               	skipnz
  1754  00DE  28AD               	goto	i1l98
  1755  00DF  3A0C               	xorlw	12	; case 251
  1756  00E0  1903               	skipnz
  1757  00E1  28AA               	goto	i1l97
  1758  00E2  3A06               	xorlw	6	; case 253
  1759  00E3  1903               	skipnz
  1760  00E4  28A7               	goto	i1l96
  1761  00E5  3A03               	xorlw	3	; case 254
  1762  00E6  1903               	skipnz
  1763  00E7  28A4               	goto	i1l94
  1764  00E8  28BC               	goto	i1l1207
  1765  00E9                     i1l95:
  1766                           
  1767                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 102:         INTCO
      +                          Nbits.RBIF=0;
  1768  00E9  100B               	bcf	11,0	;volatile
  1769  00EA                     i1l92:	
  1770                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 103:     }
  1771                           
  1772                           
  1773                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 105:     if (PIR1b
      +                          its.TXIF)
  1774  00EA  1283               	bcf	3,5	;RP0=0, select bank0
  1775  00EB  1303               	bcf	3,6	;RP1=0, select bank0
  1776  00EC  1E0C               	btfss	12,4	;volatile
  1777  00ED  28EF               	goto	u36_21
  1778  00EE  28F0               	goto	u36_20
  1779  00EF                     u36_21:
  1780  00EF  28F5               	goto	i1l105
  1781  00F0                     u36_20:
  1782  00F0                     i1l1213:
  1783                           
  1784                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 106:     {;C:/User
      +                          s/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 107:         cuenta_uart++
      +                          ;
  1785  00F0  3001               	movlw	1
  1786  00F1  00F6               	movwf	??_isr
  1787  00F2  0876               	movf	??_isr,w
  1788  00F3  07A0               	addwf	_cuenta_uart,f
  1789  00F4                     i1l1215:
  1790                           
  1791                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 109:         PIR1b
      +                          its.TXIF=0;
  1792  00F4  120C               	bcf	12,4	;volatile
  1793  00F5                     i1l105:
  1794  00F5  087A               	movf	??_isr+4,w
  1795  00F6  008A               	movwf	10
  1796  00F7  0879               	movf	??_isr+3,w
  1797  00F8  0084               	movwf	4
  1798  00F9  0E78               	swapf	??_isr+2,w
  1799  00FA  0083               	movwf	3
  1800  00FB  0EFE               	swapf	btemp,f
  1801  00FC  0E7E               	swapf	btemp,w
  1802  00FD  0009               	retfie
  1803  00FE                     __end_of_isr:
  1804  007E                     btemp	set	126	;btemp
  1805  007E                     wtemp0	set	126
  1806                           
  1807                           	psect	intentry
  1808  0004                     __pintentry:	
  1809                           ;incstack = 0
  1810                           ; Regs used in _isr: [wreg-fsr0h+status,2+status,0]
  1811                           
  1812  0004                     interrupt_function:
  1813  007E                     saved_w	set	btemp
  1814  0004  00FE               	movwf	btemp
  1815  0005  0E03               	swapf	3,w
  1816  0006  00F8               	movwf	??_isr+2
  1817  0007  0804               	movf	4,w
  1818  0008  00F9               	movwf	??_isr+3
  1819  0009  080A               	movf	10,w
  1820  000A  00FA               	movwf	??_isr+4
  1821  000B  120A  118A  289F   	ljmp	_isr
  1822                           
  1823                           	psect	config
  1824                           
  1825                           ;Config register CONFIG1 @ 0x2007
  1826                           ;	Oscillator Selection bits
  1827                           ;	FOSC = INTRC_NOCLKOUT, INTOSCIO oscillator: I/O function on RA6/OSC2/CLKOUT pin, I/O f
      +                          unction on RA7/OSC1/CLKIN
  1828                           ;	Watchdog Timer Enable bit
  1829                           ;	WDTE = OFF, WDT disabled and can be enabled by SWDTEN bit of the WDTCON register
  1830                           ;	Power-up Timer Enable bit
  1831                           ;	PWRTE = OFF, PWRT disabled
  1832                           ;	RE3/MCLR pin function select bit
  1833                           ;	MCLRE = OFF, RE3/MCLR pin function is digital input, MCLR internally tied to VDD
  1834                           ;	Code Protection bit
  1835                           ;	CP = OFF, Program memory code protection is disabled
  1836                           ;	Data Code Protection bit
  1837                           ;	CPD = OFF, Data memory code protection is disabled
  1838                           ;	Brown Out Reset Selection bits
  1839                           ;	BOREN = OFF, BOR disabled
  1840                           ;	Internal External Switchover bit
  1841                           ;	IESO = OFF, Internal/External Switchover mode is disabled
  1842                           ;	Fail-Safe Clock Monitor Enabled bit
  1843                           ;	FCMEN = OFF, Fail-Safe Clock Monitor is disabled
  1844                           ;	Low Voltage Programming Enable bit
  1845                           ;	LVP = OFF, RB3 pin has digital I/O, HV on MCLR must be used for programming
  1846                           ;	In-Circuit Debugger Mode bit
  1847                           ;	DEBUG = 0x1, unprogrammed default
  1848  2007                     	org	8199
  1849  2007  20D4               	dw	8404
  1850                           
  1851                           ;Config register CONFIG2 @ 0x2008
  1852                           ;	Brown-out Reset Selection bit
  1853                           ;	BOR4V = BOR40V, Brown-out Reset set to 4.0V
  1854                           ;	Flash Program Memory Self Write Enable bits
  1855                           ;	WRT = OFF, Write protection off
  1856  2008                     	org	8200
  1857  2008  3FFF               	dw	16383

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         17
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMMON           14      5      11
    BANK0            80      3      14
    BANK1            80      0       0
    BANK3            96      0       0
    BANK2            96      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMMON

    None.

Critical Paths under _isr in COMMON

    None.

Critical Paths under _main in BANK0

    _setup->_osc_config

Critical Paths under _isr in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _isr in BANK1

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _isr in BANK3

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _isr in BANK2

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0      22
                          _botonazos
                       _mandar_datos
                              _setup
 ---------------------------------------------------------------------------------
 (1) _setup                                                0     0      0      22
                         _osc_config
                        _uart_config
 ---------------------------------------------------------------------------------
 (2) _uart_config                                          0     0      0       0
 ---------------------------------------------------------------------------------
 (2) _osc_config                                           3     3      0      22
                                              0 BANK0      3     3      0
 ---------------------------------------------------------------------------------
 (1) _mandar_datos                                         2     2      0       0
                                              0 BANK0      2     2      0
 ---------------------------------------------------------------------------------
 (1) _botonazos                                            0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 2
 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (3) _isr                                                  5     5      0       0
                                              0 COMMON     5     5      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 3
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _botonazos
   _mandar_datos
   _setup
     _osc_config
     _uart_config

 _isr (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMMON            E      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMMON               E      5       B       1       78.6%
BITSFR0              0      0       0       1        0.0%
SFR0                 0      0       0       1        0.0%
BITSFR1              0      0       0       2        0.0%
SFR1                 0      0       0       2        0.0%
STACK                0      0       0       2        0.0%
ABS                  0      0      19       3        0.0%
BITBANK0            50      0       0       4        0.0%
BITSFR3              0      0       0       4        0.0%
SFR3                 0      0       0       4        0.0%
BANK0               50      3       E       5       17.5%
BITSFR2              0      0       0       5        0.0%
SFR2                 0      0       0       5        0.0%
BITBANK1            50      0       0       6        0.0%
BANK1               50      0       0       7        0.0%
BITBANK3            60      0       0       8        0.0%
BANK3               60      0       0       9        0.0%
BITBANK2            60      0       0      10        0.0%
BANK2               60      0       0      11        0.0%
DATA                 0      0      19      12        0.0%


Microchip Technology PIC Macro Assembler V2.32 build 20210201212658 
Symbol Table                                                                                   Tue Oct 12 11:45:05 2021

                     l11 01D0                      l116 0197                      l135 009E  
                    l154 015B                      l167 01E6                      u400 0045  
                    u401 0044                      u410 004F                      u411 004E  
                    u500 008B                      u420 0053                      u501 008A  
                    u421 0052                      u510 0095                      u430 005D  
                    u511 0094                      u431 005C                      u520 0099  
                    u440 0061                      u521 0098                      u441 0060  
                    u450 006B                      u370 002D                      u451 006A  
                    u371 002C                      u460 006F                      u380 0033  
                    u461 006E                      u381 0032                      u470 0079  
                    u390 0041                      u471 0078                      u391 0040  
                    u480 007D                      u481 007C                      u490 0087  
                    u491 0086                      _isr 009F                      fsr0 0004  
                   l1301 019C                     l1311 01B2                     l1303 01A2  
                   l1313 01B4                     l1305 01A4                     l1401 0191  
                   l1411 002D                     l1315 01B8                     l1307 01AA  
                   l1331 01DC                     l1403 0192                     l1421 003C  
                   l1413 0033                     l1501 0109                     l1309 01AC  
                   l1333 01DE                     l1405 0193                     l1341 015C  
                   l1431 004A                     l1423 0041                     l1415 0034  
                   l1511 0119                     l1319 01BA                     l1335 01E1  
                   l1327 01D1                     l1407 0194                     l1351 0167  
                   l1343 0163                     l1441 0058                     l1433 004F  
                   l1425 0045                     l1417 0036                     l1409 0028  
                   l1505 010D                     l1337 01E2                     l1329 01D9  
                   l1361 0177                     l1353 0168                     l1345 0164  
                   l1451 0066                     l1443 005D                     l1435 0053  
                   l1427 0046                     l1419 0039                     l1515 011D  
                   l1507 0111                     l1523 0125                     l1339 01E3  
                   l1371 0182                     l1363 017C                     l1355 0169  
                   l1347 0165                     l1531 01EC                     l1461 0074  
                   l1453 006B                     l1445 0061                     l1437 0054  
                   l1429 0049                     l1517 0120                     l1509 0115  
                   l1381 0187                     l1373 0183                     l1365 017F  
                   l1357 016A                     l1349 0166                     l1533 01F1  
                   l1471 0082                     l1463 0079                     l1455 006F  
                   l1447 0062                     l1439 0057                     l1519 0123  
                   l1615 01C2                     l1391 018C                     l1383 0188  
                   l1375 0184                     l1367 0180                     l1359 0171  
                   l1481 0090                     l1473 0087                     l1465 007D  
                   l1457 0070                     l1449 0065                     l1617 012F  
                   l1393 018D                     l1385 0189                     l1377 0185  
                   l1369 0181                     l1529 01E7                     l1483 0095  
                   l1475 008B                     l1467 007E                     l1459 0073  
                   l1491 00FE                     l1299 019B                     l1395 018E  
                   l1387 018A                     l1379 0186                     l1485 0099  
                   l1477 008C                     l1469 0081                     l1493 00FF  
                   l1397 018F                     l1389 018B                     l1487 009A  
                   l1479 008F                     l1495 0102                     l1399 0190  
                   l1489 009D                     l1497 0105                     ?_isr 0076  
                   i1l92 00EA                     i1l94 00A4                     i1l95 00E9  
                   i1l96 00A7                     i1l97 00AA                     i1l98 00AD  
                   i1l99 00B0                     _main 01E7                     _upJ1 0025  
                   _upJ2 0021                     btemp 007E                     start 000E  
         osc_config@freq 002D                    ??_isr 0076            ?_mandar_datos 0076  
                  ?_main 0076                    _ANSEL 0188                    i1l100 00B3  
                  i1l101 00B6                    i1l102 00B9                    i1l105 00F5  
                  _SPBRG 0099                    u35_20 00A3                    u35_21 00A2  
                  _PORTA 0005                    _PORTB 0006                    _PORTD 0008  
                  u36_20 00F0                    u36_21 00EF                    _TRISA 0085  
                  _TRISD 0088                    _TXREG 0019                    _derJ1 0026  
                  _derJ2 0022                    _izqJ1 0027                    _izqJ2 0023  
                  _setup 015C                    pclath 000A                    status 0003  
                  wtemp0 007E          __initialization 0011             __end_of_main 01FA  
         ??_mandar_datos 002B                   ??_main 002E                   ?_setup 0076  
                 _ANSELH 0189                   i1l1211 00C5                   i1l1203 009F  
                 i1l1213 00F0                   i1l1215 00F4                   i1l1207 00BC  
                 i1l1619 00CF                   _SPBRGH 009A                   _downJ1 0024  
                 _downJ2 0070             ?_uart_config 0076                   saved_w 007E  
__end_of__initialization 0024           __pcstackCOMMON 0076            __end_of_setup 0198  
         _OPTION_REGbits 0081                  ??_setup 002E       __size_of_botonazos 0077  
             __pbssBANK0 0020     __end_of_mandar_datos 015C               __pmaintext 01E7  
             __pintentry 0004        __end_of_botonazos 009F                  __ptext1 015C  
                __ptext2 01D1                  __ptext3 0198                  __ptext4 00FE  
                __ptext5 0028                  __ptext6 009F             __size_of_isr 005F  
   __size_of_uart_config 0016     end_of_initialization 0024               _osc_config 0198  
              _RCSTAbits 0018             _antirrebote0 0075             _antirrebote1 0074  
           _antirrebote2 0073             _antirrebote3 0072             _antirrebote4 0071  
           _antirrebote5 002A             _antirrebote6 0029             _antirrebote7 0028  
              _PORTBbits 0006                _TRISBbits 0086    __size_of_mandar_datos 005E  
              _TXSTAbits 0098             _mandar_datos 00FE              _BAUDCTLbits 0187  
    start_initialization 0011              __end_of_isr 00FE              ?_osc_config 0076  
            __pbssCOMMON 0070                ___latbits 0002            __pcstackBANK0 002B  
    __size_of_osc_config 0039                _botonazos 0028           __size_of_setup 003C  
      interrupt_function 0004                 _IOCBbits 0096                 _PIE1bits 008C  
               _PIR1bits 000C            ??_uart_config 002B               ?_botonazos 0076  
               _WPUBbits 0095              _cuenta_uart 0020      __end_of_uart_config 01E7  
           ??_osc_config 002B            __size_of_main 0013              ??_botonazos 002B  
             _INTCONbits 000B       __end_of_osc_config 01D1                 intlevel1 0000  
             _OSCCONbits 008F              _uart_config 01D1  
