// Seed: 2071704583
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  localparam id_3 = 1;
  logic [7:0] id_4 = id_2;
  assign id_4[~1] = 1;
  assign module_1.id_15 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd55,
    parameter id_5 = 32'd79,
    parameter id_8 = 32'd88
) (
    output wand id_0,
    input supply1 id_1,
    input uwire id_2,
    input wor id_3,
    output wor _id_4,
    input supply0 _id_5,
    input uwire id_6,
    output supply0 id_7,
    input tri _id_8,
    input supply1 id_9,
    input tri id_10,
    input supply1 id_11,
    output uwire id_12
);
  logic [-1 : id_8  -  (  1  )] id_14 = -1;
  logic [id_4 : id_5] id_15 = 1'b0;
  assign id_4 = id_8;
  module_0 modCall_1 (
      id_14,
      id_15
  );
endmodule
