// Seed: 2076264123
module module_0 (
    output wor id_0,
    input wor id_1,
    input supply0 id_2,
    input tri0 id_3,
    input type_7 id_4,
    input tri id_5
);
  supply0 module_0;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    input  wire id_1,
    input  wor  id_2
);
  wire id_4 = id_4;
  not primCall (id_0, id_2);
  module_0 modCall_1 (
      id_0,
      id_2,
      id_1,
      id_2,
      id_2,
      id_1
  );
endmodule
module module_2;
  logic [7:0] id_1;
  id_4(
      .id_0(id_3), .id_1('b0), .id_2(1'b0), .id_3(id_1[1 : 1]), .id_4(1), .id_5(1'b0)
  );
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_7;
  wire id_8;
  module_2 modCall_1 ();
endmodule
