Benchmark/Metrics,Suite,Corner,$lut,_fpga_adder,dff,dffns,num_cells,num_memories,num_memory_bits,num_port_bits,num_ports,num_processes,num_pub_wire_bits,num_pub_wires,num_wire_bits,num_wires,EMPTY,ckbuf,clb,critical_path,io_pi,io_pi_pdc_ecb1,io_po,io_po_cko,num_inputs,num_nets,num_outputs,packing_time,placement_time,routing_time,total_wire_length
and2,checkin,tt_v1p1,1.000000,0.000000,0.000000,0.000000,1.000000,0.000000,0.000000,3.000000,3.000000,0.000000,3.000000,3.000000,3.000000,3.000000,1.000000,0.000000,0.000000,0.000000,1.000000,0.000000,0.000000,3.000000,3.000000,0.000000,3.000000,3.000000,3.000000,3.000000,
and2_latch,checkin,tt_v1p1,1.000000,0.000000,1.000000,0.000000,2.000000,0.000000,0.000000,5.000000,5.000000,0.000000,5.000000,5.000000,5.000000,5.000000,1.000000,0.000000,1.000000,0.000000,2.000000,0.000000,0.000000,5.000000,5.000000,0.000000,5.000000,5.000000,5.000000,5.000000,
counterdown16_1clk_negedge_async_resetp,ff,tt_v1p1,0.000000,17.000000,0.000000,16.000000,33.000000,0.000000,0.000000,18.000000,3.000000,0.000000,51.000000,21.000000,51.000000,21.000000,0.000000,17.000000,0.000000,16.000000,33.000000,0.000000,0.000000,18.000000,3.000000,0.000000,51.000000,21.000000,51.000000,21.000000,
