

================================================================
== Vivado HLS Report for 'runQueue'
================================================================
* Date:           Sun Dec  6 03:29:00 2015

* Version:        2014.1 (build date: Fri Apr 04 13:20:25 PM 2014)
* Project:        CAV_MidtermPriorityQueue_Verilog_Runner
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      4.09|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1  |    ?|    ?|         5|          -|          -|     ?|    no    |
        | + Loop 1.2  |    ?|    ?|         5|          -|          -|     ?|    no    |
        | + Loop 1.3  |    ?|    ?|         6|          -|          -|     ?|    no    |
        | + Loop 1.4  |    ?|    ?|   5 ~ 6  |          -|          -|     ?|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 28
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp)
3 --> 
	4  / true
4 --> 
	5  / (!localFull_load)
	9  / (localFull_load)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	4  / true
9 --> 
	10  / true
10 --> 
	11  / (!localEmpty_load)
	15  / (localEmpty_load)
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	10  / true
15 --> 
	16  / true
16 --> 
	17  / (!localFull_load_1)
	22  / (localFull_load_1)
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	16  / true
22 --> 
	23  / (!localEmpty_load_1)
	28  / (localEmpty_load_1)
23 --> 
	24  / (tmp_2)
	25  / (!tmp_2)
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	22  / true
28 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: count [1/1] 0.00ns
:0  %count = alloca i32, align 4

ST_1: stg_30 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i8* %priorityOut_V), !map !7

ST_1: stg_31 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i8* %priorityIn_V), !map !11

ST_1: stg_32 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i2* %cmdOut_V), !map !15

ST_1: stg_33 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %empty), !map !19

ST_1: stg_34 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i1* %full), !map !23

ST_1: stg_35 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i1* %fullOut), !map !27

ST_1: stg_36 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i32 %iterations), !map !31

ST_1: stg_37 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i1* %finished), !map !37

ST_1: stg_38 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap(i32* %currentIteration), !map !41

ST_1: stg_39 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecBitsMap(i32* %total), !map !45

ST_1: stg_40 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !49

ST_1: stg_41 [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @str) nounwind

ST_1: iterations_read [1/1] 0.00ns
:13  %iterations_read = call i32 @_ssdm_op_Read.ap_vld.i32(i32 %iterations)

ST_1: localFull [1/1] 0.00ns
:14  %localFull = alloca i1, align 1

ST_1: localEmpty [1/1] 0.00ns
:15  %localEmpty = alloca i1, align 1

ST_1: stg_45 [1/1] 0.00ns
:16  call void (...)* @_ssdm_op_SpecWire(i32* %total, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_46 [1/1] 0.00ns
:17  call void (...)* @_ssdm_op_SpecWire(i32* %currentIteration, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_47 [1/1] 0.00ns
:18  call void (...)* @_ssdm_op_SpecWire(i1* %finished, [8 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_48 [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecIFCore(i32 %iterations, [1 x i8]* @p_str1, [10 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: stg_49 [1/1] 0.00ns
:20  call void (...)* @_ssdm_op_SpecWire(i32 %iterations, [7 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_50 [1/1] 0.00ns
:21  call void (...)* @_ssdm_op_SpecWire(i1* %fullOut, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_51 [1/1] 0.00ns
:22  call void (...)* @_ssdm_op_SpecWire(i1* %full, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_52 [1/1] 0.00ns
:23  call void (...)* @_ssdm_op_SpecWire(i1* %empty, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_53 [1/1] 0.00ns
:24  call void (...)* @_ssdm_op_SpecWire(i2* %cmdOut_V, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_54 [1/1] 0.00ns
:25  call void (...)* @_ssdm_op_SpecWire(i8* %priorityIn_V, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_55 [1/1] 0.00ns
:26  call void (...)* @_ssdm_op_SpecWire(i8* %priorityOut_V, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_56 [1/1] 0.00ns
:27  call void (...)* @_ssdm_op_SpecWire(i32 0, [11 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_57 [1/1] 0.00ns
:28  call void (...)* @_ssdm_op_SpecIFCore(i32 0, [1 x i8]* @p_str1, [10 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: tmp_8 [1/1] 0.00ns
:29  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str6)

ST_1: stg_59 [1/1] 0.00ns
:30  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_1: stg_60 [1/1] 1.57ns
:31  store i32 0, i32* %count, align 4

ST_1: stg_61 [1/1] 1.57ns
:32  br label %1


 <State 2>: 2.52ns
ST_2: j [1/1] 0.00ns
:0  %j = phi i32 [ 0, %0 ], [ %j_1, %16 ]

ST_2: result [1/1] 0.00ns
:1  %result = phi i32 [ 0, %0 ], [ %result_3, %16 ]

ST_2: tmp [1/1] 2.52ns
:2  %tmp = icmp slt i32 %j, %iterations_read

ST_2: j_1 [1/1] 2.44ns
:3  %j_1 = add nsw i32 %j, 1

ST_2: stg_66 [1/1] 0.00ns
:4  br i1 %tmp, label %2, label %17

ST_2: stg_67 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.i32P(i32* %currentIteration, i32 %j)

ST_2: localFull_1 [1/1] 0.00ns
:2  %localFull_1 = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %full)

ST_2: stg_69 [1/1] 1.52ns
:3  store volatile i1 %localFull_1, i1* %localFull, align 1

ST_2: stg_70 [1/1] 0.00ns
:4  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_2: count_load [1/1] 0.00ns
:0  %count_load = load i32* %count, align 4

ST_2: empty_2 [1/1] 0.00ns
:1  %empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str6, i32 %tmp_8)

ST_2: stg_73 [1/1] 0.00ns
:2  call void @_ssdm_op_Write.ap_none.i32P(i32* %total, i32 %count_load)

ST_2: stg_74 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecIFCore(i32* %total, [1 x i8]* @p_str1, [10 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_2: stg_75 [1/1] 0.00ns
:4  call void @_ssdm_op_Write.ap_ovld.i1P(i1* %finished, i1 true)

ST_2: stg_76 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecIFCore(i1* %finished, [1 x i8]* @p_str1, [10 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_2: stg_77 [1/1] 0.00ns
:6  ret i32 %result


 <State 3>: 1.57ns
ST_3: stg_78 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecIFCore(i32* %currentIteration, [1 x i8]* @p_str1, [10 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_3: stg_79 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_3: stg_80 [1/1] 0.00ns
:6  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 1)

ST_3: stg_81 [1/1] 1.57ns
:7  br label %3


 <State 4>: 2.44ns
ST_4: val_assign [1/1] 0.00ns
:0  %val_assign = phi i32 [ 0, %2 ], [ %i, %4 ]

ST_4: localFull_load [1/1] 0.00ns
:1  %localFull_load = load volatile i1* %localFull, align 1

ST_4: i [1/1] 2.44ns
:2  %i = add i32 %val_assign, 1

ST_4: stg_85 [1/1] 0.00ns
:3  br i1 %localFull_load, label %5, label %4

ST_4: stg_86 [1/1] 0.00ns
:1  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 1)

ST_4: tmp_1 [1/1] 0.00ns
:3  %tmp_1 = trunc i32 %val_assign to i8

ST_4: stg_88 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_4: stg_89 [1/1] 0.00ns
:1  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_4: localEmpty_1 [1/1] 0.00ns
:2  %localEmpty_1 = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %empty)

ST_4: stg_91 [1/1] 1.52ns
:3  store volatile i1 %localEmpty_1, i1* %localEmpty, align 1


 <State 5>: 0.00ns
ST_5: stg_92 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_5: stg_93 [1/1] 0.00ns
:4  call void @_ssdm_op_Write.ap_none.volatile.i8P(i8* %priorityOut_V, i8 %tmp_1)

ST_5: full_read [1/1] 0.00ns
:5  %full_read = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %full)

ST_5: stg_95 [1/1] 0.00ns
:6  call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %fullOut, i1 %full_read)


 <State 6>: 1.52ns
ST_6: localFull_2 [1/1] 0.00ns
:8  %localFull_2 = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %full)

ST_6: stg_97 [1/1] 1.52ns
:9  store volatile i1 %localFull_2, i1* %localFull, align 1


 <State 7>: 0.00ns
ST_7: stg_98 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_7: stg_99 [1/1] 0.00ns
:12  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)


 <State 8>: 4.01ns
ST_8: count_load_1 [1/1] 0.00ns
:0  %count_load_1 = load i32* %count, align 4

ST_8: stg_101 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecIFCore(i1* %fullOut, [1 x i8]* @p_str1, [10 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_8: count_1 [1/1] 2.44ns
:10  %count_1 = add nsw i32 %count_load_1, 1

ST_8: stg_103 [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_8: stg_104 [1/1] 1.57ns
:14  store i32 %count_1, i32* %count, align 4

ST_8: stg_105 [1/1] 0.00ns
:15  br label %3


 <State 9>: 1.57ns
ST_9: stg_106 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_9: stg_107 [1/1] 0.00ns
:5  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 -2)

ST_9: stg_108 [1/1] 1.57ns
:6  br label %6


 <State 10>: 2.44ns
ST_10: op2_assign [1/1] 0.00ns
:0  %op2_assign = phi i32 [ 0, %5 ], [ %i_3, %._crit_edge ]

ST_10: result_1 [1/1] 0.00ns
:1  %result_1 = phi i32 [ %result, %5 ], [ %result_2, %._crit_edge ]

ST_10: localEmpty_load [1/1] 0.00ns
:2  %localEmpty_load = load volatile i1* %localEmpty, align 1

ST_10: i_3 [1/1] 2.44ns
:3  %i_3 = add i32 %op2_assign, 1

ST_10: stg_113 [1/1] 0.00ns
:4  br i1 %localEmpty_load, label %9, label %7

ST_10: stg_114 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 -2)

ST_10: stg_115 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_10: stg_116 [1/1] 0.00ns
:1  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_10: localFull_3 [1/1] 0.00ns
:2  %localFull_3 = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %full)

ST_10: stg_118 [1/1] 1.52ns
:3  store volatile i1 %localFull_3, i1* %localFull, align 1


 <State 11>: 4.09ns
ST_11: stg_119 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_11: priorityIn_V_read [1/1] 0.00ns
:2  %priorityIn_V_read = call i8 @_ssdm_op_Read.ap_none.volatile.i8P(i8* %priorityIn_V)

ST_11: tmp_3 [1/1] 0.00ns
:3  %tmp_3 = zext i8 %priorityIn_V_read to i32

ST_11: tmp_4 [1/1] 2.52ns
:4  %tmp_4 = icmp eq i32 %tmp_3, %op2_assign

ST_11: stg_123 [1/1] 1.57ns
:5  br i1 %tmp_4, label %._crit_edge, label %8


 <State 12>: 4.01ns
ST_12: priorityIn_V_read_1 [1/1] 0.00ns
:0  %priorityIn_V_read_1 = call i8 @_ssdm_op_Read.ap_none.volatile.i8P(i8* %priorityIn_V)

ST_12: tmp_5 [1/1] 0.00ns
:1  %tmp_5 = zext i8 %priorityIn_V_read_1 to i32

ST_12: result_5 [1/1] 2.44ns
:2  %result_5 = add nsw i32 %result_1, %tmp_5

ST_12: stg_127 [1/1] 1.57ns
:3  br label %._crit_edge

ST_12: localEmpty_3 [1/1] 0.00ns
._crit_edge:1  %localEmpty_3 = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %empty)

ST_12: stg_129 [1/1] 1.52ns
._crit_edge:2  store volatile i1 %localEmpty_3, i1* %localEmpty, align 1


 <State 13>: 0.00ns
ST_13: result_2 [1/1] 0.00ns
._crit_edge:0  %result_2 = phi i32 [ %result_5, %8 ], [ %result_1, %7 ]

ST_13: stg_131 [1/1] 0.00ns
._crit_edge:3  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_13: stg_132 [1/1] 0.00ns
._crit_edge:4  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)


 <State 14>: 0.00ns
ST_14: stg_133 [1/1] 0.00ns
._crit_edge:5  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_14: stg_134 [1/1] 0.00ns
._crit_edge:6  br label %6


 <State 15>: 1.57ns
ST_15: stg_135 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_15: stg_136 [1/1] 0.00ns
:5  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 1)

ST_15: stg_137 [1/1] 1.57ns
:6  br label %10


 <State 16>: 2.44ns
ST_16: i_2 [1/1] 0.00ns
:0  %i_2 = phi i32 [ 0, %9 ], [ %i_1, %11 ]

ST_16: localFull_load_1 [1/1] 0.00ns
:1  %localFull_load_1 = load volatile i1* %localFull, align 1

ST_16: i_1 [1/1] 2.44ns
:2  %i_1 = add i32 %i_2, 1

ST_16: stg_141 [1/1] 0.00ns
:3  br i1 %localFull_load_1, label %12, label %11

ST_16: stg_142 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 1)

ST_16: stg_143 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_16: stg_144 [1/1] 0.00ns
:1  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_16: localEmpty_2 [1/1] 0.00ns
:2  %localEmpty_2 = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %empty)

ST_16: stg_146 [1/1] 1.52ns
:3  store volatile i1 %localEmpty_2, i1* %localEmpty, align 1

ST_16: stg_147 [1/1] 1.57ns
:4  br label %13


 <State 17>: 2.39ns
ST_17: stg_148 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_17: tmp_7 [1/1] 0.00ns
:2  %tmp_7 = zext i32 %i_2 to i64

ST_17: random_priorities_addr [1/1] 0.00ns
:3  %random_priorities_addr = getelementptr [200 x i9]* @random_priorities, i64 0, i64 %tmp_7

ST_17: random_priorities_load [2/2] 2.39ns
:4  %random_priorities_load = load i9* %random_priorities_addr, align 2


 <State 18>: 2.39ns
ST_18: random_priorities_load [1/2] 2.39ns
:4  %random_priorities_load = load i9* %random_priorities_addr, align 2

ST_18: tmp_9 [1/1] 0.00ns
:5  %tmp_9 = trunc i9 %random_priorities_load to i8

ST_18: stg_154 [1/1] 0.00ns
:6  call void @_ssdm_op_Write.ap_none.volatile.i8P(i8* %priorityOut_V, i8 %tmp_9)


 <State 19>: 1.52ns
ST_19: stg_155 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_19: localFull_4 [1/1] 0.00ns
:8  %localFull_4 = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %full)

ST_19: stg_157 [1/1] 1.52ns
:9  store volatile i1 %localFull_4, i1* %localFull, align 1


 <State 20>: 0.00ns
ST_20: stg_158 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_20: stg_159 [1/1] 0.00ns
:11  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)


 <State 21>: 0.00ns
ST_21: stg_160 [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_21: stg_161 [1/1] 0.00ns
:13  br label %10


 <State 22>: 0.00ns
ST_22: last [1/1] 0.00ns
:0  %last = phi i8 [ 0, %12 ], [ %priorityIn_V_read_4, %._crit_edge211 ]

ST_22: result_3 [1/1] 0.00ns
:1  %result_3 = phi i32 [ %result_1, %12 ], [ %result_4, %._crit_edge211 ]

ST_22: localEmpty_load_1 [1/1] 0.00ns
:2  %localEmpty_load_1 = load volatile i1* %localEmpty, align 1

ST_22: stg_165 [1/1] 0.00ns
:3  br i1 %localEmpty_load_1, label %16, label %14

ST_22: stg_166 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 -2)

ST_22: stg_167 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_22: stg_168 [1/1] 0.00ns
:1  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)


 <State 23>: 3.57ns
ST_23: stg_169 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_23: priorityIn_V_read_2 [1/1] 0.00ns
:2  %priorityIn_V_read_2 = call i8 @_ssdm_op_Read.ap_none.volatile.i8P(i8* %priorityIn_V)

ST_23: tmp_2 [1/1] 2.00ns
:3  %tmp_2 = icmp ugt i8 %last, %priorityIn_V_read_2

ST_23: stg_172 [1/1] 1.57ns
:4  br i1 %tmp_2, label %15, label %._crit_edge211


 <State 24>: 4.01ns
ST_24: priorityIn_V_read_3 [1/1] 0.00ns
:0  %priorityIn_V_read_3 = call i8 @_ssdm_op_Read.ap_none.volatile.i8P(i8* %priorityIn_V)

ST_24: tmp_6 [1/1] 0.00ns
:1  %tmp_6 = zext i8 %priorityIn_V_read_3 to i32

ST_24: result_6 [1/1] 2.44ns
:2  %result_6 = add nsw i32 %result_3, %tmp_6

ST_24: stg_176 [1/1] 1.57ns
:3  br label %._crit_edge211


 <State 25>: 1.52ns
ST_25: result_4 [1/1] 0.00ns
._crit_edge211:0  %result_4 = phi i32 [ %result_6, %15 ], [ %result_3, %14 ]

ST_25: stg_178 [1/1] 0.00ns
._crit_edge211:1  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_25: priorityIn_V_read_4 [1/1] 0.00ns
._crit_edge211:2  %priorityIn_V_read_4 = call i8 @_ssdm_op_Read.ap_none.volatile.i8P(i8* %priorityIn_V)

ST_25: localEmpty_4 [1/1] 0.00ns
._crit_edge211:3  %localEmpty_4 = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %empty)

ST_25: stg_181 [1/1] 1.52ns
._crit_edge211:4  store volatile i1 %localEmpty_4, i1* %localEmpty, align 1


 <State 26>: 0.00ns
ST_26: stg_182 [1/1] 0.00ns
._crit_edge211:5  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_26: stg_183 [1/1] 0.00ns
._crit_edge211:6  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)


 <State 27>: 0.00ns
ST_27: stg_184 [1/1] 0.00ns
._crit_edge211:7  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_27: stg_185 [1/1] 0.00ns
._crit_edge211:8  br label %13


 <State 28>: 0.00ns
ST_28: stg_186 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_28: stg_187 [1/1] 0.00ns
:3  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
