// Seed: 3286574092
module module_0 (
    input tri id_0,
    output tri0 id_1,
    input supply1 id_2,
    input tri1 id_3,
    input wor id_4,
    input wand id_5,
    output supply1 id_6,
    output supply0 id_7,
    input tri1 id_8,
    output wor id_9,
    output uwire id_10,
    input wor id_11
);
  assign id_10 = id_3 != 1'd0;
endmodule
module module_1 (
    output tri0 id_0,
    input wire id_1,
    output supply0 id_2,
    input tri1 id_3,
    output wand id_4,
    input supply1 id_5,
    input tri1 id_6,
    output wor id_7,
    input tri1 id_8,
    input tri0 id_9
);
  wire id_11;
  wor id_12;
  supply0 id_13 = id_12;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_8,
      id_5,
      id_8,
      id_9,
      id_7,
      id_7,
      id_6,
      id_2,
      id_2,
      id_1
  );
  assign modCall_1.type_5 = 0;
  assign id_12 = 1;
  wire id_14;
  assign id_7 = 1;
endmodule
