

<!DOCTYPE html>
<html class="writer-html5" lang="en" data-content_root="../../../">
<head>
  <meta charset="utf-8" /><meta name="viewport" content="width=device-width, initial-scale=1" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>TSU GEN &mdash; NDK-FPGA Docs  documentation</title>
      <link rel="stylesheet" type="text/css" href="../../../_static/pygments.css?v=80d5e7a1" />
      <link rel="stylesheet" type="text/css" href="../../../_static/css/theme_overrides.css?v=b530091d" />

  
      <script src="../../../_static/jquery.js?v=5d32c60e"></script>
      <script src="../../../_static/_sphinx_javascript_frameworks_compat.js?v=2cd50e6c"></script>
      <script src="../../../_static/documentation_options.js?v=5929fcd5"></script>
      <script src="../../../_static/doctools.js?v=9bcbadda"></script>
      <script src="../../../_static/sphinx_highlight.js?v=dc90522c"></script>
    <script src="../../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../../genindex.html" />
    <link rel="search" title="Search" href="../../../search.html" />
    <link rel="next" title="MI Tools" href="../../../mi.html" />
    <link rel="prev" title="SDM CLIENT" href="../../ctrls/sdm_client/readme.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="../../../index.html" class="icon icon-home">
            NDK-FPGA Docs
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Application:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../app-minimal.html">Minimal NDK application</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Network Development Kit:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../ndk_core/doc/how_to_start.html">How to start</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../ndk_core/doc/terminology.html">NDK Terminology</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../ndk_core/doc/readme.html">NDK Architecture</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../ndk_core/doc/configuration.html">Configuration files and parameters</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../ndk_core/doc/testing.html">NDK testing</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../ndk_build/readme.html">Build System</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../ndk_core/doc/devtree.html">Device Tree</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../ndk_core/doc/faq.html">Frequently Asked Questions</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Supported cards:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../ndk_cards/reflexces/agi-fh400g/readme.html">ReflexCES XpressSX AGI-FH400G</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../ndk_cards/intel/dk-dev-1sdx-p/readme.html">Intel Stratix 10 DX FPGA DK</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../ndk_cards/intel/dk-dev-agi027res/readme.html">Intel Agilex I-Series FPGA DK</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../ndk_cards/silicom/fb4cgg3/readme.html">Silicom fb4CGg3&#64;VU9P</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../ndk_cards/silicom/fb2cghh/readme.html">Silicom fb2CGhh&#64;KU15P</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../ndk_cards/silicom/n6010/readme.html">Silicom N6010</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../ndk_cards/bittware/ia-420f/readme.html">Bittware IA-420F</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../ndk_cards/amd/alveo-u200/readme.html">AMD Alveo U200</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../ndk_cards/amd/alveo-u55c/readme.html">AMD Alveo U55C</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../ndk_cards/amd/vcu118/readme.html">AMD VCU118&#64;VU9P</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../ndk_cards/prodesign/pd-falcon/readme.html">PRO DESIGN Falcon</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">VHDL components:</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../../../base.html">Basic Tools</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="../../../ctrls.html">Controllers &amp; TSU</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../../ctrls/sdm_client/readme.html">SDM CLIENT</a></li>
<li class="toctree-l2 current"><a class="current reference internal" href="#">TSU GEN</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../../mi.html">MI Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../mfb.html">MFB Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../mvb.html">MVB Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../nic.html">Network Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../pcie.html">PCIe Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../debug.html">Debug Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../ver.html">UVM Verification</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../../index.html">NDK-FPGA Docs</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../../index.html" class="icon icon-home" aria-label="Home"></a></li>
          <li class="breadcrumb-item"><a href="../../../ctrls.html">Controllers &amp; TSU</a></li>
      <li class="breadcrumb-item active">TSU GEN</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../../_sources/comp/tsu/tsu_gen/readme.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="tsu-gen">
<span id="id1"></span><h1>TSU GEN<a class="headerlink" href="#tsu-gen" title="Link to this heading"></a></h1>
<dl class="vhdl autoentity">
<dt class="sig sig-object vhdl" id="vhdl-entity-tsu_gen">
<span class="k"><span class="pre">ENTITY</span> </span><span class="sig-name descname"><span class="pre">TSU_GEN</span></span><span class="k"> <span class="pre">IS</span></span><a class="headerlink" href="#vhdl-entity-tsu_gen" title="Link to this definition"></a></dt>
<dd><p>The TimeStamp Unit is used to generate accurate 64b timestamps in two different
formats (see the description of the <a class="reference internal" href="#vhdl-portsignal-tsu_gen-ts"><code class="xref vhdl vhdl-portsignal docutils literal notranslate"><span class="pre">TS</span></code></a>
and <a class="reference internal" href="#vhdl-portsignal-tsu_gen-ts_ns"><code class="xref vhdl vhdl-portsignal docutils literal notranslate"><span class="pre">TS_NS</span></code></a> ports). Conversion to another
format, where the whole Timestamp represented as a number of nanoseconds, is
available with the <a class="reference internal" href="../tsu_format_to_ns/readme.html#tsu-format-to-ns"><span class="std std-ref">TSU_FORMAT_TO_NS component</span></a>
(one directory above).</p>
<p>The TSU supports a pulse per second (PPS) external signal, for example, from
a precision GPS receiver. The TSU must be properly configured and activated
to start. Configuration is performed by the software tool via the MI interface.</p>
<p><strong>MI address space:</strong></p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">Registers</span> <span class="n">accessible</span> <span class="n">directly</span> <span class="n">via</span> <span class="n">the</span> <span class="n">MI</span> <span class="n">bus</span><span class="p">:</span>
<span class="o">=============================================</span>
<span class="mh">0x00</span> <span class="o">=</span> <span class="n">MI_DATA_REG</span><span class="p">,</span> <span class="n">low</span> <span class="n">part</span> <span class="p">(</span><span class="mi">32</span><span class="n">b</span><span class="p">,</span> <span class="n">RW</span><span class="p">)</span>
<span class="mh">0x04</span> <span class="o">=</span> <span class="n">MI_DATA_REG</span><span class="p">,</span> <span class="n">middle</span> <span class="n">part</span> <span class="p">(</span><span class="mi">32</span><span class="n">b</span><span class="p">,</span> <span class="n">RW</span><span class="p">)</span>
<span class="mh">0x08</span> <span class="o">=</span> <span class="n">MI_DATA_REG</span><span class="p">,</span> <span class="n">high</span> <span class="n">part</span> <span class="p">(</span><span class="mi">32</span><span class="n">b</span> <span class="n">RW</span><span class="p">)</span>
<span class="mh">0x0C</span> <span class="o">=</span> <span class="n">Control</span> <span class="n">register</span> <span class="p">(</span><span class="n">CTRL_REG</span><span class="p">)</span> <span class="p">(</span><span class="mi">3</span><span class="n">b</span><span class="p">,</span> <span class="n">WO</span><span class="p">):</span>
     <span class="o">-</span> <span class="s2">&quot;000&quot;</span> <span class="n">write</span> <span class="n">MI_DATA_REG</span>  <span class="n">to</span> <span class="n">INCR_VAL_REG</span><span class="p">;</span>
     <span class="o">-</span> <span class="s2">&quot;001&quot;</span> <span class="n">write</span> <span class="n">MI_DATA_REG</span>  <span class="n">to</span> <span class="n">REALTIME_REG</span><span class="p">;</span>
     <span class="o">-</span> <span class="s2">&quot;100&quot;</span> <span class="n">write</span> <span class="n">INCR_VAL_REG</span> <span class="n">to</span> <span class="n">MI_DATA_REG</span><span class="p">;</span>
     <span class="o">-</span> <span class="s2">&quot;101&quot;</span> <span class="n">write</span> <span class="n">REALTIME_REG</span> <span class="n">to</span> <span class="n">MI_DATA_REG</span><span class="p">;</span>
     <span class="o">-</span> <span class="s2">&quot;111&quot;</span> <span class="n">write</span> <span class="n">PPS_REG</span>      <span class="n">to</span> <span class="n">MI_DATA_REG</span><span class="p">;</span>
<span class="mh">0x10</span> <span class="o">=</span> <span class="n">State</span> <span class="n">register</span> <span class="n">detection</span> <span class="n">of</span> <span class="n">clk</span> <span class="ow">and</span> <span class="n">pps</span> <span class="n">activity</span> <span class="p">(</span><span class="mi">2</span><span class="n">b</span><span class="p">,</span> <span class="n">RO</span><span class="p">):</span>
     <span class="o">-</span> <span class="n">bit</span> <span class="mi">0</span><span class="p">:</span> <span class="n">PPS</span> <span class="n">activity</span> <span class="n">detection</span>
     <span class="o">-</span> <span class="n">bit</span> <span class="mi">1</span><span class="p">:</span> <span class="n">clock</span> <span class="n">activity</span> <span class="n">detection</span>
<span class="mh">0x14</span> <span class="o">=</span> <span class="n">INTA</span> <span class="n">register</span> <span class="p">(</span><span class="mi">1</span><span class="n">b</span><span class="p">,</span> <span class="n">WO</span><span class="p">):</span>
     <span class="o">-</span> <span class="n">Valid</span> <span class="n">bit</span> <span class="n">register</span> <span class="n">sets</span> <span class="n">the</span> <span class="n">value</span> <span class="n">of</span> <span class="n">the</span> <span class="n">TS_DV</span> <span class="n">output</span> <span class="n">signal</span><span class="o">.</span>
<span class="mh">0x18</span> <span class="o">=</span> <span class="n">Select</span> <span class="n">PPS</span> <span class="n">source</span> <span class="p">(</span><span class="mi">1</span><span class="o">-</span><span class="mi">32</span><span class="n">b</span><span class="p">,</span> <span class="n">RW</span><span class="p">):</span>
     <span class="o">-</span> <span class="n">PPS</span> <span class="n">source</span> <span class="k">with</span> <span class="n">higher</span> <span class="n">number</span> <span class="n">should</span> <span class="n">be</span> <span class="n">more</span> <span class="n">precise</span><span class="o">.</span>
<span class="mh">0x1C</span> <span class="o">=</span> <span class="n">Actual</span> <span class="n">TSU</span> <span class="n">clock</span> <span class="n">frequency</span> <span class="p">(</span><span class="mi">32</span><span class="n">b</span><span class="p">,</span> <span class="n">RO</span><span class="p">):</span>
     <span class="o">-</span> <span class="n">Frequency</span> <span class="nb">format</span><span class="p">:</span> <span class="mi">0</span><span class="o">=</span><span class="mi">1</span><span class="n">Hz</span><span class="p">,</span> <span class="mi">1</span><span class="o">=</span><span class="mi">2</span><span class="n">Hz</span><span class="p">,</span> <span class="mi">2</span><span class="o">=</span><span class="mi">3</span><span class="n">Hz</span><span class="o">...</span>
<span class="mh">0x20</span> <span class="o">=</span> <span class="n">TSU</span> <span class="n">clock</span> <span class="n">source</span> <span class="n">multiplexor</span> <span class="n">address</span> <span class="p">(</span><span class="mi">1</span><span class="o">-</span><span class="mi">32</span><span class="n">b</span><span class="p">,</span> <span class="n">RW</span><span class="p">):</span>
     <span class="o">-</span> <span class="n">CLK</span> <span class="n">source</span> <span class="k">with</span> <span class="n">higher</span> <span class="n">number</span> <span class="n">should</span> <span class="n">be</span> <span class="n">more</span> <span class="n">precise</span><span class="o">.</span>
<span class="mh">0x24</span> <span class="o">=</span> <span class="n">Number</span> <span class="n">of</span> <span class="n">available</span> <span class="n">CLK</span> <span class="ow">and</span> <span class="n">PPS</span> <span class="n">sources</span> <span class="p">(</span><span class="mi">32</span><span class="n">b</span><span class="p">,</span> <span class="n">RO</span><span class="p">):</span>
     <span class="o">-</span> <span class="n">Lower</span> <span class="n">half</span> <span class="p">(</span><span class="mi">16</span><span class="n">b</span><span class="p">)</span> <span class="n">contains</span> <span class="n">the</span> <span class="n">number</span> <span class="n">of</span> <span class="n">available</span> <span class="n">PPS</span> <span class="n">sources</span><span class="o">.</span>
     <span class="o">-</span> <span class="n">Higher</span> <span class="n">half</span> <span class="p">(</span><span class="mi">16</span><span class="n">b</span><span class="p">)</span> <span class="n">contains</span> <span class="n">the</span> <span class="n">number</span> <span class="n">of</span> <span class="n">available</span> <span class="n">clock</span> <span class="n">sources</span><span class="o">.</span>

<span class="n">Registers</span> <span class="n">accessible</span> <span class="n">through</span> <span class="n">CTRL_REG</span> <span class="ow">and</span> <span class="n">MI_DATA_REG</span> <span class="n">only</span><span class="p">:</span>
<span class="o">===========================================================</span>
<span class="o">-</span> <span class="n">INCR_VAL_REG</span> <span class="o">=</span> <span class="n">Incremental</span> <span class="n">value</span> <span class="n">register</span> <span class="p">(</span><span class="mi">39</span><span class="n">b</span><span class="p">,</span> <span class="n">RW</span><span class="p">)</span>
<span class="o">-</span> <span class="n">REALTIME_REG</span> <span class="o">=</span> <span class="n">Real</span><span class="o">-</span><span class="n">time</span> <span class="n">register</span> <span class="p">(</span><span class="mi">96</span><span class="n">b</span><span class="p">,</span> <span class="n">RW</span><span class="p">)</span>
<span class="o">-</span> <span class="n">PPS_REG</span> <span class="o">=</span> <span class="n">Register</span> <span class="n">PPS</span> <span class="p">(</span><span class="mi">96</span><span class="n">b</span><span class="p">,</span> <span class="n">RO</span><span class="p">)</span>
</pre></div>
</div>
<span class="sig-name descname">Generics</span><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Generic</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Default</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even" id="vhdl-gengeneric-tsu_gen-ts_mult_smart_dsp"><td><p>TS_MULT_SMART_DSP</p></td>
<td><p>boolean</p></td>
<td><p>true</p></td>
<td><p>Selects smarter DSPs arrangement for timestamp format conversion.
Meanings of supported values: true = use multiplication in DSPs composed
of adds and shifts; false = look at TS_MULT_USE_DSP</p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-tsu_gen-ts_mult_use_dsp"><td><p>TS_MULT_USE_DSP</p></td>
<td><p>boolean</p></td>
<td><p>true</p></td>
<td><p>Selects whether to use DSPs for timestamp format conversion:
Meanings of supported values: true = use multipliers in DSPs;
false = disable DSPs, use logic</p></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-tsu_gen-pps_sel_width"><td><p>PPS_SEL_WIDTH</p></td>
<td><p>integer</p></td>
<td><p>8</p></td>
<td><p>Width of PPS select signal: Used value must be in range from 1 to 16.
Should be greater or equal to base 2 logarithm from number of available
PPS sources.</p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-tsu_gen-clk_sel_width"><td><p>CLK_SEL_WIDTH</p></td>
<td><p>integer</p></td>
<td><p>8</p></td>
<td><p>Width of main CLK select signal: Used value must be in range from 1 to 16.
Should be greater or equal to base 2 logarithm from number of available
CLK sources.</p></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-tsu_gen-device"><td><p>DEVICE</p></td>
<td><p>string</p></td>
<td><p>“ULTRASCALE”</p></td>
<td><p>Name of selected FPGA device</p></td>
</tr>
</tbody>
</table>
<span class="sig-name descname">Ports</span><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Port</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Mode</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>=====</p></td>
<td><p>Signals for MI32 interface</p></td>
<td><p>=====</p></td>
<td><p>=====</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-tsu_gen-mi_clk"><td><p>MI_CLK</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td><p>Clock for MI32 interface.</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-tsu_gen-mi_reset"><td><p>MI_RESET</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td><p>Synchronious reset with MI_CLK.</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-tsu_gen-mi_dwr"><td><p>MI_DWR</p></td>
<td><p>std_logic_vector(31 downto 0)</p></td>
<td><p>in</p></td>
<td><p>MI bus: data from master to slave (write data)</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-tsu_gen-mi_addr"><td><p>MI_ADDR</p></td>
<td><p>std_logic_vector(31 downto 0)</p></td>
<td><p>in</p></td>
<td><p>MI bus: slave address</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-tsu_gen-mi_rd"><td><p>MI_RD</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td><p>MI bus: read request</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-tsu_gen-mi_wr"><td><p>MI_WR</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td><p>MI bus: write request</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-tsu_gen-mi_be"><td><p>MI_BE</p></td>
<td><p>std_logic_vector(3 downto 0)</p></td>
<td><p>in</p></td>
<td><p>MI bus: byte enable, not supported in this component!</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-tsu_gen-mi_drd"><td><p>MI_DRD</p></td>
<td><p>std_logic_vector(31 downto 0)</p></td>
<td><p>out</p></td>
<td><p>MI bus: data from slave to master (read data)</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-tsu_gen-mi_ardy"><td><p>MI_ARDY</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td><p>MI bus: ready of slave module</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-tsu_gen-mi_drdy"><td><p>MI_DRDY</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td><p>MI bus: valid of MI_DRD data signal</p></td>
</tr>
<tr class="row-odd"><td><p>=====</p></td>
<td><p>PPS signal interface</p></td>
<td><p>=====</p></td>
<td><p>=====</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-tsu_gen-pps_n"><td><p>PPS_N</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td><p>Input PPS_N signal</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-tsu_gen-pps_src"><td><p>PPS_SRC</p></td>
<td><p>std_logic_vector(15 downto 0)</p></td>
<td><p>in</p></td>
<td><p>Number of different PPS sources (on MI_CLK)</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-tsu_gen-pps_sel"><td><p>PPS_SEL</p></td>
<td><p>std_logic_vector(max(PPS_SEL_WIDTH-1,0) downto 0)</p></td>
<td><p>out</p></td>
<td><p>Select PPS source (on main CLK)</p></td>
</tr>
<tr class="row-odd"><td><p>=====</p></td>
<td><p>Main CLK signal interface</p></td>
<td><p>=====</p></td>
<td><p>=====</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-tsu_gen-clk"><td><p>CLK</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td><p>Input CLK signal (main clock)</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-tsu_gen-reset"><td><p>RESET</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td><p>Synchronious reset with main clock</p></td>
</tr>
<tr class="row-even"><td><p>=====</p></td>
<td><p>CLK signal configuration interface</p></td>
<td><p>=====</p></td>
<td><p>=====</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-tsu_gen-clk_freq"><td><p>CLK_FREQ</p></td>
<td><p>std_logic_vector(31 downto 0)</p></td>
<td><p>in</p></td>
<td><p>Frequency of input CLK signal (on MI_CLK)</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-tsu_gen-clk_src"><td><p>CLK_SRC</p></td>
<td><p>std_logic_vector(15 downto 0)</p></td>
<td><p>in</p></td>
<td><p>Number of different CLK sources (on MI_CLK)</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-tsu_gen-clk_sel"><td><p>CLK_SEL</p></td>
<td><p>std_logic_vector(max(CLK_SEL_WIDTH-1,0) downto 0)</p></td>
<td><p>out</p></td>
<td><p>Select CLK source (on MI_CLK)</p></td>
</tr>
<tr class="row-even"><td><p>=====</p></td>
<td><p>Output timestamp interface (on main CLK)</p></td>
<td><p>=====</p></td>
<td><p>=====</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-tsu_gen-ts"><td><p>TS</p></td>
<td><p>std_logic_vector(63 downto 0)</p></td>
<td><p>out</p></td>
<td><p>Timestamp in fractional (old) format: Fractional part of timestamp
represents number of xanoseconds (one xanosecond is 2^(-32) seconds).</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-tsu_gen-ts_ns"><td><p>TS_NS</p></td>
<td><p>std_logic_vector(63 downto 0)</p></td>
<td><p>out</p></td>
<td><p>Timestamp in nanosecond (new) format: Fractional part of timestamp
represents number of nanoseconds (one nanosecond is 10^(-9) seconds).
Maximum number of nanoseconds is 999 999 999, therefor highest 2 bits of
fractional part are unused.</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-tsu_gen-ts_dv"><td><p>TS_DV</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td><p>Timestamp is valid in this cycle</p></td>
</tr>
</tbody>
</table>
</dd></dl>

</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="../../ctrls/sdm_client/readme.html" class="btn btn-neutral float-left" title="SDM CLIENT" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="../../../mi.html" class="btn btn-neutral float-right" title="MI Tools" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2024, CESNET z.s.p.o..</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>