vendor_name = ModelSim
source_file = 1, C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/bcd_7seg.VHD
source_file = 1, C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Util.vhd
source_file = 1, C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/UnidadAritmeticaLogica.vhd
source_file = 1, C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd
source_file = 1, C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/MemoriaRAM.vhd
source_file = 1, C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/db/Practica2.cbx.xml
source_file = 1, c:/altera/12.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/12.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/12.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/12.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/12.1/quartus/libraries/megafunctions/lpm_mult.tdf
source_file = 1, c:/altera/12.1/quartus/libraries/megafunctions/aglobal121.inc
source_file = 1, c:/altera/12.1/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, c:/altera/12.1/quartus/libraries/megafunctions/multcore.inc
source_file = 1, c:/altera/12.1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/altera/12.1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, c:/altera/12.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/db/mult_73t.tdf
source_file = 1, c:/altera/12.1/quartus/libraries/megafunctions/lpm_divide.tdf
source_file = 1, c:/altera/12.1/quartus/libraries/megafunctions/abs_divider.inc
source_file = 1, c:/altera/12.1/quartus/libraries/megafunctions/sign_div_unsign.inc
source_file = 1, C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/db/lpm_divide_fvo.tdf
source_file = 1, C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/db/abs_divider_aag.tdf
source_file = 1, C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/db/alt_u_div_i4f.tdf
source_file = 1, C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/db/add_sub_7pc.tdf
source_file = 1, C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/db/add_sub_8pc.tdf
source_file = 1, C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/db/lpm_abs_5v9.tdf
design_name = Practica2
instance = comp, \Add0~0\, Add0~0, Practica2, 1
instance = comp, \Add0~8\, Add0~8, Practica2, 1
instance = comp, \Mult0|auto_generated|mac_out2\, Mult0|auto_generated|mac_out2, Practica2, 1
instance = comp, \Div0|auto_generated|divider|my_abs_num|cs1a[1]~2\, Div0|auto_generated|divider|my_abs_num|cs1a[1]~2, Practica2, 1
instance = comp, \Div0|auto_generated|divider|my_abs_num|cs1a[1]~4\, Div0|auto_generated|divider|my_abs_num|cs1a[1]~4, Practica2, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2\, Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2, Practica2, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4\, Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4, Practica2, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4\, Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4, Practica2, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0\, Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0, Practica2, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2\, Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2, Practica2, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6\, Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6, Practica2, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0\, Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0, Practica2, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2\, Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2, Practica2, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8\, Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8, Practica2, 1
instance = comp, \Mux0~0\, Mux0~0, Practica2, 1
instance = comp, \Mux70~1\, Mux70~1, Practica2, 1
instance = comp, \Mux63~2\, Mux63~2, Practica2, 1
instance = comp, \Mux70~2\, Mux70~2, Practica2, 1
instance = comp, \Mux70~3\, Mux70~3, Practica2, 1
instance = comp, \Mux70~4\, Mux70~4, Practica2, 1
instance = comp, \Mux68~2\, Mux68~2, Practica2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[8]~6\, Div0|auto_generated|divider|divider|StageOut[8]~6, Practica2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[17]~9\, Div0|auto_generated|divider|divider|StageOut[17]~9, Practica2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[26]~12\, Div0|auto_generated|divider|divider|StageOut[26]~12, Practica2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[34]~18\, Div0|auto_generated|divider|divider|StageOut[34]~18, Practica2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[43]~23\, Div0|auto_generated|divider|divider|StageOut[43]~23, Practica2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[40]~26\, Div0|auto_generated|divider|divider|StageOut[40]~26, Practica2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[52]~29\, Div0|auto_generated|divider|divider|StageOut[52]~29, Practica2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[49]~32\, Div0|auto_generated|divider|divider|StageOut[49]~32, Practica2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[48]~33\, Div0|auto_generated|divider|divider|StageOut[48]~33, Practica2, 1
instance = comp, \Salida~0\, Salida~0, Practica2, 1
instance = comp, \Mux63~3\, Mux63~3, Practica2, 1
instance = comp, \Mux73~6\, Mux73~6, Practica2, 1
instance = comp, \Mux72~8\, Mux72~8, Practica2, 1
instance = comp, \Mux71~10\, Mux71~10, Practica2, 1
instance = comp, \Mux71~11\, Mux71~11, Practica2, 1
instance = comp, \Mux71~12\, Mux71~12, Practica2, 1
instance = comp, \Mux71~17\, Mux71~17, Practica2, 1
instance = comp, \Mux78~4\, Mux78~4, Practica2, 1
instance = comp, \Mux78~5\, Mux78~5, Practica2, 1
instance = comp, \Mux78~6\, Mux78~6, Practica2, 1
instance = comp, \Mux78~7\, Mux78~7, Practica2, 1
instance = comp, \Mux78~8\, Mux78~8, Practica2, 1
instance = comp, \Mux78~9\, Mux78~9, Practica2, 1
instance = comp, \Mux78~10\, Mux78~10, Practica2, 1
instance = comp, \Mux78~11\, Mux78~11, Practica2, 1
instance = comp, \Mux78~12\, Mux78~12, Practica2, 1
instance = comp, \Mux78~13\, Mux78~13, Practica2, 1
instance = comp, \Salida~2\, Salida~2, Practica2, 1
instance = comp, \Mux75~0\, Mux75~0, Practica2, 1
instance = comp, \Mux63~4\, Mux63~4, Practica2, 1
instance = comp, \Mux68~3\, Mux68~3, Practica2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[8]~35\, Div0|auto_generated|divider|divider|StageOut[8]~35, Practica2, 1
instance = comp, \Mux71~8\, Mux71~8, Practica2, 1
instance = comp, \Mux71~9\, Mux71~9, Practica2, 1
instance = comp, \Mux71~21\, Mux71~21, Practica2, 1
instance = comp, \Mux75~5\, Mux75~5, Practica2, 1
instance = comp, \Mux76~5\, Mux76~5, Practica2, 1
instance = comp, \Mux77~5\, Mux77~5, Practica2, 1
instance = comp, \Mux77~6\, Mux77~6, Practica2, 1
instance = comp, \Mux73~13\, Mux73~13, Practica2, 1
instance = comp, \Mux73~14\, Mux73~14, Practica2, 1
instance = comp, \Mux74~5\, Mux74~5, Practica2, 1
instance = comp, \Mux74~6\, Mux74~6, Practica2, 1
instance = comp, \SDRAM_Datos[0]~output\, SDRAM_Datos[0]~output, Practica2, 1
instance = comp, \SDRAM_Datos[1]~output\, SDRAM_Datos[1]~output, Practica2, 1
instance = comp, \SDRAM_Datos[2]~output\, SDRAM_Datos[2]~output, Practica2, 1
instance = comp, \SDRAM_Datos[3]~output\, SDRAM_Datos[3]~output, Practica2, 1
instance = comp, \SDRAM_Datos[4]~output\, SDRAM_Datos[4]~output, Practica2, 1
instance = comp, \SDRAM_Datos[5]~output\, SDRAM_Datos[5]~output, Practica2, 1
instance = comp, \SDRAM_Datos[6]~output\, SDRAM_Datos[6]~output, Practica2, 1
instance = comp, \SDRAM_Datos[7]~output\, SDRAM_Datos[7]~output, Practica2, 1
instance = comp, \SDRAM_Datos[8]~output\, SDRAM_Datos[8]~output, Practica2, 1
instance = comp, \SDRAM_Datos[9]~output\, SDRAM_Datos[9]~output, Practica2, 1
instance = comp, \SDRAM_Datos[10]~output\, SDRAM_Datos[10]~output, Practica2, 1
instance = comp, \SDRAM_Datos[11]~output\, SDRAM_Datos[11]~output, Practica2, 1
instance = comp, \SDRAM_Datos[12]~output\, SDRAM_Datos[12]~output, Practica2, 1
instance = comp, \SDRAM_Datos[13]~output\, SDRAM_Datos[13]~output, Practica2, 1
instance = comp, \SDRAM_Datos[14]~output\, SDRAM_Datos[14]~output, Practica2, 1
instance = comp, \SDRAM_Datos[15]~output\, SDRAM_Datos[15]~output, Practica2, 1
instance = comp, \SDRAM_Datos[16]~output\, SDRAM_Datos[16]~output, Practica2, 1
instance = comp, \SDRAM_Datos[17]~output\, SDRAM_Datos[17]~output, Practica2, 1
instance = comp, \SDRAM_Datos[18]~output\, SDRAM_Datos[18]~output, Practica2, 1
instance = comp, \SDRAM_Datos[19]~output\, SDRAM_Datos[19]~output, Practica2, 1
instance = comp, \SDRAM_Datos[20]~output\, SDRAM_Datos[20]~output, Practica2, 1
instance = comp, \SDRAM_Datos[21]~output\, SDRAM_Datos[21]~output, Practica2, 1
instance = comp, \SDRAM_Datos[22]~output\, SDRAM_Datos[22]~output, Practica2, 1
instance = comp, \SDRAM_Datos[23]~output\, SDRAM_Datos[23]~output, Practica2, 1
instance = comp, \SDRAM_Datos[24]~output\, SDRAM_Datos[24]~output, Practica2, 1
instance = comp, \SDRAM_Datos[25]~output\, SDRAM_Datos[25]~output, Practica2, 1
instance = comp, \SDRAM_Datos[26]~output\, SDRAM_Datos[26]~output, Practica2, 1
instance = comp, \SDRAM_Datos[27]~output\, SDRAM_Datos[27]~output, Practica2, 1
instance = comp, \SDRAM_Datos[28]~output\, SDRAM_Datos[28]~output, Practica2, 1
instance = comp, \SDRAM_Datos[29]~output\, SDRAM_Datos[29]~output, Practica2, 1
instance = comp, \SDRAM_Datos[30]~output\, SDRAM_Datos[30]~output, Practica2, 1
instance = comp, \SDRAM_Datos[31]~output\, SDRAM_Datos[31]~output, Practica2, 1
instance = comp, \SDRAM_Direcciones[0]~output\, SDRAM_Direcciones[0]~output, Practica2, 1
instance = comp, \SDRAM_Direcciones[1]~output\, SDRAM_Direcciones[1]~output, Practica2, 1
instance = comp, \SDRAM_Direcciones[2]~output\, SDRAM_Direcciones[2]~output, Practica2, 1
instance = comp, \SDRAM_Direcciones[3]~output\, SDRAM_Direcciones[3]~output, Practica2, 1
instance = comp, \SDRAM_Direcciones[4]~output\, SDRAM_Direcciones[4]~output, Practica2, 1
instance = comp, \SDRAM_Direcciones[5]~output\, SDRAM_Direcciones[5]~output, Practica2, 1
instance = comp, \SDRAM_Direcciones[6]~output\, SDRAM_Direcciones[6]~output, Practica2, 1
instance = comp, \SDRAM_Direcciones[7]~output\, SDRAM_Direcciones[7]~output, Practica2, 1
instance = comp, \SDRAM_Direcciones[8]~output\, SDRAM_Direcciones[8]~output, Practica2, 1
instance = comp, \SDRAM_Direcciones[9]~output\, SDRAM_Direcciones[9]~output, Practica2, 1
instance = comp, \SDRAM_Direcciones[10]~output\, SDRAM_Direcciones[10]~output, Practica2, 1
instance = comp, \SDRAM_Direcciones[11]~output\, SDRAM_Direcciones[11]~output, Practica2, 1
instance = comp, \SDRAM_Direcciones[12]~output\, SDRAM_Direcciones[12]~output, Practica2, 1
instance = comp, \SDRAM_Control[0]~output\, SDRAM_Control[0]~output, Practica2, 1
instance = comp, \SDRAM_Control[1]~output\, SDRAM_Control[1]~output, Practica2, 1
instance = comp, \SDRAM_Control[2]~output\, SDRAM_Control[2]~output, Practica2, 1
instance = comp, \SDRAM_Control[3]~output\, SDRAM_Control[3]~output, Practica2, 1
instance = comp, \SDRAM_Control[4]~output\, SDRAM_Control[4]~output, Practica2, 1
instance = comp, \SDRAM_Control[5]~output\, SDRAM_Control[5]~output, Practica2, 1
instance = comp, \SDRAM_Control[6]~output\, SDRAM_Control[6]~output, Practica2, 1
instance = comp, \SDRAM_Control[7]~output\, SDRAM_Control[7]~output, Practica2, 1
instance = comp, \SDRAM_Control[8]~output\, SDRAM_Control[8]~output, Practica2, 1
instance = comp, \SDRAM_Control[9]~output\, SDRAM_Control[9]~output, Practica2, 1
instance = comp, \SDRAM_Control[10]~output\, SDRAM_Control[10]~output, Practica2, 1
instance = comp, \SDRAM_Control[11]~output\, SDRAM_Control[11]~output, Practica2, 1
instance = comp, \Display_7s[0]~output\, Display_7s[0]~output, Practica2, 1
instance = comp, \Display_7s[1]~output\, Display_7s[1]~output, Practica2, 1
instance = comp, \Display_7s[2]~output\, Display_7s[2]~output, Practica2, 1
instance = comp, \Display_7s[3]~output\, Display_7s[3]~output, Practica2, 1
instance = comp, \Display_7s[4]~output\, Display_7s[4]~output, Practica2, 1
instance = comp, \Display_7s[5]~output\, Display_7s[5]~output, Practica2, 1
instance = comp, \Display_7s[6]~output\, Display_7s[6]~output, Practica2, 1
instance = comp, \Display_7s[7]~output\, Display_7s[7]~output, Practica2, 1
instance = comp, \Display_7s[8]~output\, Display_7s[8]~output, Practica2, 1
instance = comp, \Display_7s[9]~output\, Display_7s[9]~output, Practica2, 1
instance = comp, \Display_7s[10]~output\, Display_7s[10]~output, Practica2, 1
instance = comp, \Display_7s[11]~output\, Display_7s[11]~output, Practica2, 1
instance = comp, \Display_7s[12]~output\, Display_7s[12]~output, Practica2, 1
instance = comp, \Display_7s[13]~output\, Display_7s[13]~output, Practica2, 1
instance = comp, \Display_7s[14]~output\, Display_7s[14]~output, Practica2, 1
instance = comp, \Display_7s[15]~output\, Display_7s[15]~output, Practica2, 1
instance = comp, \Display_7s[16]~output\, Display_7s[16]~output, Practica2, 1
instance = comp, \Display_7s[17]~output\, Display_7s[17]~output, Practica2, 1
instance = comp, \Display_7s[18]~output\, Display_7s[18]~output, Practica2, 1
instance = comp, \Display_7s[19]~output\, Display_7s[19]~output, Practica2, 1
instance = comp, \Display_7s[20]~output\, Display_7s[20]~output, Practica2, 1
instance = comp, \Display_7s[21]~output\, Display_7s[21]~output, Practica2, 1
instance = comp, \Display_7s[22]~output\, Display_7s[22]~output, Practica2, 1
instance = comp, \Display_7s[23]~output\, Display_7s[23]~output, Practica2, 1
instance = comp, \Display_7s[24]~output\, Display_7s[24]~output, Practica2, 1
instance = comp, \Display_7s[25]~output\, Display_7s[25]~output, Practica2, 1
instance = comp, \Display_7s[26]~output\, Display_7s[26]~output, Practica2, 1
instance = comp, \Display_7s[27]~output\, Display_7s[27]~output, Practica2, 1
instance = comp, \Display_7s[28]~output\, Display_7s[28]~output, Practica2, 1
instance = comp, \Display_7s[29]~output\, Display_7s[29]~output, Practica2, 1
instance = comp, \Display_7s[30]~output\, Display_7s[30]~output, Practica2, 1
instance = comp, \Display_7s[31]~output\, Display_7s[31]~output, Practica2, 1
instance = comp, \Display_7s[32]~output\, Display_7s[32]~output, Practica2, 1
instance = comp, \Display_7s[33]~output\, Display_7s[33]~output, Practica2, 1
instance = comp, \Display_7s[34]~output\, Display_7s[34]~output, Practica2, 1
instance = comp, \Display_7s[35]~output\, Display_7s[35]~output, Practica2, 1
instance = comp, \Display_7s[36]~output\, Display_7s[36]~output, Practica2, 1
instance = comp, \Display_7s[37]~output\, Display_7s[37]~output, Practica2, 1
instance = comp, \Display_7s[38]~output\, Display_7s[38]~output, Practica2, 1
instance = comp, \Display_7s[39]~output\, Display_7s[39]~output, Practica2, 1
instance = comp, \Display_7s[40]~output\, Display_7s[40]~output, Practica2, 1
instance = comp, \Display_7s[41]~output\, Display_7s[41]~output, Practica2, 1
instance = comp, \Display_7s[42]~output\, Display_7s[42]~output, Practica2, 1
instance = comp, \Display_7s[43]~output\, Display_7s[43]~output, Practica2, 1
instance = comp, \Display_7s[44]~output\, Display_7s[44]~output, Practica2, 1
instance = comp, \Display_7s[45]~output\, Display_7s[45]~output, Practica2, 1
instance = comp, \Display_7s[46]~output\, Display_7s[46]~output, Practica2, 1
instance = comp, \Display_7s[47]~output\, Display_7s[47]~output, Practica2, 1
instance = comp, \Display_7s[48]~output\, Display_7s[48]~output, Practica2, 1
instance = comp, \Display_7s[49]~output\, Display_7s[49]~output, Practica2, 1
instance = comp, \Display_7s[50]~output\, Display_7s[50]~output, Practica2, 1
instance = comp, \Display_7s[51]~output\, Display_7s[51]~output, Practica2, 1
instance = comp, \Display_7s[52]~output\, Display_7s[52]~output, Practica2, 1
instance = comp, \Display_7s[53]~output\, Display_7s[53]~output, Practica2, 1
instance = comp, \Display_7s[54]~output\, Display_7s[54]~output, Practica2, 1
instance = comp, \Display_7s[55]~output\, Display_7s[55]~output, Practica2, 1
instance = comp, \exe~input\, exe~input, Practica2, 1
instance = comp, \clr~input\, clr~input, Practica2, 1
instance = comp, \Numero_Instruccion[1][3]~0\, Numero_Instruccion[1][3]~0, Practica2, 1
instance = comp, \Numero_Instruccion[1][3]~0clkctrl\, Numero_Instruccion[1][3]~0clkctrl, Practica2, 1
instance = comp, \Numero_Instruccion[1][3]\, Numero_Instruccion[1][3], Practica2, 1
instance = comp, \Entrada_Instruccion[4]~input\, Entrada_Instruccion[4]~input, Practica2, 1
instance = comp, \Entrada_Instruccion[1]~input\, Entrada_Instruccion[1]~input, Practica2, 1
instance = comp, \Entrada_Instruccion[2]~input\, Entrada_Instruccion[2]~input, Practica2, 1
instance = comp, \Mux2~0\, Mux2~0, Practica2, 1
instance = comp, \Numero_Instruccion[1][1]\, Numero_Instruccion[1][1], Practica2, 1
instance = comp, \Mux1~0\, Mux1~0, Practica2, 1
instance = comp, \Numero_Instruccion[1][2]\, Numero_Instruccion[1][2], Practica2, 1
instance = comp, \Mux6~0\, Mux6~0, Practica2, 1
instance = comp, \Entrada_Instruccion[0]~input\, Entrada_Instruccion[0]~input, Practica2, 1
instance = comp, \Mux3~0\, Mux3~0, Practica2, 1
instance = comp, \Numero_Instruccion[1][0]\, Numero_Instruccion[1][0], Practica2, 1
instance = comp, \Mux55~0\, Mux55~0, Practica2, 1
instance = comp, \Mux54~0\, Mux54~0, Practica2, 1
instance = comp, \Mux53~0\, Mux53~0, Practica2, 1
instance = comp, \Mux52~0\, Mux52~0, Practica2, 1
instance = comp, \Mux51~0\, Mux51~0, Practica2, 1
instance = comp, \Mux50~0\, Mux50~0, Practica2, 1
instance = comp, \Mux49~0\, Mux49~0, Practica2, 1
instance = comp, \BanderaDefault~0\, BanderaDefault~0, Practica2, 1
instance = comp, \Contador[5]\, Contador[5], Practica2, 1
instance = comp, \Contador[1]\, Contador[1], Practica2, 1
instance = comp, \Add0~2\, Add0~2, Practica2, 1
instance = comp, \Contador[2]\, Contador[2], Practica2, 1
instance = comp, \Add0~4\, Add0~4, Practica2, 1
instance = comp, \Add0~6\, Add0~6, Practica2, 1
instance = comp, \Contador[4]\, Contador[4], Practica2, 1
instance = comp, \Add0~10\, Add0~10, Practica2, 1
instance = comp, \Contador[6]\, Contador[6], Practica2, 1
instance = comp, \Add0~12\, Add0~12, Practica2, 1
instance = comp, \Contador[7]\, Contador[7], Practica2, 1
instance = comp, \Mux41~0\, Mux41~0, Practica2, 1
instance = comp, \Mux40~0\, Mux40~0, Practica2, 1
instance = comp, \Mux39~0\, Mux39~0, Practica2, 1
instance = comp, \Mux38~0\, Mux38~0, Practica2, 1
instance = comp, \Mux37~0\, Mux37~0, Practica2, 1
instance = comp, \Mux36~0\, Mux36~0, Practica2, 1
instance = comp, \Mux35~0\, Mux35~0, Practica2, 1
instance = comp, \Contador[0]~0\, Contador[0]~0, Practica2, 1
instance = comp, \Contador[3]\, Contador[3], Practica2, 1
instance = comp, \Mux48~0\, Mux48~0, Practica2, 1
instance = comp, \Mux47~0\, Mux47~0, Practica2, 1
instance = comp, \Mux46~0\, Mux46~0, Practica2, 1
instance = comp, \Mux45~0\, Mux45~0, Practica2, 1
instance = comp, \Mux44~0\, Mux44~0, Practica2, 1
instance = comp, \Mux43~0\, Mux43~0, Practica2, 1
instance = comp, \Mux42~0\, Mux42~0, Practica2, 1
instance = comp, \Entrada_Instruccion[3]~input\, Entrada_Instruccion[3]~input, Practica2, 1
instance = comp, \Mux73~2\, Mux73~2, Practica2, 1
instance = comp, \Mux70~0\, Mux70~0, Practica2, 1
instance = comp, \Entrada_Datos[4]~input\, Entrada_Datos[4]~input, Practica2, 1
instance = comp, \Mux6~1\, Mux6~1, Practica2, 1
instance = comp, \Acumulador[15]~0\, Acumulador[15]~0, Practica2, 1
instance = comp, \Acumulador[15]~0clkctrl\, Acumulador[15]~0clkctrl, Practica2, 1
instance = comp, \Entrada_Datos[1]~input\, Entrada_Datos[1]~input, Practica2, 1
instance = comp, \Mux77~0\, Mux77~0, Practica2, 1
instance = comp, \Mux73~12\, Mux73~12, Practica2, 1
instance = comp, \Entrada_Datos[2]~input\, Entrada_Datos[2]~input, Practica2, 1
instance = comp, \Mux76~0\, Mux76~0, Practica2, 1
instance = comp, \Mux73~3\, Mux73~3, Practica2, 1
instance = comp, \Mux73~5\, Mux73~5, Practica2, 1
instance = comp, \Entrada_Datos[7]~input\, Entrada_Datos[7]~input, Practica2, 1
instance = comp, \Mux78~2\, Mux78~2, Practica2, 1
instance = comp, \Mux71~13\, Mux71~13, Practica2, 1
instance = comp, \Mux71~14\, Mux71~14, Practica2, 1
instance = comp, \Mux71~15\, Mux71~15, Practica2, 1
instance = comp, \Mux71~16\, Mux71~16, Practica2, 1
instance = comp, \Entrada_Datos[6]~input\, Entrada_Datos[6]~input, Practica2, 1
instance = comp, \Mux72~17\, Mux72~17, Practica2, 1
instance = comp, \Mux72~18\, Mux72~18, Practica2, 1
instance = comp, \Entrada_Datos[5]~input\, Entrada_Datos[5]~input, Practica2, 1
instance = comp, \Mux73~7\, Mux73~7, Practica2, 1
instance = comp, \Mux74~0\, Mux74~0, Practica2, 1
instance = comp, \Mux75~6\, Mux75~6, Practica2, 1
instance = comp, \Entrada_Datos[3]~input\, Entrada_Datos[3]~input, Practica2, 1
instance = comp, \Salida~4\, Salida~4, Practica2, 1
instance = comp, \Mux73~4\, Mux73~4, Practica2, 1
instance = comp, \Mux75~1\, Mux75~1, Practica2, 1
instance = comp, \Entrada_Datos[0]~input\, Entrada_Datos[0]~input, Practica2, 1
instance = comp, \Mult0|auto_generated|mac_mult1\, Mult0|auto_generated|mac_mult1, Practica2, 1
instance = comp, \Div0|auto_generated|divider|my_abs_den|cs1a[1]~1\, Div0|auto_generated|divider|my_abs_den|cs1a[1]~1, Practica2, 1
instance = comp, \Div0|auto_generated|divider|my_abs_den|cs1a[1]~2\, Div0|auto_generated|divider|my_abs_den|cs1a[1]~2, Practica2, 1
instance = comp, \Div0|auto_generated|divider|my_abs_den|cs1a[1]~4\, Div0|auto_generated|divider|my_abs_den|cs1a[1]~4, Practica2, 1
instance = comp, \Div0|auto_generated|divider|my_abs_den|cs1a[1]~6\, Div0|auto_generated|divider|my_abs_den|cs1a[1]~6, Practica2, 1
instance = comp, \Div0|auto_generated|divider|my_abs_den|cs1a[1]~8\, Div0|auto_generated|divider|my_abs_den|cs1a[1]~8, Practica2, 1
instance = comp, \Div0|auto_generated|divider|my_abs_den|cs1a[1]~10\, Div0|auto_generated|divider|my_abs_den|cs1a[1]~10, Practica2, 1
instance = comp, \Div0|auto_generated|divider|my_abs_den|cs1a[1]~12\, Div0|auto_generated|divider|my_abs_den|cs1a[1]~12, Practica2, 1
instance = comp, \Div0|auto_generated|divider|my_abs_den|cs1a[1]~14\, Div0|auto_generated|divider|my_abs_den|cs1a[1]~14, Practica2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[0]~15\, Div0|auto_generated|divider|divider|StageOut[0]~15, Practica2, 1
instance = comp, \Div0|auto_generated|divider|my_abs_num|cs1a[1]~1\, Div0|auto_generated|divider|my_abs_num|cs1a[1]~1, Practica2, 1
instance = comp, \Div0|auto_generated|divider|my_abs_num|cs1a[1]~6\, Div0|auto_generated|divider|my_abs_num|cs1a[1]~6, Practica2, 1
instance = comp, \Div0|auto_generated|divider|my_abs_num|cs1a[1]~8\, Div0|auto_generated|divider|my_abs_num|cs1a[1]~8, Practica2, 1
instance = comp, \Div0|auto_generated|divider|my_abs_num|cs1a[1]~10\, Div0|auto_generated|divider|my_abs_num|cs1a[1]~10, Practica2, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0\, Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0, Practica2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[0]~2\, Div0|auto_generated|divider|divider|StageOut[0]~2, Practica2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[0]~3\, Div0|auto_generated|divider|divider|StageOut[0]~3, Practica2, 1
instance = comp, \Div0|auto_generated|divider|my_abs_num|cs1a[1]~12\, Div0|auto_generated|divider|my_abs_num|cs1a[1]~12, Practica2, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_1|_~0\, Div0|auto_generated|divider|divider|add_sub_1|_~0, Practica2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[0]~4\, Div0|auto_generated|divider|divider|StageOut[0]~4, Practica2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[9]~5\, Div0|auto_generated|divider|divider|StageOut[9]~5, Practica2, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4\, Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4, Practica2, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6\, Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6, Practica2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[16]~10\, Div0|auto_generated|divider|divider|StageOut[16]~10, Practica2, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0\, Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0, Practica2, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2\, Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2, Practica2, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6\, Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6, Practica2, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8\, Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8, Practica2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[25]~13\, Div0|auto_generated|divider|divider|StageOut[25]~13, Practica2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[24]~14\, Div0|auto_generated|divider|divider|StageOut[24]~14, Practica2, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0\, Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0, Practica2, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2\, Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2, Practica2, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6\, Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6, Practica2, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8\, Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8, Practica2, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10\, Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10, Practica2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[35]~17\, Div0|auto_generated|divider|divider|StageOut[35]~17, Practica2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[32]~20\, Div0|auto_generated|divider|divider|StageOut[32]~20, Practica2, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4\, Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4, Practica2, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8\, Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8, Practica2, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10\, Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10, Practica2, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12\, Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12, Practica2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[44]~22\, Div0|auto_generated|divider|divider|StageOut[44]~22, Practica2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[33]~19\, Div0|auto_generated|divider|divider|StageOut[33]~19, Practica2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[42]~24\, Div0|auto_generated|divider|divider|StageOut[42]~24, Practica2, 1
instance = comp, \Div0|auto_generated|divider|divider|sel[29]~0\, Div0|auto_generated|divider|divider|sel[29]~0, Practica2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[41]~25\, Div0|auto_generated|divider|divider|StageOut[41]~25, Practica2, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4\, Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4, Practica2, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6\, Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6, Practica2, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10\, Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10, Practica2, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12\, Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12, Practica2, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14\, Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14, Practica2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[0]~7\, Div0|auto_generated|divider|divider|StageOut[0]~7, Practica2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[18]~8\, Div0|auto_generated|divider|divider|StageOut[18]~8, Practica2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[27]~11\, Div0|auto_generated|divider|divider|StageOut[27]~11, Practica2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[36]~16\, Div0|auto_generated|divider|divider|StageOut[36]~16, Practica2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[45]~21\, Div0|auto_generated|divider|divider|StageOut[45]~21, Practica2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[54]~27\, Div0|auto_generated|divider|divider|StageOut[54]~27, Practica2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[53]~28\, Div0|auto_generated|divider|divider|StageOut[53]~28, Practica2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[51]~30\, Div0|auto_generated|divider|divider|StageOut[51]~30, Practica2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[50]~31\, Div0|auto_generated|divider|divider|StageOut[50]~31, Practica2, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\, Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1, Practica2, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3\, Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3, Practica2, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\, Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5, Practica2, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7\, Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7, Practica2, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\, Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9, Practica2, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11\, Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11, Practica2, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\, Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13, Practica2, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~15\, Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~15, Practica2, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16\, Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16, Practica2, 1
instance = comp, \Div0|auto_generated|divider|op_1~0\, Div0|auto_generated|divider|op_1~0, Practica2, 1
instance = comp, \Div0|auto_generated|divider|op_1~2\, Div0|auto_generated|divider|op_1~2, Practica2, 1
instance = comp, \Div0|auto_generated|divider|op_1~4\, Div0|auto_generated|divider|op_1~4, Practica2, 1
instance = comp, \Div0|auto_generated|divider|op_1~6\, Div0|auto_generated|divider|op_1~6, Practica2, 1
instance = comp, \Div0|auto_generated|divider|quotient[3]~4\, Div0|auto_generated|divider|quotient[3]~4, Practica2, 1
instance = comp, \Mux75~2\, Mux75~2, Practica2, 1
instance = comp, \Mux75~3\, Mux75~3, Practica2, 1
instance = comp, \Mux75~4\, Mux75~4, Practica2, 1
instance = comp, \Acumulador[3]\, Acumulador[3], Practica2, 1
instance = comp, \Mux74~1\, Mux74~1, Practica2, 1
instance = comp, \Div0|auto_generated|divider|op_1~8\, Div0|auto_generated|divider|op_1~8, Practica2, 1
instance = comp, \Div0|auto_generated|divider|quotient[4]~0\, Div0|auto_generated|divider|quotient[4]~0, Practica2, 1
instance = comp, \Mux74~2\, Mux74~2, Practica2, 1
instance = comp, \Mux74~3\, Mux74~3, Practica2, 1
instance = comp, \Mux74~4\, Mux74~4, Practica2, 1
instance = comp, \Acumulador[4]\, Acumulador[4], Practica2, 1
instance = comp, \Salida~1\, Salida~1, Practica2, 1
instance = comp, \Mux73~8\, Mux73~8, Practica2, 1
instance = comp, \Div0|auto_generated|divider|op_1~10\, Div0|auto_generated|divider|op_1~10, Practica2, 1
instance = comp, \Div0|auto_generated|divider|quotient[5]~1\, Div0|auto_generated|divider|quotient[5]~1, Practica2, 1
instance = comp, \Mux73~9\, Mux73~9, Practica2, 1
instance = comp, \Mux73~10\, Mux73~10, Practica2, 1
instance = comp, \Mux73~11\, Mux73~11, Practica2, 1
instance = comp, \Acumulador[5]\, Acumulador[5], Practica2, 1
instance = comp, \Mux72~16\, Mux72~16, Practica2, 1
instance = comp, \Div0|auto_generated|divider|diff_signs\, Div0|auto_generated|divider|diff_signs, Practica2, 1
instance = comp, \Mux72~9\, Mux72~9, Practica2, 1
instance = comp, \Mux72~10\, Mux72~10, Practica2, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_1|carry_eqn[1]~0\, Div0|auto_generated|divider|divider|add_sub_1|carry_eqn[1]~0, Practica2, 1
instance = comp, \Mux72~11\, Mux72~11, Practica2, 1
instance = comp, \Mux72~12\, Mux72~12, Practica2, 1
instance = comp, \Div0|auto_generated|divider|op_1~12\, Div0|auto_generated|divider|op_1~12, Practica2, 1
instance = comp, \Mux72~13\, Mux72~13, Practica2, 1
instance = comp, \Mux72~14\, Mux72~14, Practica2, 1
instance = comp, \Mux72~15\, Mux72~15, Practica2, 1
instance = comp, \Acumulador[6]\, Acumulador[6], Practica2, 1
instance = comp, \Div0|auto_generated|divider|my_abs_num|cs1a[1]~14\, Div0|auto_generated|divider|my_abs_num|cs1a[1]~14, Practica2, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[0]~34\, Div0|auto_generated|divider|divider|StageOut[0]~34, Practica2, 1
instance = comp, \Mux71~20\, Mux71~20, Practica2, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_0|_~0\, Div0|auto_generated|divider|divider|add_sub_0|_~0, Practica2, 1
instance = comp, \Div0|auto_generated|divider|op_1~14\, Div0|auto_generated|divider|op_1~14, Practica2, 1
instance = comp, \Mux71~18\, Mux71~18, Practica2, 1
instance = comp, \Mux71~19\, Mux71~19, Practica2, 1
instance = comp, \Acumulador[7]\, Acumulador[7], Practica2, 1
instance = comp, \Mux5~2\, Mux5~2, Practica2, 1
instance = comp, \Mux5~3\, Mux5~3, Practica2, 1
instance = comp, \Mux4~0\, Mux4~0, Practica2, 1
instance = comp, \Carry~2\, Carry~2, Practica2, 1
instance = comp, \Salida~3\, Salida~3, Practica2, 1
instance = comp, \Mux76~1\, Mux76~1, Practica2, 1
instance = comp, \Div0|auto_generated|divider|quotient[2]~3\, Div0|auto_generated|divider|quotient[2]~3, Practica2, 1
instance = comp, \Mux76~2\, Mux76~2, Practica2, 1
instance = comp, \Mux76~3\, Mux76~3, Practica2, 1
instance = comp, \Mux76~6\, Mux76~6, Practica2, 1
instance = comp, \Mux76~4\, Mux76~4, Practica2, 1
instance = comp, \Acumulador[2]\, Acumulador[2], Practica2, 1
instance = comp, \Mux77~1\, Mux77~1, Practica2, 1
instance = comp, \Div0|auto_generated|divider|quotient[1]~2\, Div0|auto_generated|divider|quotient[1]~2, Practica2, 1
instance = comp, \Mux77~2\, Mux77~2, Practica2, 1
instance = comp, \Mux77~3\, Mux77~3, Practica2, 1
instance = comp, \Mux77~4\, Mux77~4, Practica2, 1
instance = comp, \Acumulador[1]\, Acumulador[1], Practica2, 1
instance = comp, \Mux78~16\, Mux78~16, Practica2, 1
instance = comp, \Mux78~17\, Mux78~17, Practica2, 1
instance = comp, \Mux78~15\, Mux78~15, Practica2, 1
instance = comp, \Mux64~3\, Mux64~3, Practica2, 1
instance = comp, \Mux78~3\, Mux78~3, Practica2, 1
instance = comp, \Mux78~14\, Mux78~14, Practica2, 1
instance = comp, \Acumulador[0]\, Acumulador[0], Practica2, 1
instance = comp, \Mux66~2\, Mux66~2, Practica2, 1
instance = comp, \Mux66~3\, Mux66~3, Practica2, 1
instance = comp, \Acumulador[12]\, Acumulador[12], Practica2, 1
instance = comp, \Acumulador[15]\, Acumulador[15], Practica2, 1
instance = comp, \Mux64~2\, Mux64~2, Practica2, 1
instance = comp, \Mux64~4\, Mux64~4, Practica2, 1
instance = comp, \Acumulador[14]\, Acumulador[14], Practica2, 1
instance = comp, \Mux65~2\, Mux65~2, Practica2, 1
instance = comp, \Mux65~3\, Mux65~3, Practica2, 1
instance = comp, \Acumulador[13]\, Acumulador[13], Practica2, 1
instance = comp, \Mux13~0\, Mux13~0, Practica2, 1
instance = comp, \Mux12~0\, Mux12~0, Practica2, 1
instance = comp, \Mux11~0\, Mux11~0, Practica2, 1
instance = comp, \Mux10~0\, Mux10~0, Practica2, 1
instance = comp, \Mux9~0\, Mux9~0, Practica2, 1
instance = comp, \Mux8~0\, Mux8~0, Practica2, 1
instance = comp, \Mux7~0\, Mux7~0, Practica2, 1
instance = comp, \Mux67~2\, Mux67~2, Practica2, 1
instance = comp, \Mux67~3\, Mux67~3, Practica2, 1
instance = comp, \Acumulador[11]\, Acumulador[11], Practica2, 1
instance = comp, \Acumulador[10]\, Acumulador[10], Practica2, 1
instance = comp, \Mux69~2\, Mux69~2, Practica2, 1
instance = comp, \Mux69~3\, Mux69~3, Practica2, 1
instance = comp, \Acumulador[9]\, Acumulador[9], Practica2, 1
instance = comp, \Acumulador[8]\, Acumulador[8], Practica2, 1
instance = comp, \Mux20~0\, Mux20~0, Practica2, 1
instance = comp, \Mux19~0\, Mux19~0, Practica2, 1
instance = comp, \Mux18~0\, Mux18~0, Practica2, 1
instance = comp, \Mux17~0\, Mux17~0, Practica2, 1
instance = comp, \Mux16~0\, Mux16~0, Practica2, 1
instance = comp, \Mux15~0\, Mux15~0, Practica2, 1
instance = comp, \Mux14~0\, Mux14~0, Practica2, 1
instance = comp, \Mux27~0\, Mux27~0, Practica2, 1
instance = comp, \Mux26~0\, Mux26~0, Practica2, 1
instance = comp, \Mux25~0\, Mux25~0, Practica2, 1
instance = comp, \Mux24~0\, Mux24~0, Practica2, 1
instance = comp, \Mux23~0\, Mux23~0, Practica2, 1
instance = comp, \Mux22~0\, Mux22~0, Practica2, 1
instance = comp, \Mux21~0\, Mux21~0, Practica2, 1
instance = comp, \Mux34~0\, Mux34~0, Practica2, 1
instance = comp, \Mux33~0\, Mux33~0, Practica2, 1
instance = comp, \Mux32~0\, Mux32~0, Practica2, 1
instance = comp, \Mux31~0\, Mux31~0, Practica2, 1
instance = comp, \Mux30~0\, Mux30~0, Practica2, 1
instance = comp, \Mux29~0\, Mux29~0, Practica2, 1
instance = comp, \Mux28~0\, Mux28~0, Practica2, 1
instance = comp, \SDRAM_Datos[0]~input\, SDRAM_Datos[0]~input, Practica2, 1
instance = comp, \SDRAM_Datos[1]~input\, SDRAM_Datos[1]~input, Practica2, 1
instance = comp, \SDRAM_Datos[2]~input\, SDRAM_Datos[2]~input, Practica2, 1
instance = comp, \SDRAM_Datos[3]~input\, SDRAM_Datos[3]~input, Practica2, 1
instance = comp, \SDRAM_Datos[4]~input\, SDRAM_Datos[4]~input, Practica2, 1
instance = comp, \SDRAM_Datos[5]~input\, SDRAM_Datos[5]~input, Practica2, 1
instance = comp, \SDRAM_Datos[6]~input\, SDRAM_Datos[6]~input, Practica2, 1
instance = comp, \SDRAM_Datos[7]~input\, SDRAM_Datos[7]~input, Practica2, 1
instance = comp, \SDRAM_Datos[8]~input\, SDRAM_Datos[8]~input, Practica2, 1
instance = comp, \SDRAM_Datos[9]~input\, SDRAM_Datos[9]~input, Practica2, 1
instance = comp, \SDRAM_Datos[10]~input\, SDRAM_Datos[10]~input, Practica2, 1
instance = comp, \SDRAM_Datos[11]~input\, SDRAM_Datos[11]~input, Practica2, 1
instance = comp, \SDRAM_Datos[12]~input\, SDRAM_Datos[12]~input, Practica2, 1
instance = comp, \SDRAM_Datos[13]~input\, SDRAM_Datos[13]~input, Practica2, 1
instance = comp, \SDRAM_Datos[14]~input\, SDRAM_Datos[14]~input, Practica2, 1
instance = comp, \SDRAM_Datos[15]~input\, SDRAM_Datos[15]~input, Practica2, 1
instance = comp, \SDRAM_Datos[16]~input\, SDRAM_Datos[16]~input, Practica2, 1
instance = comp, \SDRAM_Datos[17]~input\, SDRAM_Datos[17]~input, Practica2, 1
instance = comp, \SDRAM_Datos[18]~input\, SDRAM_Datos[18]~input, Practica2, 1
instance = comp, \SDRAM_Datos[19]~input\, SDRAM_Datos[19]~input, Practica2, 1
instance = comp, \SDRAM_Datos[20]~input\, SDRAM_Datos[20]~input, Practica2, 1
instance = comp, \SDRAM_Datos[21]~input\, SDRAM_Datos[21]~input, Practica2, 1
instance = comp, \SDRAM_Datos[22]~input\, SDRAM_Datos[22]~input, Practica2, 1
instance = comp, \SDRAM_Datos[23]~input\, SDRAM_Datos[23]~input, Practica2, 1
instance = comp, \SDRAM_Datos[24]~input\, SDRAM_Datos[24]~input, Practica2, 1
instance = comp, \SDRAM_Datos[25]~input\, SDRAM_Datos[25]~input, Practica2, 1
instance = comp, \SDRAM_Datos[26]~input\, SDRAM_Datos[26]~input, Practica2, 1
instance = comp, \SDRAM_Datos[27]~input\, SDRAM_Datos[27]~input, Practica2, 1
instance = comp, \SDRAM_Datos[28]~input\, SDRAM_Datos[28]~input, Practica2, 1
instance = comp, \SDRAM_Datos[29]~input\, SDRAM_Datos[29]~input, Practica2, 1
instance = comp, \SDRAM_Datos[30]~input\, SDRAM_Datos[30]~input, Practica2, 1
instance = comp, \SDRAM_Datos[31]~input\, SDRAM_Datos[31]~input, Practica2, 1
