// Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
// Date        : Wed Jan 13 02:05:08 2021
// Host        : DESKTOP-OELG8MS running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_krnl_vadd_1_0/system_krnl_vadd_1_0_sim_netlist.v
// Design      : system_krnl_vadd_1_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xck26-sfvc784-2LV-c
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "system_krnl_vadd_1_0,krnl_vadd,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "krnl_vadd,Vivado 2021.1" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module system_krnl_vadd_1_0
   (s_axi_control_AWADDR,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_BRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    m_axi_gmem_AWADDR,
    m_axi_gmem_AWLEN,
    m_axi_gmem_AWSIZE,
    m_axi_gmem_AWBURST,
    m_axi_gmem_AWLOCK,
    m_axi_gmem_AWREGION,
    m_axi_gmem_AWCACHE,
    m_axi_gmem_AWPROT,
    m_axi_gmem_AWQOS,
    m_axi_gmem_AWVALID,
    m_axi_gmem_AWREADY,
    m_axi_gmem_WDATA,
    m_axi_gmem_WSTRB,
    m_axi_gmem_WLAST,
    m_axi_gmem_WVALID,
    m_axi_gmem_WREADY,
    m_axi_gmem_BRESP,
    m_axi_gmem_BVALID,
    m_axi_gmem_BREADY,
    m_axi_gmem_ARADDR,
    m_axi_gmem_ARLEN,
    m_axi_gmem_ARSIZE,
    m_axi_gmem_ARBURST,
    m_axi_gmem_ARLOCK,
    m_axi_gmem_ARREGION,
    m_axi_gmem_ARCACHE,
    m_axi_gmem_ARPROT,
    m_axi_gmem_ARQOS,
    m_axi_gmem_ARVALID,
    m_axi_gmem_ARREADY,
    m_axi_gmem_RDATA,
    m_axi_gmem_RRESP,
    m_axi_gmem_RLAST,
    m_axi_gmem_RVALID,
    m_axi_gmem_RREADY);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR" *) input [5:0]s_axi_control_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID" *) input s_axi_control_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY" *) output s_axi_control_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WDATA" *) input [31:0]s_axi_control_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB" *) input [3:0]s_axi_control_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WVALID" *) input s_axi_control_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WREADY" *) output s_axi_control_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BRESP" *) output [1:0]s_axi_control_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BVALID" *) output s_axi_control_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BREADY" *) input s_axi_control_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR" *) input [5:0]s_axi_control_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID" *) input s_axi_control_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY" *) output s_axi_control_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RDATA" *) output [31:0]s_axi_control_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RRESP" *) output [1:0]s_axi_control_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RVALID" *) output s_axi_control_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 199998000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN system_clk_wiz_0_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_control_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control:m_axi_gmem, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 199998000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN system_clk_wiz_0_0_clk_out1, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWADDR" *) output [63:0]m_axi_gmem_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLEN" *) output [7:0]m_axi_gmem_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWSIZE" *) output [2:0]m_axi_gmem_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWBURST" *) output [1:0]m_axi_gmem_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLOCK" *) output [1:0]m_axi_gmem_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREGION" *) output [3:0]m_axi_gmem_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWCACHE" *) output [3:0]m_axi_gmem_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWPROT" *) output [2:0]m_axi_gmem_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWQOS" *) output [3:0]m_axi_gmem_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWVALID" *) output m_axi_gmem_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREADY" *) input m_axi_gmem_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WDATA" *) output [31:0]m_axi_gmem_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WSTRB" *) output [3:0]m_axi_gmem_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WLAST" *) output m_axi_gmem_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WVALID" *) output m_axi_gmem_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WREADY" *) input m_axi_gmem_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BRESP" *) input [1:0]m_axi_gmem_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BVALID" *) input m_axi_gmem_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BREADY" *) output m_axi_gmem_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARADDR" *) output [63:0]m_axi_gmem_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLEN" *) output [7:0]m_axi_gmem_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARSIZE" *) output [2:0]m_axi_gmem_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARBURST" *) output [1:0]m_axi_gmem_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLOCK" *) output [1:0]m_axi_gmem_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREGION" *) output [3:0]m_axi_gmem_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARCACHE" *) output [3:0]m_axi_gmem_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARPROT" *) output [2:0]m_axi_gmem_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARQOS" *) output [3:0]m_axi_gmem_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARVALID" *) output m_axi_gmem_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREADY" *) input m_axi_gmem_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RDATA" *) input [31:0]m_axi_gmem_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RRESP" *) input [1:0]m_axi_gmem_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RLAST" *) input m_axi_gmem_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RVALID" *) input m_axi_gmem_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_gmem, ADDR_WIDTH 64, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 199998000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.0, CLK_DOMAIN system_clk_wiz_0_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output m_axi_gmem_RREADY;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [63:2]\^m_axi_gmem_ARADDR ;
  wire [3:0]\^m_axi_gmem_ARLEN ;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_ARVALID;
  wire [63:2]\^m_axi_gmem_AWADDR ;
  wire [3:0]\^m_axi_gmem_AWLEN ;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BREADY;
  wire m_axi_gmem_BVALID;
  wire [31:0]m_axi_gmem_RDATA;
  wire m_axi_gmem_RLAST;
  wire m_axi_gmem_RREADY;
  wire [1:0]m_axi_gmem_RRESP;
  wire m_axi_gmem_RVALID;
  wire [31:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [3:0]m_axi_gmem_WSTRB;
  wire m_axi_gmem_WVALID;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [1:0]NLW_inst_m_axi_gmem_ARADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_ARBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_ARCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_ARID_UNCONNECTED;
  wire [7:4]NLW_inst_m_axi_gmem_ARLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_ARLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_ARPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_ARQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_ARREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_ARSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_ARUSER_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_AWADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_AWBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_AWCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_AWID_UNCONNECTED;
  wire [7:4]NLW_inst_m_axi_gmem_AWLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_AWLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_AWPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_AWQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_AWREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_AWSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_AWUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_WID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_WUSER_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_BRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_RRESP_UNCONNECTED;

  assign m_axi_gmem_ARADDR[63:2] = \^m_axi_gmem_ARADDR [63:2];
  assign m_axi_gmem_ARADDR[1] = \<const0> ;
  assign m_axi_gmem_ARADDR[0] = \<const0> ;
  assign m_axi_gmem_ARBURST[1] = \<const0> ;
  assign m_axi_gmem_ARBURST[0] = \<const1> ;
  assign m_axi_gmem_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem_ARCACHE[1] = \<const1> ;
  assign m_axi_gmem_ARCACHE[0] = \<const1> ;
  assign m_axi_gmem_ARLEN[7] = \<const0> ;
  assign m_axi_gmem_ARLEN[6] = \<const0> ;
  assign m_axi_gmem_ARLEN[5] = \<const0> ;
  assign m_axi_gmem_ARLEN[4] = \<const0> ;
  assign m_axi_gmem_ARLEN[3:0] = \^m_axi_gmem_ARLEN [3:0];
  assign m_axi_gmem_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem_ARPROT[2] = \<const0> ;
  assign m_axi_gmem_ARPROT[1] = \<const0> ;
  assign m_axi_gmem_ARPROT[0] = \<const0> ;
  assign m_axi_gmem_ARQOS[3] = \<const0> ;
  assign m_axi_gmem_ARQOS[2] = \<const0> ;
  assign m_axi_gmem_ARQOS[1] = \<const0> ;
  assign m_axi_gmem_ARQOS[0] = \<const0> ;
  assign m_axi_gmem_ARREGION[3] = \<const0> ;
  assign m_axi_gmem_ARREGION[2] = \<const0> ;
  assign m_axi_gmem_ARREGION[1] = \<const0> ;
  assign m_axi_gmem_ARREGION[0] = \<const0> ;
  assign m_axi_gmem_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem_ARSIZE[1] = \<const1> ;
  assign m_axi_gmem_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem_AWADDR[63:2] = \^m_axi_gmem_AWADDR [63:2];
  assign m_axi_gmem_AWADDR[1] = \<const0> ;
  assign m_axi_gmem_AWADDR[0] = \<const0> ;
  assign m_axi_gmem_AWBURST[1] = \<const0> ;
  assign m_axi_gmem_AWBURST[0] = \<const1> ;
  assign m_axi_gmem_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem_AWCACHE[1] = \<const1> ;
  assign m_axi_gmem_AWCACHE[0] = \<const1> ;
  assign m_axi_gmem_AWLEN[7] = \<const0> ;
  assign m_axi_gmem_AWLEN[6] = \<const0> ;
  assign m_axi_gmem_AWLEN[5] = \<const0> ;
  assign m_axi_gmem_AWLEN[4] = \<const0> ;
  assign m_axi_gmem_AWLEN[3:0] = \^m_axi_gmem_AWLEN [3:0];
  assign m_axi_gmem_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem_AWPROT[2] = \<const0> ;
  assign m_axi_gmem_AWPROT[1] = \<const0> ;
  assign m_axi_gmem_AWPROT[0] = \<const0> ;
  assign m_axi_gmem_AWQOS[3] = \<const0> ;
  assign m_axi_gmem_AWQOS[2] = \<const0> ;
  assign m_axi_gmem_AWQOS[1] = \<const0> ;
  assign m_axi_gmem_AWQOS[0] = \<const0> ;
  assign m_axi_gmem_AWREGION[3] = \<const0> ;
  assign m_axi_gmem_AWREGION[2] = \<const0> ;
  assign m_axi_gmem_AWREGION[1] = \<const0> ;
  assign m_axi_gmem_AWREGION[0] = \<const0> ;
  assign m_axi_gmem_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem_AWSIZE[1] = \<const1> ;
  assign m_axi_gmem_AWSIZE[0] = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* C_M_AXI_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM_ADDR_WIDTH = "64" *) 
  (* C_M_AXI_GMEM_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_CACHE_VALUE = "4'b0011" *) 
  (* C_M_AXI_GMEM_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM_ID_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_PROT_VALUE = "3'b000" *) 
  (* C_M_AXI_GMEM_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_USER_VALUE = "0" *) 
  (* C_M_AXI_GMEM_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_GMEM_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_CONTROL_ADDR_WIDTH = "6" *) 
  (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  (* ap_ST_fsm_state1 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001" *) 
  (* ap_ST_fsm_state10 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000" *) 
  (* ap_ST_fsm_state100 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state101 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state102 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state103 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state104 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state105 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state106 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state107 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state108 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state109 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state11 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000" *) 
  (* ap_ST_fsm_state110 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state111 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state112 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state113 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state114 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state115 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state116 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state117 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state118 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state119 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state12 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000" *) 
  (* ap_ST_fsm_state120 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state121 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state122 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state123 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state124 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state125 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state126 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state127 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state128 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state129 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state13 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000" *) 
  (* ap_ST_fsm_state130 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state131 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state132 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state133 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state134 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state135 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state136 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state137 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state138 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state139 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state14 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000" *) 
  (* ap_ST_fsm_state140 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state141 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state142 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state143 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state144 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state145 = "214'b0000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state146 = "214'b0000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state147 = "214'b0000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state148 = "214'b0000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state149 = "214'b0000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state15 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000" *) 
  (* ap_ST_fsm_state150 = "214'b0000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state151 = "214'b0000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state152 = "214'b0000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state153 = "214'b0000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state154 = "214'b0000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state155 = "214'b0000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state156 = "214'b0000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state157 = "214'b0000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state158 = "214'b0000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state159 = "214'b0000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state16 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000" *) 
  (* ap_ST_fsm_state160 = "214'b0000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state161 = "214'b0000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state162 = "214'b0000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state163 = "214'b0000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state164 = "214'b0000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state165 = "214'b0000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state166 = "214'b0000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state167 = "214'b0000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state168 = "214'b0000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state169 = "214'b0000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state17 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000" *) 
  (* ap_ST_fsm_state170 = "214'b0000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state171 = "214'b0000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state172 = "214'b0000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state173 = "214'b0000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state174 = "214'b0000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state175 = "214'b0000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state176 = "214'b0000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state177 = "214'b0000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state178 = "214'b0000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state179 = "214'b0000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state18 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000" *) 
  (* ap_ST_fsm_state180 = "214'b0000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state181 = "214'b0000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state182 = "214'b0000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state183 = "214'b0000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state184 = "214'b0000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state185 = "214'b0000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state186 = "214'b0000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state187 = "214'b0000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state188 = "214'b0000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state189 = "214'b0000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state19 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000" *) 
  (* ap_ST_fsm_state190 = "214'b0000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state191 = "214'b0000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state192 = "214'b0000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state193 = "214'b0000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state194 = "214'b0000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state195 = "214'b0000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state196 = "214'b0000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state197 = "214'b0000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state198 = "214'b0000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state199 = "214'b0000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state2 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010" *) 
  (* ap_ST_fsm_state20 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000" *) 
  (* ap_ST_fsm_state200 = "214'b0000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state201 = "214'b0000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state202 = "214'b0000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state203 = "214'b0000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state204 = "214'b0000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state205 = "214'b0000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state206 = "214'b0000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state207 = "214'b0000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state208 = "214'b0000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state209 = "214'b0000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state21 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000" *) 
  (* ap_ST_fsm_state210 = "214'b0000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state211 = "214'b0001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state212 = "214'b0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state213 = "214'b0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state214 = "214'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state22 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000" *) 
  (* ap_ST_fsm_state23 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000" *) 
  (* ap_ST_fsm_state24 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000" *) 
  (* ap_ST_fsm_state25 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000" *) 
  (* ap_ST_fsm_state26 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000" *) 
  (* ap_ST_fsm_state27 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000" *) 
  (* ap_ST_fsm_state28 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000" *) 
  (* ap_ST_fsm_state29 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000" *) 
  (* ap_ST_fsm_state3 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100" *) 
  (* ap_ST_fsm_state30 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000" *) 
  (* ap_ST_fsm_state31 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000" *) 
  (* ap_ST_fsm_state32 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000" *) 
  (* ap_ST_fsm_state33 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000" *) 
  (* ap_ST_fsm_state34 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state35 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state36 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state37 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state38 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state39 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state4 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000" *) 
  (* ap_ST_fsm_state40 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state41 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state42 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state43 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state44 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state45 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state46 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state47 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state48 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state49 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state5 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000" *) 
  (* ap_ST_fsm_state50 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state51 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state52 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state53 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state54 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state55 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state56 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state57 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state58 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state59 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state6 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000" *) 
  (* ap_ST_fsm_state60 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state61 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state62 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state63 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state64 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state65 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state66 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state67 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state68 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state69 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state7 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000" *) 
  (* ap_ST_fsm_state70 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state71 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state72 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state73 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state74 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state75 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state76 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state77 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state78 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state79 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state8 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000" *) 
  (* ap_ST_fsm_state80 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state81 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state82 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state83 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state84 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state85 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state86 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state87 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state88 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state89 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state9 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000" *) 
  (* ap_ST_fsm_state90 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state91 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state92 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state93 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state94 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state95 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state96 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state97 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state98 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state99 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  system_krnl_vadd_1_0_krnl_vadd inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .m_axi_gmem_ARADDR({\^m_axi_gmem_ARADDR ,NLW_inst_m_axi_gmem_ARADDR_UNCONNECTED[1:0]}),
        .m_axi_gmem_ARBURST(NLW_inst_m_axi_gmem_ARBURST_UNCONNECTED[1:0]),
        .m_axi_gmem_ARCACHE(NLW_inst_m_axi_gmem_ARCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem_ARID(NLW_inst_m_axi_gmem_ARID_UNCONNECTED[0]),
        .m_axi_gmem_ARLEN({NLW_inst_m_axi_gmem_ARLEN_UNCONNECTED[7:4],\^m_axi_gmem_ARLEN }),
        .m_axi_gmem_ARLOCK(NLW_inst_m_axi_gmem_ARLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem_ARPROT(NLW_inst_m_axi_gmem_ARPROT_UNCONNECTED[2:0]),
        .m_axi_gmem_ARQOS(NLW_inst_m_axi_gmem_ARQOS_UNCONNECTED[3:0]),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_ARREGION(NLW_inst_m_axi_gmem_ARREGION_UNCONNECTED[3:0]),
        .m_axi_gmem_ARSIZE(NLW_inst_m_axi_gmem_ARSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem_ARUSER(NLW_inst_m_axi_gmem_ARUSER_UNCONNECTED[0]),
        .m_axi_gmem_ARVALID(m_axi_gmem_ARVALID),
        .m_axi_gmem_AWADDR({\^m_axi_gmem_AWADDR ,NLW_inst_m_axi_gmem_AWADDR_UNCONNECTED[1:0]}),
        .m_axi_gmem_AWBURST(NLW_inst_m_axi_gmem_AWBURST_UNCONNECTED[1:0]),
        .m_axi_gmem_AWCACHE(NLW_inst_m_axi_gmem_AWCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem_AWID(NLW_inst_m_axi_gmem_AWID_UNCONNECTED[0]),
        .m_axi_gmem_AWLEN({NLW_inst_m_axi_gmem_AWLEN_UNCONNECTED[7:4],\^m_axi_gmem_AWLEN }),
        .m_axi_gmem_AWLOCK(NLW_inst_m_axi_gmem_AWLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem_AWPROT(NLW_inst_m_axi_gmem_AWPROT_UNCONNECTED[2:0]),
        .m_axi_gmem_AWQOS(NLW_inst_m_axi_gmem_AWQOS_UNCONNECTED[3:0]),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWREGION(NLW_inst_m_axi_gmem_AWREGION_UNCONNECTED[3:0]),
        .m_axi_gmem_AWSIZE(NLW_inst_m_axi_gmem_AWSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem_AWUSER(NLW_inst_m_axi_gmem_AWUSER_UNCONNECTED[0]),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_BID(1'b0),
        .m_axi_gmem_BREADY(m_axi_gmem_BREADY),
        .m_axi_gmem_BRESP({1'b0,1'b0}),
        .m_axi_gmem_BUSER(1'b0),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_RDATA(m_axi_gmem_RDATA),
        .m_axi_gmem_RID(1'b0),
        .m_axi_gmem_RLAST(m_axi_gmem_RLAST),
        .m_axi_gmem_RREADY(m_axi_gmem_RREADY),
        .m_axi_gmem_RRESP(m_axi_gmem_RRESP),
        .m_axi_gmem_RUSER(1'b0),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .m_axi_gmem_WDATA(m_axi_gmem_WDATA),
        .m_axi_gmem_WID(NLW_inst_m_axi_gmem_WID_UNCONNECTED[0]),
        .m_axi_gmem_WLAST(m_axi_gmem_WLAST),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WSTRB(m_axi_gmem_WSTRB),
        .m_axi_gmem_WUSER(NLW_inst_m_axi_gmem_WUSER_UNCONNECTED[0]),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARREADY(s_axi_control_ARREADY),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWREADY(s_axi_control_AWREADY),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BRESP(NLW_inst_s_axi_control_BRESP_UNCONNECTED[1:0]),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RRESP(NLW_inst_s_axi_control_RRESP_UNCONNECTED[1:0]),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
endmodule

(* C_M_AXI_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM_ADDR_WIDTH = "64" *) (* C_M_AXI_GMEM_ARUSER_WIDTH = "1" *) 
(* C_M_AXI_GMEM_AWUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_BUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_CACHE_VALUE = "4'b0011" *) 
(* C_M_AXI_GMEM_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM_ID_WIDTH = "1" *) (* C_M_AXI_GMEM_PROT_VALUE = "3'b000" *) 
(* C_M_AXI_GMEM_RUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_USER_VALUE = "0" *) (* C_M_AXI_GMEM_WSTRB_WIDTH = "4" *) 
(* C_M_AXI_GMEM_WUSER_WIDTH = "1" *) (* C_M_AXI_WSTRB_WIDTH = "4" *) (* C_S_AXI_CONTROL_ADDR_WIDTH = "6" *) 
(* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) (* C_S_AXI_DATA_WIDTH = "32" *) 
(* C_S_AXI_WSTRB_WIDTH = "4" *) (* ORIG_REF_NAME = "krnl_vadd" *) (* ap_ST_fsm_state1 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001" *) 
(* ap_ST_fsm_state10 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000" *) (* ap_ST_fsm_state100 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state101 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state102 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state103 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state104 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state105 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state106 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state107 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state108 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state109 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state11 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000" *) 
(* ap_ST_fsm_state110 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state111 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state112 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state113 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state114 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state115 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state116 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state117 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state118 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state119 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state12 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000" *) (* ap_ST_fsm_state120 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state121 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state122 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state123 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state124 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state125 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state126 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state127 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state128 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state129 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state13 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000" *) (* ap_ST_fsm_state130 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state131 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state132 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state133 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state134 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state135 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state136 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state137 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state138 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state139 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state14 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000" *) 
(* ap_ST_fsm_state140 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state141 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state142 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state143 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state144 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state145 = "214'b0000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state146 = "214'b0000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state147 = "214'b0000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state148 = "214'b0000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state149 = "214'b0000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state15 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000" *) (* ap_ST_fsm_state150 = "214'b0000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state151 = "214'b0000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state152 = "214'b0000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state153 = "214'b0000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state154 = "214'b0000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state155 = "214'b0000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state156 = "214'b0000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state157 = "214'b0000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state158 = "214'b0000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state159 = "214'b0000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state16 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000" *) (* ap_ST_fsm_state160 = "214'b0000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state161 = "214'b0000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state162 = "214'b0000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state163 = "214'b0000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state164 = "214'b0000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state165 = "214'b0000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state166 = "214'b0000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state167 = "214'b0000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state168 = "214'b0000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state169 = "214'b0000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state17 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000" *) 
(* ap_ST_fsm_state170 = "214'b0000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state171 = "214'b0000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state172 = "214'b0000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state173 = "214'b0000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state174 = "214'b0000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state175 = "214'b0000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state176 = "214'b0000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state177 = "214'b0000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state178 = "214'b0000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state179 = "214'b0000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state18 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000" *) (* ap_ST_fsm_state180 = "214'b0000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state181 = "214'b0000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state182 = "214'b0000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state183 = "214'b0000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state184 = "214'b0000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state185 = "214'b0000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state186 = "214'b0000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state187 = "214'b0000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state188 = "214'b0000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state189 = "214'b0000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state19 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000" *) (* ap_ST_fsm_state190 = "214'b0000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state191 = "214'b0000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state192 = "214'b0000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state193 = "214'b0000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state194 = "214'b0000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state195 = "214'b0000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state196 = "214'b0000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state197 = "214'b0000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state198 = "214'b0000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state199 = "214'b0000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state2 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010" *) 
(* ap_ST_fsm_state20 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000" *) (* ap_ST_fsm_state200 = "214'b0000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state201 = "214'b0000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state202 = "214'b0000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state203 = "214'b0000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state204 = "214'b0000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state205 = "214'b0000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state206 = "214'b0000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state207 = "214'b0000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state208 = "214'b0000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state209 = "214'b0000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state21 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000" *) 
(* ap_ST_fsm_state210 = "214'b0000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state211 = "214'b0001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state212 = "214'b0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state213 = "214'b0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state214 = "214'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state22 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000" *) 
(* ap_ST_fsm_state23 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000" *) (* ap_ST_fsm_state24 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000" *) (* ap_ST_fsm_state25 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000" *) 
(* ap_ST_fsm_state26 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000" *) (* ap_ST_fsm_state27 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000" *) (* ap_ST_fsm_state28 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000" *) 
(* ap_ST_fsm_state29 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000" *) (* ap_ST_fsm_state3 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100" *) (* ap_ST_fsm_state30 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000" *) 
(* ap_ST_fsm_state31 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000" *) (* ap_ST_fsm_state32 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000" *) (* ap_ST_fsm_state33 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000" *) 
(* ap_ST_fsm_state34 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000" *) (* ap_ST_fsm_state35 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000" *) (* ap_ST_fsm_state36 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000" *) 
(* ap_ST_fsm_state37 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000" *) (* ap_ST_fsm_state38 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000" *) (* ap_ST_fsm_state39 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state4 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000" *) (* ap_ST_fsm_state40 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000" *) (* ap_ST_fsm_state41 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state42 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000" *) (* ap_ST_fsm_state43 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state44 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state45 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state46 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state47 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state48 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state49 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state5 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000" *) 
(* ap_ST_fsm_state50 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state51 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state52 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state53 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state54 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state55 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state56 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state57 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state58 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state59 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state6 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000" *) (* ap_ST_fsm_state60 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state61 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state62 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state63 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state64 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state65 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state66 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state67 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state68 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state69 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state7 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000" *) (* ap_ST_fsm_state70 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state71 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state72 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state73 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state74 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state75 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state76 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state77 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state78 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state79 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state8 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000" *) 
(* ap_ST_fsm_state80 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state81 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state82 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state83 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state84 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state85 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state86 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state87 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state88 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state89 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state9 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000" *) (* ap_ST_fsm_state90 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state91 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state92 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state93 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state94 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state95 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state96 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state97 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state98 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state99 = "214'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* hls_module = "yes" *) 
module system_krnl_vadd_1_0_krnl_vadd
   (ap_clk,
    ap_rst_n,
    m_axi_gmem_AWVALID,
    m_axi_gmem_AWREADY,
    m_axi_gmem_AWADDR,
    m_axi_gmem_AWID,
    m_axi_gmem_AWLEN,
    m_axi_gmem_AWSIZE,
    m_axi_gmem_AWBURST,
    m_axi_gmem_AWLOCK,
    m_axi_gmem_AWCACHE,
    m_axi_gmem_AWPROT,
    m_axi_gmem_AWQOS,
    m_axi_gmem_AWREGION,
    m_axi_gmem_AWUSER,
    m_axi_gmem_WVALID,
    m_axi_gmem_WREADY,
    m_axi_gmem_WDATA,
    m_axi_gmem_WSTRB,
    m_axi_gmem_WLAST,
    m_axi_gmem_WID,
    m_axi_gmem_WUSER,
    m_axi_gmem_ARVALID,
    m_axi_gmem_ARREADY,
    m_axi_gmem_ARADDR,
    m_axi_gmem_ARID,
    m_axi_gmem_ARLEN,
    m_axi_gmem_ARSIZE,
    m_axi_gmem_ARBURST,
    m_axi_gmem_ARLOCK,
    m_axi_gmem_ARCACHE,
    m_axi_gmem_ARPROT,
    m_axi_gmem_ARQOS,
    m_axi_gmem_ARREGION,
    m_axi_gmem_ARUSER,
    m_axi_gmem_RVALID,
    m_axi_gmem_RREADY,
    m_axi_gmem_RDATA,
    m_axi_gmem_RLAST,
    m_axi_gmem_RID,
    m_axi_gmem_RUSER,
    m_axi_gmem_RRESP,
    m_axi_gmem_BVALID,
    m_axi_gmem_BREADY,
    m_axi_gmem_BRESP,
    m_axi_gmem_BID,
    m_axi_gmem_BUSER,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_AWADDR,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_ARADDR,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_BRESP,
    interrupt);
  input ap_clk;
  input ap_rst_n;
  output m_axi_gmem_AWVALID;
  input m_axi_gmem_AWREADY;
  output [63:0]m_axi_gmem_AWADDR;
  output [0:0]m_axi_gmem_AWID;
  output [7:0]m_axi_gmem_AWLEN;
  output [2:0]m_axi_gmem_AWSIZE;
  output [1:0]m_axi_gmem_AWBURST;
  output [1:0]m_axi_gmem_AWLOCK;
  output [3:0]m_axi_gmem_AWCACHE;
  output [2:0]m_axi_gmem_AWPROT;
  output [3:0]m_axi_gmem_AWQOS;
  output [3:0]m_axi_gmem_AWREGION;
  output [0:0]m_axi_gmem_AWUSER;
  output m_axi_gmem_WVALID;
  input m_axi_gmem_WREADY;
  output [31:0]m_axi_gmem_WDATA;
  output [3:0]m_axi_gmem_WSTRB;
  output m_axi_gmem_WLAST;
  output [0:0]m_axi_gmem_WID;
  output [0:0]m_axi_gmem_WUSER;
  output m_axi_gmem_ARVALID;
  input m_axi_gmem_ARREADY;
  output [63:0]m_axi_gmem_ARADDR;
  output [0:0]m_axi_gmem_ARID;
  output [7:0]m_axi_gmem_ARLEN;
  output [2:0]m_axi_gmem_ARSIZE;
  output [1:0]m_axi_gmem_ARBURST;
  output [1:0]m_axi_gmem_ARLOCK;
  output [3:0]m_axi_gmem_ARCACHE;
  output [2:0]m_axi_gmem_ARPROT;
  output [3:0]m_axi_gmem_ARQOS;
  output [3:0]m_axi_gmem_ARREGION;
  output [0:0]m_axi_gmem_ARUSER;
  input m_axi_gmem_RVALID;
  output m_axi_gmem_RREADY;
  input [31:0]m_axi_gmem_RDATA;
  input m_axi_gmem_RLAST;
  input [0:0]m_axi_gmem_RID;
  input [0:0]m_axi_gmem_RUSER;
  input [1:0]m_axi_gmem_RRESP;
  input m_axi_gmem_BVALID;
  output m_axi_gmem_BREADY;
  input [1:0]m_axi_gmem_BRESP;
  input [0:0]m_axi_gmem_BID;
  input [0:0]m_axi_gmem_BUSER;
  input s_axi_control_AWVALID;
  output s_axi_control_AWREADY;
  input [5:0]s_axi_control_AWADDR;
  input s_axi_control_WVALID;
  output s_axi_control_WREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_ARVALID;
  output s_axi_control_ARREADY;
  input [5:0]s_axi_control_ARADDR;
  output s_axi_control_RVALID;
  input s_axi_control_RREADY;
  output [31:0]s_axi_control_RDATA;
  output [1:0]s_axi_control_RRESP;
  output s_axi_control_BVALID;
  input s_axi_control_BREADY;
  output [1:0]s_axi_control_BRESP;
  output interrupt;

  wire \<const0> ;
  wire [23:0]add_ln76_1_fu_204_p2;
  wire [23:0]add_ln76_1_reg_417;
  wire add_ln76_1_reg_4170;
  wire \add_ln76_1_reg_417_reg[16]_i_1_n_0 ;
  wire \add_ln76_1_reg_417_reg[16]_i_1_n_1 ;
  wire \add_ln76_1_reg_417_reg[16]_i_1_n_2 ;
  wire \add_ln76_1_reg_417_reg[16]_i_1_n_3 ;
  wire \add_ln76_1_reg_417_reg[16]_i_1_n_4 ;
  wire \add_ln76_1_reg_417_reg[16]_i_1_n_5 ;
  wire \add_ln76_1_reg_417_reg[16]_i_1_n_6 ;
  wire \add_ln76_1_reg_417_reg[16]_i_1_n_7 ;
  wire \add_ln76_1_reg_417_reg[23]_i_2_n_3 ;
  wire \add_ln76_1_reg_417_reg[23]_i_2_n_4 ;
  wire \add_ln76_1_reg_417_reg[23]_i_2_n_5 ;
  wire \add_ln76_1_reg_417_reg[23]_i_2_n_6 ;
  wire \add_ln76_1_reg_417_reg[23]_i_2_n_7 ;
  wire \add_ln76_1_reg_417_reg[8]_i_1_n_0 ;
  wire \add_ln76_1_reg_417_reg[8]_i_1_n_1 ;
  wire \add_ln76_1_reg_417_reg[8]_i_1_n_2 ;
  wire \add_ln76_1_reg_417_reg[8]_i_1_n_3 ;
  wire \add_ln76_1_reg_417_reg[8]_i_1_n_4 ;
  wire \add_ln76_1_reg_417_reg[8]_i_1_n_5 ;
  wire \add_ln76_1_reg_417_reg[8]_i_1_n_6 ;
  wire \add_ln76_1_reg_417_reg[8]_i_1_n_7 ;
  wire [23:0]add_ln76_2_fu_228_p2;
  wire [23:0]add_ln76_2_reg_425;
  wire add_ln76_2_reg_4250;
  wire \add_ln76_2_reg_425_reg[16]_i_1_n_0 ;
  wire \add_ln76_2_reg_425_reg[16]_i_1_n_1 ;
  wire \add_ln76_2_reg_425_reg[16]_i_1_n_2 ;
  wire \add_ln76_2_reg_425_reg[16]_i_1_n_3 ;
  wire \add_ln76_2_reg_425_reg[16]_i_1_n_4 ;
  wire \add_ln76_2_reg_425_reg[16]_i_1_n_5 ;
  wire \add_ln76_2_reg_425_reg[16]_i_1_n_6 ;
  wire \add_ln76_2_reg_425_reg[16]_i_1_n_7 ;
  wire \add_ln76_2_reg_425_reg[23]_i_2_n_2 ;
  wire \add_ln76_2_reg_425_reg[23]_i_2_n_3 ;
  wire \add_ln76_2_reg_425_reg[23]_i_2_n_4 ;
  wire \add_ln76_2_reg_425_reg[23]_i_2_n_5 ;
  wire \add_ln76_2_reg_425_reg[23]_i_2_n_6 ;
  wire \add_ln76_2_reg_425_reg[23]_i_2_n_7 ;
  wire \add_ln76_2_reg_425_reg[8]_i_1_n_0 ;
  wire \add_ln76_2_reg_425_reg[8]_i_1_n_1 ;
  wire \add_ln76_2_reg_425_reg[8]_i_1_n_2 ;
  wire \add_ln76_2_reg_425_reg[8]_i_1_n_3 ;
  wire \add_ln76_2_reg_425_reg[8]_i_1_n_4 ;
  wire \add_ln76_2_reg_425_reg[8]_i_1_n_5 ;
  wire \add_ln76_2_reg_425_reg[8]_i_1_n_6 ;
  wire \add_ln76_2_reg_425_reg[8]_i_1_n_7 ;
  wire [63:9]add_ln80_2_fu_263_p2;
  wire [31:7]add_ln80_3_fu_268_p2;
  wire [31:0]add_ln80_3_reg_430;
  wire add_ln80_3_reg_4300;
  wire \add_ln80_3_reg_430[14]_i_2_n_0 ;
  wire \add_ln80_3_reg_430_reg[14]_i_1_n_0 ;
  wire \add_ln80_3_reg_430_reg[14]_i_1_n_1 ;
  wire \add_ln80_3_reg_430_reg[14]_i_1_n_2 ;
  wire \add_ln80_3_reg_430_reg[14]_i_1_n_3 ;
  wire \add_ln80_3_reg_430_reg[14]_i_1_n_4 ;
  wire \add_ln80_3_reg_430_reg[14]_i_1_n_5 ;
  wire \add_ln80_3_reg_430_reg[14]_i_1_n_6 ;
  wire \add_ln80_3_reg_430_reg[14]_i_1_n_7 ;
  wire \add_ln80_3_reg_430_reg[22]_i_1_n_0 ;
  wire \add_ln80_3_reg_430_reg[22]_i_1_n_1 ;
  wire \add_ln80_3_reg_430_reg[22]_i_1_n_2 ;
  wire \add_ln80_3_reg_430_reg[22]_i_1_n_3 ;
  wire \add_ln80_3_reg_430_reg[22]_i_1_n_4 ;
  wire \add_ln80_3_reg_430_reg[22]_i_1_n_5 ;
  wire \add_ln80_3_reg_430_reg[22]_i_1_n_6 ;
  wire \add_ln80_3_reg_430_reg[22]_i_1_n_7 ;
  wire \add_ln80_3_reg_430_reg[30]_i_1_n_0 ;
  wire \add_ln80_3_reg_430_reg[30]_i_1_n_1 ;
  wire \add_ln80_3_reg_430_reg[30]_i_1_n_2 ;
  wire \add_ln80_3_reg_430_reg[30]_i_1_n_3 ;
  wire \add_ln80_3_reg_430_reg[30]_i_1_n_4 ;
  wire \add_ln80_3_reg_430_reg[30]_i_1_n_5 ;
  wire \add_ln80_3_reg_430_reg[30]_i_1_n_6 ;
  wire \add_ln80_3_reg_430_reg[30]_i_1_n_7 ;
  wire [63:9]add_ln80_fu_253_p2;
  wire \ap_CS_fsm[120]_i_10_n_0 ;
  wire \ap_CS_fsm[120]_i_11_n_0 ;
  wire \ap_CS_fsm[120]_i_12_n_0 ;
  wire \ap_CS_fsm[120]_i_13_n_0 ;
  wire \ap_CS_fsm[120]_i_14_n_0 ;
  wire \ap_CS_fsm[120]_i_15_n_0 ;
  wire \ap_CS_fsm[120]_i_16_n_0 ;
  wire \ap_CS_fsm[120]_i_17_n_0 ;
  wire \ap_CS_fsm[120]_i_18_n_0 ;
  wire \ap_CS_fsm[120]_i_19_n_0 ;
  wire \ap_CS_fsm[120]_i_20_n_0 ;
  wire \ap_CS_fsm[120]_i_21_n_0 ;
  wire \ap_CS_fsm[120]_i_22_n_0 ;
  wire \ap_CS_fsm[120]_i_23_n_0 ;
  wire \ap_CS_fsm[120]_i_24_n_0 ;
  wire \ap_CS_fsm[120]_i_25_n_0 ;
  wire \ap_CS_fsm[120]_i_26_n_0 ;
  wire \ap_CS_fsm[120]_i_27_n_0 ;
  wire \ap_CS_fsm[120]_i_28_n_0 ;
  wire \ap_CS_fsm[120]_i_29_n_0 ;
  wire \ap_CS_fsm[120]_i_2_n_0 ;
  wire \ap_CS_fsm[120]_i_30_n_0 ;
  wire \ap_CS_fsm[120]_i_31_n_0 ;
  wire \ap_CS_fsm[120]_i_32_n_0 ;
  wire \ap_CS_fsm[120]_i_33_n_0 ;
  wire \ap_CS_fsm[120]_i_34_n_0 ;
  wire \ap_CS_fsm[120]_i_35_n_0 ;
  wire \ap_CS_fsm[120]_i_36_n_0 ;
  wire \ap_CS_fsm[120]_i_37_n_0 ;
  wire \ap_CS_fsm[120]_i_38_n_0 ;
  wire \ap_CS_fsm[120]_i_39_n_0 ;
  wire \ap_CS_fsm[120]_i_3_n_0 ;
  wire \ap_CS_fsm[120]_i_40_n_0 ;
  wire \ap_CS_fsm[120]_i_41_n_0 ;
  wire \ap_CS_fsm[120]_i_42_n_0 ;
  wire \ap_CS_fsm[120]_i_43_n_0 ;
  wire \ap_CS_fsm[120]_i_4_n_0 ;
  wire \ap_CS_fsm[120]_i_5_n_0 ;
  wire \ap_CS_fsm[120]_i_6_n_0 ;
  wire \ap_CS_fsm[120]_i_7_n_0 ;
  wire \ap_CS_fsm[120]_i_8_n_0 ;
  wire \ap_CS_fsm[120]_i_9_n_0 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire \ap_CS_fsm_reg_n_0_[100] ;
  wire \ap_CS_fsm_reg_n_0_[101] ;
  wire \ap_CS_fsm_reg_n_0_[102] ;
  wire \ap_CS_fsm_reg_n_0_[103] ;
  wire \ap_CS_fsm_reg_n_0_[104] ;
  wire \ap_CS_fsm_reg_n_0_[105] ;
  wire \ap_CS_fsm_reg_n_0_[106] ;
  wire \ap_CS_fsm_reg_n_0_[107] ;
  wire \ap_CS_fsm_reg_n_0_[108] ;
  wire \ap_CS_fsm_reg_n_0_[109] ;
  wire \ap_CS_fsm_reg_n_0_[10] ;
  wire \ap_CS_fsm_reg_n_0_[110] ;
  wire \ap_CS_fsm_reg_n_0_[111] ;
  wire \ap_CS_fsm_reg_n_0_[112] ;
  wire \ap_CS_fsm_reg_n_0_[113] ;
  wire \ap_CS_fsm_reg_n_0_[114] ;
  wire \ap_CS_fsm_reg_n_0_[115] ;
  wire \ap_CS_fsm_reg_n_0_[116] ;
  wire \ap_CS_fsm_reg_n_0_[117] ;
  wire \ap_CS_fsm_reg_n_0_[118] ;
  wire \ap_CS_fsm_reg_n_0_[11] ;
  wire \ap_CS_fsm_reg_n_0_[120] ;
  wire \ap_CS_fsm_reg_n_0_[121] ;
  wire \ap_CS_fsm_reg_n_0_[122] ;
  wire \ap_CS_fsm_reg_n_0_[123] ;
  wire \ap_CS_fsm_reg_n_0_[124] ;
  wire \ap_CS_fsm_reg_n_0_[125] ;
  wire \ap_CS_fsm_reg_n_0_[126] ;
  wire \ap_CS_fsm_reg_n_0_[127] ;
  wire \ap_CS_fsm_reg_n_0_[128] ;
  wire \ap_CS_fsm_reg_n_0_[129] ;
  wire \ap_CS_fsm_reg_n_0_[12] ;
  wire \ap_CS_fsm_reg_n_0_[130] ;
  wire \ap_CS_fsm_reg_n_0_[131] ;
  wire \ap_CS_fsm_reg_n_0_[132] ;
  wire \ap_CS_fsm_reg_n_0_[133] ;
  wire \ap_CS_fsm_reg_n_0_[134] ;
  wire \ap_CS_fsm_reg_n_0_[135] ;
  wire \ap_CS_fsm_reg_n_0_[136] ;
  wire \ap_CS_fsm_reg_n_0_[137] ;
  wire \ap_CS_fsm_reg_n_0_[138] ;
  wire \ap_CS_fsm_reg_n_0_[139] ;
  wire \ap_CS_fsm_reg_n_0_[13] ;
  wire \ap_CS_fsm_reg_n_0_[140] ;
  wire \ap_CS_fsm_reg_n_0_[141] ;
  wire \ap_CS_fsm_reg_n_0_[142] ;
  wire \ap_CS_fsm_reg_n_0_[146] ;
  wire \ap_CS_fsm_reg_n_0_[147] ;
  wire \ap_CS_fsm_reg_n_0_[148] ;
  wire \ap_CS_fsm_reg_n_0_[149] ;
  wire \ap_CS_fsm_reg_n_0_[14] ;
  wire \ap_CS_fsm_reg_n_0_[150] ;
  wire \ap_CS_fsm_reg_n_0_[151] ;
  wire \ap_CS_fsm_reg_n_0_[152] ;
  wire \ap_CS_fsm_reg_n_0_[153] ;
  wire \ap_CS_fsm_reg_n_0_[154] ;
  wire \ap_CS_fsm_reg_n_0_[155] ;
  wire \ap_CS_fsm_reg_n_0_[156] ;
  wire \ap_CS_fsm_reg_n_0_[157] ;
  wire \ap_CS_fsm_reg_n_0_[158] ;
  wire \ap_CS_fsm_reg_n_0_[159] ;
  wire \ap_CS_fsm_reg_n_0_[15] ;
  wire \ap_CS_fsm_reg_n_0_[160] ;
  wire \ap_CS_fsm_reg_n_0_[161] ;
  wire \ap_CS_fsm_reg_n_0_[162] ;
  wire \ap_CS_fsm_reg_n_0_[163] ;
  wire \ap_CS_fsm_reg_n_0_[164] ;
  wire \ap_CS_fsm_reg_n_0_[165] ;
  wire \ap_CS_fsm_reg_n_0_[166] ;
  wire \ap_CS_fsm_reg_n_0_[167] ;
  wire \ap_CS_fsm_reg_n_0_[168] ;
  wire \ap_CS_fsm_reg_n_0_[169] ;
  wire \ap_CS_fsm_reg_n_0_[16] ;
  wire \ap_CS_fsm_reg_n_0_[170] ;
  wire \ap_CS_fsm_reg_n_0_[171] ;
  wire \ap_CS_fsm_reg_n_0_[172] ;
  wire \ap_CS_fsm_reg_n_0_[173] ;
  wire \ap_CS_fsm_reg_n_0_[174] ;
  wire \ap_CS_fsm_reg_n_0_[175] ;
  wire \ap_CS_fsm_reg_n_0_[176] ;
  wire \ap_CS_fsm_reg_n_0_[177] ;
  wire \ap_CS_fsm_reg_n_0_[178] ;
  wire \ap_CS_fsm_reg_n_0_[179] ;
  wire \ap_CS_fsm_reg_n_0_[17] ;
  wire \ap_CS_fsm_reg_n_0_[180] ;
  wire \ap_CS_fsm_reg_n_0_[181] ;
  wire \ap_CS_fsm_reg_n_0_[182] ;
  wire \ap_CS_fsm_reg_n_0_[183] ;
  wire \ap_CS_fsm_reg_n_0_[184] ;
  wire \ap_CS_fsm_reg_n_0_[185] ;
  wire \ap_CS_fsm_reg_n_0_[186] ;
  wire \ap_CS_fsm_reg_n_0_[187] ;
  wire \ap_CS_fsm_reg_n_0_[188] ;
  wire \ap_CS_fsm_reg_n_0_[189] ;
  wire \ap_CS_fsm_reg_n_0_[18] ;
  wire \ap_CS_fsm_reg_n_0_[190] ;
  wire \ap_CS_fsm_reg_n_0_[191] ;
  wire \ap_CS_fsm_reg_n_0_[192] ;
  wire \ap_CS_fsm_reg_n_0_[193] ;
  wire \ap_CS_fsm_reg_n_0_[194] ;
  wire \ap_CS_fsm_reg_n_0_[195] ;
  wire \ap_CS_fsm_reg_n_0_[196] ;
  wire \ap_CS_fsm_reg_n_0_[197] ;
  wire \ap_CS_fsm_reg_n_0_[198] ;
  wire \ap_CS_fsm_reg_n_0_[199] ;
  wire \ap_CS_fsm_reg_n_0_[19] ;
  wire \ap_CS_fsm_reg_n_0_[200] ;
  wire \ap_CS_fsm_reg_n_0_[201] ;
  wire \ap_CS_fsm_reg_n_0_[202] ;
  wire \ap_CS_fsm_reg_n_0_[203] ;
  wire \ap_CS_fsm_reg_n_0_[204] ;
  wire \ap_CS_fsm_reg_n_0_[205] ;
  wire \ap_CS_fsm_reg_n_0_[206] ;
  wire \ap_CS_fsm_reg_n_0_[207] ;
  wire \ap_CS_fsm_reg_n_0_[208] ;
  wire \ap_CS_fsm_reg_n_0_[209] ;
  wire \ap_CS_fsm_reg_n_0_[20] ;
  wire \ap_CS_fsm_reg_n_0_[210] ;
  wire \ap_CS_fsm_reg_n_0_[211] ;
  wire \ap_CS_fsm_reg_n_0_[212] ;
  wire \ap_CS_fsm_reg_n_0_[21] ;
  wire \ap_CS_fsm_reg_n_0_[22] ;
  wire \ap_CS_fsm_reg_n_0_[23] ;
  wire \ap_CS_fsm_reg_n_0_[24] ;
  wire \ap_CS_fsm_reg_n_0_[25] ;
  wire \ap_CS_fsm_reg_n_0_[26] ;
  wire \ap_CS_fsm_reg_n_0_[27] ;
  wire \ap_CS_fsm_reg_n_0_[28] ;
  wire \ap_CS_fsm_reg_n_0_[29] ;
  wire \ap_CS_fsm_reg_n_0_[30] ;
  wire \ap_CS_fsm_reg_n_0_[31] ;
  wire \ap_CS_fsm_reg_n_0_[32] ;
  wire \ap_CS_fsm_reg_n_0_[33] ;
  wire \ap_CS_fsm_reg_n_0_[34] ;
  wire \ap_CS_fsm_reg_n_0_[35] ;
  wire \ap_CS_fsm_reg_n_0_[36] ;
  wire \ap_CS_fsm_reg_n_0_[37] ;
  wire \ap_CS_fsm_reg_n_0_[38] ;
  wire \ap_CS_fsm_reg_n_0_[39] ;
  wire \ap_CS_fsm_reg_n_0_[3] ;
  wire \ap_CS_fsm_reg_n_0_[40] ;
  wire \ap_CS_fsm_reg_n_0_[41] ;
  wire \ap_CS_fsm_reg_n_0_[42] ;
  wire \ap_CS_fsm_reg_n_0_[43] ;
  wire \ap_CS_fsm_reg_n_0_[44] ;
  wire \ap_CS_fsm_reg_n_0_[45] ;
  wire \ap_CS_fsm_reg_n_0_[46] ;
  wire \ap_CS_fsm_reg_n_0_[47] ;
  wire \ap_CS_fsm_reg_n_0_[48] ;
  wire \ap_CS_fsm_reg_n_0_[49] ;
  wire \ap_CS_fsm_reg_n_0_[4] ;
  wire \ap_CS_fsm_reg_n_0_[50] ;
  wire \ap_CS_fsm_reg_n_0_[51] ;
  wire \ap_CS_fsm_reg_n_0_[52] ;
  wire \ap_CS_fsm_reg_n_0_[53] ;
  wire \ap_CS_fsm_reg_n_0_[54] ;
  wire \ap_CS_fsm_reg_n_0_[55] ;
  wire \ap_CS_fsm_reg_n_0_[56] ;
  wire \ap_CS_fsm_reg_n_0_[57] ;
  wire \ap_CS_fsm_reg_n_0_[58] ;
  wire \ap_CS_fsm_reg_n_0_[59] ;
  wire \ap_CS_fsm_reg_n_0_[5] ;
  wire \ap_CS_fsm_reg_n_0_[60] ;
  wire \ap_CS_fsm_reg_n_0_[61] ;
  wire \ap_CS_fsm_reg_n_0_[62] ;
  wire \ap_CS_fsm_reg_n_0_[63] ;
  wire \ap_CS_fsm_reg_n_0_[64] ;
  wire \ap_CS_fsm_reg_n_0_[65] ;
  wire \ap_CS_fsm_reg_n_0_[66] ;
  wire \ap_CS_fsm_reg_n_0_[67] ;
  wire \ap_CS_fsm_reg_n_0_[68] ;
  wire \ap_CS_fsm_reg_n_0_[69] ;
  wire \ap_CS_fsm_reg_n_0_[6] ;
  wire \ap_CS_fsm_reg_n_0_[70] ;
  wire \ap_CS_fsm_reg_n_0_[71] ;
  wire \ap_CS_fsm_reg_n_0_[75] ;
  wire \ap_CS_fsm_reg_n_0_[76] ;
  wire \ap_CS_fsm_reg_n_0_[77] ;
  wire \ap_CS_fsm_reg_n_0_[78] ;
  wire \ap_CS_fsm_reg_n_0_[79] ;
  wire \ap_CS_fsm_reg_n_0_[7] ;
  wire \ap_CS_fsm_reg_n_0_[80] ;
  wire \ap_CS_fsm_reg_n_0_[81] ;
  wire \ap_CS_fsm_reg_n_0_[82] ;
  wire \ap_CS_fsm_reg_n_0_[83] ;
  wire \ap_CS_fsm_reg_n_0_[84] ;
  wire \ap_CS_fsm_reg_n_0_[85] ;
  wire \ap_CS_fsm_reg_n_0_[86] ;
  wire \ap_CS_fsm_reg_n_0_[87] ;
  wire \ap_CS_fsm_reg_n_0_[88] ;
  wire \ap_CS_fsm_reg_n_0_[89] ;
  wire \ap_CS_fsm_reg_n_0_[8] ;
  wire \ap_CS_fsm_reg_n_0_[90] ;
  wire \ap_CS_fsm_reg_n_0_[91] ;
  wire \ap_CS_fsm_reg_n_0_[92] ;
  wire \ap_CS_fsm_reg_n_0_[93] ;
  wire \ap_CS_fsm_reg_n_0_[94] ;
  wire \ap_CS_fsm_reg_n_0_[95] ;
  wire \ap_CS_fsm_reg_n_0_[96] ;
  wire \ap_CS_fsm_reg_n_0_[97] ;
  wire \ap_CS_fsm_reg_n_0_[98] ;
  wire \ap_CS_fsm_reg_n_0_[99] ;
  wire \ap_CS_fsm_reg_n_0_[9] ;
  wire ap_CS_fsm_state144;
  wire ap_CS_fsm_state145;
  wire ap_CS_fsm_state146;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state214;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state73;
  wire ap_CS_fsm_state74;
  wire ap_CS_fsm_state75;
  wire [213:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_rst_reg_1;
  wire ap_rst_reg_2;
  wire ap_rst_reg_2_i_1_n_0;
  wire ap_start;
  wire \bus_write/buff_wdata/push ;
  wire [8:8]chunk_size_fu_292_p3;
  wire \chunk_size_reg_435_reg_n_0_[0] ;
  wire \chunk_size_reg_435_reg_n_0_[10] ;
  wire \chunk_size_reg_435_reg_n_0_[11] ;
  wire \chunk_size_reg_435_reg_n_0_[12] ;
  wire \chunk_size_reg_435_reg_n_0_[13] ;
  wire \chunk_size_reg_435_reg_n_0_[14] ;
  wire \chunk_size_reg_435_reg_n_0_[15] ;
  wire \chunk_size_reg_435_reg_n_0_[16] ;
  wire \chunk_size_reg_435_reg_n_0_[17] ;
  wire \chunk_size_reg_435_reg_n_0_[18] ;
  wire \chunk_size_reg_435_reg_n_0_[19] ;
  wire \chunk_size_reg_435_reg_n_0_[1] ;
  wire \chunk_size_reg_435_reg_n_0_[20] ;
  wire \chunk_size_reg_435_reg_n_0_[21] ;
  wire \chunk_size_reg_435_reg_n_0_[22] ;
  wire \chunk_size_reg_435_reg_n_0_[23] ;
  wire \chunk_size_reg_435_reg_n_0_[24] ;
  wire \chunk_size_reg_435_reg_n_0_[25] ;
  wire \chunk_size_reg_435_reg_n_0_[26] ;
  wire \chunk_size_reg_435_reg_n_0_[27] ;
  wire \chunk_size_reg_435_reg_n_0_[28] ;
  wire \chunk_size_reg_435_reg_n_0_[29] ;
  wire \chunk_size_reg_435_reg_n_0_[2] ;
  wire \chunk_size_reg_435_reg_n_0_[30] ;
  wire \chunk_size_reg_435_reg_n_0_[31] ;
  wire \chunk_size_reg_435_reg_n_0_[3] ;
  wire \chunk_size_reg_435_reg_n_0_[4] ;
  wire \chunk_size_reg_435_reg_n_0_[5] ;
  wire \chunk_size_reg_435_reg_n_0_[6] ;
  wire \chunk_size_reg_435_reg_n_0_[7] ;
  wire \chunk_size_reg_435_reg_n_0_[8] ;
  wire \chunk_size_reg_435_reg_n_0_[9] ;
  wire control_s_axi_U_n_242;
  wire control_s_axi_U_n_251;
  wire control_s_axi_U_n_252;
  wire gmem_ARREADY;
  wire [31:0]gmem_RDATA;
  wire gmem_RREADY;
  wire gmem_RVALID;
  wire gmem_WREADY;
  wire gmem_WVALID;
  wire gmem_m_axi_U_n_112;
  wire grp_krnl_vadd_Pipeline_read1_fu_155_ap_start_reg;
  wire grp_krnl_vadd_Pipeline_read1_fu_155_n_3;
  wire grp_krnl_vadd_Pipeline_read1_fu_155_n_4;
  wire [7:0]grp_krnl_vadd_Pipeline_read1_fu_155_v1_buffer_address0;
  wire [31:0]grp_krnl_vadd_Pipeline_read1_fu_155_v1_buffer_d0;
  wire grp_krnl_vadd_Pipeline_vadd_writeC_fu_164_ap_start_reg;
  wire [31:0]grp_krnl_vadd_Pipeline_vadd_writeC_fu_164_m_axi_gmem_WDATA;
  wire grp_krnl_vadd_Pipeline_vadd_writeC_fu_164_n_14;
  wire [31:0]i_fu_104;
  wire i_fu_1040;
  wire icmp_ln76_1_fu_223_p2;
  wire \icmp_ln76_reg_399_reg_n_0_[0] ;
  wire icmp_ln83_fu_300_p2;
  wire icmp_ln83_reg_443;
  wire [8:2]in1;
  wire [8:2]in2;
  wire \indvar_fu_108_reg_n_0_[23] ;
  wire interrupt;
  wire [63:2]\^m_axi_gmem_ARADDR ;
  wire [3:0]\^m_axi_gmem_ARLEN ;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_ARVALID;
  wire [63:2]\^m_axi_gmem_AWADDR ;
  wire [3:0]\^m_axi_gmem_AWLEN ;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BREADY;
  wire m_axi_gmem_BVALID;
  wire [31:0]m_axi_gmem_RDATA;
  wire m_axi_gmem_RLAST;
  wire m_axi_gmem_RREADY;
  wire [1:0]m_axi_gmem_RRESP;
  wire m_axi_gmem_RVALID;
  wire [31:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [3:0]m_axi_gmem_WSTRB;
  wire m_axi_gmem_WVALID;
  wire [8:2]out_r;
  wire [61:7]p_0_in;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [31:0]sub_ln80_fu_287_p2;
  wire [61:0]trunc_ln2_reg_447;
  wire trunc_ln2_reg_4470;
  wire [61:0]trunc_ln3_reg_453;
  wire [30:0]trunc_ln83_reg_470;
  wire [61:0]trunc_ln90_1_reg_459;
  wire [7:0]v1_buffer_address0;
  wire v1_buffer_ce0;
  wire [31:0]v1_buffer_q0;
  wire v1_buffer_we0;
  wire [22:0]zext_ln76_fu_200_p1;
  wire [32:10]zext_ln80_fu_249_p1;
  wire [7:5]\NLW_add_ln76_1_reg_417_reg[23]_i_2_CO_UNCONNECTED ;
  wire [7:6]\NLW_add_ln76_1_reg_417_reg[23]_i_2_O_UNCONNECTED ;
  wire [7:6]\NLW_add_ln76_2_reg_425_reg[23]_i_2_CO_UNCONNECTED ;
  wire [7:7]\NLW_add_ln76_2_reg_425_reg[23]_i_2_O_UNCONNECTED ;
  wire [7:0]\NLW_add_ln80_3_reg_430_reg[31]_i_2_CO_UNCONNECTED ;
  wire [7:1]\NLW_add_ln80_3_reg_430_reg[31]_i_2_O_UNCONNECTED ;

  assign m_axi_gmem_ARADDR[63:2] = \^m_axi_gmem_ARADDR [63:2];
  assign m_axi_gmem_ARADDR[1] = \<const0> ;
  assign m_axi_gmem_ARADDR[0] = \<const0> ;
  assign m_axi_gmem_ARBURST[1] = \<const0> ;
  assign m_axi_gmem_ARBURST[0] = \<const0> ;
  assign m_axi_gmem_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem_ARCACHE[1] = \<const0> ;
  assign m_axi_gmem_ARCACHE[0] = \<const0> ;
  assign m_axi_gmem_ARID[0] = \<const0> ;
  assign m_axi_gmem_ARLEN[7] = \<const0> ;
  assign m_axi_gmem_ARLEN[6] = \<const0> ;
  assign m_axi_gmem_ARLEN[5] = \<const0> ;
  assign m_axi_gmem_ARLEN[4] = \<const0> ;
  assign m_axi_gmem_ARLEN[3:0] = \^m_axi_gmem_ARLEN [3:0];
  assign m_axi_gmem_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem_ARPROT[2] = \<const0> ;
  assign m_axi_gmem_ARPROT[1] = \<const0> ;
  assign m_axi_gmem_ARPROT[0] = \<const0> ;
  assign m_axi_gmem_ARQOS[3] = \<const0> ;
  assign m_axi_gmem_ARQOS[2] = \<const0> ;
  assign m_axi_gmem_ARQOS[1] = \<const0> ;
  assign m_axi_gmem_ARQOS[0] = \<const0> ;
  assign m_axi_gmem_ARREGION[3] = \<const0> ;
  assign m_axi_gmem_ARREGION[2] = \<const0> ;
  assign m_axi_gmem_ARREGION[1] = \<const0> ;
  assign m_axi_gmem_ARREGION[0] = \<const0> ;
  assign m_axi_gmem_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem_ARSIZE[1] = \<const0> ;
  assign m_axi_gmem_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem_ARUSER[0] = \<const0> ;
  assign m_axi_gmem_AWADDR[63:2] = \^m_axi_gmem_AWADDR [63:2];
  assign m_axi_gmem_AWADDR[1] = \<const0> ;
  assign m_axi_gmem_AWADDR[0] = \<const0> ;
  assign m_axi_gmem_AWBURST[1] = \<const0> ;
  assign m_axi_gmem_AWBURST[0] = \<const0> ;
  assign m_axi_gmem_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem_AWCACHE[1] = \<const0> ;
  assign m_axi_gmem_AWCACHE[0] = \<const0> ;
  assign m_axi_gmem_AWID[0] = \<const0> ;
  assign m_axi_gmem_AWLEN[7] = \<const0> ;
  assign m_axi_gmem_AWLEN[6] = \<const0> ;
  assign m_axi_gmem_AWLEN[5] = \<const0> ;
  assign m_axi_gmem_AWLEN[4] = \<const0> ;
  assign m_axi_gmem_AWLEN[3:0] = \^m_axi_gmem_AWLEN [3:0];
  assign m_axi_gmem_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem_AWPROT[2] = \<const0> ;
  assign m_axi_gmem_AWPROT[1] = \<const0> ;
  assign m_axi_gmem_AWPROT[0] = \<const0> ;
  assign m_axi_gmem_AWQOS[3] = \<const0> ;
  assign m_axi_gmem_AWQOS[2] = \<const0> ;
  assign m_axi_gmem_AWQOS[1] = \<const0> ;
  assign m_axi_gmem_AWQOS[0] = \<const0> ;
  assign m_axi_gmem_AWREGION[3] = \<const0> ;
  assign m_axi_gmem_AWREGION[2] = \<const0> ;
  assign m_axi_gmem_AWREGION[1] = \<const0> ;
  assign m_axi_gmem_AWREGION[0] = \<const0> ;
  assign m_axi_gmem_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem_AWSIZE[1] = \<const0> ;
  assign m_axi_gmem_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem_AWUSER[0] = \<const0> ;
  assign m_axi_gmem_WID[0] = \<const0> ;
  assign m_axi_gmem_WUSER[0] = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln76_1_reg_417[0]_i_1 
       (.I0(zext_ln76_fu_200_p1[0]),
        .O(add_ln76_1_fu_204_p2[0]));
  FDRE \add_ln76_1_reg_417_reg[0] 
       (.C(ap_clk),
        .CE(add_ln76_1_reg_4170),
        .D(add_ln76_1_fu_204_p2[0]),
        .Q(add_ln76_1_reg_417[0]),
        .R(1'b0));
  FDRE \add_ln76_1_reg_417_reg[10] 
       (.C(ap_clk),
        .CE(add_ln76_1_reg_4170),
        .D(add_ln76_1_fu_204_p2[10]),
        .Q(add_ln76_1_reg_417[10]),
        .R(1'b0));
  FDRE \add_ln76_1_reg_417_reg[11] 
       (.C(ap_clk),
        .CE(add_ln76_1_reg_4170),
        .D(add_ln76_1_fu_204_p2[11]),
        .Q(add_ln76_1_reg_417[11]),
        .R(1'b0));
  FDRE \add_ln76_1_reg_417_reg[12] 
       (.C(ap_clk),
        .CE(add_ln76_1_reg_4170),
        .D(add_ln76_1_fu_204_p2[12]),
        .Q(add_ln76_1_reg_417[12]),
        .R(1'b0));
  FDRE \add_ln76_1_reg_417_reg[13] 
       (.C(ap_clk),
        .CE(add_ln76_1_reg_4170),
        .D(add_ln76_1_fu_204_p2[13]),
        .Q(add_ln76_1_reg_417[13]),
        .R(1'b0));
  FDRE \add_ln76_1_reg_417_reg[14] 
       (.C(ap_clk),
        .CE(add_ln76_1_reg_4170),
        .D(add_ln76_1_fu_204_p2[14]),
        .Q(add_ln76_1_reg_417[14]),
        .R(1'b0));
  FDRE \add_ln76_1_reg_417_reg[15] 
       (.C(ap_clk),
        .CE(add_ln76_1_reg_4170),
        .D(add_ln76_1_fu_204_p2[15]),
        .Q(add_ln76_1_reg_417[15]),
        .R(1'b0));
  FDRE \add_ln76_1_reg_417_reg[16] 
       (.C(ap_clk),
        .CE(add_ln76_1_reg_4170),
        .D(add_ln76_1_fu_204_p2[16]),
        .Q(add_ln76_1_reg_417[16]),
        .R(1'b0));
  CARRY8 \add_ln76_1_reg_417_reg[16]_i_1 
       (.CI(\add_ln76_1_reg_417_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\add_ln76_1_reg_417_reg[16]_i_1_n_0 ,\add_ln76_1_reg_417_reg[16]_i_1_n_1 ,\add_ln76_1_reg_417_reg[16]_i_1_n_2 ,\add_ln76_1_reg_417_reg[16]_i_1_n_3 ,\add_ln76_1_reg_417_reg[16]_i_1_n_4 ,\add_ln76_1_reg_417_reg[16]_i_1_n_5 ,\add_ln76_1_reg_417_reg[16]_i_1_n_6 ,\add_ln76_1_reg_417_reg[16]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln76_1_fu_204_p2[16:9]),
        .S(zext_ln76_fu_200_p1[16:9]));
  FDRE \add_ln76_1_reg_417_reg[17] 
       (.C(ap_clk),
        .CE(add_ln76_1_reg_4170),
        .D(add_ln76_1_fu_204_p2[17]),
        .Q(add_ln76_1_reg_417[17]),
        .R(1'b0));
  FDRE \add_ln76_1_reg_417_reg[18] 
       (.C(ap_clk),
        .CE(add_ln76_1_reg_4170),
        .D(add_ln76_1_fu_204_p2[18]),
        .Q(add_ln76_1_reg_417[18]),
        .R(1'b0));
  FDRE \add_ln76_1_reg_417_reg[19] 
       (.C(ap_clk),
        .CE(add_ln76_1_reg_4170),
        .D(add_ln76_1_fu_204_p2[19]),
        .Q(add_ln76_1_reg_417[19]),
        .R(1'b0));
  FDRE \add_ln76_1_reg_417_reg[1] 
       (.C(ap_clk),
        .CE(add_ln76_1_reg_4170),
        .D(add_ln76_1_fu_204_p2[1]),
        .Q(add_ln76_1_reg_417[1]),
        .R(1'b0));
  FDRE \add_ln76_1_reg_417_reg[20] 
       (.C(ap_clk),
        .CE(add_ln76_1_reg_4170),
        .D(add_ln76_1_fu_204_p2[20]),
        .Q(add_ln76_1_reg_417[20]),
        .R(1'b0));
  FDRE \add_ln76_1_reg_417_reg[21] 
       (.C(ap_clk),
        .CE(add_ln76_1_reg_4170),
        .D(add_ln76_1_fu_204_p2[21]),
        .Q(add_ln76_1_reg_417[21]),
        .R(1'b0));
  FDRE \add_ln76_1_reg_417_reg[22] 
       (.C(ap_clk),
        .CE(add_ln76_1_reg_4170),
        .D(add_ln76_1_fu_204_p2[22]),
        .Q(add_ln76_1_reg_417[22]),
        .R(1'b0));
  FDRE \add_ln76_1_reg_417_reg[23] 
       (.C(ap_clk),
        .CE(add_ln76_1_reg_4170),
        .D(add_ln76_1_fu_204_p2[23]),
        .Q(add_ln76_1_reg_417[23]),
        .R(1'b0));
  CARRY8 \add_ln76_1_reg_417_reg[23]_i_2 
       (.CI(\add_ln76_1_reg_417_reg[16]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln76_1_reg_417_reg[23]_i_2_CO_UNCONNECTED [7],add_ln76_1_fu_204_p2[23],\NLW_add_ln76_1_reg_417_reg[23]_i_2_CO_UNCONNECTED [5],\add_ln76_1_reg_417_reg[23]_i_2_n_3 ,\add_ln76_1_reg_417_reg[23]_i_2_n_4 ,\add_ln76_1_reg_417_reg[23]_i_2_n_5 ,\add_ln76_1_reg_417_reg[23]_i_2_n_6 ,\add_ln76_1_reg_417_reg[23]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln76_1_reg_417_reg[23]_i_2_O_UNCONNECTED [7:6],add_ln76_1_fu_204_p2[22:17]}),
        .S({1'b0,1'b1,zext_ln76_fu_200_p1[22:17]}));
  FDRE \add_ln76_1_reg_417_reg[2] 
       (.C(ap_clk),
        .CE(add_ln76_1_reg_4170),
        .D(add_ln76_1_fu_204_p2[2]),
        .Q(add_ln76_1_reg_417[2]),
        .R(1'b0));
  FDRE \add_ln76_1_reg_417_reg[3] 
       (.C(ap_clk),
        .CE(add_ln76_1_reg_4170),
        .D(add_ln76_1_fu_204_p2[3]),
        .Q(add_ln76_1_reg_417[3]),
        .R(1'b0));
  FDRE \add_ln76_1_reg_417_reg[4] 
       (.C(ap_clk),
        .CE(add_ln76_1_reg_4170),
        .D(add_ln76_1_fu_204_p2[4]),
        .Q(add_ln76_1_reg_417[4]),
        .R(1'b0));
  FDRE \add_ln76_1_reg_417_reg[5] 
       (.C(ap_clk),
        .CE(add_ln76_1_reg_4170),
        .D(add_ln76_1_fu_204_p2[5]),
        .Q(add_ln76_1_reg_417[5]),
        .R(1'b0));
  FDRE \add_ln76_1_reg_417_reg[6] 
       (.C(ap_clk),
        .CE(add_ln76_1_reg_4170),
        .D(add_ln76_1_fu_204_p2[6]),
        .Q(add_ln76_1_reg_417[6]),
        .R(1'b0));
  FDRE \add_ln76_1_reg_417_reg[7] 
       (.C(ap_clk),
        .CE(add_ln76_1_reg_4170),
        .D(add_ln76_1_fu_204_p2[7]),
        .Q(add_ln76_1_reg_417[7]),
        .R(1'b0));
  FDRE \add_ln76_1_reg_417_reg[8] 
       (.C(ap_clk),
        .CE(add_ln76_1_reg_4170),
        .D(add_ln76_1_fu_204_p2[8]),
        .Q(add_ln76_1_reg_417[8]),
        .R(1'b0));
  CARRY8 \add_ln76_1_reg_417_reg[8]_i_1 
       (.CI(zext_ln76_fu_200_p1[0]),
        .CI_TOP(1'b0),
        .CO({\add_ln76_1_reg_417_reg[8]_i_1_n_0 ,\add_ln76_1_reg_417_reg[8]_i_1_n_1 ,\add_ln76_1_reg_417_reg[8]_i_1_n_2 ,\add_ln76_1_reg_417_reg[8]_i_1_n_3 ,\add_ln76_1_reg_417_reg[8]_i_1_n_4 ,\add_ln76_1_reg_417_reg[8]_i_1_n_5 ,\add_ln76_1_reg_417_reg[8]_i_1_n_6 ,\add_ln76_1_reg_417_reg[8]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln76_1_fu_204_p2[8:1]),
        .S(zext_ln76_fu_200_p1[8:1]));
  FDRE \add_ln76_1_reg_417_reg[9] 
       (.C(ap_clk),
        .CE(add_ln76_1_reg_4170),
        .D(add_ln76_1_fu_204_p2[9]),
        .Q(add_ln76_1_reg_417[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln76_2_reg_425[0]_i_1 
       (.I0(zext_ln80_fu_249_p1[10]),
        .O(add_ln76_2_fu_228_p2[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln76_2_reg_425[23]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\icmp_ln76_reg_399_reg_n_0_[0] ),
        .O(add_ln76_2_reg_4250));
  FDRE \add_ln76_2_reg_425_reg[0] 
       (.C(ap_clk),
        .CE(add_ln76_2_reg_4250),
        .D(add_ln76_2_fu_228_p2[0]),
        .Q(add_ln76_2_reg_425[0]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_425_reg[10] 
       (.C(ap_clk),
        .CE(add_ln76_2_reg_4250),
        .D(add_ln76_2_fu_228_p2[10]),
        .Q(add_ln76_2_reg_425[10]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_425_reg[11] 
       (.C(ap_clk),
        .CE(add_ln76_2_reg_4250),
        .D(add_ln76_2_fu_228_p2[11]),
        .Q(add_ln76_2_reg_425[11]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_425_reg[12] 
       (.C(ap_clk),
        .CE(add_ln76_2_reg_4250),
        .D(add_ln76_2_fu_228_p2[12]),
        .Q(add_ln76_2_reg_425[12]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_425_reg[13] 
       (.C(ap_clk),
        .CE(add_ln76_2_reg_4250),
        .D(add_ln76_2_fu_228_p2[13]),
        .Q(add_ln76_2_reg_425[13]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_425_reg[14] 
       (.C(ap_clk),
        .CE(add_ln76_2_reg_4250),
        .D(add_ln76_2_fu_228_p2[14]),
        .Q(add_ln76_2_reg_425[14]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_425_reg[15] 
       (.C(ap_clk),
        .CE(add_ln76_2_reg_4250),
        .D(add_ln76_2_fu_228_p2[15]),
        .Q(add_ln76_2_reg_425[15]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_425_reg[16] 
       (.C(ap_clk),
        .CE(add_ln76_2_reg_4250),
        .D(add_ln76_2_fu_228_p2[16]),
        .Q(add_ln76_2_reg_425[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln76_2_reg_425_reg[16]_i_1 
       (.CI(\add_ln76_2_reg_425_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\add_ln76_2_reg_425_reg[16]_i_1_n_0 ,\add_ln76_2_reg_425_reg[16]_i_1_n_1 ,\add_ln76_2_reg_425_reg[16]_i_1_n_2 ,\add_ln76_2_reg_425_reg[16]_i_1_n_3 ,\add_ln76_2_reg_425_reg[16]_i_1_n_4 ,\add_ln76_2_reg_425_reg[16]_i_1_n_5 ,\add_ln76_2_reg_425_reg[16]_i_1_n_6 ,\add_ln76_2_reg_425_reg[16]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln76_2_fu_228_p2[16:9]),
        .S(zext_ln80_fu_249_p1[26:19]));
  FDRE \add_ln76_2_reg_425_reg[17] 
       (.C(ap_clk),
        .CE(add_ln76_2_reg_4250),
        .D(add_ln76_2_fu_228_p2[17]),
        .Q(add_ln76_2_reg_425[17]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_425_reg[18] 
       (.C(ap_clk),
        .CE(add_ln76_2_reg_4250),
        .D(add_ln76_2_fu_228_p2[18]),
        .Q(add_ln76_2_reg_425[18]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_425_reg[19] 
       (.C(ap_clk),
        .CE(add_ln76_2_reg_4250),
        .D(add_ln76_2_fu_228_p2[19]),
        .Q(add_ln76_2_reg_425[19]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_425_reg[1] 
       (.C(ap_clk),
        .CE(add_ln76_2_reg_4250),
        .D(add_ln76_2_fu_228_p2[1]),
        .Q(add_ln76_2_reg_425[1]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_425_reg[20] 
       (.C(ap_clk),
        .CE(add_ln76_2_reg_4250),
        .D(add_ln76_2_fu_228_p2[20]),
        .Q(add_ln76_2_reg_425[20]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_425_reg[21] 
       (.C(ap_clk),
        .CE(add_ln76_2_reg_4250),
        .D(add_ln76_2_fu_228_p2[21]),
        .Q(add_ln76_2_reg_425[21]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_425_reg[22] 
       (.C(ap_clk),
        .CE(add_ln76_2_reg_4250),
        .D(add_ln76_2_fu_228_p2[22]),
        .Q(add_ln76_2_reg_425[22]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_425_reg[23] 
       (.C(ap_clk),
        .CE(add_ln76_2_reg_4250),
        .D(add_ln76_2_fu_228_p2[23]),
        .Q(add_ln76_2_reg_425[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln76_2_reg_425_reg[23]_i_2 
       (.CI(\add_ln76_2_reg_425_reg[16]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln76_2_reg_425_reg[23]_i_2_CO_UNCONNECTED [7:6],\add_ln76_2_reg_425_reg[23]_i_2_n_2 ,\add_ln76_2_reg_425_reg[23]_i_2_n_3 ,\add_ln76_2_reg_425_reg[23]_i_2_n_4 ,\add_ln76_2_reg_425_reg[23]_i_2_n_5 ,\add_ln76_2_reg_425_reg[23]_i_2_n_6 ,\add_ln76_2_reg_425_reg[23]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln76_2_reg_425_reg[23]_i_2_O_UNCONNECTED [7],add_ln76_2_fu_228_p2[23:17]}),
        .S({1'b0,\indvar_fu_108_reg_n_0_[23] ,zext_ln80_fu_249_p1[32:27]}));
  FDRE \add_ln76_2_reg_425_reg[2] 
       (.C(ap_clk),
        .CE(add_ln76_2_reg_4250),
        .D(add_ln76_2_fu_228_p2[2]),
        .Q(add_ln76_2_reg_425[2]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_425_reg[3] 
       (.C(ap_clk),
        .CE(add_ln76_2_reg_4250),
        .D(add_ln76_2_fu_228_p2[3]),
        .Q(add_ln76_2_reg_425[3]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_425_reg[4] 
       (.C(ap_clk),
        .CE(add_ln76_2_reg_4250),
        .D(add_ln76_2_fu_228_p2[4]),
        .Q(add_ln76_2_reg_425[4]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_425_reg[5] 
       (.C(ap_clk),
        .CE(add_ln76_2_reg_4250),
        .D(add_ln76_2_fu_228_p2[5]),
        .Q(add_ln76_2_reg_425[5]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_425_reg[6] 
       (.C(ap_clk),
        .CE(add_ln76_2_reg_4250),
        .D(add_ln76_2_fu_228_p2[6]),
        .Q(add_ln76_2_reg_425[6]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_425_reg[7] 
       (.C(ap_clk),
        .CE(add_ln76_2_reg_4250),
        .D(add_ln76_2_fu_228_p2[7]),
        .Q(add_ln76_2_reg_425[7]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_425_reg[8] 
       (.C(ap_clk),
        .CE(add_ln76_2_reg_4250),
        .D(add_ln76_2_fu_228_p2[8]),
        .Q(add_ln76_2_reg_425[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln76_2_reg_425_reg[8]_i_1 
       (.CI(zext_ln80_fu_249_p1[10]),
        .CI_TOP(1'b0),
        .CO({\add_ln76_2_reg_425_reg[8]_i_1_n_0 ,\add_ln76_2_reg_425_reg[8]_i_1_n_1 ,\add_ln76_2_reg_425_reg[8]_i_1_n_2 ,\add_ln76_2_reg_425_reg[8]_i_1_n_3 ,\add_ln76_2_reg_425_reg[8]_i_1_n_4 ,\add_ln76_2_reg_425_reg[8]_i_1_n_5 ,\add_ln76_2_reg_425_reg[8]_i_1_n_6 ,\add_ln76_2_reg_425_reg[8]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln76_2_fu_228_p2[8:1]),
        .S(zext_ln80_fu_249_p1[18:11]));
  FDRE \add_ln76_2_reg_425_reg[9] 
       (.C(ap_clk),
        .CE(add_ln76_2_reg_4250),
        .D(add_ln76_2_fu_228_p2[9]),
        .Q(add_ln76_2_reg_425[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln80_3_reg_430[14]_i_2 
       (.I0(i_fu_104[8]),
        .O(\add_ln80_3_reg_430[14]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \add_ln80_3_reg_430[31]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\icmp_ln76_reg_399_reg_n_0_[0] ),
        .I2(icmp_ln76_1_fu_223_p2),
        .O(add_ln80_3_reg_4300));
  FDRE \add_ln80_3_reg_430_reg[0] 
       (.C(ap_clk),
        .CE(add_ln80_3_reg_4300),
        .D(i_fu_104[0]),
        .Q(add_ln80_3_reg_430[0]),
        .R(1'b0));
  FDRE \add_ln80_3_reg_430_reg[10] 
       (.C(ap_clk),
        .CE(add_ln80_3_reg_4300),
        .D(add_ln80_3_fu_268_p2[10]),
        .Q(add_ln80_3_reg_430[10]),
        .R(1'b0));
  FDRE \add_ln80_3_reg_430_reg[11] 
       (.C(ap_clk),
        .CE(add_ln80_3_reg_4300),
        .D(add_ln80_3_fu_268_p2[11]),
        .Q(add_ln80_3_reg_430[11]),
        .R(1'b0));
  FDRE \add_ln80_3_reg_430_reg[12] 
       (.C(ap_clk),
        .CE(add_ln80_3_reg_4300),
        .D(add_ln80_3_fu_268_p2[12]),
        .Q(add_ln80_3_reg_430[12]),
        .R(1'b0));
  FDRE \add_ln80_3_reg_430_reg[13] 
       (.C(ap_clk),
        .CE(add_ln80_3_reg_4300),
        .D(add_ln80_3_fu_268_p2[13]),
        .Q(add_ln80_3_reg_430[13]),
        .R(1'b0));
  FDRE \add_ln80_3_reg_430_reg[14] 
       (.C(ap_clk),
        .CE(add_ln80_3_reg_4300),
        .D(add_ln80_3_fu_268_p2[14]),
        .Q(add_ln80_3_reg_430[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln80_3_reg_430_reg[14]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln80_3_reg_430_reg[14]_i_1_n_0 ,\add_ln80_3_reg_430_reg[14]_i_1_n_1 ,\add_ln80_3_reg_430_reg[14]_i_1_n_2 ,\add_ln80_3_reg_430_reg[14]_i_1_n_3 ,\add_ln80_3_reg_430_reg[14]_i_1_n_4 ,\add_ln80_3_reg_430_reg[14]_i_1_n_5 ,\add_ln80_3_reg_430_reg[14]_i_1_n_6 ,\add_ln80_3_reg_430_reg[14]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i_fu_104[8],1'b0}),
        .O(add_ln80_3_fu_268_p2[14:7]),
        .S({i_fu_104[14:9],\add_ln80_3_reg_430[14]_i_2_n_0 ,i_fu_104[7]}));
  FDRE \add_ln80_3_reg_430_reg[15] 
       (.C(ap_clk),
        .CE(add_ln80_3_reg_4300),
        .D(add_ln80_3_fu_268_p2[15]),
        .Q(add_ln80_3_reg_430[15]),
        .R(1'b0));
  FDRE \add_ln80_3_reg_430_reg[16] 
       (.C(ap_clk),
        .CE(add_ln80_3_reg_4300),
        .D(add_ln80_3_fu_268_p2[16]),
        .Q(add_ln80_3_reg_430[16]),
        .R(1'b0));
  FDRE \add_ln80_3_reg_430_reg[17] 
       (.C(ap_clk),
        .CE(add_ln80_3_reg_4300),
        .D(add_ln80_3_fu_268_p2[17]),
        .Q(add_ln80_3_reg_430[17]),
        .R(1'b0));
  FDRE \add_ln80_3_reg_430_reg[18] 
       (.C(ap_clk),
        .CE(add_ln80_3_reg_4300),
        .D(add_ln80_3_fu_268_p2[18]),
        .Q(add_ln80_3_reg_430[18]),
        .R(1'b0));
  FDRE \add_ln80_3_reg_430_reg[19] 
       (.C(ap_clk),
        .CE(add_ln80_3_reg_4300),
        .D(add_ln80_3_fu_268_p2[19]),
        .Q(add_ln80_3_reg_430[19]),
        .R(1'b0));
  FDRE \add_ln80_3_reg_430_reg[1] 
       (.C(ap_clk),
        .CE(add_ln80_3_reg_4300),
        .D(i_fu_104[1]),
        .Q(add_ln80_3_reg_430[1]),
        .R(1'b0));
  FDRE \add_ln80_3_reg_430_reg[20] 
       (.C(ap_clk),
        .CE(add_ln80_3_reg_4300),
        .D(add_ln80_3_fu_268_p2[20]),
        .Q(add_ln80_3_reg_430[20]),
        .R(1'b0));
  FDRE \add_ln80_3_reg_430_reg[21] 
       (.C(ap_clk),
        .CE(add_ln80_3_reg_4300),
        .D(add_ln80_3_fu_268_p2[21]),
        .Q(add_ln80_3_reg_430[21]),
        .R(1'b0));
  FDRE \add_ln80_3_reg_430_reg[22] 
       (.C(ap_clk),
        .CE(add_ln80_3_reg_4300),
        .D(add_ln80_3_fu_268_p2[22]),
        .Q(add_ln80_3_reg_430[22]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln80_3_reg_430_reg[22]_i_1 
       (.CI(\add_ln80_3_reg_430_reg[14]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\add_ln80_3_reg_430_reg[22]_i_1_n_0 ,\add_ln80_3_reg_430_reg[22]_i_1_n_1 ,\add_ln80_3_reg_430_reg[22]_i_1_n_2 ,\add_ln80_3_reg_430_reg[22]_i_1_n_3 ,\add_ln80_3_reg_430_reg[22]_i_1_n_4 ,\add_ln80_3_reg_430_reg[22]_i_1_n_5 ,\add_ln80_3_reg_430_reg[22]_i_1_n_6 ,\add_ln80_3_reg_430_reg[22]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln80_3_fu_268_p2[22:15]),
        .S(i_fu_104[22:15]));
  FDRE \add_ln80_3_reg_430_reg[23] 
       (.C(ap_clk),
        .CE(add_ln80_3_reg_4300),
        .D(add_ln80_3_fu_268_p2[23]),
        .Q(add_ln80_3_reg_430[23]),
        .R(1'b0));
  FDRE \add_ln80_3_reg_430_reg[24] 
       (.C(ap_clk),
        .CE(add_ln80_3_reg_4300),
        .D(add_ln80_3_fu_268_p2[24]),
        .Q(add_ln80_3_reg_430[24]),
        .R(1'b0));
  FDRE \add_ln80_3_reg_430_reg[25] 
       (.C(ap_clk),
        .CE(add_ln80_3_reg_4300),
        .D(add_ln80_3_fu_268_p2[25]),
        .Q(add_ln80_3_reg_430[25]),
        .R(1'b0));
  FDRE \add_ln80_3_reg_430_reg[26] 
       (.C(ap_clk),
        .CE(add_ln80_3_reg_4300),
        .D(add_ln80_3_fu_268_p2[26]),
        .Q(add_ln80_3_reg_430[26]),
        .R(1'b0));
  FDRE \add_ln80_3_reg_430_reg[27] 
       (.C(ap_clk),
        .CE(add_ln80_3_reg_4300),
        .D(add_ln80_3_fu_268_p2[27]),
        .Q(add_ln80_3_reg_430[27]),
        .R(1'b0));
  FDRE \add_ln80_3_reg_430_reg[28] 
       (.C(ap_clk),
        .CE(add_ln80_3_reg_4300),
        .D(add_ln80_3_fu_268_p2[28]),
        .Q(add_ln80_3_reg_430[28]),
        .R(1'b0));
  FDRE \add_ln80_3_reg_430_reg[29] 
       (.C(ap_clk),
        .CE(add_ln80_3_reg_4300),
        .D(add_ln80_3_fu_268_p2[29]),
        .Q(add_ln80_3_reg_430[29]),
        .R(1'b0));
  FDRE \add_ln80_3_reg_430_reg[2] 
       (.C(ap_clk),
        .CE(add_ln80_3_reg_4300),
        .D(i_fu_104[2]),
        .Q(add_ln80_3_reg_430[2]),
        .R(1'b0));
  FDRE \add_ln80_3_reg_430_reg[30] 
       (.C(ap_clk),
        .CE(add_ln80_3_reg_4300),
        .D(add_ln80_3_fu_268_p2[30]),
        .Q(add_ln80_3_reg_430[30]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln80_3_reg_430_reg[30]_i_1 
       (.CI(\add_ln80_3_reg_430_reg[22]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\add_ln80_3_reg_430_reg[30]_i_1_n_0 ,\add_ln80_3_reg_430_reg[30]_i_1_n_1 ,\add_ln80_3_reg_430_reg[30]_i_1_n_2 ,\add_ln80_3_reg_430_reg[30]_i_1_n_3 ,\add_ln80_3_reg_430_reg[30]_i_1_n_4 ,\add_ln80_3_reg_430_reg[30]_i_1_n_5 ,\add_ln80_3_reg_430_reg[30]_i_1_n_6 ,\add_ln80_3_reg_430_reg[30]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln80_3_fu_268_p2[30:23]),
        .S(i_fu_104[30:23]));
  FDRE \add_ln80_3_reg_430_reg[31] 
       (.C(ap_clk),
        .CE(add_ln80_3_reg_4300),
        .D(add_ln80_3_fu_268_p2[31]),
        .Q(add_ln80_3_reg_430[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln80_3_reg_430_reg[31]_i_2 
       (.CI(\add_ln80_3_reg_430_reg[30]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO(\NLW_add_ln80_3_reg_430_reg[31]_i_2_CO_UNCONNECTED [7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln80_3_reg_430_reg[31]_i_2_O_UNCONNECTED [7:1],add_ln80_3_fu_268_p2[31]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i_fu_104[31]}));
  FDRE \add_ln80_3_reg_430_reg[3] 
       (.C(ap_clk),
        .CE(add_ln80_3_reg_4300),
        .D(i_fu_104[3]),
        .Q(add_ln80_3_reg_430[3]),
        .R(1'b0));
  FDRE \add_ln80_3_reg_430_reg[4] 
       (.C(ap_clk),
        .CE(add_ln80_3_reg_4300),
        .D(i_fu_104[4]),
        .Q(add_ln80_3_reg_430[4]),
        .R(1'b0));
  FDRE \add_ln80_3_reg_430_reg[5] 
       (.C(ap_clk),
        .CE(add_ln80_3_reg_4300),
        .D(i_fu_104[5]),
        .Q(add_ln80_3_reg_430[5]),
        .R(1'b0));
  FDRE \add_ln80_3_reg_430_reg[6] 
       (.C(ap_clk),
        .CE(add_ln80_3_reg_4300),
        .D(i_fu_104[6]),
        .Q(add_ln80_3_reg_430[6]),
        .R(1'b0));
  FDRE \add_ln80_3_reg_430_reg[7] 
       (.C(ap_clk),
        .CE(add_ln80_3_reg_4300),
        .D(add_ln80_3_fu_268_p2[7]),
        .Q(add_ln80_3_reg_430[7]),
        .R(1'b0));
  FDRE \add_ln80_3_reg_430_reg[8] 
       (.C(ap_clk),
        .CE(add_ln80_3_reg_4300),
        .D(add_ln80_3_fu_268_p2[8]),
        .Q(add_ln80_3_reg_430[8]),
        .R(1'b0));
  FDRE \add_ln80_3_reg_430_reg[9] 
       (.C(ap_clk),
        .CE(add_ln80_3_reg_4300),
        .D(add_ln80_3_fu_268_p2[9]),
        .Q(add_ln80_3_reg_430[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \ap_CS_fsm[120]_i_1 
       (.I0(\ap_CS_fsm[120]_i_2_n_0 ),
        .I1(\ap_CS_fsm[120]_i_3_n_0 ),
        .I2(\ap_CS_fsm[120]_i_4_n_0 ),
        .I3(\ap_CS_fsm[120]_i_5_n_0 ),
        .O(ap_NS_fsm[120]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[120]_i_10 
       (.I0(\ap_CS_fsm_reg_n_0_[36] ),
        .I1(\ap_CS_fsm_reg_n_0_[37] ),
        .I2(\ap_CS_fsm_reg_n_0_[34] ),
        .I3(\ap_CS_fsm_reg_n_0_[35] ),
        .I4(\ap_CS_fsm_reg_n_0_[39] ),
        .I5(\ap_CS_fsm_reg_n_0_[38] ),
        .O(\ap_CS_fsm[120]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[120]_i_11 
       (.I0(\ap_CS_fsm_reg_n_0_[42] ),
        .I1(\ap_CS_fsm_reg_n_0_[43] ),
        .I2(\ap_CS_fsm_reg_n_0_[40] ),
        .I3(\ap_CS_fsm_reg_n_0_[41] ),
        .I4(\ap_CS_fsm_reg_n_0_[45] ),
        .I5(\ap_CS_fsm_reg_n_0_[44] ),
        .O(\ap_CS_fsm[120]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[120]_i_12 
       (.I0(\ap_CS_fsm_reg_n_0_[130] ),
        .I1(\ap_CS_fsm_reg_n_0_[131] ),
        .I2(\ap_CS_fsm_reg_n_0_[128] ),
        .I3(\ap_CS_fsm_reg_n_0_[129] ),
        .I4(\ap_CS_fsm_reg_n_0_[133] ),
        .I5(\ap_CS_fsm_reg_n_0_[132] ),
        .O(\ap_CS_fsm[120]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[120]_i_13 
       (.I0(\ap_CS_fsm_reg_n_0_[124] ),
        .I1(\ap_CS_fsm_reg_n_0_[125] ),
        .I2(\ap_CS_fsm_reg_n_0_[122] ),
        .I3(\ap_CS_fsm_reg_n_0_[123] ),
        .I4(\ap_CS_fsm_reg_n_0_[127] ),
        .I5(\ap_CS_fsm_reg_n_0_[126] ),
        .O(\ap_CS_fsm[120]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[120]_i_14 
       (.I0(\ap_CS_fsm_reg_n_0_[142] ),
        .I1(ap_CS_fsm_state144),
        .I2(\ap_CS_fsm_reg_n_0_[140] ),
        .I3(\ap_CS_fsm_reg_n_0_[141] ),
        .I4(\ap_CS_fsm_reg_n_0_[147] ),
        .I5(\ap_CS_fsm_reg_n_0_[146] ),
        .O(\ap_CS_fsm[120]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[120]_i_15 
       (.I0(\ap_CS_fsm_reg_n_0_[136] ),
        .I1(\ap_CS_fsm_reg_n_0_[137] ),
        .I2(\ap_CS_fsm_reg_n_0_[134] ),
        .I3(\ap_CS_fsm_reg_n_0_[135] ),
        .I4(\ap_CS_fsm_reg_n_0_[139] ),
        .I5(\ap_CS_fsm_reg_n_0_[138] ),
        .O(\ap_CS_fsm[120]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[120]_i_16 
       (.I0(\ap_CS_fsm_reg_n_0_[111] ),
        .I1(\ap_CS_fsm_reg_n_0_[112] ),
        .I2(\ap_CS_fsm_reg_n_0_[109] ),
        .I3(\ap_CS_fsm_reg_n_0_[110] ),
        .I4(\ap_CS_fsm_reg_n_0_[114] ),
        .I5(\ap_CS_fsm_reg_n_0_[113] ),
        .O(\ap_CS_fsm[120]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[120]_i_17 
       (.I0(\ap_CS_fsm_reg_n_0_[117] ),
        .I1(\ap_CS_fsm_reg_n_0_[118] ),
        .I2(\ap_CS_fsm_reg_n_0_[115] ),
        .I3(\ap_CS_fsm_reg_n_0_[116] ),
        .I4(\ap_CS_fsm_reg_n_0_[121] ),
        .I5(\ap_CS_fsm_reg_n_0_[120] ),
        .O(\ap_CS_fsm[120]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[120]_i_18 
       (.I0(\ap_CS_fsm_reg_n_0_[18] ),
        .I1(\ap_CS_fsm_reg_n_0_[19] ),
        .I2(\ap_CS_fsm_reg_n_0_[16] ),
        .I3(\ap_CS_fsm_reg_n_0_[17] ),
        .I4(\ap_CS_fsm_reg_n_0_[21] ),
        .I5(\ap_CS_fsm_reg_n_0_[20] ),
        .O(\ap_CS_fsm[120]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[120]_i_19 
       (.I0(\ap_CS_fsm_reg_n_0_[24] ),
        .I1(\ap_CS_fsm_reg_n_0_[25] ),
        .I2(\ap_CS_fsm_reg_n_0_[22] ),
        .I3(\ap_CS_fsm_reg_n_0_[23] ),
        .I4(\ap_CS_fsm_reg_n_0_[27] ),
        .I5(\ap_CS_fsm_reg_n_0_[26] ),
        .O(\ap_CS_fsm[120]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \ap_CS_fsm[120]_i_2 
       (.I0(\ap_CS_fsm[120]_i_6_n_0 ),
        .I1(\ap_CS_fsm[120]_i_7_n_0 ),
        .I2(\ap_CS_fsm[120]_i_8_n_0 ),
        .I3(\ap_CS_fsm[120]_i_9_n_0 ),
        .I4(\ap_CS_fsm[120]_i_10_n_0 ),
        .I5(\ap_CS_fsm[120]_i_11_n_0 ),
        .O(\ap_CS_fsm[120]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[120]_i_20 
       (.I0(\ap_CS_fsm_reg_n_0_[30] ),
        .I1(\ap_CS_fsm_reg_n_0_[31] ),
        .I2(\ap_CS_fsm_reg_n_0_[28] ),
        .I3(\ap_CS_fsm_reg_n_0_[29] ),
        .I4(\ap_CS_fsm_reg_n_0_[33] ),
        .I5(\ap_CS_fsm_reg_n_0_[32] ),
        .O(\ap_CS_fsm[120]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \ap_CS_fsm[120]_i_21 
       (.I0(\ap_CS_fsm_reg_n_0_[3] ),
        .I1(ap_CS_fsm_state2),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(\ap_CS_fsm[120]_i_29_n_0 ),
        .I4(\ap_CS_fsm[120]_i_30_n_0 ),
        .I5(\ap_CS_fsm[120]_i_31_n_0 ),
        .O(\ap_CS_fsm[120]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \ap_CS_fsm[120]_i_22 
       (.I0(\ap_CS_fsm[120]_i_32_n_0 ),
        .I1(\ap_CS_fsm[120]_i_33_n_0 ),
        .I2(\ap_CS_fsm[120]_i_34_n_0 ),
        .I3(\ap_CS_fsm[120]_i_35_n_0 ),
        .I4(\ap_CS_fsm[120]_i_36_n_0 ),
        .I5(\ap_CS_fsm[120]_i_37_n_0 ),
        .O(\ap_CS_fsm[120]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[120]_i_23 
       (.I0(\ap_CS_fsm_reg_n_0_[192] ),
        .I1(\ap_CS_fsm_reg_n_0_[193] ),
        .I2(\ap_CS_fsm_reg_n_0_[190] ),
        .I3(\ap_CS_fsm_reg_n_0_[191] ),
        .I4(\ap_CS_fsm_reg_n_0_[195] ),
        .I5(\ap_CS_fsm_reg_n_0_[194] ),
        .O(\ap_CS_fsm[120]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[120]_i_24 
       (.I0(\ap_CS_fsm_reg_n_0_[186] ),
        .I1(\ap_CS_fsm_reg_n_0_[187] ),
        .I2(\ap_CS_fsm_reg_n_0_[184] ),
        .I3(\ap_CS_fsm_reg_n_0_[185] ),
        .I4(\ap_CS_fsm_reg_n_0_[189] ),
        .I5(\ap_CS_fsm_reg_n_0_[188] ),
        .O(\ap_CS_fsm[120]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[120]_i_25 
       (.I0(\ap_CS_fsm_reg_n_0_[198] ),
        .I1(\ap_CS_fsm_reg_n_0_[199] ),
        .I2(\ap_CS_fsm_reg_n_0_[196] ),
        .I3(\ap_CS_fsm_reg_n_0_[197] ),
        .I4(\ap_CS_fsm_reg_n_0_[201] ),
        .I5(\ap_CS_fsm_reg_n_0_[200] ),
        .O(\ap_CS_fsm[120]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[120]_i_26 
       (.I0(\ap_CS_fsm_reg_n_0_[204] ),
        .I1(\ap_CS_fsm_reg_n_0_[205] ),
        .I2(\ap_CS_fsm_reg_n_0_[202] ),
        .I3(\ap_CS_fsm_reg_n_0_[203] ),
        .I4(\ap_CS_fsm_reg_n_0_[207] ),
        .I5(\ap_CS_fsm_reg_n_0_[206] ),
        .O(\ap_CS_fsm[120]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[120]_i_27 
       (.I0(\ap_CS_fsm_reg_n_0_[210] ),
        .I1(\ap_CS_fsm_reg_n_0_[211] ),
        .I2(\ap_CS_fsm_reg_n_0_[208] ),
        .I3(\ap_CS_fsm_reg_n_0_[209] ),
        .I4(ap_CS_fsm_state214),
        .I5(\ap_CS_fsm_reg_n_0_[212] ),
        .O(\ap_CS_fsm[120]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \ap_CS_fsm[120]_i_28 
       (.I0(\ap_CS_fsm[120]_i_38_n_0 ),
        .I1(\ap_CS_fsm[120]_i_39_n_0 ),
        .I2(\ap_CS_fsm[120]_i_40_n_0 ),
        .I3(\ap_CS_fsm[120]_i_41_n_0 ),
        .I4(\ap_CS_fsm[120]_i_42_n_0 ),
        .I5(\ap_CS_fsm[120]_i_43_n_0 ),
        .O(\ap_CS_fsm[120]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[120]_i_29 
       (.I0(ap_CS_fsm_state145),
        .I1(ap_CS_fsm_state146),
        .I2(ap_CS_fsm_state3),
        .I3(ap_CS_fsm_state75),
        .I4(ap_CS_fsm_state74),
        .I5(ap_CS_fsm_state73),
        .O(\ap_CS_fsm[120]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \ap_CS_fsm[120]_i_3 
       (.I0(\ap_CS_fsm[120]_i_12_n_0 ),
        .I1(\ap_CS_fsm[120]_i_13_n_0 ),
        .I2(\ap_CS_fsm[120]_i_14_n_0 ),
        .I3(\ap_CS_fsm[120]_i_15_n_0 ),
        .I4(\ap_CS_fsm[120]_i_16_n_0 ),
        .I5(\ap_CS_fsm[120]_i_17_n_0 ),
        .O(\ap_CS_fsm[120]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[120]_i_30 
       (.I0(\ap_CS_fsm_reg_n_0_[6] ),
        .I1(\ap_CS_fsm_reg_n_0_[7] ),
        .I2(\ap_CS_fsm_reg_n_0_[4] ),
        .I3(\ap_CS_fsm_reg_n_0_[5] ),
        .I4(\ap_CS_fsm_reg_n_0_[9] ),
        .I5(\ap_CS_fsm_reg_n_0_[8] ),
        .O(\ap_CS_fsm[120]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[120]_i_31 
       (.I0(\ap_CS_fsm_reg_n_0_[12] ),
        .I1(\ap_CS_fsm_reg_n_0_[13] ),
        .I2(\ap_CS_fsm_reg_n_0_[10] ),
        .I3(\ap_CS_fsm_reg_n_0_[11] ),
        .I4(\ap_CS_fsm_reg_n_0_[15] ),
        .I5(\ap_CS_fsm_reg_n_0_[14] ),
        .O(\ap_CS_fsm[120]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[120]_i_32 
       (.I0(\ap_CS_fsm_reg_n_0_[93] ),
        .I1(\ap_CS_fsm_reg_n_0_[94] ),
        .I2(\ap_CS_fsm_reg_n_0_[91] ),
        .I3(\ap_CS_fsm_reg_n_0_[92] ),
        .I4(\ap_CS_fsm_reg_n_0_[96] ),
        .I5(\ap_CS_fsm_reg_n_0_[95] ),
        .O(\ap_CS_fsm[120]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[120]_i_33 
       (.I0(\ap_CS_fsm_reg_n_0_[87] ),
        .I1(\ap_CS_fsm_reg_n_0_[88] ),
        .I2(\ap_CS_fsm_reg_n_0_[85] ),
        .I3(\ap_CS_fsm_reg_n_0_[86] ),
        .I4(\ap_CS_fsm_reg_n_0_[90] ),
        .I5(\ap_CS_fsm_reg_n_0_[89] ),
        .O(\ap_CS_fsm[120]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[120]_i_34 
       (.I0(\ap_CS_fsm_reg_n_0_[105] ),
        .I1(\ap_CS_fsm_reg_n_0_[106] ),
        .I2(\ap_CS_fsm_reg_n_0_[103] ),
        .I3(\ap_CS_fsm_reg_n_0_[104] ),
        .I4(\ap_CS_fsm_reg_n_0_[108] ),
        .I5(\ap_CS_fsm_reg_n_0_[107] ),
        .O(\ap_CS_fsm[120]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[120]_i_35 
       (.I0(\ap_CS_fsm_reg_n_0_[99] ),
        .I1(\ap_CS_fsm_reg_n_0_[100] ),
        .I2(\ap_CS_fsm_reg_n_0_[97] ),
        .I3(\ap_CS_fsm_reg_n_0_[98] ),
        .I4(\ap_CS_fsm_reg_n_0_[102] ),
        .I5(\ap_CS_fsm_reg_n_0_[101] ),
        .O(\ap_CS_fsm[120]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[120]_i_36 
       (.I0(\ap_CS_fsm_reg_n_0_[75] ),
        .I1(\ap_CS_fsm_reg_n_0_[76] ),
        .I2(\ap_CS_fsm_reg_n_0_[70] ),
        .I3(\ap_CS_fsm_reg_n_0_[71] ),
        .I4(\ap_CS_fsm_reg_n_0_[78] ),
        .I5(\ap_CS_fsm_reg_n_0_[77] ),
        .O(\ap_CS_fsm[120]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[120]_i_37 
       (.I0(\ap_CS_fsm_reg_n_0_[81] ),
        .I1(\ap_CS_fsm_reg_n_0_[82] ),
        .I2(\ap_CS_fsm_reg_n_0_[79] ),
        .I3(\ap_CS_fsm_reg_n_0_[80] ),
        .I4(\ap_CS_fsm_reg_n_0_[84] ),
        .I5(\ap_CS_fsm_reg_n_0_[83] ),
        .O(\ap_CS_fsm[120]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[120]_i_38 
       (.I0(\ap_CS_fsm_reg_n_0_[168] ),
        .I1(\ap_CS_fsm_reg_n_0_[169] ),
        .I2(\ap_CS_fsm_reg_n_0_[166] ),
        .I3(\ap_CS_fsm_reg_n_0_[167] ),
        .I4(\ap_CS_fsm_reg_n_0_[171] ),
        .I5(\ap_CS_fsm_reg_n_0_[170] ),
        .O(\ap_CS_fsm[120]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[120]_i_39 
       (.I0(\ap_CS_fsm_reg_n_0_[162] ),
        .I1(\ap_CS_fsm_reg_n_0_[163] ),
        .I2(\ap_CS_fsm_reg_n_0_[160] ),
        .I3(\ap_CS_fsm_reg_n_0_[161] ),
        .I4(\ap_CS_fsm_reg_n_0_[165] ),
        .I5(\ap_CS_fsm_reg_n_0_[164] ),
        .O(\ap_CS_fsm[120]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \ap_CS_fsm[120]_i_4 
       (.I0(\ap_CS_fsm[120]_i_18_n_0 ),
        .I1(\ap_CS_fsm[120]_i_19_n_0 ),
        .I2(\ap_CS_fsm[120]_i_20_n_0 ),
        .I3(\ap_CS_fsm[120]_i_21_n_0 ),
        .I4(\ap_CS_fsm[120]_i_22_n_0 ),
        .O(\ap_CS_fsm[120]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[120]_i_40 
       (.I0(\ap_CS_fsm_reg_n_0_[180] ),
        .I1(\ap_CS_fsm_reg_n_0_[181] ),
        .I2(\ap_CS_fsm_reg_n_0_[178] ),
        .I3(\ap_CS_fsm_reg_n_0_[179] ),
        .I4(\ap_CS_fsm_reg_n_0_[183] ),
        .I5(\ap_CS_fsm_reg_n_0_[182] ),
        .O(\ap_CS_fsm[120]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[120]_i_41 
       (.I0(\ap_CS_fsm_reg_n_0_[174] ),
        .I1(\ap_CS_fsm_reg_n_0_[175] ),
        .I2(\ap_CS_fsm_reg_n_0_[172] ),
        .I3(\ap_CS_fsm_reg_n_0_[173] ),
        .I4(\ap_CS_fsm_reg_n_0_[177] ),
        .I5(\ap_CS_fsm_reg_n_0_[176] ),
        .O(\ap_CS_fsm[120]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[120]_i_42 
       (.I0(\ap_CS_fsm_reg_n_0_[150] ),
        .I1(\ap_CS_fsm_reg_n_0_[151] ),
        .I2(\ap_CS_fsm_reg_n_0_[148] ),
        .I3(\ap_CS_fsm_reg_n_0_[149] ),
        .I4(\ap_CS_fsm_reg_n_0_[153] ),
        .I5(\ap_CS_fsm_reg_n_0_[152] ),
        .O(\ap_CS_fsm[120]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[120]_i_43 
       (.I0(\ap_CS_fsm_reg_n_0_[156] ),
        .I1(\ap_CS_fsm_reg_n_0_[157] ),
        .I2(\ap_CS_fsm_reg_n_0_[154] ),
        .I3(\ap_CS_fsm_reg_n_0_[155] ),
        .I4(\ap_CS_fsm_reg_n_0_[159] ),
        .I5(\ap_CS_fsm_reg_n_0_[158] ),
        .O(\ap_CS_fsm[120]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \ap_CS_fsm[120]_i_5 
       (.I0(\ap_CS_fsm[120]_i_23_n_0 ),
        .I1(\ap_CS_fsm[120]_i_24_n_0 ),
        .I2(\ap_CS_fsm[120]_i_25_n_0 ),
        .I3(\ap_CS_fsm[120]_i_26_n_0 ),
        .I4(\ap_CS_fsm[120]_i_27_n_0 ),
        .I5(\ap_CS_fsm[120]_i_28_n_0 ),
        .O(\ap_CS_fsm[120]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[120]_i_6 
       (.I0(\ap_CS_fsm_reg_n_0_[54] ),
        .I1(\ap_CS_fsm_reg_n_0_[55] ),
        .I2(\ap_CS_fsm_reg_n_0_[52] ),
        .I3(\ap_CS_fsm_reg_n_0_[53] ),
        .I4(\ap_CS_fsm_reg_n_0_[57] ),
        .I5(\ap_CS_fsm_reg_n_0_[56] ),
        .O(\ap_CS_fsm[120]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[120]_i_7 
       (.I0(\ap_CS_fsm_reg_n_0_[48] ),
        .I1(\ap_CS_fsm_reg_n_0_[49] ),
        .I2(\ap_CS_fsm_reg_n_0_[46] ),
        .I3(\ap_CS_fsm_reg_n_0_[47] ),
        .I4(\ap_CS_fsm_reg_n_0_[51] ),
        .I5(\ap_CS_fsm_reg_n_0_[50] ),
        .O(\ap_CS_fsm[120]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[120]_i_8 
       (.I0(\ap_CS_fsm_reg_n_0_[66] ),
        .I1(\ap_CS_fsm_reg_n_0_[67] ),
        .I2(\ap_CS_fsm_reg_n_0_[64] ),
        .I3(\ap_CS_fsm_reg_n_0_[65] ),
        .I4(\ap_CS_fsm_reg_n_0_[69] ),
        .I5(\ap_CS_fsm_reg_n_0_[68] ),
        .O(\ap_CS_fsm[120]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[120]_i_9 
       (.I0(\ap_CS_fsm_reg_n_0_[60] ),
        .I1(\ap_CS_fsm_reg_n_0_[61] ),
        .I2(\ap_CS_fsm_reg_n_0_[58] ),
        .I3(\ap_CS_fsm_reg_n_0_[59] ),
        .I4(\ap_CS_fsm_reg_n_0_[63] ),
        .I5(\ap_CS_fsm_reg_n_0_[62] ),
        .O(\ap_CS_fsm[120]_i_9_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[100] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[99] ),
        .Q(\ap_CS_fsm_reg_n_0_[100] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[101] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[100] ),
        .Q(\ap_CS_fsm_reg_n_0_[101] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[102] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[101] ),
        .Q(\ap_CS_fsm_reg_n_0_[102] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[103] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[102] ),
        .Q(\ap_CS_fsm_reg_n_0_[103] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[104] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[103] ),
        .Q(\ap_CS_fsm_reg_n_0_[104] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[105] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[104] ),
        .Q(\ap_CS_fsm_reg_n_0_[105] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[106] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[105] ),
        .Q(\ap_CS_fsm_reg_n_0_[106] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[107] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[106] ),
        .Q(\ap_CS_fsm_reg_n_0_[107] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[108] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[107] ),
        .Q(\ap_CS_fsm_reg_n_0_[108] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[109] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[108] ),
        .Q(\ap_CS_fsm_reg_n_0_[109] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[9] ),
        .Q(\ap_CS_fsm_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[110] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[109] ),
        .Q(\ap_CS_fsm_reg_n_0_[110] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[111] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[110] ),
        .Q(\ap_CS_fsm_reg_n_0_[111] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[112] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[111] ),
        .Q(\ap_CS_fsm_reg_n_0_[112] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[113] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[112] ),
        .Q(\ap_CS_fsm_reg_n_0_[113] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[114] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[113] ),
        .Q(\ap_CS_fsm_reg_n_0_[114] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[115] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[114] ),
        .Q(\ap_CS_fsm_reg_n_0_[115] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[116] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[115] ),
        .Q(\ap_CS_fsm_reg_n_0_[116] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[117] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[116] ),
        .Q(\ap_CS_fsm_reg_n_0_[117] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[118] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[117] ),
        .Q(\ap_CS_fsm_reg_n_0_[118] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[10] ),
        .Q(\ap_CS_fsm_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[120] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[120]),
        .Q(\ap_CS_fsm_reg_n_0_[120] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[121] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[120] ),
        .Q(\ap_CS_fsm_reg_n_0_[121] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[122] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[121] ),
        .Q(\ap_CS_fsm_reg_n_0_[122] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[123] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[122] ),
        .Q(\ap_CS_fsm_reg_n_0_[123] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[124] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[123] ),
        .Q(\ap_CS_fsm_reg_n_0_[124] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[125] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[124] ),
        .Q(\ap_CS_fsm_reg_n_0_[125] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[126] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[125] ),
        .Q(\ap_CS_fsm_reg_n_0_[126] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[127] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[126] ),
        .Q(\ap_CS_fsm_reg_n_0_[127] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[128] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[127] ),
        .Q(\ap_CS_fsm_reg_n_0_[128] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[129] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[128] ),
        .Q(\ap_CS_fsm_reg_n_0_[129] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[11] ),
        .Q(\ap_CS_fsm_reg_n_0_[12] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[130] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[129] ),
        .Q(\ap_CS_fsm_reg_n_0_[130] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[131] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[130] ),
        .Q(\ap_CS_fsm_reg_n_0_[131] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[132] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[131] ),
        .Q(\ap_CS_fsm_reg_n_0_[132] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[133] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[132] ),
        .Q(\ap_CS_fsm_reg_n_0_[133] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[134] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[133] ),
        .Q(\ap_CS_fsm_reg_n_0_[134] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[135] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[134] ),
        .Q(\ap_CS_fsm_reg_n_0_[135] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[136] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[135] ),
        .Q(\ap_CS_fsm_reg_n_0_[136] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[137] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[136] ),
        .Q(\ap_CS_fsm_reg_n_0_[137] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[138] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[137] ),
        .Q(\ap_CS_fsm_reg_n_0_[138] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[139] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[138] ),
        .Q(\ap_CS_fsm_reg_n_0_[139] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[12] ),
        .Q(\ap_CS_fsm_reg_n_0_[13] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[140] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[139] ),
        .Q(\ap_CS_fsm_reg_n_0_[140] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[141] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[140] ),
        .Q(\ap_CS_fsm_reg_n_0_[141] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[142] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[141] ),
        .Q(\ap_CS_fsm_reg_n_0_[142] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[143] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[143]),
        .Q(ap_CS_fsm_state144),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[144] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[144]),
        .Q(ap_CS_fsm_state145),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[145] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[145]),
        .Q(ap_CS_fsm_state146),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[146] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[146]),
        .Q(\ap_CS_fsm_reg_n_0_[146] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[147] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[146] ),
        .Q(\ap_CS_fsm_reg_n_0_[147] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[148] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[147] ),
        .Q(\ap_CS_fsm_reg_n_0_[148] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[149] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[148] ),
        .Q(\ap_CS_fsm_reg_n_0_[149] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[13] ),
        .Q(\ap_CS_fsm_reg_n_0_[14] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[150] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[149] ),
        .Q(\ap_CS_fsm_reg_n_0_[150] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[151] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[150] ),
        .Q(\ap_CS_fsm_reg_n_0_[151] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[152] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[151] ),
        .Q(\ap_CS_fsm_reg_n_0_[152] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[153] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[152] ),
        .Q(\ap_CS_fsm_reg_n_0_[153] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[154] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[153] ),
        .Q(\ap_CS_fsm_reg_n_0_[154] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[155] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[154] ),
        .Q(\ap_CS_fsm_reg_n_0_[155] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[156] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[155] ),
        .Q(\ap_CS_fsm_reg_n_0_[156] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[157] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[156] ),
        .Q(\ap_CS_fsm_reg_n_0_[157] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[158] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[157] ),
        .Q(\ap_CS_fsm_reg_n_0_[158] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[159] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[158] ),
        .Q(\ap_CS_fsm_reg_n_0_[159] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[14] ),
        .Q(\ap_CS_fsm_reg_n_0_[15] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[160] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[159] ),
        .Q(\ap_CS_fsm_reg_n_0_[160] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[161] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[160] ),
        .Q(\ap_CS_fsm_reg_n_0_[161] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[162] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[161] ),
        .Q(\ap_CS_fsm_reg_n_0_[162] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[163] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[162] ),
        .Q(\ap_CS_fsm_reg_n_0_[163] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[164] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[163] ),
        .Q(\ap_CS_fsm_reg_n_0_[164] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[165] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[164] ),
        .Q(\ap_CS_fsm_reg_n_0_[165] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[166] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[165] ),
        .Q(\ap_CS_fsm_reg_n_0_[166] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[167] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[166] ),
        .Q(\ap_CS_fsm_reg_n_0_[167] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[168] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[167] ),
        .Q(\ap_CS_fsm_reg_n_0_[168] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[169] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[168] ),
        .Q(\ap_CS_fsm_reg_n_0_[169] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[15] ),
        .Q(\ap_CS_fsm_reg_n_0_[16] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[170] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[169] ),
        .Q(\ap_CS_fsm_reg_n_0_[170] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[171] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[170] ),
        .Q(\ap_CS_fsm_reg_n_0_[171] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[172] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[171] ),
        .Q(\ap_CS_fsm_reg_n_0_[172] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[173] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[172] ),
        .Q(\ap_CS_fsm_reg_n_0_[173] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[174] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[173] ),
        .Q(\ap_CS_fsm_reg_n_0_[174] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[175] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[174] ),
        .Q(\ap_CS_fsm_reg_n_0_[175] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[176] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[175] ),
        .Q(\ap_CS_fsm_reg_n_0_[176] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[177] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[176] ),
        .Q(\ap_CS_fsm_reg_n_0_[177] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[178] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[177] ),
        .Q(\ap_CS_fsm_reg_n_0_[178] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[179] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[178] ),
        .Q(\ap_CS_fsm_reg_n_0_[179] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[16] ),
        .Q(\ap_CS_fsm_reg_n_0_[17] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[180] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[179] ),
        .Q(\ap_CS_fsm_reg_n_0_[180] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[181] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[180] ),
        .Q(\ap_CS_fsm_reg_n_0_[181] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[182] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[181] ),
        .Q(\ap_CS_fsm_reg_n_0_[182] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[183] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[182] ),
        .Q(\ap_CS_fsm_reg_n_0_[183] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[184] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[183] ),
        .Q(\ap_CS_fsm_reg_n_0_[184] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[185] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[184] ),
        .Q(\ap_CS_fsm_reg_n_0_[185] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[186] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[185] ),
        .Q(\ap_CS_fsm_reg_n_0_[186] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[187] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[186] ),
        .Q(\ap_CS_fsm_reg_n_0_[187] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[188] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[187] ),
        .Q(\ap_CS_fsm_reg_n_0_[188] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[189] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[188] ),
        .Q(\ap_CS_fsm_reg_n_0_[189] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[17] ),
        .Q(\ap_CS_fsm_reg_n_0_[18] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[190] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[189] ),
        .Q(\ap_CS_fsm_reg_n_0_[190] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[191] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[190] ),
        .Q(\ap_CS_fsm_reg_n_0_[191] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[192] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[191] ),
        .Q(\ap_CS_fsm_reg_n_0_[192] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[193] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[192] ),
        .Q(\ap_CS_fsm_reg_n_0_[193] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[194] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[193] ),
        .Q(\ap_CS_fsm_reg_n_0_[194] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[195] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[194] ),
        .Q(\ap_CS_fsm_reg_n_0_[195] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[196] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[195] ),
        .Q(\ap_CS_fsm_reg_n_0_[196] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[197] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[196] ),
        .Q(\ap_CS_fsm_reg_n_0_[197] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[198] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[197] ),
        .Q(\ap_CS_fsm_reg_n_0_[198] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[199] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[198] ),
        .Q(\ap_CS_fsm_reg_n_0_[199] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[18] ),
        .Q(\ap_CS_fsm_reg_n_0_[19] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[200] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[199] ),
        .Q(\ap_CS_fsm_reg_n_0_[200] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[201] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[200] ),
        .Q(\ap_CS_fsm_reg_n_0_[201] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[202] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[201] ),
        .Q(\ap_CS_fsm_reg_n_0_[202] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[203] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[202] ),
        .Q(\ap_CS_fsm_reg_n_0_[203] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[204] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[203] ),
        .Q(\ap_CS_fsm_reg_n_0_[204] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[205] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[204] ),
        .Q(\ap_CS_fsm_reg_n_0_[205] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[206] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[205] ),
        .Q(\ap_CS_fsm_reg_n_0_[206] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[207] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[206] ),
        .Q(\ap_CS_fsm_reg_n_0_[207] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[208] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[207] ),
        .Q(\ap_CS_fsm_reg_n_0_[208] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[209] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[208] ),
        .Q(\ap_CS_fsm_reg_n_0_[209] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[19] ),
        .Q(\ap_CS_fsm_reg_n_0_[20] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[210] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[209] ),
        .Q(\ap_CS_fsm_reg_n_0_[210] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[211] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[210] ),
        .Q(\ap_CS_fsm_reg_n_0_[211] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[212] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[211] ),
        .Q(\ap_CS_fsm_reg_n_0_[212] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[213] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[213]),
        .Q(ap_CS_fsm_state214),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[20] ),
        .Q(\ap_CS_fsm_reg_n_0_[21] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[21] ),
        .Q(\ap_CS_fsm_reg_n_0_[22] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[22] ),
        .Q(\ap_CS_fsm_reg_n_0_[23] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[23] ),
        .Q(\ap_CS_fsm_reg_n_0_[24] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[24] ),
        .Q(\ap_CS_fsm_reg_n_0_[25] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[25] ),
        .Q(\ap_CS_fsm_reg_n_0_[26] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[26] ),
        .Q(\ap_CS_fsm_reg_n_0_[27] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[27] ),
        .Q(\ap_CS_fsm_reg_n_0_[28] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[28] ),
        .Q(\ap_CS_fsm_reg_n_0_[29] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[29] ),
        .Q(\ap_CS_fsm_reg_n_0_[30] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[30] ),
        .Q(\ap_CS_fsm_reg_n_0_[31] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[31] ),
        .Q(\ap_CS_fsm_reg_n_0_[32] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[32] ),
        .Q(\ap_CS_fsm_reg_n_0_[33] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[33] ),
        .Q(\ap_CS_fsm_reg_n_0_[34] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[34] ),
        .Q(\ap_CS_fsm_reg_n_0_[35] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[35] ),
        .Q(\ap_CS_fsm_reg_n_0_[36] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[36] ),
        .Q(\ap_CS_fsm_reg_n_0_[37] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[37] ),
        .Q(\ap_CS_fsm_reg_n_0_[38] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[38] ),
        .Q(\ap_CS_fsm_reg_n_0_[39] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(\ap_CS_fsm_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[39] ),
        .Q(\ap_CS_fsm_reg_n_0_[40] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[40] ),
        .Q(\ap_CS_fsm_reg_n_0_[41] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[41] ),
        .Q(\ap_CS_fsm_reg_n_0_[42] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[42] ),
        .Q(\ap_CS_fsm_reg_n_0_[43] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[43] ),
        .Q(\ap_CS_fsm_reg_n_0_[44] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[44] ),
        .Q(\ap_CS_fsm_reg_n_0_[45] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[46] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[45] ),
        .Q(\ap_CS_fsm_reg_n_0_[46] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[47] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[46] ),
        .Q(\ap_CS_fsm_reg_n_0_[47] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[48] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[47] ),
        .Q(\ap_CS_fsm_reg_n_0_[48] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[49] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[48] ),
        .Q(\ap_CS_fsm_reg_n_0_[49] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[3] ),
        .Q(\ap_CS_fsm_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[50] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[49] ),
        .Q(\ap_CS_fsm_reg_n_0_[50] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[51] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[50] ),
        .Q(\ap_CS_fsm_reg_n_0_[51] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[52] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[51] ),
        .Q(\ap_CS_fsm_reg_n_0_[52] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[53] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[52] ),
        .Q(\ap_CS_fsm_reg_n_0_[53] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[54] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[53] ),
        .Q(\ap_CS_fsm_reg_n_0_[54] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[55] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[54] ),
        .Q(\ap_CS_fsm_reg_n_0_[55] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[56] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[55] ),
        .Q(\ap_CS_fsm_reg_n_0_[56] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[57] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[56] ),
        .Q(\ap_CS_fsm_reg_n_0_[57] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[58] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[57] ),
        .Q(\ap_CS_fsm_reg_n_0_[58] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[59] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[58] ),
        .Q(\ap_CS_fsm_reg_n_0_[59] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[4] ),
        .Q(\ap_CS_fsm_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[60] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[59] ),
        .Q(\ap_CS_fsm_reg_n_0_[60] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[61] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[60] ),
        .Q(\ap_CS_fsm_reg_n_0_[61] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[62] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[61] ),
        .Q(\ap_CS_fsm_reg_n_0_[62] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[63] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[62] ),
        .Q(\ap_CS_fsm_reg_n_0_[63] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[64] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[63] ),
        .Q(\ap_CS_fsm_reg_n_0_[64] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[65] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[64] ),
        .Q(\ap_CS_fsm_reg_n_0_[65] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[66] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[65] ),
        .Q(\ap_CS_fsm_reg_n_0_[66] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[67] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[66] ),
        .Q(\ap_CS_fsm_reg_n_0_[67] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[68] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[67] ),
        .Q(\ap_CS_fsm_reg_n_0_[68] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[69] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[68] ),
        .Q(\ap_CS_fsm_reg_n_0_[69] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[5] ),
        .Q(\ap_CS_fsm_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[70] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[69] ),
        .Q(\ap_CS_fsm_reg_n_0_[70] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[71] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[70] ),
        .Q(\ap_CS_fsm_reg_n_0_[71] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[72] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[71] ),
        .Q(ap_CS_fsm_state73),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[73] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[73]),
        .Q(ap_CS_fsm_state74),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[74] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[74]),
        .Q(ap_CS_fsm_state75),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[75] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[75]),
        .Q(\ap_CS_fsm_reg_n_0_[75] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[76] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[75] ),
        .Q(\ap_CS_fsm_reg_n_0_[76] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[77] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[76] ),
        .Q(\ap_CS_fsm_reg_n_0_[77] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[78] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[77] ),
        .Q(\ap_CS_fsm_reg_n_0_[78] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[79] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[78] ),
        .Q(\ap_CS_fsm_reg_n_0_[79] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[6] ),
        .Q(\ap_CS_fsm_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[80] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[79] ),
        .Q(\ap_CS_fsm_reg_n_0_[80] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[81] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[80] ),
        .Q(\ap_CS_fsm_reg_n_0_[81] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[82] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[81] ),
        .Q(\ap_CS_fsm_reg_n_0_[82] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[83] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[82] ),
        .Q(\ap_CS_fsm_reg_n_0_[83] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[84] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[83] ),
        .Q(\ap_CS_fsm_reg_n_0_[84] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[85] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[84] ),
        .Q(\ap_CS_fsm_reg_n_0_[85] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[86] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[85] ),
        .Q(\ap_CS_fsm_reg_n_0_[86] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[87] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[86] ),
        .Q(\ap_CS_fsm_reg_n_0_[87] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[88] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[87] ),
        .Q(\ap_CS_fsm_reg_n_0_[88] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[89] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[88] ),
        .Q(\ap_CS_fsm_reg_n_0_[89] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[7] ),
        .Q(\ap_CS_fsm_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[90] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[89] ),
        .Q(\ap_CS_fsm_reg_n_0_[90] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[91] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[90] ),
        .Q(\ap_CS_fsm_reg_n_0_[91] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[92] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[91] ),
        .Q(\ap_CS_fsm_reg_n_0_[92] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[93] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[92] ),
        .Q(\ap_CS_fsm_reg_n_0_[93] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[94] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[93] ),
        .Q(\ap_CS_fsm_reg_n_0_[94] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[95] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[94] ),
        .Q(\ap_CS_fsm_reg_n_0_[95] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[96] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[95] ),
        .Q(\ap_CS_fsm_reg_n_0_[96] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[97] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[96] ),
        .Q(\ap_CS_fsm_reg_n_0_[97] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[98] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[97] ),
        .Q(\ap_CS_fsm_reg_n_0_[98] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[99] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[98] ),
        .Q(\ap_CS_fsm_reg_n_0_[99] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[8] ),
        .Q(\ap_CS_fsm_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(control_s_axi_U_n_242),
        .Q(ap_done_reg),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ap_rst_n_inv_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_rst_reg_1),
        .Q(ap_rst_n_inv),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ap_rst_reg_1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_rst_reg_2),
        .Q(ap_rst_reg_1),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    ap_rst_reg_2_i_1
       (.I0(ap_rst_n),
        .O(ap_rst_reg_2_i_1_n_0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ap_rst_reg_2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_rst_reg_2_i_1_n_0),
        .Q(ap_rst_reg_2),
        .R(1'b0));
  FDRE \chunk_size_reg_435_reg[0] 
       (.C(ap_clk),
        .CE(add_ln80_3_reg_4300),
        .D(sub_ln80_fu_287_p2[0]),
        .Q(\chunk_size_reg_435_reg_n_0_[0] ),
        .R(control_s_axi_U_n_252));
  FDRE \chunk_size_reg_435_reg[10] 
       (.C(ap_clk),
        .CE(add_ln80_3_reg_4300),
        .D(sub_ln80_fu_287_p2[10]),
        .Q(\chunk_size_reg_435_reg_n_0_[10] ),
        .R(control_s_axi_U_n_252));
  FDRE \chunk_size_reg_435_reg[11] 
       (.C(ap_clk),
        .CE(add_ln80_3_reg_4300),
        .D(sub_ln80_fu_287_p2[11]),
        .Q(\chunk_size_reg_435_reg_n_0_[11] ),
        .R(control_s_axi_U_n_252));
  FDRE \chunk_size_reg_435_reg[12] 
       (.C(ap_clk),
        .CE(add_ln80_3_reg_4300),
        .D(sub_ln80_fu_287_p2[12]),
        .Q(\chunk_size_reg_435_reg_n_0_[12] ),
        .R(control_s_axi_U_n_252));
  FDRE \chunk_size_reg_435_reg[13] 
       (.C(ap_clk),
        .CE(add_ln80_3_reg_4300),
        .D(sub_ln80_fu_287_p2[13]),
        .Q(\chunk_size_reg_435_reg_n_0_[13] ),
        .R(control_s_axi_U_n_252));
  FDRE \chunk_size_reg_435_reg[14] 
       (.C(ap_clk),
        .CE(add_ln80_3_reg_4300),
        .D(sub_ln80_fu_287_p2[14]),
        .Q(\chunk_size_reg_435_reg_n_0_[14] ),
        .R(control_s_axi_U_n_252));
  FDRE \chunk_size_reg_435_reg[15] 
       (.C(ap_clk),
        .CE(add_ln80_3_reg_4300),
        .D(sub_ln80_fu_287_p2[15]),
        .Q(\chunk_size_reg_435_reg_n_0_[15] ),
        .R(control_s_axi_U_n_252));
  FDRE \chunk_size_reg_435_reg[16] 
       (.C(ap_clk),
        .CE(add_ln80_3_reg_4300),
        .D(sub_ln80_fu_287_p2[16]),
        .Q(\chunk_size_reg_435_reg_n_0_[16] ),
        .R(control_s_axi_U_n_252));
  FDRE \chunk_size_reg_435_reg[17] 
       (.C(ap_clk),
        .CE(add_ln80_3_reg_4300),
        .D(sub_ln80_fu_287_p2[17]),
        .Q(\chunk_size_reg_435_reg_n_0_[17] ),
        .R(control_s_axi_U_n_252));
  FDRE \chunk_size_reg_435_reg[18] 
       (.C(ap_clk),
        .CE(add_ln80_3_reg_4300),
        .D(sub_ln80_fu_287_p2[18]),
        .Q(\chunk_size_reg_435_reg_n_0_[18] ),
        .R(control_s_axi_U_n_252));
  FDRE \chunk_size_reg_435_reg[19] 
       (.C(ap_clk),
        .CE(add_ln80_3_reg_4300),
        .D(sub_ln80_fu_287_p2[19]),
        .Q(\chunk_size_reg_435_reg_n_0_[19] ),
        .R(control_s_axi_U_n_252));
  FDRE \chunk_size_reg_435_reg[1] 
       (.C(ap_clk),
        .CE(add_ln80_3_reg_4300),
        .D(sub_ln80_fu_287_p2[1]),
        .Q(\chunk_size_reg_435_reg_n_0_[1] ),
        .R(control_s_axi_U_n_252));
  FDRE \chunk_size_reg_435_reg[20] 
       (.C(ap_clk),
        .CE(add_ln80_3_reg_4300),
        .D(sub_ln80_fu_287_p2[20]),
        .Q(\chunk_size_reg_435_reg_n_0_[20] ),
        .R(control_s_axi_U_n_252));
  FDRE \chunk_size_reg_435_reg[21] 
       (.C(ap_clk),
        .CE(add_ln80_3_reg_4300),
        .D(sub_ln80_fu_287_p2[21]),
        .Q(\chunk_size_reg_435_reg_n_0_[21] ),
        .R(control_s_axi_U_n_252));
  FDRE \chunk_size_reg_435_reg[22] 
       (.C(ap_clk),
        .CE(add_ln80_3_reg_4300),
        .D(sub_ln80_fu_287_p2[22]),
        .Q(\chunk_size_reg_435_reg_n_0_[22] ),
        .R(control_s_axi_U_n_252));
  FDRE \chunk_size_reg_435_reg[23] 
       (.C(ap_clk),
        .CE(add_ln80_3_reg_4300),
        .D(sub_ln80_fu_287_p2[23]),
        .Q(\chunk_size_reg_435_reg_n_0_[23] ),
        .R(control_s_axi_U_n_252));
  FDRE \chunk_size_reg_435_reg[24] 
       (.C(ap_clk),
        .CE(add_ln80_3_reg_4300),
        .D(sub_ln80_fu_287_p2[24]),
        .Q(\chunk_size_reg_435_reg_n_0_[24] ),
        .R(control_s_axi_U_n_252));
  FDRE \chunk_size_reg_435_reg[25] 
       (.C(ap_clk),
        .CE(add_ln80_3_reg_4300),
        .D(sub_ln80_fu_287_p2[25]),
        .Q(\chunk_size_reg_435_reg_n_0_[25] ),
        .R(control_s_axi_U_n_252));
  FDRE \chunk_size_reg_435_reg[26] 
       (.C(ap_clk),
        .CE(add_ln80_3_reg_4300),
        .D(sub_ln80_fu_287_p2[26]),
        .Q(\chunk_size_reg_435_reg_n_0_[26] ),
        .R(control_s_axi_U_n_252));
  FDRE \chunk_size_reg_435_reg[27] 
       (.C(ap_clk),
        .CE(add_ln80_3_reg_4300),
        .D(sub_ln80_fu_287_p2[27]),
        .Q(\chunk_size_reg_435_reg_n_0_[27] ),
        .R(control_s_axi_U_n_252));
  FDRE \chunk_size_reg_435_reg[28] 
       (.C(ap_clk),
        .CE(add_ln80_3_reg_4300),
        .D(sub_ln80_fu_287_p2[28]),
        .Q(\chunk_size_reg_435_reg_n_0_[28] ),
        .R(control_s_axi_U_n_252));
  FDRE \chunk_size_reg_435_reg[29] 
       (.C(ap_clk),
        .CE(add_ln80_3_reg_4300),
        .D(sub_ln80_fu_287_p2[29]),
        .Q(\chunk_size_reg_435_reg_n_0_[29] ),
        .R(control_s_axi_U_n_252));
  FDRE \chunk_size_reg_435_reg[2] 
       (.C(ap_clk),
        .CE(add_ln80_3_reg_4300),
        .D(sub_ln80_fu_287_p2[2]),
        .Q(\chunk_size_reg_435_reg_n_0_[2] ),
        .R(control_s_axi_U_n_252));
  FDRE \chunk_size_reg_435_reg[30] 
       (.C(ap_clk),
        .CE(add_ln80_3_reg_4300),
        .D(sub_ln80_fu_287_p2[30]),
        .Q(\chunk_size_reg_435_reg_n_0_[30] ),
        .R(control_s_axi_U_n_252));
  FDRE \chunk_size_reg_435_reg[31] 
       (.C(ap_clk),
        .CE(add_ln80_3_reg_4300),
        .D(sub_ln80_fu_287_p2[31]),
        .Q(\chunk_size_reg_435_reg_n_0_[31] ),
        .R(control_s_axi_U_n_252));
  FDRE \chunk_size_reg_435_reg[3] 
       (.C(ap_clk),
        .CE(add_ln80_3_reg_4300),
        .D(sub_ln80_fu_287_p2[3]),
        .Q(\chunk_size_reg_435_reg_n_0_[3] ),
        .R(control_s_axi_U_n_252));
  FDRE \chunk_size_reg_435_reg[4] 
       (.C(ap_clk),
        .CE(add_ln80_3_reg_4300),
        .D(sub_ln80_fu_287_p2[4]),
        .Q(\chunk_size_reg_435_reg_n_0_[4] ),
        .R(control_s_axi_U_n_252));
  FDRE \chunk_size_reg_435_reg[5] 
       (.C(ap_clk),
        .CE(add_ln80_3_reg_4300),
        .D(sub_ln80_fu_287_p2[5]),
        .Q(\chunk_size_reg_435_reg_n_0_[5] ),
        .R(control_s_axi_U_n_252));
  FDRE \chunk_size_reg_435_reg[6] 
       (.C(ap_clk),
        .CE(add_ln80_3_reg_4300),
        .D(sub_ln80_fu_287_p2[6]),
        .Q(\chunk_size_reg_435_reg_n_0_[6] ),
        .R(control_s_axi_U_n_252));
  FDRE \chunk_size_reg_435_reg[7] 
       (.C(ap_clk),
        .CE(add_ln80_3_reg_4300),
        .D(sub_ln80_fu_287_p2[7]),
        .Q(\chunk_size_reg_435_reg_n_0_[7] ),
        .R(control_s_axi_U_n_252));
  FDRE \chunk_size_reg_435_reg[8] 
       (.C(ap_clk),
        .CE(add_ln80_3_reg_4300),
        .D(chunk_size_fu_292_p3),
        .Q(\chunk_size_reg_435_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \chunk_size_reg_435_reg[9] 
       (.C(ap_clk),
        .CE(add_ln80_3_reg_4300),
        .D(sub_ln80_fu_287_p2[9]),
        .Q(\chunk_size_reg_435_reg_n_0_[9] ),
        .R(control_s_axi_U_n_252));
  system_krnl_vadd_1_0_krnl_vadd_control_s_axi control_s_axi_U
       (.CO(icmp_ln76_1_fu_223_p2),
        .D({p_0_in,out_r}),
        .E(add_ln76_1_reg_4170),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_control_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_control_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_control_WREADY),
        .Q({\indvar_fu_108_reg_n_0_[23] ,zext_ln80_fu_249_p1}),
        .SR(i_fu_1040),
        .add_ln80_3_reg_4300(add_ln80_3_reg_4300),
        .\ap_CS_fsm_reg[0] (control_s_axi_U_n_251),
        .\ap_CS_fsm_reg[213] ({ap_NS_fsm[213],ap_NS_fsm[2],ap_NS_fsm[0]}),
        .\ap_CS_fsm_reg[213]_0 ({ap_CS_fsm_state214,\ap_CS_fsm_reg_n_0_[212] ,ap_CS_fsm_state3,ap_CS_fsm_state2,\ap_CS_fsm_reg_n_0_[0] }),
        .\ap_CS_fsm_reg[213]_1 (gmem_m_axi_U_n_112),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .\chunk_size_reg_435_reg[31] (i_fu_104[30:0]),
        .\chunk_size_reg_435_reg[8]_i_2_0 (add_ln80_3_fu_268_p2),
        .gmem_ARREADY(gmem_ARREADY),
        .\icmp_ln76_reg_399_reg[0] (trunc_ln2_reg_4470),
        .\icmp_ln76_reg_399_reg[0]_0 (control_s_axi_U_n_252),
        .\icmp_ln83_reg_443[0]_i_16_0 (icmp_ln83_fu_300_p2),
        .int_ap_continue_reg_0(control_s_axi_U_n_242),
        .int_ap_ready_reg_0(\icmp_ln76_reg_399_reg_n_0_[0] ),
        .\int_in1_reg[63]_0 ({add_ln80_2_fu_263_p2,in1}),
        .\int_in2_reg[63]_0 ({add_ln80_fu_253_p2,in2}),
        .\int_size_reg[15]_0 (chunk_size_fu_292_p3),
        .\int_size_reg[30]_0 ({sub_ln80_fu_287_p2[31:9],sub_ln80_fu_287_p2[7:0]}),
        .int_task_ap_done_reg_i_2_0(add_ln76_1_reg_417),
        .interrupt(interrupt),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .zext_ln76_fu_200_p1(zext_ln76_fu_200_p1));
  system_krnl_vadd_1_0_krnl_vadd_gmem_m_axi gmem_m_axi_U
       (.D({m_axi_gmem_RLAST,m_axi_gmem_RDATA}),
        .E(ap_NS_fsm1),
        .Q(grp_krnl_vadd_Pipeline_vadd_writeC_fu_164_m_axi_gmem_WDATA),
        .WEBWE(gmem_WVALID),
        .ap_NS_fsm({ap_NS_fsm[144:143],ap_NS_fsm[75],ap_NS_fsm[3],ap_NS_fsm[1]}),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .\could_multi_bursts.ARVALID_Dummy_reg (m_axi_gmem_ARVALID),
        .\could_multi_bursts.arlen_buf_reg[3] (\^m_axi_gmem_ARLEN ),
        .\data_p1_reg[31] (gmem_RDATA),
        .\data_p1_reg[61] (trunc_ln3_reg_453),
        .\data_p1_reg[61]_0 (trunc_ln2_reg_447),
        .\data_p1_reg[67] ({\^m_axi_gmem_AWLEN ,\^m_axi_gmem_AWADDR }),
        .\data_p2_reg[61] (trunc_ln90_1_reg_459),
        .\data_p2_reg[64] (\chunk_size_reg_435_reg_n_0_[0] ),
        .\data_p2_reg[65] (\chunk_size_reg_435_reg_n_0_[1] ),
        .\data_p2_reg[66] (\chunk_size_reg_435_reg_n_0_[2] ),
        .\data_p2_reg[67] (\chunk_size_reg_435_reg_n_0_[3] ),
        .\data_p2_reg[68] (\chunk_size_reg_435_reg_n_0_[4] ),
        .\data_p2_reg[69] (\chunk_size_reg_435_reg_n_0_[5] ),
        .\data_p2_reg[70] (\chunk_size_reg_435_reg_n_0_[6] ),
        .\data_p2_reg[71] (\chunk_size_reg_435_reg_n_0_[7] ),
        .\data_p2_reg[72] (\chunk_size_reg_435_reg_n_0_[8] ),
        .\data_p2_reg[73] (\chunk_size_reg_435_reg_n_0_[9] ),
        .\data_p2_reg[74] (\chunk_size_reg_435_reg_n_0_[10] ),
        .\data_p2_reg[75] (\chunk_size_reg_435_reg_n_0_[11] ),
        .\data_p2_reg[76] (\chunk_size_reg_435_reg_n_0_[12] ),
        .\data_p2_reg[77] (\chunk_size_reg_435_reg_n_0_[13] ),
        .\data_p2_reg[78] (\chunk_size_reg_435_reg_n_0_[14] ),
        .\data_p2_reg[79] (\chunk_size_reg_435_reg_n_0_[15] ),
        .\data_p2_reg[80] (\chunk_size_reg_435_reg_n_0_[16] ),
        .\data_p2_reg[81] (\chunk_size_reg_435_reg_n_0_[17] ),
        .\data_p2_reg[82] (\chunk_size_reg_435_reg_n_0_[18] ),
        .\data_p2_reg[83] (\chunk_size_reg_435_reg_n_0_[19] ),
        .\data_p2_reg[84] (\chunk_size_reg_435_reg_n_0_[20] ),
        .\data_p2_reg[85] (\chunk_size_reg_435_reg_n_0_[21] ),
        .\data_p2_reg[86] (\chunk_size_reg_435_reg_n_0_[22] ),
        .\data_p2_reg[87] (\chunk_size_reg_435_reg_n_0_[23] ),
        .\data_p2_reg[88] (\chunk_size_reg_435_reg_n_0_[24] ),
        .\data_p2_reg[89] (\chunk_size_reg_435_reg_n_0_[25] ),
        .\data_p2_reg[90] (\chunk_size_reg_435_reg_n_0_[26] ),
        .\data_p2_reg[91] (\chunk_size_reg_435_reg_n_0_[27] ),
        .\data_p2_reg[92] (\chunk_size_reg_435_reg_n_0_[28] ),
        .\data_p2_reg[93] (\chunk_size_reg_435_reg_n_0_[29] ),
        .\data_p2_reg[94] (\chunk_size_reg_435_reg_n_0_[30] ),
        .\data_p2_reg[95] (\chunk_size_reg_435_reg_n_0_[31] ),
        .data_vld_reg({ap_CS_fsm_state214,ap_CS_fsm_state144,\ap_CS_fsm_reg_n_0_[142] ,ap_CS_fsm_state75,ap_CS_fsm_state3,\ap_CS_fsm_reg_n_0_[0] }),
        .empty_n_reg(gmem_m_axi_U_n_112),
        .full_n_reg(m_axi_gmem_RREADY),
        .full_n_reg_0(m_axi_gmem_BREADY),
        .gmem_ARREADY(gmem_ARREADY),
        .gmem_RREADY(gmem_RREADY),
        .gmem_WREADY(gmem_WREADY),
        .icmp_ln83_reg_443(icmp_ln83_reg_443),
        .m_axi_gmem_ARADDR(\^m_axi_gmem_ARADDR ),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_RRESP(m_axi_gmem_RRESP),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .push(\bus_write/buff_wdata/push ),
        .\q_reg[36] ({m_axi_gmem_WLAST,m_axi_gmem_WSTRB,m_axi_gmem_WDATA}),
        .\state_reg[0] (gmem_RVALID));
  system_krnl_vadd_1_0_krnl_vadd_krnl_vadd_Pipeline_read1 grp_krnl_vadd_Pipeline_read1_fu_155
       (.D(ap_NS_fsm[74:73]),
        .Q(trunc_ln83_reg_470),
        .WEA(v1_buffer_we0),
        .\ap_CS_fsm_reg[72] (grp_krnl_vadd_Pipeline_read1_fu_155_n_4),
        .\ap_CS_fsm_reg[73] (grp_krnl_vadd_Pipeline_read1_fu_155_n_3),
        .\ap_CS_fsm_reg[74] ({ap_CS_fsm_state75,ap_CS_fsm_state74,ap_CS_fsm_state73}),
        .ap_clk(ap_clk),
        .ap_loop_exit_ready_pp0_iter1_reg_reg_0(gmem_RVALID),
        .ap_rst_n_inv(ap_rst_n_inv),
        .gmem_ARREADY(gmem_ARREADY),
        .\gmem_addr_read_reg_150_reg[31]_0 (grp_krnl_vadd_Pipeline_read1_fu_155_v1_buffer_d0),
        .\gmem_addr_read_reg_150_reg[31]_1 (gmem_RDATA),
        .grp_krnl_vadd_Pipeline_read1_fu_155_ap_start_reg(grp_krnl_vadd_Pipeline_read1_fu_155_ap_start_reg),
        .\j_2_reg_141_pp0_iter1_reg_reg[7]_0 (grp_krnl_vadd_Pipeline_read1_fu_155_v1_buffer_address0));
  FDRE #(
    .INIT(1'b0)) 
    grp_krnl_vadd_Pipeline_read1_fu_155_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_krnl_vadd_Pipeline_read1_fu_155_n_4),
        .Q(grp_krnl_vadd_Pipeline_read1_fu_155_ap_start_reg),
        .R(ap_rst_n_inv));
  system_krnl_vadd_1_0_krnl_vadd_krnl_vadd_Pipeline_vadd_writeC grp_krnl_vadd_Pipeline_vadd_writeC_fu_164
       (.ADDRARDADDR(v1_buffer_address0),
        .D(ap_NS_fsm[146:145]),
        .Q(trunc_ln83_reg_470),
        .WEA(v1_buffer_we0),
        .WEBWE(gmem_WVALID),
        .\ap_CS_fsm_reg[144] (grp_krnl_vadd_Pipeline_vadd_writeC_fu_164_n_14),
        .\ap_CS_fsm_reg[145] ({ap_CS_fsm_state146,ap_CS_fsm_state145}),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .gmem_RREADY(gmem_RREADY),
        .gmem_WREADY(gmem_WREADY),
        .grp_krnl_vadd_Pipeline_vadd_writeC_fu_164_ap_start_reg(grp_krnl_vadd_Pipeline_vadd_writeC_fu_164_ap_start_reg),
        .\icmp_ln90_reg_185_reg[0]_0 (gmem_RVALID),
        .m_axi_gmem_RDATA(gmem_RDATA),
        .m_axi_gmem_WDATA(grp_krnl_vadd_Pipeline_vadd_writeC_fu_164_m_axi_gmem_WDATA),
        .push(\bus_write/buff_wdata/push ),
        .ram_reg(grp_krnl_vadd_Pipeline_read1_fu_155_v1_buffer_address0),
        .s_ready_t_reg(grp_krnl_vadd_Pipeline_read1_fu_155_n_3),
        .v1_buffer_ce0(v1_buffer_ce0),
        .v1_buffer_q0(v1_buffer_q0));
  FDRE #(
    .INIT(1'b0)) 
    grp_krnl_vadd_Pipeline_vadd_writeC_fu_164_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_krnl_vadd_Pipeline_vadd_writeC_fu_164_n_14),
        .Q(grp_krnl_vadd_Pipeline_vadd_writeC_fu_164_ap_start_reg),
        .R(ap_rst_n_inv));
  FDRE \i_fu_104_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln80_3_reg_430[0]),
        .Q(i_fu_104[0]),
        .R(i_fu_1040));
  FDRE \i_fu_104_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln80_3_reg_430[10]),
        .Q(i_fu_104[10]),
        .R(i_fu_1040));
  FDRE \i_fu_104_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln80_3_reg_430[11]),
        .Q(i_fu_104[11]),
        .R(i_fu_1040));
  FDRE \i_fu_104_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln80_3_reg_430[12]),
        .Q(i_fu_104[12]),
        .R(i_fu_1040));
  FDRE \i_fu_104_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln80_3_reg_430[13]),
        .Q(i_fu_104[13]),
        .R(i_fu_1040));
  FDRE \i_fu_104_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln80_3_reg_430[14]),
        .Q(i_fu_104[14]),
        .R(i_fu_1040));
  FDRE \i_fu_104_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln80_3_reg_430[15]),
        .Q(i_fu_104[15]),
        .R(i_fu_1040));
  FDRE \i_fu_104_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln80_3_reg_430[16]),
        .Q(i_fu_104[16]),
        .R(i_fu_1040));
  FDRE \i_fu_104_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln80_3_reg_430[17]),
        .Q(i_fu_104[17]),
        .R(i_fu_1040));
  FDRE \i_fu_104_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln80_3_reg_430[18]),
        .Q(i_fu_104[18]),
        .R(i_fu_1040));
  FDRE \i_fu_104_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln80_3_reg_430[19]),
        .Q(i_fu_104[19]),
        .R(i_fu_1040));
  FDRE \i_fu_104_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln80_3_reg_430[1]),
        .Q(i_fu_104[1]),
        .R(i_fu_1040));
  FDRE \i_fu_104_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln80_3_reg_430[20]),
        .Q(i_fu_104[20]),
        .R(i_fu_1040));
  FDRE \i_fu_104_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln80_3_reg_430[21]),
        .Q(i_fu_104[21]),
        .R(i_fu_1040));
  FDRE \i_fu_104_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln80_3_reg_430[22]),
        .Q(i_fu_104[22]),
        .R(i_fu_1040));
  FDRE \i_fu_104_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln80_3_reg_430[23]),
        .Q(i_fu_104[23]),
        .R(i_fu_1040));
  FDRE \i_fu_104_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln80_3_reg_430[24]),
        .Q(i_fu_104[24]),
        .R(i_fu_1040));
  FDRE \i_fu_104_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln80_3_reg_430[25]),
        .Q(i_fu_104[25]),
        .R(i_fu_1040));
  FDRE \i_fu_104_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln80_3_reg_430[26]),
        .Q(i_fu_104[26]),
        .R(i_fu_1040));
  FDRE \i_fu_104_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln80_3_reg_430[27]),
        .Q(i_fu_104[27]),
        .R(i_fu_1040));
  FDRE \i_fu_104_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln80_3_reg_430[28]),
        .Q(i_fu_104[28]),
        .R(i_fu_1040));
  FDRE \i_fu_104_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln80_3_reg_430[29]),
        .Q(i_fu_104[29]),
        .R(i_fu_1040));
  FDRE \i_fu_104_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln80_3_reg_430[2]),
        .Q(i_fu_104[2]),
        .R(i_fu_1040));
  FDRE \i_fu_104_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln80_3_reg_430[30]),
        .Q(i_fu_104[30]),
        .R(i_fu_1040));
  FDRE \i_fu_104_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln80_3_reg_430[31]),
        .Q(i_fu_104[31]),
        .R(i_fu_1040));
  FDRE \i_fu_104_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln80_3_reg_430[3]),
        .Q(i_fu_104[3]),
        .R(i_fu_1040));
  FDRE \i_fu_104_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln80_3_reg_430[4]),
        .Q(i_fu_104[4]),
        .R(i_fu_1040));
  FDRE \i_fu_104_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln80_3_reg_430[5]),
        .Q(i_fu_104[5]),
        .R(i_fu_1040));
  FDRE \i_fu_104_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln80_3_reg_430[6]),
        .Q(i_fu_104[6]),
        .R(i_fu_1040));
  FDRE \i_fu_104_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln80_3_reg_430[7]),
        .Q(i_fu_104[7]),
        .R(i_fu_1040));
  FDRE \i_fu_104_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln80_3_reg_430[8]),
        .Q(i_fu_104[8]),
        .R(i_fu_1040));
  FDRE \i_fu_104_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln80_3_reg_430[9]),
        .Q(i_fu_104[9]),
        .R(i_fu_1040));
  FDRE \icmp_ln76_reg_399_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(control_s_axi_U_n_251),
        .Q(\icmp_ln76_reg_399_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \icmp_ln83_reg_443_reg[0] 
       (.C(ap_clk),
        .CE(add_ln80_3_reg_4300),
        .D(icmp_ln83_fu_300_p2),
        .Q(icmp_ln83_reg_443),
        .R(1'b0));
  FDRE \indvar_fu_108_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln76_2_reg_425[0]),
        .Q(zext_ln80_fu_249_p1[10]),
        .R(i_fu_1040));
  FDRE \indvar_fu_108_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln76_2_reg_425[10]),
        .Q(zext_ln80_fu_249_p1[20]),
        .R(i_fu_1040));
  FDRE \indvar_fu_108_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln76_2_reg_425[11]),
        .Q(zext_ln80_fu_249_p1[21]),
        .R(i_fu_1040));
  FDRE \indvar_fu_108_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln76_2_reg_425[12]),
        .Q(zext_ln80_fu_249_p1[22]),
        .R(i_fu_1040));
  FDRE \indvar_fu_108_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln76_2_reg_425[13]),
        .Q(zext_ln80_fu_249_p1[23]),
        .R(i_fu_1040));
  FDRE \indvar_fu_108_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln76_2_reg_425[14]),
        .Q(zext_ln80_fu_249_p1[24]),
        .R(i_fu_1040));
  FDRE \indvar_fu_108_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln76_2_reg_425[15]),
        .Q(zext_ln80_fu_249_p1[25]),
        .R(i_fu_1040));
  FDRE \indvar_fu_108_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln76_2_reg_425[16]),
        .Q(zext_ln80_fu_249_p1[26]),
        .R(i_fu_1040));
  FDRE \indvar_fu_108_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln76_2_reg_425[17]),
        .Q(zext_ln80_fu_249_p1[27]),
        .R(i_fu_1040));
  FDRE \indvar_fu_108_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln76_2_reg_425[18]),
        .Q(zext_ln80_fu_249_p1[28]),
        .R(i_fu_1040));
  FDRE \indvar_fu_108_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln76_2_reg_425[19]),
        .Q(zext_ln80_fu_249_p1[29]),
        .R(i_fu_1040));
  FDRE \indvar_fu_108_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln76_2_reg_425[1]),
        .Q(zext_ln80_fu_249_p1[11]),
        .R(i_fu_1040));
  FDRE \indvar_fu_108_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln76_2_reg_425[20]),
        .Q(zext_ln80_fu_249_p1[30]),
        .R(i_fu_1040));
  FDRE \indvar_fu_108_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln76_2_reg_425[21]),
        .Q(zext_ln80_fu_249_p1[31]),
        .R(i_fu_1040));
  FDRE \indvar_fu_108_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln76_2_reg_425[22]),
        .Q(zext_ln80_fu_249_p1[32]),
        .R(i_fu_1040));
  FDRE \indvar_fu_108_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln76_2_reg_425[23]),
        .Q(\indvar_fu_108_reg_n_0_[23] ),
        .R(i_fu_1040));
  FDRE \indvar_fu_108_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln76_2_reg_425[2]),
        .Q(zext_ln80_fu_249_p1[12]),
        .R(i_fu_1040));
  FDRE \indvar_fu_108_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln76_2_reg_425[3]),
        .Q(zext_ln80_fu_249_p1[13]),
        .R(i_fu_1040));
  FDRE \indvar_fu_108_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln76_2_reg_425[4]),
        .Q(zext_ln80_fu_249_p1[14]),
        .R(i_fu_1040));
  FDRE \indvar_fu_108_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln76_2_reg_425[5]),
        .Q(zext_ln80_fu_249_p1[15]),
        .R(i_fu_1040));
  FDRE \indvar_fu_108_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln76_2_reg_425[6]),
        .Q(zext_ln80_fu_249_p1[16]),
        .R(i_fu_1040));
  FDRE \indvar_fu_108_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln76_2_reg_425[7]),
        .Q(zext_ln80_fu_249_p1[17]),
        .R(i_fu_1040));
  FDRE \indvar_fu_108_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln76_2_reg_425[8]),
        .Q(zext_ln80_fu_249_p1[18]),
        .R(i_fu_1040));
  FDRE \indvar_fu_108_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln76_2_reg_425[9]),
        .Q(zext_ln80_fu_249_p1[19]),
        .R(i_fu_1040));
  FDRE \trunc_ln2_reg_447_reg[0] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(in1[2]),
        .Q(trunc_ln2_reg_447[0]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_447_reg[10] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_2_fu_263_p2[12]),
        .Q(trunc_ln2_reg_447[10]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_447_reg[11] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_2_fu_263_p2[13]),
        .Q(trunc_ln2_reg_447[11]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_447_reg[12] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_2_fu_263_p2[14]),
        .Q(trunc_ln2_reg_447[12]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_447_reg[13] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_2_fu_263_p2[15]),
        .Q(trunc_ln2_reg_447[13]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_447_reg[14] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_2_fu_263_p2[16]),
        .Q(trunc_ln2_reg_447[14]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_447_reg[15] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_2_fu_263_p2[17]),
        .Q(trunc_ln2_reg_447[15]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_447_reg[16] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_2_fu_263_p2[18]),
        .Q(trunc_ln2_reg_447[16]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_447_reg[17] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_2_fu_263_p2[19]),
        .Q(trunc_ln2_reg_447[17]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_447_reg[18] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_2_fu_263_p2[20]),
        .Q(trunc_ln2_reg_447[18]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_447_reg[19] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_2_fu_263_p2[21]),
        .Q(trunc_ln2_reg_447[19]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_447_reg[1] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(in1[3]),
        .Q(trunc_ln2_reg_447[1]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_447_reg[20] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_2_fu_263_p2[22]),
        .Q(trunc_ln2_reg_447[20]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_447_reg[21] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_2_fu_263_p2[23]),
        .Q(trunc_ln2_reg_447[21]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_447_reg[22] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_2_fu_263_p2[24]),
        .Q(trunc_ln2_reg_447[22]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_447_reg[23] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_2_fu_263_p2[25]),
        .Q(trunc_ln2_reg_447[23]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_447_reg[24] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_2_fu_263_p2[26]),
        .Q(trunc_ln2_reg_447[24]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_447_reg[25] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_2_fu_263_p2[27]),
        .Q(trunc_ln2_reg_447[25]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_447_reg[26] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_2_fu_263_p2[28]),
        .Q(trunc_ln2_reg_447[26]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_447_reg[27] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_2_fu_263_p2[29]),
        .Q(trunc_ln2_reg_447[27]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_447_reg[28] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_2_fu_263_p2[30]),
        .Q(trunc_ln2_reg_447[28]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_447_reg[29] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_2_fu_263_p2[31]),
        .Q(trunc_ln2_reg_447[29]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_447_reg[2] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(in1[4]),
        .Q(trunc_ln2_reg_447[2]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_447_reg[30] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_2_fu_263_p2[32]),
        .Q(trunc_ln2_reg_447[30]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_447_reg[31] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_2_fu_263_p2[33]),
        .Q(trunc_ln2_reg_447[31]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_447_reg[32] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_2_fu_263_p2[34]),
        .Q(trunc_ln2_reg_447[32]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_447_reg[33] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_2_fu_263_p2[35]),
        .Q(trunc_ln2_reg_447[33]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_447_reg[34] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_2_fu_263_p2[36]),
        .Q(trunc_ln2_reg_447[34]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_447_reg[35] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_2_fu_263_p2[37]),
        .Q(trunc_ln2_reg_447[35]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_447_reg[36] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_2_fu_263_p2[38]),
        .Q(trunc_ln2_reg_447[36]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_447_reg[37] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_2_fu_263_p2[39]),
        .Q(trunc_ln2_reg_447[37]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_447_reg[38] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_2_fu_263_p2[40]),
        .Q(trunc_ln2_reg_447[38]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_447_reg[39] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_2_fu_263_p2[41]),
        .Q(trunc_ln2_reg_447[39]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_447_reg[3] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(in1[5]),
        .Q(trunc_ln2_reg_447[3]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_447_reg[40] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_2_fu_263_p2[42]),
        .Q(trunc_ln2_reg_447[40]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_447_reg[41] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_2_fu_263_p2[43]),
        .Q(trunc_ln2_reg_447[41]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_447_reg[42] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_2_fu_263_p2[44]),
        .Q(trunc_ln2_reg_447[42]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_447_reg[43] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_2_fu_263_p2[45]),
        .Q(trunc_ln2_reg_447[43]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_447_reg[44] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_2_fu_263_p2[46]),
        .Q(trunc_ln2_reg_447[44]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_447_reg[45] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_2_fu_263_p2[47]),
        .Q(trunc_ln2_reg_447[45]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_447_reg[46] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_2_fu_263_p2[48]),
        .Q(trunc_ln2_reg_447[46]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_447_reg[47] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_2_fu_263_p2[49]),
        .Q(trunc_ln2_reg_447[47]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_447_reg[48] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_2_fu_263_p2[50]),
        .Q(trunc_ln2_reg_447[48]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_447_reg[49] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_2_fu_263_p2[51]),
        .Q(trunc_ln2_reg_447[49]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_447_reg[4] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(in1[6]),
        .Q(trunc_ln2_reg_447[4]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_447_reg[50] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_2_fu_263_p2[52]),
        .Q(trunc_ln2_reg_447[50]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_447_reg[51] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_2_fu_263_p2[53]),
        .Q(trunc_ln2_reg_447[51]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_447_reg[52] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_2_fu_263_p2[54]),
        .Q(trunc_ln2_reg_447[52]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_447_reg[53] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_2_fu_263_p2[55]),
        .Q(trunc_ln2_reg_447[53]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_447_reg[54] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_2_fu_263_p2[56]),
        .Q(trunc_ln2_reg_447[54]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_447_reg[55] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_2_fu_263_p2[57]),
        .Q(trunc_ln2_reg_447[55]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_447_reg[56] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_2_fu_263_p2[58]),
        .Q(trunc_ln2_reg_447[56]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_447_reg[57] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_2_fu_263_p2[59]),
        .Q(trunc_ln2_reg_447[57]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_447_reg[58] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_2_fu_263_p2[60]),
        .Q(trunc_ln2_reg_447[58]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_447_reg[59] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_2_fu_263_p2[61]),
        .Q(trunc_ln2_reg_447[59]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_447_reg[5] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(in1[7]),
        .Q(trunc_ln2_reg_447[5]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_447_reg[60] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_2_fu_263_p2[62]),
        .Q(trunc_ln2_reg_447[60]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_447_reg[61] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_2_fu_263_p2[63]),
        .Q(trunc_ln2_reg_447[61]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_447_reg[6] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(in1[8]),
        .Q(trunc_ln2_reg_447[6]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_447_reg[7] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_2_fu_263_p2[9]),
        .Q(trunc_ln2_reg_447[7]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_447_reg[8] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_2_fu_263_p2[10]),
        .Q(trunc_ln2_reg_447[8]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_447_reg[9] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_2_fu_263_p2[11]),
        .Q(trunc_ln2_reg_447[9]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_453_reg[0] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(in2[2]),
        .Q(trunc_ln3_reg_453[0]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_453_reg[10] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_fu_253_p2[12]),
        .Q(trunc_ln3_reg_453[10]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_453_reg[11] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_fu_253_p2[13]),
        .Q(trunc_ln3_reg_453[11]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_453_reg[12] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_fu_253_p2[14]),
        .Q(trunc_ln3_reg_453[12]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_453_reg[13] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_fu_253_p2[15]),
        .Q(trunc_ln3_reg_453[13]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_453_reg[14] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_fu_253_p2[16]),
        .Q(trunc_ln3_reg_453[14]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_453_reg[15] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_fu_253_p2[17]),
        .Q(trunc_ln3_reg_453[15]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_453_reg[16] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_fu_253_p2[18]),
        .Q(trunc_ln3_reg_453[16]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_453_reg[17] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_fu_253_p2[19]),
        .Q(trunc_ln3_reg_453[17]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_453_reg[18] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_fu_253_p2[20]),
        .Q(trunc_ln3_reg_453[18]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_453_reg[19] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_fu_253_p2[21]),
        .Q(trunc_ln3_reg_453[19]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_453_reg[1] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(in2[3]),
        .Q(trunc_ln3_reg_453[1]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_453_reg[20] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_fu_253_p2[22]),
        .Q(trunc_ln3_reg_453[20]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_453_reg[21] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_fu_253_p2[23]),
        .Q(trunc_ln3_reg_453[21]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_453_reg[22] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_fu_253_p2[24]),
        .Q(trunc_ln3_reg_453[22]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_453_reg[23] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_fu_253_p2[25]),
        .Q(trunc_ln3_reg_453[23]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_453_reg[24] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_fu_253_p2[26]),
        .Q(trunc_ln3_reg_453[24]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_453_reg[25] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_fu_253_p2[27]),
        .Q(trunc_ln3_reg_453[25]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_453_reg[26] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_fu_253_p2[28]),
        .Q(trunc_ln3_reg_453[26]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_453_reg[27] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_fu_253_p2[29]),
        .Q(trunc_ln3_reg_453[27]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_453_reg[28] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_fu_253_p2[30]),
        .Q(trunc_ln3_reg_453[28]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_453_reg[29] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_fu_253_p2[31]),
        .Q(trunc_ln3_reg_453[29]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_453_reg[2] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(in2[4]),
        .Q(trunc_ln3_reg_453[2]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_453_reg[30] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_fu_253_p2[32]),
        .Q(trunc_ln3_reg_453[30]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_453_reg[31] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_fu_253_p2[33]),
        .Q(trunc_ln3_reg_453[31]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_453_reg[32] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_fu_253_p2[34]),
        .Q(trunc_ln3_reg_453[32]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_453_reg[33] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_fu_253_p2[35]),
        .Q(trunc_ln3_reg_453[33]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_453_reg[34] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_fu_253_p2[36]),
        .Q(trunc_ln3_reg_453[34]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_453_reg[35] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_fu_253_p2[37]),
        .Q(trunc_ln3_reg_453[35]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_453_reg[36] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_fu_253_p2[38]),
        .Q(trunc_ln3_reg_453[36]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_453_reg[37] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_fu_253_p2[39]),
        .Q(trunc_ln3_reg_453[37]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_453_reg[38] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_fu_253_p2[40]),
        .Q(trunc_ln3_reg_453[38]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_453_reg[39] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_fu_253_p2[41]),
        .Q(trunc_ln3_reg_453[39]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_453_reg[3] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(in2[5]),
        .Q(trunc_ln3_reg_453[3]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_453_reg[40] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_fu_253_p2[42]),
        .Q(trunc_ln3_reg_453[40]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_453_reg[41] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_fu_253_p2[43]),
        .Q(trunc_ln3_reg_453[41]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_453_reg[42] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_fu_253_p2[44]),
        .Q(trunc_ln3_reg_453[42]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_453_reg[43] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_fu_253_p2[45]),
        .Q(trunc_ln3_reg_453[43]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_453_reg[44] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_fu_253_p2[46]),
        .Q(trunc_ln3_reg_453[44]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_453_reg[45] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_fu_253_p2[47]),
        .Q(trunc_ln3_reg_453[45]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_453_reg[46] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_fu_253_p2[48]),
        .Q(trunc_ln3_reg_453[46]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_453_reg[47] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_fu_253_p2[49]),
        .Q(trunc_ln3_reg_453[47]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_453_reg[48] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_fu_253_p2[50]),
        .Q(trunc_ln3_reg_453[48]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_453_reg[49] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_fu_253_p2[51]),
        .Q(trunc_ln3_reg_453[49]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_453_reg[4] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(in2[6]),
        .Q(trunc_ln3_reg_453[4]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_453_reg[50] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_fu_253_p2[52]),
        .Q(trunc_ln3_reg_453[50]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_453_reg[51] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_fu_253_p2[53]),
        .Q(trunc_ln3_reg_453[51]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_453_reg[52] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_fu_253_p2[54]),
        .Q(trunc_ln3_reg_453[52]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_453_reg[53] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_fu_253_p2[55]),
        .Q(trunc_ln3_reg_453[53]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_453_reg[54] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_fu_253_p2[56]),
        .Q(trunc_ln3_reg_453[54]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_453_reg[55] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_fu_253_p2[57]),
        .Q(trunc_ln3_reg_453[55]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_453_reg[56] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_fu_253_p2[58]),
        .Q(trunc_ln3_reg_453[56]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_453_reg[57] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_fu_253_p2[59]),
        .Q(trunc_ln3_reg_453[57]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_453_reg[58] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_fu_253_p2[60]),
        .Q(trunc_ln3_reg_453[58]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_453_reg[59] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_fu_253_p2[61]),
        .Q(trunc_ln3_reg_453[59]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_453_reg[5] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(in2[7]),
        .Q(trunc_ln3_reg_453[5]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_453_reg[60] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_fu_253_p2[62]),
        .Q(trunc_ln3_reg_453[60]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_453_reg[61] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_fu_253_p2[63]),
        .Q(trunc_ln3_reg_453[61]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_453_reg[6] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(in2[8]),
        .Q(trunc_ln3_reg_453[6]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_453_reg[7] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_fu_253_p2[9]),
        .Q(trunc_ln3_reg_453[7]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_453_reg[8] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_fu_253_p2[10]),
        .Q(trunc_ln3_reg_453[8]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_453_reg[9] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(add_ln80_fu_253_p2[11]),
        .Q(trunc_ln3_reg_453[9]),
        .R(1'b0));
  FDRE \trunc_ln83_reg_470_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state73),
        .D(\chunk_size_reg_435_reg_n_0_[0] ),
        .Q(trunc_ln83_reg_470[0]),
        .R(1'b0));
  FDRE \trunc_ln83_reg_470_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state73),
        .D(\chunk_size_reg_435_reg_n_0_[10] ),
        .Q(trunc_ln83_reg_470[10]),
        .R(1'b0));
  FDRE \trunc_ln83_reg_470_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state73),
        .D(\chunk_size_reg_435_reg_n_0_[11] ),
        .Q(trunc_ln83_reg_470[11]),
        .R(1'b0));
  FDRE \trunc_ln83_reg_470_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state73),
        .D(\chunk_size_reg_435_reg_n_0_[12] ),
        .Q(trunc_ln83_reg_470[12]),
        .R(1'b0));
  FDRE \trunc_ln83_reg_470_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state73),
        .D(\chunk_size_reg_435_reg_n_0_[13] ),
        .Q(trunc_ln83_reg_470[13]),
        .R(1'b0));
  FDRE \trunc_ln83_reg_470_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state73),
        .D(\chunk_size_reg_435_reg_n_0_[14] ),
        .Q(trunc_ln83_reg_470[14]),
        .R(1'b0));
  FDRE \trunc_ln83_reg_470_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state73),
        .D(\chunk_size_reg_435_reg_n_0_[15] ),
        .Q(trunc_ln83_reg_470[15]),
        .R(1'b0));
  FDRE \trunc_ln83_reg_470_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state73),
        .D(\chunk_size_reg_435_reg_n_0_[16] ),
        .Q(trunc_ln83_reg_470[16]),
        .R(1'b0));
  FDRE \trunc_ln83_reg_470_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state73),
        .D(\chunk_size_reg_435_reg_n_0_[17] ),
        .Q(trunc_ln83_reg_470[17]),
        .R(1'b0));
  FDRE \trunc_ln83_reg_470_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state73),
        .D(\chunk_size_reg_435_reg_n_0_[18] ),
        .Q(trunc_ln83_reg_470[18]),
        .R(1'b0));
  FDRE \trunc_ln83_reg_470_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state73),
        .D(\chunk_size_reg_435_reg_n_0_[19] ),
        .Q(trunc_ln83_reg_470[19]),
        .R(1'b0));
  FDRE \trunc_ln83_reg_470_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state73),
        .D(\chunk_size_reg_435_reg_n_0_[1] ),
        .Q(trunc_ln83_reg_470[1]),
        .R(1'b0));
  FDRE \trunc_ln83_reg_470_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state73),
        .D(\chunk_size_reg_435_reg_n_0_[20] ),
        .Q(trunc_ln83_reg_470[20]),
        .R(1'b0));
  FDRE \trunc_ln83_reg_470_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state73),
        .D(\chunk_size_reg_435_reg_n_0_[21] ),
        .Q(trunc_ln83_reg_470[21]),
        .R(1'b0));
  FDRE \trunc_ln83_reg_470_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state73),
        .D(\chunk_size_reg_435_reg_n_0_[22] ),
        .Q(trunc_ln83_reg_470[22]),
        .R(1'b0));
  FDRE \trunc_ln83_reg_470_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state73),
        .D(\chunk_size_reg_435_reg_n_0_[23] ),
        .Q(trunc_ln83_reg_470[23]),
        .R(1'b0));
  FDRE \trunc_ln83_reg_470_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state73),
        .D(\chunk_size_reg_435_reg_n_0_[24] ),
        .Q(trunc_ln83_reg_470[24]),
        .R(1'b0));
  FDRE \trunc_ln83_reg_470_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state73),
        .D(\chunk_size_reg_435_reg_n_0_[25] ),
        .Q(trunc_ln83_reg_470[25]),
        .R(1'b0));
  FDRE \trunc_ln83_reg_470_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state73),
        .D(\chunk_size_reg_435_reg_n_0_[26] ),
        .Q(trunc_ln83_reg_470[26]),
        .R(1'b0));
  FDRE \trunc_ln83_reg_470_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state73),
        .D(\chunk_size_reg_435_reg_n_0_[27] ),
        .Q(trunc_ln83_reg_470[27]),
        .R(1'b0));
  FDRE \trunc_ln83_reg_470_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state73),
        .D(\chunk_size_reg_435_reg_n_0_[28] ),
        .Q(trunc_ln83_reg_470[28]),
        .R(1'b0));
  FDRE \trunc_ln83_reg_470_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state73),
        .D(\chunk_size_reg_435_reg_n_0_[29] ),
        .Q(trunc_ln83_reg_470[29]),
        .R(1'b0));
  FDRE \trunc_ln83_reg_470_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state73),
        .D(\chunk_size_reg_435_reg_n_0_[2] ),
        .Q(trunc_ln83_reg_470[2]),
        .R(1'b0));
  FDRE \trunc_ln83_reg_470_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state73),
        .D(\chunk_size_reg_435_reg_n_0_[30] ),
        .Q(trunc_ln83_reg_470[30]),
        .R(1'b0));
  FDRE \trunc_ln83_reg_470_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state73),
        .D(\chunk_size_reg_435_reg_n_0_[3] ),
        .Q(trunc_ln83_reg_470[3]),
        .R(1'b0));
  FDRE \trunc_ln83_reg_470_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state73),
        .D(\chunk_size_reg_435_reg_n_0_[4] ),
        .Q(trunc_ln83_reg_470[4]),
        .R(1'b0));
  FDRE \trunc_ln83_reg_470_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state73),
        .D(\chunk_size_reg_435_reg_n_0_[5] ),
        .Q(trunc_ln83_reg_470[5]),
        .R(1'b0));
  FDRE \trunc_ln83_reg_470_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state73),
        .D(\chunk_size_reg_435_reg_n_0_[6] ),
        .Q(trunc_ln83_reg_470[6]),
        .R(1'b0));
  FDRE \trunc_ln83_reg_470_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state73),
        .D(\chunk_size_reg_435_reg_n_0_[7] ),
        .Q(trunc_ln83_reg_470[7]),
        .R(1'b0));
  FDRE \trunc_ln83_reg_470_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state73),
        .D(\chunk_size_reg_435_reg_n_0_[8] ),
        .Q(trunc_ln83_reg_470[8]),
        .R(1'b0));
  FDRE \trunc_ln83_reg_470_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state73),
        .D(\chunk_size_reg_435_reg_n_0_[9] ),
        .Q(trunc_ln83_reg_470[9]),
        .R(1'b0));
  FDRE \trunc_ln90_1_reg_459_reg[0] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(out_r[2]),
        .Q(trunc_ln90_1_reg_459[0]),
        .R(1'b0));
  FDRE \trunc_ln90_1_reg_459_reg[10] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(p_0_in[10]),
        .Q(trunc_ln90_1_reg_459[10]),
        .R(1'b0));
  FDRE \trunc_ln90_1_reg_459_reg[11] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(p_0_in[11]),
        .Q(trunc_ln90_1_reg_459[11]),
        .R(1'b0));
  FDRE \trunc_ln90_1_reg_459_reg[12] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(p_0_in[12]),
        .Q(trunc_ln90_1_reg_459[12]),
        .R(1'b0));
  FDRE \trunc_ln90_1_reg_459_reg[13] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(p_0_in[13]),
        .Q(trunc_ln90_1_reg_459[13]),
        .R(1'b0));
  FDRE \trunc_ln90_1_reg_459_reg[14] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(p_0_in[14]),
        .Q(trunc_ln90_1_reg_459[14]),
        .R(1'b0));
  FDRE \trunc_ln90_1_reg_459_reg[15] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(p_0_in[15]),
        .Q(trunc_ln90_1_reg_459[15]),
        .R(1'b0));
  FDRE \trunc_ln90_1_reg_459_reg[16] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(p_0_in[16]),
        .Q(trunc_ln90_1_reg_459[16]),
        .R(1'b0));
  FDRE \trunc_ln90_1_reg_459_reg[17] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(p_0_in[17]),
        .Q(trunc_ln90_1_reg_459[17]),
        .R(1'b0));
  FDRE \trunc_ln90_1_reg_459_reg[18] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(p_0_in[18]),
        .Q(trunc_ln90_1_reg_459[18]),
        .R(1'b0));
  FDRE \trunc_ln90_1_reg_459_reg[19] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(p_0_in[19]),
        .Q(trunc_ln90_1_reg_459[19]),
        .R(1'b0));
  FDRE \trunc_ln90_1_reg_459_reg[1] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(out_r[3]),
        .Q(trunc_ln90_1_reg_459[1]),
        .R(1'b0));
  FDRE \trunc_ln90_1_reg_459_reg[20] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(p_0_in[20]),
        .Q(trunc_ln90_1_reg_459[20]),
        .R(1'b0));
  FDRE \trunc_ln90_1_reg_459_reg[21] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(p_0_in[21]),
        .Q(trunc_ln90_1_reg_459[21]),
        .R(1'b0));
  FDRE \trunc_ln90_1_reg_459_reg[22] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(p_0_in[22]),
        .Q(trunc_ln90_1_reg_459[22]),
        .R(1'b0));
  FDRE \trunc_ln90_1_reg_459_reg[23] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(p_0_in[23]),
        .Q(trunc_ln90_1_reg_459[23]),
        .R(1'b0));
  FDRE \trunc_ln90_1_reg_459_reg[24] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(p_0_in[24]),
        .Q(trunc_ln90_1_reg_459[24]),
        .R(1'b0));
  FDRE \trunc_ln90_1_reg_459_reg[25] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(p_0_in[25]),
        .Q(trunc_ln90_1_reg_459[25]),
        .R(1'b0));
  FDRE \trunc_ln90_1_reg_459_reg[26] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(p_0_in[26]),
        .Q(trunc_ln90_1_reg_459[26]),
        .R(1'b0));
  FDRE \trunc_ln90_1_reg_459_reg[27] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(p_0_in[27]),
        .Q(trunc_ln90_1_reg_459[27]),
        .R(1'b0));
  FDRE \trunc_ln90_1_reg_459_reg[28] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(p_0_in[28]),
        .Q(trunc_ln90_1_reg_459[28]),
        .R(1'b0));
  FDRE \trunc_ln90_1_reg_459_reg[29] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(p_0_in[29]),
        .Q(trunc_ln90_1_reg_459[29]),
        .R(1'b0));
  FDRE \trunc_ln90_1_reg_459_reg[2] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(out_r[4]),
        .Q(trunc_ln90_1_reg_459[2]),
        .R(1'b0));
  FDRE \trunc_ln90_1_reg_459_reg[30] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(p_0_in[30]),
        .Q(trunc_ln90_1_reg_459[30]),
        .R(1'b0));
  FDRE \trunc_ln90_1_reg_459_reg[31] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(p_0_in[31]),
        .Q(trunc_ln90_1_reg_459[31]),
        .R(1'b0));
  FDRE \trunc_ln90_1_reg_459_reg[32] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(p_0_in[32]),
        .Q(trunc_ln90_1_reg_459[32]),
        .R(1'b0));
  FDRE \trunc_ln90_1_reg_459_reg[33] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(p_0_in[33]),
        .Q(trunc_ln90_1_reg_459[33]),
        .R(1'b0));
  FDRE \trunc_ln90_1_reg_459_reg[34] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(p_0_in[34]),
        .Q(trunc_ln90_1_reg_459[34]),
        .R(1'b0));
  FDRE \trunc_ln90_1_reg_459_reg[35] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(p_0_in[35]),
        .Q(trunc_ln90_1_reg_459[35]),
        .R(1'b0));
  FDRE \trunc_ln90_1_reg_459_reg[36] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(p_0_in[36]),
        .Q(trunc_ln90_1_reg_459[36]),
        .R(1'b0));
  FDRE \trunc_ln90_1_reg_459_reg[37] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(p_0_in[37]),
        .Q(trunc_ln90_1_reg_459[37]),
        .R(1'b0));
  FDRE \trunc_ln90_1_reg_459_reg[38] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(p_0_in[38]),
        .Q(trunc_ln90_1_reg_459[38]),
        .R(1'b0));
  FDRE \trunc_ln90_1_reg_459_reg[39] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(p_0_in[39]),
        .Q(trunc_ln90_1_reg_459[39]),
        .R(1'b0));
  FDRE \trunc_ln90_1_reg_459_reg[3] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(out_r[5]),
        .Q(trunc_ln90_1_reg_459[3]),
        .R(1'b0));
  FDRE \trunc_ln90_1_reg_459_reg[40] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(p_0_in[40]),
        .Q(trunc_ln90_1_reg_459[40]),
        .R(1'b0));
  FDRE \trunc_ln90_1_reg_459_reg[41] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(p_0_in[41]),
        .Q(trunc_ln90_1_reg_459[41]),
        .R(1'b0));
  FDRE \trunc_ln90_1_reg_459_reg[42] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(p_0_in[42]),
        .Q(trunc_ln90_1_reg_459[42]),
        .R(1'b0));
  FDRE \trunc_ln90_1_reg_459_reg[43] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(p_0_in[43]),
        .Q(trunc_ln90_1_reg_459[43]),
        .R(1'b0));
  FDRE \trunc_ln90_1_reg_459_reg[44] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(p_0_in[44]),
        .Q(trunc_ln90_1_reg_459[44]),
        .R(1'b0));
  FDRE \trunc_ln90_1_reg_459_reg[45] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(p_0_in[45]),
        .Q(trunc_ln90_1_reg_459[45]),
        .R(1'b0));
  FDRE \trunc_ln90_1_reg_459_reg[46] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(p_0_in[46]),
        .Q(trunc_ln90_1_reg_459[46]),
        .R(1'b0));
  FDRE \trunc_ln90_1_reg_459_reg[47] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(p_0_in[47]),
        .Q(trunc_ln90_1_reg_459[47]),
        .R(1'b0));
  FDRE \trunc_ln90_1_reg_459_reg[48] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(p_0_in[48]),
        .Q(trunc_ln90_1_reg_459[48]),
        .R(1'b0));
  FDRE \trunc_ln90_1_reg_459_reg[49] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(p_0_in[49]),
        .Q(trunc_ln90_1_reg_459[49]),
        .R(1'b0));
  FDRE \trunc_ln90_1_reg_459_reg[4] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(out_r[6]),
        .Q(trunc_ln90_1_reg_459[4]),
        .R(1'b0));
  FDRE \trunc_ln90_1_reg_459_reg[50] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(p_0_in[50]),
        .Q(trunc_ln90_1_reg_459[50]),
        .R(1'b0));
  FDRE \trunc_ln90_1_reg_459_reg[51] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(p_0_in[51]),
        .Q(trunc_ln90_1_reg_459[51]),
        .R(1'b0));
  FDRE \trunc_ln90_1_reg_459_reg[52] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(p_0_in[52]),
        .Q(trunc_ln90_1_reg_459[52]),
        .R(1'b0));
  FDRE \trunc_ln90_1_reg_459_reg[53] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(p_0_in[53]),
        .Q(trunc_ln90_1_reg_459[53]),
        .R(1'b0));
  FDRE \trunc_ln90_1_reg_459_reg[54] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(p_0_in[54]),
        .Q(trunc_ln90_1_reg_459[54]),
        .R(1'b0));
  FDRE \trunc_ln90_1_reg_459_reg[55] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(p_0_in[55]),
        .Q(trunc_ln90_1_reg_459[55]),
        .R(1'b0));
  FDRE \trunc_ln90_1_reg_459_reg[56] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(p_0_in[56]),
        .Q(trunc_ln90_1_reg_459[56]),
        .R(1'b0));
  FDRE \trunc_ln90_1_reg_459_reg[57] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(p_0_in[57]),
        .Q(trunc_ln90_1_reg_459[57]),
        .R(1'b0));
  FDRE \trunc_ln90_1_reg_459_reg[58] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(p_0_in[58]),
        .Q(trunc_ln90_1_reg_459[58]),
        .R(1'b0));
  FDRE \trunc_ln90_1_reg_459_reg[59] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(p_0_in[59]),
        .Q(trunc_ln90_1_reg_459[59]),
        .R(1'b0));
  FDRE \trunc_ln90_1_reg_459_reg[5] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(out_r[7]),
        .Q(trunc_ln90_1_reg_459[5]),
        .R(1'b0));
  FDRE \trunc_ln90_1_reg_459_reg[60] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(p_0_in[60]),
        .Q(trunc_ln90_1_reg_459[60]),
        .R(1'b0));
  FDRE \trunc_ln90_1_reg_459_reg[61] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(p_0_in[61]),
        .Q(trunc_ln90_1_reg_459[61]),
        .R(1'b0));
  FDRE \trunc_ln90_1_reg_459_reg[6] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(out_r[8]),
        .Q(trunc_ln90_1_reg_459[6]),
        .R(1'b0));
  FDRE \trunc_ln90_1_reg_459_reg[7] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(p_0_in[7]),
        .Q(trunc_ln90_1_reg_459[7]),
        .R(1'b0));
  FDRE \trunc_ln90_1_reg_459_reg[8] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(p_0_in[8]),
        .Q(trunc_ln90_1_reg_459[8]),
        .R(1'b0));
  FDRE \trunc_ln90_1_reg_459_reg[9] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_4470),
        .D(p_0_in[9]),
        .Q(trunc_ln90_1_reg_459[9]),
        .R(1'b0));
  system_krnl_vadd_1_0_krnl_vadd_v1_buffer v1_buffer_U
       (.ADDRARDADDR(v1_buffer_address0),
        .WEA(v1_buffer_we0),
        .ap_clk(ap_clk),
        .ram_reg_0(grp_krnl_vadd_Pipeline_read1_fu_155_v1_buffer_d0),
        .v1_buffer_ce0(v1_buffer_ce0),
        .v1_buffer_q0(v1_buffer_q0));
endmodule

(* ORIG_REF_NAME = "krnl_vadd_control_s_axi" *) 
module system_krnl_vadd_1_0_krnl_vadd_control_s_axi
   (zext_ln76_fu_200_p1,
    CO,
    \int_size_reg[30]_0 ,
    \icmp_ln83_reg_443[0]_i_16_0 ,
    D,
    \int_in1_reg[63]_0 ,
    \int_in2_reg[63]_0 ,
    int_ap_continue_reg_0,
    \ap_CS_fsm_reg[213] ,
    ap_start,
    SR,
    E,
    \icmp_ln76_reg_399_reg[0] ,
    \int_size_reg[15]_0 ,
    \ap_CS_fsm_reg[0] ,
    \icmp_ln76_reg_399_reg[0]_0 ,
    s_axi_control_BVALID,
    \FSM_onehot_wstate_reg[2]_0 ,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_control_RVALID,
    \FSM_onehot_rstate_reg[1]_0 ,
    s_axi_control_RDATA,
    interrupt,
    Q,
    ap_rst_n_inv,
    ap_done_reg,
    int_ap_ready_reg_0,
    \ap_CS_fsm_reg[213]_0 ,
    add_ln80_3_reg_4300,
    \ap_CS_fsm_reg[213]_1 ,
    int_task_ap_done_reg_i_2_0,
    \chunk_size_reg_435_reg[31] ,
    \chunk_size_reg_435_reg[8]_i_2_0 ,
    gmem_ARREADY,
    ap_clk,
    s_axi_control_AWADDR,
    s_axi_control_WDATA,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    s_axi_control_WVALID,
    s_axi_control_WSTRB,
    s_axi_control_BREADY,
    s_axi_control_AWVALID,
    s_axi_control_RREADY);
  output [22:0]zext_ln76_fu_200_p1;
  output [0:0]CO;
  output [30:0]\int_size_reg[30]_0 ;
  output [0:0]\icmp_ln83_reg_443[0]_i_16_0 ;
  output [61:0]D;
  output [61:0]\int_in1_reg[63]_0 ;
  output [61:0]\int_in2_reg[63]_0 ;
  output int_ap_continue_reg_0;
  output [2:0]\ap_CS_fsm_reg[213] ;
  output ap_start;
  output [0:0]SR;
  output [0:0]E;
  output [0:0]\icmp_ln76_reg_399_reg[0] ;
  output [0:0]\int_size_reg[15]_0 ;
  output \ap_CS_fsm_reg[0] ;
  output \icmp_ln76_reg_399_reg[0]_0 ;
  output s_axi_control_BVALID;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output s_axi_control_RVALID;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output [31:0]s_axi_control_RDATA;
  output interrupt;
  input [23:0]Q;
  input ap_rst_n_inv;
  input ap_done_reg;
  input int_ap_ready_reg_0;
  input [4:0]\ap_CS_fsm_reg[213]_0 ;
  input add_ln80_3_reg_4300;
  input \ap_CS_fsm_reg[213]_1 ;
  input [23:0]int_task_ap_done_reg_i_2_0;
  input [30:0]\chunk_size_reg_435_reg[31] ;
  input [24:0]\chunk_size_reg_435_reg[8]_i_2_0 ;
  input gmem_ARREADY;
  input ap_clk;
  input [5:0]s_axi_control_AWADDR;
  input [31:0]s_axi_control_WDATA;
  input [5:0]s_axi_control_ARADDR;
  input s_axi_control_ARVALID;
  input s_axi_control_WVALID;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_BREADY;
  input s_axi_control_AWVALID;
  input s_axi_control_RREADY;

  wire [0:0]CO;
  wire [61:0]D;
  wire [0:0]E;
  wire \FSM_onehot_rstate[1]_i_1_n_0 ;
  wire \FSM_onehot_rstate[2]_i_1_n_0 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_1_n_0 ;
  wire \FSM_onehot_wstate[2]_i_1_n_0 ;
  wire \FSM_onehot_wstate[3]_i_1_n_0 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [23:0]Q;
  wire [0:0]SR;
  wire \add_ln76_1_reg_417[16]_i_10_n_0 ;
  wire \add_ln76_1_reg_417[16]_i_3_n_0 ;
  wire \add_ln76_1_reg_417[16]_i_4_n_0 ;
  wire \add_ln76_1_reg_417[16]_i_5_n_0 ;
  wire \add_ln76_1_reg_417[16]_i_6_n_0 ;
  wire \add_ln76_1_reg_417[16]_i_7_n_0 ;
  wire \add_ln76_1_reg_417[16]_i_8_n_0 ;
  wire \add_ln76_1_reg_417[16]_i_9_n_0 ;
  wire \add_ln76_1_reg_417[23]_i_10_n_0 ;
  wire \add_ln76_1_reg_417[23]_i_11_n_0 ;
  wire \add_ln76_1_reg_417[23]_i_12_n_0 ;
  wire \add_ln76_1_reg_417[23]_i_13_n_0 ;
  wire \add_ln76_1_reg_417[23]_i_14_n_0 ;
  wire \add_ln76_1_reg_417[23]_i_15_n_0 ;
  wire \add_ln76_1_reg_417[23]_i_16_n_0 ;
  wire \add_ln76_1_reg_417[23]_i_17_n_0 ;
  wire \add_ln76_1_reg_417[23]_i_18_n_0 ;
  wire \add_ln76_1_reg_417[23]_i_19_n_0 ;
  wire \add_ln76_1_reg_417[23]_i_20_n_0 ;
  wire \add_ln76_1_reg_417[23]_i_21_n_0 ;
  wire \add_ln76_1_reg_417[23]_i_22_n_0 ;
  wire \add_ln76_1_reg_417[23]_i_23_n_0 ;
  wire \add_ln76_1_reg_417[23]_i_24_n_0 ;
  wire \add_ln76_1_reg_417[23]_i_25_n_0 ;
  wire \add_ln76_1_reg_417[23]_i_26_n_0 ;
  wire \add_ln76_1_reg_417[23]_i_27_n_0 ;
  wire \add_ln76_1_reg_417[23]_i_28_n_0 ;
  wire \add_ln76_1_reg_417[23]_i_29_n_0 ;
  wire \add_ln76_1_reg_417[23]_i_30_n_0 ;
  wire \add_ln76_1_reg_417[23]_i_31_n_0 ;
  wire \add_ln76_1_reg_417[23]_i_32_n_0 ;
  wire \add_ln76_1_reg_417[23]_i_33_n_0 ;
  wire \add_ln76_1_reg_417[23]_i_34_n_0 ;
  wire \add_ln76_1_reg_417[23]_i_35_n_0 ;
  wire \add_ln76_1_reg_417[23]_i_36_n_0 ;
  wire \add_ln76_1_reg_417[23]_i_37_n_0 ;
  wire \add_ln76_1_reg_417[23]_i_38_n_0 ;
  wire \add_ln76_1_reg_417[23]_i_39_n_0 ;
  wire \add_ln76_1_reg_417[23]_i_40_n_0 ;
  wire \add_ln76_1_reg_417[23]_i_41_n_0 ;
  wire \add_ln76_1_reg_417[23]_i_42_n_0 ;
  wire \add_ln76_1_reg_417[23]_i_43_n_0 ;
  wire \add_ln76_1_reg_417[23]_i_6_n_0 ;
  wire \add_ln76_1_reg_417[23]_i_7_n_0 ;
  wire \add_ln76_1_reg_417[23]_i_8_n_0 ;
  wire \add_ln76_1_reg_417[23]_i_9_n_0 ;
  wire \add_ln76_1_reg_417[8]_i_10_n_0 ;
  wire \add_ln76_1_reg_417[8]_i_11_n_0 ;
  wire \add_ln76_1_reg_417[8]_i_12_n_0 ;
  wire \add_ln76_1_reg_417[8]_i_13_n_0 ;
  wire \add_ln76_1_reg_417[8]_i_14_n_0 ;
  wire \add_ln76_1_reg_417[8]_i_15_n_0 ;
  wire \add_ln76_1_reg_417[8]_i_16_n_0 ;
  wire \add_ln76_1_reg_417[8]_i_17_n_0 ;
  wire \add_ln76_1_reg_417[8]_i_18_n_0 ;
  wire \add_ln76_1_reg_417[8]_i_19_n_0 ;
  wire \add_ln76_1_reg_417[8]_i_4_n_0 ;
  wire \add_ln76_1_reg_417[8]_i_5_n_0 ;
  wire \add_ln76_1_reg_417[8]_i_6_n_0 ;
  wire \add_ln76_1_reg_417[8]_i_7_n_0 ;
  wire \add_ln76_1_reg_417[8]_i_8_n_0 ;
  wire \add_ln76_1_reg_417[8]_i_9_n_0 ;
  wire \add_ln76_1_reg_417_reg[16]_i_2_n_0 ;
  wire \add_ln76_1_reg_417_reg[16]_i_2_n_1 ;
  wire \add_ln76_1_reg_417_reg[16]_i_2_n_2 ;
  wire \add_ln76_1_reg_417_reg[16]_i_2_n_3 ;
  wire \add_ln76_1_reg_417_reg[16]_i_2_n_4 ;
  wire \add_ln76_1_reg_417_reg[16]_i_2_n_5 ;
  wire \add_ln76_1_reg_417_reg[16]_i_2_n_6 ;
  wire \add_ln76_1_reg_417_reg[16]_i_2_n_7 ;
  wire \add_ln76_1_reg_417_reg[23]_i_3_n_1 ;
  wire \add_ln76_1_reg_417_reg[23]_i_3_n_2 ;
  wire \add_ln76_1_reg_417_reg[23]_i_3_n_3 ;
  wire \add_ln76_1_reg_417_reg[23]_i_3_n_4 ;
  wire \add_ln76_1_reg_417_reg[23]_i_3_n_5 ;
  wire \add_ln76_1_reg_417_reg[23]_i_3_n_6 ;
  wire \add_ln76_1_reg_417_reg[23]_i_3_n_7 ;
  wire \add_ln76_1_reg_417_reg[23]_i_4_n_3 ;
  wire \add_ln76_1_reg_417_reg[23]_i_4_n_4 ;
  wire \add_ln76_1_reg_417_reg[23]_i_4_n_5 ;
  wire \add_ln76_1_reg_417_reg[23]_i_4_n_6 ;
  wire \add_ln76_1_reg_417_reg[23]_i_4_n_7 ;
  wire \add_ln76_1_reg_417_reg[23]_i_5_n_0 ;
  wire \add_ln76_1_reg_417_reg[23]_i_5_n_1 ;
  wire \add_ln76_1_reg_417_reg[23]_i_5_n_2 ;
  wire \add_ln76_1_reg_417_reg[23]_i_5_n_3 ;
  wire \add_ln76_1_reg_417_reg[23]_i_5_n_4 ;
  wire \add_ln76_1_reg_417_reg[23]_i_5_n_5 ;
  wire \add_ln76_1_reg_417_reg[23]_i_5_n_6 ;
  wire \add_ln76_1_reg_417_reg[23]_i_5_n_7 ;
  wire \add_ln76_1_reg_417_reg[8]_i_2_n_0 ;
  wire \add_ln76_1_reg_417_reg[8]_i_2_n_1 ;
  wire \add_ln76_1_reg_417_reg[8]_i_2_n_2 ;
  wire \add_ln76_1_reg_417_reg[8]_i_2_n_3 ;
  wire \add_ln76_1_reg_417_reg[8]_i_2_n_4 ;
  wire \add_ln76_1_reg_417_reg[8]_i_2_n_5 ;
  wire \add_ln76_1_reg_417_reg[8]_i_2_n_6 ;
  wire \add_ln76_1_reg_417_reg[8]_i_2_n_7 ;
  wire \add_ln76_1_reg_417_reg[8]_i_3_n_0 ;
  wire \add_ln76_1_reg_417_reg[8]_i_3_n_1 ;
  wire \add_ln76_1_reg_417_reg[8]_i_3_n_2 ;
  wire \add_ln76_1_reg_417_reg[8]_i_3_n_3 ;
  wire \add_ln76_1_reg_417_reg[8]_i_3_n_4 ;
  wire \add_ln76_1_reg_417_reg[8]_i_3_n_5 ;
  wire \add_ln76_1_reg_417_reg[8]_i_3_n_6 ;
  wire \add_ln76_1_reg_417_reg[8]_i_3_n_7 ;
  wire add_ln80_3_reg_4300;
  wire \ap_CS_fsm_reg[0] ;
  wire [2:0]\ap_CS_fsm_reg[213] ;
  wire [4:0]\ap_CS_fsm_reg[213]_0 ;
  wire \ap_CS_fsm_reg[213]_1 ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_ready;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ar_hs;
  wire auto_restart_done_i_1_n_0;
  wire auto_restart_done_reg_n_0;
  wire auto_restart_status_i_1_n_0;
  wire auto_restart_status_reg_n_0;
  wire \chunk_size_reg_435[15]_i_2_n_0 ;
  wire \chunk_size_reg_435[15]_i_3_n_0 ;
  wire \chunk_size_reg_435[15]_i_4_n_0 ;
  wire \chunk_size_reg_435[15]_i_5_n_0 ;
  wire \chunk_size_reg_435[15]_i_6_n_0 ;
  wire \chunk_size_reg_435[15]_i_7_n_0 ;
  wire \chunk_size_reg_435[15]_i_8_n_0 ;
  wire \chunk_size_reg_435[15]_i_9_n_0 ;
  wire \chunk_size_reg_435[23]_i_2_n_0 ;
  wire \chunk_size_reg_435[23]_i_3_n_0 ;
  wire \chunk_size_reg_435[23]_i_4_n_0 ;
  wire \chunk_size_reg_435[23]_i_5_n_0 ;
  wire \chunk_size_reg_435[23]_i_6_n_0 ;
  wire \chunk_size_reg_435[23]_i_7_n_0 ;
  wire \chunk_size_reg_435[23]_i_8_n_0 ;
  wire \chunk_size_reg_435[23]_i_9_n_0 ;
  wire \chunk_size_reg_435[31]_i_10_n_0 ;
  wire \chunk_size_reg_435[31]_i_3_n_0 ;
  wire \chunk_size_reg_435[31]_i_4_n_0 ;
  wire \chunk_size_reg_435[31]_i_5_n_0 ;
  wire \chunk_size_reg_435[31]_i_6_n_0 ;
  wire \chunk_size_reg_435[31]_i_7_n_0 ;
  wire \chunk_size_reg_435[31]_i_8_n_0 ;
  wire \chunk_size_reg_435[31]_i_9_n_0 ;
  wire \chunk_size_reg_435[7]_i_2_n_0 ;
  wire \chunk_size_reg_435[7]_i_3_n_0 ;
  wire \chunk_size_reg_435[7]_i_4_n_0 ;
  wire \chunk_size_reg_435[7]_i_5_n_0 ;
  wire \chunk_size_reg_435[7]_i_6_n_0 ;
  wire \chunk_size_reg_435[7]_i_7_n_0 ;
  wire \chunk_size_reg_435[7]_i_8_n_0 ;
  wire \chunk_size_reg_435[7]_i_9_n_0 ;
  wire \chunk_size_reg_435[8]_i_10_n_0 ;
  wire \chunk_size_reg_435[8]_i_11_n_0 ;
  wire \chunk_size_reg_435[8]_i_12_n_0 ;
  wire \chunk_size_reg_435[8]_i_13_n_0 ;
  wire \chunk_size_reg_435[8]_i_14_n_0 ;
  wire \chunk_size_reg_435[8]_i_15_n_0 ;
  wire \chunk_size_reg_435[8]_i_16_n_0 ;
  wire \chunk_size_reg_435[8]_i_17_n_0 ;
  wire \chunk_size_reg_435[8]_i_18_n_0 ;
  wire \chunk_size_reg_435[8]_i_19_n_0 ;
  wire \chunk_size_reg_435[8]_i_20_n_0 ;
  wire \chunk_size_reg_435[8]_i_21_n_0 ;
  wire \chunk_size_reg_435[8]_i_22_n_0 ;
  wire \chunk_size_reg_435[8]_i_23_n_0 ;
  wire \chunk_size_reg_435[8]_i_24_n_0 ;
  wire \chunk_size_reg_435[8]_i_25_n_0 ;
  wire \chunk_size_reg_435[8]_i_26_n_0 ;
  wire \chunk_size_reg_435[8]_i_27_n_0 ;
  wire \chunk_size_reg_435[8]_i_28_n_0 ;
  wire \chunk_size_reg_435[8]_i_29_n_0 ;
  wire \chunk_size_reg_435[8]_i_30_n_0 ;
  wire \chunk_size_reg_435[8]_i_31_n_0 ;
  wire \chunk_size_reg_435[8]_i_32_n_0 ;
  wire \chunk_size_reg_435[8]_i_33_n_0 ;
  wire \chunk_size_reg_435[8]_i_34_n_0 ;
  wire \chunk_size_reg_435[8]_i_35_n_0 ;
  wire \chunk_size_reg_435[8]_i_4_n_0 ;
  wire \chunk_size_reg_435[8]_i_5_n_0 ;
  wire \chunk_size_reg_435[8]_i_6_n_0 ;
  wire \chunk_size_reg_435[8]_i_7_n_0 ;
  wire \chunk_size_reg_435[8]_i_8_n_0 ;
  wire \chunk_size_reg_435[8]_i_9_n_0 ;
  wire \chunk_size_reg_435_reg[15]_i_1_n_0 ;
  wire \chunk_size_reg_435_reg[15]_i_1_n_1 ;
  wire \chunk_size_reg_435_reg[15]_i_1_n_2 ;
  wire \chunk_size_reg_435_reg[15]_i_1_n_3 ;
  wire \chunk_size_reg_435_reg[15]_i_1_n_4 ;
  wire \chunk_size_reg_435_reg[15]_i_1_n_5 ;
  wire \chunk_size_reg_435_reg[15]_i_1_n_6 ;
  wire \chunk_size_reg_435_reg[15]_i_1_n_7 ;
  wire \chunk_size_reg_435_reg[23]_i_1_n_0 ;
  wire \chunk_size_reg_435_reg[23]_i_1_n_1 ;
  wire \chunk_size_reg_435_reg[23]_i_1_n_2 ;
  wire \chunk_size_reg_435_reg[23]_i_1_n_3 ;
  wire \chunk_size_reg_435_reg[23]_i_1_n_4 ;
  wire \chunk_size_reg_435_reg[23]_i_1_n_5 ;
  wire \chunk_size_reg_435_reg[23]_i_1_n_6 ;
  wire \chunk_size_reg_435_reg[23]_i_1_n_7 ;
  wire [30:0]\chunk_size_reg_435_reg[31] ;
  wire \chunk_size_reg_435_reg[31]_i_2_n_1 ;
  wire \chunk_size_reg_435_reg[31]_i_2_n_2 ;
  wire \chunk_size_reg_435_reg[31]_i_2_n_3 ;
  wire \chunk_size_reg_435_reg[31]_i_2_n_4 ;
  wire \chunk_size_reg_435_reg[31]_i_2_n_5 ;
  wire \chunk_size_reg_435_reg[31]_i_2_n_6 ;
  wire \chunk_size_reg_435_reg[31]_i_2_n_7 ;
  wire \chunk_size_reg_435_reg[7]_i_1_n_0 ;
  wire \chunk_size_reg_435_reg[7]_i_1_n_1 ;
  wire \chunk_size_reg_435_reg[7]_i_1_n_2 ;
  wire \chunk_size_reg_435_reg[7]_i_1_n_3 ;
  wire \chunk_size_reg_435_reg[7]_i_1_n_4 ;
  wire \chunk_size_reg_435_reg[7]_i_1_n_5 ;
  wire \chunk_size_reg_435_reg[7]_i_1_n_6 ;
  wire \chunk_size_reg_435_reg[7]_i_1_n_7 ;
  wire [24:0]\chunk_size_reg_435_reg[8]_i_2_0 ;
  wire \chunk_size_reg_435_reg[8]_i_2_n_0 ;
  wire \chunk_size_reg_435_reg[8]_i_2_n_1 ;
  wire \chunk_size_reg_435_reg[8]_i_2_n_2 ;
  wire \chunk_size_reg_435_reg[8]_i_2_n_3 ;
  wire \chunk_size_reg_435_reg[8]_i_2_n_4 ;
  wire \chunk_size_reg_435_reg[8]_i_2_n_5 ;
  wire \chunk_size_reg_435_reg[8]_i_2_n_6 ;
  wire \chunk_size_reg_435_reg[8]_i_2_n_7 ;
  wire \chunk_size_reg_435_reg[8]_i_3_n_0 ;
  wire \chunk_size_reg_435_reg[8]_i_3_n_1 ;
  wire \chunk_size_reg_435_reg[8]_i_3_n_2 ;
  wire \chunk_size_reg_435_reg[8]_i_3_n_3 ;
  wire \chunk_size_reg_435_reg[8]_i_3_n_4 ;
  wire \chunk_size_reg_435_reg[8]_i_3_n_5 ;
  wire \chunk_size_reg_435_reg[8]_i_3_n_6 ;
  wire \chunk_size_reg_435_reg[8]_i_3_n_7 ;
  wire gmem_ARREADY;
  wire icmp_ln76_fu_174_p2;
  wire [0:0]\icmp_ln76_reg_399_reg[0] ;
  wire \icmp_ln76_reg_399_reg[0]_0 ;
  wire \icmp_ln83_reg_443[0]_i_10_n_0 ;
  wire \icmp_ln83_reg_443[0]_i_11_n_0 ;
  wire \icmp_ln83_reg_443[0]_i_12_n_0 ;
  wire \icmp_ln83_reg_443[0]_i_13_n_0 ;
  wire \icmp_ln83_reg_443[0]_i_14_n_0 ;
  wire \icmp_ln83_reg_443[0]_i_15_n_0 ;
  wire [0:0]\icmp_ln83_reg_443[0]_i_16_0 ;
  wire \icmp_ln83_reg_443[0]_i_16_n_0 ;
  wire \icmp_ln83_reg_443[0]_i_17_n_0 ;
  wire \icmp_ln83_reg_443[0]_i_18_n_0 ;
  wire \icmp_ln83_reg_443[0]_i_19_n_0 ;
  wire \icmp_ln83_reg_443[0]_i_20_n_0 ;
  wire \icmp_ln83_reg_443[0]_i_21_n_0 ;
  wire \icmp_ln83_reg_443[0]_i_22_n_0 ;
  wire \icmp_ln83_reg_443[0]_i_23_n_0 ;
  wire \icmp_ln83_reg_443[0]_i_24_n_0 ;
  wire \icmp_ln83_reg_443[0]_i_25_n_0 ;
  wire \icmp_ln83_reg_443[0]_i_26_n_0 ;
  wire \icmp_ln83_reg_443[0]_i_27_n_0 ;
  wire \icmp_ln83_reg_443[0]_i_28_n_0 ;
  wire \icmp_ln83_reg_443[0]_i_29_n_0 ;
  wire \icmp_ln83_reg_443[0]_i_30_n_0 ;
  wire \icmp_ln83_reg_443[0]_i_31_n_0 ;
  wire \icmp_ln83_reg_443[0]_i_32_n_0 ;
  wire \icmp_ln83_reg_443[0]_i_33_n_0 ;
  wire \icmp_ln83_reg_443[0]_i_3_n_0 ;
  wire \icmp_ln83_reg_443[0]_i_4_n_0 ;
  wire \icmp_ln83_reg_443[0]_i_5_n_0 ;
  wire \icmp_ln83_reg_443[0]_i_6_n_0 ;
  wire \icmp_ln83_reg_443[0]_i_7_n_0 ;
  wire \icmp_ln83_reg_443[0]_i_8_n_0 ;
  wire \icmp_ln83_reg_443[0]_i_9_n_0 ;
  wire \icmp_ln83_reg_443_reg[0]_i_1_n_2 ;
  wire \icmp_ln83_reg_443_reg[0]_i_1_n_3 ;
  wire \icmp_ln83_reg_443_reg[0]_i_1_n_4 ;
  wire \icmp_ln83_reg_443_reg[0]_i_1_n_5 ;
  wire \icmp_ln83_reg_443_reg[0]_i_1_n_6 ;
  wire \icmp_ln83_reg_443_reg[0]_i_1_n_7 ;
  wire \icmp_ln83_reg_443_reg[0]_i_2_n_0 ;
  wire \icmp_ln83_reg_443_reg[0]_i_2_n_1 ;
  wire \icmp_ln83_reg_443_reg[0]_i_2_n_2 ;
  wire \icmp_ln83_reg_443_reg[0]_i_2_n_3 ;
  wire \icmp_ln83_reg_443_reg[0]_i_2_n_4 ;
  wire \icmp_ln83_reg_443_reg[0]_i_2_n_5 ;
  wire \icmp_ln83_reg_443_reg[0]_i_2_n_6 ;
  wire \icmp_ln83_reg_443_reg[0]_i_2_n_7 ;
  wire [63:9]in1;
  wire [63:9]in2;
  wire int_ap_continue0;
  wire int_ap_continue_reg_0;
  wire int_ap_idle_i_1_n_0;
  wire int_ap_ready__0;
  wire int_ap_ready_i_1_n_0;
  wire int_ap_ready_i_2_n_0;
  wire int_ap_ready_i_3_n_0;
  wire int_ap_ready_reg_0;
  wire int_ap_start1;
  wire int_ap_start_i_1_n_0;
  wire int_auto_restart_i_1_n_0;
  wire int_gie_i_1_n_0;
  wire int_gie_reg_n_0;
  wire int_ier10_out;
  wire \int_ier[1]_i_2_n_0 ;
  wire \int_ier_reg_n_0_[0] ;
  wire \int_in1[31]_i_1_n_0 ;
  wire \int_in1[31]_i_3_n_0 ;
  wire \int_in1[63]_i_1_n_0 ;
  wire [31:0]int_in1_reg0;
  wire [31:0]int_in1_reg06_out;
  wire [61:0]\int_in1_reg[63]_0 ;
  wire \int_in1_reg_n_0_[0] ;
  wire \int_in1_reg_n_0_[1] ;
  wire \int_in2[31]_i_1_n_0 ;
  wire \int_in2[63]_i_1_n_0 ;
  wire [31:0]int_in2_reg0;
  wire [31:0]int_in2_reg03_out;
  wire [61:0]\int_in2_reg[63]_0 ;
  wire \int_in2_reg_n_0_[0] ;
  wire \int_in2_reg_n_0_[1] ;
  wire int_isr;
  wire int_isr8_out;
  wire \int_isr[0]_i_1_n_0 ;
  wire \int_isr[0]_i_2_n_0 ;
  wire \int_isr[1]_i_1_n_0 ;
  wire \int_isr_reg_n_0_[0] ;
  wire \int_isr_reg_n_0_[1] ;
  wire \int_out_r[31]_i_1_n_0 ;
  wire \int_out_r[63]_i_1_n_0 ;
  wire [31:0]int_out_r_reg0;
  wire [31:0]int_out_r_reg01_out;
  wire \int_out_r_reg_n_0_[0] ;
  wire \int_out_r_reg_n_0_[1] ;
  wire [31:0]int_size0;
  wire \int_size[31]_i_1_n_0 ;
  wire \int_size[31]_i_3_n_0 ;
  wire [0:0]\int_size_reg[15]_0 ;
  wire [30:0]\int_size_reg[30]_0 ;
  wire int_task_ap_done;
  wire int_task_ap_done_i_10_n_0;
  wire int_task_ap_done_i_3_n_0;
  wire int_task_ap_done_i_4_n_0;
  wire int_task_ap_done_i_5_n_0;
  wire int_task_ap_done_i_6_n_0;
  wire int_task_ap_done_i_7_n_0;
  wire int_task_ap_done_i_8_n_0;
  wire int_task_ap_done_i_9_n_0;
  wire [23:0]int_task_ap_done_reg_i_2_0;
  wire int_task_ap_done_reg_i_2_n_1;
  wire int_task_ap_done_reg_i_2_n_2;
  wire int_task_ap_done_reg_i_2_n_3;
  wire int_task_ap_done_reg_i_2_n_4;
  wire int_task_ap_done_reg_i_2_n_5;
  wire int_task_ap_done_reg_i_2_n_6;
  wire int_task_ap_done_reg_i_2_n_7;
  wire interrupt;
  wire [63:9]out_r;
  wire p_0_in;
  wire [7:2]p_7_in;
  wire \rdata[0]_i_1_n_0 ;
  wire \rdata[0]_i_2_n_0 ;
  wire \rdata[0]_i_3_n_0 ;
  wire \rdata[0]_i_4_n_0 ;
  wire \rdata[0]_i_5_n_0 ;
  wire \rdata[10]_i_1_n_0 ;
  wire \rdata[10]_i_2_n_0 ;
  wire \rdata[10]_i_3_n_0 ;
  wire \rdata[11]_i_1_n_0 ;
  wire \rdata[11]_i_2_n_0 ;
  wire \rdata[11]_i_3_n_0 ;
  wire \rdata[12]_i_1_n_0 ;
  wire \rdata[12]_i_2_n_0 ;
  wire \rdata[12]_i_3_n_0 ;
  wire \rdata[13]_i_1_n_0 ;
  wire \rdata[13]_i_2_n_0 ;
  wire \rdata[13]_i_3_n_0 ;
  wire \rdata[14]_i_1_n_0 ;
  wire \rdata[14]_i_2_n_0 ;
  wire \rdata[14]_i_3_n_0 ;
  wire \rdata[15]_i_1_n_0 ;
  wire \rdata[15]_i_2_n_0 ;
  wire \rdata[15]_i_3_n_0 ;
  wire \rdata[16]_i_1_n_0 ;
  wire \rdata[16]_i_2_n_0 ;
  wire \rdata[16]_i_3_n_0 ;
  wire \rdata[17]_i_1_n_0 ;
  wire \rdata[17]_i_2_n_0 ;
  wire \rdata[17]_i_3_n_0 ;
  wire \rdata[18]_i_1_n_0 ;
  wire \rdata[18]_i_2_n_0 ;
  wire \rdata[18]_i_3_n_0 ;
  wire \rdata[19]_i_1_n_0 ;
  wire \rdata[19]_i_2_n_0 ;
  wire \rdata[19]_i_3_n_0 ;
  wire \rdata[1]_i_1_n_0 ;
  wire \rdata[1]_i_2_n_0 ;
  wire \rdata[1]_i_3_n_0 ;
  wire \rdata[1]_i_4_n_0 ;
  wire \rdata[20]_i_1_n_0 ;
  wire \rdata[20]_i_2_n_0 ;
  wire \rdata[20]_i_3_n_0 ;
  wire \rdata[21]_i_1_n_0 ;
  wire \rdata[21]_i_2_n_0 ;
  wire \rdata[21]_i_3_n_0 ;
  wire \rdata[22]_i_1_n_0 ;
  wire \rdata[22]_i_2_n_0 ;
  wire \rdata[22]_i_3_n_0 ;
  wire \rdata[23]_i_1_n_0 ;
  wire \rdata[23]_i_2_n_0 ;
  wire \rdata[23]_i_3_n_0 ;
  wire \rdata[24]_i_1_n_0 ;
  wire \rdata[24]_i_2_n_0 ;
  wire \rdata[24]_i_3_n_0 ;
  wire \rdata[25]_i_1_n_0 ;
  wire \rdata[25]_i_2_n_0 ;
  wire \rdata[25]_i_3_n_0 ;
  wire \rdata[26]_i_1_n_0 ;
  wire \rdata[26]_i_2_n_0 ;
  wire \rdata[26]_i_3_n_0 ;
  wire \rdata[27]_i_1_n_0 ;
  wire \rdata[27]_i_2_n_0 ;
  wire \rdata[27]_i_3_n_0 ;
  wire \rdata[28]_i_1_n_0 ;
  wire \rdata[28]_i_2_n_0 ;
  wire \rdata[28]_i_3_n_0 ;
  wire \rdata[29]_i_1_n_0 ;
  wire \rdata[29]_i_2_n_0 ;
  wire \rdata[29]_i_3_n_0 ;
  wire \rdata[2]_i_1_n_0 ;
  wire \rdata[2]_i_2_n_0 ;
  wire \rdata[2]_i_3_n_0 ;
  wire \rdata[30]_i_1_n_0 ;
  wire \rdata[30]_i_2_n_0 ;
  wire \rdata[30]_i_3_n_0 ;
  wire \rdata[31]_i_1_n_0 ;
  wire \rdata[31]_i_3_n_0 ;
  wire \rdata[31]_i_4_n_0 ;
  wire \rdata[31]_i_5_n_0 ;
  wire \rdata[31]_i_6_n_0 ;
  wire \rdata[31]_i_7_n_0 ;
  wire \rdata[31]_i_8_n_0 ;
  wire \rdata[3]_i_1_n_0 ;
  wire \rdata[3]_i_2_n_0 ;
  wire \rdata[3]_i_3_n_0 ;
  wire \rdata[4]_i_1_n_0 ;
  wire \rdata[4]_i_2_n_0 ;
  wire \rdata[4]_i_3_n_0 ;
  wire \rdata[5]_i_1_n_0 ;
  wire \rdata[5]_i_2_n_0 ;
  wire \rdata[5]_i_3_n_0 ;
  wire \rdata[6]_i_1_n_0 ;
  wire \rdata[6]_i_2_n_0 ;
  wire \rdata[6]_i_3_n_0 ;
  wire \rdata[7]_i_1_n_0 ;
  wire \rdata[7]_i_2_n_0 ;
  wire \rdata[7]_i_3_n_0 ;
  wire \rdata[7]_i_4_n_0 ;
  wire \rdata[8]_i_1_n_0 ;
  wire \rdata[8]_i_2_n_0 ;
  wire \rdata[8]_i_3_n_0 ;
  wire \rdata[9]_i_1_n_0 ;
  wire \rdata[9]_i_2_n_0 ;
  wire \rdata[9]_i_3_n_0 ;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [31:0]size;
  wire [8:8]sub_ln80_fu_287_p2;
  wire task_ap_done;
  wire \trunc_ln2_reg_447[14]_i_2_n_0 ;
  wire \trunc_ln2_reg_447[14]_i_3_n_0 ;
  wire \trunc_ln2_reg_447[14]_i_4_n_0 ;
  wire \trunc_ln2_reg_447[14]_i_5_n_0 ;
  wire \trunc_ln2_reg_447[14]_i_6_n_0 ;
  wire \trunc_ln2_reg_447[14]_i_7_n_0 ;
  wire \trunc_ln2_reg_447[14]_i_8_n_0 ;
  wire \trunc_ln2_reg_447[22]_i_2_n_0 ;
  wire \trunc_ln2_reg_447[22]_i_3_n_0 ;
  wire \trunc_ln2_reg_447[22]_i_4_n_0 ;
  wire \trunc_ln2_reg_447[22]_i_5_n_0 ;
  wire \trunc_ln2_reg_447[22]_i_6_n_0 ;
  wire \trunc_ln2_reg_447[22]_i_7_n_0 ;
  wire \trunc_ln2_reg_447[22]_i_8_n_0 ;
  wire \trunc_ln2_reg_447[22]_i_9_n_0 ;
  wire \trunc_ln2_reg_447[30]_i_2_n_0 ;
  wire \trunc_ln2_reg_447[30]_i_3_n_0 ;
  wire \trunc_ln2_reg_447[30]_i_4_n_0 ;
  wire \trunc_ln2_reg_447[30]_i_5_n_0 ;
  wire \trunc_ln2_reg_447[30]_i_6_n_0 ;
  wire \trunc_ln2_reg_447[30]_i_7_n_0 ;
  wire \trunc_ln2_reg_447[30]_i_8_n_0 ;
  wire \trunc_ln2_reg_447[30]_i_9_n_0 ;
  wire \trunc_ln2_reg_447_reg[14]_i_1_n_0 ;
  wire \trunc_ln2_reg_447_reg[14]_i_1_n_1 ;
  wire \trunc_ln2_reg_447_reg[14]_i_1_n_2 ;
  wire \trunc_ln2_reg_447_reg[14]_i_1_n_3 ;
  wire \trunc_ln2_reg_447_reg[14]_i_1_n_4 ;
  wire \trunc_ln2_reg_447_reg[14]_i_1_n_5 ;
  wire \trunc_ln2_reg_447_reg[14]_i_1_n_6 ;
  wire \trunc_ln2_reg_447_reg[14]_i_1_n_7 ;
  wire \trunc_ln2_reg_447_reg[22]_i_1_n_0 ;
  wire \trunc_ln2_reg_447_reg[22]_i_1_n_1 ;
  wire \trunc_ln2_reg_447_reg[22]_i_1_n_2 ;
  wire \trunc_ln2_reg_447_reg[22]_i_1_n_3 ;
  wire \trunc_ln2_reg_447_reg[22]_i_1_n_4 ;
  wire \trunc_ln2_reg_447_reg[22]_i_1_n_5 ;
  wire \trunc_ln2_reg_447_reg[22]_i_1_n_6 ;
  wire \trunc_ln2_reg_447_reg[22]_i_1_n_7 ;
  wire \trunc_ln2_reg_447_reg[30]_i_1_n_0 ;
  wire \trunc_ln2_reg_447_reg[30]_i_1_n_1 ;
  wire \trunc_ln2_reg_447_reg[30]_i_1_n_2 ;
  wire \trunc_ln2_reg_447_reg[30]_i_1_n_3 ;
  wire \trunc_ln2_reg_447_reg[30]_i_1_n_4 ;
  wire \trunc_ln2_reg_447_reg[30]_i_1_n_5 ;
  wire \trunc_ln2_reg_447_reg[30]_i_1_n_6 ;
  wire \trunc_ln2_reg_447_reg[30]_i_1_n_7 ;
  wire \trunc_ln2_reg_447_reg[38]_i_1_n_0 ;
  wire \trunc_ln2_reg_447_reg[38]_i_1_n_1 ;
  wire \trunc_ln2_reg_447_reg[38]_i_1_n_2 ;
  wire \trunc_ln2_reg_447_reg[38]_i_1_n_3 ;
  wire \trunc_ln2_reg_447_reg[38]_i_1_n_4 ;
  wire \trunc_ln2_reg_447_reg[38]_i_1_n_5 ;
  wire \trunc_ln2_reg_447_reg[38]_i_1_n_6 ;
  wire \trunc_ln2_reg_447_reg[38]_i_1_n_7 ;
  wire \trunc_ln2_reg_447_reg[46]_i_1_n_0 ;
  wire \trunc_ln2_reg_447_reg[46]_i_1_n_1 ;
  wire \trunc_ln2_reg_447_reg[46]_i_1_n_2 ;
  wire \trunc_ln2_reg_447_reg[46]_i_1_n_3 ;
  wire \trunc_ln2_reg_447_reg[46]_i_1_n_4 ;
  wire \trunc_ln2_reg_447_reg[46]_i_1_n_5 ;
  wire \trunc_ln2_reg_447_reg[46]_i_1_n_6 ;
  wire \trunc_ln2_reg_447_reg[46]_i_1_n_7 ;
  wire \trunc_ln2_reg_447_reg[54]_i_1_n_0 ;
  wire \trunc_ln2_reg_447_reg[54]_i_1_n_1 ;
  wire \trunc_ln2_reg_447_reg[54]_i_1_n_2 ;
  wire \trunc_ln2_reg_447_reg[54]_i_1_n_3 ;
  wire \trunc_ln2_reg_447_reg[54]_i_1_n_4 ;
  wire \trunc_ln2_reg_447_reg[54]_i_1_n_5 ;
  wire \trunc_ln2_reg_447_reg[54]_i_1_n_6 ;
  wire \trunc_ln2_reg_447_reg[54]_i_1_n_7 ;
  wire \trunc_ln2_reg_447_reg[61]_i_1_n_2 ;
  wire \trunc_ln2_reg_447_reg[61]_i_1_n_3 ;
  wire \trunc_ln2_reg_447_reg[61]_i_1_n_4 ;
  wire \trunc_ln2_reg_447_reg[61]_i_1_n_5 ;
  wire \trunc_ln2_reg_447_reg[61]_i_1_n_6 ;
  wire \trunc_ln2_reg_447_reg[61]_i_1_n_7 ;
  wire \trunc_ln3_reg_453[14]_i_2_n_0 ;
  wire \trunc_ln3_reg_453[14]_i_3_n_0 ;
  wire \trunc_ln3_reg_453[14]_i_4_n_0 ;
  wire \trunc_ln3_reg_453[14]_i_5_n_0 ;
  wire \trunc_ln3_reg_453[14]_i_6_n_0 ;
  wire \trunc_ln3_reg_453[14]_i_7_n_0 ;
  wire \trunc_ln3_reg_453[14]_i_8_n_0 ;
  wire \trunc_ln3_reg_453[22]_i_2_n_0 ;
  wire \trunc_ln3_reg_453[22]_i_3_n_0 ;
  wire \trunc_ln3_reg_453[22]_i_4_n_0 ;
  wire \trunc_ln3_reg_453[22]_i_5_n_0 ;
  wire \trunc_ln3_reg_453[22]_i_6_n_0 ;
  wire \trunc_ln3_reg_453[22]_i_7_n_0 ;
  wire \trunc_ln3_reg_453[22]_i_8_n_0 ;
  wire \trunc_ln3_reg_453[22]_i_9_n_0 ;
  wire \trunc_ln3_reg_453[30]_i_2_n_0 ;
  wire \trunc_ln3_reg_453[30]_i_3_n_0 ;
  wire \trunc_ln3_reg_453[30]_i_4_n_0 ;
  wire \trunc_ln3_reg_453[30]_i_5_n_0 ;
  wire \trunc_ln3_reg_453[30]_i_6_n_0 ;
  wire \trunc_ln3_reg_453[30]_i_7_n_0 ;
  wire \trunc_ln3_reg_453[30]_i_8_n_0 ;
  wire \trunc_ln3_reg_453[30]_i_9_n_0 ;
  wire \trunc_ln3_reg_453_reg[14]_i_1_n_0 ;
  wire \trunc_ln3_reg_453_reg[14]_i_1_n_1 ;
  wire \trunc_ln3_reg_453_reg[14]_i_1_n_2 ;
  wire \trunc_ln3_reg_453_reg[14]_i_1_n_3 ;
  wire \trunc_ln3_reg_453_reg[14]_i_1_n_4 ;
  wire \trunc_ln3_reg_453_reg[14]_i_1_n_5 ;
  wire \trunc_ln3_reg_453_reg[14]_i_1_n_6 ;
  wire \trunc_ln3_reg_453_reg[14]_i_1_n_7 ;
  wire \trunc_ln3_reg_453_reg[22]_i_1_n_0 ;
  wire \trunc_ln3_reg_453_reg[22]_i_1_n_1 ;
  wire \trunc_ln3_reg_453_reg[22]_i_1_n_2 ;
  wire \trunc_ln3_reg_453_reg[22]_i_1_n_3 ;
  wire \trunc_ln3_reg_453_reg[22]_i_1_n_4 ;
  wire \trunc_ln3_reg_453_reg[22]_i_1_n_5 ;
  wire \trunc_ln3_reg_453_reg[22]_i_1_n_6 ;
  wire \trunc_ln3_reg_453_reg[22]_i_1_n_7 ;
  wire \trunc_ln3_reg_453_reg[30]_i_1_n_0 ;
  wire \trunc_ln3_reg_453_reg[30]_i_1_n_1 ;
  wire \trunc_ln3_reg_453_reg[30]_i_1_n_2 ;
  wire \trunc_ln3_reg_453_reg[30]_i_1_n_3 ;
  wire \trunc_ln3_reg_453_reg[30]_i_1_n_4 ;
  wire \trunc_ln3_reg_453_reg[30]_i_1_n_5 ;
  wire \trunc_ln3_reg_453_reg[30]_i_1_n_6 ;
  wire \trunc_ln3_reg_453_reg[30]_i_1_n_7 ;
  wire \trunc_ln3_reg_453_reg[38]_i_1_n_0 ;
  wire \trunc_ln3_reg_453_reg[38]_i_1_n_1 ;
  wire \trunc_ln3_reg_453_reg[38]_i_1_n_2 ;
  wire \trunc_ln3_reg_453_reg[38]_i_1_n_3 ;
  wire \trunc_ln3_reg_453_reg[38]_i_1_n_4 ;
  wire \trunc_ln3_reg_453_reg[38]_i_1_n_5 ;
  wire \trunc_ln3_reg_453_reg[38]_i_1_n_6 ;
  wire \trunc_ln3_reg_453_reg[38]_i_1_n_7 ;
  wire \trunc_ln3_reg_453_reg[46]_i_1_n_0 ;
  wire \trunc_ln3_reg_453_reg[46]_i_1_n_1 ;
  wire \trunc_ln3_reg_453_reg[46]_i_1_n_2 ;
  wire \trunc_ln3_reg_453_reg[46]_i_1_n_3 ;
  wire \trunc_ln3_reg_453_reg[46]_i_1_n_4 ;
  wire \trunc_ln3_reg_453_reg[46]_i_1_n_5 ;
  wire \trunc_ln3_reg_453_reg[46]_i_1_n_6 ;
  wire \trunc_ln3_reg_453_reg[46]_i_1_n_7 ;
  wire \trunc_ln3_reg_453_reg[54]_i_1_n_0 ;
  wire \trunc_ln3_reg_453_reg[54]_i_1_n_1 ;
  wire \trunc_ln3_reg_453_reg[54]_i_1_n_2 ;
  wire \trunc_ln3_reg_453_reg[54]_i_1_n_3 ;
  wire \trunc_ln3_reg_453_reg[54]_i_1_n_4 ;
  wire \trunc_ln3_reg_453_reg[54]_i_1_n_5 ;
  wire \trunc_ln3_reg_453_reg[54]_i_1_n_6 ;
  wire \trunc_ln3_reg_453_reg[54]_i_1_n_7 ;
  wire \trunc_ln3_reg_453_reg[61]_i_1_n_2 ;
  wire \trunc_ln3_reg_453_reg[61]_i_1_n_3 ;
  wire \trunc_ln3_reg_453_reg[61]_i_1_n_4 ;
  wire \trunc_ln3_reg_453_reg[61]_i_1_n_5 ;
  wire \trunc_ln3_reg_453_reg[61]_i_1_n_6 ;
  wire \trunc_ln3_reg_453_reg[61]_i_1_n_7 ;
  wire \trunc_ln90_1_reg_459[14]_i_2_n_0 ;
  wire \trunc_ln90_1_reg_459[14]_i_3_n_0 ;
  wire \trunc_ln90_1_reg_459[14]_i_4_n_0 ;
  wire \trunc_ln90_1_reg_459[14]_i_5_n_0 ;
  wire \trunc_ln90_1_reg_459[14]_i_6_n_0 ;
  wire \trunc_ln90_1_reg_459[14]_i_7_n_0 ;
  wire \trunc_ln90_1_reg_459[14]_i_8_n_0 ;
  wire \trunc_ln90_1_reg_459[22]_i_2_n_0 ;
  wire \trunc_ln90_1_reg_459[22]_i_3_n_0 ;
  wire \trunc_ln90_1_reg_459[22]_i_4_n_0 ;
  wire \trunc_ln90_1_reg_459[22]_i_5_n_0 ;
  wire \trunc_ln90_1_reg_459[22]_i_6_n_0 ;
  wire \trunc_ln90_1_reg_459[22]_i_7_n_0 ;
  wire \trunc_ln90_1_reg_459[22]_i_8_n_0 ;
  wire \trunc_ln90_1_reg_459[22]_i_9_n_0 ;
  wire \trunc_ln90_1_reg_459[30]_i_2_n_0 ;
  wire \trunc_ln90_1_reg_459[30]_i_3_n_0 ;
  wire \trunc_ln90_1_reg_459[30]_i_4_n_0 ;
  wire \trunc_ln90_1_reg_459[30]_i_5_n_0 ;
  wire \trunc_ln90_1_reg_459[30]_i_6_n_0 ;
  wire \trunc_ln90_1_reg_459[30]_i_7_n_0 ;
  wire \trunc_ln90_1_reg_459[30]_i_8_n_0 ;
  wire \trunc_ln90_1_reg_459[30]_i_9_n_0 ;
  wire \trunc_ln90_1_reg_459_reg[14]_i_1_n_0 ;
  wire \trunc_ln90_1_reg_459_reg[14]_i_1_n_1 ;
  wire \trunc_ln90_1_reg_459_reg[14]_i_1_n_2 ;
  wire \trunc_ln90_1_reg_459_reg[14]_i_1_n_3 ;
  wire \trunc_ln90_1_reg_459_reg[14]_i_1_n_4 ;
  wire \trunc_ln90_1_reg_459_reg[14]_i_1_n_5 ;
  wire \trunc_ln90_1_reg_459_reg[14]_i_1_n_6 ;
  wire \trunc_ln90_1_reg_459_reg[14]_i_1_n_7 ;
  wire \trunc_ln90_1_reg_459_reg[22]_i_1_n_0 ;
  wire \trunc_ln90_1_reg_459_reg[22]_i_1_n_1 ;
  wire \trunc_ln90_1_reg_459_reg[22]_i_1_n_2 ;
  wire \trunc_ln90_1_reg_459_reg[22]_i_1_n_3 ;
  wire \trunc_ln90_1_reg_459_reg[22]_i_1_n_4 ;
  wire \trunc_ln90_1_reg_459_reg[22]_i_1_n_5 ;
  wire \trunc_ln90_1_reg_459_reg[22]_i_1_n_6 ;
  wire \trunc_ln90_1_reg_459_reg[22]_i_1_n_7 ;
  wire \trunc_ln90_1_reg_459_reg[30]_i_1_n_0 ;
  wire \trunc_ln90_1_reg_459_reg[30]_i_1_n_1 ;
  wire \trunc_ln90_1_reg_459_reg[30]_i_1_n_2 ;
  wire \trunc_ln90_1_reg_459_reg[30]_i_1_n_3 ;
  wire \trunc_ln90_1_reg_459_reg[30]_i_1_n_4 ;
  wire \trunc_ln90_1_reg_459_reg[30]_i_1_n_5 ;
  wire \trunc_ln90_1_reg_459_reg[30]_i_1_n_6 ;
  wire \trunc_ln90_1_reg_459_reg[30]_i_1_n_7 ;
  wire \trunc_ln90_1_reg_459_reg[38]_i_1_n_0 ;
  wire \trunc_ln90_1_reg_459_reg[38]_i_1_n_1 ;
  wire \trunc_ln90_1_reg_459_reg[38]_i_1_n_2 ;
  wire \trunc_ln90_1_reg_459_reg[38]_i_1_n_3 ;
  wire \trunc_ln90_1_reg_459_reg[38]_i_1_n_4 ;
  wire \trunc_ln90_1_reg_459_reg[38]_i_1_n_5 ;
  wire \trunc_ln90_1_reg_459_reg[38]_i_1_n_6 ;
  wire \trunc_ln90_1_reg_459_reg[38]_i_1_n_7 ;
  wire \trunc_ln90_1_reg_459_reg[46]_i_1_n_0 ;
  wire \trunc_ln90_1_reg_459_reg[46]_i_1_n_1 ;
  wire \trunc_ln90_1_reg_459_reg[46]_i_1_n_2 ;
  wire \trunc_ln90_1_reg_459_reg[46]_i_1_n_3 ;
  wire \trunc_ln90_1_reg_459_reg[46]_i_1_n_4 ;
  wire \trunc_ln90_1_reg_459_reg[46]_i_1_n_5 ;
  wire \trunc_ln90_1_reg_459_reg[46]_i_1_n_6 ;
  wire \trunc_ln90_1_reg_459_reg[46]_i_1_n_7 ;
  wire \trunc_ln90_1_reg_459_reg[54]_i_1_n_0 ;
  wire \trunc_ln90_1_reg_459_reg[54]_i_1_n_1 ;
  wire \trunc_ln90_1_reg_459_reg[54]_i_1_n_2 ;
  wire \trunc_ln90_1_reg_459_reg[54]_i_1_n_3 ;
  wire \trunc_ln90_1_reg_459_reg[54]_i_1_n_4 ;
  wire \trunc_ln90_1_reg_459_reg[54]_i_1_n_5 ;
  wire \trunc_ln90_1_reg_459_reg[54]_i_1_n_6 ;
  wire \trunc_ln90_1_reg_459_reg[54]_i_1_n_7 ;
  wire \trunc_ln90_1_reg_459_reg[61]_i_2_n_2 ;
  wire \trunc_ln90_1_reg_459_reg[61]_i_2_n_3 ;
  wire \trunc_ln90_1_reg_459_reg[61]_i_2_n_4 ;
  wire \trunc_ln90_1_reg_459_reg[61]_i_2_n_5 ;
  wire \trunc_ln90_1_reg_459_reg[61]_i_2_n_6 ;
  wire \trunc_ln90_1_reg_459_reg[61]_i_2_n_7 ;
  wire waddr;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;
  wire [22:0]zext_ln76_fu_200_p1;
  wire [7:0]\NLW_add_ln76_1_reg_417_reg[23]_i_3_O_UNCONNECTED ;
  wire [7:5]\NLW_add_ln76_1_reg_417_reg[23]_i_4_CO_UNCONNECTED ;
  wire [7:6]\NLW_add_ln76_1_reg_417_reg[23]_i_4_O_UNCONNECTED ;
  wire [7:0]\NLW_add_ln76_1_reg_417_reg[23]_i_5_O_UNCONNECTED ;
  wire [6:0]\NLW_add_ln76_1_reg_417_reg[8]_i_2_O_UNCONNECTED ;
  wire [7:7]\NLW_chunk_size_reg_435_reg[31]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_chunk_size_reg_435_reg[8]_i_2_O_UNCONNECTED ;
  wire [7:0]\NLW_chunk_size_reg_435_reg[8]_i_3_O_UNCONNECTED ;
  wire [7:7]\NLW_icmp_ln83_reg_443_reg[0]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_icmp_ln83_reg_443_reg[0]_i_1_O_UNCONNECTED ;
  wire [7:0]\NLW_icmp_ln83_reg_443_reg[0]_i_2_O_UNCONNECTED ;
  wire [7:0]NLW_int_task_ap_done_reg_i_2_O_UNCONNECTED;
  wire [7:6]\NLW_trunc_ln2_reg_447_reg[61]_i_1_CO_UNCONNECTED ;
  wire [7:7]\NLW_trunc_ln2_reg_447_reg[61]_i_1_O_UNCONNECTED ;
  wire [7:6]\NLW_trunc_ln3_reg_453_reg[61]_i_1_CO_UNCONNECTED ;
  wire [7:7]\NLW_trunc_ln3_reg_453_reg[61]_i_1_O_UNCONNECTED ;
  wire [7:6]\NLW_trunc_ln90_1_reg_459_reg[61]_i_2_CO_UNCONNECTED ;
  wire [7:7]\NLW_trunc_ln90_1_reg_459_reg[61]_i_2_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'hF277)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_control_ARVALID),
        .I2(s_axi_control_RREADY),
        .I3(s_axi_control_RVALID),
        .O(\FSM_onehot_rstate[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_control_RREADY),
        .I1(s_axi_control_RVALID),
        .I2(s_axi_control_ARVALID),
        .I3(\FSM_onehot_rstate_reg[1]_0 ),
        .O(\FSM_onehot_rstate[2]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_0 ),
        .Q(s_axi_control_RVALID),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFF0C1D1D)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_control_AWVALID),
        .I3(s_axi_control_BREADY),
        .I4(s_axi_control_BVALID),
        .O(\FSM_onehot_wstate[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_control_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_control_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_control_BREADY),
        .I3(s_axi_control_BVALID),
        .O(\FSM_onehot_wstate[3]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_0 ),
        .Q(s_axi_control_BVALID),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln76_1_reg_417[16]_i_10 
       (.I0(size[17]),
        .O(\add_ln76_1_reg_417[16]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln76_1_reg_417[16]_i_3 
       (.I0(size[24]),
        .O(\add_ln76_1_reg_417[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln76_1_reg_417[16]_i_4 
       (.I0(size[23]),
        .O(\add_ln76_1_reg_417[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln76_1_reg_417[16]_i_5 
       (.I0(size[22]),
        .O(\add_ln76_1_reg_417[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln76_1_reg_417[16]_i_6 
       (.I0(size[21]),
        .O(\add_ln76_1_reg_417[16]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln76_1_reg_417[16]_i_7 
       (.I0(size[20]),
        .O(\add_ln76_1_reg_417[16]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln76_1_reg_417[16]_i_8 
       (.I0(size[19]),
        .O(\add_ln76_1_reg_417[16]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln76_1_reg_417[16]_i_9 
       (.I0(size[18]),
        .O(\add_ln76_1_reg_417[16]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln76_1_reg_417[23]_i_1 
       (.I0(icmp_ln76_fu_174_p2),
        .I1(\ap_CS_fsm_reg[213]_0 [0]),
        .O(E));
  LUT2 #(
    .INIT(4'hE)) 
    \add_ln76_1_reg_417[23]_i_10 
       (.I0(size[22]),
        .I1(size[23]),
        .O(\add_ln76_1_reg_417[23]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \add_ln76_1_reg_417[23]_i_11 
       (.I0(size[20]),
        .I1(size[21]),
        .O(\add_ln76_1_reg_417[23]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \add_ln76_1_reg_417[23]_i_12 
       (.I0(size[18]),
        .I1(size[19]),
        .O(\add_ln76_1_reg_417[23]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \add_ln76_1_reg_417[23]_i_13 
       (.I0(size[16]),
        .I1(size[17]),
        .O(\add_ln76_1_reg_417[23]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \add_ln76_1_reg_417[23]_i_14 
       (.I0(size[30]),
        .I1(size[31]),
        .O(\add_ln76_1_reg_417[23]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \add_ln76_1_reg_417[23]_i_15 
       (.I0(size[28]),
        .I1(size[29]),
        .O(\add_ln76_1_reg_417[23]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \add_ln76_1_reg_417[23]_i_16 
       (.I0(size[26]),
        .I1(size[27]),
        .O(\add_ln76_1_reg_417[23]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \add_ln76_1_reg_417[23]_i_17 
       (.I0(size[24]),
        .I1(size[25]),
        .O(\add_ln76_1_reg_417[23]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \add_ln76_1_reg_417[23]_i_18 
       (.I0(size[22]),
        .I1(size[23]),
        .O(\add_ln76_1_reg_417[23]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \add_ln76_1_reg_417[23]_i_19 
       (.I0(size[20]),
        .I1(size[21]),
        .O(\add_ln76_1_reg_417[23]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \add_ln76_1_reg_417[23]_i_20 
       (.I0(size[18]),
        .I1(size[19]),
        .O(\add_ln76_1_reg_417[23]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \add_ln76_1_reg_417[23]_i_21 
       (.I0(size[16]),
        .I1(size[17]),
        .O(\add_ln76_1_reg_417[23]_i_21_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln76_1_reg_417[23]_i_22 
       (.I0(size[30]),
        .O(\add_ln76_1_reg_417[23]_i_22_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln76_1_reg_417[23]_i_23 
       (.I0(size[29]),
        .O(\add_ln76_1_reg_417[23]_i_23_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln76_1_reg_417[23]_i_24 
       (.I0(size[28]),
        .O(\add_ln76_1_reg_417[23]_i_24_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln76_1_reg_417[23]_i_25 
       (.I0(size[27]),
        .O(\add_ln76_1_reg_417[23]_i_25_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln76_1_reg_417[23]_i_26 
       (.I0(size[26]),
        .O(\add_ln76_1_reg_417[23]_i_26_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln76_1_reg_417[23]_i_27 
       (.I0(size[25]),
        .O(\add_ln76_1_reg_417[23]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \add_ln76_1_reg_417[23]_i_28 
       (.I0(size[14]),
        .I1(size[15]),
        .O(\add_ln76_1_reg_417[23]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \add_ln76_1_reg_417[23]_i_29 
       (.I0(size[12]),
        .I1(size[13]),
        .O(\add_ln76_1_reg_417[23]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \add_ln76_1_reg_417[23]_i_30 
       (.I0(size[10]),
        .I1(size[11]),
        .O(\add_ln76_1_reg_417[23]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \add_ln76_1_reg_417[23]_i_31 
       (.I0(size[8]),
        .I1(size[9]),
        .O(\add_ln76_1_reg_417[23]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \add_ln76_1_reg_417[23]_i_32 
       (.I0(size[6]),
        .I1(size[7]),
        .O(\add_ln76_1_reg_417[23]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \add_ln76_1_reg_417[23]_i_33 
       (.I0(size[4]),
        .I1(size[5]),
        .O(\add_ln76_1_reg_417[23]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \add_ln76_1_reg_417[23]_i_34 
       (.I0(size[2]),
        .I1(size[3]),
        .O(\add_ln76_1_reg_417[23]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \add_ln76_1_reg_417[23]_i_35 
       (.I0(size[0]),
        .I1(size[1]),
        .O(\add_ln76_1_reg_417[23]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \add_ln76_1_reg_417[23]_i_36 
       (.I0(size[14]),
        .I1(size[15]),
        .O(\add_ln76_1_reg_417[23]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \add_ln76_1_reg_417[23]_i_37 
       (.I0(size[12]),
        .I1(size[13]),
        .O(\add_ln76_1_reg_417[23]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \add_ln76_1_reg_417[23]_i_38 
       (.I0(size[10]),
        .I1(size[11]),
        .O(\add_ln76_1_reg_417[23]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \add_ln76_1_reg_417[23]_i_39 
       (.I0(size[8]),
        .I1(size[9]),
        .O(\add_ln76_1_reg_417[23]_i_39_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \add_ln76_1_reg_417[23]_i_40 
       (.I0(size[6]),
        .I1(size[7]),
        .O(\add_ln76_1_reg_417[23]_i_40_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \add_ln76_1_reg_417[23]_i_41 
       (.I0(size[4]),
        .I1(size[5]),
        .O(\add_ln76_1_reg_417[23]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \add_ln76_1_reg_417[23]_i_42 
       (.I0(size[2]),
        .I1(size[3]),
        .O(\add_ln76_1_reg_417[23]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \add_ln76_1_reg_417[23]_i_43 
       (.I0(size[0]),
        .I1(size[1]),
        .O(\add_ln76_1_reg_417[23]_i_43_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln76_1_reg_417[23]_i_6 
       (.I0(size[30]),
        .I1(size[31]),
        .O(\add_ln76_1_reg_417[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \add_ln76_1_reg_417[23]_i_7 
       (.I0(size[28]),
        .I1(size[29]),
        .O(\add_ln76_1_reg_417[23]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \add_ln76_1_reg_417[23]_i_8 
       (.I0(size[26]),
        .I1(size[27]),
        .O(\add_ln76_1_reg_417[23]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \add_ln76_1_reg_417[23]_i_9 
       (.I0(size[24]),
        .I1(size[25]),
        .O(\add_ln76_1_reg_417[23]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln76_1_reg_417[8]_i_10 
       (.I0(size[2]),
        .O(\add_ln76_1_reg_417[8]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln76_1_reg_417[8]_i_11 
       (.I0(size[1]),
        .O(\add_ln76_1_reg_417[8]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln76_1_reg_417[8]_i_12 
       (.I0(size[16]),
        .O(\add_ln76_1_reg_417[8]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln76_1_reg_417[8]_i_13 
       (.I0(size[15]),
        .O(\add_ln76_1_reg_417[8]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln76_1_reg_417[8]_i_14 
       (.I0(size[14]),
        .O(\add_ln76_1_reg_417[8]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln76_1_reg_417[8]_i_15 
       (.I0(size[13]),
        .O(\add_ln76_1_reg_417[8]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln76_1_reg_417[8]_i_16 
       (.I0(size[12]),
        .O(\add_ln76_1_reg_417[8]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln76_1_reg_417[8]_i_17 
       (.I0(size[11]),
        .O(\add_ln76_1_reg_417[8]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln76_1_reg_417[8]_i_18 
       (.I0(size[10]),
        .O(\add_ln76_1_reg_417[8]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln76_1_reg_417[8]_i_19 
       (.I0(size[9]),
        .O(\add_ln76_1_reg_417[8]_i_19_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln76_1_reg_417[8]_i_4 
       (.I0(size[8]),
        .O(\add_ln76_1_reg_417[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln76_1_reg_417[8]_i_5 
       (.I0(size[7]),
        .O(\add_ln76_1_reg_417[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln76_1_reg_417[8]_i_6 
       (.I0(size[6]),
        .O(\add_ln76_1_reg_417[8]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln76_1_reg_417[8]_i_7 
       (.I0(size[5]),
        .O(\add_ln76_1_reg_417[8]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln76_1_reg_417[8]_i_8 
       (.I0(size[4]),
        .O(\add_ln76_1_reg_417[8]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln76_1_reg_417[8]_i_9 
       (.I0(size[3]),
        .O(\add_ln76_1_reg_417[8]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln76_1_reg_417_reg[16]_i_2 
       (.CI(\add_ln76_1_reg_417_reg[8]_i_3_n_0 ),
        .CI_TOP(1'b0),
        .CO({\add_ln76_1_reg_417_reg[16]_i_2_n_0 ,\add_ln76_1_reg_417_reg[16]_i_2_n_1 ,\add_ln76_1_reg_417_reg[16]_i_2_n_2 ,\add_ln76_1_reg_417_reg[16]_i_2_n_3 ,\add_ln76_1_reg_417_reg[16]_i_2_n_4 ,\add_ln76_1_reg_417_reg[16]_i_2_n_5 ,\add_ln76_1_reg_417_reg[16]_i_2_n_6 ,\add_ln76_1_reg_417_reg[16]_i_2_n_7 }),
        .DI(size[24:17]),
        .O(zext_ln76_fu_200_p1[16:9]),
        .S({\add_ln76_1_reg_417[16]_i_3_n_0 ,\add_ln76_1_reg_417[16]_i_4_n_0 ,\add_ln76_1_reg_417[16]_i_5_n_0 ,\add_ln76_1_reg_417[16]_i_6_n_0 ,\add_ln76_1_reg_417[16]_i_7_n_0 ,\add_ln76_1_reg_417[16]_i_8_n_0 ,\add_ln76_1_reg_417[16]_i_9_n_0 ,\add_ln76_1_reg_417[16]_i_10_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \add_ln76_1_reg_417_reg[23]_i_3 
       (.CI(\add_ln76_1_reg_417_reg[23]_i_5_n_0 ),
        .CI_TOP(1'b0),
        .CO({icmp_ln76_fu_174_p2,\add_ln76_1_reg_417_reg[23]_i_3_n_1 ,\add_ln76_1_reg_417_reg[23]_i_3_n_2 ,\add_ln76_1_reg_417_reg[23]_i_3_n_3 ,\add_ln76_1_reg_417_reg[23]_i_3_n_4 ,\add_ln76_1_reg_417_reg[23]_i_3_n_5 ,\add_ln76_1_reg_417_reg[23]_i_3_n_6 ,\add_ln76_1_reg_417_reg[23]_i_3_n_7 }),
        .DI({\add_ln76_1_reg_417[23]_i_6_n_0 ,\add_ln76_1_reg_417[23]_i_7_n_0 ,\add_ln76_1_reg_417[23]_i_8_n_0 ,\add_ln76_1_reg_417[23]_i_9_n_0 ,\add_ln76_1_reg_417[23]_i_10_n_0 ,\add_ln76_1_reg_417[23]_i_11_n_0 ,\add_ln76_1_reg_417[23]_i_12_n_0 ,\add_ln76_1_reg_417[23]_i_13_n_0 }),
        .O(\NLW_add_ln76_1_reg_417_reg[23]_i_3_O_UNCONNECTED [7:0]),
        .S({\add_ln76_1_reg_417[23]_i_14_n_0 ,\add_ln76_1_reg_417[23]_i_15_n_0 ,\add_ln76_1_reg_417[23]_i_16_n_0 ,\add_ln76_1_reg_417[23]_i_17_n_0 ,\add_ln76_1_reg_417[23]_i_18_n_0 ,\add_ln76_1_reg_417[23]_i_19_n_0 ,\add_ln76_1_reg_417[23]_i_20_n_0 ,\add_ln76_1_reg_417[23]_i_21_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln76_1_reg_417_reg[23]_i_4 
       (.CI(\add_ln76_1_reg_417_reg[16]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln76_1_reg_417_reg[23]_i_4_CO_UNCONNECTED [7:5],\add_ln76_1_reg_417_reg[23]_i_4_n_3 ,\add_ln76_1_reg_417_reg[23]_i_4_n_4 ,\add_ln76_1_reg_417_reg[23]_i_4_n_5 ,\add_ln76_1_reg_417_reg[23]_i_4_n_6 ,\add_ln76_1_reg_417_reg[23]_i_4_n_7 }),
        .DI({1'b0,1'b0,1'b0,size[29:25]}),
        .O({\NLW_add_ln76_1_reg_417_reg[23]_i_4_O_UNCONNECTED [7:6],zext_ln76_fu_200_p1[22:17]}),
        .S({1'b0,1'b0,\add_ln76_1_reg_417[23]_i_22_n_0 ,\add_ln76_1_reg_417[23]_i_23_n_0 ,\add_ln76_1_reg_417[23]_i_24_n_0 ,\add_ln76_1_reg_417[23]_i_25_n_0 ,\add_ln76_1_reg_417[23]_i_26_n_0 ,\add_ln76_1_reg_417[23]_i_27_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \add_ln76_1_reg_417_reg[23]_i_5 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln76_1_reg_417_reg[23]_i_5_n_0 ,\add_ln76_1_reg_417_reg[23]_i_5_n_1 ,\add_ln76_1_reg_417_reg[23]_i_5_n_2 ,\add_ln76_1_reg_417_reg[23]_i_5_n_3 ,\add_ln76_1_reg_417_reg[23]_i_5_n_4 ,\add_ln76_1_reg_417_reg[23]_i_5_n_5 ,\add_ln76_1_reg_417_reg[23]_i_5_n_6 ,\add_ln76_1_reg_417_reg[23]_i_5_n_7 }),
        .DI({\add_ln76_1_reg_417[23]_i_28_n_0 ,\add_ln76_1_reg_417[23]_i_29_n_0 ,\add_ln76_1_reg_417[23]_i_30_n_0 ,\add_ln76_1_reg_417[23]_i_31_n_0 ,\add_ln76_1_reg_417[23]_i_32_n_0 ,\add_ln76_1_reg_417[23]_i_33_n_0 ,\add_ln76_1_reg_417[23]_i_34_n_0 ,\add_ln76_1_reg_417[23]_i_35_n_0 }),
        .O(\NLW_add_ln76_1_reg_417_reg[23]_i_5_O_UNCONNECTED [7:0]),
        .S({\add_ln76_1_reg_417[23]_i_36_n_0 ,\add_ln76_1_reg_417[23]_i_37_n_0 ,\add_ln76_1_reg_417[23]_i_38_n_0 ,\add_ln76_1_reg_417[23]_i_39_n_0 ,\add_ln76_1_reg_417[23]_i_40_n_0 ,\add_ln76_1_reg_417[23]_i_41_n_0 ,\add_ln76_1_reg_417[23]_i_42_n_0 ,\add_ln76_1_reg_417[23]_i_43_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln76_1_reg_417_reg[8]_i_2 
       (.CI(size[0]),
        .CI_TOP(1'b0),
        .CO({\add_ln76_1_reg_417_reg[8]_i_2_n_0 ,\add_ln76_1_reg_417_reg[8]_i_2_n_1 ,\add_ln76_1_reg_417_reg[8]_i_2_n_2 ,\add_ln76_1_reg_417_reg[8]_i_2_n_3 ,\add_ln76_1_reg_417_reg[8]_i_2_n_4 ,\add_ln76_1_reg_417_reg[8]_i_2_n_5 ,\add_ln76_1_reg_417_reg[8]_i_2_n_6 ,\add_ln76_1_reg_417_reg[8]_i_2_n_7 }),
        .DI(size[8:1]),
        .O({zext_ln76_fu_200_p1[0],\NLW_add_ln76_1_reg_417_reg[8]_i_2_O_UNCONNECTED [6:0]}),
        .S({\add_ln76_1_reg_417[8]_i_4_n_0 ,\add_ln76_1_reg_417[8]_i_5_n_0 ,\add_ln76_1_reg_417[8]_i_6_n_0 ,\add_ln76_1_reg_417[8]_i_7_n_0 ,\add_ln76_1_reg_417[8]_i_8_n_0 ,\add_ln76_1_reg_417[8]_i_9_n_0 ,\add_ln76_1_reg_417[8]_i_10_n_0 ,\add_ln76_1_reg_417[8]_i_11_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln76_1_reg_417_reg[8]_i_3 
       (.CI(\add_ln76_1_reg_417_reg[8]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\add_ln76_1_reg_417_reg[8]_i_3_n_0 ,\add_ln76_1_reg_417_reg[8]_i_3_n_1 ,\add_ln76_1_reg_417_reg[8]_i_3_n_2 ,\add_ln76_1_reg_417_reg[8]_i_3_n_3 ,\add_ln76_1_reg_417_reg[8]_i_3_n_4 ,\add_ln76_1_reg_417_reg[8]_i_3_n_5 ,\add_ln76_1_reg_417_reg[8]_i_3_n_6 ,\add_ln76_1_reg_417_reg[8]_i_3_n_7 }),
        .DI(size[16:9]),
        .O(zext_ln76_fu_200_p1[8:1]),
        .S({\add_ln76_1_reg_417[8]_i_12_n_0 ,\add_ln76_1_reg_417[8]_i_13_n_0 ,\add_ln76_1_reg_417[8]_i_14_n_0 ,\add_ln76_1_reg_417[8]_i_15_n_0 ,\add_ln76_1_reg_417[8]_i_16_n_0 ,\add_ln76_1_reg_417[8]_i_17_n_0 ,\add_ln76_1_reg_417[8]_i_18_n_0 ,\add_ln76_1_reg_417[8]_i_19_n_0 }));
  LUT6 #(
    .INIT(64'hBBBBBBBBF0FF0000)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(CO),
        .I1(int_ap_ready_reg_0),
        .I2(ap_done_reg),
        .I3(ap_start),
        .I4(\ap_CS_fsm_reg[213]_0 [0]),
        .I5(\ap_CS_fsm_reg[213]_0 [1]),
        .O(\ap_CS_fsm_reg[213] [0]));
  LUT6 #(
    .INIT(64'h2222FFFF222222F2)) 
    \ap_CS_fsm[213]_i_1 
       (.I0(add_ln80_3_reg_4300),
        .I1(\icmp_ln83_reg_443[0]_i_16_0 ),
        .I2(\ap_CS_fsm_reg[213]_0 [4]),
        .I3(\ap_CS_fsm_reg[213]_1 ),
        .I4(\ap_CS_fsm_reg[213]_0 [1]),
        .I5(\ap_CS_fsm_reg[213]_0 [3]),
        .O(\ap_CS_fsm_reg[213] [2]));
  LUT6 #(
    .INIT(64'h40004F0F40004000)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(CO),
        .I1(int_ap_ready_reg_0),
        .I2(\ap_CS_fsm_reg[213]_0 [1]),
        .I3(\icmp_ln83_reg_443[0]_i_16_0 ),
        .I4(gmem_ARREADY),
        .I5(\ap_CS_fsm_reg[213]_0 [2]),
        .O(\ap_CS_fsm_reg[213] [1]));
  LUT5 #(
    .INIT(32'h01010100)) 
    ap_done_reg_i_1
       (.I0(p_7_in[4]),
        .I1(auto_restart_status_reg_n_0),
        .I2(ap_rst_n_inv),
        .I3(ap_done_reg),
        .I4(ap_ready),
        .O(int_ap_continue_reg_0));
  LUT6 #(
    .INIT(64'h0020FFFF00200020)) 
    auto_restart_done_i_1
       (.I0(auto_restart_status_reg_n_0),
        .I1(ap_start),
        .I2(\ap_CS_fsm_reg[213]_0 [0]),
        .I3(p_7_in[2]),
        .I4(p_7_in[4]),
        .I5(auto_restart_done_reg_n_0),
        .O(auto_restart_done_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_done_i_1_n_0),
        .Q(auto_restart_done_reg_n_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hEFAA)) 
    auto_restart_status_i_1
       (.I0(p_7_in[7]),
        .I1(ap_start),
        .I2(\ap_CS_fsm_reg[213]_0 [0]),
        .I3(auto_restart_status_reg_n_0),
        .O(auto_restart_status_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_status_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_status_i_1_n_0),
        .Q(auto_restart_status_reg_n_0),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h9)) 
    \chunk_size_reg_435[15]_i_2 
       (.I0(size[15]),
        .I1(\chunk_size_reg_435_reg[31] [15]),
        .O(\chunk_size_reg_435[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \chunk_size_reg_435[15]_i_3 
       (.I0(size[14]),
        .I1(\chunk_size_reg_435_reg[31] [14]),
        .O(\chunk_size_reg_435[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \chunk_size_reg_435[15]_i_4 
       (.I0(size[13]),
        .I1(\chunk_size_reg_435_reg[31] [13]),
        .O(\chunk_size_reg_435[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \chunk_size_reg_435[15]_i_5 
       (.I0(size[12]),
        .I1(\chunk_size_reg_435_reg[31] [12]),
        .O(\chunk_size_reg_435[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \chunk_size_reg_435[15]_i_6 
       (.I0(size[11]),
        .I1(\chunk_size_reg_435_reg[31] [11]),
        .O(\chunk_size_reg_435[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \chunk_size_reg_435[15]_i_7 
       (.I0(size[10]),
        .I1(\chunk_size_reg_435_reg[31] [10]),
        .O(\chunk_size_reg_435[15]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \chunk_size_reg_435[15]_i_8 
       (.I0(size[9]),
        .I1(\chunk_size_reg_435_reg[31] [9]),
        .O(\chunk_size_reg_435[15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \chunk_size_reg_435[15]_i_9 
       (.I0(size[8]),
        .I1(\chunk_size_reg_435_reg[31] [8]),
        .O(\chunk_size_reg_435[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \chunk_size_reg_435[23]_i_2 
       (.I0(size[23]),
        .I1(\chunk_size_reg_435_reg[31] [23]),
        .O(\chunk_size_reg_435[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \chunk_size_reg_435[23]_i_3 
       (.I0(size[22]),
        .I1(\chunk_size_reg_435_reg[31] [22]),
        .O(\chunk_size_reg_435[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \chunk_size_reg_435[23]_i_4 
       (.I0(size[21]),
        .I1(\chunk_size_reg_435_reg[31] [21]),
        .O(\chunk_size_reg_435[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \chunk_size_reg_435[23]_i_5 
       (.I0(size[20]),
        .I1(\chunk_size_reg_435_reg[31] [20]),
        .O(\chunk_size_reg_435[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \chunk_size_reg_435[23]_i_6 
       (.I0(size[19]),
        .I1(\chunk_size_reg_435_reg[31] [19]),
        .O(\chunk_size_reg_435[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \chunk_size_reg_435[23]_i_7 
       (.I0(size[18]),
        .I1(\chunk_size_reg_435_reg[31] [18]),
        .O(\chunk_size_reg_435[23]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \chunk_size_reg_435[23]_i_8 
       (.I0(size[17]),
        .I1(\chunk_size_reg_435_reg[31] [17]),
        .O(\chunk_size_reg_435[23]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \chunk_size_reg_435[23]_i_9 
       (.I0(size[16]),
        .I1(\chunk_size_reg_435_reg[31] [16]),
        .O(\chunk_size_reg_435[23]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \chunk_size_reg_435[31]_i_1 
       (.I0(CO),
        .I1(int_ap_ready_reg_0),
        .I2(\ap_CS_fsm_reg[213]_0 [1]),
        .I3(\chunk_size_reg_435_reg[8]_i_2_n_0 ),
        .O(\icmp_ln76_reg_399_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \chunk_size_reg_435[31]_i_10 
       (.I0(size[24]),
        .I1(\chunk_size_reg_435_reg[31] [24]),
        .O(\chunk_size_reg_435[31]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \chunk_size_reg_435[31]_i_3 
       (.I0(size[31]),
        .O(\chunk_size_reg_435[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \chunk_size_reg_435[31]_i_4 
       (.I0(size[30]),
        .I1(\chunk_size_reg_435_reg[31] [30]),
        .O(\chunk_size_reg_435[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \chunk_size_reg_435[31]_i_5 
       (.I0(size[29]),
        .I1(\chunk_size_reg_435_reg[31] [29]),
        .O(\chunk_size_reg_435[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \chunk_size_reg_435[31]_i_6 
       (.I0(size[28]),
        .I1(\chunk_size_reg_435_reg[31] [28]),
        .O(\chunk_size_reg_435[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \chunk_size_reg_435[31]_i_7 
       (.I0(size[27]),
        .I1(\chunk_size_reg_435_reg[31] [27]),
        .O(\chunk_size_reg_435[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \chunk_size_reg_435[31]_i_8 
       (.I0(size[26]),
        .I1(\chunk_size_reg_435_reg[31] [26]),
        .O(\chunk_size_reg_435[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \chunk_size_reg_435[31]_i_9 
       (.I0(size[25]),
        .I1(\chunk_size_reg_435_reg[31] [25]),
        .O(\chunk_size_reg_435[31]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \chunk_size_reg_435[7]_i_2 
       (.I0(size[7]),
        .I1(\chunk_size_reg_435_reg[31] [7]),
        .O(\chunk_size_reg_435[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \chunk_size_reg_435[7]_i_3 
       (.I0(size[6]),
        .I1(\chunk_size_reg_435_reg[31] [6]),
        .O(\chunk_size_reg_435[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \chunk_size_reg_435[7]_i_4 
       (.I0(size[5]),
        .I1(\chunk_size_reg_435_reg[31] [5]),
        .O(\chunk_size_reg_435[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \chunk_size_reg_435[7]_i_5 
       (.I0(size[4]),
        .I1(\chunk_size_reg_435_reg[31] [4]),
        .O(\chunk_size_reg_435[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \chunk_size_reg_435[7]_i_6 
       (.I0(size[3]),
        .I1(\chunk_size_reg_435_reg[31] [3]),
        .O(\chunk_size_reg_435[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \chunk_size_reg_435[7]_i_7 
       (.I0(size[2]),
        .I1(\chunk_size_reg_435_reg[31] [2]),
        .O(\chunk_size_reg_435[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \chunk_size_reg_435[7]_i_8 
       (.I0(size[1]),
        .I1(\chunk_size_reg_435_reg[31] [1]),
        .O(\chunk_size_reg_435[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \chunk_size_reg_435[7]_i_9 
       (.I0(size[0]),
        .I1(\chunk_size_reg_435_reg[31] [0]),
        .O(\chunk_size_reg_435[7]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \chunk_size_reg_435[8]_i_1 
       (.I0(sub_ln80_fu_287_p2),
        .I1(\chunk_size_reg_435_reg[8]_i_2_n_0 ),
        .O(\int_size_reg[15]_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \chunk_size_reg_435[8]_i_10 
       (.I0(\chunk_size_reg_435_reg[8]_i_2_0 [12]),
        .I1(size[19]),
        .I2(\chunk_size_reg_435_reg[8]_i_2_0 [11]),
        .I3(size[18]),
        .O(\chunk_size_reg_435[8]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \chunk_size_reg_435[8]_i_11 
       (.I0(\chunk_size_reg_435_reg[8]_i_2_0 [10]),
        .I1(size[17]),
        .I2(\chunk_size_reg_435_reg[8]_i_2_0 [9]),
        .I3(size[16]),
        .O(\chunk_size_reg_435[8]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \chunk_size_reg_435[8]_i_12 
       (.I0(\chunk_size_reg_435_reg[8]_i_2_0 [24]),
        .I1(size[31]),
        .I2(\chunk_size_reg_435_reg[8]_i_2_0 [23]),
        .I3(size[30]),
        .O(\chunk_size_reg_435[8]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \chunk_size_reg_435[8]_i_13 
       (.I0(\chunk_size_reg_435_reg[8]_i_2_0 [22]),
        .I1(size[29]),
        .I2(\chunk_size_reg_435_reg[8]_i_2_0 [21]),
        .I3(size[28]),
        .O(\chunk_size_reg_435[8]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \chunk_size_reg_435[8]_i_14 
       (.I0(\chunk_size_reg_435_reg[8]_i_2_0 [20]),
        .I1(size[27]),
        .I2(\chunk_size_reg_435_reg[8]_i_2_0 [19]),
        .I3(size[26]),
        .O(\chunk_size_reg_435[8]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \chunk_size_reg_435[8]_i_15 
       (.I0(\chunk_size_reg_435_reg[8]_i_2_0 [18]),
        .I1(size[25]),
        .I2(\chunk_size_reg_435_reg[8]_i_2_0 [17]),
        .I3(size[24]),
        .O(\chunk_size_reg_435[8]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \chunk_size_reg_435[8]_i_16 
       (.I0(\chunk_size_reg_435_reg[8]_i_2_0 [16]),
        .I1(size[23]),
        .I2(\chunk_size_reg_435_reg[8]_i_2_0 [15]),
        .I3(size[22]),
        .O(\chunk_size_reg_435[8]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \chunk_size_reg_435[8]_i_17 
       (.I0(\chunk_size_reg_435_reg[8]_i_2_0 [14]),
        .I1(size[21]),
        .I2(\chunk_size_reg_435_reg[8]_i_2_0 [13]),
        .I3(size[20]),
        .O(\chunk_size_reg_435[8]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \chunk_size_reg_435[8]_i_18 
       (.I0(\chunk_size_reg_435_reg[8]_i_2_0 [12]),
        .I1(size[19]),
        .I2(\chunk_size_reg_435_reg[8]_i_2_0 [11]),
        .I3(size[18]),
        .O(\chunk_size_reg_435[8]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \chunk_size_reg_435[8]_i_19 
       (.I0(\chunk_size_reg_435_reg[8]_i_2_0 [10]),
        .I1(size[17]),
        .I2(\chunk_size_reg_435_reg[8]_i_2_0 [9]),
        .I3(size[16]),
        .O(\chunk_size_reg_435[8]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \chunk_size_reg_435[8]_i_20 
       (.I0(\chunk_size_reg_435_reg[8]_i_2_0 [8]),
        .I1(size[15]),
        .I2(\chunk_size_reg_435_reg[8]_i_2_0 [7]),
        .I3(size[14]),
        .O(\chunk_size_reg_435[8]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \chunk_size_reg_435[8]_i_21 
       (.I0(\chunk_size_reg_435_reg[8]_i_2_0 [6]),
        .I1(size[13]),
        .I2(\chunk_size_reg_435_reg[8]_i_2_0 [5]),
        .I3(size[12]),
        .O(\chunk_size_reg_435[8]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \chunk_size_reg_435[8]_i_22 
       (.I0(\chunk_size_reg_435_reg[8]_i_2_0 [4]),
        .I1(size[11]),
        .I2(\chunk_size_reg_435_reg[8]_i_2_0 [3]),
        .I3(size[10]),
        .O(\chunk_size_reg_435[8]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \chunk_size_reg_435[8]_i_23 
       (.I0(\chunk_size_reg_435_reg[8]_i_2_0 [2]),
        .I1(size[9]),
        .I2(\chunk_size_reg_435_reg[8]_i_2_0 [1]),
        .I3(size[8]),
        .O(\chunk_size_reg_435[8]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \chunk_size_reg_435[8]_i_24 
       (.I0(\chunk_size_reg_435_reg[8]_i_2_0 [0]),
        .I1(size[7]),
        .I2(\chunk_size_reg_435_reg[31] [6]),
        .I3(size[6]),
        .O(\chunk_size_reg_435[8]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \chunk_size_reg_435[8]_i_25 
       (.I0(\chunk_size_reg_435_reg[31] [5]),
        .I1(size[5]),
        .I2(\chunk_size_reg_435_reg[31] [4]),
        .I3(size[4]),
        .O(\chunk_size_reg_435[8]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \chunk_size_reg_435[8]_i_26 
       (.I0(\chunk_size_reg_435_reg[31] [3]),
        .I1(size[3]),
        .I2(\chunk_size_reg_435_reg[31] [2]),
        .I3(size[2]),
        .O(\chunk_size_reg_435[8]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \chunk_size_reg_435[8]_i_27 
       (.I0(\chunk_size_reg_435_reg[31] [1]),
        .I1(size[1]),
        .I2(\chunk_size_reg_435_reg[31] [0]),
        .I3(size[0]),
        .O(\chunk_size_reg_435[8]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \chunk_size_reg_435[8]_i_28 
       (.I0(\chunk_size_reg_435_reg[8]_i_2_0 [8]),
        .I1(size[15]),
        .I2(\chunk_size_reg_435_reg[8]_i_2_0 [7]),
        .I3(size[14]),
        .O(\chunk_size_reg_435[8]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \chunk_size_reg_435[8]_i_29 
       (.I0(\chunk_size_reg_435_reg[8]_i_2_0 [6]),
        .I1(size[13]),
        .I2(\chunk_size_reg_435_reg[8]_i_2_0 [5]),
        .I3(size[12]),
        .O(\chunk_size_reg_435[8]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \chunk_size_reg_435[8]_i_30 
       (.I0(\chunk_size_reg_435_reg[8]_i_2_0 [4]),
        .I1(size[11]),
        .I2(\chunk_size_reg_435_reg[8]_i_2_0 [3]),
        .I3(size[10]),
        .O(\chunk_size_reg_435[8]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \chunk_size_reg_435[8]_i_31 
       (.I0(\chunk_size_reg_435_reg[8]_i_2_0 [2]),
        .I1(size[9]),
        .I2(\chunk_size_reg_435_reg[8]_i_2_0 [1]),
        .I3(size[8]),
        .O(\chunk_size_reg_435[8]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \chunk_size_reg_435[8]_i_32 
       (.I0(\chunk_size_reg_435_reg[8]_i_2_0 [0]),
        .I1(size[7]),
        .I2(\chunk_size_reg_435_reg[31] [6]),
        .I3(size[6]),
        .O(\chunk_size_reg_435[8]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \chunk_size_reg_435[8]_i_33 
       (.I0(\chunk_size_reg_435_reg[31] [5]),
        .I1(size[5]),
        .I2(\chunk_size_reg_435_reg[31] [4]),
        .I3(size[4]),
        .O(\chunk_size_reg_435[8]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \chunk_size_reg_435[8]_i_34 
       (.I0(\chunk_size_reg_435_reg[31] [3]),
        .I1(size[3]),
        .I2(\chunk_size_reg_435_reg[31] [2]),
        .I3(size[2]),
        .O(\chunk_size_reg_435[8]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \chunk_size_reg_435[8]_i_35 
       (.I0(\chunk_size_reg_435_reg[31] [1]),
        .I1(size[1]),
        .I2(\chunk_size_reg_435_reg[31] [0]),
        .I3(size[0]),
        .O(\chunk_size_reg_435[8]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \chunk_size_reg_435[8]_i_4 
       (.I0(\chunk_size_reg_435_reg[8]_i_2_0 [24]),
        .I1(size[31]),
        .I2(\chunk_size_reg_435_reg[8]_i_2_0 [23]),
        .I3(size[30]),
        .O(\chunk_size_reg_435[8]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \chunk_size_reg_435[8]_i_5 
       (.I0(\chunk_size_reg_435_reg[8]_i_2_0 [22]),
        .I1(size[29]),
        .I2(\chunk_size_reg_435_reg[8]_i_2_0 [21]),
        .I3(size[28]),
        .O(\chunk_size_reg_435[8]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \chunk_size_reg_435[8]_i_6 
       (.I0(\chunk_size_reg_435_reg[8]_i_2_0 [20]),
        .I1(size[27]),
        .I2(\chunk_size_reg_435_reg[8]_i_2_0 [19]),
        .I3(size[26]),
        .O(\chunk_size_reg_435[8]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \chunk_size_reg_435[8]_i_7 
       (.I0(\chunk_size_reg_435_reg[8]_i_2_0 [18]),
        .I1(size[25]),
        .I2(\chunk_size_reg_435_reg[8]_i_2_0 [17]),
        .I3(size[24]),
        .O(\chunk_size_reg_435[8]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \chunk_size_reg_435[8]_i_8 
       (.I0(\chunk_size_reg_435_reg[8]_i_2_0 [16]),
        .I1(size[23]),
        .I2(\chunk_size_reg_435_reg[8]_i_2_0 [15]),
        .I3(size[22]),
        .O(\chunk_size_reg_435[8]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \chunk_size_reg_435[8]_i_9 
       (.I0(\chunk_size_reg_435_reg[8]_i_2_0 [14]),
        .I1(size[21]),
        .I2(\chunk_size_reg_435_reg[8]_i_2_0 [13]),
        .I3(size[20]),
        .O(\chunk_size_reg_435[8]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \chunk_size_reg_435_reg[15]_i_1 
       (.CI(\chunk_size_reg_435_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\chunk_size_reg_435_reg[15]_i_1_n_0 ,\chunk_size_reg_435_reg[15]_i_1_n_1 ,\chunk_size_reg_435_reg[15]_i_1_n_2 ,\chunk_size_reg_435_reg[15]_i_1_n_3 ,\chunk_size_reg_435_reg[15]_i_1_n_4 ,\chunk_size_reg_435_reg[15]_i_1_n_5 ,\chunk_size_reg_435_reg[15]_i_1_n_6 ,\chunk_size_reg_435_reg[15]_i_1_n_7 }),
        .DI(size[15:8]),
        .O({\int_size_reg[30]_0 [14:8],sub_ln80_fu_287_p2}),
        .S({\chunk_size_reg_435[15]_i_2_n_0 ,\chunk_size_reg_435[15]_i_3_n_0 ,\chunk_size_reg_435[15]_i_4_n_0 ,\chunk_size_reg_435[15]_i_5_n_0 ,\chunk_size_reg_435[15]_i_6_n_0 ,\chunk_size_reg_435[15]_i_7_n_0 ,\chunk_size_reg_435[15]_i_8_n_0 ,\chunk_size_reg_435[15]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \chunk_size_reg_435_reg[23]_i_1 
       (.CI(\chunk_size_reg_435_reg[15]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\chunk_size_reg_435_reg[23]_i_1_n_0 ,\chunk_size_reg_435_reg[23]_i_1_n_1 ,\chunk_size_reg_435_reg[23]_i_1_n_2 ,\chunk_size_reg_435_reg[23]_i_1_n_3 ,\chunk_size_reg_435_reg[23]_i_1_n_4 ,\chunk_size_reg_435_reg[23]_i_1_n_5 ,\chunk_size_reg_435_reg[23]_i_1_n_6 ,\chunk_size_reg_435_reg[23]_i_1_n_7 }),
        .DI(size[23:16]),
        .O(\int_size_reg[30]_0 [22:15]),
        .S({\chunk_size_reg_435[23]_i_2_n_0 ,\chunk_size_reg_435[23]_i_3_n_0 ,\chunk_size_reg_435[23]_i_4_n_0 ,\chunk_size_reg_435[23]_i_5_n_0 ,\chunk_size_reg_435[23]_i_6_n_0 ,\chunk_size_reg_435[23]_i_7_n_0 ,\chunk_size_reg_435[23]_i_8_n_0 ,\chunk_size_reg_435[23]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \chunk_size_reg_435_reg[31]_i_2 
       (.CI(\chunk_size_reg_435_reg[23]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_chunk_size_reg_435_reg[31]_i_2_CO_UNCONNECTED [7],\chunk_size_reg_435_reg[31]_i_2_n_1 ,\chunk_size_reg_435_reg[31]_i_2_n_2 ,\chunk_size_reg_435_reg[31]_i_2_n_3 ,\chunk_size_reg_435_reg[31]_i_2_n_4 ,\chunk_size_reg_435_reg[31]_i_2_n_5 ,\chunk_size_reg_435_reg[31]_i_2_n_6 ,\chunk_size_reg_435_reg[31]_i_2_n_7 }),
        .DI({1'b0,size[30:24]}),
        .O(\int_size_reg[30]_0 [30:23]),
        .S({\chunk_size_reg_435[31]_i_3_n_0 ,\chunk_size_reg_435[31]_i_4_n_0 ,\chunk_size_reg_435[31]_i_5_n_0 ,\chunk_size_reg_435[31]_i_6_n_0 ,\chunk_size_reg_435[31]_i_7_n_0 ,\chunk_size_reg_435[31]_i_8_n_0 ,\chunk_size_reg_435[31]_i_9_n_0 ,\chunk_size_reg_435[31]_i_10_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \chunk_size_reg_435_reg[7]_i_1 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\chunk_size_reg_435_reg[7]_i_1_n_0 ,\chunk_size_reg_435_reg[7]_i_1_n_1 ,\chunk_size_reg_435_reg[7]_i_1_n_2 ,\chunk_size_reg_435_reg[7]_i_1_n_3 ,\chunk_size_reg_435_reg[7]_i_1_n_4 ,\chunk_size_reg_435_reg[7]_i_1_n_5 ,\chunk_size_reg_435_reg[7]_i_1_n_6 ,\chunk_size_reg_435_reg[7]_i_1_n_7 }),
        .DI(size[7:0]),
        .O(\int_size_reg[30]_0 [7:0]),
        .S({\chunk_size_reg_435[7]_i_2_n_0 ,\chunk_size_reg_435[7]_i_3_n_0 ,\chunk_size_reg_435[7]_i_4_n_0 ,\chunk_size_reg_435[7]_i_5_n_0 ,\chunk_size_reg_435[7]_i_6_n_0 ,\chunk_size_reg_435[7]_i_7_n_0 ,\chunk_size_reg_435[7]_i_8_n_0 ,\chunk_size_reg_435[7]_i_9_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \chunk_size_reg_435_reg[8]_i_2 
       (.CI(\chunk_size_reg_435_reg[8]_i_3_n_0 ),
        .CI_TOP(1'b0),
        .CO({\chunk_size_reg_435_reg[8]_i_2_n_0 ,\chunk_size_reg_435_reg[8]_i_2_n_1 ,\chunk_size_reg_435_reg[8]_i_2_n_2 ,\chunk_size_reg_435_reg[8]_i_2_n_3 ,\chunk_size_reg_435_reg[8]_i_2_n_4 ,\chunk_size_reg_435_reg[8]_i_2_n_5 ,\chunk_size_reg_435_reg[8]_i_2_n_6 ,\chunk_size_reg_435_reg[8]_i_2_n_7 }),
        .DI({\chunk_size_reg_435[8]_i_4_n_0 ,\chunk_size_reg_435[8]_i_5_n_0 ,\chunk_size_reg_435[8]_i_6_n_0 ,\chunk_size_reg_435[8]_i_7_n_0 ,\chunk_size_reg_435[8]_i_8_n_0 ,\chunk_size_reg_435[8]_i_9_n_0 ,\chunk_size_reg_435[8]_i_10_n_0 ,\chunk_size_reg_435[8]_i_11_n_0 }),
        .O(\NLW_chunk_size_reg_435_reg[8]_i_2_O_UNCONNECTED [7:0]),
        .S({\chunk_size_reg_435[8]_i_12_n_0 ,\chunk_size_reg_435[8]_i_13_n_0 ,\chunk_size_reg_435[8]_i_14_n_0 ,\chunk_size_reg_435[8]_i_15_n_0 ,\chunk_size_reg_435[8]_i_16_n_0 ,\chunk_size_reg_435[8]_i_17_n_0 ,\chunk_size_reg_435[8]_i_18_n_0 ,\chunk_size_reg_435[8]_i_19_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \chunk_size_reg_435_reg[8]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\chunk_size_reg_435_reg[8]_i_3_n_0 ,\chunk_size_reg_435_reg[8]_i_3_n_1 ,\chunk_size_reg_435_reg[8]_i_3_n_2 ,\chunk_size_reg_435_reg[8]_i_3_n_3 ,\chunk_size_reg_435_reg[8]_i_3_n_4 ,\chunk_size_reg_435_reg[8]_i_3_n_5 ,\chunk_size_reg_435_reg[8]_i_3_n_6 ,\chunk_size_reg_435_reg[8]_i_3_n_7 }),
        .DI({\chunk_size_reg_435[8]_i_20_n_0 ,\chunk_size_reg_435[8]_i_21_n_0 ,\chunk_size_reg_435[8]_i_22_n_0 ,\chunk_size_reg_435[8]_i_23_n_0 ,\chunk_size_reg_435[8]_i_24_n_0 ,\chunk_size_reg_435[8]_i_25_n_0 ,\chunk_size_reg_435[8]_i_26_n_0 ,\chunk_size_reg_435[8]_i_27_n_0 }),
        .O(\NLW_chunk_size_reg_435_reg[8]_i_3_O_UNCONNECTED [7:0]),
        .S({\chunk_size_reg_435[8]_i_28_n_0 ,\chunk_size_reg_435[8]_i_29_n_0 ,\chunk_size_reg_435[8]_i_30_n_0 ,\chunk_size_reg_435[8]_i_31_n_0 ,\chunk_size_reg_435[8]_i_32_n_0 ,\chunk_size_reg_435[8]_i_33_n_0 ,\chunk_size_reg_435[8]_i_34_n_0 ,\chunk_size_reg_435[8]_i_35_n_0 }));
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln76_reg_399[0]_i_1 
       (.I0(icmp_ln76_fu_174_p2),
        .I1(\ap_CS_fsm_reg[213]_0 [0]),
        .I2(int_ap_ready_reg_0),
        .O(\ap_CS_fsm_reg[0] ));
  LUT3 #(
    .INIT(8'h1F)) 
    \icmp_ln83_reg_443[0]_i_10 
       (.I0(\int_size_reg[30]_0 [30]),
        .I1(\int_size_reg[30]_0 [29]),
        .I2(\chunk_size_reg_435_reg[8]_i_2_n_0 ),
        .O(\icmp_ln83_reg_443[0]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h1F)) 
    \icmp_ln83_reg_443[0]_i_11 
       (.I0(\int_size_reg[30]_0 [28]),
        .I1(\int_size_reg[30]_0 [27]),
        .I2(\chunk_size_reg_435_reg[8]_i_2_n_0 ),
        .O(\icmp_ln83_reg_443[0]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h1F)) 
    \icmp_ln83_reg_443[0]_i_12 
       (.I0(\int_size_reg[30]_0 [26]),
        .I1(\int_size_reg[30]_0 [25]),
        .I2(\chunk_size_reg_435_reg[8]_i_2_n_0 ),
        .O(\icmp_ln83_reg_443[0]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h1F)) 
    \icmp_ln83_reg_443[0]_i_13 
       (.I0(\int_size_reg[30]_0 [24]),
        .I1(\int_size_reg[30]_0 [23]),
        .I2(\chunk_size_reg_435_reg[8]_i_2_n_0 ),
        .O(\icmp_ln83_reg_443[0]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h1F)) 
    \icmp_ln83_reg_443[0]_i_14 
       (.I0(\int_size_reg[30]_0 [22]),
        .I1(\int_size_reg[30]_0 [21]),
        .I2(\chunk_size_reg_435_reg[8]_i_2_n_0 ),
        .O(\icmp_ln83_reg_443[0]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h1F)) 
    \icmp_ln83_reg_443[0]_i_15 
       (.I0(\int_size_reg[30]_0 [20]),
        .I1(\int_size_reg[30]_0 [19]),
        .I2(\chunk_size_reg_435_reg[8]_i_2_n_0 ),
        .O(\icmp_ln83_reg_443[0]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h1F)) 
    \icmp_ln83_reg_443[0]_i_16 
       (.I0(\int_size_reg[30]_0 [18]),
        .I1(\int_size_reg[30]_0 [17]),
        .I2(\chunk_size_reg_435_reg[8]_i_2_n_0 ),
        .O(\icmp_ln83_reg_443[0]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'hE0)) 
    \icmp_ln83_reg_443[0]_i_17 
       (.I0(\int_size_reg[30]_0 [1]),
        .I1(\int_size_reg[30]_0 [0]),
        .I2(\chunk_size_reg_435_reg[8]_i_2_n_0 ),
        .O(\icmp_ln83_reg_443[0]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \icmp_ln83_reg_443[0]_i_18 
       (.I0(\chunk_size_reg_435_reg[8]_i_2_n_0 ),
        .I1(\int_size_reg[30]_0 [15]),
        .I2(\int_size_reg[30]_0 [16]),
        .O(\icmp_ln83_reg_443[0]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \icmp_ln83_reg_443[0]_i_19 
       (.I0(\chunk_size_reg_435_reg[8]_i_2_n_0 ),
        .I1(\int_size_reg[30]_0 [13]),
        .I2(\int_size_reg[30]_0 [14]),
        .O(\icmp_ln83_reg_443[0]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \icmp_ln83_reg_443[0]_i_20 
       (.I0(\chunk_size_reg_435_reg[8]_i_2_n_0 ),
        .I1(\int_size_reg[30]_0 [11]),
        .I2(\int_size_reg[30]_0 [12]),
        .O(\icmp_ln83_reg_443[0]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \icmp_ln83_reg_443[0]_i_21 
       (.I0(\chunk_size_reg_435_reg[8]_i_2_n_0 ),
        .I1(\int_size_reg[30]_0 [9]),
        .I2(\int_size_reg[30]_0 [10]),
        .O(\icmp_ln83_reg_443[0]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \icmp_ln83_reg_443[0]_i_22 
       (.I0(\int_size_reg[30]_0 [8]),
        .I1(sub_ln80_fu_287_p2),
        .I2(\chunk_size_reg_435_reg[8]_i_2_n_0 ),
        .O(\icmp_ln83_reg_443[0]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \icmp_ln83_reg_443[0]_i_23 
       (.I0(\chunk_size_reg_435_reg[8]_i_2_n_0 ),
        .I1(\int_size_reg[30]_0 [6]),
        .I2(\int_size_reg[30]_0 [7]),
        .O(\icmp_ln83_reg_443[0]_i_23_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \icmp_ln83_reg_443[0]_i_24 
       (.I0(\chunk_size_reg_435_reg[8]_i_2_n_0 ),
        .I1(\int_size_reg[30]_0 [4]),
        .I2(\int_size_reg[30]_0 [5]),
        .O(\icmp_ln83_reg_443[0]_i_24_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \icmp_ln83_reg_443[0]_i_25 
       (.I0(\chunk_size_reg_435_reg[8]_i_2_n_0 ),
        .I1(\int_size_reg[30]_0 [2]),
        .I2(\int_size_reg[30]_0 [3]),
        .O(\icmp_ln83_reg_443[0]_i_25_n_0 ));
  LUT3 #(
    .INIT(8'h1F)) 
    \icmp_ln83_reg_443[0]_i_26 
       (.I0(\int_size_reg[30]_0 [16]),
        .I1(\int_size_reg[30]_0 [15]),
        .I2(\chunk_size_reg_435_reg[8]_i_2_n_0 ),
        .O(\icmp_ln83_reg_443[0]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'h1F)) 
    \icmp_ln83_reg_443[0]_i_27 
       (.I0(\int_size_reg[30]_0 [14]),
        .I1(\int_size_reg[30]_0 [13]),
        .I2(\chunk_size_reg_435_reg[8]_i_2_n_0 ),
        .O(\icmp_ln83_reg_443[0]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'h1F)) 
    \icmp_ln83_reg_443[0]_i_28 
       (.I0(\int_size_reg[30]_0 [12]),
        .I1(\int_size_reg[30]_0 [11]),
        .I2(\chunk_size_reg_435_reg[8]_i_2_n_0 ),
        .O(\icmp_ln83_reg_443[0]_i_28_n_0 ));
  LUT3 #(
    .INIT(8'h1F)) 
    \icmp_ln83_reg_443[0]_i_29 
       (.I0(\int_size_reg[30]_0 [10]),
        .I1(\int_size_reg[30]_0 [9]),
        .I2(\chunk_size_reg_435_reg[8]_i_2_n_0 ),
        .O(\icmp_ln83_reg_443[0]_i_29_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \icmp_ln83_reg_443[0]_i_3 
       (.I0(\int_size_reg[30]_0 [30]),
        .I1(\int_size_reg[30]_0 [29]),
        .I2(\chunk_size_reg_435_reg[8]_i_2_n_0 ),
        .O(\icmp_ln83_reg_443[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \icmp_ln83_reg_443[0]_i_30 
       (.I0(\chunk_size_reg_435_reg[8]_i_2_n_0 ),
        .I1(sub_ln80_fu_287_p2),
        .I2(\int_size_reg[30]_0 [8]),
        .O(\icmp_ln83_reg_443[0]_i_30_n_0 ));
  LUT3 #(
    .INIT(8'h1F)) 
    \icmp_ln83_reg_443[0]_i_31 
       (.I0(\int_size_reg[30]_0 [7]),
        .I1(\int_size_reg[30]_0 [6]),
        .I2(\chunk_size_reg_435_reg[8]_i_2_n_0 ),
        .O(\icmp_ln83_reg_443[0]_i_31_n_0 ));
  LUT3 #(
    .INIT(8'h1F)) 
    \icmp_ln83_reg_443[0]_i_32 
       (.I0(\int_size_reg[30]_0 [5]),
        .I1(\int_size_reg[30]_0 [4]),
        .I2(\chunk_size_reg_435_reg[8]_i_2_n_0 ),
        .O(\icmp_ln83_reg_443[0]_i_32_n_0 ));
  LUT3 #(
    .INIT(8'h1F)) 
    \icmp_ln83_reg_443[0]_i_33 
       (.I0(\int_size_reg[30]_0 [3]),
        .I1(\int_size_reg[30]_0 [2]),
        .I2(\chunk_size_reg_435_reg[8]_i_2_n_0 ),
        .O(\icmp_ln83_reg_443[0]_i_33_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \icmp_ln83_reg_443[0]_i_4 
       (.I0(\chunk_size_reg_435_reg[8]_i_2_n_0 ),
        .I1(\int_size_reg[30]_0 [27]),
        .I2(\int_size_reg[30]_0 [28]),
        .O(\icmp_ln83_reg_443[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \icmp_ln83_reg_443[0]_i_5 
       (.I0(\chunk_size_reg_435_reg[8]_i_2_n_0 ),
        .I1(\int_size_reg[30]_0 [25]),
        .I2(\int_size_reg[30]_0 [26]),
        .O(\icmp_ln83_reg_443[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \icmp_ln83_reg_443[0]_i_6 
       (.I0(\chunk_size_reg_435_reg[8]_i_2_n_0 ),
        .I1(\int_size_reg[30]_0 [23]),
        .I2(\int_size_reg[30]_0 [24]),
        .O(\icmp_ln83_reg_443[0]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \icmp_ln83_reg_443[0]_i_7 
       (.I0(\chunk_size_reg_435_reg[8]_i_2_n_0 ),
        .I1(\int_size_reg[30]_0 [21]),
        .I2(\int_size_reg[30]_0 [22]),
        .O(\icmp_ln83_reg_443[0]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \icmp_ln83_reg_443[0]_i_8 
       (.I0(\chunk_size_reg_435_reg[8]_i_2_n_0 ),
        .I1(\int_size_reg[30]_0 [19]),
        .I2(\int_size_reg[30]_0 [20]),
        .O(\icmp_ln83_reg_443[0]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \icmp_ln83_reg_443[0]_i_9 
       (.I0(\chunk_size_reg_435_reg[8]_i_2_n_0 ),
        .I1(\int_size_reg[30]_0 [17]),
        .I2(\int_size_reg[30]_0 [18]),
        .O(\icmp_ln83_reg_443[0]_i_9_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \icmp_ln83_reg_443_reg[0]_i_1 
       (.CI(\icmp_ln83_reg_443_reg[0]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_icmp_ln83_reg_443_reg[0]_i_1_CO_UNCONNECTED [7],\icmp_ln83_reg_443[0]_i_16_0 ,\icmp_ln83_reg_443_reg[0]_i_1_n_2 ,\icmp_ln83_reg_443_reg[0]_i_1_n_3 ,\icmp_ln83_reg_443_reg[0]_i_1_n_4 ,\icmp_ln83_reg_443_reg[0]_i_1_n_5 ,\icmp_ln83_reg_443_reg[0]_i_1_n_6 ,\icmp_ln83_reg_443_reg[0]_i_1_n_7 }),
        .DI({1'b0,\icmp_ln83_reg_443[0]_i_3_n_0 ,\icmp_ln83_reg_443[0]_i_4_n_0 ,\icmp_ln83_reg_443[0]_i_5_n_0 ,\icmp_ln83_reg_443[0]_i_6_n_0 ,\icmp_ln83_reg_443[0]_i_7_n_0 ,\icmp_ln83_reg_443[0]_i_8_n_0 ,\icmp_ln83_reg_443[0]_i_9_n_0 }),
        .O(\NLW_icmp_ln83_reg_443_reg[0]_i_1_O_UNCONNECTED [7:0]),
        .S({1'b0,\icmp_ln83_reg_443[0]_i_10_n_0 ,\icmp_ln83_reg_443[0]_i_11_n_0 ,\icmp_ln83_reg_443[0]_i_12_n_0 ,\icmp_ln83_reg_443[0]_i_13_n_0 ,\icmp_ln83_reg_443[0]_i_14_n_0 ,\icmp_ln83_reg_443[0]_i_15_n_0 ,\icmp_ln83_reg_443[0]_i_16_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \icmp_ln83_reg_443_reg[0]_i_2 
       (.CI(\icmp_ln83_reg_443[0]_i_17_n_0 ),
        .CI_TOP(1'b0),
        .CO({\icmp_ln83_reg_443_reg[0]_i_2_n_0 ,\icmp_ln83_reg_443_reg[0]_i_2_n_1 ,\icmp_ln83_reg_443_reg[0]_i_2_n_2 ,\icmp_ln83_reg_443_reg[0]_i_2_n_3 ,\icmp_ln83_reg_443_reg[0]_i_2_n_4 ,\icmp_ln83_reg_443_reg[0]_i_2_n_5 ,\icmp_ln83_reg_443_reg[0]_i_2_n_6 ,\icmp_ln83_reg_443_reg[0]_i_2_n_7 }),
        .DI({\icmp_ln83_reg_443[0]_i_18_n_0 ,\icmp_ln83_reg_443[0]_i_19_n_0 ,\icmp_ln83_reg_443[0]_i_20_n_0 ,\icmp_ln83_reg_443[0]_i_21_n_0 ,\icmp_ln83_reg_443[0]_i_22_n_0 ,\icmp_ln83_reg_443[0]_i_23_n_0 ,\icmp_ln83_reg_443[0]_i_24_n_0 ,\icmp_ln83_reg_443[0]_i_25_n_0 }),
        .O(\NLW_icmp_ln83_reg_443_reg[0]_i_2_O_UNCONNECTED [7:0]),
        .S({\icmp_ln83_reg_443[0]_i_26_n_0 ,\icmp_ln83_reg_443[0]_i_27_n_0 ,\icmp_ln83_reg_443[0]_i_28_n_0 ,\icmp_ln83_reg_443[0]_i_29_n_0 ,\icmp_ln83_reg_443[0]_i_30_n_0 ,\icmp_ln83_reg_443[0]_i_31_n_0 ,\icmp_ln83_reg_443[0]_i_32_n_0 ,\icmp_ln83_reg_443[0]_i_33_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \indvar_fu_108[23]_i_1 
       (.I0(\ap_CS_fsm_reg[213]_0 [0]),
        .I1(icmp_ln76_fu_174_p2),
        .I2(ap_start),
        .I3(ap_done_reg),
        .O(SR));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    int_ap_continue_i_1
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\int_ier[1]_i_2_n_0 ),
        .I4(\waddr_reg_n_0_[2] ),
        .I5(\waddr_reg_n_0_[3] ),
        .O(int_ap_continue0));
  FDRE int_ap_continue_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_continue0),
        .Q(p_7_in[4]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_idle_i_1
       (.I0(\ap_CS_fsm_reg[213]_0 [0]),
        .I1(ap_start),
        .O(int_ap_idle_i_1_n_0));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_idle_i_1_n_0),
        .Q(p_7_in[2]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7757555533030000)) 
    int_ap_ready_i_1
       (.I0(int_ap_ready_i_2_n_0),
        .I1(p_7_in[7]),
        .I2(int_ap_ready_reg_0),
        .I3(CO),
        .I4(\ap_CS_fsm_reg[213]_0 [1]),
        .I5(int_ap_ready__0),
        .O(int_ap_ready_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    int_ap_ready_i_2
       (.I0(ar_hs),
        .I1(int_ap_ready_i_3_n_0),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[0]),
        .I5(s_axi_control_ARADDR[1]),
        .O(int_ap_ready_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h1)) 
    int_ap_ready_i_3
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[2]),
        .O(int_ap_ready_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_ready_i_1_n_0),
        .Q(int_ap_ready__0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFBBBF888)) 
    int_ap_start_i_1
       (.I0(p_7_in[7]),
        .I1(ap_ready),
        .I2(int_ap_start1),
        .I3(s_axi_control_WDATA[0]),
        .I4(ap_start),
        .O(int_ap_start_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    int_ap_start_i_2
       (.I0(int_ap_ready_reg_0),
        .I1(CO),
        .I2(\ap_CS_fsm_reg[213]_0 [1]),
        .O(ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    int_ap_start_i_3
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\int_ier[1]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[5] ),
        .I4(s_axi_control_WSTRB[0]),
        .O(int_ap_start1));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_0),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    int_auto_restart_i_1
       (.I0(s_axi_control_WDATA[7]),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\int_isr[0]_i_2_n_0 ),
        .I4(p_7_in[7]),
        .O(int_auto_restart_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_0),
        .Q(p_7_in[7]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    int_gie_i_1
       (.I0(s_axi_control_WDATA[0]),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\int_isr[0]_i_2_n_0 ),
        .I4(int_gie_reg_n_0),
        .O(int_gie_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_0),
        .Q(int_gie_reg_n_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h00400000)) 
    \int_ier[1]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\int_ier[1]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[5] ),
        .I4(s_axi_control_WSTRB[0]),
        .O(int_ier10_out));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \int_ier[1]_i_2 
       (.I0(s_axi_control_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(\waddr_reg_n_0_[0] ),
        .I3(\waddr_reg_n_0_[1] ),
        .I4(\waddr_reg_n_0_[4] ),
        .O(\int_ier[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(int_ier10_out),
        .D(s_axi_control_WDATA[0]),
        .Q(\int_ier_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(int_ier10_out),
        .D(s_axi_control_WDATA[1]),
        .Q(p_0_in),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[0]_i_1 
       (.I0(\int_in1_reg_n_0_[0] ),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_in1_reg06_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[10]_i_1 
       (.I0(in1[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_in1_reg06_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[11]_i_1 
       (.I0(in1[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_in1_reg06_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[12]_i_1 
       (.I0(in1[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_in1_reg06_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[13]_i_1 
       (.I0(in1[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_in1_reg06_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[14]_i_1 
       (.I0(in1[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_in1_reg06_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[15]_i_1 
       (.I0(in1[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_in1_reg06_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[16]_i_1 
       (.I0(in1[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_in1_reg06_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[17]_i_1 
       (.I0(in1[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_in1_reg06_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[18]_i_1 
       (.I0(in1[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_in1_reg06_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[19]_i_1 
       (.I0(in1[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_in1_reg06_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[1]_i_1 
       (.I0(\int_in1_reg_n_0_[1] ),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_in1_reg06_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[20]_i_1 
       (.I0(in1[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_in1_reg06_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[21]_i_1 
       (.I0(in1[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_in1_reg06_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[22]_i_1 
       (.I0(in1[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_in1_reg06_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[23]_i_1 
       (.I0(in1[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_in1_reg06_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[24]_i_1 
       (.I0(in1[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_in1_reg06_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[25]_i_1 
       (.I0(in1[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_in1_reg06_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[26]_i_1 
       (.I0(in1[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_in1_reg06_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[27]_i_1 
       (.I0(in1[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_in1_reg06_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[28]_i_1 
       (.I0(in1[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_in1_reg06_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[29]_i_1 
       (.I0(in1[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_in1_reg06_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[2]_i_1 
       (.I0(\int_in1_reg[63]_0 [0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_in1_reg06_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[30]_i_1 
       (.I0(in1[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_in1_reg06_out[30]));
  LUT3 #(
    .INIT(8'h10)) 
    \int_in1[31]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\int_in1[31]_i_3_n_0 ),
        .O(\int_in1[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[31]_i_2 
       (.I0(in1[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_in1_reg06_out[31]));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \int_in1[31]_i_3 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .I4(\waddr_reg_n_0_[0] ),
        .I5(\waddr_reg_n_0_[1] ),
        .O(\int_in1[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[32]_i_1 
       (.I0(in1[32]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_in1_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[33]_i_1 
       (.I0(in1[33]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_in1_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[34]_i_1 
       (.I0(in1[34]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_in1_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[35]_i_1 
       (.I0(in1[35]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_in1_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[36]_i_1 
       (.I0(in1[36]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_in1_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[37]_i_1 
       (.I0(in1[37]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_in1_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[38]_i_1 
       (.I0(in1[38]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_in1_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[39]_i_1 
       (.I0(in1[39]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_in1_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[3]_i_1 
       (.I0(\int_in1_reg[63]_0 [1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_in1_reg06_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[40]_i_1 
       (.I0(in1[40]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_in1_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[41]_i_1 
       (.I0(in1[41]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_in1_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[42]_i_1 
       (.I0(in1[42]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_in1_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[43]_i_1 
       (.I0(in1[43]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_in1_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[44]_i_1 
       (.I0(in1[44]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_in1_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[45]_i_1 
       (.I0(in1[45]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_in1_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[46]_i_1 
       (.I0(in1[46]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_in1_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[47]_i_1 
       (.I0(in1[47]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_in1_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[48]_i_1 
       (.I0(in1[48]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_in1_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[49]_i_1 
       (.I0(in1[49]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_in1_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[4]_i_1 
       (.I0(\int_in1_reg[63]_0 [2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_in1_reg06_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[50]_i_1 
       (.I0(in1[50]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_in1_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[51]_i_1 
       (.I0(in1[51]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_in1_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[52]_i_1 
       (.I0(in1[52]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_in1_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[53]_i_1 
       (.I0(in1[53]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_in1_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[54]_i_1 
       (.I0(in1[54]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_in1_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[55]_i_1 
       (.I0(in1[55]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_in1_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[56]_i_1 
       (.I0(in1[56]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_in1_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[57]_i_1 
       (.I0(in1[57]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_in1_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[58]_i_1 
       (.I0(in1[58]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_in1_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[59]_i_1 
       (.I0(in1[59]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_in1_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[5]_i_1 
       (.I0(\int_in1_reg[63]_0 [3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_in1_reg06_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[60]_i_1 
       (.I0(in1[60]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_in1_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[61]_i_1 
       (.I0(in1[61]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_in1_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[62]_i_1 
       (.I0(in1[62]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_in1_reg0[30]));
  LUT3 #(
    .INIT(8'h40)) 
    \int_in1[63]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\int_in1[31]_i_3_n_0 ),
        .O(\int_in1[63]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[63]_i_2 
       (.I0(in1[63]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_in1_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[6]_i_1 
       (.I0(\int_in1_reg[63]_0 [4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_in1_reg06_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[7]_i_1 
       (.I0(\int_in1_reg[63]_0 [5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_in1_reg06_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[8]_i_1 
       (.I0(\int_in1_reg[63]_0 [6]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_in1_reg06_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[9]_i_1 
       (.I0(in1[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_in1_reg06_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[0] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_0 ),
        .D(int_in1_reg06_out[0]),
        .Q(\int_in1_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[10] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_0 ),
        .D(int_in1_reg06_out[10]),
        .Q(in1[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[11] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_0 ),
        .D(int_in1_reg06_out[11]),
        .Q(in1[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[12] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_0 ),
        .D(int_in1_reg06_out[12]),
        .Q(in1[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[13] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_0 ),
        .D(int_in1_reg06_out[13]),
        .Q(in1[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[14] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_0 ),
        .D(int_in1_reg06_out[14]),
        .Q(in1[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[15] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_0 ),
        .D(int_in1_reg06_out[15]),
        .Q(in1[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[16] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_0 ),
        .D(int_in1_reg06_out[16]),
        .Q(in1[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[17] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_0 ),
        .D(int_in1_reg06_out[17]),
        .Q(in1[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[18] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_0 ),
        .D(int_in1_reg06_out[18]),
        .Q(in1[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[19] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_0 ),
        .D(int_in1_reg06_out[19]),
        .Q(in1[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[1] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_0 ),
        .D(int_in1_reg06_out[1]),
        .Q(\int_in1_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[20] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_0 ),
        .D(int_in1_reg06_out[20]),
        .Q(in1[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[21] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_0 ),
        .D(int_in1_reg06_out[21]),
        .Q(in1[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[22] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_0 ),
        .D(int_in1_reg06_out[22]),
        .Q(in1[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[23] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_0 ),
        .D(int_in1_reg06_out[23]),
        .Q(in1[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[24] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_0 ),
        .D(int_in1_reg06_out[24]),
        .Q(in1[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[25] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_0 ),
        .D(int_in1_reg06_out[25]),
        .Q(in1[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[26] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_0 ),
        .D(int_in1_reg06_out[26]),
        .Q(in1[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[27] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_0 ),
        .D(int_in1_reg06_out[27]),
        .Q(in1[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[28] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_0 ),
        .D(int_in1_reg06_out[28]),
        .Q(in1[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[29] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_0 ),
        .D(int_in1_reg06_out[29]),
        .Q(in1[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[2] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_0 ),
        .D(int_in1_reg06_out[2]),
        .Q(\int_in1_reg[63]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[30] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_0 ),
        .D(int_in1_reg06_out[30]),
        .Q(in1[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[31] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_0 ),
        .D(int_in1_reg06_out[31]),
        .Q(in1[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[32] 
       (.C(ap_clk),
        .CE(\int_in1[63]_i_1_n_0 ),
        .D(int_in1_reg0[0]),
        .Q(in1[32]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[33] 
       (.C(ap_clk),
        .CE(\int_in1[63]_i_1_n_0 ),
        .D(int_in1_reg0[1]),
        .Q(in1[33]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[34] 
       (.C(ap_clk),
        .CE(\int_in1[63]_i_1_n_0 ),
        .D(int_in1_reg0[2]),
        .Q(in1[34]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[35] 
       (.C(ap_clk),
        .CE(\int_in1[63]_i_1_n_0 ),
        .D(int_in1_reg0[3]),
        .Q(in1[35]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[36] 
       (.C(ap_clk),
        .CE(\int_in1[63]_i_1_n_0 ),
        .D(int_in1_reg0[4]),
        .Q(in1[36]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[37] 
       (.C(ap_clk),
        .CE(\int_in1[63]_i_1_n_0 ),
        .D(int_in1_reg0[5]),
        .Q(in1[37]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[38] 
       (.C(ap_clk),
        .CE(\int_in1[63]_i_1_n_0 ),
        .D(int_in1_reg0[6]),
        .Q(in1[38]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[39] 
       (.C(ap_clk),
        .CE(\int_in1[63]_i_1_n_0 ),
        .D(int_in1_reg0[7]),
        .Q(in1[39]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[3] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_0 ),
        .D(int_in1_reg06_out[3]),
        .Q(\int_in1_reg[63]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[40] 
       (.C(ap_clk),
        .CE(\int_in1[63]_i_1_n_0 ),
        .D(int_in1_reg0[8]),
        .Q(in1[40]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[41] 
       (.C(ap_clk),
        .CE(\int_in1[63]_i_1_n_0 ),
        .D(int_in1_reg0[9]),
        .Q(in1[41]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[42] 
       (.C(ap_clk),
        .CE(\int_in1[63]_i_1_n_0 ),
        .D(int_in1_reg0[10]),
        .Q(in1[42]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[43] 
       (.C(ap_clk),
        .CE(\int_in1[63]_i_1_n_0 ),
        .D(int_in1_reg0[11]),
        .Q(in1[43]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[44] 
       (.C(ap_clk),
        .CE(\int_in1[63]_i_1_n_0 ),
        .D(int_in1_reg0[12]),
        .Q(in1[44]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[45] 
       (.C(ap_clk),
        .CE(\int_in1[63]_i_1_n_0 ),
        .D(int_in1_reg0[13]),
        .Q(in1[45]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[46] 
       (.C(ap_clk),
        .CE(\int_in1[63]_i_1_n_0 ),
        .D(int_in1_reg0[14]),
        .Q(in1[46]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[47] 
       (.C(ap_clk),
        .CE(\int_in1[63]_i_1_n_0 ),
        .D(int_in1_reg0[15]),
        .Q(in1[47]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[48] 
       (.C(ap_clk),
        .CE(\int_in1[63]_i_1_n_0 ),
        .D(int_in1_reg0[16]),
        .Q(in1[48]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[49] 
       (.C(ap_clk),
        .CE(\int_in1[63]_i_1_n_0 ),
        .D(int_in1_reg0[17]),
        .Q(in1[49]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[4] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_0 ),
        .D(int_in1_reg06_out[4]),
        .Q(\int_in1_reg[63]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[50] 
       (.C(ap_clk),
        .CE(\int_in1[63]_i_1_n_0 ),
        .D(int_in1_reg0[18]),
        .Q(in1[50]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[51] 
       (.C(ap_clk),
        .CE(\int_in1[63]_i_1_n_0 ),
        .D(int_in1_reg0[19]),
        .Q(in1[51]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[52] 
       (.C(ap_clk),
        .CE(\int_in1[63]_i_1_n_0 ),
        .D(int_in1_reg0[20]),
        .Q(in1[52]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[53] 
       (.C(ap_clk),
        .CE(\int_in1[63]_i_1_n_0 ),
        .D(int_in1_reg0[21]),
        .Q(in1[53]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[54] 
       (.C(ap_clk),
        .CE(\int_in1[63]_i_1_n_0 ),
        .D(int_in1_reg0[22]),
        .Q(in1[54]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[55] 
       (.C(ap_clk),
        .CE(\int_in1[63]_i_1_n_0 ),
        .D(int_in1_reg0[23]),
        .Q(in1[55]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[56] 
       (.C(ap_clk),
        .CE(\int_in1[63]_i_1_n_0 ),
        .D(int_in1_reg0[24]),
        .Q(in1[56]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[57] 
       (.C(ap_clk),
        .CE(\int_in1[63]_i_1_n_0 ),
        .D(int_in1_reg0[25]),
        .Q(in1[57]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[58] 
       (.C(ap_clk),
        .CE(\int_in1[63]_i_1_n_0 ),
        .D(int_in1_reg0[26]),
        .Q(in1[58]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[59] 
       (.C(ap_clk),
        .CE(\int_in1[63]_i_1_n_0 ),
        .D(int_in1_reg0[27]),
        .Q(in1[59]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[5] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_0 ),
        .D(int_in1_reg06_out[5]),
        .Q(\int_in1_reg[63]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[60] 
       (.C(ap_clk),
        .CE(\int_in1[63]_i_1_n_0 ),
        .D(int_in1_reg0[28]),
        .Q(in1[60]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[61] 
       (.C(ap_clk),
        .CE(\int_in1[63]_i_1_n_0 ),
        .D(int_in1_reg0[29]),
        .Q(in1[61]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[62] 
       (.C(ap_clk),
        .CE(\int_in1[63]_i_1_n_0 ),
        .D(int_in1_reg0[30]),
        .Q(in1[62]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[63] 
       (.C(ap_clk),
        .CE(\int_in1[63]_i_1_n_0 ),
        .D(int_in1_reg0[31]),
        .Q(in1[63]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[6] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_0 ),
        .D(int_in1_reg06_out[6]),
        .Q(\int_in1_reg[63]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[7] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_0 ),
        .D(int_in1_reg06_out[7]),
        .Q(\int_in1_reg[63]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[8] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_0 ),
        .D(int_in1_reg06_out[8]),
        .Q(\int_in1_reg[63]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[9] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_0 ),
        .D(int_in1_reg06_out[9]),
        .Q(in1[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[0]_i_1 
       (.I0(\int_in2_reg_n_0_[0] ),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_in2_reg03_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[10]_i_1 
       (.I0(in2[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_in2_reg03_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[11]_i_1 
       (.I0(in2[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_in2_reg03_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[12]_i_1 
       (.I0(in2[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_in2_reg03_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[13]_i_1 
       (.I0(in2[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_in2_reg03_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[14]_i_1 
       (.I0(in2[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_in2_reg03_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[15]_i_1 
       (.I0(in2[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_in2_reg03_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[16]_i_1 
       (.I0(in2[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_in2_reg03_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[17]_i_1 
       (.I0(in2[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_in2_reg03_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[18]_i_1 
       (.I0(in2[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_in2_reg03_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[19]_i_1 
       (.I0(in2[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_in2_reg03_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[1]_i_1 
       (.I0(\int_in2_reg_n_0_[1] ),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_in2_reg03_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[20]_i_1 
       (.I0(in2[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_in2_reg03_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[21]_i_1 
       (.I0(in2[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_in2_reg03_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[22]_i_1 
       (.I0(in2[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_in2_reg03_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[23]_i_1 
       (.I0(in2[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_in2_reg03_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[24]_i_1 
       (.I0(in2[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_in2_reg03_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[25]_i_1 
       (.I0(in2[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_in2_reg03_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[26]_i_1 
       (.I0(in2[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_in2_reg03_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[27]_i_1 
       (.I0(in2[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_in2_reg03_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[28]_i_1 
       (.I0(in2[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_in2_reg03_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[29]_i_1 
       (.I0(in2[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_in2_reg03_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[2]_i_1 
       (.I0(\int_in2_reg[63]_0 [0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_in2_reg03_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[30]_i_1 
       (.I0(in2[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_in2_reg03_out[30]));
  LUT3 #(
    .INIT(8'h80)) 
    \int_in2[31]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\int_in1[31]_i_3_n_0 ),
        .O(\int_in2[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[31]_i_2 
       (.I0(in2[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_in2_reg03_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[32]_i_1 
       (.I0(in2[32]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_in2_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[33]_i_1 
       (.I0(in2[33]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_in2_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[34]_i_1 
       (.I0(in2[34]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_in2_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[35]_i_1 
       (.I0(in2[35]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_in2_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[36]_i_1 
       (.I0(in2[36]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_in2_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[37]_i_1 
       (.I0(in2[37]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_in2_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[38]_i_1 
       (.I0(in2[38]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_in2_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[39]_i_1 
       (.I0(in2[39]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_in2_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[3]_i_1 
       (.I0(\int_in2_reg[63]_0 [1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_in2_reg03_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[40]_i_1 
       (.I0(in2[40]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_in2_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[41]_i_1 
       (.I0(in2[41]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_in2_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[42]_i_1 
       (.I0(in2[42]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_in2_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[43]_i_1 
       (.I0(in2[43]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_in2_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[44]_i_1 
       (.I0(in2[44]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_in2_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[45]_i_1 
       (.I0(in2[45]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_in2_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[46]_i_1 
       (.I0(in2[46]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_in2_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[47]_i_1 
       (.I0(in2[47]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_in2_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[48]_i_1 
       (.I0(in2[48]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_in2_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[49]_i_1 
       (.I0(in2[49]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_in2_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[4]_i_1 
       (.I0(\int_in2_reg[63]_0 [2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_in2_reg03_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[50]_i_1 
       (.I0(in2[50]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_in2_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[51]_i_1 
       (.I0(in2[51]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_in2_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[52]_i_1 
       (.I0(in2[52]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_in2_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[53]_i_1 
       (.I0(in2[53]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_in2_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[54]_i_1 
       (.I0(in2[54]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_in2_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[55]_i_1 
       (.I0(in2[55]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_in2_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[56]_i_1 
       (.I0(in2[56]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_in2_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[57]_i_1 
       (.I0(in2[57]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_in2_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[58]_i_1 
       (.I0(in2[58]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_in2_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[59]_i_1 
       (.I0(in2[59]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_in2_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[5]_i_1 
       (.I0(\int_in2_reg[63]_0 [3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_in2_reg03_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[60]_i_1 
       (.I0(in2[60]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_in2_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[61]_i_1 
       (.I0(in2[61]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_in2_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[62]_i_1 
       (.I0(in2[62]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_in2_reg0[30]));
  LUT4 #(
    .INIT(16'h0400)) 
    \int_in2[63]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(\int_ier[1]_i_2_n_0 ),
        .O(\int_in2[63]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[63]_i_2 
       (.I0(in2[63]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_in2_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[6]_i_1 
       (.I0(\int_in2_reg[63]_0 [4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_in2_reg03_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[7]_i_1 
       (.I0(\int_in2_reg[63]_0 [5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_in2_reg03_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[8]_i_1 
       (.I0(\int_in2_reg[63]_0 [6]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_in2_reg03_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[9]_i_1 
       (.I0(in2[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_in2_reg03_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[0] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_0 ),
        .D(int_in2_reg03_out[0]),
        .Q(\int_in2_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[10] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_0 ),
        .D(int_in2_reg03_out[10]),
        .Q(in2[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[11] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_0 ),
        .D(int_in2_reg03_out[11]),
        .Q(in2[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[12] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_0 ),
        .D(int_in2_reg03_out[12]),
        .Q(in2[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[13] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_0 ),
        .D(int_in2_reg03_out[13]),
        .Q(in2[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[14] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_0 ),
        .D(int_in2_reg03_out[14]),
        .Q(in2[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[15] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_0 ),
        .D(int_in2_reg03_out[15]),
        .Q(in2[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[16] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_0 ),
        .D(int_in2_reg03_out[16]),
        .Q(in2[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[17] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_0 ),
        .D(int_in2_reg03_out[17]),
        .Q(in2[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[18] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_0 ),
        .D(int_in2_reg03_out[18]),
        .Q(in2[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[19] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_0 ),
        .D(int_in2_reg03_out[19]),
        .Q(in2[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[1] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_0 ),
        .D(int_in2_reg03_out[1]),
        .Q(\int_in2_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[20] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_0 ),
        .D(int_in2_reg03_out[20]),
        .Q(in2[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[21] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_0 ),
        .D(int_in2_reg03_out[21]),
        .Q(in2[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[22] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_0 ),
        .D(int_in2_reg03_out[22]),
        .Q(in2[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[23] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_0 ),
        .D(int_in2_reg03_out[23]),
        .Q(in2[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[24] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_0 ),
        .D(int_in2_reg03_out[24]),
        .Q(in2[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[25] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_0 ),
        .D(int_in2_reg03_out[25]),
        .Q(in2[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[26] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_0 ),
        .D(int_in2_reg03_out[26]),
        .Q(in2[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[27] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_0 ),
        .D(int_in2_reg03_out[27]),
        .Q(in2[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[28] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_0 ),
        .D(int_in2_reg03_out[28]),
        .Q(in2[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[29] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_0 ),
        .D(int_in2_reg03_out[29]),
        .Q(in2[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[2] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_0 ),
        .D(int_in2_reg03_out[2]),
        .Q(\int_in2_reg[63]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[30] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_0 ),
        .D(int_in2_reg03_out[30]),
        .Q(in2[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[31] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_0 ),
        .D(int_in2_reg03_out[31]),
        .Q(in2[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[32] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_0 ),
        .D(int_in2_reg0[0]),
        .Q(in2[32]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[33] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_0 ),
        .D(int_in2_reg0[1]),
        .Q(in2[33]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[34] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_0 ),
        .D(int_in2_reg0[2]),
        .Q(in2[34]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[35] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_0 ),
        .D(int_in2_reg0[3]),
        .Q(in2[35]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[36] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_0 ),
        .D(int_in2_reg0[4]),
        .Q(in2[36]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[37] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_0 ),
        .D(int_in2_reg0[5]),
        .Q(in2[37]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[38] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_0 ),
        .D(int_in2_reg0[6]),
        .Q(in2[38]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[39] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_0 ),
        .D(int_in2_reg0[7]),
        .Q(in2[39]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[3] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_0 ),
        .D(int_in2_reg03_out[3]),
        .Q(\int_in2_reg[63]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[40] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_0 ),
        .D(int_in2_reg0[8]),
        .Q(in2[40]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[41] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_0 ),
        .D(int_in2_reg0[9]),
        .Q(in2[41]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[42] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_0 ),
        .D(int_in2_reg0[10]),
        .Q(in2[42]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[43] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_0 ),
        .D(int_in2_reg0[11]),
        .Q(in2[43]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[44] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_0 ),
        .D(int_in2_reg0[12]),
        .Q(in2[44]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[45] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_0 ),
        .D(int_in2_reg0[13]),
        .Q(in2[45]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[46] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_0 ),
        .D(int_in2_reg0[14]),
        .Q(in2[46]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[47] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_0 ),
        .D(int_in2_reg0[15]),
        .Q(in2[47]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[48] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_0 ),
        .D(int_in2_reg0[16]),
        .Q(in2[48]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[49] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_0 ),
        .D(int_in2_reg0[17]),
        .Q(in2[49]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[4] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_0 ),
        .D(int_in2_reg03_out[4]),
        .Q(\int_in2_reg[63]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[50] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_0 ),
        .D(int_in2_reg0[18]),
        .Q(in2[50]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[51] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_0 ),
        .D(int_in2_reg0[19]),
        .Q(in2[51]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[52] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_0 ),
        .D(int_in2_reg0[20]),
        .Q(in2[52]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[53] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_0 ),
        .D(int_in2_reg0[21]),
        .Q(in2[53]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[54] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_0 ),
        .D(int_in2_reg0[22]),
        .Q(in2[54]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[55] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_0 ),
        .D(int_in2_reg0[23]),
        .Q(in2[55]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[56] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_0 ),
        .D(int_in2_reg0[24]),
        .Q(in2[56]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[57] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_0 ),
        .D(int_in2_reg0[25]),
        .Q(in2[57]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[58] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_0 ),
        .D(int_in2_reg0[26]),
        .Q(in2[58]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[59] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_0 ),
        .D(int_in2_reg0[27]),
        .Q(in2[59]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[5] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_0 ),
        .D(int_in2_reg03_out[5]),
        .Q(\int_in2_reg[63]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[60] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_0 ),
        .D(int_in2_reg0[28]),
        .Q(in2[60]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[61] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_0 ),
        .D(int_in2_reg0[29]),
        .Q(in2[61]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[62] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_0 ),
        .D(int_in2_reg0[30]),
        .Q(in2[62]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[63] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_0 ),
        .D(int_in2_reg0[31]),
        .Q(in2[63]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[6] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_0 ),
        .D(int_in2_reg03_out[6]),
        .Q(\int_in2_reg[63]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[7] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_0 ),
        .D(int_in2_reg03_out[7]),
        .Q(\int_in2_reg[63]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[8] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_0 ),
        .D(int_in2_reg03_out[8]),
        .Q(\int_in2_reg[63]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[9] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_0 ),
        .D(int_in2_reg03_out[9]),
        .Q(in2[9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFF7FFFFFFF8000)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(\int_isr[0]_i_2_n_0 ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(int_isr8_out),
        .I5(\int_isr_reg_n_0_[0] ),
        .O(\int_isr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \int_isr[0]_i_2 
       (.I0(s_axi_control_WSTRB[0]),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\int_ier[1]_i_2_n_0 ),
        .O(\int_isr[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hFBAA0000)) 
    \int_isr[0]_i_3 
       (.I0(ap_done_reg),
        .I1(int_ap_ready_reg_0),
        .I2(CO),
        .I3(\ap_CS_fsm_reg[213]_0 [1]),
        .I4(\int_ier_reg_n_0_[0] ),
        .O(int_isr8_out));
  LUT6 #(
    .INIT(64'hFFFF7FFFFFFF8000)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(\int_isr[0]_i_2_n_0 ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(int_isr),
        .I5(\int_isr_reg_n_0_[1] ),
        .O(\int_isr[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8A00)) 
    \int_isr[1]_i_2 
       (.I0(\ap_CS_fsm_reg[213]_0 [1]),
        .I1(CO),
        .I2(int_ap_ready_reg_0),
        .I3(p_0_in),
        .O(int_isr));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[0]_i_1 
       (.I0(\int_out_r_reg_n_0_[0] ),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_out_r_reg01_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[10]_i_1 
       (.I0(out_r[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_out_r_reg01_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[11]_i_1 
       (.I0(out_r[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_out_r_reg01_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[12]_i_1 
       (.I0(out_r[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_out_r_reg01_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[13]_i_1 
       (.I0(out_r[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_out_r_reg01_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[14]_i_1 
       (.I0(out_r[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_out_r_reg01_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[15]_i_1 
       (.I0(out_r[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_out_r_reg01_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[16]_i_1 
       (.I0(out_r[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_out_r_reg01_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[17]_i_1 
       (.I0(out_r[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_out_r_reg01_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[18]_i_1 
       (.I0(out_r[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_out_r_reg01_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[19]_i_1 
       (.I0(out_r[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_out_r_reg01_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[1]_i_1 
       (.I0(\int_out_r_reg_n_0_[1] ),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_out_r_reg01_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[20]_i_1 
       (.I0(out_r[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_out_r_reg01_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[21]_i_1 
       (.I0(out_r[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_out_r_reg01_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[22]_i_1 
       (.I0(out_r[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_out_r_reg01_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[23]_i_1 
       (.I0(out_r[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_out_r_reg01_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[24]_i_1 
       (.I0(out_r[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_out_r_reg01_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[25]_i_1 
       (.I0(out_r[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_out_r_reg01_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[26]_i_1 
       (.I0(out_r[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_out_r_reg01_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[27]_i_1 
       (.I0(out_r[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_out_r_reg01_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[28]_i_1 
       (.I0(out_r[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_out_r_reg01_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[29]_i_1 
       (.I0(out_r[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_out_r_reg01_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[2]_i_1 
       (.I0(D[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_out_r_reg01_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[30]_i_1 
       (.I0(out_r[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_out_r_reg01_out[30]));
  LUT4 #(
    .INIT(16'h4000)) 
    \int_out_r[31]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\int_ier[1]_i_2_n_0 ),
        .O(\int_out_r[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[31]_i_2 
       (.I0(out_r[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_out_r_reg01_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[32]_i_1 
       (.I0(out_r[32]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_out_r_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[33]_i_1 
       (.I0(out_r[33]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_out_r_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[34]_i_1 
       (.I0(out_r[34]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_out_r_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[35]_i_1 
       (.I0(out_r[35]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_out_r_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[36]_i_1 
       (.I0(out_r[36]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_out_r_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[37]_i_1 
       (.I0(out_r[37]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_out_r_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[38]_i_1 
       (.I0(out_r[38]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_out_r_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[39]_i_1 
       (.I0(out_r[39]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_out_r_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[3]_i_1 
       (.I0(D[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_out_r_reg01_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[40]_i_1 
       (.I0(out_r[40]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_out_r_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[41]_i_1 
       (.I0(out_r[41]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_out_r_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[42]_i_1 
       (.I0(out_r[42]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_out_r_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[43]_i_1 
       (.I0(out_r[43]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_out_r_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[44]_i_1 
       (.I0(out_r[44]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_out_r_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[45]_i_1 
       (.I0(out_r[45]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_out_r_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[46]_i_1 
       (.I0(out_r[46]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_out_r_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[47]_i_1 
       (.I0(out_r[47]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_out_r_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[48]_i_1 
       (.I0(out_r[48]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_out_r_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[49]_i_1 
       (.I0(out_r[49]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_out_r_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[4]_i_1 
       (.I0(D[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_out_r_reg01_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[50]_i_1 
       (.I0(out_r[50]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_out_r_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[51]_i_1 
       (.I0(out_r[51]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_out_r_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[52]_i_1 
       (.I0(out_r[52]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_out_r_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[53]_i_1 
       (.I0(out_r[53]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_out_r_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[54]_i_1 
       (.I0(out_r[54]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_out_r_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[55]_i_1 
       (.I0(out_r[55]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_out_r_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[56]_i_1 
       (.I0(out_r[56]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_out_r_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[57]_i_1 
       (.I0(out_r[57]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_out_r_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[58]_i_1 
       (.I0(out_r[58]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_out_r_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[59]_i_1 
       (.I0(out_r[59]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_out_r_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[5]_i_1 
       (.I0(D[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_out_r_reg01_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[60]_i_1 
       (.I0(out_r[60]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_out_r_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[61]_i_1 
       (.I0(out_r[61]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_out_r_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[62]_i_1 
       (.I0(out_r[62]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_out_r_reg0[30]));
  LUT4 #(
    .INIT(16'h8000)) 
    \int_out_r[63]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\int_ier[1]_i_2_n_0 ),
        .O(\int_out_r[63]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[63]_i_2 
       (.I0(out_r[63]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_out_r_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[6]_i_1 
       (.I0(D[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_out_r_reg01_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[7]_i_1 
       (.I0(D[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_out_r_reg01_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[8]_i_1 
       (.I0(D[6]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_out_r_reg01_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[9]_i_1 
       (.I0(out_r[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_out_r_reg01_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[0] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[0]),
        .Q(\int_out_r_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[10] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[10]),
        .Q(out_r[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[11] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[11]),
        .Q(out_r[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[12] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[12]),
        .Q(out_r[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[13] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[13]),
        .Q(out_r[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[14] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[14]),
        .Q(out_r[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[15] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[15]),
        .Q(out_r[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[16] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[16]),
        .Q(out_r[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[17] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[17]),
        .Q(out_r[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[18] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[18]),
        .Q(out_r[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[19] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[19]),
        .Q(out_r[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[1] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[1]),
        .Q(\int_out_r_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[20] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[20]),
        .Q(out_r[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[21] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[21]),
        .Q(out_r[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[22] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[22]),
        .Q(out_r[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[23] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[23]),
        .Q(out_r[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[24] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[24]),
        .Q(out_r[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[25] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[25]),
        .Q(out_r[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[26] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[26]),
        .Q(out_r[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[27] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[27]),
        .Q(out_r[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[28] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[28]),
        .Q(out_r[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[29] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[29]),
        .Q(out_r[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[2] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[2]),
        .Q(D[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[30] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[30]),
        .Q(out_r[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[31] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[31]),
        .Q(out_r[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[32] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[0]),
        .Q(out_r[32]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[33] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[1]),
        .Q(out_r[33]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[34] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[2]),
        .Q(out_r[34]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[35] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[3]),
        .Q(out_r[35]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[36] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[4]),
        .Q(out_r[36]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[37] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[5]),
        .Q(out_r[37]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[38] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[6]),
        .Q(out_r[38]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[39] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[7]),
        .Q(out_r[39]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[3] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[3]),
        .Q(D[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[40] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[8]),
        .Q(out_r[40]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[41] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[9]),
        .Q(out_r[41]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[42] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[10]),
        .Q(out_r[42]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[43] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[11]),
        .Q(out_r[43]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[44] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[12]),
        .Q(out_r[44]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[45] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[13]),
        .Q(out_r[45]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[46] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[14]),
        .Q(out_r[46]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[47] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[15]),
        .Q(out_r[47]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[48] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[16]),
        .Q(out_r[48]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[49] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[17]),
        .Q(out_r[49]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[4] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[4]),
        .Q(D[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[50] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[18]),
        .Q(out_r[50]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[51] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[19]),
        .Q(out_r[51]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[52] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[20]),
        .Q(out_r[52]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[53] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[21]),
        .Q(out_r[53]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[54] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[22]),
        .Q(out_r[54]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[55] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[23]),
        .Q(out_r[55]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[56] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[24]),
        .Q(out_r[56]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[57] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[25]),
        .Q(out_r[57]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[58] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[26]),
        .Q(out_r[58]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[59] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[27]),
        .Q(out_r[59]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[5] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[5]),
        .Q(D[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[60] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[28]),
        .Q(out_r[60]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[61] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[29]),
        .Q(out_r[61]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[62] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[30]),
        .Q(out_r[62]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[63] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[31]),
        .Q(out_r[63]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[6] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[6]),
        .Q(D[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[7] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[7]),
        .Q(D[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[8] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[8]),
        .Q(D[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[9] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[9]),
        .Q(out_r[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_size[0]_i_1 
       (.I0(size[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_size0[0]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_size[10]_i_1 
       (.I0(size[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_size0[10]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_size[11]_i_1 
       (.I0(size[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_size0[11]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_size[12]_i_1 
       (.I0(size[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_size0[12]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_size[13]_i_1 
       (.I0(size[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_size0[13]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_size[14]_i_1 
       (.I0(size[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_size0[14]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_size[15]_i_1 
       (.I0(size[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_size0[15]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_size[16]_i_1 
       (.I0(size[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_size0[16]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_size[17]_i_1 
       (.I0(size[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_size0[17]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_size[18]_i_1 
       (.I0(size[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_size0[18]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_size[19]_i_1 
       (.I0(size[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_size0[19]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_size[1]_i_1 
       (.I0(size[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_size0[1]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_size[20]_i_1 
       (.I0(size[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_size0[20]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_size[21]_i_1 
       (.I0(size[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_size0[21]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_size[22]_i_1 
       (.I0(size[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_size0[22]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_size[23]_i_1 
       (.I0(size[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_size0[23]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_size[24]_i_1 
       (.I0(size[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_size0[24]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_size[25]_i_1 
       (.I0(size[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_size0[25]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_size[26]_i_1 
       (.I0(size[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_size0[26]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_size[27]_i_1 
       (.I0(size[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_size0[27]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_size[28]_i_1 
       (.I0(size[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_size0[28]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_size[29]_i_1 
       (.I0(size[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_size0[29]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_size[2]_i_1 
       (.I0(size[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_size0[2]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_size[30]_i_1 
       (.I0(size[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_size0[30]));
  LUT5 #(
    .INIT(32'h00800000)) 
    \int_size[31]_i_1 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\int_size[31]_i_3_n_0 ),
        .O(\int_size[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_size[31]_i_2 
       (.I0(size[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_size0[31]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \int_size[31]_i_3 
       (.I0(\waddr_reg_n_0_[1] ),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(s_axi_control_WVALID),
        .O(\int_size[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_size[3]_i_1 
       (.I0(size[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_size0[3]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_size[4]_i_1 
       (.I0(size[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_size0[4]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_size[5]_i_1 
       (.I0(size[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_size0[5]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_size[6]_i_1 
       (.I0(size[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_size0[6]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_size[7]_i_1 
       (.I0(size[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_size0[7]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_size[8]_i_1 
       (.I0(size[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_size0[8]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_size[9]_i_1 
       (.I0(size[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_size0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[0] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_0 ),
        .D(int_size0[0]),
        .Q(size[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[10] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_0 ),
        .D(int_size0[10]),
        .Q(size[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[11] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_0 ),
        .D(int_size0[11]),
        .Q(size[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[12] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_0 ),
        .D(int_size0[12]),
        .Q(size[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[13] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_0 ),
        .D(int_size0[13]),
        .Q(size[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[14] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_0 ),
        .D(int_size0[14]),
        .Q(size[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[15] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_0 ),
        .D(int_size0[15]),
        .Q(size[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[16] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_0 ),
        .D(int_size0[16]),
        .Q(size[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[17] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_0 ),
        .D(int_size0[17]),
        .Q(size[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[18] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_0 ),
        .D(int_size0[18]),
        .Q(size[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[19] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_0 ),
        .D(int_size0[19]),
        .Q(size[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[1] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_0 ),
        .D(int_size0[1]),
        .Q(size[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[20] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_0 ),
        .D(int_size0[20]),
        .Q(size[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[21] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_0 ),
        .D(int_size0[21]),
        .Q(size[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[22] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_0 ),
        .D(int_size0[22]),
        .Q(size[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[23] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_0 ),
        .D(int_size0[23]),
        .Q(size[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[24] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_0 ),
        .D(int_size0[24]),
        .Q(size[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[25] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_0 ),
        .D(int_size0[25]),
        .Q(size[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[26] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_0 ),
        .D(int_size0[26]),
        .Q(size[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[27] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_0 ),
        .D(int_size0[27]),
        .Q(size[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[28] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_0 ),
        .D(int_size0[28]),
        .Q(size[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[29] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_0 ),
        .D(int_size0[29]),
        .Q(size[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[2] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_0 ),
        .D(int_size0[2]),
        .Q(size[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[30] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_0 ),
        .D(int_size0[30]),
        .Q(size[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[31] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_0 ),
        .D(int_size0[31]),
        .Q(size[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[3] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_0 ),
        .D(int_size0[3]),
        .Q(size[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[4] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_0 ),
        .D(int_size0[4]),
        .Q(size[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[5] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_0 ),
        .D(int_size0[5]),
        .Q(size[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[6] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_0 ),
        .D(int_size0[6]),
        .Q(size[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[7] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_0 ),
        .D(int_size0[7]),
        .Q(size[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[8] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_0 ),
        .D(int_size0[8]),
        .Q(size[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[9] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_0 ),
        .D(int_size0[9]),
        .Q(size[9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFF55554044)) 
    int_task_ap_done_i_1
       (.I0(auto_restart_status_reg_n_0),
        .I1(\ap_CS_fsm_reg[213]_0 [1]),
        .I2(CO),
        .I3(int_ap_ready_reg_0),
        .I4(ap_done_reg),
        .I5(auto_restart_done_reg_n_0),
        .O(task_ap_done));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_task_ap_done_i_10
       (.I0(int_task_ap_done_reg_i_2_0[2]),
        .I1(Q[2]),
        .I2(int_task_ap_done_reg_i_2_0[1]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(int_task_ap_done_reg_i_2_0[0]),
        .O(int_task_ap_done_i_10_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_task_ap_done_i_3
       (.I0(int_task_ap_done_reg_i_2_0[23]),
        .I1(Q[23]),
        .I2(int_task_ap_done_reg_i_2_0[22]),
        .I3(Q[22]),
        .I4(Q[21]),
        .I5(int_task_ap_done_reg_i_2_0[21]),
        .O(int_task_ap_done_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_task_ap_done_i_4
       (.I0(int_task_ap_done_reg_i_2_0[20]),
        .I1(Q[20]),
        .I2(int_task_ap_done_reg_i_2_0[19]),
        .I3(Q[19]),
        .I4(Q[18]),
        .I5(int_task_ap_done_reg_i_2_0[18]),
        .O(int_task_ap_done_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_task_ap_done_i_5
       (.I0(int_task_ap_done_reg_i_2_0[17]),
        .I1(Q[17]),
        .I2(int_task_ap_done_reg_i_2_0[16]),
        .I3(Q[16]),
        .I4(Q[15]),
        .I5(int_task_ap_done_reg_i_2_0[15]),
        .O(int_task_ap_done_i_5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_task_ap_done_i_6
       (.I0(int_task_ap_done_reg_i_2_0[14]),
        .I1(Q[14]),
        .I2(int_task_ap_done_reg_i_2_0[13]),
        .I3(Q[13]),
        .I4(Q[12]),
        .I5(int_task_ap_done_reg_i_2_0[12]),
        .O(int_task_ap_done_i_6_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_task_ap_done_i_7
       (.I0(int_task_ap_done_reg_i_2_0[11]),
        .I1(Q[11]),
        .I2(int_task_ap_done_reg_i_2_0[10]),
        .I3(Q[10]),
        .I4(Q[9]),
        .I5(int_task_ap_done_reg_i_2_0[9]),
        .O(int_task_ap_done_i_7_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_task_ap_done_i_8
       (.I0(int_task_ap_done_reg_i_2_0[8]),
        .I1(Q[8]),
        .I2(int_task_ap_done_reg_i_2_0[7]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(int_task_ap_done_reg_i_2_0[6]),
        .O(int_task_ap_done_i_8_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_task_ap_done_i_9
       (.I0(int_task_ap_done_reg_i_2_0[5]),
        .I1(Q[5]),
        .I2(int_task_ap_done_reg_i_2_0[4]),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(int_task_ap_done_reg_i_2_0[3]),
        .O(int_task_ap_done_i_9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_task_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(task_ap_done),
        .Q(int_task_ap_done),
        .R(ap_rst_n_inv));
  CARRY8 int_task_ap_done_reg_i_2
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({CO,int_task_ap_done_reg_i_2_n_1,int_task_ap_done_reg_i_2_n_2,int_task_ap_done_reg_i_2_n_3,int_task_ap_done_reg_i_2_n_4,int_task_ap_done_reg_i_2_n_5,int_task_ap_done_reg_i_2_n_6,int_task_ap_done_reg_i_2_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_int_task_ap_done_reg_i_2_O_UNCONNECTED[7:0]),
        .S({int_task_ap_done_i_3_n_0,int_task_ap_done_i_4_n_0,int_task_ap_done_i_5_n_0,int_task_ap_done_i_6_n_0,int_task_ap_done_i_7_n_0,int_task_ap_done_i_8_n_0,int_task_ap_done_i_9_n_0,int_task_ap_done_i_10_n_0}));
  LUT3 #(
    .INIT(8'hE0)) 
    interrupt_INST_0
       (.I0(\int_isr_reg_n_0_[0] ),
        .I1(\int_isr_reg_n_0_[1] ),
        .I2(int_gie_reg_n_0),
        .O(interrupt));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF8F8F8)) 
    \rdata[0]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(size[0]),
        .I2(\rdata[0]_i_2_n_0 ),
        .I3(\rdata[0]_i_3_n_0 ),
        .I4(\rdata[0]_i_4_n_0 ),
        .I5(\rdata[0]_i_5_n_0 ),
        .O(\rdata[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA2228202A0208000)) 
    \rdata[0]_i_2 
       (.I0(\rdata[31]_i_5_n_0 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(out_r[32]),
        .I4(\int_out_r_reg_n_0_[0] ),
        .I5(in2[32]),
        .O(\rdata[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \rdata[0]_i_3 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[5]),
        .O(\rdata[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[0]_i_4 
       (.I0(int_gie_reg_n_0),
        .I1(\int_isr_reg_n_0_[0] ),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(ap_start),
        .I5(\int_ier_reg_n_0_[0] ),
        .O(\rdata[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8A0A820288088000)) 
    \rdata[0]_i_5 
       (.I0(\rdata[31]_i_8_n_0 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_in2_reg_n_0_[0] ),
        .I4(in1[32]),
        .I5(\int_in1_reg_n_0_[0] ),
        .O(\rdata[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[10]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(size[10]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\rdata[10]_i_2_n_0 ),
        .I4(\rdata[10]_i_3_n_0 ),
        .I5(\rdata[31]_i_8_n_0 ),
        .O(\rdata[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[10]_i_2 
       (.I0(in2[42]),
        .I1(out_r[10]),
        .I2(out_r[42]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[10]_i_3 
       (.I0(in1[10]),
        .I1(in1[42]),
        .I2(in2[10]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[11]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(size[11]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\rdata[11]_i_2_n_0 ),
        .I4(\rdata[11]_i_3_n_0 ),
        .I5(\rdata[31]_i_8_n_0 ),
        .O(\rdata[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[11]_i_2 
       (.I0(in2[43]),
        .I1(out_r[11]),
        .I2(out_r[43]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[11]_i_3 
       (.I0(in1[11]),
        .I1(in1[43]),
        .I2(in2[11]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[12]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(size[12]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\rdata[12]_i_2_n_0 ),
        .I4(\rdata[12]_i_3_n_0 ),
        .I5(\rdata[31]_i_8_n_0 ),
        .O(\rdata[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[12]_i_2 
       (.I0(in2[44]),
        .I1(out_r[12]),
        .I2(out_r[44]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[12]_i_3 
       (.I0(in1[12]),
        .I1(in1[44]),
        .I2(in2[12]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[13]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(size[13]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\rdata[13]_i_2_n_0 ),
        .I4(\rdata[13]_i_3_n_0 ),
        .I5(\rdata[31]_i_8_n_0 ),
        .O(\rdata[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[13]_i_2 
       (.I0(in2[45]),
        .I1(out_r[13]),
        .I2(out_r[45]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[13]_i_3 
       (.I0(in1[13]),
        .I1(in1[45]),
        .I2(in2[13]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[14]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(size[14]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\rdata[14]_i_2_n_0 ),
        .I4(\rdata[14]_i_3_n_0 ),
        .I5(\rdata[31]_i_8_n_0 ),
        .O(\rdata[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[14]_i_2 
       (.I0(in2[46]),
        .I1(out_r[14]),
        .I2(out_r[46]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[14]_i_3 
       (.I0(in1[14]),
        .I1(in1[46]),
        .I2(in2[14]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[15]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(size[15]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\rdata[15]_i_2_n_0 ),
        .I4(\rdata[15]_i_3_n_0 ),
        .I5(\rdata[31]_i_8_n_0 ),
        .O(\rdata[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[15]_i_2 
       (.I0(in2[47]),
        .I1(out_r[15]),
        .I2(out_r[47]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[15]_i_3 
       (.I0(in1[15]),
        .I1(in1[47]),
        .I2(in2[15]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[16]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(size[16]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\rdata[16]_i_2_n_0 ),
        .I4(\rdata[16]_i_3_n_0 ),
        .I5(\rdata[31]_i_8_n_0 ),
        .O(\rdata[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[16]_i_2 
       (.I0(in2[48]),
        .I1(out_r[16]),
        .I2(out_r[48]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[16]_i_3 
       (.I0(in1[16]),
        .I1(in1[48]),
        .I2(in2[16]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[17]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(size[17]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\rdata[17]_i_2_n_0 ),
        .I4(\rdata[17]_i_3_n_0 ),
        .I5(\rdata[31]_i_8_n_0 ),
        .O(\rdata[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[17]_i_2 
       (.I0(in2[49]),
        .I1(out_r[17]),
        .I2(out_r[49]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[17]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[17]_i_3 
       (.I0(in1[17]),
        .I1(in1[49]),
        .I2(in2[17]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[18]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(size[18]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\rdata[18]_i_2_n_0 ),
        .I4(\rdata[18]_i_3_n_0 ),
        .I5(\rdata[31]_i_8_n_0 ),
        .O(\rdata[18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[18]_i_2 
       (.I0(in2[50]),
        .I1(out_r[18]),
        .I2(out_r[50]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[18]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[18]_i_3 
       (.I0(in1[18]),
        .I1(in1[50]),
        .I2(in2[18]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[19]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(size[19]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\rdata[19]_i_2_n_0 ),
        .I4(\rdata[19]_i_3_n_0 ),
        .I5(\rdata[31]_i_8_n_0 ),
        .O(\rdata[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[19]_i_2 
       (.I0(in2[51]),
        .I1(out_r[19]),
        .I2(out_r[51]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[19]_i_3 
       (.I0(in1[19]),
        .I1(in1[51]),
        .I2(in2[19]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[19]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \rdata[1]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(size[1]),
        .I2(\rdata[1]_i_2_n_0 ),
        .I3(\rdata[1]_i_3_n_0 ),
        .I4(\rdata[1]_i_4_n_0 ),
        .O(\rdata[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA2228202A0208000)) 
    \rdata[1]_i_2 
       (.I0(\rdata[31]_i_5_n_0 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(out_r[33]),
        .I4(\int_out_r_reg_n_0_[1] ),
        .I5(in2[33]),
        .O(\rdata[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA2228202A0208000)) 
    \rdata[1]_i_3 
       (.I0(\rdata[0]_i_3_n_0 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_isr_reg_n_0_[1] ),
        .I4(p_0_in),
        .I5(int_task_ap_done),
        .O(\rdata[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8A0A820288088000)) 
    \rdata[1]_i_4 
       (.I0(\rdata[31]_i_8_n_0 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_in2_reg_n_0_[1] ),
        .I4(in1[33]),
        .I5(\int_in1_reg_n_0_[1] ),
        .O(\rdata[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[20]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(size[20]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\rdata[20]_i_2_n_0 ),
        .I4(\rdata[20]_i_3_n_0 ),
        .I5(\rdata[31]_i_8_n_0 ),
        .O(\rdata[20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[20]_i_2 
       (.I0(in2[52]),
        .I1(out_r[20]),
        .I2(out_r[52]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[20]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[20]_i_3 
       (.I0(in1[20]),
        .I1(in1[52]),
        .I2(in2[20]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[21]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(size[21]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\rdata[21]_i_2_n_0 ),
        .I4(\rdata[21]_i_3_n_0 ),
        .I5(\rdata[31]_i_8_n_0 ),
        .O(\rdata[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[21]_i_2 
       (.I0(in2[53]),
        .I1(out_r[21]),
        .I2(out_r[53]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[21]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[21]_i_3 
       (.I0(in1[21]),
        .I1(in1[53]),
        .I2(in2[21]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[22]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(size[22]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\rdata[22]_i_2_n_0 ),
        .I4(\rdata[22]_i_3_n_0 ),
        .I5(\rdata[31]_i_8_n_0 ),
        .O(\rdata[22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[22]_i_2 
       (.I0(in2[54]),
        .I1(out_r[22]),
        .I2(out_r[54]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[22]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[22]_i_3 
       (.I0(in1[22]),
        .I1(in1[54]),
        .I2(in2[22]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[23]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(size[23]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\rdata[23]_i_2_n_0 ),
        .I4(\rdata[23]_i_3_n_0 ),
        .I5(\rdata[31]_i_8_n_0 ),
        .O(\rdata[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[23]_i_2 
       (.I0(in2[55]),
        .I1(out_r[23]),
        .I2(out_r[55]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[23]_i_3 
       (.I0(in1[23]),
        .I1(in1[55]),
        .I2(in2[23]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[24]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(size[24]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\rdata[24]_i_2_n_0 ),
        .I4(\rdata[24]_i_3_n_0 ),
        .I5(\rdata[31]_i_8_n_0 ),
        .O(\rdata[24]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[24]_i_2 
       (.I0(in2[56]),
        .I1(out_r[24]),
        .I2(out_r[56]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[24]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[24]_i_3 
       (.I0(in1[24]),
        .I1(in1[56]),
        .I2(in2[24]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[25]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(size[25]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\rdata[25]_i_2_n_0 ),
        .I4(\rdata[25]_i_3_n_0 ),
        .I5(\rdata[31]_i_8_n_0 ),
        .O(\rdata[25]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[25]_i_2 
       (.I0(in2[57]),
        .I1(out_r[25]),
        .I2(out_r[57]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[25]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[25]_i_3 
       (.I0(in1[25]),
        .I1(in1[57]),
        .I2(in2[25]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[26]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(size[26]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\rdata[26]_i_2_n_0 ),
        .I4(\rdata[26]_i_3_n_0 ),
        .I5(\rdata[31]_i_8_n_0 ),
        .O(\rdata[26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[26]_i_2 
       (.I0(in2[58]),
        .I1(out_r[26]),
        .I2(out_r[58]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[26]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[26]_i_3 
       (.I0(in1[26]),
        .I1(in1[58]),
        .I2(in2[26]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[27]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(size[27]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\rdata[27]_i_2_n_0 ),
        .I4(\rdata[27]_i_3_n_0 ),
        .I5(\rdata[31]_i_8_n_0 ),
        .O(\rdata[27]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[27]_i_2 
       (.I0(in2[59]),
        .I1(out_r[27]),
        .I2(out_r[59]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[27]_i_3 
       (.I0(in1[27]),
        .I1(in1[59]),
        .I2(in2[27]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[28]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(size[28]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\rdata[28]_i_2_n_0 ),
        .I4(\rdata[28]_i_3_n_0 ),
        .I5(\rdata[31]_i_8_n_0 ),
        .O(\rdata[28]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[28]_i_2 
       (.I0(in2[60]),
        .I1(out_r[28]),
        .I2(out_r[60]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[28]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[28]_i_3 
       (.I0(in1[28]),
        .I1(in1[60]),
        .I2(in2[28]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[29]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(size[29]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\rdata[29]_i_2_n_0 ),
        .I4(\rdata[29]_i_3_n_0 ),
        .I5(\rdata[31]_i_8_n_0 ),
        .O(\rdata[29]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[29]_i_2 
       (.I0(in2[61]),
        .I1(out_r[29]),
        .I2(out_r[61]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[29]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[29]_i_3 
       (.I0(in1[29]),
        .I1(in1[61]),
        .I2(in2[29]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF8F8F8)) 
    \rdata[2]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(size[2]),
        .I2(\rdata[2]_i_2_n_0 ),
        .I3(\rdata[7]_i_3_n_0 ),
        .I4(p_7_in[2]),
        .I5(\rdata[2]_i_3_n_0 ),
        .O(\rdata[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA2228202A0208000)) 
    \rdata[2]_i_2 
       (.I0(\rdata[31]_i_5_n_0 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(out_r[34]),
        .I4(D[0]),
        .I5(in2[34]),
        .O(\rdata[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8A0A820288088000)) 
    \rdata[2]_i_3 
       (.I0(\rdata[31]_i_8_n_0 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_in2_reg[63]_0 [0]),
        .I4(in1[34]),
        .I5(\int_in1_reg[63]_0 [0]),
        .O(\rdata[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[30]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(size[30]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\rdata[30]_i_2_n_0 ),
        .I4(\rdata[30]_i_3_n_0 ),
        .I5(\rdata[31]_i_8_n_0 ),
        .O(\rdata[30]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[30]_i_2 
       (.I0(in2[62]),
        .I1(out_r[30]),
        .I2(out_r[62]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[30]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[30]_i_3 
       (.I0(in1[30]),
        .I1(in1[62]),
        .I2(in2[30]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[30]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \rdata[31]_i_1 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_ARVALID),
        .O(\rdata[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_2 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .O(ar_hs));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[31]_i_3 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(size[31]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\rdata[31]_i_6_n_0 ),
        .I4(\rdata[31]_i_7_n_0 ),
        .I5(\rdata[31]_i_8_n_0 ),
        .O(\rdata[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00002000)) 
    \rdata[31]_i_4 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .O(\rdata[31]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \rdata[31]_i_5 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARADDR[4]),
        .O(\rdata[31]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[31]_i_6 
       (.I0(in2[63]),
        .I1(out_r[31]),
        .I2(out_r[63]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[31]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[31]_i_7 
       (.I0(in1[31]),
        .I1(in1[63]),
        .I2(in2[31]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[31]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \rdata[31]_i_8 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[0]),
        .O(\rdata[31]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF8F8F8)) 
    \rdata[3]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(size[3]),
        .I2(\rdata[3]_i_2_n_0 ),
        .I3(\rdata[7]_i_3_n_0 ),
        .I4(int_ap_ready__0),
        .I5(\rdata[3]_i_3_n_0 ),
        .O(\rdata[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA2228202A0208000)) 
    \rdata[3]_i_2 
       (.I0(\rdata[31]_i_5_n_0 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(out_r[35]),
        .I4(D[1]),
        .I5(in2[35]),
        .O(\rdata[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8A0A820288088000)) 
    \rdata[3]_i_3 
       (.I0(\rdata[31]_i_8_n_0 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_in2_reg[63]_0 [1]),
        .I4(in1[35]),
        .I5(\int_in1_reg[63]_0 [1]),
        .O(\rdata[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF8F8F8)) 
    \rdata[4]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(size[4]),
        .I2(\rdata[4]_i_2_n_0 ),
        .I3(\rdata[7]_i_3_n_0 ),
        .I4(p_7_in[4]),
        .I5(\rdata[4]_i_3_n_0 ),
        .O(\rdata[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA2228202A0208000)) 
    \rdata[4]_i_2 
       (.I0(\rdata[31]_i_5_n_0 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(out_r[36]),
        .I4(D[2]),
        .I5(in2[36]),
        .O(\rdata[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8A0A820288088000)) 
    \rdata[4]_i_3 
       (.I0(\rdata[31]_i_8_n_0 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_in2_reg[63]_0 [2]),
        .I4(in1[36]),
        .I5(\int_in1_reg[63]_0 [2]),
        .O(\rdata[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[5]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(size[5]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\rdata[5]_i_2_n_0 ),
        .I4(\rdata[5]_i_3_n_0 ),
        .I5(\rdata[31]_i_8_n_0 ),
        .O(\rdata[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[5]_i_2 
       (.I0(in2[37]),
        .I1(D[3]),
        .I2(out_r[37]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[5]_i_3 
       (.I0(\int_in1_reg[63]_0 [3]),
        .I1(in1[37]),
        .I2(\int_in2_reg[63]_0 [3]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[6]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(size[6]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\rdata[6]_i_2_n_0 ),
        .I4(\rdata[6]_i_3_n_0 ),
        .I5(\rdata[31]_i_8_n_0 ),
        .O(\rdata[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[6]_i_2 
       (.I0(in2[38]),
        .I1(D[4]),
        .I2(out_r[38]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[6]_i_3 
       (.I0(\int_in1_reg[63]_0 [4]),
        .I1(in1[38]),
        .I2(\int_in2_reg[63]_0 [4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF8F8F8)) 
    \rdata[7]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(size[7]),
        .I2(\rdata[7]_i_2_n_0 ),
        .I3(\rdata[7]_i_3_n_0 ),
        .I4(p_7_in[7]),
        .I5(\rdata[7]_i_4_n_0 ),
        .O(\rdata[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA2228202A0208000)) 
    \rdata[7]_i_2 
       (.I0(\rdata[31]_i_5_n_0 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(out_r[39]),
        .I4(D[5]),
        .I5(in2[39]),
        .O(\rdata[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \rdata[7]_i_3 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[3]),
        .O(\rdata[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8A0A820288088000)) 
    \rdata[7]_i_4 
       (.I0(\rdata[31]_i_8_n_0 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_in2_reg[63]_0 [5]),
        .I4(in1[39]),
        .I5(\int_in1_reg[63]_0 [5]),
        .O(\rdata[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[8]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(size[8]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\rdata[8]_i_2_n_0 ),
        .I4(\rdata[8]_i_3_n_0 ),
        .I5(\rdata[31]_i_8_n_0 ),
        .O(\rdata[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[8]_i_2 
       (.I0(in2[40]),
        .I1(D[6]),
        .I2(out_r[40]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[8]_i_3 
       (.I0(\int_in1_reg[63]_0 [6]),
        .I1(in1[40]),
        .I2(\int_in2_reg[63]_0 [6]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[9]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(size[9]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\rdata[9]_i_2_n_0 ),
        .I4(\rdata[9]_i_3_n_0 ),
        .I5(\rdata[31]_i_8_n_0 ),
        .O(\rdata[9]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[9]_i_2 
       (.I0(in2[41]),
        .I1(out_r[9]),
        .I2(out_r[41]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[9]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[9]_i_3 
       (.I0(in1[9]),
        .I1(in1[41]),
        .I2(in2[9]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[9]_i_3_n_0 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[0]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[0]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[10]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[10]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[11]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[11]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[12]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[12]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[13]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[13]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[14]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[14]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[15]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[15]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[16]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[16]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[17]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[17]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[18]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[18]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[19]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[19]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[1]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[1]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[20]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[20]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[21]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[21]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[22]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[22]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[23]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[23]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[24]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[24]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[25]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[25]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[26]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[26]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[27]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[27]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[28]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[28]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[29]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[29]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[2]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[2]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[30]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[30]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[31]_i_3_n_0 ),
        .Q(s_axi_control_RDATA[31]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[3]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[3]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[4]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[4]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[5]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[5]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[6]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[6]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[7]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[7]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[8]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[8]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[9]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[9]),
        .R(\rdata[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_447[14]_i_2 
       (.I0(Q[6]),
        .I1(in1[16]),
        .O(\trunc_ln2_reg_447[14]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_447[14]_i_3 
       (.I0(Q[5]),
        .I1(in1[15]),
        .O(\trunc_ln2_reg_447[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_447[14]_i_4 
       (.I0(Q[4]),
        .I1(in1[14]),
        .O(\trunc_ln2_reg_447[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_447[14]_i_5 
       (.I0(Q[3]),
        .I1(in1[13]),
        .O(\trunc_ln2_reg_447[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_447[14]_i_6 
       (.I0(Q[2]),
        .I1(in1[12]),
        .O(\trunc_ln2_reg_447[14]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_447[14]_i_7 
       (.I0(Q[1]),
        .I1(in1[11]),
        .O(\trunc_ln2_reg_447[14]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_447[14]_i_8 
       (.I0(Q[0]),
        .I1(in1[10]),
        .O(\trunc_ln2_reg_447[14]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_447[22]_i_2 
       (.I0(Q[14]),
        .I1(in1[24]),
        .O(\trunc_ln2_reg_447[22]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_447[22]_i_3 
       (.I0(Q[13]),
        .I1(in1[23]),
        .O(\trunc_ln2_reg_447[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_447[22]_i_4 
       (.I0(Q[12]),
        .I1(in1[22]),
        .O(\trunc_ln2_reg_447[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_447[22]_i_5 
       (.I0(Q[11]),
        .I1(in1[21]),
        .O(\trunc_ln2_reg_447[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_447[22]_i_6 
       (.I0(Q[10]),
        .I1(in1[20]),
        .O(\trunc_ln2_reg_447[22]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_447[22]_i_7 
       (.I0(Q[9]),
        .I1(in1[19]),
        .O(\trunc_ln2_reg_447[22]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_447[22]_i_8 
       (.I0(Q[8]),
        .I1(in1[18]),
        .O(\trunc_ln2_reg_447[22]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_447[22]_i_9 
       (.I0(Q[7]),
        .I1(in1[17]),
        .O(\trunc_ln2_reg_447[22]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_447[30]_i_2 
       (.I0(Q[22]),
        .I1(in1[32]),
        .O(\trunc_ln2_reg_447[30]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_447[30]_i_3 
       (.I0(Q[21]),
        .I1(in1[31]),
        .O(\trunc_ln2_reg_447[30]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_447[30]_i_4 
       (.I0(Q[20]),
        .I1(in1[30]),
        .O(\trunc_ln2_reg_447[30]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_447[30]_i_5 
       (.I0(Q[19]),
        .I1(in1[29]),
        .O(\trunc_ln2_reg_447[30]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_447[30]_i_6 
       (.I0(Q[18]),
        .I1(in1[28]),
        .O(\trunc_ln2_reg_447[30]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_447[30]_i_7 
       (.I0(Q[17]),
        .I1(in1[27]),
        .O(\trunc_ln2_reg_447[30]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_447[30]_i_8 
       (.I0(Q[16]),
        .I1(in1[26]),
        .O(\trunc_ln2_reg_447[30]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_447[30]_i_9 
       (.I0(Q[15]),
        .I1(in1[25]),
        .O(\trunc_ln2_reg_447[30]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \trunc_ln2_reg_447_reg[14]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\trunc_ln2_reg_447_reg[14]_i_1_n_0 ,\trunc_ln2_reg_447_reg[14]_i_1_n_1 ,\trunc_ln2_reg_447_reg[14]_i_1_n_2 ,\trunc_ln2_reg_447_reg[14]_i_1_n_3 ,\trunc_ln2_reg_447_reg[14]_i_1_n_4 ,\trunc_ln2_reg_447_reg[14]_i_1_n_5 ,\trunc_ln2_reg_447_reg[14]_i_1_n_6 ,\trunc_ln2_reg_447_reg[14]_i_1_n_7 }),
        .DI({Q[6:0],1'b0}),
        .O(\int_in1_reg[63]_0 [14:7]),
        .S({\trunc_ln2_reg_447[14]_i_2_n_0 ,\trunc_ln2_reg_447[14]_i_3_n_0 ,\trunc_ln2_reg_447[14]_i_4_n_0 ,\trunc_ln2_reg_447[14]_i_5_n_0 ,\trunc_ln2_reg_447[14]_i_6_n_0 ,\trunc_ln2_reg_447[14]_i_7_n_0 ,\trunc_ln2_reg_447[14]_i_8_n_0 ,in1[9]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \trunc_ln2_reg_447_reg[22]_i_1 
       (.CI(\trunc_ln2_reg_447_reg[14]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\trunc_ln2_reg_447_reg[22]_i_1_n_0 ,\trunc_ln2_reg_447_reg[22]_i_1_n_1 ,\trunc_ln2_reg_447_reg[22]_i_1_n_2 ,\trunc_ln2_reg_447_reg[22]_i_1_n_3 ,\trunc_ln2_reg_447_reg[22]_i_1_n_4 ,\trunc_ln2_reg_447_reg[22]_i_1_n_5 ,\trunc_ln2_reg_447_reg[22]_i_1_n_6 ,\trunc_ln2_reg_447_reg[22]_i_1_n_7 }),
        .DI(Q[14:7]),
        .O(\int_in1_reg[63]_0 [22:15]),
        .S({\trunc_ln2_reg_447[22]_i_2_n_0 ,\trunc_ln2_reg_447[22]_i_3_n_0 ,\trunc_ln2_reg_447[22]_i_4_n_0 ,\trunc_ln2_reg_447[22]_i_5_n_0 ,\trunc_ln2_reg_447[22]_i_6_n_0 ,\trunc_ln2_reg_447[22]_i_7_n_0 ,\trunc_ln2_reg_447[22]_i_8_n_0 ,\trunc_ln2_reg_447[22]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \trunc_ln2_reg_447_reg[30]_i_1 
       (.CI(\trunc_ln2_reg_447_reg[22]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\trunc_ln2_reg_447_reg[30]_i_1_n_0 ,\trunc_ln2_reg_447_reg[30]_i_1_n_1 ,\trunc_ln2_reg_447_reg[30]_i_1_n_2 ,\trunc_ln2_reg_447_reg[30]_i_1_n_3 ,\trunc_ln2_reg_447_reg[30]_i_1_n_4 ,\trunc_ln2_reg_447_reg[30]_i_1_n_5 ,\trunc_ln2_reg_447_reg[30]_i_1_n_6 ,\trunc_ln2_reg_447_reg[30]_i_1_n_7 }),
        .DI(Q[22:15]),
        .O(\int_in1_reg[63]_0 [30:23]),
        .S({\trunc_ln2_reg_447[30]_i_2_n_0 ,\trunc_ln2_reg_447[30]_i_3_n_0 ,\trunc_ln2_reg_447[30]_i_4_n_0 ,\trunc_ln2_reg_447[30]_i_5_n_0 ,\trunc_ln2_reg_447[30]_i_6_n_0 ,\trunc_ln2_reg_447[30]_i_7_n_0 ,\trunc_ln2_reg_447[30]_i_8_n_0 ,\trunc_ln2_reg_447[30]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \trunc_ln2_reg_447_reg[38]_i_1 
       (.CI(\trunc_ln2_reg_447_reg[30]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\trunc_ln2_reg_447_reg[38]_i_1_n_0 ,\trunc_ln2_reg_447_reg[38]_i_1_n_1 ,\trunc_ln2_reg_447_reg[38]_i_1_n_2 ,\trunc_ln2_reg_447_reg[38]_i_1_n_3 ,\trunc_ln2_reg_447_reg[38]_i_1_n_4 ,\trunc_ln2_reg_447_reg[38]_i_1_n_5 ,\trunc_ln2_reg_447_reg[38]_i_1_n_6 ,\trunc_ln2_reg_447_reg[38]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\int_in1_reg[63]_0 [38:31]),
        .S(in1[40:33]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \trunc_ln2_reg_447_reg[46]_i_1 
       (.CI(\trunc_ln2_reg_447_reg[38]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\trunc_ln2_reg_447_reg[46]_i_1_n_0 ,\trunc_ln2_reg_447_reg[46]_i_1_n_1 ,\trunc_ln2_reg_447_reg[46]_i_1_n_2 ,\trunc_ln2_reg_447_reg[46]_i_1_n_3 ,\trunc_ln2_reg_447_reg[46]_i_1_n_4 ,\trunc_ln2_reg_447_reg[46]_i_1_n_5 ,\trunc_ln2_reg_447_reg[46]_i_1_n_6 ,\trunc_ln2_reg_447_reg[46]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\int_in1_reg[63]_0 [46:39]),
        .S(in1[48:41]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \trunc_ln2_reg_447_reg[54]_i_1 
       (.CI(\trunc_ln2_reg_447_reg[46]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\trunc_ln2_reg_447_reg[54]_i_1_n_0 ,\trunc_ln2_reg_447_reg[54]_i_1_n_1 ,\trunc_ln2_reg_447_reg[54]_i_1_n_2 ,\trunc_ln2_reg_447_reg[54]_i_1_n_3 ,\trunc_ln2_reg_447_reg[54]_i_1_n_4 ,\trunc_ln2_reg_447_reg[54]_i_1_n_5 ,\trunc_ln2_reg_447_reg[54]_i_1_n_6 ,\trunc_ln2_reg_447_reg[54]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\int_in1_reg[63]_0 [54:47]),
        .S(in1[56:49]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \trunc_ln2_reg_447_reg[61]_i_1 
       (.CI(\trunc_ln2_reg_447_reg[54]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_trunc_ln2_reg_447_reg[61]_i_1_CO_UNCONNECTED [7:6],\trunc_ln2_reg_447_reg[61]_i_1_n_2 ,\trunc_ln2_reg_447_reg[61]_i_1_n_3 ,\trunc_ln2_reg_447_reg[61]_i_1_n_4 ,\trunc_ln2_reg_447_reg[61]_i_1_n_5 ,\trunc_ln2_reg_447_reg[61]_i_1_n_6 ,\trunc_ln2_reg_447_reg[61]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_trunc_ln2_reg_447_reg[61]_i_1_O_UNCONNECTED [7],\int_in1_reg[63]_0 [61:55]}),
        .S({1'b0,in1[63:57]}));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln3_reg_453[14]_i_2 
       (.I0(Q[6]),
        .I1(in2[16]),
        .O(\trunc_ln3_reg_453[14]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln3_reg_453[14]_i_3 
       (.I0(Q[5]),
        .I1(in2[15]),
        .O(\trunc_ln3_reg_453[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln3_reg_453[14]_i_4 
       (.I0(Q[4]),
        .I1(in2[14]),
        .O(\trunc_ln3_reg_453[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln3_reg_453[14]_i_5 
       (.I0(Q[3]),
        .I1(in2[13]),
        .O(\trunc_ln3_reg_453[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln3_reg_453[14]_i_6 
       (.I0(Q[2]),
        .I1(in2[12]),
        .O(\trunc_ln3_reg_453[14]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln3_reg_453[14]_i_7 
       (.I0(Q[1]),
        .I1(in2[11]),
        .O(\trunc_ln3_reg_453[14]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln3_reg_453[14]_i_8 
       (.I0(Q[0]),
        .I1(in2[10]),
        .O(\trunc_ln3_reg_453[14]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln3_reg_453[22]_i_2 
       (.I0(Q[14]),
        .I1(in2[24]),
        .O(\trunc_ln3_reg_453[22]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln3_reg_453[22]_i_3 
       (.I0(Q[13]),
        .I1(in2[23]),
        .O(\trunc_ln3_reg_453[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln3_reg_453[22]_i_4 
       (.I0(Q[12]),
        .I1(in2[22]),
        .O(\trunc_ln3_reg_453[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln3_reg_453[22]_i_5 
       (.I0(Q[11]),
        .I1(in2[21]),
        .O(\trunc_ln3_reg_453[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln3_reg_453[22]_i_6 
       (.I0(Q[10]),
        .I1(in2[20]),
        .O(\trunc_ln3_reg_453[22]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln3_reg_453[22]_i_7 
       (.I0(Q[9]),
        .I1(in2[19]),
        .O(\trunc_ln3_reg_453[22]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln3_reg_453[22]_i_8 
       (.I0(Q[8]),
        .I1(in2[18]),
        .O(\trunc_ln3_reg_453[22]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln3_reg_453[22]_i_9 
       (.I0(Q[7]),
        .I1(in2[17]),
        .O(\trunc_ln3_reg_453[22]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln3_reg_453[30]_i_2 
       (.I0(Q[22]),
        .I1(in2[32]),
        .O(\trunc_ln3_reg_453[30]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln3_reg_453[30]_i_3 
       (.I0(Q[21]),
        .I1(in2[31]),
        .O(\trunc_ln3_reg_453[30]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln3_reg_453[30]_i_4 
       (.I0(Q[20]),
        .I1(in2[30]),
        .O(\trunc_ln3_reg_453[30]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln3_reg_453[30]_i_5 
       (.I0(Q[19]),
        .I1(in2[29]),
        .O(\trunc_ln3_reg_453[30]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln3_reg_453[30]_i_6 
       (.I0(Q[18]),
        .I1(in2[28]),
        .O(\trunc_ln3_reg_453[30]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln3_reg_453[30]_i_7 
       (.I0(Q[17]),
        .I1(in2[27]),
        .O(\trunc_ln3_reg_453[30]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln3_reg_453[30]_i_8 
       (.I0(Q[16]),
        .I1(in2[26]),
        .O(\trunc_ln3_reg_453[30]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln3_reg_453[30]_i_9 
       (.I0(Q[15]),
        .I1(in2[25]),
        .O(\trunc_ln3_reg_453[30]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \trunc_ln3_reg_453_reg[14]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\trunc_ln3_reg_453_reg[14]_i_1_n_0 ,\trunc_ln3_reg_453_reg[14]_i_1_n_1 ,\trunc_ln3_reg_453_reg[14]_i_1_n_2 ,\trunc_ln3_reg_453_reg[14]_i_1_n_3 ,\trunc_ln3_reg_453_reg[14]_i_1_n_4 ,\trunc_ln3_reg_453_reg[14]_i_1_n_5 ,\trunc_ln3_reg_453_reg[14]_i_1_n_6 ,\trunc_ln3_reg_453_reg[14]_i_1_n_7 }),
        .DI({Q[6:0],1'b0}),
        .O(\int_in2_reg[63]_0 [14:7]),
        .S({\trunc_ln3_reg_453[14]_i_2_n_0 ,\trunc_ln3_reg_453[14]_i_3_n_0 ,\trunc_ln3_reg_453[14]_i_4_n_0 ,\trunc_ln3_reg_453[14]_i_5_n_0 ,\trunc_ln3_reg_453[14]_i_6_n_0 ,\trunc_ln3_reg_453[14]_i_7_n_0 ,\trunc_ln3_reg_453[14]_i_8_n_0 ,in2[9]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \trunc_ln3_reg_453_reg[22]_i_1 
       (.CI(\trunc_ln3_reg_453_reg[14]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\trunc_ln3_reg_453_reg[22]_i_1_n_0 ,\trunc_ln3_reg_453_reg[22]_i_1_n_1 ,\trunc_ln3_reg_453_reg[22]_i_1_n_2 ,\trunc_ln3_reg_453_reg[22]_i_1_n_3 ,\trunc_ln3_reg_453_reg[22]_i_1_n_4 ,\trunc_ln3_reg_453_reg[22]_i_1_n_5 ,\trunc_ln3_reg_453_reg[22]_i_1_n_6 ,\trunc_ln3_reg_453_reg[22]_i_1_n_7 }),
        .DI(Q[14:7]),
        .O(\int_in2_reg[63]_0 [22:15]),
        .S({\trunc_ln3_reg_453[22]_i_2_n_0 ,\trunc_ln3_reg_453[22]_i_3_n_0 ,\trunc_ln3_reg_453[22]_i_4_n_0 ,\trunc_ln3_reg_453[22]_i_5_n_0 ,\trunc_ln3_reg_453[22]_i_6_n_0 ,\trunc_ln3_reg_453[22]_i_7_n_0 ,\trunc_ln3_reg_453[22]_i_8_n_0 ,\trunc_ln3_reg_453[22]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \trunc_ln3_reg_453_reg[30]_i_1 
       (.CI(\trunc_ln3_reg_453_reg[22]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\trunc_ln3_reg_453_reg[30]_i_1_n_0 ,\trunc_ln3_reg_453_reg[30]_i_1_n_1 ,\trunc_ln3_reg_453_reg[30]_i_1_n_2 ,\trunc_ln3_reg_453_reg[30]_i_1_n_3 ,\trunc_ln3_reg_453_reg[30]_i_1_n_4 ,\trunc_ln3_reg_453_reg[30]_i_1_n_5 ,\trunc_ln3_reg_453_reg[30]_i_1_n_6 ,\trunc_ln3_reg_453_reg[30]_i_1_n_7 }),
        .DI(Q[22:15]),
        .O(\int_in2_reg[63]_0 [30:23]),
        .S({\trunc_ln3_reg_453[30]_i_2_n_0 ,\trunc_ln3_reg_453[30]_i_3_n_0 ,\trunc_ln3_reg_453[30]_i_4_n_0 ,\trunc_ln3_reg_453[30]_i_5_n_0 ,\trunc_ln3_reg_453[30]_i_6_n_0 ,\trunc_ln3_reg_453[30]_i_7_n_0 ,\trunc_ln3_reg_453[30]_i_8_n_0 ,\trunc_ln3_reg_453[30]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \trunc_ln3_reg_453_reg[38]_i_1 
       (.CI(\trunc_ln3_reg_453_reg[30]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\trunc_ln3_reg_453_reg[38]_i_1_n_0 ,\trunc_ln3_reg_453_reg[38]_i_1_n_1 ,\trunc_ln3_reg_453_reg[38]_i_1_n_2 ,\trunc_ln3_reg_453_reg[38]_i_1_n_3 ,\trunc_ln3_reg_453_reg[38]_i_1_n_4 ,\trunc_ln3_reg_453_reg[38]_i_1_n_5 ,\trunc_ln3_reg_453_reg[38]_i_1_n_6 ,\trunc_ln3_reg_453_reg[38]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\int_in2_reg[63]_0 [38:31]),
        .S(in2[40:33]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \trunc_ln3_reg_453_reg[46]_i_1 
       (.CI(\trunc_ln3_reg_453_reg[38]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\trunc_ln3_reg_453_reg[46]_i_1_n_0 ,\trunc_ln3_reg_453_reg[46]_i_1_n_1 ,\trunc_ln3_reg_453_reg[46]_i_1_n_2 ,\trunc_ln3_reg_453_reg[46]_i_1_n_3 ,\trunc_ln3_reg_453_reg[46]_i_1_n_4 ,\trunc_ln3_reg_453_reg[46]_i_1_n_5 ,\trunc_ln3_reg_453_reg[46]_i_1_n_6 ,\trunc_ln3_reg_453_reg[46]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\int_in2_reg[63]_0 [46:39]),
        .S(in2[48:41]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \trunc_ln3_reg_453_reg[54]_i_1 
       (.CI(\trunc_ln3_reg_453_reg[46]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\trunc_ln3_reg_453_reg[54]_i_1_n_0 ,\trunc_ln3_reg_453_reg[54]_i_1_n_1 ,\trunc_ln3_reg_453_reg[54]_i_1_n_2 ,\trunc_ln3_reg_453_reg[54]_i_1_n_3 ,\trunc_ln3_reg_453_reg[54]_i_1_n_4 ,\trunc_ln3_reg_453_reg[54]_i_1_n_5 ,\trunc_ln3_reg_453_reg[54]_i_1_n_6 ,\trunc_ln3_reg_453_reg[54]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\int_in2_reg[63]_0 [54:47]),
        .S(in2[56:49]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \trunc_ln3_reg_453_reg[61]_i_1 
       (.CI(\trunc_ln3_reg_453_reg[54]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_trunc_ln3_reg_453_reg[61]_i_1_CO_UNCONNECTED [7:6],\trunc_ln3_reg_453_reg[61]_i_1_n_2 ,\trunc_ln3_reg_453_reg[61]_i_1_n_3 ,\trunc_ln3_reg_453_reg[61]_i_1_n_4 ,\trunc_ln3_reg_453_reg[61]_i_1_n_5 ,\trunc_ln3_reg_453_reg[61]_i_1_n_6 ,\trunc_ln3_reg_453_reg[61]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_trunc_ln3_reg_453_reg[61]_i_1_O_UNCONNECTED [7],\int_in2_reg[63]_0 [61:55]}),
        .S({1'b0,in2[63:57]}));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln90_1_reg_459[14]_i_2 
       (.I0(Q[6]),
        .I1(out_r[16]),
        .O(\trunc_ln90_1_reg_459[14]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln90_1_reg_459[14]_i_3 
       (.I0(Q[5]),
        .I1(out_r[15]),
        .O(\trunc_ln90_1_reg_459[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln90_1_reg_459[14]_i_4 
       (.I0(Q[4]),
        .I1(out_r[14]),
        .O(\trunc_ln90_1_reg_459[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln90_1_reg_459[14]_i_5 
       (.I0(Q[3]),
        .I1(out_r[13]),
        .O(\trunc_ln90_1_reg_459[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln90_1_reg_459[14]_i_6 
       (.I0(Q[2]),
        .I1(out_r[12]),
        .O(\trunc_ln90_1_reg_459[14]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln90_1_reg_459[14]_i_7 
       (.I0(Q[1]),
        .I1(out_r[11]),
        .O(\trunc_ln90_1_reg_459[14]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln90_1_reg_459[14]_i_8 
       (.I0(Q[0]),
        .I1(out_r[10]),
        .O(\trunc_ln90_1_reg_459[14]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln90_1_reg_459[22]_i_2 
       (.I0(Q[14]),
        .I1(out_r[24]),
        .O(\trunc_ln90_1_reg_459[22]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln90_1_reg_459[22]_i_3 
       (.I0(Q[13]),
        .I1(out_r[23]),
        .O(\trunc_ln90_1_reg_459[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln90_1_reg_459[22]_i_4 
       (.I0(Q[12]),
        .I1(out_r[22]),
        .O(\trunc_ln90_1_reg_459[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln90_1_reg_459[22]_i_5 
       (.I0(Q[11]),
        .I1(out_r[21]),
        .O(\trunc_ln90_1_reg_459[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln90_1_reg_459[22]_i_6 
       (.I0(Q[10]),
        .I1(out_r[20]),
        .O(\trunc_ln90_1_reg_459[22]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln90_1_reg_459[22]_i_7 
       (.I0(Q[9]),
        .I1(out_r[19]),
        .O(\trunc_ln90_1_reg_459[22]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln90_1_reg_459[22]_i_8 
       (.I0(Q[8]),
        .I1(out_r[18]),
        .O(\trunc_ln90_1_reg_459[22]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln90_1_reg_459[22]_i_9 
       (.I0(Q[7]),
        .I1(out_r[17]),
        .O(\trunc_ln90_1_reg_459[22]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln90_1_reg_459[30]_i_2 
       (.I0(Q[22]),
        .I1(out_r[32]),
        .O(\trunc_ln90_1_reg_459[30]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln90_1_reg_459[30]_i_3 
       (.I0(Q[21]),
        .I1(out_r[31]),
        .O(\trunc_ln90_1_reg_459[30]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln90_1_reg_459[30]_i_4 
       (.I0(Q[20]),
        .I1(out_r[30]),
        .O(\trunc_ln90_1_reg_459[30]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln90_1_reg_459[30]_i_5 
       (.I0(Q[19]),
        .I1(out_r[29]),
        .O(\trunc_ln90_1_reg_459[30]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln90_1_reg_459[30]_i_6 
       (.I0(Q[18]),
        .I1(out_r[28]),
        .O(\trunc_ln90_1_reg_459[30]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln90_1_reg_459[30]_i_7 
       (.I0(Q[17]),
        .I1(out_r[27]),
        .O(\trunc_ln90_1_reg_459[30]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln90_1_reg_459[30]_i_8 
       (.I0(Q[16]),
        .I1(out_r[26]),
        .O(\trunc_ln90_1_reg_459[30]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln90_1_reg_459[30]_i_9 
       (.I0(Q[15]),
        .I1(out_r[25]),
        .O(\trunc_ln90_1_reg_459[30]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \trunc_ln90_1_reg_459[61]_i_1 
       (.I0(CO),
        .I1(int_ap_ready_reg_0),
        .I2(\ap_CS_fsm_reg[213]_0 [1]),
        .I3(\icmp_ln83_reg_443[0]_i_16_0 ),
        .O(\icmp_ln76_reg_399_reg[0] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \trunc_ln90_1_reg_459_reg[14]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\trunc_ln90_1_reg_459_reg[14]_i_1_n_0 ,\trunc_ln90_1_reg_459_reg[14]_i_1_n_1 ,\trunc_ln90_1_reg_459_reg[14]_i_1_n_2 ,\trunc_ln90_1_reg_459_reg[14]_i_1_n_3 ,\trunc_ln90_1_reg_459_reg[14]_i_1_n_4 ,\trunc_ln90_1_reg_459_reg[14]_i_1_n_5 ,\trunc_ln90_1_reg_459_reg[14]_i_1_n_6 ,\trunc_ln90_1_reg_459_reg[14]_i_1_n_7 }),
        .DI({Q[6:0],1'b0}),
        .O(D[14:7]),
        .S({\trunc_ln90_1_reg_459[14]_i_2_n_0 ,\trunc_ln90_1_reg_459[14]_i_3_n_0 ,\trunc_ln90_1_reg_459[14]_i_4_n_0 ,\trunc_ln90_1_reg_459[14]_i_5_n_0 ,\trunc_ln90_1_reg_459[14]_i_6_n_0 ,\trunc_ln90_1_reg_459[14]_i_7_n_0 ,\trunc_ln90_1_reg_459[14]_i_8_n_0 ,out_r[9]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \trunc_ln90_1_reg_459_reg[22]_i_1 
       (.CI(\trunc_ln90_1_reg_459_reg[14]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\trunc_ln90_1_reg_459_reg[22]_i_1_n_0 ,\trunc_ln90_1_reg_459_reg[22]_i_1_n_1 ,\trunc_ln90_1_reg_459_reg[22]_i_1_n_2 ,\trunc_ln90_1_reg_459_reg[22]_i_1_n_3 ,\trunc_ln90_1_reg_459_reg[22]_i_1_n_4 ,\trunc_ln90_1_reg_459_reg[22]_i_1_n_5 ,\trunc_ln90_1_reg_459_reg[22]_i_1_n_6 ,\trunc_ln90_1_reg_459_reg[22]_i_1_n_7 }),
        .DI(Q[14:7]),
        .O(D[22:15]),
        .S({\trunc_ln90_1_reg_459[22]_i_2_n_0 ,\trunc_ln90_1_reg_459[22]_i_3_n_0 ,\trunc_ln90_1_reg_459[22]_i_4_n_0 ,\trunc_ln90_1_reg_459[22]_i_5_n_0 ,\trunc_ln90_1_reg_459[22]_i_6_n_0 ,\trunc_ln90_1_reg_459[22]_i_7_n_0 ,\trunc_ln90_1_reg_459[22]_i_8_n_0 ,\trunc_ln90_1_reg_459[22]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \trunc_ln90_1_reg_459_reg[30]_i_1 
       (.CI(\trunc_ln90_1_reg_459_reg[22]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\trunc_ln90_1_reg_459_reg[30]_i_1_n_0 ,\trunc_ln90_1_reg_459_reg[30]_i_1_n_1 ,\trunc_ln90_1_reg_459_reg[30]_i_1_n_2 ,\trunc_ln90_1_reg_459_reg[30]_i_1_n_3 ,\trunc_ln90_1_reg_459_reg[30]_i_1_n_4 ,\trunc_ln90_1_reg_459_reg[30]_i_1_n_5 ,\trunc_ln90_1_reg_459_reg[30]_i_1_n_6 ,\trunc_ln90_1_reg_459_reg[30]_i_1_n_7 }),
        .DI(Q[22:15]),
        .O(D[30:23]),
        .S({\trunc_ln90_1_reg_459[30]_i_2_n_0 ,\trunc_ln90_1_reg_459[30]_i_3_n_0 ,\trunc_ln90_1_reg_459[30]_i_4_n_0 ,\trunc_ln90_1_reg_459[30]_i_5_n_0 ,\trunc_ln90_1_reg_459[30]_i_6_n_0 ,\trunc_ln90_1_reg_459[30]_i_7_n_0 ,\trunc_ln90_1_reg_459[30]_i_8_n_0 ,\trunc_ln90_1_reg_459[30]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \trunc_ln90_1_reg_459_reg[38]_i_1 
       (.CI(\trunc_ln90_1_reg_459_reg[30]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\trunc_ln90_1_reg_459_reg[38]_i_1_n_0 ,\trunc_ln90_1_reg_459_reg[38]_i_1_n_1 ,\trunc_ln90_1_reg_459_reg[38]_i_1_n_2 ,\trunc_ln90_1_reg_459_reg[38]_i_1_n_3 ,\trunc_ln90_1_reg_459_reg[38]_i_1_n_4 ,\trunc_ln90_1_reg_459_reg[38]_i_1_n_5 ,\trunc_ln90_1_reg_459_reg[38]_i_1_n_6 ,\trunc_ln90_1_reg_459_reg[38]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(D[38:31]),
        .S(out_r[40:33]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \trunc_ln90_1_reg_459_reg[46]_i_1 
       (.CI(\trunc_ln90_1_reg_459_reg[38]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\trunc_ln90_1_reg_459_reg[46]_i_1_n_0 ,\trunc_ln90_1_reg_459_reg[46]_i_1_n_1 ,\trunc_ln90_1_reg_459_reg[46]_i_1_n_2 ,\trunc_ln90_1_reg_459_reg[46]_i_1_n_3 ,\trunc_ln90_1_reg_459_reg[46]_i_1_n_4 ,\trunc_ln90_1_reg_459_reg[46]_i_1_n_5 ,\trunc_ln90_1_reg_459_reg[46]_i_1_n_6 ,\trunc_ln90_1_reg_459_reg[46]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(D[46:39]),
        .S(out_r[48:41]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \trunc_ln90_1_reg_459_reg[54]_i_1 
       (.CI(\trunc_ln90_1_reg_459_reg[46]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\trunc_ln90_1_reg_459_reg[54]_i_1_n_0 ,\trunc_ln90_1_reg_459_reg[54]_i_1_n_1 ,\trunc_ln90_1_reg_459_reg[54]_i_1_n_2 ,\trunc_ln90_1_reg_459_reg[54]_i_1_n_3 ,\trunc_ln90_1_reg_459_reg[54]_i_1_n_4 ,\trunc_ln90_1_reg_459_reg[54]_i_1_n_5 ,\trunc_ln90_1_reg_459_reg[54]_i_1_n_6 ,\trunc_ln90_1_reg_459_reg[54]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(D[54:47]),
        .S(out_r[56:49]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \trunc_ln90_1_reg_459_reg[61]_i_2 
       (.CI(\trunc_ln90_1_reg_459_reg[54]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_trunc_ln90_1_reg_459_reg[61]_i_2_CO_UNCONNECTED [7:6],\trunc_ln90_1_reg_459_reg[61]_i_2_n_2 ,\trunc_ln90_1_reg_459_reg[61]_i_2_n_3 ,\trunc_ln90_1_reg_459_reg[61]_i_2_n_4 ,\trunc_ln90_1_reg_459_reg[61]_i_2_n_5 ,\trunc_ln90_1_reg_459_reg[61]_i_2_n_6 ,\trunc_ln90_1_reg_459_reg[61]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_trunc_ln90_1_reg_459_reg[61]_i_2_O_UNCONNECTED [7],D[61:55]}),
        .S({1'b0,out_r[63:57]}));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[5]_i_1 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_control_AWVALID),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[0]),
        .Q(\waddr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[1]),
        .Q(\waddr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[2]),
        .Q(\waddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[3]),
        .Q(\waddr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[4]),
        .Q(\waddr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[5]),
        .Q(\waddr_reg_n_0_[5] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "krnl_vadd_flow_control_loop_pipe_sequential_init" *) 
module system_krnl_vadd_1_0_krnl_vadd_flow_control_loop_pipe_sequential_init
   (D,
    ap_block_pp0_stage0_subdone,
    \j_fu_58_reg[8] ,
    SR,
    CO,
    \j_fu_58_reg[7] ,
    ap_rst_n_inv,
    ap_clk,
    ap_loop_exit_ready_pp0_iter2_reg,
    grp_krnl_vadd_Pipeline_vadd_writeC_fu_164_ap_start_reg,
    \ap_CS_fsm_reg[145] ,
    Q,
    gmem_WREADY,
    ap_enable_reg_pp0_iter3,
    \icmp_ln90_reg_185_reg[0] ,
    ap_enable_reg_pp0_iter1,
    \icmp_ln90_reg_185_reg[0]_0 ,
    \icmp_ln90_reg_185[0]_i_12_0 ,
    S,
    \icmp_ln90_reg_185_reg[0]_1 );
  output [1:0]D;
  output ap_block_pp0_stage0_subdone;
  output [8:0]\j_fu_58_reg[8] ;
  output [0:0]SR;
  output [0:0]CO;
  output [7:0]\j_fu_58_reg[7] ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_loop_exit_ready_pp0_iter2_reg;
  input grp_krnl_vadd_Pipeline_vadd_writeC_fu_164_ap_start_reg;
  input [1:0]\ap_CS_fsm_reg[145] ;
  input [8:0]Q;
  input gmem_WREADY;
  input ap_enable_reg_pp0_iter3;
  input [0:0]\icmp_ln90_reg_185_reg[0] ;
  input ap_enable_reg_pp0_iter1;
  input \icmp_ln90_reg_185_reg[0]_0 ;
  input [8:0]\icmp_ln90_reg_185[0]_i_12_0 ;
  input [4:0]S;
  input [2:0]\icmp_ln90_reg_185_reg[0]_1 ;

  wire [0:0]CO;
  wire [1:0]D;
  wire [8:0]Q;
  wire [4:0]S;
  wire [0:0]SR;
  wire [1:0]\ap_CS_fsm_reg[145] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter3;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__0_n_0;
  wire ap_rst_n_inv;
  wire gmem_WREADY;
  wire grp_krnl_vadd_Pipeline_vadd_writeC_fu_164_ap_start_reg;
  wire [8:0]\icmp_ln90_reg_185[0]_i_12_0 ;
  wire \icmp_ln90_reg_185[0]_i_12_n_0 ;
  wire \icmp_ln90_reg_185[0]_i_13_n_0 ;
  wire \icmp_ln90_reg_185[0]_i_14_n_0 ;
  wire \icmp_ln90_reg_185[0]_i_15_n_0 ;
  wire \icmp_ln90_reg_185[0]_i_16_n_0 ;
  wire \icmp_ln90_reg_185[0]_i_17_n_0 ;
  wire \icmp_ln90_reg_185[0]_i_18_n_0 ;
  wire [0:0]\icmp_ln90_reg_185_reg[0] ;
  wire \icmp_ln90_reg_185_reg[0]_0 ;
  wire [2:0]\icmp_ln90_reg_185_reg[0]_1 ;
  wire \icmp_ln90_reg_185_reg[0]_i_2_n_6 ;
  wire \icmp_ln90_reg_185_reg[0]_i_2_n_7 ;
  wire \icmp_ln90_reg_185_reg[0]_i_3_n_0 ;
  wire \icmp_ln90_reg_185_reg[0]_i_3_n_1 ;
  wire \icmp_ln90_reg_185_reg[0]_i_3_n_2 ;
  wire \icmp_ln90_reg_185_reg[0]_i_3_n_3 ;
  wire \icmp_ln90_reg_185_reg[0]_i_3_n_4 ;
  wire \icmp_ln90_reg_185_reg[0]_i_3_n_5 ;
  wire \icmp_ln90_reg_185_reg[0]_i_3_n_6 ;
  wire \icmp_ln90_reg_185_reg[0]_i_3_n_7 ;
  wire \j_fu_58[6]_i_2_n_0 ;
  wire \j_fu_58[8]_i_4_n_0 ;
  wire \j_fu_58[8]_i_5_n_0 ;
  wire [7:0]\j_fu_58_reg[7] ;
  wire [8:0]\j_fu_58_reg[8] ;
  wire [7:3]\NLW_icmp_ln90_reg_185_reg[0]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_icmp_ln90_reg_185_reg[0]_i_2_O_UNCONNECTED ;
  wire [7:0]\NLW_icmp_ln90_reg_185_reg[0]_i_3_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFFFFFF70770000)) 
    \ap_CS_fsm[145]_i_1 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_loop_exit_ready_pp0_iter2_reg),
        .I2(grp_krnl_vadd_Pipeline_vadd_writeC_fu_164_ap_start_reg),
        .I3(ap_done_cache),
        .I4(\ap_CS_fsm_reg[145] [1]),
        .I5(\ap_CS_fsm_reg[145] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT5 #(
    .INIT(32'h8F880000)) 
    \ap_CS_fsm[146]_i_1 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_loop_exit_ready_pp0_iter2_reg),
        .I2(grp_krnl_vadd_Pipeline_vadd_writeC_fu_164_ap_start_reg),
        .I3(ap_done_cache),
        .I4(\ap_CS_fsm_reg[145] [1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT4 #(
    .INIT(16'hD5C0)) 
    ap_done_cache_i_1__0
       (.I0(grp_krnl_vadd_Pipeline_vadd_writeC_fu_164_ap_start_reg),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_loop_exit_ready_pp0_iter2_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__0_n_0),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT5 #(
    .INIT(32'hFFFFACEC)) 
    ap_loop_init_int_i_1__0
       (.I0(ap_loop_exit_ready_pp0_iter2_reg),
        .I1(ap_loop_init_int),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(grp_krnl_vadd_Pipeline_vadd_writeC_fu_164_ap_start_reg),
        .I4(ap_rst_n_inv),
        .O(ap_loop_init_int_i_1__0_n_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__0_n_0),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBBBB0BB)) 
    \icmp_ln90_reg_185[0]_i_1 
       (.I0(gmem_WREADY),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(\icmp_ln90_reg_185_reg[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\icmp_ln90_reg_185_reg[0]_0 ),
        .O(ap_block_pp0_stage0_subdone));
  LUT5 #(
    .INIT(32'h0888A222)) 
    \icmp_ln90_reg_185[0]_i_12 
       (.I0(\icmp_ln90_reg_185[0]_i_15_n_0 ),
        .I1(Q[7]),
        .I2(ap_loop_init_int),
        .I3(grp_krnl_vadd_Pipeline_vadd_writeC_fu_164_ap_start_reg),
        .I4(\icmp_ln90_reg_185[0]_i_12_0 [7]),
        .O(\icmp_ln90_reg_185[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0660000000000660)) 
    \icmp_ln90_reg_185[0]_i_13 
       (.I0(\icmp_ln90_reg_185[0]_i_16_n_0 ),
        .I1(\icmp_ln90_reg_185[0]_i_12_0 [3]),
        .I2(\icmp_ln90_reg_185[0]_i_12_0 [5]),
        .I3(\icmp_ln90_reg_185[0]_i_17_n_0 ),
        .I4(\icmp_ln90_reg_185[0]_i_12_0 [4]),
        .I5(\j_fu_58_reg[7] [4]),
        .O(\icmp_ln90_reg_185[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0990000000000990)) 
    \icmp_ln90_reg_185[0]_i_14 
       (.I0(\j_fu_58_reg[7] [0]),
        .I1(\icmp_ln90_reg_185[0]_i_12_0 [0]),
        .I2(\icmp_ln90_reg_185[0]_i_12_0 [1]),
        .I3(\icmp_ln90_reg_185[0]_i_18_n_0 ),
        .I4(\icmp_ln90_reg_185[0]_i_12_0 [2]),
        .I5(\j_fu_58_reg[7] [2]),
        .O(\icmp_ln90_reg_185[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    \icmp_ln90_reg_185[0]_i_15 
       (.I0(Q[8]),
        .I1(\icmp_ln90_reg_185[0]_i_12_0 [8]),
        .I2(Q[6]),
        .I3(ap_loop_init_int),
        .I4(grp_krnl_vadd_Pipeline_vadd_writeC_fu_164_ap_start_reg),
        .I5(\icmp_ln90_reg_185[0]_i_12_0 [6]),
        .O(\icmp_ln90_reg_185[0]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \icmp_ln90_reg_185[0]_i_16 
       (.I0(ap_loop_init_int),
        .I1(grp_krnl_vadd_Pipeline_vadd_writeC_fu_164_ap_start_reg),
        .I2(Q[3]),
        .O(\icmp_ln90_reg_185[0]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \icmp_ln90_reg_185[0]_i_17 
       (.I0(ap_loop_init_int),
        .I1(grp_krnl_vadd_Pipeline_vadd_writeC_fu_164_ap_start_reg),
        .I2(Q[5]),
        .O(\icmp_ln90_reg_185[0]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \icmp_ln90_reg_185[0]_i_18 
       (.I0(ap_loop_init_int),
        .I1(grp_krnl_vadd_Pipeline_vadd_writeC_fu_164_ap_start_reg),
        .I2(Q[1]),
        .O(\icmp_ln90_reg_185[0]_i_18_n_0 ));
  CARRY8 \icmp_ln90_reg_185_reg[0]_i_2 
       (.CI(\icmp_ln90_reg_185_reg[0]_i_3_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_icmp_ln90_reg_185_reg[0]_i_2_CO_UNCONNECTED [7:3],CO,\icmp_ln90_reg_185_reg[0]_i_2_n_6 ,\icmp_ln90_reg_185_reg[0]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln90_reg_185_reg[0]_i_2_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,\icmp_ln90_reg_185_reg[0]_1 }));
  CARRY8 \icmp_ln90_reg_185_reg[0]_i_3 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\icmp_ln90_reg_185_reg[0]_i_3_n_0 ,\icmp_ln90_reg_185_reg[0]_i_3_n_1 ,\icmp_ln90_reg_185_reg[0]_i_3_n_2 ,\icmp_ln90_reg_185_reg[0]_i_3_n_3 ,\icmp_ln90_reg_185_reg[0]_i_3_n_4 ,\icmp_ln90_reg_185_reg[0]_i_3_n_5 ,\icmp_ln90_reg_185_reg[0]_i_3_n_6 ,\icmp_ln90_reg_185_reg[0]_i_3_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln90_reg_185_reg[0]_i_3_O_UNCONNECTED [7:0]),
        .S({S,\icmp_ln90_reg_185[0]_i_12_n_0 ,\icmp_ln90_reg_185[0]_i_13_n_0 ,\icmp_ln90_reg_185[0]_i_14_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_1_reg_180[0]_i_1 
       (.I0(Q[0]),
        .I1(ap_loop_init_int),
        .I2(grp_krnl_vadd_Pipeline_vadd_writeC_fu_164_ap_start_reg),
        .O(\j_fu_58_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_1_reg_180[1]_i_1 
       (.I0(Q[1]),
        .I1(grp_krnl_vadd_Pipeline_vadd_writeC_fu_164_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\j_fu_58_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_1_reg_180[2]_i_1 
       (.I0(Q[2]),
        .I1(ap_loop_init_int),
        .I2(grp_krnl_vadd_Pipeline_vadd_writeC_fu_164_ap_start_reg),
        .O(\j_fu_58_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_1_reg_180[3]_i_1 
       (.I0(Q[3]),
        .I1(grp_krnl_vadd_Pipeline_vadd_writeC_fu_164_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\j_fu_58_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_1_reg_180[4]_i_1 
       (.I0(Q[4]),
        .I1(ap_loop_init_int),
        .I2(grp_krnl_vadd_Pipeline_vadd_writeC_fu_164_ap_start_reg),
        .O(\j_fu_58_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_1_reg_180[5]_i_1 
       (.I0(Q[5]),
        .I1(grp_krnl_vadd_Pipeline_vadd_writeC_fu_164_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\j_fu_58_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_1_reg_180[6]_i_1 
       (.I0(Q[6]),
        .I1(ap_loop_init_int),
        .I2(grp_krnl_vadd_Pipeline_vadd_writeC_fu_164_ap_start_reg),
        .O(\j_fu_58_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_1_reg_180[7]_i_1 
       (.I0(Q[7]),
        .I1(ap_loop_init_int),
        .I2(grp_krnl_vadd_Pipeline_vadd_writeC_fu_164_ap_start_reg),
        .O(\j_fu_58_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \j_fu_58[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .O(\j_fu_58_reg[8] [0]));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \j_fu_58[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(ap_loop_init_int),
        .O(\j_fu_58_reg[8] [1]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT4 #(
    .INIT(16'h060A)) 
    \j_fu_58[2]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(ap_loop_init_int),
        .I3(Q[1]),
        .O(\j_fu_58_reg[8] [2]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT5 #(
    .INIT(32'h006A00AA)) 
    \j_fu_58[3]_i_1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(ap_loop_init_int),
        .I4(Q[0]),
        .O(\j_fu_58_reg[8] [3]));
  LUT6 #(
    .INIT(64'h060A0A0A0A0A0A0A)) 
    \j_fu_58[4]_i_1 
       (.I0(Q[4]),
        .I1(Q[0]),
        .I2(\j_fu_58[8]_i_5_n_0 ),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\j_fu_58_reg[8] [4]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT4 #(
    .INIT(16'hD222)) 
    \j_fu_58[5]_i_1 
       (.I0(Q[5]),
        .I1(ap_loop_init_int),
        .I2(\j_fu_58[6]_i_2_n_0 ),
        .I3(Q[4]),
        .O(\j_fu_58_reg[8] [5]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT5 #(
    .INIT(32'h006A00AA)) 
    \j_fu_58[6]_i_1 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(\j_fu_58[6]_i_2_n_0 ),
        .I3(ap_loop_init_int),
        .I4(Q[5]),
        .O(\j_fu_58_reg[8] [6]));
  LUT6 #(
    .INIT(64'h0080808000000000)) 
    \j_fu_58[6]_i_2 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(grp_krnl_vadd_Pipeline_vadd_writeC_fu_164_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(Q[0]),
        .O(\j_fu_58[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0A060A0A)) 
    \j_fu_58[7]_i_1 
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(ap_loop_init_int),
        .I3(\j_fu_58[8]_i_4_n_0 ),
        .I4(Q[6]),
        .O(\j_fu_58_reg[8] [7]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \j_fu_58[8]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_krnl_vadd_Pipeline_vadd_writeC_fu_164_ap_start_reg),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(CO),
        .O(SR));
  LUT6 #(
    .INIT(64'h00A600AA00AA00AA)) 
    \j_fu_58[8]_i_3 
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(\j_fu_58[8]_i_4_n_0 ),
        .I3(\j_fu_58[8]_i_5_n_0 ),
        .I4(Q[5]),
        .I5(Q[7]),
        .O(\j_fu_58_reg[8] [8]));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \j_fu_58[8]_i_4 
       (.I0(Q[4]),
        .I1(Q[0]),
        .I2(\j_fu_58[8]_i_5_n_0 ),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\j_fu_58[8]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \j_fu_58[8]_i_5 
       (.I0(grp_krnl_vadd_Pipeline_vadd_writeC_fu_164_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(\j_fu_58[8]_i_5_n_0 ));
endmodule

(* ORIG_REF_NAME = "krnl_vadd_flow_control_loop_pipe_sequential_init" *) 
module system_krnl_vadd_1_0_krnl_vadd_flow_control_loop_pipe_sequential_init_0
   (E,
    CO,
    SR,
    grp_krnl_vadd_Pipeline_read1_fu_155_ap_ready,
    D,
    \j_fu_52_reg[7] ,
    grp_krnl_vadd_Pipeline_read1_fu_155_ap_start_reg_reg,
    ap_rst_n_inv,
    ap_clk,
    ap_loop_exit_ready_pp0_iter1_reg,
    grp_krnl_vadd_Pipeline_read1_fu_155_ap_start_reg,
    icmp_ln83_reg_146,
    ap_enable_reg_pp0_iter1,
    ap_loop_exit_ready_pp0_iter1_reg_reg,
    Q,
    \icmp_ln83_reg_146[0]_i_12_0 ,
    S,
    \icmp_ln83_reg_146_reg[0] ,
    ap_done_reg1,
    \ap_CS_fsm_reg[74] ,
    gmem_ARREADY);
  output [0:0]E;
  output [0:0]CO;
  output [0:0]SR;
  output grp_krnl_vadd_Pipeline_read1_fu_155_ap_ready;
  output [8:0]D;
  output [7:0]\j_fu_52_reg[7] ;
  output [1:0]grp_krnl_vadd_Pipeline_read1_fu_155_ap_start_reg_reg;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_loop_exit_ready_pp0_iter1_reg;
  input grp_krnl_vadd_Pipeline_read1_fu_155_ap_start_reg;
  input icmp_ln83_reg_146;
  input ap_enable_reg_pp0_iter1;
  input [0:0]ap_loop_exit_ready_pp0_iter1_reg_reg;
  input [8:0]Q;
  input [8:0]\icmp_ln83_reg_146[0]_i_12_0 ;
  input [4:0]S;
  input [2:0]\icmp_ln83_reg_146_reg[0] ;
  input ap_done_reg1;
  input [2:0]\ap_CS_fsm_reg[74] ;
  input gmem_ARREADY;

  wire [0:0]CO;
  wire [8:0]D;
  wire [0:0]E;
  wire [8:0]Q;
  wire [4:0]S;
  wire [0:0]SR;
  wire [2:0]\ap_CS_fsm_reg[74] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1_n_0;
  wire ap_done_reg1;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire [0:0]ap_loop_exit_ready_pp0_iter1_reg_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1_n_0;
  wire ap_loop_init_int_i_2_n_0;
  wire ap_rst_n_inv;
  wire gmem_ARREADY;
  wire grp_krnl_vadd_Pipeline_read1_fu_155_ap_ready;
  wire grp_krnl_vadd_Pipeline_read1_fu_155_ap_start_reg;
  wire [1:0]grp_krnl_vadd_Pipeline_read1_fu_155_ap_start_reg_reg;
  wire icmp_ln83_reg_146;
  wire [8:0]\icmp_ln83_reg_146[0]_i_12_0 ;
  wire \icmp_ln83_reg_146[0]_i_12_n_0 ;
  wire \icmp_ln83_reg_146[0]_i_13_n_0 ;
  wire \icmp_ln83_reg_146[0]_i_14_n_0 ;
  wire \icmp_ln83_reg_146[0]_i_15_n_0 ;
  wire \icmp_ln83_reg_146[0]_i_16_n_0 ;
  wire \icmp_ln83_reg_146[0]_i_17_n_0 ;
  wire \icmp_ln83_reg_146[0]_i_18_n_0 ;
  wire [2:0]\icmp_ln83_reg_146_reg[0] ;
  wire \icmp_ln83_reg_146_reg[0]_i_2_n_6 ;
  wire \icmp_ln83_reg_146_reg[0]_i_2_n_7 ;
  wire \icmp_ln83_reg_146_reg[0]_i_3_n_0 ;
  wire \icmp_ln83_reg_146_reg[0]_i_3_n_1 ;
  wire \icmp_ln83_reg_146_reg[0]_i_3_n_2 ;
  wire \icmp_ln83_reg_146_reg[0]_i_3_n_3 ;
  wire \icmp_ln83_reg_146_reg[0]_i_3_n_4 ;
  wire \icmp_ln83_reg_146_reg[0]_i_3_n_5 ;
  wire \icmp_ln83_reg_146_reg[0]_i_3_n_6 ;
  wire \icmp_ln83_reg_146_reg[0]_i_3_n_7 ;
  wire \j_fu_52[6]_i_2_n_0 ;
  wire \j_fu_52[8]_i_4_n_0 ;
  wire \j_fu_52[8]_i_5_n_0 ;
  wire [7:0]\j_fu_52_reg[7] ;
  wire [7:3]\NLW_icmp_ln83_reg_146_reg[0]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_icmp_ln83_reg_146_reg[0]_i_2_O_UNCONNECTED ;
  wire [7:0]\NLW_icmp_ln83_reg_146_reg[0]_i_3_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFFFFFFB0BB0000)) 
    \ap_CS_fsm[73]_i_1 
       (.I0(ap_loop_init_int_i_2_n_0),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(grp_krnl_vadd_Pipeline_read1_fu_155_ap_start_reg),
        .I3(ap_done_cache),
        .I4(\ap_CS_fsm_reg[74] [1]),
        .I5(\ap_CS_fsm_reg[74] [0]),
        .O(grp_krnl_vadd_Pipeline_read1_fu_155_ap_start_reg_reg[0]));
  LUT6 #(
    .INIT(64'hBA00BA00BAFFBA00)) 
    \ap_CS_fsm[74]_i_1 
       (.I0(ap_done_reg1),
        .I1(grp_krnl_vadd_Pipeline_read1_fu_155_ap_start_reg),
        .I2(ap_done_cache),
        .I3(\ap_CS_fsm_reg[74] [1]),
        .I4(\ap_CS_fsm_reg[74] [2]),
        .I5(gmem_ARREADY),
        .O(grp_krnl_vadd_Pipeline_read1_fu_155_ap_start_reg_reg[1]));
  LUT6 #(
    .INIT(64'hFFDF5555FFCF0000)) 
    ap_done_cache_i_1
       (.I0(grp_krnl_vadd_Pipeline_read1_fu_155_ap_start_reg),
        .I1(icmp_ln83_reg_146),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .I4(ap_loop_exit_ready_pp0_iter1_reg),
        .I5(ap_done_cache),
        .O(ap_done_cache_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1_n_0),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT5 #(
    .INIT(32'hAA8A0000)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1
       (.I0(CO),
        .I1(icmp_ln83_reg_146),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .I4(grp_krnl_vadd_Pipeline_read1_fu_155_ap_start_reg),
        .O(grp_krnl_vadd_Pipeline_read1_fu_155_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT5 #(
    .INIT(32'hFFFFCACE)) 
    ap_loop_init_int_i_1
       (.I0(ap_loop_exit_ready_pp0_iter1_reg),
        .I1(ap_loop_init_int),
        .I2(ap_loop_init_int_i_2_n_0),
        .I3(grp_krnl_vadd_Pipeline_read1_fu_155_ap_start_reg),
        .I4(ap_rst_n_inv),
        .O(ap_loop_init_int_i_1_n_0));
  LUT3 #(
    .INIT(8'h04)) 
    ap_loop_init_int_i_2
       (.I0(icmp_ln83_reg_146),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .O(ap_loop_init_int_i_2_n_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1_n_0),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0888A222)) 
    \icmp_ln83_reg_146[0]_i_12 
       (.I0(\icmp_ln83_reg_146[0]_i_15_n_0 ),
        .I1(Q[7]),
        .I2(ap_loop_init_int),
        .I3(grp_krnl_vadd_Pipeline_read1_fu_155_ap_start_reg),
        .I4(\icmp_ln83_reg_146[0]_i_12_0 [7]),
        .O(\icmp_ln83_reg_146[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0660000000000660)) 
    \icmp_ln83_reg_146[0]_i_13 
       (.I0(\icmp_ln83_reg_146[0]_i_16_n_0 ),
        .I1(\icmp_ln83_reg_146[0]_i_12_0 [3]),
        .I2(\icmp_ln83_reg_146[0]_i_12_0 [5]),
        .I3(\icmp_ln83_reg_146[0]_i_17_n_0 ),
        .I4(\icmp_ln83_reg_146[0]_i_12_0 [4]),
        .I5(\j_fu_52_reg[7] [4]),
        .O(\icmp_ln83_reg_146[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0990000000000990)) 
    \icmp_ln83_reg_146[0]_i_14 
       (.I0(\j_fu_52_reg[7] [0]),
        .I1(\icmp_ln83_reg_146[0]_i_12_0 [0]),
        .I2(\icmp_ln83_reg_146[0]_i_12_0 [1]),
        .I3(\icmp_ln83_reg_146[0]_i_18_n_0 ),
        .I4(\icmp_ln83_reg_146[0]_i_12_0 [2]),
        .I5(\j_fu_52_reg[7] [2]),
        .O(\icmp_ln83_reg_146[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    \icmp_ln83_reg_146[0]_i_15 
       (.I0(Q[8]),
        .I1(\icmp_ln83_reg_146[0]_i_12_0 [8]),
        .I2(Q[6]),
        .I3(ap_loop_init_int),
        .I4(grp_krnl_vadd_Pipeline_read1_fu_155_ap_start_reg),
        .I5(\icmp_ln83_reg_146[0]_i_12_0 [6]),
        .O(\icmp_ln83_reg_146[0]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \icmp_ln83_reg_146[0]_i_16 
       (.I0(ap_loop_init_int),
        .I1(grp_krnl_vadd_Pipeline_read1_fu_155_ap_start_reg),
        .I2(Q[3]),
        .O(\icmp_ln83_reg_146[0]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \icmp_ln83_reg_146[0]_i_17 
       (.I0(ap_loop_init_int),
        .I1(grp_krnl_vadd_Pipeline_read1_fu_155_ap_start_reg),
        .I2(Q[5]),
        .O(\icmp_ln83_reg_146[0]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \icmp_ln83_reg_146[0]_i_18 
       (.I0(ap_loop_init_int),
        .I1(grp_krnl_vadd_Pipeline_read1_fu_155_ap_start_reg),
        .I2(Q[1]),
        .O(\icmp_ln83_reg_146[0]_i_18_n_0 ));
  CARRY8 \icmp_ln83_reg_146_reg[0]_i_2 
       (.CI(\icmp_ln83_reg_146_reg[0]_i_3_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_icmp_ln83_reg_146_reg[0]_i_2_CO_UNCONNECTED [7:3],CO,\icmp_ln83_reg_146_reg[0]_i_2_n_6 ,\icmp_ln83_reg_146_reg[0]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln83_reg_146_reg[0]_i_2_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,\icmp_ln83_reg_146_reg[0] }));
  CARRY8 \icmp_ln83_reg_146_reg[0]_i_3 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\icmp_ln83_reg_146_reg[0]_i_3_n_0 ,\icmp_ln83_reg_146_reg[0]_i_3_n_1 ,\icmp_ln83_reg_146_reg[0]_i_3_n_2 ,\icmp_ln83_reg_146_reg[0]_i_3_n_3 ,\icmp_ln83_reg_146_reg[0]_i_3_n_4 ,\icmp_ln83_reg_146_reg[0]_i_3_n_5 ,\icmp_ln83_reg_146_reg[0]_i_3_n_6 ,\icmp_ln83_reg_146_reg[0]_i_3_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln83_reg_146_reg[0]_i_3_O_UNCONNECTED [7:0]),
        .S({S,\icmp_ln83_reg_146[0]_i_12_n_0 ,\icmp_ln83_reg_146[0]_i_13_n_0 ,\icmp_ln83_reg_146[0]_i_14_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_2_reg_141[0]_i_1 
       (.I0(Q[0]),
        .I1(ap_loop_init_int),
        .I2(grp_krnl_vadd_Pipeline_read1_fu_155_ap_start_reg),
        .O(\j_fu_52_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_2_reg_141[1]_i_1 
       (.I0(Q[1]),
        .I1(grp_krnl_vadd_Pipeline_read1_fu_155_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\j_fu_52_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_2_reg_141[2]_i_1 
       (.I0(Q[2]),
        .I1(ap_loop_init_int),
        .I2(grp_krnl_vadd_Pipeline_read1_fu_155_ap_start_reg),
        .O(\j_fu_52_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_2_reg_141[3]_i_1 
       (.I0(Q[3]),
        .I1(grp_krnl_vadd_Pipeline_read1_fu_155_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\j_fu_52_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_2_reg_141[4]_i_1 
       (.I0(Q[4]),
        .I1(ap_loop_init_int),
        .I2(grp_krnl_vadd_Pipeline_read1_fu_155_ap_start_reg),
        .O(\j_fu_52_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_2_reg_141[5]_i_1 
       (.I0(Q[5]),
        .I1(grp_krnl_vadd_Pipeline_read1_fu_155_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\j_fu_52_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_2_reg_141[6]_i_1 
       (.I0(Q[6]),
        .I1(ap_loop_init_int),
        .I2(grp_krnl_vadd_Pipeline_read1_fu_155_ap_start_reg),
        .O(\j_fu_52_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_2_reg_141[7]_i_1 
       (.I0(Q[7]),
        .I1(ap_loop_init_int),
        .I2(grp_krnl_vadd_Pipeline_read1_fu_155_ap_start_reg),
        .O(\j_fu_52_reg[7] [7]));
  LUT2 #(
    .INIT(4'hB)) 
    \j_fu_52[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \j_fu_52[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(ap_loop_init_int),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT4 #(
    .INIT(16'h060A)) 
    \j_fu_52[2]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(ap_loop_init_int),
        .I3(Q[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT5 #(
    .INIT(32'h006A00AA)) 
    \j_fu_52[3]_i_1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(ap_loop_init_int),
        .I4(Q[0]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h060A0A0A0A0A0A0A)) 
    \j_fu_52[4]_i_1 
       (.I0(Q[4]),
        .I1(Q[0]),
        .I2(\j_fu_52[8]_i_5_n_0 ),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT4 #(
    .INIT(16'hD222)) 
    \j_fu_52[5]_i_1 
       (.I0(Q[5]),
        .I1(ap_loop_init_int),
        .I2(\j_fu_52[6]_i_2_n_0 ),
        .I3(Q[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT5 #(
    .INIT(32'h006A00AA)) 
    \j_fu_52[6]_i_1 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(\j_fu_52[6]_i_2_n_0 ),
        .I3(ap_loop_init_int),
        .I4(Q[5]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h0080808000000000)) 
    \j_fu_52[6]_i_2 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(grp_krnl_vadd_Pipeline_read1_fu_155_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(Q[0]),
        .O(\j_fu_52[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0A060A0A)) 
    \j_fu_52[7]_i_1 
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(ap_loop_init_int),
        .I3(\j_fu_52[8]_i_4_n_0 ),
        .I4(Q[6]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h8888808800000000)) 
    \j_fu_52[8]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_krnl_vadd_Pipeline_read1_fu_155_ap_start_reg),
        .I2(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(icmp_ln83_reg_146),
        .I5(CO),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT5 #(
    .INIT(32'h0000FB00)) 
    \j_fu_52[8]_i_2 
       (.I0(icmp_ln83_reg_146),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .I3(grp_krnl_vadd_Pipeline_read1_fu_155_ap_start_reg),
        .I4(CO),
        .O(E));
  LUT6 #(
    .INIT(64'h00A600AA00AA00AA)) 
    \j_fu_52[8]_i_3 
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(\j_fu_52[8]_i_4_n_0 ),
        .I3(\j_fu_52[8]_i_5_n_0 ),
        .I4(Q[5]),
        .I5(Q[7]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \j_fu_52[8]_i_4 
       (.I0(Q[4]),
        .I1(Q[0]),
        .I2(\j_fu_52[8]_i_5_n_0 ),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\j_fu_52[8]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \j_fu_52[8]_i_5 
       (.I0(grp_krnl_vadd_Pipeline_read1_fu_155_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(\j_fu_52[8]_i_5_n_0 ));
endmodule

(* ORIG_REF_NAME = "krnl_vadd_gmem_m_axi" *) 
module system_krnl_vadd_1_0_krnl_vadd_gmem_m_axi
   (gmem_WREADY,
    full_n_reg,
    full_n_reg_0,
    gmem_ARREADY,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    \state_reg[0] ,
    \q_reg[36] ,
    m_axi_gmem_WVALID,
    ap_NS_fsm,
    m_axi_gmem_ARADDR,
    E,
    empty_n_reg,
    \could_multi_bursts.arlen_buf_reg[3] ,
    m_axi_gmem_AWVALID,
    \data_p1_reg[31] ,
    \data_p1_reg[67] ,
    ap_clk,
    Q,
    WEBWE,
    ap_rst_n_inv,
    D,
    m_axi_gmem_RRESP,
    m_axi_gmem_RVALID,
    gmem_RREADY,
    push,
    m_axi_gmem_ARREADY,
    data_vld_reg,
    m_axi_gmem_BVALID,
    icmp_ln83_reg_443,
    m_axi_gmem_WREADY,
    \data_p2_reg[61] ,
    \data_p2_reg[64] ,
    \data_p2_reg[65] ,
    \data_p2_reg[66] ,
    \data_p2_reg[67] ,
    \data_p2_reg[68] ,
    \data_p2_reg[69] ,
    \data_p2_reg[70] ,
    \data_p2_reg[71] ,
    \data_p2_reg[72] ,
    \data_p2_reg[73] ,
    \data_p2_reg[74] ,
    \data_p2_reg[75] ,
    \data_p2_reg[76] ,
    \data_p2_reg[77] ,
    \data_p2_reg[78] ,
    \data_p2_reg[79] ,
    \data_p2_reg[80] ,
    \data_p2_reg[81] ,
    \data_p2_reg[82] ,
    \data_p2_reg[83] ,
    \data_p2_reg[84] ,
    \data_p2_reg[85] ,
    \data_p2_reg[86] ,
    \data_p2_reg[87] ,
    \data_p2_reg[88] ,
    \data_p2_reg[89] ,
    \data_p2_reg[90] ,
    \data_p2_reg[91] ,
    \data_p2_reg[92] ,
    \data_p2_reg[93] ,
    \data_p2_reg[94] ,
    \data_p2_reg[95] ,
    \data_p1_reg[61] ,
    \data_p1_reg[61]_0 ,
    ap_done_reg,
    ap_start,
    m_axi_gmem_AWREADY);
  output gmem_WREADY;
  output full_n_reg;
  output full_n_reg_0;
  output gmem_ARREADY;
  output \could_multi_bursts.ARVALID_Dummy_reg ;
  output [0:0]\state_reg[0] ;
  output [36:0]\q_reg[36] ;
  output m_axi_gmem_WVALID;
  output [4:0]ap_NS_fsm;
  output [61:0]m_axi_gmem_ARADDR;
  output [0:0]E;
  output empty_n_reg;
  output [3:0]\could_multi_bursts.arlen_buf_reg[3] ;
  output m_axi_gmem_AWVALID;
  output [31:0]\data_p1_reg[31] ;
  output [65:0]\data_p1_reg[67] ;
  input ap_clk;
  input [31:0]Q;
  input [0:0]WEBWE;
  input ap_rst_n_inv;
  input [32:0]D;
  input [1:0]m_axi_gmem_RRESP;
  input m_axi_gmem_RVALID;
  input gmem_RREADY;
  input push;
  input m_axi_gmem_ARREADY;
  input [5:0]data_vld_reg;
  input m_axi_gmem_BVALID;
  input icmp_ln83_reg_443;
  input m_axi_gmem_WREADY;
  input [61:0]\data_p2_reg[61] ;
  input \data_p2_reg[64] ;
  input \data_p2_reg[65] ;
  input \data_p2_reg[66] ;
  input \data_p2_reg[67] ;
  input \data_p2_reg[68] ;
  input \data_p2_reg[69] ;
  input \data_p2_reg[70] ;
  input \data_p2_reg[71] ;
  input [0:0]\data_p2_reg[72] ;
  input \data_p2_reg[73] ;
  input \data_p2_reg[74] ;
  input \data_p2_reg[75] ;
  input \data_p2_reg[76] ;
  input \data_p2_reg[77] ;
  input \data_p2_reg[78] ;
  input \data_p2_reg[79] ;
  input \data_p2_reg[80] ;
  input \data_p2_reg[81] ;
  input \data_p2_reg[82] ;
  input \data_p2_reg[83] ;
  input \data_p2_reg[84] ;
  input \data_p2_reg[85] ;
  input \data_p2_reg[86] ;
  input \data_p2_reg[87] ;
  input \data_p2_reg[88] ;
  input \data_p2_reg[89] ;
  input \data_p2_reg[90] ;
  input \data_p2_reg[91] ;
  input \data_p2_reg[92] ;
  input \data_p2_reg[93] ;
  input \data_p2_reg[94] ;
  input \data_p2_reg[95] ;
  input [61:0]\data_p1_reg[61] ;
  input [61:0]\data_p1_reg[61]_0 ;
  input ap_done_reg;
  input ap_start;
  input m_axi_gmem_AWREADY;

  wire [63:2]AWADDR_Dummy;
  wire [3:0]AWLEN_Dummy;
  wire AWREADY_Dummy;
  wire AWVALID_Dummy;
  wire [32:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire [31:0]WDATA_Dummy;
  wire [0:0]WEBWE;
  wire WLAST_Dummy;
  wire WREADY_Dummy;
  wire [3:0]WSTRB_Dummy;
  wire WVALID_Dummy;
  wire [4:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n_inv;
  wire ap_start;
  wire bus_write_n_5;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire [3:0]\could_multi_bursts.arlen_buf_reg[3] ;
  wire \data_fifo/push ;
  wire [31:0]\data_p1_reg[31] ;
  wire [61:0]\data_p1_reg[61] ;
  wire [61:0]\data_p1_reg[61]_0 ;
  wire [65:0]\data_p1_reg[67] ;
  wire [61:0]\data_p2_reg[61] ;
  wire \data_p2_reg[64] ;
  wire \data_p2_reg[65] ;
  wire \data_p2_reg[66] ;
  wire \data_p2_reg[67] ;
  wire \data_p2_reg[68] ;
  wire \data_p2_reg[69] ;
  wire \data_p2_reg[70] ;
  wire \data_p2_reg[71] ;
  wire [0:0]\data_p2_reg[72] ;
  wire \data_p2_reg[73] ;
  wire \data_p2_reg[74] ;
  wire \data_p2_reg[75] ;
  wire \data_p2_reg[76] ;
  wire \data_p2_reg[77] ;
  wire \data_p2_reg[78] ;
  wire \data_p2_reg[79] ;
  wire \data_p2_reg[80] ;
  wire \data_p2_reg[81] ;
  wire \data_p2_reg[82] ;
  wire \data_p2_reg[83] ;
  wire \data_p2_reg[84] ;
  wire \data_p2_reg[85] ;
  wire \data_p2_reg[86] ;
  wire \data_p2_reg[87] ;
  wire \data_p2_reg[88] ;
  wire \data_p2_reg[89] ;
  wire \data_p2_reg[90] ;
  wire \data_p2_reg[91] ;
  wire \data_p2_reg[92] ;
  wire \data_p2_reg[93] ;
  wire \data_p2_reg[94] ;
  wire \data_p2_reg[95] ;
  wire [5:0]data_vld_reg;
  wire empty_n_reg;
  wire full_n_reg;
  wire full_n_reg_0;
  wire gmem_ARREADY;
  wire gmem_RREADY;
  wire gmem_WREADY;
  wire icmp_ln83_reg_443;
  wire [61:0]m_axi_gmem_ARADDR;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BVALID;
  wire [1:0]m_axi_gmem_RRESP;
  wire m_axi_gmem_RVALID;
  wire m_axi_gmem_WREADY;
  wire m_axi_gmem_WVALID;
  wire push;
  wire [36:0]\q_reg[36] ;
  wire [0:0]\state_reg[0] ;
  wire wreq_throttle_n_2;

  system_krnl_vadd_1_0_krnl_vadd_gmem_m_axi_read bus_read
       (.D(D),
        .Q(\could_multi_bursts.arlen_buf_reg[3] ),
        .ap_NS_fsm(ap_NS_fsm[1]),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.ARVALID_Dummy_reg_0 (\could_multi_bursts.ARVALID_Dummy_reg ),
        .\data_p1_reg[31] (\data_p1_reg[31] ),
        .\data_p1_reg[61] (\data_p1_reg[61] ),
        .\data_p1_reg[61]_0 (\data_p1_reg[61]_0 ),
        .\data_p2_reg[64] (\data_p2_reg[64] ),
        .\data_p2_reg[65] (\data_p2_reg[65] ),
        .\data_p2_reg[66] (\data_p2_reg[66] ),
        .\data_p2_reg[67] (\data_p2_reg[67] ),
        .\data_p2_reg[68] (\data_p2_reg[68] ),
        .\data_p2_reg[69] (\data_p2_reg[69] ),
        .\data_p2_reg[70] (\data_p2_reg[70] ),
        .\data_p2_reg[71] (\data_p2_reg[71] ),
        .\data_p2_reg[72] (\data_p2_reg[72] ),
        .\data_p2_reg[73] (\data_p2_reg[73] ),
        .\data_p2_reg[74] (\data_p2_reg[74] ),
        .\data_p2_reg[75] (\data_p2_reg[75] ),
        .\data_p2_reg[76] (\data_p2_reg[76] ),
        .\data_p2_reg[77] (\data_p2_reg[77] ),
        .\data_p2_reg[78] (\data_p2_reg[78] ),
        .\data_p2_reg[79] (\data_p2_reg[79] ),
        .\data_p2_reg[80] (\data_p2_reg[80] ),
        .\data_p2_reg[81] (\data_p2_reg[81] ),
        .\data_p2_reg[82] (\data_p2_reg[82] ),
        .\data_p2_reg[83] (\data_p2_reg[83] ),
        .\data_p2_reg[84] (\data_p2_reg[84] ),
        .\data_p2_reg[85] (\data_p2_reg[85] ),
        .\data_p2_reg[86] (\data_p2_reg[86] ),
        .\data_p2_reg[87] (\data_p2_reg[87] ),
        .\data_p2_reg[88] (\data_p2_reg[88] ),
        .\data_p2_reg[89] (\data_p2_reg[89] ),
        .\data_p2_reg[90] (\data_p2_reg[90] ),
        .\data_p2_reg[91] (\data_p2_reg[91] ),
        .\data_p2_reg[92] (\data_p2_reg[92] ),
        .\data_p2_reg[93] (\data_p2_reg[93] ),
        .\data_p2_reg[94] (\data_p2_reg[94] ),
        .\data_p2_reg[95] (\data_p2_reg[95] ),
        .full_n_reg(full_n_reg),
        .gmem_RREADY(gmem_RREADY),
        .m_axi_gmem_ARADDR(m_axi_gmem_ARADDR),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_RRESP(m_axi_gmem_RRESP),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .s_ready_t_reg(gmem_ARREADY),
        .s_ready_t_reg_0(ap_NS_fsm[2]),
        .s_ready_t_reg_1(data_vld_reg[2:1]),
        .\state_reg[0] (\state_reg[0] ));
  system_krnl_vadd_1_0_krnl_vadd_gmem_m_axi_write bus_write
       (.AWREADY_Dummy(AWREADY_Dummy),
        .AWVALID_Dummy(AWVALID_Dummy),
        .E(E),
        .Q(Q),
        .WEBWE(WEBWE),
        .WLAST_Dummy(WLAST_Dummy),
        .WREADY_Dummy(WREADY_Dummy),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_NS_fsm({ap_NS_fsm[4:3],ap_NS_fsm[0]}),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .\bus_equal_gen.WVALID_Dummy_reg_0 (bus_write_n_5),
        .\bus_equal_gen.strb_buf_reg[3]_0 ({WSTRB_Dummy,WDATA_Dummy}),
        .\data_p2_reg[61] (\data_p2_reg[61] ),
        .\data_p2_reg[64] (\data_p2_reg[64] ),
        .\data_p2_reg[65] (\data_p2_reg[65] ),
        .\data_p2_reg[66] (\data_p2_reg[66] ),
        .\data_p2_reg[67] (\data_p2_reg[67] ),
        .\data_p2_reg[68] (\data_p2_reg[68] ),
        .\data_p2_reg[69] (\data_p2_reg[69] ),
        .\data_p2_reg[70] (\data_p2_reg[70] ),
        .\data_p2_reg[71] (\data_p2_reg[71] ),
        .\data_p2_reg[72] (\data_p2_reg[72] ),
        .\data_p2_reg[73] (\data_p2_reg[73] ),
        .\data_p2_reg[74] (\data_p2_reg[74] ),
        .\data_p2_reg[75] (\data_p2_reg[75] ),
        .\data_p2_reg[76] (\data_p2_reg[76] ),
        .\data_p2_reg[77] (\data_p2_reg[77] ),
        .\data_p2_reg[78] (\data_p2_reg[78] ),
        .\data_p2_reg[79] (\data_p2_reg[79] ),
        .\data_p2_reg[80] (\data_p2_reg[80] ),
        .\data_p2_reg[81] (\data_p2_reg[81] ),
        .\data_p2_reg[82] (\data_p2_reg[82] ),
        .\data_p2_reg[83] (\data_p2_reg[83] ),
        .\data_p2_reg[84] (\data_p2_reg[84] ),
        .\data_p2_reg[85] (\data_p2_reg[85] ),
        .\data_p2_reg[86] (\data_p2_reg[86] ),
        .\data_p2_reg[87] (\data_p2_reg[87] ),
        .\data_p2_reg[88] (\data_p2_reg[88] ),
        .\data_p2_reg[89] (\data_p2_reg[89] ),
        .\data_p2_reg[90] (\data_p2_reg[90] ),
        .\data_p2_reg[91] (\data_p2_reg[91] ),
        .\data_p2_reg[92] (\data_p2_reg[92] ),
        .\data_p2_reg[93] (\data_p2_reg[93] ),
        .\data_p2_reg[94] (\data_p2_reg[94] ),
        .\data_p2_reg[95] (\data_p2_reg[95] ),
        .data_vld_reg({data_vld_reg[5:3],data_vld_reg[0]}),
        .empty_n_reg(empty_n_reg),
        .full_n_reg(full_n_reg_0),
        .gmem_WREADY(gmem_WREADY),
        .icmp_ln83_reg_443(icmp_ln83_reg_443),
        .in({AWLEN_Dummy,AWADDR_Dummy}),
        .\last_cnt_reg[3] (wreq_throttle_n_2),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .push(push),
        .push_0(\data_fifo/push ));
  system_krnl_vadd_1_0_krnl_vadd_gmem_m_axi_throttle wreq_throttle
       (.AWREADY_Dummy(AWREADY_Dummy),
        .AWVALID_Dummy(AWVALID_Dummy),
        .WLAST_Dummy(WLAST_Dummy),
        .WREADY_Dummy(WREADY_Dummy),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p1_reg[67] (\data_p1_reg[67] ),
        .empty_n_reg(wreq_throttle_n_2),
        .in({AWLEN_Dummy,AWADDR_Dummy}),
        .\last_cnt_reg[3]_0 (bus_write_n_5),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .push(\data_fifo/push ),
        .\q_reg[35] ({WSTRB_Dummy,WDATA_Dummy}),
        .\q_reg[36] (\q_reg[36] ));
endmodule

(* ORIG_REF_NAME = "krnl_vadd_gmem_m_axi_buffer" *) 
module system_krnl_vadd_1_0_krnl_vadd_gmem_m_axi_buffer
   (gmem_WREADY,
    data_valid,
    \mOutPtr_reg[5]_0 ,
    E,
    DI,
    \bus_equal_gen.WVALID_Dummy_reg ,
    S,
    \dout_buf_reg[35]_0 ,
    ap_clk,
    Q,
    WEBWE,
    ap_rst_n_inv,
    push,
    burst_valid,
    \bus_equal_gen.len_cnt_reg[7] ,
    WREADY_Dummy,
    D);
  output gmem_WREADY;
  output data_valid;
  output [5:0]\mOutPtr_reg[5]_0 ;
  output [0:0]E;
  output [0:0]DI;
  output \bus_equal_gen.WVALID_Dummy_reg ;
  output [6:0]S;
  output [35:0]\dout_buf_reg[35]_0 ;
  input ap_clk;
  input [31:0]Q;
  input [0:0]WEBWE;
  input ap_rst_n_inv;
  input push;
  input burst_valid;
  input \bus_equal_gen.len_cnt_reg[7] ;
  input WREADY_Dummy;
  input [6:0]D;

  wire [6:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [31:0]Q;
  wire [6:0]S;
  wire [0:0]WEBWE;
  wire WREADY_Dummy;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire burst_valid;
  wire \bus_equal_gen.WVALID_Dummy_reg ;
  wire \bus_equal_gen.len_cnt_reg[7] ;
  wire data_valid;
  wire \dout_buf[0]_i_1_n_0 ;
  wire \dout_buf[10]_i_1_n_0 ;
  wire \dout_buf[11]_i_1_n_0 ;
  wire \dout_buf[12]_i_1_n_0 ;
  wire \dout_buf[13]_i_1_n_0 ;
  wire \dout_buf[14]_i_1_n_0 ;
  wire \dout_buf[15]_i_1_n_0 ;
  wire \dout_buf[16]_i_1_n_0 ;
  wire \dout_buf[17]_i_1_n_0 ;
  wire \dout_buf[18]_i_1_n_0 ;
  wire \dout_buf[19]_i_1_n_0 ;
  wire \dout_buf[1]_i_1_n_0 ;
  wire \dout_buf[20]_i_1_n_0 ;
  wire \dout_buf[21]_i_1_n_0 ;
  wire \dout_buf[22]_i_1_n_0 ;
  wire \dout_buf[23]_i_1_n_0 ;
  wire \dout_buf[24]_i_1_n_0 ;
  wire \dout_buf[25]_i_1_n_0 ;
  wire \dout_buf[26]_i_1_n_0 ;
  wire \dout_buf[27]_i_1_n_0 ;
  wire \dout_buf[28]_i_1_n_0 ;
  wire \dout_buf[29]_i_1_n_0 ;
  wire \dout_buf[2]_i_1_n_0 ;
  wire \dout_buf[30]_i_1_n_0 ;
  wire \dout_buf[31]_i_1_n_0 ;
  wire \dout_buf[32]_i_1_n_0 ;
  wire \dout_buf[33]_i_1_n_0 ;
  wire \dout_buf[34]_i_1_n_0 ;
  wire \dout_buf[35]_i_1_n_0 ;
  wire \dout_buf[3]_i_1_n_0 ;
  wire \dout_buf[4]_i_1_n_0 ;
  wire \dout_buf[5]_i_1_n_0 ;
  wire \dout_buf[6]_i_1_n_0 ;
  wire \dout_buf[7]_i_1_n_0 ;
  wire \dout_buf[8]_i_1_n_0 ;
  wire \dout_buf[9]_i_1_n_0 ;
  wire [35:0]\dout_buf_reg[35]_0 ;
  wire dout_valid_i_1_n_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__0_n_0;
  wire empty_n_i_3__0_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1_n_0;
  wire full_n_i_3__2_n_0;
  wire gmem_WREADY;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[7]_i_1_n_0 ;
  wire [7:6]mOutPtr_reg;
  wire [5:0]\mOutPtr_reg[5]_0 ;
  wire mem_reg_i_10__0_n_0;
  wire mem_reg_i_11_n_0;
  wire p_1_in;
  wire pop;
  wire push;
  wire [35:0]q_buf;
  wire [35:0]q_tmp;
  wire [7:0]raddr;
  wire \raddr[1]_i_1_n_0 ;
  wire \raddr[3]_i_1_n_0 ;
  wire \raddr[4]_i_1_n_0 ;
  wire \raddr[7]_i_2_n_0 ;
  wire [7:0]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire [7:0]waddr;
  wire \waddr[0]_i_1_n_0 ;
  wire \waddr[1]_i_1_n_0 ;
  wire \waddr[2]_i_1_n_0 ;
  wire \waddr[3]_i_1_n_0 ;
  wire \waddr[4]_i_1_n_0 ;
  wire \waddr[5]_i_1__0_n_0 ;
  wire \waddr[6]_i_1_n_0 ;
  wire \waddr[6]_i_2_n_0 ;
  wire \waddr[7]_i_2_n_0 ;
  wire \waddr[7]_i_3_n_0 ;
  wire \waddr[7]_i_4_n_0 ;
  wire [15:0]NLW_mem_reg_CASDINA_UNCONNECTED;
  wire [15:0]NLW_mem_reg_CASDINB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_CASDINPA_UNCONNECTED;
  wire [1:0]NLW_mem_reg_CASDINPB_UNCONNECTED;
  wire [15:0]NLW_mem_reg_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_mem_reg_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_mem_reg_CASDOUTPB_UNCONNECTED;

  LUT4 #(
    .INIT(16'hF222)) 
    \bus_equal_gen.WVALID_Dummy_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg[7] ),
        .I1(WREADY_Dummy),
        .I2(data_valid),
        .I3(burst_valid),
        .O(\bus_equal_gen.WVALID_Dummy_reg ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT4 #(
    .INIT(16'h8808)) 
    \bus_equal_gen.data_buf[31]_i_1 
       (.I0(data_valid),
        .I1(burst_valid),
        .I2(\bus_equal_gen.len_cnt_reg[7] ),
        .I3(WREADY_Dummy),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(q_tmp[10]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(\dout_buf[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(q_tmp[11]),
        .I1(q_buf[11]),
        .I2(show_ahead),
        .O(\dout_buf[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(q_tmp[12]),
        .I1(q_buf[12]),
        .I2(show_ahead),
        .O(\dout_buf[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(q_tmp[13]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(\dout_buf[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(q_tmp[14]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(\dout_buf[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(q_tmp[15]),
        .I1(q_buf[15]),
        .I2(show_ahead),
        .O(\dout_buf[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(q_tmp[16]),
        .I1(q_buf[16]),
        .I2(show_ahead),
        .O(\dout_buf[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(q_tmp[17]),
        .I1(q_buf[17]),
        .I2(show_ahead),
        .O(\dout_buf[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[18]_i_1 
       (.I0(q_tmp[18]),
        .I1(q_buf[18]),
        .I2(show_ahead),
        .O(\dout_buf[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[19]_i_1 
       (.I0(q_tmp[19]),
        .I1(q_buf[19]),
        .I2(show_ahead),
        .O(\dout_buf[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[20]_i_1 
       (.I0(q_tmp[20]),
        .I1(q_buf[20]),
        .I2(show_ahead),
        .O(\dout_buf[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[21]_i_1 
       (.I0(q_tmp[21]),
        .I1(q_buf[21]),
        .I2(show_ahead),
        .O(\dout_buf[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[22]_i_1 
       (.I0(q_tmp[22]),
        .I1(q_buf[22]),
        .I2(show_ahead),
        .O(\dout_buf[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[23]_i_1 
       (.I0(q_tmp[23]),
        .I1(q_buf[23]),
        .I2(show_ahead),
        .O(\dout_buf[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[24]_i_1 
       (.I0(q_tmp[24]),
        .I1(q_buf[24]),
        .I2(show_ahead),
        .O(\dout_buf[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[25]_i_1 
       (.I0(q_tmp[25]),
        .I1(q_buf[25]),
        .I2(show_ahead),
        .O(\dout_buf[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[26]_i_1 
       (.I0(q_tmp[26]),
        .I1(q_buf[26]),
        .I2(show_ahead),
        .O(\dout_buf[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[27]_i_1 
       (.I0(q_tmp[27]),
        .I1(q_buf[27]),
        .I2(show_ahead),
        .O(\dout_buf[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[28]_i_1 
       (.I0(q_tmp[28]),
        .I1(q_buf[28]),
        .I2(show_ahead),
        .O(\dout_buf[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[29]_i_1 
       (.I0(q_tmp[29]),
        .I1(q_buf[29]),
        .I2(show_ahead),
        .O(\dout_buf[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[30]_i_1 
       (.I0(q_tmp[30]),
        .I1(q_buf[30]),
        .I2(show_ahead),
        .O(\dout_buf[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[31]_i_1 
       (.I0(q_tmp[31]),
        .I1(q_buf[31]),
        .I2(show_ahead),
        .O(\dout_buf[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[32]_i_1 
       (.I0(q_tmp[35]),
        .I1(q_buf[32]),
        .I2(show_ahead),
        .O(\dout_buf[32]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[33]_i_1 
       (.I0(q_tmp[35]),
        .I1(q_buf[33]),
        .I2(show_ahead),
        .O(\dout_buf[33]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[34]_i_1 
       (.I0(q_tmp[35]),
        .I1(q_buf[34]),
        .I2(show_ahead),
        .O(\dout_buf[34]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[35]_i_1 
       (.I0(q_tmp[35]),
        .I1(q_buf[35]),
        .I2(show_ahead),
        .O(\dout_buf[35]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(q_tmp[9]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(\dout_buf[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[18]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[19]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[20]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[21]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[22]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[23]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[24]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[25]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[26]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[27]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[28]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[29]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[30]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[31]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[32]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [32]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[33]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [33]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[34]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [34]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[35]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [35]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT5 #(
    .INIT(32'hFFFF22A2)) 
    dout_valid_i_1
       (.I0(data_valid),
        .I1(burst_valid),
        .I2(\bus_equal_gen.len_cnt_reg[7] ),
        .I3(WREADY_Dummy),
        .I4(empty_n_reg_n_0),
        .O(dout_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1_n_0),
        .Q(data_valid),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT5 #(
    .INIT(32'hFFDF0FD0)) 
    empty_n_i_1
       (.I0(\mOutPtr_reg[5]_0 [0]),
        .I1(empty_n_i_2__0_n_0),
        .I2(pop),
        .I3(push),
        .I4(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_2__0
       (.I0(\mOutPtr_reg[5]_0 [5]),
        .I1(\mOutPtr_reg[5]_0 [3]),
        .I2(\mOutPtr_reg[5]_0 [2]),
        .I3(empty_n_i_3__0_n_0),
        .O(empty_n_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_3__0
       (.I0(mOutPtr_reg[7]),
        .I1(mOutPtr_reg[6]),
        .I2(\mOutPtr_reg[5]_0 [1]),
        .I3(\mOutPtr_reg[5]_0 [4]),
        .O(empty_n_i_3__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFFFB38)) 
    full_n_i_1
       (.I0(p_1_in),
        .I1(push),
        .I2(pop),
        .I3(gmem_WREADY),
        .I4(ap_rst_n_inv),
        .O(full_n_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    full_n_i_2__4
       (.I0(\mOutPtr_reg[5]_0 [4]),
        .I1(\mOutPtr_reg[5]_0 [3]),
        .I2(\mOutPtr_reg[5]_0 [5]),
        .I3(\mOutPtr_reg[5]_0 [2]),
        .I4(full_n_i_3__2_n_0),
        .O(p_1_in));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3__2
       (.I0(mOutPtr_reg[7]),
        .I1(mOutPtr_reg[6]),
        .I2(\mOutPtr_reg[5]_0 [1]),
        .I3(\mOutPtr_reg[5]_0 [0]),
        .O(full_n_i_3__2_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_0),
        .Q(gmem_WREADY),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr_reg[5]_0 [0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h22A2FFFFDD5D0000)) 
    \mOutPtr[7]_i_1 
       (.I0(data_valid),
        .I1(burst_valid),
        .I2(\bus_equal_gen.len_cnt_reg[7] ),
        .I3(WREADY_Dummy),
        .I4(empty_n_reg_n_0),
        .I5(push),
        .O(\mOutPtr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg[5]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(D[0]),
        .Q(\mOutPtr_reg[5]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(D[1]),
        .Q(\mOutPtr_reg[5]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(D[2]),
        .Q(\mOutPtr_reg[5]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(D[3]),
        .Q(\mOutPtr_reg[5]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(D[4]),
        .Q(\mOutPtr_reg[5]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(D[5]),
        .Q(mOutPtr_reg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(D[6]),
        .Q(mOutPtr_reg[7]),
        .R(ap_rst_n_inv));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "9216" *) 
  (* RTL_RAM_NAME = "bus_write/buff_wdata/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "35" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,rnext,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,waddr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA(NLW_mem_reg_CASDINA_UNCONNECTED[15:0]),
        .CASDINB(NLW_mem_reg_CASDINB_UNCONNECTED[15:0]),
        .CASDINPA(NLW_mem_reg_CASDINPA_UNCONNECTED[1:0]),
        .CASDINPB(NLW_mem_reg_CASDINPB_UNCONNECTED[1:0]),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem_reg_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_mem_reg_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_mem_reg_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_mem_reg_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN(Q[15:0]),
        .DINBDIN(Q[31:16]),
        .DINPADINP({1'b1,1'b1}),
        .DINPBDINP({1'b1,1'b1}),
        .DOUTADOUT(q_buf[15:0]),
        .DOUTBDOUT(q_buf[31:16]),
        .DOUTPADOUTP(q_buf[33:32]),
        .DOUTPBDOUTP(q_buf[35:34]),
        .ENARDEN(1'b1),
        .ENBWREN(gmem_WREADY),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT4 #(
    .INIT(16'hBF40)) 
    mem_reg_i_1
       (.I0(mem_reg_i_10__0_n_0),
        .I1(raddr[6]),
        .I2(pop),
        .I3(raddr[7]),
        .O(rnext[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    mem_reg_i_10__0
       (.I0(raddr[4]),
        .I1(raddr[3]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[2]),
        .I5(raddr[5]),
        .O(mem_reg_i_10__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    mem_reg_i_11
       (.I0(raddr[2]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(raddr[3]),
        .I4(raddr[4]),
        .O(mem_reg_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    mem_reg_i_2
       (.I0(raddr[6]),
        .I1(mem_reg_i_10__0_n_0),
        .I2(pop),
        .O(rnext[6]));
  LUT3 #(
    .INIT(8'h9A)) 
    mem_reg_i_3
       (.I0(raddr[5]),
        .I1(mem_reg_i_11_n_0),
        .I2(pop),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    mem_reg_i_4
       (.I0(raddr[2]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(raddr[3]),
        .I4(pop),
        .I5(raddr[4]),
        .O(rnext[4]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    mem_reg_i_5
       (.I0(raddr[0]),
        .I1(raddr[1]),
        .I2(raddr[2]),
        .I3(pop),
        .I4(raddr[3]),
        .O(rnext[3]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    mem_reg_i_6
       (.I0(raddr[2]),
        .I1(raddr[0]),
        .I2(raddr[1]),
        .I3(pop),
        .O(rnext[2]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'h78)) 
    mem_reg_i_7
       (.I0(raddr[0]),
        .I1(pop),
        .I2(raddr[1]),
        .O(rnext[1]));
  LUT6 #(
    .INIT(64'h59599959AAAAAAAA)) 
    mem_reg_i_8
       (.I0(raddr[0]),
        .I1(data_valid),
        .I2(burst_valid),
        .I3(\bus_equal_gen.len_cnt_reg[7] ),
        .I4(WREADY_Dummy),
        .I5(empty_n_reg_n_0),
        .O(rnext[0]));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out__31_carry_i_1
       (.I0(\mOutPtr_reg[5]_0 [1]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__31_carry_i_2
       (.I0(mOutPtr_reg[6]),
        .I1(mOutPtr_reg[7]),
        .O(S[6]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__31_carry_i_3
       (.I0(\mOutPtr_reg[5]_0 [5]),
        .I1(mOutPtr_reg[6]),
        .O(S[5]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__31_carry_i_4
       (.I0(\mOutPtr_reg[5]_0 [4]),
        .I1(\mOutPtr_reg[5]_0 [5]),
        .O(S[4]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__31_carry_i_5
       (.I0(\mOutPtr_reg[5]_0 [3]),
        .I1(\mOutPtr_reg[5]_0 [4]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__31_carry_i_6
       (.I0(\mOutPtr_reg[5]_0 [2]),
        .I1(\mOutPtr_reg[5]_0 [3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__31_carry_i_7
       (.I0(\mOutPtr_reg[5]_0 [1]),
        .I1(\mOutPtr_reg[5]_0 [2]),
        .O(S[1]));
  LUT3 #(
    .INIT(8'h65)) 
    p_0_out__31_carry_i_8
       (.I0(\mOutPtr_reg[5]_0 [1]),
        .I1(pop),
        .I2(push),
        .O(S[0]));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[0]),
        .Q(q_tmp[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[10]),
        .Q(q_tmp[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[11]),
        .Q(q_tmp[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[12]),
        .Q(q_tmp[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[13]),
        .Q(q_tmp[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[14]),
        .Q(q_tmp[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[15]),
        .Q(q_tmp[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[16] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[16]),
        .Q(q_tmp[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[17]),
        .Q(q_tmp[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[18] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[18]),
        .Q(q_tmp[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[19] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[19]),
        .Q(q_tmp[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[1]),
        .Q(q_tmp[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[20] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[20]),
        .Q(q_tmp[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[21] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[21]),
        .Q(q_tmp[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[22] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[22]),
        .Q(q_tmp[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[23] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[23]),
        .Q(q_tmp[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[24] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[24]),
        .Q(q_tmp[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[25] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[25]),
        .Q(q_tmp[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[26] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[26]),
        .Q(q_tmp[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[27] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[27]),
        .Q(q_tmp[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[28] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[28]),
        .Q(q_tmp[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[29] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[29]),
        .Q(q_tmp[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[2]),
        .Q(q_tmp[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[30] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[30]),
        .Q(q_tmp[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[31] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[31]),
        .Q(q_tmp[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[35] 
       (.C(ap_clk),
        .CE(push),
        .D(1'b1),
        .Q(q_tmp[35]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[3]),
        .Q(q_tmp[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[4]),
        .Q(q_tmp[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[5]),
        .Q(q_tmp[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[6]),
        .Q(q_tmp[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[7]),
        .Q(q_tmp[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[8]),
        .Q(q_tmp[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[9]),
        .Q(q_tmp[9]),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h6)) 
    \raddr[1]_i_1 
       (.I0(raddr[0]),
        .I1(raddr[1]),
        .O(\raddr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \raddr[3]_i_1 
       (.I0(raddr[3]),
        .I1(raddr[0]),
        .I2(raddr[1]),
        .I3(raddr[2]),
        .O(\raddr[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \raddr[4]_i_1 
       (.I0(raddr[4]),
        .I1(raddr[2]),
        .I2(raddr[1]),
        .I3(raddr[0]),
        .I4(raddr[3]),
        .O(\raddr[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8A00AAAA)) 
    \raddr[7]_i_1 
       (.I0(empty_n_reg_n_0),
        .I1(WREADY_Dummy),
        .I2(\bus_equal_gen.len_cnt_reg[7] ),
        .I3(burst_valid),
        .I4(data_valid),
        .O(pop));
  LUT3 #(
    .INIT(8'h9A)) 
    \raddr[7]_i_2 
       (.I0(raddr[7]),
        .I1(mem_reg_i_10__0_n_0),
        .I2(raddr[6]),
        .O(\raddr[7]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[1]_i_1_n_0 ),
        .Q(raddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[3]_i_1_n_0 ),
        .Q(raddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[4]_i_1_n_0 ),
        .Q(raddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[7]_i_2_n_0 ),
        .Q(raddr[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT4 #(
    .INIT(16'h4004)) 
    show_ahead_i_1
       (.I0(empty_n_i_2__0_n_0),
        .I1(push),
        .I2(\mOutPtr_reg[5]_0 [0]),
        .I3(pop),
        .O(show_ahead0));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1 
       (.I0(waddr[0]),
        .O(\waddr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(\waddr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(\waddr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(\waddr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1__0 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(\waddr[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_1 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_2_n_0 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_2 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \waddr[7]_i_2 
       (.I0(\waddr[7]_i_3_n_0 ),
        .I1(waddr[7]),
        .I2(\waddr[7]_i_4_n_0 ),
        .I3(waddr[6]),
        .O(\waddr[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[7]_i_3 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[7]_i_4 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1_n_0 ),
        .Q(waddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1_n_0 ),
        .Q(waddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1_n_0 ),
        .Q(waddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1_n_0 ),
        .Q(waddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1_n_0 ),
        .Q(waddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1__0_n_0 ),
        .Q(waddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1_n_0 ),
        .Q(waddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_2_n_0 ),
        .Q(waddr[7]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "krnl_vadd_gmem_m_axi_buffer" *) 
module system_krnl_vadd_1_0_krnl_vadd_gmem_m_axi_buffer__parameterized0
   (full_n_reg_0,
    beat_valid,
    Q,
    empty_n_reg_0,
    \dout_buf_reg[34]_0 ,
    DI,
    dout_valid_reg_0,
    S,
    ap_clk,
    D,
    m_axi_gmem_RRESP,
    m_axi_gmem_RVALID,
    ap_rst_n_inv,
    dout_valid_reg_1,
    rdata_ack_t,
    \pout_reg[0] ,
    \mOutPtr_reg[7]_0 );
  output full_n_reg_0;
  output beat_valid;
  output [5:0]Q;
  output empty_n_reg_0;
  output [32:0]\dout_buf_reg[34]_0 ;
  output [0:0]DI;
  output dout_valid_reg_0;
  output [6:0]S;
  input ap_clk;
  input [32:0]D;
  input [1:0]m_axi_gmem_RRESP;
  input m_axi_gmem_RVALID;
  input ap_rst_n_inv;
  input dout_valid_reg_1;
  input rdata_ack_t;
  input \pout_reg[0] ;
  input [6:0]\mOutPtr_reg[7]_0 ;

  wire [32:0]D;
  wire [0:0]DI;
  wire [5:0]Q;
  wire [6:0]S;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire beat_valid;
  wire \dout_buf[0]_i_1_n_0 ;
  wire \dout_buf[10]_i_1_n_0 ;
  wire \dout_buf[11]_i_1_n_0 ;
  wire \dout_buf[12]_i_1_n_0 ;
  wire \dout_buf[13]_i_1_n_0 ;
  wire \dout_buf[14]_i_1_n_0 ;
  wire \dout_buf[15]_i_1_n_0 ;
  wire \dout_buf[16]_i_1_n_0 ;
  wire \dout_buf[17]_i_1_n_0 ;
  wire \dout_buf[18]_i_1_n_0 ;
  wire \dout_buf[19]_i_1_n_0 ;
  wire \dout_buf[1]_i_1_n_0 ;
  wire \dout_buf[20]_i_1_n_0 ;
  wire \dout_buf[21]_i_1_n_0 ;
  wire \dout_buf[22]_i_1_n_0 ;
  wire \dout_buf[23]_i_1_n_0 ;
  wire \dout_buf[24]_i_1_n_0 ;
  wire \dout_buf[25]_i_1_n_0 ;
  wire \dout_buf[26]_i_1_n_0 ;
  wire \dout_buf[27]_i_1_n_0 ;
  wire \dout_buf[28]_i_1_n_0 ;
  wire \dout_buf[29]_i_1_n_0 ;
  wire \dout_buf[2]_i_1_n_0 ;
  wire \dout_buf[30]_i_1_n_0 ;
  wire \dout_buf[31]_i_1_n_0 ;
  wire \dout_buf[34]_i_2_n_0 ;
  wire \dout_buf[3]_i_1_n_0 ;
  wire \dout_buf[4]_i_1_n_0 ;
  wire \dout_buf[5]_i_1_n_0 ;
  wire \dout_buf[6]_i_1_n_0 ;
  wire \dout_buf[7]_i_1_n_0 ;
  wire \dout_buf[8]_i_1_n_0 ;
  wire \dout_buf[9]_i_1_n_0 ;
  wire [32:0]\dout_buf_reg[34]_0 ;
  wire dout_valid_i_1__0_n_0;
  wire dout_valid_reg_0;
  wire dout_valid_reg_1;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__2_n_0;
  wire empty_n_i_3__1_n_0;
  wire empty_n_reg_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__0_n_0;
  wire full_n_i_2__5_n_0;
  wire full_n_i_3__4_n_0;
  wire full_n_i_4__0_n_0;
  wire full_n_reg_0;
  wire \mOutPtr[0]_i_1__0_n_0 ;
  wire \mOutPtr[7]_i_1__0_n_0 ;
  wire [7:6]mOutPtr_reg;
  wire [6:0]\mOutPtr_reg[7]_0 ;
  wire [1:0]m_axi_gmem_RRESP;
  wire m_axi_gmem_RVALID;
  wire mem_reg_i_10_n_0;
  wire mem_reg_i_8__0_n_0;
  wire mem_reg_i_9_n_0;
  wire mem_reg_n_68;
  wire mem_reg_n_69;
  wire pop;
  wire \pout_reg[0] ;
  wire push;
  wire [34:0]q_buf;
  wire [34:0]q_tmp;
  wire [7:0]raddr;
  wire rdata_ack_t;
  wire [7:1]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire [7:0]waddr;
  wire \waddr[0]_i_1__0_n_0 ;
  wire \waddr[1]_i_1__0_n_0 ;
  wire \waddr[2]_i_1__0_n_0 ;
  wire \waddr[3]_i_1__0_n_0 ;
  wire \waddr[4]_i_1__0_n_0 ;
  wire \waddr[5]_i_1__1_n_0 ;
  wire \waddr[6]_i_1__0_n_0 ;
  wire \waddr[6]_i_2__0_n_0 ;
  wire \waddr[7]_i_2__0_n_0 ;
  wire \waddr[7]_i_3__0_n_0 ;
  wire \waddr[7]_i_4__0_n_0 ;
  wire [15:0]NLW_mem_reg_CASDINA_UNCONNECTED;
  wire [15:0]NLW_mem_reg_CASDINB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_CASDINPA_UNCONNECTED;
  wire [1:0]NLW_mem_reg_CASDINPB_UNCONNECTED;
  wire [15:0]NLW_mem_reg_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_mem_reg_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_mem_reg_CASDOUTPB_UNCONNECTED;
  wire [1:1]NLW_mem_reg_DOUTPBDOUTP_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \bus_equal_gen.rdata_valid_t_i_1 
       (.I0(beat_valid),
        .I1(rdata_ack_t),
        .I2(dout_valid_reg_1),
        .O(dout_valid_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(q_tmp[10]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(\dout_buf[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(q_tmp[11]),
        .I1(q_buf[11]),
        .I2(show_ahead),
        .O(\dout_buf[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(q_tmp[12]),
        .I1(q_buf[12]),
        .I2(show_ahead),
        .O(\dout_buf[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(q_tmp[13]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(\dout_buf[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(q_tmp[14]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(\dout_buf[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(q_tmp[15]),
        .I1(q_buf[15]),
        .I2(show_ahead),
        .O(\dout_buf[15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(q_tmp[16]),
        .I1(q_buf[16]),
        .I2(show_ahead),
        .O(\dout_buf[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(q_tmp[17]),
        .I1(q_buf[17]),
        .I2(show_ahead),
        .O(\dout_buf[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[18]_i_1 
       (.I0(q_tmp[18]),
        .I1(q_buf[18]),
        .I2(show_ahead),
        .O(\dout_buf[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[19]_i_1 
       (.I0(q_tmp[19]),
        .I1(q_buf[19]),
        .I2(show_ahead),
        .O(\dout_buf[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[20]_i_1 
       (.I0(q_tmp[20]),
        .I1(q_buf[20]),
        .I2(show_ahead),
        .O(\dout_buf[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[21]_i_1 
       (.I0(q_tmp[21]),
        .I1(q_buf[21]),
        .I2(show_ahead),
        .O(\dout_buf[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[22]_i_1 
       (.I0(q_tmp[22]),
        .I1(q_buf[22]),
        .I2(show_ahead),
        .O(\dout_buf[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[23]_i_1 
       (.I0(q_tmp[23]),
        .I1(q_buf[23]),
        .I2(show_ahead),
        .O(\dout_buf[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[24]_i_1 
       (.I0(q_tmp[24]),
        .I1(q_buf[24]),
        .I2(show_ahead),
        .O(\dout_buf[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[25]_i_1 
       (.I0(q_tmp[25]),
        .I1(q_buf[25]),
        .I2(show_ahead),
        .O(\dout_buf[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[26]_i_1 
       (.I0(q_tmp[26]),
        .I1(q_buf[26]),
        .I2(show_ahead),
        .O(\dout_buf[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[27]_i_1 
       (.I0(q_tmp[27]),
        .I1(q_buf[27]),
        .I2(show_ahead),
        .O(\dout_buf[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[28]_i_1 
       (.I0(q_tmp[28]),
        .I1(q_buf[28]),
        .I2(show_ahead),
        .O(\dout_buf[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[29]_i_1 
       (.I0(q_tmp[29]),
        .I1(q_buf[29]),
        .I2(show_ahead),
        .O(\dout_buf[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[30]_i_1 
       (.I0(q_tmp[30]),
        .I1(q_buf[30]),
        .I2(show_ahead),
        .O(\dout_buf[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[31]_i_1 
       (.I0(q_tmp[31]),
        .I1(q_buf[31]),
        .I2(show_ahead),
        .O(\dout_buf[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hAA2A)) 
    \dout_buf[34]_i_1 
       (.I0(empty_n_reg_n_0),
        .I1(beat_valid),
        .I2(dout_valid_reg_1),
        .I3(rdata_ack_t),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[34]_i_2 
       (.I0(q_tmp[34]),
        .I1(q_buf[34]),
        .I2(show_ahead),
        .O(\dout_buf[34]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(q_tmp[9]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(\dout_buf[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[18]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[19]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[20]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[21]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[22]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[23]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[24]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[25]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[26]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[27]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[28]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[29]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[30]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[31]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[34]_i_2_n_0 ),
        .Q(\dout_buf_reg[34]_0 [32]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [9]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hAAEA)) 
    dout_valid_i_1__0
       (.I0(empty_n_reg_n_0),
        .I1(beat_valid),
        .I2(dout_valid_reg_1),
        .I3(rdata_ack_t),
        .O(dout_valid_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1__0_n_0),
        .Q(beat_valid),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFDDDF0000DDD)) 
    empty_n_i_1
       (.I0(Q[0]),
        .I1(empty_n_i_2__2_n_0),
        .I2(m_axi_gmem_RVALID),
        .I3(full_n_reg_0),
        .I4(full_n_i_4__0_n_0),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_2__2
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(empty_n_i_3__1_n_0),
        .O(empty_n_i_2__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_3__1
       (.I0(mOutPtr_reg[7]),
        .I1(mOutPtr_reg[6]),
        .I2(Q[1]),
        .I3(Q[4]),
        .O(empty_n_i_3__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFEF0FFF0F)) 
    full_n_i_1__0
       (.I0(full_n_i_2__5_n_0),
        .I1(full_n_i_3__4_n_0),
        .I2(full_n_i_4__0_n_0),
        .I3(full_n_reg_0),
        .I4(m_axi_gmem_RVALID),
        .I5(ap_rst_n_inv),
        .O(full_n_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_2__5
       (.I0(Q[2]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(Q[4]),
        .O(full_n_i_2__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3__4
       (.I0(mOutPtr_reg[7]),
        .I1(mOutPtr_reg[6]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(full_n_i_3__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h40FF)) 
    full_n_i_4__0
       (.I0(rdata_ack_t),
        .I1(dout_valid_reg_1),
        .I2(beat_valid),
        .I3(empty_n_reg_n_0),
        .O(full_n_i_4__0_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__0 
       (.I0(Q[0]),
        .O(\mOutPtr[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h55D5AA2AAA2AAA2A)) 
    \mOutPtr[7]_i_1__0 
       (.I0(empty_n_reg_n_0),
        .I1(beat_valid),
        .I2(dout_valid_reg_1),
        .I3(rdata_ack_t),
        .I4(full_n_reg_0),
        .I5(m_axi_gmem_RVALID),
        .O(\mOutPtr[7]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_0 ),
        .D(\mOutPtr[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_0 ),
        .D(\mOutPtr_reg[7]_0 [0]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_0 ),
        .D(\mOutPtr_reg[7]_0 [1]),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_0 ),
        .D(\mOutPtr_reg[7]_0 [2]),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_0 ),
        .D(\mOutPtr_reg[7]_0 [3]),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_0 ),
        .D(\mOutPtr_reg[7]_0 [4]),
        .Q(Q[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_0 ),
        .D(\mOutPtr_reg[7]_0 [5]),
        .Q(mOutPtr_reg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_0 ),
        .D(\mOutPtr_reg[7]_0 [6]),
        .Q(mOutPtr_reg[7]),
        .R(ap_rst_n_inv));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p3_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p3_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "8960" *) 
  (* RTL_RAM_NAME = "bus_read/buff_rdata/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "34" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,rnext,mem_reg_i_8__0_n_0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,waddr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA(NLW_mem_reg_CASDINA_UNCONNECTED[15:0]),
        .CASDINB(NLW_mem_reg_CASDINB_UNCONNECTED[15:0]),
        .CASDINPA(NLW_mem_reg_CASDINPA_UNCONNECTED[1:0]),
        .CASDINPB(NLW_mem_reg_CASDINPB_UNCONNECTED[1:0]),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem_reg_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_mem_reg_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_mem_reg_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_mem_reg_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN(D[15:0]),
        .DINBDIN(D[31:16]),
        .DINPADINP(m_axi_gmem_RRESP),
        .DINPBDINP({1'b1,D[32]}),
        .DOUTADOUT(q_buf[15:0]),
        .DOUTBDOUT(q_buf[31:16]),
        .DOUTPADOUTP({mem_reg_n_68,mem_reg_n_69}),
        .DOUTPBDOUTP({NLW_mem_reg_DOUTPBDOUTP_UNCONNECTED[1],q_buf[34]}),
        .ENARDEN(1'b1),
        .ENBWREN(full_n_reg_0),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({m_axi_gmem_RVALID,m_axi_gmem_RVALID,m_axi_gmem_RVALID,m_axi_gmem_RVALID}));
  LUT6 #(
    .INIT(64'h7555FFFFFFFFFFFF)) 
    mem_reg_i_10
       (.I0(raddr[0]),
        .I1(rdata_ack_t),
        .I2(dout_valid_reg_1),
        .I3(beat_valid),
        .I4(empty_n_reg_n_0),
        .I5(raddr[1]),
        .O(mem_reg_i_10_n_0));
  LUT4 #(
    .INIT(16'h9AAA)) 
    mem_reg_i_1__0
       (.I0(raddr[7]),
        .I1(mem_reg_i_9_n_0),
        .I2(raddr[5]),
        .I3(raddr[6]),
        .O(rnext[7]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    mem_reg_i_2__0
       (.I0(raddr[4]),
        .I1(raddr[2]),
        .I2(mem_reg_i_10_n_0),
        .I3(raddr[3]),
        .I4(raddr[5]),
        .I5(raddr[6]),
        .O(rnext[6]));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    mem_reg_i_3__0
       (.I0(raddr[5]),
        .I1(raddr[3]),
        .I2(mem_reg_i_10_n_0),
        .I3(raddr[2]),
        .I4(raddr[4]),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    mem_reg_i_4__0
       (.I0(raddr[4]),
        .I1(raddr[2]),
        .I2(raddr[0]),
        .I3(full_n_i_4__0_n_0),
        .I4(raddr[1]),
        .I5(raddr[3]),
        .O(rnext[4]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    mem_reg_i_5__0
       (.I0(raddr[3]),
        .I1(raddr[1]),
        .I2(full_n_i_4__0_n_0),
        .I3(raddr[0]),
        .I4(raddr[2]),
        .O(rnext[3]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    mem_reg_i_6__0
       (.I0(raddr[2]),
        .I1(raddr[0]),
        .I2(full_n_i_4__0_n_0),
        .I3(raddr[1]),
        .O(rnext[2]));
  LUT6 #(
    .INIT(64'h6666A666AAAAAAAA)) 
    mem_reg_i_7__0
       (.I0(raddr[1]),
        .I1(empty_n_reg_n_0),
        .I2(beat_valid),
        .I3(dout_valid_reg_1),
        .I4(rdata_ack_t),
        .I5(raddr[0]),
        .O(rnext[1]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT5 #(
    .INIT(32'h6666A666)) 
    mem_reg_i_8__0
       (.I0(raddr[0]),
        .I1(empty_n_reg_n_0),
        .I2(beat_valid),
        .I3(dout_valid_reg_1),
        .I4(rdata_ack_t),
        .O(mem_reg_i_8__0_n_0));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    mem_reg_i_9
       (.I0(raddr[3]),
        .I1(raddr[1]),
        .I2(full_n_i_4__0_n_0),
        .I3(raddr[0]),
        .I4(raddr[2]),
        .I5(raddr[4]),
        .O(mem_reg_i_9_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out__15_carry_i_1__0
       (.I0(Q[1]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__15_carry_i_2__0
       (.I0(mOutPtr_reg[6]),
        .I1(mOutPtr_reg[7]),
        .O(S[6]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__15_carry_i_3__0
       (.I0(Q[5]),
        .I1(mOutPtr_reg[6]),
        .O(S[5]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__15_carry_i_4__0
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(S[4]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__15_carry_i_5__0
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__15_carry_i_6__0
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__15_carry_i_7__0
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h5955555599999999)) 
    p_0_out__15_carry_i_8__0
       (.I0(Q[1]),
        .I1(push),
        .I2(rdata_ack_t),
        .I3(dout_valid_reg_1),
        .I4(beat_valid),
        .I5(empty_n_reg_n_0),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT5 #(
    .INIT(32'h22A2AAAA)) 
    \pout[3]_i_4__0 
       (.I0(\pout_reg[0] ),
        .I1(beat_valid),
        .I2(dout_valid_reg_1),
        .I3(rdata_ack_t),
        .I4(\dout_buf_reg[34]_0 [32]),
        .O(empty_n_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(q_tmp[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(q_tmp[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(q_tmp[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(q_tmp[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(q_tmp[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(q_tmp[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[15]),
        .Q(q_tmp[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[16] 
       (.C(ap_clk),
        .CE(push),
        .D(D[16]),
        .Q(q_tmp[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(push),
        .D(D[17]),
        .Q(q_tmp[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[18] 
       (.C(ap_clk),
        .CE(push),
        .D(D[18]),
        .Q(q_tmp[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[19] 
       (.C(ap_clk),
        .CE(push),
        .D(D[19]),
        .Q(q_tmp[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(q_tmp[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[20] 
       (.C(ap_clk),
        .CE(push),
        .D(D[20]),
        .Q(q_tmp[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[21] 
       (.C(ap_clk),
        .CE(push),
        .D(D[21]),
        .Q(q_tmp[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[22] 
       (.C(ap_clk),
        .CE(push),
        .D(D[22]),
        .Q(q_tmp[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[23] 
       (.C(ap_clk),
        .CE(push),
        .D(D[23]),
        .Q(q_tmp[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[24] 
       (.C(ap_clk),
        .CE(push),
        .D(D[24]),
        .Q(q_tmp[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[25] 
       (.C(ap_clk),
        .CE(push),
        .D(D[25]),
        .Q(q_tmp[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[26] 
       (.C(ap_clk),
        .CE(push),
        .D(D[26]),
        .Q(q_tmp[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[27] 
       (.C(ap_clk),
        .CE(push),
        .D(D[27]),
        .Q(q_tmp[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[28] 
       (.C(ap_clk),
        .CE(push),
        .D(D[28]),
        .Q(q_tmp[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[29] 
       (.C(ap_clk),
        .CE(push),
        .D(D[29]),
        .Q(q_tmp[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(q_tmp[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[30] 
       (.C(ap_clk),
        .CE(push),
        .D(D[30]),
        .Q(q_tmp[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[31] 
       (.C(ap_clk),
        .CE(push),
        .D(D[31]),
        .Q(q_tmp[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[34] 
       (.C(ap_clk),
        .CE(push),
        .D(D[32]),
        .Q(q_tmp[34]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(q_tmp[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(q_tmp[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(q_tmp[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(q_tmp[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(q_tmp[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(q_tmp[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(q_tmp[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mem_reg_i_8__0_n_0),
        .Q(raddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(raddr[7]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h00404000)) 
    show_ahead_i_1__0
       (.I0(empty_n_i_2__2_n_0),
        .I1(full_n_reg_0),
        .I2(m_axi_gmem_RVALID),
        .I3(full_n_i_4__0_n_0),
        .I4(Q[0]),
        .O(show_ahead0));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1__0 
       (.I0(waddr[0]),
        .O(\waddr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1__0 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(\waddr[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1__0 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(\waddr[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1__0 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(\waddr[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1__1 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(\waddr[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_1__0 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_2__0_n_0 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_2__0 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[7]_i_1__0 
       (.I0(m_axi_gmem_RVALID),
        .I1(full_n_reg_0),
        .O(push));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \waddr[7]_i_2__0 
       (.I0(\waddr[7]_i_3__0_n_0 ),
        .I1(waddr[7]),
        .I2(\waddr[7]_i_4__0_n_0 ),
        .I3(waddr[6]),
        .O(\waddr[7]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[7]_i_3__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[7]_i_4__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_4__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1__0_n_0 ),
        .Q(waddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1__0_n_0 ),
        .Q(waddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1__0_n_0 ),
        .Q(waddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1__0_n_0 ),
        .Q(waddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1__0_n_0 ),
        .Q(waddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1__1_n_0 ),
        .Q(waddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1__0_n_0 ),
        .Q(waddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_2__0_n_0 ),
        .Q(waddr[7]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "krnl_vadd_gmem_m_axi_fifo" *) 
module system_krnl_vadd_1_0_krnl_vadd_gmem_m_axi_fifo
   (burst_valid,
    fifo_burst_ready,
    invalid_len_event_reg2_reg,
    \could_multi_bursts.next_loop ,
    DI,
    SR,
    \pout_reg[0]_0 ,
    E,
    last_sect_buf,
    wreq_handling_reg,
    next_wreq,
    D,
    ap_rst_n_inv_reg,
    ap_rst_n_inv_reg_0,
    \sect_len_buf_reg[4] ,
    \sect_len_buf_reg[7] ,
    wreq_handling_reg_0,
    \bus_equal_gen.WLAST_Dummy_reg ,
    \could_multi_bursts.last_sect_buf_reg ,
    S,
    in,
    \could_multi_bursts.sect_handling_reg ,
    ap_rst_n_inv,
    ap_clk,
    invalid_len_event_reg2,
    AWREADY_Dummy,
    \could_multi_bursts.loop_cnt_reg[0] ,
    push,
    WREADY_Dummy,
    \bus_equal_gen.WLAST_Dummy_reg_0 ,
    data_valid,
    Q,
    CO,
    wreq_handling_reg_1,
    fifo_wreq_valid,
    \sect_cnt_reg[51] ,
    sect_cnt0,
    \sect_cnt_reg[0] ,
    wreq_handling_reg_2,
    \sect_addr_buf_reg[11] ,
    \sect_len_buf_reg[9] ,
    fifo_resp_ready,
    \sect_len_buf_reg[9]_0 ,
    \sect_len_buf_reg[9]_1 ,
    WLAST_Dummy,
    \could_multi_bursts.last_sect_buf_reg_0 ,
    \pout_reg[6]_0 );
  output burst_valid;
  output fifo_burst_ready;
  output invalid_len_event_reg2_reg;
  output \could_multi_bursts.next_loop ;
  output [4:0]DI;
  output [0:0]SR;
  output [0:0]\pout_reg[0]_0 ;
  output [0:0]E;
  output last_sect_buf;
  output [0:0]wreq_handling_reg;
  output next_wreq;
  output [51:0]D;
  output [0:0]ap_rst_n_inv_reg;
  output [0:0]ap_rst_n_inv_reg_0;
  output \sect_len_buf_reg[4] ;
  output \sect_len_buf_reg[7] ;
  output wreq_handling_reg_0;
  output \bus_equal_gen.WLAST_Dummy_reg ;
  output \could_multi_bursts.last_sect_buf_reg ;
  output [5:0]S;
  output [3:0]in;
  output \could_multi_bursts.sect_handling_reg ;
  input ap_rst_n_inv;
  input ap_clk;
  input invalid_len_event_reg2;
  input AWREADY_Dummy;
  input \could_multi_bursts.loop_cnt_reg[0] ;
  input push;
  input WREADY_Dummy;
  input \bus_equal_gen.WLAST_Dummy_reg_0 ;
  input data_valid;
  input [7:0]Q;
  input [0:0]CO;
  input wreq_handling_reg_1;
  input fifo_wreq_valid;
  input [51:0]\sect_cnt_reg[51] ;
  input [50:0]sect_cnt0;
  input [0:0]\sect_cnt_reg[0] ;
  input wreq_handling_reg_2;
  input [0:0]\sect_addr_buf_reg[11] ;
  input \sect_len_buf_reg[9] ;
  input fifo_resp_ready;
  input [9:0]\sect_len_buf_reg[9]_0 ;
  input [5:0]\sect_len_buf_reg[9]_1 ;
  input WLAST_Dummy;
  input \could_multi_bursts.last_sect_buf_reg_0 ;
  input [5:0]\pout_reg[6]_0 ;

  wire AWREADY_Dummy;
  wire [0:0]CO;
  wire [51:0]D;
  wire [4:0]DI;
  wire [0:0]E;
  wire [7:0]Q;
  wire [5:0]S;
  wire [0:0]SR;
  wire WLAST_Dummy;
  wire WREADY_Dummy;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [0:0]ap_rst_n_inv_reg;
  wire [0:0]ap_rst_n_inv_reg_0;
  wire burst_valid;
  wire \bus_equal_gen.WLAST_Dummy_reg ;
  wire \bus_equal_gen.WLAST_Dummy_reg_0 ;
  wire \bus_equal_gen.len_cnt[7]_i_5_n_0 ;
  wire \bus_equal_gen.len_cnt[7]_i_6_n_0 ;
  wire \could_multi_bursts.last_sect_buf_reg ;
  wire \could_multi_bursts.last_sect_buf_reg_0 ;
  wire \could_multi_bursts.loop_cnt_reg[0] ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire data_valid;
  wire data_vld_i_1_n_0;
  wire data_vld_reg_n_0;
  wire empty_n_i_2_n_0;
  wire empty_n_i_3_n_0;
  wire empty_n_i_4_n_0;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire fifo_wreq_valid;
  wire full_n_i_1__1_n_0;
  wire full_n_i_2_n_0;
  wire [3:0]in;
  wire invalid_len_event_reg2;
  wire invalid_len_event_reg2_reg;
  wire last_sect_buf;
  wire \mem_reg[68][0]_mux_n_0 ;
  wire \mem_reg[68][0]_srl32__0_n_0 ;
  wire \mem_reg[68][0]_srl32__0_n_1 ;
  wire \mem_reg[68][0]_srl32__1_n_0 ;
  wire \mem_reg[68][0]_srl32_n_0 ;
  wire \mem_reg[68][0]_srl32_n_1 ;
  wire \mem_reg[68][1]_mux_n_0 ;
  wire \mem_reg[68][1]_srl32__0_n_0 ;
  wire \mem_reg[68][1]_srl32__0_n_1 ;
  wire \mem_reg[68][1]_srl32__1_n_0 ;
  wire \mem_reg[68][1]_srl32_n_0 ;
  wire \mem_reg[68][1]_srl32_n_1 ;
  wire \mem_reg[68][2]_mux_n_0 ;
  wire \mem_reg[68][2]_srl32__0_n_0 ;
  wire \mem_reg[68][2]_srl32__0_n_1 ;
  wire \mem_reg[68][2]_srl32__1_n_0 ;
  wire \mem_reg[68][2]_srl32_n_0 ;
  wire \mem_reg[68][2]_srl32_n_1 ;
  wire \mem_reg[68][3]_mux_n_0 ;
  wire \mem_reg[68][3]_srl32__0_n_0 ;
  wire \mem_reg[68][3]_srl32__0_n_1 ;
  wire \mem_reg[68][3]_srl32__1_n_0 ;
  wire \mem_reg[68][3]_srl32_n_0 ;
  wire \mem_reg[68][3]_srl32_n_1 ;
  wire next_burst;
  wire next_wreq;
  wire pop0;
  wire \pout[0]_i_1_n_0 ;
  wire \pout[6]_i_1_n_0 ;
  wire \pout[6]_i_2_n_0 ;
  wire \pout[6]_i_3__1_n_0 ;
  wire [6:5]pout_reg;
  wire [0:0]\pout_reg[0]_0 ;
  wire [5:0]\pout_reg[6]_0 ;
  wire push;
  wire [3:0]q;
  wire \q[0]_i_1_n_0 ;
  wire \q[1]_i_1_n_0 ;
  wire \q[2]_i_1_n_0 ;
  wire \q[3]_i_1_n_0 ;
  wire [0:0]\sect_addr_buf_reg[11] ;
  wire [50:0]sect_cnt0;
  wire [0:0]\sect_cnt_reg[0] ;
  wire [51:0]\sect_cnt_reg[51] ;
  wire \sect_len_buf_reg[4] ;
  wire \sect_len_buf_reg[7] ;
  wire \sect_len_buf_reg[9] ;
  wire [9:0]\sect_len_buf_reg[9]_0 ;
  wire [5:0]\sect_len_buf_reg[9]_1 ;
  wire [0:0]wreq_handling_reg;
  wire wreq_handling_reg_0;
  wire wreq_handling_reg_1;
  wire wreq_handling_reg_2;
  wire \NLW_mem_reg[68][0]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][1]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][2]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][3]_srl32__1_Q31_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \bus_equal_gen.WLAST_Dummy_i_1 
       (.I0(WLAST_Dummy),
        .I1(\bus_equal_gen.WLAST_Dummy_reg_0 ),
        .I2(WREADY_Dummy),
        .I3(next_burst),
        .O(\bus_equal_gen.WLAST_Dummy_reg ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \bus_equal_gen.len_cnt[7]_i_1 
       (.I0(ap_rst_n_inv),
        .I1(next_burst),
        .O(SR));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \bus_equal_gen.len_cnt[7]_i_3 
       (.I0(\bus_equal_gen.len_cnt[7]_i_5_n_0 ),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(Q[7]),
        .I4(Q[4]),
        .I5(\bus_equal_gen.len_cnt[7]_i_6_n_0 ),
        .O(next_burst));
  LUT6 #(
    .INIT(64'h2FF22FF2FFFF2FF2)) 
    \bus_equal_gen.len_cnt[7]_i_5 
       (.I0(Q[0]),
        .I1(q[0]),
        .I2(q[3]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(q[1]),
        .O(\bus_equal_gen.len_cnt[7]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h4FFFFFFF)) 
    \bus_equal_gen.len_cnt[7]_i_6 
       (.I0(WREADY_Dummy),
        .I1(\bus_equal_gen.WLAST_Dummy_reg_0 ),
        .I2(burst_valid),
        .I3(data_valid),
        .I4(empty_n_i_3_n_0),
        .O(\bus_equal_gen.len_cnt[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00005350)) 
    \could_multi_bursts.AWVALID_Dummy_i_1 
       (.I0(invalid_len_event_reg2),
        .I1(AWREADY_Dummy),
        .I2(\could_multi_bursts.next_loop ),
        .I3(\could_multi_bursts.loop_cnt_reg[0] ),
        .I4(ap_rst_n_inv),
        .O(invalid_len_event_reg2_reg));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.last_sect_buf_i_1 
       (.I0(CO),
        .I1(last_sect_buf),
        .I2(\could_multi_bursts.last_sect_buf_reg_0 ),
        .O(\could_multi_bursts.last_sect_buf_reg ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.loop_cnt[5]_i_1 
       (.I0(ap_rst_n_inv),
        .I1(last_sect_buf),
        .O(ap_rst_n_inv_reg));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT5 #(
    .INIT(32'hFFE0FFF0)) 
    \could_multi_bursts.sect_handling_i_1__0 
       (.I0(\sect_len_buf_reg[7] ),
        .I1(\sect_len_buf_reg[4] ),
        .I2(\sect_len_buf_reg[9] ),
        .I3(wreq_handling_reg_1),
        .I4(\could_multi_bursts.next_loop ),
        .O(\could_multi_bursts.sect_handling_reg ));
  LUT5 #(
    .INIT(32'hAAAA88F8)) 
    data_vld_i_1
       (.I0(data_vld_reg_n_0),
        .I1(empty_n_i_2_n_0),
        .I2(\could_multi_bursts.next_loop ),
        .I3(invalid_len_event_reg2),
        .I4(\pout[6]_i_2_n_0 ),
        .O(data_vld_i_1_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1_n_0),
        .Q(data_vld_reg_n_0),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    empty_n_i_1
       (.I0(empty_n_i_2_n_0),
        .O(pop0));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT4 #(
    .INIT(16'h8FFF)) 
    empty_n_i_1__0
       (.I0(last_sect_buf),
        .I1(CO),
        .I2(wreq_handling_reg_1),
        .I3(fifo_wreq_valid),
        .O(E));
  LUT6 #(
    .INIT(64'h40F0F0F0F0F0F0F0)) 
    empty_n_i_2
       (.I0(WREADY_Dummy),
        .I1(\bus_equal_gen.WLAST_Dummy_reg_0 ),
        .I2(burst_valid),
        .I3(data_valid),
        .I4(empty_n_i_3_n_0),
        .I5(empty_n_i_4_n_0),
        .O(empty_n_i_2_n_0));
  LUT6 #(
    .INIT(64'hD00DD00D0000D00D)) 
    empty_n_i_3
       (.I0(q[0]),
        .I1(Q[0]),
        .I2(q[2]),
        .I3(Q[2]),
        .I4(q[1]),
        .I5(Q[1]),
        .O(empty_n_i_3_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    empty_n_i_4
       (.I0(Q[4]),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(\bus_equal_gen.len_cnt[7]_i_5_n_0 ),
        .O(empty_n_i_4_n_0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(pop0),
        .D(data_vld_reg_n_0),
        .Q(burst_valid),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hD5D5D500)) 
    fifo_wreq_valid_buf_i_1
       (.I0(wreq_handling_reg_1),
        .I1(CO),
        .I2(last_sect_buf),
        .I3(wreq_handling_reg_2),
        .I4(fifo_wreq_valid),
        .O(next_wreq));
  LUT6 #(
    .INIT(64'hFFFFFFFF8FAFAAAA)) 
    full_n_i_1__1
       (.I0(fifo_burst_ready),
        .I1(full_n_i_2_n_0),
        .I2(empty_n_i_2_n_0),
        .I3(push),
        .I4(data_vld_reg_n_0),
        .I5(ap_rst_n_inv),
        .O(full_n_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT5 #(
    .INIT(32'hDFFFFFFF)) 
    full_n_i_2
       (.I0(\pout[6]_i_3__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(DI[1]),
        .I4(\pout_reg[0]_0 ),
        .O(full_n_i_2_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_0),
        .Q(fifo_burst_ready),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hD0000000)) 
    \mem_reg[14][0]_srl15_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg[0] ),
        .I1(AWREADY_Dummy),
        .I2(\sect_len_buf_reg[9] ),
        .I3(fifo_burst_ready),
        .I4(fifo_resp_ready),
        .O(\could_multi_bursts.next_loop ));
  MUXF7 \mem_reg[68][0]_mux 
       (.I0(\mem_reg[68][0]_srl32_n_0 ),
        .I1(\mem_reg[68][0]_srl32__0_n_0 ),
        .O(\mem_reg[68][0]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[68][0]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][0]_srl32 
       (.A({DI[4:1],\pout_reg[0]_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[68][0]_srl32_n_0 ),
        .Q31(\mem_reg[68][0]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[68][0]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][0]_srl32__0 
       (.A({DI[4:1],\pout_reg[0]_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][0]_srl32_n_1 ),
        .Q(\mem_reg[68][0]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][0]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[68][0]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][0]_srl32__1 
       (.A({DI[4:1],\pout_reg[0]_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][0]_srl32__0_n_1 ),
        .Q(\mem_reg[68][0]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][0]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \mem_reg[68][0]_srl32_i_2 
       (.I0(\sect_len_buf_reg[7] ),
        .I1(\sect_len_buf_reg[4] ),
        .I2(\sect_len_buf_reg[9]_0 [0]),
        .O(in[0]));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \mem_reg[68][0]_srl32_i_3 
       (.I0(\sect_len_buf_reg[9]_0 [7]),
        .I1(\sect_len_buf_reg[9]_1 [3]),
        .I2(\sect_len_buf_reg[9]_1 [4]),
        .I3(\sect_len_buf_reg[9]_0 [8]),
        .I4(\sect_len_buf_reg[9]_1 [5]),
        .I5(\sect_len_buf_reg[9]_0 [9]),
        .O(\sect_len_buf_reg[7] ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \mem_reg[68][0]_srl32_i_4 
       (.I0(\sect_len_buf_reg[9]_0 [4]),
        .I1(\sect_len_buf_reg[9]_1 [0]),
        .I2(\sect_len_buf_reg[9]_1 [1]),
        .I3(\sect_len_buf_reg[9]_0 [5]),
        .I4(\sect_len_buf_reg[9]_1 [2]),
        .I5(\sect_len_buf_reg[9]_0 [6]),
        .O(\sect_len_buf_reg[4] ));
  MUXF7 \mem_reg[68][1]_mux 
       (.I0(\mem_reg[68][1]_srl32_n_0 ),
        .I1(\mem_reg[68][1]_srl32__0_n_0 ),
        .O(\mem_reg[68][1]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[68][1]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][1]_srl32 
       (.A({DI[4:1],\pout_reg[0]_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[68][1]_srl32_n_0 ),
        .Q31(\mem_reg[68][1]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[68][1]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][1]_srl32__0 
       (.A({DI[4:1],\pout_reg[0]_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][1]_srl32_n_1 ),
        .Q(\mem_reg[68][1]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][1]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[68][1]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][1]_srl32__1 
       (.A({DI[4:1],\pout_reg[0]_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][1]_srl32__0_n_1 ),
        .Q(\mem_reg[68][1]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][1]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \mem_reg[68][1]_srl32_i_1 
       (.I0(\sect_len_buf_reg[7] ),
        .I1(\sect_len_buf_reg[4] ),
        .I2(\sect_len_buf_reg[9]_0 [1]),
        .O(in[1]));
  MUXF7 \mem_reg[68][2]_mux 
       (.I0(\mem_reg[68][2]_srl32_n_0 ),
        .I1(\mem_reg[68][2]_srl32__0_n_0 ),
        .O(\mem_reg[68][2]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[68][2]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][2]_srl32 
       (.A({DI[4:1],\pout_reg[0]_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[68][2]_srl32_n_0 ),
        .Q31(\mem_reg[68][2]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[68][2]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][2]_srl32__0 
       (.A({DI[4:1],\pout_reg[0]_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][2]_srl32_n_1 ),
        .Q(\mem_reg[68][2]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][2]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[68][2]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][2]_srl32__1 
       (.A({DI[4:1],\pout_reg[0]_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][2]_srl32__0_n_1 ),
        .Q(\mem_reg[68][2]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][2]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \mem_reg[68][2]_srl32_i_1 
       (.I0(\sect_len_buf_reg[7] ),
        .I1(\sect_len_buf_reg[4] ),
        .I2(\sect_len_buf_reg[9]_0 [2]),
        .O(in[2]));
  MUXF7 \mem_reg[68][3]_mux 
       (.I0(\mem_reg[68][3]_srl32_n_0 ),
        .I1(\mem_reg[68][3]_srl32__0_n_0 ),
        .O(\mem_reg[68][3]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[68][3]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][3]_srl32 
       (.A({DI[4:1],\pout_reg[0]_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[68][3]_srl32_n_0 ),
        .Q31(\mem_reg[68][3]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[68][3]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][3]_srl32__0 
       (.A({DI[4:1],\pout_reg[0]_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][3]_srl32_n_1 ),
        .Q(\mem_reg[68][3]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][3]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[68][3]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][3]_srl32__1 
       (.A({DI[4:1],\pout_reg[0]_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][3]_srl32__0_n_1 ),
        .Q(\mem_reg[68][3]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][3]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \mem_reg[68][3]_srl32_i_1 
       (.I0(\sect_len_buf_reg[7] ),
        .I1(\sect_len_buf_reg[4] ),
        .I2(\sect_len_buf_reg[9]_0 [3]),
        .O(in[3]));
  LUT4 #(
    .INIT(16'h0800)) 
    p_0_out_carry_i_1
       (.I0(empty_n_i_2_n_0),
        .I1(\could_multi_bursts.next_loop ),
        .I2(invalid_len_event_reg2),
        .I3(data_vld_reg_n_0),
        .O(DI[0]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2
       (.I0(pout_reg[5]),
        .I1(pout_reg[6]),
        .O(S[5]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3
       (.I0(DI[4]),
        .I1(pout_reg[5]),
        .O(S[4]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4
       (.I0(DI[3]),
        .I1(DI[4]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_5
       (.I0(DI[2]),
        .I1(DI[3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_6
       (.I0(DI[1]),
        .I1(DI[2]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h59555555)) 
    p_0_out_carry_i_7
       (.I0(DI[1]),
        .I1(data_vld_reg_n_0),
        .I2(invalid_len_event_reg2),
        .I3(\could_multi_bursts.next_loop ),
        .I4(empty_n_i_2_n_0),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1 
       (.I0(\pout_reg[0]_0 ),
        .O(\pout[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4400F000)) 
    \pout[6]_i_1 
       (.I0(invalid_len_event_reg2),
        .I1(\could_multi_bursts.next_loop ),
        .I2(\pout[6]_i_2_n_0 ),
        .I3(data_vld_reg_n_0),
        .I4(empty_n_i_2_n_0),
        .O(\pout[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555455555555)) 
    \pout[6]_i_2 
       (.I0(push),
        .I1(pout_reg[6]),
        .I2(pout_reg[5]),
        .I3(\pout_reg[0]_0 ),
        .I4(DI[1]),
        .I5(\pout[6]_i_3__1_n_0 ),
        .O(\pout[6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \pout[6]_i_3__1 
       (.I0(DI[3]),
        .I1(DI[4]),
        .I2(DI[2]),
        .O(\pout[6]_i_3__1_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[6]_i_1_n_0 ),
        .D(\pout[0]_i_1_n_0 ),
        .Q(\pout_reg[0]_0 ),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[6]_i_1_n_0 ),
        .D(\pout_reg[6]_0 [0]),
        .Q(DI[1]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[6]_i_1_n_0 ),
        .D(\pout_reg[6]_0 [1]),
        .Q(DI[2]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[6]_i_1_n_0 ),
        .D(\pout_reg[6]_0 [2]),
        .Q(DI[3]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[4] 
       (.C(ap_clk),
        .CE(\pout[6]_i_1_n_0 ),
        .D(\pout_reg[6]_0 [3]),
        .Q(DI[4]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[5] 
       (.C(ap_clk),
        .CE(\pout[6]_i_1_n_0 ),
        .D(\pout_reg[6]_0 [4]),
        .Q(pout_reg[5]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[6] 
       (.C(ap_clk),
        .CE(\pout[6]_i_1_n_0 ),
        .D(\pout_reg[6]_0 [5]),
        .Q(pout_reg[6]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[0]_i_1 
       (.I0(\mem_reg[68][0]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][0]_mux_n_0 ),
        .O(\q[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[1]_i_1 
       (.I0(\mem_reg[68][1]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][1]_mux_n_0 ),
        .O(\q[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[2]_i_1 
       (.I0(\mem_reg[68][2]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][2]_mux_n_0 ),
        .O(\q[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[3]_i_1 
       (.I0(\mem_reg[68][3]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][3]_mux_n_0 ),
        .O(\q[3]_i_1_n_0 ));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[0]_i_1_n_0 ),
        .Q(q[0]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[1]_i_1_n_0 ),
        .Q(q[1]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[2]_i_1_n_0 ),
        .Q(q[2]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[3]_i_1_n_0 ),
        .Q(q[3]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \sect_addr_buf[11]_i_1 
       (.I0(ap_rst_n_inv),
        .I1(\sect_addr_buf_reg[11] ),
        .I2(last_sect_buf),
        .O(ap_rst_n_inv_reg_0));
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1 
       (.I0(\sect_cnt_reg[51] [0]),
        .I1(next_wreq),
        .I2(\sect_cnt_reg[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1 
       (.I0(\sect_cnt_reg[51] [10]),
        .I1(next_wreq),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1 
       (.I0(\sect_cnt_reg[51] [11]),
        .I1(next_wreq),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1 
       (.I0(\sect_cnt_reg[51] [12]),
        .I1(next_wreq),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1 
       (.I0(\sect_cnt_reg[51] [13]),
        .I1(next_wreq),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1 
       (.I0(\sect_cnt_reg[51] [14]),
        .I1(next_wreq),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1 
       (.I0(\sect_cnt_reg[51] [15]),
        .I1(next_wreq),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1 
       (.I0(\sect_cnt_reg[51] [16]),
        .I1(next_wreq),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1 
       (.I0(\sect_cnt_reg[51] [17]),
        .I1(next_wreq),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1 
       (.I0(\sect_cnt_reg[51] [18]),
        .I1(next_wreq),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_1 
       (.I0(\sect_cnt_reg[51] [19]),
        .I1(next_wreq),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1 
       (.I0(\sect_cnt_reg[51] [1]),
        .I1(next_wreq),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[20]_i_1 
       (.I0(\sect_cnt_reg[51] [20]),
        .I1(next_wreq),
        .I2(sect_cnt0[19]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[21]_i_1 
       (.I0(\sect_cnt_reg[51] [21]),
        .I1(next_wreq),
        .I2(sect_cnt0[20]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[22]_i_1 
       (.I0(\sect_cnt_reg[51] [22]),
        .I1(next_wreq),
        .I2(sect_cnt0[21]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[23]_i_1 
       (.I0(\sect_cnt_reg[51] [23]),
        .I1(next_wreq),
        .I2(sect_cnt0[22]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[24]_i_1 
       (.I0(\sect_cnt_reg[51] [24]),
        .I1(next_wreq),
        .I2(sect_cnt0[23]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[25]_i_1 
       (.I0(\sect_cnt_reg[51] [25]),
        .I1(next_wreq),
        .I2(sect_cnt0[24]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[26]_i_1 
       (.I0(\sect_cnt_reg[51] [26]),
        .I1(next_wreq),
        .I2(sect_cnt0[25]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[27]_i_1 
       (.I0(\sect_cnt_reg[51] [27]),
        .I1(next_wreq),
        .I2(sect_cnt0[26]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[28]_i_1 
       (.I0(\sect_cnt_reg[51] [28]),
        .I1(next_wreq),
        .I2(sect_cnt0[27]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[29]_i_1 
       (.I0(\sect_cnt_reg[51] [29]),
        .I1(next_wreq),
        .I2(sect_cnt0[28]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1 
       (.I0(\sect_cnt_reg[51] [2]),
        .I1(next_wreq),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[30]_i_1 
       (.I0(\sect_cnt_reg[51] [30]),
        .I1(next_wreq),
        .I2(sect_cnt0[29]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[31]_i_1 
       (.I0(\sect_cnt_reg[51] [31]),
        .I1(next_wreq),
        .I2(sect_cnt0[30]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[32]_i_1 
       (.I0(\sect_cnt_reg[51] [32]),
        .I1(next_wreq),
        .I2(sect_cnt0[31]),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[33]_i_1 
       (.I0(\sect_cnt_reg[51] [33]),
        .I1(next_wreq),
        .I2(sect_cnt0[32]),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[34]_i_1 
       (.I0(\sect_cnt_reg[51] [34]),
        .I1(next_wreq),
        .I2(sect_cnt0[33]),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[35]_i_1 
       (.I0(\sect_cnt_reg[51] [35]),
        .I1(next_wreq),
        .I2(sect_cnt0[34]),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[36]_i_1 
       (.I0(\sect_cnt_reg[51] [36]),
        .I1(next_wreq),
        .I2(sect_cnt0[35]),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[37]_i_1 
       (.I0(\sect_cnt_reg[51] [37]),
        .I1(next_wreq),
        .I2(sect_cnt0[36]),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[38]_i_1 
       (.I0(\sect_cnt_reg[51] [38]),
        .I1(next_wreq),
        .I2(sect_cnt0[37]),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[39]_i_1 
       (.I0(\sect_cnt_reg[51] [39]),
        .I1(next_wreq),
        .I2(sect_cnt0[38]),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1 
       (.I0(\sect_cnt_reg[51] [3]),
        .I1(next_wreq),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[40]_i_1 
       (.I0(\sect_cnt_reg[51] [40]),
        .I1(next_wreq),
        .I2(sect_cnt0[39]),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[41]_i_1 
       (.I0(\sect_cnt_reg[51] [41]),
        .I1(next_wreq),
        .I2(sect_cnt0[40]),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[42]_i_1 
       (.I0(\sect_cnt_reg[51] [42]),
        .I1(next_wreq),
        .I2(sect_cnt0[41]),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[43]_i_1 
       (.I0(\sect_cnt_reg[51] [43]),
        .I1(next_wreq),
        .I2(sect_cnt0[42]),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[44]_i_1 
       (.I0(\sect_cnt_reg[51] [44]),
        .I1(next_wreq),
        .I2(sect_cnt0[43]),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[45]_i_1 
       (.I0(\sect_cnt_reg[51] [45]),
        .I1(next_wreq),
        .I2(sect_cnt0[44]),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[46]_i_1 
       (.I0(\sect_cnt_reg[51] [46]),
        .I1(next_wreq),
        .I2(sect_cnt0[45]),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[47]_i_1 
       (.I0(\sect_cnt_reg[51] [47]),
        .I1(next_wreq),
        .I2(sect_cnt0[46]),
        .O(D[47]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[48]_i_1 
       (.I0(\sect_cnt_reg[51] [48]),
        .I1(next_wreq),
        .I2(sect_cnt0[47]),
        .O(D[48]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[49]_i_1 
       (.I0(\sect_cnt_reg[51] [49]),
        .I1(next_wreq),
        .I2(sect_cnt0[48]),
        .O(D[49]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1 
       (.I0(\sect_cnt_reg[51] [4]),
        .I1(next_wreq),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[50]_i_1 
       (.I0(\sect_cnt_reg[51] [50]),
        .I1(next_wreq),
        .I2(sect_cnt0[49]),
        .O(D[50]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sect_cnt[51]_i_1 
       (.I0(last_sect_buf),
        .I1(next_wreq),
        .O(wreq_handling_reg));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[51]_i_2 
       (.I0(\sect_cnt_reg[51] [51]),
        .I1(next_wreq),
        .I2(sect_cnt0[50]),
        .O(D[51]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1 
       (.I0(\sect_cnt_reg[51] [5]),
        .I1(next_wreq),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1 
       (.I0(\sect_cnt_reg[51] [6]),
        .I1(next_wreq),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1 
       (.I0(\sect_cnt_reg[51] [7]),
        .I1(next_wreq),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1 
       (.I0(\sect_cnt_reg[51] [8]),
        .I1(next_wreq),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1 
       (.I0(\sect_cnt_reg[51] [9]),
        .I1(next_wreq),
        .I2(sect_cnt0[8]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT5 #(
    .INIT(32'h0008AAAA)) 
    \sect_len_buf[9]_i_1 
       (.I0(wreq_handling_reg_1),
        .I1(\could_multi_bursts.next_loop ),
        .I2(\sect_len_buf_reg[4] ),
        .I3(\sect_len_buf_reg[7] ),
        .I4(\sect_len_buf_reg[9] ),
        .O(last_sect_buf));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT4 #(
    .INIT(16'hCEEE)) 
    wreq_handling_i_1
       (.I0(wreq_handling_reg_1),
        .I1(wreq_handling_reg_2),
        .I2(CO),
        .I3(last_sect_buf),
        .O(wreq_handling_reg_0));
endmodule

(* ORIG_REF_NAME = "krnl_vadd_gmem_m_axi_fifo" *) 
module system_krnl_vadd_1_0_krnl_vadd_gmem_m_axi_fifo__parameterized0
   (fifo_wreq_valid,
    rs2f_wreq_ack,
    empty_n_reg_0,
    A,
    \pout_reg[3]_rep_0 ,
    DI,
    empty_n_reg_1,
    \q_reg[92]_0 ,
    S,
    \q_reg[70]_0 ,
    \q_reg[86]_0 ,
    \q_reg[93]_0 ,
    \end_addr_buf_reg[63] ,
    \pout_reg[5]_0 ,
    SR,
    ap_rst_n_inv,
    E,
    ap_clk,
    last_sect_buf,
    CO,
    \align_len_reg[31] ,
    Q,
    last_sect_carry__1,
    last_sect_carry__1_0,
    \mem_reg[68][95]_srl32__0_0 ,
    D);
  output fifo_wreq_valid;
  output rs2f_wreq_ack;
  output [0:0]empty_n_reg_0;
  output [1:0]A;
  output [2:0]\pout_reg[3]_rep_0 ;
  output [0:0]DI;
  output empty_n_reg_1;
  output [90:0]\q_reg[92]_0 ;
  output [7:0]S;
  output [6:0]\q_reg[70]_0 ;
  output [7:0]\q_reg[86]_0 ;
  output [6:0]\q_reg[93]_0 ;
  output [1:0]\end_addr_buf_reg[63] ;
  output [5:0]\pout_reg[5]_0 ;
  output [0:0]SR;
  input ap_rst_n_inv;
  input [0:0]E;
  input ap_clk;
  input last_sect_buf;
  input [0:0]CO;
  input \align_len_reg[31] ;
  input [0:0]Q;
  input [3:0]last_sect_carry__1;
  input [3:0]last_sect_carry__1_0;
  input [93:0]\mem_reg[68][95]_srl32__0_0 ;
  input [5:0]D;

  wire [1:0]A;
  wire [0:0]CO;
  wire [5:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [0:0]Q;
  wire [7:0]S;
  wire [0:0]SR;
  wire \align_len[31]_i_10_n_0 ;
  wire \align_len[31]_i_11_n_0 ;
  wire \align_len[31]_i_3_n_0 ;
  wire \align_len[31]_i_4_n_0 ;
  wire \align_len[31]_i_5_n_0 ;
  wire \align_len[31]_i_6_n_0 ;
  wire \align_len[31]_i_7_n_0 ;
  wire \align_len[31]_i_8_n_0 ;
  wire \align_len[31]_i_9_n_0 ;
  wire \align_len_reg[31] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire data_vld_i_1__0_n_0;
  wire data_vld_i_2_n_0;
  wire data_vld_reg_n_0;
  wire [0:0]empty_n_reg_0;
  wire empty_n_reg_1;
  wire [1:0]\end_addr_buf_reg[63] ;
  wire [95:93]fifo_wreq_data;
  wire fifo_wreq_valid;
  wire full_n_i_1__2_n_0;
  wire full_n_i_2__0_n_0;
  wire full_n_i_3_n_0;
  wire last_sect_buf;
  wire [3:0]last_sect_carry__1;
  wire [3:0]last_sect_carry__1_0;
  wire \mem_reg[68][0]_mux_n_0 ;
  wire \mem_reg[68][0]_srl32__0_n_0 ;
  wire \mem_reg[68][0]_srl32__0_n_1 ;
  wire \mem_reg[68][0]_srl32__1_n_0 ;
  wire \mem_reg[68][0]_srl32_n_0 ;
  wire \mem_reg[68][0]_srl32_n_1 ;
  wire \mem_reg[68][10]_mux_n_0 ;
  wire \mem_reg[68][10]_srl32__0_n_0 ;
  wire \mem_reg[68][10]_srl32__0_n_1 ;
  wire \mem_reg[68][10]_srl32__1_n_0 ;
  wire \mem_reg[68][10]_srl32_n_0 ;
  wire \mem_reg[68][10]_srl32_n_1 ;
  wire \mem_reg[68][11]_mux_n_0 ;
  wire \mem_reg[68][11]_srl32__0_n_0 ;
  wire \mem_reg[68][11]_srl32__0_n_1 ;
  wire \mem_reg[68][11]_srl32__1_n_0 ;
  wire \mem_reg[68][11]_srl32_n_0 ;
  wire \mem_reg[68][11]_srl32_n_1 ;
  wire \mem_reg[68][12]_mux_n_0 ;
  wire \mem_reg[68][12]_srl32__0_n_0 ;
  wire \mem_reg[68][12]_srl32__0_n_1 ;
  wire \mem_reg[68][12]_srl32__1_n_0 ;
  wire \mem_reg[68][12]_srl32_n_0 ;
  wire \mem_reg[68][12]_srl32_n_1 ;
  wire \mem_reg[68][13]_mux_n_0 ;
  wire \mem_reg[68][13]_srl32__0_n_0 ;
  wire \mem_reg[68][13]_srl32__0_n_1 ;
  wire \mem_reg[68][13]_srl32__1_n_0 ;
  wire \mem_reg[68][13]_srl32_n_0 ;
  wire \mem_reg[68][13]_srl32_n_1 ;
  wire \mem_reg[68][14]_mux_n_0 ;
  wire \mem_reg[68][14]_srl32__0_n_0 ;
  wire \mem_reg[68][14]_srl32__0_n_1 ;
  wire \mem_reg[68][14]_srl32__1_n_0 ;
  wire \mem_reg[68][14]_srl32_n_0 ;
  wire \mem_reg[68][14]_srl32_n_1 ;
  wire \mem_reg[68][15]_mux_n_0 ;
  wire \mem_reg[68][15]_srl32__0_n_0 ;
  wire \mem_reg[68][15]_srl32__0_n_1 ;
  wire \mem_reg[68][15]_srl32__1_n_0 ;
  wire \mem_reg[68][15]_srl32_n_0 ;
  wire \mem_reg[68][15]_srl32_n_1 ;
  wire \mem_reg[68][16]_mux_n_0 ;
  wire \mem_reg[68][16]_srl32__0_n_0 ;
  wire \mem_reg[68][16]_srl32__0_n_1 ;
  wire \mem_reg[68][16]_srl32__1_n_0 ;
  wire \mem_reg[68][16]_srl32_n_0 ;
  wire \mem_reg[68][16]_srl32_n_1 ;
  wire \mem_reg[68][17]_mux_n_0 ;
  wire \mem_reg[68][17]_srl32__0_n_0 ;
  wire \mem_reg[68][17]_srl32__0_n_1 ;
  wire \mem_reg[68][17]_srl32__1_n_0 ;
  wire \mem_reg[68][17]_srl32_n_0 ;
  wire \mem_reg[68][17]_srl32_n_1 ;
  wire \mem_reg[68][18]_mux_n_0 ;
  wire \mem_reg[68][18]_srl32__0_n_0 ;
  wire \mem_reg[68][18]_srl32__0_n_1 ;
  wire \mem_reg[68][18]_srl32__1_n_0 ;
  wire \mem_reg[68][18]_srl32_n_0 ;
  wire \mem_reg[68][18]_srl32_n_1 ;
  wire \mem_reg[68][19]_mux_n_0 ;
  wire \mem_reg[68][19]_srl32__0_n_0 ;
  wire \mem_reg[68][19]_srl32__0_n_1 ;
  wire \mem_reg[68][19]_srl32__1_n_0 ;
  wire \mem_reg[68][19]_srl32_n_0 ;
  wire \mem_reg[68][19]_srl32_n_1 ;
  wire \mem_reg[68][1]_mux_n_0 ;
  wire \mem_reg[68][1]_srl32__0_n_0 ;
  wire \mem_reg[68][1]_srl32__0_n_1 ;
  wire \mem_reg[68][1]_srl32__1_n_0 ;
  wire \mem_reg[68][1]_srl32_n_0 ;
  wire \mem_reg[68][1]_srl32_n_1 ;
  wire \mem_reg[68][20]_mux_n_0 ;
  wire \mem_reg[68][20]_srl32__0_n_0 ;
  wire \mem_reg[68][20]_srl32__0_n_1 ;
  wire \mem_reg[68][20]_srl32__1_n_0 ;
  wire \mem_reg[68][20]_srl32_n_0 ;
  wire \mem_reg[68][20]_srl32_n_1 ;
  wire \mem_reg[68][21]_mux_n_0 ;
  wire \mem_reg[68][21]_srl32__0_n_0 ;
  wire \mem_reg[68][21]_srl32__0_n_1 ;
  wire \mem_reg[68][21]_srl32__1_n_0 ;
  wire \mem_reg[68][21]_srl32_n_0 ;
  wire \mem_reg[68][21]_srl32_n_1 ;
  wire \mem_reg[68][22]_mux_n_0 ;
  wire \mem_reg[68][22]_srl32__0_n_0 ;
  wire \mem_reg[68][22]_srl32__0_n_1 ;
  wire \mem_reg[68][22]_srl32__1_n_0 ;
  wire \mem_reg[68][22]_srl32_n_0 ;
  wire \mem_reg[68][22]_srl32_n_1 ;
  wire \mem_reg[68][23]_mux_n_0 ;
  wire \mem_reg[68][23]_srl32__0_n_0 ;
  wire \mem_reg[68][23]_srl32__0_n_1 ;
  wire \mem_reg[68][23]_srl32__1_n_0 ;
  wire \mem_reg[68][23]_srl32_n_0 ;
  wire \mem_reg[68][23]_srl32_n_1 ;
  wire \mem_reg[68][24]_mux_n_0 ;
  wire \mem_reg[68][24]_srl32__0_n_0 ;
  wire \mem_reg[68][24]_srl32__0_n_1 ;
  wire \mem_reg[68][24]_srl32__1_n_0 ;
  wire \mem_reg[68][24]_srl32_n_0 ;
  wire \mem_reg[68][24]_srl32_n_1 ;
  wire \mem_reg[68][25]_mux_n_0 ;
  wire \mem_reg[68][25]_srl32__0_n_0 ;
  wire \mem_reg[68][25]_srl32__0_n_1 ;
  wire \mem_reg[68][25]_srl32__1_n_0 ;
  wire \mem_reg[68][25]_srl32_n_0 ;
  wire \mem_reg[68][25]_srl32_n_1 ;
  wire \mem_reg[68][26]_mux_n_0 ;
  wire \mem_reg[68][26]_srl32__0_n_0 ;
  wire \mem_reg[68][26]_srl32__0_n_1 ;
  wire \mem_reg[68][26]_srl32__1_n_0 ;
  wire \mem_reg[68][26]_srl32_n_0 ;
  wire \mem_reg[68][26]_srl32_n_1 ;
  wire \mem_reg[68][27]_mux_n_0 ;
  wire \mem_reg[68][27]_srl32__0_n_0 ;
  wire \mem_reg[68][27]_srl32__0_n_1 ;
  wire \mem_reg[68][27]_srl32__1_n_0 ;
  wire \mem_reg[68][27]_srl32_n_0 ;
  wire \mem_reg[68][27]_srl32_n_1 ;
  wire \mem_reg[68][28]_mux_n_0 ;
  wire \mem_reg[68][28]_srl32__0_n_0 ;
  wire \mem_reg[68][28]_srl32__0_n_1 ;
  wire \mem_reg[68][28]_srl32__1_n_0 ;
  wire \mem_reg[68][28]_srl32_n_0 ;
  wire \mem_reg[68][28]_srl32_n_1 ;
  wire \mem_reg[68][29]_mux_n_0 ;
  wire \mem_reg[68][29]_srl32__0_n_0 ;
  wire \mem_reg[68][29]_srl32__0_n_1 ;
  wire \mem_reg[68][29]_srl32__1_n_0 ;
  wire \mem_reg[68][29]_srl32_n_0 ;
  wire \mem_reg[68][29]_srl32_n_1 ;
  wire \mem_reg[68][2]_mux_n_0 ;
  wire \mem_reg[68][2]_srl32__0_n_0 ;
  wire \mem_reg[68][2]_srl32__0_n_1 ;
  wire \mem_reg[68][2]_srl32__1_n_0 ;
  wire \mem_reg[68][2]_srl32_n_0 ;
  wire \mem_reg[68][2]_srl32_n_1 ;
  wire \mem_reg[68][30]_mux_n_0 ;
  wire \mem_reg[68][30]_srl32__0_n_0 ;
  wire \mem_reg[68][30]_srl32__0_n_1 ;
  wire \mem_reg[68][30]_srl32__1_n_0 ;
  wire \mem_reg[68][30]_srl32_n_0 ;
  wire \mem_reg[68][30]_srl32_n_1 ;
  wire \mem_reg[68][31]_mux_n_0 ;
  wire \mem_reg[68][31]_srl32__0_n_0 ;
  wire \mem_reg[68][31]_srl32__0_n_1 ;
  wire \mem_reg[68][31]_srl32__1_n_0 ;
  wire \mem_reg[68][31]_srl32_n_0 ;
  wire \mem_reg[68][31]_srl32_n_1 ;
  wire \mem_reg[68][32]_mux_n_0 ;
  wire \mem_reg[68][32]_srl32__0_n_0 ;
  wire \mem_reg[68][32]_srl32__0_n_1 ;
  wire \mem_reg[68][32]_srl32__1_n_0 ;
  wire \mem_reg[68][32]_srl32_n_0 ;
  wire \mem_reg[68][32]_srl32_n_1 ;
  wire \mem_reg[68][33]_mux_n_0 ;
  wire \mem_reg[68][33]_srl32__0_n_0 ;
  wire \mem_reg[68][33]_srl32__0_n_1 ;
  wire \mem_reg[68][33]_srl32__1_n_0 ;
  wire \mem_reg[68][33]_srl32_n_0 ;
  wire \mem_reg[68][33]_srl32_n_1 ;
  wire \mem_reg[68][34]_mux_n_0 ;
  wire \mem_reg[68][34]_srl32__0_n_0 ;
  wire \mem_reg[68][34]_srl32__0_n_1 ;
  wire \mem_reg[68][34]_srl32__1_n_0 ;
  wire \mem_reg[68][34]_srl32_n_0 ;
  wire \mem_reg[68][34]_srl32_n_1 ;
  wire \mem_reg[68][35]_mux_n_0 ;
  wire \mem_reg[68][35]_srl32__0_n_0 ;
  wire \mem_reg[68][35]_srl32__0_n_1 ;
  wire \mem_reg[68][35]_srl32__1_n_0 ;
  wire \mem_reg[68][35]_srl32_n_0 ;
  wire \mem_reg[68][35]_srl32_n_1 ;
  wire \mem_reg[68][36]_mux_n_0 ;
  wire \mem_reg[68][36]_srl32__0_n_0 ;
  wire \mem_reg[68][36]_srl32__0_n_1 ;
  wire \mem_reg[68][36]_srl32__1_n_0 ;
  wire \mem_reg[68][36]_srl32_n_0 ;
  wire \mem_reg[68][36]_srl32_n_1 ;
  wire \mem_reg[68][37]_mux_n_0 ;
  wire \mem_reg[68][37]_srl32__0_n_0 ;
  wire \mem_reg[68][37]_srl32__0_n_1 ;
  wire \mem_reg[68][37]_srl32__1_n_0 ;
  wire \mem_reg[68][37]_srl32_n_0 ;
  wire \mem_reg[68][37]_srl32_n_1 ;
  wire \mem_reg[68][38]_mux_n_0 ;
  wire \mem_reg[68][38]_srl32__0_n_0 ;
  wire \mem_reg[68][38]_srl32__0_n_1 ;
  wire \mem_reg[68][38]_srl32__1_n_0 ;
  wire \mem_reg[68][38]_srl32_n_0 ;
  wire \mem_reg[68][38]_srl32_n_1 ;
  wire \mem_reg[68][39]_mux_n_0 ;
  wire \mem_reg[68][39]_srl32__0_n_0 ;
  wire \mem_reg[68][39]_srl32__0_n_1 ;
  wire \mem_reg[68][39]_srl32__1_n_0 ;
  wire \mem_reg[68][39]_srl32_n_0 ;
  wire \mem_reg[68][39]_srl32_n_1 ;
  wire \mem_reg[68][3]_mux_n_0 ;
  wire \mem_reg[68][3]_srl32__0_n_0 ;
  wire \mem_reg[68][3]_srl32__0_n_1 ;
  wire \mem_reg[68][3]_srl32__1_n_0 ;
  wire \mem_reg[68][3]_srl32_n_0 ;
  wire \mem_reg[68][3]_srl32_n_1 ;
  wire \mem_reg[68][40]_mux_n_0 ;
  wire \mem_reg[68][40]_srl32__0_n_0 ;
  wire \mem_reg[68][40]_srl32__0_n_1 ;
  wire \mem_reg[68][40]_srl32__1_n_0 ;
  wire \mem_reg[68][40]_srl32_n_0 ;
  wire \mem_reg[68][40]_srl32_n_1 ;
  wire \mem_reg[68][41]_mux_n_0 ;
  wire \mem_reg[68][41]_srl32__0_n_0 ;
  wire \mem_reg[68][41]_srl32__0_n_1 ;
  wire \mem_reg[68][41]_srl32__1_n_0 ;
  wire \mem_reg[68][41]_srl32_n_0 ;
  wire \mem_reg[68][41]_srl32_n_1 ;
  wire \mem_reg[68][42]_mux_n_0 ;
  wire \mem_reg[68][42]_srl32__0_n_0 ;
  wire \mem_reg[68][42]_srl32__0_n_1 ;
  wire \mem_reg[68][42]_srl32__1_n_0 ;
  wire \mem_reg[68][42]_srl32_n_0 ;
  wire \mem_reg[68][42]_srl32_n_1 ;
  wire \mem_reg[68][43]_mux_n_0 ;
  wire \mem_reg[68][43]_srl32__0_n_0 ;
  wire \mem_reg[68][43]_srl32__0_n_1 ;
  wire \mem_reg[68][43]_srl32__1_n_0 ;
  wire \mem_reg[68][43]_srl32_n_0 ;
  wire \mem_reg[68][43]_srl32_n_1 ;
  wire \mem_reg[68][44]_mux_n_0 ;
  wire \mem_reg[68][44]_srl32__0_n_0 ;
  wire \mem_reg[68][44]_srl32__0_n_1 ;
  wire \mem_reg[68][44]_srl32__1_n_0 ;
  wire \mem_reg[68][44]_srl32_n_0 ;
  wire \mem_reg[68][44]_srl32_n_1 ;
  wire \mem_reg[68][45]_mux_n_0 ;
  wire \mem_reg[68][45]_srl32__0_n_0 ;
  wire \mem_reg[68][45]_srl32__0_n_1 ;
  wire \mem_reg[68][45]_srl32__1_n_0 ;
  wire \mem_reg[68][45]_srl32_n_0 ;
  wire \mem_reg[68][45]_srl32_n_1 ;
  wire \mem_reg[68][46]_mux_n_0 ;
  wire \mem_reg[68][46]_srl32__0_n_0 ;
  wire \mem_reg[68][46]_srl32__0_n_1 ;
  wire \mem_reg[68][46]_srl32__1_n_0 ;
  wire \mem_reg[68][46]_srl32_n_0 ;
  wire \mem_reg[68][46]_srl32_n_1 ;
  wire \mem_reg[68][47]_mux_n_0 ;
  wire \mem_reg[68][47]_srl32__0_n_0 ;
  wire \mem_reg[68][47]_srl32__0_n_1 ;
  wire \mem_reg[68][47]_srl32__1_n_0 ;
  wire \mem_reg[68][47]_srl32_n_0 ;
  wire \mem_reg[68][47]_srl32_n_1 ;
  wire \mem_reg[68][48]_mux_n_0 ;
  wire \mem_reg[68][48]_srl32__0_n_0 ;
  wire \mem_reg[68][48]_srl32__0_n_1 ;
  wire \mem_reg[68][48]_srl32__1_n_0 ;
  wire \mem_reg[68][48]_srl32_n_0 ;
  wire \mem_reg[68][48]_srl32_n_1 ;
  wire \mem_reg[68][49]_mux_n_0 ;
  wire \mem_reg[68][49]_srl32__0_n_0 ;
  wire \mem_reg[68][49]_srl32__0_n_1 ;
  wire \mem_reg[68][49]_srl32__1_n_0 ;
  wire \mem_reg[68][49]_srl32_n_0 ;
  wire \mem_reg[68][49]_srl32_n_1 ;
  wire \mem_reg[68][4]_mux_n_0 ;
  wire \mem_reg[68][4]_srl32__0_n_0 ;
  wire \mem_reg[68][4]_srl32__0_n_1 ;
  wire \mem_reg[68][4]_srl32__1_n_0 ;
  wire \mem_reg[68][4]_srl32_n_0 ;
  wire \mem_reg[68][4]_srl32_n_1 ;
  wire \mem_reg[68][50]_mux_n_0 ;
  wire \mem_reg[68][50]_srl32__0_n_0 ;
  wire \mem_reg[68][50]_srl32__0_n_1 ;
  wire \mem_reg[68][50]_srl32__1_n_0 ;
  wire \mem_reg[68][50]_srl32_n_0 ;
  wire \mem_reg[68][50]_srl32_n_1 ;
  wire \mem_reg[68][51]_mux_n_0 ;
  wire \mem_reg[68][51]_srl32__0_n_0 ;
  wire \mem_reg[68][51]_srl32__0_n_1 ;
  wire \mem_reg[68][51]_srl32__1_n_0 ;
  wire \mem_reg[68][51]_srl32_n_0 ;
  wire \mem_reg[68][51]_srl32_n_1 ;
  wire \mem_reg[68][52]_mux_n_0 ;
  wire \mem_reg[68][52]_srl32__0_n_0 ;
  wire \mem_reg[68][52]_srl32__0_n_1 ;
  wire \mem_reg[68][52]_srl32__1_n_0 ;
  wire \mem_reg[68][52]_srl32_n_0 ;
  wire \mem_reg[68][52]_srl32_n_1 ;
  wire \mem_reg[68][53]_mux_n_0 ;
  wire \mem_reg[68][53]_srl32__0_n_0 ;
  wire \mem_reg[68][53]_srl32__0_n_1 ;
  wire \mem_reg[68][53]_srl32__1_n_0 ;
  wire \mem_reg[68][53]_srl32_n_0 ;
  wire \mem_reg[68][53]_srl32_n_1 ;
  wire \mem_reg[68][54]_mux_n_0 ;
  wire \mem_reg[68][54]_srl32__0_n_0 ;
  wire \mem_reg[68][54]_srl32__0_n_1 ;
  wire \mem_reg[68][54]_srl32__1_n_0 ;
  wire \mem_reg[68][54]_srl32_n_0 ;
  wire \mem_reg[68][54]_srl32_n_1 ;
  wire \mem_reg[68][55]_mux_n_0 ;
  wire \mem_reg[68][55]_srl32__0_n_0 ;
  wire \mem_reg[68][55]_srl32__0_n_1 ;
  wire \mem_reg[68][55]_srl32__1_n_0 ;
  wire \mem_reg[68][55]_srl32_n_0 ;
  wire \mem_reg[68][55]_srl32_n_1 ;
  wire \mem_reg[68][56]_mux_n_0 ;
  wire \mem_reg[68][56]_srl32__0_n_0 ;
  wire \mem_reg[68][56]_srl32__0_n_1 ;
  wire \mem_reg[68][56]_srl32__1_n_0 ;
  wire \mem_reg[68][56]_srl32_n_0 ;
  wire \mem_reg[68][56]_srl32_n_1 ;
  wire \mem_reg[68][57]_mux_n_0 ;
  wire \mem_reg[68][57]_srl32__0_n_0 ;
  wire \mem_reg[68][57]_srl32__0_n_1 ;
  wire \mem_reg[68][57]_srl32__1_n_0 ;
  wire \mem_reg[68][57]_srl32_n_0 ;
  wire \mem_reg[68][57]_srl32_n_1 ;
  wire \mem_reg[68][58]_mux_n_0 ;
  wire \mem_reg[68][58]_srl32__0_n_0 ;
  wire \mem_reg[68][58]_srl32__0_n_1 ;
  wire \mem_reg[68][58]_srl32__1_n_0 ;
  wire \mem_reg[68][58]_srl32_n_0 ;
  wire \mem_reg[68][58]_srl32_n_1 ;
  wire \mem_reg[68][59]_mux_n_0 ;
  wire \mem_reg[68][59]_srl32__0_n_0 ;
  wire \mem_reg[68][59]_srl32__0_n_1 ;
  wire \mem_reg[68][59]_srl32__1_n_0 ;
  wire \mem_reg[68][59]_srl32_n_0 ;
  wire \mem_reg[68][59]_srl32_n_1 ;
  wire \mem_reg[68][5]_mux_n_0 ;
  wire \mem_reg[68][5]_srl32__0_n_0 ;
  wire \mem_reg[68][5]_srl32__0_n_1 ;
  wire \mem_reg[68][5]_srl32__1_n_0 ;
  wire \mem_reg[68][5]_srl32_n_0 ;
  wire \mem_reg[68][5]_srl32_n_1 ;
  wire \mem_reg[68][60]_mux_n_0 ;
  wire \mem_reg[68][60]_srl32__0_n_0 ;
  wire \mem_reg[68][60]_srl32__0_n_1 ;
  wire \mem_reg[68][60]_srl32__1_n_0 ;
  wire \mem_reg[68][60]_srl32_n_0 ;
  wire \mem_reg[68][60]_srl32_n_1 ;
  wire \mem_reg[68][61]_mux_n_0 ;
  wire \mem_reg[68][61]_srl32__0_n_0 ;
  wire \mem_reg[68][61]_srl32__0_n_1 ;
  wire \mem_reg[68][61]_srl32__1_n_0 ;
  wire \mem_reg[68][61]_srl32_n_0 ;
  wire \mem_reg[68][61]_srl32_n_1 ;
  wire \mem_reg[68][64]_mux_n_0 ;
  wire \mem_reg[68][64]_srl32__0_n_0 ;
  wire \mem_reg[68][64]_srl32__0_n_1 ;
  wire \mem_reg[68][64]_srl32__1_n_0 ;
  wire \mem_reg[68][64]_srl32_n_0 ;
  wire \mem_reg[68][64]_srl32_n_1 ;
  wire \mem_reg[68][65]_mux_n_0 ;
  wire \mem_reg[68][65]_srl32__0_n_0 ;
  wire \mem_reg[68][65]_srl32__0_n_1 ;
  wire \mem_reg[68][65]_srl32__1_n_0 ;
  wire \mem_reg[68][65]_srl32_n_0 ;
  wire \mem_reg[68][65]_srl32_n_1 ;
  wire \mem_reg[68][66]_mux_n_0 ;
  wire \mem_reg[68][66]_srl32__0_n_0 ;
  wire \mem_reg[68][66]_srl32__0_n_1 ;
  wire \mem_reg[68][66]_srl32__1_n_0 ;
  wire \mem_reg[68][66]_srl32_n_0 ;
  wire \mem_reg[68][66]_srl32_n_1 ;
  wire \mem_reg[68][67]_mux_n_0 ;
  wire \mem_reg[68][67]_srl32__0_n_0 ;
  wire \mem_reg[68][67]_srl32__0_n_1 ;
  wire \mem_reg[68][67]_srl32__1_n_0 ;
  wire \mem_reg[68][67]_srl32_n_0 ;
  wire \mem_reg[68][67]_srl32_n_1 ;
  wire \mem_reg[68][68]_mux_n_0 ;
  wire \mem_reg[68][68]_srl32__0_n_0 ;
  wire \mem_reg[68][68]_srl32__0_n_1 ;
  wire \mem_reg[68][68]_srl32__1_n_0 ;
  wire \mem_reg[68][68]_srl32_n_0 ;
  wire \mem_reg[68][68]_srl32_n_1 ;
  wire \mem_reg[68][69]_mux_n_0 ;
  wire \mem_reg[68][69]_srl32__0_n_0 ;
  wire \mem_reg[68][69]_srl32__0_n_1 ;
  wire \mem_reg[68][69]_srl32__1_n_0 ;
  wire \mem_reg[68][69]_srl32_n_0 ;
  wire \mem_reg[68][69]_srl32_n_1 ;
  wire \mem_reg[68][6]_mux_n_0 ;
  wire \mem_reg[68][6]_srl32__0_n_0 ;
  wire \mem_reg[68][6]_srl32__0_n_1 ;
  wire \mem_reg[68][6]_srl32__1_n_0 ;
  wire \mem_reg[68][6]_srl32_n_0 ;
  wire \mem_reg[68][6]_srl32_n_1 ;
  wire \mem_reg[68][70]_mux_n_0 ;
  wire \mem_reg[68][70]_srl32__0_n_0 ;
  wire \mem_reg[68][70]_srl32__0_n_1 ;
  wire \mem_reg[68][70]_srl32__1_n_0 ;
  wire \mem_reg[68][70]_srl32_n_0 ;
  wire \mem_reg[68][70]_srl32_n_1 ;
  wire \mem_reg[68][71]_mux_n_0 ;
  wire \mem_reg[68][71]_srl32__0_n_0 ;
  wire \mem_reg[68][71]_srl32__0_n_1 ;
  wire \mem_reg[68][71]_srl32__1_n_0 ;
  wire \mem_reg[68][71]_srl32_n_0 ;
  wire \mem_reg[68][71]_srl32_n_1 ;
  wire \mem_reg[68][72]_mux_n_0 ;
  wire \mem_reg[68][72]_srl32__0_n_0 ;
  wire \mem_reg[68][72]_srl32__0_n_1 ;
  wire \mem_reg[68][72]_srl32__1_n_0 ;
  wire \mem_reg[68][72]_srl32_n_0 ;
  wire \mem_reg[68][72]_srl32_n_1 ;
  wire \mem_reg[68][73]_mux_n_0 ;
  wire \mem_reg[68][73]_srl32__0_n_0 ;
  wire \mem_reg[68][73]_srl32__0_n_1 ;
  wire \mem_reg[68][73]_srl32__1_n_0 ;
  wire \mem_reg[68][73]_srl32_n_0 ;
  wire \mem_reg[68][73]_srl32_n_1 ;
  wire \mem_reg[68][74]_mux_n_0 ;
  wire \mem_reg[68][74]_srl32__0_n_0 ;
  wire \mem_reg[68][74]_srl32__0_n_1 ;
  wire \mem_reg[68][74]_srl32__1_n_0 ;
  wire \mem_reg[68][74]_srl32_n_0 ;
  wire \mem_reg[68][74]_srl32_n_1 ;
  wire \mem_reg[68][75]_mux_n_0 ;
  wire \mem_reg[68][75]_srl32__0_n_0 ;
  wire \mem_reg[68][75]_srl32__0_n_1 ;
  wire \mem_reg[68][75]_srl32__1_n_0 ;
  wire \mem_reg[68][75]_srl32_n_0 ;
  wire \mem_reg[68][75]_srl32_n_1 ;
  wire \mem_reg[68][76]_mux_n_0 ;
  wire \mem_reg[68][76]_srl32__0_n_0 ;
  wire \mem_reg[68][76]_srl32__0_n_1 ;
  wire \mem_reg[68][76]_srl32__1_n_0 ;
  wire \mem_reg[68][76]_srl32_n_0 ;
  wire \mem_reg[68][76]_srl32_n_1 ;
  wire \mem_reg[68][77]_mux_n_0 ;
  wire \mem_reg[68][77]_srl32__0_n_0 ;
  wire \mem_reg[68][77]_srl32__0_n_1 ;
  wire \mem_reg[68][77]_srl32__1_n_0 ;
  wire \mem_reg[68][77]_srl32_n_0 ;
  wire \mem_reg[68][77]_srl32_n_1 ;
  wire \mem_reg[68][78]_mux_n_0 ;
  wire \mem_reg[68][78]_srl32__0_n_0 ;
  wire \mem_reg[68][78]_srl32__0_n_1 ;
  wire \mem_reg[68][78]_srl32__1_n_0 ;
  wire \mem_reg[68][78]_srl32_n_0 ;
  wire \mem_reg[68][78]_srl32_n_1 ;
  wire \mem_reg[68][79]_mux_n_0 ;
  wire \mem_reg[68][79]_srl32__0_n_0 ;
  wire \mem_reg[68][79]_srl32__0_n_1 ;
  wire \mem_reg[68][79]_srl32__1_n_0 ;
  wire \mem_reg[68][79]_srl32_n_0 ;
  wire \mem_reg[68][79]_srl32_n_1 ;
  wire \mem_reg[68][7]_mux_n_0 ;
  wire \mem_reg[68][7]_srl32__0_n_0 ;
  wire \mem_reg[68][7]_srl32__0_n_1 ;
  wire \mem_reg[68][7]_srl32__1_n_0 ;
  wire \mem_reg[68][7]_srl32_n_0 ;
  wire \mem_reg[68][7]_srl32_n_1 ;
  wire \mem_reg[68][80]_mux_n_0 ;
  wire \mem_reg[68][80]_srl32__0_n_0 ;
  wire \mem_reg[68][80]_srl32__0_n_1 ;
  wire \mem_reg[68][80]_srl32__1_n_0 ;
  wire \mem_reg[68][80]_srl32_n_0 ;
  wire \mem_reg[68][80]_srl32_n_1 ;
  wire \mem_reg[68][81]_mux_n_0 ;
  wire \mem_reg[68][81]_srl32__0_n_0 ;
  wire \mem_reg[68][81]_srl32__0_n_1 ;
  wire \mem_reg[68][81]_srl32__1_n_0 ;
  wire \mem_reg[68][81]_srl32_n_0 ;
  wire \mem_reg[68][81]_srl32_n_1 ;
  wire \mem_reg[68][82]_mux_n_0 ;
  wire \mem_reg[68][82]_srl32__0_n_0 ;
  wire \mem_reg[68][82]_srl32__0_n_1 ;
  wire \mem_reg[68][82]_srl32__1_n_0 ;
  wire \mem_reg[68][82]_srl32_n_0 ;
  wire \mem_reg[68][82]_srl32_n_1 ;
  wire \mem_reg[68][83]_mux_n_0 ;
  wire \mem_reg[68][83]_srl32__0_n_0 ;
  wire \mem_reg[68][83]_srl32__0_n_1 ;
  wire \mem_reg[68][83]_srl32__1_n_0 ;
  wire \mem_reg[68][83]_srl32_n_0 ;
  wire \mem_reg[68][83]_srl32_n_1 ;
  wire \mem_reg[68][84]_mux_n_0 ;
  wire \mem_reg[68][84]_srl32__0_n_0 ;
  wire \mem_reg[68][84]_srl32__0_n_1 ;
  wire \mem_reg[68][84]_srl32__1_n_0 ;
  wire \mem_reg[68][84]_srl32_n_0 ;
  wire \mem_reg[68][84]_srl32_n_1 ;
  wire \mem_reg[68][85]_mux_n_0 ;
  wire \mem_reg[68][85]_srl32__0_n_0 ;
  wire \mem_reg[68][85]_srl32__0_n_1 ;
  wire \mem_reg[68][85]_srl32__1_n_0 ;
  wire \mem_reg[68][85]_srl32_n_0 ;
  wire \mem_reg[68][85]_srl32_n_1 ;
  wire \mem_reg[68][86]_mux_n_0 ;
  wire \mem_reg[68][86]_srl32__0_n_0 ;
  wire \mem_reg[68][86]_srl32__0_n_1 ;
  wire \mem_reg[68][86]_srl32__1_n_0 ;
  wire \mem_reg[68][86]_srl32_n_0 ;
  wire \mem_reg[68][86]_srl32_n_1 ;
  wire \mem_reg[68][87]_mux_n_0 ;
  wire \mem_reg[68][87]_srl32__0_n_0 ;
  wire \mem_reg[68][87]_srl32__0_n_1 ;
  wire \mem_reg[68][87]_srl32__1_n_0 ;
  wire \mem_reg[68][87]_srl32_n_0 ;
  wire \mem_reg[68][87]_srl32_n_1 ;
  wire \mem_reg[68][88]_mux_n_0 ;
  wire \mem_reg[68][88]_srl32__0_n_0 ;
  wire \mem_reg[68][88]_srl32__0_n_1 ;
  wire \mem_reg[68][88]_srl32__1_n_0 ;
  wire \mem_reg[68][88]_srl32_n_0 ;
  wire \mem_reg[68][88]_srl32_n_1 ;
  wire \mem_reg[68][89]_mux_n_0 ;
  wire \mem_reg[68][89]_srl32__0_n_0 ;
  wire \mem_reg[68][89]_srl32__0_n_1 ;
  wire \mem_reg[68][89]_srl32__1_n_0 ;
  wire \mem_reg[68][89]_srl32_n_0 ;
  wire \mem_reg[68][89]_srl32_n_1 ;
  wire \mem_reg[68][8]_mux_n_0 ;
  wire \mem_reg[68][8]_srl32__0_n_0 ;
  wire \mem_reg[68][8]_srl32__0_n_1 ;
  wire \mem_reg[68][8]_srl32__1_n_0 ;
  wire \mem_reg[68][8]_srl32_n_0 ;
  wire \mem_reg[68][8]_srl32_n_1 ;
  wire \mem_reg[68][90]_mux_n_0 ;
  wire \mem_reg[68][90]_srl32__0_n_0 ;
  wire \mem_reg[68][90]_srl32__0_n_1 ;
  wire \mem_reg[68][90]_srl32__1_n_0 ;
  wire \mem_reg[68][90]_srl32_n_0 ;
  wire \mem_reg[68][90]_srl32_n_1 ;
  wire \mem_reg[68][91]_mux_n_0 ;
  wire \mem_reg[68][91]_srl32__0_n_0 ;
  wire \mem_reg[68][91]_srl32__0_n_1 ;
  wire \mem_reg[68][91]_srl32__1_n_0 ;
  wire \mem_reg[68][91]_srl32_n_0 ;
  wire \mem_reg[68][91]_srl32_n_1 ;
  wire \mem_reg[68][92]_mux_n_0 ;
  wire \mem_reg[68][92]_srl32__0_n_0 ;
  wire \mem_reg[68][92]_srl32__0_n_1 ;
  wire \mem_reg[68][92]_srl32__1_n_0 ;
  wire \mem_reg[68][92]_srl32_n_0 ;
  wire \mem_reg[68][92]_srl32_n_1 ;
  wire \mem_reg[68][93]_mux_n_0 ;
  wire \mem_reg[68][93]_srl32__0_n_0 ;
  wire \mem_reg[68][93]_srl32__0_n_1 ;
  wire \mem_reg[68][93]_srl32__1_n_0 ;
  wire \mem_reg[68][93]_srl32_n_0 ;
  wire \mem_reg[68][93]_srl32_n_1 ;
  wire \mem_reg[68][94]_mux_n_0 ;
  wire \mem_reg[68][94]_srl32__0_n_0 ;
  wire \mem_reg[68][94]_srl32__0_n_1 ;
  wire \mem_reg[68][94]_srl32__1_n_0 ;
  wire \mem_reg[68][94]_srl32_n_0 ;
  wire \mem_reg[68][94]_srl32_n_1 ;
  wire \mem_reg[68][95]_mux_n_0 ;
  wire [93:0]\mem_reg[68][95]_srl32__0_0 ;
  wire \mem_reg[68][95]_srl32__0_n_0 ;
  wire \mem_reg[68][95]_srl32__0_n_1 ;
  wire \mem_reg[68][95]_srl32__1_n_0 ;
  wire \mem_reg[68][95]_srl32_n_0 ;
  wire \mem_reg[68][95]_srl32_n_1 ;
  wire \mem_reg[68][9]_mux_n_0 ;
  wire \mem_reg[68][9]_srl32__0_n_0 ;
  wire \mem_reg[68][9]_srl32__0_n_1 ;
  wire \mem_reg[68][9]_srl32__1_n_0 ;
  wire \mem_reg[68][9]_srl32_n_0 ;
  wire \mem_reg[68][9]_srl32_n_1 ;
  wire pout17_out;
  wire \pout[0]_i_1__0_n_0 ;
  wire \pout[0]_rep_i_1__0_n_0 ;
  wire \pout[0]_rep_i_1_n_0 ;
  wire \pout[6]_i_1__0_n_0 ;
  wire \pout[6]_i_2__0_n_0 ;
  wire \pout[6]_i_3_n_0 ;
  wire \pout[6]_i_4_n_0 ;
  wire [6:0]pout_reg;
  wire \pout_reg[0]_rep__0_n_0 ;
  wire \pout_reg[1]_rep__0_n_0 ;
  wire \pout_reg[2]_rep_n_0 ;
  wire [2:0]\pout_reg[3]_rep_0 ;
  wire \pout_reg[4]_rep__0_n_0 ;
  wire \pout_reg[4]_rep_n_0 ;
  wire [5:0]\pout_reg[5]_0 ;
  wire push;
  wire \q[0]_i_1__0_n_0 ;
  wire \q[10]_i_1_n_0 ;
  wire \q[11]_i_1_n_0 ;
  wire \q[12]_i_1_n_0 ;
  wire \q[13]_i_1_n_0 ;
  wire \q[14]_i_1_n_0 ;
  wire \q[15]_i_1_n_0 ;
  wire \q[16]_i_1_n_0 ;
  wire \q[17]_i_1_n_0 ;
  wire \q[18]_i_1_n_0 ;
  wire \q[19]_i_1_n_0 ;
  wire \q[1]_i_1__0_n_0 ;
  wire \q[20]_i_1_n_0 ;
  wire \q[21]_i_1_n_0 ;
  wire \q[22]_i_1_n_0 ;
  wire \q[23]_i_1_n_0 ;
  wire \q[24]_i_1_n_0 ;
  wire \q[25]_i_1_n_0 ;
  wire \q[26]_i_1_n_0 ;
  wire \q[27]_i_1_n_0 ;
  wire \q[28]_i_1_n_0 ;
  wire \q[29]_i_1_n_0 ;
  wire \q[2]_i_1__0_n_0 ;
  wire \q[30]_i_1_n_0 ;
  wire \q[31]_i_1_n_0 ;
  wire \q[32]_i_1_n_0 ;
  wire \q[33]_i_1_n_0 ;
  wire \q[34]_i_1_n_0 ;
  wire \q[35]_i_1_n_0 ;
  wire \q[36]_i_1_n_0 ;
  wire \q[37]_i_1_n_0 ;
  wire \q[38]_i_1_n_0 ;
  wire \q[39]_i_1_n_0 ;
  wire \q[3]_i_1__0_n_0 ;
  wire \q[40]_i_1_n_0 ;
  wire \q[41]_i_1_n_0 ;
  wire \q[42]_i_1_n_0 ;
  wire \q[43]_i_1_n_0 ;
  wire \q[44]_i_1_n_0 ;
  wire \q[45]_i_1_n_0 ;
  wire \q[46]_i_1_n_0 ;
  wire \q[47]_i_1_n_0 ;
  wire \q[48]_i_1_n_0 ;
  wire \q[49]_i_1_n_0 ;
  wire \q[4]_i_1_n_0 ;
  wire \q[50]_i_1_n_0 ;
  wire \q[51]_i_1_n_0 ;
  wire \q[52]_i_1_n_0 ;
  wire \q[53]_i_1_n_0 ;
  wire \q[54]_i_1_n_0 ;
  wire \q[55]_i_1_n_0 ;
  wire \q[56]_i_1_n_0 ;
  wire \q[57]_i_1_n_0 ;
  wire \q[58]_i_1_n_0 ;
  wire \q[59]_i_1_n_0 ;
  wire \q[5]_i_1_n_0 ;
  wire \q[60]_i_1_n_0 ;
  wire \q[61]_i_1_n_0 ;
  wire \q[64]_i_1_n_0 ;
  wire \q[65]_i_1_n_0 ;
  wire \q[66]_i_1_n_0 ;
  wire \q[67]_i_1_n_0 ;
  wire \q[68]_i_1_n_0 ;
  wire \q[69]_i_1_n_0 ;
  wire \q[6]_i_1_n_0 ;
  wire \q[70]_i_1_n_0 ;
  wire \q[71]_i_1_n_0 ;
  wire \q[72]_i_1_n_0 ;
  wire \q[73]_i_1_n_0 ;
  wire \q[74]_i_1_n_0 ;
  wire \q[75]_i_1_n_0 ;
  wire \q[76]_i_1_n_0 ;
  wire \q[77]_i_1_n_0 ;
  wire \q[78]_i_1_n_0 ;
  wire \q[79]_i_1_n_0 ;
  wire \q[7]_i_1_n_0 ;
  wire \q[80]_i_1_n_0 ;
  wire \q[81]_i_1_n_0 ;
  wire \q[82]_i_1_n_0 ;
  wire \q[83]_i_1_n_0 ;
  wire \q[84]_i_1_n_0 ;
  wire \q[85]_i_1_n_0 ;
  wire \q[86]_i_1_n_0 ;
  wire \q[87]_i_1_n_0 ;
  wire \q[88]_i_1_n_0 ;
  wire \q[89]_i_1_n_0 ;
  wire \q[8]_i_1_n_0 ;
  wire \q[90]_i_1_n_0 ;
  wire \q[91]_i_1_n_0 ;
  wire \q[92]_i_1_n_0 ;
  wire \q[93]_i_1_n_0 ;
  wire \q[94]_i_1_n_0 ;
  wire \q[95]_i_1_n_0 ;
  wire \q[9]_i_1_n_0 ;
  wire [6:0]\q_reg[70]_0 ;
  wire [7:0]\q_reg[86]_0 ;
  wire [90:0]\q_reg[92]_0 ;
  wire [6:0]\q_reg[93]_0 ;
  wire rs2f_wreq_ack;
  wire \NLW_mem_reg[68][0]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][10]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][11]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][12]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][13]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][14]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][15]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][16]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][17]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][18]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][19]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][1]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][20]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][21]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][22]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][23]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][24]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][25]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][26]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][27]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][28]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][29]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][2]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][30]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][31]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][32]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][33]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][34]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][35]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][36]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][37]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][38]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][39]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][3]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][40]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][41]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][42]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][43]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][44]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][45]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][46]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][47]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][48]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][49]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][4]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][50]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][51]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][52]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][53]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][54]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][55]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][56]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][57]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][58]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][59]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][5]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][60]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][61]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][64]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][65]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][66]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][67]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][68]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][69]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][6]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][70]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][71]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][72]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][73]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][74]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][75]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][76]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][77]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][78]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][79]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][7]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][80]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][81]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][82]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][83]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][84]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][85]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][86]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][87]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][88]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][89]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][8]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][90]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][91]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][92]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][93]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][94]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][95]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][9]_srl32__1_Q31_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFF0000FFFFA222)) 
    \align_len[31]_i_1 
       (.I0(fifo_wreq_valid),
        .I1(\align_len_reg[31] ),
        .I2(CO),
        .I3(last_sect_buf),
        .I4(ap_rst_n_inv),
        .I5(\align_len[31]_i_3_n_0 ),
        .O(SR));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \align_len[31]_i_10 
       (.I0(fifo_wreq_data[93]),
        .I1(\q_reg[92]_0 [90]),
        .I2(fifo_wreq_data[94]),
        .I3(fifo_wreq_data[95]),
        .O(\align_len[31]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \align_len[31]_i_11 
       (.I0(\q_reg[92]_0 [83]),
        .I1(\q_reg[92]_0 [82]),
        .I2(\q_reg[92]_0 [85]),
        .I3(\q_reg[92]_0 [84]),
        .O(\align_len[31]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT4 #(
    .INIT(16'hA222)) 
    \align_len[31]_i_2 
       (.I0(fifo_wreq_valid),
        .I1(\align_len_reg[31] ),
        .I2(CO),
        .I3(last_sect_buf),
        .O(empty_n_reg_0));
  LUT5 #(
    .INIT(32'h0000FFFD)) 
    \align_len[31]_i_3 
       (.I0(\align_len[31]_i_4_n_0 ),
        .I1(\align_len[31]_i_5_n_0 ),
        .I2(\align_len[31]_i_6_n_0 ),
        .I3(\align_len[31]_i_7_n_0 ),
        .I4(fifo_wreq_data[95]),
        .O(\align_len[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \align_len[31]_i_4 
       (.I0(\q_reg[92]_0 [72]),
        .I1(\q_reg[92]_0 [71]),
        .I2(\q_reg[92]_0 [70]),
        .I3(\q_reg[92]_0 [73]),
        .I4(\align_len[31]_i_8_n_0 ),
        .O(\align_len[31]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \align_len[31]_i_5 
       (.I0(\q_reg[92]_0 [65]),
        .I1(\q_reg[92]_0 [62]),
        .I2(\q_reg[92]_0 [64]),
        .I3(\q_reg[92]_0 [63]),
        .I4(\align_len[31]_i_9_n_0 ),
        .O(\align_len[31]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \align_len[31]_i_6 
       (.I0(\q_reg[92]_0 [86]),
        .I1(\q_reg[92]_0 [87]),
        .I2(\q_reg[92]_0 [88]),
        .I3(\q_reg[92]_0 [89]),
        .I4(\align_len[31]_i_10_n_0 ),
        .O(\align_len[31]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \align_len[31]_i_7 
       (.I0(\q_reg[92]_0 [79]),
        .I1(\q_reg[92]_0 [80]),
        .I2(\q_reg[92]_0 [78]),
        .I3(\q_reg[92]_0 [81]),
        .I4(\align_len[31]_i_11_n_0 ),
        .O(\align_len[31]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \align_len[31]_i_8 
       (.I0(\q_reg[92]_0 [75]),
        .I1(\q_reg[92]_0 [74]),
        .I2(\q_reg[92]_0 [77]),
        .I3(\q_reg[92]_0 [76]),
        .O(\align_len[31]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \align_len[31]_i_9 
       (.I0(\q_reg[92]_0 [66]),
        .I1(\q_reg[92]_0 [67]),
        .I2(\q_reg[92]_0 [68]),
        .I3(\q_reg[92]_0 [69]),
        .O(\align_len[31]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hF7A0)) 
    data_vld_i_1__0
       (.I0(\pout[6]_i_2__0_n_0 ),
        .I1(data_vld_i_2_n_0),
        .I2(push),
        .I3(data_vld_reg_n_0),
        .O(data_vld_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT5 #(
    .INIT(32'h80AAAAAA)) 
    data_vld_i_2
       (.I0(data_vld_reg_n_0),
        .I1(last_sect_buf),
        .I2(CO),
        .I3(\align_len_reg[31] ),
        .I4(fifo_wreq_valid),
        .O(data_vld_i_2_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__0_n_0),
        .Q(data_vld_reg_n_0),
        .R(ap_rst_n_inv));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(E),
        .D(data_vld_reg_n_0),
        .Q(fifo_wreq_valid),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFF8FAFAAAA)) 
    full_n_i_1__2
       (.I0(rs2f_wreq_ack),
        .I1(full_n_i_2__0_n_0),
        .I2(\pout[6]_i_3_n_0 ),
        .I3(push),
        .I4(data_vld_reg_n_0),
        .I5(ap_rst_n_inv),
        .O(full_n_i_1__2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF7FFFF)) 
    full_n_i_2__0
       (.I0(\pout_reg[1]_rep__0_n_0 ),
        .I1(\pout_reg[0]_rep__0_n_0 ),
        .I2(pout_reg[5]),
        .I3(\pout_reg[3]_rep_0 [1]),
        .I4(pout_reg[6]),
        .I5(full_n_i_3_n_0),
        .O(full_n_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT2 #(
    .INIT(4'hE)) 
    full_n_i_3
       (.I0(pout_reg[3]),
        .I1(A[1]),
        .O(full_n_i_3_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__2_n_0),
        .Q(rs2f_wreq_ack),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1
       (.I0(\q_reg[92]_0 [76]),
        .O(S[7]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2
       (.I0(\q_reg[92]_0 [75]),
        .O(S[6]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3
       (.I0(\q_reg[92]_0 [74]),
        .O(S[5]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4
       (.I0(\q_reg[92]_0 [73]),
        .O(S[4]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_5
       (.I0(\q_reg[92]_0 [72]),
        .O(S[3]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_6
       (.I0(\q_reg[92]_0 [71]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_7
       (.I0(\q_reg[92]_0 [70]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_8
       (.I0(\q_reg[92]_0 [69]),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1
       (.I0(\q_reg[92]_0 [84]),
        .O(\q_reg[86]_0 [7]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2
       (.I0(\q_reg[92]_0 [83]),
        .O(\q_reg[86]_0 [6]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3
       (.I0(\q_reg[92]_0 [82]),
        .O(\q_reg[86]_0 [5]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4
       (.I0(\q_reg[92]_0 [81]),
        .O(\q_reg[86]_0 [4]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_5
       (.I0(\q_reg[92]_0 [80]),
        .O(\q_reg[86]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_6
       (.I0(\q_reg[92]_0 [79]),
        .O(\q_reg[86]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_7
       (.I0(\q_reg[92]_0 [78]),
        .O(\q_reg[86]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_8
       (.I0(\q_reg[92]_0 [77]),
        .O(\q_reg[86]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1
       (.I0(fifo_wreq_data[93]),
        .O(\q_reg[93]_0 [6]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2
       (.I0(\q_reg[92]_0 [90]),
        .O(\q_reg[93]_0 [5]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3
       (.I0(\q_reg[92]_0 [89]),
        .O(\q_reg[93]_0 [4]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_4
       (.I0(\q_reg[92]_0 [88]),
        .O(\q_reg[93]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_5
       (.I0(\q_reg[92]_0 [87]),
        .O(\q_reg[93]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_6
       (.I0(\q_reg[92]_0 [86]),
        .O(\q_reg[93]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_7
       (.I0(\q_reg[92]_0 [85]),
        .O(\q_reg[93]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1
       (.I0(\q_reg[92]_0 [68]),
        .O(\q_reg[70]_0 [6]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2
       (.I0(\q_reg[92]_0 [67]),
        .O(\q_reg[70]_0 [5]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3
       (.I0(\q_reg[92]_0 [66]),
        .O(\q_reg[70]_0 [4]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_4
       (.I0(\q_reg[92]_0 [65]),
        .O(\q_reg[70]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_5
       (.I0(\q_reg[92]_0 [64]),
        .O(\q_reg[70]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_6
       (.I0(\q_reg[92]_0 [63]),
        .O(\q_reg[70]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_7
       (.I0(\q_reg[92]_0 [62]),
        .O(\q_reg[70]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT2 #(
    .INIT(4'h2)) 
    invalid_len_event_i_1
       (.I0(fifo_wreq_valid),
        .I1(\align_len[31]_i_3_n_0 ),
        .O(empty_n_reg_1));
  LUT2 #(
    .INIT(4'h9)) 
    last_sect_carry__1_i_1
       (.I0(last_sect_carry__1[3]),
        .I1(last_sect_carry__1_0[3]),
        .O(\end_addr_buf_reg[63] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_2
       (.I0(last_sect_carry__1[2]),
        .I1(last_sect_carry__1_0[2]),
        .I2(last_sect_carry__1_0[1]),
        .I3(last_sect_carry__1[1]),
        .I4(last_sect_carry__1_0[0]),
        .I5(last_sect_carry__1[0]),
        .O(\end_addr_buf_reg[63] [0]));
  MUXF7 \mem_reg[68][0]_mux 
       (.I0(\mem_reg[68][0]_srl32_n_0 ),
        .I1(\mem_reg[68][0]_srl32__0_n_0 ),
        .O(\mem_reg[68][0]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][0]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][0]_srl32 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [0]),
        .Q(\mem_reg[68][0]_srl32_n_0 ),
        .Q31(\mem_reg[68][0]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][0]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][0]_srl32__0 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][0]_srl32_n_1 ),
        .Q(\mem_reg[68][0]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][0]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][0]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][0]_srl32__1 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][0]_srl32__0_n_1 ),
        .Q(\mem_reg[68][0]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][0]_srl32__1_Q31_UNCONNECTED ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[68][0]_srl32_i_1__0 
       (.I0(rs2f_wreq_ack),
        .I1(Q),
        .O(push));
  MUXF7 \mem_reg[68][10]_mux 
       (.I0(\mem_reg[68][10]_srl32_n_0 ),
        .I1(\mem_reg[68][10]_srl32__0_n_0 ),
        .O(\mem_reg[68][10]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][10]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][10]_srl32 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [10]),
        .Q(\mem_reg[68][10]_srl32_n_0 ),
        .Q31(\mem_reg[68][10]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][10]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][10]_srl32__0 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][10]_srl32_n_1 ),
        .Q(\mem_reg[68][10]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][10]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][10]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][10]_srl32__1 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][10]_srl32__0_n_1 ),
        .Q(\mem_reg[68][10]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][10]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][11]_mux 
       (.I0(\mem_reg[68][11]_srl32_n_0 ),
        .I1(\mem_reg[68][11]_srl32__0_n_0 ),
        .O(\mem_reg[68][11]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][11]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][11]_srl32 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [11]),
        .Q(\mem_reg[68][11]_srl32_n_0 ),
        .Q31(\mem_reg[68][11]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][11]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][11]_srl32__0 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][11]_srl32_n_1 ),
        .Q(\mem_reg[68][11]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][11]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][11]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][11]_srl32__1 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][11]_srl32__0_n_1 ),
        .Q(\mem_reg[68][11]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][11]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][12]_mux 
       (.I0(\mem_reg[68][12]_srl32_n_0 ),
        .I1(\mem_reg[68][12]_srl32__0_n_0 ),
        .O(\mem_reg[68][12]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][12]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][12]_srl32 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [12]),
        .Q(\mem_reg[68][12]_srl32_n_0 ),
        .Q31(\mem_reg[68][12]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][12]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][12]_srl32__0 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][12]_srl32_n_1 ),
        .Q(\mem_reg[68][12]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][12]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][12]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][12]_srl32__1 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][12]_srl32__0_n_1 ),
        .Q(\mem_reg[68][12]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][12]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][13]_mux 
       (.I0(\mem_reg[68][13]_srl32_n_0 ),
        .I1(\mem_reg[68][13]_srl32__0_n_0 ),
        .O(\mem_reg[68][13]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][13]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][13]_srl32 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [13]),
        .Q(\mem_reg[68][13]_srl32_n_0 ),
        .Q31(\mem_reg[68][13]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][13]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][13]_srl32__0 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][13]_srl32_n_1 ),
        .Q(\mem_reg[68][13]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][13]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][13]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][13]_srl32__1 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][13]_srl32__0_n_1 ),
        .Q(\mem_reg[68][13]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][13]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][14]_mux 
       (.I0(\mem_reg[68][14]_srl32_n_0 ),
        .I1(\mem_reg[68][14]_srl32__0_n_0 ),
        .O(\mem_reg[68][14]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][14]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][14]_srl32 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [14]),
        .Q(\mem_reg[68][14]_srl32_n_0 ),
        .Q31(\mem_reg[68][14]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][14]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][14]_srl32__0 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][14]_srl32_n_1 ),
        .Q(\mem_reg[68][14]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][14]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][14]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][14]_srl32__1 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][14]_srl32__0_n_1 ),
        .Q(\mem_reg[68][14]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][14]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][15]_mux 
       (.I0(\mem_reg[68][15]_srl32_n_0 ),
        .I1(\mem_reg[68][15]_srl32__0_n_0 ),
        .O(\mem_reg[68][15]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][15]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][15]_srl32 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [15]),
        .Q(\mem_reg[68][15]_srl32_n_0 ),
        .Q31(\mem_reg[68][15]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][15]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][15]_srl32__0 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][15]_srl32_n_1 ),
        .Q(\mem_reg[68][15]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][15]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][15]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][15]_srl32__1 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][15]_srl32__0_n_1 ),
        .Q(\mem_reg[68][15]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][15]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][16]_mux 
       (.I0(\mem_reg[68][16]_srl32_n_0 ),
        .I1(\mem_reg[68][16]_srl32__0_n_0 ),
        .O(\mem_reg[68][16]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][16]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][16]_srl32 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [16]),
        .Q(\mem_reg[68][16]_srl32_n_0 ),
        .Q31(\mem_reg[68][16]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][16]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][16]_srl32__0 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][16]_srl32_n_1 ),
        .Q(\mem_reg[68][16]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][16]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][16]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][16]_srl32__1 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][16]_srl32__0_n_1 ),
        .Q(\mem_reg[68][16]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][16]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][17]_mux 
       (.I0(\mem_reg[68][17]_srl32_n_0 ),
        .I1(\mem_reg[68][17]_srl32__0_n_0 ),
        .O(\mem_reg[68][17]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][17]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][17]_srl32 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,A[0],\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [17]),
        .Q(\mem_reg[68][17]_srl32_n_0 ),
        .Q31(\mem_reg[68][17]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][17]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][17]_srl32__0 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][17]_srl32_n_1 ),
        .Q(\mem_reg[68][17]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][17]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][17]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][17]_srl32__1 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][17]_srl32__0_n_1 ),
        .Q(\mem_reg[68][17]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][17]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][18]_mux 
       (.I0(\mem_reg[68][18]_srl32_n_0 ),
        .I1(\mem_reg[68][18]_srl32__0_n_0 ),
        .O(\mem_reg[68][18]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][18]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][18]_srl32 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,A[0],pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [18]),
        .Q(\mem_reg[68][18]_srl32_n_0 ),
        .Q31(\mem_reg[68][18]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][18]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][18]_srl32__0 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,A[0],pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][18]_srl32_n_1 ),
        .Q(\mem_reg[68][18]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][18]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][18]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][18]_srl32__1 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,A[0],pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][18]_srl32__0_n_1 ),
        .Q(\mem_reg[68][18]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][18]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][19]_mux 
       (.I0(\mem_reg[68][19]_srl32_n_0 ),
        .I1(\mem_reg[68][19]_srl32__0_n_0 ),
        .O(\mem_reg[68][19]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][19]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][19]_srl32 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,A[0],pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [19]),
        .Q(\mem_reg[68][19]_srl32_n_0 ),
        .Q31(\mem_reg[68][19]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][19]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][19]_srl32__0 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,A[0],pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][19]_srl32_n_1 ),
        .Q(\mem_reg[68][19]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][19]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][19]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][19]_srl32__1 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,A[0],pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][19]_srl32__0_n_1 ),
        .Q(\mem_reg[68][19]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][19]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][1]_mux 
       (.I0(\mem_reg[68][1]_srl32_n_0 ),
        .I1(\mem_reg[68][1]_srl32__0_n_0 ),
        .O(\mem_reg[68][1]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][1]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][1]_srl32 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [1]),
        .Q(\mem_reg[68][1]_srl32_n_0 ),
        .Q31(\mem_reg[68][1]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][1]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][1]_srl32__0 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][1]_srl32_n_1 ),
        .Q(\mem_reg[68][1]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][1]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][1]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][1]_srl32__1 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][1]_srl32__0_n_1 ),
        .Q(\mem_reg[68][1]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][1]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][20]_mux 
       (.I0(\mem_reg[68][20]_srl32_n_0 ),
        .I1(\mem_reg[68][20]_srl32__0_n_0 ),
        .O(\mem_reg[68][20]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][20]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][20]_srl32 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,A[0],pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [20]),
        .Q(\mem_reg[68][20]_srl32_n_0 ),
        .Q31(\mem_reg[68][20]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][20]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][20]_srl32__0 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,A[0],pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][20]_srl32_n_1 ),
        .Q(\mem_reg[68][20]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][20]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][20]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][20]_srl32__1 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,A[0],pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][20]_srl32__0_n_1 ),
        .Q(\mem_reg[68][20]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][20]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][21]_mux 
       (.I0(\mem_reg[68][21]_srl32_n_0 ),
        .I1(\mem_reg[68][21]_srl32__0_n_0 ),
        .O(\mem_reg[68][21]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][21]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][21]_srl32 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,A[0],pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [21]),
        .Q(\mem_reg[68][21]_srl32_n_0 ),
        .Q31(\mem_reg[68][21]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][21]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][21]_srl32__0 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,A[0],pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][21]_srl32_n_1 ),
        .Q(\mem_reg[68][21]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][21]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][21]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][21]_srl32__1 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,A[0],pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][21]_srl32__0_n_1 ),
        .Q(\mem_reg[68][21]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][21]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][22]_mux 
       (.I0(\mem_reg[68][22]_srl32_n_0 ),
        .I1(\mem_reg[68][22]_srl32__0_n_0 ),
        .O(\mem_reg[68][22]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][22]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][22]_srl32 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,A[0],pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [22]),
        .Q(\mem_reg[68][22]_srl32_n_0 ),
        .Q31(\mem_reg[68][22]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][22]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][22]_srl32__0 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,A[0],pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][22]_srl32_n_1 ),
        .Q(\mem_reg[68][22]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][22]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][22]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][22]_srl32__1 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,A[0],pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][22]_srl32__0_n_1 ),
        .Q(\mem_reg[68][22]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][22]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][23]_mux 
       (.I0(\mem_reg[68][23]_srl32_n_0 ),
        .I1(\mem_reg[68][23]_srl32__0_n_0 ),
        .O(\mem_reg[68][23]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][23]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][23]_srl32 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,A[0],pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [23]),
        .Q(\mem_reg[68][23]_srl32_n_0 ),
        .Q31(\mem_reg[68][23]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][23]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][23]_srl32__0 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,A[0],pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][23]_srl32_n_1 ),
        .Q(\mem_reg[68][23]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][23]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][23]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][23]_srl32__1 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,A[0],pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][23]_srl32__0_n_1 ),
        .Q(\mem_reg[68][23]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][23]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][24]_mux 
       (.I0(\mem_reg[68][24]_srl32_n_0 ),
        .I1(\mem_reg[68][24]_srl32__0_n_0 ),
        .O(\mem_reg[68][24]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][24]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][24]_srl32 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,A[0],pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [24]),
        .Q(\mem_reg[68][24]_srl32_n_0 ),
        .Q31(\mem_reg[68][24]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][24]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][24]_srl32__0 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,A[0],pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][24]_srl32_n_1 ),
        .Q(\mem_reg[68][24]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][24]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][24]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][24]_srl32__1 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,A[0],pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][24]_srl32__0_n_1 ),
        .Q(\mem_reg[68][24]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][24]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][25]_mux 
       (.I0(\mem_reg[68][25]_srl32_n_0 ),
        .I1(\mem_reg[68][25]_srl32__0_n_0 ),
        .O(\mem_reg[68][25]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][25]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][25]_srl32 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,A[0],pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [25]),
        .Q(\mem_reg[68][25]_srl32_n_0 ),
        .Q31(\mem_reg[68][25]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][25]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][25]_srl32__0 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,A[0],pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][25]_srl32_n_1 ),
        .Q(\mem_reg[68][25]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][25]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][25]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][25]_srl32__1 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,A[0],pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][25]_srl32__0_n_1 ),
        .Q(\mem_reg[68][25]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][25]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][26]_mux 
       (.I0(\mem_reg[68][26]_srl32_n_0 ),
        .I1(\mem_reg[68][26]_srl32__0_n_0 ),
        .O(\mem_reg[68][26]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][26]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][26]_srl32 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,A[0],pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [26]),
        .Q(\mem_reg[68][26]_srl32_n_0 ),
        .Q31(\mem_reg[68][26]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][26]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][26]_srl32__0 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,A[0],pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][26]_srl32_n_1 ),
        .Q(\mem_reg[68][26]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][26]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][26]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][26]_srl32__1 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,A[0],pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][26]_srl32__0_n_1 ),
        .Q(\mem_reg[68][26]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][26]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][27]_mux 
       (.I0(\mem_reg[68][27]_srl32_n_0 ),
        .I1(\mem_reg[68][27]_srl32__0_n_0 ),
        .O(\mem_reg[68][27]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][27]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][27]_srl32 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,A[0],pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [27]),
        .Q(\mem_reg[68][27]_srl32_n_0 ),
        .Q31(\mem_reg[68][27]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][27]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][27]_srl32__0 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,A[0],pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][27]_srl32_n_1 ),
        .Q(\mem_reg[68][27]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][27]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][27]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][27]_srl32__1 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,A[0],pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][27]_srl32__0_n_1 ),
        .Q(\mem_reg[68][27]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][27]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][28]_mux 
       (.I0(\mem_reg[68][28]_srl32_n_0 ),
        .I1(\mem_reg[68][28]_srl32__0_n_0 ),
        .O(\mem_reg[68][28]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][28]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][28]_srl32 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,A[0],pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [28]),
        .Q(\mem_reg[68][28]_srl32_n_0 ),
        .Q31(\mem_reg[68][28]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][28]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][28]_srl32__0 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,A[0],pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][28]_srl32_n_1 ),
        .Q(\mem_reg[68][28]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][28]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][28]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][28]_srl32__1 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,A[0],pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][28]_srl32__0_n_1 ),
        .Q(\mem_reg[68][28]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][28]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][29]_mux 
       (.I0(\mem_reg[68][29]_srl32_n_0 ),
        .I1(\mem_reg[68][29]_srl32__0_n_0 ),
        .O(\mem_reg[68][29]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][29]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][29]_srl32 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,A[0],pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [29]),
        .Q(\mem_reg[68][29]_srl32_n_0 ),
        .Q31(\mem_reg[68][29]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][29]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][29]_srl32__0 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,A[0],pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][29]_srl32_n_1 ),
        .Q(\mem_reg[68][29]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][29]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][29]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][29]_srl32__1 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,A[0],pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][29]_srl32__0_n_1 ),
        .Q(\mem_reg[68][29]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][29]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][2]_mux 
       (.I0(\mem_reg[68][2]_srl32_n_0 ),
        .I1(\mem_reg[68][2]_srl32__0_n_0 ),
        .O(\mem_reg[68][2]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][2]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][2]_srl32 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [2]),
        .Q(\mem_reg[68][2]_srl32_n_0 ),
        .Q31(\mem_reg[68][2]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][2]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][2]_srl32__0 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][2]_srl32_n_1 ),
        .Q(\mem_reg[68][2]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][2]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][2]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][2]_srl32__1 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][2]_srl32__0_n_1 ),
        .Q(\mem_reg[68][2]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][2]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][30]_mux 
       (.I0(\mem_reg[68][30]_srl32_n_0 ),
        .I1(\mem_reg[68][30]_srl32__0_n_0 ),
        .O(\mem_reg[68][30]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][30]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][30]_srl32 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,A[0],pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [30]),
        .Q(\mem_reg[68][30]_srl32_n_0 ),
        .Q31(\mem_reg[68][30]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][30]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][30]_srl32__0 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,A[0],pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][30]_srl32_n_1 ),
        .Q(\mem_reg[68][30]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][30]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][30]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][30]_srl32__1 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,A[0],pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][30]_srl32__0_n_1 ),
        .Q(\mem_reg[68][30]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][30]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][31]_mux 
       (.I0(\mem_reg[68][31]_srl32_n_0 ),
        .I1(\mem_reg[68][31]_srl32__0_n_0 ),
        .O(\mem_reg[68][31]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][31]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][31]_srl32 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,A[0],pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [31]),
        .Q(\mem_reg[68][31]_srl32_n_0 ),
        .Q31(\mem_reg[68][31]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][31]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][31]_srl32__0 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,A[0],pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][31]_srl32_n_1 ),
        .Q(\mem_reg[68][31]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][31]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][31]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][31]_srl32__1 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,A[0],pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][31]_srl32__0_n_1 ),
        .Q(\mem_reg[68][31]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][31]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][32]_mux 
       (.I0(\mem_reg[68][32]_srl32_n_0 ),
        .I1(\mem_reg[68][32]_srl32__0_n_0 ),
        .O(\mem_reg[68][32]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][32]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][32]_srl32 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,A[0],pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [32]),
        .Q(\mem_reg[68][32]_srl32_n_0 ),
        .Q31(\mem_reg[68][32]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][32]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][32]_srl32__0 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,A[0],pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][32]_srl32_n_1 ),
        .Q(\mem_reg[68][32]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][32]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][32]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][32]_srl32__1 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,A[0],pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][32]_srl32__0_n_1 ),
        .Q(\mem_reg[68][32]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][32]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][33]_mux 
       (.I0(\mem_reg[68][33]_srl32_n_0 ),
        .I1(\mem_reg[68][33]_srl32__0_n_0 ),
        .O(\mem_reg[68][33]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][33]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][33]_srl32 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,A[0],pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [33]),
        .Q(\mem_reg[68][33]_srl32_n_0 ),
        .Q31(\mem_reg[68][33]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][33]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][33]_srl32__0 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,A[0],pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][33]_srl32_n_1 ),
        .Q(\mem_reg[68][33]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][33]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][33]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][33]_srl32__1 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,A[0],pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][33]_srl32__0_n_1 ),
        .Q(\mem_reg[68][33]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][33]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][34]_mux 
       (.I0(\mem_reg[68][34]_srl32_n_0 ),
        .I1(\mem_reg[68][34]_srl32__0_n_0 ),
        .O(\mem_reg[68][34]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][34]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][34]_srl32 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,A[0],pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [34]),
        .Q(\mem_reg[68][34]_srl32_n_0 ),
        .Q31(\mem_reg[68][34]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][34]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][34]_srl32__0 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,A[0],pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][34]_srl32_n_1 ),
        .Q(\mem_reg[68][34]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][34]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][34]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][34]_srl32__1 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,A[0],pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][34]_srl32__0_n_1 ),
        .Q(\mem_reg[68][34]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][34]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][35]_mux 
       (.I0(\mem_reg[68][35]_srl32_n_0 ),
        .I1(\mem_reg[68][35]_srl32__0_n_0 ),
        .O(\mem_reg[68][35]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][35]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][35]_srl32 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,A[0],pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [35]),
        .Q(\mem_reg[68][35]_srl32_n_0 ),
        .Q31(\mem_reg[68][35]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][35]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][35]_srl32__0 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,A[0],pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][35]_srl32_n_1 ),
        .Q(\mem_reg[68][35]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][35]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][35]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][35]_srl32__1 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,A[0],pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][35]_srl32__0_n_1 ),
        .Q(\mem_reg[68][35]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][35]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][36]_mux 
       (.I0(\mem_reg[68][36]_srl32_n_0 ),
        .I1(\mem_reg[68][36]_srl32__0_n_0 ),
        .O(\mem_reg[68][36]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][36]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][36]_srl32 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,A[0],pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [36]),
        .Q(\mem_reg[68][36]_srl32_n_0 ),
        .Q31(\mem_reg[68][36]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][36]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][36]_srl32__0 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,A[0],pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][36]_srl32_n_1 ),
        .Q(\mem_reg[68][36]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][36]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][36]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][36]_srl32__1 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,A[0],pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][36]_srl32__0_n_1 ),
        .Q(\mem_reg[68][36]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][36]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][37]_mux 
       (.I0(\mem_reg[68][37]_srl32_n_0 ),
        .I1(\mem_reg[68][37]_srl32__0_n_0 ),
        .O(\mem_reg[68][37]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][37]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][37]_srl32 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,A[0],pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [37]),
        .Q(\mem_reg[68][37]_srl32_n_0 ),
        .Q31(\mem_reg[68][37]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][37]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][37]_srl32__0 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,A[0],pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][37]_srl32_n_1 ),
        .Q(\mem_reg[68][37]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][37]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][37]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][37]_srl32__1 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,A[0],pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][37]_srl32__0_n_1 ),
        .Q(\mem_reg[68][37]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][37]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][38]_mux 
       (.I0(\mem_reg[68][38]_srl32_n_0 ),
        .I1(\mem_reg[68][38]_srl32__0_n_0 ),
        .O(\mem_reg[68][38]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][38]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][38]_srl32 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,A[0],pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [38]),
        .Q(\mem_reg[68][38]_srl32_n_0 ),
        .Q31(\mem_reg[68][38]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][38]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][38]_srl32__0 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,A[0],pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][38]_srl32_n_1 ),
        .Q(\mem_reg[68][38]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][38]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][38]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][38]_srl32__1 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,A[0],pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][38]_srl32__0_n_1 ),
        .Q(\mem_reg[68][38]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][38]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][39]_mux 
       (.I0(\mem_reg[68][39]_srl32_n_0 ),
        .I1(\mem_reg[68][39]_srl32__0_n_0 ),
        .O(\mem_reg[68][39]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][39]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][39]_srl32 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,A[0],pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [39]),
        .Q(\mem_reg[68][39]_srl32_n_0 ),
        .Q31(\mem_reg[68][39]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][39]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][39]_srl32__0 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,A[0],pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][39]_srl32_n_1 ),
        .Q(\mem_reg[68][39]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][39]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][39]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][39]_srl32__1 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,A[0],pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][39]_srl32__0_n_1 ),
        .Q(\mem_reg[68][39]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][39]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][3]_mux 
       (.I0(\mem_reg[68][3]_srl32_n_0 ),
        .I1(\mem_reg[68][3]_srl32__0_n_0 ),
        .O(\mem_reg[68][3]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][3]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][3]_srl32 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [3]),
        .Q(\mem_reg[68][3]_srl32_n_0 ),
        .Q31(\mem_reg[68][3]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][3]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][3]_srl32__0 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][3]_srl32_n_1 ),
        .Q(\mem_reg[68][3]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][3]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][3]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][3]_srl32__1 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][3]_srl32__0_n_1 ),
        .Q(\mem_reg[68][3]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][3]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][40]_mux 
       (.I0(\mem_reg[68][40]_srl32_n_0 ),
        .I1(\mem_reg[68][40]_srl32__0_n_0 ),
        .O(\mem_reg[68][40]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][40]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][40]_srl32 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,A[0],pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [40]),
        .Q(\mem_reg[68][40]_srl32_n_0 ),
        .Q31(\mem_reg[68][40]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][40]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][40]_srl32__0 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,A[0],pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][40]_srl32_n_1 ),
        .Q(\mem_reg[68][40]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][40]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][40]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][40]_srl32__1 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,A[0],pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][40]_srl32__0_n_1 ),
        .Q(\mem_reg[68][40]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][40]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][41]_mux 
       (.I0(\mem_reg[68][41]_srl32_n_0 ),
        .I1(\mem_reg[68][41]_srl32__0_n_0 ),
        .O(\mem_reg[68][41]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][41]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][41]_srl32 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,A[0],pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [41]),
        .Q(\mem_reg[68][41]_srl32_n_0 ),
        .Q31(\mem_reg[68][41]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][41]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][41]_srl32__0 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,A[0],pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][41]_srl32_n_1 ),
        .Q(\mem_reg[68][41]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][41]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][41]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][41]_srl32__1 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,A[0],pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][41]_srl32__0_n_1 ),
        .Q(\mem_reg[68][41]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][41]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][42]_mux 
       (.I0(\mem_reg[68][42]_srl32_n_0 ),
        .I1(\mem_reg[68][42]_srl32__0_n_0 ),
        .O(\mem_reg[68][42]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][42]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][42]_srl32 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,A[0],pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [42]),
        .Q(\mem_reg[68][42]_srl32_n_0 ),
        .Q31(\mem_reg[68][42]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][42]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][42]_srl32__0 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,A[0],pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][42]_srl32_n_1 ),
        .Q(\mem_reg[68][42]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][42]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][42]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][42]_srl32__1 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,A[0],pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][42]_srl32__0_n_1 ),
        .Q(\mem_reg[68][42]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][42]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][43]_mux 
       (.I0(\mem_reg[68][43]_srl32_n_0 ),
        .I1(\mem_reg[68][43]_srl32__0_n_0 ),
        .O(\mem_reg[68][43]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][43]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][43]_srl32 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,A[0],pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [43]),
        .Q(\mem_reg[68][43]_srl32_n_0 ),
        .Q31(\mem_reg[68][43]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][43]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][43]_srl32__0 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,A[0],pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32_n_1 ),
        .Q(\mem_reg[68][43]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][43]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][43]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][43]_srl32__1 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,A[0],pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_n_1 ),
        .Q(\mem_reg[68][43]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][43]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][44]_mux 
       (.I0(\mem_reg[68][44]_srl32_n_0 ),
        .I1(\mem_reg[68][44]_srl32__0_n_0 ),
        .O(\mem_reg[68][44]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][44]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][44]_srl32 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,A[0],pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [44]),
        .Q(\mem_reg[68][44]_srl32_n_0 ),
        .Q31(\mem_reg[68][44]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][44]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][44]_srl32__0 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,A[0],pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][44]_srl32_n_1 ),
        .Q(\mem_reg[68][44]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][44]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][44]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][44]_srl32__1 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,A[0],pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][44]_srl32__0_n_1 ),
        .Q(\mem_reg[68][44]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][44]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][45]_mux 
       (.I0(\mem_reg[68][45]_srl32_n_0 ),
        .I1(\mem_reg[68][45]_srl32__0_n_0 ),
        .O(\mem_reg[68][45]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][45]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][45]_srl32 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,A[0],pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [45]),
        .Q(\mem_reg[68][45]_srl32_n_0 ),
        .Q31(\mem_reg[68][45]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][45]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][45]_srl32__0 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,A[0],pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][45]_srl32_n_1 ),
        .Q(\mem_reg[68][45]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][45]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][45]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][45]_srl32__1 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,A[0],pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][45]_srl32__0_n_1 ),
        .Q(\mem_reg[68][45]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][45]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][46]_mux 
       (.I0(\mem_reg[68][46]_srl32_n_0 ),
        .I1(\mem_reg[68][46]_srl32__0_n_0 ),
        .O(\mem_reg[68][46]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][46]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][46]_srl32 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,A[0],pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [46]),
        .Q(\mem_reg[68][46]_srl32_n_0 ),
        .Q31(\mem_reg[68][46]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][46]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][46]_srl32__0 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,A[0],pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][46]_srl32_n_1 ),
        .Q(\mem_reg[68][46]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][46]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][46]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][46]_srl32__1 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,A[0],pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][46]_srl32__0_n_1 ),
        .Q(\mem_reg[68][46]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][46]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][47]_mux 
       (.I0(\mem_reg[68][47]_srl32_n_0 ),
        .I1(\mem_reg[68][47]_srl32__0_n_0 ),
        .O(\mem_reg[68][47]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][47]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][47]_srl32 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,A[0],pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [47]),
        .Q(\mem_reg[68][47]_srl32_n_0 ),
        .Q31(\mem_reg[68][47]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][47]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][47]_srl32__0 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,A[0],pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][47]_srl32_n_1 ),
        .Q(\mem_reg[68][47]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][47]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][47]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][47]_srl32__1 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,A[0],pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][47]_srl32__0_n_1 ),
        .Q(\mem_reg[68][47]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][47]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][48]_mux 
       (.I0(\mem_reg[68][48]_srl32_n_0 ),
        .I1(\mem_reg[68][48]_srl32__0_n_0 ),
        .O(\mem_reg[68][48]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][48]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][48]_srl32 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[3]_rep_0 [2:1],\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [48]),
        .Q(\mem_reg[68][48]_srl32_n_0 ),
        .Q31(\mem_reg[68][48]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][48]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][48]_srl32__0 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[3]_rep_0 [2:1],\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][48]_srl32_n_1 ),
        .Q(\mem_reg[68][48]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][48]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][48]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][48]_srl32__1 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[3]_rep_0 [2:1],\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][48]_srl32__0_n_1 ),
        .Q(\mem_reg[68][48]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][48]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][49]_mux 
       (.I0(\mem_reg[68][49]_srl32_n_0 ),
        .I1(\mem_reg[68][49]_srl32__0_n_0 ),
        .O(\mem_reg[68][49]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][49]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][49]_srl32 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[3]_rep_0 [2:1],\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [49]),
        .Q(\mem_reg[68][49]_srl32_n_0 ),
        .Q31(\mem_reg[68][49]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][49]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][49]_srl32__0 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[3]_rep_0 [2:1],\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][49]_srl32_n_1 ),
        .Q(\mem_reg[68][49]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][49]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][49]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][49]_srl32__1 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[3]_rep_0 [2:1],\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][49]_srl32__0_n_1 ),
        .Q(\mem_reg[68][49]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][49]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][4]_mux 
       (.I0(\mem_reg[68][4]_srl32_n_0 ),
        .I1(\mem_reg[68][4]_srl32__0_n_0 ),
        .O(\mem_reg[68][4]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][4]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][4]_srl32 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [4]),
        .Q(\mem_reg[68][4]_srl32_n_0 ),
        .Q31(\mem_reg[68][4]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][4]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][4]_srl32__0 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][4]_srl32_n_1 ),
        .Q(\mem_reg[68][4]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][4]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][4]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][4]_srl32__1 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][4]_srl32__0_n_1 ),
        .Q(\mem_reg[68][4]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][4]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][50]_mux 
       (.I0(\mem_reg[68][50]_srl32_n_0 ),
        .I1(\mem_reg[68][50]_srl32__0_n_0 ),
        .O(\mem_reg[68][50]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][50]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][50]_srl32 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[3]_rep_0 [2:1],\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [50]),
        .Q(\mem_reg[68][50]_srl32_n_0 ),
        .Q31(\mem_reg[68][50]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][50]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][50]_srl32__0 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[3]_rep_0 [2:1],\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][50]_srl32_n_1 ),
        .Q(\mem_reg[68][50]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][50]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][50]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][50]_srl32__1 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[3]_rep_0 [2:1],\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][50]_srl32__0_n_1 ),
        .Q(\mem_reg[68][50]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][50]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][51]_mux 
       (.I0(\mem_reg[68][51]_srl32_n_0 ),
        .I1(\mem_reg[68][51]_srl32__0_n_0 ),
        .O(\mem_reg[68][51]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][51]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][51]_srl32 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[3]_rep_0 [2:1],\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [51]),
        .Q(\mem_reg[68][51]_srl32_n_0 ),
        .Q31(\mem_reg[68][51]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][51]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][51]_srl32__0 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[3]_rep_0 [2:1],\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][51]_srl32_n_1 ),
        .Q(\mem_reg[68][51]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][51]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][51]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][51]_srl32__1 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[3]_rep_0 [2:1],\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][51]_srl32__0_n_1 ),
        .Q(\mem_reg[68][51]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][51]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][52]_mux 
       (.I0(\mem_reg[68][52]_srl32_n_0 ),
        .I1(\mem_reg[68][52]_srl32__0_n_0 ),
        .O(\mem_reg[68][52]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][52]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][52]_srl32 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[3]_rep_0 [2:1],\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [52]),
        .Q(\mem_reg[68][52]_srl32_n_0 ),
        .Q31(\mem_reg[68][52]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][52]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][52]_srl32__0 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[3]_rep_0 [2:1],\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][52]_srl32_n_1 ),
        .Q(\mem_reg[68][52]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][52]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][52]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][52]_srl32__1 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[3]_rep_0 [2:1],\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][52]_srl32__0_n_1 ),
        .Q(\mem_reg[68][52]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][52]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][53]_mux 
       (.I0(\mem_reg[68][53]_srl32_n_0 ),
        .I1(\mem_reg[68][53]_srl32__0_n_0 ),
        .O(\mem_reg[68][53]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][53]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][53]_srl32 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[3]_rep_0 [2:1],\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [53]),
        .Q(\mem_reg[68][53]_srl32_n_0 ),
        .Q31(\mem_reg[68][53]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][53]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][53]_srl32__0 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[3]_rep_0 [2:1],\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][53]_srl32_n_1 ),
        .Q(\mem_reg[68][53]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][53]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][53]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][53]_srl32__1 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[3]_rep_0 [2:1],\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][53]_srl32__0_n_1 ),
        .Q(\mem_reg[68][53]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][53]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][54]_mux 
       (.I0(\mem_reg[68][54]_srl32_n_0 ),
        .I1(\mem_reg[68][54]_srl32__0_n_0 ),
        .O(\mem_reg[68][54]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][54]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][54]_srl32 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[3]_rep_0 [2:1],\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [54]),
        .Q(\mem_reg[68][54]_srl32_n_0 ),
        .Q31(\mem_reg[68][54]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][54]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][54]_srl32__0 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[3]_rep_0 [2:1],\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][54]_srl32_n_1 ),
        .Q(\mem_reg[68][54]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][54]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][54]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][54]_srl32__1 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[3]_rep_0 [2:1],\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][54]_srl32__0_n_1 ),
        .Q(\mem_reg[68][54]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][54]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][55]_mux 
       (.I0(\mem_reg[68][55]_srl32_n_0 ),
        .I1(\mem_reg[68][55]_srl32__0_n_0 ),
        .O(\mem_reg[68][55]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][55]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][55]_srl32 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[3]_rep_0 [2:1],\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [55]),
        .Q(\mem_reg[68][55]_srl32_n_0 ),
        .Q31(\mem_reg[68][55]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][55]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][55]_srl32__0 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[3]_rep_0 [2:1],\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][55]_srl32_n_1 ),
        .Q(\mem_reg[68][55]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][55]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][55]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][55]_srl32__1 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[3]_rep_0 [2:1],\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][55]_srl32__0_n_1 ),
        .Q(\mem_reg[68][55]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][55]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][56]_mux 
       (.I0(\mem_reg[68][56]_srl32_n_0 ),
        .I1(\mem_reg[68][56]_srl32__0_n_0 ),
        .O(\mem_reg[68][56]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][56]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][56]_srl32 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[3]_rep_0 [2:1],\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [56]),
        .Q(\mem_reg[68][56]_srl32_n_0 ),
        .Q31(\mem_reg[68][56]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][56]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][56]_srl32__0 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[3]_rep_0 [2:1],\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][56]_srl32_n_1 ),
        .Q(\mem_reg[68][56]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][56]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][56]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][56]_srl32__1 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[3]_rep_0 [2:1],\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][56]_srl32__0_n_1 ),
        .Q(\mem_reg[68][56]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][56]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][57]_mux 
       (.I0(\mem_reg[68][57]_srl32_n_0 ),
        .I1(\mem_reg[68][57]_srl32__0_n_0 ),
        .O(\mem_reg[68][57]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][57]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][57]_srl32 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[3]_rep_0 [2:1],\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [57]),
        .Q(\mem_reg[68][57]_srl32_n_0 ),
        .Q31(\mem_reg[68][57]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][57]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][57]_srl32__0 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[3]_rep_0 [2:1],\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][57]_srl32_n_1 ),
        .Q(\mem_reg[68][57]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][57]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][57]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][57]_srl32__1 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[3]_rep_0 [2:1],\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][57]_srl32__0_n_1 ),
        .Q(\mem_reg[68][57]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][57]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][58]_mux 
       (.I0(\mem_reg[68][58]_srl32_n_0 ),
        .I1(\mem_reg[68][58]_srl32__0_n_0 ),
        .O(\mem_reg[68][58]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][58]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][58]_srl32 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[3]_rep_0 [2:1],\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [58]),
        .Q(\mem_reg[68][58]_srl32_n_0 ),
        .Q31(\mem_reg[68][58]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][58]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][58]_srl32__0 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[3]_rep_0 [2:1],\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][58]_srl32_n_1 ),
        .Q(\mem_reg[68][58]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][58]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][58]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][58]_srl32__1 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[3]_rep_0 [2:1],\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][58]_srl32__0_n_1 ),
        .Q(\mem_reg[68][58]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][58]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][59]_mux 
       (.I0(\mem_reg[68][59]_srl32_n_0 ),
        .I1(\mem_reg[68][59]_srl32__0_n_0 ),
        .O(\mem_reg[68][59]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][59]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][59]_srl32 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[3]_rep_0 [2:1],\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [59]),
        .Q(\mem_reg[68][59]_srl32_n_0 ),
        .Q31(\mem_reg[68][59]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][59]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][59]_srl32__0 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[3]_rep_0 [2:1],\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][59]_srl32_n_1 ),
        .Q(\mem_reg[68][59]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][59]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][59]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][59]_srl32__1 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[3]_rep_0 [2:1],\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][59]_srl32__0_n_1 ),
        .Q(\mem_reg[68][59]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][59]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][5]_mux 
       (.I0(\mem_reg[68][5]_srl32_n_0 ),
        .I1(\mem_reg[68][5]_srl32__0_n_0 ),
        .O(\mem_reg[68][5]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][5]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][5]_srl32 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [5]),
        .Q(\mem_reg[68][5]_srl32_n_0 ),
        .Q31(\mem_reg[68][5]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][5]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][5]_srl32__0 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][5]_srl32_n_1 ),
        .Q(\mem_reg[68][5]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][5]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][5]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][5]_srl32__1 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][5]_srl32__0_n_1 ),
        .Q(\mem_reg[68][5]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][5]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][60]_mux 
       (.I0(\mem_reg[68][60]_srl32_n_0 ),
        .I1(\mem_reg[68][60]_srl32__0_n_0 ),
        .O(\mem_reg[68][60]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][60]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][60]_srl32 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[3]_rep_0 [2:1],\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [60]),
        .Q(\mem_reg[68][60]_srl32_n_0 ),
        .Q31(\mem_reg[68][60]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][60]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][60]_srl32__0 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[3]_rep_0 [2:1],\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][60]_srl32_n_1 ),
        .Q(\mem_reg[68][60]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][60]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][60]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][60]_srl32__1 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[3]_rep_0 [2:1],\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][60]_srl32__0_n_1 ),
        .Q(\mem_reg[68][60]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][60]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][61]_mux 
       (.I0(\mem_reg[68][61]_srl32_n_0 ),
        .I1(\mem_reg[68][61]_srl32__0_n_0 ),
        .O(\mem_reg[68][61]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][61]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][61]_srl32 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[3]_rep_0 [2:1],\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [61]),
        .Q(\mem_reg[68][61]_srl32_n_0 ),
        .Q31(\mem_reg[68][61]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][61]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][61]_srl32__0 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[3]_rep_0 [2:1],\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][61]_srl32_n_1 ),
        .Q(\mem_reg[68][61]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][61]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][61]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][61]_srl32__1 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[3]_rep_0 [2:1],\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][61]_srl32__0_n_1 ),
        .Q(\mem_reg[68][61]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][61]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][64]_mux 
       (.I0(\mem_reg[68][64]_srl32_n_0 ),
        .I1(\mem_reg[68][64]_srl32__0_n_0 ),
        .O(\mem_reg[68][64]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][64]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][64]_srl32 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[3]_rep_0 [2:1],pout_reg[1],\pout_reg[3]_rep_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [62]),
        .Q(\mem_reg[68][64]_srl32_n_0 ),
        .Q31(\mem_reg[68][64]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][64]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][64]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[3]_rep_0 [2:1],pout_reg[1],\pout_reg[3]_rep_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][64]_srl32_n_1 ),
        .Q(\mem_reg[68][64]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][64]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][64]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][64]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[3]_rep_0 [2:1],pout_reg[1],\pout_reg[3]_rep_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][64]_srl32__0_n_1 ),
        .Q(\mem_reg[68][64]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][64]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][65]_mux 
       (.I0(\mem_reg[68][65]_srl32_n_0 ),
        .I1(\mem_reg[68][65]_srl32__0_n_0 ),
        .O(\mem_reg[68][65]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][65]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][65]_srl32 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[3]_rep_0 [2:1],pout_reg[1],\pout_reg[3]_rep_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [63]),
        .Q(\mem_reg[68][65]_srl32_n_0 ),
        .Q31(\mem_reg[68][65]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][65]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][65]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[3]_rep_0 [2:1],pout_reg[1],\pout_reg[3]_rep_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][65]_srl32_n_1 ),
        .Q(\mem_reg[68][65]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][65]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][65]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][65]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[3]_rep_0 [2:1],pout_reg[1],\pout_reg[3]_rep_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][65]_srl32__0_n_1 ),
        .Q(\mem_reg[68][65]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][65]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][66]_mux 
       (.I0(\mem_reg[68][66]_srl32_n_0 ),
        .I1(\mem_reg[68][66]_srl32__0_n_0 ),
        .O(\mem_reg[68][66]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][66]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][66]_srl32 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[3]_rep_0 [2:1],pout_reg[1],\pout_reg[3]_rep_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [64]),
        .Q(\mem_reg[68][66]_srl32_n_0 ),
        .Q31(\mem_reg[68][66]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][66]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][66]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[3]_rep_0 [2:1],pout_reg[1],\pout_reg[3]_rep_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][66]_srl32_n_1 ),
        .Q(\mem_reg[68][66]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][66]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][66]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][66]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[3]_rep_0 [2:1],pout_reg[1],\pout_reg[3]_rep_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][66]_srl32__0_n_1 ),
        .Q(\mem_reg[68][66]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][66]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][67]_mux 
       (.I0(\mem_reg[68][67]_srl32_n_0 ),
        .I1(\mem_reg[68][67]_srl32__0_n_0 ),
        .O(\mem_reg[68][67]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][67]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][67]_srl32 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[3]_rep_0 [2:1],pout_reg[1],\pout_reg[3]_rep_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [65]),
        .Q(\mem_reg[68][67]_srl32_n_0 ),
        .Q31(\mem_reg[68][67]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][67]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][67]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[3]_rep_0 [2:1],pout_reg[1],\pout_reg[3]_rep_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][67]_srl32_n_1 ),
        .Q(\mem_reg[68][67]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][67]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][67]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][67]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[3]_rep_0 [2:1],pout_reg[1],\pout_reg[3]_rep_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][67]_srl32__0_n_1 ),
        .Q(\mem_reg[68][67]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][67]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][68]_mux 
       (.I0(\mem_reg[68][68]_srl32_n_0 ),
        .I1(\mem_reg[68][68]_srl32__0_n_0 ),
        .O(\mem_reg[68][68]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][68]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][68]_srl32 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[3]_rep_0 [2:1],pout_reg[1],\pout_reg[3]_rep_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [66]),
        .Q(\mem_reg[68][68]_srl32_n_0 ),
        .Q31(\mem_reg[68][68]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][68]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][68]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[3]_rep_0 [2:1],pout_reg[1],\pout_reg[3]_rep_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][68]_srl32_n_1 ),
        .Q(\mem_reg[68][68]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][68]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][68]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][68]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[3]_rep_0 [2:1],pout_reg[1],\pout_reg[3]_rep_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][68]_srl32__0_n_1 ),
        .Q(\mem_reg[68][68]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][68]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][69]_mux 
       (.I0(\mem_reg[68][69]_srl32_n_0 ),
        .I1(\mem_reg[68][69]_srl32__0_n_0 ),
        .O(\mem_reg[68][69]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][69]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][69]_srl32 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[3]_rep_0 [2:1],pout_reg[1],\pout_reg[3]_rep_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [67]),
        .Q(\mem_reg[68][69]_srl32_n_0 ),
        .Q31(\mem_reg[68][69]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][69]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][69]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[3]_rep_0 [2:1],pout_reg[1],\pout_reg[3]_rep_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][69]_srl32_n_1 ),
        .Q(\mem_reg[68][69]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][69]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][69]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][69]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[3]_rep_0 [2:1],pout_reg[1],\pout_reg[3]_rep_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][69]_srl32__0_n_1 ),
        .Q(\mem_reg[68][69]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][69]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][6]_mux 
       (.I0(\mem_reg[68][6]_srl32_n_0 ),
        .I1(\mem_reg[68][6]_srl32__0_n_0 ),
        .O(\mem_reg[68][6]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][6]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][6]_srl32 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [6]),
        .Q(\mem_reg[68][6]_srl32_n_0 ),
        .Q31(\mem_reg[68][6]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][6]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][6]_srl32__0 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][6]_srl32_n_1 ),
        .Q(\mem_reg[68][6]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][6]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][6]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][6]_srl32__1 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][6]_srl32__0_n_1 ),
        .Q(\mem_reg[68][6]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][6]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][70]_mux 
       (.I0(\mem_reg[68][70]_srl32_n_0 ),
        .I1(\mem_reg[68][70]_srl32__0_n_0 ),
        .O(\mem_reg[68][70]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][70]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][70]_srl32 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[3]_rep_0 [2:1],pout_reg[1],\pout_reg[3]_rep_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [68]),
        .Q(\mem_reg[68][70]_srl32_n_0 ),
        .Q31(\mem_reg[68][70]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][70]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][70]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[3]_rep_0 [2:1],pout_reg[1],\pout_reg[3]_rep_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][70]_srl32_n_1 ),
        .Q(\mem_reg[68][70]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][70]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][70]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][70]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[3]_rep_0 [2:1],pout_reg[1],\pout_reg[3]_rep_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][70]_srl32__0_n_1 ),
        .Q(\mem_reg[68][70]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][70]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][71]_mux 
       (.I0(\mem_reg[68][71]_srl32_n_0 ),
        .I1(\mem_reg[68][71]_srl32__0_n_0 ),
        .O(\mem_reg[68][71]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][71]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][71]_srl32 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[3]_rep_0 [2:1],pout_reg[1],\pout_reg[3]_rep_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [69]),
        .Q(\mem_reg[68][71]_srl32_n_0 ),
        .Q31(\mem_reg[68][71]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][71]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][71]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[3]_rep_0 [2:1],pout_reg[1],\pout_reg[3]_rep_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][71]_srl32_n_1 ),
        .Q(\mem_reg[68][71]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][71]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][71]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][71]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[3]_rep_0 [2:1],pout_reg[1],\pout_reg[3]_rep_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][71]_srl32__0_n_1 ),
        .Q(\mem_reg[68][71]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][71]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][72]_mux 
       (.I0(\mem_reg[68][72]_srl32_n_0 ),
        .I1(\mem_reg[68][72]_srl32__0_n_0 ),
        .O(\mem_reg[68][72]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][72]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][72]_srl32 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[3]_rep_0 [2:1],pout_reg[1],\pout_reg[3]_rep_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [70]),
        .Q(\mem_reg[68][72]_srl32_n_0 ),
        .Q31(\mem_reg[68][72]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][72]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][72]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[3]_rep_0 [2:1],pout_reg[1],\pout_reg[3]_rep_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][72]_srl32_n_1 ),
        .Q(\mem_reg[68][72]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][72]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][72]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][72]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[3]_rep_0 [2:1],pout_reg[1],\pout_reg[3]_rep_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][72]_srl32__0_n_1 ),
        .Q(\mem_reg[68][72]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][72]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][73]_mux 
       (.I0(\mem_reg[68][73]_srl32_n_0 ),
        .I1(\mem_reg[68][73]_srl32__0_n_0 ),
        .O(\mem_reg[68][73]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][73]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][73]_srl32 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[3]_rep_0 [2:1],pout_reg[1],\pout_reg[3]_rep_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [71]),
        .Q(\mem_reg[68][73]_srl32_n_0 ),
        .Q31(\mem_reg[68][73]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][73]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][73]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[3]_rep_0 [2:1],pout_reg[1],\pout_reg[3]_rep_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][73]_srl32_n_1 ),
        .Q(\mem_reg[68][73]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][73]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][73]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][73]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[3]_rep_0 [2:1],pout_reg[1],\pout_reg[3]_rep_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][73]_srl32__0_n_1 ),
        .Q(\mem_reg[68][73]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][73]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][74]_mux 
       (.I0(\mem_reg[68][74]_srl32_n_0 ),
        .I1(\mem_reg[68][74]_srl32__0_n_0 ),
        .O(\mem_reg[68][74]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][74]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][74]_srl32 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[3]_rep_0 [2:1],pout_reg[1],\pout_reg[3]_rep_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [72]),
        .Q(\mem_reg[68][74]_srl32_n_0 ),
        .Q31(\mem_reg[68][74]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][74]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][74]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[3]_rep_0 [2:1],pout_reg[1],\pout_reg[3]_rep_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][74]_srl32_n_1 ),
        .Q(\mem_reg[68][74]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][74]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][74]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][74]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[3]_rep_0 [2:1],pout_reg[1],\pout_reg[3]_rep_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][74]_srl32__0_n_1 ),
        .Q(\mem_reg[68][74]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][74]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][75]_mux 
       (.I0(\mem_reg[68][75]_srl32_n_0 ),
        .I1(\mem_reg[68][75]_srl32__0_n_0 ),
        .O(\mem_reg[68][75]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][75]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][75]_srl32 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[3]_rep_0 [2:1],pout_reg[1],\pout_reg[3]_rep_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [73]),
        .Q(\mem_reg[68][75]_srl32_n_0 ),
        .Q31(\mem_reg[68][75]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][75]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][75]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[3]_rep_0 [2:1],pout_reg[1],\pout_reg[3]_rep_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][75]_srl32_n_1 ),
        .Q(\mem_reg[68][75]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][75]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][75]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][75]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[3]_rep_0 [2:1],pout_reg[1],\pout_reg[3]_rep_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][75]_srl32__0_n_1 ),
        .Q(\mem_reg[68][75]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][75]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][76]_mux 
       (.I0(\mem_reg[68][76]_srl32_n_0 ),
        .I1(\mem_reg[68][76]_srl32__0_n_0 ),
        .O(\mem_reg[68][76]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][76]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][76]_srl32 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[3]_rep_0 [2:1],pout_reg[1],\pout_reg[3]_rep_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [74]),
        .Q(\mem_reg[68][76]_srl32_n_0 ),
        .Q31(\mem_reg[68][76]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][76]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][76]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[3]_rep_0 [2:1],pout_reg[1],\pout_reg[3]_rep_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][76]_srl32_n_1 ),
        .Q(\mem_reg[68][76]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][76]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][76]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][76]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[3]_rep_0 [2:1],pout_reg[1],\pout_reg[3]_rep_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][76]_srl32__0_n_1 ),
        .Q(\mem_reg[68][76]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][76]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][77]_mux 
       (.I0(\mem_reg[68][77]_srl32_n_0 ),
        .I1(\mem_reg[68][77]_srl32__0_n_0 ),
        .O(\mem_reg[68][77]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][77]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][77]_srl32 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[3]_rep_0 [2:1],pout_reg[1],\pout_reg[3]_rep_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [75]),
        .Q(\mem_reg[68][77]_srl32_n_0 ),
        .Q31(\mem_reg[68][77]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][77]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][77]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[3]_rep_0 [2:1],pout_reg[1],\pout_reg[3]_rep_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][77]_srl32_n_1 ),
        .Q(\mem_reg[68][77]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][77]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][77]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][77]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[3]_rep_0 [2:1],pout_reg[1],\pout_reg[3]_rep_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][77]_srl32__0_n_1 ),
        .Q(\mem_reg[68][77]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][77]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][78]_mux 
       (.I0(\mem_reg[68][78]_srl32_n_0 ),
        .I1(\mem_reg[68][78]_srl32__0_n_0 ),
        .O(\mem_reg[68][78]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][78]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][78]_srl32 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[3]_rep_0 [2:1],pout_reg[1],\pout_reg[3]_rep_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [76]),
        .Q(\mem_reg[68][78]_srl32_n_0 ),
        .Q31(\mem_reg[68][78]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][78]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][78]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[3]_rep_0 [2:1],pout_reg[1],\pout_reg[3]_rep_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][78]_srl32_n_1 ),
        .Q(\mem_reg[68][78]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][78]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][78]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][78]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[3]_rep_0 [2:1],pout_reg[1],\pout_reg[3]_rep_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][78]_srl32__0_n_1 ),
        .Q(\mem_reg[68][78]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][78]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][79]_mux 
       (.I0(\mem_reg[68][79]_srl32_n_0 ),
        .I1(\mem_reg[68][79]_srl32__0_n_0 ),
        .O(\mem_reg[68][79]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][79]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][79]_srl32 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[3]_rep_0 [2:1],pout_reg[1],\pout_reg[3]_rep_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [77]),
        .Q(\mem_reg[68][79]_srl32_n_0 ),
        .Q31(\mem_reg[68][79]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][79]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][79]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[3]_rep_0 [2:1],pout_reg[1],\pout_reg[3]_rep_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][79]_srl32_n_1 ),
        .Q(\mem_reg[68][79]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][79]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][79]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][79]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[3]_rep_0 [2:1],pout_reg[1],\pout_reg[3]_rep_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][79]_srl32__0_n_1 ),
        .Q(\mem_reg[68][79]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][79]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][7]_mux 
       (.I0(\mem_reg[68][7]_srl32_n_0 ),
        .I1(\mem_reg[68][7]_srl32__0_n_0 ),
        .O(\mem_reg[68][7]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][7]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][7]_srl32 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [7]),
        .Q(\mem_reg[68][7]_srl32_n_0 ),
        .Q31(\mem_reg[68][7]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][7]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][7]_srl32__0 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][7]_srl32_n_1 ),
        .Q(\mem_reg[68][7]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][7]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][7]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][7]_srl32__1 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][7]_srl32__0_n_1 ),
        .Q(\mem_reg[68][7]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][7]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][80]_mux 
       (.I0(\mem_reg[68][80]_srl32_n_0 ),
        .I1(\mem_reg[68][80]_srl32__0_n_0 ),
        .O(\mem_reg[68][80]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][80]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][80]_srl32 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[3]_rep_0 [2:1],pout_reg[1],\pout_reg[3]_rep_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [78]),
        .Q(\mem_reg[68][80]_srl32_n_0 ),
        .Q31(\mem_reg[68][80]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][80]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][80]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[3]_rep_0 [2:1],pout_reg[1],\pout_reg[3]_rep_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][80]_srl32_n_1 ),
        .Q(\mem_reg[68][80]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][80]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][80]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][80]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[3]_rep_0 [2:1],pout_reg[1],\pout_reg[3]_rep_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][80]_srl32__0_n_1 ),
        .Q(\mem_reg[68][80]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][80]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][81]_mux 
       (.I0(\mem_reg[68][81]_srl32_n_0 ),
        .I1(\mem_reg[68][81]_srl32__0_n_0 ),
        .O(\mem_reg[68][81]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][81]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][81]_srl32 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[3]_rep_0 [2:1],pout_reg[1],\pout_reg[3]_rep_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [79]),
        .Q(\mem_reg[68][81]_srl32_n_0 ),
        .Q31(\mem_reg[68][81]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][81]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][81]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[3]_rep_0 [2:1],pout_reg[1],\pout_reg[3]_rep_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][81]_srl32_n_1 ),
        .Q(\mem_reg[68][81]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][81]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][81]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][81]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[3]_rep_0 [2:1],pout_reg[1],\pout_reg[3]_rep_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][81]_srl32__0_n_1 ),
        .Q(\mem_reg[68][81]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][81]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][82]_mux 
       (.I0(\mem_reg[68][82]_srl32_n_0 ),
        .I1(\mem_reg[68][82]_srl32__0_n_0 ),
        .O(\mem_reg[68][82]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][82]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][82]_srl32 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[3]_rep_0 [2:1],pout_reg[1],\pout_reg[3]_rep_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [80]),
        .Q(\mem_reg[68][82]_srl32_n_0 ),
        .Q31(\mem_reg[68][82]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][82]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][82]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[3]_rep_0 [2:1],pout_reg[1],\pout_reg[3]_rep_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][82]_srl32_n_1 ),
        .Q(\mem_reg[68][82]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][82]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][82]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][82]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[3]_rep_0 [2:1],pout_reg[1],\pout_reg[3]_rep_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][82]_srl32__0_n_1 ),
        .Q(\mem_reg[68][82]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][82]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][83]_mux 
       (.I0(\mem_reg[68][83]_srl32_n_0 ),
        .I1(\mem_reg[68][83]_srl32__0_n_0 ),
        .O(\mem_reg[68][83]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][83]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][83]_srl32 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[3]_rep_0 [2:1],pout_reg[1],\pout_reg[3]_rep_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [81]),
        .Q(\mem_reg[68][83]_srl32_n_0 ),
        .Q31(\mem_reg[68][83]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][83]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][83]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[3]_rep_0 [2:1],pout_reg[1],\pout_reg[3]_rep_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][83]_srl32_n_1 ),
        .Q(\mem_reg[68][83]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][83]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][83]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][83]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[3]_rep_0 [2:1],pout_reg[1],\pout_reg[3]_rep_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][83]_srl32__0_n_1 ),
        .Q(\mem_reg[68][83]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][83]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][84]_mux 
       (.I0(\mem_reg[68][84]_srl32_n_0 ),
        .I1(\mem_reg[68][84]_srl32__0_n_0 ),
        .O(\mem_reg[68][84]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][84]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][84]_srl32 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[3]_rep_0 [2:1],pout_reg[1],\pout_reg[3]_rep_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [82]),
        .Q(\mem_reg[68][84]_srl32_n_0 ),
        .Q31(\mem_reg[68][84]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][84]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][84]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[3]_rep_0 [2:1],pout_reg[1],\pout_reg[3]_rep_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][84]_srl32_n_1 ),
        .Q(\mem_reg[68][84]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][84]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][84]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][84]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[3]_rep_0 [2:1],pout_reg[1],\pout_reg[3]_rep_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][84]_srl32__0_n_1 ),
        .Q(\mem_reg[68][84]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][84]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][85]_mux 
       (.I0(\mem_reg[68][85]_srl32_n_0 ),
        .I1(\mem_reg[68][85]_srl32__0_n_0 ),
        .O(\mem_reg[68][85]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][85]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][85]_srl32 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[3]_rep_0 [2:1],pout_reg[1],\pout_reg[3]_rep_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [83]),
        .Q(\mem_reg[68][85]_srl32_n_0 ),
        .Q31(\mem_reg[68][85]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][85]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][85]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[3]_rep_0 [2:1],pout_reg[1],\pout_reg[3]_rep_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][85]_srl32_n_1 ),
        .Q(\mem_reg[68][85]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][85]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][85]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][85]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[3]_rep_0 [2:1],pout_reg[1],\pout_reg[3]_rep_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][85]_srl32__0_n_1 ),
        .Q(\mem_reg[68][85]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][85]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][86]_mux 
       (.I0(\mem_reg[68][86]_srl32_n_0 ),
        .I1(\mem_reg[68][86]_srl32__0_n_0 ),
        .O(\mem_reg[68][86]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][86]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][86]_srl32 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[3]_rep_0 [2:1],pout_reg[1],\pout_reg[3]_rep_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [84]),
        .Q(\mem_reg[68][86]_srl32_n_0 ),
        .Q31(\mem_reg[68][86]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][86]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][86]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[3]_rep_0 [2:1],pout_reg[1],\pout_reg[3]_rep_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][86]_srl32_n_1 ),
        .Q(\mem_reg[68][86]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][86]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][86]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][86]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[3]_rep_0 [2:1],pout_reg[1],\pout_reg[3]_rep_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][86]_srl32__0_n_1 ),
        .Q(\mem_reg[68][86]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][86]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][87]_mux 
       (.I0(\mem_reg[68][87]_srl32_n_0 ),
        .I1(\mem_reg[68][87]_srl32__0_n_0 ),
        .O(\mem_reg[68][87]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][87]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][87]_srl32 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[3]_rep_0 [2:1],pout_reg[1],\pout_reg[3]_rep_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [85]),
        .Q(\mem_reg[68][87]_srl32_n_0 ),
        .Q31(\mem_reg[68][87]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][87]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][87]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[3]_rep_0 [2:1],pout_reg[1],\pout_reg[3]_rep_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][87]_srl32_n_1 ),
        .Q(\mem_reg[68][87]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][87]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][87]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][87]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[3]_rep_0 [2:1],pout_reg[1],\pout_reg[3]_rep_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][87]_srl32__0_n_1 ),
        .Q(\mem_reg[68][87]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][87]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][88]_mux 
       (.I0(\mem_reg[68][88]_srl32_n_0 ),
        .I1(\mem_reg[68][88]_srl32__0_n_0 ),
        .O(\mem_reg[68][88]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][88]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][88]_srl32 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[3]_rep_0 [2:1],pout_reg[1],\pout_reg[3]_rep_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [86]),
        .Q(\mem_reg[68][88]_srl32_n_0 ),
        .Q31(\mem_reg[68][88]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][88]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][88]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[3]_rep_0 [2:1],pout_reg[1],\pout_reg[3]_rep_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][88]_srl32_n_1 ),
        .Q(\mem_reg[68][88]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][88]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][88]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][88]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[3]_rep_0 [2:1],pout_reg[1],\pout_reg[3]_rep_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][88]_srl32__0_n_1 ),
        .Q(\mem_reg[68][88]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][88]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][89]_mux 
       (.I0(\mem_reg[68][89]_srl32_n_0 ),
        .I1(\mem_reg[68][89]_srl32__0_n_0 ),
        .O(\mem_reg[68][89]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][89]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][89]_srl32 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[3]_rep_0 [2:1],pout_reg[1],\pout_reg[3]_rep_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [87]),
        .Q(\mem_reg[68][89]_srl32_n_0 ),
        .Q31(\mem_reg[68][89]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][89]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][89]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[3]_rep_0 [2:1],pout_reg[1],\pout_reg[3]_rep_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][89]_srl32_n_1 ),
        .Q(\mem_reg[68][89]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][89]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][89]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][89]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[3]_rep_0 [2:1],pout_reg[1],\pout_reg[3]_rep_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][89]_srl32__0_n_1 ),
        .Q(\mem_reg[68][89]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][89]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][8]_mux 
       (.I0(\mem_reg[68][8]_srl32_n_0 ),
        .I1(\mem_reg[68][8]_srl32__0_n_0 ),
        .O(\mem_reg[68][8]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][8]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][8]_srl32 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [8]),
        .Q(\mem_reg[68][8]_srl32_n_0 ),
        .Q31(\mem_reg[68][8]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][8]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][8]_srl32__0 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][8]_srl32_n_1 ),
        .Q(\mem_reg[68][8]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][8]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][8]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][8]_srl32__1 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][8]_srl32__0_n_1 ),
        .Q(\mem_reg[68][8]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][8]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][90]_mux 
       (.I0(\mem_reg[68][90]_srl32_n_0 ),
        .I1(\mem_reg[68][90]_srl32__0_n_0 ),
        .O(\mem_reg[68][90]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][90]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][90]_srl32 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[3]_rep_0 [2:1],pout_reg[1],\pout_reg[3]_rep_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [88]),
        .Q(\mem_reg[68][90]_srl32_n_0 ),
        .Q31(\mem_reg[68][90]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][90]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][90]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[3]_rep_0 [2:1],pout_reg[1],\pout_reg[3]_rep_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][90]_srl32_n_1 ),
        .Q(\mem_reg[68][90]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][90]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][90]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][90]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[3]_rep_0 [2:1],pout_reg[1],\pout_reg[3]_rep_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][90]_srl32__0_n_1 ),
        .Q(\mem_reg[68][90]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][90]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][91]_mux 
       (.I0(\mem_reg[68][91]_srl32_n_0 ),
        .I1(\mem_reg[68][91]_srl32__0_n_0 ),
        .O(\mem_reg[68][91]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][91]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][91]_srl32 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[3]_rep_0 [2:1],pout_reg[1],\pout_reg[3]_rep_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [89]),
        .Q(\mem_reg[68][91]_srl32_n_0 ),
        .Q31(\mem_reg[68][91]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][91]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][91]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[3]_rep_0 [2:1],pout_reg[1],\pout_reg[3]_rep_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][91]_srl32_n_1 ),
        .Q(\mem_reg[68][91]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][91]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][91]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][91]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[3]_rep_0 [2:1],pout_reg[1],\pout_reg[3]_rep_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][91]_srl32__0_n_1 ),
        .Q(\mem_reg[68][91]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][91]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][92]_mux 
       (.I0(\mem_reg[68][92]_srl32_n_0 ),
        .I1(\mem_reg[68][92]_srl32__0_n_0 ),
        .O(\mem_reg[68][92]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][92]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][92]_srl32 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[3]_rep_0 [2:1],pout_reg[1],\pout_reg[3]_rep_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [90]),
        .Q(\mem_reg[68][92]_srl32_n_0 ),
        .Q31(\mem_reg[68][92]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][92]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][92]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[3]_rep_0 [2:1],pout_reg[1],\pout_reg[3]_rep_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][92]_srl32_n_1 ),
        .Q(\mem_reg[68][92]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][92]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][92]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][92]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[3]_rep_0 [2:1],pout_reg[1],\pout_reg[3]_rep_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][92]_srl32__0_n_1 ),
        .Q(\mem_reg[68][92]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][92]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][93]_mux 
       (.I0(\mem_reg[68][93]_srl32_n_0 ),
        .I1(\mem_reg[68][93]_srl32__0_n_0 ),
        .O(\mem_reg[68][93]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][93]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][93]_srl32 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[3]_rep_0 [2:1],pout_reg[1],\pout_reg[3]_rep_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [91]),
        .Q(\mem_reg[68][93]_srl32_n_0 ),
        .Q31(\mem_reg[68][93]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][93]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][93]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[3]_rep_0 [2:1],pout_reg[1],\pout_reg[3]_rep_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][93]_srl32_n_1 ),
        .Q(\mem_reg[68][93]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][93]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][93]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][93]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[3]_rep_0 [2:1],pout_reg[1],\pout_reg[3]_rep_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][93]_srl32__0_n_1 ),
        .Q(\mem_reg[68][93]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][93]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][94]_mux 
       (.I0(\mem_reg[68][94]_srl32_n_0 ),
        .I1(\mem_reg[68][94]_srl32__0_n_0 ),
        .O(\mem_reg[68][94]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][94]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][94]_srl32 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[3]_rep_0 [2:1],pout_reg[1],\pout_reg[3]_rep_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [92]),
        .Q(\mem_reg[68][94]_srl32_n_0 ),
        .Q31(\mem_reg[68][94]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][94]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][94]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[3]_rep_0 [2:1],pout_reg[1],\pout_reg[3]_rep_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][94]_srl32_n_1 ),
        .Q(\mem_reg[68][94]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][94]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][94]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][94]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[3]_rep_0 [2:1],pout_reg[1],\pout_reg[3]_rep_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][94]_srl32__0_n_1 ),
        .Q(\mem_reg[68][94]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][94]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][95]_mux 
       (.I0(\mem_reg[68][95]_srl32_n_0 ),
        .I1(\mem_reg[68][95]_srl32__0_n_0 ),
        .O(\mem_reg[68][95]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][95]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][95]_srl32 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[3]_rep_0 [2:1],pout_reg[1],\pout_reg[3]_rep_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [93]),
        .Q(\mem_reg[68][95]_srl32_n_0 ),
        .Q31(\mem_reg[68][95]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][95]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][95]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[3]_rep_0 [2:1],pout_reg[1],\pout_reg[3]_rep_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32_n_1 ),
        .Q(\mem_reg[68][95]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][95]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][95]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][95]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[3]_rep_0 [2:1],pout_reg[1],\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_n_1 ),
        .Q(\mem_reg[68][95]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][95]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][9]_mux 
       (.I0(\mem_reg[68][9]_srl32_n_0 ),
        .I1(\mem_reg[68][9]_srl32__0_n_0 ),
        .O(\mem_reg[68][9]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][9]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][9]_srl32 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [9]),
        .Q(\mem_reg[68][9]_srl32_n_0 ),
        .Q31(\mem_reg[68][9]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][9]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][9]_srl32__0 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][9]_srl32_n_1 ),
        .Q(\mem_reg[68][9]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][9]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[68][9]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][9]_srl32__1 
       (.A({A[1],pout_reg[3],\pout_reg[2]_rep_n_0 ,\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][9]_srl32__0_n_1 ),
        .Q(\mem_reg[68][9]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][9]_srl32__1_Q31_UNCONNECTED ));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out__15_carry_i_1
       (.I0(A[0]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__15_carry_i_2
       (.I0(pout_reg[5]),
        .I1(pout_reg[6]),
        .O(\pout_reg[5]_0 [5]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__15_carry_i_3
       (.I0(A[1]),
        .I1(pout_reg[5]),
        .O(\pout_reg[5]_0 [4]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__15_carry_i_4
       (.I0(\pout_reg[3]_rep_0 [2]),
        .I1(A[1]),
        .O(\pout_reg[5]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__15_carry_i_5
       (.I0(\pout_reg[3]_rep_0 [1]),
        .I1(\pout_reg[3]_rep_0 [2]),
        .O(\pout_reg[5]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__15_carry_i_6
       (.I0(A[0]),
        .I1(\pout_reg[3]_rep_0 [1]),
        .O(\pout_reg[5]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__15_carry_i_7
       (.I0(A[0]),
        .I1(pout17_out),
        .O(\pout_reg[5]_0 [0]));
  LUT6 #(
    .INIT(64'h7000000000000000)) 
    p_0_out__15_carry_i_8
       (.I0(last_sect_buf),
        .I1(CO),
        .I2(\align_len_reg[31] ),
        .I3(fifo_wreq_valid),
        .I4(push),
        .I5(data_vld_reg_n_0),
        .O(pout17_out));
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1__0 
       (.I0(pout_reg[0]),
        .O(\pout[0]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_rep_i_1 
       (.I0(pout_reg[0]),
        .O(\pout[0]_rep_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_rep_i_1__0 
       (.I0(pout_reg[0]),
        .O(\pout[0]_rep_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hA030)) 
    \pout[6]_i_1__0 
       (.I0(push),
        .I1(\pout[6]_i_2__0_n_0 ),
        .I2(data_vld_reg_n_0),
        .I3(\pout[6]_i_3_n_0 ),
        .O(\pout[6]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \pout[6]_i_2__0 
       (.I0(push),
        .I1(\pout[6]_i_4_n_0 ),
        .I2(A[0]),
        .I3(\pout_reg[3]_rep_0 [0]),
        .I4(\pout_reg[3]_rep_0 [1]),
        .O(\pout[6]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    \pout[6]_i_3 
       (.I0(fifo_wreq_valid),
        .I1(\align_len_reg[31] ),
        .I2(CO),
        .I3(last_sect_buf),
        .O(\pout[6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pout[6]_i_4 
       (.I0(A[1]),
        .I1(\pout_reg[3]_rep_0 [2]),
        .I2(pout_reg[6]),
        .I3(pout_reg[5]),
        .O(\pout[6]_i_4_n_0 ));
  (* ORIG_CELL_NAME = "pout_reg[0]" *) 
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__0_n_0 ),
        .D(\pout[0]_i_1__0_n_0 ),
        .Q(pout_reg[0]),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "pout_reg[0]" *) 
  FDRE \pout_reg[0]_rep 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__0_n_0 ),
        .D(\pout[0]_rep_i_1_n_0 ),
        .Q(\pout_reg[3]_rep_0 [0]),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "pout_reg[0]" *) 
  FDRE \pout_reg[0]_rep__0 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__0_n_0 ),
        .D(\pout[0]_rep_i_1__0_n_0 ),
        .Q(\pout_reg[0]_rep__0_n_0 ),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "pout_reg[1]" *) 
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__0_n_0 ),
        .D(D[0]),
        .Q(pout_reg[1]),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "pout_reg[1]" *) 
  FDRE \pout_reg[1]_rep 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__0_n_0 ),
        .D(D[0]),
        .Q(A[0]),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "pout_reg[1]" *) 
  FDRE \pout_reg[1]_rep__0 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__0_n_0 ),
        .D(D[0]),
        .Q(\pout_reg[1]_rep__0_n_0 ),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "pout_reg[2]" *) 
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__0_n_0 ),
        .D(D[1]),
        .Q(\pout_reg[3]_rep_0 [1]),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "pout_reg[2]" *) 
  FDRE \pout_reg[2]_rep 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__0_n_0 ),
        .D(D[1]),
        .Q(\pout_reg[2]_rep_n_0 ),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "pout_reg[3]" *) 
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__0_n_0 ),
        .D(D[2]),
        .Q(pout_reg[3]),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "pout_reg[3]" *) 
  FDRE \pout_reg[3]_rep 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__0_n_0 ),
        .D(D[2]),
        .Q(\pout_reg[3]_rep_0 [2]),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "pout_reg[4]" *) 
  FDRE \pout_reg[4] 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__0_n_0 ),
        .D(D[3]),
        .Q(A[1]),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "pout_reg[4]" *) 
  FDRE \pout_reg[4]_rep 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__0_n_0 ),
        .D(D[3]),
        .Q(\pout_reg[4]_rep_n_0 ),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "pout_reg[4]" *) 
  FDRE \pout_reg[4]_rep__0 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__0_n_0 ),
        .D(D[3]),
        .Q(\pout_reg[4]_rep__0_n_0 ),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[5] 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__0_n_0 ),
        .D(D[4]),
        .Q(pout_reg[5]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[6] 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__0_n_0 ),
        .D(D[5]),
        .Q(pout_reg[6]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[0]_i_1__0 
       (.I0(\mem_reg[68][0]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][0]_mux_n_0 ),
        .O(\q[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[10]_i_1 
       (.I0(\mem_reg[68][10]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][10]_mux_n_0 ),
        .O(\q[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[11]_i_1 
       (.I0(\mem_reg[68][11]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][11]_mux_n_0 ),
        .O(\q[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[12]_i_1 
       (.I0(\mem_reg[68][12]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][12]_mux_n_0 ),
        .O(\q[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[13]_i_1 
       (.I0(\mem_reg[68][13]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][13]_mux_n_0 ),
        .O(\q[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[14]_i_1 
       (.I0(\mem_reg[68][14]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][14]_mux_n_0 ),
        .O(\q[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[15]_i_1 
       (.I0(\mem_reg[68][15]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][15]_mux_n_0 ),
        .O(\q[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[16]_i_1 
       (.I0(\mem_reg[68][16]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][16]_mux_n_0 ),
        .O(\q[16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[17]_i_1 
       (.I0(\mem_reg[68][17]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][17]_mux_n_0 ),
        .O(\q[17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[18]_i_1 
       (.I0(\mem_reg[68][18]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][18]_mux_n_0 ),
        .O(\q[18]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[19]_i_1 
       (.I0(\mem_reg[68][19]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][19]_mux_n_0 ),
        .O(\q[19]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[1]_i_1__0 
       (.I0(\mem_reg[68][1]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][1]_mux_n_0 ),
        .O(\q[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[20]_i_1 
       (.I0(\mem_reg[68][20]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][20]_mux_n_0 ),
        .O(\q[20]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[21]_i_1 
       (.I0(\mem_reg[68][21]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][21]_mux_n_0 ),
        .O(\q[21]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[22]_i_1 
       (.I0(\mem_reg[68][22]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][22]_mux_n_0 ),
        .O(\q[22]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[23]_i_1 
       (.I0(\mem_reg[68][23]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][23]_mux_n_0 ),
        .O(\q[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[24]_i_1 
       (.I0(\mem_reg[68][24]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][24]_mux_n_0 ),
        .O(\q[24]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[25]_i_1 
       (.I0(\mem_reg[68][25]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][25]_mux_n_0 ),
        .O(\q[25]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[26]_i_1 
       (.I0(\mem_reg[68][26]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][26]_mux_n_0 ),
        .O(\q[26]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[27]_i_1 
       (.I0(\mem_reg[68][27]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][27]_mux_n_0 ),
        .O(\q[27]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[28]_i_1 
       (.I0(\mem_reg[68][28]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][28]_mux_n_0 ),
        .O(\q[28]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[29]_i_1 
       (.I0(\mem_reg[68][29]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][29]_mux_n_0 ),
        .O(\q[29]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[2]_i_1__0 
       (.I0(\mem_reg[68][2]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][2]_mux_n_0 ),
        .O(\q[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[30]_i_1 
       (.I0(\mem_reg[68][30]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][30]_mux_n_0 ),
        .O(\q[30]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[31]_i_1 
       (.I0(\mem_reg[68][31]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][31]_mux_n_0 ),
        .O(\q[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[32]_i_1 
       (.I0(\mem_reg[68][32]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][32]_mux_n_0 ),
        .O(\q[32]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[33]_i_1 
       (.I0(\mem_reg[68][33]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][33]_mux_n_0 ),
        .O(\q[33]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[34]_i_1 
       (.I0(\mem_reg[68][34]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][34]_mux_n_0 ),
        .O(\q[34]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[35]_i_1 
       (.I0(\mem_reg[68][35]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][35]_mux_n_0 ),
        .O(\q[35]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[36]_i_1 
       (.I0(\mem_reg[68][36]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][36]_mux_n_0 ),
        .O(\q[36]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[37]_i_1 
       (.I0(\mem_reg[68][37]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][37]_mux_n_0 ),
        .O(\q[37]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[38]_i_1 
       (.I0(\mem_reg[68][38]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][38]_mux_n_0 ),
        .O(\q[38]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[39]_i_1 
       (.I0(\mem_reg[68][39]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][39]_mux_n_0 ),
        .O(\q[39]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[3]_i_1__0 
       (.I0(\mem_reg[68][3]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][3]_mux_n_0 ),
        .O(\q[3]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[40]_i_1 
       (.I0(\mem_reg[68][40]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][40]_mux_n_0 ),
        .O(\q[40]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[41]_i_1 
       (.I0(\mem_reg[68][41]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][41]_mux_n_0 ),
        .O(\q[41]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[42]_i_1 
       (.I0(\mem_reg[68][42]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][42]_mux_n_0 ),
        .O(\q[42]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[43]_i_1 
       (.I0(\mem_reg[68][43]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][43]_mux_n_0 ),
        .O(\q[43]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[44]_i_1 
       (.I0(\mem_reg[68][44]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][44]_mux_n_0 ),
        .O(\q[44]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[45]_i_1 
       (.I0(\mem_reg[68][45]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][45]_mux_n_0 ),
        .O(\q[45]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[46]_i_1 
       (.I0(\mem_reg[68][46]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][46]_mux_n_0 ),
        .O(\q[46]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[47]_i_1 
       (.I0(\mem_reg[68][47]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][47]_mux_n_0 ),
        .O(\q[47]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[48]_i_1 
       (.I0(\mem_reg[68][48]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][48]_mux_n_0 ),
        .O(\q[48]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[49]_i_1 
       (.I0(\mem_reg[68][49]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][49]_mux_n_0 ),
        .O(\q[49]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[4]_i_1 
       (.I0(\mem_reg[68][4]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][4]_mux_n_0 ),
        .O(\q[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[50]_i_1 
       (.I0(\mem_reg[68][50]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][50]_mux_n_0 ),
        .O(\q[50]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[51]_i_1 
       (.I0(\mem_reg[68][51]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][51]_mux_n_0 ),
        .O(\q[51]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[52]_i_1 
       (.I0(\mem_reg[68][52]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][52]_mux_n_0 ),
        .O(\q[52]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[53]_i_1 
       (.I0(\mem_reg[68][53]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][53]_mux_n_0 ),
        .O(\q[53]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[54]_i_1 
       (.I0(\mem_reg[68][54]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][54]_mux_n_0 ),
        .O(\q[54]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[55]_i_1 
       (.I0(\mem_reg[68][55]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][55]_mux_n_0 ),
        .O(\q[55]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[56]_i_1 
       (.I0(\mem_reg[68][56]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][56]_mux_n_0 ),
        .O(\q[56]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[57]_i_1 
       (.I0(\mem_reg[68][57]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][57]_mux_n_0 ),
        .O(\q[57]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[58]_i_1 
       (.I0(\mem_reg[68][58]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][58]_mux_n_0 ),
        .O(\q[58]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[59]_i_1 
       (.I0(\mem_reg[68][59]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][59]_mux_n_0 ),
        .O(\q[59]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[5]_i_1 
       (.I0(\mem_reg[68][5]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][5]_mux_n_0 ),
        .O(\q[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[60]_i_1 
       (.I0(\mem_reg[68][60]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][60]_mux_n_0 ),
        .O(\q[60]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[61]_i_1 
       (.I0(\mem_reg[68][61]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][61]_mux_n_0 ),
        .O(\q[61]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[64]_i_1 
       (.I0(\mem_reg[68][64]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][64]_mux_n_0 ),
        .O(\q[64]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[65]_i_1 
       (.I0(\mem_reg[68][65]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][65]_mux_n_0 ),
        .O(\q[65]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[66]_i_1 
       (.I0(\mem_reg[68][66]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][66]_mux_n_0 ),
        .O(\q[66]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[67]_i_1 
       (.I0(\mem_reg[68][67]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][67]_mux_n_0 ),
        .O(\q[67]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[68]_i_1 
       (.I0(\mem_reg[68][68]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][68]_mux_n_0 ),
        .O(\q[68]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[69]_i_1 
       (.I0(\mem_reg[68][69]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][69]_mux_n_0 ),
        .O(\q[69]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[6]_i_1 
       (.I0(\mem_reg[68][6]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][6]_mux_n_0 ),
        .O(\q[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[70]_i_1 
       (.I0(\mem_reg[68][70]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][70]_mux_n_0 ),
        .O(\q[70]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[71]_i_1 
       (.I0(\mem_reg[68][71]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][71]_mux_n_0 ),
        .O(\q[71]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[72]_i_1 
       (.I0(\mem_reg[68][72]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][72]_mux_n_0 ),
        .O(\q[72]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[73]_i_1 
       (.I0(\mem_reg[68][73]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][73]_mux_n_0 ),
        .O(\q[73]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[74]_i_1 
       (.I0(\mem_reg[68][74]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][74]_mux_n_0 ),
        .O(\q[74]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[75]_i_1 
       (.I0(\mem_reg[68][75]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][75]_mux_n_0 ),
        .O(\q[75]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[76]_i_1 
       (.I0(\mem_reg[68][76]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][76]_mux_n_0 ),
        .O(\q[76]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[77]_i_1 
       (.I0(\mem_reg[68][77]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][77]_mux_n_0 ),
        .O(\q[77]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[78]_i_1 
       (.I0(\mem_reg[68][78]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][78]_mux_n_0 ),
        .O(\q[78]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[79]_i_1 
       (.I0(\mem_reg[68][79]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][79]_mux_n_0 ),
        .O(\q[79]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[7]_i_1 
       (.I0(\mem_reg[68][7]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][7]_mux_n_0 ),
        .O(\q[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[80]_i_1 
       (.I0(\mem_reg[68][80]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][80]_mux_n_0 ),
        .O(\q[80]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[81]_i_1 
       (.I0(\mem_reg[68][81]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][81]_mux_n_0 ),
        .O(\q[81]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[82]_i_1 
       (.I0(\mem_reg[68][82]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][82]_mux_n_0 ),
        .O(\q[82]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[83]_i_1 
       (.I0(\mem_reg[68][83]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][83]_mux_n_0 ),
        .O(\q[83]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[84]_i_1 
       (.I0(\mem_reg[68][84]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][84]_mux_n_0 ),
        .O(\q[84]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[85]_i_1 
       (.I0(\mem_reg[68][85]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][85]_mux_n_0 ),
        .O(\q[85]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[86]_i_1 
       (.I0(\mem_reg[68][86]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][86]_mux_n_0 ),
        .O(\q[86]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[87]_i_1 
       (.I0(\mem_reg[68][87]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][87]_mux_n_0 ),
        .O(\q[87]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[88]_i_1 
       (.I0(\mem_reg[68][88]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][88]_mux_n_0 ),
        .O(\q[88]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[89]_i_1 
       (.I0(\mem_reg[68][89]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][89]_mux_n_0 ),
        .O(\q[89]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[8]_i_1 
       (.I0(\mem_reg[68][8]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][8]_mux_n_0 ),
        .O(\q[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[90]_i_1 
       (.I0(\mem_reg[68][90]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][90]_mux_n_0 ),
        .O(\q[90]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[91]_i_1 
       (.I0(\mem_reg[68][91]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][91]_mux_n_0 ),
        .O(\q[91]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[92]_i_1 
       (.I0(\mem_reg[68][92]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][92]_mux_n_0 ),
        .O(\q[92]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[93]_i_1 
       (.I0(\mem_reg[68][93]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][93]_mux_n_0 ),
        .O(\q[93]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[94]_i_1 
       (.I0(\mem_reg[68][94]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][94]_mux_n_0 ),
        .O(\q[94]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[95]_i_1 
       (.I0(\mem_reg[68][95]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][95]_mux_n_0 ),
        .O(\q[95]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[9]_i_1 
       (.I0(\mem_reg[68][9]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][9]_mux_n_0 ),
        .O(\q[9]_i_1_n_0 ));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[0]_i_1__0_n_0 ),
        .Q(\q_reg[92]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[10]_i_1_n_0 ),
        .Q(\q_reg[92]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[11]_i_1_n_0 ),
        .Q(\q_reg[92]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[12]_i_1_n_0 ),
        .Q(\q_reg[92]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[13]_i_1_n_0 ),
        .Q(\q_reg[92]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[14]_i_1_n_0 ),
        .Q(\q_reg[92]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[15]_i_1_n_0 ),
        .Q(\q_reg[92]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[16]_i_1_n_0 ),
        .Q(\q_reg[92]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[17]_i_1_n_0 ),
        .Q(\q_reg[92]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[18]_i_1_n_0 ),
        .Q(\q_reg[92]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[19]_i_1_n_0 ),
        .Q(\q_reg[92]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[1]_i_1__0_n_0 ),
        .Q(\q_reg[92]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[20]_i_1_n_0 ),
        .Q(\q_reg[92]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[21]_i_1_n_0 ),
        .Q(\q_reg[92]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[22]_i_1_n_0 ),
        .Q(\q_reg[92]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[23]_i_1_n_0 ),
        .Q(\q_reg[92]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[24]_i_1_n_0 ),
        .Q(\q_reg[92]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[25]_i_1_n_0 ),
        .Q(\q_reg[92]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[26]_i_1_n_0 ),
        .Q(\q_reg[92]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[27]_i_1_n_0 ),
        .Q(\q_reg[92]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[28]_i_1_n_0 ),
        .Q(\q_reg[92]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[29]_i_1_n_0 ),
        .Q(\q_reg[92]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[2]_i_1__0_n_0 ),
        .Q(\q_reg[92]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[30]_i_1_n_0 ),
        .Q(\q_reg[92]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[31]_i_1_n_0 ),
        .Q(\q_reg[92]_0 [31]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[32]_i_1_n_0 ),
        .Q(\q_reg[92]_0 [32]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[33]_i_1_n_0 ),
        .Q(\q_reg[92]_0 [33]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[34]_i_1_n_0 ),
        .Q(\q_reg[92]_0 [34]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[35]_i_1_n_0 ),
        .Q(\q_reg[92]_0 [35]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[36]_i_1_n_0 ),
        .Q(\q_reg[92]_0 [36]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[37]_i_1_n_0 ),
        .Q(\q_reg[92]_0 [37]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[38]_i_1_n_0 ),
        .Q(\q_reg[92]_0 [38]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[39]_i_1_n_0 ),
        .Q(\q_reg[92]_0 [39]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[3]_i_1__0_n_0 ),
        .Q(\q_reg[92]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[40]_i_1_n_0 ),
        .Q(\q_reg[92]_0 [40]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[41]_i_1_n_0 ),
        .Q(\q_reg[92]_0 [41]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[42]_i_1_n_0 ),
        .Q(\q_reg[92]_0 [42]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[43]_i_1_n_0 ),
        .Q(\q_reg[92]_0 [43]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[44]_i_1_n_0 ),
        .Q(\q_reg[92]_0 [44]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[45]_i_1_n_0 ),
        .Q(\q_reg[92]_0 [45]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[46]_i_1_n_0 ),
        .Q(\q_reg[92]_0 [46]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[47]_i_1_n_0 ),
        .Q(\q_reg[92]_0 [47]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[48]_i_1_n_0 ),
        .Q(\q_reg[92]_0 [48]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[49]_i_1_n_0 ),
        .Q(\q_reg[92]_0 [49]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[4]_i_1_n_0 ),
        .Q(\q_reg[92]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[50]_i_1_n_0 ),
        .Q(\q_reg[92]_0 [50]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[51]_i_1_n_0 ),
        .Q(\q_reg[92]_0 [51]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[52]_i_1_n_0 ),
        .Q(\q_reg[92]_0 [52]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[53]_i_1_n_0 ),
        .Q(\q_reg[92]_0 [53]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[54] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[54]_i_1_n_0 ),
        .Q(\q_reg[92]_0 [54]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[55] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[55]_i_1_n_0 ),
        .Q(\q_reg[92]_0 [55]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[56] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[56]_i_1_n_0 ),
        .Q(\q_reg[92]_0 [56]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[57] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[57]_i_1_n_0 ),
        .Q(\q_reg[92]_0 [57]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[58] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[58]_i_1_n_0 ),
        .Q(\q_reg[92]_0 [58]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[59] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[59]_i_1_n_0 ),
        .Q(\q_reg[92]_0 [59]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[5]_i_1_n_0 ),
        .Q(\q_reg[92]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[60] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[60]_i_1_n_0 ),
        .Q(\q_reg[92]_0 [60]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[61] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[61]_i_1_n_0 ),
        .Q(\q_reg[92]_0 [61]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[64] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[64]_i_1_n_0 ),
        .Q(\q_reg[92]_0 [62]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[65] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[65]_i_1_n_0 ),
        .Q(\q_reg[92]_0 [63]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[66] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[66]_i_1_n_0 ),
        .Q(\q_reg[92]_0 [64]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[67] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[67]_i_1_n_0 ),
        .Q(\q_reg[92]_0 [65]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[68] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[68]_i_1_n_0 ),
        .Q(\q_reg[92]_0 [66]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[69] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[69]_i_1_n_0 ),
        .Q(\q_reg[92]_0 [67]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[6]_i_1_n_0 ),
        .Q(\q_reg[92]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[70] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[70]_i_1_n_0 ),
        .Q(\q_reg[92]_0 [68]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[71] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[71]_i_1_n_0 ),
        .Q(\q_reg[92]_0 [69]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[72] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[72]_i_1_n_0 ),
        .Q(\q_reg[92]_0 [70]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[73] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[73]_i_1_n_0 ),
        .Q(\q_reg[92]_0 [71]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[74] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[74]_i_1_n_0 ),
        .Q(\q_reg[92]_0 [72]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[75] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[75]_i_1_n_0 ),
        .Q(\q_reg[92]_0 [73]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[76] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[76]_i_1_n_0 ),
        .Q(\q_reg[92]_0 [74]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[77] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[77]_i_1_n_0 ),
        .Q(\q_reg[92]_0 [75]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[78] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[78]_i_1_n_0 ),
        .Q(\q_reg[92]_0 [76]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[79] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[79]_i_1_n_0 ),
        .Q(\q_reg[92]_0 [77]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[7]_i_1_n_0 ),
        .Q(\q_reg[92]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[80] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[80]_i_1_n_0 ),
        .Q(\q_reg[92]_0 [78]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[81] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[81]_i_1_n_0 ),
        .Q(\q_reg[92]_0 [79]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[82] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[82]_i_1_n_0 ),
        .Q(\q_reg[92]_0 [80]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[83] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[83]_i_1_n_0 ),
        .Q(\q_reg[92]_0 [81]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[84] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[84]_i_1_n_0 ),
        .Q(\q_reg[92]_0 [82]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[85] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[85]_i_1_n_0 ),
        .Q(\q_reg[92]_0 [83]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[86] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[86]_i_1_n_0 ),
        .Q(\q_reg[92]_0 [84]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[87] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[87]_i_1_n_0 ),
        .Q(\q_reg[92]_0 [85]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[88] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[88]_i_1_n_0 ),
        .Q(\q_reg[92]_0 [86]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[89] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[89]_i_1_n_0 ),
        .Q(\q_reg[92]_0 [87]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[8]_i_1_n_0 ),
        .Q(\q_reg[92]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[90] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[90]_i_1_n_0 ),
        .Q(\q_reg[92]_0 [88]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[91] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[91]_i_1_n_0 ),
        .Q(\q_reg[92]_0 [89]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[92] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[92]_i_1_n_0 ),
        .Q(\q_reg[92]_0 [90]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[93] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[93]_i_1_n_0 ),
        .Q(fifo_wreq_data[93]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[94] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[94]_i_1_n_0 ),
        .Q(fifo_wreq_data[94]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[95] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[95]_i_1_n_0 ),
        .Q(fifo_wreq_data[95]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[9]_i_1_n_0 ),
        .Q(\q_reg[92]_0 [9]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "krnl_vadd_gmem_m_axi_fifo" *) 
module system_krnl_vadd_1_0_krnl_vadd_gmem_m_axi_fifo__parameterized0_2
   (readRequestFIFONotEmpty,
    rs2f_rreq_ack,
    \sect_len_buf_reg[4] ,
    \sect_len_buf_reg[7] ,
    \pout_reg[4]_0 ,
    A,
    \pout_reg[1]_rep_0 ,
    \pout_reg[0]_rep_0 ,
    DI,
    S,
    \q_reg[92]_0 ,
    \q_reg[70]_0 ,
    \q_reg[86]_0 ,
    \q_reg[93]_0 ,
    \end_addr_buf_reg[63] ,
    invalid_len_event0,
    \pout_reg[5]_0 ,
    ap_rst_n_inv,
    ap_clk,
    data_vld_reg_0,
    CO,
    data_vld_reg_1,
    Q,
    \could_multi_bursts.arlen_buf[3]_i_3 ,
    \pout_reg[0]_rep__0_0 ,
    last_sect_carry__1,
    last_sect_carry__1_0,
    \mem_reg[68][95]_srl32__0_0 ,
    D);
  output readRequestFIFONotEmpty;
  output rs2f_rreq_ack;
  output \sect_len_buf_reg[4] ;
  output \sect_len_buf_reg[7] ;
  output [1:0]\pout_reg[4]_0 ;
  output [0:0]A;
  output [0:0]\pout_reg[1]_rep_0 ;
  output [0:0]\pout_reg[0]_rep_0 ;
  output [0:0]DI;
  output [7:0]S;
  output [90:0]\q_reg[92]_0 ;
  output [6:0]\q_reg[70]_0 ;
  output [7:0]\q_reg[86]_0 ;
  output [6:0]\q_reg[93]_0 ;
  output [1:0]\end_addr_buf_reg[63] ;
  output invalid_len_event0;
  output [5:0]\pout_reg[5]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input data_vld_reg_0;
  input [0:0]CO;
  input data_vld_reg_1;
  input [5:0]Q;
  input [5:0]\could_multi_bursts.arlen_buf[3]_i_3 ;
  input [0:0]\pout_reg[0]_rep__0_0 ;
  input [3:0]last_sect_carry__1;
  input [3:0]last_sect_carry__1_0;
  input [93:0]\mem_reg[68][95]_srl32__0_0 ;
  input [5:0]D;

  wire [0:0]A;
  wire [0:0]CO;
  wire [5:0]D;
  wire [0:0]DI;
  wire [5:0]Q;
  wire [7:0]S;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [5:0]\could_multi_bursts.arlen_buf[3]_i_3 ;
  wire data_vld_i_1__6_n_0;
  wire data_vld_i_2__0_n_0;
  wire data_vld_reg_0;
  wire data_vld_reg_1;
  wire data_vld_reg_n_0;
  wire empty_n_i_2__1_n_0;
  wire [1:0]\end_addr_buf_reg[63] ;
  wire [95:93]fifo_rreq_data;
  wire full_n_i_1__8_n_0;
  wire full_n_i_2__2_n_0;
  wire full_n_i_3__1_n_0;
  wire invalid_len_event0;
  wire invalid_len_event_i_2_n_0;
  wire invalid_len_event_i_3_n_0;
  wire invalid_len_event_i_4_n_0;
  wire invalid_len_event_i_5_n_0;
  wire invalid_len_event_i_6_n_0;
  wire invalid_len_event_i_7_n_0;
  wire invalid_len_event_i_8_n_0;
  wire invalid_len_event_i_9_n_0;
  wire [3:0]last_sect_carry__1;
  wire [3:0]last_sect_carry__1_0;
  wire \mem_reg[68][0]_mux_n_0 ;
  wire \mem_reg[68][0]_srl32__0_n_0 ;
  wire \mem_reg[68][0]_srl32__0_n_1 ;
  wire \mem_reg[68][0]_srl32__1_n_0 ;
  wire \mem_reg[68][0]_srl32_n_0 ;
  wire \mem_reg[68][0]_srl32_n_1 ;
  wire \mem_reg[68][10]_mux_n_0 ;
  wire \mem_reg[68][10]_srl32__0_n_0 ;
  wire \mem_reg[68][10]_srl32__0_n_1 ;
  wire \mem_reg[68][10]_srl32__1_n_0 ;
  wire \mem_reg[68][10]_srl32_n_0 ;
  wire \mem_reg[68][10]_srl32_n_1 ;
  wire \mem_reg[68][11]_mux_n_0 ;
  wire \mem_reg[68][11]_srl32__0_n_0 ;
  wire \mem_reg[68][11]_srl32__0_n_1 ;
  wire \mem_reg[68][11]_srl32__1_n_0 ;
  wire \mem_reg[68][11]_srl32_n_0 ;
  wire \mem_reg[68][11]_srl32_n_1 ;
  wire \mem_reg[68][12]_mux_n_0 ;
  wire \mem_reg[68][12]_srl32__0_n_0 ;
  wire \mem_reg[68][12]_srl32__0_n_1 ;
  wire \mem_reg[68][12]_srl32__1_n_0 ;
  wire \mem_reg[68][12]_srl32_n_0 ;
  wire \mem_reg[68][12]_srl32_n_1 ;
  wire \mem_reg[68][13]_mux_n_0 ;
  wire \mem_reg[68][13]_srl32__0_n_0 ;
  wire \mem_reg[68][13]_srl32__0_n_1 ;
  wire \mem_reg[68][13]_srl32__1_n_0 ;
  wire \mem_reg[68][13]_srl32_n_0 ;
  wire \mem_reg[68][13]_srl32_n_1 ;
  wire \mem_reg[68][14]_mux_n_0 ;
  wire \mem_reg[68][14]_srl32__0_n_0 ;
  wire \mem_reg[68][14]_srl32__0_n_1 ;
  wire \mem_reg[68][14]_srl32__1_n_0 ;
  wire \mem_reg[68][14]_srl32_n_0 ;
  wire \mem_reg[68][14]_srl32_n_1 ;
  wire \mem_reg[68][15]_mux_n_0 ;
  wire \mem_reg[68][15]_srl32__0_n_0 ;
  wire \mem_reg[68][15]_srl32__0_n_1 ;
  wire \mem_reg[68][15]_srl32__1_n_0 ;
  wire \mem_reg[68][15]_srl32_n_0 ;
  wire \mem_reg[68][15]_srl32_n_1 ;
  wire \mem_reg[68][16]_mux_n_0 ;
  wire \mem_reg[68][16]_srl32__0_n_0 ;
  wire \mem_reg[68][16]_srl32__0_n_1 ;
  wire \mem_reg[68][16]_srl32__1_n_0 ;
  wire \mem_reg[68][16]_srl32_n_0 ;
  wire \mem_reg[68][16]_srl32_n_1 ;
  wire \mem_reg[68][17]_mux_n_0 ;
  wire \mem_reg[68][17]_srl32__0_n_0 ;
  wire \mem_reg[68][17]_srl32__0_n_1 ;
  wire \mem_reg[68][17]_srl32__1_n_0 ;
  wire \mem_reg[68][17]_srl32_n_0 ;
  wire \mem_reg[68][17]_srl32_n_1 ;
  wire \mem_reg[68][18]_mux_n_0 ;
  wire \mem_reg[68][18]_srl32__0_n_0 ;
  wire \mem_reg[68][18]_srl32__0_n_1 ;
  wire \mem_reg[68][18]_srl32__1_n_0 ;
  wire \mem_reg[68][18]_srl32_n_0 ;
  wire \mem_reg[68][18]_srl32_n_1 ;
  wire \mem_reg[68][19]_mux_n_0 ;
  wire \mem_reg[68][19]_srl32__0_n_0 ;
  wire \mem_reg[68][19]_srl32__0_n_1 ;
  wire \mem_reg[68][19]_srl32__1_n_0 ;
  wire \mem_reg[68][19]_srl32_n_0 ;
  wire \mem_reg[68][19]_srl32_n_1 ;
  wire \mem_reg[68][1]_mux_n_0 ;
  wire \mem_reg[68][1]_srl32__0_n_0 ;
  wire \mem_reg[68][1]_srl32__0_n_1 ;
  wire \mem_reg[68][1]_srl32__1_n_0 ;
  wire \mem_reg[68][1]_srl32_n_0 ;
  wire \mem_reg[68][1]_srl32_n_1 ;
  wire \mem_reg[68][20]_mux_n_0 ;
  wire \mem_reg[68][20]_srl32__0_n_0 ;
  wire \mem_reg[68][20]_srl32__0_n_1 ;
  wire \mem_reg[68][20]_srl32__1_n_0 ;
  wire \mem_reg[68][20]_srl32_n_0 ;
  wire \mem_reg[68][20]_srl32_n_1 ;
  wire \mem_reg[68][21]_mux_n_0 ;
  wire \mem_reg[68][21]_srl32__0_n_0 ;
  wire \mem_reg[68][21]_srl32__0_n_1 ;
  wire \mem_reg[68][21]_srl32__1_n_0 ;
  wire \mem_reg[68][21]_srl32_n_0 ;
  wire \mem_reg[68][21]_srl32_n_1 ;
  wire \mem_reg[68][22]_mux_n_0 ;
  wire \mem_reg[68][22]_srl32__0_n_0 ;
  wire \mem_reg[68][22]_srl32__0_n_1 ;
  wire \mem_reg[68][22]_srl32__1_n_0 ;
  wire \mem_reg[68][22]_srl32_n_0 ;
  wire \mem_reg[68][22]_srl32_n_1 ;
  wire \mem_reg[68][23]_mux_n_0 ;
  wire \mem_reg[68][23]_srl32__0_n_0 ;
  wire \mem_reg[68][23]_srl32__0_n_1 ;
  wire \mem_reg[68][23]_srl32__1_n_0 ;
  wire \mem_reg[68][23]_srl32_n_0 ;
  wire \mem_reg[68][23]_srl32_n_1 ;
  wire \mem_reg[68][24]_mux_n_0 ;
  wire \mem_reg[68][24]_srl32__0_n_0 ;
  wire \mem_reg[68][24]_srl32__0_n_1 ;
  wire \mem_reg[68][24]_srl32__1_n_0 ;
  wire \mem_reg[68][24]_srl32_n_0 ;
  wire \mem_reg[68][24]_srl32_n_1 ;
  wire \mem_reg[68][25]_mux_n_0 ;
  wire \mem_reg[68][25]_srl32__0_n_0 ;
  wire \mem_reg[68][25]_srl32__0_n_1 ;
  wire \mem_reg[68][25]_srl32__1_n_0 ;
  wire \mem_reg[68][25]_srl32_n_0 ;
  wire \mem_reg[68][25]_srl32_n_1 ;
  wire \mem_reg[68][26]_mux_n_0 ;
  wire \mem_reg[68][26]_srl32__0_n_0 ;
  wire \mem_reg[68][26]_srl32__0_n_1 ;
  wire \mem_reg[68][26]_srl32__1_n_0 ;
  wire \mem_reg[68][26]_srl32_n_0 ;
  wire \mem_reg[68][26]_srl32_n_1 ;
  wire \mem_reg[68][27]_mux_n_0 ;
  wire \mem_reg[68][27]_srl32__0_n_0 ;
  wire \mem_reg[68][27]_srl32__0_n_1 ;
  wire \mem_reg[68][27]_srl32__1_n_0 ;
  wire \mem_reg[68][27]_srl32_n_0 ;
  wire \mem_reg[68][27]_srl32_n_1 ;
  wire \mem_reg[68][28]_mux_n_0 ;
  wire \mem_reg[68][28]_srl32__0_n_0 ;
  wire \mem_reg[68][28]_srl32__0_n_1 ;
  wire \mem_reg[68][28]_srl32__1_n_0 ;
  wire \mem_reg[68][28]_srl32_n_0 ;
  wire \mem_reg[68][28]_srl32_n_1 ;
  wire \mem_reg[68][29]_mux_n_0 ;
  wire \mem_reg[68][29]_srl32__0_n_0 ;
  wire \mem_reg[68][29]_srl32__0_n_1 ;
  wire \mem_reg[68][29]_srl32__1_n_0 ;
  wire \mem_reg[68][29]_srl32_n_0 ;
  wire \mem_reg[68][29]_srl32_n_1 ;
  wire \mem_reg[68][2]_mux_n_0 ;
  wire \mem_reg[68][2]_srl32__0_n_0 ;
  wire \mem_reg[68][2]_srl32__0_n_1 ;
  wire \mem_reg[68][2]_srl32__1_n_0 ;
  wire \mem_reg[68][2]_srl32_n_0 ;
  wire \mem_reg[68][2]_srl32_n_1 ;
  wire \mem_reg[68][30]_mux_n_0 ;
  wire \mem_reg[68][30]_srl32__0_n_0 ;
  wire \mem_reg[68][30]_srl32__0_n_1 ;
  wire \mem_reg[68][30]_srl32__1_n_0 ;
  wire \mem_reg[68][30]_srl32_n_0 ;
  wire \mem_reg[68][30]_srl32_n_1 ;
  wire \mem_reg[68][31]_mux_n_0 ;
  wire \mem_reg[68][31]_srl32__0_n_0 ;
  wire \mem_reg[68][31]_srl32__0_n_1 ;
  wire \mem_reg[68][31]_srl32__1_n_0 ;
  wire \mem_reg[68][31]_srl32_n_0 ;
  wire \mem_reg[68][31]_srl32_n_1 ;
  wire \mem_reg[68][32]_mux_n_0 ;
  wire \mem_reg[68][32]_srl32__0_n_0 ;
  wire \mem_reg[68][32]_srl32__0_n_1 ;
  wire \mem_reg[68][32]_srl32__1_n_0 ;
  wire \mem_reg[68][32]_srl32_n_0 ;
  wire \mem_reg[68][32]_srl32_n_1 ;
  wire \mem_reg[68][33]_mux_n_0 ;
  wire \mem_reg[68][33]_srl32__0_n_0 ;
  wire \mem_reg[68][33]_srl32__0_n_1 ;
  wire \mem_reg[68][33]_srl32__1_n_0 ;
  wire \mem_reg[68][33]_srl32_n_0 ;
  wire \mem_reg[68][33]_srl32_n_1 ;
  wire \mem_reg[68][34]_mux_n_0 ;
  wire \mem_reg[68][34]_srl32__0_n_0 ;
  wire \mem_reg[68][34]_srl32__0_n_1 ;
  wire \mem_reg[68][34]_srl32__1_n_0 ;
  wire \mem_reg[68][34]_srl32_n_0 ;
  wire \mem_reg[68][34]_srl32_n_1 ;
  wire \mem_reg[68][35]_mux_n_0 ;
  wire \mem_reg[68][35]_srl32__0_n_0 ;
  wire \mem_reg[68][35]_srl32__0_n_1 ;
  wire \mem_reg[68][35]_srl32__1_n_0 ;
  wire \mem_reg[68][35]_srl32_n_0 ;
  wire \mem_reg[68][35]_srl32_n_1 ;
  wire \mem_reg[68][36]_mux_n_0 ;
  wire \mem_reg[68][36]_srl32__0_n_0 ;
  wire \mem_reg[68][36]_srl32__0_n_1 ;
  wire \mem_reg[68][36]_srl32__1_n_0 ;
  wire \mem_reg[68][36]_srl32_n_0 ;
  wire \mem_reg[68][36]_srl32_n_1 ;
  wire \mem_reg[68][37]_mux_n_0 ;
  wire \mem_reg[68][37]_srl32__0_n_0 ;
  wire \mem_reg[68][37]_srl32__0_n_1 ;
  wire \mem_reg[68][37]_srl32__1_n_0 ;
  wire \mem_reg[68][37]_srl32_n_0 ;
  wire \mem_reg[68][37]_srl32_n_1 ;
  wire \mem_reg[68][38]_mux_n_0 ;
  wire \mem_reg[68][38]_srl32__0_n_0 ;
  wire \mem_reg[68][38]_srl32__0_n_1 ;
  wire \mem_reg[68][38]_srl32__1_n_0 ;
  wire \mem_reg[68][38]_srl32_n_0 ;
  wire \mem_reg[68][38]_srl32_n_1 ;
  wire \mem_reg[68][39]_mux_n_0 ;
  wire \mem_reg[68][39]_srl32__0_n_0 ;
  wire \mem_reg[68][39]_srl32__0_n_1 ;
  wire \mem_reg[68][39]_srl32__1_n_0 ;
  wire \mem_reg[68][39]_srl32_n_0 ;
  wire \mem_reg[68][39]_srl32_n_1 ;
  wire \mem_reg[68][3]_mux_n_0 ;
  wire \mem_reg[68][3]_srl32__0_n_0 ;
  wire \mem_reg[68][3]_srl32__0_n_1 ;
  wire \mem_reg[68][3]_srl32__1_n_0 ;
  wire \mem_reg[68][3]_srl32_n_0 ;
  wire \mem_reg[68][3]_srl32_n_1 ;
  wire \mem_reg[68][40]_mux_n_0 ;
  wire \mem_reg[68][40]_srl32__0_n_0 ;
  wire \mem_reg[68][40]_srl32__0_n_1 ;
  wire \mem_reg[68][40]_srl32__1_n_0 ;
  wire \mem_reg[68][40]_srl32_n_0 ;
  wire \mem_reg[68][40]_srl32_n_1 ;
  wire \mem_reg[68][41]_mux_n_0 ;
  wire \mem_reg[68][41]_srl32__0_n_0 ;
  wire \mem_reg[68][41]_srl32__0_n_1 ;
  wire \mem_reg[68][41]_srl32__1_n_0 ;
  wire \mem_reg[68][41]_srl32_n_0 ;
  wire \mem_reg[68][41]_srl32_n_1 ;
  wire \mem_reg[68][42]_mux_n_0 ;
  wire \mem_reg[68][42]_srl32__0_n_0 ;
  wire \mem_reg[68][42]_srl32__0_n_1 ;
  wire \mem_reg[68][42]_srl32__1_n_0 ;
  wire \mem_reg[68][42]_srl32_n_0 ;
  wire \mem_reg[68][42]_srl32_n_1 ;
  wire \mem_reg[68][43]_mux_n_0 ;
  wire \mem_reg[68][43]_srl32__0_n_0 ;
  wire \mem_reg[68][43]_srl32__0_n_1 ;
  wire \mem_reg[68][43]_srl32__1_n_0 ;
  wire \mem_reg[68][43]_srl32_n_0 ;
  wire \mem_reg[68][43]_srl32_n_1 ;
  wire \mem_reg[68][44]_mux_n_0 ;
  wire \mem_reg[68][44]_srl32__0_n_0 ;
  wire \mem_reg[68][44]_srl32__0_n_1 ;
  wire \mem_reg[68][44]_srl32__1_n_0 ;
  wire \mem_reg[68][44]_srl32_n_0 ;
  wire \mem_reg[68][44]_srl32_n_1 ;
  wire \mem_reg[68][45]_mux_n_0 ;
  wire \mem_reg[68][45]_srl32__0_n_0 ;
  wire \mem_reg[68][45]_srl32__0_n_1 ;
  wire \mem_reg[68][45]_srl32__1_n_0 ;
  wire \mem_reg[68][45]_srl32_n_0 ;
  wire \mem_reg[68][45]_srl32_n_1 ;
  wire \mem_reg[68][46]_mux_n_0 ;
  wire \mem_reg[68][46]_srl32__0_n_0 ;
  wire \mem_reg[68][46]_srl32__0_n_1 ;
  wire \mem_reg[68][46]_srl32__1_n_0 ;
  wire \mem_reg[68][46]_srl32_n_0 ;
  wire \mem_reg[68][46]_srl32_n_1 ;
  wire \mem_reg[68][47]_mux_n_0 ;
  wire \mem_reg[68][47]_srl32__0_n_0 ;
  wire \mem_reg[68][47]_srl32__0_n_1 ;
  wire \mem_reg[68][47]_srl32__1_n_0 ;
  wire \mem_reg[68][47]_srl32_n_0 ;
  wire \mem_reg[68][47]_srl32_n_1 ;
  wire \mem_reg[68][48]_mux_n_0 ;
  wire \mem_reg[68][48]_srl32__0_n_0 ;
  wire \mem_reg[68][48]_srl32__0_n_1 ;
  wire \mem_reg[68][48]_srl32__1_n_0 ;
  wire \mem_reg[68][48]_srl32_n_0 ;
  wire \mem_reg[68][48]_srl32_n_1 ;
  wire \mem_reg[68][49]_mux_n_0 ;
  wire \mem_reg[68][49]_srl32__0_n_0 ;
  wire \mem_reg[68][49]_srl32__0_n_1 ;
  wire \mem_reg[68][49]_srl32__1_n_0 ;
  wire \mem_reg[68][49]_srl32_n_0 ;
  wire \mem_reg[68][49]_srl32_n_1 ;
  wire \mem_reg[68][4]_mux_n_0 ;
  wire \mem_reg[68][4]_srl32__0_n_0 ;
  wire \mem_reg[68][4]_srl32__0_n_1 ;
  wire \mem_reg[68][4]_srl32__1_n_0 ;
  wire \mem_reg[68][4]_srl32_n_0 ;
  wire \mem_reg[68][4]_srl32_n_1 ;
  wire \mem_reg[68][50]_mux_n_0 ;
  wire \mem_reg[68][50]_srl32__0_n_0 ;
  wire \mem_reg[68][50]_srl32__0_n_1 ;
  wire \mem_reg[68][50]_srl32__1_n_0 ;
  wire \mem_reg[68][50]_srl32_n_0 ;
  wire \mem_reg[68][50]_srl32_n_1 ;
  wire \mem_reg[68][51]_mux_n_0 ;
  wire \mem_reg[68][51]_srl32__0_n_0 ;
  wire \mem_reg[68][51]_srl32__0_n_1 ;
  wire \mem_reg[68][51]_srl32__1_n_0 ;
  wire \mem_reg[68][51]_srl32_n_0 ;
  wire \mem_reg[68][51]_srl32_n_1 ;
  wire \mem_reg[68][52]_mux_n_0 ;
  wire \mem_reg[68][52]_srl32__0_n_0 ;
  wire \mem_reg[68][52]_srl32__0_n_1 ;
  wire \mem_reg[68][52]_srl32__1_n_0 ;
  wire \mem_reg[68][52]_srl32_n_0 ;
  wire \mem_reg[68][52]_srl32_n_1 ;
  wire \mem_reg[68][53]_mux_n_0 ;
  wire \mem_reg[68][53]_srl32__0_n_0 ;
  wire \mem_reg[68][53]_srl32__0_n_1 ;
  wire \mem_reg[68][53]_srl32__1_n_0 ;
  wire \mem_reg[68][53]_srl32_n_0 ;
  wire \mem_reg[68][53]_srl32_n_1 ;
  wire \mem_reg[68][54]_mux_n_0 ;
  wire \mem_reg[68][54]_srl32__0_n_0 ;
  wire \mem_reg[68][54]_srl32__0_n_1 ;
  wire \mem_reg[68][54]_srl32__1_n_0 ;
  wire \mem_reg[68][54]_srl32_n_0 ;
  wire \mem_reg[68][54]_srl32_n_1 ;
  wire \mem_reg[68][55]_mux_n_0 ;
  wire \mem_reg[68][55]_srl32__0_n_0 ;
  wire \mem_reg[68][55]_srl32__0_n_1 ;
  wire \mem_reg[68][55]_srl32__1_n_0 ;
  wire \mem_reg[68][55]_srl32_n_0 ;
  wire \mem_reg[68][55]_srl32_n_1 ;
  wire \mem_reg[68][56]_mux_n_0 ;
  wire \mem_reg[68][56]_srl32__0_n_0 ;
  wire \mem_reg[68][56]_srl32__0_n_1 ;
  wire \mem_reg[68][56]_srl32__1_n_0 ;
  wire \mem_reg[68][56]_srl32_n_0 ;
  wire \mem_reg[68][56]_srl32_n_1 ;
  wire \mem_reg[68][57]_mux_n_0 ;
  wire \mem_reg[68][57]_srl32__0_n_0 ;
  wire \mem_reg[68][57]_srl32__0_n_1 ;
  wire \mem_reg[68][57]_srl32__1_n_0 ;
  wire \mem_reg[68][57]_srl32_n_0 ;
  wire \mem_reg[68][57]_srl32_n_1 ;
  wire \mem_reg[68][58]_mux_n_0 ;
  wire \mem_reg[68][58]_srl32__0_n_0 ;
  wire \mem_reg[68][58]_srl32__0_n_1 ;
  wire \mem_reg[68][58]_srl32__1_n_0 ;
  wire \mem_reg[68][58]_srl32_n_0 ;
  wire \mem_reg[68][58]_srl32_n_1 ;
  wire \mem_reg[68][59]_mux_n_0 ;
  wire \mem_reg[68][59]_srl32__0_n_0 ;
  wire \mem_reg[68][59]_srl32__0_n_1 ;
  wire \mem_reg[68][59]_srl32__1_n_0 ;
  wire \mem_reg[68][59]_srl32_n_0 ;
  wire \mem_reg[68][59]_srl32_n_1 ;
  wire \mem_reg[68][5]_mux_n_0 ;
  wire \mem_reg[68][5]_srl32__0_n_0 ;
  wire \mem_reg[68][5]_srl32__0_n_1 ;
  wire \mem_reg[68][5]_srl32__1_n_0 ;
  wire \mem_reg[68][5]_srl32_n_0 ;
  wire \mem_reg[68][5]_srl32_n_1 ;
  wire \mem_reg[68][60]_mux_n_0 ;
  wire \mem_reg[68][60]_srl32__0_n_0 ;
  wire \mem_reg[68][60]_srl32__0_n_1 ;
  wire \mem_reg[68][60]_srl32__1_n_0 ;
  wire \mem_reg[68][60]_srl32_n_0 ;
  wire \mem_reg[68][60]_srl32_n_1 ;
  wire \mem_reg[68][61]_mux_n_0 ;
  wire \mem_reg[68][61]_srl32__0_n_0 ;
  wire \mem_reg[68][61]_srl32__0_n_1 ;
  wire \mem_reg[68][61]_srl32__1_n_0 ;
  wire \mem_reg[68][61]_srl32_n_0 ;
  wire \mem_reg[68][61]_srl32_n_1 ;
  wire \mem_reg[68][64]_mux_n_0 ;
  wire \mem_reg[68][64]_srl32__0_n_0 ;
  wire \mem_reg[68][64]_srl32__0_n_1 ;
  wire \mem_reg[68][64]_srl32__1_n_0 ;
  wire \mem_reg[68][64]_srl32_n_0 ;
  wire \mem_reg[68][64]_srl32_n_1 ;
  wire \mem_reg[68][65]_mux_n_0 ;
  wire \mem_reg[68][65]_srl32__0_n_0 ;
  wire \mem_reg[68][65]_srl32__0_n_1 ;
  wire \mem_reg[68][65]_srl32__1_n_0 ;
  wire \mem_reg[68][65]_srl32_n_0 ;
  wire \mem_reg[68][65]_srl32_n_1 ;
  wire \mem_reg[68][66]_mux_n_0 ;
  wire \mem_reg[68][66]_srl32__0_n_0 ;
  wire \mem_reg[68][66]_srl32__0_n_1 ;
  wire \mem_reg[68][66]_srl32__1_n_0 ;
  wire \mem_reg[68][66]_srl32_n_0 ;
  wire \mem_reg[68][66]_srl32_n_1 ;
  wire \mem_reg[68][67]_mux_n_0 ;
  wire \mem_reg[68][67]_srl32__0_n_0 ;
  wire \mem_reg[68][67]_srl32__0_n_1 ;
  wire \mem_reg[68][67]_srl32__1_n_0 ;
  wire \mem_reg[68][67]_srl32_n_0 ;
  wire \mem_reg[68][67]_srl32_n_1 ;
  wire \mem_reg[68][68]_mux_n_0 ;
  wire \mem_reg[68][68]_srl32__0_n_0 ;
  wire \mem_reg[68][68]_srl32__0_n_1 ;
  wire \mem_reg[68][68]_srl32__1_n_0 ;
  wire \mem_reg[68][68]_srl32_n_0 ;
  wire \mem_reg[68][68]_srl32_n_1 ;
  wire \mem_reg[68][69]_mux_n_0 ;
  wire \mem_reg[68][69]_srl32__0_n_0 ;
  wire \mem_reg[68][69]_srl32__0_n_1 ;
  wire \mem_reg[68][69]_srl32__1_n_0 ;
  wire \mem_reg[68][69]_srl32_n_0 ;
  wire \mem_reg[68][69]_srl32_n_1 ;
  wire \mem_reg[68][6]_mux_n_0 ;
  wire \mem_reg[68][6]_srl32__0_n_0 ;
  wire \mem_reg[68][6]_srl32__0_n_1 ;
  wire \mem_reg[68][6]_srl32__1_n_0 ;
  wire \mem_reg[68][6]_srl32_n_0 ;
  wire \mem_reg[68][6]_srl32_n_1 ;
  wire \mem_reg[68][70]_mux_n_0 ;
  wire \mem_reg[68][70]_srl32__0_n_0 ;
  wire \mem_reg[68][70]_srl32__0_n_1 ;
  wire \mem_reg[68][70]_srl32__1_n_0 ;
  wire \mem_reg[68][70]_srl32_n_0 ;
  wire \mem_reg[68][70]_srl32_n_1 ;
  wire \mem_reg[68][71]_mux_n_0 ;
  wire \mem_reg[68][71]_srl32__0_n_0 ;
  wire \mem_reg[68][71]_srl32__0_n_1 ;
  wire \mem_reg[68][71]_srl32__1_n_0 ;
  wire \mem_reg[68][71]_srl32_n_0 ;
  wire \mem_reg[68][71]_srl32_n_1 ;
  wire \mem_reg[68][72]_mux_n_0 ;
  wire \mem_reg[68][72]_srl32__0_n_0 ;
  wire \mem_reg[68][72]_srl32__0_n_1 ;
  wire \mem_reg[68][72]_srl32__1_n_0 ;
  wire \mem_reg[68][72]_srl32_n_0 ;
  wire \mem_reg[68][72]_srl32_n_1 ;
  wire \mem_reg[68][73]_mux_n_0 ;
  wire \mem_reg[68][73]_srl32__0_n_0 ;
  wire \mem_reg[68][73]_srl32__0_n_1 ;
  wire \mem_reg[68][73]_srl32__1_n_0 ;
  wire \mem_reg[68][73]_srl32_n_0 ;
  wire \mem_reg[68][73]_srl32_n_1 ;
  wire \mem_reg[68][74]_mux_n_0 ;
  wire \mem_reg[68][74]_srl32__0_n_0 ;
  wire \mem_reg[68][74]_srl32__0_n_1 ;
  wire \mem_reg[68][74]_srl32__1_n_0 ;
  wire \mem_reg[68][74]_srl32_n_0 ;
  wire \mem_reg[68][74]_srl32_n_1 ;
  wire \mem_reg[68][75]_mux_n_0 ;
  wire \mem_reg[68][75]_srl32__0_n_0 ;
  wire \mem_reg[68][75]_srl32__0_n_1 ;
  wire \mem_reg[68][75]_srl32__1_n_0 ;
  wire \mem_reg[68][75]_srl32_n_0 ;
  wire \mem_reg[68][75]_srl32_n_1 ;
  wire \mem_reg[68][76]_mux_n_0 ;
  wire \mem_reg[68][76]_srl32__0_n_0 ;
  wire \mem_reg[68][76]_srl32__0_n_1 ;
  wire \mem_reg[68][76]_srl32__1_n_0 ;
  wire \mem_reg[68][76]_srl32_n_0 ;
  wire \mem_reg[68][76]_srl32_n_1 ;
  wire \mem_reg[68][77]_mux_n_0 ;
  wire \mem_reg[68][77]_srl32__0_n_0 ;
  wire \mem_reg[68][77]_srl32__0_n_1 ;
  wire \mem_reg[68][77]_srl32__1_n_0 ;
  wire \mem_reg[68][77]_srl32_n_0 ;
  wire \mem_reg[68][77]_srl32_n_1 ;
  wire \mem_reg[68][78]_mux_n_0 ;
  wire \mem_reg[68][78]_srl32__0_n_0 ;
  wire \mem_reg[68][78]_srl32__0_n_1 ;
  wire \mem_reg[68][78]_srl32__1_n_0 ;
  wire \mem_reg[68][78]_srl32_n_0 ;
  wire \mem_reg[68][78]_srl32_n_1 ;
  wire \mem_reg[68][79]_mux_n_0 ;
  wire \mem_reg[68][79]_srl32__0_n_0 ;
  wire \mem_reg[68][79]_srl32__0_n_1 ;
  wire \mem_reg[68][79]_srl32__1_n_0 ;
  wire \mem_reg[68][79]_srl32_n_0 ;
  wire \mem_reg[68][79]_srl32_n_1 ;
  wire \mem_reg[68][7]_mux_n_0 ;
  wire \mem_reg[68][7]_srl32__0_n_0 ;
  wire \mem_reg[68][7]_srl32__0_n_1 ;
  wire \mem_reg[68][7]_srl32__1_n_0 ;
  wire \mem_reg[68][7]_srl32_n_0 ;
  wire \mem_reg[68][7]_srl32_n_1 ;
  wire \mem_reg[68][80]_mux_n_0 ;
  wire \mem_reg[68][80]_srl32__0_n_0 ;
  wire \mem_reg[68][80]_srl32__0_n_1 ;
  wire \mem_reg[68][80]_srl32__1_n_0 ;
  wire \mem_reg[68][80]_srl32_n_0 ;
  wire \mem_reg[68][80]_srl32_n_1 ;
  wire \mem_reg[68][81]_mux_n_0 ;
  wire \mem_reg[68][81]_srl32__0_n_0 ;
  wire \mem_reg[68][81]_srl32__0_n_1 ;
  wire \mem_reg[68][81]_srl32__1_n_0 ;
  wire \mem_reg[68][81]_srl32_n_0 ;
  wire \mem_reg[68][81]_srl32_n_1 ;
  wire \mem_reg[68][82]_mux_n_0 ;
  wire \mem_reg[68][82]_srl32__0_n_0 ;
  wire \mem_reg[68][82]_srl32__0_n_1 ;
  wire \mem_reg[68][82]_srl32__1_n_0 ;
  wire \mem_reg[68][82]_srl32_n_0 ;
  wire \mem_reg[68][82]_srl32_n_1 ;
  wire \mem_reg[68][83]_mux_n_0 ;
  wire \mem_reg[68][83]_srl32__0_n_0 ;
  wire \mem_reg[68][83]_srl32__0_n_1 ;
  wire \mem_reg[68][83]_srl32__1_n_0 ;
  wire \mem_reg[68][83]_srl32_n_0 ;
  wire \mem_reg[68][83]_srl32_n_1 ;
  wire \mem_reg[68][84]_mux_n_0 ;
  wire \mem_reg[68][84]_srl32__0_n_0 ;
  wire \mem_reg[68][84]_srl32__0_n_1 ;
  wire \mem_reg[68][84]_srl32__1_n_0 ;
  wire \mem_reg[68][84]_srl32_n_0 ;
  wire \mem_reg[68][84]_srl32_n_1 ;
  wire \mem_reg[68][85]_mux_n_0 ;
  wire \mem_reg[68][85]_srl32__0_n_0 ;
  wire \mem_reg[68][85]_srl32__0_n_1 ;
  wire \mem_reg[68][85]_srl32__1_n_0 ;
  wire \mem_reg[68][85]_srl32_n_0 ;
  wire \mem_reg[68][85]_srl32_n_1 ;
  wire \mem_reg[68][86]_mux_n_0 ;
  wire \mem_reg[68][86]_srl32__0_n_0 ;
  wire \mem_reg[68][86]_srl32__0_n_1 ;
  wire \mem_reg[68][86]_srl32__1_n_0 ;
  wire \mem_reg[68][86]_srl32_n_0 ;
  wire \mem_reg[68][86]_srl32_n_1 ;
  wire \mem_reg[68][87]_mux_n_0 ;
  wire \mem_reg[68][87]_srl32__0_n_0 ;
  wire \mem_reg[68][87]_srl32__0_n_1 ;
  wire \mem_reg[68][87]_srl32__1_n_0 ;
  wire \mem_reg[68][87]_srl32_n_0 ;
  wire \mem_reg[68][87]_srl32_n_1 ;
  wire \mem_reg[68][88]_mux_n_0 ;
  wire \mem_reg[68][88]_srl32__0_n_0 ;
  wire \mem_reg[68][88]_srl32__0_n_1 ;
  wire \mem_reg[68][88]_srl32__1_n_0 ;
  wire \mem_reg[68][88]_srl32_n_0 ;
  wire \mem_reg[68][88]_srl32_n_1 ;
  wire \mem_reg[68][89]_mux_n_0 ;
  wire \mem_reg[68][89]_srl32__0_n_0 ;
  wire \mem_reg[68][89]_srl32__0_n_1 ;
  wire \mem_reg[68][89]_srl32__1_n_0 ;
  wire \mem_reg[68][89]_srl32_n_0 ;
  wire \mem_reg[68][89]_srl32_n_1 ;
  wire \mem_reg[68][8]_mux_n_0 ;
  wire \mem_reg[68][8]_srl32__0_n_0 ;
  wire \mem_reg[68][8]_srl32__0_n_1 ;
  wire \mem_reg[68][8]_srl32__1_n_0 ;
  wire \mem_reg[68][8]_srl32_n_0 ;
  wire \mem_reg[68][8]_srl32_n_1 ;
  wire \mem_reg[68][90]_mux_n_0 ;
  wire \mem_reg[68][90]_srl32__0_n_0 ;
  wire \mem_reg[68][90]_srl32__0_n_1 ;
  wire \mem_reg[68][90]_srl32__1_n_0 ;
  wire \mem_reg[68][90]_srl32_n_0 ;
  wire \mem_reg[68][90]_srl32_n_1 ;
  wire \mem_reg[68][91]_mux_n_0 ;
  wire \mem_reg[68][91]_srl32__0_n_0 ;
  wire \mem_reg[68][91]_srl32__0_n_1 ;
  wire \mem_reg[68][91]_srl32__1_n_0 ;
  wire \mem_reg[68][91]_srl32_n_0 ;
  wire \mem_reg[68][91]_srl32_n_1 ;
  wire \mem_reg[68][92]_mux_n_0 ;
  wire \mem_reg[68][92]_srl32__0_n_0 ;
  wire \mem_reg[68][92]_srl32__0_n_1 ;
  wire \mem_reg[68][92]_srl32__1_n_0 ;
  wire \mem_reg[68][92]_srl32_n_0 ;
  wire \mem_reg[68][92]_srl32_n_1 ;
  wire \mem_reg[68][93]_mux_n_0 ;
  wire \mem_reg[68][93]_srl32__0_n_0 ;
  wire \mem_reg[68][93]_srl32__0_n_1 ;
  wire \mem_reg[68][93]_srl32__1_n_0 ;
  wire \mem_reg[68][93]_srl32_n_0 ;
  wire \mem_reg[68][93]_srl32_n_1 ;
  wire \mem_reg[68][94]_mux_n_0 ;
  wire \mem_reg[68][94]_srl32__0_n_0 ;
  wire \mem_reg[68][94]_srl32__0_n_1 ;
  wire \mem_reg[68][94]_srl32__1_n_0 ;
  wire \mem_reg[68][94]_srl32_n_0 ;
  wire \mem_reg[68][94]_srl32_n_1 ;
  wire \mem_reg[68][95]_mux_n_0 ;
  wire [93:0]\mem_reg[68][95]_srl32__0_0 ;
  wire \mem_reg[68][95]_srl32__0_n_0 ;
  wire \mem_reg[68][95]_srl32__0_n_1 ;
  wire \mem_reg[68][95]_srl32__1_n_0 ;
  wire \mem_reg[68][95]_srl32_n_0 ;
  wire \mem_reg[68][95]_srl32_n_1 ;
  wire \mem_reg[68][9]_mux_n_0 ;
  wire \mem_reg[68][9]_srl32__0_n_0 ;
  wire \mem_reg[68][9]_srl32__0_n_1 ;
  wire \mem_reg[68][9]_srl32__1_n_0 ;
  wire \mem_reg[68][9]_srl32_n_0 ;
  wire \mem_reg[68][9]_srl32_n_1 ;
  wire pop0;
  wire \pout[0]_i_1__3_n_0 ;
  wire \pout[0]_rep_i_1__1_n_0 ;
  wire \pout[0]_rep_i_1__2_n_0 ;
  wire \pout[6]_i_1__2_n_0 ;
  wire \pout[6]_i_2__2_n_0 ;
  wire \pout[6]_i_3__0_n_0 ;
  wire [6:0]pout_reg;
  wire [0:0]\pout_reg[0]_rep_0 ;
  wire [0:0]\pout_reg[0]_rep__0_0 ;
  wire \pout_reg[0]_rep__0_n_0 ;
  wire [0:0]\pout_reg[1]_rep_0 ;
  wire \pout_reg[1]_rep__0_n_0 ;
  wire \pout_reg[2]_rep__0_n_0 ;
  wire \pout_reg[3]_rep_n_0 ;
  wire [1:0]\pout_reg[4]_0 ;
  wire \pout_reg[4]_rep__0_n_0 ;
  wire \pout_reg[4]_rep_n_0 ;
  wire [5:0]\pout_reg[5]_0 ;
  wire push;
  wire \q[0]_i_1__1_n_0 ;
  wire \q[10]_i_1__0_n_0 ;
  wire \q[11]_i_1__0_n_0 ;
  wire \q[12]_i_1__0_n_0 ;
  wire \q[13]_i_1__0_n_0 ;
  wire \q[14]_i_1__0_n_0 ;
  wire \q[15]_i_1__0_n_0 ;
  wire \q[16]_i_1__0_n_0 ;
  wire \q[17]_i_1__0_n_0 ;
  wire \q[18]_i_1__0_n_0 ;
  wire \q[19]_i_1__0_n_0 ;
  wire \q[1]_i_1__1_n_0 ;
  wire \q[20]_i_1__0_n_0 ;
  wire \q[21]_i_1__0_n_0 ;
  wire \q[22]_i_1__0_n_0 ;
  wire \q[23]_i_1__0_n_0 ;
  wire \q[24]_i_1__0_n_0 ;
  wire \q[25]_i_1__0_n_0 ;
  wire \q[26]_i_1__0_n_0 ;
  wire \q[27]_i_1__0_n_0 ;
  wire \q[28]_i_1__0_n_0 ;
  wire \q[29]_i_1__0_n_0 ;
  wire \q[2]_i_1__1_n_0 ;
  wire \q[30]_i_1__0_n_0 ;
  wire \q[31]_i_1__0_n_0 ;
  wire \q[32]_i_1__0_n_0 ;
  wire \q[33]_i_1__0_n_0 ;
  wire \q[34]_i_1__0_n_0 ;
  wire \q[35]_i_1__0_n_0 ;
  wire \q[36]_i_1__0_n_0 ;
  wire \q[37]_i_1__0_n_0 ;
  wire \q[38]_i_1__0_n_0 ;
  wire \q[39]_i_1__0_n_0 ;
  wire \q[3]_i_1__1_n_0 ;
  wire \q[40]_i_1__0_n_0 ;
  wire \q[41]_i_1__0_n_0 ;
  wire \q[42]_i_1__0_n_0 ;
  wire \q[43]_i_1__0_n_0 ;
  wire \q[44]_i_1__0_n_0 ;
  wire \q[45]_i_1__0_n_0 ;
  wire \q[46]_i_1__0_n_0 ;
  wire \q[47]_i_1__0_n_0 ;
  wire \q[48]_i_1__0_n_0 ;
  wire \q[49]_i_1__0_n_0 ;
  wire \q[4]_i_1__0_n_0 ;
  wire \q[50]_i_1__0_n_0 ;
  wire \q[51]_i_1__0_n_0 ;
  wire \q[52]_i_1__0_n_0 ;
  wire \q[53]_i_1__0_n_0 ;
  wire \q[54]_i_1__0_n_0 ;
  wire \q[55]_i_1__0_n_0 ;
  wire \q[56]_i_1__0_n_0 ;
  wire \q[57]_i_1__0_n_0 ;
  wire \q[58]_i_1__0_n_0 ;
  wire \q[59]_i_1__0_n_0 ;
  wire \q[5]_i_1__0_n_0 ;
  wire \q[60]_i_1__0_n_0 ;
  wire \q[61]_i_1__0_n_0 ;
  wire \q[64]_i_1__0_n_0 ;
  wire \q[65]_i_1__0_n_0 ;
  wire \q[66]_i_1__0_n_0 ;
  wire \q[67]_i_1__0_n_0 ;
  wire \q[68]_i_1__0_n_0 ;
  wire \q[69]_i_1__0_n_0 ;
  wire \q[6]_i_1__0_n_0 ;
  wire \q[70]_i_1__0_n_0 ;
  wire \q[71]_i_1__0_n_0 ;
  wire \q[72]_i_1__0_n_0 ;
  wire \q[73]_i_1__0_n_0 ;
  wire \q[74]_i_1__0_n_0 ;
  wire \q[75]_i_1__0_n_0 ;
  wire \q[76]_i_1__0_n_0 ;
  wire \q[77]_i_1__0_n_0 ;
  wire \q[78]_i_1__0_n_0 ;
  wire \q[79]_i_1__0_n_0 ;
  wire \q[7]_i_1__0_n_0 ;
  wire \q[80]_i_1__0_n_0 ;
  wire \q[81]_i_1__0_n_0 ;
  wire \q[82]_i_1__0_n_0 ;
  wire \q[83]_i_1__0_n_0 ;
  wire \q[84]_i_1__0_n_0 ;
  wire \q[85]_i_1__0_n_0 ;
  wire \q[86]_i_1__0_n_0 ;
  wire \q[87]_i_1__0_n_0 ;
  wire \q[88]_i_1__0_n_0 ;
  wire \q[89]_i_1__0_n_0 ;
  wire \q[8]_i_1__0_n_0 ;
  wire \q[90]_i_1__0_n_0 ;
  wire \q[91]_i_1__0_n_0 ;
  wire \q[92]_i_1__0_n_0 ;
  wire \q[93]_i_1__0_n_0 ;
  wire \q[94]_i_1__0_n_0 ;
  wire \q[95]_i_1__0_n_0 ;
  wire \q[9]_i_1__0_n_0 ;
  wire [6:0]\q_reg[70]_0 ;
  wire [7:0]\q_reg[86]_0 ;
  wire [90:0]\q_reg[92]_0 ;
  wire [6:0]\q_reg[93]_0 ;
  wire readRequestFIFONotEmpty;
  wire rs2f_rreq_ack;
  wire \sect_len_buf_reg[4] ;
  wire \sect_len_buf_reg[7] ;
  wire \NLW_mem_reg[68][0]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][10]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][11]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][12]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][13]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][14]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][15]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][16]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][17]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][18]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][19]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][1]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][20]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][21]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][22]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][23]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][24]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][25]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][26]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][27]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][28]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][29]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][2]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][30]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][31]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][32]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][33]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][34]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][35]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][36]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][37]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][38]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][39]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][3]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][40]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][41]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][42]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][43]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][44]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][45]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][46]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][47]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][48]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][49]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][4]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][50]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][51]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][52]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][53]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][54]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][55]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][56]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][57]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][58]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][59]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][5]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][60]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][61]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][64]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][65]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][66]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][67]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][68]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][69]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][6]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][70]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][71]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][72]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][73]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][74]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][75]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][76]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][77]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][78]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][79]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][7]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][80]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][81]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][82]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][83]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][84]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][85]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][86]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][87]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][88]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][89]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][8]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][90]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][91]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][92]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][93]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][94]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][95]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][9]_srl32__1_Q31_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__0_i_1
       (.I0(\q_reg[92]_0 [76]),
        .O(S[7]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__0_i_2
       (.I0(\q_reg[92]_0 [75]),
        .O(S[6]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__0_i_3
       (.I0(\q_reg[92]_0 [74]),
        .O(S[5]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__0_i_4
       (.I0(\q_reg[92]_0 [73]),
        .O(S[4]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__0_i_5
       (.I0(\q_reg[92]_0 [72]),
        .O(S[3]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__0_i_6
       (.I0(\q_reg[92]_0 [71]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__0_i_7
       (.I0(\q_reg[92]_0 [70]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__0_i_8
       (.I0(\q_reg[92]_0 [69]),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__1_i_1
       (.I0(\q_reg[92]_0 [84]),
        .O(\q_reg[86]_0 [7]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__1_i_2
       (.I0(\q_reg[92]_0 [83]),
        .O(\q_reg[86]_0 [6]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__1_i_3
       (.I0(\q_reg[92]_0 [82]),
        .O(\q_reg[86]_0 [5]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__1_i_4
       (.I0(\q_reg[92]_0 [81]),
        .O(\q_reg[86]_0 [4]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__1_i_5
       (.I0(\q_reg[92]_0 [80]),
        .O(\q_reg[86]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__1_i_6
       (.I0(\q_reg[92]_0 [79]),
        .O(\q_reg[86]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__1_i_7
       (.I0(\q_reg[92]_0 [78]),
        .O(\q_reg[86]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__1_i_8
       (.I0(\q_reg[92]_0 [77]),
        .O(\q_reg[86]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__2_i_1
       (.I0(fifo_rreq_data[93]),
        .O(\q_reg[93]_0 [6]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__2_i_2
       (.I0(\q_reg[92]_0 [90]),
        .O(\q_reg[93]_0 [5]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__2_i_3
       (.I0(\q_reg[92]_0 [89]),
        .O(\q_reg[93]_0 [4]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__2_i_4
       (.I0(\q_reg[92]_0 [88]),
        .O(\q_reg[93]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__2_i_5
       (.I0(\q_reg[92]_0 [87]),
        .O(\q_reg[93]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__2_i_6
       (.I0(\q_reg[92]_0 [86]),
        .O(\q_reg[93]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__2_i_7
       (.I0(\q_reg[92]_0 [85]),
        .O(\q_reg[93]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry_i_1
       (.I0(\q_reg[92]_0 [68]),
        .O(\q_reg[70]_0 [6]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry_i_2
       (.I0(\q_reg[92]_0 [67]),
        .O(\q_reg[70]_0 [5]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry_i_3
       (.I0(\q_reg[92]_0 [66]),
        .O(\q_reg[70]_0 [4]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry_i_4
       (.I0(\q_reg[92]_0 [65]),
        .O(\q_reg[70]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry_i_5
       (.I0(\q_reg[92]_0 [64]),
        .O(\q_reg[70]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry_i_6
       (.I0(\q_reg[92]_0 [63]),
        .O(\q_reg[70]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry_i_7
       (.I0(\q_reg[92]_0 [62]),
        .O(\q_reg[70]_0 [0]));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.arlen_buf[3]_i_4 
       (.I0(Q[3]),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3 [3]),
        .I2(\could_multi_bursts.arlen_buf[3]_i_3 [5]),
        .I3(Q[5]),
        .I4(\could_multi_bursts.arlen_buf[3]_i_3 [4]),
        .I5(Q[4]),
        .O(\sect_len_buf_reg[7] ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.arlen_buf[3]_i_5 
       (.I0(Q[0]),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3 [0]),
        .I2(\could_multi_bursts.arlen_buf[3]_i_3 [1]),
        .I3(Q[1]),
        .I4(\could_multi_bursts.arlen_buf[3]_i_3 [2]),
        .I5(Q[2]),
        .O(\sect_len_buf_reg[4] ));
  LUT5 #(
    .INIT(32'h8FFF8080)) 
    data_vld_i_1__6
       (.I0(rs2f_rreq_ack),
        .I1(\pout_reg[0]_rep__0_0 ),
        .I2(\pout[6]_i_2__2_n_0 ),
        .I3(data_vld_i_2__0_n_0),
        .I4(data_vld_reg_n_0),
        .O(data_vld_i_1__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT5 #(
    .INIT(32'h20AAAAAA)) 
    data_vld_i_2__0
       (.I0(data_vld_reg_n_0),
        .I1(data_vld_reg_0),
        .I2(CO),
        .I3(data_vld_reg_1),
        .I4(readRequestFIFONotEmpty),
        .O(data_vld_i_2__0_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__6_n_0),
        .Q(data_vld_reg_n_0),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    empty_n_i_1__2
       (.I0(empty_n_i_2__1_n_0),
        .O(pop0));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'h8808)) 
    empty_n_i_2__1
       (.I0(readRequestFIFONotEmpty),
        .I1(data_vld_reg_1),
        .I2(CO),
        .I3(data_vld_reg_0),
        .O(empty_n_i_2__1_n_0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(pop0),
        .D(data_vld_reg_n_0),
        .Q(readRequestFIFONotEmpty),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFA2FFAAAA)) 
    full_n_i_1__8
       (.I0(rs2f_rreq_ack),
        .I1(\pout_reg[0]_rep__0_0 ),
        .I2(full_n_i_2__2_n_0),
        .I3(empty_n_i_2__1_n_0),
        .I4(data_vld_reg_n_0),
        .I5(ap_rst_n_inv),
        .O(full_n_i_1__8_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFBFFFFFF)) 
    full_n_i_2__2
       (.I0(pout_reg[5]),
        .I1(pout_reg[6]),
        .I2(A),
        .I3(\pout_reg[1]_rep_0 ),
        .I4(\pout_reg[0]_rep_0 ),
        .I5(full_n_i_3__1_n_0),
        .O(full_n_i_2__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'hE)) 
    full_n_i_3__1
       (.I0(\pout_reg[4]_0 [0]),
        .I1(\pout_reg[4]_0 [1]),
        .O(full_n_i_3__1_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__8_n_0),
        .Q(rs2f_rreq_ack),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h8888888A)) 
    invalid_len_event_i_1__0
       (.I0(readRequestFIFONotEmpty),
        .I1(fifo_rreq_data[95]),
        .I2(invalid_len_event_i_2_n_0),
        .I3(invalid_len_event_i_3_n_0),
        .I4(invalid_len_event_i_4_n_0),
        .O(invalid_len_event0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    invalid_len_event_i_2
       (.I0(invalid_len_event_i_5_n_0),
        .I1(invalid_len_event_i_6_n_0),
        .I2(invalid_len_event_i_7_n_0),
        .I3(\q_reg[92]_0 [70]),
        .I4(\q_reg[92]_0 [80]),
        .I5(\q_reg[92]_0 [68]),
        .O(invalid_len_event_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    invalid_len_event_i_3
       (.I0(\q_reg[92]_0 [73]),
        .I1(\q_reg[92]_0 [75]),
        .I2(\q_reg[92]_0 [65]),
        .I3(\q_reg[92]_0 [64]),
        .I4(invalid_len_event_i_8_n_0),
        .O(invalid_len_event_i_3_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    invalid_len_event_i_4
       (.I0(\q_reg[92]_0 [79]),
        .I1(\q_reg[92]_0 [87]),
        .I2(\q_reg[92]_0 [69]),
        .I3(\q_reg[92]_0 [84]),
        .I4(invalid_len_event_i_9_n_0),
        .O(invalid_len_event_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    invalid_len_event_i_5
       (.I0(\q_reg[92]_0 [82]),
        .I1(\q_reg[92]_0 [72]),
        .I2(\q_reg[92]_0 [78]),
        .I3(\q_reg[92]_0 [66]),
        .O(invalid_len_event_i_5_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    invalid_len_event_i_6
       (.I0(fifo_rreq_data[94]),
        .I1(\q_reg[92]_0 [62]),
        .I2(\q_reg[92]_0 [76]),
        .I3(\q_reg[92]_0 [74]),
        .O(invalid_len_event_i_6_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    invalid_len_event_i_7
       (.I0(\q_reg[92]_0 [81]),
        .I1(\q_reg[92]_0 [77]),
        .I2(\q_reg[92]_0 [90]),
        .I3(\q_reg[92]_0 [71]),
        .O(invalid_len_event_i_7_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    invalid_len_event_i_8
       (.I0(fifo_rreq_data[93]),
        .I1(\q_reg[92]_0 [63]),
        .I2(\q_reg[92]_0 [85]),
        .I3(\q_reg[92]_0 [83]),
        .O(invalid_len_event_i_8_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    invalid_len_event_i_9
       (.I0(\q_reg[92]_0 [89]),
        .I1(\q_reg[92]_0 [67]),
        .I2(\q_reg[92]_0 [88]),
        .I3(\q_reg[92]_0 [86]),
        .O(invalid_len_event_i_9_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    last_sect_carry__1_i_1__0
       (.I0(last_sect_carry__1[3]),
        .I1(last_sect_carry__1_0[3]),
        .O(\end_addr_buf_reg[63] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_2__0
       (.I0(last_sect_carry__1[2]),
        .I1(last_sect_carry__1_0[2]),
        .I2(last_sect_carry__1_0[1]),
        .I3(last_sect_carry__1[1]),
        .I4(last_sect_carry__1_0[0]),
        .I5(last_sect_carry__1[0]),
        .O(\end_addr_buf_reg[63] [0]));
  MUXF7 \mem_reg[68][0]_mux 
       (.I0(\mem_reg[68][0]_srl32_n_0 ),
        .I1(\mem_reg[68][0]_srl32__0_n_0 ),
        .O(\mem_reg[68][0]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][0]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][0]_srl32 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,\pout_reg[2]_rep__0_n_0 ,\pout_reg[1]_rep_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [0]),
        .Q(\mem_reg[68][0]_srl32_n_0 ),
        .Q31(\mem_reg[68][0]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][0]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][0]_srl32__0 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,\pout_reg[2]_rep__0_n_0 ,\pout_reg[1]_rep_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][0]_srl32_n_1 ),
        .Q(\mem_reg[68][0]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][0]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][0]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][0]_srl32__1 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,\pout_reg[2]_rep__0_n_0 ,\pout_reg[1]_rep_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][0]_srl32__0_n_1 ),
        .Q(\mem_reg[68][0]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][0]_srl32__1_Q31_UNCONNECTED ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[68][0]_srl32_i_1__1 
       (.I0(rs2f_rreq_ack),
        .I1(\pout_reg[0]_rep__0_0 ),
        .O(push));
  MUXF7 \mem_reg[68][10]_mux 
       (.I0(\mem_reg[68][10]_srl32_n_0 ),
        .I1(\mem_reg[68][10]_srl32__0_n_0 ),
        .O(\mem_reg[68][10]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][10]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][10]_srl32 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,A,\pout_reg[1]_rep__0_n_0 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [10]),
        .Q(\mem_reg[68][10]_srl32_n_0 ),
        .Q31(\mem_reg[68][10]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][10]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][10]_srl32__0 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,A,\pout_reg[1]_rep__0_n_0 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][10]_srl32_n_1 ),
        .Q(\mem_reg[68][10]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][10]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][10]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][10]_srl32__1 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,A,\pout_reg[1]_rep__0_n_0 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][10]_srl32__0_n_1 ),
        .Q(\mem_reg[68][10]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][10]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][11]_mux 
       (.I0(\mem_reg[68][11]_srl32_n_0 ),
        .I1(\mem_reg[68][11]_srl32__0_n_0 ),
        .O(\mem_reg[68][11]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][11]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][11]_srl32 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,A,\pout_reg[1]_rep__0_n_0 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [11]),
        .Q(\mem_reg[68][11]_srl32_n_0 ),
        .Q31(\mem_reg[68][11]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][11]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][11]_srl32__0 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,A,\pout_reg[1]_rep__0_n_0 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][11]_srl32_n_1 ),
        .Q(\mem_reg[68][11]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][11]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][11]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][11]_srl32__1 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,A,\pout_reg[1]_rep__0_n_0 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][11]_srl32__0_n_1 ),
        .Q(\mem_reg[68][11]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][11]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][12]_mux 
       (.I0(\mem_reg[68][12]_srl32_n_0 ),
        .I1(\mem_reg[68][12]_srl32__0_n_0 ),
        .O(\mem_reg[68][12]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][12]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][12]_srl32 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,A,\pout_reg[1]_rep__0_n_0 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [12]),
        .Q(\mem_reg[68][12]_srl32_n_0 ),
        .Q31(\mem_reg[68][12]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][12]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][12]_srl32__0 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,A,\pout_reg[1]_rep__0_n_0 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][12]_srl32_n_1 ),
        .Q(\mem_reg[68][12]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][12]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][12]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][12]_srl32__1 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,A,\pout_reg[1]_rep__0_n_0 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][12]_srl32__0_n_1 ),
        .Q(\mem_reg[68][12]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][12]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][13]_mux 
       (.I0(\mem_reg[68][13]_srl32_n_0 ),
        .I1(\mem_reg[68][13]_srl32__0_n_0 ),
        .O(\mem_reg[68][13]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][13]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][13]_srl32 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,A,\pout_reg[1]_rep__0_n_0 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [13]),
        .Q(\mem_reg[68][13]_srl32_n_0 ),
        .Q31(\mem_reg[68][13]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][13]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][13]_srl32__0 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,A,\pout_reg[1]_rep__0_n_0 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][13]_srl32_n_1 ),
        .Q(\mem_reg[68][13]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][13]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][13]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][13]_srl32__1 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,A,\pout_reg[1]_rep__0_n_0 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][13]_srl32__0_n_1 ),
        .Q(\mem_reg[68][13]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][13]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][14]_mux 
       (.I0(\mem_reg[68][14]_srl32_n_0 ),
        .I1(\mem_reg[68][14]_srl32__0_n_0 ),
        .O(\mem_reg[68][14]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][14]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][14]_srl32 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,A,\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [14]),
        .Q(\mem_reg[68][14]_srl32_n_0 ),
        .Q31(\mem_reg[68][14]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][14]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][14]_srl32__0 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,A,\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][14]_srl32_n_1 ),
        .Q(\mem_reg[68][14]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][14]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][14]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][14]_srl32__1 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,\pout_reg[2]_rep__0_n_0 ,\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][14]_srl32__0_n_1 ),
        .Q(\mem_reg[68][14]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][14]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][15]_mux 
       (.I0(\mem_reg[68][15]_srl32_n_0 ),
        .I1(\mem_reg[68][15]_srl32__0_n_0 ),
        .O(\mem_reg[68][15]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][15]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][15]_srl32 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,\pout_reg[2]_rep__0_n_0 ,\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [15]),
        .Q(\mem_reg[68][15]_srl32_n_0 ),
        .Q31(\mem_reg[68][15]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][15]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][15]_srl32__0 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,\pout_reg[2]_rep__0_n_0 ,\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][15]_srl32_n_1 ),
        .Q(\mem_reg[68][15]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][15]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][15]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][15]_srl32__1 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,\pout_reg[2]_rep__0_n_0 ,\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][15]_srl32__0_n_1 ),
        .Q(\mem_reg[68][15]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][15]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][16]_mux 
       (.I0(\mem_reg[68][16]_srl32_n_0 ),
        .I1(\mem_reg[68][16]_srl32__0_n_0 ),
        .O(\mem_reg[68][16]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][16]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][16]_srl32 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,A,\pout_reg[1]_rep__0_n_0 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [16]),
        .Q(\mem_reg[68][16]_srl32_n_0 ),
        .Q31(\mem_reg[68][16]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][16]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][16]_srl32__0 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,A,\pout_reg[1]_rep__0_n_0 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][16]_srl32_n_1 ),
        .Q(\mem_reg[68][16]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][16]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][16]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][16]_srl32__1 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,A,\pout_reg[1]_rep__0_n_0 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][16]_srl32__0_n_1 ),
        .Q(\mem_reg[68][16]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][16]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][17]_mux 
       (.I0(\mem_reg[68][17]_srl32_n_0 ),
        .I1(\mem_reg[68][17]_srl32__0_n_0 ),
        .O(\mem_reg[68][17]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][17]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][17]_srl32 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,A,\pout_reg[1]_rep__0_n_0 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [17]),
        .Q(\mem_reg[68][17]_srl32_n_0 ),
        .Q31(\mem_reg[68][17]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][17]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][17]_srl32__0 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,A,\pout_reg[1]_rep__0_n_0 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][17]_srl32_n_1 ),
        .Q(\mem_reg[68][17]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][17]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][17]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][17]_srl32__1 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,A,\pout_reg[1]_rep__0_n_0 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][17]_srl32__0_n_1 ),
        .Q(\mem_reg[68][17]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][17]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][18]_mux 
       (.I0(\mem_reg[68][18]_srl32_n_0 ),
        .I1(\mem_reg[68][18]_srl32__0_n_0 ),
        .O(\mem_reg[68][18]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][18]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][18]_srl32 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,A,\pout_reg[1]_rep__0_n_0 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [18]),
        .Q(\mem_reg[68][18]_srl32_n_0 ),
        .Q31(\mem_reg[68][18]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][18]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][18]_srl32__0 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,A,\pout_reg[1]_rep__0_n_0 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][18]_srl32_n_1 ),
        .Q(\mem_reg[68][18]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][18]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][18]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][18]_srl32__1 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,A,\pout_reg[1]_rep__0_n_0 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][18]_srl32__0_n_1 ),
        .Q(\mem_reg[68][18]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][18]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][19]_mux 
       (.I0(\mem_reg[68][19]_srl32_n_0 ),
        .I1(\mem_reg[68][19]_srl32__0_n_0 ),
        .O(\mem_reg[68][19]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][19]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][19]_srl32 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,A,\pout_reg[1]_rep__0_n_0 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [19]),
        .Q(\mem_reg[68][19]_srl32_n_0 ),
        .Q31(\mem_reg[68][19]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][19]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][19]_srl32__0 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,A,\pout_reg[1]_rep__0_n_0 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][19]_srl32_n_1 ),
        .Q(\mem_reg[68][19]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][19]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][19]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][19]_srl32__1 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,A,\pout_reg[1]_rep__0_n_0 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][19]_srl32__0_n_1 ),
        .Q(\mem_reg[68][19]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][19]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][1]_mux 
       (.I0(\mem_reg[68][1]_srl32_n_0 ),
        .I1(\mem_reg[68][1]_srl32__0_n_0 ),
        .O(\mem_reg[68][1]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][1]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][1]_srl32 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,\pout_reg[2]_rep__0_n_0 ,\pout_reg[1]_rep_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [1]),
        .Q(\mem_reg[68][1]_srl32_n_0 ),
        .Q31(\mem_reg[68][1]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][1]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][1]_srl32__0 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,\pout_reg[2]_rep__0_n_0 ,\pout_reg[1]_rep_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][1]_srl32_n_1 ),
        .Q(\mem_reg[68][1]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][1]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][1]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][1]_srl32__1 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,\pout_reg[2]_rep__0_n_0 ,\pout_reg[1]_rep_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][1]_srl32__0_n_1 ),
        .Q(\mem_reg[68][1]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][1]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][20]_mux 
       (.I0(\mem_reg[68][20]_srl32_n_0 ),
        .I1(\mem_reg[68][20]_srl32__0_n_0 ),
        .O(\mem_reg[68][20]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][20]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][20]_srl32 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,A,\pout_reg[1]_rep__0_n_0 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [20]),
        .Q(\mem_reg[68][20]_srl32_n_0 ),
        .Q31(\mem_reg[68][20]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][20]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][20]_srl32__0 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,A,\pout_reg[1]_rep__0_n_0 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][20]_srl32_n_1 ),
        .Q(\mem_reg[68][20]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][20]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][20]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][20]_srl32__1 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,A,\pout_reg[1]_rep__0_n_0 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][20]_srl32__0_n_1 ),
        .Q(\mem_reg[68][20]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][20]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][21]_mux 
       (.I0(\mem_reg[68][21]_srl32_n_0 ),
        .I1(\mem_reg[68][21]_srl32__0_n_0 ),
        .O(\mem_reg[68][21]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][21]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][21]_srl32 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,A,\pout_reg[1]_rep__0_n_0 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [21]),
        .Q(\mem_reg[68][21]_srl32_n_0 ),
        .Q31(\mem_reg[68][21]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][21]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][21]_srl32__0 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,A,\pout_reg[1]_rep__0_n_0 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][21]_srl32_n_1 ),
        .Q(\mem_reg[68][21]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][21]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][21]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][21]_srl32__1 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,A,\pout_reg[1]_rep__0_n_0 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][21]_srl32__0_n_1 ),
        .Q(\mem_reg[68][21]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][21]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][22]_mux 
       (.I0(\mem_reg[68][22]_srl32_n_0 ),
        .I1(\mem_reg[68][22]_srl32__0_n_0 ),
        .O(\mem_reg[68][22]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][22]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][22]_srl32 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,A,\pout_reg[1]_rep__0_n_0 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [22]),
        .Q(\mem_reg[68][22]_srl32_n_0 ),
        .Q31(\mem_reg[68][22]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][22]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][22]_srl32__0 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,A,\pout_reg[1]_rep__0_n_0 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][22]_srl32_n_1 ),
        .Q(\mem_reg[68][22]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][22]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][22]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][22]_srl32__1 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,A,\pout_reg[1]_rep__0_n_0 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][22]_srl32__0_n_1 ),
        .Q(\mem_reg[68][22]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][22]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][23]_mux 
       (.I0(\mem_reg[68][23]_srl32_n_0 ),
        .I1(\mem_reg[68][23]_srl32__0_n_0 ),
        .O(\mem_reg[68][23]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][23]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][23]_srl32 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,A,\pout_reg[1]_rep__0_n_0 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [23]),
        .Q(\mem_reg[68][23]_srl32_n_0 ),
        .Q31(\mem_reg[68][23]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][23]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][23]_srl32__0 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,A,\pout_reg[1]_rep__0_n_0 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][23]_srl32_n_1 ),
        .Q(\mem_reg[68][23]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][23]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][23]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][23]_srl32__1 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,A,\pout_reg[1]_rep__0_n_0 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][23]_srl32__0_n_1 ),
        .Q(\mem_reg[68][23]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][23]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][24]_mux 
       (.I0(\mem_reg[68][24]_srl32_n_0 ),
        .I1(\mem_reg[68][24]_srl32__0_n_0 ),
        .O(\mem_reg[68][24]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][24]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][24]_srl32 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,A,\pout_reg[1]_rep__0_n_0 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [24]),
        .Q(\mem_reg[68][24]_srl32_n_0 ),
        .Q31(\mem_reg[68][24]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][24]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][24]_srl32__0 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,A,\pout_reg[1]_rep__0_n_0 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][24]_srl32_n_1 ),
        .Q(\mem_reg[68][24]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][24]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][24]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][24]_srl32__1 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,A,\pout_reg[1]_rep__0_n_0 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][24]_srl32__0_n_1 ),
        .Q(\mem_reg[68][24]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][24]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][25]_mux 
       (.I0(\mem_reg[68][25]_srl32_n_0 ),
        .I1(\mem_reg[68][25]_srl32__0_n_0 ),
        .O(\mem_reg[68][25]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][25]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][25]_srl32 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,A,\pout_reg[1]_rep__0_n_0 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [25]),
        .Q(\mem_reg[68][25]_srl32_n_0 ),
        .Q31(\mem_reg[68][25]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][25]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][25]_srl32__0 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,A,\pout_reg[1]_rep__0_n_0 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][25]_srl32_n_1 ),
        .Q(\mem_reg[68][25]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][25]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][25]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][25]_srl32__1 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,A,\pout_reg[1]_rep__0_n_0 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][25]_srl32__0_n_1 ),
        .Q(\mem_reg[68][25]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][25]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][26]_mux 
       (.I0(\mem_reg[68][26]_srl32_n_0 ),
        .I1(\mem_reg[68][26]_srl32__0_n_0 ),
        .O(\mem_reg[68][26]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][26]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][26]_srl32 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,A,\pout_reg[1]_rep__0_n_0 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [26]),
        .Q(\mem_reg[68][26]_srl32_n_0 ),
        .Q31(\mem_reg[68][26]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][26]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][26]_srl32__0 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,A,\pout_reg[1]_rep__0_n_0 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][26]_srl32_n_1 ),
        .Q(\mem_reg[68][26]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][26]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][26]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][26]_srl32__1 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,A,\pout_reg[1]_rep__0_n_0 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][26]_srl32__0_n_1 ),
        .Q(\mem_reg[68][26]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][26]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][27]_mux 
       (.I0(\mem_reg[68][27]_srl32_n_0 ),
        .I1(\mem_reg[68][27]_srl32__0_n_0 ),
        .O(\mem_reg[68][27]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][27]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][27]_srl32 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,A,\pout_reg[1]_rep__0_n_0 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [27]),
        .Q(\mem_reg[68][27]_srl32_n_0 ),
        .Q31(\mem_reg[68][27]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][27]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][27]_srl32__0 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,A,\pout_reg[1]_rep__0_n_0 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][27]_srl32_n_1 ),
        .Q(\mem_reg[68][27]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][27]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][27]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][27]_srl32__1 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,A,\pout_reg[1]_rep__0_n_0 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][27]_srl32__0_n_1 ),
        .Q(\mem_reg[68][27]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][27]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][28]_mux 
       (.I0(\mem_reg[68][28]_srl32_n_0 ),
        .I1(\mem_reg[68][28]_srl32__0_n_0 ),
        .O(\mem_reg[68][28]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][28]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][28]_srl32 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,A,\pout_reg[1]_rep__0_n_0 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [28]),
        .Q(\mem_reg[68][28]_srl32_n_0 ),
        .Q31(\mem_reg[68][28]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][28]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][28]_srl32__0 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,A,\pout_reg[1]_rep__0_n_0 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][28]_srl32_n_1 ),
        .Q(\mem_reg[68][28]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][28]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][28]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][28]_srl32__1 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,A,\pout_reg[1]_rep__0_n_0 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][28]_srl32__0_n_1 ),
        .Q(\mem_reg[68][28]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][28]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][29]_mux 
       (.I0(\mem_reg[68][29]_srl32_n_0 ),
        .I1(\mem_reg[68][29]_srl32__0_n_0 ),
        .O(\mem_reg[68][29]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][29]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][29]_srl32 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,A,\pout_reg[1]_rep__0_n_0 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [29]),
        .Q(\mem_reg[68][29]_srl32_n_0 ),
        .Q31(\mem_reg[68][29]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][29]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][29]_srl32__0 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,A,\pout_reg[1]_rep__0_n_0 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][29]_srl32_n_1 ),
        .Q(\mem_reg[68][29]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][29]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][29]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][29]_srl32__1 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,A,\pout_reg[1]_rep__0_n_0 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][29]_srl32__0_n_1 ),
        .Q(\mem_reg[68][29]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][29]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][2]_mux 
       (.I0(\mem_reg[68][2]_srl32_n_0 ),
        .I1(\mem_reg[68][2]_srl32__0_n_0 ),
        .O(\mem_reg[68][2]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][2]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][2]_srl32 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,\pout_reg[2]_rep__0_n_0 ,\pout_reg[1]_rep_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [2]),
        .Q(\mem_reg[68][2]_srl32_n_0 ),
        .Q31(\mem_reg[68][2]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][2]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][2]_srl32__0 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,\pout_reg[2]_rep__0_n_0 ,\pout_reg[1]_rep_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][2]_srl32_n_1 ),
        .Q(\mem_reg[68][2]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][2]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][2]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][2]_srl32__1 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,\pout_reg[2]_rep__0_n_0 ,\pout_reg[1]_rep_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][2]_srl32__0_n_1 ),
        .Q(\mem_reg[68][2]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][2]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][30]_mux 
       (.I0(\mem_reg[68][30]_srl32_n_0 ),
        .I1(\mem_reg[68][30]_srl32__0_n_0 ),
        .O(\mem_reg[68][30]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][30]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][30]_srl32 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,A,\pout_reg[1]_rep__0_n_0 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [30]),
        .Q(\mem_reg[68][30]_srl32_n_0 ),
        .Q31(\mem_reg[68][30]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][30]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][30]_srl32__0 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,A,\pout_reg[1]_rep__0_n_0 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][30]_srl32_n_1 ),
        .Q(\mem_reg[68][30]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][30]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][30]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][30]_srl32__1 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,A,\pout_reg[1]_rep__0_n_0 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][30]_srl32__0_n_1 ),
        .Q(\mem_reg[68][30]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][30]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][31]_mux 
       (.I0(\mem_reg[68][31]_srl32_n_0 ),
        .I1(\mem_reg[68][31]_srl32__0_n_0 ),
        .O(\mem_reg[68][31]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][31]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][31]_srl32 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,A,\pout_reg[1]_rep__0_n_0 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [31]),
        .Q(\mem_reg[68][31]_srl32_n_0 ),
        .Q31(\mem_reg[68][31]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][31]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][31]_srl32__0 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,A,\pout_reg[1]_rep__0_n_0 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][31]_srl32_n_1 ),
        .Q(\mem_reg[68][31]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][31]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][31]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][31]_srl32__1 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,A,\pout_reg[1]_rep__0_n_0 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][31]_srl32__0_n_1 ),
        .Q(\mem_reg[68][31]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][31]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][32]_mux 
       (.I0(\mem_reg[68][32]_srl32_n_0 ),
        .I1(\mem_reg[68][32]_srl32__0_n_0 ),
        .O(\mem_reg[68][32]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][32]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][32]_srl32 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,A,\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [32]),
        .Q(\mem_reg[68][32]_srl32_n_0 ),
        .Q31(\mem_reg[68][32]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][32]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][32]_srl32__0 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,A,\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][32]_srl32_n_1 ),
        .Q(\mem_reg[68][32]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][32]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][32]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][32]_srl32__1 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,A,pout_reg[1:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][32]_srl32__0_n_1 ),
        .Q(\mem_reg[68][32]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][32]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][33]_mux 
       (.I0(\mem_reg[68][33]_srl32_n_0 ),
        .I1(\mem_reg[68][33]_srl32__0_n_0 ),
        .O(\mem_reg[68][33]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][33]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][33]_srl32 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,A,\pout_reg[1]_rep__0_n_0 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [33]),
        .Q(\mem_reg[68][33]_srl32_n_0 ),
        .Q31(\mem_reg[68][33]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][33]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][33]_srl32__0 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,A,\pout_reg[1]_rep__0_n_0 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][33]_srl32_n_1 ),
        .Q(\mem_reg[68][33]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][33]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][33]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][33]_srl32__1 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,A,\pout_reg[1]_rep__0_n_0 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][33]_srl32__0_n_1 ),
        .Q(\mem_reg[68][33]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][33]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][34]_mux 
       (.I0(\mem_reg[68][34]_srl32_n_0 ),
        .I1(\mem_reg[68][34]_srl32__0_n_0 ),
        .O(\mem_reg[68][34]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][34]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][34]_srl32 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,A,\pout_reg[1]_rep__0_n_0 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [34]),
        .Q(\mem_reg[68][34]_srl32_n_0 ),
        .Q31(\mem_reg[68][34]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][34]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][34]_srl32__0 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,A,\pout_reg[1]_rep__0_n_0 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][34]_srl32_n_1 ),
        .Q(\mem_reg[68][34]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][34]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][34]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][34]_srl32__1 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,A,\pout_reg[1]_rep__0_n_0 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][34]_srl32__0_n_1 ),
        .Q(\mem_reg[68][34]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][34]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][35]_mux 
       (.I0(\mem_reg[68][35]_srl32_n_0 ),
        .I1(\mem_reg[68][35]_srl32__0_n_0 ),
        .O(\mem_reg[68][35]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][35]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][35]_srl32 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,A,\pout_reg[1]_rep__0_n_0 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [35]),
        .Q(\mem_reg[68][35]_srl32_n_0 ),
        .Q31(\mem_reg[68][35]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][35]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][35]_srl32__0 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,A,\pout_reg[1]_rep__0_n_0 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][35]_srl32_n_1 ),
        .Q(\mem_reg[68][35]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][35]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][35]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][35]_srl32__1 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,A,\pout_reg[1]_rep__0_n_0 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][35]_srl32__0_n_1 ),
        .Q(\mem_reg[68][35]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][35]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][36]_mux 
       (.I0(\mem_reg[68][36]_srl32_n_0 ),
        .I1(\mem_reg[68][36]_srl32__0_n_0 ),
        .O(\mem_reg[68][36]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][36]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][36]_srl32 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,A,\pout_reg[1]_rep__0_n_0 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [36]),
        .Q(\mem_reg[68][36]_srl32_n_0 ),
        .Q31(\mem_reg[68][36]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][36]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][36]_srl32__0 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,A,\pout_reg[1]_rep__0_n_0 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][36]_srl32_n_1 ),
        .Q(\mem_reg[68][36]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][36]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][36]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][36]_srl32__1 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,A,\pout_reg[1]_rep__0_n_0 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][36]_srl32__0_n_1 ),
        .Q(\mem_reg[68][36]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][36]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][37]_mux 
       (.I0(\mem_reg[68][37]_srl32_n_0 ),
        .I1(\mem_reg[68][37]_srl32__0_n_0 ),
        .O(\mem_reg[68][37]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][37]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][37]_srl32 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,A,\pout_reg[1]_rep__0_n_0 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [37]),
        .Q(\mem_reg[68][37]_srl32_n_0 ),
        .Q31(\mem_reg[68][37]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][37]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][37]_srl32__0 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,A,\pout_reg[1]_rep__0_n_0 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][37]_srl32_n_1 ),
        .Q(\mem_reg[68][37]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][37]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][37]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][37]_srl32__1 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,A,\pout_reg[1]_rep__0_n_0 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][37]_srl32__0_n_1 ),
        .Q(\mem_reg[68][37]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][37]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][38]_mux 
       (.I0(\mem_reg[68][38]_srl32_n_0 ),
        .I1(\mem_reg[68][38]_srl32__0_n_0 ),
        .O(\mem_reg[68][38]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][38]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][38]_srl32 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,A,\pout_reg[1]_rep__0_n_0 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [38]),
        .Q(\mem_reg[68][38]_srl32_n_0 ),
        .Q31(\mem_reg[68][38]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][38]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][38]_srl32__0 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,A,\pout_reg[1]_rep__0_n_0 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][38]_srl32_n_1 ),
        .Q(\mem_reg[68][38]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][38]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][38]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][38]_srl32__1 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,A,\pout_reg[1]_rep__0_n_0 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][38]_srl32__0_n_1 ),
        .Q(\mem_reg[68][38]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][38]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][39]_mux 
       (.I0(\mem_reg[68][39]_srl32_n_0 ),
        .I1(\mem_reg[68][39]_srl32__0_n_0 ),
        .O(\mem_reg[68][39]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][39]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][39]_srl32 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,A,\pout_reg[1]_rep__0_n_0 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [39]),
        .Q(\mem_reg[68][39]_srl32_n_0 ),
        .Q31(\mem_reg[68][39]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][39]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][39]_srl32__0 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,A,\pout_reg[1]_rep__0_n_0 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][39]_srl32_n_1 ),
        .Q(\mem_reg[68][39]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][39]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][39]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][39]_srl32__1 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,A,\pout_reg[1]_rep__0_n_0 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][39]_srl32__0_n_1 ),
        .Q(\mem_reg[68][39]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][39]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][3]_mux 
       (.I0(\mem_reg[68][3]_srl32_n_0 ),
        .I1(\mem_reg[68][3]_srl32__0_n_0 ),
        .O(\mem_reg[68][3]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][3]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][3]_srl32 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,\pout_reg[2]_rep__0_n_0 ,\pout_reg[1]_rep_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [3]),
        .Q(\mem_reg[68][3]_srl32_n_0 ),
        .Q31(\mem_reg[68][3]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][3]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][3]_srl32__0 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,\pout_reg[2]_rep__0_n_0 ,\pout_reg[1]_rep_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][3]_srl32_n_1 ),
        .Q(\mem_reg[68][3]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][3]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][3]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][3]_srl32__1 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,\pout_reg[2]_rep__0_n_0 ,\pout_reg[1]_rep_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][3]_srl32__0_n_1 ),
        .Q(\mem_reg[68][3]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][3]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][40]_mux 
       (.I0(\mem_reg[68][40]_srl32_n_0 ),
        .I1(\mem_reg[68][40]_srl32__0_n_0 ),
        .O(\mem_reg[68][40]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][40]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][40]_srl32 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[4]_0 [0],\pout_reg[2]_rep__0_n_0 ,\pout_reg[1]_rep_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [40]),
        .Q(\mem_reg[68][40]_srl32_n_0 ),
        .Q31(\mem_reg[68][40]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][40]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][40]_srl32__0 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[4]_0 [0],\pout_reg[2]_rep__0_n_0 ,\pout_reg[1]_rep_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][40]_srl32_n_1 ),
        .Q(\mem_reg[68][40]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][40]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][40]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][40]_srl32__1 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[4]_0 [0],\pout_reg[2]_rep__0_n_0 ,\pout_reg[1]_rep_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][40]_srl32__0_n_1 ),
        .Q(\mem_reg[68][40]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][40]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][41]_mux 
       (.I0(\mem_reg[68][41]_srl32_n_0 ),
        .I1(\mem_reg[68][41]_srl32__0_n_0 ),
        .O(\mem_reg[68][41]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][41]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][41]_srl32 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[4]_0 [0],\pout_reg[2]_rep__0_n_0 ,\pout_reg[1]_rep_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [41]),
        .Q(\mem_reg[68][41]_srl32_n_0 ),
        .Q31(\mem_reg[68][41]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][41]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][41]_srl32__0 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[4]_0 [0],\pout_reg[2]_rep__0_n_0 ,\pout_reg[1]_rep_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][41]_srl32_n_1 ),
        .Q(\mem_reg[68][41]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][41]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][41]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][41]_srl32__1 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[4]_0 [0],\pout_reg[2]_rep__0_n_0 ,\pout_reg[1]_rep_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][41]_srl32__0_n_1 ),
        .Q(\mem_reg[68][41]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][41]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][42]_mux 
       (.I0(\mem_reg[68][42]_srl32_n_0 ),
        .I1(\mem_reg[68][42]_srl32__0_n_0 ),
        .O(\mem_reg[68][42]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][42]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][42]_srl32 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[4]_0 [0],\pout_reg[2]_rep__0_n_0 ,\pout_reg[1]_rep_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [42]),
        .Q(\mem_reg[68][42]_srl32_n_0 ),
        .Q31(\mem_reg[68][42]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][42]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][42]_srl32__0 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[4]_0 [0],\pout_reg[2]_rep__0_n_0 ,\pout_reg[1]_rep_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][42]_srl32_n_1 ),
        .Q(\mem_reg[68][42]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][42]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][42]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][42]_srl32__1 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[4]_0 [0],\pout_reg[2]_rep__0_n_0 ,\pout_reg[1]_rep_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][42]_srl32__0_n_1 ),
        .Q(\mem_reg[68][42]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][42]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][43]_mux 
       (.I0(\mem_reg[68][43]_srl32_n_0 ),
        .I1(\mem_reg[68][43]_srl32__0_n_0 ),
        .O(\mem_reg[68][43]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][43]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][43]_srl32 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[4]_0 [0],\pout_reg[2]_rep__0_n_0 ,\pout_reg[1]_rep_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [43]),
        .Q(\mem_reg[68][43]_srl32_n_0 ),
        .Q31(\mem_reg[68][43]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][43]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][43]_srl32__0 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[4]_0 [0],\pout_reg[2]_rep__0_n_0 ,\pout_reg[1]_rep_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32_n_1 ),
        .Q(\mem_reg[68][43]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][43]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][43]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][43]_srl32__1 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[4]_0 [0],\pout_reg[2]_rep__0_n_0 ,\pout_reg[1]_rep_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_n_1 ),
        .Q(\mem_reg[68][43]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][43]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][44]_mux 
       (.I0(\mem_reg[68][44]_srl32_n_0 ),
        .I1(\mem_reg[68][44]_srl32__0_n_0 ),
        .O(\mem_reg[68][44]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][44]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][44]_srl32 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[4]_0 [0],\pout_reg[2]_rep__0_n_0 ,\pout_reg[1]_rep_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [44]),
        .Q(\mem_reg[68][44]_srl32_n_0 ),
        .Q31(\mem_reg[68][44]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][44]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][44]_srl32__0 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[4]_0 [0],\pout_reg[2]_rep__0_n_0 ,\pout_reg[1]_rep_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][44]_srl32_n_1 ),
        .Q(\mem_reg[68][44]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][44]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][44]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][44]_srl32__1 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[4]_0 [0],\pout_reg[2]_rep__0_n_0 ,\pout_reg[1]_rep_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][44]_srl32__0_n_1 ),
        .Q(\mem_reg[68][44]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][44]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][45]_mux 
       (.I0(\mem_reg[68][45]_srl32_n_0 ),
        .I1(\mem_reg[68][45]_srl32__0_n_0 ),
        .O(\mem_reg[68][45]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][45]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][45]_srl32 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[4]_0 [0],\pout_reg[2]_rep__0_n_0 ,\pout_reg[1]_rep_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [45]),
        .Q(\mem_reg[68][45]_srl32_n_0 ),
        .Q31(\mem_reg[68][45]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][45]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][45]_srl32__0 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[4]_0 [0],\pout_reg[2]_rep__0_n_0 ,\pout_reg[1]_rep_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][45]_srl32_n_1 ),
        .Q(\mem_reg[68][45]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][45]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][45]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][45]_srl32__1 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[4]_0 [0],\pout_reg[2]_rep__0_n_0 ,\pout_reg[1]_rep_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][45]_srl32__0_n_1 ),
        .Q(\mem_reg[68][45]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][45]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][46]_mux 
       (.I0(\mem_reg[68][46]_srl32_n_0 ),
        .I1(\mem_reg[68][46]_srl32__0_n_0 ),
        .O(\mem_reg[68][46]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][46]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][46]_srl32 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[4]_0 [0],\pout_reg[2]_rep__0_n_0 ,\pout_reg[1]_rep_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [46]),
        .Q(\mem_reg[68][46]_srl32_n_0 ),
        .Q31(\mem_reg[68][46]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][46]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][46]_srl32__0 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[4]_0 [0],\pout_reg[2]_rep__0_n_0 ,\pout_reg[1]_rep_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][46]_srl32_n_1 ),
        .Q(\mem_reg[68][46]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][46]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][46]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][46]_srl32__1 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[4]_0 [0],\pout_reg[2]_rep__0_n_0 ,\pout_reg[1]_rep_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][46]_srl32__0_n_1 ),
        .Q(\mem_reg[68][46]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][46]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][47]_mux 
       (.I0(\mem_reg[68][47]_srl32_n_0 ),
        .I1(\mem_reg[68][47]_srl32__0_n_0 ),
        .O(\mem_reg[68][47]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][47]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][47]_srl32 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[4]_0 [0],\pout_reg[2]_rep__0_n_0 ,\pout_reg[1]_rep_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [47]),
        .Q(\mem_reg[68][47]_srl32_n_0 ),
        .Q31(\mem_reg[68][47]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][47]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][47]_srl32__0 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[4]_0 [0],\pout_reg[2]_rep__0_n_0 ,\pout_reg[1]_rep_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][47]_srl32_n_1 ),
        .Q(\mem_reg[68][47]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][47]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][47]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][47]_srl32__1 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[4]_0 [0],\pout_reg[2]_rep__0_n_0 ,\pout_reg[1]_rep_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][47]_srl32__0_n_1 ),
        .Q(\mem_reg[68][47]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][47]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][48]_mux 
       (.I0(\mem_reg[68][48]_srl32_n_0 ),
        .I1(\mem_reg[68][48]_srl32__0_n_0 ),
        .O(\mem_reg[68][48]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][48]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][48]_srl32 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[4]_0 [0],\pout_reg[2]_rep__0_n_0 ,\pout_reg[1]_rep_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [48]),
        .Q(\mem_reg[68][48]_srl32_n_0 ),
        .Q31(\mem_reg[68][48]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][48]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][48]_srl32__0 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[4]_0 [0],\pout_reg[2]_rep__0_n_0 ,\pout_reg[1]_rep_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][48]_srl32_n_1 ),
        .Q(\mem_reg[68][48]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][48]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][48]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][48]_srl32__1 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[4]_0 [0],\pout_reg[2]_rep__0_n_0 ,\pout_reg[1]_rep_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][48]_srl32__0_n_1 ),
        .Q(\mem_reg[68][48]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][48]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][49]_mux 
       (.I0(\mem_reg[68][49]_srl32_n_0 ),
        .I1(\mem_reg[68][49]_srl32__0_n_0 ),
        .O(\mem_reg[68][49]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][49]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][49]_srl32 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[4]_0 [0],\pout_reg[2]_rep__0_n_0 ,\pout_reg[1]_rep_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [49]),
        .Q(\mem_reg[68][49]_srl32_n_0 ),
        .Q31(\mem_reg[68][49]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][49]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][49]_srl32__0 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[4]_0 [0],\pout_reg[2]_rep__0_n_0 ,\pout_reg[1]_rep_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][49]_srl32_n_1 ),
        .Q(\mem_reg[68][49]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][49]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][49]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][49]_srl32__1 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[4]_0 [0],\pout_reg[2]_rep__0_n_0 ,\pout_reg[1]_rep_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][49]_srl32__0_n_1 ),
        .Q(\mem_reg[68][49]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][49]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][4]_mux 
       (.I0(\mem_reg[68][4]_srl32_n_0 ),
        .I1(\mem_reg[68][4]_srl32__0_n_0 ),
        .O(\mem_reg[68][4]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][4]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][4]_srl32 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,\pout_reg[2]_rep__0_n_0 ,\pout_reg[1]_rep_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [4]),
        .Q(\mem_reg[68][4]_srl32_n_0 ),
        .Q31(\mem_reg[68][4]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][4]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][4]_srl32__0 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,\pout_reg[2]_rep__0_n_0 ,\pout_reg[1]_rep_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][4]_srl32_n_1 ),
        .Q(\mem_reg[68][4]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][4]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][4]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][4]_srl32__1 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,\pout_reg[2]_rep__0_n_0 ,\pout_reg[1]_rep_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][4]_srl32__0_n_1 ),
        .Q(\mem_reg[68][4]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][4]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][50]_mux 
       (.I0(\mem_reg[68][50]_srl32_n_0 ),
        .I1(\mem_reg[68][50]_srl32__0_n_0 ),
        .O(\mem_reg[68][50]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][50]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][50]_srl32 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[4]_0 [0],\pout_reg[2]_rep__0_n_0 ,\pout_reg[1]_rep_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [50]),
        .Q(\mem_reg[68][50]_srl32_n_0 ),
        .Q31(\mem_reg[68][50]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][50]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][50]_srl32__0 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[4]_0 [0],\pout_reg[2]_rep__0_n_0 ,\pout_reg[1]_rep_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][50]_srl32_n_1 ),
        .Q(\mem_reg[68][50]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][50]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][50]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][50]_srl32__1 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[4]_0 [0],\pout_reg[2]_rep__0_n_0 ,\pout_reg[1]_rep_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][50]_srl32__0_n_1 ),
        .Q(\mem_reg[68][50]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][50]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][51]_mux 
       (.I0(\mem_reg[68][51]_srl32_n_0 ),
        .I1(\mem_reg[68][51]_srl32__0_n_0 ),
        .O(\mem_reg[68][51]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][51]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][51]_srl32 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[4]_0 [0],\pout_reg[2]_rep__0_n_0 ,\pout_reg[1]_rep_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [51]),
        .Q(\mem_reg[68][51]_srl32_n_0 ),
        .Q31(\mem_reg[68][51]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][51]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][51]_srl32__0 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[4]_0 [0],\pout_reg[2]_rep__0_n_0 ,\pout_reg[1]_rep_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][51]_srl32_n_1 ),
        .Q(\mem_reg[68][51]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][51]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][51]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][51]_srl32__1 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[4]_0 [0],\pout_reg[2]_rep__0_n_0 ,\pout_reg[1]_rep_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][51]_srl32__0_n_1 ),
        .Q(\mem_reg[68][51]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][51]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][52]_mux 
       (.I0(\mem_reg[68][52]_srl32_n_0 ),
        .I1(\mem_reg[68][52]_srl32__0_n_0 ),
        .O(\mem_reg[68][52]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][52]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][52]_srl32 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[4]_0 [0],\pout_reg[2]_rep__0_n_0 ,\pout_reg[1]_rep_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [52]),
        .Q(\mem_reg[68][52]_srl32_n_0 ),
        .Q31(\mem_reg[68][52]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][52]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][52]_srl32__0 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[4]_0 [0],\pout_reg[2]_rep__0_n_0 ,\pout_reg[1]_rep_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][52]_srl32_n_1 ),
        .Q(\mem_reg[68][52]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][52]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][52]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][52]_srl32__1 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[4]_0 [0],\pout_reg[2]_rep__0_n_0 ,\pout_reg[1]_rep_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][52]_srl32__0_n_1 ),
        .Q(\mem_reg[68][52]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][52]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][53]_mux 
       (.I0(\mem_reg[68][53]_srl32_n_0 ),
        .I1(\mem_reg[68][53]_srl32__0_n_0 ),
        .O(\mem_reg[68][53]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][53]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][53]_srl32 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[4]_0 [0],\pout_reg[2]_rep__0_n_0 ,\pout_reg[1]_rep_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [53]),
        .Q(\mem_reg[68][53]_srl32_n_0 ),
        .Q31(\mem_reg[68][53]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][53]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][53]_srl32__0 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[4]_0 [0],\pout_reg[2]_rep__0_n_0 ,\pout_reg[1]_rep_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][53]_srl32_n_1 ),
        .Q(\mem_reg[68][53]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][53]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][53]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][53]_srl32__1 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[4]_0 [0],\pout_reg[2]_rep__0_n_0 ,\pout_reg[1]_rep_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][53]_srl32__0_n_1 ),
        .Q(\mem_reg[68][53]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][53]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][54]_mux 
       (.I0(\mem_reg[68][54]_srl32_n_0 ),
        .I1(\mem_reg[68][54]_srl32__0_n_0 ),
        .O(\mem_reg[68][54]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][54]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][54]_srl32 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[4]_0 [0],\pout_reg[2]_rep__0_n_0 ,\pout_reg[1]_rep_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [54]),
        .Q(\mem_reg[68][54]_srl32_n_0 ),
        .Q31(\mem_reg[68][54]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][54]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][54]_srl32__0 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[4]_0 [0],\pout_reg[2]_rep__0_n_0 ,\pout_reg[1]_rep_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][54]_srl32_n_1 ),
        .Q(\mem_reg[68][54]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][54]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][54]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][54]_srl32__1 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[4]_0 [0],\pout_reg[2]_rep__0_n_0 ,\pout_reg[1]_rep_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][54]_srl32__0_n_1 ),
        .Q(\mem_reg[68][54]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][54]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][55]_mux 
       (.I0(\mem_reg[68][55]_srl32_n_0 ),
        .I1(\mem_reg[68][55]_srl32__0_n_0 ),
        .O(\mem_reg[68][55]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][55]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][55]_srl32 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[4]_0 [0],\pout_reg[2]_rep__0_n_0 ,\pout_reg[1]_rep_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [55]),
        .Q(\mem_reg[68][55]_srl32_n_0 ),
        .Q31(\mem_reg[68][55]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][55]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][55]_srl32__0 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[4]_0 [0],\pout_reg[2]_rep__0_n_0 ,\pout_reg[1]_rep_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][55]_srl32_n_1 ),
        .Q(\mem_reg[68][55]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][55]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][55]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][55]_srl32__1 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[4]_0 [0],\pout_reg[2]_rep__0_n_0 ,\pout_reg[1]_rep_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][55]_srl32__0_n_1 ),
        .Q(\mem_reg[68][55]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][55]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][56]_mux 
       (.I0(\mem_reg[68][56]_srl32_n_0 ),
        .I1(\mem_reg[68][56]_srl32__0_n_0 ),
        .O(\mem_reg[68][56]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][56]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][56]_srl32 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[4]_0 [0],\pout_reg[2]_rep__0_n_0 ,\pout_reg[1]_rep_0 ,\pout_reg[0]_rep_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [56]),
        .Q(\mem_reg[68][56]_srl32_n_0 ),
        .Q31(\mem_reg[68][56]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][56]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][56]_srl32__0 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[4]_0 [0],\pout_reg[2]_rep__0_n_0 ,\pout_reg[1]_rep_0 ,\pout_reg[0]_rep_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][56]_srl32_n_1 ),
        .Q(\mem_reg[68][56]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][56]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][56]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][56]_srl32__1 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[4]_0 [0],\pout_reg[2]_rep__0_n_0 ,\pout_reg[1]_rep_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][56]_srl32__0_n_1 ),
        .Q(\mem_reg[68][56]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][56]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][57]_mux 
       (.I0(\mem_reg[68][57]_srl32_n_0 ),
        .I1(\mem_reg[68][57]_srl32__0_n_0 ),
        .O(\mem_reg[68][57]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][57]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][57]_srl32 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[4]_0 [0],\pout_reg[2]_rep__0_n_0 ,\pout_reg[1]_rep_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [57]),
        .Q(\mem_reg[68][57]_srl32_n_0 ),
        .Q31(\mem_reg[68][57]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][57]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][57]_srl32__0 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[4]_0 [0],\pout_reg[2]_rep__0_n_0 ,\pout_reg[1]_rep_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][57]_srl32_n_1 ),
        .Q(\mem_reg[68][57]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][57]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][57]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][57]_srl32__1 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[4]_0 [0],\pout_reg[2]_rep__0_n_0 ,\pout_reg[1]_rep_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][57]_srl32__0_n_1 ),
        .Q(\mem_reg[68][57]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][57]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][58]_mux 
       (.I0(\mem_reg[68][58]_srl32_n_0 ),
        .I1(\mem_reg[68][58]_srl32__0_n_0 ),
        .O(\mem_reg[68][58]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][58]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][58]_srl32 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[4]_0 [0],\pout_reg[2]_rep__0_n_0 ,\pout_reg[1]_rep_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [58]),
        .Q(\mem_reg[68][58]_srl32_n_0 ),
        .Q31(\mem_reg[68][58]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][58]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][58]_srl32__0 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[4]_0 [0],\pout_reg[2]_rep__0_n_0 ,\pout_reg[1]_rep_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][58]_srl32_n_1 ),
        .Q(\mem_reg[68][58]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][58]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][58]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][58]_srl32__1 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[4]_0 [0],\pout_reg[2]_rep__0_n_0 ,\pout_reg[1]_rep_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][58]_srl32__0_n_1 ),
        .Q(\mem_reg[68][58]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][58]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][59]_mux 
       (.I0(\mem_reg[68][59]_srl32_n_0 ),
        .I1(\mem_reg[68][59]_srl32__0_n_0 ),
        .O(\mem_reg[68][59]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][59]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][59]_srl32 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[4]_0 [0],\pout_reg[2]_rep__0_n_0 ,\pout_reg[1]_rep_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [59]),
        .Q(\mem_reg[68][59]_srl32_n_0 ),
        .Q31(\mem_reg[68][59]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][59]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][59]_srl32__0 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[4]_0 [0],\pout_reg[2]_rep__0_n_0 ,\pout_reg[1]_rep_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][59]_srl32_n_1 ),
        .Q(\mem_reg[68][59]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][59]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][59]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][59]_srl32__1 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[4]_0 [0],\pout_reg[2]_rep__0_n_0 ,\pout_reg[1]_rep_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][59]_srl32__0_n_1 ),
        .Q(\mem_reg[68][59]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][59]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][5]_mux 
       (.I0(\mem_reg[68][5]_srl32_n_0 ),
        .I1(\mem_reg[68][5]_srl32__0_n_0 ),
        .O(\mem_reg[68][5]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][5]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][5]_srl32 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,\pout_reg[2]_rep__0_n_0 ,\pout_reg[1]_rep_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [5]),
        .Q(\mem_reg[68][5]_srl32_n_0 ),
        .Q31(\mem_reg[68][5]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][5]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][5]_srl32__0 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,\pout_reg[2]_rep__0_n_0 ,\pout_reg[1]_rep_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][5]_srl32_n_1 ),
        .Q(\mem_reg[68][5]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][5]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][5]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][5]_srl32__1 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,\pout_reg[2]_rep__0_n_0 ,\pout_reg[1]_rep_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][5]_srl32__0_n_1 ),
        .Q(\mem_reg[68][5]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][5]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][60]_mux 
       (.I0(\mem_reg[68][60]_srl32_n_0 ),
        .I1(\mem_reg[68][60]_srl32__0_n_0 ),
        .O(\mem_reg[68][60]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][60]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][60]_srl32 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[4]_0 [0],\pout_reg[2]_rep__0_n_0 ,\pout_reg[1]_rep_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [60]),
        .Q(\mem_reg[68][60]_srl32_n_0 ),
        .Q31(\mem_reg[68][60]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][60]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][60]_srl32__0 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[4]_0 [0],\pout_reg[2]_rep__0_n_0 ,\pout_reg[1]_rep_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][60]_srl32_n_1 ),
        .Q(\mem_reg[68][60]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][60]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][60]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][60]_srl32__1 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[4]_0 [0],\pout_reg[2]_rep__0_n_0 ,\pout_reg[1]_rep_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][60]_srl32__0_n_1 ),
        .Q(\mem_reg[68][60]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][60]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][61]_mux 
       (.I0(\mem_reg[68][61]_srl32_n_0 ),
        .I1(\mem_reg[68][61]_srl32__0_n_0 ),
        .O(\mem_reg[68][61]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][61]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][61]_srl32 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[4]_0 [0],\pout_reg[2]_rep__0_n_0 ,\pout_reg[1]_rep_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [61]),
        .Q(\mem_reg[68][61]_srl32_n_0 ),
        .Q31(\mem_reg[68][61]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][61]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][61]_srl32__0 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[4]_0 [0],\pout_reg[2]_rep__0_n_0 ,\pout_reg[1]_rep_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][61]_srl32_n_1 ),
        .Q(\mem_reg[68][61]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][61]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][61]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][61]_srl32__1 
       (.A({\pout_reg[4]_rep_n_0 ,\pout_reg[4]_0 [0],\pout_reg[2]_rep__0_n_0 ,\pout_reg[1]_rep_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][61]_srl32__0_n_1 ),
        .Q(\mem_reg[68][61]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][61]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][64]_mux 
       (.I0(\mem_reg[68][64]_srl32_n_0 ),
        .I1(\mem_reg[68][64]_srl32__0_n_0 ),
        .O(\mem_reg[68][64]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][64]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][64]_srl32 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[4]_0 [0],pout_reg[2:1],\pout_reg[0]_rep_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [62]),
        .Q(\mem_reg[68][64]_srl32_n_0 ),
        .Q31(\mem_reg[68][64]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][64]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][64]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[4]_0 [0],pout_reg[2:1],\pout_reg[0]_rep_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][64]_srl32_n_1 ),
        .Q(\mem_reg[68][64]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][64]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][64]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][64]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[4]_0 [0],pout_reg[2:1],\pout_reg[0]_rep_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][64]_srl32__0_n_1 ),
        .Q(\mem_reg[68][64]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][64]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][65]_mux 
       (.I0(\mem_reg[68][65]_srl32_n_0 ),
        .I1(\mem_reg[68][65]_srl32__0_n_0 ),
        .O(\mem_reg[68][65]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][65]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][65]_srl32 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[4]_0 [0],pout_reg[2:1],\pout_reg[0]_rep_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [63]),
        .Q(\mem_reg[68][65]_srl32_n_0 ),
        .Q31(\mem_reg[68][65]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][65]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][65]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[4]_0 [0],pout_reg[2:1],\pout_reg[0]_rep_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][65]_srl32_n_1 ),
        .Q(\mem_reg[68][65]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][65]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][65]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][65]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[4]_0 [0],pout_reg[2:1],\pout_reg[0]_rep_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][65]_srl32__0_n_1 ),
        .Q(\mem_reg[68][65]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][65]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][66]_mux 
       (.I0(\mem_reg[68][66]_srl32_n_0 ),
        .I1(\mem_reg[68][66]_srl32__0_n_0 ),
        .O(\mem_reg[68][66]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][66]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][66]_srl32 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[4]_0 [0],pout_reg[2:1],\pout_reg[0]_rep_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [64]),
        .Q(\mem_reg[68][66]_srl32_n_0 ),
        .Q31(\mem_reg[68][66]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][66]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][66]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[4]_0 [0],pout_reg[2:1],\pout_reg[0]_rep_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][66]_srl32_n_1 ),
        .Q(\mem_reg[68][66]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][66]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][66]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][66]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[4]_0 [0],pout_reg[2:1],\pout_reg[0]_rep_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][66]_srl32__0_n_1 ),
        .Q(\mem_reg[68][66]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][66]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][67]_mux 
       (.I0(\mem_reg[68][67]_srl32_n_0 ),
        .I1(\mem_reg[68][67]_srl32__0_n_0 ),
        .O(\mem_reg[68][67]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][67]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][67]_srl32 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[4]_0 [0],pout_reg[2:1],\pout_reg[0]_rep_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [65]),
        .Q(\mem_reg[68][67]_srl32_n_0 ),
        .Q31(\mem_reg[68][67]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][67]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][67]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[4]_0 [0],pout_reg[2:1],\pout_reg[0]_rep_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][67]_srl32_n_1 ),
        .Q(\mem_reg[68][67]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][67]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][67]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][67]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[4]_0 [0],pout_reg[2:1],\pout_reg[0]_rep_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][67]_srl32__0_n_1 ),
        .Q(\mem_reg[68][67]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][67]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][68]_mux 
       (.I0(\mem_reg[68][68]_srl32_n_0 ),
        .I1(\mem_reg[68][68]_srl32__0_n_0 ),
        .O(\mem_reg[68][68]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][68]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][68]_srl32 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[4]_0 [0],pout_reg[2:1],\pout_reg[0]_rep_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [66]),
        .Q(\mem_reg[68][68]_srl32_n_0 ),
        .Q31(\mem_reg[68][68]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][68]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][68]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[4]_0 [0],pout_reg[2:1],\pout_reg[0]_rep_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][68]_srl32_n_1 ),
        .Q(\mem_reg[68][68]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][68]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][68]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][68]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[4]_0 [0],pout_reg[2:1],\pout_reg[0]_rep_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][68]_srl32__0_n_1 ),
        .Q(\mem_reg[68][68]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][68]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][69]_mux 
       (.I0(\mem_reg[68][69]_srl32_n_0 ),
        .I1(\mem_reg[68][69]_srl32__0_n_0 ),
        .O(\mem_reg[68][69]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][69]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][69]_srl32 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[4]_0 [0],pout_reg[2:1],\pout_reg[0]_rep_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [67]),
        .Q(\mem_reg[68][69]_srl32_n_0 ),
        .Q31(\mem_reg[68][69]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][69]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][69]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[4]_0 [0],pout_reg[2:1],\pout_reg[0]_rep_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][69]_srl32_n_1 ),
        .Q(\mem_reg[68][69]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][69]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][69]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][69]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[4]_0 [0],pout_reg[2:1],\pout_reg[0]_rep_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][69]_srl32__0_n_1 ),
        .Q(\mem_reg[68][69]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][69]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][6]_mux 
       (.I0(\mem_reg[68][6]_srl32_n_0 ),
        .I1(\mem_reg[68][6]_srl32__0_n_0 ),
        .O(\mem_reg[68][6]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][6]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][6]_srl32 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,\pout_reg[2]_rep__0_n_0 ,\pout_reg[1]_rep_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [6]),
        .Q(\mem_reg[68][6]_srl32_n_0 ),
        .Q31(\mem_reg[68][6]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][6]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][6]_srl32__0 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,\pout_reg[2]_rep__0_n_0 ,\pout_reg[1]_rep_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][6]_srl32_n_1 ),
        .Q(\mem_reg[68][6]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][6]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][6]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][6]_srl32__1 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,\pout_reg[2]_rep__0_n_0 ,\pout_reg[1]_rep_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][6]_srl32__0_n_1 ),
        .Q(\mem_reg[68][6]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][6]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][70]_mux 
       (.I0(\mem_reg[68][70]_srl32_n_0 ),
        .I1(\mem_reg[68][70]_srl32__0_n_0 ),
        .O(\mem_reg[68][70]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][70]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][70]_srl32 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[4]_0 [0],pout_reg[2:1],\pout_reg[0]_rep_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [68]),
        .Q(\mem_reg[68][70]_srl32_n_0 ),
        .Q31(\mem_reg[68][70]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][70]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][70]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[4]_0 [0],pout_reg[2:1],\pout_reg[0]_rep_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][70]_srl32_n_1 ),
        .Q(\mem_reg[68][70]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][70]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][70]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][70]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[4]_0 [0],pout_reg[2:1],\pout_reg[0]_rep_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][70]_srl32__0_n_1 ),
        .Q(\mem_reg[68][70]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][70]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][71]_mux 
       (.I0(\mem_reg[68][71]_srl32_n_0 ),
        .I1(\mem_reg[68][71]_srl32__0_n_0 ),
        .O(\mem_reg[68][71]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][71]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][71]_srl32 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[4]_0 [0],pout_reg[2:1],\pout_reg[0]_rep_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [69]),
        .Q(\mem_reg[68][71]_srl32_n_0 ),
        .Q31(\mem_reg[68][71]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][71]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][71]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[4]_0 [0],pout_reg[2:1],\pout_reg[0]_rep_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][71]_srl32_n_1 ),
        .Q(\mem_reg[68][71]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][71]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][71]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][71]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[4]_0 [0],pout_reg[2:1],\pout_reg[0]_rep_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][71]_srl32__0_n_1 ),
        .Q(\mem_reg[68][71]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][71]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][72]_mux 
       (.I0(\mem_reg[68][72]_srl32_n_0 ),
        .I1(\mem_reg[68][72]_srl32__0_n_0 ),
        .O(\mem_reg[68][72]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][72]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][72]_srl32 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[4]_0 [0],pout_reg[2:1],\pout_reg[0]_rep_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [70]),
        .Q(\mem_reg[68][72]_srl32_n_0 ),
        .Q31(\mem_reg[68][72]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][72]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][72]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[4]_0 [0],pout_reg[2:1],\pout_reg[0]_rep_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][72]_srl32_n_1 ),
        .Q(\mem_reg[68][72]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][72]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][72]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][72]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[4]_0 [0],pout_reg[2:1],\pout_reg[0]_rep_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][72]_srl32__0_n_1 ),
        .Q(\mem_reg[68][72]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][72]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][73]_mux 
       (.I0(\mem_reg[68][73]_srl32_n_0 ),
        .I1(\mem_reg[68][73]_srl32__0_n_0 ),
        .O(\mem_reg[68][73]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][73]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][73]_srl32 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[4]_0 [0],pout_reg[2:1],\pout_reg[0]_rep_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [71]),
        .Q(\mem_reg[68][73]_srl32_n_0 ),
        .Q31(\mem_reg[68][73]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][73]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][73]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[4]_0 [0],pout_reg[2:1],\pout_reg[0]_rep_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][73]_srl32_n_1 ),
        .Q(\mem_reg[68][73]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][73]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][73]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][73]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[4]_0 [0],pout_reg[2:1],\pout_reg[0]_rep_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][73]_srl32__0_n_1 ),
        .Q(\mem_reg[68][73]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][73]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][74]_mux 
       (.I0(\mem_reg[68][74]_srl32_n_0 ),
        .I1(\mem_reg[68][74]_srl32__0_n_0 ),
        .O(\mem_reg[68][74]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][74]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][74]_srl32 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[4]_0 [0],pout_reg[2:1],\pout_reg[0]_rep_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [72]),
        .Q(\mem_reg[68][74]_srl32_n_0 ),
        .Q31(\mem_reg[68][74]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][74]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][74]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[4]_0 [0],pout_reg[2:1],\pout_reg[0]_rep_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][74]_srl32_n_1 ),
        .Q(\mem_reg[68][74]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][74]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][74]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][74]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[4]_0 [0],pout_reg[2:1],\pout_reg[0]_rep_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][74]_srl32__0_n_1 ),
        .Q(\mem_reg[68][74]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][74]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][75]_mux 
       (.I0(\mem_reg[68][75]_srl32_n_0 ),
        .I1(\mem_reg[68][75]_srl32__0_n_0 ),
        .O(\mem_reg[68][75]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][75]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][75]_srl32 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[4]_0 [0],pout_reg[2:1],\pout_reg[0]_rep_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [73]),
        .Q(\mem_reg[68][75]_srl32_n_0 ),
        .Q31(\mem_reg[68][75]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][75]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][75]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[4]_0 [0],pout_reg[2:1],\pout_reg[0]_rep_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][75]_srl32_n_1 ),
        .Q(\mem_reg[68][75]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][75]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][75]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][75]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[4]_0 [0],pout_reg[2:1],\pout_reg[0]_rep_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][75]_srl32__0_n_1 ),
        .Q(\mem_reg[68][75]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][75]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][76]_mux 
       (.I0(\mem_reg[68][76]_srl32_n_0 ),
        .I1(\mem_reg[68][76]_srl32__0_n_0 ),
        .O(\mem_reg[68][76]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][76]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][76]_srl32 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[4]_0 [0],pout_reg[2:1],\pout_reg[0]_rep_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [74]),
        .Q(\mem_reg[68][76]_srl32_n_0 ),
        .Q31(\mem_reg[68][76]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][76]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][76]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[4]_0 [0],pout_reg[2:1],\pout_reg[0]_rep_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][76]_srl32_n_1 ),
        .Q(\mem_reg[68][76]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][76]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][76]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][76]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[4]_0 [0],pout_reg[2:1],\pout_reg[0]_rep_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][76]_srl32__0_n_1 ),
        .Q(\mem_reg[68][76]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][76]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][77]_mux 
       (.I0(\mem_reg[68][77]_srl32_n_0 ),
        .I1(\mem_reg[68][77]_srl32__0_n_0 ),
        .O(\mem_reg[68][77]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][77]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][77]_srl32 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[4]_0 [0],pout_reg[2:1],\pout_reg[0]_rep_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [75]),
        .Q(\mem_reg[68][77]_srl32_n_0 ),
        .Q31(\mem_reg[68][77]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][77]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][77]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[4]_0 [0],pout_reg[2:1],\pout_reg[0]_rep_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][77]_srl32_n_1 ),
        .Q(\mem_reg[68][77]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][77]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][77]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][77]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[4]_0 [0],pout_reg[2:1],\pout_reg[0]_rep_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][77]_srl32__0_n_1 ),
        .Q(\mem_reg[68][77]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][77]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][78]_mux 
       (.I0(\mem_reg[68][78]_srl32_n_0 ),
        .I1(\mem_reg[68][78]_srl32__0_n_0 ),
        .O(\mem_reg[68][78]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][78]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][78]_srl32 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[4]_0 [0],pout_reg[2:1],\pout_reg[0]_rep_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [76]),
        .Q(\mem_reg[68][78]_srl32_n_0 ),
        .Q31(\mem_reg[68][78]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][78]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][78]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[4]_0 [0],pout_reg[2:1],\pout_reg[0]_rep_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][78]_srl32_n_1 ),
        .Q(\mem_reg[68][78]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][78]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][78]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][78]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[4]_0 [0],pout_reg[2:1],\pout_reg[0]_rep_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][78]_srl32__0_n_1 ),
        .Q(\mem_reg[68][78]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][78]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][79]_mux 
       (.I0(\mem_reg[68][79]_srl32_n_0 ),
        .I1(\mem_reg[68][79]_srl32__0_n_0 ),
        .O(\mem_reg[68][79]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][79]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][79]_srl32 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[4]_0 [0],pout_reg[2:1],\pout_reg[0]_rep_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [77]),
        .Q(\mem_reg[68][79]_srl32_n_0 ),
        .Q31(\mem_reg[68][79]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][79]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][79]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[4]_0 [0],pout_reg[2:1],\pout_reg[0]_rep_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][79]_srl32_n_1 ),
        .Q(\mem_reg[68][79]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][79]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][79]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][79]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[4]_0 [0],pout_reg[2:1],\pout_reg[0]_rep_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][79]_srl32__0_n_1 ),
        .Q(\mem_reg[68][79]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][79]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][7]_mux 
       (.I0(\mem_reg[68][7]_srl32_n_0 ),
        .I1(\mem_reg[68][7]_srl32__0_n_0 ),
        .O(\mem_reg[68][7]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][7]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][7]_srl32 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,\pout_reg[2]_rep__0_n_0 ,\pout_reg[1]_rep_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [7]),
        .Q(\mem_reg[68][7]_srl32_n_0 ),
        .Q31(\mem_reg[68][7]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][7]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][7]_srl32__0 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,\pout_reg[2]_rep__0_n_0 ,\pout_reg[1]_rep_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][7]_srl32_n_1 ),
        .Q(\mem_reg[68][7]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][7]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][7]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][7]_srl32__1 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,\pout_reg[2]_rep__0_n_0 ,\pout_reg[1]_rep_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][7]_srl32__0_n_1 ),
        .Q(\mem_reg[68][7]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][7]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][80]_mux 
       (.I0(\mem_reg[68][80]_srl32_n_0 ),
        .I1(\mem_reg[68][80]_srl32__0_n_0 ),
        .O(\mem_reg[68][80]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][80]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][80]_srl32 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[4]_0 [0],pout_reg[2:1],\pout_reg[0]_rep_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [78]),
        .Q(\mem_reg[68][80]_srl32_n_0 ),
        .Q31(\mem_reg[68][80]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][80]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][80]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[4]_0 [0],pout_reg[2:1],\pout_reg[0]_rep_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][80]_srl32_n_1 ),
        .Q(\mem_reg[68][80]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][80]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][80]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][80]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[4]_0 [0],pout_reg[2:1],\pout_reg[0]_rep_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][80]_srl32__0_n_1 ),
        .Q(\mem_reg[68][80]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][80]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][81]_mux 
       (.I0(\mem_reg[68][81]_srl32_n_0 ),
        .I1(\mem_reg[68][81]_srl32__0_n_0 ),
        .O(\mem_reg[68][81]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][81]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][81]_srl32 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[4]_0 [0],pout_reg[2:1],\pout_reg[0]_rep_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [79]),
        .Q(\mem_reg[68][81]_srl32_n_0 ),
        .Q31(\mem_reg[68][81]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][81]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][81]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[4]_0 [0],pout_reg[2:1],\pout_reg[0]_rep_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][81]_srl32_n_1 ),
        .Q(\mem_reg[68][81]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][81]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][81]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][81]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[4]_0 [0],pout_reg[2:1],\pout_reg[0]_rep_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][81]_srl32__0_n_1 ),
        .Q(\mem_reg[68][81]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][81]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][82]_mux 
       (.I0(\mem_reg[68][82]_srl32_n_0 ),
        .I1(\mem_reg[68][82]_srl32__0_n_0 ),
        .O(\mem_reg[68][82]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][82]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][82]_srl32 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[4]_0 [0],pout_reg[2:1],\pout_reg[0]_rep_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [80]),
        .Q(\mem_reg[68][82]_srl32_n_0 ),
        .Q31(\mem_reg[68][82]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][82]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][82]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[4]_0 [0],pout_reg[2:1],\pout_reg[0]_rep_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][82]_srl32_n_1 ),
        .Q(\mem_reg[68][82]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][82]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][82]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][82]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[4]_0 [0],pout_reg[2:1],\pout_reg[0]_rep_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][82]_srl32__0_n_1 ),
        .Q(\mem_reg[68][82]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][82]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][83]_mux 
       (.I0(\mem_reg[68][83]_srl32_n_0 ),
        .I1(\mem_reg[68][83]_srl32__0_n_0 ),
        .O(\mem_reg[68][83]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][83]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][83]_srl32 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[4]_0 [0],pout_reg[2:1],\pout_reg[0]_rep_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [81]),
        .Q(\mem_reg[68][83]_srl32_n_0 ),
        .Q31(\mem_reg[68][83]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][83]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][83]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[4]_0 [0],pout_reg[2:1],\pout_reg[0]_rep_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][83]_srl32_n_1 ),
        .Q(\mem_reg[68][83]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][83]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][83]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][83]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[4]_0 [0],pout_reg[2:1],\pout_reg[0]_rep_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][83]_srl32__0_n_1 ),
        .Q(\mem_reg[68][83]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][83]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][84]_mux 
       (.I0(\mem_reg[68][84]_srl32_n_0 ),
        .I1(\mem_reg[68][84]_srl32__0_n_0 ),
        .O(\mem_reg[68][84]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][84]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][84]_srl32 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[4]_0 [0],pout_reg[2:1],\pout_reg[0]_rep_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [82]),
        .Q(\mem_reg[68][84]_srl32_n_0 ),
        .Q31(\mem_reg[68][84]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][84]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][84]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[4]_0 [0],pout_reg[2:1],\pout_reg[0]_rep_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][84]_srl32_n_1 ),
        .Q(\mem_reg[68][84]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][84]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][84]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][84]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[4]_0 [0],pout_reg[2:1],\pout_reg[0]_rep_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][84]_srl32__0_n_1 ),
        .Q(\mem_reg[68][84]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][84]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][85]_mux 
       (.I0(\mem_reg[68][85]_srl32_n_0 ),
        .I1(\mem_reg[68][85]_srl32__0_n_0 ),
        .O(\mem_reg[68][85]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][85]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][85]_srl32 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[4]_0 [0],pout_reg[2:1],\pout_reg[0]_rep_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [83]),
        .Q(\mem_reg[68][85]_srl32_n_0 ),
        .Q31(\mem_reg[68][85]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][85]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][85]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[4]_0 [0],pout_reg[2:1],\pout_reg[0]_rep_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][85]_srl32_n_1 ),
        .Q(\mem_reg[68][85]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][85]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][85]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][85]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[4]_0 [0],pout_reg[2:1],\pout_reg[0]_rep_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][85]_srl32__0_n_1 ),
        .Q(\mem_reg[68][85]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][85]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][86]_mux 
       (.I0(\mem_reg[68][86]_srl32_n_0 ),
        .I1(\mem_reg[68][86]_srl32__0_n_0 ),
        .O(\mem_reg[68][86]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][86]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][86]_srl32 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[4]_0 [0],pout_reg[2:1],\pout_reg[0]_rep_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [84]),
        .Q(\mem_reg[68][86]_srl32_n_0 ),
        .Q31(\mem_reg[68][86]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][86]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][86]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[4]_0 [0],pout_reg[2:1],\pout_reg[0]_rep_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][86]_srl32_n_1 ),
        .Q(\mem_reg[68][86]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][86]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][86]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][86]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[4]_0 [0],pout_reg[2:1],\pout_reg[0]_rep_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][86]_srl32__0_n_1 ),
        .Q(\mem_reg[68][86]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][86]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][87]_mux 
       (.I0(\mem_reg[68][87]_srl32_n_0 ),
        .I1(\mem_reg[68][87]_srl32__0_n_0 ),
        .O(\mem_reg[68][87]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][87]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][87]_srl32 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[4]_0 [0],pout_reg[2:1],\pout_reg[0]_rep_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [85]),
        .Q(\mem_reg[68][87]_srl32_n_0 ),
        .Q31(\mem_reg[68][87]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][87]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][87]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[4]_0 [0],pout_reg[2:1],\pout_reg[0]_rep_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][87]_srl32_n_1 ),
        .Q(\mem_reg[68][87]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][87]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][87]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][87]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[4]_0 [0],pout_reg[2:1],\pout_reg[0]_rep_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][87]_srl32__0_n_1 ),
        .Q(\mem_reg[68][87]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][87]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][88]_mux 
       (.I0(\mem_reg[68][88]_srl32_n_0 ),
        .I1(\mem_reg[68][88]_srl32__0_n_0 ),
        .O(\mem_reg[68][88]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][88]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][88]_srl32 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[4]_0 [0],pout_reg[2:1],\pout_reg[0]_rep_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [86]),
        .Q(\mem_reg[68][88]_srl32_n_0 ),
        .Q31(\mem_reg[68][88]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][88]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][88]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[4]_0 [0],pout_reg[2:1],\pout_reg[0]_rep_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][88]_srl32_n_1 ),
        .Q(\mem_reg[68][88]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][88]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][88]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][88]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[4]_0 [0],pout_reg[2:1],\pout_reg[0]_rep_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][88]_srl32__0_n_1 ),
        .Q(\mem_reg[68][88]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][88]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][89]_mux 
       (.I0(\mem_reg[68][89]_srl32_n_0 ),
        .I1(\mem_reg[68][89]_srl32__0_n_0 ),
        .O(\mem_reg[68][89]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][89]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][89]_srl32 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[4]_0 [0],pout_reg[2:1],\pout_reg[0]_rep_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [87]),
        .Q(\mem_reg[68][89]_srl32_n_0 ),
        .Q31(\mem_reg[68][89]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][89]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][89]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[4]_0 [0],pout_reg[2:1],\pout_reg[0]_rep_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][89]_srl32_n_1 ),
        .Q(\mem_reg[68][89]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][89]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][89]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][89]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[4]_0 [0],pout_reg[2:1],\pout_reg[0]_rep_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][89]_srl32__0_n_1 ),
        .Q(\mem_reg[68][89]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][89]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][8]_mux 
       (.I0(\mem_reg[68][8]_srl32_n_0 ),
        .I1(\mem_reg[68][8]_srl32__0_n_0 ),
        .O(\mem_reg[68][8]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][8]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][8]_srl32 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,A,\pout_reg[1]_rep__0_n_0 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [8]),
        .Q(\mem_reg[68][8]_srl32_n_0 ),
        .Q31(\mem_reg[68][8]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][8]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][8]_srl32__0 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,A,\pout_reg[1]_rep__0_n_0 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][8]_srl32_n_1 ),
        .Q(\mem_reg[68][8]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][8]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][8]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][8]_srl32__1 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,A,\pout_reg[1]_rep__0_n_0 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][8]_srl32__0_n_1 ),
        .Q(\mem_reg[68][8]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][8]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][90]_mux 
       (.I0(\mem_reg[68][90]_srl32_n_0 ),
        .I1(\mem_reg[68][90]_srl32__0_n_0 ),
        .O(\mem_reg[68][90]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][90]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][90]_srl32 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[4]_0 [0],pout_reg[2:1],\pout_reg[0]_rep_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [88]),
        .Q(\mem_reg[68][90]_srl32_n_0 ),
        .Q31(\mem_reg[68][90]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][90]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][90]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[4]_0 [0],pout_reg[2:1],\pout_reg[0]_rep_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][90]_srl32_n_1 ),
        .Q(\mem_reg[68][90]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][90]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][90]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][90]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[4]_0 [0],pout_reg[2:1],\pout_reg[0]_rep_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][90]_srl32__0_n_1 ),
        .Q(\mem_reg[68][90]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][90]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][91]_mux 
       (.I0(\mem_reg[68][91]_srl32_n_0 ),
        .I1(\mem_reg[68][91]_srl32__0_n_0 ),
        .O(\mem_reg[68][91]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][91]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][91]_srl32 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[4]_0 [0],pout_reg[2:1],\pout_reg[0]_rep_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [89]),
        .Q(\mem_reg[68][91]_srl32_n_0 ),
        .Q31(\mem_reg[68][91]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][91]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][91]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[4]_0 [0],pout_reg[2:1],\pout_reg[0]_rep_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][91]_srl32_n_1 ),
        .Q(\mem_reg[68][91]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][91]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][91]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][91]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[4]_0 [0],pout_reg[2:1],\pout_reg[0]_rep_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][91]_srl32__0_n_1 ),
        .Q(\mem_reg[68][91]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][91]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][92]_mux 
       (.I0(\mem_reg[68][92]_srl32_n_0 ),
        .I1(\mem_reg[68][92]_srl32__0_n_0 ),
        .O(\mem_reg[68][92]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][92]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][92]_srl32 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[4]_0 [0],pout_reg[2:1],\pout_reg[0]_rep_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [90]),
        .Q(\mem_reg[68][92]_srl32_n_0 ),
        .Q31(\mem_reg[68][92]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][92]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][92]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[4]_0 [0],pout_reg[2:1],\pout_reg[0]_rep_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][92]_srl32_n_1 ),
        .Q(\mem_reg[68][92]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][92]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][92]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][92]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[4]_0 [0],pout_reg[2:1],\pout_reg[0]_rep_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][92]_srl32__0_n_1 ),
        .Q(\mem_reg[68][92]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][92]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][93]_mux 
       (.I0(\mem_reg[68][93]_srl32_n_0 ),
        .I1(\mem_reg[68][93]_srl32__0_n_0 ),
        .O(\mem_reg[68][93]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][93]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][93]_srl32 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[4]_0 [0],pout_reg[2:1],\pout_reg[0]_rep_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [91]),
        .Q(\mem_reg[68][93]_srl32_n_0 ),
        .Q31(\mem_reg[68][93]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][93]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][93]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[4]_0 [0],pout_reg[2:1],\pout_reg[0]_rep_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][93]_srl32_n_1 ),
        .Q(\mem_reg[68][93]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][93]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][93]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][93]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[4]_0 [0],pout_reg[2:1],\pout_reg[0]_rep_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][93]_srl32__0_n_1 ),
        .Q(\mem_reg[68][93]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][93]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][94]_mux 
       (.I0(\mem_reg[68][94]_srl32_n_0 ),
        .I1(\mem_reg[68][94]_srl32__0_n_0 ),
        .O(\mem_reg[68][94]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][94]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][94]_srl32 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[4]_0 [0],pout_reg[2:1],\pout_reg[0]_rep_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [92]),
        .Q(\mem_reg[68][94]_srl32_n_0 ),
        .Q31(\mem_reg[68][94]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][94]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][94]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[4]_0 [0],pout_reg[2:1],\pout_reg[0]_rep_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][94]_srl32_n_1 ),
        .Q(\mem_reg[68][94]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][94]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][94]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][94]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_0 ,\pout_reg[4]_0 [0],pout_reg[2:1],\pout_reg[0]_rep_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][94]_srl32__0_n_1 ),
        .Q(\mem_reg[68][94]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][94]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][95]_mux 
       (.I0(\mem_reg[68][95]_srl32_n_0 ),
        .I1(\mem_reg[68][95]_srl32__0_n_0 ),
        .O(\mem_reg[68][95]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][95]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][95]_srl32 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,\pout_reg[2]_rep__0_n_0 ,\pout_reg[1]_rep_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [93]),
        .Q(\mem_reg[68][95]_srl32_n_0 ),
        .Q31(\mem_reg[68][95]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][95]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][95]_srl32__0 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,\pout_reg[2]_rep__0_n_0 ,\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32_n_1 ),
        .Q(\mem_reg[68][95]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][95]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][95]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][95]_srl32__1 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,\pout_reg[2]_rep__0_n_0 ,\pout_reg[1]_rep__0_n_0 ,\pout_reg[0]_rep__0_n_0 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_n_1 ),
        .Q(\mem_reg[68][95]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][95]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][9]_mux 
       (.I0(\mem_reg[68][9]_srl32_n_0 ),
        .I1(\mem_reg[68][9]_srl32__0_n_0 ),
        .O(\mem_reg[68][9]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][9]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][9]_srl32 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,A,\pout_reg[1]_rep__0_n_0 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [9]),
        .Q(\mem_reg[68][9]_srl32_n_0 ),
        .Q31(\mem_reg[68][9]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][9]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][9]_srl32__0 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,A,\pout_reg[1]_rep__0_n_0 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][9]_srl32_n_1 ),
        .Q(\mem_reg[68][9]_srl32__0_n_0 ),
        .Q31(\mem_reg[68][9]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[68][9]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][9]_srl32__1 
       (.A({\pout_reg[4]_0 [1],\pout_reg[3]_rep_n_0 ,A,\pout_reg[1]_rep__0_n_0 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][9]_srl32__0_n_1 ),
        .Q(\mem_reg[68][9]_srl32__1_n_0 ),
        .Q31(\NLW_mem_reg[68][9]_srl32__1_Q31_UNCONNECTED ));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out_carry_i_1__0
       (.I0(\pout_reg[1]_rep_0 ),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2__0
       (.I0(pout_reg[5]),
        .I1(pout_reg[6]),
        .O(\pout_reg[5]_0 [5]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3__0
       (.I0(\pout_reg[4]_0 [1]),
        .I1(pout_reg[5]),
        .O(\pout_reg[5]_0 [4]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4__0
       (.I0(\pout_reg[4]_0 [0]),
        .I1(\pout_reg[4]_0 [1]),
        .O(\pout_reg[5]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_5__0
       (.I0(A),
        .I1(\pout_reg[4]_0 [0]),
        .O(\pout_reg[5]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_6__0
       (.I0(\pout_reg[1]_rep_0 ),
        .I1(A),
        .O(\pout_reg[5]_0 [1]));
  LUT5 #(
    .INIT(32'h870F0F0F)) 
    p_0_out_carry_i_7__0
       (.I0(rs2f_rreq_ack),
        .I1(\pout_reg[0]_rep__0_0 ),
        .I2(\pout_reg[1]_rep_0 ),
        .I3(data_vld_reg_n_0),
        .I4(empty_n_i_2__1_n_0),
        .O(\pout_reg[5]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1__3 
       (.I0(pout_reg[0]),
        .O(\pout[0]_i_1__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_rep_i_1__1 
       (.I0(pout_reg[0]),
        .O(\pout[0]_rep_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_rep_i_1__2 
       (.I0(pout_reg[0]),
        .O(\pout[0]_rep_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h88000F00)) 
    \pout[6]_i_1__2 
       (.I0(rs2f_rreq_ack),
        .I1(\pout_reg[0]_rep__0_0 ),
        .I2(\pout[6]_i_2__2_n_0 ),
        .I3(data_vld_reg_n_0),
        .I4(empty_n_i_2__1_n_0),
        .O(\pout[6]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h888888888888888F)) 
    \pout[6]_i_2__2 
       (.I0(rs2f_rreq_ack),
        .I1(\pout_reg[0]_rep__0_0 ),
        .I2(\pout[6]_i_3__0_n_0 ),
        .I3(\pout_reg[1]_rep_0 ),
        .I4(\pout_reg[0]_rep_0 ),
        .I5(A),
        .O(\pout[6]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pout[6]_i_3__0 
       (.I0(\pout_reg[4]_0 [1]),
        .I1(\pout_reg[4]_0 [0]),
        .I2(pout_reg[6]),
        .I3(pout_reg[5]),
        .O(\pout[6]_i_3__0_n_0 ));
  (* ORIG_CELL_NAME = "pout_reg[0]" *) 
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__2_n_0 ),
        .D(\pout[0]_i_1__3_n_0 ),
        .Q(pout_reg[0]),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "pout_reg[0]" *) 
  FDRE \pout_reg[0]_rep 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__2_n_0 ),
        .D(\pout[0]_rep_i_1__1_n_0 ),
        .Q(\pout_reg[0]_rep_0 ),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "pout_reg[0]" *) 
  FDRE \pout_reg[0]_rep__0 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__2_n_0 ),
        .D(\pout[0]_rep_i_1__2_n_0 ),
        .Q(\pout_reg[0]_rep__0_n_0 ),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "pout_reg[1]" *) 
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__2_n_0 ),
        .D(D[0]),
        .Q(pout_reg[1]),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "pout_reg[1]" *) 
  FDRE \pout_reg[1]_rep 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__2_n_0 ),
        .D(D[0]),
        .Q(\pout_reg[1]_rep_0 ),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "pout_reg[1]" *) 
  FDRE \pout_reg[1]_rep__0 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__2_n_0 ),
        .D(D[0]),
        .Q(\pout_reg[1]_rep__0_n_0 ),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "pout_reg[2]" *) 
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__2_n_0 ),
        .D(D[1]),
        .Q(pout_reg[2]),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "pout_reg[2]" *) 
  FDRE \pout_reg[2]_rep 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__2_n_0 ),
        .D(D[1]),
        .Q(A),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "pout_reg[2]" *) 
  FDRE \pout_reg[2]_rep__0 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__2_n_0 ),
        .D(D[1]),
        .Q(\pout_reg[2]_rep__0_n_0 ),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "pout_reg[3]" *) 
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__2_n_0 ),
        .D(D[2]),
        .Q(\pout_reg[4]_0 [0]),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "pout_reg[3]" *) 
  FDRE \pout_reg[3]_rep 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__2_n_0 ),
        .D(D[2]),
        .Q(\pout_reg[3]_rep_n_0 ),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "pout_reg[4]" *) 
  FDRE \pout_reg[4] 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__2_n_0 ),
        .D(D[3]),
        .Q(\pout_reg[4]_0 [1]),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "pout_reg[4]" *) 
  FDRE \pout_reg[4]_rep 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__2_n_0 ),
        .D(D[3]),
        .Q(\pout_reg[4]_rep_n_0 ),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "pout_reg[4]" *) 
  FDRE \pout_reg[4]_rep__0 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__2_n_0 ),
        .D(D[3]),
        .Q(\pout_reg[4]_rep__0_n_0 ),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[5] 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__2_n_0 ),
        .D(D[4]),
        .Q(pout_reg[5]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[6] 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__2_n_0 ),
        .D(D[5]),
        .Q(pout_reg[6]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[0]_i_1__1 
       (.I0(\mem_reg[68][0]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][0]_mux_n_0 ),
        .O(\q[0]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[10]_i_1__0 
       (.I0(\mem_reg[68][10]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][10]_mux_n_0 ),
        .O(\q[10]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[11]_i_1__0 
       (.I0(\mem_reg[68][11]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][11]_mux_n_0 ),
        .O(\q[11]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[12]_i_1__0 
       (.I0(\mem_reg[68][12]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][12]_mux_n_0 ),
        .O(\q[12]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[13]_i_1__0 
       (.I0(\mem_reg[68][13]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][13]_mux_n_0 ),
        .O(\q[13]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[14]_i_1__0 
       (.I0(\mem_reg[68][14]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][14]_mux_n_0 ),
        .O(\q[14]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[15]_i_1__0 
       (.I0(\mem_reg[68][15]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][15]_mux_n_0 ),
        .O(\q[15]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[16]_i_1__0 
       (.I0(\mem_reg[68][16]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][16]_mux_n_0 ),
        .O(\q[16]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[17]_i_1__0 
       (.I0(\mem_reg[68][17]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][17]_mux_n_0 ),
        .O(\q[17]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[18]_i_1__0 
       (.I0(\mem_reg[68][18]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][18]_mux_n_0 ),
        .O(\q[18]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[19]_i_1__0 
       (.I0(\mem_reg[68][19]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][19]_mux_n_0 ),
        .O(\q[19]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[1]_i_1__1 
       (.I0(\mem_reg[68][1]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][1]_mux_n_0 ),
        .O(\q[1]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[20]_i_1__0 
       (.I0(\mem_reg[68][20]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][20]_mux_n_0 ),
        .O(\q[20]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[21]_i_1__0 
       (.I0(\mem_reg[68][21]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][21]_mux_n_0 ),
        .O(\q[21]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[22]_i_1__0 
       (.I0(\mem_reg[68][22]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][22]_mux_n_0 ),
        .O(\q[22]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[23]_i_1__0 
       (.I0(\mem_reg[68][23]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][23]_mux_n_0 ),
        .O(\q[23]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[24]_i_1__0 
       (.I0(\mem_reg[68][24]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][24]_mux_n_0 ),
        .O(\q[24]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[25]_i_1__0 
       (.I0(\mem_reg[68][25]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][25]_mux_n_0 ),
        .O(\q[25]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[26]_i_1__0 
       (.I0(\mem_reg[68][26]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][26]_mux_n_0 ),
        .O(\q[26]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[27]_i_1__0 
       (.I0(\mem_reg[68][27]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][27]_mux_n_0 ),
        .O(\q[27]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[28]_i_1__0 
       (.I0(\mem_reg[68][28]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][28]_mux_n_0 ),
        .O(\q[28]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[29]_i_1__0 
       (.I0(\mem_reg[68][29]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][29]_mux_n_0 ),
        .O(\q[29]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[2]_i_1__1 
       (.I0(\mem_reg[68][2]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][2]_mux_n_0 ),
        .O(\q[2]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[30]_i_1__0 
       (.I0(\mem_reg[68][30]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][30]_mux_n_0 ),
        .O(\q[30]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[31]_i_1__0 
       (.I0(\mem_reg[68][31]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][31]_mux_n_0 ),
        .O(\q[31]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[32]_i_1__0 
       (.I0(\mem_reg[68][32]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][32]_mux_n_0 ),
        .O(\q[32]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[33]_i_1__0 
       (.I0(\mem_reg[68][33]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][33]_mux_n_0 ),
        .O(\q[33]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[34]_i_1__0 
       (.I0(\mem_reg[68][34]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][34]_mux_n_0 ),
        .O(\q[34]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[35]_i_1__0 
       (.I0(\mem_reg[68][35]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][35]_mux_n_0 ),
        .O(\q[35]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[36]_i_1__0 
       (.I0(\mem_reg[68][36]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][36]_mux_n_0 ),
        .O(\q[36]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[37]_i_1__0 
       (.I0(\mem_reg[68][37]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][37]_mux_n_0 ),
        .O(\q[37]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[38]_i_1__0 
       (.I0(\mem_reg[68][38]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][38]_mux_n_0 ),
        .O(\q[38]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[39]_i_1__0 
       (.I0(\mem_reg[68][39]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][39]_mux_n_0 ),
        .O(\q[39]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[3]_i_1__1 
       (.I0(\mem_reg[68][3]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][3]_mux_n_0 ),
        .O(\q[3]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[40]_i_1__0 
       (.I0(\mem_reg[68][40]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][40]_mux_n_0 ),
        .O(\q[40]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[41]_i_1__0 
       (.I0(\mem_reg[68][41]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][41]_mux_n_0 ),
        .O(\q[41]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[42]_i_1__0 
       (.I0(\mem_reg[68][42]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][42]_mux_n_0 ),
        .O(\q[42]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[43]_i_1__0 
       (.I0(\mem_reg[68][43]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][43]_mux_n_0 ),
        .O(\q[43]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[44]_i_1__0 
       (.I0(\mem_reg[68][44]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][44]_mux_n_0 ),
        .O(\q[44]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[45]_i_1__0 
       (.I0(\mem_reg[68][45]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][45]_mux_n_0 ),
        .O(\q[45]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[46]_i_1__0 
       (.I0(\mem_reg[68][46]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][46]_mux_n_0 ),
        .O(\q[46]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[47]_i_1__0 
       (.I0(\mem_reg[68][47]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][47]_mux_n_0 ),
        .O(\q[47]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[48]_i_1__0 
       (.I0(\mem_reg[68][48]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][48]_mux_n_0 ),
        .O(\q[48]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[49]_i_1__0 
       (.I0(\mem_reg[68][49]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][49]_mux_n_0 ),
        .O(\q[49]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[4]_i_1__0 
       (.I0(\mem_reg[68][4]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][4]_mux_n_0 ),
        .O(\q[4]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[50]_i_1__0 
       (.I0(\mem_reg[68][50]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][50]_mux_n_0 ),
        .O(\q[50]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[51]_i_1__0 
       (.I0(\mem_reg[68][51]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][51]_mux_n_0 ),
        .O(\q[51]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[52]_i_1__0 
       (.I0(\mem_reg[68][52]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][52]_mux_n_0 ),
        .O(\q[52]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[53]_i_1__0 
       (.I0(\mem_reg[68][53]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][53]_mux_n_0 ),
        .O(\q[53]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[54]_i_1__0 
       (.I0(\mem_reg[68][54]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][54]_mux_n_0 ),
        .O(\q[54]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[55]_i_1__0 
       (.I0(\mem_reg[68][55]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][55]_mux_n_0 ),
        .O(\q[55]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[56]_i_1__0 
       (.I0(\mem_reg[68][56]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][56]_mux_n_0 ),
        .O(\q[56]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[57]_i_1__0 
       (.I0(\mem_reg[68][57]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][57]_mux_n_0 ),
        .O(\q[57]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[58]_i_1__0 
       (.I0(\mem_reg[68][58]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][58]_mux_n_0 ),
        .O(\q[58]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[59]_i_1__0 
       (.I0(\mem_reg[68][59]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][59]_mux_n_0 ),
        .O(\q[59]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[5]_i_1__0 
       (.I0(\mem_reg[68][5]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][5]_mux_n_0 ),
        .O(\q[5]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[60]_i_1__0 
       (.I0(\mem_reg[68][60]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][60]_mux_n_0 ),
        .O(\q[60]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[61]_i_1__0 
       (.I0(\mem_reg[68][61]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][61]_mux_n_0 ),
        .O(\q[61]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[64]_i_1__0 
       (.I0(\mem_reg[68][64]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][64]_mux_n_0 ),
        .O(\q[64]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[65]_i_1__0 
       (.I0(\mem_reg[68][65]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][65]_mux_n_0 ),
        .O(\q[65]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[66]_i_1__0 
       (.I0(\mem_reg[68][66]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][66]_mux_n_0 ),
        .O(\q[66]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[67]_i_1__0 
       (.I0(\mem_reg[68][67]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][67]_mux_n_0 ),
        .O(\q[67]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[68]_i_1__0 
       (.I0(\mem_reg[68][68]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][68]_mux_n_0 ),
        .O(\q[68]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[69]_i_1__0 
       (.I0(\mem_reg[68][69]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][69]_mux_n_0 ),
        .O(\q[69]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[6]_i_1__0 
       (.I0(\mem_reg[68][6]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][6]_mux_n_0 ),
        .O(\q[6]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[70]_i_1__0 
       (.I0(\mem_reg[68][70]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][70]_mux_n_0 ),
        .O(\q[70]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[71]_i_1__0 
       (.I0(\mem_reg[68][71]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][71]_mux_n_0 ),
        .O(\q[71]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[72]_i_1__0 
       (.I0(\mem_reg[68][72]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][72]_mux_n_0 ),
        .O(\q[72]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[73]_i_1__0 
       (.I0(\mem_reg[68][73]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][73]_mux_n_0 ),
        .O(\q[73]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[74]_i_1__0 
       (.I0(\mem_reg[68][74]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][74]_mux_n_0 ),
        .O(\q[74]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[75]_i_1__0 
       (.I0(\mem_reg[68][75]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][75]_mux_n_0 ),
        .O(\q[75]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[76]_i_1__0 
       (.I0(\mem_reg[68][76]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][76]_mux_n_0 ),
        .O(\q[76]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[77]_i_1__0 
       (.I0(\mem_reg[68][77]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][77]_mux_n_0 ),
        .O(\q[77]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[78]_i_1__0 
       (.I0(\mem_reg[68][78]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][78]_mux_n_0 ),
        .O(\q[78]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[79]_i_1__0 
       (.I0(\mem_reg[68][79]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][79]_mux_n_0 ),
        .O(\q[79]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[7]_i_1__0 
       (.I0(\mem_reg[68][7]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][7]_mux_n_0 ),
        .O(\q[7]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[80]_i_1__0 
       (.I0(\mem_reg[68][80]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][80]_mux_n_0 ),
        .O(\q[80]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[81]_i_1__0 
       (.I0(\mem_reg[68][81]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][81]_mux_n_0 ),
        .O(\q[81]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[82]_i_1__0 
       (.I0(\mem_reg[68][82]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][82]_mux_n_0 ),
        .O(\q[82]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[83]_i_1__0 
       (.I0(\mem_reg[68][83]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][83]_mux_n_0 ),
        .O(\q[83]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[84]_i_1__0 
       (.I0(\mem_reg[68][84]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][84]_mux_n_0 ),
        .O(\q[84]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[85]_i_1__0 
       (.I0(\mem_reg[68][85]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][85]_mux_n_0 ),
        .O(\q[85]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[86]_i_1__0 
       (.I0(\mem_reg[68][86]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][86]_mux_n_0 ),
        .O(\q[86]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[87]_i_1__0 
       (.I0(\mem_reg[68][87]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][87]_mux_n_0 ),
        .O(\q[87]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[88]_i_1__0 
       (.I0(\mem_reg[68][88]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][88]_mux_n_0 ),
        .O(\q[88]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[89]_i_1__0 
       (.I0(\mem_reg[68][89]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][89]_mux_n_0 ),
        .O(\q[89]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[8]_i_1__0 
       (.I0(\mem_reg[68][8]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][8]_mux_n_0 ),
        .O(\q[8]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[90]_i_1__0 
       (.I0(\mem_reg[68][90]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][90]_mux_n_0 ),
        .O(\q[90]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[91]_i_1__0 
       (.I0(\mem_reg[68][91]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][91]_mux_n_0 ),
        .O(\q[91]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[92]_i_1__0 
       (.I0(\mem_reg[68][92]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][92]_mux_n_0 ),
        .O(\q[92]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[93]_i_1__0 
       (.I0(\mem_reg[68][93]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][93]_mux_n_0 ),
        .O(\q[93]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[94]_i_1__0 
       (.I0(\mem_reg[68][94]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][94]_mux_n_0 ),
        .O(\q[94]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[95]_i_1__0 
       (.I0(\mem_reg[68][95]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][95]_mux_n_0 ),
        .O(\q[95]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[9]_i_1__0 
       (.I0(\mem_reg[68][9]_srl32__1_n_0 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][9]_mux_n_0 ),
        .O(\q[9]_i_1__0_n_0 ));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[0]_i_1__1_n_0 ),
        .Q(\q_reg[92]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[10]_i_1__0_n_0 ),
        .Q(\q_reg[92]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[11]_i_1__0_n_0 ),
        .Q(\q_reg[92]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[12] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[12]_i_1__0_n_0 ),
        .Q(\q_reg[92]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[13] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[13]_i_1__0_n_0 ),
        .Q(\q_reg[92]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[14] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[14]_i_1__0_n_0 ),
        .Q(\q_reg[92]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[15] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[15]_i_1__0_n_0 ),
        .Q(\q_reg[92]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[16] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[16]_i_1__0_n_0 ),
        .Q(\q_reg[92]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[17] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[17]_i_1__0_n_0 ),
        .Q(\q_reg[92]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[18] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[18]_i_1__0_n_0 ),
        .Q(\q_reg[92]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[19] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[19]_i_1__0_n_0 ),
        .Q(\q_reg[92]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[1]_i_1__1_n_0 ),
        .Q(\q_reg[92]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[20] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[20]_i_1__0_n_0 ),
        .Q(\q_reg[92]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[21] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[21]_i_1__0_n_0 ),
        .Q(\q_reg[92]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[22] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[22]_i_1__0_n_0 ),
        .Q(\q_reg[92]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[23] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[23]_i_1__0_n_0 ),
        .Q(\q_reg[92]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[24] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[24]_i_1__0_n_0 ),
        .Q(\q_reg[92]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[25] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[25]_i_1__0_n_0 ),
        .Q(\q_reg[92]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[26] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[26]_i_1__0_n_0 ),
        .Q(\q_reg[92]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[27] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[27]_i_1__0_n_0 ),
        .Q(\q_reg[92]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[28] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[28]_i_1__0_n_0 ),
        .Q(\q_reg[92]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[29] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[29]_i_1__0_n_0 ),
        .Q(\q_reg[92]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[2]_i_1__1_n_0 ),
        .Q(\q_reg[92]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[30] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[30]_i_1__0_n_0 ),
        .Q(\q_reg[92]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[31] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[31]_i_1__0_n_0 ),
        .Q(\q_reg[92]_0 [31]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[32] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[32]_i_1__0_n_0 ),
        .Q(\q_reg[92]_0 [32]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[33] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[33]_i_1__0_n_0 ),
        .Q(\q_reg[92]_0 [33]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[34] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[34]_i_1__0_n_0 ),
        .Q(\q_reg[92]_0 [34]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[35] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[35]_i_1__0_n_0 ),
        .Q(\q_reg[92]_0 [35]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[36] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[36]_i_1__0_n_0 ),
        .Q(\q_reg[92]_0 [36]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[37] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[37]_i_1__0_n_0 ),
        .Q(\q_reg[92]_0 [37]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[38] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[38]_i_1__0_n_0 ),
        .Q(\q_reg[92]_0 [38]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[39] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[39]_i_1__0_n_0 ),
        .Q(\q_reg[92]_0 [39]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[3]_i_1__1_n_0 ),
        .Q(\q_reg[92]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[40] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[40]_i_1__0_n_0 ),
        .Q(\q_reg[92]_0 [40]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[41] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[41]_i_1__0_n_0 ),
        .Q(\q_reg[92]_0 [41]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[42] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[42]_i_1__0_n_0 ),
        .Q(\q_reg[92]_0 [42]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[43] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[43]_i_1__0_n_0 ),
        .Q(\q_reg[92]_0 [43]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[44] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[44]_i_1__0_n_0 ),
        .Q(\q_reg[92]_0 [44]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[45] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[45]_i_1__0_n_0 ),
        .Q(\q_reg[92]_0 [45]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[46] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[46]_i_1__0_n_0 ),
        .Q(\q_reg[92]_0 [46]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[47] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[47]_i_1__0_n_0 ),
        .Q(\q_reg[92]_0 [47]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[48] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[48]_i_1__0_n_0 ),
        .Q(\q_reg[92]_0 [48]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[49] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[49]_i_1__0_n_0 ),
        .Q(\q_reg[92]_0 [49]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[4]_i_1__0_n_0 ),
        .Q(\q_reg[92]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[50] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[50]_i_1__0_n_0 ),
        .Q(\q_reg[92]_0 [50]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[51] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[51]_i_1__0_n_0 ),
        .Q(\q_reg[92]_0 [51]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[52] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[52]_i_1__0_n_0 ),
        .Q(\q_reg[92]_0 [52]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[53] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[53]_i_1__0_n_0 ),
        .Q(\q_reg[92]_0 [53]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[54] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[54]_i_1__0_n_0 ),
        .Q(\q_reg[92]_0 [54]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[55] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[55]_i_1__0_n_0 ),
        .Q(\q_reg[92]_0 [55]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[56] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[56]_i_1__0_n_0 ),
        .Q(\q_reg[92]_0 [56]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[57] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[57]_i_1__0_n_0 ),
        .Q(\q_reg[92]_0 [57]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[58] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[58]_i_1__0_n_0 ),
        .Q(\q_reg[92]_0 [58]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[59] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[59]_i_1__0_n_0 ),
        .Q(\q_reg[92]_0 [59]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[5] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[5]_i_1__0_n_0 ),
        .Q(\q_reg[92]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[60] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[60]_i_1__0_n_0 ),
        .Q(\q_reg[92]_0 [60]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[61] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[61]_i_1__0_n_0 ),
        .Q(\q_reg[92]_0 [61]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[64] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[64]_i_1__0_n_0 ),
        .Q(\q_reg[92]_0 [62]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[65] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[65]_i_1__0_n_0 ),
        .Q(\q_reg[92]_0 [63]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[66] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[66]_i_1__0_n_0 ),
        .Q(\q_reg[92]_0 [64]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[67] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[67]_i_1__0_n_0 ),
        .Q(\q_reg[92]_0 [65]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[68] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[68]_i_1__0_n_0 ),
        .Q(\q_reg[92]_0 [66]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[69] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[69]_i_1__0_n_0 ),
        .Q(\q_reg[92]_0 [67]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[6] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[6]_i_1__0_n_0 ),
        .Q(\q_reg[92]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[70] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[70]_i_1__0_n_0 ),
        .Q(\q_reg[92]_0 [68]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[71] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[71]_i_1__0_n_0 ),
        .Q(\q_reg[92]_0 [69]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[72] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[72]_i_1__0_n_0 ),
        .Q(\q_reg[92]_0 [70]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[73] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[73]_i_1__0_n_0 ),
        .Q(\q_reg[92]_0 [71]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[74] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[74]_i_1__0_n_0 ),
        .Q(\q_reg[92]_0 [72]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[75] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[75]_i_1__0_n_0 ),
        .Q(\q_reg[92]_0 [73]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[76] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[76]_i_1__0_n_0 ),
        .Q(\q_reg[92]_0 [74]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[77] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[77]_i_1__0_n_0 ),
        .Q(\q_reg[92]_0 [75]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[78] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[78]_i_1__0_n_0 ),
        .Q(\q_reg[92]_0 [76]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[79] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[79]_i_1__0_n_0 ),
        .Q(\q_reg[92]_0 [77]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[7] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[7]_i_1__0_n_0 ),
        .Q(\q_reg[92]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[80] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[80]_i_1__0_n_0 ),
        .Q(\q_reg[92]_0 [78]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[81] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[81]_i_1__0_n_0 ),
        .Q(\q_reg[92]_0 [79]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[82] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[82]_i_1__0_n_0 ),
        .Q(\q_reg[92]_0 [80]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[83] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[83]_i_1__0_n_0 ),
        .Q(\q_reg[92]_0 [81]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[84] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[84]_i_1__0_n_0 ),
        .Q(\q_reg[92]_0 [82]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[85] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[85]_i_1__0_n_0 ),
        .Q(\q_reg[92]_0 [83]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[86] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[86]_i_1__0_n_0 ),
        .Q(\q_reg[92]_0 [84]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[87] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[87]_i_1__0_n_0 ),
        .Q(\q_reg[92]_0 [85]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[88] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[88]_i_1__0_n_0 ),
        .Q(\q_reg[92]_0 [86]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[89] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[89]_i_1__0_n_0 ),
        .Q(\q_reg[92]_0 [87]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[8]_i_1__0_n_0 ),
        .Q(\q_reg[92]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[90] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[90]_i_1__0_n_0 ),
        .Q(\q_reg[92]_0 [88]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[91] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[91]_i_1__0_n_0 ),
        .Q(\q_reg[92]_0 [89]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[92] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[92]_i_1__0_n_0 ),
        .Q(\q_reg[92]_0 [90]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[93] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[93]_i_1__0_n_0 ),
        .Q(fifo_rreq_data[93]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[94] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[94]_i_1__0_n_0 ),
        .Q(fifo_rreq_data[94]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[95] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[95]_i_1__0_n_0 ),
        .Q(fifo_rreq_data[95]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[9]_i_1__0_n_0 ),
        .Q(\q_reg[92]_0 [9]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "krnl_vadd_gmem_m_axi_fifo" *) 
module system_krnl_vadd_1_0_krnl_vadd_gmem_m_axi_fifo__parameterized1
   (fifo_resp_ready,
    push,
    next_resp0,
    push_0,
    ap_rst_n_inv,
    ap_clk,
    fifo_burst_ready,
    full_n_reg_0,
    AWREADY_Dummy,
    AWVALID_Dummy,
    in,
    \could_multi_bursts.next_loop ,
    next_resp,
    m_axi_gmem_BVALID,
    next_resp_reg,
    \q_reg[1]_0 ,
    \q_reg[1]_1 ,
    \q_reg[1]_2 );
  output fifo_resp_ready;
  output push;
  output next_resp0;
  output push_0;
  input ap_rst_n_inv;
  input ap_clk;
  input fifo_burst_ready;
  input full_n_reg_0;
  input AWREADY_Dummy;
  input AWVALID_Dummy;
  input [0:0]in;
  input \could_multi_bursts.next_loop ;
  input next_resp;
  input m_axi_gmem_BVALID;
  input next_resp_reg;
  input \q_reg[1]_0 ;
  input \q_reg[1]_1 ;
  input \q_reg[1]_2 ;

  wire AWREADY_Dummy;
  wire AWVALID_Dummy;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [1:1]aw2b_awdata;
  wire [1:0]aw2b_bdata;
  wire \could_multi_bursts.next_loop ;
  wire data_vld_i_1__1_n_0;
  wire data_vld_reg_n_0;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire full_n_i_1__3_n_0;
  wire full_n_i_2__8_n_0;
  wire full_n_reg_0;
  wire [0:0]in;
  wire m_axi_gmem_BVALID;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire \mem_reg[14][1]_srl15_n_0 ;
  wire need_wrsp;
  wire next_resp;
  wire next_resp0;
  wire next_resp_reg;
  wire pop0;
  wire \pout[0]_i_1__1_n_0 ;
  wire \pout[1]_i_1__1_n_0 ;
  wire \pout[2]_i_1__1_n_0 ;
  wire \pout[3]_i_1_n_0 ;
  wire \pout[3]_i_2_n_0 ;
  wire \pout[3]_i_3_n_0 ;
  wire \pout[3]_i_4_n_0 ;
  wire [3:0]pout_reg;
  wire push;
  wire push_0;
  wire \q_reg[1]_0 ;
  wire \q_reg[1]_1 ;
  wire \q_reg[1]_2 ;

  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT5 #(
    .INIT(32'hBABAFABA)) 
    data_vld_i_1__1
       (.I0(\could_multi_bursts.next_loop ),
        .I1(\pout[3]_i_3_n_0 ),
        .I2(data_vld_reg_n_0),
        .I3(need_wrsp),
        .I4(next_resp),
        .O(data_vld_i_1__1_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__1_n_0),
        .Q(data_vld_reg_n_0),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'hB)) 
    empty_n_i_1__1
       (.I0(next_resp),
        .I1(need_wrsp),
        .O(pop0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(pop0),
        .D(data_vld_reg_n_0),
        .Q(need_wrsp),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFFFFB0)) 
    full_n_i_1__3
       (.I0(next_resp),
        .I1(need_wrsp),
        .I2(data_vld_reg_n_0),
        .I3(full_n_i_2__8_n_0),
        .I4(ap_rst_n_inv),
        .O(full_n_i_1__3_n_0));
  LUT6 #(
    .INIT(64'h8AAAAAAAAAAAAAAA)) 
    full_n_i_2__8
       (.I0(fifo_resp_ready),
        .I1(pout_reg[1]),
        .I2(pout_reg[3]),
        .I3(pout_reg[2]),
        .I4(\pout[3]_i_4_n_0 ),
        .I5(pout_reg[0]),
        .O(full_n_i_2__8_n_0));
  LUT5 #(
    .INIT(32'hE0000000)) 
    full_n_i_3__0
       (.I0(aw2b_bdata[1]),
        .I1(aw2b_bdata[0]),
        .I2(need_wrsp),
        .I3(next_resp),
        .I4(next_resp_reg),
        .O(push_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__3_n_0),
        .Q(fifo_resp_ready),
        .R(1'b0));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_resp/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_resp/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(\could_multi_bursts.next_loop ),
        .CLK(ap_clk),
        .D(in),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_resp/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_resp/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(\could_multi_bursts.next_loop ),
        .CLK(ap_clk),
        .D(aw2b_awdata),
        .Q(\mem_reg[14][1]_srl15_n_0 ));
  LUT3 #(
    .INIT(8'h10)) 
    \mem_reg[14][1]_srl15_i_1 
       (.I0(\q_reg[1]_0 ),
        .I1(\q_reg[1]_1 ),
        .I2(\q_reg[1]_2 ),
        .O(aw2b_awdata));
  LUT6 #(
    .INIT(64'h0000000080008080)) 
    \mem_reg[68][0]_srl32_i_1 
       (.I0(fifo_resp_ready),
        .I1(fifo_burst_ready),
        .I2(full_n_reg_0),
        .I3(AWREADY_Dummy),
        .I4(AWVALID_Dummy),
        .I5(in),
        .O(push));
  LUT5 #(
    .INIT(32'hFF404040)) 
    next_resp_i_1
       (.I0(next_resp),
        .I1(need_wrsp),
        .I2(aw2b_bdata[0]),
        .I3(m_axi_gmem_BVALID),
        .I4(next_resp_reg),
        .O(next_resp0));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1__1 
       (.I0(pout_reg[0]),
        .O(\pout[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT5 #(
    .INIT(32'hDF2020DF)) 
    \pout[1]_i_1__1 
       (.I0(need_wrsp),
        .I1(next_resp),
        .I2(\could_multi_bursts.next_loop ),
        .I3(pout_reg[0]),
        .I4(pout_reg[1]),
        .O(\pout[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hB4F0F04BF0F0F00F)) 
    \pout[2]_i_1__1 
       (.I0(next_resp),
        .I1(need_wrsp),
        .I2(pout_reg[2]),
        .I3(pout_reg[1]),
        .I4(pout_reg[0]),
        .I5(\could_multi_bursts.next_loop ),
        .O(\pout[2]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h20006500)) 
    \pout[3]_i_1 
       (.I0(\could_multi_bursts.next_loop ),
        .I1(next_resp),
        .I2(need_wrsp),
        .I3(data_vld_reg_n_0),
        .I4(\pout[3]_i_3_n_0 ),
        .O(\pout[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \pout[3]_i_2 
       (.I0(pout_reg[3]),
        .I1(pout_reg[1]),
        .I2(\pout[3]_i_4_n_0 ),
        .I3(pout_reg[0]),
        .I4(pout_reg[2]),
        .O(\pout[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \pout[3]_i_3 
       (.I0(pout_reg[0]),
        .I1(pout_reg[1]),
        .I2(pout_reg[3]),
        .I3(pout_reg[2]),
        .O(\pout[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pout[3]_i_4 
       (.I0(\could_multi_bursts.next_loop ),
        .I1(next_resp),
        .I2(need_wrsp),
        .I3(data_vld_reg_n_0),
        .O(\pout[3]_i_4_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_0 ),
        .D(\pout[0]_i_1__1_n_0 ),
        .Q(pout_reg[0]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_0 ),
        .D(\pout[1]_i_1__1_n_0 ),
        .Q(pout_reg[1]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_0 ),
        .D(\pout[2]_i_1__1_n_0 ),
        .Q(pout_reg[2]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_0 ),
        .D(\pout[3]_i_2_n_0 ),
        .Q(pout_reg[3]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(aw2b_bdata[0]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[14][1]_srl15_n_0 ),
        .Q(aw2b_bdata[1]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "krnl_vadd_gmem_m_axi_fifo" *) 
module system_krnl_vadd_1_0_krnl_vadd_gmem_m_axi_fifo__parameterized1_1
   (empty_n_reg_0,
    invalid_len_event_reg2_reg,
    D,
    next_rreq,
    \could_multi_bursts.sect_handling_reg ,
    E,
    SR,
    ap_rst_n_inv_reg,
    p_20_in,
    rreq_handling_reg,
    \could_multi_bursts.sect_handling_reg_0 ,
    rreq_handling_reg_0,
    \could_multi_bursts.sect_handling_reg_1 ,
    full_n_reg_0,
    full_n_reg_1,
    full_n_reg_2,
    full_n_reg_3,
    full_n_reg_4,
    \end_addr_buf_reg[2] ,
    \end_addr_buf_reg[3] ,
    \beat_len_buf_reg[2] ,
    \start_addr_buf_reg[5] ,
    \end_addr_buf_reg[6] ,
    \end_addr_buf_reg[7] ,
    \start_addr_buf_reg[8] ,
    \start_addr_buf_reg[9] ,
    \start_addr_buf_reg[10] ,
    \end_addr_buf_reg[11] ,
    rreq_handling_reg_1,
    ap_clk,
    ap_rst_n_inv,
    invalid_len_event_reg2,
    \could_multi_bursts.sect_handling_reg_2 ,
    m_axi_gmem_ARREADY,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    Q,
    sect_cnt0,
    \sect_cnt_reg[0] ,
    rreq_handling_reg_2,
    CO,
    rreq_handling_reg_3,
    readRequestFIFONotEmpty,
    \sect_addr_buf_reg[11] ,
    rreq_handling_reg_4,
    rreq_handling_reg_5,
    \pout_reg[0]_0 ,
    empty_n_reg_1,
    rdata_ack_t,
    empty_n_reg_2,
    beat_valid,
    invalid_len_event,
    \could_multi_bursts.arlen_buf_reg[0] ,
    \could_multi_bursts.arlen_buf_reg[3] ,
    \sect_len_buf_reg[9] ,
    \sect_len_buf_reg[9]_0 ,
    \sect_len_buf_reg[9]_1 );
  output empty_n_reg_0;
  output invalid_len_event_reg2_reg;
  output [51:0]D;
  output next_rreq;
  output \could_multi_bursts.sect_handling_reg ;
  output [0:0]E;
  output [0:0]SR;
  output [0:0]ap_rst_n_inv_reg;
  output p_20_in;
  output rreq_handling_reg;
  output \could_multi_bursts.sect_handling_reg_0 ;
  output [0:0]rreq_handling_reg_0;
  output \could_multi_bursts.sect_handling_reg_1 ;
  output full_n_reg_0;
  output full_n_reg_1;
  output full_n_reg_2;
  output full_n_reg_3;
  output full_n_reg_4;
  output \end_addr_buf_reg[2] ;
  output \end_addr_buf_reg[3] ;
  output \beat_len_buf_reg[2] ;
  output \start_addr_buf_reg[5] ;
  output \end_addr_buf_reg[6] ;
  output \end_addr_buf_reg[7] ;
  output \start_addr_buf_reg[8] ;
  output \start_addr_buf_reg[9] ;
  output \start_addr_buf_reg[10] ;
  output \end_addr_buf_reg[11] ;
  output [0:0]rreq_handling_reg_1;
  input ap_clk;
  input ap_rst_n_inv;
  input invalid_len_event_reg2;
  input \could_multi_bursts.sect_handling_reg_2 ;
  input m_axi_gmem_ARREADY;
  input \could_multi_bursts.ARVALID_Dummy_reg ;
  input [51:0]Q;
  input [50:0]sect_cnt0;
  input [0:0]\sect_cnt_reg[0] ;
  input rreq_handling_reg_2;
  input [0:0]CO;
  input rreq_handling_reg_3;
  input readRequestFIFONotEmpty;
  input [0:0]\sect_addr_buf_reg[11] ;
  input rreq_handling_reg_4;
  input rreq_handling_reg_5;
  input \pout_reg[0]_0 ;
  input [0:0]empty_n_reg_1;
  input rdata_ack_t;
  input empty_n_reg_2;
  input beat_valid;
  input invalid_len_event;
  input \could_multi_bursts.arlen_buf_reg[0] ;
  input [3:0]\could_multi_bursts.arlen_buf_reg[3] ;
  input [9:0]\sect_len_buf_reg[9] ;
  input [9:0]\sect_len_buf_reg[9]_0 ;
  input [9:0]\sect_len_buf_reg[9]_1 ;

  wire [0:0]CO;
  wire [51:0]D;
  wire [0:0]E;
  wire [51:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [0:0]ap_rst_n_inv_reg;
  wire \beat_len_buf_reg[2] ;
  wire beat_valid;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire \could_multi_bursts.arlen_buf_reg[0] ;
  wire [3:0]\could_multi_bursts.arlen_buf_reg[3] ;
  wire \could_multi_bursts.sect_handling_i_2_n_0 ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire \could_multi_bursts.sect_handling_reg_1 ;
  wire \could_multi_bursts.sect_handling_reg_2 ;
  wire data_vld_i_1__3_n_0;
  wire data_vld_reg_n_0;
  wire empty_n_i_1__4_n_0;
  wire empty_n_reg_0;
  wire [0:0]empty_n_reg_1;
  wire empty_n_reg_2;
  wire \end_addr_buf_reg[11] ;
  wire \end_addr_buf_reg[2] ;
  wire \end_addr_buf_reg[3] ;
  wire \end_addr_buf_reg[6] ;
  wire \end_addr_buf_reg[7] ;
  wire fifo_rctl_ready;
  wire full_n_i_1__5_n_0;
  wire full_n_i_2__3_n_0;
  wire full_n_i_3__3_n_0;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire full_n_reg_2;
  wire full_n_reg_3;
  wire full_n_reg_4;
  wire invalid_len_event;
  wire invalid_len_event_reg2;
  wire invalid_len_event_reg2_reg;
  wire m_axi_gmem_ARREADY;
  wire next_rreq;
  wire p_20_in;
  wire \pout[0]_i_1__4_n_0 ;
  wire \pout[1]_i_1_n_0 ;
  wire \pout[2]_i_1__0_n_0 ;
  wire \pout[3]_i_1__0_n_0 ;
  wire \pout[3]_i_2__0_n_0 ;
  wire \pout[3]_i_3__0_n_0 ;
  wire \pout[3]_i_5_n_0 ;
  wire [3:0]pout_reg;
  wire \pout_reg[0]_0 ;
  wire rdata_ack_t;
  wire readRequestFIFONotEmpty;
  wire rreq_handling_reg;
  wire [0:0]rreq_handling_reg_0;
  wire [0:0]rreq_handling_reg_1;
  wire rreq_handling_reg_2;
  wire rreq_handling_reg_3;
  wire rreq_handling_reg_4;
  wire rreq_handling_reg_5;
  wire [0:0]\sect_addr_buf_reg[11] ;
  wire [50:0]sect_cnt0;
  wire [0:0]\sect_cnt_reg[0] ;
  wire [9:0]\sect_len_buf_reg[9] ;
  wire [9:0]\sect_len_buf_reg[9]_0 ;
  wire [9:0]\sect_len_buf_reg[9]_1 ;
  wire \start_addr_buf_reg[10] ;
  wire \start_addr_buf_reg[5] ;
  wire \start_addr_buf_reg[8] ;
  wire \start_addr_buf_reg[9] ;

  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'h4F00)) 
    \align_len[31]_i_1__0 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(CO),
        .I2(rreq_handling_reg_2),
        .I3(readRequestFIFONotEmpty),
        .O(rreq_handling_reg_1));
  LUT6 #(
    .INIT(64'h0000000040FF4040)) 
    \could_multi_bursts.ARVALID_Dummy_i_1 
       (.I0(invalid_len_event_reg2),
        .I1(fifo_rctl_ready),
        .I2(\could_multi_bursts.sect_handling_reg_2 ),
        .I3(m_axi_gmem_ARREADY),
        .I4(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I5(ap_rst_n_inv),
        .O(invalid_len_event_reg2_reg));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'hD000)) 
    \could_multi_bursts.araddr_buf[63]_i_1 
       (.I0(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I1(m_axi_gmem_ARREADY),
        .I2(\could_multi_bursts.sect_handling_reg_2 ),
        .I3(fifo_rctl_ready),
        .O(p_20_in));
  LUT6 #(
    .INIT(64'hFFFFFFFF80880000)) 
    \could_multi_bursts.arlen_buf[0]_i_1 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_2 ),
        .I2(m_axi_gmem_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I4(\could_multi_bursts.arlen_buf_reg[0] ),
        .I5(\could_multi_bursts.arlen_buf_reg[3] [0]),
        .O(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF80880000)) 
    \could_multi_bursts.arlen_buf[1]_i_1 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_2 ),
        .I2(m_axi_gmem_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I4(\could_multi_bursts.arlen_buf_reg[0] ),
        .I5(\could_multi_bursts.arlen_buf_reg[3] [1]),
        .O(full_n_reg_1));
  LUT6 #(
    .INIT(64'hFFFFFFFF80880000)) 
    \could_multi_bursts.arlen_buf[2]_i_1 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_2 ),
        .I2(m_axi_gmem_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I4(\could_multi_bursts.arlen_buf_reg[0] ),
        .I5(\could_multi_bursts.arlen_buf_reg[3] [2]),
        .O(full_n_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'h8088)) 
    \could_multi_bursts.arlen_buf[3]_i_1 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_2 ),
        .I2(m_axi_gmem_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg ),
        .O(full_n_reg_3));
  LUT6 #(
    .INIT(64'hFFFFFFFF80880000)) 
    \could_multi_bursts.arlen_buf[3]_i_2 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_2 ),
        .I2(m_axi_gmem_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I4(\could_multi_bursts.arlen_buf_reg[0] ),
        .I5(\could_multi_bursts.arlen_buf_reg[3] [3]),
        .O(full_n_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.loop_cnt[5]_i_1__0 
       (.I0(ap_rst_n_inv),
        .I1(\could_multi_bursts.sect_handling_reg ),
        .O(SR));
  LUT3 #(
    .INIT(8'hCE)) 
    \could_multi_bursts.sect_handling_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg_2 ),
        .I1(rreq_handling_reg_2),
        .I2(\could_multi_bursts.sect_handling_i_2_n_0 ),
        .O(\could_multi_bursts.sect_handling_reg_0 ));
  LUT6 #(
    .INIT(64'h0000000000008088)) 
    \could_multi_bursts.sect_handling_i_2 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_2 ),
        .I2(m_axi_gmem_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I4(rreq_handling_reg_4),
        .I5(rreq_handling_reg_5),
        .O(\could_multi_bursts.sect_handling_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hBFAA)) 
    data_vld_i_1__3
       (.I0(p_20_in),
        .I1(\pout[3]_i_3__0_n_0 ),
        .I2(full_n_i_2__3_n_0),
        .I3(data_vld_reg_n_0),
        .O(data_vld_i_1__3_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__3_n_0),
        .Q(data_vld_reg_n_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFF22A2AAAA)) 
    empty_n_i_1__4
       (.I0(empty_n_reg_0),
        .I1(beat_valid),
        .I2(empty_n_reg_2),
        .I3(rdata_ack_t),
        .I4(empty_n_reg_1),
        .I5(data_vld_reg_n_0),
        .O(empty_n_i_1__4_n_0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__4_n_0),
        .Q(empty_n_reg_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEEEAEE)) 
    full_n_i_1__5
       (.I0(full_n_i_2__3_n_0),
        .I1(fifo_rctl_ready),
        .I2(full_n_i_3__3_n_0),
        .I3(pout_reg[0]),
        .I4(\pout[3]_i_5_n_0 ),
        .I5(ap_rst_n_inv),
        .O(full_n_i_1__5_n_0));
  LUT6 #(
    .INIT(64'h80880000AAAAAAAA)) 
    full_n_i_2__3
       (.I0(data_vld_reg_n_0),
        .I1(empty_n_reg_1),
        .I2(rdata_ack_t),
        .I3(empty_n_reg_2),
        .I4(beat_valid),
        .I5(empty_n_reg_0),
        .O(full_n_i_2__3_n_0));
  LUT3 #(
    .INIT(8'hBF)) 
    full_n_i_3__3
       (.I0(pout_reg[1]),
        .I1(pout_reg[3]),
        .I2(pout_reg[2]),
        .O(full_n_i_3__3_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__5_n_0),
        .Q(fifo_rctl_ready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT1 #(
    .INIT(2'h1)) 
    invalid_len_event_reg2_i_1
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .O(E));
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1__4 
       (.I0(pout_reg[0]),
        .O(\pout[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \pout[1]_i_1 
       (.I0(\pout[3]_i_5_n_0 ),
        .I1(pout_reg[0]),
        .I2(pout_reg[1]),
        .O(\pout[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'hA69A)) 
    \pout[2]_i_1__0 
       (.I0(pout_reg[2]),
        .I1(pout_reg[1]),
        .I2(\pout[3]_i_5_n_0 ),
        .I3(pout_reg[0]),
        .O(\pout[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hC010)) 
    \pout[3]_i_1__0 
       (.I0(\pout[3]_i_3__0_n_0 ),
        .I1(\pout_reg[0]_0 ),
        .I2(data_vld_reg_n_0),
        .I3(p_20_in),
        .O(\pout[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT5 #(
    .INIT(32'hAAA96AAA)) 
    \pout[3]_i_2__0 
       (.I0(pout_reg[3]),
        .I1(pout_reg[2]),
        .I2(pout_reg[1]),
        .I3(pout_reg[0]),
        .I4(\pout[3]_i_5_n_0 ),
        .O(\pout[3]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \pout[3]_i_3__0 
       (.I0(pout_reg[0]),
        .I1(pout_reg[1]),
        .I2(pout_reg[3]),
        .I3(pout_reg[2]),
        .O(\pout[3]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h2FFFFFFFFFFFFFFF)) 
    \pout[3]_i_5 
       (.I0(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I1(m_axi_gmem_ARREADY),
        .I2(\could_multi_bursts.sect_handling_reg_2 ),
        .I3(fifo_rctl_ready),
        .I4(data_vld_reg_n_0),
        .I5(\pout_reg[0]_0 ),
        .O(\pout[3]_i_5_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_0 ),
        .D(\pout[0]_i_1__4_n_0 ),
        .Q(pout_reg[0]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_0 ),
        .D(\pout[1]_i_1_n_0 ),
        .Q(pout_reg[1]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_0 ),
        .D(\pout[2]_i_1__0_n_0 ),
        .Q(pout_reg[2]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_0 ),
        .D(\pout[3]_i_2__0_n_0 ),
        .Q(pout_reg[3]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h5D5D5D00)) 
    readRequestFIFONotEmptyReg_i_1
       (.I0(rreq_handling_reg_2),
        .I1(CO),
        .I2(\could_multi_bursts.sect_handling_reg ),
        .I3(rreq_handling_reg_3),
        .I4(readRequestFIFONotEmpty),
        .O(next_rreq));
  LUT5 #(
    .INIT(32'hFD00FFFF)) 
    readRequestFIFONotEmptyReg_i_2
       (.I0(p_20_in),
        .I1(rreq_handling_reg_4),
        .I2(rreq_handling_reg_5),
        .I3(\could_multi_bursts.sect_handling_reg_2 ),
        .I4(rreq_handling_reg_2),
        .O(\could_multi_bursts.sect_handling_reg ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT5 #(
    .INIT(32'hAEAE0CAE)) 
    rreq_handling_i_1
       (.I0(rreq_handling_reg_2),
        .I1(rreq_handling_reg_3),
        .I2(invalid_len_event),
        .I3(CO),
        .I4(\could_multi_bursts.sect_handling_reg ),
        .O(rreq_handling_reg));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \sect_addr_buf[11]_i_1__0 
       (.I0(ap_rst_n_inv),
        .I1(\could_multi_bursts.sect_handling_reg ),
        .I2(\sect_addr_buf_reg[11] ),
        .O(ap_rst_n_inv_reg));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1__0 
       (.I0(Q[0]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1__0 
       (.I0(Q[10]),
        .I1(next_rreq),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1__0 
       (.I0(Q[11]),
        .I1(next_rreq),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1__0 
       (.I0(Q[12]),
        .I1(next_rreq),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1__0 
       (.I0(Q[13]),
        .I1(next_rreq),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1__0 
       (.I0(Q[14]),
        .I1(next_rreq),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1__0 
       (.I0(Q[15]),
        .I1(next_rreq),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1__0 
       (.I0(Q[16]),
        .I1(next_rreq),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1__0 
       (.I0(Q[17]),
        .I1(next_rreq),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1__0 
       (.I0(Q[18]),
        .I1(next_rreq),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_1__0 
       (.I0(Q[19]),
        .I1(next_rreq),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1__0 
       (.I0(Q[1]),
        .I1(next_rreq),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[20]_i_1__0 
       (.I0(Q[20]),
        .I1(next_rreq),
        .I2(sect_cnt0[19]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[21]_i_1__0 
       (.I0(Q[21]),
        .I1(next_rreq),
        .I2(sect_cnt0[20]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[22]_i_1__0 
       (.I0(Q[22]),
        .I1(next_rreq),
        .I2(sect_cnt0[21]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[23]_i_1__0 
       (.I0(Q[23]),
        .I1(next_rreq),
        .I2(sect_cnt0[22]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[24]_i_1__0 
       (.I0(Q[24]),
        .I1(next_rreq),
        .I2(sect_cnt0[23]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[25]_i_1__0 
       (.I0(Q[25]),
        .I1(next_rreq),
        .I2(sect_cnt0[24]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[26]_i_1__0 
       (.I0(Q[26]),
        .I1(next_rreq),
        .I2(sect_cnt0[25]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[27]_i_1__0 
       (.I0(Q[27]),
        .I1(next_rreq),
        .I2(sect_cnt0[26]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[28]_i_1__0 
       (.I0(Q[28]),
        .I1(next_rreq),
        .I2(sect_cnt0[27]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[29]_i_1__0 
       (.I0(Q[29]),
        .I1(next_rreq),
        .I2(sect_cnt0[28]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1__0 
       (.I0(Q[2]),
        .I1(next_rreq),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[30]_i_1__0 
       (.I0(Q[30]),
        .I1(next_rreq),
        .I2(sect_cnt0[29]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[31]_i_1__0 
       (.I0(Q[31]),
        .I1(next_rreq),
        .I2(sect_cnt0[30]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[32]_i_1__0 
       (.I0(Q[32]),
        .I1(next_rreq),
        .I2(sect_cnt0[31]),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[33]_i_1__0 
       (.I0(Q[33]),
        .I1(next_rreq),
        .I2(sect_cnt0[32]),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[34]_i_1__0 
       (.I0(Q[34]),
        .I1(next_rreq),
        .I2(sect_cnt0[33]),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[35]_i_1__0 
       (.I0(Q[35]),
        .I1(next_rreq),
        .I2(sect_cnt0[34]),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[36]_i_1__0 
       (.I0(Q[36]),
        .I1(next_rreq),
        .I2(sect_cnt0[35]),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[37]_i_1__0 
       (.I0(Q[37]),
        .I1(next_rreq),
        .I2(sect_cnt0[36]),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[38]_i_1__0 
       (.I0(Q[38]),
        .I1(next_rreq),
        .I2(sect_cnt0[37]),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[39]_i_1__0 
       (.I0(Q[39]),
        .I1(next_rreq),
        .I2(sect_cnt0[38]),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1__0 
       (.I0(Q[3]),
        .I1(next_rreq),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[40]_i_1__0 
       (.I0(Q[40]),
        .I1(next_rreq),
        .I2(sect_cnt0[39]),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[41]_i_1__0 
       (.I0(Q[41]),
        .I1(next_rreq),
        .I2(sect_cnt0[40]),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[42]_i_1__0 
       (.I0(Q[42]),
        .I1(next_rreq),
        .I2(sect_cnt0[41]),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[43]_i_1__0 
       (.I0(Q[43]),
        .I1(next_rreq),
        .I2(sect_cnt0[42]),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[44]_i_1__0 
       (.I0(Q[44]),
        .I1(next_rreq),
        .I2(sect_cnt0[43]),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[45]_i_1__0 
       (.I0(Q[45]),
        .I1(next_rreq),
        .I2(sect_cnt0[44]),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[46]_i_1__0 
       (.I0(Q[46]),
        .I1(next_rreq),
        .I2(sect_cnt0[45]),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[47]_i_1__0 
       (.I0(Q[47]),
        .I1(next_rreq),
        .I2(sect_cnt0[46]),
        .O(D[47]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[48]_i_1__0 
       (.I0(Q[48]),
        .I1(next_rreq),
        .I2(sect_cnt0[47]),
        .O(D[48]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[49]_i_1__0 
       (.I0(Q[49]),
        .I1(next_rreq),
        .I2(sect_cnt0[48]),
        .O(D[49]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1__0 
       (.I0(Q[4]),
        .I1(next_rreq),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[50]_i_1__0 
       (.I0(Q[50]),
        .I1(next_rreq),
        .I2(sect_cnt0[49]),
        .O(D[50]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \sect_cnt[51]_i_1__0 
       (.I0(next_rreq),
        .I1(\could_multi_bursts.sect_handling_reg ),
        .O(rreq_handling_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[51]_i_2__0 
       (.I0(Q[51]),
        .I1(next_rreq),
        .I2(sect_cnt0[50]),
        .O(D[51]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1__0 
       (.I0(Q[5]),
        .I1(next_rreq),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1__0 
       (.I0(Q[6]),
        .I1(next_rreq),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1__0 
       (.I0(Q[7]),
        .I1(next_rreq),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1__0 
       (.I0(Q[8]),
        .I1(next_rreq),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1__0 
       (.I0(Q[9]),
        .I1(next_rreq),
        .I2(sect_cnt0[8]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hF3C13301FFCD3F0D)) 
    \sect_len_buf[0]_i_1__0 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(\sect_addr_buf_reg[11] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9] [0]),
        .I4(\sect_len_buf_reg[9]_0 [0]),
        .I5(\sect_len_buf_reg[9]_1 [0]),
        .O(\end_addr_buf_reg[2] ));
  LUT6 #(
    .INIT(64'hF3C13301FFCD3F0D)) 
    \sect_len_buf[1]_i_1__0 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(\sect_addr_buf_reg[11] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9] [1]),
        .I4(\sect_len_buf_reg[9]_0 [1]),
        .I5(\sect_len_buf_reg[9]_1 [1]),
        .O(\end_addr_buf_reg[3] ));
  LUT6 #(
    .INIT(64'hF333C101FF3FCD0D)) 
    \sect_len_buf[2]_i_1__0 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(\sect_addr_buf_reg[11] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9]_0 [2]),
        .I4(\sect_len_buf_reg[9] [2]),
        .I5(\sect_len_buf_reg[9]_1 [2]),
        .O(\beat_len_buf_reg[2] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[3]_i_1__0 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(\sect_addr_buf_reg[11] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9]_1 [3]),
        .I4(\sect_len_buf_reg[9] [3]),
        .I5(\sect_len_buf_reg[9]_0 [3]),
        .O(\start_addr_buf_reg[5] ));
  LUT6 #(
    .INIT(64'hF3C13301FFCD3F0D)) 
    \sect_len_buf[4]_i_1__0 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(\sect_addr_buf_reg[11] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9] [4]),
        .I4(\sect_len_buf_reg[9]_0 [4]),
        .I5(\sect_len_buf_reg[9]_1 [4]),
        .O(\end_addr_buf_reg[6] ));
  LUT6 #(
    .INIT(64'hF3C13301FFCD3F0D)) 
    \sect_len_buf[5]_i_1__0 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(\sect_addr_buf_reg[11] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9] [5]),
        .I4(\sect_len_buf_reg[9]_0 [5]),
        .I5(\sect_len_buf_reg[9]_1 [5]),
        .O(\end_addr_buf_reg[7] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[6]_i_1__0 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(\sect_addr_buf_reg[11] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9]_1 [6]),
        .I4(\sect_len_buf_reg[9] [6]),
        .I5(\sect_len_buf_reg[9]_0 [6]),
        .O(\start_addr_buf_reg[8] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[7]_i_1__0 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(\sect_addr_buf_reg[11] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9]_1 [7]),
        .I4(\sect_len_buf_reg[9] [7]),
        .I5(\sect_len_buf_reg[9]_0 [7]),
        .O(\start_addr_buf_reg[9] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[8]_i_1__0 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(\sect_addr_buf_reg[11] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9]_1 [8]),
        .I4(\sect_len_buf_reg[9] [8]),
        .I5(\sect_len_buf_reg[9]_0 [8]),
        .O(\start_addr_buf_reg[10] ));
  LUT1 #(
    .INIT(2'h1)) 
    \sect_len_buf[9]_i_1__0 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .O(\could_multi_bursts.sect_handling_reg_1 ));
  LUT6 #(
    .INIT(64'hF3C13301FFCD3F0D)) 
    \sect_len_buf[9]_i_2__0 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(\sect_addr_buf_reg[11] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9] [9]),
        .I4(\sect_len_buf_reg[9]_0 [9]),
        .I5(\sect_len_buf_reg[9]_1 [9]),
        .O(\end_addr_buf_reg[11] ));
endmodule

(* ORIG_REF_NAME = "krnl_vadd_gmem_m_axi_fifo" *) 
module system_krnl_vadd_1_0_krnl_vadd_gmem_m_axi_fifo__parameterized2
   (full_n_reg_0,
    Q,
    DI,
    ap_NS_fsm,
    E,
    empty_n_reg_0,
    S,
    ap_clk,
    ap_rst_n_inv,
    push,
    icmp_ln83_reg_443,
    data_vld_reg_0,
    ap_done_reg,
    ap_start,
    D);
  output full_n_reg_0;
  output [4:0]Q;
  output [0:0]DI;
  output [0:0]ap_NS_fsm;
  output [0:0]E;
  output empty_n_reg_0;
  output [5:0]S;
  input ap_clk;
  input ap_rst_n_inv;
  input push;
  input icmp_ln83_reg_443;
  input [1:0]data_vld_reg_0;
  input ap_done_reg;
  input ap_start;
  input [5:0]D;

  wire [5:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [4:0]Q;
  wire [5:0]S;
  wire [0:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n_inv;
  wire ap_start;
  wire data_vld_i_1__2_n_0;
  wire [1:0]data_vld_reg_0;
  wire data_vld_reg_n_0;
  wire empty_n_i_1__3_n_0;
  wire empty_n_reg_0;
  wire full_n_i_1__4_n_0;
  wire full_n_i_2__1_n_0;
  wire full_n_i_5_n_0;
  wire full_n_reg_0;
  wire gmem_BVALID;
  wire icmp_ln83_reg_443;
  wire pop0;
  wire \pout[0]_i_1__2_n_0 ;
  wire \pout[6]_i_1__1_n_0 ;
  wire \pout[6]_i_2__1_n_0 ;
  wire [6:5]pout_reg;
  wire push;

  LUT6 #(
    .INIT(64'h00FF0000B0B0B0B0)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(gmem_BVALID),
        .I1(icmp_ln83_reg_443),
        .I2(data_vld_reg_0[1]),
        .I3(ap_done_reg),
        .I4(ap_start),
        .I5(data_vld_reg_0[0]),
        .O(ap_NS_fsm));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ap_CS_fsm[213]_i_2 
       (.I0(gmem_BVALID),
        .I1(icmp_ln83_reg_443),
        .O(empty_n_reg_0));
  LUT6 #(
    .INIT(64'hBABAFABAFABAFABA)) 
    data_vld_i_1__2
       (.I0(push),
        .I1(\pout[6]_i_2__1_n_0 ),
        .I2(data_vld_reg_n_0),
        .I3(gmem_BVALID),
        .I4(data_vld_reg_0[1]),
        .I5(icmp_ln83_reg_443),
        .O(data_vld_i_1__2_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__2_n_0),
        .Q(data_vld_reg_n_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT4 #(
    .INIT(16'hBFAA)) 
    empty_n_i_1__3
       (.I0(data_vld_reg_n_0),
        .I1(icmp_ln83_reg_443),
        .I2(data_vld_reg_0[1]),
        .I3(gmem_BVALID),
        .O(empty_n_i_1__3_n_0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__3_n_0),
        .Q(gmem_BVALID),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF8AAAAA)) 
    full_n_i_1__4
       (.I0(full_n_reg_0),
        .I1(full_n_i_2__1_n_0),
        .I2(push),
        .I3(pop0),
        .I4(data_vld_reg_n_0),
        .I5(ap_rst_n_inv),
        .O(full_n_i_1__4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFDFFFFF)) 
    full_n_i_2__1
       (.I0(Q[0]),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(full_n_i_5_n_0),
        .O(full_n_i_2__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    full_n_i_4
       (.I0(icmp_ln83_reg_443),
        .I1(data_vld_reg_0[1]),
        .I2(gmem_BVALID),
        .O(pop0));
  LUT2 #(
    .INIT(4'hE)) 
    full_n_i_5
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(full_n_i_5_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__4_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \indvar_fu_108[23]_i_2 
       (.I0(icmp_ln83_reg_443),
        .I1(gmem_BVALID),
        .I2(data_vld_reg_0[1]),
        .O(E));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out__50_carry_i_1
       (.I0(Q[1]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__50_carry_i_2
       (.I0(pout_reg[5]),
        .I1(pout_reg[6]),
        .O(S[5]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__50_carry_i_3
       (.I0(Q[4]),
        .I1(pout_reg[5]),
        .O(S[4]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__50_carry_i_4
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__50_carry_i_5
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__50_carry_i_6
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h5595959555555555)) 
    p_0_out__50_carry_i_7
       (.I0(Q[1]),
        .I1(data_vld_reg_n_0),
        .I2(gmem_BVALID),
        .I3(data_vld_reg_0[1]),
        .I4(icmp_ln83_reg_443),
        .I5(push),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1__2 
       (.I0(Q[0]),
        .O(\pout[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h2A0000006A550000)) 
    \pout[6]_i_1__1 
       (.I0(push),
        .I1(icmp_ln83_reg_443),
        .I2(data_vld_reg_0[1]),
        .I3(gmem_BVALID),
        .I4(data_vld_reg_n_0),
        .I5(\pout[6]_i_2__1_n_0 ),
        .O(\pout[6]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \pout[6]_i_2__1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(pout_reg[5]),
        .I4(pout_reg[6]),
        .I5(full_n_i_5_n_0),
        .O(\pout[6]_i_2__1_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__1_n_0 ),
        .D(\pout[0]_i_1__2_n_0 ),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__1_n_0 ),
        .D(D[0]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__1_n_0 ),
        .D(D[1]),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__1_n_0 ),
        .D(D[2]),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[4] 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__1_n_0 ),
        .D(D[3]),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[5] 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__1_n_0 ),
        .D(D[4]),
        .Q(pout_reg[5]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[6] 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__1_n_0 ),
        .D(D[5]),
        .Q(pout_reg[6]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "krnl_vadd_gmem_m_axi_fifo" *) 
module system_krnl_vadd_1_0_krnl_vadd_gmem_m_axi_fifo__parameterized3
   (req_fifo_valid,
    full_n_reg_0,
    Q,
    ap_rst_n_inv,
    \q_reg[2]_0 ,
    ap_clk,
    AWVALID_Dummy,
    in);
  output req_fifo_valid;
  output full_n_reg_0;
  output [65:0]Q;
  input ap_rst_n_inv;
  input \q_reg[2]_0 ;
  input ap_clk;
  input AWVALID_Dummy;
  input [65:0]in;

  wire AWVALID_Dummy;
  wire [65:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire data_vld_i_1__4_n_0;
  wire data_vld_reg_n_0;
  wire full_n_i_1__6_n_0;
  wire full_n_i_2__6_n_0;
  wire full_n_reg_0;
  wire [65:0]in;
  wire \mem_reg[15][10]_srl16_n_0 ;
  wire \mem_reg[15][11]_srl16_n_0 ;
  wire \mem_reg[15][12]_srl16_n_0 ;
  wire \mem_reg[15][13]_srl16_n_0 ;
  wire \mem_reg[15][14]_srl16_n_0 ;
  wire \mem_reg[15][15]_srl16_n_0 ;
  wire \mem_reg[15][16]_srl16_n_0 ;
  wire \mem_reg[15][17]_srl16_n_0 ;
  wire \mem_reg[15][18]_srl16_n_0 ;
  wire \mem_reg[15][19]_srl16_n_0 ;
  wire \mem_reg[15][20]_srl16_n_0 ;
  wire \mem_reg[15][21]_srl16_n_0 ;
  wire \mem_reg[15][22]_srl16_n_0 ;
  wire \mem_reg[15][23]_srl16_n_0 ;
  wire \mem_reg[15][24]_srl16_n_0 ;
  wire \mem_reg[15][25]_srl16_n_0 ;
  wire \mem_reg[15][26]_srl16_n_0 ;
  wire \mem_reg[15][27]_srl16_n_0 ;
  wire \mem_reg[15][28]_srl16_n_0 ;
  wire \mem_reg[15][29]_srl16_n_0 ;
  wire \mem_reg[15][2]_srl16_n_0 ;
  wire \mem_reg[15][30]_srl16_n_0 ;
  wire \mem_reg[15][31]_srl16_n_0 ;
  wire \mem_reg[15][32]_srl16_n_0 ;
  wire \mem_reg[15][33]_srl16_n_0 ;
  wire \mem_reg[15][34]_srl16_n_0 ;
  wire \mem_reg[15][35]_srl16_n_0 ;
  wire \mem_reg[15][36]_srl16_n_0 ;
  wire \mem_reg[15][37]_srl16_n_0 ;
  wire \mem_reg[15][38]_srl16_n_0 ;
  wire \mem_reg[15][39]_srl16_n_0 ;
  wire \mem_reg[15][3]_srl16_n_0 ;
  wire \mem_reg[15][40]_srl16_n_0 ;
  wire \mem_reg[15][41]_srl16_n_0 ;
  wire \mem_reg[15][42]_srl16_n_0 ;
  wire \mem_reg[15][43]_srl16_n_0 ;
  wire \mem_reg[15][44]_srl16_n_0 ;
  wire \mem_reg[15][45]_srl16_n_0 ;
  wire \mem_reg[15][46]_srl16_n_0 ;
  wire \mem_reg[15][47]_srl16_n_0 ;
  wire \mem_reg[15][48]_srl16_n_0 ;
  wire \mem_reg[15][49]_srl16_n_0 ;
  wire \mem_reg[15][4]_srl16_n_0 ;
  wire \mem_reg[15][50]_srl16_n_0 ;
  wire \mem_reg[15][51]_srl16_n_0 ;
  wire \mem_reg[15][52]_srl16_n_0 ;
  wire \mem_reg[15][53]_srl16_n_0 ;
  wire \mem_reg[15][54]_srl16_n_0 ;
  wire \mem_reg[15][55]_srl16_n_0 ;
  wire \mem_reg[15][56]_srl16_n_0 ;
  wire \mem_reg[15][57]_srl16_n_0 ;
  wire \mem_reg[15][58]_srl16_n_0 ;
  wire \mem_reg[15][59]_srl16_n_0 ;
  wire \mem_reg[15][5]_srl16_n_0 ;
  wire \mem_reg[15][60]_srl16_n_0 ;
  wire \mem_reg[15][61]_srl16_n_0 ;
  wire \mem_reg[15][62]_srl16_n_0 ;
  wire \mem_reg[15][63]_srl16_n_0 ;
  wire \mem_reg[15][64]_srl16_n_0 ;
  wire \mem_reg[15][65]_srl16_n_0 ;
  wire \mem_reg[15][66]_srl16_n_0 ;
  wire \mem_reg[15][67]_srl16_n_0 ;
  wire \mem_reg[15][6]_srl16_n_0 ;
  wire \mem_reg[15][7]_srl16_n_0 ;
  wire \mem_reg[15][8]_srl16_n_0 ;
  wire \mem_reg[15][9]_srl16_n_0 ;
  wire \pout[0]_i_1__5_n_0 ;
  wire \pout[1]_i_1__2_n_0 ;
  wire \pout[2]_i_1__2_n_0 ;
  wire \pout[3]_i_1__1_n_0 ;
  wire \pout[3]_i_2__1_n_0 ;
  wire \pout[3]_i_3__1_n_0 ;
  wire \pout[3]_i_4__2_n_0 ;
  wire [3:0]pout_reg;
  wire push;
  wire \q_reg[2]_0 ;
  wire req_fifo_valid;

  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT5 #(
    .INIT(32'h8F88FF88)) 
    data_vld_i_1__4
       (.I0(AWVALID_Dummy),
        .I1(full_n_reg_0),
        .I2(\pout[3]_i_3__1_n_0 ),
        .I3(data_vld_reg_n_0),
        .I4(\q_reg[2]_0 ),
        .O(data_vld_i_1__4_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__4_n_0),
        .Q(data_vld_reg_n_0),
        .R(ap_rst_n_inv));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(data_vld_reg_n_0),
        .Q(req_fifo_valid),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFECFCF0F0)) 
    full_n_i_1__6
       (.I0(full_n_i_2__6_n_0),
        .I1(\q_reg[2]_0 ),
        .I2(full_n_reg_0),
        .I3(AWVALID_Dummy),
        .I4(data_vld_reg_n_0),
        .I5(ap_rst_n_inv),
        .O(full_n_i_1__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    full_n_i_2__6
       (.I0(pout_reg[3]),
        .I1(pout_reg[2]),
        .I2(pout_reg[1]),
        .I3(pout_reg[0]),
        .O(full_n_i_2__6_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__6_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][10]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][10]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\mem_reg[15][10]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][11]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][11]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\mem_reg[15][11]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][12]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][12]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\mem_reg[15][12]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][13]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][13]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\mem_reg[15][13]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][14]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][14]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\mem_reg[15][14]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][15]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][15]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\mem_reg[15][15]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][16]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][16]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\mem_reg[15][16]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][17]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][17]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\mem_reg[15][17]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][18]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][18]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\mem_reg[15][18]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][19]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][19]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\mem_reg[15][19]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][20]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][20]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\mem_reg[15][20]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][21]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][21]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\mem_reg[15][21]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][22]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][22]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\mem_reg[15][22]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][23]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][23]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\mem_reg[15][23]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][24]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][24]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\mem_reg[15][24]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][25]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][25]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\mem_reg[15][25]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][26]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][26]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\mem_reg[15][26]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][27]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][27]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\mem_reg[15][27]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][28]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][28]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\mem_reg[15][28]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][29]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][29]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\mem_reg[15][29]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][2]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][2]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[15][2]_srl16_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[15][2]_srl16_i_1 
       (.I0(full_n_reg_0),
        .I1(AWVALID_Dummy),
        .O(push));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][30]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][30]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\mem_reg[15][30]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][31]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][31]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\mem_reg[15][31]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][32]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][32]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\mem_reg[15][32]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][33]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][33]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\mem_reg[15][33]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][34]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][34]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(\mem_reg[15][34]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][35]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][35]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(\mem_reg[15][35]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][36]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][36]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(\mem_reg[15][36]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][37]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][37]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(\mem_reg[15][37]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][38]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][38]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(\mem_reg[15][38]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][39]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][39]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[37]),
        .Q(\mem_reg[15][39]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][3]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][3]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[15][3]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][40]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][40]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[38]),
        .Q(\mem_reg[15][40]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][41]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][41]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[39]),
        .Q(\mem_reg[15][41]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][42]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][42]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[40]),
        .Q(\mem_reg[15][42]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][43]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][43]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[41]),
        .Q(\mem_reg[15][43]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][44]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][44]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[42]),
        .Q(\mem_reg[15][44]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][45]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][45]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[43]),
        .Q(\mem_reg[15][45]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][46]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][46]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[44]),
        .Q(\mem_reg[15][46]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][47]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][47]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[45]),
        .Q(\mem_reg[15][47]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][48]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][48]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[46]),
        .Q(\mem_reg[15][48]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][49]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][49]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[47]),
        .Q(\mem_reg[15][49]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][4]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][4]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[15][4]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][50]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][50]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[48]),
        .Q(\mem_reg[15][50]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][51]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][51]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[49]),
        .Q(\mem_reg[15][51]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][52]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][52]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[50]),
        .Q(\mem_reg[15][52]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][53]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][53]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[51]),
        .Q(\mem_reg[15][53]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][54]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][54]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[52]),
        .Q(\mem_reg[15][54]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][55]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][55]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[53]),
        .Q(\mem_reg[15][55]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][56]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][56]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[54]),
        .Q(\mem_reg[15][56]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][57]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][57]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[55]),
        .Q(\mem_reg[15][57]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][58]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][58]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[56]),
        .Q(\mem_reg[15][58]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][59]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][59]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[57]),
        .Q(\mem_reg[15][59]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][5]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][5]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[15][5]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][60]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][60]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[58]),
        .Q(\mem_reg[15][60]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][61]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][61]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[59]),
        .Q(\mem_reg[15][61]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][62]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][62]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[60]),
        .Q(\mem_reg[15][62]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][63]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][63]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[61]),
        .Q(\mem_reg[15][63]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][64]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][64]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[62]),
        .Q(\mem_reg[15][64]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][65]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][65]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[63]),
        .Q(\mem_reg[15][65]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][66]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][66]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[64]),
        .Q(\mem_reg[15][66]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][67]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][67]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[65]),
        .Q(\mem_reg[15][67]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][6]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][6]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[15][6]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][7]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][7]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[15][7]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][8]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][8]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\mem_reg[15][8]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][9]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][9]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\mem_reg[15][9]_srl16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1__5 
       (.I0(pout_reg[0]),
        .O(\pout[0]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT5 #(
    .INIT(32'hF70808F7)) 
    \pout[1]_i_1__2 
       (.I0(AWVALID_Dummy),
        .I1(full_n_reg_0),
        .I2(\q_reg[2]_0 ),
        .I3(pout_reg[0]),
        .I4(pout_reg[1]),
        .O(\pout[1]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFF7F0080F0F80F07)) 
    \pout[2]_i_1__2 
       (.I0(full_n_reg_0),
        .I1(AWVALID_Dummy),
        .I2(pout_reg[0]),
        .I3(\q_reg[2]_0 ),
        .I4(pout_reg[2]),
        .I5(pout_reg[1]),
        .O(\pout[2]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h07008800)) 
    \pout[3]_i_1__1 
       (.I0(AWVALID_Dummy),
        .I1(full_n_reg_0),
        .I2(\pout[3]_i_3__1_n_0 ),
        .I3(data_vld_reg_n_0),
        .I4(\q_reg[2]_0 ),
        .O(\pout[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hAAA6AAAAAAAA999A)) 
    \pout[3]_i_2__1 
       (.I0(pout_reg[3]),
        .I1(pout_reg[2]),
        .I2(\q_reg[2]_0 ),
        .I3(\pout[3]_i_4__2_n_0 ),
        .I4(pout_reg[1]),
        .I5(pout_reg[0]),
        .O(\pout[3]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \pout[3]_i_3__1 
       (.I0(pout_reg[0]),
        .I1(pout_reg[1]),
        .I2(pout_reg[3]),
        .I3(pout_reg[2]),
        .O(\pout[3]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \pout[3]_i_4__2 
       (.I0(data_vld_reg_n_0),
        .I1(AWVALID_Dummy),
        .I2(full_n_reg_0),
        .O(\pout[3]_i_4__2_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__1_n_0 ),
        .D(\pout[0]_i_1__5_n_0 ),
        .Q(pout_reg[0]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__1_n_0 ),
        .D(\pout[1]_i_1__2_n_0 ),
        .Q(pout_reg[1]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__1_n_0 ),
        .D(\pout[2]_i_1__2_n_0 ),
        .Q(pout_reg[2]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__1_n_0 ),
        .D(\pout[3]_i_2__1_n_0 ),
        .Q(pout_reg[3]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][10]_srl16_n_0 ),
        .Q(Q[8]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][11]_srl16_n_0 ),
        .Q(Q[9]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[12] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][12]_srl16_n_0 ),
        .Q(Q[10]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[13] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][13]_srl16_n_0 ),
        .Q(Q[11]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[14] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][14]_srl16_n_0 ),
        .Q(Q[12]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[15] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][15]_srl16_n_0 ),
        .Q(Q[13]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[16] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][16]_srl16_n_0 ),
        .Q(Q[14]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[17] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][17]_srl16_n_0 ),
        .Q(Q[15]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[18] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][18]_srl16_n_0 ),
        .Q(Q[16]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[19] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][19]_srl16_n_0 ),
        .Q(Q[17]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[20] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][20]_srl16_n_0 ),
        .Q(Q[18]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[21] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][21]_srl16_n_0 ),
        .Q(Q[19]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[22] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][22]_srl16_n_0 ),
        .Q(Q[20]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[23] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][23]_srl16_n_0 ),
        .Q(Q[21]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[24] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][24]_srl16_n_0 ),
        .Q(Q[22]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[25] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][25]_srl16_n_0 ),
        .Q(Q[23]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[26] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][26]_srl16_n_0 ),
        .Q(Q[24]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[27] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][27]_srl16_n_0 ),
        .Q(Q[25]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[28] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][28]_srl16_n_0 ),
        .Q(Q[26]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[29] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][29]_srl16_n_0 ),
        .Q(Q[27]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][2]_srl16_n_0 ),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[30] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][30]_srl16_n_0 ),
        .Q(Q[28]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[31] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][31]_srl16_n_0 ),
        .Q(Q[29]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[32] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][32]_srl16_n_0 ),
        .Q(Q[30]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[33] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][33]_srl16_n_0 ),
        .Q(Q[31]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[34] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][34]_srl16_n_0 ),
        .Q(Q[32]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[35] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][35]_srl16_n_0 ),
        .Q(Q[33]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[36] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][36]_srl16_n_0 ),
        .Q(Q[34]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[37] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][37]_srl16_n_0 ),
        .Q(Q[35]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[38] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][38]_srl16_n_0 ),
        .Q(Q[36]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[39] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][39]_srl16_n_0 ),
        .Q(Q[37]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][3]_srl16_n_0 ),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[40] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][40]_srl16_n_0 ),
        .Q(Q[38]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[41] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][41]_srl16_n_0 ),
        .Q(Q[39]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[42] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][42]_srl16_n_0 ),
        .Q(Q[40]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[43] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][43]_srl16_n_0 ),
        .Q(Q[41]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[44] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][44]_srl16_n_0 ),
        .Q(Q[42]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[45] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][45]_srl16_n_0 ),
        .Q(Q[43]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[46] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][46]_srl16_n_0 ),
        .Q(Q[44]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[47] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][47]_srl16_n_0 ),
        .Q(Q[45]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[48] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][48]_srl16_n_0 ),
        .Q(Q[46]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[49] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][49]_srl16_n_0 ),
        .Q(Q[47]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][4]_srl16_n_0 ),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[50] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][50]_srl16_n_0 ),
        .Q(Q[48]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[51] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][51]_srl16_n_0 ),
        .Q(Q[49]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[52] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][52]_srl16_n_0 ),
        .Q(Q[50]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[53] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][53]_srl16_n_0 ),
        .Q(Q[51]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[54] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][54]_srl16_n_0 ),
        .Q(Q[52]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[55] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][55]_srl16_n_0 ),
        .Q(Q[53]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[56] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][56]_srl16_n_0 ),
        .Q(Q[54]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[57] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][57]_srl16_n_0 ),
        .Q(Q[55]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[58] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][58]_srl16_n_0 ),
        .Q(Q[56]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[59] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][59]_srl16_n_0 ),
        .Q(Q[57]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[5] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][5]_srl16_n_0 ),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[60] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][60]_srl16_n_0 ),
        .Q(Q[58]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[61] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][61]_srl16_n_0 ),
        .Q(Q[59]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[62] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][62]_srl16_n_0 ),
        .Q(Q[60]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[63] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][63]_srl16_n_0 ),
        .Q(Q[61]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[64] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][64]_srl16_n_0 ),
        .Q(Q[62]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[65] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][65]_srl16_n_0 ),
        .Q(Q[63]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[66] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][66]_srl16_n_0 ),
        .Q(Q[64]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[67] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][67]_srl16_n_0 ),
        .Q(Q[65]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[6] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][6]_srl16_n_0 ),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[7] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][7]_srl16_n_0 ),
        .Q(Q[5]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][8]_srl16_n_0 ),
        .Q(Q[6]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][9]_srl16_n_0 ),
        .Q(Q[7]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "krnl_vadd_gmem_m_axi_fifo" *) 
module system_krnl_vadd_1_0_krnl_vadd_gmem_m_axi_fifo__parameterized4
   (full_n_reg_0,
    D,
    empty_n_reg_0,
    E,
    \last_cnt_reg[0] ,
    \q_reg[36]_0 ,
    m_axi_gmem_WVALID,
    s_ready_t_reg,
    empty_n_reg_1,
    empty_n_reg_2,
    ap_rst_n_inv,
    ap_clk,
    Q,
    WVALID_Dummy,
    in,
    push,
    \q_reg[2]_0 ,
    flying_req_reg,
    m_axi_gmem_WREADY,
    rs_req_ready,
    req_fifo_valid);
  output full_n_reg_0;
  output [1:0]D;
  output empty_n_reg_0;
  output [0:0]E;
  output \last_cnt_reg[0] ;
  output [36:0]\q_reg[36]_0 ;
  output m_axi_gmem_WVALID;
  output s_ready_t_reg;
  output [0:0]empty_n_reg_1;
  output empty_n_reg_2;
  input ap_rst_n_inv;
  input ap_clk;
  input [4:0]Q;
  input WVALID_Dummy;
  input [36:0]in;
  input push;
  input \q_reg[2]_0 ;
  input flying_req_reg;
  input m_axi_gmem_WREADY;
  input rs_req_ready;
  input req_fifo_valid;

  wire [1:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire WVALID_Dummy;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire data_vld_i_1__5_n_0;
  wire data_vld_i_2__1_n_0;
  wire data_vld_reg_n_0;
  wire empty_n_reg_0;
  wire [0:0]empty_n_reg_1;
  wire empty_n_reg_2;
  wire fifo_valid;
  wire flying_req_reg;
  wire full_n_i_1__7_n_0;
  wire full_n_i_2__7_n_0;
  wire full_n_reg_0;
  wire [36:0]in;
  wire \last_cnt_reg[0] ;
  wire m_axi_gmem_WREADY;
  wire m_axi_gmem_WVALID;
  wire m_axi_gmem_WVALID_INST_0_i_1_n_0;
  wire \mem_reg[15][0]_srl16_n_0 ;
  wire \mem_reg[15][10]_srl16_n_0 ;
  wire \mem_reg[15][11]_srl16_n_0 ;
  wire \mem_reg[15][12]_srl16_n_0 ;
  wire \mem_reg[15][13]_srl16_n_0 ;
  wire \mem_reg[15][14]_srl16_n_0 ;
  wire \mem_reg[15][15]_srl16_n_0 ;
  wire \mem_reg[15][16]_srl16_n_0 ;
  wire \mem_reg[15][17]_srl16_n_0 ;
  wire \mem_reg[15][18]_srl16_n_0 ;
  wire \mem_reg[15][19]_srl16_n_0 ;
  wire \mem_reg[15][1]_srl16_n_0 ;
  wire \mem_reg[15][20]_srl16_n_0 ;
  wire \mem_reg[15][21]_srl16_n_0 ;
  wire \mem_reg[15][22]_srl16_n_0 ;
  wire \mem_reg[15][23]_srl16_n_0 ;
  wire \mem_reg[15][24]_srl16_n_0 ;
  wire \mem_reg[15][25]_srl16_n_0 ;
  wire \mem_reg[15][26]_srl16_n_0 ;
  wire \mem_reg[15][27]_srl16_n_0 ;
  wire \mem_reg[15][28]_srl16_n_0 ;
  wire \mem_reg[15][29]_srl16_n_0 ;
  wire \mem_reg[15][2]_srl16_n_0 ;
  wire \mem_reg[15][30]_srl16_n_0 ;
  wire \mem_reg[15][31]_srl16_n_0 ;
  wire \mem_reg[15][32]_srl16_n_0 ;
  wire \mem_reg[15][33]_srl16_n_0 ;
  wire \mem_reg[15][34]_srl16_n_0 ;
  wire \mem_reg[15][35]_srl16_n_0 ;
  wire \mem_reg[15][36]_srl16_n_0 ;
  wire \mem_reg[15][3]_srl16_n_0 ;
  wire \mem_reg[15][4]_srl16_n_0 ;
  wire \mem_reg[15][5]_srl16_n_0 ;
  wire \mem_reg[15][6]_srl16_n_0 ;
  wire \mem_reg[15][7]_srl16_n_0 ;
  wire \mem_reg[15][8]_srl16_n_0 ;
  wire \mem_reg[15][9]_srl16_n_0 ;
  wire pop0;
  wire \pout[0]_i_1__6_n_0 ;
  wire \pout[1]_i_1__0_n_0 ;
  wire \pout[2]_i_1_n_0 ;
  wire \pout[3]_i_1__2_n_0 ;
  wire \pout[3]_i_2__2_n_0 ;
  wire \pout[3]_i_3__2_n_0 ;
  wire \pout[3]_i_4__1_n_0 ;
  wire \pout[3]_i_5__0_n_0 ;
  wire [3:0]pout_reg;
  wire push;
  wire \q_reg[2]_0 ;
  wire [36:0]\q_reg[36]_0 ;
  wire req_fifo_valid;
  wire rs_req_ready;
  wire s_ready_t_reg;

  LUT3 #(
    .INIT(8'h40)) 
    \data_p2[67]_i_1 
       (.I0(\last_cnt_reg[0] ),
        .I1(req_fifo_valid),
        .I2(rs_req_ready),
        .O(empty_n_reg_1));
  LUT5 #(
    .INIT(32'h8FFF8888)) 
    data_vld_i_1__5
       (.I0(full_n_reg_0),
        .I1(WVALID_Dummy),
        .I2(\pout[3]_i_3__2_n_0 ),
        .I3(data_vld_i_2__1_n_0),
        .I4(data_vld_reg_n_0),
        .O(data_vld_i_1__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT4 #(
    .INIT(16'h08AA)) 
    data_vld_i_2__1
       (.I0(data_vld_reg_n_0),
        .I1(m_axi_gmem_WREADY),
        .I2(m_axi_gmem_WVALID_INST_0_i_1_n_0),
        .I3(fifo_valid),
        .O(data_vld_i_2__1_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__5_n_0),
        .Q(data_vld_reg_n_0),
        .R(ap_rst_n_inv));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(pop0),
        .D(data_vld_reg_n_0),
        .Q(fifo_valid),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT5 #(
    .INIT(32'h4F0F4400)) 
    flying_req_i_1
       (.I0(\last_cnt_reg[0] ),
        .I1(req_fifo_valid),
        .I2(empty_n_reg_0),
        .I3(rs_req_ready),
        .I4(flying_req_reg),
        .O(empty_n_reg_2));
  LUT6 #(
    .INIT(64'hFFFFFFFF4CFCCCFC)) 
    full_n_i_1__7
       (.I0(WVALID_Dummy),
        .I1(full_n_reg_0),
        .I2(data_vld_reg_n_0),
        .I3(\pout[3]_i_4__1_n_0 ),
        .I4(full_n_i_2__7_n_0),
        .I5(ap_rst_n_inv),
        .O(full_n_i_1__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    full_n_i_2__7
       (.I0(pout_reg[3]),
        .I1(pout_reg[2]),
        .I2(pout_reg[1]),
        .I3(pout_reg[0]),
        .O(full_n_i_2__7_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__7_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAA6AAA55559555)) 
    \last_cnt[1]_i_1 
       (.I0(Q[0]),
        .I1(WVALID_Dummy),
        .I2(full_n_reg_0),
        .I3(in[36]),
        .I4(empty_n_reg_0),
        .I5(Q[1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hBFFF4000FF4000BF)) 
    \last_cnt[2]_i_1 
       (.I0(empty_n_reg_0),
        .I1(in[36]),
        .I2(push),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \last_cnt[4]_i_1 
       (.I0(empty_n_reg_0),
        .I1(WVALID_Dummy),
        .I2(full_n_reg_0),
        .I3(in[36]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \last_cnt[4]_i_3 
       (.I0(m_axi_gmem_WVALID_INST_0_i_1_n_0),
        .I1(fifo_valid),
        .I2(\q_reg[36]_0 [36]),
        .I3(m_axi_gmem_WREADY),
        .O(empty_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT2 #(
    .INIT(4'h2)) 
    m_axi_gmem_WVALID_INST_0
       (.I0(fifo_valid),
        .I1(m_axi_gmem_WVALID_INST_0_i_1_n_0),
        .O(m_axi_gmem_WVALID));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFF)) 
    m_axi_gmem_WVALID_INST_0_i_1
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(flying_req_reg),
        .O(m_axi_gmem_WVALID_INST_0_i_1_n_0));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][0]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[15][0]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][10]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][10]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\mem_reg[15][10]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][11]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][11]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\mem_reg[15][11]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][12]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][12]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\mem_reg[15][12]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][13]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][13]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\mem_reg[15][13]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][14]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][14]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\mem_reg[15][14]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][15]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][15]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\mem_reg[15][15]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][16]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][16]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\mem_reg[15][16]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][17]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][17]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\mem_reg[15][17]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][18]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][18]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\mem_reg[15][18]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][19]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][19]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\mem_reg[15][19]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][1]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][1]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[15][1]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][20]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][20]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\mem_reg[15][20]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][21]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][21]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\mem_reg[15][21]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][22]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][22]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\mem_reg[15][22]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][23]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][23]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\mem_reg[15][23]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][24]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][24]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\mem_reg[15][24]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][25]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][25]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\mem_reg[15][25]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][26]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][26]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\mem_reg[15][26]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][27]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][27]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\mem_reg[15][27]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][28]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][28]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\mem_reg[15][28]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][29]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][29]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\mem_reg[15][29]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][2]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][2]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[15][2]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][30]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][30]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\mem_reg[15][30]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][31]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][31]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\mem_reg[15][31]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][32]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][32]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(\mem_reg[15][32]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][33]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][33]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(\mem_reg[15][33]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][34]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][34]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(\mem_reg[15][34]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][35]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][35]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(\mem_reg[15][35]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][36]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][36]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(\mem_reg[15][36]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][3]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][3]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[15][3]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][4]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][4]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[15][4]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][5]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][5]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[15][5]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][6]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][6]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\mem_reg[15][6]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][7]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][7]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\mem_reg[15][7]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][8]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][8]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\mem_reg[15][8]_srl16_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][9]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][9]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\mem_reg[15][9]_srl16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1__6 
       (.I0(pout_reg[0]),
        .O(\pout[0]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \pout[1]_i_1__0 
       (.I0(\pout[3]_i_5__0_n_0 ),
        .I1(pout_reg[0]),
        .I2(pout_reg[1]),
        .O(\pout[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \pout[2]_i_1 
       (.I0(pout_reg[0]),
        .I1(\pout[3]_i_5__0_n_0 ),
        .I2(pout_reg[2]),
        .I3(pout_reg[1]),
        .O(\pout[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hC0101010)) 
    \pout[3]_i_1__2 
       (.I0(\pout[3]_i_3__2_n_0 ),
        .I1(\pout[3]_i_4__1_n_0 ),
        .I2(data_vld_reg_n_0),
        .I3(full_n_reg_0),
        .I4(WVALID_Dummy),
        .O(\pout[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT5 #(
    .INIT(32'hAAA96AAA)) 
    \pout[3]_i_2__2 
       (.I0(pout_reg[3]),
        .I1(pout_reg[2]),
        .I2(pout_reg[1]),
        .I3(pout_reg[0]),
        .I4(\pout[3]_i_5__0_n_0 ),
        .O(\pout[3]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \pout[3]_i_3__2 
       (.I0(pout_reg[0]),
        .I1(pout_reg[1]),
        .I2(pout_reg[3]),
        .I3(pout_reg[2]),
        .O(\pout[3]_i_3__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \pout[3]_i_4__1 
       (.I0(fifo_valid),
        .I1(m_axi_gmem_WVALID_INST_0_i_1_n_0),
        .I2(m_axi_gmem_WREADY),
        .O(\pout[3]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'h7F7FFF7FFFFFFFFF)) 
    \pout[3]_i_5__0 
       (.I0(WVALID_Dummy),
        .I1(full_n_reg_0),
        .I2(data_vld_reg_n_0),
        .I3(m_axi_gmem_WREADY),
        .I4(m_axi_gmem_WVALID_INST_0_i_1_n_0),
        .I5(fifo_valid),
        .O(\pout[3]_i_5__0_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__2_n_0 ),
        .D(\pout[0]_i_1__6_n_0 ),
        .Q(pout_reg[0]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__2_n_0 ),
        .D(\pout[1]_i_1__0_n_0 ),
        .Q(pout_reg[1]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__2_n_0 ),
        .D(\pout[2]_i_1_n_0 ),
        .Q(pout_reg[2]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__2_n_0 ),
        .D(\pout[3]_i_2__2_n_0 ),
        .Q(pout_reg[3]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h2F)) 
    \q[31]_i_1__1 
       (.I0(m_axi_gmem_WREADY),
        .I1(m_axi_gmem_WVALID_INST_0_i_1_n_0),
        .I2(fifo_valid),
        .O(pop0));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \q[67]_i_1__1 
       (.I0(\last_cnt_reg[0] ),
        .I1(rs_req_ready),
        .I2(req_fifo_valid),
        .O(s_ready_t_reg));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][0]_srl16_n_0 ),
        .Q(\q_reg[36]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][10]_srl16_n_0 ),
        .Q(\q_reg[36]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][11]_srl16_n_0 ),
        .Q(\q_reg[36]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[12] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][12]_srl16_n_0 ),
        .Q(\q_reg[36]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[13] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][13]_srl16_n_0 ),
        .Q(\q_reg[36]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[14] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][14]_srl16_n_0 ),
        .Q(\q_reg[36]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[15] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][15]_srl16_n_0 ),
        .Q(\q_reg[36]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[16] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][16]_srl16_n_0 ),
        .Q(\q_reg[36]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[17] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][17]_srl16_n_0 ),
        .Q(\q_reg[36]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[18] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][18]_srl16_n_0 ),
        .Q(\q_reg[36]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[19] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][19]_srl16_n_0 ),
        .Q(\q_reg[36]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][1]_srl16_n_0 ),
        .Q(\q_reg[36]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[20] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][20]_srl16_n_0 ),
        .Q(\q_reg[36]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[21] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][21]_srl16_n_0 ),
        .Q(\q_reg[36]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[22] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][22]_srl16_n_0 ),
        .Q(\q_reg[36]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[23] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][23]_srl16_n_0 ),
        .Q(\q_reg[36]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[24] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][24]_srl16_n_0 ),
        .Q(\q_reg[36]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[25] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][25]_srl16_n_0 ),
        .Q(\q_reg[36]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[26] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][26]_srl16_n_0 ),
        .Q(\q_reg[36]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[27] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][27]_srl16_n_0 ),
        .Q(\q_reg[36]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[28] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][28]_srl16_n_0 ),
        .Q(\q_reg[36]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[29] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][29]_srl16_n_0 ),
        .Q(\q_reg[36]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][2]_srl16_n_0 ),
        .Q(\q_reg[36]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[30] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][30]_srl16_n_0 ),
        .Q(\q_reg[36]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[31] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][31]_srl16_n_0 ),
        .Q(\q_reg[36]_0 [31]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[32] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][32]_srl16_n_0 ),
        .Q(\q_reg[36]_0 [32]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[33] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][33]_srl16_n_0 ),
        .Q(\q_reg[36]_0 [33]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[34] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][34]_srl16_n_0 ),
        .Q(\q_reg[36]_0 [34]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[35] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][35]_srl16_n_0 ),
        .Q(\q_reg[36]_0 [35]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[36] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][36]_srl16_n_0 ),
        .Q(\q_reg[36]_0 [36]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][3]_srl16_n_0 ),
        .Q(\q_reg[36]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][4]_srl16_n_0 ),
        .Q(\q_reg[36]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[5] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][5]_srl16_n_0 ),
        .Q(\q_reg[36]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[6] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][6]_srl16_n_0 ),
        .Q(\q_reg[36]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[7] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][7]_srl16_n_0 ),
        .Q(\q_reg[36]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][8]_srl16_n_0 ),
        .Q(\q_reg[36]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][9]_srl16_n_0 ),
        .Q(\q_reg[36]_0 [9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h51F1F1F1F1F1F1F1)) 
    \state[0]_i_2 
       (.I0(\q_reg[2]_0 ),
        .I1(Q[0]),
        .I2(flying_req_reg),
        .I3(fifo_valid),
        .I4(\q_reg[36]_0 [36]),
        .I5(m_axi_gmem_WREADY),
        .O(\last_cnt_reg[0] ));
endmodule

(* ORIG_REF_NAME = "krnl_vadd_gmem_m_axi_read" *) 
module system_krnl_vadd_1_0_krnl_vadd_gmem_m_axi_read
   (full_n_reg,
    s_ready_t_reg,
    \could_multi_bursts.ARVALID_Dummy_reg_0 ,
    \state_reg[0] ,
    s_ready_t_reg_0,
    m_axi_gmem_ARADDR,
    ap_NS_fsm,
    Q,
    \data_p1_reg[31] ,
    ap_clk,
    D,
    m_axi_gmem_RRESP,
    m_axi_gmem_RVALID,
    ap_rst_n_inv,
    gmem_RREADY,
    m_axi_gmem_ARREADY,
    s_ready_t_reg_1,
    \data_p1_reg[61] ,
    \data_p1_reg[61]_0 ,
    \data_p2_reg[64] ,
    \data_p2_reg[65] ,
    \data_p2_reg[66] ,
    \data_p2_reg[67] ,
    \data_p2_reg[68] ,
    \data_p2_reg[69] ,
    \data_p2_reg[70] ,
    \data_p2_reg[71] ,
    \data_p2_reg[72] ,
    \data_p2_reg[73] ,
    \data_p2_reg[74] ,
    \data_p2_reg[75] ,
    \data_p2_reg[76] ,
    \data_p2_reg[77] ,
    \data_p2_reg[78] ,
    \data_p2_reg[79] ,
    \data_p2_reg[80] ,
    \data_p2_reg[81] ,
    \data_p2_reg[82] ,
    \data_p2_reg[83] ,
    \data_p2_reg[84] ,
    \data_p2_reg[85] ,
    \data_p2_reg[86] ,
    \data_p2_reg[87] ,
    \data_p2_reg[88] ,
    \data_p2_reg[89] ,
    \data_p2_reg[90] ,
    \data_p2_reg[91] ,
    \data_p2_reg[92] ,
    \data_p2_reg[93] ,
    \data_p2_reg[94] ,
    \data_p2_reg[95] );
  output full_n_reg;
  output s_ready_t_reg;
  output \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  output [0:0]\state_reg[0] ;
  output s_ready_t_reg_0;
  output [61:0]m_axi_gmem_ARADDR;
  output [0:0]ap_NS_fsm;
  output [3:0]Q;
  output [31:0]\data_p1_reg[31] ;
  input ap_clk;
  input [32:0]D;
  input [1:0]m_axi_gmem_RRESP;
  input m_axi_gmem_RVALID;
  input ap_rst_n_inv;
  input gmem_RREADY;
  input m_axi_gmem_ARREADY;
  input [1:0]s_ready_t_reg_1;
  input [61:0]\data_p1_reg[61] ;
  input [61:0]\data_p1_reg[61]_0 ;
  input \data_p2_reg[64] ;
  input \data_p2_reg[65] ;
  input \data_p2_reg[66] ;
  input \data_p2_reg[67] ;
  input \data_p2_reg[68] ;
  input \data_p2_reg[69] ;
  input \data_p2_reg[70] ;
  input \data_p2_reg[71] ;
  input [0:0]\data_p2_reg[72] ;
  input \data_p2_reg[73] ;
  input \data_p2_reg[74] ;
  input \data_p2_reg[75] ;
  input \data_p2_reg[76] ;
  input \data_p2_reg[77] ;
  input \data_p2_reg[78] ;
  input \data_p2_reg[79] ;
  input \data_p2_reg[80] ;
  input \data_p2_reg[81] ;
  input \data_p2_reg[82] ;
  input \data_p2_reg[83] ;
  input \data_p2_reg[84] ;
  input \data_p2_reg[85] ;
  input \data_p2_reg[86] ;
  input \data_p2_reg[87] ;
  input \data_p2_reg[88] ;
  input \data_p2_reg[89] ;
  input \data_p2_reg[90] ;
  input \data_p2_reg[91] ;
  input \data_p2_reg[92] ;
  input \data_p2_reg[93] ;
  input \data_p2_reg[94] ;
  input \data_p2_reg[95] ;

  wire [32:0]D;
  wire [3:0]Q;
  wire align_len;
  wire [31:2]align_len0;
  wire align_len0_carry__0_n_0;
  wire align_len0_carry__0_n_1;
  wire align_len0_carry__0_n_2;
  wire align_len0_carry__0_n_3;
  wire align_len0_carry__0_n_4;
  wire align_len0_carry__0_n_5;
  wire align_len0_carry__0_n_6;
  wire align_len0_carry__0_n_7;
  wire align_len0_carry__1_n_0;
  wire align_len0_carry__1_n_1;
  wire align_len0_carry__1_n_2;
  wire align_len0_carry__1_n_3;
  wire align_len0_carry__1_n_4;
  wire align_len0_carry__1_n_5;
  wire align_len0_carry__1_n_6;
  wire align_len0_carry__1_n_7;
  wire align_len0_carry__2_n_2;
  wire align_len0_carry__2_n_3;
  wire align_len0_carry__2_n_4;
  wire align_len0_carry__2_n_5;
  wire align_len0_carry__2_n_6;
  wire align_len0_carry__2_n_7;
  wire align_len0_carry_n_0;
  wire align_len0_carry_n_1;
  wire align_len0_carry_n_2;
  wire align_len0_carry_n_3;
  wire align_len0_carry_n_4;
  wire align_len0_carry_n_5;
  wire align_len0_carry_n_6;
  wire align_len0_carry_n_7;
  wire \align_len_reg_n_0_[10] ;
  wire \align_len_reg_n_0_[11] ;
  wire \align_len_reg_n_0_[12] ;
  wire \align_len_reg_n_0_[13] ;
  wire \align_len_reg_n_0_[14] ;
  wire \align_len_reg_n_0_[15] ;
  wire \align_len_reg_n_0_[16] ;
  wire \align_len_reg_n_0_[17] ;
  wire \align_len_reg_n_0_[18] ;
  wire \align_len_reg_n_0_[19] ;
  wire \align_len_reg_n_0_[20] ;
  wire \align_len_reg_n_0_[21] ;
  wire \align_len_reg_n_0_[22] ;
  wire \align_len_reg_n_0_[23] ;
  wire \align_len_reg_n_0_[24] ;
  wire \align_len_reg_n_0_[25] ;
  wire \align_len_reg_n_0_[26] ;
  wire \align_len_reg_n_0_[27] ;
  wire \align_len_reg_n_0_[28] ;
  wire \align_len_reg_n_0_[29] ;
  wire \align_len_reg_n_0_[2] ;
  wire \align_len_reg_n_0_[30] ;
  wire \align_len_reg_n_0_[31] ;
  wire \align_len_reg_n_0_[3] ;
  wire \align_len_reg_n_0_[4] ;
  wire \align_len_reg_n_0_[5] ;
  wire \align_len_reg_n_0_[6] ;
  wire \align_len_reg_n_0_[7] ;
  wire \align_len_reg_n_0_[8] ;
  wire \align_len_reg_n_0_[9] ;
  wire [0:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [63:2]araddr_tmp;
  wire [9:0]beat_len_buf;
  wire beat_valid;
  wire buff_rdata_n_10;
  wire buff_rdata_n_11;
  wire buff_rdata_n_12;
  wire buff_rdata_n_13;
  wire buff_rdata_n_14;
  wire buff_rdata_n_15;
  wire buff_rdata_n_16;
  wire buff_rdata_n_17;
  wire buff_rdata_n_18;
  wire buff_rdata_n_19;
  wire buff_rdata_n_20;
  wire buff_rdata_n_21;
  wire buff_rdata_n_22;
  wire buff_rdata_n_23;
  wire buff_rdata_n_24;
  wire buff_rdata_n_25;
  wire buff_rdata_n_26;
  wire buff_rdata_n_27;
  wire buff_rdata_n_28;
  wire buff_rdata_n_29;
  wire buff_rdata_n_30;
  wire buff_rdata_n_31;
  wire buff_rdata_n_32;
  wire buff_rdata_n_33;
  wire buff_rdata_n_34;
  wire buff_rdata_n_35;
  wire buff_rdata_n_36;
  wire buff_rdata_n_37;
  wire buff_rdata_n_38;
  wire buff_rdata_n_39;
  wire buff_rdata_n_40;
  wire buff_rdata_n_41;
  wire buff_rdata_n_42;
  wire buff_rdata_n_43;
  wire buff_rdata_n_44;
  wire buff_rdata_n_45;
  wire buff_rdata_n_46;
  wire buff_rdata_n_47;
  wire buff_rdata_n_48;
  wire buff_rdata_n_49;
  wire buff_rdata_n_50;
  wire buff_rdata_n_8;
  wire \bus_equal_gen.data_buf_reg_n_0_[0] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[10] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[11] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[12] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[13] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[14] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[15] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[16] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[17] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[18] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[19] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[1] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[20] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[21] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[22] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[23] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[24] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[25] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[26] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[27] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[28] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[29] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[2] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[30] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[31] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[3] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[4] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[5] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[6] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[7] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[8] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[9] ;
  wire \bus_equal_gen.rdata_valid_t_reg_n_0 ;
  wire \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.araddr_buf[63]_i_3_n_0 ;
  wire \could_multi_bursts.araddr_buf[8]_i_3_n_0 ;
  wire \could_multi_bursts.araddr_buf[8]_i_4_n_0 ;
  wire \could_multi_bursts.araddr_buf[8]_i_5_n_0 ;
  wire \could_multi_bursts.araddr_buf[8]_i_6_n_0 ;
  wire \could_multi_bursts.araddr_buf[8]_i_7_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[63]_i_4_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[63]_i_4_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[63]_i_4_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[63]_i_4_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[63]_i_4_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[63]_i_4_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_7 ;
  wire \could_multi_bursts.arlen_buf[3]_i_3_n_0 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg ;
  wire \could_multi_bursts.sect_handling_reg_n_0 ;
  wire [63:2]data1;
  wire [31:0]\data_p1_reg[31] ;
  wire [61:0]\data_p1_reg[61] ;
  wire [61:0]\data_p1_reg[61]_0 ;
  wire \data_p2_reg[64] ;
  wire \data_p2_reg[65] ;
  wire \data_p2_reg[66] ;
  wire \data_p2_reg[67] ;
  wire \data_p2_reg[68] ;
  wire \data_p2_reg[69] ;
  wire \data_p2_reg[70] ;
  wire \data_p2_reg[71] ;
  wire [0:0]\data_p2_reg[72] ;
  wire \data_p2_reg[73] ;
  wire \data_p2_reg[74] ;
  wire \data_p2_reg[75] ;
  wire \data_p2_reg[76] ;
  wire \data_p2_reg[77] ;
  wire \data_p2_reg[78] ;
  wire \data_p2_reg[79] ;
  wire \data_p2_reg[80] ;
  wire \data_p2_reg[81] ;
  wire \data_p2_reg[82] ;
  wire \data_p2_reg[83] ;
  wire \data_p2_reg[84] ;
  wire \data_p2_reg[85] ;
  wire \data_p2_reg[86] ;
  wire \data_p2_reg[87] ;
  wire \data_p2_reg[88] ;
  wire \data_p2_reg[89] ;
  wire \data_p2_reg[90] ;
  wire \data_p2_reg[91] ;
  wire \data_p2_reg[92] ;
  wire \data_p2_reg[93] ;
  wire \data_p2_reg[94] ;
  wire \data_p2_reg[95] ;
  wire [34:34]data_pack;
  wire [63:2]end_addr;
  wire \end_addr_buf[17]_i_2_n_0 ;
  wire \end_addr_buf[17]_i_3_n_0 ;
  wire \end_addr_buf[17]_i_4_n_0 ;
  wire \end_addr_buf[17]_i_5_n_0 ;
  wire \end_addr_buf[17]_i_6_n_0 ;
  wire \end_addr_buf[17]_i_7_n_0 ;
  wire \end_addr_buf[17]_i_8_n_0 ;
  wire \end_addr_buf[17]_i_9_n_0 ;
  wire \end_addr_buf[25]_i_2_n_0 ;
  wire \end_addr_buf[25]_i_3_n_0 ;
  wire \end_addr_buf[25]_i_4_n_0 ;
  wire \end_addr_buf[25]_i_5_n_0 ;
  wire \end_addr_buf[25]_i_6_n_0 ;
  wire \end_addr_buf[25]_i_7_n_0 ;
  wire \end_addr_buf[25]_i_8_n_0 ;
  wire \end_addr_buf[25]_i_9_n_0 ;
  wire \end_addr_buf[33]_i_2_n_0 ;
  wire \end_addr_buf[33]_i_3_n_0 ;
  wire \end_addr_buf[33]_i_4_n_0 ;
  wire \end_addr_buf[33]_i_5_n_0 ;
  wire \end_addr_buf[33]_i_6_n_0 ;
  wire \end_addr_buf[33]_i_7_n_0 ;
  wire \end_addr_buf[9]_i_2_n_0 ;
  wire \end_addr_buf[9]_i_3_n_0 ;
  wire \end_addr_buf[9]_i_4_n_0 ;
  wire \end_addr_buf[9]_i_5_n_0 ;
  wire \end_addr_buf[9]_i_6_n_0 ;
  wire \end_addr_buf[9]_i_7_n_0 ;
  wire \end_addr_buf[9]_i_8_n_0 ;
  wire \end_addr_buf[9]_i_9_n_0 ;
  wire \end_addr_buf_reg[17]_i_1__0_n_0 ;
  wire \end_addr_buf_reg[17]_i_1__0_n_1 ;
  wire \end_addr_buf_reg[17]_i_1__0_n_2 ;
  wire \end_addr_buf_reg[17]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[17]_i_1__0_n_4 ;
  wire \end_addr_buf_reg[17]_i_1__0_n_5 ;
  wire \end_addr_buf_reg[17]_i_1__0_n_6 ;
  wire \end_addr_buf_reg[17]_i_1__0_n_7 ;
  wire \end_addr_buf_reg[25]_i_1__0_n_0 ;
  wire \end_addr_buf_reg[25]_i_1__0_n_1 ;
  wire \end_addr_buf_reg[25]_i_1__0_n_2 ;
  wire \end_addr_buf_reg[25]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[25]_i_1__0_n_4 ;
  wire \end_addr_buf_reg[25]_i_1__0_n_5 ;
  wire \end_addr_buf_reg[25]_i_1__0_n_6 ;
  wire \end_addr_buf_reg[25]_i_1__0_n_7 ;
  wire \end_addr_buf_reg[33]_i_1__0_n_0 ;
  wire \end_addr_buf_reg[33]_i_1__0_n_1 ;
  wire \end_addr_buf_reg[33]_i_1__0_n_2 ;
  wire \end_addr_buf_reg[33]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[33]_i_1__0_n_4 ;
  wire \end_addr_buf_reg[33]_i_1__0_n_5 ;
  wire \end_addr_buf_reg[33]_i_1__0_n_6 ;
  wire \end_addr_buf_reg[33]_i_1__0_n_7 ;
  wire \end_addr_buf_reg[41]_i_1__0_n_0 ;
  wire \end_addr_buf_reg[41]_i_1__0_n_1 ;
  wire \end_addr_buf_reg[41]_i_1__0_n_2 ;
  wire \end_addr_buf_reg[41]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[41]_i_1__0_n_4 ;
  wire \end_addr_buf_reg[41]_i_1__0_n_5 ;
  wire \end_addr_buf_reg[41]_i_1__0_n_6 ;
  wire \end_addr_buf_reg[41]_i_1__0_n_7 ;
  wire \end_addr_buf_reg[49]_i_1__0_n_0 ;
  wire \end_addr_buf_reg[49]_i_1__0_n_1 ;
  wire \end_addr_buf_reg[49]_i_1__0_n_2 ;
  wire \end_addr_buf_reg[49]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[49]_i_1__0_n_4 ;
  wire \end_addr_buf_reg[49]_i_1__0_n_5 ;
  wire \end_addr_buf_reg[49]_i_1__0_n_6 ;
  wire \end_addr_buf_reg[49]_i_1__0_n_7 ;
  wire \end_addr_buf_reg[57]_i_1__0_n_0 ;
  wire \end_addr_buf_reg[57]_i_1__0_n_1 ;
  wire \end_addr_buf_reg[57]_i_1__0_n_2 ;
  wire \end_addr_buf_reg[57]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[57]_i_1__0_n_4 ;
  wire \end_addr_buf_reg[57]_i_1__0_n_5 ;
  wire \end_addr_buf_reg[57]_i_1__0_n_6 ;
  wire \end_addr_buf_reg[57]_i_1__0_n_7 ;
  wire \end_addr_buf_reg[63]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[63]_i_1__0_n_4 ;
  wire \end_addr_buf_reg[63]_i_1__0_n_5 ;
  wire \end_addr_buf_reg[63]_i_1__0_n_6 ;
  wire \end_addr_buf_reg[63]_i_1__0_n_7 ;
  wire \end_addr_buf_reg[9]_i_1__0_n_0 ;
  wire \end_addr_buf_reg[9]_i_1__0_n_1 ;
  wire \end_addr_buf_reg[9]_i_1__0_n_2 ;
  wire \end_addr_buf_reg[9]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[9]_i_1__0_n_4 ;
  wire \end_addr_buf_reg[9]_i_1__0_n_5 ;
  wire \end_addr_buf_reg[9]_i_1__0_n_6 ;
  wire \end_addr_buf_reg[9]_i_1__0_n_7 ;
  wire \end_addr_buf_reg_n_0_[10] ;
  wire \end_addr_buf_reg_n_0_[11] ;
  wire \end_addr_buf_reg_n_0_[2] ;
  wire \end_addr_buf_reg_n_0_[3] ;
  wire \end_addr_buf_reg_n_0_[4] ;
  wire \end_addr_buf_reg_n_0_[5] ;
  wire \end_addr_buf_reg_n_0_[6] ;
  wire \end_addr_buf_reg_n_0_[7] ;
  wire \end_addr_buf_reg_n_0_[8] ;
  wire \end_addr_buf_reg_n_0_[9] ;
  wire fifo_rctl_n_0;
  wire fifo_rctl_n_1;
  wire fifo_rctl_n_10;
  wire fifo_rctl_n_11;
  wire fifo_rctl_n_12;
  wire fifo_rctl_n_13;
  wire fifo_rctl_n_14;
  wire fifo_rctl_n_15;
  wire fifo_rctl_n_16;
  wire fifo_rctl_n_17;
  wire fifo_rctl_n_18;
  wire fifo_rctl_n_19;
  wire fifo_rctl_n_2;
  wire fifo_rctl_n_20;
  wire fifo_rctl_n_21;
  wire fifo_rctl_n_22;
  wire fifo_rctl_n_23;
  wire fifo_rctl_n_24;
  wire fifo_rctl_n_25;
  wire fifo_rctl_n_26;
  wire fifo_rctl_n_27;
  wire fifo_rctl_n_28;
  wire fifo_rctl_n_29;
  wire fifo_rctl_n_3;
  wire fifo_rctl_n_30;
  wire fifo_rctl_n_31;
  wire fifo_rctl_n_32;
  wire fifo_rctl_n_33;
  wire fifo_rctl_n_34;
  wire fifo_rctl_n_35;
  wire fifo_rctl_n_36;
  wire fifo_rctl_n_37;
  wire fifo_rctl_n_38;
  wire fifo_rctl_n_39;
  wire fifo_rctl_n_4;
  wire fifo_rctl_n_40;
  wire fifo_rctl_n_41;
  wire fifo_rctl_n_42;
  wire fifo_rctl_n_43;
  wire fifo_rctl_n_44;
  wire fifo_rctl_n_45;
  wire fifo_rctl_n_46;
  wire fifo_rctl_n_47;
  wire fifo_rctl_n_48;
  wire fifo_rctl_n_49;
  wire fifo_rctl_n_5;
  wire fifo_rctl_n_50;
  wire fifo_rctl_n_51;
  wire fifo_rctl_n_52;
  wire fifo_rctl_n_53;
  wire fifo_rctl_n_55;
  wire fifo_rctl_n_57;
  wire fifo_rctl_n_58;
  wire fifo_rctl_n_6;
  wire fifo_rctl_n_60;
  wire fifo_rctl_n_61;
  wire fifo_rctl_n_62;
  wire fifo_rctl_n_63;
  wire fifo_rctl_n_64;
  wire fifo_rctl_n_65;
  wire fifo_rctl_n_66;
  wire fifo_rctl_n_67;
  wire fifo_rctl_n_68;
  wire fifo_rctl_n_69;
  wire fifo_rctl_n_7;
  wire fifo_rctl_n_70;
  wire fifo_rctl_n_71;
  wire fifo_rctl_n_72;
  wire fifo_rctl_n_73;
  wire fifo_rctl_n_74;
  wire fifo_rctl_n_75;
  wire fifo_rctl_n_76;
  wire fifo_rctl_n_77;
  wire fifo_rctl_n_78;
  wire fifo_rctl_n_8;
  wire fifo_rctl_n_9;
  wire [92:64]fifo_rreq_data;
  wire fifo_rreq_n_10;
  wire fifo_rreq_n_109;
  wire fifo_rreq_n_11;
  wire fifo_rreq_n_110;
  wire fifo_rreq_n_111;
  wire fifo_rreq_n_112;
  wire fifo_rreq_n_113;
  wire fifo_rreq_n_114;
  wire fifo_rreq_n_115;
  wire fifo_rreq_n_116;
  wire fifo_rreq_n_117;
  wire fifo_rreq_n_118;
  wire fifo_rreq_n_119;
  wire fifo_rreq_n_12;
  wire fifo_rreq_n_120;
  wire fifo_rreq_n_121;
  wire fifo_rreq_n_122;
  wire fifo_rreq_n_123;
  wire fifo_rreq_n_124;
  wire fifo_rreq_n_125;
  wire fifo_rreq_n_126;
  wire fifo_rreq_n_127;
  wire fifo_rreq_n_128;
  wire fifo_rreq_n_129;
  wire fifo_rreq_n_13;
  wire fifo_rreq_n_130;
  wire fifo_rreq_n_131;
  wire fifo_rreq_n_132;
  wire fifo_rreq_n_134;
  wire fifo_rreq_n_135;
  wire fifo_rreq_n_136;
  wire fifo_rreq_n_137;
  wire fifo_rreq_n_138;
  wire fifo_rreq_n_139;
  wire fifo_rreq_n_14;
  wire fifo_rreq_n_15;
  wire fifo_rreq_n_16;
  wire fifo_rreq_n_17;
  wire fifo_rreq_n_2;
  wire fifo_rreq_n_3;
  wire fifo_rreq_n_6;
  wire fifo_rreq_n_7;
  wire fifo_rreq_n_8;
  wire fifo_rreq_n_9;
  wire first_sect;
  wire first_sect_carry__0_i_1__0_n_0;
  wire first_sect_carry__0_i_2__0_n_0;
  wire first_sect_carry__0_i_3__0_n_0;
  wire first_sect_carry__0_i_4__0_n_0;
  wire first_sect_carry__0_i_5__0_n_0;
  wire first_sect_carry__0_i_6__0_n_0;
  wire first_sect_carry__0_i_7__0_n_0;
  wire first_sect_carry__0_i_8__0_n_0;
  wire first_sect_carry__0_n_0;
  wire first_sect_carry__0_n_1;
  wire first_sect_carry__0_n_2;
  wire first_sect_carry__0_n_3;
  wire first_sect_carry__0_n_4;
  wire first_sect_carry__0_n_5;
  wire first_sect_carry__0_n_6;
  wire first_sect_carry__0_n_7;
  wire first_sect_carry__1_i_1__0_n_0;
  wire first_sect_carry__1_i_2__0_n_0;
  wire first_sect_carry__1_n_7;
  wire first_sect_carry_i_1__0_n_0;
  wire first_sect_carry_i_2__0_n_0;
  wire first_sect_carry_i_3__0_n_0;
  wire first_sect_carry_i_4__0_n_0;
  wire first_sect_carry_i_5__0_n_0;
  wire first_sect_carry_i_6__0_n_0;
  wire first_sect_carry_i_7__0_n_0;
  wire first_sect_carry_i_8__0_n_0;
  wire first_sect_carry_n_0;
  wire first_sect_carry_n_1;
  wire first_sect_carry_n_2;
  wire first_sect_carry_n_3;
  wire first_sect_carry_n_4;
  wire first_sect_carry_n_5;
  wire first_sect_carry_n_6;
  wire first_sect_carry_n_7;
  wire full_n_reg;
  wire gmem_RREADY;
  wire invalid_len_event;
  wire invalid_len_event0;
  wire invalid_len_event_reg1;
  wire invalid_len_event_reg2;
  wire last_sect;
  wire last_sect_carry__0_i_1__0_n_0;
  wire last_sect_carry__0_i_2__0_n_0;
  wire last_sect_carry__0_i_3__0_n_0;
  wire last_sect_carry__0_i_4__0_n_0;
  wire last_sect_carry__0_i_5__0_n_0;
  wire last_sect_carry__0_i_6__0_n_0;
  wire last_sect_carry__0_i_7__0_n_0;
  wire last_sect_carry__0_i_8__0_n_0;
  wire last_sect_carry__0_n_0;
  wire last_sect_carry__0_n_1;
  wire last_sect_carry__0_n_2;
  wire last_sect_carry__0_n_3;
  wire last_sect_carry__0_n_4;
  wire last_sect_carry__0_n_5;
  wire last_sect_carry__0_n_6;
  wire last_sect_carry__0_n_7;
  wire last_sect_carry__1_n_7;
  wire last_sect_carry_i_1__0_n_0;
  wire last_sect_carry_i_2__0_n_0;
  wire last_sect_carry_i_3__0_n_0;
  wire last_sect_carry_i_4__0_n_0;
  wire last_sect_carry_i_5__0_n_0;
  wire last_sect_carry_i_6__0_n_0;
  wire last_sect_carry_i_7__0_n_0;
  wire last_sect_carry_i_8__0_n_0;
  wire last_sect_carry_n_0;
  wire last_sect_carry_n_1;
  wire last_sect_carry_n_2;
  wire last_sect_carry_n_3;
  wire last_sect_carry_n_4;
  wire last_sect_carry_n_5;
  wire last_sect_carry_n_6;
  wire last_sect_carry_n_7;
  wire [5:0]mOutPtr_reg;
  wire [61:0]m_axi_gmem_ARADDR;
  wire m_axi_gmem_ARREADY;
  wire [1:0]m_axi_gmem_RRESP;
  wire m_axi_gmem_RVALID;
  wire next_beat;
  wire next_rreq;
  wire [51:0]p_0_in;
  wire [51:0]p_0_in0_in;
  wire [5:0]p_0_in__1;
  wire p_0_out__15_carry_n_10;
  wire p_0_out__15_carry_n_11;
  wire p_0_out__15_carry_n_12;
  wire p_0_out__15_carry_n_13;
  wire p_0_out__15_carry_n_14;
  wire p_0_out__15_carry_n_15;
  wire p_0_out__15_carry_n_2;
  wire p_0_out__15_carry_n_3;
  wire p_0_out__15_carry_n_4;
  wire p_0_out__15_carry_n_5;
  wire p_0_out__15_carry_n_6;
  wire p_0_out__15_carry_n_7;
  wire p_0_out__15_carry_n_9;
  wire p_0_out_carry_n_10;
  wire p_0_out_carry_n_11;
  wire p_0_out_carry_n_12;
  wire p_0_out_carry_n_13;
  wire p_0_out_carry_n_14;
  wire p_0_out_carry_n_15;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire [3:0]p_1_in;
  wire p_20_in;
  wire p_21_in;
  wire [4:3]pout_reg;
  wire [61:0]q;
  wire rdata_ack_t;
  wire readRequestFIFONotEmpty;
  wire readRequestFIFONotEmptyReg_reg_n_0;
  wire rreq_handling_reg_n_0;
  wire rs2f_rreq_ack;
  wire [95:0]rs2f_rreq_data;
  wire rs2f_rreq_valid;
  wire s_ready_t_reg;
  wire s_ready_t_reg_0;
  wire [1:0]s_ready_t_reg_1;
  wire [63:2]sect_addr;
  wire \sect_addr_buf_reg_n_0_[10] ;
  wire \sect_addr_buf_reg_n_0_[11] ;
  wire \sect_addr_buf_reg_n_0_[12] ;
  wire \sect_addr_buf_reg_n_0_[13] ;
  wire \sect_addr_buf_reg_n_0_[14] ;
  wire \sect_addr_buf_reg_n_0_[15] ;
  wire \sect_addr_buf_reg_n_0_[16] ;
  wire \sect_addr_buf_reg_n_0_[17] ;
  wire \sect_addr_buf_reg_n_0_[18] ;
  wire \sect_addr_buf_reg_n_0_[19] ;
  wire \sect_addr_buf_reg_n_0_[20] ;
  wire \sect_addr_buf_reg_n_0_[21] ;
  wire \sect_addr_buf_reg_n_0_[22] ;
  wire \sect_addr_buf_reg_n_0_[23] ;
  wire \sect_addr_buf_reg_n_0_[24] ;
  wire \sect_addr_buf_reg_n_0_[25] ;
  wire \sect_addr_buf_reg_n_0_[26] ;
  wire \sect_addr_buf_reg_n_0_[27] ;
  wire \sect_addr_buf_reg_n_0_[28] ;
  wire \sect_addr_buf_reg_n_0_[29] ;
  wire \sect_addr_buf_reg_n_0_[2] ;
  wire \sect_addr_buf_reg_n_0_[30] ;
  wire \sect_addr_buf_reg_n_0_[31] ;
  wire \sect_addr_buf_reg_n_0_[32] ;
  wire \sect_addr_buf_reg_n_0_[33] ;
  wire \sect_addr_buf_reg_n_0_[34] ;
  wire \sect_addr_buf_reg_n_0_[35] ;
  wire \sect_addr_buf_reg_n_0_[36] ;
  wire \sect_addr_buf_reg_n_0_[37] ;
  wire \sect_addr_buf_reg_n_0_[38] ;
  wire \sect_addr_buf_reg_n_0_[39] ;
  wire \sect_addr_buf_reg_n_0_[3] ;
  wire \sect_addr_buf_reg_n_0_[40] ;
  wire \sect_addr_buf_reg_n_0_[41] ;
  wire \sect_addr_buf_reg_n_0_[42] ;
  wire \sect_addr_buf_reg_n_0_[43] ;
  wire \sect_addr_buf_reg_n_0_[44] ;
  wire \sect_addr_buf_reg_n_0_[45] ;
  wire \sect_addr_buf_reg_n_0_[46] ;
  wire \sect_addr_buf_reg_n_0_[47] ;
  wire \sect_addr_buf_reg_n_0_[48] ;
  wire \sect_addr_buf_reg_n_0_[49] ;
  wire \sect_addr_buf_reg_n_0_[4] ;
  wire \sect_addr_buf_reg_n_0_[50] ;
  wire \sect_addr_buf_reg_n_0_[51] ;
  wire \sect_addr_buf_reg_n_0_[52] ;
  wire \sect_addr_buf_reg_n_0_[53] ;
  wire \sect_addr_buf_reg_n_0_[54] ;
  wire \sect_addr_buf_reg_n_0_[55] ;
  wire \sect_addr_buf_reg_n_0_[56] ;
  wire \sect_addr_buf_reg_n_0_[57] ;
  wire \sect_addr_buf_reg_n_0_[58] ;
  wire \sect_addr_buf_reg_n_0_[59] ;
  wire \sect_addr_buf_reg_n_0_[5] ;
  wire \sect_addr_buf_reg_n_0_[60] ;
  wire \sect_addr_buf_reg_n_0_[61] ;
  wire \sect_addr_buf_reg_n_0_[62] ;
  wire \sect_addr_buf_reg_n_0_[63] ;
  wire \sect_addr_buf_reg_n_0_[6] ;
  wire \sect_addr_buf_reg_n_0_[7] ;
  wire \sect_addr_buf_reg_n_0_[8] ;
  wire \sect_addr_buf_reg_n_0_[9] ;
  wire [51:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_0;
  wire sect_cnt0_carry__0_n_1;
  wire sect_cnt0_carry__0_n_2;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__0_n_4;
  wire sect_cnt0_carry__0_n_5;
  wire sect_cnt0_carry__0_n_6;
  wire sect_cnt0_carry__0_n_7;
  wire sect_cnt0_carry__1_n_0;
  wire sect_cnt0_carry__1_n_1;
  wire sect_cnt0_carry__1_n_2;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__1_n_4;
  wire sect_cnt0_carry__1_n_5;
  wire sect_cnt0_carry__1_n_6;
  wire sect_cnt0_carry__1_n_7;
  wire sect_cnt0_carry__2_n_0;
  wire sect_cnt0_carry__2_n_1;
  wire sect_cnt0_carry__2_n_2;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__2_n_4;
  wire sect_cnt0_carry__2_n_5;
  wire sect_cnt0_carry__2_n_6;
  wire sect_cnt0_carry__2_n_7;
  wire sect_cnt0_carry__3_n_0;
  wire sect_cnt0_carry__3_n_1;
  wire sect_cnt0_carry__3_n_2;
  wire sect_cnt0_carry__3_n_3;
  wire sect_cnt0_carry__3_n_4;
  wire sect_cnt0_carry__3_n_5;
  wire sect_cnt0_carry__3_n_6;
  wire sect_cnt0_carry__3_n_7;
  wire sect_cnt0_carry__4_n_0;
  wire sect_cnt0_carry__4_n_1;
  wire sect_cnt0_carry__4_n_2;
  wire sect_cnt0_carry__4_n_3;
  wire sect_cnt0_carry__4_n_4;
  wire sect_cnt0_carry__4_n_5;
  wire sect_cnt0_carry__4_n_6;
  wire sect_cnt0_carry__4_n_7;
  wire sect_cnt0_carry__5_n_6;
  wire sect_cnt0_carry__5_n_7;
  wire sect_cnt0_carry_n_0;
  wire sect_cnt0_carry_n_1;
  wire sect_cnt0_carry_n_2;
  wire sect_cnt0_carry_n_3;
  wire sect_cnt0_carry_n_4;
  wire sect_cnt0_carry_n_5;
  wire sect_cnt0_carry_n_6;
  wire sect_cnt0_carry_n_7;
  wire \sect_cnt_reg_n_0_[0] ;
  wire \sect_cnt_reg_n_0_[10] ;
  wire \sect_cnt_reg_n_0_[11] ;
  wire \sect_cnt_reg_n_0_[12] ;
  wire \sect_cnt_reg_n_0_[13] ;
  wire \sect_cnt_reg_n_0_[14] ;
  wire \sect_cnt_reg_n_0_[15] ;
  wire \sect_cnt_reg_n_0_[16] ;
  wire \sect_cnt_reg_n_0_[17] ;
  wire \sect_cnt_reg_n_0_[18] ;
  wire \sect_cnt_reg_n_0_[19] ;
  wire \sect_cnt_reg_n_0_[1] ;
  wire \sect_cnt_reg_n_0_[20] ;
  wire \sect_cnt_reg_n_0_[21] ;
  wire \sect_cnt_reg_n_0_[22] ;
  wire \sect_cnt_reg_n_0_[23] ;
  wire \sect_cnt_reg_n_0_[24] ;
  wire \sect_cnt_reg_n_0_[25] ;
  wire \sect_cnt_reg_n_0_[26] ;
  wire \sect_cnt_reg_n_0_[27] ;
  wire \sect_cnt_reg_n_0_[28] ;
  wire \sect_cnt_reg_n_0_[29] ;
  wire \sect_cnt_reg_n_0_[2] ;
  wire \sect_cnt_reg_n_0_[30] ;
  wire \sect_cnt_reg_n_0_[31] ;
  wire \sect_cnt_reg_n_0_[32] ;
  wire \sect_cnt_reg_n_0_[33] ;
  wire \sect_cnt_reg_n_0_[34] ;
  wire \sect_cnt_reg_n_0_[35] ;
  wire \sect_cnt_reg_n_0_[36] ;
  wire \sect_cnt_reg_n_0_[37] ;
  wire \sect_cnt_reg_n_0_[38] ;
  wire \sect_cnt_reg_n_0_[39] ;
  wire \sect_cnt_reg_n_0_[3] ;
  wire \sect_cnt_reg_n_0_[40] ;
  wire \sect_cnt_reg_n_0_[41] ;
  wire \sect_cnt_reg_n_0_[42] ;
  wire \sect_cnt_reg_n_0_[43] ;
  wire \sect_cnt_reg_n_0_[44] ;
  wire \sect_cnt_reg_n_0_[45] ;
  wire \sect_cnt_reg_n_0_[46] ;
  wire \sect_cnt_reg_n_0_[47] ;
  wire \sect_cnt_reg_n_0_[48] ;
  wire \sect_cnt_reg_n_0_[49] ;
  wire \sect_cnt_reg_n_0_[4] ;
  wire \sect_cnt_reg_n_0_[50] ;
  wire \sect_cnt_reg_n_0_[51] ;
  wire \sect_cnt_reg_n_0_[5] ;
  wire \sect_cnt_reg_n_0_[6] ;
  wire \sect_cnt_reg_n_0_[7] ;
  wire \sect_cnt_reg_n_0_[8] ;
  wire \sect_cnt_reg_n_0_[9] ;
  wire \sect_len_buf_reg_n_0_[4] ;
  wire \sect_len_buf_reg_n_0_[5] ;
  wire \sect_len_buf_reg_n_0_[6] ;
  wire \sect_len_buf_reg_n_0_[7] ;
  wire \sect_len_buf_reg_n_0_[8] ;
  wire \sect_len_buf_reg_n_0_[9] ;
  wire \start_addr_buf_reg_n_0_[10] ;
  wire \start_addr_buf_reg_n_0_[11] ;
  wire \start_addr_buf_reg_n_0_[2] ;
  wire \start_addr_buf_reg_n_0_[3] ;
  wire \start_addr_buf_reg_n_0_[4] ;
  wire \start_addr_buf_reg_n_0_[5] ;
  wire \start_addr_buf_reg_n_0_[6] ;
  wire \start_addr_buf_reg_n_0_[7] ;
  wire \start_addr_buf_reg_n_0_[8] ;
  wire \start_addr_buf_reg_n_0_[9] ;
  wire \start_addr_reg_n_0_[10] ;
  wire \start_addr_reg_n_0_[11] ;
  wire \start_addr_reg_n_0_[12] ;
  wire \start_addr_reg_n_0_[13] ;
  wire \start_addr_reg_n_0_[14] ;
  wire \start_addr_reg_n_0_[15] ;
  wire \start_addr_reg_n_0_[16] ;
  wire \start_addr_reg_n_0_[17] ;
  wire \start_addr_reg_n_0_[18] ;
  wire \start_addr_reg_n_0_[19] ;
  wire \start_addr_reg_n_0_[20] ;
  wire \start_addr_reg_n_0_[21] ;
  wire \start_addr_reg_n_0_[22] ;
  wire \start_addr_reg_n_0_[23] ;
  wire \start_addr_reg_n_0_[24] ;
  wire \start_addr_reg_n_0_[25] ;
  wire \start_addr_reg_n_0_[26] ;
  wire \start_addr_reg_n_0_[27] ;
  wire \start_addr_reg_n_0_[28] ;
  wire \start_addr_reg_n_0_[29] ;
  wire \start_addr_reg_n_0_[2] ;
  wire \start_addr_reg_n_0_[30] ;
  wire \start_addr_reg_n_0_[31] ;
  wire \start_addr_reg_n_0_[32] ;
  wire \start_addr_reg_n_0_[33] ;
  wire \start_addr_reg_n_0_[34] ;
  wire \start_addr_reg_n_0_[35] ;
  wire \start_addr_reg_n_0_[36] ;
  wire \start_addr_reg_n_0_[37] ;
  wire \start_addr_reg_n_0_[38] ;
  wire \start_addr_reg_n_0_[39] ;
  wire \start_addr_reg_n_0_[3] ;
  wire \start_addr_reg_n_0_[40] ;
  wire \start_addr_reg_n_0_[41] ;
  wire \start_addr_reg_n_0_[42] ;
  wire \start_addr_reg_n_0_[43] ;
  wire \start_addr_reg_n_0_[44] ;
  wire \start_addr_reg_n_0_[45] ;
  wire \start_addr_reg_n_0_[46] ;
  wire \start_addr_reg_n_0_[47] ;
  wire \start_addr_reg_n_0_[48] ;
  wire \start_addr_reg_n_0_[49] ;
  wire \start_addr_reg_n_0_[4] ;
  wire \start_addr_reg_n_0_[50] ;
  wire \start_addr_reg_n_0_[51] ;
  wire \start_addr_reg_n_0_[52] ;
  wire \start_addr_reg_n_0_[53] ;
  wire \start_addr_reg_n_0_[54] ;
  wire \start_addr_reg_n_0_[55] ;
  wire \start_addr_reg_n_0_[56] ;
  wire \start_addr_reg_n_0_[57] ;
  wire \start_addr_reg_n_0_[58] ;
  wire \start_addr_reg_n_0_[59] ;
  wire \start_addr_reg_n_0_[5] ;
  wire \start_addr_reg_n_0_[60] ;
  wire \start_addr_reg_n_0_[61] ;
  wire \start_addr_reg_n_0_[62] ;
  wire \start_addr_reg_n_0_[63] ;
  wire \start_addr_reg_n_0_[6] ;
  wire \start_addr_reg_n_0_[7] ;
  wire \start_addr_reg_n_0_[8] ;
  wire \start_addr_reg_n_0_[9] ;
  wire [0:0]\state_reg[0] ;
  wire [0:0]NLW_align_len0_carry_O_UNCONNECTED;
  wire [7:6]NLW_align_len0_carry__2_CO_UNCONNECTED;
  wire [7:7]NLW_align_len0_carry__2_O_UNCONNECTED;
  wire [7:6]\NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_CO_UNCONNECTED ;
  wire [7:7]\NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_O_UNCONNECTED ;
  wire [0:0]\NLW_could_multi_bursts.araddr_buf_reg[8]_i_2_O_UNCONNECTED ;
  wire [7:5]\NLW_end_addr_buf_reg[63]_i_1__0_CO_UNCONNECTED ;
  wire [7:6]\NLW_end_addr_buf_reg[63]_i_1__0_O_UNCONNECTED ;
  wire [7:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [7:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [7:2]NLW_first_sect_carry__1_CO_UNCONNECTED;
  wire [7:0]NLW_first_sect_carry__1_O_UNCONNECTED;
  wire [7:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [7:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [7:2]NLW_last_sect_carry__1_CO_UNCONNECTED;
  wire [7:0]NLW_last_sect_carry__1_O_UNCONNECTED;
  wire [7:6]NLW_p_0_out__15_carry_CO_UNCONNECTED;
  wire [7:7]NLW_p_0_out__15_carry_O_UNCONNECTED;
  wire [7:5]NLW_p_0_out_carry_CO_UNCONNECTED;
  wire [7:6]NLW_p_0_out_carry_O_UNCONNECTED;
  wire [7:2]NLW_sect_cnt0_carry__5_CO_UNCONNECTED;
  wire [7:3]NLW_sect_cnt0_carry__5_O_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 align_len0_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({align_len0_carry_n_0,align_len0_carry_n_1,align_len0_carry_n_2,align_len0_carry_n_3,align_len0_carry_n_4,align_len0_carry_n_5,align_len0_carry_n_6,align_len0_carry_n_7}),
        .DI({fifo_rreq_data[70:64],1'b0}),
        .O({align_len0[8:2],NLW_align_len0_carry_O_UNCONNECTED[0]}),
        .S({fifo_rreq_n_109,fifo_rreq_n_110,fifo_rreq_n_111,fifo_rreq_n_112,fifo_rreq_n_113,fifo_rreq_n_114,fifo_rreq_n_115,1'b1}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 align_len0_carry__0
       (.CI(align_len0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({align_len0_carry__0_n_0,align_len0_carry__0_n_1,align_len0_carry__0_n_2,align_len0_carry__0_n_3,align_len0_carry__0_n_4,align_len0_carry__0_n_5,align_len0_carry__0_n_6,align_len0_carry__0_n_7}),
        .DI(fifo_rreq_data[78:71]),
        .O(align_len0[16:9]),
        .S({fifo_rreq_n_10,fifo_rreq_n_11,fifo_rreq_n_12,fifo_rreq_n_13,fifo_rreq_n_14,fifo_rreq_n_15,fifo_rreq_n_16,fifo_rreq_n_17}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 align_len0_carry__1
       (.CI(align_len0_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({align_len0_carry__1_n_0,align_len0_carry__1_n_1,align_len0_carry__1_n_2,align_len0_carry__1_n_3,align_len0_carry__1_n_4,align_len0_carry__1_n_5,align_len0_carry__1_n_6,align_len0_carry__1_n_7}),
        .DI(fifo_rreq_data[86:79]),
        .O(align_len0[24:17]),
        .S({fifo_rreq_n_116,fifo_rreq_n_117,fifo_rreq_n_118,fifo_rreq_n_119,fifo_rreq_n_120,fifo_rreq_n_121,fifo_rreq_n_122,fifo_rreq_n_123}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 align_len0_carry__2
       (.CI(align_len0_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_align_len0_carry__2_CO_UNCONNECTED[7:6],align_len0_carry__2_n_2,align_len0_carry__2_n_3,align_len0_carry__2_n_4,align_len0_carry__2_n_5,align_len0_carry__2_n_6,align_len0_carry__2_n_7}),
        .DI({1'b0,1'b0,fifo_rreq_data[92:87]}),
        .O({NLW_align_len0_carry__2_O_UNCONNECTED[7],align_len0[31:25]}),
        .S({1'b0,fifo_rreq_n_124,fifo_rreq_n_125,fifo_rreq_n_126,fifo_rreq_n_127,fifo_rreq_n_128,fifo_rreq_n_129,fifo_rreq_n_130}));
  FDRE \align_len_reg[10] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[10]),
        .Q(\align_len_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[11] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[11]),
        .Q(\align_len_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[12] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[12]),
        .Q(\align_len_reg_n_0_[12] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[13] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[13]),
        .Q(\align_len_reg_n_0_[13] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[14] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[14]),
        .Q(\align_len_reg_n_0_[14] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[15] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[15]),
        .Q(\align_len_reg_n_0_[15] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[16] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[16]),
        .Q(\align_len_reg_n_0_[16] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[17] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[17]),
        .Q(\align_len_reg_n_0_[17] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[18] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[18]),
        .Q(\align_len_reg_n_0_[18] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[19] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[19]),
        .Q(\align_len_reg_n_0_[19] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[20] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[20]),
        .Q(\align_len_reg_n_0_[20] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[21] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[21]),
        .Q(\align_len_reg_n_0_[21] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[22] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[22]),
        .Q(\align_len_reg_n_0_[22] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[23] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[23]),
        .Q(\align_len_reg_n_0_[23] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[24] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[24]),
        .Q(\align_len_reg_n_0_[24] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[25] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[25]),
        .Q(\align_len_reg_n_0_[25] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[26] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[26]),
        .Q(\align_len_reg_n_0_[26] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[27] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[27]),
        .Q(\align_len_reg_n_0_[27] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[28] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[28]),
        .Q(\align_len_reg_n_0_[28] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[29] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[29]),
        .Q(\align_len_reg_n_0_[29] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[2] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[2]),
        .Q(\align_len_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[30] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[30]),
        .Q(\align_len_reg_n_0_[30] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[31] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[31]),
        .Q(\align_len_reg_n_0_[31] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[3] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[3]),
        .Q(\align_len_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[4] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[4]),
        .Q(\align_len_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[5] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[5]),
        .Q(\align_len_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[6] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[6]),
        .Q(\align_len_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[7] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[7]),
        .Q(\align_len_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[8] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[8]),
        .Q(\align_len_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[9] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[9]),
        .Q(\align_len_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_0_[2] ),
        .Q(beat_len_buf[0]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_0_[3] ),
        .Q(beat_len_buf[1]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_0_[4] ),
        .Q(beat_len_buf[2]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_0_[5] ),
        .Q(beat_len_buf[3]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_0_[6] ),
        .Q(beat_len_buf[4]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_0_[7] ),
        .Q(beat_len_buf[5]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_0_[8] ),
        .Q(beat_len_buf[6]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_0_[9] ),
        .Q(beat_len_buf[7]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_0_[10] ),
        .Q(beat_len_buf[8]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_0_[11] ),
        .Q(beat_len_buf[9]),
        .R(ap_rst_n_inv));
  system_krnl_vadd_1_0_krnl_vadd_gmem_m_axi_buffer__parameterized0 buff_rdata
       (.D(D),
        .DI(buff_rdata_n_42),
        .Q(mOutPtr_reg),
        .S({buff_rdata_n_44,buff_rdata_n_45,buff_rdata_n_46,buff_rdata_n_47,buff_rdata_n_48,buff_rdata_n_49,buff_rdata_n_50}),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .beat_valid(beat_valid),
        .\dout_buf_reg[34]_0 ({data_pack,buff_rdata_n_10,buff_rdata_n_11,buff_rdata_n_12,buff_rdata_n_13,buff_rdata_n_14,buff_rdata_n_15,buff_rdata_n_16,buff_rdata_n_17,buff_rdata_n_18,buff_rdata_n_19,buff_rdata_n_20,buff_rdata_n_21,buff_rdata_n_22,buff_rdata_n_23,buff_rdata_n_24,buff_rdata_n_25,buff_rdata_n_26,buff_rdata_n_27,buff_rdata_n_28,buff_rdata_n_29,buff_rdata_n_30,buff_rdata_n_31,buff_rdata_n_32,buff_rdata_n_33,buff_rdata_n_34,buff_rdata_n_35,buff_rdata_n_36,buff_rdata_n_37,buff_rdata_n_38,buff_rdata_n_39,buff_rdata_n_40,buff_rdata_n_41}),
        .dout_valid_reg_0(buff_rdata_n_43),
        .dout_valid_reg_1(\bus_equal_gen.rdata_valid_t_reg_n_0 ),
        .empty_n_reg_0(buff_rdata_n_8),
        .full_n_reg_0(full_n_reg),
        .\mOutPtr_reg[7]_0 ({p_0_out__15_carry_n_9,p_0_out__15_carry_n_10,p_0_out__15_carry_n_11,p_0_out__15_carry_n_12,p_0_out__15_carry_n_13,p_0_out__15_carry_n_14,p_0_out__15_carry_n_15}),
        .m_axi_gmem_RRESP(m_axi_gmem_RRESP),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .\pout_reg[0] (fifo_rctl_n_0),
        .rdata_ack_t(rdata_ack_t));
  FDRE \bus_equal_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_41),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_31),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_30),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_29),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_28),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_27),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_26),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_25),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_24),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_23),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_22),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_40),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_21),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_20),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_19),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_18),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_17),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_16),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_15),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_14),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_13),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_12),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_39),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_11),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_10),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_38),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_37),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_36),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_35),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_34),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_33),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_32),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \bus_equal_gen.rdata_valid_t_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_rdata_n_43),
        .Q(\bus_equal_gen.rdata_valid_t_reg_n_0 ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.ARVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_1),
        .Q(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[10]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[10] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[10]),
        .O(araddr_tmp[10]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[11] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[11]),
        .O(araddr_tmp[11]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[12]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[12] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[12]),
        .O(araddr_tmp[12]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[13]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[13] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[13]),
        .O(araddr_tmp[13]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[14]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[14] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[14]),
        .O(araddr_tmp[14]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[15]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[15] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[15]),
        .O(araddr_tmp[15]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[16]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[16] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[16]),
        .O(araddr_tmp[16]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[17]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[17] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[17]),
        .O(araddr_tmp[17]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[18]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[18] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[18]),
        .O(araddr_tmp[18]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[19]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[19] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[19]),
        .O(araddr_tmp[19]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[20]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[20] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[20]),
        .O(araddr_tmp[20]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[21]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[21] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[21]),
        .O(araddr_tmp[21]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[22]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[22] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[22]),
        .O(araddr_tmp[22]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[23]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[23] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[23]),
        .O(araddr_tmp[23]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[24]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[24] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[24]),
        .O(araddr_tmp[24]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[25]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[25] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[25]),
        .O(araddr_tmp[25]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[26]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[26] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[26]),
        .O(araddr_tmp[26]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[27]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[27] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[27]),
        .O(araddr_tmp[27]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[28]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[28] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[28]),
        .O(araddr_tmp[28]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[29]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[29] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[29]),
        .O(araddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[2]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[2] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[2]),
        .O(araddr_tmp[2]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[30]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[30] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[30]),
        .O(araddr_tmp[30]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[31]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[31] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[31]),
        .O(araddr_tmp[31]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[32]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[32] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[32]),
        .O(araddr_tmp[32]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[33]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[33] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[33]),
        .O(araddr_tmp[33]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[34]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[34] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[34]),
        .O(araddr_tmp[34]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[35]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[35] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[35]),
        .O(araddr_tmp[35]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[36]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[36] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[36]),
        .O(araddr_tmp[36]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[37]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[37] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[37]),
        .O(araddr_tmp[37]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[38]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[38] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[38]),
        .O(araddr_tmp[38]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[39]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[39] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[39]),
        .O(araddr_tmp[39]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[3]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[3] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[3]),
        .O(araddr_tmp[3]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[40]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[40] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[40]),
        .O(araddr_tmp[40]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[41]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[41] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[41]),
        .O(araddr_tmp[41]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[42]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[42] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[42]),
        .O(araddr_tmp[42]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[43]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[43] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[43]),
        .O(araddr_tmp[43]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[44]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[44] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[44]),
        .O(araddr_tmp[44]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[45]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[45] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[45]),
        .O(araddr_tmp[45]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[46]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[46] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[46]),
        .O(araddr_tmp[46]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[47]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[47] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[47]),
        .O(araddr_tmp[47]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[48]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[48] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[48]),
        .O(araddr_tmp[48]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[49]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[49] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[49]),
        .O(araddr_tmp[49]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[4]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[4] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[4]),
        .O(araddr_tmp[4]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[50]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[50] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[50]),
        .O(araddr_tmp[50]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[51]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[51] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[51]),
        .O(araddr_tmp[51]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[52]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[52] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[52]),
        .O(araddr_tmp[52]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[53]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[53] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[53]),
        .O(araddr_tmp[53]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[54]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[54] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[54]),
        .O(araddr_tmp[54]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[55]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[55] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[55]),
        .O(araddr_tmp[55]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[56]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[56] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[56]),
        .O(araddr_tmp[56]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[57]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[57] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[57]),
        .O(araddr_tmp[57]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[58]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[58] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[58]),
        .O(araddr_tmp[58]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[59]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[59] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[59]),
        .O(araddr_tmp[59]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[5]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[5] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[5]),
        .O(araddr_tmp[5]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[60]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[60] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[60]),
        .O(araddr_tmp[60]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[61]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[61] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[61]),
        .O(araddr_tmp[61]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[62]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[62] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[62]),
        .O(araddr_tmp[62]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[63]_i_2 
       (.I0(\sect_addr_buf_reg_n_0_[63] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[63]),
        .O(araddr_tmp[63]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.araddr_buf[63]_i_3 
       (.I0(\could_multi_bursts.loop_cnt_reg [1]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .I5(\could_multi_bursts.loop_cnt_reg [5]),
        .O(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[6]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[6] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[6]),
        .O(araddr_tmp[6]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[7]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[7] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[7]),
        .O(araddr_tmp[7]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[8]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[8] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[8]),
        .O(araddr_tmp[8]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.araddr_buf[8]_i_3 
       (.I0(m_axi_gmem_ARADDR[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(\could_multi_bursts.araddr_buf[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h95556AAA)) 
    \could_multi_bursts.araddr_buf[8]_i_4 
       (.I0(m_axi_gmem_ARADDR[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(\could_multi_bursts.araddr_buf[8]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h956A)) 
    \could_multi_bursts.araddr_buf[8]_i_5 
       (.I0(m_axi_gmem_ARADDR[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(\could_multi_bursts.araddr_buf[8]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.araddr_buf[8]_i_6 
       (.I0(m_axi_gmem_ARADDR[1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\could_multi_bursts.araddr_buf[8]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.araddr_buf[8]_i_7 
       (.I0(m_axi_gmem_ARADDR[0]),
        .I1(Q[0]),
        .O(\could_multi_bursts.araddr_buf[8]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[9]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[9] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[9]),
        .O(araddr_tmp[9]));
  FDRE \could_multi_bursts.araddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[10]),
        .Q(m_axi_gmem_ARADDR[8]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[11]),
        .Q(m_axi_gmem_ARADDR[9]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[12]),
        .Q(m_axi_gmem_ARADDR[10]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[13]),
        .Q(m_axi_gmem_ARADDR[11]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[14]),
        .Q(m_axi_gmem_ARADDR[12]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[15]),
        .Q(m_axi_gmem_ARADDR[13]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[16]),
        .Q(m_axi_gmem_ARADDR[14]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.araddr_buf_reg[16]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[8]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.araddr_buf_reg[16]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,m_axi_gmem_ARADDR[8:7]}),
        .O(data1[16:9]),
        .S(m_axi_gmem_ARADDR[14:7]));
  FDRE \could_multi_bursts.araddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[17]),
        .Q(m_axi_gmem_ARADDR[15]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[18]),
        .Q(m_axi_gmem_ARADDR[16]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[19]),
        .Q(m_axi_gmem_ARADDR[17]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[20]),
        .Q(m_axi_gmem_ARADDR[18]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[21]),
        .Q(m_axi_gmem_ARADDR[19]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[22]),
        .Q(m_axi_gmem_ARADDR[20]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[23]),
        .Q(m_axi_gmem_ARADDR[21]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[24]),
        .Q(m_axi_gmem_ARADDR[22]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.araddr_buf_reg[24]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[16]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.araddr_buf_reg[24]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(data1[24:17]),
        .S(m_axi_gmem_ARADDR[22:15]));
  FDRE \could_multi_bursts.araddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[25]),
        .Q(m_axi_gmem_ARADDR[23]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[26]),
        .Q(m_axi_gmem_ARADDR[24]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[27]),
        .Q(m_axi_gmem_ARADDR[25]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[28]),
        .Q(m_axi_gmem_ARADDR[26]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[29]),
        .Q(m_axi_gmem_ARADDR[27]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[2]),
        .Q(m_axi_gmem_ARADDR[0]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[30]),
        .Q(m_axi_gmem_ARADDR[28]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[31]),
        .Q(m_axi_gmem_ARADDR[29]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[32] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[32]),
        .Q(m_axi_gmem_ARADDR[30]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.araddr_buf_reg[32]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[24]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.araddr_buf_reg[32]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[32]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[32]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[32]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[32]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[32]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[32]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[32]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(data1[32:25]),
        .S(m_axi_gmem_ARADDR[30:23]));
  FDRE \could_multi_bursts.araddr_buf_reg[33] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[33]),
        .Q(m_axi_gmem_ARADDR[31]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[34] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[34]),
        .Q(m_axi_gmem_ARADDR[32]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[35] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[35]),
        .Q(m_axi_gmem_ARADDR[33]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[36] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[36]),
        .Q(m_axi_gmem_ARADDR[34]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[37] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[37]),
        .Q(m_axi_gmem_ARADDR[35]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[38] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[38]),
        .Q(m_axi_gmem_ARADDR[36]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[39] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[39]),
        .Q(m_axi_gmem_ARADDR[37]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[3]),
        .Q(m_axi_gmem_ARADDR[1]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[40] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[40]),
        .Q(m_axi_gmem_ARADDR[38]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.araddr_buf_reg[40]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[32]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.araddr_buf_reg[40]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[40]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[40]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[40]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[40]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[40]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[40]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[40]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(data1[40:33]),
        .S(m_axi_gmem_ARADDR[38:31]));
  FDRE \could_multi_bursts.araddr_buf_reg[41] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[41]),
        .Q(m_axi_gmem_ARADDR[39]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[42] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[42]),
        .Q(m_axi_gmem_ARADDR[40]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[43] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[43]),
        .Q(m_axi_gmem_ARADDR[41]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[44] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[44]),
        .Q(m_axi_gmem_ARADDR[42]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[45] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[45]),
        .Q(m_axi_gmem_ARADDR[43]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[46] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[46]),
        .Q(m_axi_gmem_ARADDR[44]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[47] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[47]),
        .Q(m_axi_gmem_ARADDR[45]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[48] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[48]),
        .Q(m_axi_gmem_ARADDR[46]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.araddr_buf_reg[48]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[40]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.araddr_buf_reg[48]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[48]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[48]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[48]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[48]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[48]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[48]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[48]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(data1[48:41]),
        .S(m_axi_gmem_ARADDR[46:39]));
  FDRE \could_multi_bursts.araddr_buf_reg[49] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[49]),
        .Q(m_axi_gmem_ARADDR[47]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[4]),
        .Q(m_axi_gmem_ARADDR[2]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[50] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[50]),
        .Q(m_axi_gmem_ARADDR[48]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[51] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[51]),
        .Q(m_axi_gmem_ARADDR[49]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[52] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[52]),
        .Q(m_axi_gmem_ARADDR[50]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[53] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[53]),
        .Q(m_axi_gmem_ARADDR[51]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[54] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[54]),
        .Q(m_axi_gmem_ARADDR[52]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[55] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[55]),
        .Q(m_axi_gmem_ARADDR[53]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[56] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[56]),
        .Q(m_axi_gmem_ARADDR[54]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.araddr_buf_reg[56]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[48]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.araddr_buf_reg[56]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[56]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[56]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[56]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[56]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[56]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[56]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[56]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(data1[56:49]),
        .S(m_axi_gmem_ARADDR[54:47]));
  FDRE \could_multi_bursts.araddr_buf_reg[57] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[57]),
        .Q(m_axi_gmem_ARADDR[55]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[58] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[58]),
        .Q(m_axi_gmem_ARADDR[56]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[59] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[59]),
        .Q(m_axi_gmem_ARADDR[57]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[5]),
        .Q(m_axi_gmem_ARADDR[3]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[60] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[60]),
        .Q(m_axi_gmem_ARADDR[58]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[61] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[61]),
        .Q(m_axi_gmem_ARADDR[59]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[62] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[62]),
        .Q(m_axi_gmem_ARADDR[60]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[63] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[63]),
        .Q(m_axi_gmem_ARADDR[61]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.araddr_buf_reg[63]_i_4 
       (.CI(\could_multi_bursts.araddr_buf_reg[56]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_CO_UNCONNECTED [7:6],\could_multi_bursts.araddr_buf_reg[63]_i_4_n_2 ,\could_multi_bursts.araddr_buf_reg[63]_i_4_n_3 ,\could_multi_bursts.araddr_buf_reg[63]_i_4_n_4 ,\could_multi_bursts.araddr_buf_reg[63]_i_4_n_5 ,\could_multi_bursts.araddr_buf_reg[63]_i_4_n_6 ,\could_multi_bursts.araddr_buf_reg[63]_i_4_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_O_UNCONNECTED [7],data1[63:57]}),
        .S({1'b0,m_axi_gmem_ARADDR[61:55]}));
  FDRE \could_multi_bursts.araddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[6]),
        .Q(m_axi_gmem_ARADDR[4]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[7]),
        .Q(m_axi_gmem_ARADDR[5]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[8]),
        .Q(m_axi_gmem_ARADDR[6]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.araddr_buf_reg[8]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.araddr_buf_reg[8]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_7 }),
        .DI({m_axi_gmem_ARADDR[6:0],1'b0}),
        .O({data1[8:2],\NLW_could_multi_bursts.araddr_buf_reg[8]_i_2_O_UNCONNECTED [0]}),
        .S({m_axi_gmem_ARADDR[6:5],\could_multi_bursts.araddr_buf[8]_i_3_n_0 ,\could_multi_bursts.araddr_buf[8]_i_4_n_0 ,\could_multi_bursts.araddr_buf[8]_i_5_n_0 ,\could_multi_bursts.araddr_buf[8]_i_6_n_0 ,\could_multi_bursts.araddr_buf[8]_i_7_n_0 ,1'b0}));
  FDRE \could_multi_bursts.araddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[9]),
        .Q(m_axi_gmem_ARADDR[7]),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.arlen_buf[3]_i_3 
       (.I0(fifo_rreq_n_3),
        .I1(fifo_rreq_n_2),
        .O(\could_multi_bursts.arlen_buf[3]_i_3_n_0 ));
  FDRE \could_multi_bursts.arlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_67),
        .D(fifo_rctl_n_64),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.arlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_67),
        .D(fifo_rctl_n_65),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.arlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_67),
        .D(fifo_rctl_n_66),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.arlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_67),
        .D(fifo_rctl_n_68),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \could_multi_bursts.loop_cnt[2]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \could_multi_bursts.loop_cnt[3]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [2]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.loop_cnt[4]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [4]),
        .I1(\could_multi_bursts.loop_cnt_reg [2]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [0]),
        .I4(\could_multi_bursts.loop_cnt_reg [3]),
        .O(p_0_in__1[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \could_multi_bursts.loop_cnt[5]_i_2__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [5]),
        .I1(\could_multi_bursts.loop_cnt_reg [3]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [1]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(\could_multi_bursts.loop_cnt_reg [4]),
        .O(p_0_in__1[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(p_0_in__1[0]),
        .Q(\could_multi_bursts.loop_cnt_reg [0]),
        .R(fifo_rctl_n_57));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(p_0_in__1[1]),
        .Q(\could_multi_bursts.loop_cnt_reg [1]),
        .R(fifo_rctl_n_57));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(p_0_in__1[2]),
        .Q(\could_multi_bursts.loop_cnt_reg [2]),
        .R(fifo_rctl_n_57));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(p_0_in__1[3]),
        .Q(\could_multi_bursts.loop_cnt_reg [3]),
        .R(fifo_rctl_n_57));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(p_0_in__1[4]),
        .Q(\could_multi_bursts.loop_cnt_reg [4]),
        .R(fifo_rctl_n_57));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(p_0_in__1[5]),
        .Q(\could_multi_bursts.loop_cnt_reg [5]),
        .R(fifo_rctl_n_57));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_61),
        .Q(\could_multi_bursts.sect_handling_reg_n_0 ),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[17]_i_2 
       (.I0(\start_addr_reg_n_0_[17] ),
        .I1(\align_len_reg_n_0_[17] ),
        .O(\end_addr_buf[17]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[17]_i_3 
       (.I0(\start_addr_reg_n_0_[16] ),
        .I1(\align_len_reg_n_0_[16] ),
        .O(\end_addr_buf[17]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[17]_i_4 
       (.I0(\start_addr_reg_n_0_[15] ),
        .I1(\align_len_reg_n_0_[15] ),
        .O(\end_addr_buf[17]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[17]_i_5 
       (.I0(\start_addr_reg_n_0_[14] ),
        .I1(\align_len_reg_n_0_[14] ),
        .O(\end_addr_buf[17]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[17]_i_6 
       (.I0(\start_addr_reg_n_0_[13] ),
        .I1(\align_len_reg_n_0_[13] ),
        .O(\end_addr_buf[17]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[17]_i_7 
       (.I0(\start_addr_reg_n_0_[12] ),
        .I1(\align_len_reg_n_0_[12] ),
        .O(\end_addr_buf[17]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[17]_i_8 
       (.I0(\start_addr_reg_n_0_[11] ),
        .I1(\align_len_reg_n_0_[11] ),
        .O(\end_addr_buf[17]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[17]_i_9 
       (.I0(\start_addr_reg_n_0_[10] ),
        .I1(\align_len_reg_n_0_[10] ),
        .O(\end_addr_buf[17]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[25]_i_2 
       (.I0(\start_addr_reg_n_0_[25] ),
        .I1(\align_len_reg_n_0_[25] ),
        .O(\end_addr_buf[25]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[25]_i_3 
       (.I0(\start_addr_reg_n_0_[24] ),
        .I1(\align_len_reg_n_0_[24] ),
        .O(\end_addr_buf[25]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[25]_i_4 
       (.I0(\start_addr_reg_n_0_[23] ),
        .I1(\align_len_reg_n_0_[23] ),
        .O(\end_addr_buf[25]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[25]_i_5 
       (.I0(\start_addr_reg_n_0_[22] ),
        .I1(\align_len_reg_n_0_[22] ),
        .O(\end_addr_buf[25]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[25]_i_6 
       (.I0(\start_addr_reg_n_0_[21] ),
        .I1(\align_len_reg_n_0_[21] ),
        .O(\end_addr_buf[25]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[25]_i_7 
       (.I0(\start_addr_reg_n_0_[20] ),
        .I1(\align_len_reg_n_0_[20] ),
        .O(\end_addr_buf[25]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[25]_i_8 
       (.I0(\start_addr_reg_n_0_[19] ),
        .I1(\align_len_reg_n_0_[19] ),
        .O(\end_addr_buf[25]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[25]_i_9 
       (.I0(\start_addr_reg_n_0_[18] ),
        .I1(\align_len_reg_n_0_[18] ),
        .O(\end_addr_buf[25]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[33]_i_2 
       (.I0(\start_addr_reg_n_0_[31] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[33]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[33]_i_3 
       (.I0(\start_addr_reg_n_0_[30] ),
        .I1(\align_len_reg_n_0_[30] ),
        .O(\end_addr_buf[33]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[33]_i_4 
       (.I0(\start_addr_reg_n_0_[29] ),
        .I1(\align_len_reg_n_0_[29] ),
        .O(\end_addr_buf[33]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[33]_i_5 
       (.I0(\start_addr_reg_n_0_[28] ),
        .I1(\align_len_reg_n_0_[28] ),
        .O(\end_addr_buf[33]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[33]_i_6 
       (.I0(\start_addr_reg_n_0_[27] ),
        .I1(\align_len_reg_n_0_[27] ),
        .O(\end_addr_buf[33]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[33]_i_7 
       (.I0(\start_addr_reg_n_0_[26] ),
        .I1(\align_len_reg_n_0_[26] ),
        .O(\end_addr_buf[33]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[9]_i_2 
       (.I0(\start_addr_reg_n_0_[9] ),
        .I1(\align_len_reg_n_0_[9] ),
        .O(\end_addr_buf[9]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[9]_i_3 
       (.I0(\start_addr_reg_n_0_[8] ),
        .I1(\align_len_reg_n_0_[8] ),
        .O(\end_addr_buf[9]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[9]_i_4 
       (.I0(\start_addr_reg_n_0_[7] ),
        .I1(\align_len_reg_n_0_[7] ),
        .O(\end_addr_buf[9]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[9]_i_5 
       (.I0(\start_addr_reg_n_0_[6] ),
        .I1(\align_len_reg_n_0_[6] ),
        .O(\end_addr_buf[9]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[9]_i_6 
       (.I0(\start_addr_reg_n_0_[5] ),
        .I1(\align_len_reg_n_0_[5] ),
        .O(\end_addr_buf[9]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[9]_i_7 
       (.I0(\start_addr_reg_n_0_[4] ),
        .I1(\align_len_reg_n_0_[4] ),
        .O(\end_addr_buf[9]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[9]_i_8 
       (.I0(\start_addr_reg_n_0_[3] ),
        .I1(\align_len_reg_n_0_[3] ),
        .O(\end_addr_buf[9]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[9]_i_9 
       (.I0(\start_addr_reg_n_0_[2] ),
        .I1(\align_len_reg_n_0_[2] ),
        .O(\end_addr_buf[9]_i_9_n_0 ));
  FDRE \end_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[10]),
        .Q(\end_addr_buf_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[11]),
        .Q(\end_addr_buf_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[12]),
        .Q(p_0_in0_in[0]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[13]),
        .Q(p_0_in0_in[1]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[14]),
        .Q(p_0_in0_in[2]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[15]),
        .Q(p_0_in0_in[3]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[16]),
        .Q(p_0_in0_in[4]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[17]),
        .Q(p_0_in0_in[5]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_buf_reg[17]_i_1__0 
       (.CI(\end_addr_buf_reg[9]_i_1__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\end_addr_buf_reg[17]_i_1__0_n_0 ,\end_addr_buf_reg[17]_i_1__0_n_1 ,\end_addr_buf_reg[17]_i_1__0_n_2 ,\end_addr_buf_reg[17]_i_1__0_n_3 ,\end_addr_buf_reg[17]_i_1__0_n_4 ,\end_addr_buf_reg[17]_i_1__0_n_5 ,\end_addr_buf_reg[17]_i_1__0_n_6 ,\end_addr_buf_reg[17]_i_1__0_n_7 }),
        .DI({\start_addr_reg_n_0_[17] ,\start_addr_reg_n_0_[16] ,\start_addr_reg_n_0_[15] ,\start_addr_reg_n_0_[14] ,\start_addr_reg_n_0_[13] ,\start_addr_reg_n_0_[12] ,\start_addr_reg_n_0_[11] ,\start_addr_reg_n_0_[10] }),
        .O(end_addr[17:10]),
        .S({\end_addr_buf[17]_i_2_n_0 ,\end_addr_buf[17]_i_3_n_0 ,\end_addr_buf[17]_i_4_n_0 ,\end_addr_buf[17]_i_5_n_0 ,\end_addr_buf[17]_i_6_n_0 ,\end_addr_buf[17]_i_7_n_0 ,\end_addr_buf[17]_i_8_n_0 ,\end_addr_buf[17]_i_9_n_0 }));
  FDRE \end_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[18]),
        .Q(p_0_in0_in[6]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[19]),
        .Q(p_0_in0_in[7]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[20]),
        .Q(p_0_in0_in[8]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[21]),
        .Q(p_0_in0_in[9]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[22]),
        .Q(p_0_in0_in[10]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[23]),
        .Q(p_0_in0_in[11]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[24]),
        .Q(p_0_in0_in[12]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[25]),
        .Q(p_0_in0_in[13]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_buf_reg[25]_i_1__0 
       (.CI(\end_addr_buf_reg[17]_i_1__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\end_addr_buf_reg[25]_i_1__0_n_0 ,\end_addr_buf_reg[25]_i_1__0_n_1 ,\end_addr_buf_reg[25]_i_1__0_n_2 ,\end_addr_buf_reg[25]_i_1__0_n_3 ,\end_addr_buf_reg[25]_i_1__0_n_4 ,\end_addr_buf_reg[25]_i_1__0_n_5 ,\end_addr_buf_reg[25]_i_1__0_n_6 ,\end_addr_buf_reg[25]_i_1__0_n_7 }),
        .DI({\start_addr_reg_n_0_[25] ,\start_addr_reg_n_0_[24] ,\start_addr_reg_n_0_[23] ,\start_addr_reg_n_0_[22] ,\start_addr_reg_n_0_[21] ,\start_addr_reg_n_0_[20] ,\start_addr_reg_n_0_[19] ,\start_addr_reg_n_0_[18] }),
        .O(end_addr[25:18]),
        .S({\end_addr_buf[25]_i_2_n_0 ,\end_addr_buf[25]_i_3_n_0 ,\end_addr_buf[25]_i_4_n_0 ,\end_addr_buf[25]_i_5_n_0 ,\end_addr_buf[25]_i_6_n_0 ,\end_addr_buf[25]_i_7_n_0 ,\end_addr_buf[25]_i_8_n_0 ,\end_addr_buf[25]_i_9_n_0 }));
  FDRE \end_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[26]),
        .Q(p_0_in0_in[14]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[27]),
        .Q(p_0_in0_in[15]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[28]),
        .Q(p_0_in0_in[16]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[29]),
        .Q(p_0_in0_in[17]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[2]),
        .Q(\end_addr_buf_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[30]),
        .Q(p_0_in0_in[18]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[31]),
        .Q(p_0_in0_in[19]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[32]),
        .Q(p_0_in0_in[20]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[33]),
        .Q(p_0_in0_in[21]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_buf_reg[33]_i_1__0 
       (.CI(\end_addr_buf_reg[25]_i_1__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\end_addr_buf_reg[33]_i_1__0_n_0 ,\end_addr_buf_reg[33]_i_1__0_n_1 ,\end_addr_buf_reg[33]_i_1__0_n_2 ,\end_addr_buf_reg[33]_i_1__0_n_3 ,\end_addr_buf_reg[33]_i_1__0_n_4 ,\end_addr_buf_reg[33]_i_1__0_n_5 ,\end_addr_buf_reg[33]_i_1__0_n_6 ,\end_addr_buf_reg[33]_i_1__0_n_7 }),
        .DI({1'b0,1'b0,\start_addr_reg_n_0_[31] ,\start_addr_reg_n_0_[30] ,\start_addr_reg_n_0_[29] ,\start_addr_reg_n_0_[28] ,\start_addr_reg_n_0_[27] ,\start_addr_reg_n_0_[26] }),
        .O(end_addr[33:26]),
        .S({\start_addr_reg_n_0_[33] ,\start_addr_reg_n_0_[32] ,\end_addr_buf[33]_i_2_n_0 ,\end_addr_buf[33]_i_3_n_0 ,\end_addr_buf[33]_i_4_n_0 ,\end_addr_buf[33]_i_5_n_0 ,\end_addr_buf[33]_i_6_n_0 ,\end_addr_buf[33]_i_7_n_0 }));
  FDRE \end_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[34]),
        .Q(p_0_in0_in[22]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[35]),
        .Q(p_0_in0_in[23]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[36]),
        .Q(p_0_in0_in[24]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[37]),
        .Q(p_0_in0_in[25]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[38]),
        .Q(p_0_in0_in[26]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[39]),
        .Q(p_0_in0_in[27]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[3]),
        .Q(\end_addr_buf_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[40]),
        .Q(p_0_in0_in[28]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[41]),
        .Q(p_0_in0_in[29]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_buf_reg[41]_i_1__0 
       (.CI(\end_addr_buf_reg[33]_i_1__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\end_addr_buf_reg[41]_i_1__0_n_0 ,\end_addr_buf_reg[41]_i_1__0_n_1 ,\end_addr_buf_reg[41]_i_1__0_n_2 ,\end_addr_buf_reg[41]_i_1__0_n_3 ,\end_addr_buf_reg[41]_i_1__0_n_4 ,\end_addr_buf_reg[41]_i_1__0_n_5 ,\end_addr_buf_reg[41]_i_1__0_n_6 ,\end_addr_buf_reg[41]_i_1__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[41:34]),
        .S({\start_addr_reg_n_0_[41] ,\start_addr_reg_n_0_[40] ,\start_addr_reg_n_0_[39] ,\start_addr_reg_n_0_[38] ,\start_addr_reg_n_0_[37] ,\start_addr_reg_n_0_[36] ,\start_addr_reg_n_0_[35] ,\start_addr_reg_n_0_[34] }));
  FDRE \end_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[42]),
        .Q(p_0_in0_in[30]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[43]),
        .Q(p_0_in0_in[31]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[44]),
        .Q(p_0_in0_in[32]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[45]),
        .Q(p_0_in0_in[33]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[46]),
        .Q(p_0_in0_in[34]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[47]),
        .Q(p_0_in0_in[35]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[48]),
        .Q(p_0_in0_in[36]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[49]),
        .Q(p_0_in0_in[37]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_buf_reg[49]_i_1__0 
       (.CI(\end_addr_buf_reg[41]_i_1__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\end_addr_buf_reg[49]_i_1__0_n_0 ,\end_addr_buf_reg[49]_i_1__0_n_1 ,\end_addr_buf_reg[49]_i_1__0_n_2 ,\end_addr_buf_reg[49]_i_1__0_n_3 ,\end_addr_buf_reg[49]_i_1__0_n_4 ,\end_addr_buf_reg[49]_i_1__0_n_5 ,\end_addr_buf_reg[49]_i_1__0_n_6 ,\end_addr_buf_reg[49]_i_1__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[49:42]),
        .S({\start_addr_reg_n_0_[49] ,\start_addr_reg_n_0_[48] ,\start_addr_reg_n_0_[47] ,\start_addr_reg_n_0_[46] ,\start_addr_reg_n_0_[45] ,\start_addr_reg_n_0_[44] ,\start_addr_reg_n_0_[43] ,\start_addr_reg_n_0_[42] }));
  FDRE \end_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[4]),
        .Q(\end_addr_buf_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[50]),
        .Q(p_0_in0_in[38]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[51]),
        .Q(p_0_in0_in[39]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[52]),
        .Q(p_0_in0_in[40]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[53]),
        .Q(p_0_in0_in[41]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[54]),
        .Q(p_0_in0_in[42]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[55]),
        .Q(p_0_in0_in[43]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[56]),
        .Q(p_0_in0_in[44]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[57]),
        .Q(p_0_in0_in[45]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_buf_reg[57]_i_1__0 
       (.CI(\end_addr_buf_reg[49]_i_1__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\end_addr_buf_reg[57]_i_1__0_n_0 ,\end_addr_buf_reg[57]_i_1__0_n_1 ,\end_addr_buf_reg[57]_i_1__0_n_2 ,\end_addr_buf_reg[57]_i_1__0_n_3 ,\end_addr_buf_reg[57]_i_1__0_n_4 ,\end_addr_buf_reg[57]_i_1__0_n_5 ,\end_addr_buf_reg[57]_i_1__0_n_6 ,\end_addr_buf_reg[57]_i_1__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[57:50]),
        .S({\start_addr_reg_n_0_[57] ,\start_addr_reg_n_0_[56] ,\start_addr_reg_n_0_[55] ,\start_addr_reg_n_0_[54] ,\start_addr_reg_n_0_[53] ,\start_addr_reg_n_0_[52] ,\start_addr_reg_n_0_[51] ,\start_addr_reg_n_0_[50] }));
  FDRE \end_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[58]),
        .Q(p_0_in0_in[46]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[59]),
        .Q(p_0_in0_in[47]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[5]),
        .Q(\end_addr_buf_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[60]),
        .Q(p_0_in0_in[48]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[61]),
        .Q(p_0_in0_in[49]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[62]),
        .Q(p_0_in0_in[50]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[63]),
        .Q(p_0_in0_in[51]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_buf_reg[63]_i_1__0 
       (.CI(\end_addr_buf_reg[57]_i_1__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_end_addr_buf_reg[63]_i_1__0_CO_UNCONNECTED [7:5],\end_addr_buf_reg[63]_i_1__0_n_3 ,\end_addr_buf_reg[63]_i_1__0_n_4 ,\end_addr_buf_reg[63]_i_1__0_n_5 ,\end_addr_buf_reg[63]_i_1__0_n_6 ,\end_addr_buf_reg[63]_i_1__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_end_addr_buf_reg[63]_i_1__0_O_UNCONNECTED [7:6],end_addr[63:58]}),
        .S({1'b0,1'b0,\start_addr_reg_n_0_[63] ,\start_addr_reg_n_0_[62] ,\start_addr_reg_n_0_[61] ,\start_addr_reg_n_0_[60] ,\start_addr_reg_n_0_[59] ,\start_addr_reg_n_0_[58] }));
  FDRE \end_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[6]),
        .Q(\end_addr_buf_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[7]),
        .Q(\end_addr_buf_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[8]),
        .Q(\end_addr_buf_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[9]),
        .Q(\end_addr_buf_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_buf_reg[9]_i_1__0 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\end_addr_buf_reg[9]_i_1__0_n_0 ,\end_addr_buf_reg[9]_i_1__0_n_1 ,\end_addr_buf_reg[9]_i_1__0_n_2 ,\end_addr_buf_reg[9]_i_1__0_n_3 ,\end_addr_buf_reg[9]_i_1__0_n_4 ,\end_addr_buf_reg[9]_i_1__0_n_5 ,\end_addr_buf_reg[9]_i_1__0_n_6 ,\end_addr_buf_reg[9]_i_1__0_n_7 }),
        .DI({\start_addr_reg_n_0_[9] ,\start_addr_reg_n_0_[8] ,\start_addr_reg_n_0_[7] ,\start_addr_reg_n_0_[6] ,\start_addr_reg_n_0_[5] ,\start_addr_reg_n_0_[4] ,\start_addr_reg_n_0_[3] ,\start_addr_reg_n_0_[2] }),
        .O(end_addr[9:2]),
        .S({\end_addr_buf[9]_i_2_n_0 ,\end_addr_buf[9]_i_3_n_0 ,\end_addr_buf[9]_i_4_n_0 ,\end_addr_buf[9]_i_5_n_0 ,\end_addr_buf[9]_i_6_n_0 ,\end_addr_buf[9]_i_7_n_0 ,\end_addr_buf[9]_i_8_n_0 ,\end_addr_buf[9]_i_9_n_0 }));
  system_krnl_vadd_1_0_krnl_vadd_gmem_m_axi_fifo__parameterized1_1 fifo_rctl
       (.CO(last_sect),
        .D({fifo_rctl_n_2,fifo_rctl_n_3,fifo_rctl_n_4,fifo_rctl_n_5,fifo_rctl_n_6,fifo_rctl_n_7,fifo_rctl_n_8,fifo_rctl_n_9,fifo_rctl_n_10,fifo_rctl_n_11,fifo_rctl_n_12,fifo_rctl_n_13,fifo_rctl_n_14,fifo_rctl_n_15,fifo_rctl_n_16,fifo_rctl_n_17,fifo_rctl_n_18,fifo_rctl_n_19,fifo_rctl_n_20,fifo_rctl_n_21,fifo_rctl_n_22,fifo_rctl_n_23,fifo_rctl_n_24,fifo_rctl_n_25,fifo_rctl_n_26,fifo_rctl_n_27,fifo_rctl_n_28,fifo_rctl_n_29,fifo_rctl_n_30,fifo_rctl_n_31,fifo_rctl_n_32,fifo_rctl_n_33,fifo_rctl_n_34,fifo_rctl_n_35,fifo_rctl_n_36,fifo_rctl_n_37,fifo_rctl_n_38,fifo_rctl_n_39,fifo_rctl_n_40,fifo_rctl_n_41,fifo_rctl_n_42,fifo_rctl_n_43,fifo_rctl_n_44,fifo_rctl_n_45,fifo_rctl_n_46,fifo_rctl_n_47,fifo_rctl_n_48,fifo_rctl_n_49,fifo_rctl_n_50,fifo_rctl_n_51,fifo_rctl_n_52,fifo_rctl_n_53}),
        .E(p_21_in),
        .Q({\start_addr_reg_n_0_[63] ,\start_addr_reg_n_0_[62] ,\start_addr_reg_n_0_[61] ,\start_addr_reg_n_0_[60] ,\start_addr_reg_n_0_[59] ,\start_addr_reg_n_0_[58] ,\start_addr_reg_n_0_[57] ,\start_addr_reg_n_0_[56] ,\start_addr_reg_n_0_[55] ,\start_addr_reg_n_0_[54] ,\start_addr_reg_n_0_[53] ,\start_addr_reg_n_0_[52] ,\start_addr_reg_n_0_[51] ,\start_addr_reg_n_0_[50] ,\start_addr_reg_n_0_[49] ,\start_addr_reg_n_0_[48] ,\start_addr_reg_n_0_[47] ,\start_addr_reg_n_0_[46] ,\start_addr_reg_n_0_[45] ,\start_addr_reg_n_0_[44] ,\start_addr_reg_n_0_[43] ,\start_addr_reg_n_0_[42] ,\start_addr_reg_n_0_[41] ,\start_addr_reg_n_0_[40] ,\start_addr_reg_n_0_[39] ,\start_addr_reg_n_0_[38] ,\start_addr_reg_n_0_[37] ,\start_addr_reg_n_0_[36] ,\start_addr_reg_n_0_[35] ,\start_addr_reg_n_0_[34] ,\start_addr_reg_n_0_[33] ,\start_addr_reg_n_0_[32] ,\start_addr_reg_n_0_[31] ,\start_addr_reg_n_0_[30] ,\start_addr_reg_n_0_[29] ,\start_addr_reg_n_0_[28] ,\start_addr_reg_n_0_[27] ,\start_addr_reg_n_0_[26] ,\start_addr_reg_n_0_[25] ,\start_addr_reg_n_0_[24] ,\start_addr_reg_n_0_[23] ,\start_addr_reg_n_0_[22] ,\start_addr_reg_n_0_[21] ,\start_addr_reg_n_0_[20] ,\start_addr_reg_n_0_[19] ,\start_addr_reg_n_0_[18] ,\start_addr_reg_n_0_[17] ,\start_addr_reg_n_0_[16] ,\start_addr_reg_n_0_[15] ,\start_addr_reg_n_0_[14] ,\start_addr_reg_n_0_[13] ,\start_addr_reg_n_0_[12] }),
        .SR(fifo_rctl_n_57),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_rst_n_inv_reg(fifo_rctl_n_58),
        .\beat_len_buf_reg[2] (fifo_rctl_n_71),
        .beat_valid(beat_valid),
        .\could_multi_bursts.ARVALID_Dummy_reg (\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .\could_multi_bursts.arlen_buf_reg[0] (\could_multi_bursts.arlen_buf[3]_i_3_n_0 ),
        .\could_multi_bursts.arlen_buf_reg[3] (p_1_in),
        .\could_multi_bursts.sect_handling_reg (fifo_rctl_n_55),
        .\could_multi_bursts.sect_handling_reg_0 (fifo_rctl_n_61),
        .\could_multi_bursts.sect_handling_reg_1 (fifo_rctl_n_63),
        .\could_multi_bursts.sect_handling_reg_2 (\could_multi_bursts.sect_handling_reg_n_0 ),
        .empty_n_reg_0(fifo_rctl_n_0),
        .empty_n_reg_1(data_pack),
        .empty_n_reg_2(\bus_equal_gen.rdata_valid_t_reg_n_0 ),
        .\end_addr_buf_reg[11] (fifo_rctl_n_78),
        .\end_addr_buf_reg[2] (fifo_rctl_n_69),
        .\end_addr_buf_reg[3] (fifo_rctl_n_70),
        .\end_addr_buf_reg[6] (fifo_rctl_n_73),
        .\end_addr_buf_reg[7] (fifo_rctl_n_74),
        .full_n_reg_0(fifo_rctl_n_64),
        .full_n_reg_1(fifo_rctl_n_65),
        .full_n_reg_2(fifo_rctl_n_66),
        .full_n_reg_3(fifo_rctl_n_67),
        .full_n_reg_4(fifo_rctl_n_68),
        .invalid_len_event(invalid_len_event),
        .invalid_len_event_reg2(invalid_len_event_reg2),
        .invalid_len_event_reg2_reg(fifo_rctl_n_1),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .next_rreq(next_rreq),
        .p_20_in(p_20_in),
        .\pout_reg[0]_0 (buff_rdata_n_8),
        .rdata_ack_t(rdata_ack_t),
        .readRequestFIFONotEmpty(readRequestFIFONotEmpty),
        .rreq_handling_reg(fifo_rctl_n_60),
        .rreq_handling_reg_0(fifo_rctl_n_62),
        .rreq_handling_reg_1(align_len),
        .rreq_handling_reg_2(rreq_handling_reg_n_0),
        .rreq_handling_reg_3(readRequestFIFONotEmptyReg_reg_n_0),
        .rreq_handling_reg_4(fifo_rreq_n_2),
        .rreq_handling_reg_5(fifo_rreq_n_3),
        .\sect_addr_buf_reg[11] (first_sect),
        .sect_cnt0(sect_cnt0),
        .\sect_cnt_reg[0] (\sect_cnt_reg_n_0_[0] ),
        .\sect_len_buf_reg[9] ({\end_addr_buf_reg_n_0_[11] ,\end_addr_buf_reg_n_0_[10] ,\end_addr_buf_reg_n_0_[9] ,\end_addr_buf_reg_n_0_[8] ,\end_addr_buf_reg_n_0_[7] ,\end_addr_buf_reg_n_0_[6] ,\end_addr_buf_reg_n_0_[5] ,\end_addr_buf_reg_n_0_[4] ,\end_addr_buf_reg_n_0_[3] ,\end_addr_buf_reg_n_0_[2] }),
        .\sect_len_buf_reg[9]_0 (beat_len_buf),
        .\sect_len_buf_reg[9]_1 ({\start_addr_buf_reg_n_0_[11] ,\start_addr_buf_reg_n_0_[10] ,\start_addr_buf_reg_n_0_[9] ,\start_addr_buf_reg_n_0_[8] ,\start_addr_buf_reg_n_0_[7] ,\start_addr_buf_reg_n_0_[6] ,\start_addr_buf_reg_n_0_[5] ,\start_addr_buf_reg_n_0_[4] ,\start_addr_buf_reg_n_0_[3] ,\start_addr_buf_reg_n_0_[2] }),
        .\start_addr_buf_reg[10] (fifo_rctl_n_77),
        .\start_addr_buf_reg[5] (fifo_rctl_n_72),
        .\start_addr_buf_reg[8] (fifo_rctl_n_75),
        .\start_addr_buf_reg[9] (fifo_rctl_n_76));
  system_krnl_vadd_1_0_krnl_vadd_gmem_m_axi_fifo__parameterized0_2 fifo_rreq
       (.A(fifo_rreq_n_6),
        .CO(last_sect),
        .D({p_0_out_carry_n_10,p_0_out_carry_n_11,p_0_out_carry_n_12,p_0_out_carry_n_13,p_0_out_carry_n_14,p_0_out_carry_n_15}),
        .DI(fifo_rreq_n_9),
        .Q({\sect_len_buf_reg_n_0_[9] ,\sect_len_buf_reg_n_0_[8] ,\sect_len_buf_reg_n_0_[7] ,\sect_len_buf_reg_n_0_[6] ,\sect_len_buf_reg_n_0_[5] ,\sect_len_buf_reg_n_0_[4] }),
        .S({fifo_rreq_n_10,fifo_rreq_n_11,fifo_rreq_n_12,fifo_rreq_n_13,fifo_rreq_n_14,fifo_rreq_n_15,fifo_rreq_n_16,fifo_rreq_n_17}),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.arlen_buf[3]_i_3 (\could_multi_bursts.loop_cnt_reg ),
        .data_vld_reg_0(fifo_rctl_n_55),
        .data_vld_reg_1(rreq_handling_reg_n_0),
        .\end_addr_buf_reg[63] ({fifo_rreq_n_131,fifo_rreq_n_132}),
        .invalid_len_event0(invalid_len_event0),
        .last_sect_carry__1(p_0_in0_in[51:48]),
        .last_sect_carry__1_0({\sect_cnt_reg_n_0_[51] ,\sect_cnt_reg_n_0_[50] ,\sect_cnt_reg_n_0_[49] ,\sect_cnt_reg_n_0_[48] }),
        .\mem_reg[68][95]_srl32__0_0 ({rs2f_rreq_data[95:64],rs2f_rreq_data[61:0]}),
        .\pout_reg[0]_rep_0 (fifo_rreq_n_8),
        .\pout_reg[0]_rep__0_0 (rs2f_rreq_valid),
        .\pout_reg[1]_rep_0 (fifo_rreq_n_7),
        .\pout_reg[4]_0 (pout_reg),
        .\pout_reg[5]_0 ({fifo_rreq_n_134,fifo_rreq_n_135,fifo_rreq_n_136,fifo_rreq_n_137,fifo_rreq_n_138,fifo_rreq_n_139}),
        .\q_reg[70]_0 ({fifo_rreq_n_109,fifo_rreq_n_110,fifo_rreq_n_111,fifo_rreq_n_112,fifo_rreq_n_113,fifo_rreq_n_114,fifo_rreq_n_115}),
        .\q_reg[86]_0 ({fifo_rreq_n_116,fifo_rreq_n_117,fifo_rreq_n_118,fifo_rreq_n_119,fifo_rreq_n_120,fifo_rreq_n_121,fifo_rreq_n_122,fifo_rreq_n_123}),
        .\q_reg[92]_0 ({fifo_rreq_data,q}),
        .\q_reg[93]_0 ({fifo_rreq_n_124,fifo_rreq_n_125,fifo_rreq_n_126,fifo_rreq_n_127,fifo_rreq_n_128,fifo_rreq_n_129,fifo_rreq_n_130}),
        .readRequestFIFONotEmpty(readRequestFIFONotEmpty),
        .rs2f_rreq_ack(rs2f_rreq_ack),
        .\sect_len_buf_reg[4] (fifo_rreq_n_2),
        .\sect_len_buf_reg[7] (fifo_rreq_n_3));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 first_sect_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({first_sect_carry_n_0,first_sect_carry_n_1,first_sect_carry_n_2,first_sect_carry_n_3,first_sect_carry_n_4,first_sect_carry_n_5,first_sect_carry_n_6,first_sect_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[7:0]),
        .S({first_sect_carry_i_1__0_n_0,first_sect_carry_i_2__0_n_0,first_sect_carry_i_3__0_n_0,first_sect_carry_i_4__0_n_0,first_sect_carry_i_5__0_n_0,first_sect_carry_i_6__0_n_0,first_sect_carry_i_7__0_n_0,first_sect_carry_i_8__0_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 first_sect_carry__0
       (.CI(first_sect_carry_n_0),
        .CI_TOP(1'b0),
        .CO({first_sect_carry__0_n_0,first_sect_carry__0_n_1,first_sect_carry__0_n_2,first_sect_carry__0_n_3,first_sect_carry__0_n_4,first_sect_carry__0_n_5,first_sect_carry__0_n_6,first_sect_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[7:0]),
        .S({first_sect_carry__0_i_1__0_n_0,first_sect_carry__0_i_2__0_n_0,first_sect_carry__0_i_3__0_n_0,first_sect_carry__0_i_4__0_n_0,first_sect_carry__0_i_5__0_n_0,first_sect_carry__0_i_6__0_n_0,first_sect_carry__0_i_7__0_n_0,first_sect_carry__0_i_8__0_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_1__0
       (.I0(p_0_in[47]),
        .I1(\sect_cnt_reg_n_0_[47] ),
        .I2(\sect_cnt_reg_n_0_[45] ),
        .I3(p_0_in[45]),
        .I4(\sect_cnt_reg_n_0_[46] ),
        .I5(p_0_in[46]),
        .O(first_sect_carry__0_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2__0
       (.I0(p_0_in[44]),
        .I1(\sect_cnt_reg_n_0_[44] ),
        .I2(\sect_cnt_reg_n_0_[43] ),
        .I3(p_0_in[43]),
        .I4(\sect_cnt_reg_n_0_[42] ),
        .I5(p_0_in[42]),
        .O(first_sect_carry__0_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3__0
       (.I0(\sect_cnt_reg_n_0_[41] ),
        .I1(p_0_in[41]),
        .I2(\sect_cnt_reg_n_0_[39] ),
        .I3(p_0_in[39]),
        .I4(p_0_in[40]),
        .I5(\sect_cnt_reg_n_0_[40] ),
        .O(first_sect_carry__0_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_4__0
       (.I0(\sect_cnt_reg_n_0_[38] ),
        .I1(p_0_in[38]),
        .I2(\sect_cnt_reg_n_0_[36] ),
        .I3(p_0_in[36]),
        .I4(p_0_in[37]),
        .I5(\sect_cnt_reg_n_0_[37] ),
        .O(first_sect_carry__0_i_4__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_5__0
       (.I0(\sect_cnt_reg_n_0_[33] ),
        .I1(p_0_in[33]),
        .I2(\sect_cnt_reg_n_0_[34] ),
        .I3(p_0_in[34]),
        .I4(p_0_in[35]),
        .I5(\sect_cnt_reg_n_0_[35] ),
        .O(first_sect_carry__0_i_5__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_6__0
       (.I0(p_0_in[32]),
        .I1(\sect_cnt_reg_n_0_[32] ),
        .I2(\sect_cnt_reg_n_0_[31] ),
        .I3(p_0_in[31]),
        .I4(\sect_cnt_reg_n_0_[30] ),
        .I5(p_0_in[30]),
        .O(first_sect_carry__0_i_6__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_7__0
       (.I0(p_0_in[29]),
        .I1(\sect_cnt_reg_n_0_[29] ),
        .I2(\sect_cnt_reg_n_0_[27] ),
        .I3(p_0_in[27]),
        .I4(\sect_cnt_reg_n_0_[28] ),
        .I5(p_0_in[28]),
        .O(first_sect_carry__0_i_7__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_8__0
       (.I0(p_0_in[26]),
        .I1(\sect_cnt_reg_n_0_[26] ),
        .I2(\sect_cnt_reg_n_0_[24] ),
        .I3(p_0_in[24]),
        .I4(\sect_cnt_reg_n_0_[25] ),
        .I5(p_0_in[25]),
        .O(first_sect_carry__0_i_8__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 first_sect_carry__1
       (.CI(first_sect_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_first_sect_carry__1_CO_UNCONNECTED[7:2],first_sect,first_sect_carry__1_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__1_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,first_sect_carry__1_i_1__0_n_0,first_sect_carry__1_i_2__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    first_sect_carry__1_i_1__0
       (.I0(p_0_in[51]),
        .I1(\sect_cnt_reg_n_0_[51] ),
        .O(first_sect_carry__1_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_2__0
       (.I0(p_0_in[50]),
        .I1(\sect_cnt_reg_n_0_[50] ),
        .I2(\sect_cnt_reg_n_0_[48] ),
        .I3(p_0_in[48]),
        .I4(\sect_cnt_reg_n_0_[49] ),
        .I5(p_0_in[49]),
        .O(first_sect_carry__1_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1__0
       (.I0(p_0_in[23]),
        .I1(\sect_cnt_reg_n_0_[23] ),
        .I2(\sect_cnt_reg_n_0_[21] ),
        .I3(p_0_in[21]),
        .I4(\sect_cnt_reg_n_0_[22] ),
        .I5(p_0_in[22]),
        .O(first_sect_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2__0
       (.I0(p_0_in[20]),
        .I1(\sect_cnt_reg_n_0_[20] ),
        .I2(\sect_cnt_reg_n_0_[18] ),
        .I3(p_0_in[18]),
        .I4(\sect_cnt_reg_n_0_[19] ),
        .I5(p_0_in[19]),
        .O(first_sect_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3__0
       (.I0(\sect_cnt_reg_n_0_[17] ),
        .I1(p_0_in[17]),
        .I2(\sect_cnt_reg_n_0_[15] ),
        .I3(p_0_in[15]),
        .I4(p_0_in[16]),
        .I5(\sect_cnt_reg_n_0_[16] ),
        .O(first_sect_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4__0
       (.I0(\sect_cnt_reg_n_0_[14] ),
        .I1(p_0_in[14]),
        .I2(\sect_cnt_reg_n_0_[12] ),
        .I3(p_0_in[12]),
        .I4(p_0_in[13]),
        .I5(\sect_cnt_reg_n_0_[13] ),
        .O(first_sect_carry_i_4__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_5__0
       (.I0(p_0_in[10]),
        .I1(\sect_cnt_reg_n_0_[10] ),
        .I2(\sect_cnt_reg_n_0_[11] ),
        .I3(p_0_in[11]),
        .I4(\sect_cnt_reg_n_0_[9] ),
        .I5(p_0_in[9]),
        .O(first_sect_carry_i_5__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_6__0
       (.I0(p_0_in[7]),
        .I1(\sect_cnt_reg_n_0_[7] ),
        .I2(\sect_cnt_reg_n_0_[8] ),
        .I3(p_0_in[8]),
        .I4(\sect_cnt_reg_n_0_[6] ),
        .I5(p_0_in[6]),
        .O(first_sect_carry_i_6__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_7__0
       (.I0(p_0_in[4]),
        .I1(\sect_cnt_reg_n_0_[4] ),
        .I2(\sect_cnt_reg_n_0_[5] ),
        .I3(p_0_in[5]),
        .I4(\sect_cnt_reg_n_0_[3] ),
        .I5(p_0_in[3]),
        .O(first_sect_carry_i_7__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_8__0
       (.I0(p_0_in[2]),
        .I1(\sect_cnt_reg_n_0_[2] ),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .I3(p_0_in[0]),
        .I4(\sect_cnt_reg_n_0_[1] ),
        .I5(p_0_in[1]),
        .O(first_sect_carry_i_8__0_n_0));
  FDRE invalid_len_event_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(invalid_len_event0),
        .Q(invalid_len_event),
        .R(ap_rst_n_inv));
  FDRE invalid_len_event_reg1_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(invalid_len_event),
        .Q(invalid_len_event_reg1),
        .R(ap_rst_n_inv));
  FDRE invalid_len_event_reg2_reg
       (.C(ap_clk),
        .CE(p_21_in),
        .D(invalid_len_event_reg1),
        .Q(invalid_len_event_reg2),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 last_sect_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({last_sect_carry_n_0,last_sect_carry_n_1,last_sect_carry_n_2,last_sect_carry_n_3,last_sect_carry_n_4,last_sect_carry_n_5,last_sect_carry_n_6,last_sect_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[7:0]),
        .S({last_sect_carry_i_1__0_n_0,last_sect_carry_i_2__0_n_0,last_sect_carry_i_3__0_n_0,last_sect_carry_i_4__0_n_0,last_sect_carry_i_5__0_n_0,last_sect_carry_i_6__0_n_0,last_sect_carry_i_7__0_n_0,last_sect_carry_i_8__0_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 last_sect_carry__0
       (.CI(last_sect_carry_n_0),
        .CI_TOP(1'b0),
        .CO({last_sect_carry__0_n_0,last_sect_carry__0_n_1,last_sect_carry__0_n_2,last_sect_carry__0_n_3,last_sect_carry__0_n_4,last_sect_carry__0_n_5,last_sect_carry__0_n_6,last_sect_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[7:0]),
        .S({last_sect_carry__0_i_1__0_n_0,last_sect_carry__0_i_2__0_n_0,last_sect_carry__0_i_3__0_n_0,last_sect_carry__0_i_4__0_n_0,last_sect_carry__0_i_5__0_n_0,last_sect_carry__0_i_6__0_n_0,last_sect_carry__0_i_7__0_n_0,last_sect_carry__0_i_8__0_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_1__0
       (.I0(p_0_in0_in[47]),
        .I1(\sect_cnt_reg_n_0_[47] ),
        .I2(\sect_cnt_reg_n_0_[45] ),
        .I3(p_0_in0_in[45]),
        .I4(\sect_cnt_reg_n_0_[46] ),
        .I5(p_0_in0_in[46]),
        .O(last_sect_carry__0_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2__0
       (.I0(p_0_in0_in[44]),
        .I1(\sect_cnt_reg_n_0_[44] ),
        .I2(\sect_cnt_reg_n_0_[42] ),
        .I3(p_0_in0_in[42]),
        .I4(\sect_cnt_reg_n_0_[43] ),
        .I5(p_0_in0_in[43]),
        .O(last_sect_carry__0_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3__0
       (.I0(\sect_cnt_reg_n_0_[39] ),
        .I1(p_0_in0_in[39]),
        .I2(\sect_cnt_reg_n_0_[40] ),
        .I3(p_0_in0_in[40]),
        .I4(p_0_in0_in[41]),
        .I5(\sect_cnt_reg_n_0_[41] ),
        .O(last_sect_carry__0_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_4__0
       (.I0(\sect_cnt_reg_n_0_[36] ),
        .I1(p_0_in0_in[36]),
        .I2(\sect_cnt_reg_n_0_[37] ),
        .I3(p_0_in0_in[37]),
        .I4(p_0_in0_in[38]),
        .I5(\sect_cnt_reg_n_0_[38] ),
        .O(last_sect_carry__0_i_4__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_5__0
       (.I0(\sect_cnt_reg_n_0_[35] ),
        .I1(p_0_in0_in[35]),
        .I2(\sect_cnt_reg_n_0_[33] ),
        .I3(p_0_in0_in[33]),
        .I4(p_0_in0_in[34]),
        .I5(\sect_cnt_reg_n_0_[34] ),
        .O(last_sect_carry__0_i_5__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_6__0
       (.I0(p_0_in0_in[32]),
        .I1(\sect_cnt_reg_n_0_[32] ),
        .I2(\sect_cnt_reg_n_0_[30] ),
        .I3(p_0_in0_in[30]),
        .I4(\sect_cnt_reg_n_0_[31] ),
        .I5(p_0_in0_in[31]),
        .O(last_sect_carry__0_i_6__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_7__0
       (.I0(p_0_in0_in[29]),
        .I1(\sect_cnt_reg_n_0_[29] ),
        .I2(\sect_cnt_reg_n_0_[27] ),
        .I3(p_0_in0_in[27]),
        .I4(\sect_cnt_reg_n_0_[28] ),
        .I5(p_0_in0_in[28]),
        .O(last_sect_carry__0_i_7__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_8__0
       (.I0(p_0_in0_in[26]),
        .I1(\sect_cnt_reg_n_0_[26] ),
        .I2(\sect_cnt_reg_n_0_[24] ),
        .I3(p_0_in0_in[24]),
        .I4(\sect_cnt_reg_n_0_[25] ),
        .I5(p_0_in0_in[25]),
        .O(last_sect_carry__0_i_8__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 last_sect_carry__1
       (.CI(last_sect_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_last_sect_carry__1_CO_UNCONNECTED[7:2],last_sect,last_sect_carry__1_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__1_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,fifo_rreq_n_131,fifo_rreq_n_132}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1__0
       (.I0(p_0_in0_in[23]),
        .I1(\sect_cnt_reg_n_0_[23] ),
        .I2(\sect_cnt_reg_n_0_[21] ),
        .I3(p_0_in0_in[21]),
        .I4(\sect_cnt_reg_n_0_[22] ),
        .I5(p_0_in0_in[22]),
        .O(last_sect_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2__0
       (.I0(p_0_in0_in[20]),
        .I1(\sect_cnt_reg_n_0_[20] ),
        .I2(\sect_cnt_reg_n_0_[19] ),
        .I3(p_0_in0_in[19]),
        .I4(\sect_cnt_reg_n_0_[18] ),
        .I5(p_0_in0_in[18]),
        .O(last_sect_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3__0
       (.I0(\sect_cnt_reg_n_0_[15] ),
        .I1(p_0_in0_in[15]),
        .I2(\sect_cnt_reg_n_0_[16] ),
        .I3(p_0_in0_in[16]),
        .I4(p_0_in0_in[17]),
        .I5(\sect_cnt_reg_n_0_[17] ),
        .O(last_sect_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4__0
       (.I0(\sect_cnt_reg_n_0_[12] ),
        .I1(p_0_in0_in[12]),
        .I2(\sect_cnt_reg_n_0_[13] ),
        .I3(p_0_in0_in[13]),
        .I4(p_0_in0_in[14]),
        .I5(\sect_cnt_reg_n_0_[14] ),
        .O(last_sect_carry_i_4__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_5__0
       (.I0(p_0_in0_in[10]),
        .I1(\sect_cnt_reg_n_0_[10] ),
        .I2(\sect_cnt_reg_n_0_[11] ),
        .I3(p_0_in0_in[11]),
        .I4(\sect_cnt_reg_n_0_[9] ),
        .I5(p_0_in0_in[9]),
        .O(last_sect_carry_i_5__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_6__0
       (.I0(p_0_in0_in[7]),
        .I1(\sect_cnt_reg_n_0_[7] ),
        .I2(\sect_cnt_reg_n_0_[8] ),
        .I3(p_0_in0_in[8]),
        .I4(\sect_cnt_reg_n_0_[6] ),
        .I5(p_0_in0_in[6]),
        .O(last_sect_carry_i_6__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_7__0
       (.I0(p_0_in0_in[4]),
        .I1(\sect_cnt_reg_n_0_[4] ),
        .I2(\sect_cnt_reg_n_0_[5] ),
        .I3(p_0_in0_in[5]),
        .I4(\sect_cnt_reg_n_0_[3] ),
        .I5(p_0_in0_in[3]),
        .O(last_sect_carry_i_7__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_8__0
       (.I0(p_0_in0_in[2]),
        .I1(\sect_cnt_reg_n_0_[2] ),
        .I2(\sect_cnt_reg_n_0_[1] ),
        .I3(p_0_in0_in[1]),
        .I4(\sect_cnt_reg_n_0_[0] ),
        .I5(p_0_in0_in[0]),
        .O(last_sect_carry_i_8__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 p_0_out__15_carry
       (.CI(mOutPtr_reg[0]),
        .CI_TOP(1'b0),
        .CO({NLW_p_0_out__15_carry_CO_UNCONNECTED[7:6],p_0_out__15_carry_n_2,p_0_out__15_carry_n_3,p_0_out__15_carry_n_4,p_0_out__15_carry_n_5,p_0_out__15_carry_n_6,p_0_out__15_carry_n_7}),
        .DI({1'b0,1'b0,mOutPtr_reg[5:1],buff_rdata_n_42}),
        .O({NLW_p_0_out__15_carry_O_UNCONNECTED[7],p_0_out__15_carry_n_9,p_0_out__15_carry_n_10,p_0_out__15_carry_n_11,p_0_out__15_carry_n_12,p_0_out__15_carry_n_13,p_0_out__15_carry_n_14,p_0_out__15_carry_n_15}),
        .S({1'b0,buff_rdata_n_44,buff_rdata_n_45,buff_rdata_n_46,buff_rdata_n_47,buff_rdata_n_48,buff_rdata_n_49,buff_rdata_n_50}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 p_0_out_carry
       (.CI(fifo_rreq_n_8),
        .CI_TOP(1'b0),
        .CO({NLW_p_0_out_carry_CO_UNCONNECTED[7:5],p_0_out_carry_n_3,p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,pout_reg,fifo_rreq_n_6,fifo_rreq_n_7,fifo_rreq_n_9}),
        .O({NLW_p_0_out_carry_O_UNCONNECTED[7:6],p_0_out_carry_n_10,p_0_out_carry_n_11,p_0_out_carry_n_12,p_0_out_carry_n_13,p_0_out_carry_n_14,p_0_out_carry_n_15}),
        .S({1'b0,1'b0,fifo_rreq_n_134,fifo_rreq_n_135,fifo_rreq_n_136,fifo_rreq_n_137,fifo_rreq_n_138,fifo_rreq_n_139}));
  FDRE readRequestFIFONotEmptyReg_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(readRequestFIFONotEmpty),
        .Q(readRequestFIFONotEmptyReg_reg_n_0),
        .R(ap_rst_n_inv));
  FDRE rreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_60),
        .Q(rreq_handling_reg_n_0),
        .R(ap_rst_n_inv));
  system_krnl_vadd_1_0_krnl_vadd_gmem_m_axi_reg_slice__parameterized0 rs_rdata
       (.E(next_beat),
        .Q({\bus_equal_gen.data_buf_reg_n_0_[31] ,\bus_equal_gen.data_buf_reg_n_0_[30] ,\bus_equal_gen.data_buf_reg_n_0_[29] ,\bus_equal_gen.data_buf_reg_n_0_[28] ,\bus_equal_gen.data_buf_reg_n_0_[27] ,\bus_equal_gen.data_buf_reg_n_0_[26] ,\bus_equal_gen.data_buf_reg_n_0_[25] ,\bus_equal_gen.data_buf_reg_n_0_[24] ,\bus_equal_gen.data_buf_reg_n_0_[23] ,\bus_equal_gen.data_buf_reg_n_0_[22] ,\bus_equal_gen.data_buf_reg_n_0_[21] ,\bus_equal_gen.data_buf_reg_n_0_[20] ,\bus_equal_gen.data_buf_reg_n_0_[19] ,\bus_equal_gen.data_buf_reg_n_0_[18] ,\bus_equal_gen.data_buf_reg_n_0_[17] ,\bus_equal_gen.data_buf_reg_n_0_[16] ,\bus_equal_gen.data_buf_reg_n_0_[15] ,\bus_equal_gen.data_buf_reg_n_0_[14] ,\bus_equal_gen.data_buf_reg_n_0_[13] ,\bus_equal_gen.data_buf_reg_n_0_[12] ,\bus_equal_gen.data_buf_reg_n_0_[11] ,\bus_equal_gen.data_buf_reg_n_0_[10] ,\bus_equal_gen.data_buf_reg_n_0_[9] ,\bus_equal_gen.data_buf_reg_n_0_[8] ,\bus_equal_gen.data_buf_reg_n_0_[7] ,\bus_equal_gen.data_buf_reg_n_0_[6] ,\bus_equal_gen.data_buf_reg_n_0_[5] ,\bus_equal_gen.data_buf_reg_n_0_[4] ,\bus_equal_gen.data_buf_reg_n_0_[3] ,\bus_equal_gen.data_buf_reg_n_0_[2] ,\bus_equal_gen.data_buf_reg_n_0_[1] ,\bus_equal_gen.data_buf_reg_n_0_[0] }),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .beat_valid(beat_valid),
        .\data_p1_reg[31]_0 (\data_p1_reg[31] ),
        .gmem_RREADY(gmem_RREADY),
        .rdata_ack_t(rdata_ack_t),
        .s_ready_t_reg_0(\bus_equal_gen.rdata_valid_t_reg_n_0 ),
        .\state_reg[0]_0 (\state_reg[0] ));
  system_krnl_vadd_1_0_krnl_vadd_gmem_m_axi_reg_slice_3 rs_rreq
       (.Q(rs2f_rreq_valid),
        .ap_NS_fsm(ap_NS_fsm),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p1_reg[61]_0 (\data_p1_reg[61] ),
        .\data_p1_reg[61]_1 (\data_p1_reg[61]_0 ),
        .\data_p1_reg[95]_0 ({rs2f_rreq_data[95:64],rs2f_rreq_data[61:0]}),
        .\data_p2_reg[64]_0 (\data_p2_reg[64] ),
        .\data_p2_reg[65]_0 (\data_p2_reg[65] ),
        .\data_p2_reg[66]_0 (\data_p2_reg[66] ),
        .\data_p2_reg[67]_0 (\data_p2_reg[67] ),
        .\data_p2_reg[68]_0 (\data_p2_reg[68] ),
        .\data_p2_reg[69]_0 (\data_p2_reg[69] ),
        .\data_p2_reg[70]_0 (\data_p2_reg[70] ),
        .\data_p2_reg[71]_0 (\data_p2_reg[71] ),
        .\data_p2_reg[72]_0 (\data_p2_reg[72] ),
        .\data_p2_reg[73]_0 (\data_p2_reg[73] ),
        .\data_p2_reg[74]_0 (\data_p2_reg[74] ),
        .\data_p2_reg[75]_0 (\data_p2_reg[75] ),
        .\data_p2_reg[76]_0 (\data_p2_reg[76] ),
        .\data_p2_reg[77]_0 (\data_p2_reg[77] ),
        .\data_p2_reg[78]_0 (\data_p2_reg[78] ),
        .\data_p2_reg[79]_0 (\data_p2_reg[79] ),
        .\data_p2_reg[80]_0 (\data_p2_reg[80] ),
        .\data_p2_reg[81]_0 (\data_p2_reg[81] ),
        .\data_p2_reg[82]_0 (\data_p2_reg[82] ),
        .\data_p2_reg[83]_0 (\data_p2_reg[83] ),
        .\data_p2_reg[84]_0 (\data_p2_reg[84] ),
        .\data_p2_reg[85]_0 (\data_p2_reg[85] ),
        .\data_p2_reg[86]_0 (\data_p2_reg[86] ),
        .\data_p2_reg[87]_0 (\data_p2_reg[87] ),
        .\data_p2_reg[88]_0 (\data_p2_reg[88] ),
        .\data_p2_reg[89]_0 (\data_p2_reg[89] ),
        .\data_p2_reg[90]_0 (\data_p2_reg[90] ),
        .\data_p2_reg[91]_0 (\data_p2_reg[91] ),
        .\data_p2_reg[92]_0 (\data_p2_reg[92] ),
        .\data_p2_reg[93]_0 (\data_p2_reg[93] ),
        .\data_p2_reg[94]_0 (\data_p2_reg[94] ),
        .\data_p2_reg[95]_0 (\data_p2_reg[95] ),
        .rs2f_rreq_ack(rs2f_rreq_ack),
        .s_ready_t_reg_0(s_ready_t_reg),
        .s_ready_t_reg_1(s_ready_t_reg_0),
        .s_ready_t_reg_2(s_ready_t_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[10] ),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1__0 
       (.I0(p_0_in[0]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1__0 
       (.I0(p_0_in[1]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[1] ),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1__0 
       (.I0(p_0_in[2]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[2] ),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1__0 
       (.I0(p_0_in[3]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[3] ),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1__0 
       (.I0(p_0_in[4]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[4] ),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1__0 
       (.I0(p_0_in[5]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[5] ),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1__0 
       (.I0(p_0_in[6]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[6] ),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1__0 
       (.I0(p_0_in[7]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[7] ),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1__0 
       (.I0(p_0_in[8]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[8] ),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1__0 
       (.I0(p_0_in[9]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[9] ),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1__0 
       (.I0(p_0_in[10]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[10] ),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1__0 
       (.I0(p_0_in[11]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[11] ),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1__0 
       (.I0(p_0_in[12]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[12] ),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1__0 
       (.I0(p_0_in[13]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[13] ),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1__0 
       (.I0(p_0_in[14]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[14] ),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1__0 
       (.I0(p_0_in[15]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[15] ),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1__0 
       (.I0(p_0_in[16]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[16] ),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1__0 
       (.I0(p_0_in[17]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[17] ),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1__0 
       (.I0(p_0_in[18]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[18] ),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1__0 
       (.I0(p_0_in[19]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[19] ),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[32]_i_1__0 
       (.I0(p_0_in[20]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[20] ),
        .O(sect_addr[32]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[33]_i_1__0 
       (.I0(p_0_in[21]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[21] ),
        .O(sect_addr[33]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[34]_i_1__0 
       (.I0(p_0_in[22]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[22] ),
        .O(sect_addr[34]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[35]_i_1__0 
       (.I0(p_0_in[23]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[23] ),
        .O(sect_addr[35]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[36]_i_1__0 
       (.I0(p_0_in[24]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[24] ),
        .O(sect_addr[36]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[37]_i_1__0 
       (.I0(p_0_in[25]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[25] ),
        .O(sect_addr[37]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[38]_i_1__0 
       (.I0(p_0_in[26]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[26] ),
        .O(sect_addr[38]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[39]_i_1__0 
       (.I0(p_0_in[27]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[27] ),
        .O(sect_addr[39]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[40]_i_1__0 
       (.I0(p_0_in[28]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[28] ),
        .O(sect_addr[40]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[41]_i_1__0 
       (.I0(p_0_in[29]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[29] ),
        .O(sect_addr[41]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[42]_i_1__0 
       (.I0(p_0_in[30]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[30] ),
        .O(sect_addr[42]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[43]_i_1__0 
       (.I0(p_0_in[31]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[31] ),
        .O(sect_addr[43]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[44]_i_1__0 
       (.I0(p_0_in[32]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[32] ),
        .O(sect_addr[44]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[45]_i_1__0 
       (.I0(p_0_in[33]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[33] ),
        .O(sect_addr[45]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[46]_i_1__0 
       (.I0(p_0_in[34]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[34] ),
        .O(sect_addr[46]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[47]_i_1__0 
       (.I0(p_0_in[35]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[35] ),
        .O(sect_addr[47]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[48]_i_1__0 
       (.I0(p_0_in[36]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[36] ),
        .O(sect_addr[48]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[49]_i_1__0 
       (.I0(p_0_in[37]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[37] ),
        .O(sect_addr[49]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[50]_i_1__0 
       (.I0(p_0_in[38]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[38] ),
        .O(sect_addr[50]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[51]_i_1__0 
       (.I0(p_0_in[39]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[39] ),
        .O(sect_addr[51]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[52]_i_1__0 
       (.I0(p_0_in[40]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[40] ),
        .O(sect_addr[52]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[53]_i_1__0 
       (.I0(p_0_in[41]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[41] ),
        .O(sect_addr[53]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[54]_i_1__0 
       (.I0(p_0_in[42]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[42] ),
        .O(sect_addr[54]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[55]_i_1__0 
       (.I0(p_0_in[43]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[43] ),
        .O(sect_addr[55]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[56]_i_1__0 
       (.I0(p_0_in[44]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[44] ),
        .O(sect_addr[56]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[57]_i_1__0 
       (.I0(p_0_in[45]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[45] ),
        .O(sect_addr[57]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[58]_i_1__0 
       (.I0(p_0_in[46]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[46] ),
        .O(sect_addr[58]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[59]_i_1__0 
       (.I0(p_0_in[47]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[47] ),
        .O(sect_addr[59]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[60]_i_1__0 
       (.I0(p_0_in[48]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[48] ),
        .O(sect_addr[60]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[61]_i_1__0 
       (.I0(p_0_in[49]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[49] ),
        .O(sect_addr[61]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[62]_i_1__0 
       (.I0(p_0_in[50]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[50] ),
        .O(sect_addr[62]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[63]_i_1__0 
       (.I0(p_0_in[51]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[51] ),
        .O(sect_addr[63]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_0_[10] ),
        .R(fifo_rctl_n_58));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_0_[11] ),
        .R(fifo_rctl_n_58));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_0_[12] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_0_[13] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_0_[14] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_0_[15] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_0_[16] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_0_[17] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_0_[18] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_0_[19] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_0_[20] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_0_[21] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_0_[22] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_0_[23] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_0_[24] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_0_[25] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_0_[26] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_0_[27] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_0_[28] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_0_[29] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[2]),
        .Q(\sect_addr_buf_reg_n_0_[2] ),
        .R(fifo_rctl_n_58));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_0_[30] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_0_[31] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[32]),
        .Q(\sect_addr_buf_reg_n_0_[32] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[33]),
        .Q(\sect_addr_buf_reg_n_0_[33] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[34]),
        .Q(\sect_addr_buf_reg_n_0_[34] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[35]),
        .Q(\sect_addr_buf_reg_n_0_[35] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[36]),
        .Q(\sect_addr_buf_reg_n_0_[36] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[37]),
        .Q(\sect_addr_buf_reg_n_0_[37] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[38]),
        .Q(\sect_addr_buf_reg_n_0_[38] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[39]),
        .Q(\sect_addr_buf_reg_n_0_[39] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_0_[3] ),
        .R(fifo_rctl_n_58));
  FDRE \sect_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[40]),
        .Q(\sect_addr_buf_reg_n_0_[40] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[41]),
        .Q(\sect_addr_buf_reg_n_0_[41] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[42]),
        .Q(\sect_addr_buf_reg_n_0_[42] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[43]),
        .Q(\sect_addr_buf_reg_n_0_[43] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[44]),
        .Q(\sect_addr_buf_reg_n_0_[44] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[45]),
        .Q(\sect_addr_buf_reg_n_0_[45] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[46]),
        .Q(\sect_addr_buf_reg_n_0_[46] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[47]),
        .Q(\sect_addr_buf_reg_n_0_[47] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[48]),
        .Q(\sect_addr_buf_reg_n_0_[48] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[49]),
        .Q(\sect_addr_buf_reg_n_0_[49] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_0_[4] ),
        .R(fifo_rctl_n_58));
  FDRE \sect_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[50]),
        .Q(\sect_addr_buf_reg_n_0_[50] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[51]),
        .Q(\sect_addr_buf_reg_n_0_[51] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[52]),
        .Q(\sect_addr_buf_reg_n_0_[52] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[53]),
        .Q(\sect_addr_buf_reg_n_0_[53] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[54]),
        .Q(\sect_addr_buf_reg_n_0_[54] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[55]),
        .Q(\sect_addr_buf_reg_n_0_[55] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[56]),
        .Q(\sect_addr_buf_reg_n_0_[56] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[57]),
        .Q(\sect_addr_buf_reg_n_0_[57] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[58]),
        .Q(\sect_addr_buf_reg_n_0_[58] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[59]),
        .Q(\sect_addr_buf_reg_n_0_[59] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_0_[5] ),
        .R(fifo_rctl_n_58));
  FDRE \sect_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[60]),
        .Q(\sect_addr_buf_reg_n_0_[60] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[61]),
        .Q(\sect_addr_buf_reg_n_0_[61] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[62]),
        .Q(\sect_addr_buf_reg_n_0_[62] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[63]),
        .Q(\sect_addr_buf_reg_n_0_[63] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_0_[6] ),
        .R(fifo_rctl_n_58));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_0_[7] ),
        .R(fifo_rctl_n_58));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_0_[8] ),
        .R(fifo_rctl_n_58));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_0_[9] ),
        .R(fifo_rctl_n_58));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry
       (.CI(\sect_cnt_reg_n_0_[0] ),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry_n_0,sect_cnt0_carry_n_1,sect_cnt0_carry_n_2,sect_cnt0_carry_n_3,sect_cnt0_carry_n_4,sect_cnt0_carry_n_5,sect_cnt0_carry_n_6,sect_cnt0_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:1]),
        .S({\sect_cnt_reg_n_0_[8] ,\sect_cnt_reg_n_0_[7] ,\sect_cnt_reg_n_0_[6] ,\sect_cnt_reg_n_0_[5] ,\sect_cnt_reg_n_0_[4] ,\sect_cnt_reg_n_0_[3] ,\sect_cnt_reg_n_0_[2] ,\sect_cnt_reg_n_0_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry__0_n_0,sect_cnt0_carry__0_n_1,sect_cnt0_carry__0_n_2,sect_cnt0_carry__0_n_3,sect_cnt0_carry__0_n_4,sect_cnt0_carry__0_n_5,sect_cnt0_carry__0_n_6,sect_cnt0_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:9]),
        .S({\sect_cnt_reg_n_0_[16] ,\sect_cnt_reg_n_0_[15] ,\sect_cnt_reg_n_0_[14] ,\sect_cnt_reg_n_0_[13] ,\sect_cnt_reg_n_0_[12] ,\sect_cnt_reg_n_0_[11] ,\sect_cnt_reg_n_0_[10] ,\sect_cnt_reg_n_0_[9] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry__1_n_0,sect_cnt0_carry__1_n_1,sect_cnt0_carry__1_n_2,sect_cnt0_carry__1_n_3,sect_cnt0_carry__1_n_4,sect_cnt0_carry__1_n_5,sect_cnt0_carry__1_n_6,sect_cnt0_carry__1_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[24:17]),
        .S({\sect_cnt_reg_n_0_[24] ,\sect_cnt_reg_n_0_[23] ,\sect_cnt_reg_n_0_[22] ,\sect_cnt_reg_n_0_[21] ,\sect_cnt_reg_n_0_[20] ,\sect_cnt_reg_n_0_[19] ,\sect_cnt_reg_n_0_[18] ,\sect_cnt_reg_n_0_[17] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry__2_n_0,sect_cnt0_carry__2_n_1,sect_cnt0_carry__2_n_2,sect_cnt0_carry__2_n_3,sect_cnt0_carry__2_n_4,sect_cnt0_carry__2_n_5,sect_cnt0_carry__2_n_6,sect_cnt0_carry__2_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[32:25]),
        .S({\sect_cnt_reg_n_0_[32] ,\sect_cnt_reg_n_0_[31] ,\sect_cnt_reg_n_0_[30] ,\sect_cnt_reg_n_0_[29] ,\sect_cnt_reg_n_0_[28] ,\sect_cnt_reg_n_0_[27] ,\sect_cnt_reg_n_0_[26] ,\sect_cnt_reg_n_0_[25] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_0),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry__3_n_0,sect_cnt0_carry__3_n_1,sect_cnt0_carry__3_n_2,sect_cnt0_carry__3_n_3,sect_cnt0_carry__3_n_4,sect_cnt0_carry__3_n_5,sect_cnt0_carry__3_n_6,sect_cnt0_carry__3_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[40:33]),
        .S({\sect_cnt_reg_n_0_[40] ,\sect_cnt_reg_n_0_[39] ,\sect_cnt_reg_n_0_[38] ,\sect_cnt_reg_n_0_[37] ,\sect_cnt_reg_n_0_[36] ,\sect_cnt_reg_n_0_[35] ,\sect_cnt_reg_n_0_[34] ,\sect_cnt_reg_n_0_[33] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__4
       (.CI(sect_cnt0_carry__3_n_0),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry__4_n_0,sect_cnt0_carry__4_n_1,sect_cnt0_carry__4_n_2,sect_cnt0_carry__4_n_3,sect_cnt0_carry__4_n_4,sect_cnt0_carry__4_n_5,sect_cnt0_carry__4_n_6,sect_cnt0_carry__4_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[48:41]),
        .S({\sect_cnt_reg_n_0_[48] ,\sect_cnt_reg_n_0_[47] ,\sect_cnt_reg_n_0_[46] ,\sect_cnt_reg_n_0_[45] ,\sect_cnt_reg_n_0_[44] ,\sect_cnt_reg_n_0_[43] ,\sect_cnt_reg_n_0_[42] ,\sect_cnt_reg_n_0_[41] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__5
       (.CI(sect_cnt0_carry__4_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_sect_cnt0_carry__5_CO_UNCONNECTED[7:2],sect_cnt0_carry__5_n_6,sect_cnt0_carry__5_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__5_O_UNCONNECTED[7:3],sect_cnt0[51:49]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,\sect_cnt_reg_n_0_[51] ,\sect_cnt_reg_n_0_[50] ,\sect_cnt_reg_n_0_[49] }));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_53),
        .Q(\sect_cnt_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_43),
        .Q(\sect_cnt_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_42),
        .Q(\sect_cnt_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_41),
        .Q(\sect_cnt_reg_n_0_[12] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_40),
        .Q(\sect_cnt_reg_n_0_[13] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_39),
        .Q(\sect_cnt_reg_n_0_[14] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_38),
        .Q(\sect_cnt_reg_n_0_[15] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_37),
        .Q(\sect_cnt_reg_n_0_[16] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_36),
        .Q(\sect_cnt_reg_n_0_[17] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_35),
        .Q(\sect_cnt_reg_n_0_[18] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_34),
        .Q(\sect_cnt_reg_n_0_[19] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_52),
        .Q(\sect_cnt_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[20] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_33),
        .Q(\sect_cnt_reg_n_0_[20] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[21] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_32),
        .Q(\sect_cnt_reg_n_0_[21] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[22] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_31),
        .Q(\sect_cnt_reg_n_0_[22] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[23] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_30),
        .Q(\sect_cnt_reg_n_0_[23] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[24] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_29),
        .Q(\sect_cnt_reg_n_0_[24] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[25] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_28),
        .Q(\sect_cnt_reg_n_0_[25] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[26] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_27),
        .Q(\sect_cnt_reg_n_0_[26] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[27] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_26),
        .Q(\sect_cnt_reg_n_0_[27] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[28] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_25),
        .Q(\sect_cnt_reg_n_0_[28] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[29] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_24),
        .Q(\sect_cnt_reg_n_0_[29] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_51),
        .Q(\sect_cnt_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[30] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_23),
        .Q(\sect_cnt_reg_n_0_[30] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[31] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_22),
        .Q(\sect_cnt_reg_n_0_[31] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[32] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_21),
        .Q(\sect_cnt_reg_n_0_[32] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[33] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_20),
        .Q(\sect_cnt_reg_n_0_[33] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[34] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_19),
        .Q(\sect_cnt_reg_n_0_[34] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[35] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_18),
        .Q(\sect_cnt_reg_n_0_[35] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[36] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_17),
        .Q(\sect_cnt_reg_n_0_[36] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[37] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_16),
        .Q(\sect_cnt_reg_n_0_[37] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[38] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_15),
        .Q(\sect_cnt_reg_n_0_[38] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[39] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_14),
        .Q(\sect_cnt_reg_n_0_[39] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_50),
        .Q(\sect_cnt_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[40] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_13),
        .Q(\sect_cnt_reg_n_0_[40] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[41] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_12),
        .Q(\sect_cnt_reg_n_0_[41] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[42] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_11),
        .Q(\sect_cnt_reg_n_0_[42] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[43] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_10),
        .Q(\sect_cnt_reg_n_0_[43] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[44] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_9),
        .Q(\sect_cnt_reg_n_0_[44] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[45] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_8),
        .Q(\sect_cnt_reg_n_0_[45] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[46] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_7),
        .Q(\sect_cnt_reg_n_0_[46] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[47] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_6),
        .Q(\sect_cnt_reg_n_0_[47] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[48] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_5),
        .Q(\sect_cnt_reg_n_0_[48] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[49] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_4),
        .Q(\sect_cnt_reg_n_0_[49] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_49),
        .Q(\sect_cnt_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[50] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_3),
        .Q(\sect_cnt_reg_n_0_[50] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[51] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_2),
        .Q(\sect_cnt_reg_n_0_[51] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_48),
        .Q(\sect_cnt_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_47),
        .Q(\sect_cnt_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_46),
        .Q(\sect_cnt_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_45),
        .Q(\sect_cnt_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_44),
        .Q(\sect_cnt_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_63),
        .D(fifo_rctl_n_69),
        .Q(p_1_in[0]),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_63),
        .D(fifo_rctl_n_70),
        .Q(p_1_in[1]),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_63),
        .D(fifo_rctl_n_71),
        .Q(p_1_in[2]),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_63),
        .D(fifo_rctl_n_72),
        .Q(p_1_in[3]),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_63),
        .D(fifo_rctl_n_73),
        .Q(\sect_len_buf_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_63),
        .D(fifo_rctl_n_74),
        .Q(\sect_len_buf_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_63),
        .D(fifo_rctl_n_75),
        .Q(\sect_len_buf_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_63),
        .D(fifo_rctl_n_76),
        .Q(\sect_len_buf_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_63),
        .D(fifo_rctl_n_77),
        .Q(\sect_len_buf_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_63),
        .D(fifo_rctl_n_78),
        .Q(\sect_len_buf_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[10] ),
        .Q(\start_addr_buf_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[11] ),
        .Q(\start_addr_buf_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[12] ),
        .Q(p_0_in[0]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[13] ),
        .Q(p_0_in[1]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[14] ),
        .Q(p_0_in[2]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[15] ),
        .Q(p_0_in[3]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[16] ),
        .Q(p_0_in[4]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[17] ),
        .Q(p_0_in[5]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[18] ),
        .Q(p_0_in[6]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[19] ),
        .Q(p_0_in[7]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[20] ),
        .Q(p_0_in[8]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[21] ),
        .Q(p_0_in[9]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[22] ),
        .Q(p_0_in[10]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[23] ),
        .Q(p_0_in[11]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[24] ),
        .Q(p_0_in[12]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[25] ),
        .Q(p_0_in[13]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[26] ),
        .Q(p_0_in[14]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[27] ),
        .Q(p_0_in[15]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[28] ),
        .Q(p_0_in[16]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[29] ),
        .Q(p_0_in[17]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[2] ),
        .Q(\start_addr_buf_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[30] ),
        .Q(p_0_in[18]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[31] ),
        .Q(p_0_in[19]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[32] ),
        .Q(p_0_in[20]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[33] ),
        .Q(p_0_in[21]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[34] ),
        .Q(p_0_in[22]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[35] ),
        .Q(p_0_in[23]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[36] ),
        .Q(p_0_in[24]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[37] ),
        .Q(p_0_in[25]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[38] ),
        .Q(p_0_in[26]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[39] ),
        .Q(p_0_in[27]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[3] ),
        .Q(\start_addr_buf_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[40] ),
        .Q(p_0_in[28]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[41] ),
        .Q(p_0_in[29]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[42] ),
        .Q(p_0_in[30]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[43] ),
        .Q(p_0_in[31]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[44] ),
        .Q(p_0_in[32]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[45] ),
        .Q(p_0_in[33]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[46] ),
        .Q(p_0_in[34]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[47] ),
        .Q(p_0_in[35]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[48] ),
        .Q(p_0_in[36]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[49] ),
        .Q(p_0_in[37]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[4] ),
        .Q(\start_addr_buf_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[50] ),
        .Q(p_0_in[38]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[51] ),
        .Q(p_0_in[39]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[52] ),
        .Q(p_0_in[40]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[53] ),
        .Q(p_0_in[41]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[54] ),
        .Q(p_0_in[42]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[55] ),
        .Q(p_0_in[43]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[56] ),
        .Q(p_0_in[44]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[57] ),
        .Q(p_0_in[45]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[58] ),
        .Q(p_0_in[46]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[59] ),
        .Q(p_0_in[47]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[5] ),
        .Q(\start_addr_buf_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[60] ),
        .Q(p_0_in[48]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[61] ),
        .Q(p_0_in[49]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[62] ),
        .Q(p_0_in[50]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[63] ),
        .Q(p_0_in[51]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[6] ),
        .Q(\start_addr_buf_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[7] ),
        .Q(\start_addr_buf_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[8] ),
        .Q(\start_addr_buf_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[9] ),
        .Q(\start_addr_buf_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[8]),
        .Q(\start_addr_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[9]),
        .Q(\start_addr_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[10]),
        .Q(\start_addr_reg_n_0_[12] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[11]),
        .Q(\start_addr_reg_n_0_[13] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[12]),
        .Q(\start_addr_reg_n_0_[14] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[13]),
        .Q(\start_addr_reg_n_0_[15] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[14]),
        .Q(\start_addr_reg_n_0_[16] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[15]),
        .Q(\start_addr_reg_n_0_[17] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[16]),
        .Q(\start_addr_reg_n_0_[18] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[17]),
        .Q(\start_addr_reg_n_0_[19] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[18]),
        .Q(\start_addr_reg_n_0_[20] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[19]),
        .Q(\start_addr_reg_n_0_[21] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[20]),
        .Q(\start_addr_reg_n_0_[22] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[21]),
        .Q(\start_addr_reg_n_0_[23] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[22]),
        .Q(\start_addr_reg_n_0_[24] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[23]),
        .Q(\start_addr_reg_n_0_[25] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[24]),
        .Q(\start_addr_reg_n_0_[26] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[25]),
        .Q(\start_addr_reg_n_0_[27] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[26]),
        .Q(\start_addr_reg_n_0_[28] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[27]),
        .Q(\start_addr_reg_n_0_[29] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[0]),
        .Q(\start_addr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[28]),
        .Q(\start_addr_reg_n_0_[30] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[29]),
        .Q(\start_addr_reg_n_0_[31] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[32] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[30]),
        .Q(\start_addr_reg_n_0_[32] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[33] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[31]),
        .Q(\start_addr_reg_n_0_[33] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[34] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[32]),
        .Q(\start_addr_reg_n_0_[34] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[35] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[33]),
        .Q(\start_addr_reg_n_0_[35] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[36] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[34]),
        .Q(\start_addr_reg_n_0_[36] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[37] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[35]),
        .Q(\start_addr_reg_n_0_[37] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[38] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[36]),
        .Q(\start_addr_reg_n_0_[38] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[39] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[37]),
        .Q(\start_addr_reg_n_0_[39] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[1]),
        .Q(\start_addr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[40] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[38]),
        .Q(\start_addr_reg_n_0_[40] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[41] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[39]),
        .Q(\start_addr_reg_n_0_[41] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[42] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[40]),
        .Q(\start_addr_reg_n_0_[42] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[43] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[41]),
        .Q(\start_addr_reg_n_0_[43] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[44] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[42]),
        .Q(\start_addr_reg_n_0_[44] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[45] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[43]),
        .Q(\start_addr_reg_n_0_[45] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[46] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[44]),
        .Q(\start_addr_reg_n_0_[46] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[47] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[45]),
        .Q(\start_addr_reg_n_0_[47] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[48] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[46]),
        .Q(\start_addr_reg_n_0_[48] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[49] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[47]),
        .Q(\start_addr_reg_n_0_[49] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[2]),
        .Q(\start_addr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[50] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[48]),
        .Q(\start_addr_reg_n_0_[50] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[51] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[49]),
        .Q(\start_addr_reg_n_0_[51] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[52] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[50]),
        .Q(\start_addr_reg_n_0_[52] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[53] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[51]),
        .Q(\start_addr_reg_n_0_[53] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[54] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[52]),
        .Q(\start_addr_reg_n_0_[54] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[55] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[53]),
        .Q(\start_addr_reg_n_0_[55] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[56] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[54]),
        .Q(\start_addr_reg_n_0_[56] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[57] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[55]),
        .Q(\start_addr_reg_n_0_[57] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[58] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[56]),
        .Q(\start_addr_reg_n_0_[58] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[59] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[57]),
        .Q(\start_addr_reg_n_0_[59] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[3]),
        .Q(\start_addr_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[60] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[58]),
        .Q(\start_addr_reg_n_0_[60] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[61] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[59]),
        .Q(\start_addr_reg_n_0_[61] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[62] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[60]),
        .Q(\start_addr_reg_n_0_[62] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[63] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[61]),
        .Q(\start_addr_reg_n_0_[63] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[4]),
        .Q(\start_addr_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[5]),
        .Q(\start_addr_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[6]),
        .Q(\start_addr_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[7]),
        .Q(\start_addr_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "krnl_vadd_gmem_m_axi_reg_slice" *) 
module system_krnl_vadd_1_0_krnl_vadd_gmem_m_axi_reg_slice
   (Q,
    ap_NS_fsm,
    \data_p1_reg[95]_0 ,
    ap_rst_n_inv,
    ap_clk,
    s_ready_t_reg_0,
    rs2f_wreq_ack,
    \data_p2_reg[61]_0 ,
    \data_p2_reg[64]_0 ,
    \data_p2_reg[65]_0 ,
    \data_p2_reg[66]_0 ,
    \data_p2_reg[67]_0 ,
    \data_p2_reg[68]_0 ,
    \data_p2_reg[69]_0 ,
    \data_p2_reg[70]_0 ,
    \data_p2_reg[71]_0 ,
    \data_p2_reg[72]_0 ,
    \data_p2_reg[73]_0 ,
    \data_p2_reg[74]_0 ,
    \data_p2_reg[75]_0 ,
    \data_p2_reg[76]_0 ,
    \data_p2_reg[77]_0 ,
    \data_p2_reg[78]_0 ,
    \data_p2_reg[79]_0 ,
    \data_p2_reg[80]_0 ,
    \data_p2_reg[81]_0 ,
    \data_p2_reg[82]_0 ,
    \data_p2_reg[83]_0 ,
    \data_p2_reg[84]_0 ,
    \data_p2_reg[85]_0 ,
    \data_p2_reg[86]_0 ,
    \data_p2_reg[87]_0 ,
    \data_p2_reg[88]_0 ,
    \data_p2_reg[89]_0 ,
    \data_p2_reg[90]_0 ,
    \data_p2_reg[91]_0 ,
    \data_p2_reg[92]_0 ,
    \data_p2_reg[93]_0 ,
    \data_p2_reg[94]_0 ,
    \data_p2_reg[95]_0 );
  output [0:0]Q;
  output [1:0]ap_NS_fsm;
  output [93:0]\data_p1_reg[95]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input [1:0]s_ready_t_reg_0;
  input rs2f_wreq_ack;
  input [61:0]\data_p2_reg[61]_0 ;
  input \data_p2_reg[64]_0 ;
  input \data_p2_reg[65]_0 ;
  input \data_p2_reg[66]_0 ;
  input \data_p2_reg[67]_0 ;
  input \data_p2_reg[68]_0 ;
  input \data_p2_reg[69]_0 ;
  input \data_p2_reg[70]_0 ;
  input \data_p2_reg[71]_0 ;
  input [0:0]\data_p2_reg[72]_0 ;
  input \data_p2_reg[73]_0 ;
  input \data_p2_reg[74]_0 ;
  input \data_p2_reg[75]_0 ;
  input \data_p2_reg[76]_0 ;
  input \data_p2_reg[77]_0 ;
  input \data_p2_reg[78]_0 ;
  input \data_p2_reg[79]_0 ;
  input \data_p2_reg[80]_0 ;
  input \data_p2_reg[81]_0 ;
  input \data_p2_reg[82]_0 ;
  input \data_p2_reg[83]_0 ;
  input \data_p2_reg[84]_0 ;
  input \data_p2_reg[85]_0 ;
  input \data_p2_reg[86]_0 ;
  input \data_p2_reg[87]_0 ;
  input \data_p2_reg[88]_0 ;
  input \data_p2_reg[89]_0 ;
  input \data_p2_reg[90]_0 ;
  input \data_p2_reg[91]_0 ;
  input \data_p2_reg[92]_0 ;
  input \data_p2_reg[93]_0 ;
  input \data_p2_reg[94]_0 ;
  input \data_p2_reg[95]_0 ;

  wire [0:0]Q;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \data_p1[0]_i_1_n_0 ;
  wire \data_p1[10]_i_1_n_0 ;
  wire \data_p1[11]_i_1_n_0 ;
  wire \data_p1[12]_i_1_n_0 ;
  wire \data_p1[13]_i_1_n_0 ;
  wire \data_p1[14]_i_1_n_0 ;
  wire \data_p1[15]_i_1_n_0 ;
  wire \data_p1[16]_i_1_n_0 ;
  wire \data_p1[17]_i_1_n_0 ;
  wire \data_p1[18]_i_1_n_0 ;
  wire \data_p1[19]_i_1_n_0 ;
  wire \data_p1[1]_i_1_n_0 ;
  wire \data_p1[20]_i_1_n_0 ;
  wire \data_p1[21]_i_1_n_0 ;
  wire \data_p1[22]_i_1_n_0 ;
  wire \data_p1[23]_i_1_n_0 ;
  wire \data_p1[24]_i_1_n_0 ;
  wire \data_p1[25]_i_1_n_0 ;
  wire \data_p1[26]_i_1_n_0 ;
  wire \data_p1[27]_i_1_n_0 ;
  wire \data_p1[28]_i_1_n_0 ;
  wire \data_p1[29]_i_1_n_0 ;
  wire \data_p1[2]_i_1_n_0 ;
  wire \data_p1[30]_i_1_n_0 ;
  wire \data_p1[31]_i_1__0_n_0 ;
  wire \data_p1[32]_i_1_n_0 ;
  wire \data_p1[33]_i_1_n_0 ;
  wire \data_p1[34]_i_1_n_0 ;
  wire \data_p1[35]_i_1_n_0 ;
  wire \data_p1[36]_i_1_n_0 ;
  wire \data_p1[37]_i_1_n_0 ;
  wire \data_p1[38]_i_1_n_0 ;
  wire \data_p1[39]_i_1_n_0 ;
  wire \data_p1[3]_i_1_n_0 ;
  wire \data_p1[40]_i_1_n_0 ;
  wire \data_p1[41]_i_1_n_0 ;
  wire \data_p1[42]_i_1_n_0 ;
  wire \data_p1[43]_i_1_n_0 ;
  wire \data_p1[44]_i_1_n_0 ;
  wire \data_p1[45]_i_1_n_0 ;
  wire \data_p1[46]_i_1_n_0 ;
  wire \data_p1[47]_i_1_n_0 ;
  wire \data_p1[48]_i_1_n_0 ;
  wire \data_p1[49]_i_1_n_0 ;
  wire \data_p1[4]_i_1_n_0 ;
  wire \data_p1[50]_i_1_n_0 ;
  wire \data_p1[51]_i_1_n_0 ;
  wire \data_p1[52]_i_1_n_0 ;
  wire \data_p1[53]_i_1_n_0 ;
  wire \data_p1[54]_i_1_n_0 ;
  wire \data_p1[55]_i_1_n_0 ;
  wire \data_p1[56]_i_1_n_0 ;
  wire \data_p1[57]_i_1_n_0 ;
  wire \data_p1[58]_i_1_n_0 ;
  wire \data_p1[59]_i_1_n_0 ;
  wire \data_p1[5]_i_1_n_0 ;
  wire \data_p1[60]_i_1_n_0 ;
  wire \data_p1[61]_i_1_n_0 ;
  wire \data_p1[64]_i_1_n_0 ;
  wire \data_p1[65]_i_1_n_0 ;
  wire \data_p1[66]_i_1_n_0 ;
  wire \data_p1[67]_i_1_n_0 ;
  wire \data_p1[68]_i_1_n_0 ;
  wire \data_p1[69]_i_1_n_0 ;
  wire \data_p1[6]_i_1_n_0 ;
  wire \data_p1[70]_i_1_n_0 ;
  wire \data_p1[71]_i_1_n_0 ;
  wire \data_p1[72]_i_1_n_0 ;
  wire \data_p1[73]_i_1_n_0 ;
  wire \data_p1[74]_i_1_n_0 ;
  wire \data_p1[75]_i_1_n_0 ;
  wire \data_p1[76]_i_1_n_0 ;
  wire \data_p1[77]_i_1_n_0 ;
  wire \data_p1[78]_i_1_n_0 ;
  wire \data_p1[79]_i_1_n_0 ;
  wire \data_p1[7]_i_1_n_0 ;
  wire \data_p1[80]_i_1_n_0 ;
  wire \data_p1[81]_i_1_n_0 ;
  wire \data_p1[82]_i_1_n_0 ;
  wire \data_p1[83]_i_1_n_0 ;
  wire \data_p1[84]_i_1_n_0 ;
  wire \data_p1[85]_i_1_n_0 ;
  wire \data_p1[86]_i_1_n_0 ;
  wire \data_p1[87]_i_1_n_0 ;
  wire \data_p1[88]_i_1_n_0 ;
  wire \data_p1[89]_i_1_n_0 ;
  wire \data_p1[8]_i_1_n_0 ;
  wire \data_p1[90]_i_1_n_0 ;
  wire \data_p1[91]_i_1_n_0 ;
  wire \data_p1[92]_i_1_n_0 ;
  wire \data_p1[93]_i_1_n_0 ;
  wire \data_p1[94]_i_1_n_0 ;
  wire \data_p1[95]_i_2_n_0 ;
  wire \data_p1[9]_i_1_n_0 ;
  wire [93:0]\data_p1_reg[95]_0 ;
  wire [95:0]data_p2;
  wire [61:0]\data_p2_reg[61]_0 ;
  wire \data_p2_reg[64]_0 ;
  wire \data_p2_reg[65]_0 ;
  wire \data_p2_reg[66]_0 ;
  wire \data_p2_reg[67]_0 ;
  wire \data_p2_reg[68]_0 ;
  wire \data_p2_reg[69]_0 ;
  wire \data_p2_reg[70]_0 ;
  wire \data_p2_reg[71]_0 ;
  wire [0:0]\data_p2_reg[72]_0 ;
  wire \data_p2_reg[73]_0 ;
  wire \data_p2_reg[74]_0 ;
  wire \data_p2_reg[75]_0 ;
  wire \data_p2_reg[76]_0 ;
  wire \data_p2_reg[77]_0 ;
  wire \data_p2_reg[78]_0 ;
  wire \data_p2_reg[79]_0 ;
  wire \data_p2_reg[80]_0 ;
  wire \data_p2_reg[81]_0 ;
  wire \data_p2_reg[82]_0 ;
  wire \data_p2_reg[83]_0 ;
  wire \data_p2_reg[84]_0 ;
  wire \data_p2_reg[85]_0 ;
  wire \data_p2_reg[86]_0 ;
  wire \data_p2_reg[87]_0 ;
  wire \data_p2_reg[88]_0 ;
  wire \data_p2_reg[89]_0 ;
  wire \data_p2_reg[90]_0 ;
  wire \data_p2_reg[91]_0 ;
  wire \data_p2_reg[92]_0 ;
  wire \data_p2_reg[93]_0 ;
  wire \data_p2_reg[94]_0 ;
  wire \data_p2_reg[95]_0 ;
  wire gmem_AWREADY;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire rs2f_wreq_ack;
  wire s_ready_t_i_1__0_n_0;
  wire [1:0]s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__0_n_0 ;
  wire \state[1]_i_1__0_n_0 ;
  wire [1:0]state__0;

  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT5 #(
    .INIT(32'h000008F0)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(rs2f_wreq_ack),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT5 #(
    .INIT(32'h08F80708)) 
    \FSM_sequential_state[1]_i_1__0 
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(rs2f_wreq_ack),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[143]_i_1 
       (.I0(gmem_AWREADY),
        .I1(s_ready_t_reg_0[1]),
        .I2(s_ready_t_reg_0[0]),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[144]_i_1 
       (.I0(gmem_AWREADY),
        .I1(s_ready_t_reg_0[1]),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'h80FF808080008080)) 
    \data_p1[0]_i_1 
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .I2(\data_p2_reg[61]_0 [0]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[0]),
        .O(\data_p1[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80FF808080008080)) 
    \data_p1[10]_i_1 
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .I2(\data_p2_reg[61]_0 [10]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[10]),
        .O(\data_p1[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80FF808080008080)) 
    \data_p1[11]_i_1 
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .I2(\data_p2_reg[61]_0 [11]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[11]),
        .O(\data_p1[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80FF808080008080)) 
    \data_p1[12]_i_1 
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .I2(\data_p2_reg[61]_0 [12]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[12]),
        .O(\data_p1[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80FF808080008080)) 
    \data_p1[13]_i_1 
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .I2(\data_p2_reg[61]_0 [13]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[13]),
        .O(\data_p1[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80FF808080008080)) 
    \data_p1[14]_i_1 
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .I2(\data_p2_reg[61]_0 [14]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[14]),
        .O(\data_p1[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80FF808080008080)) 
    \data_p1[15]_i_1 
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .I2(\data_p2_reg[61]_0 [15]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[15]),
        .O(\data_p1[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80FF808080008080)) 
    \data_p1[16]_i_1 
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .I2(\data_p2_reg[61]_0 [16]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[16]),
        .O(\data_p1[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80FF808080008080)) 
    \data_p1[17]_i_1 
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .I2(\data_p2_reg[61]_0 [17]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[17]),
        .O(\data_p1[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80FF808080008080)) 
    \data_p1[18]_i_1 
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .I2(\data_p2_reg[61]_0 [18]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[18]),
        .O(\data_p1[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80FF808080008080)) 
    \data_p1[19]_i_1 
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .I2(\data_p2_reg[61]_0 [19]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[19]),
        .O(\data_p1[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80FF808080008080)) 
    \data_p1[1]_i_1 
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .I2(\data_p2_reg[61]_0 [1]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[1]),
        .O(\data_p1[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80FF808080008080)) 
    \data_p1[20]_i_1 
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .I2(\data_p2_reg[61]_0 [20]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[20]),
        .O(\data_p1[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80FF808080008080)) 
    \data_p1[21]_i_1 
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .I2(\data_p2_reg[61]_0 [21]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[21]),
        .O(\data_p1[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80FF808080008080)) 
    \data_p1[22]_i_1 
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .I2(\data_p2_reg[61]_0 [22]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[22]),
        .O(\data_p1[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80FF808080008080)) 
    \data_p1[23]_i_1 
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .I2(\data_p2_reg[61]_0 [23]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[23]),
        .O(\data_p1[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80FF808080008080)) 
    \data_p1[24]_i_1 
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .I2(\data_p2_reg[61]_0 [24]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[24]),
        .O(\data_p1[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80FF808080008080)) 
    \data_p1[25]_i_1 
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .I2(\data_p2_reg[61]_0 [25]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[25]),
        .O(\data_p1[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80FF808080008080)) 
    \data_p1[26]_i_1 
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .I2(\data_p2_reg[61]_0 [26]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[26]),
        .O(\data_p1[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80FF808080008080)) 
    \data_p1[27]_i_1 
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .I2(\data_p2_reg[61]_0 [27]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[27]),
        .O(\data_p1[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80FF808080008080)) 
    \data_p1[28]_i_1 
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .I2(\data_p2_reg[61]_0 [28]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[28]),
        .O(\data_p1[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80FF808080008080)) 
    \data_p1[29]_i_1 
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .I2(\data_p2_reg[61]_0 [29]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[29]),
        .O(\data_p1[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80FF808080008080)) 
    \data_p1[2]_i_1 
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .I2(\data_p2_reg[61]_0 [2]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[2]),
        .O(\data_p1[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80FF808080008080)) 
    \data_p1[30]_i_1 
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .I2(\data_p2_reg[61]_0 [30]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[30]),
        .O(\data_p1[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80FF808080008080)) 
    \data_p1[31]_i_1__0 
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .I2(\data_p2_reg[61]_0 [31]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[31]),
        .O(\data_p1[31]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h80FF808080008080)) 
    \data_p1[32]_i_1 
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .I2(\data_p2_reg[61]_0 [32]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[32]),
        .O(\data_p1[32]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80FF808080008080)) 
    \data_p1[33]_i_1 
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .I2(\data_p2_reg[61]_0 [33]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[33]),
        .O(\data_p1[33]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80FF808080008080)) 
    \data_p1[34]_i_1 
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .I2(\data_p2_reg[61]_0 [34]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[34]),
        .O(\data_p1[34]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80FF808080008080)) 
    \data_p1[35]_i_1 
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .I2(\data_p2_reg[61]_0 [35]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[35]),
        .O(\data_p1[35]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80FF808080008080)) 
    \data_p1[36]_i_1 
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .I2(\data_p2_reg[61]_0 [36]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[36]),
        .O(\data_p1[36]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80FF808080008080)) 
    \data_p1[37]_i_1 
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .I2(\data_p2_reg[61]_0 [37]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[37]),
        .O(\data_p1[37]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80FF808080008080)) 
    \data_p1[38]_i_1 
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .I2(\data_p2_reg[61]_0 [38]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[38]),
        .O(\data_p1[38]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80FF808080008080)) 
    \data_p1[39]_i_1 
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .I2(\data_p2_reg[61]_0 [39]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[39]),
        .O(\data_p1[39]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80FF808080008080)) 
    \data_p1[3]_i_1 
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .I2(\data_p2_reg[61]_0 [3]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[3]),
        .O(\data_p1[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80FF808080008080)) 
    \data_p1[40]_i_1 
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .I2(\data_p2_reg[61]_0 [40]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[40]),
        .O(\data_p1[40]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80FF808080008080)) 
    \data_p1[41]_i_1 
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .I2(\data_p2_reg[61]_0 [41]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[41]),
        .O(\data_p1[41]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80FF808080008080)) 
    \data_p1[42]_i_1 
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .I2(\data_p2_reg[61]_0 [42]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[42]),
        .O(\data_p1[42]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80FF808080008080)) 
    \data_p1[43]_i_1 
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .I2(\data_p2_reg[61]_0 [43]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[43]),
        .O(\data_p1[43]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80FF808080008080)) 
    \data_p1[44]_i_1 
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .I2(\data_p2_reg[61]_0 [44]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[44]),
        .O(\data_p1[44]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80FF808080008080)) 
    \data_p1[45]_i_1 
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .I2(\data_p2_reg[61]_0 [45]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[45]),
        .O(\data_p1[45]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80FF808080008080)) 
    \data_p1[46]_i_1 
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .I2(\data_p2_reg[61]_0 [46]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[46]),
        .O(\data_p1[46]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80FF808080008080)) 
    \data_p1[47]_i_1 
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .I2(\data_p2_reg[61]_0 [47]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[47]),
        .O(\data_p1[47]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80FF808080008080)) 
    \data_p1[48]_i_1 
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .I2(\data_p2_reg[61]_0 [48]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[48]),
        .O(\data_p1[48]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80FF808080008080)) 
    \data_p1[49]_i_1 
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .I2(\data_p2_reg[61]_0 [49]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[49]),
        .O(\data_p1[49]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80FF808080008080)) 
    \data_p1[4]_i_1 
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .I2(\data_p2_reg[61]_0 [4]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[4]),
        .O(\data_p1[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80FF808080008080)) 
    \data_p1[50]_i_1 
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .I2(\data_p2_reg[61]_0 [50]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[50]),
        .O(\data_p1[50]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80FF808080008080)) 
    \data_p1[51]_i_1 
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .I2(\data_p2_reg[61]_0 [51]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[51]),
        .O(\data_p1[51]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80FF808080008080)) 
    \data_p1[52]_i_1 
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .I2(\data_p2_reg[61]_0 [52]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[52]),
        .O(\data_p1[52]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80FF808080008080)) 
    \data_p1[53]_i_1 
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .I2(\data_p2_reg[61]_0 [53]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[53]),
        .O(\data_p1[53]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80FF808080008080)) 
    \data_p1[54]_i_1 
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .I2(\data_p2_reg[61]_0 [54]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[54]),
        .O(\data_p1[54]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80FF808080008080)) 
    \data_p1[55]_i_1 
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .I2(\data_p2_reg[61]_0 [55]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[55]),
        .O(\data_p1[55]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80FF808080008080)) 
    \data_p1[56]_i_1 
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .I2(\data_p2_reg[61]_0 [56]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[56]),
        .O(\data_p1[56]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80FF808080008080)) 
    \data_p1[57]_i_1 
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .I2(\data_p2_reg[61]_0 [57]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[57]),
        .O(\data_p1[57]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80FF808080008080)) 
    \data_p1[58]_i_1 
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .I2(\data_p2_reg[61]_0 [58]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[58]),
        .O(\data_p1[58]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80FF808080008080)) 
    \data_p1[59]_i_1 
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .I2(\data_p2_reg[61]_0 [59]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[59]),
        .O(\data_p1[59]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80FF808080008080)) 
    \data_p1[5]_i_1 
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .I2(\data_p2_reg[61]_0 [5]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[5]),
        .O(\data_p1[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80FF808080008080)) 
    \data_p1[60]_i_1 
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .I2(\data_p2_reg[61]_0 [60]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[60]),
        .O(\data_p1[60]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80FF808080008080)) 
    \data_p1[61]_i_1 
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .I2(\data_p2_reg[61]_0 [61]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[61]),
        .O(\data_p1[61]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80FF808080008080)) 
    \data_p1[64]_i_1 
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .I2(\data_p2_reg[64]_0 ),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[64]),
        .O(\data_p1[64]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80FF808080008080)) 
    \data_p1[65]_i_1 
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .I2(\data_p2_reg[65]_0 ),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[65]),
        .O(\data_p1[65]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80FF808080008080)) 
    \data_p1[66]_i_1 
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .I2(\data_p2_reg[66]_0 ),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[66]),
        .O(\data_p1[66]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80FF808080008080)) 
    \data_p1[67]_i_1 
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .I2(\data_p2_reg[67]_0 ),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[67]),
        .O(\data_p1[67]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80FF808080008080)) 
    \data_p1[68]_i_1 
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .I2(\data_p2_reg[68]_0 ),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[68]),
        .O(\data_p1[68]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80FF808080008080)) 
    \data_p1[69]_i_1 
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .I2(\data_p2_reg[69]_0 ),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[69]),
        .O(\data_p1[69]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80FF808080008080)) 
    \data_p1[6]_i_1 
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .I2(\data_p2_reg[61]_0 [6]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[6]),
        .O(\data_p1[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80FF808080008080)) 
    \data_p1[70]_i_1 
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .I2(\data_p2_reg[70]_0 ),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[70]),
        .O(\data_p1[70]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80FF808080008080)) 
    \data_p1[71]_i_1 
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .I2(\data_p2_reg[71]_0 ),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[71]),
        .O(\data_p1[71]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80FF808080008080)) 
    \data_p1[72]_i_1 
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .I2(\data_p2_reg[72]_0 ),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[72]),
        .O(\data_p1[72]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80FF808080008080)) 
    \data_p1[73]_i_1 
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .I2(\data_p2_reg[73]_0 ),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[73]),
        .O(\data_p1[73]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80FF808080008080)) 
    \data_p1[74]_i_1 
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .I2(\data_p2_reg[74]_0 ),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[74]),
        .O(\data_p1[74]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80FF808080008080)) 
    \data_p1[75]_i_1 
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .I2(\data_p2_reg[75]_0 ),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[75]),
        .O(\data_p1[75]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80FF808080008080)) 
    \data_p1[76]_i_1 
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .I2(\data_p2_reg[76]_0 ),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[76]),
        .O(\data_p1[76]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80FF808080008080)) 
    \data_p1[77]_i_1 
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .I2(\data_p2_reg[77]_0 ),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[77]),
        .O(\data_p1[77]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80FF808080008080)) 
    \data_p1[78]_i_1 
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .I2(\data_p2_reg[78]_0 ),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[78]),
        .O(\data_p1[78]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80FF808080008080)) 
    \data_p1[79]_i_1 
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .I2(\data_p2_reg[79]_0 ),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[79]),
        .O(\data_p1[79]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80FF808080008080)) 
    \data_p1[7]_i_1 
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .I2(\data_p2_reg[61]_0 [7]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[7]),
        .O(\data_p1[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80FF808080008080)) 
    \data_p1[80]_i_1 
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .I2(\data_p2_reg[80]_0 ),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[80]),
        .O(\data_p1[80]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80FF808080008080)) 
    \data_p1[81]_i_1 
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .I2(\data_p2_reg[81]_0 ),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[81]),
        .O(\data_p1[81]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80FF808080008080)) 
    \data_p1[82]_i_1 
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .I2(\data_p2_reg[82]_0 ),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[82]),
        .O(\data_p1[82]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80FF808080008080)) 
    \data_p1[83]_i_1 
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .I2(\data_p2_reg[83]_0 ),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[83]),
        .O(\data_p1[83]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80FF808080008080)) 
    \data_p1[84]_i_1 
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .I2(\data_p2_reg[84]_0 ),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[84]),
        .O(\data_p1[84]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80FF808080008080)) 
    \data_p1[85]_i_1 
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .I2(\data_p2_reg[85]_0 ),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[85]),
        .O(\data_p1[85]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80FF808080008080)) 
    \data_p1[86]_i_1 
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .I2(\data_p2_reg[86]_0 ),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[86]),
        .O(\data_p1[86]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80FF808080008080)) 
    \data_p1[87]_i_1 
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .I2(\data_p2_reg[87]_0 ),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[87]),
        .O(\data_p1[87]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80FF808080008080)) 
    \data_p1[88]_i_1 
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .I2(\data_p2_reg[88]_0 ),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[88]),
        .O(\data_p1[88]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80FF808080008080)) 
    \data_p1[89]_i_1 
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .I2(\data_p2_reg[89]_0 ),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[89]),
        .O(\data_p1[89]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80FF808080008080)) 
    \data_p1[8]_i_1 
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .I2(\data_p2_reg[61]_0 [8]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[8]),
        .O(\data_p1[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80FF808080008080)) 
    \data_p1[90]_i_1 
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .I2(\data_p2_reg[90]_0 ),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[90]),
        .O(\data_p1[90]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80FF808080008080)) 
    \data_p1[91]_i_1 
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .I2(\data_p2_reg[91]_0 ),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[91]),
        .O(\data_p1[91]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80FF808080008080)) 
    \data_p1[92]_i_1 
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .I2(\data_p2_reg[92]_0 ),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[92]),
        .O(\data_p1[92]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80FF808080008080)) 
    \data_p1[93]_i_1 
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .I2(\data_p2_reg[93]_0 ),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[93]),
        .O(\data_p1[93]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80FF808080008080)) 
    \data_p1[94]_i_1 
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .I2(\data_p2_reg[94]_0 ),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[94]),
        .O(\data_p1[94]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4D404040)) 
    \data_p1[95]_i_1 
       (.I0(state__0[1]),
        .I1(rs2f_wreq_ack),
        .I2(state__0[0]),
        .I3(s_ready_t_reg_0[1]),
        .I4(gmem_AWREADY),
        .O(load_p1));
  LUT6 #(
    .INIT(64'h80FF808080008080)) 
    \data_p1[95]_i_2 
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .I2(\data_p2_reg[95]_0 ),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[95]),
        .O(\data_p1[95]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h80FF808080008080)) 
    \data_p1[9]_i_1 
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .I2(\data_p2_reg[61]_0 [9]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[9]),
        .O(\data_p1[9]_i_1_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [61]),
        .R(1'b0));
  FDRE \data_p1_reg[64] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[64]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [62]),
        .R(1'b0));
  FDRE \data_p1_reg[65] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[65]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [63]),
        .R(1'b0));
  FDRE \data_p1_reg[66] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[66]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [64]),
        .R(1'b0));
  FDRE \data_p1_reg[67] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[67]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [65]),
        .R(1'b0));
  FDRE \data_p1_reg[68] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[68]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [66]),
        .R(1'b0));
  FDRE \data_p1_reg[69] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[69]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [67]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[70] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[70]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [68]),
        .R(1'b0));
  FDRE \data_p1_reg[71] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[71]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [69]),
        .R(1'b0));
  FDRE \data_p1_reg[72] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[72]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [70]),
        .R(1'b0));
  FDRE \data_p1_reg[73] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[73]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [71]),
        .R(1'b0));
  FDRE \data_p1_reg[74] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[74]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [72]),
        .R(1'b0));
  FDRE \data_p1_reg[75] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[75]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [73]),
        .R(1'b0));
  FDRE \data_p1_reg[76] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[76]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [74]),
        .R(1'b0));
  FDRE \data_p1_reg[77] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[77]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [75]),
        .R(1'b0));
  FDRE \data_p1_reg[78] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[78]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [76]),
        .R(1'b0));
  FDRE \data_p1_reg[79] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[79]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [77]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[80] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[80]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [78]),
        .R(1'b0));
  FDRE \data_p1_reg[81] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[81]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [79]),
        .R(1'b0));
  FDRE \data_p1_reg[82] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[82]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [80]),
        .R(1'b0));
  FDRE \data_p1_reg[83] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[83]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [81]),
        .R(1'b0));
  FDRE \data_p1_reg[84] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[84]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [82]),
        .R(1'b0));
  FDRE \data_p1_reg[85] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[85]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [83]),
        .R(1'b0));
  FDRE \data_p1_reg[86] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[86]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [84]),
        .R(1'b0));
  FDRE \data_p1_reg[87] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[87]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [85]),
        .R(1'b0));
  FDRE \data_p1_reg[88] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[88]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [86]),
        .R(1'b0));
  FDRE \data_p1_reg[89] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[89]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [87]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[90] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[90]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [88]),
        .R(1'b0));
  FDRE \data_p1_reg[91] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[91]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [89]),
        .R(1'b0));
  FDRE \data_p1_reg[92] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[92]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [90]),
        .R(1'b0));
  FDRE \data_p1_reg[93] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[93]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [91]),
        .R(1'b0));
  FDRE \data_p1_reg[94] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[94]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [92]),
        .R(1'b0));
  FDRE \data_p1_reg[95] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[95]_i_2_n_0 ),
        .Q(\data_p1_reg[95]_0 [93]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[95]_i_1 
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [10]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [11]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [12]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [13]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [14]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [15]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [16]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [17]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [18]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [19]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [20]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [21]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [22]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [23]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [24]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [25]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [26]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [27]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [28]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [29]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [30]),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [31]),
        .Q(data_p2[31]),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [32]),
        .Q(data_p2[32]),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [33]),
        .Q(data_p2[33]),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [34]),
        .Q(data_p2[34]),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [35]),
        .Q(data_p2[35]),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [36]),
        .Q(data_p2[36]),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [37]),
        .Q(data_p2[37]),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [38]),
        .Q(data_p2[38]),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [39]),
        .Q(data_p2[39]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [40]),
        .Q(data_p2[40]),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [41]),
        .Q(data_p2[41]),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [42]),
        .Q(data_p2[42]),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [43]),
        .Q(data_p2[43]),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [44]),
        .Q(data_p2[44]),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [45]),
        .Q(data_p2[45]),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [46]),
        .Q(data_p2[46]),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [47]),
        .Q(data_p2[47]),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [48]),
        .Q(data_p2[48]),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [49]),
        .Q(data_p2[49]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [50]),
        .Q(data_p2[50]),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [51]),
        .Q(data_p2[51]),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [52]),
        .Q(data_p2[52]),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [53]),
        .Q(data_p2[53]),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [54]),
        .Q(data_p2[54]),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [55]),
        .Q(data_p2[55]),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [56]),
        .Q(data_p2[56]),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [57]),
        .Q(data_p2[57]),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [58]),
        .Q(data_p2[58]),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [59]),
        .Q(data_p2[59]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [5]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [60]),
        .Q(data_p2[60]),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [61]),
        .Q(data_p2[61]),
        .R(1'b0));
  FDRE \data_p2_reg[64] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 ),
        .Q(data_p2[64]),
        .R(1'b0));
  FDRE \data_p2_reg[65] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[65]_0 ),
        .Q(data_p2[65]),
        .R(1'b0));
  FDRE \data_p2_reg[66] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[66]_0 ),
        .Q(data_p2[66]),
        .R(1'b0));
  FDRE \data_p2_reg[67] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[67]_0 ),
        .Q(data_p2[67]),
        .R(1'b0));
  FDRE \data_p2_reg[68] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[68]_0 ),
        .Q(data_p2[68]),
        .R(1'b0));
  FDRE \data_p2_reg[69] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[69]_0 ),
        .Q(data_p2[69]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [6]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[70] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[70]_0 ),
        .Q(data_p2[70]),
        .R(1'b0));
  FDRE \data_p2_reg[71] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[71]_0 ),
        .Q(data_p2[71]),
        .R(1'b0));
  FDRE \data_p2_reg[72] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[72]_0 ),
        .Q(data_p2[72]),
        .R(1'b0));
  FDRE \data_p2_reg[73] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[73]_0 ),
        .Q(data_p2[73]),
        .R(1'b0));
  FDRE \data_p2_reg[74] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[74]_0 ),
        .Q(data_p2[74]),
        .R(1'b0));
  FDRE \data_p2_reg[75] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[75]_0 ),
        .Q(data_p2[75]),
        .R(1'b0));
  FDRE \data_p2_reg[76] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[76]_0 ),
        .Q(data_p2[76]),
        .R(1'b0));
  FDRE \data_p2_reg[77] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[77]_0 ),
        .Q(data_p2[77]),
        .R(1'b0));
  FDRE \data_p2_reg[78] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[78]_0 ),
        .Q(data_p2[78]),
        .R(1'b0));
  FDRE \data_p2_reg[79] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[79]_0 ),
        .Q(data_p2[79]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [7]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[80] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[80]_0 ),
        .Q(data_p2[80]),
        .R(1'b0));
  FDRE \data_p2_reg[81] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 ),
        .Q(data_p2[81]),
        .R(1'b0));
  FDRE \data_p2_reg[82] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[82]_0 ),
        .Q(data_p2[82]),
        .R(1'b0));
  FDRE \data_p2_reg[83] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[83]_0 ),
        .Q(data_p2[83]),
        .R(1'b0));
  FDRE \data_p2_reg[84] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[84]_0 ),
        .Q(data_p2[84]),
        .R(1'b0));
  FDRE \data_p2_reg[85] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[85]_0 ),
        .Q(data_p2[85]),
        .R(1'b0));
  FDRE \data_p2_reg[86] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[86]_0 ),
        .Q(data_p2[86]),
        .R(1'b0));
  FDRE \data_p2_reg[87] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[87]_0 ),
        .Q(data_p2[87]),
        .R(1'b0));
  FDRE \data_p2_reg[88] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[88]_0 ),
        .Q(data_p2[88]),
        .R(1'b0));
  FDRE \data_p2_reg[89] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[89]_0 ),
        .Q(data_p2[89]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [8]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[90] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[90]_0 ),
        .Q(data_p2[90]),
        .R(1'b0));
  FDRE \data_p2_reg[91] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[91]_0 ),
        .Q(data_p2[91]),
        .R(1'b0));
  FDRE \data_p2_reg[92] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[92]_0 ),
        .Q(data_p2[92]),
        .R(1'b0));
  FDRE \data_p2_reg[93] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[93]_0 ),
        .Q(data_p2[93]),
        .R(1'b0));
  FDRE \data_p2_reg[94] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[94]_0 ),
        .Q(data_p2[94]),
        .R(1'b0));
  FDRE \data_p2_reg[95] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 ),
        .Q(data_p2[95]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [9]),
        .Q(data_p2[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hCFCCCF4F)) 
    s_ready_t_i_1__0
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .I2(state__0[1]),
        .I3(rs2f_wreq_ack),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__0_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__0_n_0),
        .Q(gmem_AWREADY),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFC4C4C4C)) 
    \state[0]_i_1__0 
       (.I0(rs2f_wreq_ack),
        .I1(Q),
        .I2(state),
        .I3(gmem_AWREADY),
        .I4(s_ready_t_reg_0[1]),
        .O(\state[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT5 #(
    .INIT(32'hFFFF70FF)) 
    \state[1]_i_1__0 
       (.I0(gmem_AWREADY),
        .I1(s_ready_t_reg_0[1]),
        .I2(state),
        .I3(Q),
        .I4(rs2f_wreq_ack),
        .O(\state[1]_i_1__0_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_0 ),
        .Q(Q),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__0_n_0 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "krnl_vadd_gmem_m_axi_reg_slice" *) 
module system_krnl_vadd_1_0_krnl_vadd_gmem_m_axi_reg_slice_3
   (s_ready_t_reg_0,
    Q,
    s_ready_t_reg_1,
    ap_NS_fsm,
    \data_p1_reg[95]_0 ,
    ap_rst_n_inv,
    ap_clk,
    s_ready_t_reg_2,
    rs2f_rreq_ack,
    \data_p1_reg[61]_0 ,
    \data_p1_reg[61]_1 ,
    \data_p2_reg[64]_0 ,
    \data_p2_reg[65]_0 ,
    \data_p2_reg[66]_0 ,
    \data_p2_reg[67]_0 ,
    \data_p2_reg[68]_0 ,
    \data_p2_reg[69]_0 ,
    \data_p2_reg[70]_0 ,
    \data_p2_reg[71]_0 ,
    \data_p2_reg[72]_0 ,
    \data_p2_reg[73]_0 ,
    \data_p2_reg[74]_0 ,
    \data_p2_reg[75]_0 ,
    \data_p2_reg[76]_0 ,
    \data_p2_reg[77]_0 ,
    \data_p2_reg[78]_0 ,
    \data_p2_reg[79]_0 ,
    \data_p2_reg[80]_0 ,
    \data_p2_reg[81]_0 ,
    \data_p2_reg[82]_0 ,
    \data_p2_reg[83]_0 ,
    \data_p2_reg[84]_0 ,
    \data_p2_reg[85]_0 ,
    \data_p2_reg[86]_0 ,
    \data_p2_reg[87]_0 ,
    \data_p2_reg[88]_0 ,
    \data_p2_reg[89]_0 ,
    \data_p2_reg[90]_0 ,
    \data_p2_reg[91]_0 ,
    \data_p2_reg[92]_0 ,
    \data_p2_reg[93]_0 ,
    \data_p2_reg[94]_0 ,
    \data_p2_reg[95]_0 );
  output s_ready_t_reg_0;
  output [0:0]Q;
  output s_ready_t_reg_1;
  output [0:0]ap_NS_fsm;
  output [93:0]\data_p1_reg[95]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input [1:0]s_ready_t_reg_2;
  input rs2f_rreq_ack;
  input [61:0]\data_p1_reg[61]_0 ;
  input [61:0]\data_p1_reg[61]_1 ;
  input \data_p2_reg[64]_0 ;
  input \data_p2_reg[65]_0 ;
  input \data_p2_reg[66]_0 ;
  input \data_p2_reg[67]_0 ;
  input \data_p2_reg[68]_0 ;
  input \data_p2_reg[69]_0 ;
  input \data_p2_reg[70]_0 ;
  input \data_p2_reg[71]_0 ;
  input [0:0]\data_p2_reg[72]_0 ;
  input \data_p2_reg[73]_0 ;
  input \data_p2_reg[74]_0 ;
  input \data_p2_reg[75]_0 ;
  input \data_p2_reg[76]_0 ;
  input \data_p2_reg[77]_0 ;
  input \data_p2_reg[78]_0 ;
  input \data_p2_reg[79]_0 ;
  input \data_p2_reg[80]_0 ;
  input \data_p2_reg[81]_0 ;
  input \data_p2_reg[82]_0 ;
  input \data_p2_reg[83]_0 ;
  input \data_p2_reg[84]_0 ;
  input \data_p2_reg[85]_0 ;
  input \data_p2_reg[86]_0 ;
  input \data_p2_reg[87]_0 ;
  input \data_p2_reg[88]_0 ;
  input \data_p2_reg[89]_0 ;
  input \data_p2_reg[90]_0 ;
  input \data_p2_reg[91]_0 ;
  input \data_p2_reg[92]_0 ;
  input \data_p2_reg[93]_0 ;
  input \data_p2_reg[94]_0 ;
  input \data_p2_reg[95]_0 ;

  wire [0:0]Q;
  wire [0:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \data_p1[0]_i_1__0_n_0 ;
  wire \data_p1[10]_i_1__0_n_0 ;
  wire \data_p1[11]_i_1__0_n_0 ;
  wire \data_p1[12]_i_1__0_n_0 ;
  wire \data_p1[13]_i_1__0_n_0 ;
  wire \data_p1[14]_i_1__0_n_0 ;
  wire \data_p1[15]_i_1__0_n_0 ;
  wire \data_p1[16]_i_1__0_n_0 ;
  wire \data_p1[17]_i_1__0_n_0 ;
  wire \data_p1[18]_i_1__0_n_0 ;
  wire \data_p1[19]_i_1__0_n_0 ;
  wire \data_p1[1]_i_1__0_n_0 ;
  wire \data_p1[20]_i_1__0_n_0 ;
  wire \data_p1[21]_i_1__0_n_0 ;
  wire \data_p1[22]_i_1__0_n_0 ;
  wire \data_p1[23]_i_1__0_n_0 ;
  wire \data_p1[24]_i_1__0_n_0 ;
  wire \data_p1[25]_i_1__0_n_0 ;
  wire \data_p1[26]_i_1__0_n_0 ;
  wire \data_p1[27]_i_1__0_n_0 ;
  wire \data_p1[28]_i_1__0_n_0 ;
  wire \data_p1[29]_i_1__0_n_0 ;
  wire \data_p1[2]_i_1__0_n_0 ;
  wire \data_p1[30]_i_1__0_n_0 ;
  wire \data_p1[31]_i_1__1_n_0 ;
  wire \data_p1[32]_i_1__0_n_0 ;
  wire \data_p1[33]_i_1__0_n_0 ;
  wire \data_p1[34]_i_1__0_n_0 ;
  wire \data_p1[35]_i_1__0_n_0 ;
  wire \data_p1[36]_i_1__0_n_0 ;
  wire \data_p1[37]_i_1__0_n_0 ;
  wire \data_p1[38]_i_1__0_n_0 ;
  wire \data_p1[39]_i_1__0_n_0 ;
  wire \data_p1[3]_i_1__0_n_0 ;
  wire \data_p1[40]_i_1__0_n_0 ;
  wire \data_p1[41]_i_1__0_n_0 ;
  wire \data_p1[42]_i_1__0_n_0 ;
  wire \data_p1[43]_i_1__0_n_0 ;
  wire \data_p1[44]_i_1__0_n_0 ;
  wire \data_p1[45]_i_1__0_n_0 ;
  wire \data_p1[46]_i_1__0_n_0 ;
  wire \data_p1[47]_i_1__0_n_0 ;
  wire \data_p1[48]_i_1__0_n_0 ;
  wire \data_p1[49]_i_1__0_n_0 ;
  wire \data_p1[4]_i_1__0_n_0 ;
  wire \data_p1[50]_i_1__0_n_0 ;
  wire \data_p1[51]_i_1__0_n_0 ;
  wire \data_p1[52]_i_1__0_n_0 ;
  wire \data_p1[53]_i_1__0_n_0 ;
  wire \data_p1[54]_i_1__0_n_0 ;
  wire \data_p1[55]_i_1__0_n_0 ;
  wire \data_p1[56]_i_1__0_n_0 ;
  wire \data_p1[57]_i_1__0_n_0 ;
  wire \data_p1[58]_i_1__0_n_0 ;
  wire \data_p1[59]_i_1__0_n_0 ;
  wire \data_p1[5]_i_1__0_n_0 ;
  wire \data_p1[60]_i_1__0_n_0 ;
  wire \data_p1[61]_i_1__0_n_0 ;
  wire \data_p1[61]_i_2_n_0 ;
  wire \data_p1[64]_i_1__0_n_0 ;
  wire \data_p1[65]_i_1__0_n_0 ;
  wire \data_p1[66]_i_1__0_n_0 ;
  wire \data_p1[67]_i_1__0_n_0 ;
  wire \data_p1[68]_i_1__0_n_0 ;
  wire \data_p1[69]_i_1__0_n_0 ;
  wire \data_p1[6]_i_1__0_n_0 ;
  wire \data_p1[70]_i_1__0_n_0 ;
  wire \data_p1[71]_i_1__0_n_0 ;
  wire \data_p1[72]_i_1__0_n_0 ;
  wire \data_p1[73]_i_1__0_n_0 ;
  wire \data_p1[74]_i_1__0_n_0 ;
  wire \data_p1[75]_i_1__0_n_0 ;
  wire \data_p1[76]_i_1__0_n_0 ;
  wire \data_p1[77]_i_1__0_n_0 ;
  wire \data_p1[78]_i_1__0_n_0 ;
  wire \data_p1[79]_i_1__0_n_0 ;
  wire \data_p1[7]_i_1__0_n_0 ;
  wire \data_p1[80]_i_1__0_n_0 ;
  wire \data_p1[81]_i_1__0_n_0 ;
  wire \data_p1[82]_i_1__0_n_0 ;
  wire \data_p1[83]_i_1__0_n_0 ;
  wire \data_p1[84]_i_1__0_n_0 ;
  wire \data_p1[85]_i_1__0_n_0 ;
  wire \data_p1[86]_i_1__0_n_0 ;
  wire \data_p1[87]_i_1__0_n_0 ;
  wire \data_p1[88]_i_1__0_n_0 ;
  wire \data_p1[89]_i_1__0_n_0 ;
  wire \data_p1[8]_i_1__0_n_0 ;
  wire \data_p1[90]_i_1__0_n_0 ;
  wire \data_p1[91]_i_1__0_n_0 ;
  wire \data_p1[92]_i_1__0_n_0 ;
  wire \data_p1[93]_i_1__0_n_0 ;
  wire \data_p1[94]_i_1__0_n_0 ;
  wire \data_p1[95]_i_2__0_n_0 ;
  wire \data_p1[95]_i_3_n_0 ;
  wire \data_p1[9]_i_1__0_n_0 ;
  wire [61:0]\data_p1_reg[61]_0 ;
  wire [61:0]\data_p1_reg[61]_1 ;
  wire [93:0]\data_p1_reg[95]_0 ;
  wire [95:0]data_p2;
  wire \data_p2_reg[64]_0 ;
  wire \data_p2_reg[65]_0 ;
  wire \data_p2_reg[66]_0 ;
  wire \data_p2_reg[67]_0 ;
  wire \data_p2_reg[68]_0 ;
  wire \data_p2_reg[69]_0 ;
  wire \data_p2_reg[70]_0 ;
  wire \data_p2_reg[71]_0 ;
  wire [0:0]\data_p2_reg[72]_0 ;
  wire \data_p2_reg[73]_0 ;
  wire \data_p2_reg[74]_0 ;
  wire \data_p2_reg[75]_0 ;
  wire \data_p2_reg[76]_0 ;
  wire \data_p2_reg[77]_0 ;
  wire \data_p2_reg[78]_0 ;
  wire \data_p2_reg[79]_0 ;
  wire \data_p2_reg[80]_0 ;
  wire \data_p2_reg[81]_0 ;
  wire \data_p2_reg[82]_0 ;
  wire \data_p2_reg[83]_0 ;
  wire \data_p2_reg[84]_0 ;
  wire \data_p2_reg[85]_0 ;
  wire \data_p2_reg[86]_0 ;
  wire \data_p2_reg[87]_0 ;
  wire \data_p2_reg[88]_0 ;
  wire \data_p2_reg[89]_0 ;
  wire \data_p2_reg[90]_0 ;
  wire \data_p2_reg[91]_0 ;
  wire \data_p2_reg[92]_0 ;
  wire \data_p2_reg[93]_0 ;
  wire \data_p2_reg[94]_0 ;
  wire \data_p2_reg[95]_0 ;
  wire [61:0]gmem_ARADDR;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire rs2f_rreq_ack;
  wire s_ready_t_i_1__1_n_0;
  wire s_ready_t_reg_0;
  wire s_ready_t_reg_1;
  wire [1:0]s_ready_t_reg_2;
  wire [1:1]state;
  wire \state[0]_i_1__1_n_0 ;
  wire \state[1]_i_1__1_n_0 ;
  wire [1:0]state__0;

  LUT6 #(
    .INIT(64'h0000000000A8FF00)) 
    \FSM_sequential_state[0]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(s_ready_t_reg_2[0]),
        .I2(s_ready_t_reg_2[1]),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(rs2f_rreq_ack),
        .O(next__0[0]));
  LUT6 #(
    .INIT(64'h00A8FFA8005700A8)) 
    \FSM_sequential_state[1]_i_1__1 
       (.I0(s_ready_t_reg_0),
        .I1(s_ready_t_reg_2[0]),
        .I2(s_ready_t_reg_2[1]),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(rs2f_rreq_ack),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(s_ready_t_reg_2[0]),
        .O(ap_NS_fsm));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[75]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(s_ready_t_reg_2[1]),
        .O(s_ready_t_reg_1));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \data_p1[0]_i_1__0 
       (.I0(\data_p1_reg[61]_0 [0]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_1 [0]),
        .I3(\data_p1[61]_i_2_n_0 ),
        .I4(\data_p1[95]_i_3_n_0 ),
        .I5(data_p2[0]),
        .O(\data_p1[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \data_p1[10]_i_1__0 
       (.I0(\data_p1_reg[61]_0 [10]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_1 [10]),
        .I3(\data_p1[61]_i_2_n_0 ),
        .I4(\data_p1[95]_i_3_n_0 ),
        .I5(data_p2[10]),
        .O(\data_p1[10]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \data_p1[11]_i_1__0 
       (.I0(\data_p1_reg[61]_0 [11]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_1 [11]),
        .I3(\data_p1[61]_i_2_n_0 ),
        .I4(\data_p1[95]_i_3_n_0 ),
        .I5(data_p2[11]),
        .O(\data_p1[11]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \data_p1[12]_i_1__0 
       (.I0(\data_p1_reg[61]_0 [12]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_1 [12]),
        .I3(\data_p1[61]_i_2_n_0 ),
        .I4(\data_p1[95]_i_3_n_0 ),
        .I5(data_p2[12]),
        .O(\data_p1[12]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \data_p1[13]_i_1__0 
       (.I0(\data_p1_reg[61]_0 [13]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_1 [13]),
        .I3(\data_p1[61]_i_2_n_0 ),
        .I4(\data_p1[95]_i_3_n_0 ),
        .I5(data_p2[13]),
        .O(\data_p1[13]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \data_p1[14]_i_1__0 
       (.I0(\data_p1_reg[61]_0 [14]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_1 [14]),
        .I3(\data_p1[61]_i_2_n_0 ),
        .I4(\data_p1[95]_i_3_n_0 ),
        .I5(data_p2[14]),
        .O(\data_p1[14]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \data_p1[15]_i_1__0 
       (.I0(\data_p1_reg[61]_0 [15]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_1 [15]),
        .I3(\data_p1[61]_i_2_n_0 ),
        .I4(\data_p1[95]_i_3_n_0 ),
        .I5(data_p2[15]),
        .O(\data_p1[15]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \data_p1[16]_i_1__0 
       (.I0(\data_p1_reg[61]_0 [16]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_1 [16]),
        .I3(\data_p1[61]_i_2_n_0 ),
        .I4(\data_p1[95]_i_3_n_0 ),
        .I5(data_p2[16]),
        .O(\data_p1[16]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \data_p1[17]_i_1__0 
       (.I0(\data_p1_reg[61]_0 [17]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_1 [17]),
        .I3(\data_p1[61]_i_2_n_0 ),
        .I4(\data_p1[95]_i_3_n_0 ),
        .I5(data_p2[17]),
        .O(\data_p1[17]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \data_p1[18]_i_1__0 
       (.I0(\data_p1_reg[61]_0 [18]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_1 [18]),
        .I3(\data_p1[61]_i_2_n_0 ),
        .I4(\data_p1[95]_i_3_n_0 ),
        .I5(data_p2[18]),
        .O(\data_p1[18]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \data_p1[19]_i_1__0 
       (.I0(\data_p1_reg[61]_0 [19]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_1 [19]),
        .I3(\data_p1[61]_i_2_n_0 ),
        .I4(\data_p1[95]_i_3_n_0 ),
        .I5(data_p2[19]),
        .O(\data_p1[19]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \data_p1[1]_i_1__0 
       (.I0(\data_p1_reg[61]_0 [1]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_1 [1]),
        .I3(\data_p1[61]_i_2_n_0 ),
        .I4(\data_p1[95]_i_3_n_0 ),
        .I5(data_p2[1]),
        .O(\data_p1[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \data_p1[20]_i_1__0 
       (.I0(\data_p1_reg[61]_0 [20]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_1 [20]),
        .I3(\data_p1[61]_i_2_n_0 ),
        .I4(\data_p1[95]_i_3_n_0 ),
        .I5(data_p2[20]),
        .O(\data_p1[20]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \data_p1[21]_i_1__0 
       (.I0(\data_p1_reg[61]_0 [21]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_1 [21]),
        .I3(\data_p1[61]_i_2_n_0 ),
        .I4(\data_p1[95]_i_3_n_0 ),
        .I5(data_p2[21]),
        .O(\data_p1[21]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \data_p1[22]_i_1__0 
       (.I0(\data_p1_reg[61]_0 [22]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_1 [22]),
        .I3(\data_p1[61]_i_2_n_0 ),
        .I4(\data_p1[95]_i_3_n_0 ),
        .I5(data_p2[22]),
        .O(\data_p1[22]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \data_p1[23]_i_1__0 
       (.I0(\data_p1_reg[61]_0 [23]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_1 [23]),
        .I3(\data_p1[61]_i_2_n_0 ),
        .I4(\data_p1[95]_i_3_n_0 ),
        .I5(data_p2[23]),
        .O(\data_p1[23]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \data_p1[24]_i_1__0 
       (.I0(\data_p1_reg[61]_0 [24]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_1 [24]),
        .I3(\data_p1[61]_i_2_n_0 ),
        .I4(\data_p1[95]_i_3_n_0 ),
        .I5(data_p2[24]),
        .O(\data_p1[24]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \data_p1[25]_i_1__0 
       (.I0(\data_p1_reg[61]_0 [25]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_1 [25]),
        .I3(\data_p1[61]_i_2_n_0 ),
        .I4(\data_p1[95]_i_3_n_0 ),
        .I5(data_p2[25]),
        .O(\data_p1[25]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \data_p1[26]_i_1__0 
       (.I0(\data_p1_reg[61]_0 [26]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_1 [26]),
        .I3(\data_p1[61]_i_2_n_0 ),
        .I4(\data_p1[95]_i_3_n_0 ),
        .I5(data_p2[26]),
        .O(\data_p1[26]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \data_p1[27]_i_1__0 
       (.I0(\data_p1_reg[61]_0 [27]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_1 [27]),
        .I3(\data_p1[61]_i_2_n_0 ),
        .I4(\data_p1[95]_i_3_n_0 ),
        .I5(data_p2[27]),
        .O(\data_p1[27]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \data_p1[28]_i_1__0 
       (.I0(\data_p1_reg[61]_0 [28]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_1 [28]),
        .I3(\data_p1[61]_i_2_n_0 ),
        .I4(\data_p1[95]_i_3_n_0 ),
        .I5(data_p2[28]),
        .O(\data_p1[28]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \data_p1[29]_i_1__0 
       (.I0(\data_p1_reg[61]_0 [29]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_1 [29]),
        .I3(\data_p1[61]_i_2_n_0 ),
        .I4(\data_p1[95]_i_3_n_0 ),
        .I5(data_p2[29]),
        .O(\data_p1[29]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \data_p1[2]_i_1__0 
       (.I0(\data_p1_reg[61]_0 [2]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_1 [2]),
        .I3(\data_p1[61]_i_2_n_0 ),
        .I4(\data_p1[95]_i_3_n_0 ),
        .I5(data_p2[2]),
        .O(\data_p1[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \data_p1[30]_i_1__0 
       (.I0(\data_p1_reg[61]_0 [30]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_1 [30]),
        .I3(\data_p1[61]_i_2_n_0 ),
        .I4(\data_p1[95]_i_3_n_0 ),
        .I5(data_p2[30]),
        .O(\data_p1[30]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \data_p1[31]_i_1__1 
       (.I0(\data_p1_reg[61]_0 [31]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_1 [31]),
        .I3(\data_p1[61]_i_2_n_0 ),
        .I4(\data_p1[95]_i_3_n_0 ),
        .I5(data_p2[31]),
        .O(\data_p1[31]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \data_p1[32]_i_1__0 
       (.I0(\data_p1_reg[61]_0 [32]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_1 [32]),
        .I3(\data_p1[61]_i_2_n_0 ),
        .I4(\data_p1[95]_i_3_n_0 ),
        .I5(data_p2[32]),
        .O(\data_p1[32]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \data_p1[33]_i_1__0 
       (.I0(\data_p1_reg[61]_0 [33]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_1 [33]),
        .I3(\data_p1[61]_i_2_n_0 ),
        .I4(\data_p1[95]_i_3_n_0 ),
        .I5(data_p2[33]),
        .O(\data_p1[33]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \data_p1[34]_i_1__0 
       (.I0(\data_p1_reg[61]_0 [34]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_1 [34]),
        .I3(\data_p1[61]_i_2_n_0 ),
        .I4(\data_p1[95]_i_3_n_0 ),
        .I5(data_p2[34]),
        .O(\data_p1[34]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \data_p1[35]_i_1__0 
       (.I0(\data_p1_reg[61]_0 [35]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_1 [35]),
        .I3(\data_p1[61]_i_2_n_0 ),
        .I4(\data_p1[95]_i_3_n_0 ),
        .I5(data_p2[35]),
        .O(\data_p1[35]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \data_p1[36]_i_1__0 
       (.I0(\data_p1_reg[61]_0 [36]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_1 [36]),
        .I3(\data_p1[61]_i_2_n_0 ),
        .I4(\data_p1[95]_i_3_n_0 ),
        .I5(data_p2[36]),
        .O(\data_p1[36]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \data_p1[37]_i_1__0 
       (.I0(\data_p1_reg[61]_0 [37]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_1 [37]),
        .I3(\data_p1[61]_i_2_n_0 ),
        .I4(\data_p1[95]_i_3_n_0 ),
        .I5(data_p2[37]),
        .O(\data_p1[37]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \data_p1[38]_i_1__0 
       (.I0(\data_p1_reg[61]_0 [38]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_1 [38]),
        .I3(\data_p1[61]_i_2_n_0 ),
        .I4(\data_p1[95]_i_3_n_0 ),
        .I5(data_p2[38]),
        .O(\data_p1[38]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \data_p1[39]_i_1__0 
       (.I0(\data_p1_reg[61]_0 [39]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_1 [39]),
        .I3(\data_p1[61]_i_2_n_0 ),
        .I4(\data_p1[95]_i_3_n_0 ),
        .I5(data_p2[39]),
        .O(\data_p1[39]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \data_p1[3]_i_1__0 
       (.I0(\data_p1_reg[61]_0 [3]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_1 [3]),
        .I3(\data_p1[61]_i_2_n_0 ),
        .I4(\data_p1[95]_i_3_n_0 ),
        .I5(data_p2[3]),
        .O(\data_p1[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \data_p1[40]_i_1__0 
       (.I0(\data_p1_reg[61]_0 [40]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_1 [40]),
        .I3(\data_p1[61]_i_2_n_0 ),
        .I4(\data_p1[95]_i_3_n_0 ),
        .I5(data_p2[40]),
        .O(\data_p1[40]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \data_p1[41]_i_1__0 
       (.I0(\data_p1_reg[61]_0 [41]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_1 [41]),
        .I3(\data_p1[61]_i_2_n_0 ),
        .I4(\data_p1[95]_i_3_n_0 ),
        .I5(data_p2[41]),
        .O(\data_p1[41]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \data_p1[42]_i_1__0 
       (.I0(\data_p1_reg[61]_0 [42]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_1 [42]),
        .I3(\data_p1[61]_i_2_n_0 ),
        .I4(\data_p1[95]_i_3_n_0 ),
        .I5(data_p2[42]),
        .O(\data_p1[42]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \data_p1[43]_i_1__0 
       (.I0(\data_p1_reg[61]_0 [43]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_1 [43]),
        .I3(\data_p1[61]_i_2_n_0 ),
        .I4(\data_p1[95]_i_3_n_0 ),
        .I5(data_p2[43]),
        .O(\data_p1[43]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \data_p1[44]_i_1__0 
       (.I0(\data_p1_reg[61]_0 [44]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_1 [44]),
        .I3(\data_p1[61]_i_2_n_0 ),
        .I4(\data_p1[95]_i_3_n_0 ),
        .I5(data_p2[44]),
        .O(\data_p1[44]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \data_p1[45]_i_1__0 
       (.I0(\data_p1_reg[61]_0 [45]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_1 [45]),
        .I3(\data_p1[61]_i_2_n_0 ),
        .I4(\data_p1[95]_i_3_n_0 ),
        .I5(data_p2[45]),
        .O(\data_p1[45]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \data_p1[46]_i_1__0 
       (.I0(\data_p1_reg[61]_0 [46]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_1 [46]),
        .I3(\data_p1[61]_i_2_n_0 ),
        .I4(\data_p1[95]_i_3_n_0 ),
        .I5(data_p2[46]),
        .O(\data_p1[46]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \data_p1[47]_i_1__0 
       (.I0(\data_p1_reg[61]_0 [47]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_1 [47]),
        .I3(\data_p1[61]_i_2_n_0 ),
        .I4(\data_p1[95]_i_3_n_0 ),
        .I5(data_p2[47]),
        .O(\data_p1[47]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \data_p1[48]_i_1__0 
       (.I0(\data_p1_reg[61]_0 [48]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_1 [48]),
        .I3(\data_p1[61]_i_2_n_0 ),
        .I4(\data_p1[95]_i_3_n_0 ),
        .I5(data_p2[48]),
        .O(\data_p1[48]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \data_p1[49]_i_1__0 
       (.I0(\data_p1_reg[61]_0 [49]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_1 [49]),
        .I3(\data_p1[61]_i_2_n_0 ),
        .I4(\data_p1[95]_i_3_n_0 ),
        .I5(data_p2[49]),
        .O(\data_p1[49]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \data_p1[4]_i_1__0 
       (.I0(\data_p1_reg[61]_0 [4]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_1 [4]),
        .I3(\data_p1[61]_i_2_n_0 ),
        .I4(\data_p1[95]_i_3_n_0 ),
        .I5(data_p2[4]),
        .O(\data_p1[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \data_p1[50]_i_1__0 
       (.I0(\data_p1_reg[61]_0 [50]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_1 [50]),
        .I3(\data_p1[61]_i_2_n_0 ),
        .I4(\data_p1[95]_i_3_n_0 ),
        .I5(data_p2[50]),
        .O(\data_p1[50]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \data_p1[51]_i_1__0 
       (.I0(\data_p1_reg[61]_0 [51]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_1 [51]),
        .I3(\data_p1[61]_i_2_n_0 ),
        .I4(\data_p1[95]_i_3_n_0 ),
        .I5(data_p2[51]),
        .O(\data_p1[51]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \data_p1[52]_i_1__0 
       (.I0(\data_p1_reg[61]_0 [52]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_1 [52]),
        .I3(\data_p1[61]_i_2_n_0 ),
        .I4(\data_p1[95]_i_3_n_0 ),
        .I5(data_p2[52]),
        .O(\data_p1[52]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \data_p1[53]_i_1__0 
       (.I0(\data_p1_reg[61]_0 [53]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_1 [53]),
        .I3(\data_p1[61]_i_2_n_0 ),
        .I4(\data_p1[95]_i_3_n_0 ),
        .I5(data_p2[53]),
        .O(\data_p1[53]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \data_p1[54]_i_1__0 
       (.I0(\data_p1_reg[61]_0 [54]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_1 [54]),
        .I3(\data_p1[61]_i_2_n_0 ),
        .I4(\data_p1[95]_i_3_n_0 ),
        .I5(data_p2[54]),
        .O(\data_p1[54]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \data_p1[55]_i_1__0 
       (.I0(\data_p1_reg[61]_0 [55]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_1 [55]),
        .I3(\data_p1[61]_i_2_n_0 ),
        .I4(\data_p1[95]_i_3_n_0 ),
        .I5(data_p2[55]),
        .O(\data_p1[55]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \data_p1[56]_i_1__0 
       (.I0(\data_p1_reg[61]_0 [56]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_1 [56]),
        .I3(\data_p1[61]_i_2_n_0 ),
        .I4(\data_p1[95]_i_3_n_0 ),
        .I5(data_p2[56]),
        .O(\data_p1[56]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \data_p1[57]_i_1__0 
       (.I0(\data_p1_reg[61]_0 [57]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_1 [57]),
        .I3(\data_p1[61]_i_2_n_0 ),
        .I4(\data_p1[95]_i_3_n_0 ),
        .I5(data_p2[57]),
        .O(\data_p1[57]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \data_p1[58]_i_1__0 
       (.I0(\data_p1_reg[61]_0 [58]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_1 [58]),
        .I3(\data_p1[61]_i_2_n_0 ),
        .I4(\data_p1[95]_i_3_n_0 ),
        .I5(data_p2[58]),
        .O(\data_p1[58]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \data_p1[59]_i_1__0 
       (.I0(\data_p1_reg[61]_0 [59]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_1 [59]),
        .I3(\data_p1[61]_i_2_n_0 ),
        .I4(\data_p1[95]_i_3_n_0 ),
        .I5(data_p2[59]),
        .O(\data_p1[59]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \data_p1[5]_i_1__0 
       (.I0(\data_p1_reg[61]_0 [5]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_1 [5]),
        .I3(\data_p1[61]_i_2_n_0 ),
        .I4(\data_p1[95]_i_3_n_0 ),
        .I5(data_p2[5]),
        .O(\data_p1[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \data_p1[60]_i_1__0 
       (.I0(\data_p1_reg[61]_0 [60]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_1 [60]),
        .I3(\data_p1[61]_i_2_n_0 ),
        .I4(\data_p1[95]_i_3_n_0 ),
        .I5(data_p2[60]),
        .O(\data_p1[60]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \data_p1[61]_i_1__0 
       (.I0(\data_p1_reg[61]_0 [61]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_1 [61]),
        .I3(\data_p1[61]_i_2_n_0 ),
        .I4(\data_p1[95]_i_3_n_0 ),
        .I5(data_p2[61]),
        .O(\data_p1[61]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \data_p1[61]_i_2 
       (.I0(s_ready_t_reg_2[0]),
        .I1(s_ready_t_reg_0),
        .I2(s_ready_t_reg_2[1]),
        .O(\data_p1[61]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA800FFFFA8000000)) 
    \data_p1[64]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(s_ready_t_reg_2[0]),
        .I2(s_ready_t_reg_2[1]),
        .I3(\data_p2_reg[64]_0 ),
        .I4(\data_p1[95]_i_3_n_0 ),
        .I5(data_p2[64]),
        .O(\data_p1[64]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hA800FFFFA8000000)) 
    \data_p1[65]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(s_ready_t_reg_2[0]),
        .I2(s_ready_t_reg_2[1]),
        .I3(\data_p2_reg[65]_0 ),
        .I4(\data_p1[95]_i_3_n_0 ),
        .I5(data_p2[65]),
        .O(\data_p1[65]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hA800FFFFA8000000)) 
    \data_p1[66]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(s_ready_t_reg_2[0]),
        .I2(s_ready_t_reg_2[1]),
        .I3(\data_p2_reg[66]_0 ),
        .I4(\data_p1[95]_i_3_n_0 ),
        .I5(data_p2[66]),
        .O(\data_p1[66]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hA800FFFFA8000000)) 
    \data_p1[67]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(s_ready_t_reg_2[0]),
        .I2(s_ready_t_reg_2[1]),
        .I3(\data_p2_reg[67]_0 ),
        .I4(\data_p1[95]_i_3_n_0 ),
        .I5(data_p2[67]),
        .O(\data_p1[67]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hA800FFFFA8000000)) 
    \data_p1[68]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(s_ready_t_reg_2[0]),
        .I2(s_ready_t_reg_2[1]),
        .I3(\data_p2_reg[68]_0 ),
        .I4(\data_p1[95]_i_3_n_0 ),
        .I5(data_p2[68]),
        .O(\data_p1[68]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hA800FFFFA8000000)) 
    \data_p1[69]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(s_ready_t_reg_2[0]),
        .I2(s_ready_t_reg_2[1]),
        .I3(\data_p2_reg[69]_0 ),
        .I4(\data_p1[95]_i_3_n_0 ),
        .I5(data_p2[69]),
        .O(\data_p1[69]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \data_p1[6]_i_1__0 
       (.I0(\data_p1_reg[61]_0 [6]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_1 [6]),
        .I3(\data_p1[61]_i_2_n_0 ),
        .I4(\data_p1[95]_i_3_n_0 ),
        .I5(data_p2[6]),
        .O(\data_p1[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hA800FFFFA8000000)) 
    \data_p1[70]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(s_ready_t_reg_2[0]),
        .I2(s_ready_t_reg_2[1]),
        .I3(\data_p2_reg[70]_0 ),
        .I4(\data_p1[95]_i_3_n_0 ),
        .I5(data_p2[70]),
        .O(\data_p1[70]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hA800FFFFA8000000)) 
    \data_p1[71]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(s_ready_t_reg_2[0]),
        .I2(s_ready_t_reg_2[1]),
        .I3(\data_p2_reg[71]_0 ),
        .I4(\data_p1[95]_i_3_n_0 ),
        .I5(data_p2[71]),
        .O(\data_p1[71]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hA800FFFFA8000000)) 
    \data_p1[72]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(s_ready_t_reg_2[0]),
        .I2(s_ready_t_reg_2[1]),
        .I3(\data_p2_reg[72]_0 ),
        .I4(\data_p1[95]_i_3_n_0 ),
        .I5(data_p2[72]),
        .O(\data_p1[72]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hA800FFFFA8000000)) 
    \data_p1[73]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(s_ready_t_reg_2[0]),
        .I2(s_ready_t_reg_2[1]),
        .I3(\data_p2_reg[73]_0 ),
        .I4(\data_p1[95]_i_3_n_0 ),
        .I5(data_p2[73]),
        .O(\data_p1[73]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hA800FFFFA8000000)) 
    \data_p1[74]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(s_ready_t_reg_2[0]),
        .I2(s_ready_t_reg_2[1]),
        .I3(\data_p2_reg[74]_0 ),
        .I4(\data_p1[95]_i_3_n_0 ),
        .I5(data_p2[74]),
        .O(\data_p1[74]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hA800FFFFA8000000)) 
    \data_p1[75]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(s_ready_t_reg_2[0]),
        .I2(s_ready_t_reg_2[1]),
        .I3(\data_p2_reg[75]_0 ),
        .I4(\data_p1[95]_i_3_n_0 ),
        .I5(data_p2[75]),
        .O(\data_p1[75]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hA800FFFFA8000000)) 
    \data_p1[76]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(s_ready_t_reg_2[0]),
        .I2(s_ready_t_reg_2[1]),
        .I3(\data_p2_reg[76]_0 ),
        .I4(\data_p1[95]_i_3_n_0 ),
        .I5(data_p2[76]),
        .O(\data_p1[76]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hA800FFFFA8000000)) 
    \data_p1[77]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(s_ready_t_reg_2[0]),
        .I2(s_ready_t_reg_2[1]),
        .I3(\data_p2_reg[77]_0 ),
        .I4(\data_p1[95]_i_3_n_0 ),
        .I5(data_p2[77]),
        .O(\data_p1[77]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hA800FFFFA8000000)) 
    \data_p1[78]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(s_ready_t_reg_2[0]),
        .I2(s_ready_t_reg_2[1]),
        .I3(\data_p2_reg[78]_0 ),
        .I4(\data_p1[95]_i_3_n_0 ),
        .I5(data_p2[78]),
        .O(\data_p1[78]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hA800FFFFA8000000)) 
    \data_p1[79]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(s_ready_t_reg_2[0]),
        .I2(s_ready_t_reg_2[1]),
        .I3(\data_p2_reg[79]_0 ),
        .I4(\data_p1[95]_i_3_n_0 ),
        .I5(data_p2[79]),
        .O(\data_p1[79]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \data_p1[7]_i_1__0 
       (.I0(\data_p1_reg[61]_0 [7]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_1 [7]),
        .I3(\data_p1[61]_i_2_n_0 ),
        .I4(\data_p1[95]_i_3_n_0 ),
        .I5(data_p2[7]),
        .O(\data_p1[7]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hA800FFFFA8000000)) 
    \data_p1[80]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(s_ready_t_reg_2[0]),
        .I2(s_ready_t_reg_2[1]),
        .I3(\data_p2_reg[80]_0 ),
        .I4(\data_p1[95]_i_3_n_0 ),
        .I5(data_p2[80]),
        .O(\data_p1[80]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hA800FFFFA8000000)) 
    \data_p1[81]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(s_ready_t_reg_2[0]),
        .I2(s_ready_t_reg_2[1]),
        .I3(\data_p2_reg[81]_0 ),
        .I4(\data_p1[95]_i_3_n_0 ),
        .I5(data_p2[81]),
        .O(\data_p1[81]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hA800FFFFA8000000)) 
    \data_p1[82]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(s_ready_t_reg_2[0]),
        .I2(s_ready_t_reg_2[1]),
        .I3(\data_p2_reg[82]_0 ),
        .I4(\data_p1[95]_i_3_n_0 ),
        .I5(data_p2[82]),
        .O(\data_p1[82]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hA800FFFFA8000000)) 
    \data_p1[83]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(s_ready_t_reg_2[0]),
        .I2(s_ready_t_reg_2[1]),
        .I3(\data_p2_reg[83]_0 ),
        .I4(\data_p1[95]_i_3_n_0 ),
        .I5(data_p2[83]),
        .O(\data_p1[83]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hA800FFFFA8000000)) 
    \data_p1[84]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(s_ready_t_reg_2[0]),
        .I2(s_ready_t_reg_2[1]),
        .I3(\data_p2_reg[84]_0 ),
        .I4(\data_p1[95]_i_3_n_0 ),
        .I5(data_p2[84]),
        .O(\data_p1[84]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hA800FFFFA8000000)) 
    \data_p1[85]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(s_ready_t_reg_2[0]),
        .I2(s_ready_t_reg_2[1]),
        .I3(\data_p2_reg[85]_0 ),
        .I4(\data_p1[95]_i_3_n_0 ),
        .I5(data_p2[85]),
        .O(\data_p1[85]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hA800FFFFA8000000)) 
    \data_p1[86]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(s_ready_t_reg_2[0]),
        .I2(s_ready_t_reg_2[1]),
        .I3(\data_p2_reg[86]_0 ),
        .I4(\data_p1[95]_i_3_n_0 ),
        .I5(data_p2[86]),
        .O(\data_p1[86]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hA800FFFFA8000000)) 
    \data_p1[87]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(s_ready_t_reg_2[0]),
        .I2(s_ready_t_reg_2[1]),
        .I3(\data_p2_reg[87]_0 ),
        .I4(\data_p1[95]_i_3_n_0 ),
        .I5(data_p2[87]),
        .O(\data_p1[87]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hA800FFFFA8000000)) 
    \data_p1[88]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(s_ready_t_reg_2[0]),
        .I2(s_ready_t_reg_2[1]),
        .I3(\data_p2_reg[88]_0 ),
        .I4(\data_p1[95]_i_3_n_0 ),
        .I5(data_p2[88]),
        .O(\data_p1[88]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hA800FFFFA8000000)) 
    \data_p1[89]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(s_ready_t_reg_2[0]),
        .I2(s_ready_t_reg_2[1]),
        .I3(\data_p2_reg[89]_0 ),
        .I4(\data_p1[95]_i_3_n_0 ),
        .I5(data_p2[89]),
        .O(\data_p1[89]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \data_p1[8]_i_1__0 
       (.I0(\data_p1_reg[61]_0 [8]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_1 [8]),
        .I3(\data_p1[61]_i_2_n_0 ),
        .I4(\data_p1[95]_i_3_n_0 ),
        .I5(data_p2[8]),
        .O(\data_p1[8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hA800FFFFA8000000)) 
    \data_p1[90]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(s_ready_t_reg_2[0]),
        .I2(s_ready_t_reg_2[1]),
        .I3(\data_p2_reg[90]_0 ),
        .I4(\data_p1[95]_i_3_n_0 ),
        .I5(data_p2[90]),
        .O(\data_p1[90]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hA800FFFFA8000000)) 
    \data_p1[91]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(s_ready_t_reg_2[0]),
        .I2(s_ready_t_reg_2[1]),
        .I3(\data_p2_reg[91]_0 ),
        .I4(\data_p1[95]_i_3_n_0 ),
        .I5(data_p2[91]),
        .O(\data_p1[91]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hA800FFFFA8000000)) 
    \data_p1[92]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(s_ready_t_reg_2[0]),
        .I2(s_ready_t_reg_2[1]),
        .I3(\data_p2_reg[92]_0 ),
        .I4(\data_p1[95]_i_3_n_0 ),
        .I5(data_p2[92]),
        .O(\data_p1[92]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hA800FFFFA8000000)) 
    \data_p1[93]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(s_ready_t_reg_2[0]),
        .I2(s_ready_t_reg_2[1]),
        .I3(\data_p2_reg[93]_0 ),
        .I4(\data_p1[95]_i_3_n_0 ),
        .I5(data_p2[93]),
        .O(\data_p1[93]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hA800FFFFA8000000)) 
    \data_p1[94]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(s_ready_t_reg_2[0]),
        .I2(s_ready_t_reg_2[1]),
        .I3(\data_p2_reg[94]_0 ),
        .I4(\data_p1[95]_i_3_n_0 ),
        .I5(data_p2[94]),
        .O(\data_p1[94]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h4D404D404D404040)) 
    \data_p1[95]_i_1__0 
       (.I0(state__0[1]),
        .I1(rs2f_rreq_ack),
        .I2(state__0[0]),
        .I3(s_ready_t_reg_0),
        .I4(s_ready_t_reg_2[0]),
        .I5(s_ready_t_reg_2[1]),
        .O(load_p1));
  LUT6 #(
    .INIT(64'hA800FFFFA8000000)) 
    \data_p1[95]_i_2__0 
       (.I0(s_ready_t_reg_0),
        .I1(s_ready_t_reg_2[0]),
        .I2(s_ready_t_reg_2[1]),
        .I3(\data_p2_reg[95]_0 ),
        .I4(\data_p1[95]_i_3_n_0 ),
        .I5(data_p2[95]),
        .O(\data_p1[95]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \data_p1[95]_i_3 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .O(\data_p1[95]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \data_p1[9]_i_1__0 
       (.I0(\data_p1_reg[61]_0 [9]),
        .I1(s_ready_t_reg_1),
        .I2(\data_p1_reg[61]_1 [9]),
        .I3(\data_p1[61]_i_2_n_0 ),
        .I4(\data_p1[95]_i_3_n_0 ),
        .I5(data_p2[9]),
        .O(\data_p1[9]_i_1__0_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [61]),
        .R(1'b0));
  FDRE \data_p1_reg[64] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[64]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [62]),
        .R(1'b0));
  FDRE \data_p1_reg[65] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[65]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [63]),
        .R(1'b0));
  FDRE \data_p1_reg[66] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[66]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [64]),
        .R(1'b0));
  FDRE \data_p1_reg[67] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[67]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [65]),
        .R(1'b0));
  FDRE \data_p1_reg[68] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[68]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [66]),
        .R(1'b0));
  FDRE \data_p1_reg[69] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[69]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [67]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[70] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[70]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [68]),
        .R(1'b0));
  FDRE \data_p1_reg[71] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[71]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [69]),
        .R(1'b0));
  FDRE \data_p1_reg[72] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[72]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [70]),
        .R(1'b0));
  FDRE \data_p1_reg[73] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[73]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [71]),
        .R(1'b0));
  FDRE \data_p1_reg[74] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[74]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [72]),
        .R(1'b0));
  FDRE \data_p1_reg[75] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[75]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [73]),
        .R(1'b0));
  FDRE \data_p1_reg[76] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[76]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [74]),
        .R(1'b0));
  FDRE \data_p1_reg[77] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[77]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [75]),
        .R(1'b0));
  FDRE \data_p1_reg[78] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[78]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [76]),
        .R(1'b0));
  FDRE \data_p1_reg[79] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[79]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [77]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[80] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[80]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [78]),
        .R(1'b0));
  FDRE \data_p1_reg[81] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[81]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [79]),
        .R(1'b0));
  FDRE \data_p1_reg[82] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[82]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [80]),
        .R(1'b0));
  FDRE \data_p1_reg[83] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[83]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [81]),
        .R(1'b0));
  FDRE \data_p1_reg[84] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[84]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [82]),
        .R(1'b0));
  FDRE \data_p1_reg[85] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[85]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [83]),
        .R(1'b0));
  FDRE \data_p1_reg[86] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[86]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [84]),
        .R(1'b0));
  FDRE \data_p1_reg[87] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[87]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [85]),
        .R(1'b0));
  FDRE \data_p1_reg[88] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[88]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [86]),
        .R(1'b0));
  FDRE \data_p1_reg[89] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[89]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [87]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[90] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[90]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [88]),
        .R(1'b0));
  FDRE \data_p1_reg[91] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[91]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [89]),
        .R(1'b0));
  FDRE \data_p1_reg[92] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[92]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [90]),
        .R(1'b0));
  FDRE \data_p1_reg[93] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[93]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [91]),
        .R(1'b0));
  FDRE \data_p1_reg[94] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[94]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [92]),
        .R(1'b0));
  FDRE \data_p1_reg[95] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[95]_i_2__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [93]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \data_p2[0]_i_1 
       (.I0(\data_p1_reg[61]_0 [0]),
        .I1(\data_p1_reg[61]_1 [0]),
        .I2(s_ready_t_reg_2[0]),
        .I3(s_ready_t_reg_2[1]),
        .O(gmem_ARADDR[0]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \data_p2[10]_i_1 
       (.I0(\data_p1_reg[61]_0 [10]),
        .I1(\data_p1_reg[61]_1 [10]),
        .I2(s_ready_t_reg_2[0]),
        .I3(s_ready_t_reg_2[1]),
        .O(gmem_ARADDR[10]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \data_p2[11]_i_1 
       (.I0(\data_p1_reg[61]_0 [11]),
        .I1(\data_p1_reg[61]_1 [11]),
        .I2(s_ready_t_reg_2[0]),
        .I3(s_ready_t_reg_2[1]),
        .O(gmem_ARADDR[11]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \data_p2[12]_i_1 
       (.I0(\data_p1_reg[61]_0 [12]),
        .I1(\data_p1_reg[61]_1 [12]),
        .I2(s_ready_t_reg_2[0]),
        .I3(s_ready_t_reg_2[1]),
        .O(gmem_ARADDR[12]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \data_p2[13]_i_1 
       (.I0(\data_p1_reg[61]_0 [13]),
        .I1(\data_p1_reg[61]_1 [13]),
        .I2(s_ready_t_reg_2[0]),
        .I3(s_ready_t_reg_2[1]),
        .O(gmem_ARADDR[13]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \data_p2[14]_i_1 
       (.I0(\data_p1_reg[61]_0 [14]),
        .I1(\data_p1_reg[61]_1 [14]),
        .I2(s_ready_t_reg_2[0]),
        .I3(s_ready_t_reg_2[1]),
        .O(gmem_ARADDR[14]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \data_p2[15]_i_1 
       (.I0(\data_p1_reg[61]_0 [15]),
        .I1(\data_p1_reg[61]_1 [15]),
        .I2(s_ready_t_reg_2[0]),
        .I3(s_ready_t_reg_2[1]),
        .O(gmem_ARADDR[15]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \data_p2[16]_i_1 
       (.I0(\data_p1_reg[61]_0 [16]),
        .I1(\data_p1_reg[61]_1 [16]),
        .I2(s_ready_t_reg_2[0]),
        .I3(s_ready_t_reg_2[1]),
        .O(gmem_ARADDR[16]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \data_p2[17]_i_1 
       (.I0(\data_p1_reg[61]_0 [17]),
        .I1(\data_p1_reg[61]_1 [17]),
        .I2(s_ready_t_reg_2[0]),
        .I3(s_ready_t_reg_2[1]),
        .O(gmem_ARADDR[17]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \data_p2[18]_i_1 
       (.I0(\data_p1_reg[61]_0 [18]),
        .I1(\data_p1_reg[61]_1 [18]),
        .I2(s_ready_t_reg_2[0]),
        .I3(s_ready_t_reg_2[1]),
        .O(gmem_ARADDR[18]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \data_p2[19]_i_1 
       (.I0(\data_p1_reg[61]_0 [19]),
        .I1(\data_p1_reg[61]_1 [19]),
        .I2(s_ready_t_reg_2[0]),
        .I3(s_ready_t_reg_2[1]),
        .O(gmem_ARADDR[19]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \data_p2[1]_i_1 
       (.I0(\data_p1_reg[61]_0 [1]),
        .I1(\data_p1_reg[61]_1 [1]),
        .I2(s_ready_t_reg_2[0]),
        .I3(s_ready_t_reg_2[1]),
        .O(gmem_ARADDR[1]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \data_p2[20]_i_1 
       (.I0(\data_p1_reg[61]_0 [20]),
        .I1(\data_p1_reg[61]_1 [20]),
        .I2(s_ready_t_reg_2[0]),
        .I3(s_ready_t_reg_2[1]),
        .O(gmem_ARADDR[20]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \data_p2[21]_i_1 
       (.I0(\data_p1_reg[61]_0 [21]),
        .I1(\data_p1_reg[61]_1 [21]),
        .I2(s_ready_t_reg_2[0]),
        .I3(s_ready_t_reg_2[1]),
        .O(gmem_ARADDR[21]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \data_p2[22]_i_1 
       (.I0(\data_p1_reg[61]_0 [22]),
        .I1(\data_p1_reg[61]_1 [22]),
        .I2(s_ready_t_reg_2[0]),
        .I3(s_ready_t_reg_2[1]),
        .O(gmem_ARADDR[22]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \data_p2[23]_i_1 
       (.I0(\data_p1_reg[61]_0 [23]),
        .I1(\data_p1_reg[61]_1 [23]),
        .I2(s_ready_t_reg_2[0]),
        .I3(s_ready_t_reg_2[1]),
        .O(gmem_ARADDR[23]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \data_p2[24]_i_1 
       (.I0(\data_p1_reg[61]_0 [24]),
        .I1(\data_p1_reg[61]_1 [24]),
        .I2(s_ready_t_reg_2[0]),
        .I3(s_ready_t_reg_2[1]),
        .O(gmem_ARADDR[24]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \data_p2[25]_i_1 
       (.I0(\data_p1_reg[61]_0 [25]),
        .I1(\data_p1_reg[61]_1 [25]),
        .I2(s_ready_t_reg_2[0]),
        .I3(s_ready_t_reg_2[1]),
        .O(gmem_ARADDR[25]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \data_p2[26]_i_1 
       (.I0(\data_p1_reg[61]_0 [26]),
        .I1(\data_p1_reg[61]_1 [26]),
        .I2(s_ready_t_reg_2[0]),
        .I3(s_ready_t_reg_2[1]),
        .O(gmem_ARADDR[26]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \data_p2[27]_i_1 
       (.I0(\data_p1_reg[61]_0 [27]),
        .I1(\data_p1_reg[61]_1 [27]),
        .I2(s_ready_t_reg_2[0]),
        .I3(s_ready_t_reg_2[1]),
        .O(gmem_ARADDR[27]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \data_p2[28]_i_1 
       (.I0(\data_p1_reg[61]_0 [28]),
        .I1(\data_p1_reg[61]_1 [28]),
        .I2(s_ready_t_reg_2[0]),
        .I3(s_ready_t_reg_2[1]),
        .O(gmem_ARADDR[28]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \data_p2[29]_i_1 
       (.I0(\data_p1_reg[61]_0 [29]),
        .I1(\data_p1_reg[61]_1 [29]),
        .I2(s_ready_t_reg_2[0]),
        .I3(s_ready_t_reg_2[1]),
        .O(gmem_ARADDR[29]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \data_p2[2]_i_1 
       (.I0(\data_p1_reg[61]_0 [2]),
        .I1(\data_p1_reg[61]_1 [2]),
        .I2(s_ready_t_reg_2[0]),
        .I3(s_ready_t_reg_2[1]),
        .O(gmem_ARADDR[2]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \data_p2[30]_i_1 
       (.I0(\data_p1_reg[61]_0 [30]),
        .I1(\data_p1_reg[61]_1 [30]),
        .I2(s_ready_t_reg_2[0]),
        .I3(s_ready_t_reg_2[1]),
        .O(gmem_ARADDR[30]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \data_p2[31]_i_1__0 
       (.I0(\data_p1_reg[61]_0 [31]),
        .I1(\data_p1_reg[61]_1 [31]),
        .I2(s_ready_t_reg_2[0]),
        .I3(s_ready_t_reg_2[1]),
        .O(gmem_ARADDR[31]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \data_p2[32]_i_1 
       (.I0(\data_p1_reg[61]_0 [32]),
        .I1(\data_p1_reg[61]_1 [32]),
        .I2(s_ready_t_reg_2[0]),
        .I3(s_ready_t_reg_2[1]),
        .O(gmem_ARADDR[32]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \data_p2[33]_i_1 
       (.I0(\data_p1_reg[61]_0 [33]),
        .I1(\data_p1_reg[61]_1 [33]),
        .I2(s_ready_t_reg_2[0]),
        .I3(s_ready_t_reg_2[1]),
        .O(gmem_ARADDR[33]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \data_p2[34]_i_1 
       (.I0(\data_p1_reg[61]_0 [34]),
        .I1(\data_p1_reg[61]_1 [34]),
        .I2(s_ready_t_reg_2[0]),
        .I3(s_ready_t_reg_2[1]),
        .O(gmem_ARADDR[34]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \data_p2[35]_i_1 
       (.I0(\data_p1_reg[61]_0 [35]),
        .I1(\data_p1_reg[61]_1 [35]),
        .I2(s_ready_t_reg_2[0]),
        .I3(s_ready_t_reg_2[1]),
        .O(gmem_ARADDR[35]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \data_p2[36]_i_1 
       (.I0(\data_p1_reg[61]_0 [36]),
        .I1(\data_p1_reg[61]_1 [36]),
        .I2(s_ready_t_reg_2[0]),
        .I3(s_ready_t_reg_2[1]),
        .O(gmem_ARADDR[36]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \data_p2[37]_i_1 
       (.I0(\data_p1_reg[61]_0 [37]),
        .I1(\data_p1_reg[61]_1 [37]),
        .I2(s_ready_t_reg_2[0]),
        .I3(s_ready_t_reg_2[1]),
        .O(gmem_ARADDR[37]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \data_p2[38]_i_1 
       (.I0(\data_p1_reg[61]_0 [38]),
        .I1(\data_p1_reg[61]_1 [38]),
        .I2(s_ready_t_reg_2[0]),
        .I3(s_ready_t_reg_2[1]),
        .O(gmem_ARADDR[38]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \data_p2[39]_i_1 
       (.I0(\data_p1_reg[61]_0 [39]),
        .I1(\data_p1_reg[61]_1 [39]),
        .I2(s_ready_t_reg_2[0]),
        .I3(s_ready_t_reg_2[1]),
        .O(gmem_ARADDR[39]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \data_p2[3]_i_1 
       (.I0(\data_p1_reg[61]_0 [3]),
        .I1(\data_p1_reg[61]_1 [3]),
        .I2(s_ready_t_reg_2[0]),
        .I3(s_ready_t_reg_2[1]),
        .O(gmem_ARADDR[3]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \data_p2[40]_i_1 
       (.I0(\data_p1_reg[61]_0 [40]),
        .I1(\data_p1_reg[61]_1 [40]),
        .I2(s_ready_t_reg_2[0]),
        .I3(s_ready_t_reg_2[1]),
        .O(gmem_ARADDR[40]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \data_p2[41]_i_1 
       (.I0(\data_p1_reg[61]_0 [41]),
        .I1(\data_p1_reg[61]_1 [41]),
        .I2(s_ready_t_reg_2[0]),
        .I3(s_ready_t_reg_2[1]),
        .O(gmem_ARADDR[41]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \data_p2[42]_i_1 
       (.I0(\data_p1_reg[61]_0 [42]),
        .I1(\data_p1_reg[61]_1 [42]),
        .I2(s_ready_t_reg_2[0]),
        .I3(s_ready_t_reg_2[1]),
        .O(gmem_ARADDR[42]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \data_p2[43]_i_1 
       (.I0(\data_p1_reg[61]_0 [43]),
        .I1(\data_p1_reg[61]_1 [43]),
        .I2(s_ready_t_reg_2[0]),
        .I3(s_ready_t_reg_2[1]),
        .O(gmem_ARADDR[43]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \data_p2[44]_i_1 
       (.I0(\data_p1_reg[61]_0 [44]),
        .I1(\data_p1_reg[61]_1 [44]),
        .I2(s_ready_t_reg_2[0]),
        .I3(s_ready_t_reg_2[1]),
        .O(gmem_ARADDR[44]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \data_p2[45]_i_1 
       (.I0(\data_p1_reg[61]_0 [45]),
        .I1(\data_p1_reg[61]_1 [45]),
        .I2(s_ready_t_reg_2[0]),
        .I3(s_ready_t_reg_2[1]),
        .O(gmem_ARADDR[45]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \data_p2[46]_i_1 
       (.I0(\data_p1_reg[61]_0 [46]),
        .I1(\data_p1_reg[61]_1 [46]),
        .I2(s_ready_t_reg_2[0]),
        .I3(s_ready_t_reg_2[1]),
        .O(gmem_ARADDR[46]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \data_p2[47]_i_1 
       (.I0(\data_p1_reg[61]_0 [47]),
        .I1(\data_p1_reg[61]_1 [47]),
        .I2(s_ready_t_reg_2[0]),
        .I3(s_ready_t_reg_2[1]),
        .O(gmem_ARADDR[47]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \data_p2[48]_i_1 
       (.I0(\data_p1_reg[61]_0 [48]),
        .I1(\data_p1_reg[61]_1 [48]),
        .I2(s_ready_t_reg_2[0]),
        .I3(s_ready_t_reg_2[1]),
        .O(gmem_ARADDR[48]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \data_p2[49]_i_1 
       (.I0(\data_p1_reg[61]_0 [49]),
        .I1(\data_p1_reg[61]_1 [49]),
        .I2(s_ready_t_reg_2[0]),
        .I3(s_ready_t_reg_2[1]),
        .O(gmem_ARADDR[49]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \data_p2[4]_i_1 
       (.I0(\data_p1_reg[61]_0 [4]),
        .I1(\data_p1_reg[61]_1 [4]),
        .I2(s_ready_t_reg_2[0]),
        .I3(s_ready_t_reg_2[1]),
        .O(gmem_ARADDR[4]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \data_p2[50]_i_1 
       (.I0(\data_p1_reg[61]_0 [50]),
        .I1(\data_p1_reg[61]_1 [50]),
        .I2(s_ready_t_reg_2[0]),
        .I3(s_ready_t_reg_2[1]),
        .O(gmem_ARADDR[50]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \data_p2[51]_i_1 
       (.I0(\data_p1_reg[61]_0 [51]),
        .I1(\data_p1_reg[61]_1 [51]),
        .I2(s_ready_t_reg_2[0]),
        .I3(s_ready_t_reg_2[1]),
        .O(gmem_ARADDR[51]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \data_p2[52]_i_1 
       (.I0(\data_p1_reg[61]_0 [52]),
        .I1(\data_p1_reg[61]_1 [52]),
        .I2(s_ready_t_reg_2[0]),
        .I3(s_ready_t_reg_2[1]),
        .O(gmem_ARADDR[52]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \data_p2[53]_i_1 
       (.I0(\data_p1_reg[61]_0 [53]),
        .I1(\data_p1_reg[61]_1 [53]),
        .I2(s_ready_t_reg_2[0]),
        .I3(s_ready_t_reg_2[1]),
        .O(gmem_ARADDR[53]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \data_p2[54]_i_1 
       (.I0(\data_p1_reg[61]_0 [54]),
        .I1(\data_p1_reg[61]_1 [54]),
        .I2(s_ready_t_reg_2[0]),
        .I3(s_ready_t_reg_2[1]),
        .O(gmem_ARADDR[54]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \data_p2[55]_i_1 
       (.I0(\data_p1_reg[61]_0 [55]),
        .I1(\data_p1_reg[61]_1 [55]),
        .I2(s_ready_t_reg_2[0]),
        .I3(s_ready_t_reg_2[1]),
        .O(gmem_ARADDR[55]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \data_p2[56]_i_1 
       (.I0(\data_p1_reg[61]_0 [56]),
        .I1(\data_p1_reg[61]_1 [56]),
        .I2(s_ready_t_reg_2[0]),
        .I3(s_ready_t_reg_2[1]),
        .O(gmem_ARADDR[56]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \data_p2[57]_i_1 
       (.I0(\data_p1_reg[61]_0 [57]),
        .I1(\data_p1_reg[61]_1 [57]),
        .I2(s_ready_t_reg_2[0]),
        .I3(s_ready_t_reg_2[1]),
        .O(gmem_ARADDR[57]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \data_p2[58]_i_1 
       (.I0(\data_p1_reg[61]_0 [58]),
        .I1(\data_p1_reg[61]_1 [58]),
        .I2(s_ready_t_reg_2[0]),
        .I3(s_ready_t_reg_2[1]),
        .O(gmem_ARADDR[58]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \data_p2[59]_i_1 
       (.I0(\data_p1_reg[61]_0 [59]),
        .I1(\data_p1_reg[61]_1 [59]),
        .I2(s_ready_t_reg_2[0]),
        .I3(s_ready_t_reg_2[1]),
        .O(gmem_ARADDR[59]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \data_p2[5]_i_1 
       (.I0(\data_p1_reg[61]_0 [5]),
        .I1(\data_p1_reg[61]_1 [5]),
        .I2(s_ready_t_reg_2[0]),
        .I3(s_ready_t_reg_2[1]),
        .O(gmem_ARADDR[5]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \data_p2[60]_i_1 
       (.I0(\data_p1_reg[61]_0 [60]),
        .I1(\data_p1_reg[61]_1 [60]),
        .I2(s_ready_t_reg_2[0]),
        .I3(s_ready_t_reg_2[1]),
        .O(gmem_ARADDR[60]));
  LUT3 #(
    .INIT(8'hA8)) 
    \data_p2[61]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(s_ready_t_reg_2[0]),
        .I2(s_ready_t_reg_2[1]),
        .O(load_p2));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'hAAC0)) 
    \data_p2[61]_i_2 
       (.I0(\data_p1_reg[61]_0 [61]),
        .I1(\data_p1_reg[61]_1 [61]),
        .I2(s_ready_t_reg_2[0]),
        .I3(s_ready_t_reg_2[1]),
        .O(gmem_ARADDR[61]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \data_p2[6]_i_1 
       (.I0(\data_p1_reg[61]_0 [6]),
        .I1(\data_p1_reg[61]_1 [6]),
        .I2(s_ready_t_reg_2[0]),
        .I3(s_ready_t_reg_2[1]),
        .O(gmem_ARADDR[6]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \data_p2[7]_i_1 
       (.I0(\data_p1_reg[61]_0 [7]),
        .I1(\data_p1_reg[61]_1 [7]),
        .I2(s_ready_t_reg_2[0]),
        .I3(s_ready_t_reg_2[1]),
        .O(gmem_ARADDR[7]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \data_p2[8]_i_1 
       (.I0(\data_p1_reg[61]_0 [8]),
        .I1(\data_p1_reg[61]_1 [8]),
        .I2(s_ready_t_reg_2[0]),
        .I3(s_ready_t_reg_2[1]),
        .O(gmem_ARADDR[8]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \data_p2[9]_i_1 
       (.I0(\data_p1_reg[61]_0 [9]),
        .I1(\data_p1_reg[61]_1 [9]),
        .I2(s_ready_t_reg_2[0]),
        .I3(s_ready_t_reg_2[1]),
        .O(gmem_ARADDR[9]));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[10]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[11]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[12]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[13]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[14]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[15]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[16]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[17]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[18]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[19]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[20]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[21]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[22]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[23]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[24]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[25]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[26]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[27]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[28]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[29]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[30]),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[31]),
        .Q(data_p2[31]),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[32]),
        .Q(data_p2[32]),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[33]),
        .Q(data_p2[33]),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[34]),
        .Q(data_p2[34]),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[35]),
        .Q(data_p2[35]),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[36]),
        .Q(data_p2[36]),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[37]),
        .Q(data_p2[37]),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[38]),
        .Q(data_p2[38]),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[39]),
        .Q(data_p2[39]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[40]),
        .Q(data_p2[40]),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[41]),
        .Q(data_p2[41]),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[42]),
        .Q(data_p2[42]),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[43]),
        .Q(data_p2[43]),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[44]),
        .Q(data_p2[44]),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[45]),
        .Q(data_p2[45]),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[46]),
        .Q(data_p2[46]),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[47]),
        .Q(data_p2[47]),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[48]),
        .Q(data_p2[48]),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[49]),
        .Q(data_p2[49]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[50]),
        .Q(data_p2[50]),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[51]),
        .Q(data_p2[51]),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[52]),
        .Q(data_p2[52]),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[53]),
        .Q(data_p2[53]),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[54]),
        .Q(data_p2[54]),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[55]),
        .Q(data_p2[55]),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[56]),
        .Q(data_p2[56]),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[57]),
        .Q(data_p2[57]),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[58]),
        .Q(data_p2[58]),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[59]),
        .Q(data_p2[59]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[5]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[60]),
        .Q(data_p2[60]),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[61]),
        .Q(data_p2[61]),
        .R(1'b0));
  FDRE \data_p2_reg[64] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 ),
        .Q(data_p2[64]),
        .R(1'b0));
  FDRE \data_p2_reg[65] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[65]_0 ),
        .Q(data_p2[65]),
        .R(1'b0));
  FDRE \data_p2_reg[66] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[66]_0 ),
        .Q(data_p2[66]),
        .R(1'b0));
  FDRE \data_p2_reg[67] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[67]_0 ),
        .Q(data_p2[67]),
        .R(1'b0));
  FDRE \data_p2_reg[68] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[68]_0 ),
        .Q(data_p2[68]),
        .R(1'b0));
  FDRE \data_p2_reg[69] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[69]_0 ),
        .Q(data_p2[69]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[6]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[70] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[70]_0 ),
        .Q(data_p2[70]),
        .R(1'b0));
  FDRE \data_p2_reg[71] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[71]_0 ),
        .Q(data_p2[71]),
        .R(1'b0));
  FDRE \data_p2_reg[72] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[72]_0 ),
        .Q(data_p2[72]),
        .R(1'b0));
  FDRE \data_p2_reg[73] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[73]_0 ),
        .Q(data_p2[73]),
        .R(1'b0));
  FDRE \data_p2_reg[74] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[74]_0 ),
        .Q(data_p2[74]),
        .R(1'b0));
  FDRE \data_p2_reg[75] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[75]_0 ),
        .Q(data_p2[75]),
        .R(1'b0));
  FDRE \data_p2_reg[76] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[76]_0 ),
        .Q(data_p2[76]),
        .R(1'b0));
  FDRE \data_p2_reg[77] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[77]_0 ),
        .Q(data_p2[77]),
        .R(1'b0));
  FDRE \data_p2_reg[78] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[78]_0 ),
        .Q(data_p2[78]),
        .R(1'b0));
  FDRE \data_p2_reg[79] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[79]_0 ),
        .Q(data_p2[79]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[7]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[80] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[80]_0 ),
        .Q(data_p2[80]),
        .R(1'b0));
  FDRE \data_p2_reg[81] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 ),
        .Q(data_p2[81]),
        .R(1'b0));
  FDRE \data_p2_reg[82] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[82]_0 ),
        .Q(data_p2[82]),
        .R(1'b0));
  FDRE \data_p2_reg[83] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[83]_0 ),
        .Q(data_p2[83]),
        .R(1'b0));
  FDRE \data_p2_reg[84] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[84]_0 ),
        .Q(data_p2[84]),
        .R(1'b0));
  FDRE \data_p2_reg[85] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[85]_0 ),
        .Q(data_p2[85]),
        .R(1'b0));
  FDRE \data_p2_reg[86] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[86]_0 ),
        .Q(data_p2[86]),
        .R(1'b0));
  FDRE \data_p2_reg[87] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[87]_0 ),
        .Q(data_p2[87]),
        .R(1'b0));
  FDRE \data_p2_reg[88] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[88]_0 ),
        .Q(data_p2[88]),
        .R(1'b0));
  FDRE \data_p2_reg[89] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[89]_0 ),
        .Q(data_p2[89]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[8]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[90] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[90]_0 ),
        .Q(data_p2[90]),
        .R(1'b0));
  FDRE \data_p2_reg[91] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[91]_0 ),
        .Q(data_p2[91]),
        .R(1'b0));
  FDRE \data_p2_reg[92] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[92]_0 ),
        .Q(data_p2[92]),
        .R(1'b0));
  FDRE \data_p2_reg[93] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[93]_0 ),
        .Q(data_p2[93]),
        .R(1'b0));
  FDRE \data_p2_reg[94] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[94]_0 ),
        .Q(data_p2[94]),
        .R(1'b0));
  FDRE \data_p2_reg[95] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 ),
        .Q(data_p2[95]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[9]),
        .Q(data_p2[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAFFAAAAAAFF02FF)) 
    s_ready_t_i_1__1
       (.I0(s_ready_t_reg_0),
        .I1(s_ready_t_reg_2[0]),
        .I2(s_ready_t_reg_2[1]),
        .I3(state__0[1]),
        .I4(rs2f_rreq_ack),
        .I5(state__0[0]),
        .O(s_ready_t_i_1__1_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__1_n_0),
        .Q(s_ready_t_reg_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFCFCFC4C4C4C4C4C)) 
    \state[0]_i_1__1 
       (.I0(rs2f_rreq_ack),
        .I1(Q),
        .I2(state),
        .I3(s_ready_t_reg_2[1]),
        .I4(s_ready_t_reg_2[0]),
        .I5(s_ready_t_reg_0),
        .O(\state[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF1F00FFFF)) 
    \state[1]_i_1__1 
       (.I0(s_ready_t_reg_2[1]),
        .I1(s_ready_t_reg_2[0]),
        .I2(s_ready_t_reg_0),
        .I3(state),
        .I4(Q),
        .I5(rs2f_rreq_ack),
        .O(\state[1]_i_1__1_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__1_n_0 ),
        .Q(Q),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__1_n_0 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "krnl_vadd_gmem_m_axi_reg_slice" *) 
module system_krnl_vadd_1_0_krnl_vadd_gmem_m_axi_reg_slice__parameterized0
   (rdata_ack_t,
    \state_reg[0]_0 ,
    E,
    \data_p1_reg[31]_0 ,
    ap_rst_n_inv,
    ap_clk,
    gmem_RREADY,
    s_ready_t_reg_0,
    beat_valid,
    Q);
  output rdata_ack_t;
  output [0:0]\state_reg[0]_0 ;
  output [0:0]E;
  output [31:0]\data_p1_reg[31]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input gmem_RREADY;
  input s_ready_t_reg_0;
  input beat_valid;
  input [31:0]Q;

  wire [0:0]E;
  wire [31:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire beat_valid;
  wire \data_p1[0]_i_1__1_n_0 ;
  wire \data_p1[10]_i_1__1_n_0 ;
  wire \data_p1[11]_i_1__1_n_0 ;
  wire \data_p1[12]_i_1__1_n_0 ;
  wire \data_p1[13]_i_1__1_n_0 ;
  wire \data_p1[14]_i_1__1_n_0 ;
  wire \data_p1[15]_i_1__1_n_0 ;
  wire \data_p1[16]_i_1__1_n_0 ;
  wire \data_p1[17]_i_1__1_n_0 ;
  wire \data_p1[18]_i_1__1_n_0 ;
  wire \data_p1[19]_i_1__1_n_0 ;
  wire \data_p1[1]_i_1__1_n_0 ;
  wire \data_p1[20]_i_1__1_n_0 ;
  wire \data_p1[21]_i_1__1_n_0 ;
  wire \data_p1[22]_i_1__1_n_0 ;
  wire \data_p1[23]_i_1__1_n_0 ;
  wire \data_p1[24]_i_1__1_n_0 ;
  wire \data_p1[25]_i_1__1_n_0 ;
  wire \data_p1[26]_i_1__1_n_0 ;
  wire \data_p1[27]_i_1__1_n_0 ;
  wire \data_p1[28]_i_1__1_n_0 ;
  wire \data_p1[29]_i_1__1_n_0 ;
  wire \data_p1[2]_i_1__1_n_0 ;
  wire \data_p1[30]_i_1__1_n_0 ;
  wire \data_p1[31]_i_2_n_0 ;
  wire \data_p1[3]_i_1__1_n_0 ;
  wire \data_p1[4]_i_1__1_n_0 ;
  wire \data_p1[5]_i_1__1_n_0 ;
  wire \data_p1[6]_i_1__1_n_0 ;
  wire \data_p1[7]_i_1__1_n_0 ;
  wire \data_p1[8]_i_1__1_n_0 ;
  wire \data_p1[9]_i_1__1_n_0 ;
  wire [31:0]\data_p1_reg[31]_0 ;
  wire \data_p2_reg_n_0_[0] ;
  wire \data_p2_reg_n_0_[10] ;
  wire \data_p2_reg_n_0_[11] ;
  wire \data_p2_reg_n_0_[12] ;
  wire \data_p2_reg_n_0_[13] ;
  wire \data_p2_reg_n_0_[14] ;
  wire \data_p2_reg_n_0_[15] ;
  wire \data_p2_reg_n_0_[16] ;
  wire \data_p2_reg_n_0_[17] ;
  wire \data_p2_reg_n_0_[18] ;
  wire \data_p2_reg_n_0_[19] ;
  wire \data_p2_reg_n_0_[1] ;
  wire \data_p2_reg_n_0_[20] ;
  wire \data_p2_reg_n_0_[21] ;
  wire \data_p2_reg_n_0_[22] ;
  wire \data_p2_reg_n_0_[23] ;
  wire \data_p2_reg_n_0_[24] ;
  wire \data_p2_reg_n_0_[25] ;
  wire \data_p2_reg_n_0_[26] ;
  wire \data_p2_reg_n_0_[27] ;
  wire \data_p2_reg_n_0_[28] ;
  wire \data_p2_reg_n_0_[29] ;
  wire \data_p2_reg_n_0_[2] ;
  wire \data_p2_reg_n_0_[30] ;
  wire \data_p2_reg_n_0_[31] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \data_p2_reg_n_0_[4] ;
  wire \data_p2_reg_n_0_[5] ;
  wire \data_p2_reg_n_0_[6] ;
  wire \data_p2_reg_n_0_[7] ;
  wire \data_p2_reg_n_0_[8] ;
  wire \data_p2_reg_n_0_[9] ;
  wire gmem_RREADY;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire rdata_ack_t;
  wire s_ready_t_i_1_n_0;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire [1:0]state__0;
  wire [0:0]\state_reg[0]_0 ;

  LUT4 #(
    .INIT(16'h002C)) 
    \FSM_sequential_state[0]_i_1__1 
       (.I0(s_ready_t_reg_0),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(gmem_RREADY),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'h0CF80308)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(rdata_ack_t),
        .I1(s_ready_t_reg_0),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(gmem_RREADY),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB0)) 
    \bus_equal_gen.data_buf[31]_i_1__0 
       (.I0(rdata_ack_t),
        .I1(s_ready_t_reg_0),
        .I2(beat_valid),
        .O(E));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[0]_i_1__1 
       (.I0(Q[0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[0] ),
        .O(\data_p1[0]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[10]_i_1__1 
       (.I0(Q[10]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[10] ),
        .O(\data_p1[10]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[11]_i_1__1 
       (.I0(Q[11]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[11] ),
        .O(\data_p1[11]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[12]_i_1__1 
       (.I0(Q[12]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[12] ),
        .O(\data_p1[12]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[13]_i_1__1 
       (.I0(Q[13]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[13] ),
        .O(\data_p1[13]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[14]_i_1__1 
       (.I0(Q[14]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[14] ),
        .O(\data_p1[14]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[15]_i_1__1 
       (.I0(Q[15]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[15] ),
        .O(\data_p1[15]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[16]_i_1__1 
       (.I0(Q[16]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[16] ),
        .O(\data_p1[16]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[17]_i_1__1 
       (.I0(Q[17]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[17] ),
        .O(\data_p1[17]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[18]_i_1__1 
       (.I0(Q[18]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[18] ),
        .O(\data_p1[18]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[19]_i_1__1 
       (.I0(Q[19]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[19] ),
        .O(\data_p1[19]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[1]_i_1__1 
       (.I0(Q[1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[1] ),
        .O(\data_p1[1]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[20]_i_1__1 
       (.I0(Q[20]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[20] ),
        .O(\data_p1[20]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[21]_i_1__1 
       (.I0(Q[21]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[21] ),
        .O(\data_p1[21]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[22]_i_1__1 
       (.I0(Q[22]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[22] ),
        .O(\data_p1[22]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[23]_i_1__1 
       (.I0(Q[23]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[23] ),
        .O(\data_p1[23]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[24]_i_1__1 
       (.I0(Q[24]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[24] ),
        .O(\data_p1[24]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[25]_i_1__1 
       (.I0(Q[25]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[25] ),
        .O(\data_p1[25]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[26]_i_1__1 
       (.I0(Q[26]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[26] ),
        .O(\data_p1[26]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[27]_i_1__1 
       (.I0(Q[27]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[27] ),
        .O(\data_p1[27]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[28]_i_1__1 
       (.I0(Q[28]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[28] ),
        .O(\data_p1[28]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[29]_i_1__1 
       (.I0(Q[29]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[29] ),
        .O(\data_p1[29]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[2]_i_1__1 
       (.I0(Q[2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[2] ),
        .O(\data_p1[2]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[30]_i_1__1 
       (.I0(Q[30]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[30] ),
        .O(\data_p1[30]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h4D40)) 
    \data_p1[31]_i_1 
       (.I0(state__0[1]),
        .I1(gmem_RREADY),
        .I2(state__0[0]),
        .I3(s_ready_t_reg_0),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[31]_i_2 
       (.I0(Q[31]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[31] ),
        .O(\data_p1[31]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[3]_i_1__1 
       (.I0(Q[3]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[3] ),
        .O(\data_p1[3]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[4]_i_1__1 
       (.I0(Q[4]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[4] ),
        .O(\data_p1[4]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[5]_i_1__1 
       (.I0(Q[5]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[5] ),
        .O(\data_p1[5]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[6]_i_1__1 
       (.I0(Q[6]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[6] ),
        .O(\data_p1[6]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[7]_i_1__1 
       (.I0(Q[7]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[7] ),
        .O(\data_p1[7]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[8]_i_1__1 
       (.I0(Q[8]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[8] ),
        .O(\data_p1[8]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[9]_i_1__1 
       (.I0(Q[9]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[9] ),
        .O(\data_p1[9]_i_1__1_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__1_n_0 ),
        .Q(\data_p1_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__1_n_0 ),
        .Q(\data_p1_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__1_n_0 ),
        .Q(\data_p1_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__1_n_0 ),
        .Q(\data_p1_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__1_n_0 ),
        .Q(\data_p1_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__1_n_0 ),
        .Q(\data_p1_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__1_n_0 ),
        .Q(\data_p1_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__1_n_0 ),
        .Q(\data_p1_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__1_n_0 ),
        .Q(\data_p1_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__1_n_0 ),
        .Q(\data_p1_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__1_n_0 ),
        .Q(\data_p1_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__1_n_0 ),
        .Q(\data_p1_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__1_n_0 ),
        .Q(\data_p1_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__1_n_0 ),
        .Q(\data_p1_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__1_n_0 ),
        .Q(\data_p1_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__1_n_0 ),
        .Q(\data_p1_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__1_n_0 ),
        .Q(\data_p1_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__1_n_0 ),
        .Q(\data_p1_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__1_n_0 ),
        .Q(\data_p1_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__1_n_0 ),
        .Q(\data_p1_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__1_n_0 ),
        .Q(\data_p1_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__1_n_0 ),
        .Q(\data_p1_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__1_n_0 ),
        .Q(\data_p1_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__1_n_0 ),
        .Q(\data_p1_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_2_n_0 ),
        .Q(\data_p1_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__1_n_0 ),
        .Q(\data_p1_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__1_n_0 ),
        .Q(\data_p1_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__1_n_0 ),
        .Q(\data_p1_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__1_n_0 ),
        .Q(\data_p1_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__1_n_0 ),
        .Q(\data_p1_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__1_n_0 ),
        .Q(\data_p1_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__1_n_0 ),
        .Q(\data_p1_reg[31]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[31]_i_1 
       (.I0(rdata_ack_t),
        .I1(s_ready_t_reg_0),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[0]),
        .Q(\data_p2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[10]),
        .Q(\data_p2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[11]),
        .Q(\data_p2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[12]),
        .Q(\data_p2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[13]),
        .Q(\data_p2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[14]),
        .Q(\data_p2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[15]),
        .Q(\data_p2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[16]),
        .Q(\data_p2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[17]),
        .Q(\data_p2_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[18]),
        .Q(\data_p2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[19]),
        .Q(\data_p2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[1]),
        .Q(\data_p2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[20]),
        .Q(\data_p2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[21]),
        .Q(\data_p2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[22]),
        .Q(\data_p2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[23]),
        .Q(\data_p2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[24]),
        .Q(\data_p2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[25]),
        .Q(\data_p2_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[26]),
        .Q(\data_p2_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[27]),
        .Q(\data_p2_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[28]),
        .Q(\data_p2_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[29]),
        .Q(\data_p2_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[2]),
        .Q(\data_p2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[30]),
        .Q(\data_p2_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[31]),
        .Q(\data_p2_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[3]),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[4]),
        .Q(\data_p2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[5]),
        .Q(\data_p2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[6]),
        .Q(\data_p2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[7]),
        .Q(\data_p2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[8]),
        .Q(\data_p2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[9]),
        .Q(\data_p2_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'hFFF73033)) 
    s_ready_t_i_1
       (.I0(s_ready_t_reg_0),
        .I1(state__0[1]),
        .I2(gmem_RREADY),
        .I3(state__0[0]),
        .I4(rdata_ack_t),
        .O(s_ready_t_i_1_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1_n_0),
        .Q(rdata_ack_t),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFC4CCC4C)) 
    \state[0]_i_1 
       (.I0(gmem_RREADY),
        .I1(\state_reg[0]_0 ),
        .I2(state),
        .I3(s_ready_t_reg_0),
        .I4(rdata_ack_t),
        .O(\state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF4F)) 
    \state[1]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(state),
        .I2(\state_reg[0]_0 ),
        .I3(gmem_RREADY),
        .O(\state[1]_i_1_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_0 ),
        .Q(\state_reg[0]_0 ),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_0 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "krnl_vadd_gmem_m_axi_reg_slice" *) 
module system_krnl_vadd_1_0_krnl_vadd_gmem_m_axi_reg_slice__parameterized1
   (rs_req_ready,
    \last_cnt_reg[3] ,
    m_axi_gmem_AWVALID,
    \data_p1_reg[67]_0 ,
    ap_rst_n_inv,
    ap_clk,
    Q,
    D,
    \FSM_sequential_state_reg[0]_0 ,
    req_fifo_valid,
    m_axi_gmem_AWREADY,
    E);
  output rs_req_ready;
  output \last_cnt_reg[3] ;
  output m_axi_gmem_AWVALID;
  output [65:0]\data_p1_reg[67]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input [3:0]Q;
  input [65:0]D;
  input \FSM_sequential_state_reg[0]_0 ;
  input req_fifo_valid;
  input m_axi_gmem_AWREADY;
  input [0:0]E;

  wire [65:0]D;
  wire [0:0]E;
  wire \FSM_sequential_state_reg[0]_0 ;
  wire [3:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [65:0]\data_p1_reg[67]_0 ;
  wire [67:2]data_p2;
  wire \last_cnt_reg[3] ;
  wire load_p1;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire [1:0]next__0;
  wire [67:2]p_0_in;
  wire req_fifo_valid;
  wire rs_req_ready;
  wire s_ready_t_i_1__2_n_0;
  wire [1:1]state;
  wire \state[0]_i_1__2_n_0 ;
  wire \state[1]_i_1__2_n_0 ;
  wire [1:0]state__0;

  LUT5 #(
    .INIT(32'h000004F0)) 
    \FSM_sequential_state[0]_i_1__2 
       (.I0(\FSM_sequential_state_reg[0]_0 ),
        .I1(req_fifo_valid),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(m_axi_gmem_AWREADY),
        .O(next__0[0]));
  LUT6 #(
    .INIT(64'h0044FF4000BB0040)) 
    \FSM_sequential_state[1]_i_1__2 
       (.I0(\FSM_sequential_state_reg[0]_0 ),
        .I1(req_fifo_valid),
        .I2(rs_req_ready),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(m_axi_gmem_AWREADY),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[10]_i_1__2 
       (.I0(D[8]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[10]),
        .O(p_0_in[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[11]_i_1__2 
       (.I0(D[9]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[11]),
        .O(p_0_in[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[12]_i_1__2 
       (.I0(D[10]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[12]),
        .O(p_0_in[12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[13]_i_1__2 
       (.I0(D[11]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[13]),
        .O(p_0_in[13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[14]_i_1__2 
       (.I0(D[12]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[14]),
        .O(p_0_in[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[15]_i_1__2 
       (.I0(D[13]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[15]),
        .O(p_0_in[15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[16]_i_1__2 
       (.I0(D[14]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[16]),
        .O(p_0_in[16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[17]_i_1__2 
       (.I0(D[15]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[17]),
        .O(p_0_in[17]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[18]_i_1__2 
       (.I0(D[16]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[18]),
        .O(p_0_in[18]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[19]_i_1__2 
       (.I0(D[17]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[19]),
        .O(p_0_in[19]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[20]_i_1__2 
       (.I0(D[18]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[20]),
        .O(p_0_in[20]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[21]_i_1__2 
       (.I0(D[19]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[21]),
        .O(p_0_in[21]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[22]_i_1__2 
       (.I0(D[20]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[22]),
        .O(p_0_in[22]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[23]_i_1__2 
       (.I0(D[21]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[23]),
        .O(p_0_in[23]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[24]_i_1__2 
       (.I0(D[22]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[24]),
        .O(p_0_in[24]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[25]_i_1__2 
       (.I0(D[23]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[25]),
        .O(p_0_in[25]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[26]_i_1__2 
       (.I0(D[24]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[26]),
        .O(p_0_in[26]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[27]_i_1__2 
       (.I0(D[25]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[27]),
        .O(p_0_in[27]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[28]_i_1__2 
       (.I0(D[26]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[28]),
        .O(p_0_in[28]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[29]_i_1__2 
       (.I0(D[27]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[29]),
        .O(p_0_in[29]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[2]_i_1__2 
       (.I0(D[0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[2]),
        .O(p_0_in[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[30]_i_1__2 
       (.I0(D[28]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[30]),
        .O(p_0_in[30]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[31]_i_1__2 
       (.I0(D[29]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[31]),
        .O(p_0_in[31]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[32]_i_1__1 
       (.I0(D[30]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[32]),
        .O(p_0_in[32]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[33]_i_1__1 
       (.I0(D[31]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[33]),
        .O(p_0_in[33]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[34]_i_1__1 
       (.I0(D[32]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[34]),
        .O(p_0_in[34]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[35]_i_1__1 
       (.I0(D[33]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[35]),
        .O(p_0_in[35]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[36]_i_1__1 
       (.I0(D[34]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[36]),
        .O(p_0_in[36]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[37]_i_1__1 
       (.I0(D[35]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[37]),
        .O(p_0_in[37]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[38]_i_1__1 
       (.I0(D[36]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[38]),
        .O(p_0_in[38]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[39]_i_1__1 
       (.I0(D[37]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[39]),
        .O(p_0_in[39]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[3]_i_1__2 
       (.I0(D[1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[3]),
        .O(p_0_in[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[40]_i_1__1 
       (.I0(D[38]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[40]),
        .O(p_0_in[40]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[41]_i_1__1 
       (.I0(D[39]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[41]),
        .O(p_0_in[41]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[42]_i_1__1 
       (.I0(D[40]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[42]),
        .O(p_0_in[42]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[43]_i_1__1 
       (.I0(D[41]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[43]),
        .O(p_0_in[43]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[44]_i_1__1 
       (.I0(D[42]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[44]),
        .O(p_0_in[44]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[45]_i_1__1 
       (.I0(D[43]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[45]),
        .O(p_0_in[45]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[46]_i_1__1 
       (.I0(D[44]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[46]),
        .O(p_0_in[46]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[47]_i_1__1 
       (.I0(D[45]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[47]),
        .O(p_0_in[47]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[48]_i_1__1 
       (.I0(D[46]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[48]),
        .O(p_0_in[48]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[49]_i_1__1 
       (.I0(D[47]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[49]),
        .O(p_0_in[49]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[4]_i_1__2 
       (.I0(D[2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[4]),
        .O(p_0_in[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[50]_i_1__1 
       (.I0(D[48]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[50]),
        .O(p_0_in[50]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[51]_i_1__1 
       (.I0(D[49]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[51]),
        .O(p_0_in[51]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[52]_i_1__1 
       (.I0(D[50]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[52]),
        .O(p_0_in[52]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[53]_i_1__1 
       (.I0(D[51]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[53]),
        .O(p_0_in[53]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[54]_i_1__1 
       (.I0(D[52]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[54]),
        .O(p_0_in[54]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[55]_i_1__1 
       (.I0(D[53]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[55]),
        .O(p_0_in[55]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[56]_i_1__1 
       (.I0(D[54]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[56]),
        .O(p_0_in[56]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[57]_i_1__1 
       (.I0(D[55]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[57]),
        .O(p_0_in[57]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[58]_i_1__1 
       (.I0(D[56]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[58]),
        .O(p_0_in[58]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[59]_i_1__1 
       (.I0(D[57]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[59]),
        .O(p_0_in[59]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[5]_i_1__2 
       (.I0(D[3]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[5]),
        .O(p_0_in[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[60]_i_1__1 
       (.I0(D[58]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[60]),
        .O(p_0_in[60]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[61]_i_1__1 
       (.I0(D[59]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[61]),
        .O(p_0_in[61]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[62]_i_1 
       (.I0(D[60]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[62]),
        .O(p_0_in[62]));
  LUT5 #(
    .INIT(32'h0400F404)) 
    \data_p1[63]_i_1 
       (.I0(\FSM_sequential_state_reg[0]_0 ),
        .I1(req_fifo_valid),
        .I2(state__0[0]),
        .I3(m_axi_gmem_AWREADY),
        .I4(state__0[1]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[63]_i_2 
       (.I0(D[61]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[63]),
        .O(p_0_in[63]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[64]_i_1__1 
       (.I0(D[62]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[64]),
        .O(p_0_in[64]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[65]_i_1__1 
       (.I0(D[63]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[65]),
        .O(p_0_in[65]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[66]_i_1__1 
       (.I0(D[64]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[66]),
        .O(p_0_in[66]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[67]_i_1__1 
       (.I0(D[65]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[67]),
        .O(p_0_in[67]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[6]_i_1__2 
       (.I0(D[4]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[6]),
        .O(p_0_in[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[7]_i_1__2 
       (.I0(D[5]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[7]),
        .O(p_0_in[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[8]_i_1__2 
       (.I0(D[6]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[8]),
        .O(p_0_in[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[9]_i_1__2 
       (.I0(D[7]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[9]),
        .O(p_0_in[9]));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[10]),
        .Q(\data_p1_reg[67]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[11]),
        .Q(\data_p1_reg[67]_0 [9]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[12]),
        .Q(\data_p1_reg[67]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[13]),
        .Q(\data_p1_reg[67]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[14]),
        .Q(\data_p1_reg[67]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[15]),
        .Q(\data_p1_reg[67]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[16]),
        .Q(\data_p1_reg[67]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[17]),
        .Q(\data_p1_reg[67]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[18]),
        .Q(\data_p1_reg[67]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[19]),
        .Q(\data_p1_reg[67]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[20]),
        .Q(\data_p1_reg[67]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[21]),
        .Q(\data_p1_reg[67]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[22]),
        .Q(\data_p1_reg[67]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[23]),
        .Q(\data_p1_reg[67]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[24]),
        .Q(\data_p1_reg[67]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[25]),
        .Q(\data_p1_reg[67]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[26]),
        .Q(\data_p1_reg[67]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[27]),
        .Q(\data_p1_reg[67]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[28]),
        .Q(\data_p1_reg[67]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[29]),
        .Q(\data_p1_reg[67]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[2]),
        .Q(\data_p1_reg[67]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[30]),
        .Q(\data_p1_reg[67]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[31]),
        .Q(\data_p1_reg[67]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[32]),
        .Q(\data_p1_reg[67]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[33]),
        .Q(\data_p1_reg[67]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[34]),
        .Q(\data_p1_reg[67]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[35]),
        .Q(\data_p1_reg[67]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[36]),
        .Q(\data_p1_reg[67]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[37]),
        .Q(\data_p1_reg[67]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[38]),
        .Q(\data_p1_reg[67]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[39]),
        .Q(\data_p1_reg[67]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[3]),
        .Q(\data_p1_reg[67]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[40]),
        .Q(\data_p1_reg[67]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[41]),
        .Q(\data_p1_reg[67]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[42]),
        .Q(\data_p1_reg[67]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[43]),
        .Q(\data_p1_reg[67]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[44]),
        .Q(\data_p1_reg[67]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[45]),
        .Q(\data_p1_reg[67]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[46]),
        .Q(\data_p1_reg[67]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[47]),
        .Q(\data_p1_reg[67]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[48]),
        .Q(\data_p1_reg[67]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[49]),
        .Q(\data_p1_reg[67]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[4]),
        .Q(\data_p1_reg[67]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[50]),
        .Q(\data_p1_reg[67]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[51]),
        .Q(\data_p1_reg[67]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[52]),
        .Q(\data_p1_reg[67]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[53]),
        .Q(\data_p1_reg[67]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[54]),
        .Q(\data_p1_reg[67]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[55]),
        .Q(\data_p1_reg[67]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[56]),
        .Q(\data_p1_reg[67]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[57]),
        .Q(\data_p1_reg[67]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[58]),
        .Q(\data_p1_reg[67]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[59]),
        .Q(\data_p1_reg[67]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[5]),
        .Q(\data_p1_reg[67]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[60]),
        .Q(\data_p1_reg[67]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[61]),
        .Q(\data_p1_reg[67]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[62]),
        .Q(\data_p1_reg[67]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[63]),
        .Q(\data_p1_reg[67]_0 [61]),
        .R(1'b0));
  FDRE \data_p1_reg[64] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[64]),
        .Q(\data_p1_reg[67]_0 [62]),
        .R(1'b0));
  FDRE \data_p1_reg[65] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[65]),
        .Q(\data_p1_reg[67]_0 [63]),
        .R(1'b0));
  FDRE \data_p1_reg[66] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[66]),
        .Q(\data_p1_reg[67]_0 [64]),
        .R(1'b0));
  FDRE \data_p1_reg[67] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[67]),
        .Q(\data_p1_reg[67]_0 [65]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[6]),
        .Q(\data_p1_reg[67]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[7]),
        .Q(\data_p1_reg[67]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[8]),
        .Q(\data_p1_reg[67]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[9]),
        .Q(\data_p1_reg[67]_0 [7]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(D[14]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(D[15]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(D[16]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(D[17]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(D[18]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(D[19]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(D[20]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(D[21]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(D[22]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(D[23]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(D[24]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(D[25]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(D[26]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(D[27]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(D[28]),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(D[29]),
        .Q(data_p2[31]),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(D[30]),
        .Q(data_p2[32]),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(D[31]),
        .Q(data_p2[33]),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(D[32]),
        .Q(data_p2[34]),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(D[33]),
        .Q(data_p2[35]),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(D[34]),
        .Q(data_p2[36]),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(D[35]),
        .Q(data_p2[37]),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(D[36]),
        .Q(data_p2[38]),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(D[37]),
        .Q(data_p2[39]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(D[38]),
        .Q(data_p2[40]),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(D[39]),
        .Q(data_p2[41]),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(D[40]),
        .Q(data_p2[42]),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(D[41]),
        .Q(data_p2[43]),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(D[42]),
        .Q(data_p2[44]),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(D[43]),
        .Q(data_p2[45]),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(D[44]),
        .Q(data_p2[46]),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(D[45]),
        .Q(data_p2[47]),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(D[46]),
        .Q(data_p2[48]),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(D[47]),
        .Q(data_p2[49]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(D[48]),
        .Q(data_p2[50]),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(D[49]),
        .Q(data_p2[51]),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(D[50]),
        .Q(data_p2[52]),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(D[51]),
        .Q(data_p2[53]),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(E),
        .D(D[52]),
        .Q(data_p2[54]),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(E),
        .D(D[53]),
        .Q(data_p2[55]),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(E),
        .D(D[54]),
        .Q(data_p2[56]),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(E),
        .D(D[55]),
        .Q(data_p2[57]),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(E),
        .D(D[56]),
        .Q(data_p2[58]),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(E),
        .D(D[57]),
        .Q(data_p2[59]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(E),
        .D(D[58]),
        .Q(data_p2[60]),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(E),
        .D(D[59]),
        .Q(data_p2[61]),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(E),
        .D(D[60]),
        .Q(data_p2[62]),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(E),
        .D(D[61]),
        .Q(data_p2[63]),
        .R(1'b0));
  FDRE \data_p2_reg[64] 
       (.C(ap_clk),
        .CE(E),
        .D(D[62]),
        .Q(data_p2[64]),
        .R(1'b0));
  FDRE \data_p2_reg[65] 
       (.C(ap_clk),
        .CE(E),
        .D(D[63]),
        .Q(data_p2[65]),
        .R(1'b0));
  FDRE \data_p2_reg[66] 
       (.C(ap_clk),
        .CE(E),
        .D(D[64]),
        .Q(data_p2[66]),
        .R(1'b0));
  FDRE \data_p2_reg[67] 
       (.C(ap_clk),
        .CE(E),
        .D(D[65]),
        .Q(data_p2[67]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(data_p2[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFBF0F000F0F)) 
    s_ready_t_i_1__2
       (.I0(\FSM_sequential_state_reg[0]_0 ),
        .I1(req_fifo_valid),
        .I2(state__0[1]),
        .I3(m_axi_gmem_AWREADY),
        .I4(state__0[0]),
        .I5(rs_req_ready),
        .O(s_ready_t_i_1__2_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__2_n_0),
        .Q(rs_req_ready),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h4F44FF004F00FF00)) 
    \state[0]_i_1__2 
       (.I0(\FSM_sequential_state_reg[0]_0 ),
        .I1(req_fifo_valid),
        .I2(m_axi_gmem_AWREADY),
        .I3(m_axi_gmem_AWVALID),
        .I4(state),
        .I5(rs_req_ready),
        .O(\state[0]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \state[0]_i_3 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[0]),
        .O(\last_cnt_reg[3] ));
  LUT5 #(
    .INIT(32'hFFB0FFFF)) 
    \state[1]_i_1__2 
       (.I0(\FSM_sequential_state_reg[0]_0 ),
        .I1(req_fifo_valid),
        .I2(state),
        .I3(m_axi_gmem_AWREADY),
        .I4(m_axi_gmem_AWVALID),
        .O(\state[1]_i_1__2_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__2_n_0 ),
        .Q(m_axi_gmem_AWVALID),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__2_n_0 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "krnl_vadd_gmem_m_axi_throttle" *) 
module system_krnl_vadd_1_0_krnl_vadd_gmem_m_axi_throttle
   (AWREADY_Dummy,
    WREADY_Dummy,
    empty_n_reg,
    \q_reg[36] ,
    m_axi_gmem_WVALID,
    m_axi_gmem_AWVALID,
    \data_p1_reg[67] ,
    ap_rst_n_inv,
    ap_clk,
    WVALID_Dummy,
    WLAST_Dummy,
    \last_cnt_reg[3]_0 ,
    push,
    AWVALID_Dummy,
    m_axi_gmem_WREADY,
    m_axi_gmem_AWREADY,
    in,
    \q_reg[35] );
  output AWREADY_Dummy;
  output WREADY_Dummy;
  output empty_n_reg;
  output [36:0]\q_reg[36] ;
  output m_axi_gmem_WVALID;
  output m_axi_gmem_AWVALID;
  output [65:0]\data_p1_reg[67] ;
  input ap_rst_n_inv;
  input ap_clk;
  input WVALID_Dummy;
  input WLAST_Dummy;
  input \last_cnt_reg[3]_0 ;
  input push;
  input AWVALID_Dummy;
  input m_axi_gmem_WREADY;
  input m_axi_gmem_AWREADY;
  input [65:0]in;
  input [35:0]\q_reg[35] ;

  wire AWREADY_Dummy;
  wire AWVALID_Dummy;
  wire WLAST_Dummy;
  wire WREADY_Dummy;
  wire WVALID_Dummy;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire data_fifo_n_1;
  wire data_fifo_n_2;
  wire data_fifo_n_4;
  wire data_fifo_n_44;
  wire data_fifo_n_46;
  wire data_fifo_n_5;
  wire [65:0]\data_p1_reg[67] ;
  wire empty_n_reg;
  wire flying_req0;
  wire flying_req_reg_n_0;
  wire [65:0]in;
  wire \last_cnt[0]_i_1_n_0 ;
  wire \last_cnt[3]_i_1_n_0 ;
  wire \last_cnt[4]_i_2_n_0 ;
  wire [4:1]last_cnt_reg;
  wire \last_cnt_reg[3]_0 ;
  wire [0:0]last_cnt_reg__0;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_WREADY;
  wire m_axi_gmem_WVALID;
  wire push;
  wire [67:2]q;
  wire [35:0]\q_reg[35] ;
  wire [36:0]\q_reg[36] ;
  wire req_fifo_valid;
  wire rs_req_n_1;
  wire rs_req_ready;

  system_krnl_vadd_1_0_krnl_vadd_gmem_m_axi_fifo__parameterized4 data_fifo
       (.D({data_fifo_n_1,data_fifo_n_2}),
        .E(data_fifo_n_4),
        .Q({last_cnt_reg,last_cnt_reg__0}),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .empty_n_reg_0(empty_n_reg),
        .empty_n_reg_1(flying_req0),
        .empty_n_reg_2(data_fifo_n_46),
        .flying_req_reg(flying_req_reg_n_0),
        .full_n_reg_0(WREADY_Dummy),
        .in({WLAST_Dummy,\q_reg[35] }),
        .\last_cnt_reg[0] (data_fifo_n_5),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .push(push),
        .\q_reg[2]_0 (rs_req_n_1),
        .\q_reg[36]_0 (\q_reg[36] ),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready),
        .s_ready_t_reg(data_fifo_n_44));
  FDRE flying_req_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_fifo_n_46),
        .Q(flying_req_reg_n_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \last_cnt[0]_i_1 
       (.I0(last_cnt_reg__0),
        .O(\last_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \last_cnt[3]_i_1 
       (.I0(last_cnt_reg[1]),
        .I1(\last_cnt_reg[3]_0 ),
        .I2(last_cnt_reg__0),
        .I3(last_cnt_reg[3]),
        .I4(last_cnt_reg[2]),
        .O(\last_cnt[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \last_cnt[4]_i_2 
       (.I0(last_cnt_reg[4]),
        .I1(last_cnt_reg[3]),
        .I2(last_cnt_reg[2]),
        .I3(last_cnt_reg[1]),
        .I4(\last_cnt_reg[3]_0 ),
        .I5(last_cnt_reg__0),
        .O(\last_cnt[4]_i_2_n_0 ));
  FDRE \last_cnt_reg[0] 
       (.C(ap_clk),
        .CE(data_fifo_n_4),
        .D(\last_cnt[0]_i_1_n_0 ),
        .Q(last_cnt_reg__0),
        .R(ap_rst_n_inv));
  FDRE \last_cnt_reg[1] 
       (.C(ap_clk),
        .CE(data_fifo_n_4),
        .D(data_fifo_n_2),
        .Q(last_cnt_reg[1]),
        .R(ap_rst_n_inv));
  FDRE \last_cnt_reg[2] 
       (.C(ap_clk),
        .CE(data_fifo_n_4),
        .D(data_fifo_n_1),
        .Q(last_cnt_reg[2]),
        .R(ap_rst_n_inv));
  FDRE \last_cnt_reg[3] 
       (.C(ap_clk),
        .CE(data_fifo_n_4),
        .D(\last_cnt[3]_i_1_n_0 ),
        .Q(last_cnt_reg[3]),
        .R(ap_rst_n_inv));
  FDRE \last_cnt_reg[4] 
       (.C(ap_clk),
        .CE(data_fifo_n_4),
        .D(\last_cnt[4]_i_2_n_0 ),
        .Q(last_cnt_reg[4]),
        .R(ap_rst_n_inv));
  system_krnl_vadd_1_0_krnl_vadd_gmem_m_axi_fifo__parameterized3 req_fifo
       (.AWVALID_Dummy(AWVALID_Dummy),
        .Q(q),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .full_n_reg_0(AWREADY_Dummy),
        .in(in),
        .\q_reg[2]_0 (data_fifo_n_44),
        .req_fifo_valid(req_fifo_valid));
  system_krnl_vadd_1_0_krnl_vadd_gmem_m_axi_reg_slice__parameterized1 rs_req
       (.D(q),
        .E(flying_req0),
        .\FSM_sequential_state_reg[0]_0 (data_fifo_n_5),
        .Q(last_cnt_reg),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p1_reg[67]_0 (\data_p1_reg[67] ),
        .\last_cnt_reg[3] (rs_req_n_1),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready));
endmodule

(* ORIG_REF_NAME = "krnl_vadd_gmem_m_axi_write" *) 
module system_krnl_vadd_1_0_krnl_vadd_gmem_m_axi_write
   (gmem_WREADY,
    full_n_reg,
    AWVALID_Dummy,
    WVALID_Dummy,
    WLAST_Dummy,
    \bus_equal_gen.WVALID_Dummy_reg_0 ,
    push_0,
    in,
    ap_NS_fsm,
    E,
    empty_n_reg,
    \bus_equal_gen.strb_buf_reg[3]_0 ,
    ap_clk,
    Q,
    WEBWE,
    ap_rst_n_inv,
    push,
    WREADY_Dummy,
    AWREADY_Dummy,
    data_vld_reg,
    m_axi_gmem_BVALID,
    icmp_ln83_reg_443,
    \last_cnt_reg[3] ,
    \data_p2_reg[61] ,
    \data_p2_reg[64] ,
    \data_p2_reg[65] ,
    \data_p2_reg[66] ,
    \data_p2_reg[67] ,
    \data_p2_reg[68] ,
    \data_p2_reg[69] ,
    \data_p2_reg[70] ,
    \data_p2_reg[71] ,
    \data_p2_reg[72] ,
    \data_p2_reg[73] ,
    \data_p2_reg[74] ,
    \data_p2_reg[75] ,
    \data_p2_reg[76] ,
    \data_p2_reg[77] ,
    \data_p2_reg[78] ,
    \data_p2_reg[79] ,
    \data_p2_reg[80] ,
    \data_p2_reg[81] ,
    \data_p2_reg[82] ,
    \data_p2_reg[83] ,
    \data_p2_reg[84] ,
    \data_p2_reg[85] ,
    \data_p2_reg[86] ,
    \data_p2_reg[87] ,
    \data_p2_reg[88] ,
    \data_p2_reg[89] ,
    \data_p2_reg[90] ,
    \data_p2_reg[91] ,
    \data_p2_reg[92] ,
    \data_p2_reg[93] ,
    \data_p2_reg[94] ,
    \data_p2_reg[95] ,
    ap_done_reg,
    ap_start);
  output gmem_WREADY;
  output full_n_reg;
  output AWVALID_Dummy;
  output WVALID_Dummy;
  output WLAST_Dummy;
  output \bus_equal_gen.WVALID_Dummy_reg_0 ;
  output push_0;
  output [65:0]in;
  output [2:0]ap_NS_fsm;
  output [0:0]E;
  output empty_n_reg;
  output [35:0]\bus_equal_gen.strb_buf_reg[3]_0 ;
  input ap_clk;
  input [31:0]Q;
  input [0:0]WEBWE;
  input ap_rst_n_inv;
  input push;
  input WREADY_Dummy;
  input AWREADY_Dummy;
  input [3:0]data_vld_reg;
  input m_axi_gmem_BVALID;
  input icmp_ln83_reg_443;
  input \last_cnt_reg[3] ;
  input [61:0]\data_p2_reg[61] ;
  input \data_p2_reg[64] ;
  input \data_p2_reg[65] ;
  input \data_p2_reg[66] ;
  input \data_p2_reg[67] ;
  input \data_p2_reg[68] ;
  input \data_p2_reg[69] ;
  input \data_p2_reg[70] ;
  input \data_p2_reg[71] ;
  input [0:0]\data_p2_reg[72] ;
  input \data_p2_reg[73] ;
  input \data_p2_reg[74] ;
  input \data_p2_reg[75] ;
  input \data_p2_reg[76] ;
  input \data_p2_reg[77] ;
  input \data_p2_reg[78] ;
  input \data_p2_reg[79] ;
  input \data_p2_reg[80] ;
  input \data_p2_reg[81] ;
  input \data_p2_reg[82] ;
  input \data_p2_reg[83] ;
  input \data_p2_reg[84] ;
  input \data_p2_reg[85] ;
  input \data_p2_reg[86] ;
  input \data_p2_reg[87] ;
  input \data_p2_reg[88] ;
  input \data_p2_reg[89] ;
  input \data_p2_reg[90] ;
  input \data_p2_reg[91] ;
  input \data_p2_reg[92] ;
  input \data_p2_reg[93] ;
  input \data_p2_reg[94] ;
  input \data_p2_reg[95] ;
  input ap_done_reg;
  input ap_start;

  wire AWREADY_Dummy;
  wire AWVALID_Dummy;
  wire [0:0]E;
  wire [31:0]Q;
  wire [0:0]WEBWE;
  wire WLAST_Dummy;
  wire WREADY_Dummy;
  wire WVALID_Dummy;
  wire align_len0;
  wire [31:2]align_len0__0;
  wire \align_len0_inferred__1/i__carry__0_n_0 ;
  wire \align_len0_inferred__1/i__carry__0_n_1 ;
  wire \align_len0_inferred__1/i__carry__0_n_2 ;
  wire \align_len0_inferred__1/i__carry__0_n_3 ;
  wire \align_len0_inferred__1/i__carry__0_n_4 ;
  wire \align_len0_inferred__1/i__carry__0_n_5 ;
  wire \align_len0_inferred__1/i__carry__0_n_6 ;
  wire \align_len0_inferred__1/i__carry__0_n_7 ;
  wire \align_len0_inferred__1/i__carry__1_n_0 ;
  wire \align_len0_inferred__1/i__carry__1_n_1 ;
  wire \align_len0_inferred__1/i__carry__1_n_2 ;
  wire \align_len0_inferred__1/i__carry__1_n_3 ;
  wire \align_len0_inferred__1/i__carry__1_n_4 ;
  wire \align_len0_inferred__1/i__carry__1_n_5 ;
  wire \align_len0_inferred__1/i__carry__1_n_6 ;
  wire \align_len0_inferred__1/i__carry__1_n_7 ;
  wire \align_len0_inferred__1/i__carry__2_n_2 ;
  wire \align_len0_inferred__1/i__carry__2_n_3 ;
  wire \align_len0_inferred__1/i__carry__2_n_4 ;
  wire \align_len0_inferred__1/i__carry__2_n_5 ;
  wire \align_len0_inferred__1/i__carry__2_n_6 ;
  wire \align_len0_inferred__1/i__carry__2_n_7 ;
  wire \align_len0_inferred__1/i__carry_n_0 ;
  wire \align_len0_inferred__1/i__carry_n_1 ;
  wire \align_len0_inferred__1/i__carry_n_2 ;
  wire \align_len0_inferred__1/i__carry_n_3 ;
  wire \align_len0_inferred__1/i__carry_n_4 ;
  wire \align_len0_inferred__1/i__carry_n_5 ;
  wire \align_len0_inferred__1/i__carry_n_6 ;
  wire \align_len0_inferred__1/i__carry_n_7 ;
  wire \align_len_reg_n_0_[10] ;
  wire \align_len_reg_n_0_[11] ;
  wire \align_len_reg_n_0_[12] ;
  wire \align_len_reg_n_0_[13] ;
  wire \align_len_reg_n_0_[14] ;
  wire \align_len_reg_n_0_[15] ;
  wire \align_len_reg_n_0_[16] ;
  wire \align_len_reg_n_0_[17] ;
  wire \align_len_reg_n_0_[18] ;
  wire \align_len_reg_n_0_[19] ;
  wire \align_len_reg_n_0_[20] ;
  wire \align_len_reg_n_0_[21] ;
  wire \align_len_reg_n_0_[22] ;
  wire \align_len_reg_n_0_[23] ;
  wire \align_len_reg_n_0_[24] ;
  wire \align_len_reg_n_0_[25] ;
  wire \align_len_reg_n_0_[26] ;
  wire \align_len_reg_n_0_[27] ;
  wire \align_len_reg_n_0_[28] ;
  wire \align_len_reg_n_0_[29] ;
  wire \align_len_reg_n_0_[2] ;
  wire \align_len_reg_n_0_[30] ;
  wire \align_len_reg_n_0_[31] ;
  wire \align_len_reg_n_0_[3] ;
  wire \align_len_reg_n_0_[4] ;
  wire \align_len_reg_n_0_[5] ;
  wire \align_len_reg_n_0_[6] ;
  wire \align_len_reg_n_0_[7] ;
  wire \align_len_reg_n_0_[8] ;
  wire \align_len_reg_n_0_[9] ;
  wire [2:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n_inv;
  wire ap_start;
  wire [63:2]awaddr_tmp;
  wire [3:0]awlen_tmp;
  wire [9:0]beat_len_buf;
  wire buff_wdata_n_10;
  wire buff_wdata_n_11;
  wire buff_wdata_n_12;
  wire buff_wdata_n_13;
  wire buff_wdata_n_14;
  wire buff_wdata_n_15;
  wire buff_wdata_n_16;
  wire buff_wdata_n_17;
  wire buff_wdata_n_22;
  wire buff_wdata_n_23;
  wire buff_wdata_n_24;
  wire buff_wdata_n_25;
  wire buff_wdata_n_26;
  wire buff_wdata_n_27;
  wire buff_wdata_n_28;
  wire buff_wdata_n_29;
  wire buff_wdata_n_30;
  wire buff_wdata_n_31;
  wire buff_wdata_n_32;
  wire buff_wdata_n_33;
  wire buff_wdata_n_34;
  wire buff_wdata_n_35;
  wire buff_wdata_n_36;
  wire buff_wdata_n_37;
  wire buff_wdata_n_38;
  wire buff_wdata_n_39;
  wire buff_wdata_n_40;
  wire buff_wdata_n_41;
  wire buff_wdata_n_42;
  wire buff_wdata_n_43;
  wire buff_wdata_n_44;
  wire buff_wdata_n_45;
  wire buff_wdata_n_46;
  wire buff_wdata_n_47;
  wire buff_wdata_n_48;
  wire buff_wdata_n_49;
  wire buff_wdata_n_50;
  wire buff_wdata_n_51;
  wire buff_wdata_n_52;
  wire buff_wdata_n_53;
  wire buff_wdata_n_9;
  wire burst_valid;
  wire \bus_equal_gen.WVALID_Dummy_reg_0 ;
  wire \bus_equal_gen.fifo_burst_n_13 ;
  wire \bus_equal_gen.fifo_burst_n_15 ;
  wire \bus_equal_gen.fifo_burst_n_16 ;
  wire \bus_equal_gen.fifo_burst_n_17 ;
  wire \bus_equal_gen.fifo_burst_n_18 ;
  wire \bus_equal_gen.fifo_burst_n_19 ;
  wire \bus_equal_gen.fifo_burst_n_2 ;
  wire \bus_equal_gen.fifo_burst_n_20 ;
  wire \bus_equal_gen.fifo_burst_n_21 ;
  wire \bus_equal_gen.fifo_burst_n_22 ;
  wire \bus_equal_gen.fifo_burst_n_23 ;
  wire \bus_equal_gen.fifo_burst_n_24 ;
  wire \bus_equal_gen.fifo_burst_n_25 ;
  wire \bus_equal_gen.fifo_burst_n_26 ;
  wire \bus_equal_gen.fifo_burst_n_27 ;
  wire \bus_equal_gen.fifo_burst_n_28 ;
  wire \bus_equal_gen.fifo_burst_n_29 ;
  wire \bus_equal_gen.fifo_burst_n_30 ;
  wire \bus_equal_gen.fifo_burst_n_31 ;
  wire \bus_equal_gen.fifo_burst_n_32 ;
  wire \bus_equal_gen.fifo_burst_n_33 ;
  wire \bus_equal_gen.fifo_burst_n_34 ;
  wire \bus_equal_gen.fifo_burst_n_35 ;
  wire \bus_equal_gen.fifo_burst_n_36 ;
  wire \bus_equal_gen.fifo_burst_n_37 ;
  wire \bus_equal_gen.fifo_burst_n_38 ;
  wire \bus_equal_gen.fifo_burst_n_39 ;
  wire \bus_equal_gen.fifo_burst_n_40 ;
  wire \bus_equal_gen.fifo_burst_n_41 ;
  wire \bus_equal_gen.fifo_burst_n_42 ;
  wire \bus_equal_gen.fifo_burst_n_43 ;
  wire \bus_equal_gen.fifo_burst_n_44 ;
  wire \bus_equal_gen.fifo_burst_n_45 ;
  wire \bus_equal_gen.fifo_burst_n_46 ;
  wire \bus_equal_gen.fifo_burst_n_47 ;
  wire \bus_equal_gen.fifo_burst_n_48 ;
  wire \bus_equal_gen.fifo_burst_n_49 ;
  wire \bus_equal_gen.fifo_burst_n_50 ;
  wire \bus_equal_gen.fifo_burst_n_51 ;
  wire \bus_equal_gen.fifo_burst_n_52 ;
  wire \bus_equal_gen.fifo_burst_n_53 ;
  wire \bus_equal_gen.fifo_burst_n_54 ;
  wire \bus_equal_gen.fifo_burst_n_55 ;
  wire \bus_equal_gen.fifo_burst_n_56 ;
  wire \bus_equal_gen.fifo_burst_n_57 ;
  wire \bus_equal_gen.fifo_burst_n_58 ;
  wire \bus_equal_gen.fifo_burst_n_59 ;
  wire \bus_equal_gen.fifo_burst_n_60 ;
  wire \bus_equal_gen.fifo_burst_n_61 ;
  wire \bus_equal_gen.fifo_burst_n_62 ;
  wire \bus_equal_gen.fifo_burst_n_63 ;
  wire \bus_equal_gen.fifo_burst_n_64 ;
  wire \bus_equal_gen.fifo_burst_n_65 ;
  wire \bus_equal_gen.fifo_burst_n_66 ;
  wire \bus_equal_gen.fifo_burst_n_67 ;
  wire \bus_equal_gen.fifo_burst_n_68 ;
  wire \bus_equal_gen.fifo_burst_n_69 ;
  wire \bus_equal_gen.fifo_burst_n_70 ;
  wire \bus_equal_gen.fifo_burst_n_71 ;
  wire \bus_equal_gen.fifo_burst_n_72 ;
  wire \bus_equal_gen.fifo_burst_n_73 ;
  wire \bus_equal_gen.fifo_burst_n_74 ;
  wire \bus_equal_gen.fifo_burst_n_75 ;
  wire \bus_equal_gen.fifo_burst_n_76 ;
  wire \bus_equal_gen.fifo_burst_n_77 ;
  wire \bus_equal_gen.fifo_burst_n_78 ;
  wire \bus_equal_gen.fifo_burst_n_79 ;
  wire \bus_equal_gen.fifo_burst_n_84 ;
  wire \bus_equal_gen.fifo_burst_n_9 ;
  wire \bus_equal_gen.len_cnt[7]_i_4_n_0 ;
  wire [7:0]\bus_equal_gen.len_cnt_reg ;
  wire [35:0]\bus_equal_gen.strb_buf_reg[3]_0 ;
  wire \could_multi_bursts.awaddr_buf[63]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_3_n_0 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_4_n_0 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_5_n_0 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_6_n_0 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_7_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[63]_i_3_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[63]_i_3_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[63]_i_3_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[63]_i_3_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[63]_i_3_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[63]_i_3_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_7 ;
  wire \could_multi_bursts.last_sect_buf_reg_n_0 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg_n_0 ;
  wire [63:2]data1;
  wire [61:0]\data_p2_reg[61] ;
  wire \data_p2_reg[64] ;
  wire \data_p2_reg[65] ;
  wire \data_p2_reg[66] ;
  wire \data_p2_reg[67] ;
  wire \data_p2_reg[68] ;
  wire \data_p2_reg[69] ;
  wire \data_p2_reg[70] ;
  wire \data_p2_reg[71] ;
  wire [0:0]\data_p2_reg[72] ;
  wire \data_p2_reg[73] ;
  wire \data_p2_reg[74] ;
  wire \data_p2_reg[75] ;
  wire \data_p2_reg[76] ;
  wire \data_p2_reg[77] ;
  wire \data_p2_reg[78] ;
  wire \data_p2_reg[79] ;
  wire \data_p2_reg[80] ;
  wire \data_p2_reg[81] ;
  wire \data_p2_reg[82] ;
  wire \data_p2_reg[83] ;
  wire \data_p2_reg[84] ;
  wire \data_p2_reg[85] ;
  wire \data_p2_reg[86] ;
  wire \data_p2_reg[87] ;
  wire \data_p2_reg[88] ;
  wire \data_p2_reg[89] ;
  wire \data_p2_reg[90] ;
  wire \data_p2_reg[91] ;
  wire \data_p2_reg[92] ;
  wire \data_p2_reg[93] ;
  wire \data_p2_reg[94] ;
  wire \data_p2_reg[95] ;
  wire data_valid;
  wire [3:0]data_vld_reg;
  wire empty_n_reg;
  wire [63:2]end_addr;
  wire \end_addr_buf[17]_i_2_n_0 ;
  wire \end_addr_buf[17]_i_3_n_0 ;
  wire \end_addr_buf[17]_i_4_n_0 ;
  wire \end_addr_buf[17]_i_5_n_0 ;
  wire \end_addr_buf[17]_i_6_n_0 ;
  wire \end_addr_buf[17]_i_7_n_0 ;
  wire \end_addr_buf[17]_i_8_n_0 ;
  wire \end_addr_buf[17]_i_9_n_0 ;
  wire \end_addr_buf[25]_i_2_n_0 ;
  wire \end_addr_buf[25]_i_3_n_0 ;
  wire \end_addr_buf[25]_i_4_n_0 ;
  wire \end_addr_buf[25]_i_5_n_0 ;
  wire \end_addr_buf[25]_i_6_n_0 ;
  wire \end_addr_buf[25]_i_7_n_0 ;
  wire \end_addr_buf[25]_i_8_n_0 ;
  wire \end_addr_buf[25]_i_9_n_0 ;
  wire \end_addr_buf[33]_i_2_n_0 ;
  wire \end_addr_buf[33]_i_3_n_0 ;
  wire \end_addr_buf[33]_i_4_n_0 ;
  wire \end_addr_buf[33]_i_5_n_0 ;
  wire \end_addr_buf[33]_i_6_n_0 ;
  wire \end_addr_buf[33]_i_7_n_0 ;
  wire \end_addr_buf[9]_i_2_n_0 ;
  wire \end_addr_buf[9]_i_3_n_0 ;
  wire \end_addr_buf[9]_i_4_n_0 ;
  wire \end_addr_buf[9]_i_5_n_0 ;
  wire \end_addr_buf[9]_i_6_n_0 ;
  wire \end_addr_buf[9]_i_7_n_0 ;
  wire \end_addr_buf[9]_i_8_n_0 ;
  wire \end_addr_buf[9]_i_9_n_0 ;
  wire \end_addr_buf_reg[17]_i_1_n_0 ;
  wire \end_addr_buf_reg[17]_i_1_n_1 ;
  wire \end_addr_buf_reg[17]_i_1_n_2 ;
  wire \end_addr_buf_reg[17]_i_1_n_3 ;
  wire \end_addr_buf_reg[17]_i_1_n_4 ;
  wire \end_addr_buf_reg[17]_i_1_n_5 ;
  wire \end_addr_buf_reg[17]_i_1_n_6 ;
  wire \end_addr_buf_reg[17]_i_1_n_7 ;
  wire \end_addr_buf_reg[25]_i_1_n_0 ;
  wire \end_addr_buf_reg[25]_i_1_n_1 ;
  wire \end_addr_buf_reg[25]_i_1_n_2 ;
  wire \end_addr_buf_reg[25]_i_1_n_3 ;
  wire \end_addr_buf_reg[25]_i_1_n_4 ;
  wire \end_addr_buf_reg[25]_i_1_n_5 ;
  wire \end_addr_buf_reg[25]_i_1_n_6 ;
  wire \end_addr_buf_reg[25]_i_1_n_7 ;
  wire \end_addr_buf_reg[33]_i_1_n_0 ;
  wire \end_addr_buf_reg[33]_i_1_n_1 ;
  wire \end_addr_buf_reg[33]_i_1_n_2 ;
  wire \end_addr_buf_reg[33]_i_1_n_3 ;
  wire \end_addr_buf_reg[33]_i_1_n_4 ;
  wire \end_addr_buf_reg[33]_i_1_n_5 ;
  wire \end_addr_buf_reg[33]_i_1_n_6 ;
  wire \end_addr_buf_reg[33]_i_1_n_7 ;
  wire \end_addr_buf_reg[41]_i_1_n_0 ;
  wire \end_addr_buf_reg[41]_i_1_n_1 ;
  wire \end_addr_buf_reg[41]_i_1_n_2 ;
  wire \end_addr_buf_reg[41]_i_1_n_3 ;
  wire \end_addr_buf_reg[41]_i_1_n_4 ;
  wire \end_addr_buf_reg[41]_i_1_n_5 ;
  wire \end_addr_buf_reg[41]_i_1_n_6 ;
  wire \end_addr_buf_reg[41]_i_1_n_7 ;
  wire \end_addr_buf_reg[49]_i_1_n_0 ;
  wire \end_addr_buf_reg[49]_i_1_n_1 ;
  wire \end_addr_buf_reg[49]_i_1_n_2 ;
  wire \end_addr_buf_reg[49]_i_1_n_3 ;
  wire \end_addr_buf_reg[49]_i_1_n_4 ;
  wire \end_addr_buf_reg[49]_i_1_n_5 ;
  wire \end_addr_buf_reg[49]_i_1_n_6 ;
  wire \end_addr_buf_reg[49]_i_1_n_7 ;
  wire \end_addr_buf_reg[57]_i_1_n_0 ;
  wire \end_addr_buf_reg[57]_i_1_n_1 ;
  wire \end_addr_buf_reg[57]_i_1_n_2 ;
  wire \end_addr_buf_reg[57]_i_1_n_3 ;
  wire \end_addr_buf_reg[57]_i_1_n_4 ;
  wire \end_addr_buf_reg[57]_i_1_n_5 ;
  wire \end_addr_buf_reg[57]_i_1_n_6 ;
  wire \end_addr_buf_reg[57]_i_1_n_7 ;
  wire \end_addr_buf_reg[63]_i_1_n_3 ;
  wire \end_addr_buf_reg[63]_i_1_n_4 ;
  wire \end_addr_buf_reg[63]_i_1_n_5 ;
  wire \end_addr_buf_reg[63]_i_1_n_6 ;
  wire \end_addr_buf_reg[63]_i_1_n_7 ;
  wire \end_addr_buf_reg[9]_i_1_n_0 ;
  wire \end_addr_buf_reg[9]_i_1_n_1 ;
  wire \end_addr_buf_reg[9]_i_1_n_2 ;
  wire \end_addr_buf_reg[9]_i_1_n_3 ;
  wire \end_addr_buf_reg[9]_i_1_n_4 ;
  wire \end_addr_buf_reg[9]_i_1_n_5 ;
  wire \end_addr_buf_reg[9]_i_1_n_6 ;
  wire \end_addr_buf_reg[9]_i_1_n_7 ;
  wire \end_addr_buf_reg_n_0_[10] ;
  wire \end_addr_buf_reg_n_0_[11] ;
  wire \end_addr_buf_reg_n_0_[2] ;
  wire \end_addr_buf_reg_n_0_[3] ;
  wire \end_addr_buf_reg_n_0_[4] ;
  wire \end_addr_buf_reg_n_0_[5] ;
  wire \end_addr_buf_reg_n_0_[6] ;
  wire \end_addr_buf_reg_n_0_[7] ;
  wire \end_addr_buf_reg_n_0_[8] ;
  wire \end_addr_buf_reg_n_0_[9] ;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire fifo_resp_to_user_n_10;
  wire fifo_resp_to_user_n_11;
  wire fifo_resp_to_user_n_12;
  wire fifo_resp_to_user_n_13;
  wire fifo_resp_to_user_n_14;
  wire fifo_resp_to_user_n_15;
  wire fifo_resp_to_user_n_6;
  wire [92:64]fifo_wreq_data;
  wire fifo_wreq_n_100;
  wire fifo_wreq_n_101;
  wire fifo_wreq_n_102;
  wire fifo_wreq_n_103;
  wire fifo_wreq_n_104;
  wire fifo_wreq_n_105;
  wire fifo_wreq_n_106;
  wire fifo_wreq_n_107;
  wire fifo_wreq_n_108;
  wire fifo_wreq_n_109;
  wire fifo_wreq_n_110;
  wire fifo_wreq_n_111;
  wire fifo_wreq_n_112;
  wire fifo_wreq_n_113;
  wire fifo_wreq_n_114;
  wire fifo_wreq_n_115;
  wire fifo_wreq_n_116;
  wire fifo_wreq_n_117;
  wire fifo_wreq_n_118;
  wire fifo_wreq_n_119;
  wire fifo_wreq_n_120;
  wire fifo_wreq_n_121;
  wire fifo_wreq_n_122;
  wire fifo_wreq_n_123;
  wire fifo_wreq_n_124;
  wire fifo_wreq_n_125;
  wire fifo_wreq_n_126;
  wire fifo_wreq_n_127;
  wire fifo_wreq_n_128;
  wire fifo_wreq_n_129;
  wire fifo_wreq_n_130;
  wire fifo_wreq_n_131;
  wire fifo_wreq_n_132;
  wire fifo_wreq_n_133;
  wire fifo_wreq_n_134;
  wire fifo_wreq_n_135;
  wire fifo_wreq_n_136;
  wire fifo_wreq_n_137;
  wire fifo_wreq_n_138;
  wire fifo_wreq_n_139;
  wire fifo_wreq_n_39;
  wire fifo_wreq_n_4;
  wire fifo_wreq_n_40;
  wire fifo_wreq_n_41;
  wire fifo_wreq_n_42;
  wire fifo_wreq_n_43;
  wire fifo_wreq_n_44;
  wire fifo_wreq_n_45;
  wire fifo_wreq_n_46;
  wire fifo_wreq_n_47;
  wire fifo_wreq_n_48;
  wire fifo_wreq_n_49;
  wire fifo_wreq_n_5;
  wire fifo_wreq_n_50;
  wire fifo_wreq_n_51;
  wire fifo_wreq_n_52;
  wire fifo_wreq_n_53;
  wire fifo_wreq_n_54;
  wire fifo_wreq_n_55;
  wire fifo_wreq_n_56;
  wire fifo_wreq_n_57;
  wire fifo_wreq_n_58;
  wire fifo_wreq_n_59;
  wire fifo_wreq_n_60;
  wire fifo_wreq_n_61;
  wire fifo_wreq_n_62;
  wire fifo_wreq_n_63;
  wire fifo_wreq_n_64;
  wire fifo_wreq_n_65;
  wire fifo_wreq_n_66;
  wire fifo_wreq_n_67;
  wire fifo_wreq_n_68;
  wire fifo_wreq_n_69;
  wire fifo_wreq_n_7;
  wire fifo_wreq_n_70;
  wire fifo_wreq_n_71;
  wire fifo_wreq_n_72;
  wire fifo_wreq_n_73;
  wire fifo_wreq_n_74;
  wire fifo_wreq_n_75;
  wire fifo_wreq_n_76;
  wire fifo_wreq_n_77;
  wire fifo_wreq_n_78;
  wire fifo_wreq_n_79;
  wire fifo_wreq_n_8;
  wire fifo_wreq_n_80;
  wire fifo_wreq_n_81;
  wire fifo_wreq_n_82;
  wire fifo_wreq_n_83;
  wire fifo_wreq_n_84;
  wire fifo_wreq_n_85;
  wire fifo_wreq_n_86;
  wire fifo_wreq_n_87;
  wire fifo_wreq_n_88;
  wire fifo_wreq_n_89;
  wire fifo_wreq_n_9;
  wire fifo_wreq_n_90;
  wire fifo_wreq_n_91;
  wire fifo_wreq_n_92;
  wire fifo_wreq_n_93;
  wire fifo_wreq_n_94;
  wire fifo_wreq_n_95;
  wire fifo_wreq_n_96;
  wire fifo_wreq_n_97;
  wire fifo_wreq_n_98;
  wire fifo_wreq_n_99;
  wire fifo_wreq_valid;
  wire fifo_wreq_valid_buf_reg_n_0;
  wire first_sect;
  wire first_sect_carry__0_i_1_n_0;
  wire first_sect_carry__0_i_2_n_0;
  wire first_sect_carry__0_i_3_n_0;
  wire first_sect_carry__0_i_4_n_0;
  wire first_sect_carry__0_i_5_n_0;
  wire first_sect_carry__0_i_6_n_0;
  wire first_sect_carry__0_i_7_n_0;
  wire first_sect_carry__0_i_8_n_0;
  wire first_sect_carry__0_n_0;
  wire first_sect_carry__0_n_1;
  wire first_sect_carry__0_n_2;
  wire first_sect_carry__0_n_3;
  wire first_sect_carry__0_n_4;
  wire first_sect_carry__0_n_5;
  wire first_sect_carry__0_n_6;
  wire first_sect_carry__0_n_7;
  wire first_sect_carry__1_i_1_n_0;
  wire first_sect_carry__1_i_2_n_0;
  wire first_sect_carry__1_n_7;
  wire first_sect_carry_i_1_n_0;
  wire first_sect_carry_i_2_n_0;
  wire first_sect_carry_i_3_n_0;
  wire first_sect_carry_i_4_n_0;
  wire first_sect_carry_i_5_n_0;
  wire first_sect_carry_i_6_n_0;
  wire first_sect_carry_i_7_n_0;
  wire first_sect_carry_i_8_n_0;
  wire first_sect_carry_n_0;
  wire first_sect_carry_n_1;
  wire first_sect_carry_n_2;
  wire first_sect_carry_n_3;
  wire first_sect_carry_n_4;
  wire first_sect_carry_n_5;
  wire first_sect_carry_n_6;
  wire first_sect_carry_n_7;
  wire full_n_reg;
  wire gmem_WREADY;
  wire icmp_ln83_reg_443;
  wire [65:0]in;
  wire invalid_len_event;
  wire invalid_len_event_reg1;
  wire invalid_len_event_reg2;
  wire \last_cnt_reg[3] ;
  wire last_sect;
  wire last_sect_buf;
  wire last_sect_carry__0_i_1_n_0;
  wire last_sect_carry__0_i_2_n_0;
  wire last_sect_carry__0_i_3_n_0;
  wire last_sect_carry__0_i_4_n_0;
  wire last_sect_carry__0_i_5_n_0;
  wire last_sect_carry__0_i_6_n_0;
  wire last_sect_carry__0_i_7_n_0;
  wire last_sect_carry__0_i_8_n_0;
  wire last_sect_carry__0_n_0;
  wire last_sect_carry__0_n_1;
  wire last_sect_carry__0_n_2;
  wire last_sect_carry__0_n_3;
  wire last_sect_carry__0_n_4;
  wire last_sect_carry__0_n_5;
  wire last_sect_carry__0_n_6;
  wire last_sect_carry__0_n_7;
  wire last_sect_carry__1_n_7;
  wire last_sect_carry_i_1_n_0;
  wire last_sect_carry_i_2_n_0;
  wire last_sect_carry_i_3_n_0;
  wire last_sect_carry_i_4_n_0;
  wire last_sect_carry_i_5_n_0;
  wire last_sect_carry_i_6_n_0;
  wire last_sect_carry_i_7_n_0;
  wire last_sect_carry_i_8_n_0;
  wire last_sect_carry_n_0;
  wire last_sect_carry_n_1;
  wire last_sect_carry_n_2;
  wire last_sect_carry_n_3;
  wire last_sect_carry_n_4;
  wire last_sect_carry_n_5;
  wire last_sect_carry_n_6;
  wire last_sect_carry_n_7;
  wire [5:0]mOutPtr_reg;
  wire m_axi_gmem_BVALID;
  wire next_resp;
  wire next_resp0;
  wire next_wreq;
  wire [5:0]p_0_in;
  wire [51:0]p_0_in0_in;
  wire [51:0]p_0_in_0;
  wire [7:0]p_0_in__0;
  wire p_0_out__15_carry_n_10;
  wire p_0_out__15_carry_n_11;
  wire p_0_out__15_carry_n_12;
  wire p_0_out__15_carry_n_13;
  wire p_0_out__15_carry_n_14;
  wire p_0_out__15_carry_n_15;
  wire p_0_out__15_carry_n_3;
  wire p_0_out__15_carry_n_4;
  wire p_0_out__15_carry_n_5;
  wire p_0_out__15_carry_n_6;
  wire p_0_out__15_carry_n_7;
  wire p_0_out__31_carry_n_10;
  wire p_0_out__31_carry_n_11;
  wire p_0_out__31_carry_n_12;
  wire p_0_out__31_carry_n_13;
  wire p_0_out__31_carry_n_14;
  wire p_0_out__31_carry_n_15;
  wire p_0_out__31_carry_n_2;
  wire p_0_out__31_carry_n_3;
  wire p_0_out__31_carry_n_4;
  wire p_0_out__31_carry_n_5;
  wire p_0_out__31_carry_n_6;
  wire p_0_out__31_carry_n_7;
  wire p_0_out__31_carry_n_9;
  wire p_0_out__50_carry_n_10;
  wire p_0_out__50_carry_n_11;
  wire p_0_out__50_carry_n_12;
  wire p_0_out__50_carry_n_13;
  wire p_0_out__50_carry_n_14;
  wire p_0_out__50_carry_n_15;
  wire p_0_out__50_carry_n_3;
  wire p_0_out__50_carry_n_4;
  wire p_0_out__50_carry_n_5;
  wire p_0_out__50_carry_n_6;
  wire p_0_out__50_carry_n_7;
  wire p_0_out_carry_n_10;
  wire p_0_out_carry_n_11;
  wire p_0_out_carry_n_12;
  wire p_0_out_carry_n_13;
  wire p_0_out_carry_n_14;
  wire p_0_out_carry_n_15;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire p_30_in;
  wire pop0;
  wire pout17_out;
  wire [4:0]pout_reg;
  wire [4:0]pout_reg_3;
  wire [4:2]pout_reg_4;
  wire push;
  wire push_0;
  wire push_1;
  wire push_2;
  wire rs2f_wreq_ack;
  wire [95:0]rs2f_wreq_data;
  wire rs2f_wreq_valid;
  wire [63:2]sect_addr;
  wire \sect_addr_buf_reg_n_0_[10] ;
  wire \sect_addr_buf_reg_n_0_[11] ;
  wire \sect_addr_buf_reg_n_0_[12] ;
  wire \sect_addr_buf_reg_n_0_[13] ;
  wire \sect_addr_buf_reg_n_0_[14] ;
  wire \sect_addr_buf_reg_n_0_[15] ;
  wire \sect_addr_buf_reg_n_0_[16] ;
  wire \sect_addr_buf_reg_n_0_[17] ;
  wire \sect_addr_buf_reg_n_0_[18] ;
  wire \sect_addr_buf_reg_n_0_[19] ;
  wire \sect_addr_buf_reg_n_0_[20] ;
  wire \sect_addr_buf_reg_n_0_[21] ;
  wire \sect_addr_buf_reg_n_0_[22] ;
  wire \sect_addr_buf_reg_n_0_[23] ;
  wire \sect_addr_buf_reg_n_0_[24] ;
  wire \sect_addr_buf_reg_n_0_[25] ;
  wire \sect_addr_buf_reg_n_0_[26] ;
  wire \sect_addr_buf_reg_n_0_[27] ;
  wire \sect_addr_buf_reg_n_0_[28] ;
  wire \sect_addr_buf_reg_n_0_[29] ;
  wire \sect_addr_buf_reg_n_0_[2] ;
  wire \sect_addr_buf_reg_n_0_[30] ;
  wire \sect_addr_buf_reg_n_0_[31] ;
  wire \sect_addr_buf_reg_n_0_[32] ;
  wire \sect_addr_buf_reg_n_0_[33] ;
  wire \sect_addr_buf_reg_n_0_[34] ;
  wire \sect_addr_buf_reg_n_0_[35] ;
  wire \sect_addr_buf_reg_n_0_[36] ;
  wire \sect_addr_buf_reg_n_0_[37] ;
  wire \sect_addr_buf_reg_n_0_[38] ;
  wire \sect_addr_buf_reg_n_0_[39] ;
  wire \sect_addr_buf_reg_n_0_[3] ;
  wire \sect_addr_buf_reg_n_0_[40] ;
  wire \sect_addr_buf_reg_n_0_[41] ;
  wire \sect_addr_buf_reg_n_0_[42] ;
  wire \sect_addr_buf_reg_n_0_[43] ;
  wire \sect_addr_buf_reg_n_0_[44] ;
  wire \sect_addr_buf_reg_n_0_[45] ;
  wire \sect_addr_buf_reg_n_0_[46] ;
  wire \sect_addr_buf_reg_n_0_[47] ;
  wire \sect_addr_buf_reg_n_0_[48] ;
  wire \sect_addr_buf_reg_n_0_[49] ;
  wire \sect_addr_buf_reg_n_0_[4] ;
  wire \sect_addr_buf_reg_n_0_[50] ;
  wire \sect_addr_buf_reg_n_0_[51] ;
  wire \sect_addr_buf_reg_n_0_[52] ;
  wire \sect_addr_buf_reg_n_0_[53] ;
  wire \sect_addr_buf_reg_n_0_[54] ;
  wire \sect_addr_buf_reg_n_0_[55] ;
  wire \sect_addr_buf_reg_n_0_[56] ;
  wire \sect_addr_buf_reg_n_0_[57] ;
  wire \sect_addr_buf_reg_n_0_[58] ;
  wire \sect_addr_buf_reg_n_0_[59] ;
  wire \sect_addr_buf_reg_n_0_[5] ;
  wire \sect_addr_buf_reg_n_0_[60] ;
  wire \sect_addr_buf_reg_n_0_[61] ;
  wire \sect_addr_buf_reg_n_0_[62] ;
  wire \sect_addr_buf_reg_n_0_[63] ;
  wire \sect_addr_buf_reg_n_0_[6] ;
  wire \sect_addr_buf_reg_n_0_[7] ;
  wire \sect_addr_buf_reg_n_0_[8] ;
  wire \sect_addr_buf_reg_n_0_[9] ;
  wire [51:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_0;
  wire sect_cnt0_carry__0_n_1;
  wire sect_cnt0_carry__0_n_2;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__0_n_4;
  wire sect_cnt0_carry__0_n_5;
  wire sect_cnt0_carry__0_n_6;
  wire sect_cnt0_carry__0_n_7;
  wire sect_cnt0_carry__1_n_0;
  wire sect_cnt0_carry__1_n_1;
  wire sect_cnt0_carry__1_n_2;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__1_n_4;
  wire sect_cnt0_carry__1_n_5;
  wire sect_cnt0_carry__1_n_6;
  wire sect_cnt0_carry__1_n_7;
  wire sect_cnt0_carry__2_n_0;
  wire sect_cnt0_carry__2_n_1;
  wire sect_cnt0_carry__2_n_2;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__2_n_4;
  wire sect_cnt0_carry__2_n_5;
  wire sect_cnt0_carry__2_n_6;
  wire sect_cnt0_carry__2_n_7;
  wire sect_cnt0_carry__3_n_0;
  wire sect_cnt0_carry__3_n_1;
  wire sect_cnt0_carry__3_n_2;
  wire sect_cnt0_carry__3_n_3;
  wire sect_cnt0_carry__3_n_4;
  wire sect_cnt0_carry__3_n_5;
  wire sect_cnt0_carry__3_n_6;
  wire sect_cnt0_carry__3_n_7;
  wire sect_cnt0_carry__4_n_0;
  wire sect_cnt0_carry__4_n_1;
  wire sect_cnt0_carry__4_n_2;
  wire sect_cnt0_carry__4_n_3;
  wire sect_cnt0_carry__4_n_4;
  wire sect_cnt0_carry__4_n_5;
  wire sect_cnt0_carry__4_n_6;
  wire sect_cnt0_carry__4_n_7;
  wire sect_cnt0_carry__5_n_6;
  wire sect_cnt0_carry__5_n_7;
  wire sect_cnt0_carry_n_0;
  wire sect_cnt0_carry_n_1;
  wire sect_cnt0_carry_n_2;
  wire sect_cnt0_carry_n_3;
  wire sect_cnt0_carry_n_4;
  wire sect_cnt0_carry_n_5;
  wire sect_cnt0_carry_n_6;
  wire sect_cnt0_carry_n_7;
  wire \sect_cnt_reg_n_0_[0] ;
  wire \sect_cnt_reg_n_0_[10] ;
  wire \sect_cnt_reg_n_0_[11] ;
  wire \sect_cnt_reg_n_0_[12] ;
  wire \sect_cnt_reg_n_0_[13] ;
  wire \sect_cnt_reg_n_0_[14] ;
  wire \sect_cnt_reg_n_0_[15] ;
  wire \sect_cnt_reg_n_0_[16] ;
  wire \sect_cnt_reg_n_0_[17] ;
  wire \sect_cnt_reg_n_0_[18] ;
  wire \sect_cnt_reg_n_0_[19] ;
  wire \sect_cnt_reg_n_0_[1] ;
  wire \sect_cnt_reg_n_0_[20] ;
  wire \sect_cnt_reg_n_0_[21] ;
  wire \sect_cnt_reg_n_0_[22] ;
  wire \sect_cnt_reg_n_0_[23] ;
  wire \sect_cnt_reg_n_0_[24] ;
  wire \sect_cnt_reg_n_0_[25] ;
  wire \sect_cnt_reg_n_0_[26] ;
  wire \sect_cnt_reg_n_0_[27] ;
  wire \sect_cnt_reg_n_0_[28] ;
  wire \sect_cnt_reg_n_0_[29] ;
  wire \sect_cnt_reg_n_0_[2] ;
  wire \sect_cnt_reg_n_0_[30] ;
  wire \sect_cnt_reg_n_0_[31] ;
  wire \sect_cnt_reg_n_0_[32] ;
  wire \sect_cnt_reg_n_0_[33] ;
  wire \sect_cnt_reg_n_0_[34] ;
  wire \sect_cnt_reg_n_0_[35] ;
  wire \sect_cnt_reg_n_0_[36] ;
  wire \sect_cnt_reg_n_0_[37] ;
  wire \sect_cnt_reg_n_0_[38] ;
  wire \sect_cnt_reg_n_0_[39] ;
  wire \sect_cnt_reg_n_0_[3] ;
  wire \sect_cnt_reg_n_0_[40] ;
  wire \sect_cnt_reg_n_0_[41] ;
  wire \sect_cnt_reg_n_0_[42] ;
  wire \sect_cnt_reg_n_0_[43] ;
  wire \sect_cnt_reg_n_0_[44] ;
  wire \sect_cnt_reg_n_0_[45] ;
  wire \sect_cnt_reg_n_0_[46] ;
  wire \sect_cnt_reg_n_0_[47] ;
  wire \sect_cnt_reg_n_0_[48] ;
  wire \sect_cnt_reg_n_0_[49] ;
  wire \sect_cnt_reg_n_0_[4] ;
  wire \sect_cnt_reg_n_0_[50] ;
  wire \sect_cnt_reg_n_0_[51] ;
  wire \sect_cnt_reg_n_0_[5] ;
  wire \sect_cnt_reg_n_0_[6] ;
  wire \sect_cnt_reg_n_0_[7] ;
  wire \sect_cnt_reg_n_0_[8] ;
  wire \sect_cnt_reg_n_0_[9] ;
  wire \sect_len_buf[0]_i_1_n_0 ;
  wire \sect_len_buf[1]_i_1_n_0 ;
  wire \sect_len_buf[2]_i_1_n_0 ;
  wire \sect_len_buf[3]_i_1_n_0 ;
  wire \sect_len_buf[4]_i_1_n_0 ;
  wire \sect_len_buf[5]_i_1_n_0 ;
  wire \sect_len_buf[6]_i_1_n_0 ;
  wire \sect_len_buf[7]_i_1_n_0 ;
  wire \sect_len_buf[8]_i_1_n_0 ;
  wire \sect_len_buf[9]_i_2_n_0 ;
  wire \sect_len_buf_reg_n_0_[0] ;
  wire \sect_len_buf_reg_n_0_[1] ;
  wire \sect_len_buf_reg_n_0_[2] ;
  wire \sect_len_buf_reg_n_0_[3] ;
  wire \sect_len_buf_reg_n_0_[4] ;
  wire \sect_len_buf_reg_n_0_[5] ;
  wire \sect_len_buf_reg_n_0_[6] ;
  wire \sect_len_buf_reg_n_0_[7] ;
  wire \sect_len_buf_reg_n_0_[8] ;
  wire \sect_len_buf_reg_n_0_[9] ;
  wire \start_addr_buf_reg_n_0_[10] ;
  wire \start_addr_buf_reg_n_0_[11] ;
  wire \start_addr_buf_reg_n_0_[2] ;
  wire \start_addr_buf_reg_n_0_[3] ;
  wire \start_addr_buf_reg_n_0_[4] ;
  wire \start_addr_buf_reg_n_0_[5] ;
  wire \start_addr_buf_reg_n_0_[6] ;
  wire \start_addr_buf_reg_n_0_[7] ;
  wire \start_addr_buf_reg_n_0_[8] ;
  wire \start_addr_buf_reg_n_0_[9] ;
  wire \start_addr_reg_n_0_[10] ;
  wire \start_addr_reg_n_0_[11] ;
  wire \start_addr_reg_n_0_[12] ;
  wire \start_addr_reg_n_0_[13] ;
  wire \start_addr_reg_n_0_[14] ;
  wire \start_addr_reg_n_0_[15] ;
  wire \start_addr_reg_n_0_[16] ;
  wire \start_addr_reg_n_0_[17] ;
  wire \start_addr_reg_n_0_[18] ;
  wire \start_addr_reg_n_0_[19] ;
  wire \start_addr_reg_n_0_[20] ;
  wire \start_addr_reg_n_0_[21] ;
  wire \start_addr_reg_n_0_[22] ;
  wire \start_addr_reg_n_0_[23] ;
  wire \start_addr_reg_n_0_[24] ;
  wire \start_addr_reg_n_0_[25] ;
  wire \start_addr_reg_n_0_[26] ;
  wire \start_addr_reg_n_0_[27] ;
  wire \start_addr_reg_n_0_[28] ;
  wire \start_addr_reg_n_0_[29] ;
  wire \start_addr_reg_n_0_[2] ;
  wire \start_addr_reg_n_0_[30] ;
  wire \start_addr_reg_n_0_[31] ;
  wire \start_addr_reg_n_0_[32] ;
  wire \start_addr_reg_n_0_[33] ;
  wire \start_addr_reg_n_0_[34] ;
  wire \start_addr_reg_n_0_[35] ;
  wire \start_addr_reg_n_0_[36] ;
  wire \start_addr_reg_n_0_[37] ;
  wire \start_addr_reg_n_0_[38] ;
  wire \start_addr_reg_n_0_[39] ;
  wire \start_addr_reg_n_0_[3] ;
  wire \start_addr_reg_n_0_[40] ;
  wire \start_addr_reg_n_0_[41] ;
  wire \start_addr_reg_n_0_[42] ;
  wire \start_addr_reg_n_0_[43] ;
  wire \start_addr_reg_n_0_[44] ;
  wire \start_addr_reg_n_0_[45] ;
  wire \start_addr_reg_n_0_[46] ;
  wire \start_addr_reg_n_0_[47] ;
  wire \start_addr_reg_n_0_[48] ;
  wire \start_addr_reg_n_0_[49] ;
  wire \start_addr_reg_n_0_[4] ;
  wire \start_addr_reg_n_0_[50] ;
  wire \start_addr_reg_n_0_[51] ;
  wire \start_addr_reg_n_0_[52] ;
  wire \start_addr_reg_n_0_[53] ;
  wire \start_addr_reg_n_0_[54] ;
  wire \start_addr_reg_n_0_[55] ;
  wire \start_addr_reg_n_0_[56] ;
  wire \start_addr_reg_n_0_[57] ;
  wire \start_addr_reg_n_0_[58] ;
  wire \start_addr_reg_n_0_[59] ;
  wire \start_addr_reg_n_0_[5] ;
  wire \start_addr_reg_n_0_[60] ;
  wire \start_addr_reg_n_0_[61] ;
  wire \start_addr_reg_n_0_[62] ;
  wire \start_addr_reg_n_0_[63] ;
  wire \start_addr_reg_n_0_[6] ;
  wire \start_addr_reg_n_0_[7] ;
  wire \start_addr_reg_n_0_[8] ;
  wire \start_addr_reg_n_0_[9] ;
  wire [3:0]tmp_strb;
  wire wreq_handling_reg_n_0;
  wire [0:0]\NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED ;
  wire [7:6]\NLW_align_len0_inferred__1/i__carry__2_CO_UNCONNECTED ;
  wire [7:7]\NLW_align_len0_inferred__1/i__carry__2_O_UNCONNECTED ;
  wire [7:6]\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_3_CO_UNCONNECTED ;
  wire [7:7]\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_3_O_UNCONNECTED ;
  wire [0:0]\NLW_could_multi_bursts.awaddr_buf_reg[8]_i_2_O_UNCONNECTED ;
  wire [7:5]\NLW_end_addr_buf_reg[63]_i_1_CO_UNCONNECTED ;
  wire [7:6]\NLW_end_addr_buf_reg[63]_i_1_O_UNCONNECTED ;
  wire [7:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [7:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [7:2]NLW_first_sect_carry__1_CO_UNCONNECTED;
  wire [7:0]NLW_first_sect_carry__1_O_UNCONNECTED;
  wire [7:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [7:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [7:2]NLW_last_sect_carry__1_CO_UNCONNECTED;
  wire [7:0]NLW_last_sect_carry__1_O_UNCONNECTED;
  wire [7:5]NLW_p_0_out__15_carry_CO_UNCONNECTED;
  wire [7:6]NLW_p_0_out__15_carry_O_UNCONNECTED;
  wire [7:6]NLW_p_0_out__31_carry_CO_UNCONNECTED;
  wire [7:7]NLW_p_0_out__31_carry_O_UNCONNECTED;
  wire [7:5]NLW_p_0_out__50_carry_CO_UNCONNECTED;
  wire [7:6]NLW_p_0_out__50_carry_O_UNCONNECTED;
  wire [7:5]NLW_p_0_out_carry_CO_UNCONNECTED;
  wire [7:6]NLW_p_0_out_carry_O_UNCONNECTED;
  wire [7:2]NLW_sect_cnt0_carry__5_CO_UNCONNECTED;
  wire [7:3]NLW_sect_cnt0_carry__5_O_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \align_len0_inferred__1/i__carry 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\align_len0_inferred__1/i__carry_n_0 ,\align_len0_inferred__1/i__carry_n_1 ,\align_len0_inferred__1/i__carry_n_2 ,\align_len0_inferred__1/i__carry_n_3 ,\align_len0_inferred__1/i__carry_n_4 ,\align_len0_inferred__1/i__carry_n_5 ,\align_len0_inferred__1/i__carry_n_6 ,\align_len0_inferred__1/i__carry_n_7 }),
        .DI({fifo_wreq_data[70:64],1'b0}),
        .O({align_len0__0[8:2],\NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED [0]}),
        .S({fifo_wreq_n_109,fifo_wreq_n_110,fifo_wreq_n_111,fifo_wreq_n_112,fifo_wreq_n_113,fifo_wreq_n_114,fifo_wreq_n_115,1'b1}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \align_len0_inferred__1/i__carry__0 
       (.CI(\align_len0_inferred__1/i__carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\align_len0_inferred__1/i__carry__0_n_0 ,\align_len0_inferred__1/i__carry__0_n_1 ,\align_len0_inferred__1/i__carry__0_n_2 ,\align_len0_inferred__1/i__carry__0_n_3 ,\align_len0_inferred__1/i__carry__0_n_4 ,\align_len0_inferred__1/i__carry__0_n_5 ,\align_len0_inferred__1/i__carry__0_n_6 ,\align_len0_inferred__1/i__carry__0_n_7 }),
        .DI(fifo_wreq_data[78:71]),
        .O(align_len0__0[16:9]),
        .S({fifo_wreq_n_101,fifo_wreq_n_102,fifo_wreq_n_103,fifo_wreq_n_104,fifo_wreq_n_105,fifo_wreq_n_106,fifo_wreq_n_107,fifo_wreq_n_108}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \align_len0_inferred__1/i__carry__1 
       (.CI(\align_len0_inferred__1/i__carry__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\align_len0_inferred__1/i__carry__1_n_0 ,\align_len0_inferred__1/i__carry__1_n_1 ,\align_len0_inferred__1/i__carry__1_n_2 ,\align_len0_inferred__1/i__carry__1_n_3 ,\align_len0_inferred__1/i__carry__1_n_4 ,\align_len0_inferred__1/i__carry__1_n_5 ,\align_len0_inferred__1/i__carry__1_n_6 ,\align_len0_inferred__1/i__carry__1_n_7 }),
        .DI(fifo_wreq_data[86:79]),
        .O(align_len0__0[24:17]),
        .S({fifo_wreq_n_116,fifo_wreq_n_117,fifo_wreq_n_118,fifo_wreq_n_119,fifo_wreq_n_120,fifo_wreq_n_121,fifo_wreq_n_122,fifo_wreq_n_123}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \align_len0_inferred__1/i__carry__2 
       (.CI(\align_len0_inferred__1/i__carry__1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_align_len0_inferred__1/i__carry__2_CO_UNCONNECTED [7:6],\align_len0_inferred__1/i__carry__2_n_2 ,\align_len0_inferred__1/i__carry__2_n_3 ,\align_len0_inferred__1/i__carry__2_n_4 ,\align_len0_inferred__1/i__carry__2_n_5 ,\align_len0_inferred__1/i__carry__2_n_6 ,\align_len0_inferred__1/i__carry__2_n_7 }),
        .DI({1'b0,1'b0,fifo_wreq_data[92:87]}),
        .O({\NLW_align_len0_inferred__1/i__carry__2_O_UNCONNECTED [7],align_len0__0[31:25]}),
        .S({1'b0,fifo_wreq_n_124,fifo_wreq_n_125,fifo_wreq_n_126,fifo_wreq_n_127,fifo_wreq_n_128,fifo_wreq_n_129,fifo_wreq_n_130}));
  FDRE \align_len_reg[10] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[10]),
        .Q(\align_len_reg_n_0_[10] ),
        .R(fifo_wreq_n_139));
  FDRE \align_len_reg[11] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[11]),
        .Q(\align_len_reg_n_0_[11] ),
        .R(fifo_wreq_n_139));
  FDRE \align_len_reg[12] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[12]),
        .Q(\align_len_reg_n_0_[12] ),
        .R(fifo_wreq_n_139));
  FDRE \align_len_reg[13] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[13]),
        .Q(\align_len_reg_n_0_[13] ),
        .R(fifo_wreq_n_139));
  FDRE \align_len_reg[14] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[14]),
        .Q(\align_len_reg_n_0_[14] ),
        .R(fifo_wreq_n_139));
  FDRE \align_len_reg[15] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[15]),
        .Q(\align_len_reg_n_0_[15] ),
        .R(fifo_wreq_n_139));
  FDRE \align_len_reg[16] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[16]),
        .Q(\align_len_reg_n_0_[16] ),
        .R(fifo_wreq_n_139));
  FDRE \align_len_reg[17] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[17]),
        .Q(\align_len_reg_n_0_[17] ),
        .R(fifo_wreq_n_139));
  FDRE \align_len_reg[18] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[18]),
        .Q(\align_len_reg_n_0_[18] ),
        .R(fifo_wreq_n_139));
  FDRE \align_len_reg[19] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[19]),
        .Q(\align_len_reg_n_0_[19] ),
        .R(fifo_wreq_n_139));
  FDRE \align_len_reg[20] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[20]),
        .Q(\align_len_reg_n_0_[20] ),
        .R(fifo_wreq_n_139));
  FDRE \align_len_reg[21] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[21]),
        .Q(\align_len_reg_n_0_[21] ),
        .R(fifo_wreq_n_139));
  FDRE \align_len_reg[22] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[22]),
        .Q(\align_len_reg_n_0_[22] ),
        .R(fifo_wreq_n_139));
  FDRE \align_len_reg[23] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[23]),
        .Q(\align_len_reg_n_0_[23] ),
        .R(fifo_wreq_n_139));
  FDRE \align_len_reg[24] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[24]),
        .Q(\align_len_reg_n_0_[24] ),
        .R(fifo_wreq_n_139));
  FDRE \align_len_reg[25] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[25]),
        .Q(\align_len_reg_n_0_[25] ),
        .R(fifo_wreq_n_139));
  FDRE \align_len_reg[26] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[26]),
        .Q(\align_len_reg_n_0_[26] ),
        .R(fifo_wreq_n_139));
  FDRE \align_len_reg[27] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[27]),
        .Q(\align_len_reg_n_0_[27] ),
        .R(fifo_wreq_n_139));
  FDRE \align_len_reg[28] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[28]),
        .Q(\align_len_reg_n_0_[28] ),
        .R(fifo_wreq_n_139));
  FDRE \align_len_reg[29] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[29]),
        .Q(\align_len_reg_n_0_[29] ),
        .R(fifo_wreq_n_139));
  FDRE \align_len_reg[2] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[2]),
        .Q(\align_len_reg_n_0_[2] ),
        .R(fifo_wreq_n_139));
  FDRE \align_len_reg[30] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[30]),
        .Q(\align_len_reg_n_0_[30] ),
        .R(fifo_wreq_n_139));
  FDRE \align_len_reg[31] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[31]),
        .Q(\align_len_reg_n_0_[31] ),
        .R(fifo_wreq_n_139));
  FDRE \align_len_reg[3] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[3]),
        .Q(\align_len_reg_n_0_[3] ),
        .R(fifo_wreq_n_139));
  FDRE \align_len_reg[4] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[4]),
        .Q(\align_len_reg_n_0_[4] ),
        .R(fifo_wreq_n_139));
  FDRE \align_len_reg[5] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[5]),
        .Q(\align_len_reg_n_0_[5] ),
        .R(fifo_wreq_n_139));
  FDRE \align_len_reg[6] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[6]),
        .Q(\align_len_reg_n_0_[6] ),
        .R(fifo_wreq_n_139));
  FDRE \align_len_reg[7] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[7]),
        .Q(\align_len_reg_n_0_[7] ),
        .R(fifo_wreq_n_139));
  FDRE \align_len_reg[8] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[8]),
        .Q(\align_len_reg_n_0_[8] ),
        .R(fifo_wreq_n_139));
  FDRE \align_len_reg[9] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[9]),
        .Q(\align_len_reg_n_0_[9] ),
        .R(fifo_wreq_n_139));
  FDRE \beat_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_0_[2] ),
        .Q(beat_len_buf[0]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_0_[3] ),
        .Q(beat_len_buf[1]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_0_[4] ),
        .Q(beat_len_buf[2]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_0_[5] ),
        .Q(beat_len_buf[3]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_0_[6] ),
        .Q(beat_len_buf[4]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_0_[7] ),
        .Q(beat_len_buf[5]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_0_[8] ),
        .Q(beat_len_buf[6]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_0_[9] ),
        .Q(beat_len_buf[7]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_0_[10] ),
        .Q(beat_len_buf[8]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_0_[11] ),
        .Q(beat_len_buf[9]),
        .R(ap_rst_n_inv));
  system_krnl_vadd_1_0_krnl_vadd_gmem_m_axi_buffer buff_wdata
       (.D({p_0_out__31_carry_n_9,p_0_out__31_carry_n_10,p_0_out__31_carry_n_11,p_0_out__31_carry_n_12,p_0_out__31_carry_n_13,p_0_out__31_carry_n_14,p_0_out__31_carry_n_15}),
        .DI(buff_wdata_n_9),
        .E(p_30_in),
        .Q(Q),
        .S({buff_wdata_n_11,buff_wdata_n_12,buff_wdata_n_13,buff_wdata_n_14,buff_wdata_n_15,buff_wdata_n_16,buff_wdata_n_17}),
        .WEBWE(WEBWE),
        .WREADY_Dummy(WREADY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .burst_valid(burst_valid),
        .\bus_equal_gen.WVALID_Dummy_reg (buff_wdata_n_10),
        .\bus_equal_gen.len_cnt_reg[7] (WVALID_Dummy),
        .data_valid(data_valid),
        .\dout_buf_reg[35]_0 ({tmp_strb,buff_wdata_n_22,buff_wdata_n_23,buff_wdata_n_24,buff_wdata_n_25,buff_wdata_n_26,buff_wdata_n_27,buff_wdata_n_28,buff_wdata_n_29,buff_wdata_n_30,buff_wdata_n_31,buff_wdata_n_32,buff_wdata_n_33,buff_wdata_n_34,buff_wdata_n_35,buff_wdata_n_36,buff_wdata_n_37,buff_wdata_n_38,buff_wdata_n_39,buff_wdata_n_40,buff_wdata_n_41,buff_wdata_n_42,buff_wdata_n_43,buff_wdata_n_44,buff_wdata_n_45,buff_wdata_n_46,buff_wdata_n_47,buff_wdata_n_48,buff_wdata_n_49,buff_wdata_n_50,buff_wdata_n_51,buff_wdata_n_52,buff_wdata_n_53}),
        .gmem_WREADY(gmem_WREADY),
        .\mOutPtr_reg[5]_0 (mOutPtr_reg),
        .push(push));
  FDRE \bus_equal_gen.WLAST_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_equal_gen.fifo_burst_n_72 ),
        .Q(WLAST_Dummy),
        .R(ap_rst_n_inv));
  FDRE \bus_equal_gen.WVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_wdata_n_10),
        .Q(WVALID_Dummy),
        .R(ap_rst_n_inv));
  FDRE \bus_equal_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_53),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_43),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [10]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_42),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [11]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_41),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [12]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_40),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [13]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_39),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [14]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_38),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [15]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_37),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [16]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_36),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [17]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_35),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [18]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_34),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [19]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_52),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_33),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [20]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_32),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [21]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_31),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [22]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_30),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [23]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_29),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [24]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_28),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [25]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_27),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [26]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_26),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [27]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_25),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [28]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_24),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [29]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_51),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [2]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_23),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [30]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_22),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [31]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_50),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [3]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_49),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [4]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_48),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [5]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_47),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [6]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_46),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [7]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_45),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [8]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_44),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [9]),
        .R(1'b0));
  system_krnl_vadd_1_0_krnl_vadd_gmem_m_axi_fifo \bus_equal_gen.fifo_burst 
       (.AWREADY_Dummy(AWREADY_Dummy),
        .CO(last_sect),
        .D({\bus_equal_gen.fifo_burst_n_15 ,\bus_equal_gen.fifo_burst_n_16 ,\bus_equal_gen.fifo_burst_n_17 ,\bus_equal_gen.fifo_burst_n_18 ,\bus_equal_gen.fifo_burst_n_19 ,\bus_equal_gen.fifo_burst_n_20 ,\bus_equal_gen.fifo_burst_n_21 ,\bus_equal_gen.fifo_burst_n_22 ,\bus_equal_gen.fifo_burst_n_23 ,\bus_equal_gen.fifo_burst_n_24 ,\bus_equal_gen.fifo_burst_n_25 ,\bus_equal_gen.fifo_burst_n_26 ,\bus_equal_gen.fifo_burst_n_27 ,\bus_equal_gen.fifo_burst_n_28 ,\bus_equal_gen.fifo_burst_n_29 ,\bus_equal_gen.fifo_burst_n_30 ,\bus_equal_gen.fifo_burst_n_31 ,\bus_equal_gen.fifo_burst_n_32 ,\bus_equal_gen.fifo_burst_n_33 ,\bus_equal_gen.fifo_burst_n_34 ,\bus_equal_gen.fifo_burst_n_35 ,\bus_equal_gen.fifo_burst_n_36 ,\bus_equal_gen.fifo_burst_n_37 ,\bus_equal_gen.fifo_burst_n_38 ,\bus_equal_gen.fifo_burst_n_39 ,\bus_equal_gen.fifo_burst_n_40 ,\bus_equal_gen.fifo_burst_n_41 ,\bus_equal_gen.fifo_burst_n_42 ,\bus_equal_gen.fifo_burst_n_43 ,\bus_equal_gen.fifo_burst_n_44 ,\bus_equal_gen.fifo_burst_n_45 ,\bus_equal_gen.fifo_burst_n_46 ,\bus_equal_gen.fifo_burst_n_47 ,\bus_equal_gen.fifo_burst_n_48 ,\bus_equal_gen.fifo_burst_n_49 ,\bus_equal_gen.fifo_burst_n_50 ,\bus_equal_gen.fifo_burst_n_51 ,\bus_equal_gen.fifo_burst_n_52 ,\bus_equal_gen.fifo_burst_n_53 ,\bus_equal_gen.fifo_burst_n_54 ,\bus_equal_gen.fifo_burst_n_55 ,\bus_equal_gen.fifo_burst_n_56 ,\bus_equal_gen.fifo_burst_n_57 ,\bus_equal_gen.fifo_burst_n_58 ,\bus_equal_gen.fifo_burst_n_59 ,\bus_equal_gen.fifo_burst_n_60 ,\bus_equal_gen.fifo_burst_n_61 ,\bus_equal_gen.fifo_burst_n_62 ,\bus_equal_gen.fifo_burst_n_63 ,\bus_equal_gen.fifo_burst_n_64 ,\bus_equal_gen.fifo_burst_n_65 ,\bus_equal_gen.fifo_burst_n_66 }),
        .DI({pout_reg[4:1],pout17_out}),
        .E(pop0),
        .Q(\bus_equal_gen.len_cnt_reg ),
        .S({\bus_equal_gen.fifo_burst_n_74 ,\bus_equal_gen.fifo_burst_n_75 ,\bus_equal_gen.fifo_burst_n_76 ,\bus_equal_gen.fifo_burst_n_77 ,\bus_equal_gen.fifo_burst_n_78 ,\bus_equal_gen.fifo_burst_n_79 }),
        .SR(\bus_equal_gen.fifo_burst_n_9 ),
        .WLAST_Dummy(WLAST_Dummy),
        .WREADY_Dummy(WREADY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_rst_n_inv_reg(\bus_equal_gen.fifo_burst_n_67 ),
        .ap_rst_n_inv_reg_0(\bus_equal_gen.fifo_burst_n_68 ),
        .burst_valid(burst_valid),
        .\bus_equal_gen.WLAST_Dummy_reg (\bus_equal_gen.fifo_burst_n_72 ),
        .\bus_equal_gen.WLAST_Dummy_reg_0 (WVALID_Dummy),
        .\could_multi_bursts.last_sect_buf_reg (\bus_equal_gen.fifo_burst_n_73 ),
        .\could_multi_bursts.last_sect_buf_reg_0 (\could_multi_bursts.last_sect_buf_reg_n_0 ),
        .\could_multi_bursts.loop_cnt_reg[0] (AWVALID_Dummy),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .\could_multi_bursts.sect_handling_reg (\bus_equal_gen.fifo_burst_n_84 ),
        .data_valid(data_valid),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_resp_ready(fifo_resp_ready),
        .fifo_wreq_valid(fifo_wreq_valid),
        .in(awlen_tmp),
        .invalid_len_event_reg2(invalid_len_event_reg2),
        .invalid_len_event_reg2_reg(\bus_equal_gen.fifo_burst_n_2 ),
        .last_sect_buf(last_sect_buf),
        .next_wreq(next_wreq),
        .\pout_reg[0]_0 (pout_reg[0]),
        .\pout_reg[6]_0 ({p_0_out_carry_n_10,p_0_out_carry_n_11,p_0_out_carry_n_12,p_0_out_carry_n_13,p_0_out_carry_n_14,p_0_out_carry_n_15}),
        .push(push_2),
        .\sect_addr_buf_reg[11] (first_sect),
        .sect_cnt0(sect_cnt0),
        .\sect_cnt_reg[0] (\sect_cnt_reg_n_0_[0] ),
        .\sect_cnt_reg[51] ({\start_addr_reg_n_0_[63] ,\start_addr_reg_n_0_[62] ,\start_addr_reg_n_0_[61] ,\start_addr_reg_n_0_[60] ,\start_addr_reg_n_0_[59] ,\start_addr_reg_n_0_[58] ,\start_addr_reg_n_0_[57] ,\start_addr_reg_n_0_[56] ,\start_addr_reg_n_0_[55] ,\start_addr_reg_n_0_[54] ,\start_addr_reg_n_0_[53] ,\start_addr_reg_n_0_[52] ,\start_addr_reg_n_0_[51] ,\start_addr_reg_n_0_[50] ,\start_addr_reg_n_0_[49] ,\start_addr_reg_n_0_[48] ,\start_addr_reg_n_0_[47] ,\start_addr_reg_n_0_[46] ,\start_addr_reg_n_0_[45] ,\start_addr_reg_n_0_[44] ,\start_addr_reg_n_0_[43] ,\start_addr_reg_n_0_[42] ,\start_addr_reg_n_0_[41] ,\start_addr_reg_n_0_[40] ,\start_addr_reg_n_0_[39] ,\start_addr_reg_n_0_[38] ,\start_addr_reg_n_0_[37] ,\start_addr_reg_n_0_[36] ,\start_addr_reg_n_0_[35] ,\start_addr_reg_n_0_[34] ,\start_addr_reg_n_0_[33] ,\start_addr_reg_n_0_[32] ,\start_addr_reg_n_0_[31] ,\start_addr_reg_n_0_[30] ,\start_addr_reg_n_0_[29] ,\start_addr_reg_n_0_[28] ,\start_addr_reg_n_0_[27] ,\start_addr_reg_n_0_[26] ,\start_addr_reg_n_0_[25] ,\start_addr_reg_n_0_[24] ,\start_addr_reg_n_0_[23] ,\start_addr_reg_n_0_[22] ,\start_addr_reg_n_0_[21] ,\start_addr_reg_n_0_[20] ,\start_addr_reg_n_0_[19] ,\start_addr_reg_n_0_[18] ,\start_addr_reg_n_0_[17] ,\start_addr_reg_n_0_[16] ,\start_addr_reg_n_0_[15] ,\start_addr_reg_n_0_[14] ,\start_addr_reg_n_0_[13] ,\start_addr_reg_n_0_[12] }),
        .\sect_len_buf_reg[4] (\bus_equal_gen.fifo_burst_n_69 ),
        .\sect_len_buf_reg[7] (\bus_equal_gen.fifo_burst_n_70 ),
        .\sect_len_buf_reg[9] (\could_multi_bursts.sect_handling_reg_n_0 ),
        .\sect_len_buf_reg[9]_0 ({\sect_len_buf_reg_n_0_[9] ,\sect_len_buf_reg_n_0_[8] ,\sect_len_buf_reg_n_0_[7] ,\sect_len_buf_reg_n_0_[6] ,\sect_len_buf_reg_n_0_[5] ,\sect_len_buf_reg_n_0_[4] ,\sect_len_buf_reg_n_0_[3] ,\sect_len_buf_reg_n_0_[2] ,\sect_len_buf_reg_n_0_[1] ,\sect_len_buf_reg_n_0_[0] }),
        .\sect_len_buf_reg[9]_1 (\could_multi_bursts.loop_cnt_reg ),
        .wreq_handling_reg(\bus_equal_gen.fifo_burst_n_13 ),
        .wreq_handling_reg_0(\bus_equal_gen.fifo_burst_n_71 ),
        .wreq_handling_reg_1(wreq_handling_reg_n_0),
        .wreq_handling_reg_2(fifo_wreq_valid_buf_reg_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \bus_equal_gen.len_cnt[0]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg [0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_equal_gen.len_cnt[1]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg [0]),
        .I1(\bus_equal_gen.len_cnt_reg [1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \bus_equal_gen.len_cnt[2]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg [2]),
        .I1(\bus_equal_gen.len_cnt_reg [1]),
        .I2(\bus_equal_gen.len_cnt_reg [0]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \bus_equal_gen.len_cnt[3]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg [3]),
        .I1(\bus_equal_gen.len_cnt_reg [0]),
        .I2(\bus_equal_gen.len_cnt_reg [1]),
        .I3(\bus_equal_gen.len_cnt_reg [2]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \bus_equal_gen.len_cnt[4]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg [4]),
        .I1(\bus_equal_gen.len_cnt_reg [2]),
        .I2(\bus_equal_gen.len_cnt_reg [1]),
        .I3(\bus_equal_gen.len_cnt_reg [0]),
        .I4(\bus_equal_gen.len_cnt_reg [3]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \bus_equal_gen.len_cnt[5]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg [5]),
        .I1(\bus_equal_gen.len_cnt_reg [3]),
        .I2(\bus_equal_gen.len_cnt_reg [0]),
        .I3(\bus_equal_gen.len_cnt_reg [1]),
        .I4(\bus_equal_gen.len_cnt_reg [2]),
        .I5(\bus_equal_gen.len_cnt_reg [4]),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_equal_gen.len_cnt[6]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg [6]),
        .I1(\bus_equal_gen.len_cnt[7]_i_4_n_0 ),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \bus_equal_gen.len_cnt[7]_i_2 
       (.I0(\bus_equal_gen.len_cnt_reg [7]),
        .I1(\bus_equal_gen.len_cnt[7]_i_4_n_0 ),
        .I2(\bus_equal_gen.len_cnt_reg [6]),
        .O(p_0_in__0[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \bus_equal_gen.len_cnt[7]_i_4 
       (.I0(\bus_equal_gen.len_cnt_reg [5]),
        .I1(\bus_equal_gen.len_cnt_reg [3]),
        .I2(\bus_equal_gen.len_cnt_reg [0]),
        .I3(\bus_equal_gen.len_cnt_reg [1]),
        .I4(\bus_equal_gen.len_cnt_reg [2]),
        .I5(\bus_equal_gen.len_cnt_reg [4]),
        .O(\bus_equal_gen.len_cnt[7]_i_4_n_0 ));
  FDRE \bus_equal_gen.len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__0[0]),
        .Q(\bus_equal_gen.len_cnt_reg [0]),
        .R(\bus_equal_gen.fifo_burst_n_9 ));
  FDRE \bus_equal_gen.len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__0[1]),
        .Q(\bus_equal_gen.len_cnt_reg [1]),
        .R(\bus_equal_gen.fifo_burst_n_9 ));
  FDRE \bus_equal_gen.len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__0[2]),
        .Q(\bus_equal_gen.len_cnt_reg [2]),
        .R(\bus_equal_gen.fifo_burst_n_9 ));
  FDRE \bus_equal_gen.len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__0[3]),
        .Q(\bus_equal_gen.len_cnt_reg [3]),
        .R(\bus_equal_gen.fifo_burst_n_9 ));
  FDRE \bus_equal_gen.len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__0[4]),
        .Q(\bus_equal_gen.len_cnt_reg [4]),
        .R(\bus_equal_gen.fifo_burst_n_9 ));
  FDRE \bus_equal_gen.len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__0[5]),
        .Q(\bus_equal_gen.len_cnt_reg [5]),
        .R(\bus_equal_gen.fifo_burst_n_9 ));
  FDRE \bus_equal_gen.len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__0[6]),
        .Q(\bus_equal_gen.len_cnt_reg [6]),
        .R(\bus_equal_gen.fifo_burst_n_9 ));
  FDRE \bus_equal_gen.len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__0[7]),
        .Q(\bus_equal_gen.len_cnt_reg [7]),
        .R(\bus_equal_gen.fifo_burst_n_9 ));
  FDRE \bus_equal_gen.strb_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(tmp_strb[0]),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [32]),
        .R(ap_rst_n_inv));
  FDRE \bus_equal_gen.strb_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(tmp_strb[1]),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [33]),
        .R(ap_rst_n_inv));
  FDRE \bus_equal_gen.strb_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(tmp_strb[2]),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [34]),
        .R(ap_rst_n_inv));
  FDRE \bus_equal_gen.strb_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(tmp_strb[3]),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [35]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.AWVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_equal_gen.fifo_burst_n_2 ),
        .Q(AWVALID_Dummy),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[10]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[10] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[10]),
        .O(awaddr_tmp[10]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[11] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[11]),
        .O(awaddr_tmp[11]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[12]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[12] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[12]),
        .O(awaddr_tmp[12]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[13]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[13] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[13]),
        .O(awaddr_tmp[13]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[14]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[14] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[14]),
        .O(awaddr_tmp[14]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[15]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[15] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[15]),
        .O(awaddr_tmp[15]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[16]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[16] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[16]),
        .O(awaddr_tmp[16]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[17]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[17] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[17]),
        .O(awaddr_tmp[17]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[18]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[18] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[18]),
        .O(awaddr_tmp[18]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[19]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[19] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[19]),
        .O(awaddr_tmp[19]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[20]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[20] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[20]),
        .O(awaddr_tmp[20]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[21]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[21] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[21]),
        .O(awaddr_tmp[21]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[22]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[22] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[22]),
        .O(awaddr_tmp[22]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[23]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[23] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[23]),
        .O(awaddr_tmp[23]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[24]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[24] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[24]),
        .O(awaddr_tmp[24]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[25]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[25] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[25]),
        .O(awaddr_tmp[25]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[26]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[26] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[26]),
        .O(awaddr_tmp[26]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[27]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[27] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[27]),
        .O(awaddr_tmp[27]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[28]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[28] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[28]),
        .O(awaddr_tmp[28]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[29]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[29] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[29]),
        .O(awaddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[2]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[2] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[2]),
        .O(awaddr_tmp[2]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[30]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[30] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[30]),
        .O(awaddr_tmp[30]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[31]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[31] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[31]),
        .O(awaddr_tmp[31]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[32]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[32] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[32]),
        .O(awaddr_tmp[32]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[33]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[33] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[33]),
        .O(awaddr_tmp[33]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[34]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[34] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[34]),
        .O(awaddr_tmp[34]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[35]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[35] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[35]),
        .O(awaddr_tmp[35]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[36]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[36] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[36]),
        .O(awaddr_tmp[36]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[37]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[37] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[37]),
        .O(awaddr_tmp[37]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[38]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[38] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[38]),
        .O(awaddr_tmp[38]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[39]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[39] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[39]),
        .O(awaddr_tmp[39]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[3]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[3] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[3]),
        .O(awaddr_tmp[3]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[40]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[40] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[40]),
        .O(awaddr_tmp[40]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[41]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[41] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[41]),
        .O(awaddr_tmp[41]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[42]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[42] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[42]),
        .O(awaddr_tmp[42]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[43]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[43] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[43]),
        .O(awaddr_tmp[43]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[44]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[44] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[44]),
        .O(awaddr_tmp[44]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[45]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[45] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[45]),
        .O(awaddr_tmp[45]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[46]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[46] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[46]),
        .O(awaddr_tmp[46]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[47]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[47] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[47]),
        .O(awaddr_tmp[47]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[48]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[48] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[48]),
        .O(awaddr_tmp[48]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[49]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[49] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[49]),
        .O(awaddr_tmp[49]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[4]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[4] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[4]),
        .O(awaddr_tmp[4]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[50]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[50] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[50]),
        .O(awaddr_tmp[50]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[51]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[51] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[51]),
        .O(awaddr_tmp[51]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[52]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[52] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[52]),
        .O(awaddr_tmp[52]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[53]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[53] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[53]),
        .O(awaddr_tmp[53]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[54]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[54] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[54]),
        .O(awaddr_tmp[54]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[55]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[55] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[55]),
        .O(awaddr_tmp[55]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[56]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[56] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[56]),
        .O(awaddr_tmp[56]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[57]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[57] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[57]),
        .O(awaddr_tmp[57]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[58]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[58] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[58]),
        .O(awaddr_tmp[58]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[59]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[59] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[59]),
        .O(awaddr_tmp[59]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[5]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[5] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[5]),
        .O(awaddr_tmp[5]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[60]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[60] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[60]),
        .O(awaddr_tmp[60]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[61]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[61] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[61]),
        .O(awaddr_tmp[61]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[62]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[62] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[62]),
        .O(awaddr_tmp[62]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[63]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[63] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[63]),
        .O(awaddr_tmp[63]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.awaddr_buf[63]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg [1]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .I5(\could_multi_bursts.loop_cnt_reg [5]),
        .O(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[6]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[6] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[6]),
        .O(awaddr_tmp[6]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[7]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[7] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[7]),
        .O(awaddr_tmp[7]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[8]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[8] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[8]),
        .O(awaddr_tmp[8]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.awaddr_buf[8]_i_3 
       (.I0(in[4]),
        .I1(in[64]),
        .I2(in[63]),
        .I3(in[62]),
        .I4(in[65]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h95556AAA)) 
    \could_multi_bursts.awaddr_buf[8]_i_4 
       (.I0(in[3]),
        .I1(in[64]),
        .I2(in[63]),
        .I3(in[62]),
        .I4(in[65]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h956A)) 
    \could_multi_bursts.awaddr_buf[8]_i_5 
       (.I0(in[2]),
        .I1(in[62]),
        .I2(in[63]),
        .I3(in[64]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.awaddr_buf[8]_i_6 
       (.I0(in[1]),
        .I1(in[63]),
        .I2(in[62]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.awaddr_buf[8]_i_7 
       (.I0(in[0]),
        .I1(in[62]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[9]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[9] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[9]),
        .O(awaddr_tmp[9]));
  FDRE \could_multi_bursts.awaddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[10]),
        .Q(in[8]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[11]),
        .Q(in[9]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[12]),
        .Q(in[10]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[13]),
        .Q(in[11]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[14]),
        .Q(in[12]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[15]),
        .Q(in[13]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[16]),
        .Q(in[14]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.awaddr_buf_reg[16]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,in[8:7]}),
        .O(data1[16:9]),
        .S(in[14:7]));
  FDRE \could_multi_bursts.awaddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[17]),
        .Q(in[15]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[18]),
        .Q(in[16]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[19]),
        .Q(in[17]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[20]),
        .Q(in[18]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[21]),
        .Q(in[19]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[22]),
        .Q(in[20]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[23]),
        .Q(in[21]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[24]),
        .Q(in[22]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.awaddr_buf_reg[24]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(data1[24:17]),
        .S(in[22:15]));
  FDRE \could_multi_bursts.awaddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[25]),
        .Q(in[23]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[26]),
        .Q(in[24]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[27]),
        .Q(in[25]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[28]),
        .Q(in[26]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[29]),
        .Q(in[27]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[2]),
        .Q(in[0]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[30]),
        .Q(in[28]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[31]),
        .Q(in[29]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[32] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[32]),
        .Q(in[30]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.awaddr_buf_reg[32]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(data1[32:25]),
        .S(in[30:23]));
  FDRE \could_multi_bursts.awaddr_buf_reg[33] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[33]),
        .Q(in[31]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[34] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[34]),
        .Q(in[32]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[35] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[35]),
        .Q(in[33]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[36] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[36]),
        .Q(in[34]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[37] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[37]),
        .Q(in[35]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[38] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[38]),
        .Q(in[36]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[39] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[39]),
        .Q(in[37]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[3]),
        .Q(in[1]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[40] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[40]),
        .Q(in[38]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.awaddr_buf_reg[40]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(data1[40:33]),
        .S(in[38:31]));
  FDRE \could_multi_bursts.awaddr_buf_reg[41] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[41]),
        .Q(in[39]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[42] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[42]),
        .Q(in[40]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[43] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[43]),
        .Q(in[41]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[44] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[44]),
        .Q(in[42]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[45] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[45]),
        .Q(in[43]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[46] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[46]),
        .Q(in[44]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[47] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[47]),
        .Q(in[45]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[48] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[48]),
        .Q(in[46]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.awaddr_buf_reg[48]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(data1[48:41]),
        .S(in[46:39]));
  FDRE \could_multi_bursts.awaddr_buf_reg[49] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[49]),
        .Q(in[47]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[4]),
        .Q(in[2]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[50] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[50]),
        .Q(in[48]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[51] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[51]),
        .Q(in[49]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[52] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[52]),
        .Q(in[50]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[53] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[53]),
        .Q(in[51]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[54] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[54]),
        .Q(in[52]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[55] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[55]),
        .Q(in[53]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[56] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[56]),
        .Q(in[54]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.awaddr_buf_reg[56]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(data1[56:49]),
        .S(in[54:47]));
  FDRE \could_multi_bursts.awaddr_buf_reg[57] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[57]),
        .Q(in[55]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[58] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[58]),
        .Q(in[56]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[59] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[59]),
        .Q(in[57]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[5]),
        .Q(in[3]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[60] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[60]),
        .Q(in[58]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[61] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[61]),
        .Q(in[59]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[62] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[62]),
        .Q(in[60]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[63] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[63]),
        .Q(in[61]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.awaddr_buf_reg[63]_i_3 
       (.CI(\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_3_CO_UNCONNECTED [7:6],\could_multi_bursts.awaddr_buf_reg[63]_i_3_n_2 ,\could_multi_bursts.awaddr_buf_reg[63]_i_3_n_3 ,\could_multi_bursts.awaddr_buf_reg[63]_i_3_n_4 ,\could_multi_bursts.awaddr_buf_reg[63]_i_3_n_5 ,\could_multi_bursts.awaddr_buf_reg[63]_i_3_n_6 ,\could_multi_bursts.awaddr_buf_reg[63]_i_3_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_3_O_UNCONNECTED [7],data1[63:57]}),
        .S({1'b0,in[61:55]}));
  FDRE \could_multi_bursts.awaddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[6]),
        .Q(in[4]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[7]),
        .Q(in[5]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[8]),
        .Q(in[6]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.awaddr_buf_reg[8]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_7 }),
        .DI({in[6:0],1'b0}),
        .O({data1[8:2],\NLW_could_multi_bursts.awaddr_buf_reg[8]_i_2_O_UNCONNECTED [0]}),
        .S({in[6:5],\could_multi_bursts.awaddr_buf[8]_i_3_n_0 ,\could_multi_bursts.awaddr_buf[8]_i_4_n_0 ,\could_multi_bursts.awaddr_buf[8]_i_5_n_0 ,\could_multi_bursts.awaddr_buf[8]_i_6_n_0 ,\could_multi_bursts.awaddr_buf[8]_i_7_n_0 ,1'b0}));
  FDRE \could_multi_bursts.awaddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[9]),
        .Q(in[7]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[0]),
        .Q(in[62]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[1]),
        .Q(in[63]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[2]),
        .Q(in[64]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[3]),
        .Q(in[65]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.last_sect_buf_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_equal_gen.fifo_burst_n_73 ),
        .Q(\could_multi_bursts.last_sect_buf_reg_n_0 ),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \could_multi_bursts.loop_cnt[2]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \could_multi_bursts.loop_cnt[3]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [2]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.loop_cnt[4]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [4]),
        .I1(\could_multi_bursts.loop_cnt_reg [2]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [0]),
        .I4(\could_multi_bursts.loop_cnt_reg [3]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \could_multi_bursts.loop_cnt[5]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg [5]),
        .I1(\could_multi_bursts.loop_cnt_reg [3]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [1]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(\could_multi_bursts.loop_cnt_reg [4]),
        .O(p_0_in[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[0]),
        .Q(\could_multi_bursts.loop_cnt_reg [0]),
        .R(\bus_equal_gen.fifo_burst_n_67 ));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[1]),
        .Q(\could_multi_bursts.loop_cnt_reg [1]),
        .R(\bus_equal_gen.fifo_burst_n_67 ));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[2]),
        .Q(\could_multi_bursts.loop_cnt_reg [2]),
        .R(\bus_equal_gen.fifo_burst_n_67 ));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[3]),
        .Q(\could_multi_bursts.loop_cnt_reg [3]),
        .R(\bus_equal_gen.fifo_burst_n_67 ));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[4]),
        .Q(\could_multi_bursts.loop_cnt_reg [4]),
        .R(\bus_equal_gen.fifo_burst_n_67 ));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[5]),
        .Q(\could_multi_bursts.loop_cnt_reg [5]),
        .R(\bus_equal_gen.fifo_burst_n_67 ));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_equal_gen.fifo_burst_n_84 ),
        .Q(\could_multi_bursts.sect_handling_reg_n_0 ),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[17]_i_2 
       (.I0(\start_addr_reg_n_0_[17] ),
        .I1(\align_len_reg_n_0_[17] ),
        .O(\end_addr_buf[17]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[17]_i_3 
       (.I0(\start_addr_reg_n_0_[16] ),
        .I1(\align_len_reg_n_0_[16] ),
        .O(\end_addr_buf[17]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[17]_i_4 
       (.I0(\start_addr_reg_n_0_[15] ),
        .I1(\align_len_reg_n_0_[15] ),
        .O(\end_addr_buf[17]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[17]_i_5 
       (.I0(\start_addr_reg_n_0_[14] ),
        .I1(\align_len_reg_n_0_[14] ),
        .O(\end_addr_buf[17]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[17]_i_6 
       (.I0(\start_addr_reg_n_0_[13] ),
        .I1(\align_len_reg_n_0_[13] ),
        .O(\end_addr_buf[17]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[17]_i_7 
       (.I0(\start_addr_reg_n_0_[12] ),
        .I1(\align_len_reg_n_0_[12] ),
        .O(\end_addr_buf[17]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[17]_i_8 
       (.I0(\start_addr_reg_n_0_[11] ),
        .I1(\align_len_reg_n_0_[11] ),
        .O(\end_addr_buf[17]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[17]_i_9 
       (.I0(\start_addr_reg_n_0_[10] ),
        .I1(\align_len_reg_n_0_[10] ),
        .O(\end_addr_buf[17]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[25]_i_2 
       (.I0(\start_addr_reg_n_0_[25] ),
        .I1(\align_len_reg_n_0_[25] ),
        .O(\end_addr_buf[25]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[25]_i_3 
       (.I0(\start_addr_reg_n_0_[24] ),
        .I1(\align_len_reg_n_0_[24] ),
        .O(\end_addr_buf[25]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[25]_i_4 
       (.I0(\start_addr_reg_n_0_[23] ),
        .I1(\align_len_reg_n_0_[23] ),
        .O(\end_addr_buf[25]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[25]_i_5 
       (.I0(\start_addr_reg_n_0_[22] ),
        .I1(\align_len_reg_n_0_[22] ),
        .O(\end_addr_buf[25]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[25]_i_6 
       (.I0(\start_addr_reg_n_0_[21] ),
        .I1(\align_len_reg_n_0_[21] ),
        .O(\end_addr_buf[25]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[25]_i_7 
       (.I0(\start_addr_reg_n_0_[20] ),
        .I1(\align_len_reg_n_0_[20] ),
        .O(\end_addr_buf[25]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[25]_i_8 
       (.I0(\start_addr_reg_n_0_[19] ),
        .I1(\align_len_reg_n_0_[19] ),
        .O(\end_addr_buf[25]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[25]_i_9 
       (.I0(\start_addr_reg_n_0_[18] ),
        .I1(\align_len_reg_n_0_[18] ),
        .O(\end_addr_buf[25]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[33]_i_2 
       (.I0(\start_addr_reg_n_0_[31] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[33]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[33]_i_3 
       (.I0(\start_addr_reg_n_0_[30] ),
        .I1(\align_len_reg_n_0_[30] ),
        .O(\end_addr_buf[33]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[33]_i_4 
       (.I0(\start_addr_reg_n_0_[29] ),
        .I1(\align_len_reg_n_0_[29] ),
        .O(\end_addr_buf[33]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[33]_i_5 
       (.I0(\start_addr_reg_n_0_[28] ),
        .I1(\align_len_reg_n_0_[28] ),
        .O(\end_addr_buf[33]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[33]_i_6 
       (.I0(\start_addr_reg_n_0_[27] ),
        .I1(\align_len_reg_n_0_[27] ),
        .O(\end_addr_buf[33]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[33]_i_7 
       (.I0(\start_addr_reg_n_0_[26] ),
        .I1(\align_len_reg_n_0_[26] ),
        .O(\end_addr_buf[33]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[9]_i_2 
       (.I0(\start_addr_reg_n_0_[9] ),
        .I1(\align_len_reg_n_0_[9] ),
        .O(\end_addr_buf[9]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[9]_i_3 
       (.I0(\start_addr_reg_n_0_[8] ),
        .I1(\align_len_reg_n_0_[8] ),
        .O(\end_addr_buf[9]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[9]_i_4 
       (.I0(\start_addr_reg_n_0_[7] ),
        .I1(\align_len_reg_n_0_[7] ),
        .O(\end_addr_buf[9]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[9]_i_5 
       (.I0(\start_addr_reg_n_0_[6] ),
        .I1(\align_len_reg_n_0_[6] ),
        .O(\end_addr_buf[9]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[9]_i_6 
       (.I0(\start_addr_reg_n_0_[5] ),
        .I1(\align_len_reg_n_0_[5] ),
        .O(\end_addr_buf[9]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[9]_i_7 
       (.I0(\start_addr_reg_n_0_[4] ),
        .I1(\align_len_reg_n_0_[4] ),
        .O(\end_addr_buf[9]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[9]_i_8 
       (.I0(\start_addr_reg_n_0_[3] ),
        .I1(\align_len_reg_n_0_[3] ),
        .O(\end_addr_buf[9]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[9]_i_9 
       (.I0(\start_addr_reg_n_0_[2] ),
        .I1(\align_len_reg_n_0_[2] ),
        .O(\end_addr_buf[9]_i_9_n_0 ));
  FDRE \end_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[10]),
        .Q(\end_addr_buf_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[11]),
        .Q(\end_addr_buf_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[12]),
        .Q(p_0_in0_in[0]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[13]),
        .Q(p_0_in0_in[1]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[14]),
        .Q(p_0_in0_in[2]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[15]),
        .Q(p_0_in0_in[3]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[16]),
        .Q(p_0_in0_in[4]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[17]),
        .Q(p_0_in0_in[5]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_buf_reg[17]_i_1 
       (.CI(\end_addr_buf_reg[9]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\end_addr_buf_reg[17]_i_1_n_0 ,\end_addr_buf_reg[17]_i_1_n_1 ,\end_addr_buf_reg[17]_i_1_n_2 ,\end_addr_buf_reg[17]_i_1_n_3 ,\end_addr_buf_reg[17]_i_1_n_4 ,\end_addr_buf_reg[17]_i_1_n_5 ,\end_addr_buf_reg[17]_i_1_n_6 ,\end_addr_buf_reg[17]_i_1_n_7 }),
        .DI({\start_addr_reg_n_0_[17] ,\start_addr_reg_n_0_[16] ,\start_addr_reg_n_0_[15] ,\start_addr_reg_n_0_[14] ,\start_addr_reg_n_0_[13] ,\start_addr_reg_n_0_[12] ,\start_addr_reg_n_0_[11] ,\start_addr_reg_n_0_[10] }),
        .O(end_addr[17:10]),
        .S({\end_addr_buf[17]_i_2_n_0 ,\end_addr_buf[17]_i_3_n_0 ,\end_addr_buf[17]_i_4_n_0 ,\end_addr_buf[17]_i_5_n_0 ,\end_addr_buf[17]_i_6_n_0 ,\end_addr_buf[17]_i_7_n_0 ,\end_addr_buf[17]_i_8_n_0 ,\end_addr_buf[17]_i_9_n_0 }));
  FDRE \end_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[18]),
        .Q(p_0_in0_in[6]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[19]),
        .Q(p_0_in0_in[7]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[20]),
        .Q(p_0_in0_in[8]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[21]),
        .Q(p_0_in0_in[9]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[22]),
        .Q(p_0_in0_in[10]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[23]),
        .Q(p_0_in0_in[11]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[24]),
        .Q(p_0_in0_in[12]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[25]),
        .Q(p_0_in0_in[13]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_buf_reg[25]_i_1 
       (.CI(\end_addr_buf_reg[17]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\end_addr_buf_reg[25]_i_1_n_0 ,\end_addr_buf_reg[25]_i_1_n_1 ,\end_addr_buf_reg[25]_i_1_n_2 ,\end_addr_buf_reg[25]_i_1_n_3 ,\end_addr_buf_reg[25]_i_1_n_4 ,\end_addr_buf_reg[25]_i_1_n_5 ,\end_addr_buf_reg[25]_i_1_n_6 ,\end_addr_buf_reg[25]_i_1_n_7 }),
        .DI({\start_addr_reg_n_0_[25] ,\start_addr_reg_n_0_[24] ,\start_addr_reg_n_0_[23] ,\start_addr_reg_n_0_[22] ,\start_addr_reg_n_0_[21] ,\start_addr_reg_n_0_[20] ,\start_addr_reg_n_0_[19] ,\start_addr_reg_n_0_[18] }),
        .O(end_addr[25:18]),
        .S({\end_addr_buf[25]_i_2_n_0 ,\end_addr_buf[25]_i_3_n_0 ,\end_addr_buf[25]_i_4_n_0 ,\end_addr_buf[25]_i_5_n_0 ,\end_addr_buf[25]_i_6_n_0 ,\end_addr_buf[25]_i_7_n_0 ,\end_addr_buf[25]_i_8_n_0 ,\end_addr_buf[25]_i_9_n_0 }));
  FDRE \end_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[26]),
        .Q(p_0_in0_in[14]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[27]),
        .Q(p_0_in0_in[15]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[28]),
        .Q(p_0_in0_in[16]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[29]),
        .Q(p_0_in0_in[17]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[2]),
        .Q(\end_addr_buf_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[30]),
        .Q(p_0_in0_in[18]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[31]),
        .Q(p_0_in0_in[19]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[32]),
        .Q(p_0_in0_in[20]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[33]),
        .Q(p_0_in0_in[21]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_buf_reg[33]_i_1 
       (.CI(\end_addr_buf_reg[25]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\end_addr_buf_reg[33]_i_1_n_0 ,\end_addr_buf_reg[33]_i_1_n_1 ,\end_addr_buf_reg[33]_i_1_n_2 ,\end_addr_buf_reg[33]_i_1_n_3 ,\end_addr_buf_reg[33]_i_1_n_4 ,\end_addr_buf_reg[33]_i_1_n_5 ,\end_addr_buf_reg[33]_i_1_n_6 ,\end_addr_buf_reg[33]_i_1_n_7 }),
        .DI({1'b0,1'b0,\start_addr_reg_n_0_[31] ,\start_addr_reg_n_0_[30] ,\start_addr_reg_n_0_[29] ,\start_addr_reg_n_0_[28] ,\start_addr_reg_n_0_[27] ,\start_addr_reg_n_0_[26] }),
        .O(end_addr[33:26]),
        .S({\start_addr_reg_n_0_[33] ,\start_addr_reg_n_0_[32] ,\end_addr_buf[33]_i_2_n_0 ,\end_addr_buf[33]_i_3_n_0 ,\end_addr_buf[33]_i_4_n_0 ,\end_addr_buf[33]_i_5_n_0 ,\end_addr_buf[33]_i_6_n_0 ,\end_addr_buf[33]_i_7_n_0 }));
  FDRE \end_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[34]),
        .Q(p_0_in0_in[22]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[35]),
        .Q(p_0_in0_in[23]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[36]),
        .Q(p_0_in0_in[24]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[37]),
        .Q(p_0_in0_in[25]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[38]),
        .Q(p_0_in0_in[26]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[39]),
        .Q(p_0_in0_in[27]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[3]),
        .Q(\end_addr_buf_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[40]),
        .Q(p_0_in0_in[28]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[41]),
        .Q(p_0_in0_in[29]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_buf_reg[41]_i_1 
       (.CI(\end_addr_buf_reg[33]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\end_addr_buf_reg[41]_i_1_n_0 ,\end_addr_buf_reg[41]_i_1_n_1 ,\end_addr_buf_reg[41]_i_1_n_2 ,\end_addr_buf_reg[41]_i_1_n_3 ,\end_addr_buf_reg[41]_i_1_n_4 ,\end_addr_buf_reg[41]_i_1_n_5 ,\end_addr_buf_reg[41]_i_1_n_6 ,\end_addr_buf_reg[41]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[41:34]),
        .S({\start_addr_reg_n_0_[41] ,\start_addr_reg_n_0_[40] ,\start_addr_reg_n_0_[39] ,\start_addr_reg_n_0_[38] ,\start_addr_reg_n_0_[37] ,\start_addr_reg_n_0_[36] ,\start_addr_reg_n_0_[35] ,\start_addr_reg_n_0_[34] }));
  FDRE \end_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[42]),
        .Q(p_0_in0_in[30]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[43]),
        .Q(p_0_in0_in[31]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[44]),
        .Q(p_0_in0_in[32]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[45]),
        .Q(p_0_in0_in[33]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[46]),
        .Q(p_0_in0_in[34]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[47]),
        .Q(p_0_in0_in[35]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[48]),
        .Q(p_0_in0_in[36]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[49]),
        .Q(p_0_in0_in[37]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_buf_reg[49]_i_1 
       (.CI(\end_addr_buf_reg[41]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\end_addr_buf_reg[49]_i_1_n_0 ,\end_addr_buf_reg[49]_i_1_n_1 ,\end_addr_buf_reg[49]_i_1_n_2 ,\end_addr_buf_reg[49]_i_1_n_3 ,\end_addr_buf_reg[49]_i_1_n_4 ,\end_addr_buf_reg[49]_i_1_n_5 ,\end_addr_buf_reg[49]_i_1_n_6 ,\end_addr_buf_reg[49]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[49:42]),
        .S({\start_addr_reg_n_0_[49] ,\start_addr_reg_n_0_[48] ,\start_addr_reg_n_0_[47] ,\start_addr_reg_n_0_[46] ,\start_addr_reg_n_0_[45] ,\start_addr_reg_n_0_[44] ,\start_addr_reg_n_0_[43] ,\start_addr_reg_n_0_[42] }));
  FDRE \end_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[4]),
        .Q(\end_addr_buf_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[50]),
        .Q(p_0_in0_in[38]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[51]),
        .Q(p_0_in0_in[39]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[52]),
        .Q(p_0_in0_in[40]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[53]),
        .Q(p_0_in0_in[41]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[54]),
        .Q(p_0_in0_in[42]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[55]),
        .Q(p_0_in0_in[43]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[56]),
        .Q(p_0_in0_in[44]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[57]),
        .Q(p_0_in0_in[45]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_buf_reg[57]_i_1 
       (.CI(\end_addr_buf_reg[49]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\end_addr_buf_reg[57]_i_1_n_0 ,\end_addr_buf_reg[57]_i_1_n_1 ,\end_addr_buf_reg[57]_i_1_n_2 ,\end_addr_buf_reg[57]_i_1_n_3 ,\end_addr_buf_reg[57]_i_1_n_4 ,\end_addr_buf_reg[57]_i_1_n_5 ,\end_addr_buf_reg[57]_i_1_n_6 ,\end_addr_buf_reg[57]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[57:50]),
        .S({\start_addr_reg_n_0_[57] ,\start_addr_reg_n_0_[56] ,\start_addr_reg_n_0_[55] ,\start_addr_reg_n_0_[54] ,\start_addr_reg_n_0_[53] ,\start_addr_reg_n_0_[52] ,\start_addr_reg_n_0_[51] ,\start_addr_reg_n_0_[50] }));
  FDRE \end_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[58]),
        .Q(p_0_in0_in[46]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[59]),
        .Q(p_0_in0_in[47]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[5]),
        .Q(\end_addr_buf_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[60]),
        .Q(p_0_in0_in[48]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[61]),
        .Q(p_0_in0_in[49]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[62]),
        .Q(p_0_in0_in[50]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[63]),
        .Q(p_0_in0_in[51]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_buf_reg[63]_i_1 
       (.CI(\end_addr_buf_reg[57]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_end_addr_buf_reg[63]_i_1_CO_UNCONNECTED [7:5],\end_addr_buf_reg[63]_i_1_n_3 ,\end_addr_buf_reg[63]_i_1_n_4 ,\end_addr_buf_reg[63]_i_1_n_5 ,\end_addr_buf_reg[63]_i_1_n_6 ,\end_addr_buf_reg[63]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_end_addr_buf_reg[63]_i_1_O_UNCONNECTED [7:6],end_addr[63:58]}),
        .S({1'b0,1'b0,\start_addr_reg_n_0_[63] ,\start_addr_reg_n_0_[62] ,\start_addr_reg_n_0_[61] ,\start_addr_reg_n_0_[60] ,\start_addr_reg_n_0_[59] ,\start_addr_reg_n_0_[58] }));
  FDRE \end_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[6]),
        .Q(\end_addr_buf_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[7]),
        .Q(\end_addr_buf_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[8]),
        .Q(\end_addr_buf_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[9]),
        .Q(\end_addr_buf_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_buf_reg[9]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\end_addr_buf_reg[9]_i_1_n_0 ,\end_addr_buf_reg[9]_i_1_n_1 ,\end_addr_buf_reg[9]_i_1_n_2 ,\end_addr_buf_reg[9]_i_1_n_3 ,\end_addr_buf_reg[9]_i_1_n_4 ,\end_addr_buf_reg[9]_i_1_n_5 ,\end_addr_buf_reg[9]_i_1_n_6 ,\end_addr_buf_reg[9]_i_1_n_7 }),
        .DI({\start_addr_reg_n_0_[9] ,\start_addr_reg_n_0_[8] ,\start_addr_reg_n_0_[7] ,\start_addr_reg_n_0_[6] ,\start_addr_reg_n_0_[5] ,\start_addr_reg_n_0_[4] ,\start_addr_reg_n_0_[3] ,\start_addr_reg_n_0_[2] }),
        .O(end_addr[9:2]),
        .S({\end_addr_buf[9]_i_2_n_0 ,\end_addr_buf[9]_i_3_n_0 ,\end_addr_buf[9]_i_4_n_0 ,\end_addr_buf[9]_i_5_n_0 ,\end_addr_buf[9]_i_6_n_0 ,\end_addr_buf[9]_i_7_n_0 ,\end_addr_buf[9]_i_8_n_0 ,\end_addr_buf[9]_i_9_n_0 }));
  system_krnl_vadd_1_0_krnl_vadd_gmem_m_axi_fifo__parameterized1 fifo_resp
       (.AWREADY_Dummy(AWREADY_Dummy),
        .AWVALID_Dummy(AWVALID_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_resp_ready(fifo_resp_ready),
        .full_n_reg_0(\could_multi_bursts.sect_handling_reg_n_0 ),
        .in(invalid_len_event_reg2),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .next_resp(next_resp),
        .next_resp0(next_resp0),
        .next_resp_reg(full_n_reg),
        .push(push_2),
        .push_0(push_1),
        .\q_reg[1]_0 (\bus_equal_gen.fifo_burst_n_70 ),
        .\q_reg[1]_1 (\bus_equal_gen.fifo_burst_n_69 ),
        .\q_reg[1]_2 (\could_multi_bursts.last_sect_buf_reg_n_0 ));
  system_krnl_vadd_1_0_krnl_vadd_gmem_m_axi_fifo__parameterized2 fifo_resp_to_user
       (.D({p_0_out__50_carry_n_10,p_0_out__50_carry_n_11,p_0_out__50_carry_n_12,p_0_out__50_carry_n_13,p_0_out__50_carry_n_14,p_0_out__50_carry_n_15}),
        .DI(fifo_resp_to_user_n_6),
        .E(E),
        .Q(pout_reg_3),
        .S({fifo_resp_to_user_n_10,fifo_resp_to_user_n_11,fifo_resp_to_user_n_12,fifo_resp_to_user_n_13,fifo_resp_to_user_n_14,fifo_resp_to_user_n_15}),
        .ap_NS_fsm(ap_NS_fsm[0]),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .data_vld_reg_0({data_vld_reg[3],data_vld_reg[0]}),
        .empty_n_reg_0(empty_n_reg),
        .full_n_reg_0(full_n_reg),
        .icmp_ln83_reg_443(icmp_ln83_reg_443),
        .push(push_1));
  system_krnl_vadd_1_0_krnl_vadd_gmem_m_axi_fifo__parameterized0 fifo_wreq
       (.A({pout_reg_4[4],fifo_wreq_n_4}),
        .CO(last_sect),
        .D({p_0_out__15_carry_n_10,p_0_out__15_carry_n_11,p_0_out__15_carry_n_12,p_0_out__15_carry_n_13,p_0_out__15_carry_n_14,p_0_out__15_carry_n_15}),
        .DI(fifo_wreq_n_8),
        .E(pop0),
        .Q(rs2f_wreq_valid),
        .S({fifo_wreq_n_101,fifo_wreq_n_102,fifo_wreq_n_103,fifo_wreq_n_104,fifo_wreq_n_105,fifo_wreq_n_106,fifo_wreq_n_107,fifo_wreq_n_108}),
        .SR(fifo_wreq_n_139),
        .\align_len_reg[31] (wreq_handling_reg_n_0),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .empty_n_reg_0(align_len0),
        .empty_n_reg_1(fifo_wreq_n_9),
        .\end_addr_buf_reg[63] ({fifo_wreq_n_131,fifo_wreq_n_132}),
        .fifo_wreq_valid(fifo_wreq_valid),
        .last_sect_buf(last_sect_buf),
        .last_sect_carry__1(p_0_in0_in[51:48]),
        .last_sect_carry__1_0({\sect_cnt_reg_n_0_[51] ,\sect_cnt_reg_n_0_[50] ,\sect_cnt_reg_n_0_[49] ,\sect_cnt_reg_n_0_[48] }),
        .\mem_reg[68][95]_srl32__0_0 ({rs2f_wreq_data[95:64],rs2f_wreq_data[61:0]}),
        .\pout_reg[3]_rep_0 ({fifo_wreq_n_5,pout_reg_4[2],fifo_wreq_n_7}),
        .\pout_reg[5]_0 ({fifo_wreq_n_133,fifo_wreq_n_134,fifo_wreq_n_135,fifo_wreq_n_136,fifo_wreq_n_137,fifo_wreq_n_138}),
        .\q_reg[70]_0 ({fifo_wreq_n_109,fifo_wreq_n_110,fifo_wreq_n_111,fifo_wreq_n_112,fifo_wreq_n_113,fifo_wreq_n_114,fifo_wreq_n_115}),
        .\q_reg[86]_0 ({fifo_wreq_n_116,fifo_wreq_n_117,fifo_wreq_n_118,fifo_wreq_n_119,fifo_wreq_n_120,fifo_wreq_n_121,fifo_wreq_n_122,fifo_wreq_n_123}),
        .\q_reg[92]_0 ({fifo_wreq_data,fifo_wreq_n_39,fifo_wreq_n_40,fifo_wreq_n_41,fifo_wreq_n_42,fifo_wreq_n_43,fifo_wreq_n_44,fifo_wreq_n_45,fifo_wreq_n_46,fifo_wreq_n_47,fifo_wreq_n_48,fifo_wreq_n_49,fifo_wreq_n_50,fifo_wreq_n_51,fifo_wreq_n_52,fifo_wreq_n_53,fifo_wreq_n_54,fifo_wreq_n_55,fifo_wreq_n_56,fifo_wreq_n_57,fifo_wreq_n_58,fifo_wreq_n_59,fifo_wreq_n_60,fifo_wreq_n_61,fifo_wreq_n_62,fifo_wreq_n_63,fifo_wreq_n_64,fifo_wreq_n_65,fifo_wreq_n_66,fifo_wreq_n_67,fifo_wreq_n_68,fifo_wreq_n_69,fifo_wreq_n_70,fifo_wreq_n_71,fifo_wreq_n_72,fifo_wreq_n_73,fifo_wreq_n_74,fifo_wreq_n_75,fifo_wreq_n_76,fifo_wreq_n_77,fifo_wreq_n_78,fifo_wreq_n_79,fifo_wreq_n_80,fifo_wreq_n_81,fifo_wreq_n_82,fifo_wreq_n_83,fifo_wreq_n_84,fifo_wreq_n_85,fifo_wreq_n_86,fifo_wreq_n_87,fifo_wreq_n_88,fifo_wreq_n_89,fifo_wreq_n_90,fifo_wreq_n_91,fifo_wreq_n_92,fifo_wreq_n_93,fifo_wreq_n_94,fifo_wreq_n_95,fifo_wreq_n_96,fifo_wreq_n_97,fifo_wreq_n_98,fifo_wreq_n_99,fifo_wreq_n_100}),
        .\q_reg[93]_0 ({fifo_wreq_n_124,fifo_wreq_n_125,fifo_wreq_n_126,fifo_wreq_n_127,fifo_wreq_n_128,fifo_wreq_n_129,fifo_wreq_n_130}),
        .rs2f_wreq_ack(rs2f_wreq_ack));
  FDRE fifo_wreq_valid_buf_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_valid),
        .Q(fifo_wreq_valid_buf_reg_n_0),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 first_sect_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({first_sect_carry_n_0,first_sect_carry_n_1,first_sect_carry_n_2,first_sect_carry_n_3,first_sect_carry_n_4,first_sect_carry_n_5,first_sect_carry_n_6,first_sect_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[7:0]),
        .S({first_sect_carry_i_1_n_0,first_sect_carry_i_2_n_0,first_sect_carry_i_3_n_0,first_sect_carry_i_4_n_0,first_sect_carry_i_5_n_0,first_sect_carry_i_6_n_0,first_sect_carry_i_7_n_0,first_sect_carry_i_8_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 first_sect_carry__0
       (.CI(first_sect_carry_n_0),
        .CI_TOP(1'b0),
        .CO({first_sect_carry__0_n_0,first_sect_carry__0_n_1,first_sect_carry__0_n_2,first_sect_carry__0_n_3,first_sect_carry__0_n_4,first_sect_carry__0_n_5,first_sect_carry__0_n_6,first_sect_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[7:0]),
        .S({first_sect_carry__0_i_1_n_0,first_sect_carry__0_i_2_n_0,first_sect_carry__0_i_3_n_0,first_sect_carry__0_i_4_n_0,first_sect_carry__0_i_5_n_0,first_sect_carry__0_i_6_n_0,first_sect_carry__0_i_7_n_0,first_sect_carry__0_i_8_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_1
       (.I0(\sect_cnt_reg_n_0_[45] ),
        .I1(p_0_in_0[45]),
        .I2(\sect_cnt_reg_n_0_[46] ),
        .I3(p_0_in_0[46]),
        .I4(p_0_in_0[47]),
        .I5(\sect_cnt_reg_n_0_[47] ),
        .O(first_sect_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2
       (.I0(\sect_cnt_reg_n_0_[43] ),
        .I1(p_0_in_0[43]),
        .I2(\sect_cnt_reg_n_0_[42] ),
        .I3(p_0_in_0[42]),
        .I4(p_0_in_0[44]),
        .I5(\sect_cnt_reg_n_0_[44] ),
        .O(first_sect_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3
       (.I0(\sect_cnt_reg_n_0_[41] ),
        .I1(p_0_in_0[41]),
        .I2(\sect_cnt_reg_n_0_[39] ),
        .I3(p_0_in_0[39]),
        .I4(p_0_in_0[40]),
        .I5(\sect_cnt_reg_n_0_[40] ),
        .O(first_sect_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_4
       (.I0(\sect_cnt_reg_n_0_[38] ),
        .I1(p_0_in_0[38]),
        .I2(\sect_cnt_reg_n_0_[36] ),
        .I3(p_0_in_0[36]),
        .I4(p_0_in_0[37]),
        .I5(\sect_cnt_reg_n_0_[37] ),
        .O(first_sect_carry__0_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_5
       (.I0(p_0_in_0[35]),
        .I1(\sect_cnt_reg_n_0_[35] ),
        .I2(\sect_cnt_reg_n_0_[33] ),
        .I3(p_0_in_0[33]),
        .I4(\sect_cnt_reg_n_0_[34] ),
        .I5(p_0_in_0[34]),
        .O(first_sect_carry__0_i_5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_6
       (.I0(p_0_in_0[32]),
        .I1(\sect_cnt_reg_n_0_[32] ),
        .I2(\sect_cnt_reg_n_0_[30] ),
        .I3(p_0_in_0[30]),
        .I4(\sect_cnt_reg_n_0_[31] ),
        .I5(p_0_in_0[31]),
        .O(first_sect_carry__0_i_6_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_7
       (.I0(p_0_in_0[29]),
        .I1(\sect_cnt_reg_n_0_[29] ),
        .I2(\sect_cnt_reg_n_0_[27] ),
        .I3(p_0_in_0[27]),
        .I4(\sect_cnt_reg_n_0_[28] ),
        .I5(p_0_in_0[28]),
        .O(first_sect_carry__0_i_7_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_8
       (.I0(p_0_in_0[26]),
        .I1(\sect_cnt_reg_n_0_[26] ),
        .I2(\sect_cnt_reg_n_0_[24] ),
        .I3(p_0_in_0[24]),
        .I4(\sect_cnt_reg_n_0_[25] ),
        .I5(p_0_in_0[25]),
        .O(first_sect_carry__0_i_8_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 first_sect_carry__1
       (.CI(first_sect_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_first_sect_carry__1_CO_UNCONNECTED[7:2],first_sect,first_sect_carry__1_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__1_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,first_sect_carry__1_i_1_n_0,first_sect_carry__1_i_2_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    first_sect_carry__1_i_1
       (.I0(p_0_in_0[51]),
        .I1(\sect_cnt_reg_n_0_[51] ),
        .O(first_sect_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_2
       (.I0(p_0_in_0[50]),
        .I1(\sect_cnt_reg_n_0_[50] ),
        .I2(\sect_cnt_reg_n_0_[48] ),
        .I3(p_0_in_0[48]),
        .I4(\sect_cnt_reg_n_0_[49] ),
        .I5(p_0_in_0[49]),
        .O(first_sect_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1
       (.I0(p_0_in_0[23]),
        .I1(\sect_cnt_reg_n_0_[23] ),
        .I2(\sect_cnt_reg_n_0_[21] ),
        .I3(p_0_in_0[21]),
        .I4(\sect_cnt_reg_n_0_[22] ),
        .I5(p_0_in_0[22]),
        .O(first_sect_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2
       (.I0(p_0_in_0[20]),
        .I1(\sect_cnt_reg_n_0_[20] ),
        .I2(\sect_cnt_reg_n_0_[18] ),
        .I3(p_0_in_0[18]),
        .I4(\sect_cnt_reg_n_0_[19] ),
        .I5(p_0_in_0[19]),
        .O(first_sect_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3
       (.I0(\sect_cnt_reg_n_0_[17] ),
        .I1(p_0_in_0[17]),
        .I2(\sect_cnt_reg_n_0_[15] ),
        .I3(p_0_in_0[15]),
        .I4(p_0_in_0[16]),
        .I5(\sect_cnt_reg_n_0_[16] ),
        .O(first_sect_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4
       (.I0(p_0_in_0[14]),
        .I1(\sect_cnt_reg_n_0_[14] ),
        .I2(\sect_cnt_reg_n_0_[12] ),
        .I3(p_0_in_0[12]),
        .I4(\sect_cnt_reg_n_0_[13] ),
        .I5(p_0_in_0[13]),
        .O(first_sect_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_5
       (.I0(\sect_cnt_reg_n_0_[11] ),
        .I1(p_0_in_0[11]),
        .I2(\sect_cnt_reg_n_0_[9] ),
        .I3(p_0_in_0[9]),
        .I4(p_0_in_0[10]),
        .I5(\sect_cnt_reg_n_0_[10] ),
        .O(first_sect_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_6
       (.I0(\sect_cnt_reg_n_0_[8] ),
        .I1(p_0_in_0[8]),
        .I2(\sect_cnt_reg_n_0_[6] ),
        .I3(p_0_in_0[6]),
        .I4(p_0_in_0[7]),
        .I5(\sect_cnt_reg_n_0_[7] ),
        .O(first_sect_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_7
       (.I0(\sect_cnt_reg_n_0_[5] ),
        .I1(p_0_in_0[5]),
        .I2(\sect_cnt_reg_n_0_[3] ),
        .I3(p_0_in_0[3]),
        .I4(p_0_in_0[4]),
        .I5(\sect_cnt_reg_n_0_[4] ),
        .O(first_sect_carry_i_7_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_8
       (.I0(p_0_in_0[2]),
        .I1(\sect_cnt_reg_n_0_[2] ),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .I3(p_0_in_0[0]),
        .I4(\sect_cnt_reg_n_0_[1] ),
        .I5(p_0_in_0[1]),
        .O(first_sect_carry_i_8_n_0));
  FDRE invalid_len_event_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_9),
        .Q(invalid_len_event),
        .R(ap_rst_n_inv));
  FDRE invalid_len_event_reg1_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(invalid_len_event),
        .Q(invalid_len_event_reg1),
        .R(ap_rst_n_inv));
  FDRE invalid_len_event_reg2_reg
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(invalid_len_event_reg1),
        .Q(invalid_len_event_reg2),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \last_cnt[4]_i_4 
       (.I0(WVALID_Dummy),
        .I1(WREADY_Dummy),
        .I2(WLAST_Dummy),
        .I3(\last_cnt_reg[3] ),
        .O(\bus_equal_gen.WVALID_Dummy_reg_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 last_sect_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({last_sect_carry_n_0,last_sect_carry_n_1,last_sect_carry_n_2,last_sect_carry_n_3,last_sect_carry_n_4,last_sect_carry_n_5,last_sect_carry_n_6,last_sect_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[7:0]),
        .S({last_sect_carry_i_1_n_0,last_sect_carry_i_2_n_0,last_sect_carry_i_3_n_0,last_sect_carry_i_4_n_0,last_sect_carry_i_5_n_0,last_sect_carry_i_6_n_0,last_sect_carry_i_7_n_0,last_sect_carry_i_8_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 last_sect_carry__0
       (.CI(last_sect_carry_n_0),
        .CI_TOP(1'b0),
        .CO({last_sect_carry__0_n_0,last_sect_carry__0_n_1,last_sect_carry__0_n_2,last_sect_carry__0_n_3,last_sect_carry__0_n_4,last_sect_carry__0_n_5,last_sect_carry__0_n_6,last_sect_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[7:0]),
        .S({last_sect_carry__0_i_1_n_0,last_sect_carry__0_i_2_n_0,last_sect_carry__0_i_3_n_0,last_sect_carry__0_i_4_n_0,last_sect_carry__0_i_5_n_0,last_sect_carry__0_i_6_n_0,last_sect_carry__0_i_7_n_0,last_sect_carry__0_i_8_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_1
       (.I0(\sect_cnt_reg_n_0_[47] ),
        .I1(p_0_in0_in[47]),
        .I2(\sect_cnt_reg_n_0_[45] ),
        .I3(p_0_in0_in[45]),
        .I4(p_0_in0_in[46]),
        .I5(\sect_cnt_reg_n_0_[46] ),
        .O(last_sect_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2
       (.I0(\sect_cnt_reg_n_0_[44] ),
        .I1(p_0_in0_in[44]),
        .I2(\sect_cnt_reg_n_0_[42] ),
        .I3(p_0_in0_in[42]),
        .I4(p_0_in0_in[43]),
        .I5(\sect_cnt_reg_n_0_[43] ),
        .O(last_sect_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3
       (.I0(\sect_cnt_reg_n_0_[40] ),
        .I1(p_0_in0_in[40]),
        .I2(\sect_cnt_reg_n_0_[39] ),
        .I3(p_0_in0_in[39]),
        .I4(p_0_in0_in[41]),
        .I5(\sect_cnt_reg_n_0_[41] ),
        .O(last_sect_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_4
       (.I0(\sect_cnt_reg_n_0_[36] ),
        .I1(p_0_in0_in[36]),
        .I2(\sect_cnt_reg_n_0_[37] ),
        .I3(p_0_in0_in[37]),
        .I4(p_0_in0_in[38]),
        .I5(\sect_cnt_reg_n_0_[38] ),
        .O(last_sect_carry__0_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_5
       (.I0(p_0_in0_in[35]),
        .I1(\sect_cnt_reg_n_0_[35] ),
        .I2(\sect_cnt_reg_n_0_[33] ),
        .I3(p_0_in0_in[33]),
        .I4(\sect_cnt_reg_n_0_[34] ),
        .I5(p_0_in0_in[34]),
        .O(last_sect_carry__0_i_5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_6
       (.I0(p_0_in0_in[32]),
        .I1(\sect_cnt_reg_n_0_[32] ),
        .I2(\sect_cnt_reg_n_0_[30] ),
        .I3(p_0_in0_in[30]),
        .I4(\sect_cnt_reg_n_0_[31] ),
        .I5(p_0_in0_in[31]),
        .O(last_sect_carry__0_i_6_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_7
       (.I0(p_0_in0_in[29]),
        .I1(\sect_cnt_reg_n_0_[29] ),
        .I2(\sect_cnt_reg_n_0_[28] ),
        .I3(p_0_in0_in[28]),
        .I4(\sect_cnt_reg_n_0_[27] ),
        .I5(p_0_in0_in[27]),
        .O(last_sect_carry__0_i_7_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_8
       (.I0(p_0_in0_in[26]),
        .I1(\sect_cnt_reg_n_0_[26] ),
        .I2(\sect_cnt_reg_n_0_[25] ),
        .I3(p_0_in0_in[25]),
        .I4(\sect_cnt_reg_n_0_[24] ),
        .I5(p_0_in0_in[24]),
        .O(last_sect_carry__0_i_8_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 last_sect_carry__1
       (.CI(last_sect_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_last_sect_carry__1_CO_UNCONNECTED[7:2],last_sect,last_sect_carry__1_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__1_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,fifo_wreq_n_131,fifo_wreq_n_132}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1
       (.I0(p_0_in0_in[23]),
        .I1(\sect_cnt_reg_n_0_[23] ),
        .I2(\sect_cnt_reg_n_0_[21] ),
        .I3(p_0_in0_in[21]),
        .I4(\sect_cnt_reg_n_0_[22] ),
        .I5(p_0_in0_in[22]),
        .O(last_sect_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2
       (.I0(p_0_in0_in[20]),
        .I1(\sect_cnt_reg_n_0_[20] ),
        .I2(\sect_cnt_reg_n_0_[18] ),
        .I3(p_0_in0_in[18]),
        .I4(\sect_cnt_reg_n_0_[19] ),
        .I5(p_0_in0_in[19]),
        .O(last_sect_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3
       (.I0(\sect_cnt_reg_n_0_[15] ),
        .I1(p_0_in0_in[15]),
        .I2(\sect_cnt_reg_n_0_[16] ),
        .I3(p_0_in0_in[16]),
        .I4(p_0_in0_in[17]),
        .I5(\sect_cnt_reg_n_0_[17] ),
        .O(last_sect_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4
       (.I0(p_0_in0_in[14]),
        .I1(\sect_cnt_reg_n_0_[14] ),
        .I2(\sect_cnt_reg_n_0_[12] ),
        .I3(p_0_in0_in[12]),
        .I4(\sect_cnt_reg_n_0_[13] ),
        .I5(p_0_in0_in[13]),
        .O(last_sect_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_5
       (.I0(\sect_cnt_reg_n_0_[10] ),
        .I1(p_0_in0_in[10]),
        .I2(\sect_cnt_reg_n_0_[9] ),
        .I3(p_0_in0_in[9]),
        .I4(p_0_in0_in[11]),
        .I5(\sect_cnt_reg_n_0_[11] ),
        .O(last_sect_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_6
       (.I0(\sect_cnt_reg_n_0_[6] ),
        .I1(p_0_in0_in[6]),
        .I2(\sect_cnt_reg_n_0_[7] ),
        .I3(p_0_in0_in[7]),
        .I4(p_0_in0_in[8]),
        .I5(\sect_cnt_reg_n_0_[8] ),
        .O(last_sect_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_7
       (.I0(\sect_cnt_reg_n_0_[3] ),
        .I1(p_0_in0_in[3]),
        .I2(\sect_cnt_reg_n_0_[4] ),
        .I3(p_0_in0_in[4]),
        .I4(p_0_in0_in[5]),
        .I5(\sect_cnt_reg_n_0_[5] ),
        .O(last_sect_carry_i_7_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_8
       (.I0(p_0_in0_in[2]),
        .I1(\sect_cnt_reg_n_0_[2] ),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .I3(p_0_in0_in[0]),
        .I4(\sect_cnt_reg_n_0_[1] ),
        .I5(p_0_in0_in[1]),
        .O(last_sect_carry_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[15][0]_srl16_i_1 
       (.I0(WVALID_Dummy),
        .I1(WREADY_Dummy),
        .O(push_0));
  FDRE next_resp_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_resp0),
        .Q(next_resp),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 p_0_out__15_carry
       (.CI(fifo_wreq_n_7),
        .CI_TOP(1'b0),
        .CO({NLW_p_0_out__15_carry_CO_UNCONNECTED[7:5],p_0_out__15_carry_n_3,p_0_out__15_carry_n_4,p_0_out__15_carry_n_5,p_0_out__15_carry_n_6,p_0_out__15_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,pout_reg_4[4],fifo_wreq_n_5,pout_reg_4[2],fifo_wreq_n_4,fifo_wreq_n_8}),
        .O({NLW_p_0_out__15_carry_O_UNCONNECTED[7:6],p_0_out__15_carry_n_10,p_0_out__15_carry_n_11,p_0_out__15_carry_n_12,p_0_out__15_carry_n_13,p_0_out__15_carry_n_14,p_0_out__15_carry_n_15}),
        .S({1'b0,1'b0,fifo_wreq_n_133,fifo_wreq_n_134,fifo_wreq_n_135,fifo_wreq_n_136,fifo_wreq_n_137,fifo_wreq_n_138}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 p_0_out__31_carry
       (.CI(mOutPtr_reg[0]),
        .CI_TOP(1'b0),
        .CO({NLW_p_0_out__31_carry_CO_UNCONNECTED[7:6],p_0_out__31_carry_n_2,p_0_out__31_carry_n_3,p_0_out__31_carry_n_4,p_0_out__31_carry_n_5,p_0_out__31_carry_n_6,p_0_out__31_carry_n_7}),
        .DI({1'b0,1'b0,mOutPtr_reg[5:1],buff_wdata_n_9}),
        .O({NLW_p_0_out__31_carry_O_UNCONNECTED[7],p_0_out__31_carry_n_9,p_0_out__31_carry_n_10,p_0_out__31_carry_n_11,p_0_out__31_carry_n_12,p_0_out__31_carry_n_13,p_0_out__31_carry_n_14,p_0_out__31_carry_n_15}),
        .S({1'b0,buff_wdata_n_11,buff_wdata_n_12,buff_wdata_n_13,buff_wdata_n_14,buff_wdata_n_15,buff_wdata_n_16,buff_wdata_n_17}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 p_0_out__50_carry
       (.CI(pout_reg_3[0]),
        .CI_TOP(1'b0),
        .CO({NLW_p_0_out__50_carry_CO_UNCONNECTED[7:5],p_0_out__50_carry_n_3,p_0_out__50_carry_n_4,p_0_out__50_carry_n_5,p_0_out__50_carry_n_6,p_0_out__50_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,pout_reg_3[4:1],fifo_resp_to_user_n_6}),
        .O({NLW_p_0_out__50_carry_O_UNCONNECTED[7:6],p_0_out__50_carry_n_10,p_0_out__50_carry_n_11,p_0_out__50_carry_n_12,p_0_out__50_carry_n_13,p_0_out__50_carry_n_14,p_0_out__50_carry_n_15}),
        .S({1'b0,1'b0,fifo_resp_to_user_n_10,fifo_resp_to_user_n_11,fifo_resp_to_user_n_12,fifo_resp_to_user_n_13,fifo_resp_to_user_n_14,fifo_resp_to_user_n_15}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 p_0_out_carry
       (.CI(pout_reg[0]),
        .CI_TOP(1'b0),
        .CO({NLW_p_0_out_carry_CO_UNCONNECTED[7:5],p_0_out_carry_n_3,p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,pout_reg[4:1],pout17_out}),
        .O({NLW_p_0_out_carry_O_UNCONNECTED[7:6],p_0_out_carry_n_10,p_0_out_carry_n_11,p_0_out_carry_n_12,p_0_out_carry_n_13,p_0_out_carry_n_14,p_0_out_carry_n_15}),
        .S({1'b0,1'b0,\bus_equal_gen.fifo_burst_n_74 ,\bus_equal_gen.fifo_burst_n_75 ,\bus_equal_gen.fifo_burst_n_76 ,\bus_equal_gen.fifo_burst_n_77 ,\bus_equal_gen.fifo_burst_n_78 ,\bus_equal_gen.fifo_burst_n_79 }));
  system_krnl_vadd_1_0_krnl_vadd_gmem_m_axi_reg_slice rs_wreq
       (.Q(rs2f_wreq_valid),
        .ap_NS_fsm(ap_NS_fsm[2:1]),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p1_reg[95]_0 ({rs2f_wreq_data[95:64],rs2f_wreq_data[61:0]}),
        .\data_p2_reg[61]_0 (\data_p2_reg[61] ),
        .\data_p2_reg[64]_0 (\data_p2_reg[64] ),
        .\data_p2_reg[65]_0 (\data_p2_reg[65] ),
        .\data_p2_reg[66]_0 (\data_p2_reg[66] ),
        .\data_p2_reg[67]_0 (\data_p2_reg[67] ),
        .\data_p2_reg[68]_0 (\data_p2_reg[68] ),
        .\data_p2_reg[69]_0 (\data_p2_reg[69] ),
        .\data_p2_reg[70]_0 (\data_p2_reg[70] ),
        .\data_p2_reg[71]_0 (\data_p2_reg[71] ),
        .\data_p2_reg[72]_0 (\data_p2_reg[72] ),
        .\data_p2_reg[73]_0 (\data_p2_reg[73] ),
        .\data_p2_reg[74]_0 (\data_p2_reg[74] ),
        .\data_p2_reg[75]_0 (\data_p2_reg[75] ),
        .\data_p2_reg[76]_0 (\data_p2_reg[76] ),
        .\data_p2_reg[77]_0 (\data_p2_reg[77] ),
        .\data_p2_reg[78]_0 (\data_p2_reg[78] ),
        .\data_p2_reg[79]_0 (\data_p2_reg[79] ),
        .\data_p2_reg[80]_0 (\data_p2_reg[80] ),
        .\data_p2_reg[81]_0 (\data_p2_reg[81] ),
        .\data_p2_reg[82]_0 (\data_p2_reg[82] ),
        .\data_p2_reg[83]_0 (\data_p2_reg[83] ),
        .\data_p2_reg[84]_0 (\data_p2_reg[84] ),
        .\data_p2_reg[85]_0 (\data_p2_reg[85] ),
        .\data_p2_reg[86]_0 (\data_p2_reg[86] ),
        .\data_p2_reg[87]_0 (\data_p2_reg[87] ),
        .\data_p2_reg[88]_0 (\data_p2_reg[88] ),
        .\data_p2_reg[89]_0 (\data_p2_reg[89] ),
        .\data_p2_reg[90]_0 (\data_p2_reg[90] ),
        .\data_p2_reg[91]_0 (\data_p2_reg[91] ),
        .\data_p2_reg[92]_0 (\data_p2_reg[92] ),
        .\data_p2_reg[93]_0 (\data_p2_reg[93] ),
        .\data_p2_reg[94]_0 (\data_p2_reg[94] ),
        .\data_p2_reg[95]_0 (\data_p2_reg[95] ),
        .rs2f_wreq_ack(rs2f_wreq_ack),
        .s_ready_t_reg_0(data_vld_reg[2:1]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[10] ),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1 
       (.I0(p_0_in_0[0]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1 
       (.I0(p_0_in_0[1]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[1] ),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1 
       (.I0(p_0_in_0[2]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[2] ),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1 
       (.I0(p_0_in_0[3]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[3] ),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1 
       (.I0(p_0_in_0[4]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[4] ),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1 
       (.I0(p_0_in_0[5]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[5] ),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1 
       (.I0(p_0_in_0[6]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[6] ),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1 
       (.I0(p_0_in_0[7]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[7] ),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1 
       (.I0(p_0_in_0[8]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[8] ),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1 
       (.I0(p_0_in_0[9]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[9] ),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1 
       (.I0(p_0_in_0[10]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[10] ),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1 
       (.I0(p_0_in_0[11]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[11] ),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1 
       (.I0(p_0_in_0[12]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[12] ),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1 
       (.I0(p_0_in_0[13]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[13] ),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1 
       (.I0(p_0_in_0[14]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[14] ),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1 
       (.I0(p_0_in_0[15]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[15] ),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1 
       (.I0(p_0_in_0[16]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[16] ),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1 
       (.I0(p_0_in_0[17]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[17] ),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1 
       (.I0(p_0_in_0[18]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[18] ),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1 
       (.I0(p_0_in_0[19]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[19] ),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[32]_i_1 
       (.I0(p_0_in_0[20]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[20] ),
        .O(sect_addr[32]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[33]_i_1 
       (.I0(p_0_in_0[21]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[21] ),
        .O(sect_addr[33]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[34]_i_1 
       (.I0(p_0_in_0[22]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[22] ),
        .O(sect_addr[34]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[35]_i_1 
       (.I0(p_0_in_0[23]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[23] ),
        .O(sect_addr[35]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[36]_i_1 
       (.I0(p_0_in_0[24]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[24] ),
        .O(sect_addr[36]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[37]_i_1 
       (.I0(p_0_in_0[25]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[25] ),
        .O(sect_addr[37]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[38]_i_1 
       (.I0(p_0_in_0[26]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[26] ),
        .O(sect_addr[38]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[39]_i_1 
       (.I0(p_0_in_0[27]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[27] ),
        .O(sect_addr[39]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[40]_i_1 
       (.I0(p_0_in_0[28]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[28] ),
        .O(sect_addr[40]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[41]_i_1 
       (.I0(p_0_in_0[29]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[29] ),
        .O(sect_addr[41]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[42]_i_1 
       (.I0(p_0_in_0[30]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[30] ),
        .O(sect_addr[42]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[43]_i_1 
       (.I0(p_0_in_0[31]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[31] ),
        .O(sect_addr[43]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[44]_i_1 
       (.I0(p_0_in_0[32]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[32] ),
        .O(sect_addr[44]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[45]_i_1 
       (.I0(p_0_in_0[33]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[33] ),
        .O(sect_addr[45]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[46]_i_1 
       (.I0(p_0_in_0[34]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[34] ),
        .O(sect_addr[46]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[47]_i_1 
       (.I0(p_0_in_0[35]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[35] ),
        .O(sect_addr[47]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[48]_i_1 
       (.I0(p_0_in_0[36]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[36] ),
        .O(sect_addr[48]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[49]_i_1 
       (.I0(p_0_in_0[37]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[37] ),
        .O(sect_addr[49]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[50]_i_1 
       (.I0(p_0_in_0[38]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[38] ),
        .O(sect_addr[50]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[51]_i_1 
       (.I0(p_0_in_0[39]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[39] ),
        .O(sect_addr[51]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[52]_i_1 
       (.I0(p_0_in_0[40]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[40] ),
        .O(sect_addr[52]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[53]_i_1 
       (.I0(p_0_in_0[41]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[41] ),
        .O(sect_addr[53]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[54]_i_1 
       (.I0(p_0_in_0[42]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[42] ),
        .O(sect_addr[54]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[55]_i_1 
       (.I0(p_0_in_0[43]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[43] ),
        .O(sect_addr[55]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[56]_i_1 
       (.I0(p_0_in_0[44]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[44] ),
        .O(sect_addr[56]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[57]_i_1 
       (.I0(p_0_in_0[45]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[45] ),
        .O(sect_addr[57]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[58]_i_1 
       (.I0(p_0_in_0[46]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[46] ),
        .O(sect_addr[58]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[59]_i_1 
       (.I0(p_0_in_0[47]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[47] ),
        .O(sect_addr[59]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[60]_i_1 
       (.I0(p_0_in_0[48]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[48] ),
        .O(sect_addr[60]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[61]_i_1 
       (.I0(p_0_in_0[49]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[49] ),
        .O(sect_addr[61]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[62]_i_1 
       (.I0(p_0_in_0[50]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[50] ),
        .O(sect_addr[62]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[63]_i_1 
       (.I0(p_0_in_0[51]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[51] ),
        .O(sect_addr[63]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_0_[10] ),
        .R(\bus_equal_gen.fifo_burst_n_68 ));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_0_[11] ),
        .R(\bus_equal_gen.fifo_burst_n_68 ));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_0_[12] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_0_[13] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_0_[14] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_0_[15] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_0_[16] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_0_[17] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_0_[18] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_0_[19] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_0_[20] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_0_[21] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_0_[22] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_0_[23] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_0_[24] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_0_[25] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_0_[26] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_0_[27] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_0_[28] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_0_[29] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[2]),
        .Q(\sect_addr_buf_reg_n_0_[2] ),
        .R(\bus_equal_gen.fifo_burst_n_68 ));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_0_[30] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_0_[31] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[32]),
        .Q(\sect_addr_buf_reg_n_0_[32] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[33]),
        .Q(\sect_addr_buf_reg_n_0_[33] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[34]),
        .Q(\sect_addr_buf_reg_n_0_[34] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[35]),
        .Q(\sect_addr_buf_reg_n_0_[35] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[36]),
        .Q(\sect_addr_buf_reg_n_0_[36] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[37]),
        .Q(\sect_addr_buf_reg_n_0_[37] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[38]),
        .Q(\sect_addr_buf_reg_n_0_[38] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[39]),
        .Q(\sect_addr_buf_reg_n_0_[39] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_0_[3] ),
        .R(\bus_equal_gen.fifo_burst_n_68 ));
  FDRE \sect_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[40]),
        .Q(\sect_addr_buf_reg_n_0_[40] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[41]),
        .Q(\sect_addr_buf_reg_n_0_[41] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[42]),
        .Q(\sect_addr_buf_reg_n_0_[42] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[43]),
        .Q(\sect_addr_buf_reg_n_0_[43] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[44]),
        .Q(\sect_addr_buf_reg_n_0_[44] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[45]),
        .Q(\sect_addr_buf_reg_n_0_[45] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[46]),
        .Q(\sect_addr_buf_reg_n_0_[46] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[47]),
        .Q(\sect_addr_buf_reg_n_0_[47] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[48]),
        .Q(\sect_addr_buf_reg_n_0_[48] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[49]),
        .Q(\sect_addr_buf_reg_n_0_[49] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_0_[4] ),
        .R(\bus_equal_gen.fifo_burst_n_68 ));
  FDRE \sect_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[50]),
        .Q(\sect_addr_buf_reg_n_0_[50] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[51]),
        .Q(\sect_addr_buf_reg_n_0_[51] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[52]),
        .Q(\sect_addr_buf_reg_n_0_[52] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[53]),
        .Q(\sect_addr_buf_reg_n_0_[53] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[54]),
        .Q(\sect_addr_buf_reg_n_0_[54] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[55]),
        .Q(\sect_addr_buf_reg_n_0_[55] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[56]),
        .Q(\sect_addr_buf_reg_n_0_[56] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[57]),
        .Q(\sect_addr_buf_reg_n_0_[57] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[58]),
        .Q(\sect_addr_buf_reg_n_0_[58] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[59]),
        .Q(\sect_addr_buf_reg_n_0_[59] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_0_[5] ),
        .R(\bus_equal_gen.fifo_burst_n_68 ));
  FDRE \sect_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[60]),
        .Q(\sect_addr_buf_reg_n_0_[60] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[61]),
        .Q(\sect_addr_buf_reg_n_0_[61] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[62]),
        .Q(\sect_addr_buf_reg_n_0_[62] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[63]),
        .Q(\sect_addr_buf_reg_n_0_[63] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_0_[6] ),
        .R(\bus_equal_gen.fifo_burst_n_68 ));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_0_[7] ),
        .R(\bus_equal_gen.fifo_burst_n_68 ));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_0_[8] ),
        .R(\bus_equal_gen.fifo_burst_n_68 ));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_0_[9] ),
        .R(\bus_equal_gen.fifo_burst_n_68 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry
       (.CI(\sect_cnt_reg_n_0_[0] ),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry_n_0,sect_cnt0_carry_n_1,sect_cnt0_carry_n_2,sect_cnt0_carry_n_3,sect_cnt0_carry_n_4,sect_cnt0_carry_n_5,sect_cnt0_carry_n_6,sect_cnt0_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:1]),
        .S({\sect_cnt_reg_n_0_[8] ,\sect_cnt_reg_n_0_[7] ,\sect_cnt_reg_n_0_[6] ,\sect_cnt_reg_n_0_[5] ,\sect_cnt_reg_n_0_[4] ,\sect_cnt_reg_n_0_[3] ,\sect_cnt_reg_n_0_[2] ,\sect_cnt_reg_n_0_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry__0_n_0,sect_cnt0_carry__0_n_1,sect_cnt0_carry__0_n_2,sect_cnt0_carry__0_n_3,sect_cnt0_carry__0_n_4,sect_cnt0_carry__0_n_5,sect_cnt0_carry__0_n_6,sect_cnt0_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:9]),
        .S({\sect_cnt_reg_n_0_[16] ,\sect_cnt_reg_n_0_[15] ,\sect_cnt_reg_n_0_[14] ,\sect_cnt_reg_n_0_[13] ,\sect_cnt_reg_n_0_[12] ,\sect_cnt_reg_n_0_[11] ,\sect_cnt_reg_n_0_[10] ,\sect_cnt_reg_n_0_[9] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry__1_n_0,sect_cnt0_carry__1_n_1,sect_cnt0_carry__1_n_2,sect_cnt0_carry__1_n_3,sect_cnt0_carry__1_n_4,sect_cnt0_carry__1_n_5,sect_cnt0_carry__1_n_6,sect_cnt0_carry__1_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[24:17]),
        .S({\sect_cnt_reg_n_0_[24] ,\sect_cnt_reg_n_0_[23] ,\sect_cnt_reg_n_0_[22] ,\sect_cnt_reg_n_0_[21] ,\sect_cnt_reg_n_0_[20] ,\sect_cnt_reg_n_0_[19] ,\sect_cnt_reg_n_0_[18] ,\sect_cnt_reg_n_0_[17] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry__2_n_0,sect_cnt0_carry__2_n_1,sect_cnt0_carry__2_n_2,sect_cnt0_carry__2_n_3,sect_cnt0_carry__2_n_4,sect_cnt0_carry__2_n_5,sect_cnt0_carry__2_n_6,sect_cnt0_carry__2_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[32:25]),
        .S({\sect_cnt_reg_n_0_[32] ,\sect_cnt_reg_n_0_[31] ,\sect_cnt_reg_n_0_[30] ,\sect_cnt_reg_n_0_[29] ,\sect_cnt_reg_n_0_[28] ,\sect_cnt_reg_n_0_[27] ,\sect_cnt_reg_n_0_[26] ,\sect_cnt_reg_n_0_[25] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_0),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry__3_n_0,sect_cnt0_carry__3_n_1,sect_cnt0_carry__3_n_2,sect_cnt0_carry__3_n_3,sect_cnt0_carry__3_n_4,sect_cnt0_carry__3_n_5,sect_cnt0_carry__3_n_6,sect_cnt0_carry__3_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[40:33]),
        .S({\sect_cnt_reg_n_0_[40] ,\sect_cnt_reg_n_0_[39] ,\sect_cnt_reg_n_0_[38] ,\sect_cnt_reg_n_0_[37] ,\sect_cnt_reg_n_0_[36] ,\sect_cnt_reg_n_0_[35] ,\sect_cnt_reg_n_0_[34] ,\sect_cnt_reg_n_0_[33] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__4
       (.CI(sect_cnt0_carry__3_n_0),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry__4_n_0,sect_cnt0_carry__4_n_1,sect_cnt0_carry__4_n_2,sect_cnt0_carry__4_n_3,sect_cnt0_carry__4_n_4,sect_cnt0_carry__4_n_5,sect_cnt0_carry__4_n_6,sect_cnt0_carry__4_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[48:41]),
        .S({\sect_cnt_reg_n_0_[48] ,\sect_cnt_reg_n_0_[47] ,\sect_cnt_reg_n_0_[46] ,\sect_cnt_reg_n_0_[45] ,\sect_cnt_reg_n_0_[44] ,\sect_cnt_reg_n_0_[43] ,\sect_cnt_reg_n_0_[42] ,\sect_cnt_reg_n_0_[41] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__5
       (.CI(sect_cnt0_carry__4_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_sect_cnt0_carry__5_CO_UNCONNECTED[7:2],sect_cnt0_carry__5_n_6,sect_cnt0_carry__5_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__5_O_UNCONNECTED[7:3],sect_cnt0[51:49]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,\sect_cnt_reg_n_0_[51] ,\sect_cnt_reg_n_0_[50] ,\sect_cnt_reg_n_0_[49] }));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_13 ),
        .D(\bus_equal_gen.fifo_burst_n_66 ),
        .Q(\sect_cnt_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_13 ),
        .D(\bus_equal_gen.fifo_burst_n_56 ),
        .Q(\sect_cnt_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_13 ),
        .D(\bus_equal_gen.fifo_burst_n_55 ),
        .Q(\sect_cnt_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_13 ),
        .D(\bus_equal_gen.fifo_burst_n_54 ),
        .Q(\sect_cnt_reg_n_0_[12] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_13 ),
        .D(\bus_equal_gen.fifo_burst_n_53 ),
        .Q(\sect_cnt_reg_n_0_[13] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_13 ),
        .D(\bus_equal_gen.fifo_burst_n_52 ),
        .Q(\sect_cnt_reg_n_0_[14] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_13 ),
        .D(\bus_equal_gen.fifo_burst_n_51 ),
        .Q(\sect_cnt_reg_n_0_[15] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_13 ),
        .D(\bus_equal_gen.fifo_burst_n_50 ),
        .Q(\sect_cnt_reg_n_0_[16] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_13 ),
        .D(\bus_equal_gen.fifo_burst_n_49 ),
        .Q(\sect_cnt_reg_n_0_[17] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_13 ),
        .D(\bus_equal_gen.fifo_burst_n_48 ),
        .Q(\sect_cnt_reg_n_0_[18] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_13 ),
        .D(\bus_equal_gen.fifo_burst_n_47 ),
        .Q(\sect_cnt_reg_n_0_[19] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_13 ),
        .D(\bus_equal_gen.fifo_burst_n_65 ),
        .Q(\sect_cnt_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[20] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_13 ),
        .D(\bus_equal_gen.fifo_burst_n_46 ),
        .Q(\sect_cnt_reg_n_0_[20] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[21] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_13 ),
        .D(\bus_equal_gen.fifo_burst_n_45 ),
        .Q(\sect_cnt_reg_n_0_[21] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[22] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_13 ),
        .D(\bus_equal_gen.fifo_burst_n_44 ),
        .Q(\sect_cnt_reg_n_0_[22] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[23] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_13 ),
        .D(\bus_equal_gen.fifo_burst_n_43 ),
        .Q(\sect_cnt_reg_n_0_[23] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[24] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_13 ),
        .D(\bus_equal_gen.fifo_burst_n_42 ),
        .Q(\sect_cnt_reg_n_0_[24] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[25] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_13 ),
        .D(\bus_equal_gen.fifo_burst_n_41 ),
        .Q(\sect_cnt_reg_n_0_[25] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[26] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_13 ),
        .D(\bus_equal_gen.fifo_burst_n_40 ),
        .Q(\sect_cnt_reg_n_0_[26] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[27] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_13 ),
        .D(\bus_equal_gen.fifo_burst_n_39 ),
        .Q(\sect_cnt_reg_n_0_[27] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[28] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_13 ),
        .D(\bus_equal_gen.fifo_burst_n_38 ),
        .Q(\sect_cnt_reg_n_0_[28] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[29] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_13 ),
        .D(\bus_equal_gen.fifo_burst_n_37 ),
        .Q(\sect_cnt_reg_n_0_[29] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_13 ),
        .D(\bus_equal_gen.fifo_burst_n_64 ),
        .Q(\sect_cnt_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[30] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_13 ),
        .D(\bus_equal_gen.fifo_burst_n_36 ),
        .Q(\sect_cnt_reg_n_0_[30] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[31] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_13 ),
        .D(\bus_equal_gen.fifo_burst_n_35 ),
        .Q(\sect_cnt_reg_n_0_[31] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[32] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_13 ),
        .D(\bus_equal_gen.fifo_burst_n_34 ),
        .Q(\sect_cnt_reg_n_0_[32] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[33] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_13 ),
        .D(\bus_equal_gen.fifo_burst_n_33 ),
        .Q(\sect_cnt_reg_n_0_[33] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[34] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_13 ),
        .D(\bus_equal_gen.fifo_burst_n_32 ),
        .Q(\sect_cnt_reg_n_0_[34] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[35] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_13 ),
        .D(\bus_equal_gen.fifo_burst_n_31 ),
        .Q(\sect_cnt_reg_n_0_[35] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[36] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_13 ),
        .D(\bus_equal_gen.fifo_burst_n_30 ),
        .Q(\sect_cnt_reg_n_0_[36] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[37] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_13 ),
        .D(\bus_equal_gen.fifo_burst_n_29 ),
        .Q(\sect_cnt_reg_n_0_[37] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[38] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_13 ),
        .D(\bus_equal_gen.fifo_burst_n_28 ),
        .Q(\sect_cnt_reg_n_0_[38] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[39] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_13 ),
        .D(\bus_equal_gen.fifo_burst_n_27 ),
        .Q(\sect_cnt_reg_n_0_[39] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_13 ),
        .D(\bus_equal_gen.fifo_burst_n_63 ),
        .Q(\sect_cnt_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[40] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_13 ),
        .D(\bus_equal_gen.fifo_burst_n_26 ),
        .Q(\sect_cnt_reg_n_0_[40] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[41] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_13 ),
        .D(\bus_equal_gen.fifo_burst_n_25 ),
        .Q(\sect_cnt_reg_n_0_[41] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[42] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_13 ),
        .D(\bus_equal_gen.fifo_burst_n_24 ),
        .Q(\sect_cnt_reg_n_0_[42] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[43] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_13 ),
        .D(\bus_equal_gen.fifo_burst_n_23 ),
        .Q(\sect_cnt_reg_n_0_[43] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[44] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_13 ),
        .D(\bus_equal_gen.fifo_burst_n_22 ),
        .Q(\sect_cnt_reg_n_0_[44] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[45] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_13 ),
        .D(\bus_equal_gen.fifo_burst_n_21 ),
        .Q(\sect_cnt_reg_n_0_[45] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[46] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_13 ),
        .D(\bus_equal_gen.fifo_burst_n_20 ),
        .Q(\sect_cnt_reg_n_0_[46] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[47] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_13 ),
        .D(\bus_equal_gen.fifo_burst_n_19 ),
        .Q(\sect_cnt_reg_n_0_[47] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[48] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_13 ),
        .D(\bus_equal_gen.fifo_burst_n_18 ),
        .Q(\sect_cnt_reg_n_0_[48] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[49] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_13 ),
        .D(\bus_equal_gen.fifo_burst_n_17 ),
        .Q(\sect_cnt_reg_n_0_[49] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_13 ),
        .D(\bus_equal_gen.fifo_burst_n_62 ),
        .Q(\sect_cnt_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[50] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_13 ),
        .D(\bus_equal_gen.fifo_burst_n_16 ),
        .Q(\sect_cnt_reg_n_0_[50] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[51] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_13 ),
        .D(\bus_equal_gen.fifo_burst_n_15 ),
        .Q(\sect_cnt_reg_n_0_[51] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_13 ),
        .D(\bus_equal_gen.fifo_burst_n_61 ),
        .Q(\sect_cnt_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_13 ),
        .D(\bus_equal_gen.fifo_burst_n_60 ),
        .Q(\sect_cnt_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_13 ),
        .D(\bus_equal_gen.fifo_burst_n_59 ),
        .Q(\sect_cnt_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_13 ),
        .D(\bus_equal_gen.fifo_burst_n_58 ),
        .Q(\sect_cnt_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_13 ),
        .D(\bus_equal_gen.fifo_burst_n_57 ),
        .Q(\sect_cnt_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[0]_i_1 
       (.I0(\start_addr_buf_reg_n_0_[2] ),
        .I1(\end_addr_buf_reg_n_0_[2] ),
        .I2(beat_len_buf[0]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[1]_i_1 
       (.I0(\start_addr_buf_reg_n_0_[3] ),
        .I1(\end_addr_buf_reg_n_0_[3] ),
        .I2(beat_len_buf[1]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[2]_i_1 
       (.I0(\start_addr_buf_reg_n_0_[4] ),
        .I1(\end_addr_buf_reg_n_0_[4] ),
        .I2(beat_len_buf[2]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[3]_i_1 
       (.I0(\start_addr_buf_reg_n_0_[5] ),
        .I1(\end_addr_buf_reg_n_0_[5] ),
        .I2(beat_len_buf[3]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[4]_i_1 
       (.I0(\start_addr_buf_reg_n_0_[6] ),
        .I1(\end_addr_buf_reg_n_0_[6] ),
        .I2(beat_len_buf[4]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCC0FAAFF)) 
    \sect_len_buf[5]_i_1 
       (.I0(\end_addr_buf_reg_n_0_[7] ),
        .I1(beat_len_buf[5]),
        .I2(\start_addr_buf_reg_n_0_[7] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCC0FAAFF)) 
    \sect_len_buf[6]_i_1 
       (.I0(\end_addr_buf_reg_n_0_[8] ),
        .I1(beat_len_buf[6]),
        .I2(\start_addr_buf_reg_n_0_[8] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCC0FAAFF)) 
    \sect_len_buf[7]_i_1 
       (.I0(\end_addr_buf_reg_n_0_[9] ),
        .I1(beat_len_buf[7]),
        .I2(\start_addr_buf_reg_n_0_[9] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[8]_i_1 
       (.I0(\start_addr_buf_reg_n_0_[10] ),
        .I1(\end_addr_buf_reg_n_0_[10] ),
        .I2(beat_len_buf[8]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCC0FAAFF)) 
    \sect_len_buf[9]_i_2 
       (.I0(\end_addr_buf_reg_n_0_[11] ),
        .I1(beat_len_buf[9]),
        .I2(\start_addr_buf_reg_n_0_[11] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[9]_i_2_n_0 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[0]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[1]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[2]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[3]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[4]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[5]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[6]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[7]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[8]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[9]_i_2_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[10] ),
        .Q(\start_addr_buf_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[11] ),
        .Q(\start_addr_buf_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[12] ),
        .Q(p_0_in_0[0]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[13] ),
        .Q(p_0_in_0[1]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[14] ),
        .Q(p_0_in_0[2]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[15] ),
        .Q(p_0_in_0[3]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[16] ),
        .Q(p_0_in_0[4]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[17] ),
        .Q(p_0_in_0[5]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[18] ),
        .Q(p_0_in_0[6]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[19] ),
        .Q(p_0_in_0[7]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[20] ),
        .Q(p_0_in_0[8]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[21] ),
        .Q(p_0_in_0[9]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[22] ),
        .Q(p_0_in_0[10]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[23] ),
        .Q(p_0_in_0[11]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[24] ),
        .Q(p_0_in_0[12]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[25] ),
        .Q(p_0_in_0[13]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[26] ),
        .Q(p_0_in_0[14]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[27] ),
        .Q(p_0_in_0[15]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[28] ),
        .Q(p_0_in_0[16]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[29] ),
        .Q(p_0_in_0[17]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[2] ),
        .Q(\start_addr_buf_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[30] ),
        .Q(p_0_in_0[18]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[31] ),
        .Q(p_0_in_0[19]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[32] ),
        .Q(p_0_in_0[20]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[33] ),
        .Q(p_0_in_0[21]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[34] ),
        .Q(p_0_in_0[22]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[35] ),
        .Q(p_0_in_0[23]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[36] ),
        .Q(p_0_in_0[24]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[37] ),
        .Q(p_0_in_0[25]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[38] ),
        .Q(p_0_in_0[26]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[39] ),
        .Q(p_0_in_0[27]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[3] ),
        .Q(\start_addr_buf_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[40] ),
        .Q(p_0_in_0[28]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[41] ),
        .Q(p_0_in_0[29]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[42] ),
        .Q(p_0_in_0[30]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[43] ),
        .Q(p_0_in_0[31]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[44] ),
        .Q(p_0_in_0[32]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[45] ),
        .Q(p_0_in_0[33]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[46] ),
        .Q(p_0_in_0[34]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[47] ),
        .Q(p_0_in_0[35]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[48] ),
        .Q(p_0_in_0[36]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[49] ),
        .Q(p_0_in_0[37]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[4] ),
        .Q(\start_addr_buf_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[50] ),
        .Q(p_0_in_0[38]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[51] ),
        .Q(p_0_in_0[39]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[52] ),
        .Q(p_0_in_0[40]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[53] ),
        .Q(p_0_in_0[41]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[54] ),
        .Q(p_0_in_0[42]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[55] ),
        .Q(p_0_in_0[43]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[56] ),
        .Q(p_0_in_0[44]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[57] ),
        .Q(p_0_in_0[45]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[58] ),
        .Q(p_0_in_0[46]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[59] ),
        .Q(p_0_in_0[47]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[5] ),
        .Q(\start_addr_buf_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[60] ),
        .Q(p_0_in_0[48]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[61] ),
        .Q(p_0_in_0[49]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[62] ),
        .Q(p_0_in_0[50]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[63] ),
        .Q(p_0_in_0[51]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[6] ),
        .Q(\start_addr_buf_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[7] ),
        .Q(\start_addr_buf_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[8] ),
        .Q(\start_addr_buf_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[9] ),
        .Q(\start_addr_buf_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_92),
        .Q(\start_addr_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_91),
        .Q(\start_addr_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_90),
        .Q(\start_addr_reg_n_0_[12] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_89),
        .Q(\start_addr_reg_n_0_[13] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_88),
        .Q(\start_addr_reg_n_0_[14] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_87),
        .Q(\start_addr_reg_n_0_[15] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_86),
        .Q(\start_addr_reg_n_0_[16] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_85),
        .Q(\start_addr_reg_n_0_[17] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_84),
        .Q(\start_addr_reg_n_0_[18] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_83),
        .Q(\start_addr_reg_n_0_[19] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_82),
        .Q(\start_addr_reg_n_0_[20] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_81),
        .Q(\start_addr_reg_n_0_[21] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_80),
        .Q(\start_addr_reg_n_0_[22] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_79),
        .Q(\start_addr_reg_n_0_[23] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_78),
        .Q(\start_addr_reg_n_0_[24] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_77),
        .Q(\start_addr_reg_n_0_[25] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_76),
        .Q(\start_addr_reg_n_0_[26] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_75),
        .Q(\start_addr_reg_n_0_[27] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_74),
        .Q(\start_addr_reg_n_0_[28] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_73),
        .Q(\start_addr_reg_n_0_[29] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_100),
        .Q(\start_addr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_72),
        .Q(\start_addr_reg_n_0_[30] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_71),
        .Q(\start_addr_reg_n_0_[31] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[32] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_70),
        .Q(\start_addr_reg_n_0_[32] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[33] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_69),
        .Q(\start_addr_reg_n_0_[33] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[34] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_68),
        .Q(\start_addr_reg_n_0_[34] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[35] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_67),
        .Q(\start_addr_reg_n_0_[35] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[36] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_66),
        .Q(\start_addr_reg_n_0_[36] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[37] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_65),
        .Q(\start_addr_reg_n_0_[37] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[38] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_64),
        .Q(\start_addr_reg_n_0_[38] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[39] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_63),
        .Q(\start_addr_reg_n_0_[39] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_99),
        .Q(\start_addr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[40] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_62),
        .Q(\start_addr_reg_n_0_[40] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[41] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_61),
        .Q(\start_addr_reg_n_0_[41] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[42] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_60),
        .Q(\start_addr_reg_n_0_[42] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[43] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_59),
        .Q(\start_addr_reg_n_0_[43] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[44] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_58),
        .Q(\start_addr_reg_n_0_[44] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[45] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_57),
        .Q(\start_addr_reg_n_0_[45] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[46] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_56),
        .Q(\start_addr_reg_n_0_[46] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[47] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_55),
        .Q(\start_addr_reg_n_0_[47] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[48] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_54),
        .Q(\start_addr_reg_n_0_[48] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[49] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_53),
        .Q(\start_addr_reg_n_0_[49] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_98),
        .Q(\start_addr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[50] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_52),
        .Q(\start_addr_reg_n_0_[50] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[51] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_51),
        .Q(\start_addr_reg_n_0_[51] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[52] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_50),
        .Q(\start_addr_reg_n_0_[52] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[53] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_49),
        .Q(\start_addr_reg_n_0_[53] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[54] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_48),
        .Q(\start_addr_reg_n_0_[54] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[55] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_47),
        .Q(\start_addr_reg_n_0_[55] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[56] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_46),
        .Q(\start_addr_reg_n_0_[56] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[57] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_45),
        .Q(\start_addr_reg_n_0_[57] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[58] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_44),
        .Q(\start_addr_reg_n_0_[58] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[59] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_43),
        .Q(\start_addr_reg_n_0_[59] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_97),
        .Q(\start_addr_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[60] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_42),
        .Q(\start_addr_reg_n_0_[60] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[61] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_41),
        .Q(\start_addr_reg_n_0_[61] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[62] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_40),
        .Q(\start_addr_reg_n_0_[62] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[63] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_39),
        .Q(\start_addr_reg_n_0_[63] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_96),
        .Q(\start_addr_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_95),
        .Q(\start_addr_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_94),
        .Q(\start_addr_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_93),
        .Q(\start_addr_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  FDRE wreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_equal_gen.fifo_burst_n_71 ),
        .Q(wreq_handling_reg_n_0),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "krnl_vadd_krnl_vadd_Pipeline_read1" *) 
module system_krnl_vadd_1_0_krnl_vadd_krnl_vadd_Pipeline_read1
   (D,
    WEA,
    \ap_CS_fsm_reg[73] ,
    \ap_CS_fsm_reg[72] ,
    \j_2_reg_141_pp0_iter1_reg_reg[7]_0 ,
    \gmem_addr_read_reg_150_reg[31]_0 ,
    ap_clk,
    ap_rst_n_inv,
    ap_loop_exit_ready_pp0_iter1_reg_reg_0,
    grp_krnl_vadd_Pipeline_read1_fu_155_ap_start_reg,
    Q,
    \ap_CS_fsm_reg[74] ,
    gmem_ARREADY,
    \gmem_addr_read_reg_150_reg[31]_1 );
  output [1:0]D;
  output [0:0]WEA;
  output \ap_CS_fsm_reg[73] ;
  output \ap_CS_fsm_reg[72] ;
  output [7:0]\j_2_reg_141_pp0_iter1_reg_reg[7]_0 ;
  output [31:0]\gmem_addr_read_reg_150_reg[31]_0 ;
  input ap_clk;
  input ap_rst_n_inv;
  input [0:0]ap_loop_exit_ready_pp0_iter1_reg_reg_0;
  input grp_krnl_vadd_Pipeline_read1_fu_155_ap_start_reg;
  input [30:0]Q;
  input [2:0]\ap_CS_fsm_reg[74] ;
  input gmem_ARREADY;
  input [31:0]\gmem_addr_read_reg_150_reg[31]_1 ;

  wire [1:0]D;
  wire [30:0]Q;
  wire [0:0]WEA;
  wire [8:0]add_ln83_fu_108_p2;
  wire \ap_CS_fsm_reg[72] ;
  wire \ap_CS_fsm_reg[73] ;
  wire [2:0]\ap_CS_fsm_reg[74] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done_reg1;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1_n_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1_n_0;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire [0:0]ap_loop_exit_ready_pp0_iter1_reg_reg_0;
  wire ap_rst_n_inv;
  wire [7:0]ap_sig_allocacmp_j_2;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_2;
  wire gmem_ARREADY;
  wire [31:0]\gmem_addr_read_reg_150_reg[31]_0 ;
  wire [31:0]\gmem_addr_read_reg_150_reg[31]_1 ;
  wire grp_krnl_vadd_Pipeline_read1_fu_155_ap_ready;
  wire grp_krnl_vadd_Pipeline_read1_fu_155_ap_start_reg;
  wire icmp_ln83_fu_102_p2;
  wire icmp_ln83_reg_146;
  wire \icmp_ln83_reg_146[0]_i_10_n_0 ;
  wire \icmp_ln83_reg_146[0]_i_11_n_0 ;
  wire \icmp_ln83_reg_146[0]_i_4_n_0 ;
  wire \icmp_ln83_reg_146[0]_i_5_n_0 ;
  wire \icmp_ln83_reg_146[0]_i_6_n_0 ;
  wire \icmp_ln83_reg_146[0]_i_7_n_0 ;
  wire \icmp_ln83_reg_146[0]_i_8_n_0 ;
  wire \icmp_ln83_reg_146[0]_i_9_n_0 ;
  wire [7:0]j_2_reg_141;
  wire [7:0]\j_2_reg_141_pp0_iter1_reg_reg[7]_0 ;
  wire j_fu_52;
  wire \j_fu_52_reg_n_0_[0] ;
  wire \j_fu_52_reg_n_0_[1] ;
  wire \j_fu_52_reg_n_0_[2] ;
  wire \j_fu_52_reg_n_0_[3] ;
  wire \j_fu_52_reg_n_0_[4] ;
  wire \j_fu_52_reg_n_0_[5] ;
  wire \j_fu_52_reg_n_0_[6] ;
  wire \j_fu_52_reg_n_0_[7] ;
  wire \j_fu_52_reg_n_0_[8] ;
  wire p_2_in;

  LUT5 #(
    .INIT(32'h0000E000)) 
    \FSM_sequential_state[1]_i_3 
       (.I0(\ap_CS_fsm_reg[74] [1]),
        .I1(\ap_CS_fsm_reg[74] [0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .I4(icmp_ln83_reg_146),
        .O(\ap_CS_fsm_reg[73] ));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    \ap_CS_fsm[74]_i_2 
       (.I0(ap_loop_exit_ready_pp0_iter1_reg),
        .I1(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln83_reg_146),
        .O(ap_done_reg1));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT4 #(
    .INIT(16'hAABA)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(grp_krnl_vadd_Pipeline_read1_fu_155_ap_start_reg),
        .I1(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln83_reg_146),
        .O(ap_enable_reg_pp0_iter1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h00003020)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(icmp_ln83_reg_146),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .I4(ap_rst_n_inv),
        .O(ap_enable_reg_pp0_iter2_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter2),
        .R(1'b0));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_krnl_vadd_Pipeline_read1_fu_155_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  system_krnl_vadd_1_0_krnl_vadd_flow_control_loop_pipe_sequential_init_0 flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln83_fu_102_p2),
        .D({add_ln83_fu_108_p2[8:3],flow_control_loop_pipe_sequential_init_U_n_10,flow_control_loop_pipe_sequential_init_U_n_11,add_ln83_fu_108_p2[0]}),
        .E(j_fu_52),
        .Q({\j_fu_52_reg_n_0_[8] ,\j_fu_52_reg_n_0_[7] ,\j_fu_52_reg_n_0_[6] ,\j_fu_52_reg_n_0_[5] ,\j_fu_52_reg_n_0_[4] ,\j_fu_52_reg_n_0_[3] ,\j_fu_52_reg_n_0_[2] ,\j_fu_52_reg_n_0_[1] ,\j_fu_52_reg_n_0_[0] }),
        .S({\icmp_ln83_reg_146[0]_i_7_n_0 ,\icmp_ln83_reg_146[0]_i_8_n_0 ,\icmp_ln83_reg_146[0]_i_9_n_0 ,\icmp_ln83_reg_146[0]_i_10_n_0 ,\icmp_ln83_reg_146[0]_i_11_n_0 }),
        .SR(flow_control_loop_pipe_sequential_init_U_n_2),
        .\ap_CS_fsm_reg[74] (\ap_CS_fsm_reg[74] ),
        .ap_clk(ap_clk),
        .ap_done_reg1(ap_done_reg1),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_loop_exit_ready_pp0_iter1_reg_reg(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .ap_rst_n_inv(ap_rst_n_inv),
        .gmem_ARREADY(gmem_ARREADY),
        .grp_krnl_vadd_Pipeline_read1_fu_155_ap_ready(grp_krnl_vadd_Pipeline_read1_fu_155_ap_ready),
        .grp_krnl_vadd_Pipeline_read1_fu_155_ap_start_reg(grp_krnl_vadd_Pipeline_read1_fu_155_ap_start_reg),
        .grp_krnl_vadd_Pipeline_read1_fu_155_ap_start_reg_reg(D),
        .icmp_ln83_reg_146(icmp_ln83_reg_146),
        .\icmp_ln83_reg_146[0]_i_12_0 (Q[8:0]),
        .\icmp_ln83_reg_146_reg[0] ({\icmp_ln83_reg_146[0]_i_4_n_0 ,\icmp_ln83_reg_146[0]_i_5_n_0 ,\icmp_ln83_reg_146[0]_i_6_n_0 }),
        .\j_fu_52_reg[7] (ap_sig_allocacmp_j_2));
  LUT3 #(
    .INIT(8'h0D)) 
    \gmem_addr_read_reg_150[31]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .I2(icmp_ln83_reg_146),
        .O(p_2_in));
  FDRE \gmem_addr_read_reg_150_reg[0] 
       (.C(ap_clk),
        .CE(p_2_in),
        .D(\gmem_addr_read_reg_150_reg[31]_1 [0]),
        .Q(\gmem_addr_read_reg_150_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_150_reg[10] 
       (.C(ap_clk),
        .CE(p_2_in),
        .D(\gmem_addr_read_reg_150_reg[31]_1 [10]),
        .Q(\gmem_addr_read_reg_150_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_150_reg[11] 
       (.C(ap_clk),
        .CE(p_2_in),
        .D(\gmem_addr_read_reg_150_reg[31]_1 [11]),
        .Q(\gmem_addr_read_reg_150_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_150_reg[12] 
       (.C(ap_clk),
        .CE(p_2_in),
        .D(\gmem_addr_read_reg_150_reg[31]_1 [12]),
        .Q(\gmem_addr_read_reg_150_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_150_reg[13] 
       (.C(ap_clk),
        .CE(p_2_in),
        .D(\gmem_addr_read_reg_150_reg[31]_1 [13]),
        .Q(\gmem_addr_read_reg_150_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_150_reg[14] 
       (.C(ap_clk),
        .CE(p_2_in),
        .D(\gmem_addr_read_reg_150_reg[31]_1 [14]),
        .Q(\gmem_addr_read_reg_150_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_150_reg[15] 
       (.C(ap_clk),
        .CE(p_2_in),
        .D(\gmem_addr_read_reg_150_reg[31]_1 [15]),
        .Q(\gmem_addr_read_reg_150_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_150_reg[16] 
       (.C(ap_clk),
        .CE(p_2_in),
        .D(\gmem_addr_read_reg_150_reg[31]_1 [16]),
        .Q(\gmem_addr_read_reg_150_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_150_reg[17] 
       (.C(ap_clk),
        .CE(p_2_in),
        .D(\gmem_addr_read_reg_150_reg[31]_1 [17]),
        .Q(\gmem_addr_read_reg_150_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_150_reg[18] 
       (.C(ap_clk),
        .CE(p_2_in),
        .D(\gmem_addr_read_reg_150_reg[31]_1 [18]),
        .Q(\gmem_addr_read_reg_150_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_150_reg[19] 
       (.C(ap_clk),
        .CE(p_2_in),
        .D(\gmem_addr_read_reg_150_reg[31]_1 [19]),
        .Q(\gmem_addr_read_reg_150_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_150_reg[1] 
       (.C(ap_clk),
        .CE(p_2_in),
        .D(\gmem_addr_read_reg_150_reg[31]_1 [1]),
        .Q(\gmem_addr_read_reg_150_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_150_reg[20] 
       (.C(ap_clk),
        .CE(p_2_in),
        .D(\gmem_addr_read_reg_150_reg[31]_1 [20]),
        .Q(\gmem_addr_read_reg_150_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_150_reg[21] 
       (.C(ap_clk),
        .CE(p_2_in),
        .D(\gmem_addr_read_reg_150_reg[31]_1 [21]),
        .Q(\gmem_addr_read_reg_150_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_150_reg[22] 
       (.C(ap_clk),
        .CE(p_2_in),
        .D(\gmem_addr_read_reg_150_reg[31]_1 [22]),
        .Q(\gmem_addr_read_reg_150_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_150_reg[23] 
       (.C(ap_clk),
        .CE(p_2_in),
        .D(\gmem_addr_read_reg_150_reg[31]_1 [23]),
        .Q(\gmem_addr_read_reg_150_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_150_reg[24] 
       (.C(ap_clk),
        .CE(p_2_in),
        .D(\gmem_addr_read_reg_150_reg[31]_1 [24]),
        .Q(\gmem_addr_read_reg_150_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_150_reg[25] 
       (.C(ap_clk),
        .CE(p_2_in),
        .D(\gmem_addr_read_reg_150_reg[31]_1 [25]),
        .Q(\gmem_addr_read_reg_150_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_150_reg[26] 
       (.C(ap_clk),
        .CE(p_2_in),
        .D(\gmem_addr_read_reg_150_reg[31]_1 [26]),
        .Q(\gmem_addr_read_reg_150_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_150_reg[27] 
       (.C(ap_clk),
        .CE(p_2_in),
        .D(\gmem_addr_read_reg_150_reg[31]_1 [27]),
        .Q(\gmem_addr_read_reg_150_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_150_reg[28] 
       (.C(ap_clk),
        .CE(p_2_in),
        .D(\gmem_addr_read_reg_150_reg[31]_1 [28]),
        .Q(\gmem_addr_read_reg_150_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_150_reg[29] 
       (.C(ap_clk),
        .CE(p_2_in),
        .D(\gmem_addr_read_reg_150_reg[31]_1 [29]),
        .Q(\gmem_addr_read_reg_150_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_150_reg[2] 
       (.C(ap_clk),
        .CE(p_2_in),
        .D(\gmem_addr_read_reg_150_reg[31]_1 [2]),
        .Q(\gmem_addr_read_reg_150_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_150_reg[30] 
       (.C(ap_clk),
        .CE(p_2_in),
        .D(\gmem_addr_read_reg_150_reg[31]_1 [30]),
        .Q(\gmem_addr_read_reg_150_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_150_reg[31] 
       (.C(ap_clk),
        .CE(p_2_in),
        .D(\gmem_addr_read_reg_150_reg[31]_1 [31]),
        .Q(\gmem_addr_read_reg_150_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_150_reg[3] 
       (.C(ap_clk),
        .CE(p_2_in),
        .D(\gmem_addr_read_reg_150_reg[31]_1 [3]),
        .Q(\gmem_addr_read_reg_150_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_150_reg[4] 
       (.C(ap_clk),
        .CE(p_2_in),
        .D(\gmem_addr_read_reg_150_reg[31]_1 [4]),
        .Q(\gmem_addr_read_reg_150_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_150_reg[5] 
       (.C(ap_clk),
        .CE(p_2_in),
        .D(\gmem_addr_read_reg_150_reg[31]_1 [5]),
        .Q(\gmem_addr_read_reg_150_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_150_reg[6] 
       (.C(ap_clk),
        .CE(p_2_in),
        .D(\gmem_addr_read_reg_150_reg[31]_1 [6]),
        .Q(\gmem_addr_read_reg_150_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_150_reg[7] 
       (.C(ap_clk),
        .CE(p_2_in),
        .D(\gmem_addr_read_reg_150_reg[31]_1 [7]),
        .Q(\gmem_addr_read_reg_150_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_150_reg[8] 
       (.C(ap_clk),
        .CE(p_2_in),
        .D(\gmem_addr_read_reg_150_reg[31]_1 [8]),
        .Q(\gmem_addr_read_reg_150_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_150_reg[9] 
       (.C(ap_clk),
        .CE(p_2_in),
        .D(\gmem_addr_read_reg_150_reg[31]_1 [9]),
        .Q(\gmem_addr_read_reg_150_reg[31]_0 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAEAAEEEEEEEE)) 
    grp_krnl_vadd_Pipeline_read1_fu_155_ap_start_reg_i_1
       (.I0(\ap_CS_fsm_reg[74] [0]),
        .I1(grp_krnl_vadd_Pipeline_read1_fu_155_ap_start_reg),
        .I2(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(icmp_ln83_reg_146),
        .I5(icmp_ln83_fu_102_p2),
        .O(\ap_CS_fsm_reg[72] ));
  LUT3 #(
    .INIT(8'hFB)) 
    \icmp_ln83_reg_146[0]_i_1 
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln83_reg_146),
        .O(ap_block_pp0_stage0_subdone));
  LUT3 #(
    .INIT(8'h01)) 
    \icmp_ln83_reg_146[0]_i_10 
       (.I0(Q[13]),
        .I1(Q[12]),
        .I2(Q[14]),
        .O(\icmp_ln83_reg_146[0]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \icmp_ln83_reg_146[0]_i_11 
       (.I0(Q[10]),
        .I1(Q[9]),
        .I2(Q[11]),
        .O(\icmp_ln83_reg_146[0]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln83_reg_146[0]_i_4 
       (.I0(Q[30]),
        .O(\icmp_ln83_reg_146[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \icmp_ln83_reg_146[0]_i_5 
       (.I0(Q[28]),
        .I1(Q[27]),
        .I2(Q[29]),
        .O(\icmp_ln83_reg_146[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \icmp_ln83_reg_146[0]_i_6 
       (.I0(Q[25]),
        .I1(Q[24]),
        .I2(Q[26]),
        .O(\icmp_ln83_reg_146[0]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \icmp_ln83_reg_146[0]_i_7 
       (.I0(Q[22]),
        .I1(Q[21]),
        .I2(Q[23]),
        .O(\icmp_ln83_reg_146[0]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \icmp_ln83_reg_146[0]_i_8 
       (.I0(Q[19]),
        .I1(Q[18]),
        .I2(Q[20]),
        .O(\icmp_ln83_reg_146[0]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \icmp_ln83_reg_146[0]_i_9 
       (.I0(Q[16]),
        .I1(Q[15]),
        .I2(Q[17]),
        .O(\icmp_ln83_reg_146[0]_i_9_n_0 ));
  FDRE \icmp_ln83_reg_146_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln83_fu_102_p2),
        .Q(icmp_ln83_reg_146),
        .R(1'b0));
  FDRE \j_2_reg_141_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(j_2_reg_141[0]),
        .Q(\j_2_reg_141_pp0_iter1_reg_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \j_2_reg_141_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(j_2_reg_141[1]),
        .Q(\j_2_reg_141_pp0_iter1_reg_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \j_2_reg_141_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(j_2_reg_141[2]),
        .Q(\j_2_reg_141_pp0_iter1_reg_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \j_2_reg_141_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(j_2_reg_141[3]),
        .Q(\j_2_reg_141_pp0_iter1_reg_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \j_2_reg_141_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(j_2_reg_141[4]),
        .Q(\j_2_reg_141_pp0_iter1_reg_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \j_2_reg_141_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(j_2_reg_141[5]),
        .Q(\j_2_reg_141_pp0_iter1_reg_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \j_2_reg_141_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(j_2_reg_141[6]),
        .Q(\j_2_reg_141_pp0_iter1_reg_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \j_2_reg_141_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(j_2_reg_141[7]),
        .Q(\j_2_reg_141_pp0_iter1_reg_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \j_2_reg_141_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_j_2[0]),
        .Q(j_2_reg_141[0]),
        .R(1'b0));
  FDRE \j_2_reg_141_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_j_2[1]),
        .Q(j_2_reg_141[1]),
        .R(1'b0));
  FDRE \j_2_reg_141_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_j_2[2]),
        .Q(j_2_reg_141[2]),
        .R(1'b0));
  FDRE \j_2_reg_141_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_j_2[3]),
        .Q(j_2_reg_141[3]),
        .R(1'b0));
  FDRE \j_2_reg_141_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_j_2[4]),
        .Q(j_2_reg_141[4]),
        .R(1'b0));
  FDRE \j_2_reg_141_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_j_2[5]),
        .Q(j_2_reg_141[5]),
        .R(1'b0));
  FDRE \j_2_reg_141_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_j_2[6]),
        .Q(j_2_reg_141[6]),
        .R(1'b0));
  FDRE \j_2_reg_141_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_j_2[7]),
        .Q(j_2_reg_141[7]),
        .R(1'b0));
  FDRE \j_fu_52_reg[0] 
       (.C(ap_clk),
        .CE(j_fu_52),
        .D(add_ln83_fu_108_p2[0]),
        .Q(\j_fu_52_reg_n_0_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE \j_fu_52_reg[1] 
       (.C(ap_clk),
        .CE(j_fu_52),
        .D(flow_control_loop_pipe_sequential_init_U_n_11),
        .Q(\j_fu_52_reg_n_0_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE \j_fu_52_reg[2] 
       (.C(ap_clk),
        .CE(j_fu_52),
        .D(flow_control_loop_pipe_sequential_init_U_n_10),
        .Q(\j_fu_52_reg_n_0_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE \j_fu_52_reg[3] 
       (.C(ap_clk),
        .CE(j_fu_52),
        .D(add_ln83_fu_108_p2[3]),
        .Q(\j_fu_52_reg_n_0_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE \j_fu_52_reg[4] 
       (.C(ap_clk),
        .CE(j_fu_52),
        .D(add_ln83_fu_108_p2[4]),
        .Q(\j_fu_52_reg_n_0_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE \j_fu_52_reg[5] 
       (.C(ap_clk),
        .CE(j_fu_52),
        .D(add_ln83_fu_108_p2[5]),
        .Q(\j_fu_52_reg_n_0_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE \j_fu_52_reg[6] 
       (.C(ap_clk),
        .CE(j_fu_52),
        .D(add_ln83_fu_108_p2[6]),
        .Q(\j_fu_52_reg_n_0_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE \j_fu_52_reg[7] 
       (.C(ap_clk),
        .CE(j_fu_52),
        .D(add_ln83_fu_108_p2[7]),
        .Q(\j_fu_52_reg_n_0_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE \j_fu_52_reg[8] 
       (.C(ap_clk),
        .CE(j_fu_52),
        .D(add_ln83_fu_108_p2[8]),
        .Q(\j_fu_52_reg_n_0_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  LUT5 #(
    .INIT(32'hFB000000)) 
    ram_reg_i_10
       (.I0(icmp_ln83_reg_146),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(\ap_CS_fsm_reg[74] [1]),
        .O(WEA));
endmodule

(* ORIG_REF_NAME = "krnl_vadd_krnl_vadd_Pipeline_vadd_writeC" *) 
module system_krnl_vadd_1_0_krnl_vadd_krnl_vadd_Pipeline_vadd_writeC
   (push,
    v1_buffer_ce0,
    gmem_RREADY,
    D,
    WEBWE,
    ADDRARDADDR,
    \ap_CS_fsm_reg[144] ,
    m_axi_gmem_WDATA,
    Q,
    \ap_CS_fsm_reg[145] ,
    gmem_WREADY,
    WEA,
    s_ready_t_reg,
    grp_krnl_vadd_Pipeline_vadd_writeC_fu_164_ap_start_reg,
    ram_reg,
    ap_clk,
    ap_rst_n_inv,
    m_axi_gmem_RDATA,
    v1_buffer_q0,
    \icmp_ln90_reg_185_reg[0]_0 );
  output push;
  output v1_buffer_ce0;
  output gmem_RREADY;
  output [1:0]D;
  output [0:0]WEBWE;
  output [7:0]ADDRARDADDR;
  output \ap_CS_fsm_reg[144] ;
  output [31:0]m_axi_gmem_WDATA;
  input [30:0]Q;
  input [1:0]\ap_CS_fsm_reg[145] ;
  input gmem_WREADY;
  input [0:0]WEA;
  input s_ready_t_reg;
  input grp_krnl_vadd_Pipeline_vadd_writeC_fu_164_ap_start_reg;
  input [7:0]ram_reg;
  input ap_clk;
  input ap_rst_n_inv;
  input [31:0]m_axi_gmem_RDATA;
  input [31:0]v1_buffer_q0;
  input [0:0]\icmp_ln90_reg_185_reg[0]_0 ;

  wire [7:0]ADDRARDADDR;
  wire [1:0]D;
  wire [30:0]Q;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire [8:0]add_ln90_fu_132_p2;
  wire [31:0]add_ln93_fu_158_p2;
  wire add_ln93_reg_2040;
  wire \add_ln93_reg_204[15]_i_2_n_0 ;
  wire \add_ln93_reg_204[15]_i_3_n_0 ;
  wire \add_ln93_reg_204[15]_i_4_n_0 ;
  wire \add_ln93_reg_204[15]_i_5_n_0 ;
  wire \add_ln93_reg_204[15]_i_6_n_0 ;
  wire \add_ln93_reg_204[15]_i_7_n_0 ;
  wire \add_ln93_reg_204[15]_i_8_n_0 ;
  wire \add_ln93_reg_204[15]_i_9_n_0 ;
  wire \add_ln93_reg_204[23]_i_2_n_0 ;
  wire \add_ln93_reg_204[23]_i_3_n_0 ;
  wire \add_ln93_reg_204[23]_i_4_n_0 ;
  wire \add_ln93_reg_204[23]_i_5_n_0 ;
  wire \add_ln93_reg_204[23]_i_6_n_0 ;
  wire \add_ln93_reg_204[23]_i_7_n_0 ;
  wire \add_ln93_reg_204[23]_i_8_n_0 ;
  wire \add_ln93_reg_204[23]_i_9_n_0 ;
  wire \add_ln93_reg_204[31]_i_10_n_0 ;
  wire \add_ln93_reg_204[31]_i_3_n_0 ;
  wire \add_ln93_reg_204[31]_i_4_n_0 ;
  wire \add_ln93_reg_204[31]_i_5_n_0 ;
  wire \add_ln93_reg_204[31]_i_6_n_0 ;
  wire \add_ln93_reg_204[31]_i_7_n_0 ;
  wire \add_ln93_reg_204[31]_i_8_n_0 ;
  wire \add_ln93_reg_204[31]_i_9_n_0 ;
  wire \add_ln93_reg_204[7]_i_2_n_0 ;
  wire \add_ln93_reg_204[7]_i_3_n_0 ;
  wire \add_ln93_reg_204[7]_i_4_n_0 ;
  wire \add_ln93_reg_204[7]_i_5_n_0 ;
  wire \add_ln93_reg_204[7]_i_6_n_0 ;
  wire \add_ln93_reg_204[7]_i_7_n_0 ;
  wire \add_ln93_reg_204[7]_i_8_n_0 ;
  wire \add_ln93_reg_204[7]_i_9_n_0 ;
  wire \add_ln93_reg_204_reg[15]_i_1_n_0 ;
  wire \add_ln93_reg_204_reg[15]_i_1_n_1 ;
  wire \add_ln93_reg_204_reg[15]_i_1_n_2 ;
  wire \add_ln93_reg_204_reg[15]_i_1_n_3 ;
  wire \add_ln93_reg_204_reg[15]_i_1_n_4 ;
  wire \add_ln93_reg_204_reg[15]_i_1_n_5 ;
  wire \add_ln93_reg_204_reg[15]_i_1_n_6 ;
  wire \add_ln93_reg_204_reg[15]_i_1_n_7 ;
  wire \add_ln93_reg_204_reg[23]_i_1_n_0 ;
  wire \add_ln93_reg_204_reg[23]_i_1_n_1 ;
  wire \add_ln93_reg_204_reg[23]_i_1_n_2 ;
  wire \add_ln93_reg_204_reg[23]_i_1_n_3 ;
  wire \add_ln93_reg_204_reg[23]_i_1_n_4 ;
  wire \add_ln93_reg_204_reg[23]_i_1_n_5 ;
  wire \add_ln93_reg_204_reg[23]_i_1_n_6 ;
  wire \add_ln93_reg_204_reg[23]_i_1_n_7 ;
  wire \add_ln93_reg_204_reg[31]_i_2_n_1 ;
  wire \add_ln93_reg_204_reg[31]_i_2_n_2 ;
  wire \add_ln93_reg_204_reg[31]_i_2_n_3 ;
  wire \add_ln93_reg_204_reg[31]_i_2_n_4 ;
  wire \add_ln93_reg_204_reg[31]_i_2_n_5 ;
  wire \add_ln93_reg_204_reg[31]_i_2_n_6 ;
  wire \add_ln93_reg_204_reg[31]_i_2_n_7 ;
  wire \add_ln93_reg_204_reg[7]_i_1_n_0 ;
  wire \add_ln93_reg_204_reg[7]_i_1_n_1 ;
  wire \add_ln93_reg_204_reg[7]_i_1_n_2 ;
  wire \add_ln93_reg_204_reg[7]_i_1_n_3 ;
  wire \add_ln93_reg_204_reg[7]_i_1_n_4 ;
  wire \add_ln93_reg_204_reg[7]_i_1_n_5 ;
  wire \add_ln93_reg_204_reg[7]_i_1_n_6 ;
  wire \add_ln93_reg_204_reg[7]_i_1_n_7 ;
  wire \ap_CS_fsm_reg[144] ;
  wire [1:0]\ap_CS_fsm_reg[145] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_i_1_n_0;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_rst_n_inv;
  wire [7:0]ap_sig_allocacmp_j_1;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire gmem_RREADY;
  wire gmem_WREADY;
  wire [31:0]gmem_addr_1_read_reg_194;
  wire gmem_addr_1_read_reg_1940;
  wire grp_krnl_vadd_Pipeline_vadd_writeC_fu_164_ap_ready;
  wire grp_krnl_vadd_Pipeline_vadd_writeC_fu_164_ap_start_reg;
  wire [7:0]grp_krnl_vadd_Pipeline_vadd_writeC_fu_164_v1_buffer_address0;
  wire icmp_ln90_fu_126_p2;
  wire \icmp_ln90_reg_185[0]_i_10_n_0 ;
  wire \icmp_ln90_reg_185[0]_i_11_n_0 ;
  wire \icmp_ln90_reg_185[0]_i_4_n_0 ;
  wire \icmp_ln90_reg_185[0]_i_5_n_0 ;
  wire \icmp_ln90_reg_185[0]_i_6_n_0 ;
  wire \icmp_ln90_reg_185[0]_i_7_n_0 ;
  wire \icmp_ln90_reg_185[0]_i_8_n_0 ;
  wire \icmp_ln90_reg_185[0]_i_9_n_0 ;
  wire icmp_ln90_reg_185_pp0_iter1_reg;
  wire [0:0]\icmp_ln90_reg_185_reg[0]_0 ;
  wire \icmp_ln90_reg_185_reg_n_0_[0] ;
  wire j_fu_58;
  wire \j_fu_58_reg_n_0_[0] ;
  wire \j_fu_58_reg_n_0_[1] ;
  wire \j_fu_58_reg_n_0_[2] ;
  wire \j_fu_58_reg_n_0_[3] ;
  wire \j_fu_58_reg_n_0_[4] ;
  wire \j_fu_58_reg_n_0_[5] ;
  wire \j_fu_58_reg_n_0_[6] ;
  wire \j_fu_58_reg_n_0_[7] ;
  wire \j_fu_58_reg_n_0_[8] ;
  wire [31:0]m_axi_gmem_RDATA;
  wire [31:0]m_axi_gmem_WDATA;
  wire push;
  wire [7:0]ram_reg;
  wire s_ready_t_reg;
  wire v1_buffer_ce0;
  wire [31:0]v1_buffer_q0;
  wire [7:7]\NLW_add_ln93_reg_204_reg[31]_i_2_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h404040FF40404000)) 
    \FSM_sequential_state[1]_i_2 
       (.I0(\icmp_ln90_reg_185_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(\ap_CS_fsm_reg[145] [0]),
        .I4(\ap_CS_fsm_reg[145] [1]),
        .I5(s_ready_t_reg),
        .O(gmem_RREADY));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln93_reg_204[15]_i_2 
       (.I0(v1_buffer_q0[15]),
        .I1(gmem_addr_1_read_reg_194[15]),
        .O(\add_ln93_reg_204[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln93_reg_204[15]_i_3 
       (.I0(v1_buffer_q0[14]),
        .I1(gmem_addr_1_read_reg_194[14]),
        .O(\add_ln93_reg_204[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln93_reg_204[15]_i_4 
       (.I0(v1_buffer_q0[13]),
        .I1(gmem_addr_1_read_reg_194[13]),
        .O(\add_ln93_reg_204[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln93_reg_204[15]_i_5 
       (.I0(v1_buffer_q0[12]),
        .I1(gmem_addr_1_read_reg_194[12]),
        .O(\add_ln93_reg_204[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln93_reg_204[15]_i_6 
       (.I0(v1_buffer_q0[11]),
        .I1(gmem_addr_1_read_reg_194[11]),
        .O(\add_ln93_reg_204[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln93_reg_204[15]_i_7 
       (.I0(v1_buffer_q0[10]),
        .I1(gmem_addr_1_read_reg_194[10]),
        .O(\add_ln93_reg_204[15]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln93_reg_204[15]_i_8 
       (.I0(v1_buffer_q0[9]),
        .I1(gmem_addr_1_read_reg_194[9]),
        .O(\add_ln93_reg_204[15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln93_reg_204[15]_i_9 
       (.I0(v1_buffer_q0[8]),
        .I1(gmem_addr_1_read_reg_194[8]),
        .O(\add_ln93_reg_204[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln93_reg_204[23]_i_2 
       (.I0(v1_buffer_q0[23]),
        .I1(gmem_addr_1_read_reg_194[23]),
        .O(\add_ln93_reg_204[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln93_reg_204[23]_i_3 
       (.I0(v1_buffer_q0[22]),
        .I1(gmem_addr_1_read_reg_194[22]),
        .O(\add_ln93_reg_204[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln93_reg_204[23]_i_4 
       (.I0(v1_buffer_q0[21]),
        .I1(gmem_addr_1_read_reg_194[21]),
        .O(\add_ln93_reg_204[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln93_reg_204[23]_i_5 
       (.I0(v1_buffer_q0[20]),
        .I1(gmem_addr_1_read_reg_194[20]),
        .O(\add_ln93_reg_204[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln93_reg_204[23]_i_6 
       (.I0(v1_buffer_q0[19]),
        .I1(gmem_addr_1_read_reg_194[19]),
        .O(\add_ln93_reg_204[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln93_reg_204[23]_i_7 
       (.I0(v1_buffer_q0[18]),
        .I1(gmem_addr_1_read_reg_194[18]),
        .O(\add_ln93_reg_204[23]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln93_reg_204[23]_i_8 
       (.I0(v1_buffer_q0[17]),
        .I1(gmem_addr_1_read_reg_194[17]),
        .O(\add_ln93_reg_204[23]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln93_reg_204[23]_i_9 
       (.I0(v1_buffer_q0[16]),
        .I1(gmem_addr_1_read_reg_194[16]),
        .O(\add_ln93_reg_204[23]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FBFB00FB)) 
    \add_ln93_reg_204[31]_i_1 
       (.I0(\icmp_ln90_reg_185_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln90_reg_185_reg[0]_0 ),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(gmem_WREADY),
        .I5(icmp_ln90_reg_185_pp0_iter1_reg),
        .O(add_ln93_reg_2040));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln93_reg_204[31]_i_10 
       (.I0(v1_buffer_q0[24]),
        .I1(gmem_addr_1_read_reg_194[24]),
        .O(\add_ln93_reg_204[31]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln93_reg_204[31]_i_3 
       (.I0(v1_buffer_q0[31]),
        .I1(gmem_addr_1_read_reg_194[31]),
        .O(\add_ln93_reg_204[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln93_reg_204[31]_i_4 
       (.I0(v1_buffer_q0[30]),
        .I1(gmem_addr_1_read_reg_194[30]),
        .O(\add_ln93_reg_204[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln93_reg_204[31]_i_5 
       (.I0(v1_buffer_q0[29]),
        .I1(gmem_addr_1_read_reg_194[29]),
        .O(\add_ln93_reg_204[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln93_reg_204[31]_i_6 
       (.I0(v1_buffer_q0[28]),
        .I1(gmem_addr_1_read_reg_194[28]),
        .O(\add_ln93_reg_204[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln93_reg_204[31]_i_7 
       (.I0(v1_buffer_q0[27]),
        .I1(gmem_addr_1_read_reg_194[27]),
        .O(\add_ln93_reg_204[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln93_reg_204[31]_i_8 
       (.I0(v1_buffer_q0[26]),
        .I1(gmem_addr_1_read_reg_194[26]),
        .O(\add_ln93_reg_204[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln93_reg_204[31]_i_9 
       (.I0(v1_buffer_q0[25]),
        .I1(gmem_addr_1_read_reg_194[25]),
        .O(\add_ln93_reg_204[31]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln93_reg_204[7]_i_2 
       (.I0(v1_buffer_q0[7]),
        .I1(gmem_addr_1_read_reg_194[7]),
        .O(\add_ln93_reg_204[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln93_reg_204[7]_i_3 
       (.I0(v1_buffer_q0[6]),
        .I1(gmem_addr_1_read_reg_194[6]),
        .O(\add_ln93_reg_204[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln93_reg_204[7]_i_4 
       (.I0(v1_buffer_q0[5]),
        .I1(gmem_addr_1_read_reg_194[5]),
        .O(\add_ln93_reg_204[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln93_reg_204[7]_i_5 
       (.I0(v1_buffer_q0[4]),
        .I1(gmem_addr_1_read_reg_194[4]),
        .O(\add_ln93_reg_204[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln93_reg_204[7]_i_6 
       (.I0(v1_buffer_q0[3]),
        .I1(gmem_addr_1_read_reg_194[3]),
        .O(\add_ln93_reg_204[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln93_reg_204[7]_i_7 
       (.I0(v1_buffer_q0[2]),
        .I1(gmem_addr_1_read_reg_194[2]),
        .O(\add_ln93_reg_204[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln93_reg_204[7]_i_8 
       (.I0(v1_buffer_q0[1]),
        .I1(gmem_addr_1_read_reg_194[1]),
        .O(\add_ln93_reg_204[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln93_reg_204[7]_i_9 
       (.I0(v1_buffer_q0[0]),
        .I1(gmem_addr_1_read_reg_194[0]),
        .O(\add_ln93_reg_204[7]_i_9_n_0 ));
  FDRE \add_ln93_reg_204_reg[0] 
       (.C(ap_clk),
        .CE(add_ln93_reg_2040),
        .D(add_ln93_fu_158_p2[0]),
        .Q(m_axi_gmem_WDATA[0]),
        .R(1'b0));
  FDRE \add_ln93_reg_204_reg[10] 
       (.C(ap_clk),
        .CE(add_ln93_reg_2040),
        .D(add_ln93_fu_158_p2[10]),
        .Q(m_axi_gmem_WDATA[10]),
        .R(1'b0));
  FDRE \add_ln93_reg_204_reg[11] 
       (.C(ap_clk),
        .CE(add_ln93_reg_2040),
        .D(add_ln93_fu_158_p2[11]),
        .Q(m_axi_gmem_WDATA[11]),
        .R(1'b0));
  FDRE \add_ln93_reg_204_reg[12] 
       (.C(ap_clk),
        .CE(add_ln93_reg_2040),
        .D(add_ln93_fu_158_p2[12]),
        .Q(m_axi_gmem_WDATA[12]),
        .R(1'b0));
  FDRE \add_ln93_reg_204_reg[13] 
       (.C(ap_clk),
        .CE(add_ln93_reg_2040),
        .D(add_ln93_fu_158_p2[13]),
        .Q(m_axi_gmem_WDATA[13]),
        .R(1'b0));
  FDRE \add_ln93_reg_204_reg[14] 
       (.C(ap_clk),
        .CE(add_ln93_reg_2040),
        .D(add_ln93_fu_158_p2[14]),
        .Q(m_axi_gmem_WDATA[14]),
        .R(1'b0));
  FDRE \add_ln93_reg_204_reg[15] 
       (.C(ap_clk),
        .CE(add_ln93_reg_2040),
        .D(add_ln93_fu_158_p2[15]),
        .Q(m_axi_gmem_WDATA[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln93_reg_204_reg[15]_i_1 
       (.CI(\add_ln93_reg_204_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\add_ln93_reg_204_reg[15]_i_1_n_0 ,\add_ln93_reg_204_reg[15]_i_1_n_1 ,\add_ln93_reg_204_reg[15]_i_1_n_2 ,\add_ln93_reg_204_reg[15]_i_1_n_3 ,\add_ln93_reg_204_reg[15]_i_1_n_4 ,\add_ln93_reg_204_reg[15]_i_1_n_5 ,\add_ln93_reg_204_reg[15]_i_1_n_6 ,\add_ln93_reg_204_reg[15]_i_1_n_7 }),
        .DI(v1_buffer_q0[15:8]),
        .O(add_ln93_fu_158_p2[15:8]),
        .S({\add_ln93_reg_204[15]_i_2_n_0 ,\add_ln93_reg_204[15]_i_3_n_0 ,\add_ln93_reg_204[15]_i_4_n_0 ,\add_ln93_reg_204[15]_i_5_n_0 ,\add_ln93_reg_204[15]_i_6_n_0 ,\add_ln93_reg_204[15]_i_7_n_0 ,\add_ln93_reg_204[15]_i_8_n_0 ,\add_ln93_reg_204[15]_i_9_n_0 }));
  FDRE \add_ln93_reg_204_reg[16] 
       (.C(ap_clk),
        .CE(add_ln93_reg_2040),
        .D(add_ln93_fu_158_p2[16]),
        .Q(m_axi_gmem_WDATA[16]),
        .R(1'b0));
  FDRE \add_ln93_reg_204_reg[17] 
       (.C(ap_clk),
        .CE(add_ln93_reg_2040),
        .D(add_ln93_fu_158_p2[17]),
        .Q(m_axi_gmem_WDATA[17]),
        .R(1'b0));
  FDRE \add_ln93_reg_204_reg[18] 
       (.C(ap_clk),
        .CE(add_ln93_reg_2040),
        .D(add_ln93_fu_158_p2[18]),
        .Q(m_axi_gmem_WDATA[18]),
        .R(1'b0));
  FDRE \add_ln93_reg_204_reg[19] 
       (.C(ap_clk),
        .CE(add_ln93_reg_2040),
        .D(add_ln93_fu_158_p2[19]),
        .Q(m_axi_gmem_WDATA[19]),
        .R(1'b0));
  FDRE \add_ln93_reg_204_reg[1] 
       (.C(ap_clk),
        .CE(add_ln93_reg_2040),
        .D(add_ln93_fu_158_p2[1]),
        .Q(m_axi_gmem_WDATA[1]),
        .R(1'b0));
  FDRE \add_ln93_reg_204_reg[20] 
       (.C(ap_clk),
        .CE(add_ln93_reg_2040),
        .D(add_ln93_fu_158_p2[20]),
        .Q(m_axi_gmem_WDATA[20]),
        .R(1'b0));
  FDRE \add_ln93_reg_204_reg[21] 
       (.C(ap_clk),
        .CE(add_ln93_reg_2040),
        .D(add_ln93_fu_158_p2[21]),
        .Q(m_axi_gmem_WDATA[21]),
        .R(1'b0));
  FDRE \add_ln93_reg_204_reg[22] 
       (.C(ap_clk),
        .CE(add_ln93_reg_2040),
        .D(add_ln93_fu_158_p2[22]),
        .Q(m_axi_gmem_WDATA[22]),
        .R(1'b0));
  FDRE \add_ln93_reg_204_reg[23] 
       (.C(ap_clk),
        .CE(add_ln93_reg_2040),
        .D(add_ln93_fu_158_p2[23]),
        .Q(m_axi_gmem_WDATA[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln93_reg_204_reg[23]_i_1 
       (.CI(\add_ln93_reg_204_reg[15]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\add_ln93_reg_204_reg[23]_i_1_n_0 ,\add_ln93_reg_204_reg[23]_i_1_n_1 ,\add_ln93_reg_204_reg[23]_i_1_n_2 ,\add_ln93_reg_204_reg[23]_i_1_n_3 ,\add_ln93_reg_204_reg[23]_i_1_n_4 ,\add_ln93_reg_204_reg[23]_i_1_n_5 ,\add_ln93_reg_204_reg[23]_i_1_n_6 ,\add_ln93_reg_204_reg[23]_i_1_n_7 }),
        .DI(v1_buffer_q0[23:16]),
        .O(add_ln93_fu_158_p2[23:16]),
        .S({\add_ln93_reg_204[23]_i_2_n_0 ,\add_ln93_reg_204[23]_i_3_n_0 ,\add_ln93_reg_204[23]_i_4_n_0 ,\add_ln93_reg_204[23]_i_5_n_0 ,\add_ln93_reg_204[23]_i_6_n_0 ,\add_ln93_reg_204[23]_i_7_n_0 ,\add_ln93_reg_204[23]_i_8_n_0 ,\add_ln93_reg_204[23]_i_9_n_0 }));
  FDRE \add_ln93_reg_204_reg[24] 
       (.C(ap_clk),
        .CE(add_ln93_reg_2040),
        .D(add_ln93_fu_158_p2[24]),
        .Q(m_axi_gmem_WDATA[24]),
        .R(1'b0));
  FDRE \add_ln93_reg_204_reg[25] 
       (.C(ap_clk),
        .CE(add_ln93_reg_2040),
        .D(add_ln93_fu_158_p2[25]),
        .Q(m_axi_gmem_WDATA[25]),
        .R(1'b0));
  FDRE \add_ln93_reg_204_reg[26] 
       (.C(ap_clk),
        .CE(add_ln93_reg_2040),
        .D(add_ln93_fu_158_p2[26]),
        .Q(m_axi_gmem_WDATA[26]),
        .R(1'b0));
  FDRE \add_ln93_reg_204_reg[27] 
       (.C(ap_clk),
        .CE(add_ln93_reg_2040),
        .D(add_ln93_fu_158_p2[27]),
        .Q(m_axi_gmem_WDATA[27]),
        .R(1'b0));
  FDRE \add_ln93_reg_204_reg[28] 
       (.C(ap_clk),
        .CE(add_ln93_reg_2040),
        .D(add_ln93_fu_158_p2[28]),
        .Q(m_axi_gmem_WDATA[28]),
        .R(1'b0));
  FDRE \add_ln93_reg_204_reg[29] 
       (.C(ap_clk),
        .CE(add_ln93_reg_2040),
        .D(add_ln93_fu_158_p2[29]),
        .Q(m_axi_gmem_WDATA[29]),
        .R(1'b0));
  FDRE \add_ln93_reg_204_reg[2] 
       (.C(ap_clk),
        .CE(add_ln93_reg_2040),
        .D(add_ln93_fu_158_p2[2]),
        .Q(m_axi_gmem_WDATA[2]),
        .R(1'b0));
  FDRE \add_ln93_reg_204_reg[30] 
       (.C(ap_clk),
        .CE(add_ln93_reg_2040),
        .D(add_ln93_fu_158_p2[30]),
        .Q(m_axi_gmem_WDATA[30]),
        .R(1'b0));
  FDRE \add_ln93_reg_204_reg[31] 
       (.C(ap_clk),
        .CE(add_ln93_reg_2040),
        .D(add_ln93_fu_158_p2[31]),
        .Q(m_axi_gmem_WDATA[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln93_reg_204_reg[31]_i_2 
       (.CI(\add_ln93_reg_204_reg[23]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln93_reg_204_reg[31]_i_2_CO_UNCONNECTED [7],\add_ln93_reg_204_reg[31]_i_2_n_1 ,\add_ln93_reg_204_reg[31]_i_2_n_2 ,\add_ln93_reg_204_reg[31]_i_2_n_3 ,\add_ln93_reg_204_reg[31]_i_2_n_4 ,\add_ln93_reg_204_reg[31]_i_2_n_5 ,\add_ln93_reg_204_reg[31]_i_2_n_6 ,\add_ln93_reg_204_reg[31]_i_2_n_7 }),
        .DI({1'b0,v1_buffer_q0[30:24]}),
        .O(add_ln93_fu_158_p2[31:24]),
        .S({\add_ln93_reg_204[31]_i_3_n_0 ,\add_ln93_reg_204[31]_i_4_n_0 ,\add_ln93_reg_204[31]_i_5_n_0 ,\add_ln93_reg_204[31]_i_6_n_0 ,\add_ln93_reg_204[31]_i_7_n_0 ,\add_ln93_reg_204[31]_i_8_n_0 ,\add_ln93_reg_204[31]_i_9_n_0 ,\add_ln93_reg_204[31]_i_10_n_0 }));
  FDRE \add_ln93_reg_204_reg[3] 
       (.C(ap_clk),
        .CE(add_ln93_reg_2040),
        .D(add_ln93_fu_158_p2[3]),
        .Q(m_axi_gmem_WDATA[3]),
        .R(1'b0));
  FDRE \add_ln93_reg_204_reg[4] 
       (.C(ap_clk),
        .CE(add_ln93_reg_2040),
        .D(add_ln93_fu_158_p2[4]),
        .Q(m_axi_gmem_WDATA[4]),
        .R(1'b0));
  FDRE \add_ln93_reg_204_reg[5] 
       (.C(ap_clk),
        .CE(add_ln93_reg_2040),
        .D(add_ln93_fu_158_p2[5]),
        .Q(m_axi_gmem_WDATA[5]),
        .R(1'b0));
  FDRE \add_ln93_reg_204_reg[6] 
       (.C(ap_clk),
        .CE(add_ln93_reg_2040),
        .D(add_ln93_fu_158_p2[6]),
        .Q(m_axi_gmem_WDATA[6]),
        .R(1'b0));
  FDRE \add_ln93_reg_204_reg[7] 
       (.C(ap_clk),
        .CE(add_ln93_reg_2040),
        .D(add_ln93_fu_158_p2[7]),
        .Q(m_axi_gmem_WDATA[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln93_reg_204_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln93_reg_204_reg[7]_i_1_n_0 ,\add_ln93_reg_204_reg[7]_i_1_n_1 ,\add_ln93_reg_204_reg[7]_i_1_n_2 ,\add_ln93_reg_204_reg[7]_i_1_n_3 ,\add_ln93_reg_204_reg[7]_i_1_n_4 ,\add_ln93_reg_204_reg[7]_i_1_n_5 ,\add_ln93_reg_204_reg[7]_i_1_n_6 ,\add_ln93_reg_204_reg[7]_i_1_n_7 }),
        .DI(v1_buffer_q0[7:0]),
        .O(add_ln93_fu_158_p2[7:0]),
        .S({\add_ln93_reg_204[7]_i_2_n_0 ,\add_ln93_reg_204[7]_i_3_n_0 ,\add_ln93_reg_204[7]_i_4_n_0 ,\add_ln93_reg_204[7]_i_5_n_0 ,\add_ln93_reg_204[7]_i_6_n_0 ,\add_ln93_reg_204[7]_i_7_n_0 ,\add_ln93_reg_204[7]_i_8_n_0 ,\add_ln93_reg_204[7]_i_9_n_0 }));
  FDRE \add_ln93_reg_204_reg[8] 
       (.C(ap_clk),
        .CE(add_ln93_reg_2040),
        .D(add_ln93_fu_158_p2[8]),
        .Q(m_axi_gmem_WDATA[8]),
        .R(1'b0));
  FDRE \add_ln93_reg_204_reg[9] 
       (.C(ap_clk),
        .CE(add_ln93_reg_2040),
        .D(add_ln93_fu_158_p2[9]),
        .Q(m_axi_gmem_WDATA[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_krnl_vadd_Pipeline_vadd_writeC_fu_164_ap_start_reg),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h00004F40)) 
    ap_enable_reg_pp0_iter3_i_1
       (.I0(icmp_ln90_reg_185_pp0_iter1_reg),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(ap_rst_n_inv),
        .O(ap_enable_reg_pp0_iter3_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter3),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1__0
       (.I0(icmp_ln90_fu_126_p2),
        .I1(grp_krnl_vadd_Pipeline_vadd_writeC_fu_164_ap_start_reg),
        .O(grp_krnl_vadd_Pipeline_vadd_writeC_fu_164_ap_ready));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_krnl_vadd_Pipeline_vadd_writeC_fu_164_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  FDRE ap_loop_exit_ready_pp0_iter2_reg_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_loop_exit_ready_pp0_iter1_reg),
        .Q(ap_loop_exit_ready_pp0_iter2_reg),
        .R(1'b0));
  system_krnl_vadd_1_0_krnl_vadd_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln90_fu_126_p2),
        .D(D),
        .Q({\j_fu_58_reg_n_0_[8] ,\j_fu_58_reg_n_0_[7] ,\j_fu_58_reg_n_0_[6] ,\j_fu_58_reg_n_0_[5] ,\j_fu_58_reg_n_0_[4] ,\j_fu_58_reg_n_0_[3] ,\j_fu_58_reg_n_0_[2] ,\j_fu_58_reg_n_0_[1] ,\j_fu_58_reg_n_0_[0] }),
        .S({\icmp_ln90_reg_185[0]_i_7_n_0 ,\icmp_ln90_reg_185[0]_i_8_n_0 ,\icmp_ln90_reg_185[0]_i_9_n_0 ,\icmp_ln90_reg_185[0]_i_10_n_0 ,\icmp_ln90_reg_185[0]_i_11_n_0 }),
        .SR(flow_control_loop_pipe_sequential_init_U_n_12),
        .\ap_CS_fsm_reg[145] (\ap_CS_fsm_reg[145] ),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_loop_exit_ready_pp0_iter2_reg(ap_loop_exit_ready_pp0_iter2_reg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .gmem_WREADY(gmem_WREADY),
        .grp_krnl_vadd_Pipeline_vadd_writeC_fu_164_ap_start_reg(grp_krnl_vadd_Pipeline_vadd_writeC_fu_164_ap_start_reg),
        .\icmp_ln90_reg_185[0]_i_12_0 (Q[8:0]),
        .\icmp_ln90_reg_185_reg[0] (\icmp_ln90_reg_185_reg[0]_0 ),
        .\icmp_ln90_reg_185_reg[0]_0 (\icmp_ln90_reg_185_reg_n_0_[0] ),
        .\icmp_ln90_reg_185_reg[0]_1 ({\icmp_ln90_reg_185[0]_i_4_n_0 ,\icmp_ln90_reg_185[0]_i_5_n_0 ,\icmp_ln90_reg_185[0]_i_6_n_0 }),
        .\j_fu_58_reg[7] (ap_sig_allocacmp_j_1),
        .\j_fu_58_reg[8] ({add_ln90_fu_132_p2[8:3],flow_control_loop_pipe_sequential_init_U_n_9,flow_control_loop_pipe_sequential_init_U_n_10,add_ln90_fu_132_p2[0]}));
  LUT5 #(
    .INIT(32'h0000DD0D)) 
    \gmem_addr_1_read_reg_194[31]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\icmp_ln90_reg_185_reg[0]_0 ),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(gmem_WREADY),
        .I4(\icmp_ln90_reg_185_reg_n_0_[0] ),
        .O(gmem_addr_1_read_reg_1940));
  FDRE \gmem_addr_1_read_reg_194_reg[0] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_1940),
        .D(m_axi_gmem_RDATA[0]),
        .Q(gmem_addr_1_read_reg_194[0]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_194_reg[10] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_1940),
        .D(m_axi_gmem_RDATA[10]),
        .Q(gmem_addr_1_read_reg_194[10]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_194_reg[11] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_1940),
        .D(m_axi_gmem_RDATA[11]),
        .Q(gmem_addr_1_read_reg_194[11]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_194_reg[12] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_1940),
        .D(m_axi_gmem_RDATA[12]),
        .Q(gmem_addr_1_read_reg_194[12]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_194_reg[13] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_1940),
        .D(m_axi_gmem_RDATA[13]),
        .Q(gmem_addr_1_read_reg_194[13]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_194_reg[14] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_1940),
        .D(m_axi_gmem_RDATA[14]),
        .Q(gmem_addr_1_read_reg_194[14]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_194_reg[15] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_1940),
        .D(m_axi_gmem_RDATA[15]),
        .Q(gmem_addr_1_read_reg_194[15]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_194_reg[16] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_1940),
        .D(m_axi_gmem_RDATA[16]),
        .Q(gmem_addr_1_read_reg_194[16]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_194_reg[17] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_1940),
        .D(m_axi_gmem_RDATA[17]),
        .Q(gmem_addr_1_read_reg_194[17]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_194_reg[18] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_1940),
        .D(m_axi_gmem_RDATA[18]),
        .Q(gmem_addr_1_read_reg_194[18]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_194_reg[19] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_1940),
        .D(m_axi_gmem_RDATA[19]),
        .Q(gmem_addr_1_read_reg_194[19]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_194_reg[1] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_1940),
        .D(m_axi_gmem_RDATA[1]),
        .Q(gmem_addr_1_read_reg_194[1]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_194_reg[20] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_1940),
        .D(m_axi_gmem_RDATA[20]),
        .Q(gmem_addr_1_read_reg_194[20]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_194_reg[21] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_1940),
        .D(m_axi_gmem_RDATA[21]),
        .Q(gmem_addr_1_read_reg_194[21]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_194_reg[22] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_1940),
        .D(m_axi_gmem_RDATA[22]),
        .Q(gmem_addr_1_read_reg_194[22]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_194_reg[23] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_1940),
        .D(m_axi_gmem_RDATA[23]),
        .Q(gmem_addr_1_read_reg_194[23]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_194_reg[24] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_1940),
        .D(m_axi_gmem_RDATA[24]),
        .Q(gmem_addr_1_read_reg_194[24]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_194_reg[25] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_1940),
        .D(m_axi_gmem_RDATA[25]),
        .Q(gmem_addr_1_read_reg_194[25]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_194_reg[26] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_1940),
        .D(m_axi_gmem_RDATA[26]),
        .Q(gmem_addr_1_read_reg_194[26]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_194_reg[27] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_1940),
        .D(m_axi_gmem_RDATA[27]),
        .Q(gmem_addr_1_read_reg_194[27]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_194_reg[28] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_1940),
        .D(m_axi_gmem_RDATA[28]),
        .Q(gmem_addr_1_read_reg_194[28]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_194_reg[29] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_1940),
        .D(m_axi_gmem_RDATA[29]),
        .Q(gmem_addr_1_read_reg_194[29]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_194_reg[2] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_1940),
        .D(m_axi_gmem_RDATA[2]),
        .Q(gmem_addr_1_read_reg_194[2]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_194_reg[30] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_1940),
        .D(m_axi_gmem_RDATA[30]),
        .Q(gmem_addr_1_read_reg_194[30]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_194_reg[31] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_1940),
        .D(m_axi_gmem_RDATA[31]),
        .Q(gmem_addr_1_read_reg_194[31]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_194_reg[3] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_1940),
        .D(m_axi_gmem_RDATA[3]),
        .Q(gmem_addr_1_read_reg_194[3]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_194_reg[4] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_1940),
        .D(m_axi_gmem_RDATA[4]),
        .Q(gmem_addr_1_read_reg_194[4]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_194_reg[5] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_1940),
        .D(m_axi_gmem_RDATA[5]),
        .Q(gmem_addr_1_read_reg_194[5]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_194_reg[6] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_1940),
        .D(m_axi_gmem_RDATA[6]),
        .Q(gmem_addr_1_read_reg_194[6]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_194_reg[7] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_1940),
        .D(m_axi_gmem_RDATA[7]),
        .Q(gmem_addr_1_read_reg_194[7]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_194_reg[8] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_1940),
        .D(m_axi_gmem_RDATA[8]),
        .Q(gmem_addr_1_read_reg_194[8]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_194_reg[9] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_1940),
        .D(m_axi_gmem_RDATA[9]),
        .Q(gmem_addr_1_read_reg_194[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT4 #(
    .INIT(16'hAEEE)) 
    grp_krnl_vadd_Pipeline_vadd_writeC_fu_164_ap_start_reg_i_1
       (.I0(\ap_CS_fsm_reg[145] [0]),
        .I1(grp_krnl_vadd_Pipeline_vadd_writeC_fu_164_ap_start_reg),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(icmp_ln90_fu_126_p2),
        .O(\ap_CS_fsm_reg[144] ));
  LUT3 #(
    .INIT(8'h01)) 
    \icmp_ln90_reg_185[0]_i_10 
       (.I0(Q[13]),
        .I1(Q[12]),
        .I2(Q[14]),
        .O(\icmp_ln90_reg_185[0]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \icmp_ln90_reg_185[0]_i_11 
       (.I0(Q[10]),
        .I1(Q[9]),
        .I2(Q[11]),
        .O(\icmp_ln90_reg_185[0]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln90_reg_185[0]_i_4 
       (.I0(Q[30]),
        .O(\icmp_ln90_reg_185[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \icmp_ln90_reg_185[0]_i_5 
       (.I0(Q[28]),
        .I1(Q[27]),
        .I2(Q[29]),
        .O(\icmp_ln90_reg_185[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \icmp_ln90_reg_185[0]_i_6 
       (.I0(Q[25]),
        .I1(Q[24]),
        .I2(Q[26]),
        .O(\icmp_ln90_reg_185[0]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \icmp_ln90_reg_185[0]_i_7 
       (.I0(Q[22]),
        .I1(Q[21]),
        .I2(Q[23]),
        .O(\icmp_ln90_reg_185[0]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \icmp_ln90_reg_185[0]_i_8 
       (.I0(Q[19]),
        .I1(Q[18]),
        .I2(Q[20]),
        .O(\icmp_ln90_reg_185[0]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \icmp_ln90_reg_185[0]_i_9 
       (.I0(Q[16]),
        .I1(Q[15]),
        .I2(Q[17]),
        .O(\icmp_ln90_reg_185[0]_i_9_n_0 ));
  FDRE \icmp_ln90_reg_185_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln90_reg_185_reg_n_0_[0] ),
        .Q(icmp_ln90_reg_185_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln90_reg_185_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln90_fu_126_p2),
        .Q(\icmp_ln90_reg_185_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \j_1_reg_180_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_j_1[0]),
        .Q(grp_krnl_vadd_Pipeline_vadd_writeC_fu_164_v1_buffer_address0[0]),
        .R(1'b0));
  FDRE \j_1_reg_180_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_j_1[1]),
        .Q(grp_krnl_vadd_Pipeline_vadd_writeC_fu_164_v1_buffer_address0[1]),
        .R(1'b0));
  FDRE \j_1_reg_180_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_j_1[2]),
        .Q(grp_krnl_vadd_Pipeline_vadd_writeC_fu_164_v1_buffer_address0[2]),
        .R(1'b0));
  FDRE \j_1_reg_180_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_j_1[3]),
        .Q(grp_krnl_vadd_Pipeline_vadd_writeC_fu_164_v1_buffer_address0[3]),
        .R(1'b0));
  FDRE \j_1_reg_180_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_j_1[4]),
        .Q(grp_krnl_vadd_Pipeline_vadd_writeC_fu_164_v1_buffer_address0[4]),
        .R(1'b0));
  FDRE \j_1_reg_180_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_j_1[5]),
        .Q(grp_krnl_vadd_Pipeline_vadd_writeC_fu_164_v1_buffer_address0[5]),
        .R(1'b0));
  FDRE \j_1_reg_180_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_j_1[6]),
        .Q(grp_krnl_vadd_Pipeline_vadd_writeC_fu_164_v1_buffer_address0[6]),
        .R(1'b0));
  FDRE \j_1_reg_180_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_j_1[7]),
        .Q(grp_krnl_vadd_Pipeline_vadd_writeC_fu_164_v1_buffer_address0[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \j_fu_58[8]_i_2 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(grp_krnl_vadd_Pipeline_vadd_writeC_fu_164_ap_start_reg),
        .I2(icmp_ln90_fu_126_p2),
        .O(j_fu_58));
  FDRE \j_fu_58_reg[0] 
       (.C(ap_clk),
        .CE(j_fu_58),
        .D(add_ln90_fu_132_p2[0]),
        .Q(\j_fu_58_reg_n_0_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE \j_fu_58_reg[1] 
       (.C(ap_clk),
        .CE(j_fu_58),
        .D(flow_control_loop_pipe_sequential_init_U_n_10),
        .Q(\j_fu_58_reg_n_0_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE \j_fu_58_reg[2] 
       (.C(ap_clk),
        .CE(j_fu_58),
        .D(flow_control_loop_pipe_sequential_init_U_n_9),
        .Q(\j_fu_58_reg_n_0_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE \j_fu_58_reg[3] 
       (.C(ap_clk),
        .CE(j_fu_58),
        .D(add_ln90_fu_132_p2[3]),
        .Q(\j_fu_58_reg_n_0_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE \j_fu_58_reg[4] 
       (.C(ap_clk),
        .CE(j_fu_58),
        .D(add_ln90_fu_132_p2[4]),
        .Q(\j_fu_58_reg_n_0_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE \j_fu_58_reg[5] 
       (.C(ap_clk),
        .CE(j_fu_58),
        .D(add_ln90_fu_132_p2[5]),
        .Q(\j_fu_58_reg_n_0_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE \j_fu_58_reg[6] 
       (.C(ap_clk),
        .CE(j_fu_58),
        .D(add_ln90_fu_132_p2[6]),
        .Q(\j_fu_58_reg_n_0_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE \j_fu_58_reg[7] 
       (.C(ap_clk),
        .CE(j_fu_58),
        .D(add_ln90_fu_132_p2[7]),
        .Q(\j_fu_58_reg_n_0_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE \j_fu_58_reg[8] 
       (.C(ap_clk),
        .CE(j_fu_58),
        .D(add_ln90_fu_132_p2[8]),
        .Q(\j_fu_58_reg_n_0_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT4 #(
    .INIT(16'hE000)) 
    mem_reg_i_9__0
       (.I0(\ap_CS_fsm_reg[145] [1]),
        .I1(\ap_CS_fsm_reg[145] [0]),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(ap_enable_reg_pp0_iter3),
        .O(WEBWE));
  LUT4 #(
    .INIT(16'h8F80)) 
    ram_reg_i_1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(\ap_CS_fsm_reg[145] [1]),
        .I3(WEA),
        .O(v1_buffer_ce0));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_2
       (.I0(grp_krnl_vadd_Pipeline_vadd_writeC_fu_164_v1_buffer_address0[7]),
        .I1(\ap_CS_fsm_reg[145] [1]),
        .I2(ram_reg[7]),
        .O(ADDRARDADDR[7]));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_3
       (.I0(grp_krnl_vadd_Pipeline_vadd_writeC_fu_164_v1_buffer_address0[6]),
        .I1(\ap_CS_fsm_reg[145] [1]),
        .I2(ram_reg[6]),
        .O(ADDRARDADDR[6]));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_4
       (.I0(grp_krnl_vadd_Pipeline_vadd_writeC_fu_164_v1_buffer_address0[5]),
        .I1(\ap_CS_fsm_reg[145] [1]),
        .I2(ram_reg[5]),
        .O(ADDRARDADDR[5]));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_5
       (.I0(grp_krnl_vadd_Pipeline_vadd_writeC_fu_164_v1_buffer_address0[4]),
        .I1(\ap_CS_fsm_reg[145] [1]),
        .I2(ram_reg[4]),
        .O(ADDRARDADDR[4]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_6
       (.I0(grp_krnl_vadd_Pipeline_vadd_writeC_fu_164_v1_buffer_address0[3]),
        .I1(\ap_CS_fsm_reg[145] [1]),
        .I2(ram_reg[3]),
        .O(ADDRARDADDR[3]));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_7
       (.I0(grp_krnl_vadd_Pipeline_vadd_writeC_fu_164_v1_buffer_address0[2]),
        .I1(\ap_CS_fsm_reg[145] [1]),
        .I2(ram_reg[2]),
        .O(ADDRARDADDR[2]));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_8
       (.I0(grp_krnl_vadd_Pipeline_vadd_writeC_fu_164_v1_buffer_address0[1]),
        .I1(\ap_CS_fsm_reg[145] [1]),
        .I2(ram_reg[1]),
        .O(ADDRARDADDR[1]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_9
       (.I0(grp_krnl_vadd_Pipeline_vadd_writeC_fu_164_v1_buffer_address0[0]),
        .I1(\ap_CS_fsm_reg[145] [1]),
        .I2(ram_reg[0]),
        .O(ADDRARDADDR[0]));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT5 #(
    .INIT(32'h88800000)) 
    \waddr[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(\ap_CS_fsm_reg[145] [0]),
        .I3(\ap_CS_fsm_reg[145] [1]),
        .I4(gmem_WREADY),
        .O(push));
endmodule

(* ORIG_REF_NAME = "krnl_vadd_v1_buffer" *) 
module system_krnl_vadd_1_0_krnl_vadd_v1_buffer
   (v1_buffer_q0,
    ap_clk,
    v1_buffer_ce0,
    ADDRARDADDR,
    ram_reg_0,
    WEA);
  output [31:0]v1_buffer_q0;
  input ap_clk;
  input v1_buffer_ce0;
  input [7:0]ADDRARDADDR;
  input [31:0]ram_reg_0;
  input [0:0]WEA;

  wire [7:0]ADDRARDADDR;
  wire [0:0]WEA;
  wire ap_clk;
  wire [31:0]ram_reg_0;
  wire v1_buffer_ce0;
  wire [31:0]v1_buffer_q0;
  wire [15:0]NLW_ram_reg_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram_reg_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram_reg_CASDOUTPB_UNCONNECTED;
  wire [15:14]NLW_ram_reg_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d14" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "v1_buffer_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_ext_slice_begin = "18" *) 
  (* ram_ext_slice_end = "31" *) 
  (* ram_offset = "768" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram_reg_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram_reg_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram_reg_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN(ram_reg_0[15:0]),
        .DINBDIN({1'b1,1'b1,ram_reg_0[31:18]}),
        .DINPADINP(ram_reg_0[17:16]),
        .DINPBDINP({1'b1,1'b1}),
        .DOUTADOUT(v1_buffer_q0[15:0]),
        .DOUTBDOUT({NLW_ram_reg_DOUTBDOUT_UNCONNECTED[15:14],v1_buffer_q0[31:18]}),
        .DOUTPADOUTP(v1_buffer_q0[17:16]),
        .DOUTPBDOUTP(NLW_ram_reg_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(v1_buffer_ce0),
        .ENBWREN(v1_buffer_ce0),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,WEA,WEA}));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
