<stg><name>inference_Pipeline_VITIS_LOOP_76_1</name>


<trans_list>

<trans id="1008" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1009" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1010" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1011" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1012" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1013" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1014" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1032" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1015" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1016" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1017" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1018" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1019" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1020" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1021" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1022" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1023" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1024" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1025" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1026" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1027" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1028" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1029" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %pool_output, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %linear_weights_15, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %linear_weights_14, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %linear_weights_13, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %linear_weights_12, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %linear_weights_11, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %linear_weights_10, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %linear_weights_9, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %linear_weights_8, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %linear_weights_7, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %linear_weights_6, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %linear_weights_5, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %linear_weights_4, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %linear_weights_3, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %linear_weights_2, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %linear_weights_1, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %linear_weights_0, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:19 %linear_biases_15_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %linear_biases_15_load

]]></Node>
<StgValue><ssdm name="linear_biases_15_load_read"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:20 %linear_biases_14_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %linear_biases_14_load

]]></Node>
<StgValue><ssdm name="linear_biases_14_load_read"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:21 %linear_biases_13_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %linear_biases_13_load

]]></Node>
<StgValue><ssdm name="linear_biases_13_load_read"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:22 %linear_biases_12_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %linear_biases_12_load

]]></Node>
<StgValue><ssdm name="linear_biases_12_load_read"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:23 %linear_biases_11_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %linear_biases_11_load

]]></Node>
<StgValue><ssdm name="linear_biases_11_load_read"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:24 %linear_biases_10_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %linear_biases_10_load

]]></Node>
<StgValue><ssdm name="linear_biases_10_load_read"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:25 %linear_biases_9_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %linear_biases_9_load

]]></Node>
<StgValue><ssdm name="linear_biases_9_load_read"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:26 %linear_biases_8_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %linear_biases_8_load

]]></Node>
<StgValue><ssdm name="linear_biases_8_load_read"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:27 %linear_biases_7_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %linear_biases_7_load

]]></Node>
<StgValue><ssdm name="linear_biases_7_load_read"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:28 %linear_biases_6_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %linear_biases_6_load

]]></Node>
<StgValue><ssdm name="linear_biases_6_load_read"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:29 %linear_biases_5_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %linear_biases_5_load

]]></Node>
<StgValue><ssdm name="linear_biases_5_load_read"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:30 %linear_biases_4_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %linear_biases_4_load

]]></Node>
<StgValue><ssdm name="linear_biases_4_load_read"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:31 %linear_biases_3_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %linear_biases_3_load

]]></Node>
<StgValue><ssdm name="linear_biases_3_load_read"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:32 %linear_biases_2_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %linear_biases_2_load

]]></Node>
<StgValue><ssdm name="linear_biases_2_load_read"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:33 %linear_biases_1_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %linear_biases_1_load

]]></Node>
<StgValue><ssdm name="linear_biases_1_load_read"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:34 %linear_biases_0_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %linear_biases_0_load

]]></Node>
<StgValue><ssdm name="linear_biases_0_load_read"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:35 %store_ln0 = store i5 0, i5 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:36 %br_ln0 = br void %VITIS_LOOP_78_2.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
VITIS_LOOP_78_2.i:0 %i_1 = load i5 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:209 %linear_weights_15_addr_13 = getelementptr i32 %linear_weights_15, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="linear_weights_15_addr_13"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:210 %linear_weights_14_addr_13 = getelementptr i32 %linear_weights_14, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="linear_weights_14_addr_13"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:211 %linear_weights_13_addr_13 = getelementptr i32 %linear_weights_13, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="linear_weights_13_addr_13"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:212 %linear_weights_12_addr_13 = getelementptr i32 %linear_weights_12, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="linear_weights_12_addr_13"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:213 %linear_weights_11_addr_13 = getelementptr i32 %linear_weights_11, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="linear_weights_11_addr_13"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:214 %linear_weights_10_addr_13 = getelementptr i32 %linear_weights_10, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="linear_weights_10_addr_13"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:215 %linear_weights_9_addr_13 = getelementptr i32 %linear_weights_9, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="linear_weights_9_addr_13"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:216 %linear_weights_8_addr_13 = getelementptr i32 %linear_weights_8, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="linear_weights_8_addr_13"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:217 %linear_weights_7_addr_13 = getelementptr i32 %linear_weights_7, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="linear_weights_7_addr_13"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:218 %linear_weights_6_addr_13 = getelementptr i32 %linear_weights_6, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="linear_weights_6_addr_13"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:219 %linear_weights_5_addr_13 = getelementptr i32 %linear_weights_5, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="linear_weights_5_addr_13"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:220 %linear_weights_4_addr_13 = getelementptr i32 %linear_weights_4, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="linear_weights_4_addr_13"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:221 %linear_weights_3_addr_13 = getelementptr i32 %linear_weights_3, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="linear_weights_3_addr_13"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:222 %linear_weights_2_addr_13 = getelementptr i32 %linear_weights_2, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="linear_weights_2_addr_13"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:223 %linear_weights_1_addr_13 = getelementptr i32 %linear_weights_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="linear_weights_1_addr_13"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:224 %linear_weights_0_addr_13 = getelementptr i32 %linear_weights_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="linear_weights_0_addr_13"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:225 %linear_weights_15_addr_14 = getelementptr i32 %linear_weights_15, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="linear_weights_15_addr_14"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:226 %linear_weights_14_addr_14 = getelementptr i32 %linear_weights_14, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="linear_weights_14_addr_14"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:227 %linear_weights_13_addr_14 = getelementptr i32 %linear_weights_13, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="linear_weights_13_addr_14"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:228 %linear_weights_12_addr_14 = getelementptr i32 %linear_weights_12, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="linear_weights_12_addr_14"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:229 %linear_weights_11_addr_14 = getelementptr i32 %linear_weights_11, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="linear_weights_11_addr_14"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:230 %linear_weights_10_addr_14 = getelementptr i32 %linear_weights_10, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="linear_weights_10_addr_14"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:231 %linear_weights_9_addr_14 = getelementptr i32 %linear_weights_9, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="linear_weights_9_addr_14"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:232 %linear_weights_8_addr_14 = getelementptr i32 %linear_weights_8, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="linear_weights_8_addr_14"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:233 %linear_weights_7_addr_14 = getelementptr i32 %linear_weights_7, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="linear_weights_7_addr_14"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:234 %linear_weights_6_addr_14 = getelementptr i32 %linear_weights_6, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="linear_weights_6_addr_14"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:235 %linear_weights_5_addr_14 = getelementptr i32 %linear_weights_5, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="linear_weights_5_addr_14"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:236 %linear_weights_4_addr_14 = getelementptr i32 %linear_weights_4, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="linear_weights_4_addr_14"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:237 %linear_weights_3_addr_14 = getelementptr i32 %linear_weights_3, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="linear_weights_3_addr_14"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:238 %linear_weights_2_addr_14 = getelementptr i32 %linear_weights_2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="linear_weights_2_addr_14"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:239 %linear_weights_1_addr_14 = getelementptr i32 %linear_weights_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="linear_weights_1_addr_14"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:240 %linear_weights_0_addr_14 = getelementptr i32 %linear_weights_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="linear_weights_0_addr_14"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_78_2.i:258 %icmp_ln76 = icmp_eq  i5 %i_1, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln76"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_78_2.i:260 %add_ln76 = add i5 %i_1, i5 1

]]></Node>
<StgValue><ssdm name="add_ln76"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_78_2.i:261 %br_ln76 = br i1 %icmp_ln76, void %VITIS_LOOP_78_2.i.split, void %_Z6linearRN3hls6streamI6ap_intILi16EELi0EEES4_PA16_KiPS5_.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:21 %linear_weights_0_load_1 = load i4 %linear_weights_0_addr_14

]]></Node>
<StgValue><ssdm name="linear_weights_0_load_1"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:22 %linear_weights_1_load_1 = load i4 %linear_weights_1_addr_14

]]></Node>
<StgValue><ssdm name="linear_weights_1_load_1"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:23 %linear_weights_2_load_1 = load i4 %linear_weights_2_addr_14

]]></Node>
<StgValue><ssdm name="linear_weights_2_load_1"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:24 %linear_weights_3_load_1 = load i4 %linear_weights_3_addr_14

]]></Node>
<StgValue><ssdm name="linear_weights_3_load_1"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:25 %linear_weights_4_load_1 = load i4 %linear_weights_4_addr_14

]]></Node>
<StgValue><ssdm name="linear_weights_4_load_1"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:26 %linear_weights_5_load_1 = load i4 %linear_weights_5_addr_14

]]></Node>
<StgValue><ssdm name="linear_weights_5_load_1"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:27 %linear_weights_6_load_1 = load i4 %linear_weights_6_addr_14

]]></Node>
<StgValue><ssdm name="linear_weights_6_load_1"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:28 %linear_weights_7_load_1 = load i4 %linear_weights_7_addr_14

]]></Node>
<StgValue><ssdm name="linear_weights_7_load_1"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:29 %linear_weights_8_load_1 = load i4 %linear_weights_8_addr_14

]]></Node>
<StgValue><ssdm name="linear_weights_8_load_1"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:30 %linear_weights_9_load_1 = load i4 %linear_weights_9_addr_14

]]></Node>
<StgValue><ssdm name="linear_weights_9_load_1"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:31 %linear_weights_10_load_1 = load i4 %linear_weights_10_addr_14

]]></Node>
<StgValue><ssdm name="linear_weights_10_load_1"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:32 %linear_weights_11_load_1 = load i4 %linear_weights_11_addr_14

]]></Node>
<StgValue><ssdm name="linear_weights_11_load_1"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:33 %linear_weights_12_load_1 = load i4 %linear_weights_12_addr_14

]]></Node>
<StgValue><ssdm name="linear_weights_12_load_1"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:34 %linear_weights_13_load_1 = load i4 %linear_weights_13_addr_14

]]></Node>
<StgValue><ssdm name="linear_weights_13_load_1"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:35 %linear_weights_14_load_1 = load i4 %linear_weights_14_addr_14

]]></Node>
<StgValue><ssdm name="linear_weights_14_load_1"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:36 %linear_weights_15_load_1 = load i4 %linear_weights_15_addr_14

]]></Node>
<StgValue><ssdm name="linear_weights_15_load_1"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:41 %linear_weights_0_load_2 = load i4 %linear_weights_0_addr_13

]]></Node>
<StgValue><ssdm name="linear_weights_0_load_2"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:42 %linear_weights_1_load_2 = load i4 %linear_weights_1_addr_13

]]></Node>
<StgValue><ssdm name="linear_weights_1_load_2"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:43 %linear_weights_2_load_2 = load i4 %linear_weights_2_addr_13

]]></Node>
<StgValue><ssdm name="linear_weights_2_load_2"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:44 %linear_weights_3_load_2 = load i4 %linear_weights_3_addr_13

]]></Node>
<StgValue><ssdm name="linear_weights_3_load_2"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:45 %linear_weights_4_load_2 = load i4 %linear_weights_4_addr_13

]]></Node>
<StgValue><ssdm name="linear_weights_4_load_2"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:46 %linear_weights_5_load_2 = load i4 %linear_weights_5_addr_13

]]></Node>
<StgValue><ssdm name="linear_weights_5_load_2"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:47 %linear_weights_6_load_2 = load i4 %linear_weights_6_addr_13

]]></Node>
<StgValue><ssdm name="linear_weights_6_load_2"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:48 %linear_weights_7_load_2 = load i4 %linear_weights_7_addr_13

]]></Node>
<StgValue><ssdm name="linear_weights_7_load_2"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:49 %linear_weights_8_load_2 = load i4 %linear_weights_8_addr_13

]]></Node>
<StgValue><ssdm name="linear_weights_8_load_2"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:50 %linear_weights_9_load_2 = load i4 %linear_weights_9_addr_13

]]></Node>
<StgValue><ssdm name="linear_weights_9_load_2"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:51 %linear_weights_10_load_2 = load i4 %linear_weights_10_addr_13

]]></Node>
<StgValue><ssdm name="linear_weights_10_load_2"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:52 %linear_weights_11_load_2 = load i4 %linear_weights_11_addr_13

]]></Node>
<StgValue><ssdm name="linear_weights_11_load_2"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:53 %linear_weights_12_load_2 = load i4 %linear_weights_12_addr_13

]]></Node>
<StgValue><ssdm name="linear_weights_12_load_2"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:54 %linear_weights_13_load_2 = load i4 %linear_weights_13_addr_13

]]></Node>
<StgValue><ssdm name="linear_weights_13_load_2"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:55 %linear_weights_14_load_2 = load i4 %linear_weights_14_addr_13

]]></Node>
<StgValue><ssdm name="linear_weights_14_load_2"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:56 %linear_weights_15_load_2 = load i4 %linear_weights_15_addr_13

]]></Node>
<StgValue><ssdm name="linear_weights_15_load_2"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="5">
<![CDATA[
VITIS_LOOP_78_2.i.split:336 %tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i5, i32 %linear_biases_0_load_read, i32 %linear_biases_1_load_read, i32 %linear_biases_2_load_read, i32 %linear_biases_3_load_read, i32 %linear_biases_4_load_read, i32 %linear_biases_5_load_read, i32 %linear_biases_6_load_read, i32 %linear_biases_7_load_read, i32 %linear_biases_8_load_read, i32 %linear_biases_9_load_read, i32 %linear_biases_10_load_read, i32 %linear_biases_11_load_read, i32 %linear_biases_12_load_read, i32 %linear_biases_13_load_read, i32 %linear_biases_14_load_read, i32 %linear_biases_15_load_read, i5 %i_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="16" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_2.i.split:337 %trunc_ln81 = trunc i32 %tmp_2

]]></Node>
<StgValue><ssdm name="trunc_ln81"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_78_2.i.split:340 %store_ln76 = store i5 %add_ln76, i5 %i

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:145 %linear_weights_15_addr_9 = getelementptr i32 %linear_weights_15, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="linear_weights_15_addr_9"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:146 %linear_weights_14_addr_9 = getelementptr i32 %linear_weights_14, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="linear_weights_14_addr_9"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:147 %linear_weights_13_addr_9 = getelementptr i32 %linear_weights_13, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="linear_weights_13_addr_9"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:148 %linear_weights_12_addr_9 = getelementptr i32 %linear_weights_12, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="linear_weights_12_addr_9"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:149 %linear_weights_11_addr_9 = getelementptr i32 %linear_weights_11, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="linear_weights_11_addr_9"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:150 %linear_weights_10_addr_9 = getelementptr i32 %linear_weights_10, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="linear_weights_10_addr_9"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:151 %linear_weights_9_addr_9 = getelementptr i32 %linear_weights_9, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="linear_weights_9_addr_9"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:152 %linear_weights_8_addr_9 = getelementptr i32 %linear_weights_8, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="linear_weights_8_addr_9"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:153 %linear_weights_7_addr_9 = getelementptr i32 %linear_weights_7, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="linear_weights_7_addr_9"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:154 %linear_weights_6_addr_9 = getelementptr i32 %linear_weights_6, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="linear_weights_6_addr_9"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:155 %linear_weights_5_addr_9 = getelementptr i32 %linear_weights_5, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="linear_weights_5_addr_9"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:156 %linear_weights_4_addr_9 = getelementptr i32 %linear_weights_4, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="linear_weights_4_addr_9"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:157 %linear_weights_3_addr_9 = getelementptr i32 %linear_weights_3, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="linear_weights_3_addr_9"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:158 %linear_weights_2_addr_9 = getelementptr i32 %linear_weights_2, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="linear_weights_2_addr_9"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:159 %linear_weights_1_addr_9 = getelementptr i32 %linear_weights_1, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="linear_weights_1_addr_9"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:160 %linear_weights_0_addr_9 = getelementptr i32 %linear_weights_0, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="linear_weights_0_addr_9"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:177 %linear_weights_15_addr_11 = getelementptr i32 %linear_weights_15, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="linear_weights_15_addr_11"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:178 %linear_weights_14_addr_11 = getelementptr i32 %linear_weights_14, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="linear_weights_14_addr_11"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:179 %linear_weights_13_addr_11 = getelementptr i32 %linear_weights_13, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="linear_weights_13_addr_11"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:180 %linear_weights_12_addr_11 = getelementptr i32 %linear_weights_12, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="linear_weights_12_addr_11"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:181 %linear_weights_11_addr_11 = getelementptr i32 %linear_weights_11, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="linear_weights_11_addr_11"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:182 %linear_weights_10_addr_11 = getelementptr i32 %linear_weights_10, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="linear_weights_10_addr_11"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:183 %linear_weights_9_addr_11 = getelementptr i32 %linear_weights_9, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="linear_weights_9_addr_11"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:184 %linear_weights_8_addr_11 = getelementptr i32 %linear_weights_8, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="linear_weights_8_addr_11"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:185 %linear_weights_7_addr_11 = getelementptr i32 %linear_weights_7, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="linear_weights_7_addr_11"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:186 %linear_weights_6_addr_11 = getelementptr i32 %linear_weights_6, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="linear_weights_6_addr_11"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:187 %linear_weights_5_addr_11 = getelementptr i32 %linear_weights_5, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="linear_weights_5_addr_11"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:188 %linear_weights_4_addr_11 = getelementptr i32 %linear_weights_4, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="linear_weights_4_addr_11"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:189 %linear_weights_3_addr_11 = getelementptr i32 %linear_weights_3, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="linear_weights_3_addr_11"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:190 %linear_weights_2_addr_11 = getelementptr i32 %linear_weights_2, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="linear_weights_2_addr_11"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:191 %linear_weights_1_addr_11 = getelementptr i32 %linear_weights_1, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="linear_weights_1_addr_11"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:192 %linear_weights_0_addr_11 = getelementptr i32 %linear_weights_0, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="linear_weights_0_addr_11"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_78_2.i.split:18 %pool_output_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %pool_output

]]></Node>
<StgValue><ssdm name="pool_output_read"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:21 %linear_weights_0_load_1 = load i4 %linear_weights_0_addr_14

]]></Node>
<StgValue><ssdm name="linear_weights_0_load_1"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:22 %linear_weights_1_load_1 = load i4 %linear_weights_1_addr_14

]]></Node>
<StgValue><ssdm name="linear_weights_1_load_1"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:23 %linear_weights_2_load_1 = load i4 %linear_weights_2_addr_14

]]></Node>
<StgValue><ssdm name="linear_weights_2_load_1"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:24 %linear_weights_3_load_1 = load i4 %linear_weights_3_addr_14

]]></Node>
<StgValue><ssdm name="linear_weights_3_load_1"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:25 %linear_weights_4_load_1 = load i4 %linear_weights_4_addr_14

]]></Node>
<StgValue><ssdm name="linear_weights_4_load_1"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:26 %linear_weights_5_load_1 = load i4 %linear_weights_5_addr_14

]]></Node>
<StgValue><ssdm name="linear_weights_5_load_1"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:27 %linear_weights_6_load_1 = load i4 %linear_weights_6_addr_14

]]></Node>
<StgValue><ssdm name="linear_weights_6_load_1"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:28 %linear_weights_7_load_1 = load i4 %linear_weights_7_addr_14

]]></Node>
<StgValue><ssdm name="linear_weights_7_load_1"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:29 %linear_weights_8_load_1 = load i4 %linear_weights_8_addr_14

]]></Node>
<StgValue><ssdm name="linear_weights_8_load_1"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:30 %linear_weights_9_load_1 = load i4 %linear_weights_9_addr_14

]]></Node>
<StgValue><ssdm name="linear_weights_9_load_1"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:31 %linear_weights_10_load_1 = load i4 %linear_weights_10_addr_14

]]></Node>
<StgValue><ssdm name="linear_weights_10_load_1"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:32 %linear_weights_11_load_1 = load i4 %linear_weights_11_addr_14

]]></Node>
<StgValue><ssdm name="linear_weights_11_load_1"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:33 %linear_weights_12_load_1 = load i4 %linear_weights_12_addr_14

]]></Node>
<StgValue><ssdm name="linear_weights_12_load_1"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:34 %linear_weights_13_load_1 = load i4 %linear_weights_13_addr_14

]]></Node>
<StgValue><ssdm name="linear_weights_13_load_1"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:35 %linear_weights_14_load_1 = load i4 %linear_weights_14_addr_14

]]></Node>
<StgValue><ssdm name="linear_weights_14_load_1"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:36 %linear_weights_15_load_1 = load i4 %linear_weights_15_addr_14

]]></Node>
<StgValue><ssdm name="linear_weights_15_load_1"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="5">
<![CDATA[
VITIS_LOOP_78_2.i.split:37 %i_op_assign_1_1 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i5, i32 %linear_weights_0_load_1, i32 %linear_weights_1_load_1, i32 %linear_weights_2_load_1, i32 %linear_weights_3_load_1, i32 %linear_weights_4_load_1, i32 %linear_weights_5_load_1, i32 %linear_weights_6_load_1, i32 %linear_weights_7_load_1, i32 %linear_weights_8_load_1, i32 %linear_weights_9_load_1, i32 %linear_weights_10_load_1, i32 %linear_weights_11_load_1, i32 %linear_weights_12_load_1, i32 %linear_weights_13_load_1, i32 %linear_weights_14_load_1, i32 %linear_weights_15_load_1, i5 %i_1

]]></Node>
<StgValue><ssdm name="i_op_assign_1_1"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="16" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_2.i.split:39 %trunc_ln79_1 = trunc i32 %i_op_assign_1_1

]]></Node>
<StgValue><ssdm name="trunc_ln79_1"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:41 %linear_weights_0_load_2 = load i4 %linear_weights_0_addr_13

]]></Node>
<StgValue><ssdm name="linear_weights_0_load_2"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:42 %linear_weights_1_load_2 = load i4 %linear_weights_1_addr_13

]]></Node>
<StgValue><ssdm name="linear_weights_1_load_2"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:43 %linear_weights_2_load_2 = load i4 %linear_weights_2_addr_13

]]></Node>
<StgValue><ssdm name="linear_weights_2_load_2"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:44 %linear_weights_3_load_2 = load i4 %linear_weights_3_addr_13

]]></Node>
<StgValue><ssdm name="linear_weights_3_load_2"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:45 %linear_weights_4_load_2 = load i4 %linear_weights_4_addr_13

]]></Node>
<StgValue><ssdm name="linear_weights_4_load_2"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:46 %linear_weights_5_load_2 = load i4 %linear_weights_5_addr_13

]]></Node>
<StgValue><ssdm name="linear_weights_5_load_2"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:47 %linear_weights_6_load_2 = load i4 %linear_weights_6_addr_13

]]></Node>
<StgValue><ssdm name="linear_weights_6_load_2"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:48 %linear_weights_7_load_2 = load i4 %linear_weights_7_addr_13

]]></Node>
<StgValue><ssdm name="linear_weights_7_load_2"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:49 %linear_weights_8_load_2 = load i4 %linear_weights_8_addr_13

]]></Node>
<StgValue><ssdm name="linear_weights_8_load_2"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:50 %linear_weights_9_load_2 = load i4 %linear_weights_9_addr_13

]]></Node>
<StgValue><ssdm name="linear_weights_9_load_2"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:51 %linear_weights_10_load_2 = load i4 %linear_weights_10_addr_13

]]></Node>
<StgValue><ssdm name="linear_weights_10_load_2"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:52 %linear_weights_11_load_2 = load i4 %linear_weights_11_addr_13

]]></Node>
<StgValue><ssdm name="linear_weights_11_load_2"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:53 %linear_weights_12_load_2 = load i4 %linear_weights_12_addr_13

]]></Node>
<StgValue><ssdm name="linear_weights_12_load_2"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:54 %linear_weights_13_load_2 = load i4 %linear_weights_13_addr_13

]]></Node>
<StgValue><ssdm name="linear_weights_13_load_2"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:55 %linear_weights_14_load_2 = load i4 %linear_weights_14_addr_13

]]></Node>
<StgValue><ssdm name="linear_weights_14_load_2"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:56 %linear_weights_15_load_2 = load i4 %linear_weights_15_addr_13

]]></Node>
<StgValue><ssdm name="linear_weights_15_load_2"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="5">
<![CDATA[
VITIS_LOOP_78_2.i.split:57 %i_op_assign_1_2 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i5, i32 %linear_weights_0_load_2, i32 %linear_weights_1_load_2, i32 %linear_weights_2_load_2, i32 %linear_weights_3_load_2, i32 %linear_weights_4_load_2, i32 %linear_weights_5_load_2, i32 %linear_weights_6_load_2, i32 %linear_weights_7_load_2, i32 %linear_weights_8_load_2, i32 %linear_weights_9_load_2, i32 %linear_weights_10_load_2, i32 %linear_weights_11_load_2, i32 %linear_weights_12_load_2, i32 %linear_weights_13_load_2, i32 %linear_weights_14_load_2, i32 %linear_weights_15_load_2, i5 %i_1

]]></Node>
<StgValue><ssdm name="i_op_assign_1_2"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="16" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_2.i.split:59 %trunc_ln79_2 = trunc i32 %i_op_assign_1_2

]]></Node>
<StgValue><ssdm name="trunc_ln79_2"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:81 %linear_weights_0_load_4 = load i4 %linear_weights_0_addr_11

]]></Node>
<StgValue><ssdm name="linear_weights_0_load_4"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:82 %linear_weights_1_load_4 = load i4 %linear_weights_1_addr_11

]]></Node>
<StgValue><ssdm name="linear_weights_1_load_4"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:83 %linear_weights_2_load_4 = load i4 %linear_weights_2_addr_11

]]></Node>
<StgValue><ssdm name="linear_weights_2_load_4"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:84 %linear_weights_3_load_4 = load i4 %linear_weights_3_addr_11

]]></Node>
<StgValue><ssdm name="linear_weights_3_load_4"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:85 %linear_weights_4_load_4 = load i4 %linear_weights_4_addr_11

]]></Node>
<StgValue><ssdm name="linear_weights_4_load_4"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:86 %linear_weights_5_load_4 = load i4 %linear_weights_5_addr_11

]]></Node>
<StgValue><ssdm name="linear_weights_5_load_4"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:87 %linear_weights_6_load_4 = load i4 %linear_weights_6_addr_11

]]></Node>
<StgValue><ssdm name="linear_weights_6_load_4"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:88 %linear_weights_7_load_4 = load i4 %linear_weights_7_addr_11

]]></Node>
<StgValue><ssdm name="linear_weights_7_load_4"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:89 %linear_weights_8_load_4 = load i4 %linear_weights_8_addr_11

]]></Node>
<StgValue><ssdm name="linear_weights_8_load_4"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:90 %linear_weights_9_load_4 = load i4 %linear_weights_9_addr_11

]]></Node>
<StgValue><ssdm name="linear_weights_9_load_4"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:91 %linear_weights_10_load_4 = load i4 %linear_weights_10_addr_11

]]></Node>
<StgValue><ssdm name="linear_weights_10_load_4"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:92 %linear_weights_11_load_4 = load i4 %linear_weights_11_addr_11

]]></Node>
<StgValue><ssdm name="linear_weights_11_load_4"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:93 %linear_weights_12_load_4 = load i4 %linear_weights_12_addr_11

]]></Node>
<StgValue><ssdm name="linear_weights_12_load_4"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:94 %linear_weights_13_load_4 = load i4 %linear_weights_13_addr_11

]]></Node>
<StgValue><ssdm name="linear_weights_13_load_4"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:95 %linear_weights_14_load_4 = load i4 %linear_weights_14_addr_11

]]></Node>
<StgValue><ssdm name="linear_weights_14_load_4"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:96 %linear_weights_15_load_4 = load i4 %linear_weights_15_addr_11

]]></Node>
<StgValue><ssdm name="linear_weights_15_load_4"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:121 %linear_weights_0_load_6 = load i4 %linear_weights_0_addr_9

]]></Node>
<StgValue><ssdm name="linear_weights_0_load_6"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:122 %linear_weights_1_load_6 = load i4 %linear_weights_1_addr_9

]]></Node>
<StgValue><ssdm name="linear_weights_1_load_6"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:123 %linear_weights_2_load_6 = load i4 %linear_weights_2_addr_9

]]></Node>
<StgValue><ssdm name="linear_weights_2_load_6"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:124 %linear_weights_3_load_6 = load i4 %linear_weights_3_addr_9

]]></Node>
<StgValue><ssdm name="linear_weights_3_load_6"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:125 %linear_weights_4_load_6 = load i4 %linear_weights_4_addr_9

]]></Node>
<StgValue><ssdm name="linear_weights_4_load_6"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:126 %linear_weights_5_load_6 = load i4 %linear_weights_5_addr_9

]]></Node>
<StgValue><ssdm name="linear_weights_5_load_6"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:127 %linear_weights_6_load_6 = load i4 %linear_weights_6_addr_9

]]></Node>
<StgValue><ssdm name="linear_weights_6_load_6"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:128 %linear_weights_7_load_6 = load i4 %linear_weights_7_addr_9

]]></Node>
<StgValue><ssdm name="linear_weights_7_load_6"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:129 %linear_weights_8_load_6 = load i4 %linear_weights_8_addr_9

]]></Node>
<StgValue><ssdm name="linear_weights_8_load_6"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:130 %linear_weights_9_load_6 = load i4 %linear_weights_9_addr_9

]]></Node>
<StgValue><ssdm name="linear_weights_9_load_6"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:131 %linear_weights_10_load_6 = load i4 %linear_weights_10_addr_9

]]></Node>
<StgValue><ssdm name="linear_weights_10_load_6"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:132 %linear_weights_11_load_6 = load i4 %linear_weights_11_addr_9

]]></Node>
<StgValue><ssdm name="linear_weights_11_load_6"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:133 %linear_weights_12_load_6 = load i4 %linear_weights_12_addr_9

]]></Node>
<StgValue><ssdm name="linear_weights_12_load_6"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:134 %linear_weights_13_load_6 = load i4 %linear_weights_13_addr_9

]]></Node>
<StgValue><ssdm name="linear_weights_13_load_6"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:135 %linear_weights_14_load_6 = load i4 %linear_weights_14_addr_9

]]></Node>
<StgValue><ssdm name="linear_weights_14_load_6"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:136 %linear_weights_15_load_6 = load i4 %linear_weights_15_addr_9

]]></Node>
<StgValue><ssdm name="linear_weights_15_load_6"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="236" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:81 %linear_weights_15_addr_5 = getelementptr i32 %linear_weights_15, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="linear_weights_15_addr_5"/></StgValue>
</operation>

<operation id="237" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:82 %linear_weights_14_addr_5 = getelementptr i32 %linear_weights_14, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="linear_weights_14_addr_5"/></StgValue>
</operation>

<operation id="238" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:83 %linear_weights_13_addr_5 = getelementptr i32 %linear_weights_13, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="linear_weights_13_addr_5"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:84 %linear_weights_12_addr_5 = getelementptr i32 %linear_weights_12, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="linear_weights_12_addr_5"/></StgValue>
</operation>

<operation id="240" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:85 %linear_weights_11_addr_5 = getelementptr i32 %linear_weights_11, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="linear_weights_11_addr_5"/></StgValue>
</operation>

<operation id="241" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:86 %linear_weights_10_addr_5 = getelementptr i32 %linear_weights_10, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="linear_weights_10_addr_5"/></StgValue>
</operation>

<operation id="242" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:87 %linear_weights_9_addr_5 = getelementptr i32 %linear_weights_9, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="linear_weights_9_addr_5"/></StgValue>
</operation>

<operation id="243" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:88 %linear_weights_8_addr_5 = getelementptr i32 %linear_weights_8, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="linear_weights_8_addr_5"/></StgValue>
</operation>

<operation id="244" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:89 %linear_weights_7_addr_5 = getelementptr i32 %linear_weights_7, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="linear_weights_7_addr_5"/></StgValue>
</operation>

<operation id="245" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:90 %linear_weights_6_addr_5 = getelementptr i32 %linear_weights_6, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="linear_weights_6_addr_5"/></StgValue>
</operation>

<operation id="246" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:91 %linear_weights_5_addr_5 = getelementptr i32 %linear_weights_5, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="linear_weights_5_addr_5"/></StgValue>
</operation>

<operation id="247" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:92 %linear_weights_4_addr_5 = getelementptr i32 %linear_weights_4, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="linear_weights_4_addr_5"/></StgValue>
</operation>

<operation id="248" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:93 %linear_weights_3_addr_5 = getelementptr i32 %linear_weights_3, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="linear_weights_3_addr_5"/></StgValue>
</operation>

<operation id="249" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:94 %linear_weights_2_addr_5 = getelementptr i32 %linear_weights_2, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="linear_weights_2_addr_5"/></StgValue>
</operation>

<operation id="250" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:95 %linear_weights_1_addr_5 = getelementptr i32 %linear_weights_1, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="linear_weights_1_addr_5"/></StgValue>
</operation>

<operation id="251" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:96 %linear_weights_0_addr_5 = getelementptr i32 %linear_weights_0, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="linear_weights_0_addr_5"/></StgValue>
</operation>

<operation id="252" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:113 %linear_weights_15_addr_7 = getelementptr i32 %linear_weights_15, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="linear_weights_15_addr_7"/></StgValue>
</operation>

<operation id="253" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:114 %linear_weights_14_addr_7 = getelementptr i32 %linear_weights_14, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="linear_weights_14_addr_7"/></StgValue>
</operation>

<operation id="254" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:115 %linear_weights_13_addr_7 = getelementptr i32 %linear_weights_13, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="linear_weights_13_addr_7"/></StgValue>
</operation>

<operation id="255" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:116 %linear_weights_12_addr_7 = getelementptr i32 %linear_weights_12, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="linear_weights_12_addr_7"/></StgValue>
</operation>

<operation id="256" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:117 %linear_weights_11_addr_7 = getelementptr i32 %linear_weights_11, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="linear_weights_11_addr_7"/></StgValue>
</operation>

<operation id="257" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:118 %linear_weights_10_addr_7 = getelementptr i32 %linear_weights_10, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="linear_weights_10_addr_7"/></StgValue>
</operation>

<operation id="258" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:119 %linear_weights_9_addr_7 = getelementptr i32 %linear_weights_9, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="linear_weights_9_addr_7"/></StgValue>
</operation>

<operation id="259" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:120 %linear_weights_8_addr_7 = getelementptr i32 %linear_weights_8, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="linear_weights_8_addr_7"/></StgValue>
</operation>

<operation id="260" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:121 %linear_weights_7_addr_7 = getelementptr i32 %linear_weights_7, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="linear_weights_7_addr_7"/></StgValue>
</operation>

<operation id="261" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:122 %linear_weights_6_addr_7 = getelementptr i32 %linear_weights_6, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="linear_weights_6_addr_7"/></StgValue>
</operation>

<operation id="262" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:123 %linear_weights_5_addr_7 = getelementptr i32 %linear_weights_5, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="linear_weights_5_addr_7"/></StgValue>
</operation>

<operation id="263" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:124 %linear_weights_4_addr_7 = getelementptr i32 %linear_weights_4, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="linear_weights_4_addr_7"/></StgValue>
</operation>

<operation id="264" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:125 %linear_weights_3_addr_7 = getelementptr i32 %linear_weights_3, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="linear_weights_3_addr_7"/></StgValue>
</operation>

<operation id="265" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:126 %linear_weights_2_addr_7 = getelementptr i32 %linear_weights_2, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="linear_weights_2_addr_7"/></StgValue>
</operation>

<operation id="266" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:127 %linear_weights_1_addr_7 = getelementptr i32 %linear_weights_1, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="linear_weights_1_addr_7"/></StgValue>
</operation>

<operation id="267" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:128 %linear_weights_0_addr_7 = getelementptr i32 %linear_weights_0, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="linear_weights_0_addr_7"/></StgValue>
</operation>

<operation id="268" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
VITIS_LOOP_78_2.i.split:38 %pool_output_read_1 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %pool_output

]]></Node>
<StgValue><ssdm name="pool_output_read_1"/></StgValue>
</operation>

<operation id="269" st_id="3" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_78_2.i.split:40 %mul_ln79_1 = mul i16 %trunc_ln79_1, i16 %pool_output_read_1

]]></Node>
<StgValue><ssdm name="mul_ln79_1"/></StgValue>
</operation>

<operation id="270" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:81 %linear_weights_0_load_4 = load i4 %linear_weights_0_addr_11

]]></Node>
<StgValue><ssdm name="linear_weights_0_load_4"/></StgValue>
</operation>

<operation id="271" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:82 %linear_weights_1_load_4 = load i4 %linear_weights_1_addr_11

]]></Node>
<StgValue><ssdm name="linear_weights_1_load_4"/></StgValue>
</operation>

<operation id="272" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:83 %linear_weights_2_load_4 = load i4 %linear_weights_2_addr_11

]]></Node>
<StgValue><ssdm name="linear_weights_2_load_4"/></StgValue>
</operation>

<operation id="273" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:84 %linear_weights_3_load_4 = load i4 %linear_weights_3_addr_11

]]></Node>
<StgValue><ssdm name="linear_weights_3_load_4"/></StgValue>
</operation>

<operation id="274" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:85 %linear_weights_4_load_4 = load i4 %linear_weights_4_addr_11

]]></Node>
<StgValue><ssdm name="linear_weights_4_load_4"/></StgValue>
</operation>

<operation id="275" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:86 %linear_weights_5_load_4 = load i4 %linear_weights_5_addr_11

]]></Node>
<StgValue><ssdm name="linear_weights_5_load_4"/></StgValue>
</operation>

<operation id="276" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:87 %linear_weights_6_load_4 = load i4 %linear_weights_6_addr_11

]]></Node>
<StgValue><ssdm name="linear_weights_6_load_4"/></StgValue>
</operation>

<operation id="277" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:88 %linear_weights_7_load_4 = load i4 %linear_weights_7_addr_11

]]></Node>
<StgValue><ssdm name="linear_weights_7_load_4"/></StgValue>
</operation>

<operation id="278" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:89 %linear_weights_8_load_4 = load i4 %linear_weights_8_addr_11

]]></Node>
<StgValue><ssdm name="linear_weights_8_load_4"/></StgValue>
</operation>

<operation id="279" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:90 %linear_weights_9_load_4 = load i4 %linear_weights_9_addr_11

]]></Node>
<StgValue><ssdm name="linear_weights_9_load_4"/></StgValue>
</operation>

<operation id="280" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:91 %linear_weights_10_load_4 = load i4 %linear_weights_10_addr_11

]]></Node>
<StgValue><ssdm name="linear_weights_10_load_4"/></StgValue>
</operation>

<operation id="281" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:92 %linear_weights_11_load_4 = load i4 %linear_weights_11_addr_11

]]></Node>
<StgValue><ssdm name="linear_weights_11_load_4"/></StgValue>
</operation>

<operation id="282" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:93 %linear_weights_12_load_4 = load i4 %linear_weights_12_addr_11

]]></Node>
<StgValue><ssdm name="linear_weights_12_load_4"/></StgValue>
</operation>

<operation id="283" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:94 %linear_weights_13_load_4 = load i4 %linear_weights_13_addr_11

]]></Node>
<StgValue><ssdm name="linear_weights_13_load_4"/></StgValue>
</operation>

<operation id="284" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:95 %linear_weights_14_load_4 = load i4 %linear_weights_14_addr_11

]]></Node>
<StgValue><ssdm name="linear_weights_14_load_4"/></StgValue>
</operation>

<operation id="285" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:96 %linear_weights_15_load_4 = load i4 %linear_weights_15_addr_11

]]></Node>
<StgValue><ssdm name="linear_weights_15_load_4"/></StgValue>
</operation>

<operation id="286" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="5">
<![CDATA[
VITIS_LOOP_78_2.i.split:97 %i_op_assign_1_4 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i5, i32 %linear_weights_0_load_4, i32 %linear_weights_1_load_4, i32 %linear_weights_2_load_4, i32 %linear_weights_3_load_4, i32 %linear_weights_4_load_4, i32 %linear_weights_5_load_4, i32 %linear_weights_6_load_4, i32 %linear_weights_7_load_4, i32 %linear_weights_8_load_4, i32 %linear_weights_9_load_4, i32 %linear_weights_10_load_4, i32 %linear_weights_11_load_4, i32 %linear_weights_12_load_4, i32 %linear_weights_13_load_4, i32 %linear_weights_14_load_4, i32 %linear_weights_15_load_4, i5 %i_1

]]></Node>
<StgValue><ssdm name="i_op_assign_1_4"/></StgValue>
</operation>

<operation id="287" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="16" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_2.i.split:99 %trunc_ln79_4 = trunc i32 %i_op_assign_1_4

]]></Node>
<StgValue><ssdm name="trunc_ln79_4"/></StgValue>
</operation>

<operation id="288" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:121 %linear_weights_0_load_6 = load i4 %linear_weights_0_addr_9

]]></Node>
<StgValue><ssdm name="linear_weights_0_load_6"/></StgValue>
</operation>

<operation id="289" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:122 %linear_weights_1_load_6 = load i4 %linear_weights_1_addr_9

]]></Node>
<StgValue><ssdm name="linear_weights_1_load_6"/></StgValue>
</operation>

<operation id="290" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:123 %linear_weights_2_load_6 = load i4 %linear_weights_2_addr_9

]]></Node>
<StgValue><ssdm name="linear_weights_2_load_6"/></StgValue>
</operation>

<operation id="291" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:124 %linear_weights_3_load_6 = load i4 %linear_weights_3_addr_9

]]></Node>
<StgValue><ssdm name="linear_weights_3_load_6"/></StgValue>
</operation>

<operation id="292" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:125 %linear_weights_4_load_6 = load i4 %linear_weights_4_addr_9

]]></Node>
<StgValue><ssdm name="linear_weights_4_load_6"/></StgValue>
</operation>

<operation id="293" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:126 %linear_weights_5_load_6 = load i4 %linear_weights_5_addr_9

]]></Node>
<StgValue><ssdm name="linear_weights_5_load_6"/></StgValue>
</operation>

<operation id="294" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:127 %linear_weights_6_load_6 = load i4 %linear_weights_6_addr_9

]]></Node>
<StgValue><ssdm name="linear_weights_6_load_6"/></StgValue>
</operation>

<operation id="295" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:128 %linear_weights_7_load_6 = load i4 %linear_weights_7_addr_9

]]></Node>
<StgValue><ssdm name="linear_weights_7_load_6"/></StgValue>
</operation>

<operation id="296" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:129 %linear_weights_8_load_6 = load i4 %linear_weights_8_addr_9

]]></Node>
<StgValue><ssdm name="linear_weights_8_load_6"/></StgValue>
</operation>

<operation id="297" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:130 %linear_weights_9_load_6 = load i4 %linear_weights_9_addr_9

]]></Node>
<StgValue><ssdm name="linear_weights_9_load_6"/></StgValue>
</operation>

<operation id="298" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:131 %linear_weights_10_load_6 = load i4 %linear_weights_10_addr_9

]]></Node>
<StgValue><ssdm name="linear_weights_10_load_6"/></StgValue>
</operation>

<operation id="299" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:132 %linear_weights_11_load_6 = load i4 %linear_weights_11_addr_9

]]></Node>
<StgValue><ssdm name="linear_weights_11_load_6"/></StgValue>
</operation>

<operation id="300" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:133 %linear_weights_12_load_6 = load i4 %linear_weights_12_addr_9

]]></Node>
<StgValue><ssdm name="linear_weights_12_load_6"/></StgValue>
</operation>

<operation id="301" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:134 %linear_weights_13_load_6 = load i4 %linear_weights_13_addr_9

]]></Node>
<StgValue><ssdm name="linear_weights_13_load_6"/></StgValue>
</operation>

<operation id="302" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:135 %linear_weights_14_load_6 = load i4 %linear_weights_14_addr_9

]]></Node>
<StgValue><ssdm name="linear_weights_14_load_6"/></StgValue>
</operation>

<operation id="303" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:136 %linear_weights_15_load_6 = load i4 %linear_weights_15_addr_9

]]></Node>
<StgValue><ssdm name="linear_weights_15_load_6"/></StgValue>
</operation>

<operation id="304" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="5">
<![CDATA[
VITIS_LOOP_78_2.i.split:137 %i_op_assign_1_6 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i5, i32 %linear_weights_0_load_6, i32 %linear_weights_1_load_6, i32 %linear_weights_2_load_6, i32 %linear_weights_3_load_6, i32 %linear_weights_4_load_6, i32 %linear_weights_5_load_6, i32 %linear_weights_6_load_6, i32 %linear_weights_7_load_6, i32 %linear_weights_8_load_6, i32 %linear_weights_9_load_6, i32 %linear_weights_10_load_6, i32 %linear_weights_11_load_6, i32 %linear_weights_12_load_6, i32 %linear_weights_13_load_6, i32 %linear_weights_14_load_6, i32 %linear_weights_15_load_6, i5 %i_1

]]></Node>
<StgValue><ssdm name="i_op_assign_1_6"/></StgValue>
</operation>

<operation id="305" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="16" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_2.i.split:139 %trunc_ln79_6 = trunc i32 %i_op_assign_1_6

]]></Node>
<StgValue><ssdm name="trunc_ln79_6"/></StgValue>
</operation>

<operation id="306" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:161 %linear_weights_0_load_8 = load i4 %linear_weights_0_addr_7

]]></Node>
<StgValue><ssdm name="linear_weights_0_load_8"/></StgValue>
</operation>

<operation id="307" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:162 %linear_weights_1_load_8 = load i4 %linear_weights_1_addr_7

]]></Node>
<StgValue><ssdm name="linear_weights_1_load_8"/></StgValue>
</operation>

<operation id="308" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:163 %linear_weights_2_load_8 = load i4 %linear_weights_2_addr_7

]]></Node>
<StgValue><ssdm name="linear_weights_2_load_8"/></StgValue>
</operation>

<operation id="309" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:164 %linear_weights_3_load_8 = load i4 %linear_weights_3_addr_7

]]></Node>
<StgValue><ssdm name="linear_weights_3_load_8"/></StgValue>
</operation>

<operation id="310" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:165 %linear_weights_4_load_8 = load i4 %linear_weights_4_addr_7

]]></Node>
<StgValue><ssdm name="linear_weights_4_load_8"/></StgValue>
</operation>

<operation id="311" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:166 %linear_weights_5_load_8 = load i4 %linear_weights_5_addr_7

]]></Node>
<StgValue><ssdm name="linear_weights_5_load_8"/></StgValue>
</operation>

<operation id="312" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:167 %linear_weights_6_load_8 = load i4 %linear_weights_6_addr_7

]]></Node>
<StgValue><ssdm name="linear_weights_6_load_8"/></StgValue>
</operation>

<operation id="313" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:168 %linear_weights_7_load_8 = load i4 %linear_weights_7_addr_7

]]></Node>
<StgValue><ssdm name="linear_weights_7_load_8"/></StgValue>
</operation>

<operation id="314" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:169 %linear_weights_8_load_8 = load i4 %linear_weights_8_addr_7

]]></Node>
<StgValue><ssdm name="linear_weights_8_load_8"/></StgValue>
</operation>

<operation id="315" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:170 %linear_weights_9_load_8 = load i4 %linear_weights_9_addr_7

]]></Node>
<StgValue><ssdm name="linear_weights_9_load_8"/></StgValue>
</operation>

<operation id="316" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:171 %linear_weights_10_load_8 = load i4 %linear_weights_10_addr_7

]]></Node>
<StgValue><ssdm name="linear_weights_10_load_8"/></StgValue>
</operation>

<operation id="317" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:172 %linear_weights_11_load_8 = load i4 %linear_weights_11_addr_7

]]></Node>
<StgValue><ssdm name="linear_weights_11_load_8"/></StgValue>
</operation>

<operation id="318" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:173 %linear_weights_12_load_8 = load i4 %linear_weights_12_addr_7

]]></Node>
<StgValue><ssdm name="linear_weights_12_load_8"/></StgValue>
</operation>

<operation id="319" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:174 %linear_weights_13_load_8 = load i4 %linear_weights_13_addr_7

]]></Node>
<StgValue><ssdm name="linear_weights_13_load_8"/></StgValue>
</operation>

<operation id="320" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:175 %linear_weights_14_load_8 = load i4 %linear_weights_14_addr_7

]]></Node>
<StgValue><ssdm name="linear_weights_14_load_8"/></StgValue>
</operation>

<operation id="321" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:176 %linear_weights_15_load_8 = load i4 %linear_weights_15_addr_7

]]></Node>
<StgValue><ssdm name="linear_weights_15_load_8"/></StgValue>
</operation>

<operation id="322" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:201 %linear_weights_0_load_10 = load i4 %linear_weights_0_addr_5

]]></Node>
<StgValue><ssdm name="linear_weights_0_load_10"/></StgValue>
</operation>

<operation id="323" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:202 %linear_weights_1_load_10 = load i4 %linear_weights_1_addr_5

]]></Node>
<StgValue><ssdm name="linear_weights_1_load_10"/></StgValue>
</operation>

<operation id="324" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:203 %linear_weights_2_load_10 = load i4 %linear_weights_2_addr_5

]]></Node>
<StgValue><ssdm name="linear_weights_2_load_10"/></StgValue>
</operation>

<operation id="325" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:204 %linear_weights_3_load_10 = load i4 %linear_weights_3_addr_5

]]></Node>
<StgValue><ssdm name="linear_weights_3_load_10"/></StgValue>
</operation>

<operation id="326" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:205 %linear_weights_4_load_10 = load i4 %linear_weights_4_addr_5

]]></Node>
<StgValue><ssdm name="linear_weights_4_load_10"/></StgValue>
</operation>

<operation id="327" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:206 %linear_weights_5_load_10 = load i4 %linear_weights_5_addr_5

]]></Node>
<StgValue><ssdm name="linear_weights_5_load_10"/></StgValue>
</operation>

<operation id="328" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:207 %linear_weights_6_load_10 = load i4 %linear_weights_6_addr_5

]]></Node>
<StgValue><ssdm name="linear_weights_6_load_10"/></StgValue>
</operation>

<operation id="329" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:208 %linear_weights_7_load_10 = load i4 %linear_weights_7_addr_5

]]></Node>
<StgValue><ssdm name="linear_weights_7_load_10"/></StgValue>
</operation>

<operation id="330" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:209 %linear_weights_8_load_10 = load i4 %linear_weights_8_addr_5

]]></Node>
<StgValue><ssdm name="linear_weights_8_load_10"/></StgValue>
</operation>

<operation id="331" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:210 %linear_weights_9_load_10 = load i4 %linear_weights_9_addr_5

]]></Node>
<StgValue><ssdm name="linear_weights_9_load_10"/></StgValue>
</operation>

<operation id="332" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:211 %linear_weights_10_load_10 = load i4 %linear_weights_10_addr_5

]]></Node>
<StgValue><ssdm name="linear_weights_10_load_10"/></StgValue>
</operation>

<operation id="333" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:212 %linear_weights_11_load_10 = load i4 %linear_weights_11_addr_5

]]></Node>
<StgValue><ssdm name="linear_weights_11_load_10"/></StgValue>
</operation>

<operation id="334" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:213 %linear_weights_12_load_10 = load i4 %linear_weights_12_addr_5

]]></Node>
<StgValue><ssdm name="linear_weights_12_load_10"/></StgValue>
</operation>

<operation id="335" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:214 %linear_weights_13_load_10 = load i4 %linear_weights_13_addr_5

]]></Node>
<StgValue><ssdm name="linear_weights_13_load_10"/></StgValue>
</operation>

<operation id="336" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:215 %linear_weights_14_load_10 = load i4 %linear_weights_14_addr_5

]]></Node>
<StgValue><ssdm name="linear_weights_14_load_10"/></StgValue>
</operation>

<operation id="337" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:216 %linear_weights_15_load_10 = load i4 %linear_weights_15_addr_5

]]></Node>
<StgValue><ssdm name="linear_weights_15_load_10"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="338" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:17 %linear_weights_15_addr_1 = getelementptr i32 %linear_weights_15, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="linear_weights_15_addr_1"/></StgValue>
</operation>

<operation id="339" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:18 %linear_weights_14_addr_1 = getelementptr i32 %linear_weights_14, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="linear_weights_14_addr_1"/></StgValue>
</operation>

<operation id="340" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:19 %linear_weights_13_addr_1 = getelementptr i32 %linear_weights_13, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="linear_weights_13_addr_1"/></StgValue>
</operation>

<operation id="341" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:20 %linear_weights_12_addr_1 = getelementptr i32 %linear_weights_12, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="linear_weights_12_addr_1"/></StgValue>
</operation>

<operation id="342" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:21 %linear_weights_11_addr_1 = getelementptr i32 %linear_weights_11, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="linear_weights_11_addr_1"/></StgValue>
</operation>

<operation id="343" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:22 %linear_weights_10_addr_1 = getelementptr i32 %linear_weights_10, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="linear_weights_10_addr_1"/></StgValue>
</operation>

<operation id="344" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:23 %linear_weights_9_addr_1 = getelementptr i32 %linear_weights_9, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="linear_weights_9_addr_1"/></StgValue>
</operation>

<operation id="345" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:24 %linear_weights_8_addr_1 = getelementptr i32 %linear_weights_8, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="linear_weights_8_addr_1"/></StgValue>
</operation>

<operation id="346" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:25 %linear_weights_7_addr_1 = getelementptr i32 %linear_weights_7, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="linear_weights_7_addr_1"/></StgValue>
</operation>

<operation id="347" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:26 %linear_weights_6_addr_1 = getelementptr i32 %linear_weights_6, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="linear_weights_6_addr_1"/></StgValue>
</operation>

<operation id="348" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:27 %linear_weights_5_addr_1 = getelementptr i32 %linear_weights_5, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="linear_weights_5_addr_1"/></StgValue>
</operation>

<operation id="349" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:28 %linear_weights_4_addr_1 = getelementptr i32 %linear_weights_4, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="linear_weights_4_addr_1"/></StgValue>
</operation>

<operation id="350" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:29 %linear_weights_3_addr_1 = getelementptr i32 %linear_weights_3, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="linear_weights_3_addr_1"/></StgValue>
</operation>

<operation id="351" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:30 %linear_weights_2_addr_1 = getelementptr i32 %linear_weights_2, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="linear_weights_2_addr_1"/></StgValue>
</operation>

<operation id="352" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:31 %linear_weights_1_addr_1 = getelementptr i32 %linear_weights_1, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="linear_weights_1_addr_1"/></StgValue>
</operation>

<operation id="353" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:32 %linear_weights_0_addr_1 = getelementptr i32 %linear_weights_0, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="linear_weights_0_addr_1"/></StgValue>
</operation>

<operation id="354" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:49 %linear_weights_15_addr_3 = getelementptr i32 %linear_weights_15, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="linear_weights_15_addr_3"/></StgValue>
</operation>

<operation id="355" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:50 %linear_weights_14_addr_3 = getelementptr i32 %linear_weights_14, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="linear_weights_14_addr_3"/></StgValue>
</operation>

<operation id="356" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:51 %linear_weights_13_addr_3 = getelementptr i32 %linear_weights_13, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="linear_weights_13_addr_3"/></StgValue>
</operation>

<operation id="357" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:52 %linear_weights_12_addr_3 = getelementptr i32 %linear_weights_12, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="linear_weights_12_addr_3"/></StgValue>
</operation>

<operation id="358" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:53 %linear_weights_11_addr_3 = getelementptr i32 %linear_weights_11, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="linear_weights_11_addr_3"/></StgValue>
</operation>

<operation id="359" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:54 %linear_weights_10_addr_3 = getelementptr i32 %linear_weights_10, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="linear_weights_10_addr_3"/></StgValue>
</operation>

<operation id="360" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:55 %linear_weights_9_addr_3 = getelementptr i32 %linear_weights_9, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="linear_weights_9_addr_3"/></StgValue>
</operation>

<operation id="361" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:56 %linear_weights_8_addr_3 = getelementptr i32 %linear_weights_8, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="linear_weights_8_addr_3"/></StgValue>
</operation>

<operation id="362" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:57 %linear_weights_7_addr_3 = getelementptr i32 %linear_weights_7, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="linear_weights_7_addr_3"/></StgValue>
</operation>

<operation id="363" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:58 %linear_weights_6_addr_3 = getelementptr i32 %linear_weights_6, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="linear_weights_6_addr_3"/></StgValue>
</operation>

<operation id="364" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:59 %linear_weights_5_addr_3 = getelementptr i32 %linear_weights_5, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="linear_weights_5_addr_3"/></StgValue>
</operation>

<operation id="365" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:60 %linear_weights_4_addr_3 = getelementptr i32 %linear_weights_4, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="linear_weights_4_addr_3"/></StgValue>
</operation>

<operation id="366" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:61 %linear_weights_3_addr_3 = getelementptr i32 %linear_weights_3, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="linear_weights_3_addr_3"/></StgValue>
</operation>

<operation id="367" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:62 %linear_weights_2_addr_3 = getelementptr i32 %linear_weights_2, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="linear_weights_2_addr_3"/></StgValue>
</operation>

<operation id="368" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:63 %linear_weights_1_addr_3 = getelementptr i32 %linear_weights_1, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="linear_weights_1_addr_3"/></StgValue>
</operation>

<operation id="369" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:64 %linear_weights_0_addr_3 = getelementptr i32 %linear_weights_0, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="linear_weights_0_addr_3"/></StgValue>
</operation>

<operation id="370" st_id="4" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_78_2.i.split:40 %mul_ln79_1 = mul i16 %trunc_ln79_1, i16 %pool_output_read_1

]]></Node>
<StgValue><ssdm name="mul_ln79_1"/></StgValue>
</operation>

<operation id="371" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
VITIS_LOOP_78_2.i.split:58 %pool_output_read_2 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %pool_output

]]></Node>
<StgValue><ssdm name="pool_output_read_2"/></StgValue>
</operation>

<operation id="372" st_id="4" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_78_2.i.split:60 %mul_ln79_2 = mul i16 %trunc_ln79_2, i16 %pool_output_read_2

]]></Node>
<StgValue><ssdm name="mul_ln79_2"/></StgValue>
</operation>

<operation id="373" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:161 %linear_weights_0_load_8 = load i4 %linear_weights_0_addr_7

]]></Node>
<StgValue><ssdm name="linear_weights_0_load_8"/></StgValue>
</operation>

<operation id="374" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:162 %linear_weights_1_load_8 = load i4 %linear_weights_1_addr_7

]]></Node>
<StgValue><ssdm name="linear_weights_1_load_8"/></StgValue>
</operation>

<operation id="375" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:163 %linear_weights_2_load_8 = load i4 %linear_weights_2_addr_7

]]></Node>
<StgValue><ssdm name="linear_weights_2_load_8"/></StgValue>
</operation>

<operation id="376" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:164 %linear_weights_3_load_8 = load i4 %linear_weights_3_addr_7

]]></Node>
<StgValue><ssdm name="linear_weights_3_load_8"/></StgValue>
</operation>

<operation id="377" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:165 %linear_weights_4_load_8 = load i4 %linear_weights_4_addr_7

]]></Node>
<StgValue><ssdm name="linear_weights_4_load_8"/></StgValue>
</operation>

<operation id="378" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:166 %linear_weights_5_load_8 = load i4 %linear_weights_5_addr_7

]]></Node>
<StgValue><ssdm name="linear_weights_5_load_8"/></StgValue>
</operation>

<operation id="379" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:167 %linear_weights_6_load_8 = load i4 %linear_weights_6_addr_7

]]></Node>
<StgValue><ssdm name="linear_weights_6_load_8"/></StgValue>
</operation>

<operation id="380" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:168 %linear_weights_7_load_8 = load i4 %linear_weights_7_addr_7

]]></Node>
<StgValue><ssdm name="linear_weights_7_load_8"/></StgValue>
</operation>

<operation id="381" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:169 %linear_weights_8_load_8 = load i4 %linear_weights_8_addr_7

]]></Node>
<StgValue><ssdm name="linear_weights_8_load_8"/></StgValue>
</operation>

<operation id="382" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:170 %linear_weights_9_load_8 = load i4 %linear_weights_9_addr_7

]]></Node>
<StgValue><ssdm name="linear_weights_9_load_8"/></StgValue>
</operation>

<operation id="383" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:171 %linear_weights_10_load_8 = load i4 %linear_weights_10_addr_7

]]></Node>
<StgValue><ssdm name="linear_weights_10_load_8"/></StgValue>
</operation>

<operation id="384" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:172 %linear_weights_11_load_8 = load i4 %linear_weights_11_addr_7

]]></Node>
<StgValue><ssdm name="linear_weights_11_load_8"/></StgValue>
</operation>

<operation id="385" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:173 %linear_weights_12_load_8 = load i4 %linear_weights_12_addr_7

]]></Node>
<StgValue><ssdm name="linear_weights_12_load_8"/></StgValue>
</operation>

<operation id="386" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:174 %linear_weights_13_load_8 = load i4 %linear_weights_13_addr_7

]]></Node>
<StgValue><ssdm name="linear_weights_13_load_8"/></StgValue>
</operation>

<operation id="387" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:175 %linear_weights_14_load_8 = load i4 %linear_weights_14_addr_7

]]></Node>
<StgValue><ssdm name="linear_weights_14_load_8"/></StgValue>
</operation>

<operation id="388" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:176 %linear_weights_15_load_8 = load i4 %linear_weights_15_addr_7

]]></Node>
<StgValue><ssdm name="linear_weights_15_load_8"/></StgValue>
</operation>

<operation id="389" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="5">
<![CDATA[
VITIS_LOOP_78_2.i.split:177 %i_op_assign_1_8 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i5, i32 %linear_weights_0_load_8, i32 %linear_weights_1_load_8, i32 %linear_weights_2_load_8, i32 %linear_weights_3_load_8, i32 %linear_weights_4_load_8, i32 %linear_weights_5_load_8, i32 %linear_weights_6_load_8, i32 %linear_weights_7_load_8, i32 %linear_weights_8_load_8, i32 %linear_weights_9_load_8, i32 %linear_weights_10_load_8, i32 %linear_weights_11_load_8, i32 %linear_weights_12_load_8, i32 %linear_weights_13_load_8, i32 %linear_weights_14_load_8, i32 %linear_weights_15_load_8, i5 %i_1

]]></Node>
<StgValue><ssdm name="i_op_assign_1_8"/></StgValue>
</operation>

<operation id="390" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="16" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_2.i.split:179 %trunc_ln79_8 = trunc i32 %i_op_assign_1_8

]]></Node>
<StgValue><ssdm name="trunc_ln79_8"/></StgValue>
</operation>

<operation id="391" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:201 %linear_weights_0_load_10 = load i4 %linear_weights_0_addr_5

]]></Node>
<StgValue><ssdm name="linear_weights_0_load_10"/></StgValue>
</operation>

<operation id="392" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:202 %linear_weights_1_load_10 = load i4 %linear_weights_1_addr_5

]]></Node>
<StgValue><ssdm name="linear_weights_1_load_10"/></StgValue>
</operation>

<operation id="393" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:203 %linear_weights_2_load_10 = load i4 %linear_weights_2_addr_5

]]></Node>
<StgValue><ssdm name="linear_weights_2_load_10"/></StgValue>
</operation>

<operation id="394" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:204 %linear_weights_3_load_10 = load i4 %linear_weights_3_addr_5

]]></Node>
<StgValue><ssdm name="linear_weights_3_load_10"/></StgValue>
</operation>

<operation id="395" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:205 %linear_weights_4_load_10 = load i4 %linear_weights_4_addr_5

]]></Node>
<StgValue><ssdm name="linear_weights_4_load_10"/></StgValue>
</operation>

<operation id="396" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:206 %linear_weights_5_load_10 = load i4 %linear_weights_5_addr_5

]]></Node>
<StgValue><ssdm name="linear_weights_5_load_10"/></StgValue>
</operation>

<operation id="397" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:207 %linear_weights_6_load_10 = load i4 %linear_weights_6_addr_5

]]></Node>
<StgValue><ssdm name="linear_weights_6_load_10"/></StgValue>
</operation>

<operation id="398" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:208 %linear_weights_7_load_10 = load i4 %linear_weights_7_addr_5

]]></Node>
<StgValue><ssdm name="linear_weights_7_load_10"/></StgValue>
</operation>

<operation id="399" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:209 %linear_weights_8_load_10 = load i4 %linear_weights_8_addr_5

]]></Node>
<StgValue><ssdm name="linear_weights_8_load_10"/></StgValue>
</operation>

<operation id="400" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:210 %linear_weights_9_load_10 = load i4 %linear_weights_9_addr_5

]]></Node>
<StgValue><ssdm name="linear_weights_9_load_10"/></StgValue>
</operation>

<operation id="401" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:211 %linear_weights_10_load_10 = load i4 %linear_weights_10_addr_5

]]></Node>
<StgValue><ssdm name="linear_weights_10_load_10"/></StgValue>
</operation>

<operation id="402" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:212 %linear_weights_11_load_10 = load i4 %linear_weights_11_addr_5

]]></Node>
<StgValue><ssdm name="linear_weights_11_load_10"/></StgValue>
</operation>

<operation id="403" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:213 %linear_weights_12_load_10 = load i4 %linear_weights_12_addr_5

]]></Node>
<StgValue><ssdm name="linear_weights_12_load_10"/></StgValue>
</operation>

<operation id="404" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:214 %linear_weights_13_load_10 = load i4 %linear_weights_13_addr_5

]]></Node>
<StgValue><ssdm name="linear_weights_13_load_10"/></StgValue>
</operation>

<operation id="405" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:215 %linear_weights_14_load_10 = load i4 %linear_weights_14_addr_5

]]></Node>
<StgValue><ssdm name="linear_weights_14_load_10"/></StgValue>
</operation>

<operation id="406" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:216 %linear_weights_15_load_10 = load i4 %linear_weights_15_addr_5

]]></Node>
<StgValue><ssdm name="linear_weights_15_load_10"/></StgValue>
</operation>

<operation id="407" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="5">
<![CDATA[
VITIS_LOOP_78_2.i.split:217 %i_op_assign_1_s = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i5, i32 %linear_weights_0_load_10, i32 %linear_weights_1_load_10, i32 %linear_weights_2_load_10, i32 %linear_weights_3_load_10, i32 %linear_weights_4_load_10, i32 %linear_weights_5_load_10, i32 %linear_weights_6_load_10, i32 %linear_weights_7_load_10, i32 %linear_weights_8_load_10, i32 %linear_weights_9_load_10, i32 %linear_weights_10_load_10, i32 %linear_weights_11_load_10, i32 %linear_weights_12_load_10, i32 %linear_weights_13_load_10, i32 %linear_weights_14_load_10, i32 %linear_weights_15_load_10, i5 %i_1

]]></Node>
<StgValue><ssdm name="i_op_assign_1_s"/></StgValue>
</operation>

<operation id="408" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="16" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_2.i.split:219 %trunc_ln79_10 = trunc i32 %i_op_assign_1_s

]]></Node>
<StgValue><ssdm name="trunc_ln79_10"/></StgValue>
</operation>

<operation id="409" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:241 %linear_weights_0_load_12 = load i4 %linear_weights_0_addr_3

]]></Node>
<StgValue><ssdm name="linear_weights_0_load_12"/></StgValue>
</operation>

<operation id="410" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:242 %linear_weights_1_load_12 = load i4 %linear_weights_1_addr_3

]]></Node>
<StgValue><ssdm name="linear_weights_1_load_12"/></StgValue>
</operation>

<operation id="411" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:243 %linear_weights_2_load_12 = load i4 %linear_weights_2_addr_3

]]></Node>
<StgValue><ssdm name="linear_weights_2_load_12"/></StgValue>
</operation>

<operation id="412" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:244 %linear_weights_3_load_12 = load i4 %linear_weights_3_addr_3

]]></Node>
<StgValue><ssdm name="linear_weights_3_load_12"/></StgValue>
</operation>

<operation id="413" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:245 %linear_weights_4_load_12 = load i4 %linear_weights_4_addr_3

]]></Node>
<StgValue><ssdm name="linear_weights_4_load_12"/></StgValue>
</operation>

<operation id="414" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:246 %linear_weights_5_load_12 = load i4 %linear_weights_5_addr_3

]]></Node>
<StgValue><ssdm name="linear_weights_5_load_12"/></StgValue>
</operation>

<operation id="415" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:247 %linear_weights_6_load_12 = load i4 %linear_weights_6_addr_3

]]></Node>
<StgValue><ssdm name="linear_weights_6_load_12"/></StgValue>
</operation>

<operation id="416" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:248 %linear_weights_7_load_12 = load i4 %linear_weights_7_addr_3

]]></Node>
<StgValue><ssdm name="linear_weights_7_load_12"/></StgValue>
</operation>

<operation id="417" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:249 %linear_weights_8_load_12 = load i4 %linear_weights_8_addr_3

]]></Node>
<StgValue><ssdm name="linear_weights_8_load_12"/></StgValue>
</operation>

<operation id="418" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:250 %linear_weights_9_load_12 = load i4 %linear_weights_9_addr_3

]]></Node>
<StgValue><ssdm name="linear_weights_9_load_12"/></StgValue>
</operation>

<operation id="419" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:251 %linear_weights_10_load_12 = load i4 %linear_weights_10_addr_3

]]></Node>
<StgValue><ssdm name="linear_weights_10_load_12"/></StgValue>
</operation>

<operation id="420" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:252 %linear_weights_11_load_12 = load i4 %linear_weights_11_addr_3

]]></Node>
<StgValue><ssdm name="linear_weights_11_load_12"/></StgValue>
</operation>

<operation id="421" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:253 %linear_weights_12_load_12 = load i4 %linear_weights_12_addr_3

]]></Node>
<StgValue><ssdm name="linear_weights_12_load_12"/></StgValue>
</operation>

<operation id="422" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:254 %linear_weights_13_load_12 = load i4 %linear_weights_13_addr_3

]]></Node>
<StgValue><ssdm name="linear_weights_13_load_12"/></StgValue>
</operation>

<operation id="423" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:255 %linear_weights_14_load_12 = load i4 %linear_weights_14_addr_3

]]></Node>
<StgValue><ssdm name="linear_weights_14_load_12"/></StgValue>
</operation>

<operation id="424" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:256 %linear_weights_15_load_12 = load i4 %linear_weights_15_addr_3

]]></Node>
<StgValue><ssdm name="linear_weights_15_load_12"/></StgValue>
</operation>

<operation id="425" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:281 %linear_weights_0_load_14 = load i4 %linear_weights_0_addr_1

]]></Node>
<StgValue><ssdm name="linear_weights_0_load_14"/></StgValue>
</operation>

<operation id="426" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:282 %linear_weights_1_load_14 = load i4 %linear_weights_1_addr_1

]]></Node>
<StgValue><ssdm name="linear_weights_1_load_14"/></StgValue>
</operation>

<operation id="427" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:283 %linear_weights_2_load_14 = load i4 %linear_weights_2_addr_1

]]></Node>
<StgValue><ssdm name="linear_weights_2_load_14"/></StgValue>
</operation>

<operation id="428" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:284 %linear_weights_3_load_14 = load i4 %linear_weights_3_addr_1

]]></Node>
<StgValue><ssdm name="linear_weights_3_load_14"/></StgValue>
</operation>

<operation id="429" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:285 %linear_weights_4_load_14 = load i4 %linear_weights_4_addr_1

]]></Node>
<StgValue><ssdm name="linear_weights_4_load_14"/></StgValue>
</operation>

<operation id="430" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:286 %linear_weights_5_load_14 = load i4 %linear_weights_5_addr_1

]]></Node>
<StgValue><ssdm name="linear_weights_5_load_14"/></StgValue>
</operation>

<operation id="431" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:287 %linear_weights_6_load_14 = load i4 %linear_weights_6_addr_1

]]></Node>
<StgValue><ssdm name="linear_weights_6_load_14"/></StgValue>
</operation>

<operation id="432" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:288 %linear_weights_7_load_14 = load i4 %linear_weights_7_addr_1

]]></Node>
<StgValue><ssdm name="linear_weights_7_load_14"/></StgValue>
</operation>

<operation id="433" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:289 %linear_weights_8_load_14 = load i4 %linear_weights_8_addr_1

]]></Node>
<StgValue><ssdm name="linear_weights_8_load_14"/></StgValue>
</operation>

<operation id="434" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:290 %linear_weights_9_load_14 = load i4 %linear_weights_9_addr_1

]]></Node>
<StgValue><ssdm name="linear_weights_9_load_14"/></StgValue>
</operation>

<operation id="435" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:291 %linear_weights_10_load_14 = load i4 %linear_weights_10_addr_1

]]></Node>
<StgValue><ssdm name="linear_weights_10_load_14"/></StgValue>
</operation>

<operation id="436" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:292 %linear_weights_11_load_14 = load i4 %linear_weights_11_addr_1

]]></Node>
<StgValue><ssdm name="linear_weights_11_load_14"/></StgValue>
</operation>

<operation id="437" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:293 %linear_weights_12_load_14 = load i4 %linear_weights_12_addr_1

]]></Node>
<StgValue><ssdm name="linear_weights_12_load_14"/></StgValue>
</operation>

<operation id="438" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:294 %linear_weights_13_load_14 = load i4 %linear_weights_13_addr_1

]]></Node>
<StgValue><ssdm name="linear_weights_13_load_14"/></StgValue>
</operation>

<operation id="439" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:295 %linear_weights_14_load_14 = load i4 %linear_weights_14_addr_1

]]></Node>
<StgValue><ssdm name="linear_weights_14_load_14"/></StgValue>
</operation>

<operation id="440" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:296 %linear_weights_15_load_14 = load i4 %linear_weights_15_addr_1

]]></Node>
<StgValue><ssdm name="linear_weights_15_load_14"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="441" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:193 %linear_weights_15_addr_12 = getelementptr i32 %linear_weights_15, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="linear_weights_15_addr_12"/></StgValue>
</operation>

<operation id="442" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:194 %linear_weights_14_addr_12 = getelementptr i32 %linear_weights_14, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="linear_weights_14_addr_12"/></StgValue>
</operation>

<operation id="443" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:195 %linear_weights_13_addr_12 = getelementptr i32 %linear_weights_13, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="linear_weights_13_addr_12"/></StgValue>
</operation>

<operation id="444" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:196 %linear_weights_12_addr_12 = getelementptr i32 %linear_weights_12, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="linear_weights_12_addr_12"/></StgValue>
</operation>

<operation id="445" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:197 %linear_weights_11_addr_12 = getelementptr i32 %linear_weights_11, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="linear_weights_11_addr_12"/></StgValue>
</operation>

<operation id="446" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:198 %linear_weights_10_addr_12 = getelementptr i32 %linear_weights_10, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="linear_weights_10_addr_12"/></StgValue>
</operation>

<operation id="447" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:199 %linear_weights_9_addr_12 = getelementptr i32 %linear_weights_9, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="linear_weights_9_addr_12"/></StgValue>
</operation>

<operation id="448" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:200 %linear_weights_8_addr_12 = getelementptr i32 %linear_weights_8, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="linear_weights_8_addr_12"/></StgValue>
</operation>

<operation id="449" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:201 %linear_weights_7_addr_12 = getelementptr i32 %linear_weights_7, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="linear_weights_7_addr_12"/></StgValue>
</operation>

<operation id="450" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:202 %linear_weights_6_addr_12 = getelementptr i32 %linear_weights_6, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="linear_weights_6_addr_12"/></StgValue>
</operation>

<operation id="451" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:203 %linear_weights_5_addr_12 = getelementptr i32 %linear_weights_5, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="linear_weights_5_addr_12"/></StgValue>
</operation>

<operation id="452" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:204 %linear_weights_4_addr_12 = getelementptr i32 %linear_weights_4, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="linear_weights_4_addr_12"/></StgValue>
</operation>

<operation id="453" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:205 %linear_weights_3_addr_12 = getelementptr i32 %linear_weights_3, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="linear_weights_3_addr_12"/></StgValue>
</operation>

<operation id="454" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:206 %linear_weights_2_addr_12 = getelementptr i32 %linear_weights_2, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="linear_weights_2_addr_12"/></StgValue>
</operation>

<operation id="455" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:207 %linear_weights_1_addr_12 = getelementptr i32 %linear_weights_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="linear_weights_1_addr_12"/></StgValue>
</operation>

<operation id="456" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:208 %linear_weights_0_addr_12 = getelementptr i32 %linear_weights_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="linear_weights_0_addr_12"/></StgValue>
</operation>

<operation id="457" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:241 %linear_weights_15_addr_15 = getelementptr i32 %linear_weights_15, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="linear_weights_15_addr_15"/></StgValue>
</operation>

<operation id="458" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:242 %linear_weights_14_addr_15 = getelementptr i32 %linear_weights_14, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="linear_weights_14_addr_15"/></StgValue>
</operation>

<operation id="459" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:243 %linear_weights_13_addr_15 = getelementptr i32 %linear_weights_13, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="linear_weights_13_addr_15"/></StgValue>
</operation>

<operation id="460" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:244 %linear_weights_12_addr_15 = getelementptr i32 %linear_weights_12, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="linear_weights_12_addr_15"/></StgValue>
</operation>

<operation id="461" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:245 %linear_weights_11_addr_15 = getelementptr i32 %linear_weights_11, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="linear_weights_11_addr_15"/></StgValue>
</operation>

<operation id="462" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:246 %linear_weights_10_addr_15 = getelementptr i32 %linear_weights_10, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="linear_weights_10_addr_15"/></StgValue>
</operation>

<operation id="463" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:247 %linear_weights_9_addr_15 = getelementptr i32 %linear_weights_9, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="linear_weights_9_addr_15"/></StgValue>
</operation>

<operation id="464" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:248 %linear_weights_8_addr_15 = getelementptr i32 %linear_weights_8, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="linear_weights_8_addr_15"/></StgValue>
</operation>

<operation id="465" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:249 %linear_weights_7_addr_15 = getelementptr i32 %linear_weights_7, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="linear_weights_7_addr_15"/></StgValue>
</operation>

<operation id="466" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:250 %linear_weights_6_addr_15 = getelementptr i32 %linear_weights_6, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="linear_weights_6_addr_15"/></StgValue>
</operation>

<operation id="467" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:251 %linear_weights_5_addr_15 = getelementptr i32 %linear_weights_5, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="linear_weights_5_addr_15"/></StgValue>
</operation>

<operation id="468" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:252 %linear_weights_4_addr_15 = getelementptr i32 %linear_weights_4, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="linear_weights_4_addr_15"/></StgValue>
</operation>

<operation id="469" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:253 %linear_weights_3_addr_15 = getelementptr i32 %linear_weights_3, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="linear_weights_3_addr_15"/></StgValue>
</operation>

<operation id="470" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:254 %linear_weights_2_addr_15 = getelementptr i32 %linear_weights_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="linear_weights_2_addr_15"/></StgValue>
</operation>

<operation id="471" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:255 %linear_weights_1_addr_15 = getelementptr i32 %linear_weights_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="linear_weights_1_addr_15"/></StgValue>
</operation>

<operation id="472" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:256 %linear_weights_0_addr_15 = getelementptr i32 %linear_weights_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="linear_weights_0_addr_15"/></StgValue>
</operation>

<operation id="473" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:1 %linear_weights_0_load = load i4 %linear_weights_0_addr_15

]]></Node>
<StgValue><ssdm name="linear_weights_0_load"/></StgValue>
</operation>

<operation id="474" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:2 %linear_weights_1_load = load i4 %linear_weights_1_addr_15

]]></Node>
<StgValue><ssdm name="linear_weights_1_load"/></StgValue>
</operation>

<operation id="475" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:3 %linear_weights_2_load = load i4 %linear_weights_2_addr_15

]]></Node>
<StgValue><ssdm name="linear_weights_2_load"/></StgValue>
</operation>

<operation id="476" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:4 %linear_weights_3_load = load i4 %linear_weights_3_addr_15

]]></Node>
<StgValue><ssdm name="linear_weights_3_load"/></StgValue>
</operation>

<operation id="477" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:5 %linear_weights_4_load = load i4 %linear_weights_4_addr_15

]]></Node>
<StgValue><ssdm name="linear_weights_4_load"/></StgValue>
</operation>

<operation id="478" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:6 %linear_weights_5_load = load i4 %linear_weights_5_addr_15

]]></Node>
<StgValue><ssdm name="linear_weights_5_load"/></StgValue>
</operation>

<operation id="479" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:7 %linear_weights_6_load = load i4 %linear_weights_6_addr_15

]]></Node>
<StgValue><ssdm name="linear_weights_6_load"/></StgValue>
</operation>

<operation id="480" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:8 %linear_weights_7_load = load i4 %linear_weights_7_addr_15

]]></Node>
<StgValue><ssdm name="linear_weights_7_load"/></StgValue>
</operation>

<operation id="481" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:9 %linear_weights_8_load = load i4 %linear_weights_8_addr_15

]]></Node>
<StgValue><ssdm name="linear_weights_8_load"/></StgValue>
</operation>

<operation id="482" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:10 %linear_weights_9_load = load i4 %linear_weights_9_addr_15

]]></Node>
<StgValue><ssdm name="linear_weights_9_load"/></StgValue>
</operation>

<operation id="483" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:11 %linear_weights_10_load = load i4 %linear_weights_10_addr_15

]]></Node>
<StgValue><ssdm name="linear_weights_10_load"/></StgValue>
</operation>

<operation id="484" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:12 %linear_weights_11_load = load i4 %linear_weights_11_addr_15

]]></Node>
<StgValue><ssdm name="linear_weights_11_load"/></StgValue>
</operation>

<operation id="485" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:13 %linear_weights_12_load = load i4 %linear_weights_12_addr_15

]]></Node>
<StgValue><ssdm name="linear_weights_12_load"/></StgValue>
</operation>

<operation id="486" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:14 %linear_weights_13_load = load i4 %linear_weights_13_addr_15

]]></Node>
<StgValue><ssdm name="linear_weights_13_load"/></StgValue>
</operation>

<operation id="487" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:15 %linear_weights_14_load = load i4 %linear_weights_14_addr_15

]]></Node>
<StgValue><ssdm name="linear_weights_14_load"/></StgValue>
</operation>

<operation id="488" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:16 %linear_weights_15_load = load i4 %linear_weights_15_addr_15

]]></Node>
<StgValue><ssdm name="linear_weights_15_load"/></StgValue>
</operation>

<operation id="489" st_id="5" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_78_2.i.split:40 %mul_ln79_1 = mul i16 %trunc_ln79_1, i16 %pool_output_read_1

]]></Node>
<StgValue><ssdm name="mul_ln79_1"/></StgValue>
</operation>

<operation id="490" st_id="5" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_78_2.i.split:60 %mul_ln79_2 = mul i16 %trunc_ln79_2, i16 %pool_output_read_2

]]></Node>
<StgValue><ssdm name="mul_ln79_2"/></StgValue>
</operation>

<operation id="491" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:61 %linear_weights_0_load_3 = load i4 %linear_weights_0_addr_12

]]></Node>
<StgValue><ssdm name="linear_weights_0_load_3"/></StgValue>
</operation>

<operation id="492" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:62 %linear_weights_1_load_3 = load i4 %linear_weights_1_addr_12

]]></Node>
<StgValue><ssdm name="linear_weights_1_load_3"/></StgValue>
</operation>

<operation id="493" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:63 %linear_weights_2_load_3 = load i4 %linear_weights_2_addr_12

]]></Node>
<StgValue><ssdm name="linear_weights_2_load_3"/></StgValue>
</operation>

<operation id="494" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:64 %linear_weights_3_load_3 = load i4 %linear_weights_3_addr_12

]]></Node>
<StgValue><ssdm name="linear_weights_3_load_3"/></StgValue>
</operation>

<operation id="495" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:65 %linear_weights_4_load_3 = load i4 %linear_weights_4_addr_12

]]></Node>
<StgValue><ssdm name="linear_weights_4_load_3"/></StgValue>
</operation>

<operation id="496" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:66 %linear_weights_5_load_3 = load i4 %linear_weights_5_addr_12

]]></Node>
<StgValue><ssdm name="linear_weights_5_load_3"/></StgValue>
</operation>

<operation id="497" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:67 %linear_weights_6_load_3 = load i4 %linear_weights_6_addr_12

]]></Node>
<StgValue><ssdm name="linear_weights_6_load_3"/></StgValue>
</operation>

<operation id="498" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:68 %linear_weights_7_load_3 = load i4 %linear_weights_7_addr_12

]]></Node>
<StgValue><ssdm name="linear_weights_7_load_3"/></StgValue>
</operation>

<operation id="499" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:69 %linear_weights_8_load_3 = load i4 %linear_weights_8_addr_12

]]></Node>
<StgValue><ssdm name="linear_weights_8_load_3"/></StgValue>
</operation>

<operation id="500" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:70 %linear_weights_9_load_3 = load i4 %linear_weights_9_addr_12

]]></Node>
<StgValue><ssdm name="linear_weights_9_load_3"/></StgValue>
</operation>

<operation id="501" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:71 %linear_weights_10_load_3 = load i4 %linear_weights_10_addr_12

]]></Node>
<StgValue><ssdm name="linear_weights_10_load_3"/></StgValue>
</operation>

<operation id="502" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:72 %linear_weights_11_load_3 = load i4 %linear_weights_11_addr_12

]]></Node>
<StgValue><ssdm name="linear_weights_11_load_3"/></StgValue>
</operation>

<operation id="503" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:73 %linear_weights_12_load_3 = load i4 %linear_weights_12_addr_12

]]></Node>
<StgValue><ssdm name="linear_weights_12_load_3"/></StgValue>
</operation>

<operation id="504" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:74 %linear_weights_13_load_3 = load i4 %linear_weights_13_addr_12

]]></Node>
<StgValue><ssdm name="linear_weights_13_load_3"/></StgValue>
</operation>

<operation id="505" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:75 %linear_weights_14_load_3 = load i4 %linear_weights_14_addr_12

]]></Node>
<StgValue><ssdm name="linear_weights_14_load_3"/></StgValue>
</operation>

<operation id="506" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:76 %linear_weights_15_load_3 = load i4 %linear_weights_15_addr_12

]]></Node>
<StgValue><ssdm name="linear_weights_15_load_3"/></StgValue>
</operation>

<operation id="507" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
VITIS_LOOP_78_2.i.split:78 %pool_output_read_3 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %pool_output

]]></Node>
<StgValue><ssdm name="pool_output_read_3"/></StgValue>
</operation>

<operation id="508" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:241 %linear_weights_0_load_12 = load i4 %linear_weights_0_addr_3

]]></Node>
<StgValue><ssdm name="linear_weights_0_load_12"/></StgValue>
</operation>

<operation id="509" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:242 %linear_weights_1_load_12 = load i4 %linear_weights_1_addr_3

]]></Node>
<StgValue><ssdm name="linear_weights_1_load_12"/></StgValue>
</operation>

<operation id="510" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:243 %linear_weights_2_load_12 = load i4 %linear_weights_2_addr_3

]]></Node>
<StgValue><ssdm name="linear_weights_2_load_12"/></StgValue>
</operation>

<operation id="511" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:244 %linear_weights_3_load_12 = load i4 %linear_weights_3_addr_3

]]></Node>
<StgValue><ssdm name="linear_weights_3_load_12"/></StgValue>
</operation>

<operation id="512" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:245 %linear_weights_4_load_12 = load i4 %linear_weights_4_addr_3

]]></Node>
<StgValue><ssdm name="linear_weights_4_load_12"/></StgValue>
</operation>

<operation id="513" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:246 %linear_weights_5_load_12 = load i4 %linear_weights_5_addr_3

]]></Node>
<StgValue><ssdm name="linear_weights_5_load_12"/></StgValue>
</operation>

<operation id="514" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:247 %linear_weights_6_load_12 = load i4 %linear_weights_6_addr_3

]]></Node>
<StgValue><ssdm name="linear_weights_6_load_12"/></StgValue>
</operation>

<operation id="515" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:248 %linear_weights_7_load_12 = load i4 %linear_weights_7_addr_3

]]></Node>
<StgValue><ssdm name="linear_weights_7_load_12"/></StgValue>
</operation>

<operation id="516" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:249 %linear_weights_8_load_12 = load i4 %linear_weights_8_addr_3

]]></Node>
<StgValue><ssdm name="linear_weights_8_load_12"/></StgValue>
</operation>

<operation id="517" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:250 %linear_weights_9_load_12 = load i4 %linear_weights_9_addr_3

]]></Node>
<StgValue><ssdm name="linear_weights_9_load_12"/></StgValue>
</operation>

<operation id="518" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:251 %linear_weights_10_load_12 = load i4 %linear_weights_10_addr_3

]]></Node>
<StgValue><ssdm name="linear_weights_10_load_12"/></StgValue>
</operation>

<operation id="519" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:252 %linear_weights_11_load_12 = load i4 %linear_weights_11_addr_3

]]></Node>
<StgValue><ssdm name="linear_weights_11_load_12"/></StgValue>
</operation>

<operation id="520" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:253 %linear_weights_12_load_12 = load i4 %linear_weights_12_addr_3

]]></Node>
<StgValue><ssdm name="linear_weights_12_load_12"/></StgValue>
</operation>

<operation id="521" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:254 %linear_weights_13_load_12 = load i4 %linear_weights_13_addr_3

]]></Node>
<StgValue><ssdm name="linear_weights_13_load_12"/></StgValue>
</operation>

<operation id="522" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:255 %linear_weights_14_load_12 = load i4 %linear_weights_14_addr_3

]]></Node>
<StgValue><ssdm name="linear_weights_14_load_12"/></StgValue>
</operation>

<operation id="523" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:256 %linear_weights_15_load_12 = load i4 %linear_weights_15_addr_3

]]></Node>
<StgValue><ssdm name="linear_weights_15_load_12"/></StgValue>
</operation>

<operation id="524" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="5">
<![CDATA[
VITIS_LOOP_78_2.i.split:257 %i_op_assign_1_11 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i5, i32 %linear_weights_0_load_12, i32 %linear_weights_1_load_12, i32 %linear_weights_2_load_12, i32 %linear_weights_3_load_12, i32 %linear_weights_4_load_12, i32 %linear_weights_5_load_12, i32 %linear_weights_6_load_12, i32 %linear_weights_7_load_12, i32 %linear_weights_8_load_12, i32 %linear_weights_9_load_12, i32 %linear_weights_10_load_12, i32 %linear_weights_11_load_12, i32 %linear_weights_12_load_12, i32 %linear_weights_13_load_12, i32 %linear_weights_14_load_12, i32 %linear_weights_15_load_12, i5 %i_1

]]></Node>
<StgValue><ssdm name="i_op_assign_1_11"/></StgValue>
</operation>

<operation id="525" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="16" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_2.i.split:259 %trunc_ln79_12 = trunc i32 %i_op_assign_1_11

]]></Node>
<StgValue><ssdm name="trunc_ln79_12"/></StgValue>
</operation>

<operation id="526" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:281 %linear_weights_0_load_14 = load i4 %linear_weights_0_addr_1

]]></Node>
<StgValue><ssdm name="linear_weights_0_load_14"/></StgValue>
</operation>

<operation id="527" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:282 %linear_weights_1_load_14 = load i4 %linear_weights_1_addr_1

]]></Node>
<StgValue><ssdm name="linear_weights_1_load_14"/></StgValue>
</operation>

<operation id="528" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:283 %linear_weights_2_load_14 = load i4 %linear_weights_2_addr_1

]]></Node>
<StgValue><ssdm name="linear_weights_2_load_14"/></StgValue>
</operation>

<operation id="529" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:284 %linear_weights_3_load_14 = load i4 %linear_weights_3_addr_1

]]></Node>
<StgValue><ssdm name="linear_weights_3_load_14"/></StgValue>
</operation>

<operation id="530" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:285 %linear_weights_4_load_14 = load i4 %linear_weights_4_addr_1

]]></Node>
<StgValue><ssdm name="linear_weights_4_load_14"/></StgValue>
</operation>

<operation id="531" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:286 %linear_weights_5_load_14 = load i4 %linear_weights_5_addr_1

]]></Node>
<StgValue><ssdm name="linear_weights_5_load_14"/></StgValue>
</operation>

<operation id="532" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:287 %linear_weights_6_load_14 = load i4 %linear_weights_6_addr_1

]]></Node>
<StgValue><ssdm name="linear_weights_6_load_14"/></StgValue>
</operation>

<operation id="533" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:288 %linear_weights_7_load_14 = load i4 %linear_weights_7_addr_1

]]></Node>
<StgValue><ssdm name="linear_weights_7_load_14"/></StgValue>
</operation>

<operation id="534" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:289 %linear_weights_8_load_14 = load i4 %linear_weights_8_addr_1

]]></Node>
<StgValue><ssdm name="linear_weights_8_load_14"/></StgValue>
</operation>

<operation id="535" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:290 %linear_weights_9_load_14 = load i4 %linear_weights_9_addr_1

]]></Node>
<StgValue><ssdm name="linear_weights_9_load_14"/></StgValue>
</operation>

<operation id="536" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:291 %linear_weights_10_load_14 = load i4 %linear_weights_10_addr_1

]]></Node>
<StgValue><ssdm name="linear_weights_10_load_14"/></StgValue>
</operation>

<operation id="537" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:292 %linear_weights_11_load_14 = load i4 %linear_weights_11_addr_1

]]></Node>
<StgValue><ssdm name="linear_weights_11_load_14"/></StgValue>
</operation>

<operation id="538" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:293 %linear_weights_12_load_14 = load i4 %linear_weights_12_addr_1

]]></Node>
<StgValue><ssdm name="linear_weights_12_load_14"/></StgValue>
</operation>

<operation id="539" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:294 %linear_weights_13_load_14 = load i4 %linear_weights_13_addr_1

]]></Node>
<StgValue><ssdm name="linear_weights_13_load_14"/></StgValue>
</operation>

<operation id="540" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:295 %linear_weights_14_load_14 = load i4 %linear_weights_14_addr_1

]]></Node>
<StgValue><ssdm name="linear_weights_14_load_14"/></StgValue>
</operation>

<operation id="541" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:296 %linear_weights_15_load_14 = load i4 %linear_weights_15_addr_1

]]></Node>
<StgValue><ssdm name="linear_weights_15_load_14"/></StgValue>
</operation>

<operation id="542" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="5">
<![CDATA[
VITIS_LOOP_78_2.i.split:297 %i_op_assign_1_13 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i5, i32 %linear_weights_0_load_14, i32 %linear_weights_1_load_14, i32 %linear_weights_2_load_14, i32 %linear_weights_3_load_14, i32 %linear_weights_4_load_14, i32 %linear_weights_5_load_14, i32 %linear_weights_6_load_14, i32 %linear_weights_7_load_14, i32 %linear_weights_8_load_14, i32 %linear_weights_9_load_14, i32 %linear_weights_10_load_14, i32 %linear_weights_11_load_14, i32 %linear_weights_12_load_14, i32 %linear_weights_13_load_14, i32 %linear_weights_14_load_14, i32 %linear_weights_15_load_14, i5 %i_1

]]></Node>
<StgValue><ssdm name="i_op_assign_1_13"/></StgValue>
</operation>

<operation id="543" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="16" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_2.i.split:299 %trunc_ln79_14 = trunc i32 %i_op_assign_1_13

]]></Node>
<StgValue><ssdm name="trunc_ln79_14"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="544" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:129 %linear_weights_15_addr_8 = getelementptr i32 %linear_weights_15, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="linear_weights_15_addr_8"/></StgValue>
</operation>

<operation id="545" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:130 %linear_weights_14_addr_8 = getelementptr i32 %linear_weights_14, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="linear_weights_14_addr_8"/></StgValue>
</operation>

<operation id="546" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:131 %linear_weights_13_addr_8 = getelementptr i32 %linear_weights_13, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="linear_weights_13_addr_8"/></StgValue>
</operation>

<operation id="547" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:132 %linear_weights_12_addr_8 = getelementptr i32 %linear_weights_12, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="linear_weights_12_addr_8"/></StgValue>
</operation>

<operation id="548" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:133 %linear_weights_11_addr_8 = getelementptr i32 %linear_weights_11, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="linear_weights_11_addr_8"/></StgValue>
</operation>

<operation id="549" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:134 %linear_weights_10_addr_8 = getelementptr i32 %linear_weights_10, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="linear_weights_10_addr_8"/></StgValue>
</operation>

<operation id="550" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:135 %linear_weights_9_addr_8 = getelementptr i32 %linear_weights_9, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="linear_weights_9_addr_8"/></StgValue>
</operation>

<operation id="551" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:136 %linear_weights_8_addr_8 = getelementptr i32 %linear_weights_8, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="linear_weights_8_addr_8"/></StgValue>
</operation>

<operation id="552" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:137 %linear_weights_7_addr_8 = getelementptr i32 %linear_weights_7, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="linear_weights_7_addr_8"/></StgValue>
</operation>

<operation id="553" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:138 %linear_weights_6_addr_8 = getelementptr i32 %linear_weights_6, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="linear_weights_6_addr_8"/></StgValue>
</operation>

<operation id="554" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:139 %linear_weights_5_addr_8 = getelementptr i32 %linear_weights_5, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="linear_weights_5_addr_8"/></StgValue>
</operation>

<operation id="555" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:140 %linear_weights_4_addr_8 = getelementptr i32 %linear_weights_4, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="linear_weights_4_addr_8"/></StgValue>
</operation>

<operation id="556" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:141 %linear_weights_3_addr_8 = getelementptr i32 %linear_weights_3, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="linear_weights_3_addr_8"/></StgValue>
</operation>

<operation id="557" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:142 %linear_weights_2_addr_8 = getelementptr i32 %linear_weights_2, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="linear_weights_2_addr_8"/></StgValue>
</operation>

<operation id="558" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:143 %linear_weights_1_addr_8 = getelementptr i32 %linear_weights_1, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="linear_weights_1_addr_8"/></StgValue>
</operation>

<operation id="559" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:144 %linear_weights_0_addr_8 = getelementptr i32 %linear_weights_0, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="linear_weights_0_addr_8"/></StgValue>
</operation>

<operation id="560" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:161 %linear_weights_15_addr_10 = getelementptr i32 %linear_weights_15, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="linear_weights_15_addr_10"/></StgValue>
</operation>

<operation id="561" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:162 %linear_weights_14_addr_10 = getelementptr i32 %linear_weights_14, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="linear_weights_14_addr_10"/></StgValue>
</operation>

<operation id="562" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:163 %linear_weights_13_addr_10 = getelementptr i32 %linear_weights_13, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="linear_weights_13_addr_10"/></StgValue>
</operation>

<operation id="563" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:164 %linear_weights_12_addr_10 = getelementptr i32 %linear_weights_12, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="linear_weights_12_addr_10"/></StgValue>
</operation>

<operation id="564" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:165 %linear_weights_11_addr_10 = getelementptr i32 %linear_weights_11, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="linear_weights_11_addr_10"/></StgValue>
</operation>

<operation id="565" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:166 %linear_weights_10_addr_10 = getelementptr i32 %linear_weights_10, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="linear_weights_10_addr_10"/></StgValue>
</operation>

<operation id="566" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:167 %linear_weights_9_addr_10 = getelementptr i32 %linear_weights_9, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="linear_weights_9_addr_10"/></StgValue>
</operation>

<operation id="567" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:168 %linear_weights_8_addr_10 = getelementptr i32 %linear_weights_8, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="linear_weights_8_addr_10"/></StgValue>
</operation>

<operation id="568" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:169 %linear_weights_7_addr_10 = getelementptr i32 %linear_weights_7, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="linear_weights_7_addr_10"/></StgValue>
</operation>

<operation id="569" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:170 %linear_weights_6_addr_10 = getelementptr i32 %linear_weights_6, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="linear_weights_6_addr_10"/></StgValue>
</operation>

<operation id="570" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:171 %linear_weights_5_addr_10 = getelementptr i32 %linear_weights_5, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="linear_weights_5_addr_10"/></StgValue>
</operation>

<operation id="571" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:172 %linear_weights_4_addr_10 = getelementptr i32 %linear_weights_4, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="linear_weights_4_addr_10"/></StgValue>
</operation>

<operation id="572" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:173 %linear_weights_3_addr_10 = getelementptr i32 %linear_weights_3, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="linear_weights_3_addr_10"/></StgValue>
</operation>

<operation id="573" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:174 %linear_weights_2_addr_10 = getelementptr i32 %linear_weights_2, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="linear_weights_2_addr_10"/></StgValue>
</operation>

<operation id="574" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:175 %linear_weights_1_addr_10 = getelementptr i32 %linear_weights_1, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="linear_weights_1_addr_10"/></StgValue>
</operation>

<operation id="575" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:176 %linear_weights_0_addr_10 = getelementptr i32 %linear_weights_0, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="linear_weights_0_addr_10"/></StgValue>
</operation>

<operation id="576" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:1 %linear_weights_0_load = load i4 %linear_weights_0_addr_15

]]></Node>
<StgValue><ssdm name="linear_weights_0_load"/></StgValue>
</operation>

<operation id="577" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:2 %linear_weights_1_load = load i4 %linear_weights_1_addr_15

]]></Node>
<StgValue><ssdm name="linear_weights_1_load"/></StgValue>
</operation>

<operation id="578" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:3 %linear_weights_2_load = load i4 %linear_weights_2_addr_15

]]></Node>
<StgValue><ssdm name="linear_weights_2_load"/></StgValue>
</operation>

<operation id="579" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:4 %linear_weights_3_load = load i4 %linear_weights_3_addr_15

]]></Node>
<StgValue><ssdm name="linear_weights_3_load"/></StgValue>
</operation>

<operation id="580" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:5 %linear_weights_4_load = load i4 %linear_weights_4_addr_15

]]></Node>
<StgValue><ssdm name="linear_weights_4_load"/></StgValue>
</operation>

<operation id="581" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:6 %linear_weights_5_load = load i4 %linear_weights_5_addr_15

]]></Node>
<StgValue><ssdm name="linear_weights_5_load"/></StgValue>
</operation>

<operation id="582" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:7 %linear_weights_6_load = load i4 %linear_weights_6_addr_15

]]></Node>
<StgValue><ssdm name="linear_weights_6_load"/></StgValue>
</operation>

<operation id="583" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:8 %linear_weights_7_load = load i4 %linear_weights_7_addr_15

]]></Node>
<StgValue><ssdm name="linear_weights_7_load"/></StgValue>
</operation>

<operation id="584" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:9 %linear_weights_8_load = load i4 %linear_weights_8_addr_15

]]></Node>
<StgValue><ssdm name="linear_weights_8_load"/></StgValue>
</operation>

<operation id="585" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:10 %linear_weights_9_load = load i4 %linear_weights_9_addr_15

]]></Node>
<StgValue><ssdm name="linear_weights_9_load"/></StgValue>
</operation>

<operation id="586" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:11 %linear_weights_10_load = load i4 %linear_weights_10_addr_15

]]></Node>
<StgValue><ssdm name="linear_weights_10_load"/></StgValue>
</operation>

<operation id="587" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:12 %linear_weights_11_load = load i4 %linear_weights_11_addr_15

]]></Node>
<StgValue><ssdm name="linear_weights_11_load"/></StgValue>
</operation>

<operation id="588" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:13 %linear_weights_12_load = load i4 %linear_weights_12_addr_15

]]></Node>
<StgValue><ssdm name="linear_weights_12_load"/></StgValue>
</operation>

<operation id="589" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:14 %linear_weights_13_load = load i4 %linear_weights_13_addr_15

]]></Node>
<StgValue><ssdm name="linear_weights_13_load"/></StgValue>
</operation>

<operation id="590" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:15 %linear_weights_14_load = load i4 %linear_weights_14_addr_15

]]></Node>
<StgValue><ssdm name="linear_weights_14_load"/></StgValue>
</operation>

<operation id="591" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:16 %linear_weights_15_load = load i4 %linear_weights_15_addr_15

]]></Node>
<StgValue><ssdm name="linear_weights_15_load"/></StgValue>
</operation>

<operation id="592" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="5">
<![CDATA[
VITIS_LOOP_78_2.i.split:17 %i_op_assign_1 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i5, i32 %linear_weights_0_load, i32 %linear_weights_1_load, i32 %linear_weights_2_load, i32 %linear_weights_3_load, i32 %linear_weights_4_load, i32 %linear_weights_5_load, i32 %linear_weights_6_load, i32 %linear_weights_7_load, i32 %linear_weights_8_load, i32 %linear_weights_9_load, i32 %linear_weights_10_load, i32 %linear_weights_11_load, i32 %linear_weights_12_load, i32 %linear_weights_13_load, i32 %linear_weights_14_load, i32 %linear_weights_15_load, i5 %i_1

]]></Node>
<StgValue><ssdm name="i_op_assign_1"/></StgValue>
</operation>

<operation id="593" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="16" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_2.i.split:19 %trunc_ln79 = trunc i32 %i_op_assign_1

]]></Node>
<StgValue><ssdm name="trunc_ln79"/></StgValue>
</operation>

<operation id="594" st_id="6" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_78_2.i.split:40 %mul_ln79_1 = mul i16 %trunc_ln79_1, i16 %pool_output_read_1

]]></Node>
<StgValue><ssdm name="mul_ln79_1"/></StgValue>
</operation>

<operation id="595" st_id="6" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_78_2.i.split:60 %mul_ln79_2 = mul i16 %trunc_ln79_2, i16 %pool_output_read_2

]]></Node>
<StgValue><ssdm name="mul_ln79_2"/></StgValue>
</operation>

<operation id="596" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:61 %linear_weights_0_load_3 = load i4 %linear_weights_0_addr_12

]]></Node>
<StgValue><ssdm name="linear_weights_0_load_3"/></StgValue>
</operation>

<operation id="597" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:62 %linear_weights_1_load_3 = load i4 %linear_weights_1_addr_12

]]></Node>
<StgValue><ssdm name="linear_weights_1_load_3"/></StgValue>
</operation>

<operation id="598" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:63 %linear_weights_2_load_3 = load i4 %linear_weights_2_addr_12

]]></Node>
<StgValue><ssdm name="linear_weights_2_load_3"/></StgValue>
</operation>

<operation id="599" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:64 %linear_weights_3_load_3 = load i4 %linear_weights_3_addr_12

]]></Node>
<StgValue><ssdm name="linear_weights_3_load_3"/></StgValue>
</operation>

<operation id="600" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:65 %linear_weights_4_load_3 = load i4 %linear_weights_4_addr_12

]]></Node>
<StgValue><ssdm name="linear_weights_4_load_3"/></StgValue>
</operation>

<operation id="601" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:66 %linear_weights_5_load_3 = load i4 %linear_weights_5_addr_12

]]></Node>
<StgValue><ssdm name="linear_weights_5_load_3"/></StgValue>
</operation>

<operation id="602" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:67 %linear_weights_6_load_3 = load i4 %linear_weights_6_addr_12

]]></Node>
<StgValue><ssdm name="linear_weights_6_load_3"/></StgValue>
</operation>

<operation id="603" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:68 %linear_weights_7_load_3 = load i4 %linear_weights_7_addr_12

]]></Node>
<StgValue><ssdm name="linear_weights_7_load_3"/></StgValue>
</operation>

<operation id="604" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:69 %linear_weights_8_load_3 = load i4 %linear_weights_8_addr_12

]]></Node>
<StgValue><ssdm name="linear_weights_8_load_3"/></StgValue>
</operation>

<operation id="605" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:70 %linear_weights_9_load_3 = load i4 %linear_weights_9_addr_12

]]></Node>
<StgValue><ssdm name="linear_weights_9_load_3"/></StgValue>
</operation>

<operation id="606" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:71 %linear_weights_10_load_3 = load i4 %linear_weights_10_addr_12

]]></Node>
<StgValue><ssdm name="linear_weights_10_load_3"/></StgValue>
</operation>

<operation id="607" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:72 %linear_weights_11_load_3 = load i4 %linear_weights_11_addr_12

]]></Node>
<StgValue><ssdm name="linear_weights_11_load_3"/></StgValue>
</operation>

<operation id="608" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:73 %linear_weights_12_load_3 = load i4 %linear_weights_12_addr_12

]]></Node>
<StgValue><ssdm name="linear_weights_12_load_3"/></StgValue>
</operation>

<operation id="609" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:74 %linear_weights_13_load_3 = load i4 %linear_weights_13_addr_12

]]></Node>
<StgValue><ssdm name="linear_weights_13_load_3"/></StgValue>
</operation>

<operation id="610" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:75 %linear_weights_14_load_3 = load i4 %linear_weights_14_addr_12

]]></Node>
<StgValue><ssdm name="linear_weights_14_load_3"/></StgValue>
</operation>

<operation id="611" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:76 %linear_weights_15_load_3 = load i4 %linear_weights_15_addr_12

]]></Node>
<StgValue><ssdm name="linear_weights_15_load_3"/></StgValue>
</operation>

<operation id="612" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="5">
<![CDATA[
VITIS_LOOP_78_2.i.split:77 %i_op_assign_1_3 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i5, i32 %linear_weights_0_load_3, i32 %linear_weights_1_load_3, i32 %linear_weights_2_load_3, i32 %linear_weights_3_load_3, i32 %linear_weights_4_load_3, i32 %linear_weights_5_load_3, i32 %linear_weights_6_load_3, i32 %linear_weights_7_load_3, i32 %linear_weights_8_load_3, i32 %linear_weights_9_load_3, i32 %linear_weights_10_load_3, i32 %linear_weights_11_load_3, i32 %linear_weights_12_load_3, i32 %linear_weights_13_load_3, i32 %linear_weights_14_load_3, i32 %linear_weights_15_load_3, i5 %i_1

]]></Node>
<StgValue><ssdm name="i_op_assign_1_3"/></StgValue>
</operation>

<operation id="613" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="16" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_2.i.split:79 %trunc_ln79_3 = trunc i32 %i_op_assign_1_3

]]></Node>
<StgValue><ssdm name="trunc_ln79_3"/></StgValue>
</operation>

<operation id="614" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
VITIS_LOOP_78_2.i.split:98 %pool_output_read_4 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %pool_output

]]></Node>
<StgValue><ssdm name="pool_output_read_4"/></StgValue>
</operation>

<operation id="615" st_id="6" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_78_2.i.split:100 %mul_ln79_4 = mul i16 %trunc_ln79_4, i16 %pool_output_read_4

]]></Node>
<StgValue><ssdm name="mul_ln79_4"/></StgValue>
</operation>

<operation id="616" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:101 %linear_weights_0_load_5 = load i4 %linear_weights_0_addr_10

]]></Node>
<StgValue><ssdm name="linear_weights_0_load_5"/></StgValue>
</operation>

<operation id="617" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:102 %linear_weights_1_load_5 = load i4 %linear_weights_1_addr_10

]]></Node>
<StgValue><ssdm name="linear_weights_1_load_5"/></StgValue>
</operation>

<operation id="618" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:103 %linear_weights_2_load_5 = load i4 %linear_weights_2_addr_10

]]></Node>
<StgValue><ssdm name="linear_weights_2_load_5"/></StgValue>
</operation>

<operation id="619" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:104 %linear_weights_3_load_5 = load i4 %linear_weights_3_addr_10

]]></Node>
<StgValue><ssdm name="linear_weights_3_load_5"/></StgValue>
</operation>

<operation id="620" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:105 %linear_weights_4_load_5 = load i4 %linear_weights_4_addr_10

]]></Node>
<StgValue><ssdm name="linear_weights_4_load_5"/></StgValue>
</operation>

<operation id="621" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:106 %linear_weights_5_load_5 = load i4 %linear_weights_5_addr_10

]]></Node>
<StgValue><ssdm name="linear_weights_5_load_5"/></StgValue>
</operation>

<operation id="622" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:107 %linear_weights_6_load_5 = load i4 %linear_weights_6_addr_10

]]></Node>
<StgValue><ssdm name="linear_weights_6_load_5"/></StgValue>
</operation>

<operation id="623" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:108 %linear_weights_7_load_5 = load i4 %linear_weights_7_addr_10

]]></Node>
<StgValue><ssdm name="linear_weights_7_load_5"/></StgValue>
</operation>

<operation id="624" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:109 %linear_weights_8_load_5 = load i4 %linear_weights_8_addr_10

]]></Node>
<StgValue><ssdm name="linear_weights_8_load_5"/></StgValue>
</operation>

<operation id="625" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:110 %linear_weights_9_load_5 = load i4 %linear_weights_9_addr_10

]]></Node>
<StgValue><ssdm name="linear_weights_9_load_5"/></StgValue>
</operation>

<operation id="626" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:111 %linear_weights_10_load_5 = load i4 %linear_weights_10_addr_10

]]></Node>
<StgValue><ssdm name="linear_weights_10_load_5"/></StgValue>
</operation>

<operation id="627" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:112 %linear_weights_11_load_5 = load i4 %linear_weights_11_addr_10

]]></Node>
<StgValue><ssdm name="linear_weights_11_load_5"/></StgValue>
</operation>

<operation id="628" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:113 %linear_weights_12_load_5 = load i4 %linear_weights_12_addr_10

]]></Node>
<StgValue><ssdm name="linear_weights_12_load_5"/></StgValue>
</operation>

<operation id="629" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:114 %linear_weights_13_load_5 = load i4 %linear_weights_13_addr_10

]]></Node>
<StgValue><ssdm name="linear_weights_13_load_5"/></StgValue>
</operation>

<operation id="630" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:115 %linear_weights_14_load_5 = load i4 %linear_weights_14_addr_10

]]></Node>
<StgValue><ssdm name="linear_weights_14_load_5"/></StgValue>
</operation>

<operation id="631" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:116 %linear_weights_15_load_5 = load i4 %linear_weights_15_addr_10

]]></Node>
<StgValue><ssdm name="linear_weights_15_load_5"/></StgValue>
</operation>

<operation id="632" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:141 %linear_weights_0_load_7 = load i4 %linear_weights_0_addr_8

]]></Node>
<StgValue><ssdm name="linear_weights_0_load_7"/></StgValue>
</operation>

<operation id="633" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:142 %linear_weights_1_load_7 = load i4 %linear_weights_1_addr_8

]]></Node>
<StgValue><ssdm name="linear_weights_1_load_7"/></StgValue>
</operation>

<operation id="634" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:143 %linear_weights_2_load_7 = load i4 %linear_weights_2_addr_8

]]></Node>
<StgValue><ssdm name="linear_weights_2_load_7"/></StgValue>
</operation>

<operation id="635" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:144 %linear_weights_3_load_7 = load i4 %linear_weights_3_addr_8

]]></Node>
<StgValue><ssdm name="linear_weights_3_load_7"/></StgValue>
</operation>

<operation id="636" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:145 %linear_weights_4_load_7 = load i4 %linear_weights_4_addr_8

]]></Node>
<StgValue><ssdm name="linear_weights_4_load_7"/></StgValue>
</operation>

<operation id="637" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:146 %linear_weights_5_load_7 = load i4 %linear_weights_5_addr_8

]]></Node>
<StgValue><ssdm name="linear_weights_5_load_7"/></StgValue>
</operation>

<operation id="638" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:147 %linear_weights_6_load_7 = load i4 %linear_weights_6_addr_8

]]></Node>
<StgValue><ssdm name="linear_weights_6_load_7"/></StgValue>
</operation>

<operation id="639" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:148 %linear_weights_7_load_7 = load i4 %linear_weights_7_addr_8

]]></Node>
<StgValue><ssdm name="linear_weights_7_load_7"/></StgValue>
</operation>

<operation id="640" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:149 %linear_weights_8_load_7 = load i4 %linear_weights_8_addr_8

]]></Node>
<StgValue><ssdm name="linear_weights_8_load_7"/></StgValue>
</operation>

<operation id="641" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:150 %linear_weights_9_load_7 = load i4 %linear_weights_9_addr_8

]]></Node>
<StgValue><ssdm name="linear_weights_9_load_7"/></StgValue>
</operation>

<operation id="642" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:151 %linear_weights_10_load_7 = load i4 %linear_weights_10_addr_8

]]></Node>
<StgValue><ssdm name="linear_weights_10_load_7"/></StgValue>
</operation>

<operation id="643" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:152 %linear_weights_11_load_7 = load i4 %linear_weights_11_addr_8

]]></Node>
<StgValue><ssdm name="linear_weights_11_load_7"/></StgValue>
</operation>

<operation id="644" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:153 %linear_weights_12_load_7 = load i4 %linear_weights_12_addr_8

]]></Node>
<StgValue><ssdm name="linear_weights_12_load_7"/></StgValue>
</operation>

<operation id="645" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:154 %linear_weights_13_load_7 = load i4 %linear_weights_13_addr_8

]]></Node>
<StgValue><ssdm name="linear_weights_13_load_7"/></StgValue>
</operation>

<operation id="646" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:155 %linear_weights_14_load_7 = load i4 %linear_weights_14_addr_8

]]></Node>
<StgValue><ssdm name="linear_weights_14_load_7"/></StgValue>
</operation>

<operation id="647" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:156 %linear_weights_15_load_7 = load i4 %linear_weights_15_addr_8

]]></Node>
<StgValue><ssdm name="linear_weights_15_load_7"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="648" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:65 %linear_weights_15_addr_4 = getelementptr i32 %linear_weights_15, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="linear_weights_15_addr_4"/></StgValue>
</operation>

<operation id="649" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:66 %linear_weights_14_addr_4 = getelementptr i32 %linear_weights_14, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="linear_weights_14_addr_4"/></StgValue>
</operation>

<operation id="650" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:67 %linear_weights_13_addr_4 = getelementptr i32 %linear_weights_13, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="linear_weights_13_addr_4"/></StgValue>
</operation>

<operation id="651" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:68 %linear_weights_12_addr_4 = getelementptr i32 %linear_weights_12, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="linear_weights_12_addr_4"/></StgValue>
</operation>

<operation id="652" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:69 %linear_weights_11_addr_4 = getelementptr i32 %linear_weights_11, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="linear_weights_11_addr_4"/></StgValue>
</operation>

<operation id="653" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:70 %linear_weights_10_addr_4 = getelementptr i32 %linear_weights_10, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="linear_weights_10_addr_4"/></StgValue>
</operation>

<operation id="654" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:71 %linear_weights_9_addr_4 = getelementptr i32 %linear_weights_9, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="linear_weights_9_addr_4"/></StgValue>
</operation>

<operation id="655" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:72 %linear_weights_8_addr_4 = getelementptr i32 %linear_weights_8, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="linear_weights_8_addr_4"/></StgValue>
</operation>

<operation id="656" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:73 %linear_weights_7_addr_4 = getelementptr i32 %linear_weights_7, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="linear_weights_7_addr_4"/></StgValue>
</operation>

<operation id="657" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:74 %linear_weights_6_addr_4 = getelementptr i32 %linear_weights_6, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="linear_weights_6_addr_4"/></StgValue>
</operation>

<operation id="658" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:75 %linear_weights_5_addr_4 = getelementptr i32 %linear_weights_5, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="linear_weights_5_addr_4"/></StgValue>
</operation>

<operation id="659" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:76 %linear_weights_4_addr_4 = getelementptr i32 %linear_weights_4, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="linear_weights_4_addr_4"/></StgValue>
</operation>

<operation id="660" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:77 %linear_weights_3_addr_4 = getelementptr i32 %linear_weights_3, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="linear_weights_3_addr_4"/></StgValue>
</operation>

<operation id="661" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:78 %linear_weights_2_addr_4 = getelementptr i32 %linear_weights_2, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="linear_weights_2_addr_4"/></StgValue>
</operation>

<operation id="662" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:79 %linear_weights_1_addr_4 = getelementptr i32 %linear_weights_1, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="linear_weights_1_addr_4"/></StgValue>
</operation>

<operation id="663" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:80 %linear_weights_0_addr_4 = getelementptr i32 %linear_weights_0, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="linear_weights_0_addr_4"/></StgValue>
</operation>

<operation id="664" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:97 %linear_weights_15_addr_6 = getelementptr i32 %linear_weights_15, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="linear_weights_15_addr_6"/></StgValue>
</operation>

<operation id="665" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:98 %linear_weights_14_addr_6 = getelementptr i32 %linear_weights_14, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="linear_weights_14_addr_6"/></StgValue>
</operation>

<operation id="666" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:99 %linear_weights_13_addr_6 = getelementptr i32 %linear_weights_13, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="linear_weights_13_addr_6"/></StgValue>
</operation>

<operation id="667" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:100 %linear_weights_12_addr_6 = getelementptr i32 %linear_weights_12, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="linear_weights_12_addr_6"/></StgValue>
</operation>

<operation id="668" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:101 %linear_weights_11_addr_6 = getelementptr i32 %linear_weights_11, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="linear_weights_11_addr_6"/></StgValue>
</operation>

<operation id="669" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:102 %linear_weights_10_addr_6 = getelementptr i32 %linear_weights_10, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="linear_weights_10_addr_6"/></StgValue>
</operation>

<operation id="670" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:103 %linear_weights_9_addr_6 = getelementptr i32 %linear_weights_9, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="linear_weights_9_addr_6"/></StgValue>
</operation>

<operation id="671" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:104 %linear_weights_8_addr_6 = getelementptr i32 %linear_weights_8, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="linear_weights_8_addr_6"/></StgValue>
</operation>

<operation id="672" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:105 %linear_weights_7_addr_6 = getelementptr i32 %linear_weights_7, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="linear_weights_7_addr_6"/></StgValue>
</operation>

<operation id="673" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:106 %linear_weights_6_addr_6 = getelementptr i32 %linear_weights_6, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="linear_weights_6_addr_6"/></StgValue>
</operation>

<operation id="674" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:107 %linear_weights_5_addr_6 = getelementptr i32 %linear_weights_5, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="linear_weights_5_addr_6"/></StgValue>
</operation>

<operation id="675" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:108 %linear_weights_4_addr_6 = getelementptr i32 %linear_weights_4, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="linear_weights_4_addr_6"/></StgValue>
</operation>

<operation id="676" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:109 %linear_weights_3_addr_6 = getelementptr i32 %linear_weights_3, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="linear_weights_3_addr_6"/></StgValue>
</operation>

<operation id="677" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:110 %linear_weights_2_addr_6 = getelementptr i32 %linear_weights_2, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="linear_weights_2_addr_6"/></StgValue>
</operation>

<operation id="678" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:111 %linear_weights_1_addr_6 = getelementptr i32 %linear_weights_1, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="linear_weights_1_addr_6"/></StgValue>
</operation>

<operation id="679" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:112 %linear_weights_0_addr_6 = getelementptr i32 %linear_weights_0, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="linear_weights_0_addr_6"/></StgValue>
</operation>

<operation id="680" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_78_2.i.split:20 %mul_ln79 = mul i16 %trunc_ln79, i16 %pool_output_read

]]></Node>
<StgValue><ssdm name="mul_ln79"/></StgValue>
</operation>

<operation id="681" st_id="7" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_78_2.i.split:60 %mul_ln79_2 = mul i16 %trunc_ln79_2, i16 %pool_output_read_2

]]></Node>
<StgValue><ssdm name="mul_ln79_2"/></StgValue>
</operation>

<operation id="682" st_id="7" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_78_2.i.split:100 %mul_ln79_4 = mul i16 %trunc_ln79_4, i16 %pool_output_read_4

]]></Node>
<StgValue><ssdm name="mul_ln79_4"/></StgValue>
</operation>

<operation id="683" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:101 %linear_weights_0_load_5 = load i4 %linear_weights_0_addr_10

]]></Node>
<StgValue><ssdm name="linear_weights_0_load_5"/></StgValue>
</operation>

<operation id="684" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:102 %linear_weights_1_load_5 = load i4 %linear_weights_1_addr_10

]]></Node>
<StgValue><ssdm name="linear_weights_1_load_5"/></StgValue>
</operation>

<operation id="685" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:103 %linear_weights_2_load_5 = load i4 %linear_weights_2_addr_10

]]></Node>
<StgValue><ssdm name="linear_weights_2_load_5"/></StgValue>
</operation>

<operation id="686" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:104 %linear_weights_3_load_5 = load i4 %linear_weights_3_addr_10

]]></Node>
<StgValue><ssdm name="linear_weights_3_load_5"/></StgValue>
</operation>

<operation id="687" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:105 %linear_weights_4_load_5 = load i4 %linear_weights_4_addr_10

]]></Node>
<StgValue><ssdm name="linear_weights_4_load_5"/></StgValue>
</operation>

<operation id="688" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:106 %linear_weights_5_load_5 = load i4 %linear_weights_5_addr_10

]]></Node>
<StgValue><ssdm name="linear_weights_5_load_5"/></StgValue>
</operation>

<operation id="689" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:107 %linear_weights_6_load_5 = load i4 %linear_weights_6_addr_10

]]></Node>
<StgValue><ssdm name="linear_weights_6_load_5"/></StgValue>
</operation>

<operation id="690" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:108 %linear_weights_7_load_5 = load i4 %linear_weights_7_addr_10

]]></Node>
<StgValue><ssdm name="linear_weights_7_load_5"/></StgValue>
</operation>

<operation id="691" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:109 %linear_weights_8_load_5 = load i4 %linear_weights_8_addr_10

]]></Node>
<StgValue><ssdm name="linear_weights_8_load_5"/></StgValue>
</operation>

<operation id="692" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:110 %linear_weights_9_load_5 = load i4 %linear_weights_9_addr_10

]]></Node>
<StgValue><ssdm name="linear_weights_9_load_5"/></StgValue>
</operation>

<operation id="693" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:111 %linear_weights_10_load_5 = load i4 %linear_weights_10_addr_10

]]></Node>
<StgValue><ssdm name="linear_weights_10_load_5"/></StgValue>
</operation>

<operation id="694" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:112 %linear_weights_11_load_5 = load i4 %linear_weights_11_addr_10

]]></Node>
<StgValue><ssdm name="linear_weights_11_load_5"/></StgValue>
</operation>

<operation id="695" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:113 %linear_weights_12_load_5 = load i4 %linear_weights_12_addr_10

]]></Node>
<StgValue><ssdm name="linear_weights_12_load_5"/></StgValue>
</operation>

<operation id="696" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:114 %linear_weights_13_load_5 = load i4 %linear_weights_13_addr_10

]]></Node>
<StgValue><ssdm name="linear_weights_13_load_5"/></StgValue>
</operation>

<operation id="697" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:115 %linear_weights_14_load_5 = load i4 %linear_weights_14_addr_10

]]></Node>
<StgValue><ssdm name="linear_weights_14_load_5"/></StgValue>
</operation>

<operation id="698" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:116 %linear_weights_15_load_5 = load i4 %linear_weights_15_addr_10

]]></Node>
<StgValue><ssdm name="linear_weights_15_load_5"/></StgValue>
</operation>

<operation id="699" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="5">
<![CDATA[
VITIS_LOOP_78_2.i.split:117 %i_op_assign_1_5 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i5, i32 %linear_weights_0_load_5, i32 %linear_weights_1_load_5, i32 %linear_weights_2_load_5, i32 %linear_weights_3_load_5, i32 %linear_weights_4_load_5, i32 %linear_weights_5_load_5, i32 %linear_weights_6_load_5, i32 %linear_weights_7_load_5, i32 %linear_weights_8_load_5, i32 %linear_weights_9_load_5, i32 %linear_weights_10_load_5, i32 %linear_weights_11_load_5, i32 %linear_weights_12_load_5, i32 %linear_weights_13_load_5, i32 %linear_weights_14_load_5, i32 %linear_weights_15_load_5, i5 %i_1

]]></Node>
<StgValue><ssdm name="i_op_assign_1_5"/></StgValue>
</operation>

<operation id="700" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
VITIS_LOOP_78_2.i.split:118 %pool_output_read_5 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %pool_output

]]></Node>
<StgValue><ssdm name="pool_output_read_5"/></StgValue>
</operation>

<operation id="701" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="16" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_2.i.split:119 %trunc_ln79_5 = trunc i32 %i_op_assign_1_5

]]></Node>
<StgValue><ssdm name="trunc_ln79_5"/></StgValue>
</operation>

<operation id="702" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:141 %linear_weights_0_load_7 = load i4 %linear_weights_0_addr_8

]]></Node>
<StgValue><ssdm name="linear_weights_0_load_7"/></StgValue>
</operation>

<operation id="703" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:142 %linear_weights_1_load_7 = load i4 %linear_weights_1_addr_8

]]></Node>
<StgValue><ssdm name="linear_weights_1_load_7"/></StgValue>
</operation>

<operation id="704" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:143 %linear_weights_2_load_7 = load i4 %linear_weights_2_addr_8

]]></Node>
<StgValue><ssdm name="linear_weights_2_load_7"/></StgValue>
</operation>

<operation id="705" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:144 %linear_weights_3_load_7 = load i4 %linear_weights_3_addr_8

]]></Node>
<StgValue><ssdm name="linear_weights_3_load_7"/></StgValue>
</operation>

<operation id="706" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:145 %linear_weights_4_load_7 = load i4 %linear_weights_4_addr_8

]]></Node>
<StgValue><ssdm name="linear_weights_4_load_7"/></StgValue>
</operation>

<operation id="707" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:146 %linear_weights_5_load_7 = load i4 %linear_weights_5_addr_8

]]></Node>
<StgValue><ssdm name="linear_weights_5_load_7"/></StgValue>
</operation>

<operation id="708" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:147 %linear_weights_6_load_7 = load i4 %linear_weights_6_addr_8

]]></Node>
<StgValue><ssdm name="linear_weights_6_load_7"/></StgValue>
</operation>

<operation id="709" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:148 %linear_weights_7_load_7 = load i4 %linear_weights_7_addr_8

]]></Node>
<StgValue><ssdm name="linear_weights_7_load_7"/></StgValue>
</operation>

<operation id="710" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:149 %linear_weights_8_load_7 = load i4 %linear_weights_8_addr_8

]]></Node>
<StgValue><ssdm name="linear_weights_8_load_7"/></StgValue>
</operation>

<operation id="711" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:150 %linear_weights_9_load_7 = load i4 %linear_weights_9_addr_8

]]></Node>
<StgValue><ssdm name="linear_weights_9_load_7"/></StgValue>
</operation>

<operation id="712" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:151 %linear_weights_10_load_7 = load i4 %linear_weights_10_addr_8

]]></Node>
<StgValue><ssdm name="linear_weights_10_load_7"/></StgValue>
</operation>

<operation id="713" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:152 %linear_weights_11_load_7 = load i4 %linear_weights_11_addr_8

]]></Node>
<StgValue><ssdm name="linear_weights_11_load_7"/></StgValue>
</operation>

<operation id="714" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:153 %linear_weights_12_load_7 = load i4 %linear_weights_12_addr_8

]]></Node>
<StgValue><ssdm name="linear_weights_12_load_7"/></StgValue>
</operation>

<operation id="715" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:154 %linear_weights_13_load_7 = load i4 %linear_weights_13_addr_8

]]></Node>
<StgValue><ssdm name="linear_weights_13_load_7"/></StgValue>
</operation>

<operation id="716" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:155 %linear_weights_14_load_7 = load i4 %linear_weights_14_addr_8

]]></Node>
<StgValue><ssdm name="linear_weights_14_load_7"/></StgValue>
</operation>

<operation id="717" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:156 %linear_weights_15_load_7 = load i4 %linear_weights_15_addr_8

]]></Node>
<StgValue><ssdm name="linear_weights_15_load_7"/></StgValue>
</operation>

<operation id="718" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="5">
<![CDATA[
VITIS_LOOP_78_2.i.split:157 %i_op_assign_1_7 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i5, i32 %linear_weights_0_load_7, i32 %linear_weights_1_load_7, i32 %linear_weights_2_load_7, i32 %linear_weights_3_load_7, i32 %linear_weights_4_load_7, i32 %linear_weights_5_load_7, i32 %linear_weights_6_load_7, i32 %linear_weights_7_load_7, i32 %linear_weights_8_load_7, i32 %linear_weights_9_load_7, i32 %linear_weights_10_load_7, i32 %linear_weights_11_load_7, i32 %linear_weights_12_load_7, i32 %linear_weights_13_load_7, i32 %linear_weights_14_load_7, i32 %linear_weights_15_load_7, i5 %i_1

]]></Node>
<StgValue><ssdm name="i_op_assign_1_7"/></StgValue>
</operation>

<operation id="719" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="16" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_2.i.split:159 %trunc_ln79_7 = trunc i32 %i_op_assign_1_7

]]></Node>
<StgValue><ssdm name="trunc_ln79_7"/></StgValue>
</operation>

<operation id="720" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:181 %linear_weights_0_load_9 = load i4 %linear_weights_0_addr_6

]]></Node>
<StgValue><ssdm name="linear_weights_0_load_9"/></StgValue>
</operation>

<operation id="721" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:182 %linear_weights_1_load_9 = load i4 %linear_weights_1_addr_6

]]></Node>
<StgValue><ssdm name="linear_weights_1_load_9"/></StgValue>
</operation>

<operation id="722" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:183 %linear_weights_2_load_9 = load i4 %linear_weights_2_addr_6

]]></Node>
<StgValue><ssdm name="linear_weights_2_load_9"/></StgValue>
</operation>

<operation id="723" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:184 %linear_weights_3_load_9 = load i4 %linear_weights_3_addr_6

]]></Node>
<StgValue><ssdm name="linear_weights_3_load_9"/></StgValue>
</operation>

<operation id="724" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:185 %linear_weights_4_load_9 = load i4 %linear_weights_4_addr_6

]]></Node>
<StgValue><ssdm name="linear_weights_4_load_9"/></StgValue>
</operation>

<operation id="725" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:186 %linear_weights_5_load_9 = load i4 %linear_weights_5_addr_6

]]></Node>
<StgValue><ssdm name="linear_weights_5_load_9"/></StgValue>
</operation>

<operation id="726" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:187 %linear_weights_6_load_9 = load i4 %linear_weights_6_addr_6

]]></Node>
<StgValue><ssdm name="linear_weights_6_load_9"/></StgValue>
</operation>

<operation id="727" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:188 %linear_weights_7_load_9 = load i4 %linear_weights_7_addr_6

]]></Node>
<StgValue><ssdm name="linear_weights_7_load_9"/></StgValue>
</operation>

<operation id="728" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:189 %linear_weights_8_load_9 = load i4 %linear_weights_8_addr_6

]]></Node>
<StgValue><ssdm name="linear_weights_8_load_9"/></StgValue>
</operation>

<operation id="729" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:190 %linear_weights_9_load_9 = load i4 %linear_weights_9_addr_6

]]></Node>
<StgValue><ssdm name="linear_weights_9_load_9"/></StgValue>
</operation>

<operation id="730" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:191 %linear_weights_10_load_9 = load i4 %linear_weights_10_addr_6

]]></Node>
<StgValue><ssdm name="linear_weights_10_load_9"/></StgValue>
</operation>

<operation id="731" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:192 %linear_weights_11_load_9 = load i4 %linear_weights_11_addr_6

]]></Node>
<StgValue><ssdm name="linear_weights_11_load_9"/></StgValue>
</operation>

<operation id="732" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:193 %linear_weights_12_load_9 = load i4 %linear_weights_12_addr_6

]]></Node>
<StgValue><ssdm name="linear_weights_12_load_9"/></StgValue>
</operation>

<operation id="733" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:194 %linear_weights_13_load_9 = load i4 %linear_weights_13_addr_6

]]></Node>
<StgValue><ssdm name="linear_weights_13_load_9"/></StgValue>
</operation>

<operation id="734" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:195 %linear_weights_14_load_9 = load i4 %linear_weights_14_addr_6

]]></Node>
<StgValue><ssdm name="linear_weights_14_load_9"/></StgValue>
</operation>

<operation id="735" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:196 %linear_weights_15_load_9 = load i4 %linear_weights_15_addr_6

]]></Node>
<StgValue><ssdm name="linear_weights_15_load_9"/></StgValue>
</operation>

<operation id="736" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:221 %linear_weights_0_load_11 = load i4 %linear_weights_0_addr_4

]]></Node>
<StgValue><ssdm name="linear_weights_0_load_11"/></StgValue>
</operation>

<operation id="737" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:222 %linear_weights_1_load_11 = load i4 %linear_weights_1_addr_4

]]></Node>
<StgValue><ssdm name="linear_weights_1_load_11"/></StgValue>
</operation>

<operation id="738" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:223 %linear_weights_2_load_11 = load i4 %linear_weights_2_addr_4

]]></Node>
<StgValue><ssdm name="linear_weights_2_load_11"/></StgValue>
</operation>

<operation id="739" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:224 %linear_weights_3_load_11 = load i4 %linear_weights_3_addr_4

]]></Node>
<StgValue><ssdm name="linear_weights_3_load_11"/></StgValue>
</operation>

<operation id="740" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:225 %linear_weights_4_load_11 = load i4 %linear_weights_4_addr_4

]]></Node>
<StgValue><ssdm name="linear_weights_4_load_11"/></StgValue>
</operation>

<operation id="741" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:226 %linear_weights_5_load_11 = load i4 %linear_weights_5_addr_4

]]></Node>
<StgValue><ssdm name="linear_weights_5_load_11"/></StgValue>
</operation>

<operation id="742" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:227 %linear_weights_6_load_11 = load i4 %linear_weights_6_addr_4

]]></Node>
<StgValue><ssdm name="linear_weights_6_load_11"/></StgValue>
</operation>

<operation id="743" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:228 %linear_weights_7_load_11 = load i4 %linear_weights_7_addr_4

]]></Node>
<StgValue><ssdm name="linear_weights_7_load_11"/></StgValue>
</operation>

<operation id="744" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:229 %linear_weights_8_load_11 = load i4 %linear_weights_8_addr_4

]]></Node>
<StgValue><ssdm name="linear_weights_8_load_11"/></StgValue>
</operation>

<operation id="745" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:230 %linear_weights_9_load_11 = load i4 %linear_weights_9_addr_4

]]></Node>
<StgValue><ssdm name="linear_weights_9_load_11"/></StgValue>
</operation>

<operation id="746" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:231 %linear_weights_10_load_11 = load i4 %linear_weights_10_addr_4

]]></Node>
<StgValue><ssdm name="linear_weights_10_load_11"/></StgValue>
</operation>

<operation id="747" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:232 %linear_weights_11_load_11 = load i4 %linear_weights_11_addr_4

]]></Node>
<StgValue><ssdm name="linear_weights_11_load_11"/></StgValue>
</operation>

<operation id="748" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:233 %linear_weights_12_load_11 = load i4 %linear_weights_12_addr_4

]]></Node>
<StgValue><ssdm name="linear_weights_12_load_11"/></StgValue>
</operation>

<operation id="749" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:234 %linear_weights_13_load_11 = load i4 %linear_weights_13_addr_4

]]></Node>
<StgValue><ssdm name="linear_weights_13_load_11"/></StgValue>
</operation>

<operation id="750" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:235 %linear_weights_14_load_11 = load i4 %linear_weights_14_addr_4

]]></Node>
<StgValue><ssdm name="linear_weights_14_load_11"/></StgValue>
</operation>

<operation id="751" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:236 %linear_weights_15_load_11 = load i4 %linear_weights_15_addr_4

]]></Node>
<StgValue><ssdm name="linear_weights_15_load_11"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="752" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:1 %linear_weights_15_addr = getelementptr i32 %linear_weights_15, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="linear_weights_15_addr"/></StgValue>
</operation>

<operation id="753" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:2 %linear_weights_14_addr = getelementptr i32 %linear_weights_14, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="linear_weights_14_addr"/></StgValue>
</operation>

<operation id="754" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:3 %linear_weights_13_addr = getelementptr i32 %linear_weights_13, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="linear_weights_13_addr"/></StgValue>
</operation>

<operation id="755" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:4 %linear_weights_12_addr = getelementptr i32 %linear_weights_12, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="linear_weights_12_addr"/></StgValue>
</operation>

<operation id="756" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:5 %linear_weights_11_addr = getelementptr i32 %linear_weights_11, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="linear_weights_11_addr"/></StgValue>
</operation>

<operation id="757" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:6 %linear_weights_10_addr = getelementptr i32 %linear_weights_10, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="linear_weights_10_addr"/></StgValue>
</operation>

<operation id="758" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:7 %linear_weights_9_addr = getelementptr i32 %linear_weights_9, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="linear_weights_9_addr"/></StgValue>
</operation>

<operation id="759" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:8 %linear_weights_8_addr = getelementptr i32 %linear_weights_8, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="linear_weights_8_addr"/></StgValue>
</operation>

<operation id="760" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:9 %linear_weights_7_addr = getelementptr i32 %linear_weights_7, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="linear_weights_7_addr"/></StgValue>
</operation>

<operation id="761" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:10 %linear_weights_6_addr = getelementptr i32 %linear_weights_6, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="linear_weights_6_addr"/></StgValue>
</operation>

<operation id="762" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:11 %linear_weights_5_addr = getelementptr i32 %linear_weights_5, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="linear_weights_5_addr"/></StgValue>
</operation>

<operation id="763" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:12 %linear_weights_4_addr = getelementptr i32 %linear_weights_4, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="linear_weights_4_addr"/></StgValue>
</operation>

<operation id="764" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:13 %linear_weights_3_addr = getelementptr i32 %linear_weights_3, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="linear_weights_3_addr"/></StgValue>
</operation>

<operation id="765" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:14 %linear_weights_2_addr = getelementptr i32 %linear_weights_2, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="linear_weights_2_addr"/></StgValue>
</operation>

<operation id="766" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:15 %linear_weights_1_addr = getelementptr i32 %linear_weights_1, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="linear_weights_1_addr"/></StgValue>
</operation>

<operation id="767" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:16 %linear_weights_0_addr = getelementptr i32 %linear_weights_0, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="linear_weights_0_addr"/></StgValue>
</operation>

<operation id="768" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:33 %linear_weights_15_addr_2 = getelementptr i32 %linear_weights_15, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="linear_weights_15_addr_2"/></StgValue>
</operation>

<operation id="769" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:34 %linear_weights_14_addr_2 = getelementptr i32 %linear_weights_14, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="linear_weights_14_addr_2"/></StgValue>
</operation>

<operation id="770" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:35 %linear_weights_13_addr_2 = getelementptr i32 %linear_weights_13, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="linear_weights_13_addr_2"/></StgValue>
</operation>

<operation id="771" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:36 %linear_weights_12_addr_2 = getelementptr i32 %linear_weights_12, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="linear_weights_12_addr_2"/></StgValue>
</operation>

<operation id="772" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:37 %linear_weights_11_addr_2 = getelementptr i32 %linear_weights_11, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="linear_weights_11_addr_2"/></StgValue>
</operation>

<operation id="773" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:38 %linear_weights_10_addr_2 = getelementptr i32 %linear_weights_10, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="linear_weights_10_addr_2"/></StgValue>
</operation>

<operation id="774" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:39 %linear_weights_9_addr_2 = getelementptr i32 %linear_weights_9, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="linear_weights_9_addr_2"/></StgValue>
</operation>

<operation id="775" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:40 %linear_weights_8_addr_2 = getelementptr i32 %linear_weights_8, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="linear_weights_8_addr_2"/></StgValue>
</operation>

<operation id="776" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:41 %linear_weights_7_addr_2 = getelementptr i32 %linear_weights_7, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="linear_weights_7_addr_2"/></StgValue>
</operation>

<operation id="777" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:42 %linear_weights_6_addr_2 = getelementptr i32 %linear_weights_6, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="linear_weights_6_addr_2"/></StgValue>
</operation>

<operation id="778" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:43 %linear_weights_5_addr_2 = getelementptr i32 %linear_weights_5, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="linear_weights_5_addr_2"/></StgValue>
</operation>

<operation id="779" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:44 %linear_weights_4_addr_2 = getelementptr i32 %linear_weights_4, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="linear_weights_4_addr_2"/></StgValue>
</operation>

<operation id="780" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:45 %linear_weights_3_addr_2 = getelementptr i32 %linear_weights_3, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="linear_weights_3_addr_2"/></StgValue>
</operation>

<operation id="781" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:46 %linear_weights_2_addr_2 = getelementptr i32 %linear_weights_2, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="linear_weights_2_addr_2"/></StgValue>
</operation>

<operation id="782" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:47 %linear_weights_1_addr_2 = getelementptr i32 %linear_weights_1, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="linear_weights_1_addr_2"/></StgValue>
</operation>

<operation id="783" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:48 %linear_weights_0_addr_2 = getelementptr i32 %linear_weights_0, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="linear_weights_0_addr_2"/></StgValue>
</operation>

<operation id="784" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_78_2.i:257 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="785" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_78_2.i:259 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="786" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_78_2.i.split:20 %mul_ln79 = mul i16 %trunc_ln79, i16 %pool_output_read

]]></Node>
<StgValue><ssdm name="mul_ln79"/></StgValue>
</operation>

<operation id="787" st_id="8" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_78_2.i.split:100 %mul_ln79_4 = mul i16 %trunc_ln79_4, i16 %pool_output_read_4

]]></Node>
<StgValue><ssdm name="mul_ln79_4"/></StgValue>
</operation>

<operation id="788" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
VITIS_LOOP_78_2.i.split:138 %pool_output_read_6 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %pool_output

]]></Node>
<StgValue><ssdm name="pool_output_read_6"/></StgValue>
</operation>

<operation id="789" st_id="8" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_78_2.i.split:140 %mul_ln79_6 = mul i16 %trunc_ln79_6, i16 %pool_output_read_6

]]></Node>
<StgValue><ssdm name="mul_ln79_6"/></StgValue>
</operation>

<operation id="790" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:181 %linear_weights_0_load_9 = load i4 %linear_weights_0_addr_6

]]></Node>
<StgValue><ssdm name="linear_weights_0_load_9"/></StgValue>
</operation>

<operation id="791" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:182 %linear_weights_1_load_9 = load i4 %linear_weights_1_addr_6

]]></Node>
<StgValue><ssdm name="linear_weights_1_load_9"/></StgValue>
</operation>

<operation id="792" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:183 %linear_weights_2_load_9 = load i4 %linear_weights_2_addr_6

]]></Node>
<StgValue><ssdm name="linear_weights_2_load_9"/></StgValue>
</operation>

<operation id="793" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:184 %linear_weights_3_load_9 = load i4 %linear_weights_3_addr_6

]]></Node>
<StgValue><ssdm name="linear_weights_3_load_9"/></StgValue>
</operation>

<operation id="794" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:185 %linear_weights_4_load_9 = load i4 %linear_weights_4_addr_6

]]></Node>
<StgValue><ssdm name="linear_weights_4_load_9"/></StgValue>
</operation>

<operation id="795" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:186 %linear_weights_5_load_9 = load i4 %linear_weights_5_addr_6

]]></Node>
<StgValue><ssdm name="linear_weights_5_load_9"/></StgValue>
</operation>

<operation id="796" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:187 %linear_weights_6_load_9 = load i4 %linear_weights_6_addr_6

]]></Node>
<StgValue><ssdm name="linear_weights_6_load_9"/></StgValue>
</operation>

<operation id="797" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:188 %linear_weights_7_load_9 = load i4 %linear_weights_7_addr_6

]]></Node>
<StgValue><ssdm name="linear_weights_7_load_9"/></StgValue>
</operation>

<operation id="798" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:189 %linear_weights_8_load_9 = load i4 %linear_weights_8_addr_6

]]></Node>
<StgValue><ssdm name="linear_weights_8_load_9"/></StgValue>
</operation>

<operation id="799" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:190 %linear_weights_9_load_9 = load i4 %linear_weights_9_addr_6

]]></Node>
<StgValue><ssdm name="linear_weights_9_load_9"/></StgValue>
</operation>

<operation id="800" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:191 %linear_weights_10_load_9 = load i4 %linear_weights_10_addr_6

]]></Node>
<StgValue><ssdm name="linear_weights_10_load_9"/></StgValue>
</operation>

<operation id="801" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:192 %linear_weights_11_load_9 = load i4 %linear_weights_11_addr_6

]]></Node>
<StgValue><ssdm name="linear_weights_11_load_9"/></StgValue>
</operation>

<operation id="802" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:193 %linear_weights_12_load_9 = load i4 %linear_weights_12_addr_6

]]></Node>
<StgValue><ssdm name="linear_weights_12_load_9"/></StgValue>
</operation>

<operation id="803" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:194 %linear_weights_13_load_9 = load i4 %linear_weights_13_addr_6

]]></Node>
<StgValue><ssdm name="linear_weights_13_load_9"/></StgValue>
</operation>

<operation id="804" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:195 %linear_weights_14_load_9 = load i4 %linear_weights_14_addr_6

]]></Node>
<StgValue><ssdm name="linear_weights_14_load_9"/></StgValue>
</operation>

<operation id="805" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:196 %linear_weights_15_load_9 = load i4 %linear_weights_15_addr_6

]]></Node>
<StgValue><ssdm name="linear_weights_15_load_9"/></StgValue>
</operation>

<operation id="806" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="5">
<![CDATA[
VITIS_LOOP_78_2.i.split:197 %i_op_assign_1_9 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i5, i32 %linear_weights_0_load_9, i32 %linear_weights_1_load_9, i32 %linear_weights_2_load_9, i32 %linear_weights_3_load_9, i32 %linear_weights_4_load_9, i32 %linear_weights_5_load_9, i32 %linear_weights_6_load_9, i32 %linear_weights_7_load_9, i32 %linear_weights_8_load_9, i32 %linear_weights_9_load_9, i32 %linear_weights_10_load_9, i32 %linear_weights_11_load_9, i32 %linear_weights_12_load_9, i32 %linear_weights_13_load_9, i32 %linear_weights_14_load_9, i32 %linear_weights_15_load_9, i5 %i_1

]]></Node>
<StgValue><ssdm name="i_op_assign_1_9"/></StgValue>
</operation>

<operation id="807" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="16" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_2.i.split:199 %trunc_ln79_9 = trunc i32 %i_op_assign_1_9

]]></Node>
<StgValue><ssdm name="trunc_ln79_9"/></StgValue>
</operation>

<operation id="808" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:221 %linear_weights_0_load_11 = load i4 %linear_weights_0_addr_4

]]></Node>
<StgValue><ssdm name="linear_weights_0_load_11"/></StgValue>
</operation>

<operation id="809" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:222 %linear_weights_1_load_11 = load i4 %linear_weights_1_addr_4

]]></Node>
<StgValue><ssdm name="linear_weights_1_load_11"/></StgValue>
</operation>

<operation id="810" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:223 %linear_weights_2_load_11 = load i4 %linear_weights_2_addr_4

]]></Node>
<StgValue><ssdm name="linear_weights_2_load_11"/></StgValue>
</operation>

<operation id="811" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:224 %linear_weights_3_load_11 = load i4 %linear_weights_3_addr_4

]]></Node>
<StgValue><ssdm name="linear_weights_3_load_11"/></StgValue>
</operation>

<operation id="812" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:225 %linear_weights_4_load_11 = load i4 %linear_weights_4_addr_4

]]></Node>
<StgValue><ssdm name="linear_weights_4_load_11"/></StgValue>
</operation>

<operation id="813" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:226 %linear_weights_5_load_11 = load i4 %linear_weights_5_addr_4

]]></Node>
<StgValue><ssdm name="linear_weights_5_load_11"/></StgValue>
</operation>

<operation id="814" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:227 %linear_weights_6_load_11 = load i4 %linear_weights_6_addr_4

]]></Node>
<StgValue><ssdm name="linear_weights_6_load_11"/></StgValue>
</operation>

<operation id="815" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:228 %linear_weights_7_load_11 = load i4 %linear_weights_7_addr_4

]]></Node>
<StgValue><ssdm name="linear_weights_7_load_11"/></StgValue>
</operation>

<operation id="816" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:229 %linear_weights_8_load_11 = load i4 %linear_weights_8_addr_4

]]></Node>
<StgValue><ssdm name="linear_weights_8_load_11"/></StgValue>
</operation>

<operation id="817" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:230 %linear_weights_9_load_11 = load i4 %linear_weights_9_addr_4

]]></Node>
<StgValue><ssdm name="linear_weights_9_load_11"/></StgValue>
</operation>

<operation id="818" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:231 %linear_weights_10_load_11 = load i4 %linear_weights_10_addr_4

]]></Node>
<StgValue><ssdm name="linear_weights_10_load_11"/></StgValue>
</operation>

<operation id="819" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:232 %linear_weights_11_load_11 = load i4 %linear_weights_11_addr_4

]]></Node>
<StgValue><ssdm name="linear_weights_11_load_11"/></StgValue>
</operation>

<operation id="820" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:233 %linear_weights_12_load_11 = load i4 %linear_weights_12_addr_4

]]></Node>
<StgValue><ssdm name="linear_weights_12_load_11"/></StgValue>
</operation>

<operation id="821" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:234 %linear_weights_13_load_11 = load i4 %linear_weights_13_addr_4

]]></Node>
<StgValue><ssdm name="linear_weights_13_load_11"/></StgValue>
</operation>

<operation id="822" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:235 %linear_weights_14_load_11 = load i4 %linear_weights_14_addr_4

]]></Node>
<StgValue><ssdm name="linear_weights_14_load_11"/></StgValue>
</operation>

<operation id="823" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:236 %linear_weights_15_load_11 = load i4 %linear_weights_15_addr_4

]]></Node>
<StgValue><ssdm name="linear_weights_15_load_11"/></StgValue>
</operation>

<operation id="824" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="5">
<![CDATA[
VITIS_LOOP_78_2.i.split:237 %i_op_assign_1_10 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i5, i32 %linear_weights_0_load_11, i32 %linear_weights_1_load_11, i32 %linear_weights_2_load_11, i32 %linear_weights_3_load_11, i32 %linear_weights_4_load_11, i32 %linear_weights_5_load_11, i32 %linear_weights_6_load_11, i32 %linear_weights_7_load_11, i32 %linear_weights_8_load_11, i32 %linear_weights_9_load_11, i32 %linear_weights_10_load_11, i32 %linear_weights_11_load_11, i32 %linear_weights_12_load_11, i32 %linear_weights_13_load_11, i32 %linear_weights_14_load_11, i32 %linear_weights_15_load_11, i5 %i_1

]]></Node>
<StgValue><ssdm name="i_op_assign_1_10"/></StgValue>
</operation>

<operation id="825" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="16" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_2.i.split:239 %trunc_ln79_11 = trunc i32 %i_op_assign_1_10

]]></Node>
<StgValue><ssdm name="trunc_ln79_11"/></StgValue>
</operation>

<operation id="826" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:261 %linear_weights_0_load_13 = load i4 %linear_weights_0_addr_2

]]></Node>
<StgValue><ssdm name="linear_weights_0_load_13"/></StgValue>
</operation>

<operation id="827" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:262 %linear_weights_1_load_13 = load i4 %linear_weights_1_addr_2

]]></Node>
<StgValue><ssdm name="linear_weights_1_load_13"/></StgValue>
</operation>

<operation id="828" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:263 %linear_weights_2_load_13 = load i4 %linear_weights_2_addr_2

]]></Node>
<StgValue><ssdm name="linear_weights_2_load_13"/></StgValue>
</operation>

<operation id="829" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:264 %linear_weights_3_load_13 = load i4 %linear_weights_3_addr_2

]]></Node>
<StgValue><ssdm name="linear_weights_3_load_13"/></StgValue>
</operation>

<operation id="830" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:265 %linear_weights_4_load_13 = load i4 %linear_weights_4_addr_2

]]></Node>
<StgValue><ssdm name="linear_weights_4_load_13"/></StgValue>
</operation>

<operation id="831" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:266 %linear_weights_5_load_13 = load i4 %linear_weights_5_addr_2

]]></Node>
<StgValue><ssdm name="linear_weights_5_load_13"/></StgValue>
</operation>

<operation id="832" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:267 %linear_weights_6_load_13 = load i4 %linear_weights_6_addr_2

]]></Node>
<StgValue><ssdm name="linear_weights_6_load_13"/></StgValue>
</operation>

<operation id="833" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:268 %linear_weights_7_load_13 = load i4 %linear_weights_7_addr_2

]]></Node>
<StgValue><ssdm name="linear_weights_7_load_13"/></StgValue>
</operation>

<operation id="834" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:269 %linear_weights_8_load_13 = load i4 %linear_weights_8_addr_2

]]></Node>
<StgValue><ssdm name="linear_weights_8_load_13"/></StgValue>
</operation>

<operation id="835" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:270 %linear_weights_9_load_13 = load i4 %linear_weights_9_addr_2

]]></Node>
<StgValue><ssdm name="linear_weights_9_load_13"/></StgValue>
</operation>

<operation id="836" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:271 %linear_weights_10_load_13 = load i4 %linear_weights_10_addr_2

]]></Node>
<StgValue><ssdm name="linear_weights_10_load_13"/></StgValue>
</operation>

<operation id="837" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:272 %linear_weights_11_load_13 = load i4 %linear_weights_11_addr_2

]]></Node>
<StgValue><ssdm name="linear_weights_11_load_13"/></StgValue>
</operation>

<operation id="838" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:273 %linear_weights_12_load_13 = load i4 %linear_weights_12_addr_2

]]></Node>
<StgValue><ssdm name="linear_weights_12_load_13"/></StgValue>
</operation>

<operation id="839" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:274 %linear_weights_13_load_13 = load i4 %linear_weights_13_addr_2

]]></Node>
<StgValue><ssdm name="linear_weights_13_load_13"/></StgValue>
</operation>

<operation id="840" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:275 %linear_weights_14_load_13 = load i4 %linear_weights_14_addr_2

]]></Node>
<StgValue><ssdm name="linear_weights_14_load_13"/></StgValue>
</operation>

<operation id="841" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:276 %linear_weights_15_load_13 = load i4 %linear_weights_15_addr_2

]]></Node>
<StgValue><ssdm name="linear_weights_15_load_13"/></StgValue>
</operation>

<operation id="842" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:301 %linear_weights_0_load_15 = load i4 %linear_weights_0_addr

]]></Node>
<StgValue><ssdm name="linear_weights_0_load_15"/></StgValue>
</operation>

<operation id="843" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:302 %linear_weights_1_load_15 = load i4 %linear_weights_1_addr

]]></Node>
<StgValue><ssdm name="linear_weights_1_load_15"/></StgValue>
</operation>

<operation id="844" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:303 %linear_weights_2_load_15 = load i4 %linear_weights_2_addr

]]></Node>
<StgValue><ssdm name="linear_weights_2_load_15"/></StgValue>
</operation>

<operation id="845" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:304 %linear_weights_3_load_15 = load i4 %linear_weights_3_addr

]]></Node>
<StgValue><ssdm name="linear_weights_3_load_15"/></StgValue>
</operation>

<operation id="846" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:305 %linear_weights_4_load_15 = load i4 %linear_weights_4_addr

]]></Node>
<StgValue><ssdm name="linear_weights_4_load_15"/></StgValue>
</operation>

<operation id="847" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:306 %linear_weights_5_load_15 = load i4 %linear_weights_5_addr

]]></Node>
<StgValue><ssdm name="linear_weights_5_load_15"/></StgValue>
</operation>

<operation id="848" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:307 %linear_weights_6_load_15 = load i4 %linear_weights_6_addr

]]></Node>
<StgValue><ssdm name="linear_weights_6_load_15"/></StgValue>
</operation>

<operation id="849" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:308 %linear_weights_7_load_15 = load i4 %linear_weights_7_addr

]]></Node>
<StgValue><ssdm name="linear_weights_7_load_15"/></StgValue>
</operation>

<operation id="850" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:309 %linear_weights_8_load_15 = load i4 %linear_weights_8_addr

]]></Node>
<StgValue><ssdm name="linear_weights_8_load_15"/></StgValue>
</operation>

<operation id="851" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:310 %linear_weights_9_load_15 = load i4 %linear_weights_9_addr

]]></Node>
<StgValue><ssdm name="linear_weights_9_load_15"/></StgValue>
</operation>

<operation id="852" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:311 %linear_weights_10_load_15 = load i4 %linear_weights_10_addr

]]></Node>
<StgValue><ssdm name="linear_weights_10_load_15"/></StgValue>
</operation>

<operation id="853" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:312 %linear_weights_11_load_15 = load i4 %linear_weights_11_addr

]]></Node>
<StgValue><ssdm name="linear_weights_11_load_15"/></StgValue>
</operation>

<operation id="854" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:313 %linear_weights_12_load_15 = load i4 %linear_weights_12_addr

]]></Node>
<StgValue><ssdm name="linear_weights_12_load_15"/></StgValue>
</operation>

<operation id="855" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:314 %linear_weights_13_load_15 = load i4 %linear_weights_13_addr

]]></Node>
<StgValue><ssdm name="linear_weights_13_load_15"/></StgValue>
</operation>

<operation id="856" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:315 %linear_weights_14_load_15 = load i4 %linear_weights_14_addr

]]></Node>
<StgValue><ssdm name="linear_weights_14_load_15"/></StgValue>
</operation>

<operation id="857" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:316 %linear_weights_15_load_15 = load i4 %linear_weights_15_addr

]]></Node>
<StgValue><ssdm name="linear_weights_15_load_15"/></StgValue>
</operation>

<operation id="972" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="0">
<![CDATA[
_Z6linearRN3hls6streamI6ap_intILi16EELi0EEES4_PA16_KiPS5_.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="858" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_78_2.i.split:20 %mul_ln79 = mul i16 %trunc_ln79, i16 %pool_output_read

]]></Node>
<StgValue><ssdm name="mul_ln79"/></StgValue>
</operation>

<operation id="859" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_78_2.i.split:80 %mul_ln79_3 = mul i16 %trunc_ln79_3, i16 %pool_output_read_3

]]></Node>
<StgValue><ssdm name="mul_ln79_3"/></StgValue>
</operation>

<operation id="860" st_id="9" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_78_2.i.split:100 %mul_ln79_4 = mul i16 %trunc_ln79_4, i16 %pool_output_read_4

]]></Node>
<StgValue><ssdm name="mul_ln79_4"/></StgValue>
</operation>

<operation id="861" st_id="9" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_78_2.i.split:140 %mul_ln79_6 = mul i16 %trunc_ln79_6, i16 %pool_output_read_6

]]></Node>
<StgValue><ssdm name="mul_ln79_6"/></StgValue>
</operation>

<operation id="862" st_id="9" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
VITIS_LOOP_78_2.i.split:158 %pool_output_read_7 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %pool_output

]]></Node>
<StgValue><ssdm name="pool_output_read_7"/></StgValue>
</operation>

<operation id="863" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:261 %linear_weights_0_load_13 = load i4 %linear_weights_0_addr_2

]]></Node>
<StgValue><ssdm name="linear_weights_0_load_13"/></StgValue>
</operation>

<operation id="864" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:262 %linear_weights_1_load_13 = load i4 %linear_weights_1_addr_2

]]></Node>
<StgValue><ssdm name="linear_weights_1_load_13"/></StgValue>
</operation>

<operation id="865" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:263 %linear_weights_2_load_13 = load i4 %linear_weights_2_addr_2

]]></Node>
<StgValue><ssdm name="linear_weights_2_load_13"/></StgValue>
</operation>

<operation id="866" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:264 %linear_weights_3_load_13 = load i4 %linear_weights_3_addr_2

]]></Node>
<StgValue><ssdm name="linear_weights_3_load_13"/></StgValue>
</operation>

<operation id="867" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:265 %linear_weights_4_load_13 = load i4 %linear_weights_4_addr_2

]]></Node>
<StgValue><ssdm name="linear_weights_4_load_13"/></StgValue>
</operation>

<operation id="868" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:266 %linear_weights_5_load_13 = load i4 %linear_weights_5_addr_2

]]></Node>
<StgValue><ssdm name="linear_weights_5_load_13"/></StgValue>
</operation>

<operation id="869" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:267 %linear_weights_6_load_13 = load i4 %linear_weights_6_addr_2

]]></Node>
<StgValue><ssdm name="linear_weights_6_load_13"/></StgValue>
</operation>

<operation id="870" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:268 %linear_weights_7_load_13 = load i4 %linear_weights_7_addr_2

]]></Node>
<StgValue><ssdm name="linear_weights_7_load_13"/></StgValue>
</operation>

<operation id="871" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:269 %linear_weights_8_load_13 = load i4 %linear_weights_8_addr_2

]]></Node>
<StgValue><ssdm name="linear_weights_8_load_13"/></StgValue>
</operation>

<operation id="872" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:270 %linear_weights_9_load_13 = load i4 %linear_weights_9_addr_2

]]></Node>
<StgValue><ssdm name="linear_weights_9_load_13"/></StgValue>
</operation>

<operation id="873" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:271 %linear_weights_10_load_13 = load i4 %linear_weights_10_addr_2

]]></Node>
<StgValue><ssdm name="linear_weights_10_load_13"/></StgValue>
</operation>

<operation id="874" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:272 %linear_weights_11_load_13 = load i4 %linear_weights_11_addr_2

]]></Node>
<StgValue><ssdm name="linear_weights_11_load_13"/></StgValue>
</operation>

<operation id="875" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:273 %linear_weights_12_load_13 = load i4 %linear_weights_12_addr_2

]]></Node>
<StgValue><ssdm name="linear_weights_12_load_13"/></StgValue>
</operation>

<operation id="876" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:274 %linear_weights_13_load_13 = load i4 %linear_weights_13_addr_2

]]></Node>
<StgValue><ssdm name="linear_weights_13_load_13"/></StgValue>
</operation>

<operation id="877" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:275 %linear_weights_14_load_13 = load i4 %linear_weights_14_addr_2

]]></Node>
<StgValue><ssdm name="linear_weights_14_load_13"/></StgValue>
</operation>

<operation id="878" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:276 %linear_weights_15_load_13 = load i4 %linear_weights_15_addr_2

]]></Node>
<StgValue><ssdm name="linear_weights_15_load_13"/></StgValue>
</operation>

<operation id="879" st_id="9" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="5">
<![CDATA[
VITIS_LOOP_78_2.i.split:277 %i_op_assign_1_12 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i5, i32 %linear_weights_0_load_13, i32 %linear_weights_1_load_13, i32 %linear_weights_2_load_13, i32 %linear_weights_3_load_13, i32 %linear_weights_4_load_13, i32 %linear_weights_5_load_13, i32 %linear_weights_6_load_13, i32 %linear_weights_7_load_13, i32 %linear_weights_8_load_13, i32 %linear_weights_9_load_13, i32 %linear_weights_10_load_13, i32 %linear_weights_11_load_13, i32 %linear_weights_12_load_13, i32 %linear_weights_13_load_13, i32 %linear_weights_14_load_13, i32 %linear_weights_15_load_13, i5 %i_1

]]></Node>
<StgValue><ssdm name="i_op_assign_1_12"/></StgValue>
</operation>

<operation id="880" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="16" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_2.i.split:279 %trunc_ln79_13 = trunc i32 %i_op_assign_1_12

]]></Node>
<StgValue><ssdm name="trunc_ln79_13"/></StgValue>
</operation>

<operation id="881" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:301 %linear_weights_0_load_15 = load i4 %linear_weights_0_addr

]]></Node>
<StgValue><ssdm name="linear_weights_0_load_15"/></StgValue>
</operation>

<operation id="882" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:302 %linear_weights_1_load_15 = load i4 %linear_weights_1_addr

]]></Node>
<StgValue><ssdm name="linear_weights_1_load_15"/></StgValue>
</operation>

<operation id="883" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:303 %linear_weights_2_load_15 = load i4 %linear_weights_2_addr

]]></Node>
<StgValue><ssdm name="linear_weights_2_load_15"/></StgValue>
</operation>

<operation id="884" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:304 %linear_weights_3_load_15 = load i4 %linear_weights_3_addr

]]></Node>
<StgValue><ssdm name="linear_weights_3_load_15"/></StgValue>
</operation>

<operation id="885" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:305 %linear_weights_4_load_15 = load i4 %linear_weights_4_addr

]]></Node>
<StgValue><ssdm name="linear_weights_4_load_15"/></StgValue>
</operation>

<operation id="886" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:306 %linear_weights_5_load_15 = load i4 %linear_weights_5_addr

]]></Node>
<StgValue><ssdm name="linear_weights_5_load_15"/></StgValue>
</operation>

<operation id="887" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:307 %linear_weights_6_load_15 = load i4 %linear_weights_6_addr

]]></Node>
<StgValue><ssdm name="linear_weights_6_load_15"/></StgValue>
</operation>

<operation id="888" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:308 %linear_weights_7_load_15 = load i4 %linear_weights_7_addr

]]></Node>
<StgValue><ssdm name="linear_weights_7_load_15"/></StgValue>
</operation>

<operation id="889" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:309 %linear_weights_8_load_15 = load i4 %linear_weights_8_addr

]]></Node>
<StgValue><ssdm name="linear_weights_8_load_15"/></StgValue>
</operation>

<operation id="890" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:310 %linear_weights_9_load_15 = load i4 %linear_weights_9_addr

]]></Node>
<StgValue><ssdm name="linear_weights_9_load_15"/></StgValue>
</operation>

<operation id="891" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:311 %linear_weights_10_load_15 = load i4 %linear_weights_10_addr

]]></Node>
<StgValue><ssdm name="linear_weights_10_load_15"/></StgValue>
</operation>

<operation id="892" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:312 %linear_weights_11_load_15 = load i4 %linear_weights_11_addr

]]></Node>
<StgValue><ssdm name="linear_weights_11_load_15"/></StgValue>
</operation>

<operation id="893" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:313 %linear_weights_12_load_15 = load i4 %linear_weights_12_addr

]]></Node>
<StgValue><ssdm name="linear_weights_12_load_15"/></StgValue>
</operation>

<operation id="894" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:314 %linear_weights_13_load_15 = load i4 %linear_weights_13_addr

]]></Node>
<StgValue><ssdm name="linear_weights_13_load_15"/></StgValue>
</operation>

<operation id="895" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:315 %linear_weights_14_load_15 = load i4 %linear_weights_14_addr

]]></Node>
<StgValue><ssdm name="linear_weights_14_load_15"/></StgValue>
</operation>

<operation id="896" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_2.i.split:316 %linear_weights_15_load_15 = load i4 %linear_weights_15_addr

]]></Node>
<StgValue><ssdm name="linear_weights_15_load_15"/></StgValue>
</operation>

<operation id="897" st_id="9" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="5">
<![CDATA[
VITIS_LOOP_78_2.i.split:317 %i_op_assign_1_14 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i5, i32 %linear_weights_0_load_15, i32 %linear_weights_1_load_15, i32 %linear_weights_2_load_15, i32 %linear_weights_3_load_15, i32 %linear_weights_4_load_15, i32 %linear_weights_5_load_15, i32 %linear_weights_6_load_15, i32 %linear_weights_7_load_15, i32 %linear_weights_8_load_15, i32 %linear_weights_9_load_15, i32 %linear_weights_10_load_15, i32 %linear_weights_11_load_15, i32 %linear_weights_12_load_15, i32 %linear_weights_13_load_15, i32 %linear_weights_14_load_15, i32 %linear_weights_15_load_15, i5 %i_1

]]></Node>
<StgValue><ssdm name="i_op_assign_1_14"/></StgValue>
</operation>

<operation id="898" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="16" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_2.i.split:319 %trunc_ln79_15 = trunc i32 %i_op_assign_1_14

]]></Node>
<StgValue><ssdm name="trunc_ln79_15"/></StgValue>
</operation>

<operation id="899" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_78_2.i.split:321 %add_ln79 = add i16 %mul_ln79_1, i16 %mul_ln79

]]></Node>
<StgValue><ssdm name="add_ln79"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="900" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_78_2.i.split:80 %mul_ln79_3 = mul i16 %trunc_ln79_3, i16 %pool_output_read_3

]]></Node>
<StgValue><ssdm name="mul_ln79_3"/></StgValue>
</operation>

<operation id="901" st_id="10" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_78_2.i.split:140 %mul_ln79_6 = mul i16 %trunc_ln79_6, i16 %pool_output_read_6

]]></Node>
<StgValue><ssdm name="mul_ln79_6"/></StgValue>
</operation>

<operation id="902" st_id="10" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
VITIS_LOOP_78_2.i.split:178 %pool_output_read_8 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %pool_output

]]></Node>
<StgValue><ssdm name="pool_output_read_8"/></StgValue>
</operation>

<operation id="903" st_id="10" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_78_2.i.split:180 %mul_ln79_8 = mul i16 %trunc_ln79_8, i16 %pool_output_read_8

]]></Node>
<StgValue><ssdm name="mul_ln79_8"/></StgValue>
</operation>

<operation id="904" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_78_2.i.split:321 %add_ln79 = add i16 %mul_ln79_1, i16 %mul_ln79

]]></Node>
<StgValue><ssdm name="add_ln79"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="905" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_78_2.i.split:80 %mul_ln79_3 = mul i16 %trunc_ln79_3, i16 %pool_output_read_3

]]></Node>
<StgValue><ssdm name="mul_ln79_3"/></StgValue>
</operation>

<operation id="906" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_78_2.i.split:120 %mul_ln79_5 = mul i16 %trunc_ln79_5, i16 %pool_output_read_5

]]></Node>
<StgValue><ssdm name="mul_ln79_5"/></StgValue>
</operation>

<operation id="907" st_id="11" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_78_2.i.split:140 %mul_ln79_6 = mul i16 %trunc_ln79_6, i16 %pool_output_read_6

]]></Node>
<StgValue><ssdm name="mul_ln79_6"/></StgValue>
</operation>

<operation id="908" st_id="11" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_78_2.i.split:180 %mul_ln79_8 = mul i16 %trunc_ln79_8, i16 %pool_output_read_8

]]></Node>
<StgValue><ssdm name="mul_ln79_8"/></StgValue>
</operation>

<operation id="909" st_id="11" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
VITIS_LOOP_78_2.i.split:198 %pool_output_read_9 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %pool_output

]]></Node>
<StgValue><ssdm name="pool_output_read_9"/></StgValue>
</operation>

<operation id="910" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_78_2.i.split:322 %add_ln79_1 = add i16 %mul_ln79_2, i16 %mul_ln79_3

]]></Node>
<StgValue><ssdm name="add_ln79_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="911" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_78_2.i.split:120 %mul_ln79_5 = mul i16 %trunc_ln79_5, i16 %pool_output_read_5

]]></Node>
<StgValue><ssdm name="mul_ln79_5"/></StgValue>
</operation>

<operation id="912" st_id="12" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_78_2.i.split:180 %mul_ln79_8 = mul i16 %trunc_ln79_8, i16 %pool_output_read_8

]]></Node>
<StgValue><ssdm name="mul_ln79_8"/></StgValue>
</operation>

<operation id="913" st_id="12" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
VITIS_LOOP_78_2.i.split:218 %pool_output_read_10 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %pool_output

]]></Node>
<StgValue><ssdm name="pool_output_read_10"/></StgValue>
</operation>

<operation id="914" st_id="12" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_78_2.i.split:220 %mul_ln79_10 = mul i16 %trunc_ln79_10, i16 %pool_output_read_10

]]></Node>
<StgValue><ssdm name="mul_ln79_10"/></StgValue>
</operation>

<operation id="915" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_78_2.i.split:322 %add_ln79_1 = add i16 %mul_ln79_2, i16 %mul_ln79_3

]]></Node>
<StgValue><ssdm name="add_ln79_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="916" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_78_2.i.split:120 %mul_ln79_5 = mul i16 %trunc_ln79_5, i16 %pool_output_read_5

]]></Node>
<StgValue><ssdm name="mul_ln79_5"/></StgValue>
</operation>

<operation id="917" st_id="13" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_78_2.i.split:160 %mul_ln79_7 = mul i16 %trunc_ln79_7, i16 %pool_output_read_7

]]></Node>
<StgValue><ssdm name="mul_ln79_7"/></StgValue>
</operation>

<operation id="918" st_id="13" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_78_2.i.split:180 %mul_ln79_8 = mul i16 %trunc_ln79_8, i16 %pool_output_read_8

]]></Node>
<StgValue><ssdm name="mul_ln79_8"/></StgValue>
</operation>

<operation id="919" st_id="13" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_78_2.i.split:220 %mul_ln79_10 = mul i16 %trunc_ln79_10, i16 %pool_output_read_10

]]></Node>
<StgValue><ssdm name="mul_ln79_10"/></StgValue>
</operation>

<operation id="920" st_id="13" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
VITIS_LOOP_78_2.i.split:238 %pool_output_read_11 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %pool_output

]]></Node>
<StgValue><ssdm name="pool_output_read_11"/></StgValue>
</operation>

<operation id="921" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_78_2.i.split:324 %add_ln79_3 = add i16 %mul_ln79_4, i16 %mul_ln79_5

]]></Node>
<StgValue><ssdm name="add_ln79_3"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="922" st_id="14" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_78_2.i.split:160 %mul_ln79_7 = mul i16 %trunc_ln79_7, i16 %pool_output_read_7

]]></Node>
<StgValue><ssdm name="mul_ln79_7"/></StgValue>
</operation>

<operation id="923" st_id="14" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_78_2.i.split:220 %mul_ln79_10 = mul i16 %trunc_ln79_10, i16 %pool_output_read_10

]]></Node>
<StgValue><ssdm name="mul_ln79_10"/></StgValue>
</operation>

<operation id="924" st_id="14" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
VITIS_LOOP_78_2.i.split:258 %pool_output_read_12 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %pool_output

]]></Node>
<StgValue><ssdm name="pool_output_read_12"/></StgValue>
</operation>

<operation id="925" st_id="14" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_78_2.i.split:260 %mul_ln79_12 = mul i16 %trunc_ln79_12, i16 %pool_output_read_12

]]></Node>
<StgValue><ssdm name="mul_ln79_12"/></StgValue>
</operation>

<operation id="926" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_78_2.i.split:324 %add_ln79_3 = add i16 %mul_ln79_4, i16 %mul_ln79_5

]]></Node>
<StgValue><ssdm name="add_ln79_3"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="927" st_id="15" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_78_2.i.split:160 %mul_ln79_7 = mul i16 %trunc_ln79_7, i16 %pool_output_read_7

]]></Node>
<StgValue><ssdm name="mul_ln79_7"/></StgValue>
</operation>

<operation id="928" st_id="15" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_78_2.i.split:200 %mul_ln79_9 = mul i16 %trunc_ln79_9, i16 %pool_output_read_9

]]></Node>
<StgValue><ssdm name="mul_ln79_9"/></StgValue>
</operation>

<operation id="929" st_id="15" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_78_2.i.split:220 %mul_ln79_10 = mul i16 %trunc_ln79_10, i16 %pool_output_read_10

]]></Node>
<StgValue><ssdm name="mul_ln79_10"/></StgValue>
</operation>

<operation id="930" st_id="15" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_78_2.i.split:260 %mul_ln79_12 = mul i16 %trunc_ln79_12, i16 %pool_output_read_12

]]></Node>
<StgValue><ssdm name="mul_ln79_12"/></StgValue>
</operation>

<operation id="931" st_id="15" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
VITIS_LOOP_78_2.i.split:278 %pool_output_read_13 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %pool_output

]]></Node>
<StgValue><ssdm name="pool_output_read_13"/></StgValue>
</operation>

<operation id="932" st_id="15" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_78_2.i.split:325 %add_ln79_4 = add i16 %mul_ln79_6, i16 %mul_ln79_7

]]></Node>
<StgValue><ssdm name="add_ln79_4"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="933" st_id="16" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_78_2.i.split:200 %mul_ln79_9 = mul i16 %trunc_ln79_9, i16 %pool_output_read_9

]]></Node>
<StgValue><ssdm name="mul_ln79_9"/></StgValue>
</operation>

<operation id="934" st_id="16" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_78_2.i.split:240 %mul_ln79_11 = mul i16 %trunc_ln79_11, i16 %pool_output_read_11

]]></Node>
<StgValue><ssdm name="mul_ln79_11"/></StgValue>
</operation>

<operation id="935" st_id="16" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_78_2.i.split:260 %mul_ln79_12 = mul i16 %trunc_ln79_12, i16 %pool_output_read_12

]]></Node>
<StgValue><ssdm name="mul_ln79_12"/></StgValue>
</operation>

<operation id="936" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
VITIS_LOOP_78_2.i.split:298 %pool_output_read_14 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %pool_output

]]></Node>
<StgValue><ssdm name="pool_output_read_14"/></StgValue>
</operation>

<operation id="937" st_id="16" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_78_2.i.split:300 %mul_ln79_14 = mul i16 %trunc_ln79_14, i16 %pool_output_read_14

]]></Node>
<StgValue><ssdm name="mul_ln79_14"/></StgValue>
</operation>

<operation id="938" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_78_2.i.split:323 %add_ln79_2 = add i16 %add_ln79_1, i16 %add_ln79

]]></Node>
<StgValue><ssdm name="add_ln79_2"/></StgValue>
</operation>

<operation id="939" st_id="16" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_78_2.i.split:325 %add_ln79_4 = add i16 %mul_ln79_6, i16 %mul_ln79_7

]]></Node>
<StgValue><ssdm name="add_ln79_4"/></StgValue>
</operation>

<operation id="940" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_78_2.i.split:326 %add_ln79_5 = add i16 %add_ln79_4, i16 %add_ln79_3

]]></Node>
<StgValue><ssdm name="add_ln79_5"/></StgValue>
</operation>

<operation id="941" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_78_2.i.split:327 %add_ln79_6 = add i16 %add_ln79_5, i16 %add_ln79_2

]]></Node>
<StgValue><ssdm name="add_ln79_6"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="942" st_id="17" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_78_2.i.split:200 %mul_ln79_9 = mul i16 %trunc_ln79_9, i16 %pool_output_read_9

]]></Node>
<StgValue><ssdm name="mul_ln79_9"/></StgValue>
</operation>

<operation id="943" st_id="17" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_78_2.i.split:240 %mul_ln79_11 = mul i16 %trunc_ln79_11, i16 %pool_output_read_11

]]></Node>
<StgValue><ssdm name="mul_ln79_11"/></StgValue>
</operation>

<operation id="944" st_id="17" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_78_2.i.split:260 %mul_ln79_12 = mul i16 %trunc_ln79_12, i16 %pool_output_read_12

]]></Node>
<StgValue><ssdm name="mul_ln79_12"/></StgValue>
</operation>

<operation id="945" st_id="17" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_78_2.i.split:300 %mul_ln79_14 = mul i16 %trunc_ln79_14, i16 %pool_output_read_14

]]></Node>
<StgValue><ssdm name="mul_ln79_14"/></StgValue>
</operation>

<operation id="946" st_id="17" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
VITIS_LOOP_78_2.i.split:318 %pool_output_read_15 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %pool_output

]]></Node>
<StgValue><ssdm name="pool_output_read_15"/></StgValue>
</operation>

<operation id="947" st_id="17" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_78_2.i.split:328 %add_ln79_7 = add i16 %mul_ln79_8, i16 %mul_ln79_9

]]></Node>
<StgValue><ssdm name="add_ln79_7"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="948" st_id="18" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_78_2.i.split:240 %mul_ln79_11 = mul i16 %trunc_ln79_11, i16 %pool_output_read_11

]]></Node>
<StgValue><ssdm name="mul_ln79_11"/></StgValue>
</operation>

<operation id="949" st_id="18" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_78_2.i.split:300 %mul_ln79_14 = mul i16 %trunc_ln79_14, i16 %pool_output_read_14

]]></Node>
<StgValue><ssdm name="mul_ln79_14"/></StgValue>
</operation>

<operation id="950" st_id="18" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_78_2.i.split:328 %add_ln79_7 = add i16 %mul_ln79_8, i16 %mul_ln79_9

]]></Node>
<StgValue><ssdm name="add_ln79_7"/></StgValue>
</operation>

<operation id="951" st_id="18" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_78_2.i.split:329 %add_ln79_8 = add i16 %mul_ln79_10, i16 %mul_ln79_11

]]></Node>
<StgValue><ssdm name="add_ln79_8"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="952" st_id="19" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_78_2.i.split:280 %mul_ln79_13 = mul i16 %trunc_ln79_13, i16 %pool_output_read_13

]]></Node>
<StgValue><ssdm name="mul_ln79_13"/></StgValue>
</operation>

<operation id="953" st_id="19" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_78_2.i.split:300 %mul_ln79_14 = mul i16 %trunc_ln79_14, i16 %pool_output_read_14

]]></Node>
<StgValue><ssdm name="mul_ln79_14"/></StgValue>
</operation>

<operation id="954" st_id="19" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_78_2.i.split:329 %add_ln79_8 = add i16 %mul_ln79_10, i16 %mul_ln79_11

]]></Node>
<StgValue><ssdm name="add_ln79_8"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="955" st_id="20" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_78_2.i.split:280 %mul_ln79_13 = mul i16 %trunc_ln79_13, i16 %pool_output_read_13

]]></Node>
<StgValue><ssdm name="mul_ln79_13"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="956" st_id="21" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_78_2.i.split:280 %mul_ln79_13 = mul i16 %trunc_ln79_13, i16 %pool_output_read_13

]]></Node>
<StgValue><ssdm name="mul_ln79_13"/></StgValue>
</operation>

<operation id="957" st_id="21" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_78_2.i.split:320 %mul_ln79_15 = mul i16 %trunc_ln79_15, i16 %pool_output_read_15

]]></Node>
<StgValue><ssdm name="mul_ln79_15"/></StgValue>
</operation>

<operation id="958" st_id="21" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_78_2.i.split:331 %add_ln79_10 = add i16 %mul_ln79_12, i16 %mul_ln79_13

]]></Node>
<StgValue><ssdm name="add_ln79_10"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="959" st_id="22" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_78_2.i.split:320 %mul_ln79_15 = mul i16 %trunc_ln79_15, i16 %pool_output_read_15

]]></Node>
<StgValue><ssdm name="mul_ln79_15"/></StgValue>
</operation>

<operation id="960" st_id="22" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_78_2.i.split:331 %add_ln79_10 = add i16 %mul_ln79_12, i16 %mul_ln79_13

]]></Node>
<StgValue><ssdm name="add_ln79_10"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="961" st_id="23" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_78_2.i.split:320 %mul_ln79_15 = mul i16 %trunc_ln79_15, i16 %pool_output_read_15

]]></Node>
<StgValue><ssdm name="mul_ln79_15"/></StgValue>
</operation>

<operation id="962" st_id="23" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_78_2.i.split:332 %add_ln79_11 = add i16 %mul_ln79_14, i16 %mul_ln79_15

]]></Node>
<StgValue><ssdm name="add_ln79_11"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="963" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_78_2.i.split:0 %specloopname_ln77 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln77"/></StgValue>
</operation>

<operation id="964" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_78_2.i.split:330 %add_ln79_9 = add i16 %add_ln79_8, i16 %add_ln79_7

]]></Node>
<StgValue><ssdm name="add_ln79_9"/></StgValue>
</operation>

<operation id="965" st_id="24" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_78_2.i.split:332 %add_ln79_11 = add i16 %mul_ln79_14, i16 %mul_ln79_15

]]></Node>
<StgValue><ssdm name="add_ln79_11"/></StgValue>
</operation>

<operation id="966" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_78_2.i.split:333 %add_ln79_12 = add i16 %add_ln79_11, i16 %add_ln79_10

]]></Node>
<StgValue><ssdm name="add_ln79_12"/></StgValue>
</operation>

<operation id="967" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_78_2.i.split:334 %add_ln79_13 = add i16 %add_ln79_12, i16 %add_ln79_9

]]></Node>
<StgValue><ssdm name="add_ln79_13"/></StgValue>
</operation>

<operation id="968" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_78_2.i.split:335 %add_ln81 = add i16 %add_ln79_13, i16 %add_ln79_6

]]></Node>
<StgValue><ssdm name="add_ln81"/></StgValue>
</operation>

<operation id="969" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_78_2.i.split:338 %add_ln260 = add i16 %trunc_ln81, i16 %add_ln81

]]></Node>
<StgValue><ssdm name="add_ln260"/></StgValue>
</operation>

<operation id="970" st_id="24" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_78_2.i.split:339 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %output_r, i16 %add_ln260

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="971" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_78_2.i.split:341 %br_ln76 = br void %VITIS_LOOP_78_2.i

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
