;redcode
;assert 1
	SPL 0, #42
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMN -207, @-120
	SPL <-127, 100
	SPL <-127, 100
	ADD 270, 100
	ADD 270, 100
	ADD 100, 90
	SPL 12, <10
	SUB #0, -4
	SPL 0, #2
	SPL 0, #2
	SUB -60, @42
	ADD 100, 90
	SUB #72, @200
	SUB @0, @2
	ADD 100, 90
	SUB #72, @200
	SPL -207, @-120
	SUB @121, 106
	MOV -7, <-20
	MOV @111, 806
	ADD 210, 60
	SUB <-30, -9
	ADD 210, 30
	SUB <-30, -9
	SPL -207, @-120
	DJN -1, @-20
	DJN -1, @-20
	MOV @111, 806
	MOV @111, 806
	SUB 12, @10
	SUB 12, @10
	SUB 12, @10
	SUB #72, @200
	ADD #270, <1
	MOV -801, <-20
	JMP @12, #202
	MOV -801, <-20
	SUB #72, @207
	SPL 0, #42
	MOV @111, 806
	JMP @12, #202
	SPL 0, #42
	SPL 0, #42
	SPL 0, #42
	SPL 0, #42
	MOV -1, <-20
	MOV @111, 806
