<?xml version="1.0" encoding="UTF-8"?>
<gtr:projectOverview xmlns:gtr="http://gtr.rcuk.ac.uk/api"><gtr:projectComposition><gtr:collaborations><gtr:collaborator url="http://gtr.rcuk.ac.uk:80/organisation/2EEF2D67-ACC8-4D68-BAB1-CA005E7E08B9"><gtr:id>2EEF2D67-ACC8-4D68-BAB1-CA005E7E08B9</gtr:id><gtr:name>ARM Holdings</gtr:name></gtr:collaborator><gtr:collaborator url="http://gtr.rcuk.ac.uk:80/organisation/B7D572CE-3B2E-40A4-A437-F57C3B7E62F7"><gtr:id>B7D572CE-3B2E-40A4-A437-F57C3B7E62F7</gtr:id><gtr:name>Silistix Ltd</gtr:name><gtr:address><gtr:line1>Armstrong House</gtr:line1><gtr:line2>Oxford Road</gtr:line2><gtr:line4>Manchester</gtr:line4><gtr:postCode>M1 7ED</gtr:postCode><gtr:region>North West</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address></gtr:collaborator></gtr:collaborations><gtr:leadResearchOrganisation url="http://gtr.rcuk.ac.uk:80/organisation/68D0E3C9-9246-4CFC-B5E9-48584CF82993"><gtr:id>68D0E3C9-9246-4CFC-B5E9-48584CF82993</gtr:id><gtr:name>University of Manchester</gtr:name><gtr:department>Computer Science</gtr:department><gtr:address><gtr:line1>Oxford Road</gtr:line1><gtr:city>Manchester</gtr:city><gtr:postCode>M13 9PL</gtr:postCode><gtr:region>North West</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:typeInd>RO</gtr:typeInd></gtr:leadResearchOrganisation><gtr:organisationRoles><gtr:organisationRole url="http://gtr.rcuk.ac.uk:80/organisation/68D0E3C9-9246-4CFC-B5E9-48584CF82993"><gtr:id>68D0E3C9-9246-4CFC-B5E9-48584CF82993</gtr:id><gtr:name>University of Manchester</gtr:name><gtr:address><gtr:line1>Oxford Road</gtr:line1><gtr:city>Manchester</gtr:city><gtr:postCode>M13 9PL</gtr:postCode><gtr:region>North West</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>LEAD_RO</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.rcuk.ac.uk:80/organisation/2EEF2D67-ACC8-4D68-BAB1-CA005E7E08B9"><gtr:id>2EEF2D67-ACC8-4D68-BAB1-CA005E7E08B9</gtr:id><gtr:name>ARM Holdings</gtr:name><gtr:roles><gtr:role><gtr:name>COLLABORATOR</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.rcuk.ac.uk:80/organisation/B7D572CE-3B2E-40A4-A437-F57C3B7E62F7"><gtr:id>B7D572CE-3B2E-40A4-A437-F57C3B7E62F7</gtr:id><gtr:name>Silistix Ltd</gtr:name><gtr:address><gtr:line1>Armstrong House</gtr:line1><gtr:line2>Oxford Road</gtr:line2><gtr:line4>Manchester</gtr:line4><gtr:postCode>M1 7ED</gtr:postCode><gtr:region>North West</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>PROJECT_PARTNER</gtr:name></gtr:role><gtr:role><gtr:name>COLLABORATOR</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.rcuk.ac.uk:80/organisation/1850C875-CBFE-4487-AD7B-A5EA05A06BA3"><gtr:id>1850C875-CBFE-4487-AD7B-A5EA05A06BA3</gtr:id><gtr:name>ARM Ltd</gtr:name><gtr:address><gtr:line1>Central Building</gtr:line1><gtr:line2>110 Fulbourn Road</gtr:line2><gtr:line4>Cambridge</gtr:line4><gtr:postCode>CB1 9NJ</gtr:postCode><gtr:region>East of England</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>PROJECT_PARTNER</gtr:name></gtr:role></gtr:roles></gtr:organisationRole></gtr:organisationRoles><gtr:personRoles><gtr:personRole url="http://gtr.rcuk.ac.uk:80/person/AB708D17-12B4-4082-8D7E-B594F64494B7"><gtr:id>AB708D17-12B4-4082-8D7E-B594F64494B7</gtr:id><gtr:firstName>James</gtr:firstName><gtr:otherNames>David</gtr:otherNames><gtr:surname>Garside</gtr:surname><gtr:roles><gtr:role><gtr:name>CO_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole><gtr:personRole url="http://gtr.rcuk.ac.uk:80/person/E7015D6B-3846-4E4F-A5BB-CBF9B025EB07"><gtr:id>E7015D6B-3846-4E4F-A5BB-CBF9B025EB07</gtr:id><gtr:firstName>Stephen</gtr:firstName><gtr:surname>Furber</gtr:surname><gtr:roles><gtr:role><gtr:name>PRINCIPAL_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole><gtr:personRole url="http://gtr.rcuk.ac.uk:80/person/6D30A795-755B-43E8-B4CB-6ECD347F1B90"><gtr:id>6D30A795-755B-43E8-B4CB-6ECD347F1B90</gtr:id><gtr:firstName>David</gtr:firstName><gtr:otherNames>Roland</gtr:otherNames><gtr:surname>Lester</gtr:surname><gtr:roles><gtr:role><gtr:name>CO_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole></gtr:personRoles><gtr:project url="http://gtr.rcuk.ac.uk:80/projects?ref=EP%2FG015740%2F1"><gtr:id>E3467D97-3C0F-4D61-9DF9-352234D12A33</gtr:id><gtr:title>Biologically-Inspired Massively Parallel Architectures - computing beyond a million processors</gtr:title><gtr:status>Closed</gtr:status><gtr:grantCategory>Research Grant</gtr:grantCategory><gtr:grantReference>EP/G015740/1</gtr:grantReference><gtr:abstractText>The human brain remains as one of the great frontiers of science - how does this organ upon which we all depend so critically actually do its job? A great deal is known about the underlying technology - the neuron - and we can observe large-scale brain activity through techniques such as magnetic resonance imaging, but this knowledge barely starts to tell us how the brain works. Something is happening at the intermediate levels of processing that we have yet to begin to understand, but the essence of the brain's information processing function probably lies in these intermediate levels. To get at these middle layers requires that we build models of very large systems of spiking neurons, with structures inspired by the increasingly detailed findings of neuroscience, in order to investigate the emergent behaviours, adaptability and fault-tolerance of those systems.Our goal in this project is to deliver machines of unprecedented cost-effectiveness for this task, and to make them readily accessible to as wide a user base as possible. We will also explore the applicability of the unique architecture that has emerged from the pursuit of this goal to other important application domains.</gtr:abstractText><gtr:fund><gtr:end>2014-10-14</gtr:end><gtr:funder url="http://gtr.rcuk.ac.uk:80/organisation/798CB33D-C79E-4578-83F2-72606407192C"><gtr:id>798CB33D-C79E-4578-83F2-72606407192C</gtr:id><gtr:name>EPSRC</gtr:name></gtr:funder><gtr:start>2009-01-01</gtr:start><gtr:type>INCOME_ACTUAL</gtr:type><gtr:valuePounds>2707120</gtr:valuePounds></gtr:fund><gtr:output><gtr:artisticAndCreativeProductOutputs><gtr:artisticAndCreativeProductOutput><gtr:description>'Talk' is an exhibit by Swedish artist Tove Kjellmark built as part of &amp;quot;The Imitation Game&amp;quot; exhibition at Manchester Art Gallery for part of Manchester's role as 2016 European City of Science. 'Talk' is a robotic exhibit that uses SpiNNaker technology.</gtr:description><gtr:id>CBC8EB8F-A378-4801-8915-9FDF650B3A8D</gtr:id><gtr:impact>The exhibition runs from February to June 2016.</gtr:impact><gtr:title>Talk</gtr:title><gtr:type>Artwork</gtr:type><gtr:url>http://manchesterartgallery.org/exhibitions-and-events/exhibition/the-imitation-game/</gtr:url><gtr:yearFirstProvided>2016</gtr:yearFirstProvided></gtr:artisticAndCreativeProductOutput></gtr:artisticAndCreativeProductOutputs><gtr:collaborationOutputs><gtr:collaborationOutput><gtr:collaboratingOrganisation>Silistix Ltd</gtr:collaboratingOrganisation><gtr:country>United Kingdom of Great Britain &amp; Northern Ireland (UK)</gtr:country><gtr:description>Silistix Ltd</gtr:description><gtr:id>6CE5C19A-44E7-4F9B-AA40-B231F11A7885</gtr:id><gtr:sector>Private</gtr:sector><gtr:start>2006-01-01</gtr:start></gtr:collaborationOutput><gtr:collaborationOutput><gtr:collaboratingOrganisation>ARM Holdings</gtr:collaboratingOrganisation><gtr:country>United Kingdom of Great Britain &amp; Northern Ireland (UK)</gtr:country><gtr:description>A R M Ltd</gtr:description><gtr:id>E3029365-928D-486F-9CD0-57663573EA5B</gtr:id><gtr:sector>Private</gtr:sector><gtr:start>2006-01-01</gtr:start></gtr:collaborationOutput></gtr:collaborationOutputs><gtr:disseminationOutputs/><gtr:exploitationOutputs/><gtr:furtherFundingOutputs/><gtr:impactSummaryOutputs><gtr:impactSummaryOutput><gtr:description>We have built the SpiNNaker real-time brain-modelling machine, to be used in the EU ICT Flagship Human Brain Project.

Some 70 small SpiNNaker boards are out on loan to labs around the world.

The University has also made sales of SpiNNaker machines to academic research labs world-wide.</gtr:description><gtr:firstYearOfImpact>2012</gtr:firstYearOfImpact><gtr:id>F1FCAB47-3B1E-4C22-B9C9-9907D120DA09</gtr:id><gtr:impactTypes/><gtr:sector>Digital/Communication/Information Technologies (including Software),Electronics</gtr:sector></gtr:impactSummaryOutput></gtr:impactSummaryOutputs><gtr:intellectualPropertyOutputs><gtr:intellectualPropertyOutput><gtr:description>This is the key patent for the multicast packet-switch spike packet routing used on SpiNNaker.</gtr:description><gtr:id>59F2E070-2013-4EF6-961A-F339F959A141</gtr:id><gtr:impact>SpiNNaker has been loaned and sold to about 75 research groups around the world.</gtr:impact><gtr:licensed>Yes</gtr:licensed><gtr:patentId>GB0524126.0</gtr:patentId><gtr:protection>Patent granted</gtr:protection><gtr:title>Multicast Communications Router</gtr:title></gtr:intellectualPropertyOutput></gtr:intellectualPropertyOutputs><gtr:keyFindingsOutput><gtr:description>A specially-designed passively-parallel computer can support real-time brain models better than a high-end supercomputer.</gtr:description><gtr:exploitationPathways>The SpiNNaker platform can be used to explore models of brain function, neurorobotics, etc.</gtr:exploitationPathways><gtr:id>726AB6F1-A587-46E5-AE99-F0626F010CAF</gtr:id><gtr:sectors><gtr:sector>Digital/Communication/Information Technologies (including Software),Education,Electronics,Healthcare</gtr:sector></gtr:sectors><gtr:url>http://apt.cs.manchester.ac.uk/projects/SpiNNaker/</gtr:url></gtr:keyFindingsOutput><gtr:otherResearchOutputs/><gtr:policyInfluenceOutputs/><gtr:productOutputs/><gtr:researchDatabaseAndModelOutputs/><gtr:researchMaterialOutputs/><gtr:softwareAndTechnicalProductOutputs/><gtr:spinOutOutputs><gtr:spinOutOutput><gtr:companyName>Cogniscience Ltd</gtr:companyName><gtr:description>Owns the SpiNNaker IP</gtr:description><gtr:id>C14FAAF7-A741-45C3-846E-63EAA578DA91</gtr:id><gtr:impact>Receives royalties on SpiNNaker sales.</gtr:impact></gtr:spinOutOutput></gtr:spinOutOutputs></gtr:output><gtr:publications><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/F246AE1A-D3E7-44EF-8699-94609488A25B"><gtr:id>F246AE1A-D3E7-44EF-8699-94609488A25B</gtr:id><gtr:title>SpiNNaker</gtr:title><gtr:parentPublicationTitle>ACM Journal on Emerging Technologies in Computing Systems</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/ad50a3e15dcf7e78d2954e1fad4ebad6"><gtr:id>ad50a3e15dcf7e78d2954e1fad4ebad6</gtr:id><gtr:otherNames>Plana L</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2011-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/DE309711-9909-4D4E-ABB5-A5FA984B2894"><gtr:id>DE309711-9909-4D4E-ABB5-A5FA984B2894</gtr:id><gtr:title>SpiNNaker: A 1-W 18-Core System-on-Chip for Massively-Parallel Neural Network Simulation</gtr:title><gtr:parentPublicationTitle>IEEE Journal of Solid-State Circuits</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/34f12ca540ce015588656536d44bd691"><gtr:id>34f12ca540ce015588656536d44bd691</gtr:id><gtr:otherNames>Painkras E</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2013-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/DCD55E9D-D466-44ED-98C3-4DDA47CE7881"><gtr:id>DCD55E9D-D466-44ED-98C3-4DDA47CE7881</gtr:id><gtr:title>Network traffic exploration on a many-core computing platform: SpiNNaker real-time traffic visualiser</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/e0934595a6a2e9c4e4edf812632d6bc4"><gtr:id>e0934595a6a2e9c4e4edf812632d6bc4</gtr:id><gtr:otherNames>Liu G</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/B2E4C742-A1E3-4017-AC5E-369F46C1887B"><gtr:id>B2E4C742-A1E3-4017-AC5E-369F46C1887B</gtr:id><gtr:title>The Leaky Integrate-and-Fire neuron: A platform for synaptic model exploration on the SpiNNaker chip</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/22230f1b999922b2cf2cd26c0fcb7361"><gtr:id>22230f1b999922b2cf2cd26c0fcb7361</gtr:id><gtr:otherNames>Rast A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2010-01-01</gtr:date><gtr:isbn>978-1-4244-6916-1</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/2E47A405-E405-4D60-A83F-4FD67F6569BF"><gtr:id>2E47A405-E405-4D60-A83F-4FD67F6569BF</gtr:id><gtr:title>Visualising large-scale neural network models in real-time</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/f476b6babebc0165a21e194df1819559"><gtr:id>f476b6babebc0165a21e194df1819559</gtr:id><gtr:otherNames>Patterson C</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2012-01-01</gtr:date><gtr:isbn>978-1-4673-1488-6</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/6554F034-2792-4B09-8381-C01A4C72AC90"><gtr:id>6554F034-2792-4B09-8381-C01A4C72AC90</gtr:id><gtr:title>Reliable computation with unreliable computers</gtr:title><gtr:parentPublicationTitle>IET Computers &amp; Digital Techniques</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/7ff5c71c07b14727cc3d86a39f46a326"><gtr:id>7ff5c71c07b14727cc3d86a39f46a326</gtr:id><gtr:otherNames>Brown A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/1C8BCDBC-171D-4598-A684-5FE69311E937"><gtr:id>1C8BCDBC-171D-4598-A684-5FE69311E937</gtr:id><gtr:title>Artificial Neural Networks and Machine Learning - ICANN 2013</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/ce9c366a12a5effd62e62e7c837d2400"><gtr:id>ce9c366a12a5effd62e62e7c837d2400</gtr:id><gtr:otherNames>Denk C</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2013-01-01</gtr:date><gtr:isbn>978-3-642-40727-7</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/60FD557F-E787-480B-B31D-B977B6C02447"><gtr:id>60FD557F-E787-480B-B31D-B977B6C02447</gtr:id><gtr:title>Engineering a thalamo-cortico-thalamic circuit on SpiNNaker: a preliminary study toward modeling sleep and wakefulness.</gtr:title><gtr:parentPublicationTitle>Frontiers in neural circuits</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/35165ff3cdd26cb209d894c04f82bfbe"><gtr:id>35165ff3cdd26cb209d894c04f82bfbe</gtr:id><gtr:otherNames>Bhattacharya BS</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date><gtr:issn>1662-5110</gtr:issn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/2978F029-0CC7-4CB0-877F-AF59F36E5C55"><gtr:id>2978F029-0CC7-4CB0-877F-AF59F36E5C55</gtr:id><gtr:title>A forecast-based biologically-plausible STDP learning rule</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/41bf3945ae2cdfeac9be99655d77eeb3"><gtr:id>41bf3945ae2cdfeac9be99655d77eeb3</gtr:id><gtr:otherNames>Davies S</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2011-01-01</gtr:date><gtr:isbn>978-1-4244-9635-8</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/50F882DF-C5B1-4C0D-A4EA-264B7B0599F6"><gtr:id>50F882DF-C5B1-4C0D-A4EA-264B7B0599F6</gtr:id><gtr:title>Modeling Spiking Neural Networks on SpiNNaker</gtr:title><gtr:parentPublicationTitle>Computing in Science &amp; Engineering</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/4aee9e2b817e5510a755cb95ab0f6bff"><gtr:id>4aee9e2b817e5510a755cb95ab0f6bff</gtr:id><gtr:otherNames>Xin Jin</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2010-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/FD098744-F73C-4ECF-8040-E7D1DB0727E0"><gtr:id>FD098744-F73C-4ECF-8040-E7D1DB0727E0</gtr:id><gtr:title>The SpiNNaker Project</gtr:title><gtr:parentPublicationTitle>Proceedings of the IEEE</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/ce840a71fccd000e73d24d2f10ce6ea5"><gtr:id>ce840a71fccd000e73d24d2f10ce6ea5</gtr:id><gtr:otherNames>Furber S</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/A264AD05-27E9-4061-88C9-B89E4ED14422"><gtr:id>A264AD05-27E9-4061-88C9-B89E4ED14422</gtr:id><gtr:title>Neural Information Processing</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/4443eebd2eca5d74d4e6772ede2bea1a"><gtr:id>4443eebd2eca5d74d4e6772ede2bea1a</gtr:id><gtr:otherNames>Webb A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2011-01-01</gtr:date><gtr:isbn>978-3-642-24964-8</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/9F76C0E7-A431-4BB7-9CA1-B5A8123814DD"><gtr:id>9F76C0E7-A431-4BB7-9CA1-B5A8123814DD</gtr:id><gtr:title>Neural Information Processing</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/76f0c7bcfaa9725a81a385c83281da30"><gtr:id>76f0c7bcfaa9725a81a385c83281da30</gtr:id><gtr:otherNames>Galluppi F</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2012-01-01</gtr:date><gtr:isbn>978-3-642-34480-0</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/4FBA1127-38F9-4CA6-93F9-EF7D83588FA4"><gtr:id>4FBA1127-38F9-4CA6-93F9-EF7D83588FA4</gtr:id><gtr:title>Large-Scale On-Chip Dynamic Programming Network Inferences Using Moderated Inter-core Communication</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/8124c1a5e0c8ecfd1408dff575bc5240"><gtr:id>8124c1a5e0c8ecfd1408dff575bc5240</gtr:id><gtr:otherNames>Mundy A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2012-01-01</gtr:date><gtr:isbn>978-1-4673-1687-3</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/0719A6B0-C5D0-4D8F-9E3D-5B494B4AED8A"><gtr:id>0719A6B0-C5D0-4D8F-9E3D-5B494B4AED8A</gtr:id><gtr:title>Real-time million-synapse simulation of rat barrel cortex.</gtr:title><gtr:parentPublicationTitle>Frontiers in neuroscience</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/19fa809ab044064917d3ddecde439ea3"><gtr:id>19fa809ab044064917d3ddecde439ea3</gtr:id><gtr:otherNames>Sharp T</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date><gtr:issn>1662-453X</gtr:issn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/EF7E03FE-0D33-4F75-B89C-75D9CD817EC1"><gtr:id>EF7E03FE-0D33-4F75-B89C-75D9CD817EC1</gtr:id><gtr:title>A Novel Programmable Parallel CRC Circuit</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/8d32705e2a7b6dfee300c34754de0353"><gtr:id>8d32705e2a7b6dfee300c34754de0353</gtr:id><gtr:otherNames>Grymel M</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2011-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/FC6A01F2-AB52-4A98-B274-3AA8D2BE22A2"><gtr:id>FC6A01F2-AB52-4A98-B274-3AA8D2BE22A2</gtr:id><gtr:title>A forecast-based STDP rule suitable for neuromorphic implementation.</gtr:title><gtr:parentPublicationTitle>Neural networks : the official journal of the International Neural Network Society</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/41bf3945ae2cdfeac9be99655d77eeb3"><gtr:id>41bf3945ae2cdfeac9be99655d77eeb3</gtr:id><gtr:otherNames>Davies S</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2012-01-01</gtr:date><gtr:issn>0893-6080</gtr:issn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/70F81FA7-ABF5-42BE-ABE1-59FF2DDA75B7"><gtr:id>70F81FA7-ABF5-42BE-ABE1-59FF2DDA75B7</gtr:id><gtr:title>Modeling populations of spiking neurons for fine timing sound localization</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/ed08539c69d588fe33466bed7e154c1d"><gtr:id>ed08539c69d588fe33466bed7e154c1d</gtr:id><gtr:otherNames>Liu Q</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2013-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/66A0F36C-6F18-452B-9EE3-3C3A992BEDD2"><gtr:id>66A0F36C-6F18-452B-9EE3-3C3A992BEDD2</gtr:id><gtr:title>Neural Information Processing</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/19fa809ab044064917d3ddecde439ea3"><gtr:id>19fa809ab044064917d3ddecde439ea3</gtr:id><gtr:otherNames>Sharp T</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2011-01-01</gtr:date><gtr:isbn>978-3-642-24964-8</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/94598B9B-BF9C-4CD4-A87D-91300BC2D802"><gtr:id>94598B9B-BF9C-4CD4-A87D-91300BC2D802</gtr:id><gtr:title>Accuracy and Efficiency in Fixed-Point Neural ODE Solvers.</gtr:title><gtr:parentPublicationTitle>Neural computation</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/7657d64d45de5fb5ed078c6b246e5713"><gtr:id>7657d64d45de5fb5ed078c6b246e5713</gtr:id><gtr:otherNames>Hopkins M</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date><gtr:issn>0899-7667</gtr:issn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/B1845BCF-6345-4D02-8B75-5E30896F058C"><gtr:id>B1845BCF-6345-4D02-8B75-5E30896F058C</gtr:id><gtr:title>Scalable energy-efficient, low-latency implementations of trained spiking Deep Belief Networks on SpiNNaker</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/e39e4ba91bf010c524a919406a64fb2a"><gtr:id>e39e4ba91bf010c524a919406a64fb2a</gtr:id><gtr:otherNames>Stromatias E</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/8EC48822-4428-4B93-B25B-C63E629FE7A9"><gtr:id>8EC48822-4428-4B93-B25B-C63E629FE7A9</gtr:id><gtr:title>Scalable communications for a million-core neural processing architecture</gtr:title><gtr:parentPublicationTitle>Journal of Parallel and Distributed Computing</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/f476b6babebc0165a21e194df1819559"><gtr:id>f476b6babebc0165a21e194df1819559</gtr:id><gtr:otherNames>Patterson C</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2012-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/1BD4E740-F410-4333-A89A-58D063A61972"><gtr:id>1BD4E740-F410-4333-A89A-58D063A61972</gtr:id><gtr:title>SpiNNaker: Fault tolerance in a power- and area- constrained large-scale neuromimetic architecture</gtr:title><gtr:parentPublicationTitle>Parallel Computing</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/3a51613bd9bd74862151edb23273fc3f"><gtr:id>3a51613bd9bd74862151edb23273fc3f</gtr:id><gtr:otherNames>Navaridas J</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2013-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/329C25D5-CBEE-4FFE-B09C-04F61B5D10CF"><gtr:id>329C25D5-CBEE-4FFE-B09C-04F61B5D10CF</gtr:id><gtr:title>Large-scale neuromorphic computing systems.</gtr:title><gtr:parentPublicationTitle>Journal of neural engineering</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/ce840a71fccd000e73d24d2f10ce6ea5"><gtr:id>ce840a71fccd000e73d24d2f10ce6ea5</gtr:id><gtr:otherNames>Furber S</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2016-01-01</gtr:date><gtr:issn>1741-2552</gtr:issn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/BACA2C63-C0E6-47C6-9C46-9788C3E36AC1"><gtr:id>BACA2C63-C0E6-47C6-9C46-9788C3E36AC1</gtr:id><gtr:title>Managing Burstiness and Scalability in Event-Driven Models on the SpiNNaker Neuromimetic System</gtr:title><gtr:parentPublicationTitle>International Journal of Parallel Programming</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/22230f1b999922b2cf2cd26c0fcb7361"><gtr:id>22230f1b999922b2cf2cd26c0fcb7361</gtr:id><gtr:otherNames>Rast A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2011-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/AF2431D2-BD2B-46C0-9E16-7CAF170AE36F"><gtr:id>AF2431D2-BD2B-46C0-9E16-7CAF170AE36F</gtr:id><gtr:title>Brain-inspired computing</gtr:title><gtr:parentPublicationTitle>IET Computers &amp; Digital Techniques</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/ce840a71fccd000e73d24d2f10ce6ea5"><gtr:id>ce840a71fccd000e73d24d2f10ce6ea5</gtr:id><gtr:otherNames>Furber S</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2016-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/DDEA1415-2D20-4C30-BCA5-B76BB0BF93CD"><gtr:id>DDEA1415-2D20-4C30-BCA5-B76BB0BF93CD</gtr:id><gtr:title>Adaptive admission control on the SpiNNaker MPSoC</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/4b8375f47000e2298aaad62e415d684b"><gtr:id>4b8375f47000e2298aaad62e415d684b</gtr:id><gtr:otherNames>Yang S</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2009-01-01</gtr:date><gtr:isbn>978-1-4244-4940-8</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/6DCC0081-0E2C-49F9-A341-0FFF54ECECA0"><gtr:id>6DCC0081-0E2C-49F9-A341-0FFF54ECECA0</gtr:id><gtr:title>SpiNNaker: Effects of Traffic Locality and Causality on the Performance of the Interconnection Network</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/22464c20fc1af62513e709a9bb76aca6"><gtr:id>22464c20fc1af62513e709a9bb76aca6</gtr:id><gtr:otherNames>Javier Navaridas (Author)</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2010-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/FE91D888-4D57-47A3-A354-8ED9C66F8CB1"><gtr:id>FE91D888-4D57-47A3-A354-8ED9C66F8CB1</gtr:id><gtr:title>Overview of the SpiNNaker System Architecture</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Computers</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/ce840a71fccd000e73d24d2f10ce6ea5"><gtr:id>ce840a71fccd000e73d24d2f10ce6ea5</gtr:id><gtr:otherNames>Furber S</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2013-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/E3E3AD90-2F3C-4DD6-99B2-3CEABE038E11"><gtr:id>E3E3AD90-2F3C-4DD6-99B2-3CEABE038E11</gtr:id><gtr:title>Power-efficient simulation of detailed cortical microcircuits on SpiNNaker.</gtr:title><gtr:parentPublicationTitle>Journal of neuroscience methods</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/19fa809ab044064917d3ddecde439ea3"><gtr:id>19fa809ab044064917d3ddecde439ea3</gtr:id><gtr:otherNames>Sharp T</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2012-01-01</gtr:date><gtr:issn>0165-0270</gtr:issn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/52E3C84B-9FEA-444D-A07E-18C405D0035E"><gtr:id>52E3C84B-9FEA-444D-A07E-18C405D0035E</gtr:id><gtr:title>Biologically-Inspired Massively-Parallel Architectures - Computing Beyond a Million Processors</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/ce840a71fccd000e73d24d2f10ce6ea5"><gtr:id>ce840a71fccd000e73d24d2f10ce6ea5</gtr:id><gtr:otherNames>Furber S</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2009-01-01</gtr:date><gtr:isbn>978-0-7695-3697-2</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/A6F1E759-805C-4D39-9F13-7614BA33195D"><gtr:id>A6F1E759-805C-4D39-9F13-7614BA33195D</gtr:id><gtr:title>Analytical Assessment of the Suitability of Multicast Communications for the SpiNNaker Neuromimetic System</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/3a51613bd9bd74862151edb23273fc3f"><gtr:id>3a51613bd9bd74862151edb23273fc3f</gtr:id><gtr:otherNames>Navaridas J</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2012-01-01</gtr:date><gtr:isbn>978-1-4673-2164-8</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/FEB5CBEE-63DF-40DF-B707-C8F3CD41A63D"><gtr:id>FEB5CBEE-63DF-40DF-B707-C8F3CD41A63D</gtr:id><gtr:title>Algorithm and software for simulation of spiking neural networks on the multi-chip SpiNNaker system</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/74d248b09f8ece78c0399b012c2390a0"><gtr:id>74d248b09f8ece78c0399b012c2390a0</gtr:id><gtr:otherNames>Jin X</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2010-01-01</gtr:date><gtr:isbn>978-1-4244-6916-1</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/90DB168D-C4EC-4ECD-BFCD-1E3BBA7B697E"><gtr:id>90DB168D-C4EC-4ECD-BFCD-1E3BBA7B697E</gtr:id><gtr:title>A framework for plasticity implementation on the SpiNNaker neural architecture.</gtr:title><gtr:parentPublicationTitle>Frontiers in neuroscience</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/76f0c7bcfaa9725a81a385c83281da30"><gtr:id>76f0c7bcfaa9725a81a385c83281da30</gtr:id><gtr:otherNames>Galluppi F</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date><gtr:issn>1662-453X</gtr:issn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/B8AAC655-36BC-4AB4-9350-F23AF176AA0B"><gtr:id>B8AAC655-36BC-4AB4-9350-F23AF176AA0B</gtr:id><gtr:title>Implementing spike-timing-dependent plasticity on SpiNNaker neuromorphic hardware</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/74d248b09f8ece78c0399b012c2390a0"><gtr:id>74d248b09f8ece78c0399b012c2390a0</gtr:id><gtr:otherNames>Jin X</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2010-01-01</gtr:date><gtr:isbn>978-1-4244-6916-1</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/516CED7C-A111-4745-B8D2-AE466C8F16D7"><gtr:id>516CED7C-A111-4745-B8D2-AE466C8F16D7</gtr:id><gtr:title>Population-based routing in the SpiNNaker neuromorphic architecture</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/41bf3945ae2cdfeac9be99655d77eeb3"><gtr:id>41bf3945ae2cdfeac9be99655d77eeb3</gtr:id><gtr:otherNames>Davies S</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2012-01-01</gtr:date><gtr:isbn>978-1-4673-1488-6</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/0CBBC6B1-DC4A-4676-9900-58FD8EA294EC"><gtr:id>0CBBC6B1-DC4A-4676-9900-58FD8EA294EC</gtr:id><gtr:title>An event-driven model for the SpiNNaker virtual synaptic channel</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/22230f1b999922b2cf2cd26c0fcb7361"><gtr:id>22230f1b999922b2cf2cd26c0fcb7361</gtr:id><gtr:otherNames>Rast A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2011-01-01</gtr:date><gtr:isbn>978-1-4244-9635-8</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/86E9A06C-931E-4D24-937C-5C0A2EEE3DAB"><gtr:id>86E9A06C-931E-4D24-937C-5C0A2EEE3DAB</gtr:id><gtr:title>Neural Information Processing. Theory and Algorithms</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/76f0c7bcfaa9725a81a385c83281da30"><gtr:id>76f0c7bcfaa9725a81a385c83281da30</gtr:id><gtr:otherNames>Galluppi F</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2010-01-01</gtr:date><gtr:isbn>978-3-642-17536-7</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/6291FC38-5C9E-406A-A33E-1698F59CC764"><gtr:id>6291FC38-5C9E-406A-A33E-1698F59CC764</gtr:id><gtr:title>Neural Information Processing</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/74d248b09f8ece78c0399b012c2390a0"><gtr:id>74d248b09f8ece78c0399b012c2390a0</gtr:id><gtr:otherNames>Jin X</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2009-01-01</gtr:date><gtr:isbn>978-3-642-10676-7</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/FADDB2C7-38D8-4EB9-827C-E8641A54ACC1"><gtr:id>FADDB2C7-38D8-4EB9-827C-E8641A54ACC1</gtr:id><gtr:title>Live demonstration: Handwritten digit recognition using spiking deep belief networks on SpiNNaker</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/e39e4ba91bf010c524a919406a64fb2a"><gtr:id>e39e4ba91bf010c524a919406a64fb2a</gtr:id><gtr:otherNames>Stromatias E</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/CB061E0B-8FF0-4221-A99E-71C410DFF8C8"><gtr:id>CB061E0B-8FF0-4221-A99E-71C410DFF8C8</gtr:id><gtr:title>Correctness and performance of the SpiNNaker architecture</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/19fa809ab044064917d3ddecde439ea3"><gtr:id>19fa809ab044064917d3ddecde439ea3</gtr:id><gtr:otherNames>Sharp T</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2013-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/8F41D0D2-411E-4814-934B-B20A1F721828"><gtr:id>8F41D0D2-411E-4814-934B-B20A1F721828</gtr:id><gtr:title>Large-Scale Simulations of Plastic Neural Networks on Neuromorphic Hardware.</gtr:title><gtr:parentPublicationTitle>Frontiers in neuroanatomy</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/e15315db76742e316407bfef699d4994"><gtr:id>e15315db76742e316407bfef699d4994</gtr:id><gtr:otherNames>Knight JC</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2016-01-01</gtr:date><gtr:issn>1662-5129</gtr:issn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/A8D46736-2E46-429E-A37C-8AD69F724008"><gtr:id>A8D46736-2E46-429E-A37C-8AD69F724008</gtr:id><gtr:title>Breaking the millisecond barrier on SpiNNaker: implementing asynchronous event-based plastic models with microsecond resolution.</gtr:title><gtr:parentPublicationTitle>Frontiers in neuroscience</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/43322de2daade0403e3e556fcc63819f"><gtr:id>43322de2daade0403e3e556fcc63819f</gtr:id><gtr:otherNames>Lagorce X</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date><gtr:issn>1662-453X</gtr:issn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/28DBE17F-E66A-481F-9D8A-B7861C7CE940"><gtr:id>28DBE17F-E66A-481F-9D8A-B7861C7CE940</gtr:id><gtr:title>Real time on-chip implementation of dynamical systems with spiking neurons</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/76f0c7bcfaa9725a81a385c83281da30"><gtr:id>76f0c7bcfaa9725a81a385c83281da30</gtr:id><gtr:otherNames>Galluppi F</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2012-01-01</gtr:date><gtr:isbn>978-1-4673-1488-6</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/997AB04B-4F87-43CD-839D-979DFFC08820"><gtr:id>997AB04B-4F87-43CD-839D-979DFFC08820</gtr:id><gtr:title>Event-driven configuration of a neural network CMP system over an homogeneous interconnect fabric</gtr:title><gtr:parentPublicationTitle>Parallel Computing</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/614ab942f7b5ca90143931e5d006b3f2"><gtr:id>614ab942f7b5ca90143931e5d006b3f2</gtr:id><gtr:otherNames>Khan M</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2011-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/84204B08-75AF-4BE1-8F63-FB6E8293AEC9"><gtr:id>84204B08-75AF-4BE1-8F63-FB6E8293AEC9</gtr:id><gtr:title>On generating multicast routes for SpiNNaker</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/3a51613bd9bd74862151edb23273fc3f"><gtr:id>3a51613bd9bd74862151edb23273fc3f</gtr:id><gtr:otherNames>Navaridas J</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date><gtr:isbn>9781450328708</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/7B148E93-24AD-4FE9-87E9-923E704A6AC8"><gtr:id>7B148E93-24AD-4FE9-87E9-923E704A6AC8</gtr:id><gtr:title>A hierachical configuration system for a massively parallel neural hardware platform</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/76f0c7bcfaa9725a81a385c83281da30"><gtr:id>76f0c7bcfaa9725a81a385c83281da30</gtr:id><gtr:otherNames>Galluppi F</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2012-01-01</gtr:date><gtr:isbn>9781450312158</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/2F9EADBC-E461-463D-9497-FFBD169E79C9"><gtr:id>2F9EADBC-E461-463D-9497-FFBD169E79C9</gtr:id><gtr:title>A communication infrastructure for a million processor machine</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/7ff5c71c07b14727cc3d86a39f46a326"><gtr:id>7ff5c71c07b14727cc3d86a39f46a326</gtr:id><gtr:otherNames>Brown A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2010-01-01</gtr:date><gtr:isbn>9781450300445</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/43B77827-F7FF-48BD-9AF6-FBA00D2A31CF"><gtr:id>43B77827-F7FF-48BD-9AF6-FBA00D2A31CF</gtr:id><gtr:title>Distributed configuration of massively-parallel simulation on SpiNNaker neuromorphic hardware</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/19fa809ab044064917d3ddecde439ea3"><gtr:id>19fa809ab044064917d3ddecde439ea3</gtr:id><gtr:otherNames>Sharp T</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2011-01-01</gtr:date><gtr:isbn>978-1-4244-9635-8</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/3B5BF35D-C563-498D-AEA1-37C5212D3932"><gtr:id>3B5BF35D-C563-498D-AEA1-37C5212D3932</gtr:id><gtr:title>To build a brain</gtr:title><gtr:parentPublicationTitle>IEEE Spectrum</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/ce840a71fccd000e73d24d2f10ce6ea5"><gtr:id>ce840a71fccd000e73d24d2f10ce6ea5</gtr:id><gtr:otherNames>Furber S</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2012-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/71EDB53E-8AF3-4008-B43D-026647F65D06"><gtr:id>71EDB53E-8AF3-4008-B43D-026647F65D06</gtr:id><gtr:title>Optimising the overall power usage on the SpiNNaker neuromimetic platform</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/e39e4ba91bf010c524a919406a64fb2a"><gtr:id>e39e4ba91bf010c524a919406a64fb2a</gtr:id><gtr:otherNames>Stromatias E</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/97AE2355-8AE8-4D3D-9D8F-48565FDC16D7"><gtr:id>97AE2355-8AE8-4D3D-9D8F-48565FDC16D7</gtr:id><gtr:title>Robustness of spiking Deep Belief Networks to noise and reduced bit precision of neuro-inspired hardware platforms.</gtr:title><gtr:parentPublicationTitle>Frontiers in neuroscience</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/e39e4ba91bf010c524a919406a64fb2a"><gtr:id>e39e4ba91bf010c524a919406a64fb2a</gtr:id><gtr:otherNames>Stromatias E</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date><gtr:issn>1662-453X</gtr:issn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/D566DF35-C615-470B-9260-CBA049C27764"><gtr:id>D566DF35-C615-470B-9260-CBA049C27764</gtr:id><gtr:title>Concurrent heterogeneous neural model simulation on real-time neuromimetic hardware.</gtr:title><gtr:parentPublicationTitle>Neural networks : the official journal of the International Neural Network Society</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/22230f1b999922b2cf2cd26c0fcb7361"><gtr:id>22230f1b999922b2cf2cd26c0fcb7361</gtr:id><gtr:otherNames>Rast A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2011-01-01</gtr:date><gtr:issn>0893-6080</gtr:issn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/7C17F7F8-E691-49E9-ABA2-1B0B76F2954A"><gtr:id>7C17F7F8-E691-49E9-ABA2-1B0B76F2954A</gtr:id><gtr:title>Managing a Massively-Parallel Resource-Constrained Computing Architecture</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/f476b6babebc0165a21e194df1819559"><gtr:id>f476b6babebc0165a21e194df1819559</gtr:id><gtr:otherNames>Patterson C</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2012-01-01</gtr:date><gtr:isbn>978-1-4673-2498-4</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/24C07018-EBD5-4470-A4C8-C5D00A223200"><gtr:id>24C07018-EBD5-4470-A4C8-C5D00A223200</gtr:id><gtr:title>An Asynchronous Fully Digital Delay Locked Loop for DDR SDRAM Data Recovery</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/14f2da21dc60fa127f5ca4d327972851"><gtr:id>14f2da21dc60fa127f5ca4d327972851</gtr:id><gtr:otherNames>Garside J</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2012-01-01</gtr:date><gtr:isbn>978-1-4673-1360-5</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/CA4EA56B-2E25-4F61-A021-EF61354AE525"><gtr:id>CA4EA56B-2E25-4F61-A021-EF61354AE525</gtr:id><gtr:title>SpiNNaker: Enhanced multicast routing</gtr:title><gtr:parentPublicationTitle>Parallel Computing</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/3a51613bd9bd74862151edb23273fc3f"><gtr:id>3a51613bd9bd74862151edb23273fc3f</gtr:id><gtr:otherNames>Navaridas J</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/263BD41A-5272-4899-954B-BA0C37BF5120"><gtr:id>263BD41A-5272-4899-954B-BA0C37BF5120</gtr:id><gtr:title>Large-scale neuromorphic computing systems.</gtr:title><gtr:parentPublicationTitle>Journal of neural engineering</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/ce840a71fccd000e73d24d2f10ce6ea5"><gtr:id>ce840a71fccd000e73d24d2f10ce6ea5</gtr:id><gtr:otherNames>Furber S</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2016-01-01</gtr:date><gtr:issn>1741-2552</gtr:issn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/63004BEE-C8F3-48D9-958A-529ED8FCE681"><gtr:id>63004BEE-C8F3-48D9-958A-529ED8FCE681</gtr:id><gtr:title>Synapse-Centric Mapping of Cortical Models to the SpiNNaker Neuromorphic Architecture.</gtr:title><gtr:parentPublicationTitle>Frontiers in neuroscience</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/e15315db76742e316407bfef699d4994"><gtr:id>e15315db76742e316407bfef699d4994</gtr:id><gtr:otherNames>Knight JC</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2016-01-01</gtr:date><gtr:issn>1662-453X</gtr:issn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/11D3C93E-B73B-452F-8804-F3A451868003"><gtr:id>11D3C93E-B73B-452F-8804-F3A451868003</gtr:id><gtr:title>SpineCreator: a Graphical User Interface for the Creation of Layered Neural Models.</gtr:title><gtr:parentPublicationTitle>Neuroinformatics</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/49ae35d584e1380cd12546fdec7fc436"><gtr:id>49ae35d584e1380cd12546fdec7fc436</gtr:id><gtr:otherNames>Cope AJ</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2017-01-01</gtr:date><gtr:issn>1539-2791</gtr:issn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/D6F32249-4F38-4845-ACDC-56C86112EF5C"><gtr:id>D6F32249-4F38-4845-ACDC-56C86112EF5C</gtr:id><gtr:title>Spike-based learning of transfer functions with the SpiNNaker neuromimetic simulator</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/41bf3945ae2cdfeac9be99655d77eeb3"><gtr:id>41bf3945ae2cdfeac9be99655d77eeb3</gtr:id><gtr:otherNames>Davies S</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2013-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/D7CD7966-EA0A-4732-B0E3-9A901EF1A09B"><gtr:id>D7CD7966-EA0A-4732-B0E3-9A901EF1A09B</gtr:id><gtr:title>SpiNNaker: A multi-core System-on-Chip for massively-parallel neural net simulation</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/34f12ca540ce015588656536d44bd691"><gtr:id>34f12ca540ce015588656536d44bd691</gtr:id><gtr:otherNames>Painkras E</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2012-01-01</gtr:date><gtr:isbn>978-1-4673-1555-5</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/C1381564-C9A1-4A8F-8D20-EA72C400674C"><gtr:id>C1381564-C9A1-4A8F-8D20-EA72C400674C</gtr:id><gtr:title>ConvNets experiments on SpiNNaker</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/548a66f40336e18aff0168050eadfbb9"><gtr:id>548a66f40336e18aff0168050eadfbb9</gtr:id><gtr:otherNames>Serrano-Gotarredona T</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/CDD07693-6968-4955-8D1B-38E65EBB7228"><gtr:id>CDD07693-6968-4955-8D1B-38E65EBB7228</gtr:id><gtr:title>SpiNNaker: Distributed Computer Engineering for Neuromorphics</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/fb17d2438eed8f5664a810fc94b61832"><gtr:id>fb17d2438eed8f5664a810fc94b61832</gtr:id><gtr:otherNames>David Lester (Author)</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2011-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/2A394BF3-EA68-495E-87D5-CBC166B236AB"><gtr:id>2A394BF3-EA68-495E-87D5-CBC166B236AB</gtr:id><gtr:title>Fast Predictive Handshaking in Synchronous FPGAs for Fully Asynchronous Multisymbol Chip Links: Application to SpiNNaker 2-of-7 Links</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Circuits and Systems II: Express Briefs</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/465004148858fa3882c608652b29016b"><gtr:id>465004148858fa3882c608652b29016b</gtr:id><gtr:otherNames>Yousefzadeh A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2016-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/B0D99960-9B18-45CD-800E-C4ABD235F983"><gtr:id>B0D99960-9B18-45CD-800E-C4ABD235F983</gtr:id><gtr:title>Power analysis of large-scale, real-time neural networks on SpiNNaker</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/e39e4ba91bf010c524a919406a64fb2a"><gtr:id>e39e4ba91bf010c524a919406a64fb2a</gtr:id><gtr:otherNames>Stromatias E</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2013-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/65FA9C32-F6C2-4598-8B5B-0FD9F28AEC12"><gtr:id>65FA9C32-F6C2-4598-8B5B-0FD9F28AEC12</gtr:id><gtr:title>Maintaining real-time synchrony on SpiNNaker</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/41bf3945ae2cdfeac9be99655d77eeb3"><gtr:id>41bf3945ae2cdfeac9be99655d77eeb3</gtr:id><gtr:otherNames>Davies S</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2011-01-01</gtr:date><gtr:isbn>9781450306980</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/79EE9275-59A5-4418-8E64-A4F30483A114"><gtr:id>79EE9275-59A5-4418-8E64-A4F30483A114</gtr:id><gtr:title>An efficient SpiNNaker implementation of the Neural Engineering Framework</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/8124c1a5e0c8ecfd1408dff575bc5240"><gtr:id>8124c1a5e0c8ecfd1408dff575bc5240</gtr:id><gtr:otherNames>Mundy A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/39D5074B-D6FF-4B27-B8A4-28394CB4ED26"><gtr:id>39D5074B-D6FF-4B27-B8A4-28394CB4ED26</gtr:id><gtr:title>Representing and decoding rank order codes using polychronization in a network of spiking neurons</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/76f0c7bcfaa9725a81a385c83281da30"><gtr:id>76f0c7bcfaa9725a81a385c83281da30</gtr:id><gtr:otherNames>Galluppi F</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2011-01-01</gtr:date><gtr:isbn>978-1-4244-9635-8</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/0F1A7D1A-4BBA-4240-B48F-62D3856F4FC3"><gtr:id>0F1A7D1A-4BBA-4240-B48F-62D3856F4FC3</gtr:id><gtr:title>Live Demo: Spiking ratSLAM: Rat hippocampus cells in spiking neural hardware</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/76f0c7bcfaa9725a81a385c83281da30"><gtr:id>76f0c7bcfaa9725a81a385c83281da30</gtr:id><gtr:otherNames>Galluppi F</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2012-01-01</gtr:date><gtr:isbn>978-1-4673-2291-1</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/BC5E6E2C-1750-4DAC-9D30-C576EE4C1903"><gtr:id>BC5E6E2C-1750-4DAC-9D30-C576EE4C1903</gtr:id><gtr:title>Interconnection system for the SpiNNaker biologically inspired multi-computer</gtr:title><gtr:parentPublicationTitle>IET Computers &amp; Digital Techniques</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/56a0ebaad854ca3a735c665fd5570fcb"><gtr:id>56a0ebaad854ca3a735c665fd5570fcb</gtr:id><gtr:otherNames>Dugan K</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2013-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/F10F2BC7-703C-4309-85AC-526C2CBF310D"><gtr:id>F10F2BC7-703C-4309-85AC-526C2CBF310D</gtr:id><gtr:title>The Impact of Technology Scaling in the SpiNNaker Chip Multiprocessor</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/79b2fc46e0696eaec69aae1b2808bb3d"><gtr:id>79b2fc46e0696eaec69aae1b2808bb3d</gtr:id><gtr:otherNames>Eustace Painkras (Author)</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2012-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/A4CDC998-C3A5-4205-83AF-EBA302E13D06"><gtr:id>A4CDC998-C3A5-4205-83AF-EBA302E13D06</gtr:id><gtr:title>Scalable event-driven native parallel processing</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/22230f1b999922b2cf2cd26c0fcb7361"><gtr:id>22230f1b999922b2cf2cd26c0fcb7361</gtr:id><gtr:otherNames>Rast A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2010-01-01</gtr:date><gtr:isbn>9781450300445</gtr:isbn></gtr:publication></gtr:publications><gtr:identifiers><gtr:identifier type="RCUK">EP/G015740/1</gtr:identifier></gtr:identifiers><gtr:healthCategories/><gtr:researchActivities/><gtr:researchSubjects><gtr:researchSubject><gtr:id>EB5F16BB-2772-4DDE-BD6C-3B7A6914B64C</gtr:id><gtr:percentage>100</gtr:percentage><gtr:text>Info. &amp; commun. Technol.</gtr:text></gtr:researchSubject></gtr:researchSubjects><gtr:researchTopics><gtr:researchTopic><gtr:id>D7BA1404-E001-4782-929E-E96E28B01201</gtr:id><gtr:percentage>20</gtr:percentage><gtr:text>Computer Sys. &amp; Architecture</gtr:text></gtr:researchTopic><gtr:researchTopic><gtr:id>18CCD01F-CBEC-46CF-B316-5A50A2CFF82D</gtr:id><gtr:percentage>10</gtr:percentage><gtr:text>New &amp; Emerging Comp. Paradigms</gtr:text></gtr:researchTopic><gtr:researchTopic><gtr:id>01AC56BC-45B4-434D-B015-7C879327F09F</gtr:id><gtr:percentage>10</gtr:percentage><gtr:text>Parallel Computing</gtr:text></gtr:researchTopic><gtr:researchTopic><gtr:id>1E31C833-3A35-4F54-A499-31D0C245B5D5</gtr:id><gtr:percentage>30</gtr:percentage><gtr:text>System on Chip</gtr:text></gtr:researchTopic><gtr:researchTopic><gtr:id>2770EFE0-D127-47F1-9FC0-AABDCE301DD3</gtr:id><gtr:percentage>30</gtr:percentage><gtr:text>VLSI Design</gtr:text></gtr:researchTopic></gtr:researchTopics><gtr:rcukProgrammes/></gtr:project></gtr:projectComposition></gtr:projectOverview>