// Seed: 4247812309
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  inout reg id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  always @(posedge -1 or posedge -1'b0) begin : LABEL_0
    if (-1) id_5 <= 1;
  end
  assign id_2 = id_3;
  wire id_9;
  logic [-1 : 1] id_10 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  input wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_15,
      id_5,
      id_3,
      id_10,
      id_12,
      id_13
  );
  output wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  inout reg id_3;
  input wire id_2;
  input wire id_1;
  always @(1 or posedge 1) id_3 = id_8 == 1 + -1;
endmodule
