Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Feb 27 15:17:20 2019
| Host         : DESKTOP-KM458MG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file cpu28_pipeline_timing_summary_routed.rpt -rpx cpu28_pipeline_timing_summary_routed.rpx
| Design       : cpu28_pipeline
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: clk_div/clk_F_reg/Q (HIGH)

 There are 3245 register/latch pins with no clock driven by root clock pin: clk_div/clk_N_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_datapath/myIF_ID/IR_id_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_datapath/myIF_ID/IR_id_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_datapath/myIF_ID/IR_id_reg[26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_datapath/myIF_ID/IR_id_reg[27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_datapath/myIF_ID/IR_id_reg[28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_datapath/myIF_ID/IR_id_reg[29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_datapath/myIF_ID/IR_id_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_datapath/myIF_ID/IR_id_reg[31]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_datapath/myIF_ID/IR_id_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_datapath/myIF_ID/IR_id_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_datapath/myIF_ID/IR_id_reg[5]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 9732 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.756        0.000                      0                  130        0.263        0.000                      0                  130        4.500        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.756        0.000                      0                  130        0.263        0.000                      0                  130        4.500        0.000                       0                    67  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.756ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.756ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.660ns  (logic 2.553ns (45.105%)  route 3.107ns (54.895%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.631     5.234    clk_div/clk
    SLICE_X50Y91         FDRE                                         r  clk_div/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.518     5.752 r  clk_div/counter_reg[0]/Q
                         net (fo=3, routed)           0.591     6.343    clk_div/counter_reg[0]
    SLICE_X51Y91         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.923 r  clk_div/counter_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     6.923    clk_div/counter_reg[0]_i_25_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.037 r  clk_div/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.037    clk_div/counter_reg[0]_i_13_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.151 r  clk_div/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.151    clk_div/counter_reg[0]_i_12_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.265 r  clk_div/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.265    clk_div/counter_reg[0]_i_15_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.379 r  clk_div/counter_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.379    clk_div/counter_reg[0]_i_20_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.493 r  clk_div/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.493    clk_div/counter_reg[0]_i_16_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.827 r  clk_div/counter_reg[0]_i_38/O[1]
                         net (fo=1, routed)           0.823     8.649    clk_div/counter_reg[0]_i_38_n_6
    SLICE_X49Y97         LUT4 (Prop_lut4_I0_O)        0.303     8.952 r  clk_div/counter[0]_i_19/O
                         net (fo=1, routed)           0.304     9.256    clk_div/counter[0]_i_19_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I5_O)        0.124     9.380 f  clk_div/counter[0]_i_6/O
                         net (fo=2, routed)           0.559     9.939    clk_div/counter[0]_i_6_n_0
    SLICE_X49Y93         LUT5 (Prop_lut5_I2_O)        0.124    10.063 r  clk_div/counter[0]_i_1/O
                         net (fo=32, routed)          0.831    10.894    clk_div/counter[0]_i_1_n_0
    SLICE_X50Y96         FDRE                                         r  clk_div/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.511    14.934    clk_div/clk
    SLICE_X50Y96         FDRE                                         r  clk_div/counter_reg[20]/C
                         clock pessimism              0.276    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X50Y96         FDRE (Setup_fdre_C_R)       -0.524    14.650    clk_div/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.650    
                         arrival time                         -10.894    
  -------------------------------------------------------------------
                         slack                                  3.756    

Slack (MET) :             3.756ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.660ns  (logic 2.553ns (45.105%)  route 3.107ns (54.895%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.631     5.234    clk_div/clk
    SLICE_X50Y91         FDRE                                         r  clk_div/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.518     5.752 r  clk_div/counter_reg[0]/Q
                         net (fo=3, routed)           0.591     6.343    clk_div/counter_reg[0]
    SLICE_X51Y91         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.923 r  clk_div/counter_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     6.923    clk_div/counter_reg[0]_i_25_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.037 r  clk_div/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.037    clk_div/counter_reg[0]_i_13_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.151 r  clk_div/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.151    clk_div/counter_reg[0]_i_12_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.265 r  clk_div/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.265    clk_div/counter_reg[0]_i_15_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.379 r  clk_div/counter_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.379    clk_div/counter_reg[0]_i_20_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.493 r  clk_div/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.493    clk_div/counter_reg[0]_i_16_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.827 r  clk_div/counter_reg[0]_i_38/O[1]
                         net (fo=1, routed)           0.823     8.649    clk_div/counter_reg[0]_i_38_n_6
    SLICE_X49Y97         LUT4 (Prop_lut4_I0_O)        0.303     8.952 r  clk_div/counter[0]_i_19/O
                         net (fo=1, routed)           0.304     9.256    clk_div/counter[0]_i_19_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I5_O)        0.124     9.380 f  clk_div/counter[0]_i_6/O
                         net (fo=2, routed)           0.559     9.939    clk_div/counter[0]_i_6_n_0
    SLICE_X49Y93         LUT5 (Prop_lut5_I2_O)        0.124    10.063 r  clk_div/counter[0]_i_1/O
                         net (fo=32, routed)          0.831    10.894    clk_div/counter[0]_i_1_n_0
    SLICE_X50Y96         FDRE                                         r  clk_div/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.511    14.934    clk_div/clk
    SLICE_X50Y96         FDRE                                         r  clk_div/counter_reg[21]/C
                         clock pessimism              0.276    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X50Y96         FDRE (Setup_fdre_C_R)       -0.524    14.650    clk_div/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.650    
                         arrival time                         -10.894    
  -------------------------------------------------------------------
                         slack                                  3.756    

Slack (MET) :             3.756ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.660ns  (logic 2.553ns (45.105%)  route 3.107ns (54.895%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.631     5.234    clk_div/clk
    SLICE_X50Y91         FDRE                                         r  clk_div/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.518     5.752 r  clk_div/counter_reg[0]/Q
                         net (fo=3, routed)           0.591     6.343    clk_div/counter_reg[0]
    SLICE_X51Y91         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.923 r  clk_div/counter_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     6.923    clk_div/counter_reg[0]_i_25_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.037 r  clk_div/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.037    clk_div/counter_reg[0]_i_13_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.151 r  clk_div/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.151    clk_div/counter_reg[0]_i_12_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.265 r  clk_div/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.265    clk_div/counter_reg[0]_i_15_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.379 r  clk_div/counter_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.379    clk_div/counter_reg[0]_i_20_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.493 r  clk_div/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.493    clk_div/counter_reg[0]_i_16_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.827 r  clk_div/counter_reg[0]_i_38/O[1]
                         net (fo=1, routed)           0.823     8.649    clk_div/counter_reg[0]_i_38_n_6
    SLICE_X49Y97         LUT4 (Prop_lut4_I0_O)        0.303     8.952 r  clk_div/counter[0]_i_19/O
                         net (fo=1, routed)           0.304     9.256    clk_div/counter[0]_i_19_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I5_O)        0.124     9.380 f  clk_div/counter[0]_i_6/O
                         net (fo=2, routed)           0.559     9.939    clk_div/counter[0]_i_6_n_0
    SLICE_X49Y93         LUT5 (Prop_lut5_I2_O)        0.124    10.063 r  clk_div/counter[0]_i_1/O
                         net (fo=32, routed)          0.831    10.894    clk_div/counter[0]_i_1_n_0
    SLICE_X50Y96         FDRE                                         r  clk_div/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.511    14.934    clk_div/clk
    SLICE_X50Y96         FDRE                                         r  clk_div/counter_reg[22]/C
                         clock pessimism              0.276    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X50Y96         FDRE (Setup_fdre_C_R)       -0.524    14.650    clk_div/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.650    
                         arrival time                         -10.894    
  -------------------------------------------------------------------
                         slack                                  3.756    

Slack (MET) :             3.756ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.660ns  (logic 2.553ns (45.105%)  route 3.107ns (54.895%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.631     5.234    clk_div/clk
    SLICE_X50Y91         FDRE                                         r  clk_div/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.518     5.752 r  clk_div/counter_reg[0]/Q
                         net (fo=3, routed)           0.591     6.343    clk_div/counter_reg[0]
    SLICE_X51Y91         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.923 r  clk_div/counter_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     6.923    clk_div/counter_reg[0]_i_25_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.037 r  clk_div/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.037    clk_div/counter_reg[0]_i_13_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.151 r  clk_div/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.151    clk_div/counter_reg[0]_i_12_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.265 r  clk_div/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.265    clk_div/counter_reg[0]_i_15_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.379 r  clk_div/counter_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.379    clk_div/counter_reg[0]_i_20_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.493 r  clk_div/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.493    clk_div/counter_reg[0]_i_16_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.827 r  clk_div/counter_reg[0]_i_38/O[1]
                         net (fo=1, routed)           0.823     8.649    clk_div/counter_reg[0]_i_38_n_6
    SLICE_X49Y97         LUT4 (Prop_lut4_I0_O)        0.303     8.952 r  clk_div/counter[0]_i_19/O
                         net (fo=1, routed)           0.304     9.256    clk_div/counter[0]_i_19_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I5_O)        0.124     9.380 f  clk_div/counter[0]_i_6/O
                         net (fo=2, routed)           0.559     9.939    clk_div/counter[0]_i_6_n_0
    SLICE_X49Y93         LUT5 (Prop_lut5_I2_O)        0.124    10.063 r  clk_div/counter[0]_i_1/O
                         net (fo=32, routed)          0.831    10.894    clk_div/counter[0]_i_1_n_0
    SLICE_X50Y96         FDRE                                         r  clk_div/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.511    14.934    clk_div/clk
    SLICE_X50Y96         FDRE                                         r  clk_div/counter_reg[23]/C
                         clock pessimism              0.276    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X50Y96         FDRE (Setup_fdre_C_R)       -0.524    14.650    clk_div/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.650    
                         arrival time                         -10.894    
  -------------------------------------------------------------------
                         slack                                  3.756    

Slack (MET) :             3.807ns  (required time - arrival time)
  Source:                 clk_div/counter_f_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_f_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.711ns  (logic 2.630ns (46.049%)  route 3.081ns (53.951%))
  Logic Levels:           11  (CARRY4=8 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.190ns = ( 15.190 - 10.000 ) 
    Source Clock Delay      (SCD):    5.491ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.888     5.491    clk_div/clk
    SLICE_X3Y31          FDRE                                         r  clk_div/counter_f_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.456     5.947 r  clk_div/counter_f_reg[0]/Q
                         net (fo=3, routed)           0.541     6.488    clk_div/counter_f_reg[0]
    SLICE_X2Y31          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.083 r  clk_div/counter_f_reg[0]_i_41/CO[3]
                         net (fo=1, routed)           0.000     7.083    clk_div/counter_f_reg[0]_i_41_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.200 r  clk_div/counter_f_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.200    clk_div/counter_f_reg[0]_i_17_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.317 r  clk_div/counter_f_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.317    clk_div/counter_f_reg[0]_i_4_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.434 r  clk_div/counter_f_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.434    clk_div/counter_f_reg[0]_i_5_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.551 r  clk_div/counter_f_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.551    clk_div/counter_f_reg[0]_i_16_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.668 r  clk_div/counter_f_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.668    clk_div/counter_f_reg[0]_i_14_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.785 r  clk_div/counter_f_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.785    clk_div/counter_f_reg[0]_i_15_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.108 r  clk_div/counter_f_reg[0]_i_28/O[1]
                         net (fo=1, routed)           0.981     9.090    clk_div/counter_f_reg[0]_i_28_n_6
    SLICE_X4Y36          LUT6 (Prop_lut6_I5_O)        0.306     9.396 r  clk_div/counter_f[0]_i_11/O
                         net (fo=1, routed)           0.279     9.675    clk_div/counter_f[0]_i_11_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I0_O)        0.124     9.799 r  clk_div/counter_f[0]_i_3/O
                         net (fo=2, routed)           0.312    10.110    clk_div/counter_f[0]_i_3_n_0
    SLICE_X4Y34          LUT5 (Prop_lut5_I0_O)        0.124    10.234 r  clk_div/counter_f[0]_i_1/O
                         net (fo=32, routed)          0.968    11.202    clk_div/clear
    SLICE_X3Y38          FDRE                                         r  clk_div/counter_f_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.768    15.190    clk_div/clk
    SLICE_X3Y38          FDRE                                         r  clk_div/counter_f_reg[28]/C
                         clock pessimism              0.283    15.474    
                         clock uncertainty           -0.035    15.438    
    SLICE_X3Y38          FDRE (Setup_fdre_C_R)       -0.429    15.009    clk_div/counter_f_reg[28]
  -------------------------------------------------------------------
                         required time                         15.009    
                         arrival time                         -11.202    
  -------------------------------------------------------------------
                         slack                                  3.807    

Slack (MET) :             3.807ns  (required time - arrival time)
  Source:                 clk_div/counter_f_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_f_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.711ns  (logic 2.630ns (46.049%)  route 3.081ns (53.951%))
  Logic Levels:           11  (CARRY4=8 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.190ns = ( 15.190 - 10.000 ) 
    Source Clock Delay      (SCD):    5.491ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.888     5.491    clk_div/clk
    SLICE_X3Y31          FDRE                                         r  clk_div/counter_f_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.456     5.947 r  clk_div/counter_f_reg[0]/Q
                         net (fo=3, routed)           0.541     6.488    clk_div/counter_f_reg[0]
    SLICE_X2Y31          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.083 r  clk_div/counter_f_reg[0]_i_41/CO[3]
                         net (fo=1, routed)           0.000     7.083    clk_div/counter_f_reg[0]_i_41_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.200 r  clk_div/counter_f_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.200    clk_div/counter_f_reg[0]_i_17_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.317 r  clk_div/counter_f_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.317    clk_div/counter_f_reg[0]_i_4_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.434 r  clk_div/counter_f_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.434    clk_div/counter_f_reg[0]_i_5_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.551 r  clk_div/counter_f_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.551    clk_div/counter_f_reg[0]_i_16_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.668 r  clk_div/counter_f_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.668    clk_div/counter_f_reg[0]_i_14_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.785 r  clk_div/counter_f_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.785    clk_div/counter_f_reg[0]_i_15_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.108 r  clk_div/counter_f_reg[0]_i_28/O[1]
                         net (fo=1, routed)           0.981     9.090    clk_div/counter_f_reg[0]_i_28_n_6
    SLICE_X4Y36          LUT6 (Prop_lut6_I5_O)        0.306     9.396 r  clk_div/counter_f[0]_i_11/O
                         net (fo=1, routed)           0.279     9.675    clk_div/counter_f[0]_i_11_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I0_O)        0.124     9.799 r  clk_div/counter_f[0]_i_3/O
                         net (fo=2, routed)           0.312    10.110    clk_div/counter_f[0]_i_3_n_0
    SLICE_X4Y34          LUT5 (Prop_lut5_I0_O)        0.124    10.234 r  clk_div/counter_f[0]_i_1/O
                         net (fo=32, routed)          0.968    11.202    clk_div/clear
    SLICE_X3Y38          FDRE                                         r  clk_div/counter_f_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.768    15.190    clk_div/clk
    SLICE_X3Y38          FDRE                                         r  clk_div/counter_f_reg[29]/C
                         clock pessimism              0.283    15.474    
                         clock uncertainty           -0.035    15.438    
    SLICE_X3Y38          FDRE (Setup_fdre_C_R)       -0.429    15.009    clk_div/counter_f_reg[29]
  -------------------------------------------------------------------
                         required time                         15.009    
                         arrival time                         -11.202    
  -------------------------------------------------------------------
                         slack                                  3.807    

Slack (MET) :             3.807ns  (required time - arrival time)
  Source:                 clk_div/counter_f_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_f_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.711ns  (logic 2.630ns (46.049%)  route 3.081ns (53.951%))
  Logic Levels:           11  (CARRY4=8 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.190ns = ( 15.190 - 10.000 ) 
    Source Clock Delay      (SCD):    5.491ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.888     5.491    clk_div/clk
    SLICE_X3Y31          FDRE                                         r  clk_div/counter_f_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.456     5.947 r  clk_div/counter_f_reg[0]/Q
                         net (fo=3, routed)           0.541     6.488    clk_div/counter_f_reg[0]
    SLICE_X2Y31          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.083 r  clk_div/counter_f_reg[0]_i_41/CO[3]
                         net (fo=1, routed)           0.000     7.083    clk_div/counter_f_reg[0]_i_41_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.200 r  clk_div/counter_f_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.200    clk_div/counter_f_reg[0]_i_17_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.317 r  clk_div/counter_f_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.317    clk_div/counter_f_reg[0]_i_4_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.434 r  clk_div/counter_f_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.434    clk_div/counter_f_reg[0]_i_5_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.551 r  clk_div/counter_f_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.551    clk_div/counter_f_reg[0]_i_16_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.668 r  clk_div/counter_f_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.668    clk_div/counter_f_reg[0]_i_14_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.785 r  clk_div/counter_f_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.785    clk_div/counter_f_reg[0]_i_15_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.108 r  clk_div/counter_f_reg[0]_i_28/O[1]
                         net (fo=1, routed)           0.981     9.090    clk_div/counter_f_reg[0]_i_28_n_6
    SLICE_X4Y36          LUT6 (Prop_lut6_I5_O)        0.306     9.396 r  clk_div/counter_f[0]_i_11/O
                         net (fo=1, routed)           0.279     9.675    clk_div/counter_f[0]_i_11_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I0_O)        0.124     9.799 r  clk_div/counter_f[0]_i_3/O
                         net (fo=2, routed)           0.312    10.110    clk_div/counter_f[0]_i_3_n_0
    SLICE_X4Y34          LUT5 (Prop_lut5_I0_O)        0.124    10.234 r  clk_div/counter_f[0]_i_1/O
                         net (fo=32, routed)          0.968    11.202    clk_div/clear
    SLICE_X3Y38          FDRE                                         r  clk_div/counter_f_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.768    15.190    clk_div/clk
    SLICE_X3Y38          FDRE                                         r  clk_div/counter_f_reg[30]/C
                         clock pessimism              0.283    15.474    
                         clock uncertainty           -0.035    15.438    
    SLICE_X3Y38          FDRE (Setup_fdre_C_R)       -0.429    15.009    clk_div/counter_f_reg[30]
  -------------------------------------------------------------------
                         required time                         15.009    
                         arrival time                         -11.202    
  -------------------------------------------------------------------
                         slack                                  3.807    

Slack (MET) :             3.807ns  (required time - arrival time)
  Source:                 clk_div/counter_f_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_f_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.711ns  (logic 2.630ns (46.049%)  route 3.081ns (53.951%))
  Logic Levels:           11  (CARRY4=8 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.190ns = ( 15.190 - 10.000 ) 
    Source Clock Delay      (SCD):    5.491ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.888     5.491    clk_div/clk
    SLICE_X3Y31          FDRE                                         r  clk_div/counter_f_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.456     5.947 r  clk_div/counter_f_reg[0]/Q
                         net (fo=3, routed)           0.541     6.488    clk_div/counter_f_reg[0]
    SLICE_X2Y31          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.083 r  clk_div/counter_f_reg[0]_i_41/CO[3]
                         net (fo=1, routed)           0.000     7.083    clk_div/counter_f_reg[0]_i_41_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.200 r  clk_div/counter_f_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.200    clk_div/counter_f_reg[0]_i_17_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.317 r  clk_div/counter_f_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.317    clk_div/counter_f_reg[0]_i_4_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.434 r  clk_div/counter_f_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.434    clk_div/counter_f_reg[0]_i_5_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.551 r  clk_div/counter_f_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.551    clk_div/counter_f_reg[0]_i_16_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.668 r  clk_div/counter_f_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.668    clk_div/counter_f_reg[0]_i_14_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.785 r  clk_div/counter_f_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.785    clk_div/counter_f_reg[0]_i_15_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.108 r  clk_div/counter_f_reg[0]_i_28/O[1]
                         net (fo=1, routed)           0.981     9.090    clk_div/counter_f_reg[0]_i_28_n_6
    SLICE_X4Y36          LUT6 (Prop_lut6_I5_O)        0.306     9.396 r  clk_div/counter_f[0]_i_11/O
                         net (fo=1, routed)           0.279     9.675    clk_div/counter_f[0]_i_11_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I0_O)        0.124     9.799 r  clk_div/counter_f[0]_i_3/O
                         net (fo=2, routed)           0.312    10.110    clk_div/counter_f[0]_i_3_n_0
    SLICE_X4Y34          LUT5 (Prop_lut5_I0_O)        0.124    10.234 r  clk_div/counter_f[0]_i_1/O
                         net (fo=32, routed)          0.968    11.202    clk_div/clear
    SLICE_X3Y38          FDRE                                         r  clk_div/counter_f_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.768    15.190    clk_div/clk
    SLICE_X3Y38          FDRE                                         r  clk_div/counter_f_reg[31]/C
                         clock pessimism              0.283    15.474    
                         clock uncertainty           -0.035    15.438    
    SLICE_X3Y38          FDRE (Setup_fdre_C_R)       -0.429    15.009    clk_div/counter_f_reg[31]
  -------------------------------------------------------------------
                         required time                         15.009    
                         arrival time                         -11.202    
  -------------------------------------------------------------------
                         slack                                  3.807    

Slack (MET) :             3.872ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.546ns  (logic 2.553ns (46.032%)  route 2.993ns (53.968%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.631     5.234    clk_div/clk
    SLICE_X50Y91         FDRE                                         r  clk_div/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.518     5.752 r  clk_div/counter_reg[0]/Q
                         net (fo=3, routed)           0.591     6.343    clk_div/counter_reg[0]
    SLICE_X51Y91         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.923 r  clk_div/counter_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     6.923    clk_div/counter_reg[0]_i_25_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.037 r  clk_div/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.037    clk_div/counter_reg[0]_i_13_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.151 r  clk_div/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.151    clk_div/counter_reg[0]_i_12_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.265 r  clk_div/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.265    clk_div/counter_reg[0]_i_15_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.379 r  clk_div/counter_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.379    clk_div/counter_reg[0]_i_20_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.493 r  clk_div/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.493    clk_div/counter_reg[0]_i_16_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.827 r  clk_div/counter_reg[0]_i_38/O[1]
                         net (fo=1, routed)           0.823     8.649    clk_div/counter_reg[0]_i_38_n_6
    SLICE_X49Y97         LUT4 (Prop_lut4_I0_O)        0.303     8.952 r  clk_div/counter[0]_i_19/O
                         net (fo=1, routed)           0.304     9.256    clk_div/counter[0]_i_19_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I5_O)        0.124     9.380 f  clk_div/counter[0]_i_6/O
                         net (fo=2, routed)           0.559     9.939    clk_div/counter[0]_i_6_n_0
    SLICE_X49Y93         LUT5 (Prop_lut5_I2_O)        0.124    10.063 r  clk_div/counter[0]_i_1/O
                         net (fo=32, routed)          0.717    10.780    clk_div/counter[0]_i_1_n_0
    SLICE_X50Y98         FDRE                                         r  clk_div/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.512    14.935    clk_div/clk
    SLICE_X50Y98         FDRE                                         r  clk_div/counter_reg[28]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X50Y98         FDRE (Setup_fdre_C_R)       -0.524    14.651    clk_div/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.651    
                         arrival time                         -10.780    
  -------------------------------------------------------------------
                         slack                                  3.872    

Slack (MET) :             3.872ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.546ns  (logic 2.553ns (46.032%)  route 2.993ns (53.968%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.631     5.234    clk_div/clk
    SLICE_X50Y91         FDRE                                         r  clk_div/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.518     5.752 r  clk_div/counter_reg[0]/Q
                         net (fo=3, routed)           0.591     6.343    clk_div/counter_reg[0]
    SLICE_X51Y91         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.923 r  clk_div/counter_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     6.923    clk_div/counter_reg[0]_i_25_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.037 r  clk_div/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.037    clk_div/counter_reg[0]_i_13_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.151 r  clk_div/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.151    clk_div/counter_reg[0]_i_12_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.265 r  clk_div/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.265    clk_div/counter_reg[0]_i_15_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.379 r  clk_div/counter_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.379    clk_div/counter_reg[0]_i_20_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.493 r  clk_div/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.493    clk_div/counter_reg[0]_i_16_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.827 r  clk_div/counter_reg[0]_i_38/O[1]
                         net (fo=1, routed)           0.823     8.649    clk_div/counter_reg[0]_i_38_n_6
    SLICE_X49Y97         LUT4 (Prop_lut4_I0_O)        0.303     8.952 r  clk_div/counter[0]_i_19/O
                         net (fo=1, routed)           0.304     9.256    clk_div/counter[0]_i_19_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I5_O)        0.124     9.380 f  clk_div/counter[0]_i_6/O
                         net (fo=2, routed)           0.559     9.939    clk_div/counter[0]_i_6_n_0
    SLICE_X49Y93         LUT5 (Prop_lut5_I2_O)        0.124    10.063 r  clk_div/counter[0]_i_1/O
                         net (fo=32, routed)          0.717    10.780    clk_div/counter[0]_i_1_n_0
    SLICE_X50Y98         FDRE                                         r  clk_div/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.512    14.935    clk_div/clk
    SLICE_X50Y98         FDRE                                         r  clk_div/counter_reg[29]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X50Y98         FDRE (Setup_fdre_C_R)       -0.524    14.651    clk_div/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.651    
                         arrival time                         -10.780    
  -------------------------------------------------------------------
                         slack                                  3.872    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_div/counter_f_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_f_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.665     1.585    clk_div/clk
    SLICE_X3Y33          FDRE                                         r  clk_div/counter_f_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.141     1.726 r  clk_div/counter_f_reg[11]/Q
                         net (fo=2, routed)           0.119     1.845    clk_div/counter_f_reg[11]
    SLICE_X3Y33          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.953 r  clk_div/counter_f_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.953    clk_div/counter_f_reg[8]_i_1_n_4
    SLICE_X3Y33          FDRE                                         r  clk_div/counter_f_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.940     2.105    clk_div/clk
    SLICE_X3Y33          FDRE                                         r  clk_div/counter_f_reg[11]/C
                         clock pessimism             -0.520     1.585    
    SLICE_X3Y33          FDRE (Hold_fdre_C_D)         0.105     1.690    clk_div/counter_f_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_div/counter_f_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_f_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.666     1.586    clk_div/clk
    SLICE_X3Y34          FDRE                                         r  clk_div/counter_f_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.141     1.727 r  clk_div/counter_f_reg[15]/Q
                         net (fo=2, routed)           0.119     1.846    clk_div/counter_f_reg[15]
    SLICE_X3Y34          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.954 r  clk_div/counter_f_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.954    clk_div/counter_f_reg[12]_i_1_n_4
    SLICE_X3Y34          FDRE                                         r  clk_div/counter_f_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.941     2.106    clk_div/clk
    SLICE_X3Y34          FDRE                                         r  clk_div/counter_f_reg[15]/C
                         clock pessimism             -0.520     1.586    
    SLICE_X3Y34          FDRE (Hold_fdre_C_D)         0.105     1.691    clk_div/counter_f_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_div/counter_f_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_f_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.667     1.587    clk_div/clk
    SLICE_X3Y37          FDRE                                         r  clk_div/counter_f_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.141     1.728 r  clk_div/counter_f_reg[27]/Q
                         net (fo=2, routed)           0.119     1.847    clk_div/counter_f_reg[27]
    SLICE_X3Y37          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.955 r  clk_div/counter_f_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.955    clk_div/counter_f_reg[24]_i_1_n_4
    SLICE_X3Y37          FDRE                                         r  clk_div/counter_f_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.943     2.108    clk_div/clk
    SLICE_X3Y37          FDRE                                         r  clk_div/counter_f_reg[27]/C
                         clock pessimism             -0.521     1.587    
    SLICE_X3Y37          FDRE (Hold_fdre_C_D)         0.105     1.692    clk_div/counter_f_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_div/counter_f_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_f_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.668     1.588    clk_div/clk
    SLICE_X3Y38          FDRE                                         r  clk_div/counter_f_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.141     1.729 r  clk_div/counter_f_reg[31]/Q
                         net (fo=2, routed)           0.119     1.848    clk_div/counter_f_reg[31]
    SLICE_X3Y38          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.956 r  clk_div/counter_f_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.956    clk_div/counter_f_reg[28]_i_1_n_4
    SLICE_X3Y38          FDRE                                         r  clk_div/counter_f_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.945     2.110    clk_div/clk
    SLICE_X3Y38          FDRE                                         r  clk_div/counter_f_reg[31]/C
                         clock pessimism             -0.522     1.588    
    SLICE_X3Y38          FDRE (Hold_fdre_C_D)         0.105     1.693    clk_div/counter_f_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_div/counter_f_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_f_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.664     1.584    clk_div/clk
    SLICE_X3Y32          FDRE                                         r  clk_div/counter_f_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.141     1.725 r  clk_div/counter_f_reg[7]/Q
                         net (fo=2, routed)           0.119     1.844    clk_div/counter_f_reg[7]
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.952 r  clk_div/counter_f_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.952    clk_div/counter_f_reg[4]_i_1_n_4
    SLICE_X3Y32          FDRE                                         r  clk_div/counter_f_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.939     2.104    clk_div/clk
    SLICE_X3Y32          FDRE                                         r  clk_div/counter_f_reg[7]/C
                         clock pessimism             -0.520     1.584    
    SLICE_X3Y32          FDRE (Hold_fdre_C_D)         0.105     1.689    clk_div/counter_f_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_div/counter_f_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_f_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.666     1.586    clk_div/clk
    SLICE_X3Y35          FDRE                                         r  clk_div/counter_f_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.141     1.727 r  clk_div/counter_f_reg[19]/Q
                         net (fo=2, routed)           0.119     1.846    clk_div/counter_f_reg[19]
    SLICE_X3Y35          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.954 r  clk_div/counter_f_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.954    clk_div/counter_f_reg[16]_i_1_n_4
    SLICE_X3Y35          FDRE                                         r  clk_div/counter_f_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.942     2.107    clk_div/clk
    SLICE_X3Y35          FDRE                                         r  clk_div/counter_f_reg[19]/C
                         clock pessimism             -0.521     1.586    
    SLICE_X3Y35          FDRE (Hold_fdre_C_D)         0.105     1.691    clk_div/counter_f_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_div/counter_f_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_f_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.666     1.586    clk_div/clk
    SLICE_X3Y36          FDRE                                         r  clk_div/counter_f_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDRE (Prop_fdre_C_Q)         0.141     1.727 r  clk_div/counter_f_reg[23]/Q
                         net (fo=2, routed)           0.119     1.846    clk_div/counter_f_reg[23]
    SLICE_X3Y36          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.954 r  clk_div/counter_f_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.954    clk_div/counter_f_reg[20]_i_1_n_4
    SLICE_X3Y36          FDRE                                         r  clk_div/counter_f_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.942     2.107    clk_div/clk
    SLICE_X3Y36          FDRE                                         r  clk_div/counter_f_reg[23]/C
                         clock pessimism             -0.521     1.586    
    SLICE_X3Y36          FDRE (Hold_fdre_C_D)         0.105     1.691    clk_div/counter_f_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_div/counter_f_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_f_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.663     1.583    clk_div/clk
    SLICE_X3Y31          FDRE                                         r  clk_div/counter_f_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.141     1.724 r  clk_div/counter_f_reg[3]/Q
                         net (fo=2, routed)           0.119     1.843    clk_div/counter_f_reg[3]
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.951 r  clk_div/counter_f_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.951    clk_div/counter_f_reg[0]_i_2_n_4
    SLICE_X3Y31          FDRE                                         r  clk_div/counter_f_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.938     2.103    clk_div/clk
    SLICE_X3Y31          FDRE                                         r  clk_div/counter_f_reg[3]/C
                         clock pessimism             -0.520     1.583    
    SLICE_X3Y31          FDRE (Hold_fdre_C_D)         0.105     1.688    clk_div/counter_f_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clk_div/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.565     1.484    clk_div/clk
    SLICE_X50Y93         FDRE                                         r  clk_div/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  clk_div/counter_reg[10]/Q
                         net (fo=2, routed)           0.125     1.774    clk_div/counter_reg[10]
    SLICE_X50Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.884 r  clk_div/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.884    clk_div/counter_reg[8]_i_1_n_5
    SLICE_X50Y93         FDRE                                         r  clk_div/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.835     2.000    clk_div/clk
    SLICE_X50Y93         FDRE                                         r  clk_div/counter_reg[10]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X50Y93         FDRE (Hold_fdre_C_D)         0.134     1.618    clk_div/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clk_div/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.565     1.484    clk_div/clk
    SLICE_X50Y94         FDRE                                         r  clk_div/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  clk_div/counter_reg[14]/Q
                         net (fo=2, routed)           0.125     1.774    clk_div/counter_reg[14]
    SLICE_X50Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.884 r  clk_div/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.884    clk_div/counter_reg[12]_i_1_n_5
    SLICE_X50Y94         FDRE                                         r  clk_div/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.835     2.000    clk_div/clk
    SLICE_X50Y94         FDRE                                         r  clk_div/counter_reg[14]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X50Y94         FDRE (Hold_fdre_C_D)         0.134     1.618    clk_div/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y34     clk_div/clk_F_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y93    clk_div/clk_N_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y31     clk_div/counter_f_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y33     clk_div/counter_f_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y33     clk_div/counter_f_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y34     clk_div/counter_f_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y34     clk_div/counter_f_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y34     clk_div/counter_f_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y34     clk_div/counter_f_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y34     clk_div/clk_F_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y33     clk_div/counter_f_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y33     clk_div/counter_f_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y33     clk_div/counter_f_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y33     clk_div/counter_f_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y91    clk_div/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y91    clk_div/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y91    clk_div/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y91    clk_div/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y92    clk_div/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y37     clk_div/counter_f_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y37     clk_div/counter_f_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y37     clk_div/counter_f_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y37     clk_div/counter_f_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y38     clk_div/counter_f_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y38     clk_div/counter_f_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y38     clk_div/counter_f_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y38     clk_div/counter_f_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y34     clk_div/clk_F_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y34     clk_div/clk_F_reg/C



