{"vcs1":{"timestamp_begin":1763680556.713469885, "rt":0.84, "ut":0.44, "st":0.26}}
{"vcselab":{"timestamp_begin":1763680557.732767516, "rt":0.89, "ut":0.54, "st":0.28}}
{"link":{"timestamp_begin":1763680558.771634867, "rt":0.65, "ut":0.23, "st":0.40}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1763680555.817297250}
{"VCS_COMP_START_TIME": 1763680555.817297250}
{"VCS_COMP_END_TIME": 1763680559.606176547}
{"VCS_USER_OPTIONS": "-sverilog alu.sv constants.sv controlpath.sv datapath.sv library.sv memory.sv regfile.sv RISC240.sv SSegDisplayDriver.sv"}
{"vcs1": {"peak_mem": 2545307}}
{"stitch_vcselab": {"peak_mem": 2545355}}
