# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../thermostat.srcs/sources_1/new/bcd_to_7seg.vhd" \
"../../../../thermostat.srcs/sim_1/new/bcd_to_7seg_tb.vhd" \

# Do not sort compile order
nosort
