#! /usr/remote/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0xb86dc0 .scope module, "ProcessorTestBench" "ProcessorTestBench" 2 4;
 .timescale 0 0;
v0xbb4400_0 .net "a0", 31 0, v0xbb25f0_0;  1 drivers
v0xbb4510_0 .net "adder_out", 31 0, v0xbabab0_0;  1 drivers
v0xbb4620_0 .net "adder_pc", 31 0, v0xb7c210_0;  1 drivers
v0xbb46c0_0 .net "alu_out", 31 0, v0xbb0a60_0;  1 drivers
v0xbb4780_0 .net "alu_src", 0 0, v0xbac2c0_0;  1 drivers
v0xbb48c0_0 .net "alu_zero", 0 0, L_0xbc6d00;  1 drivers
v0xbb49b0_0 .net "aluop", 2 0, v0xbac1c0_0;  1 drivers
v0xbb4ac0_0 .net "and_out", 0 0, L_0xbb22b0;  1 drivers
v0xbb4bb0_0 .net "branch", 0 0, v0xbac380_0;  1 drivers
v0xbb4ce0_0 .var "clk", 0 0;
v0xbb4e10_0 .net "data_mem_out", 31 0, v0xbad5a0_0;  1 drivers
v0xbb4ed0_0 .net "instruction", 31 0, v0xbadbc0_0;  1 drivers
v0xbb4fe0_0 .net "jump", 0 0, v0xbac530_0;  1 drivers
v0xbb50d0_0 .net "jump_to", 31 0, v0xbb42a0_0;  1 drivers
v0xbb51e0_0 .net "mem_read", 0 0, v0xbac640_0;  1 drivers
v0xbb52d0_0 .net "mem_to_reg", 0 0, v0xbac700_0;  1 drivers
v0xbb53c0_0 .net "mem_write", 0 0, v0xbac7c0_0;  1 drivers
v0xbb5570_0 .net "mux_five_out", 31 0, v0xbae2a0_0;  1 drivers
v0xbb5660_0 .net "mux_four_out", 31 0, v0xbaea60_0;  1 drivers
v0xbb5750_0 .net "mux_three_out", 31 0, v0xbaf9f0_0;  1 drivers
v0xbb5860_0 .net "mux_two_out", 4 0, v0xbb0190_0;  1 drivers
v0xbb5970_0 .net "new_pc", 31 0, v0xbaf250_0;  1 drivers
v0xbb5a80_0 .net "pc", 31 0, v0xbab5c0_0;  1 drivers
v0xbb5b40_0 .net "read_data1", 31 0, v0xbb2910_0;  1 drivers
v0xbb5c50_0 .net "read_data2", 31 0, v0xbb2a20_0;  1 drivers
v0xbb5d10_0 .net "reg_dest", 0 0, v0xbac9f0_0;  1 drivers
v0xbb5e00_0 .net "reg_write", 0 0, v0xbacab0_0;  1 drivers
v0xbb5ef0_0 .net "shift_out", 31 0, v0xbb3d20_0;  1 drivers
v0xbb6000_0 .net "sign_extend", 31 0, v0xbb1530_0;  1 drivers
v0xbb60c0_0 .net "syscall", 0 0, v0xbacb70_0;  1 drivers
v0xbb61b0_0 .net "t0", 31 0, v0xbb33b0_0;  1 drivers
v0xbb6270_0 .net "t1", 31 0, v0xbb3490_0;  1 drivers
v0xbb6310_0 .net "v0", 31 0, v0xbb3660_0;  1 drivers
L_0xbb54b0 .part v0xbadbc0_0, 21, 5;
L_0xbc65d0 .part v0xbadbc0_0, 16, 5;
L_0xbc6700 .part v0xbadbc0_0, 26, 6;
L_0xbc67a0 .part v0xbadbc0_0, 0, 6;
L_0xbc6840 .part v0xbadbc0_0, 0, 26;
L_0xbc68e0 .part v0xb7c210_0, 28, 4;
L_0xbc6a10 .part v0xbadbc0_0, 16, 5;
L_0xbc6bc0 .part v0xbadbc0_0, 11, 5;
L_0xbc6c60 .part v0xbadbc0_0, 0, 16;
S_0xb84600 .scope module, "Add_Four" "adder" 2 50, 3 4 0, S_0xb86dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /OUTPUT 32 "adder_out"
v0xb7c210_0 .var "adder_out", 31 0;
v0xbaaff0_0 .net "in1", 31 0, v0xbab5c0_0;  alias, 1 drivers
L_0x7fb22d69f018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xbab0d0_0 .net "in2", 31 0, L_0x7fb22d69f018;  1 drivers
E_0xb780a0 .event edge, v0xbaaff0_0;
S_0xbab240 .scope module, "PC_Hold" "PC" 2 49, 4 7 0, S_0xb86dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "new_pc"
    .port_info 2 /OUTPUT 32 "current_pc"
v0xbab4e0_0 .net "clk", 0 0, v0xbb4ce0_0;  1 drivers
v0xbab5c0_0 .var "current_pc", 31 0;
v0xbab6b0_0 .net "new_pc", 31 0, v0xbaf250_0;  alias, 1 drivers
E_0xbab460 .event posedge, v0xbab4e0_0;
S_0xbab800 .scope module, "adderTwo" "adder" 2 65, 3 4 0, S_0xb86dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /OUTPUT 32 "adder_out"
v0xbabab0_0 .var "adder_out", 31 0;
v0xbabbb0_0 .net "in1", 31 0, v0xb7c210_0;  alias, 1 drivers
v0xbabca0_0 .net "in2", 31 0, v0xbb3d20_0;  alias, 1 drivers
E_0xbaba50 .event edge, v0xb7c210_0;
S_0xbabdf0 .scope module, "controller" "control" 2 53, 5 7 0, S_0xb86dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode"
    .port_info 1 /INPUT 6 "funcCode"
    .port_info 2 /OUTPUT 1 "regDst"
    .port_info 3 /OUTPUT 1 "jump"
    .port_info 4 /OUTPUT 1 "branch"
    .port_info 5 /OUTPUT 1 "memRead"
    .port_info 6 /OUTPUT 1 "memToReg"
    .port_info 7 /OUTPUT 3 "aluOp"
    .port_info 8 /OUTPUT 1 "memWrite"
    .port_info 9 /OUTPUT 1 "aluSrc"
    .port_info 10 /OUTPUT 1 "regWrite"
    .port_info 11 /OUTPUT 1 "syscall"
v0xbac1c0_0 .var "aluOp", 2 0;
v0xbac2c0_0 .var "aluSrc", 0 0;
v0xbac380_0 .var "branch", 0 0;
v0xbac450_0 .net "funcCode", 5 0, L_0xbc67a0;  1 drivers
v0xbac530_0 .var "jump", 0 0;
v0xbac640_0 .var "memRead", 0 0;
v0xbac700_0 .var "memToReg", 0 0;
v0xbac7c0_0 .var "memWrite", 0 0;
v0xbac880_0 .net "opcode", 31 26, L_0xbc6700;  1 drivers
v0xbac9f0_0 .var "regDst", 0 0;
v0xbacab0_0 .var "regWrite", 0 0;
v0xbacb70_0 .var "syscall", 0 0;
E_0xbac160 .event edge, v0xbac880_0, v0xbac450_0;
S_0xbace20 .scope module, "data_mem" "data_memory" 2 68, 6 8 0, S_0xb86dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "mem_read"
    .port_info 2 /INPUT 1 "mem_write"
    .port_info 3 /INPUT 32 "address"
    .port_info 4 /INPUT 32 "write_data"
    .port_info 5 /OUTPUT 32 "read_data"
v0xbad150_0 .net "address", 31 0, v0xbb0a60_0;  alias, 1 drivers
v0xbad250_0 .net "clk", 0 0, v0xbb4ce0_0;  alias, 1 drivers
v0xbad310_0 .net "mem_read", 0 0, v0xbac640_0;  alias, 1 drivers
v0xbad3e0_0 .net "mem_write", 0 0, v0xbac7c0_0;  alias, 1 drivers
v0xbad4b0 .array "memory", 0 255, 31 0;
v0xbad5a0_0 .var "read_data", 31 0;
v0xbad640_0 .net "write_data", 31 0, v0xbb2a20_0;  alias, 1 drivers
E_0xbad0d0 .event negedge, v0xbab4e0_0;
S_0xbad7e0 .scope module, "inst_mem" "instruction_mem" 2 51, 7 6 0, S_0xb86dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr"
    .port_info 1 /OUTPUT 32 "out"
v0xbad9d0_0 .net "addr", 31 0, v0xbab5c0_0;  alias, 1 drivers
v0xbadb00 .array "memory", 1052672 1048576, 31 0;
v0xbadbc0_0 .var "out", 31 0;
v0xbadc80_0 .var "out_addr", 31 0;
S_0xbaddc0 .scope module, "muxFive" "global_mux" 2 61, 8 6 0, S_0xb86dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "test"
    .port_info 1 /INPUT 32 "ifZero"
    .port_info 2 /INPUT 32 "ifOne"
    .port_info 3 /OUTPUT 32 "out"
P_0xbadf90 .param/l "BITS" 0 8 7, +C4<00000000000000000000000000011111>;
v0xbae0c0_0 .net "ifOne", 31 0, v0xbad5a0_0;  alias, 1 drivers
v0xbae1d0_0 .net "ifZero", 31 0, v0xbb0a60_0;  alias, 1 drivers
v0xbae2a0_0 .var "out", 31 0;
v0xbae370_0 .net "test", 0 0, v0xbac700_0;  alias, 1 drivers
E_0xbabff0 .event edge, v0xbac700_0, v0xbad150_0, v0xbad5a0_0;
S_0xbae4d0 .scope module, "muxFour" "global_mux" 2 60, 8 6 0, S_0xb86dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "test"
    .port_info 1 /INPUT 32 "ifZero"
    .port_info 2 /INPUT 32 "ifOne"
    .port_info 3 /OUTPUT 32 "out"
P_0xbae6a0 .param/l "BITS" 0 8 7, +C4<00000000000000000000000000011111>;
v0xbae860_0 .net "ifOne", 31 0, v0xbabab0_0;  alias, 1 drivers
v0xbae970_0 .net "ifZero", 31 0, v0xb7c210_0;  alias, 1 drivers
v0xbaea60_0 .var "out", 31 0;
v0xbaeb20_0 .net "test", 0 0, L_0xbb22b0;  alias, 1 drivers
E_0xbae7e0 .event edge, v0xbaeb20_0, v0xb7c210_0, v0xbabab0_0;
S_0xbaec90 .scope module, "muxOne" "global_mux" 2 57, 8 6 0, S_0xb86dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "test"
    .port_info 1 /INPUT 32 "ifZero"
    .port_info 2 /INPUT 32 "ifOne"
    .port_info 3 /OUTPUT 32 "out"
P_0xbacfa0 .param/l "BITS" 0 8 7, +C4<00000000000000000000000000011111>;
v0xbaf060_0 .net "ifOne", 31 0, v0xbb42a0_0;  alias, 1 drivers
v0xbaf160_0 .net "ifZero", 31 0, v0xbaea60_0;  alias, 1 drivers
v0xbaf250_0 .var "out", 31 0;
v0xbaf350_0 .net "test", 0 0, v0xbac530_0;  alias, 1 drivers
E_0xbaefe0 .event edge, v0xbac530_0, v0xbaea60_0, v0xbaf060_0;
S_0xbaf470 .scope module, "muxThree" "global_mux" 2 59, 8 6 0, S_0xb86dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "test"
    .port_info 1 /INPUT 32 "ifZero"
    .port_info 2 /INPUT 32 "ifOne"
    .port_info 3 /OUTPUT 32 "out"
P_0xbaf640 .param/l "BITS" 0 8 7, +C4<00000000000000000000000000011111>;
v0xbaf800_0 .net "ifOne", 31 0, v0xbb1530_0;  alias, 1 drivers
v0xbaf900_0 .net "ifZero", 31 0, v0xbb2a20_0;  alias, 1 drivers
v0xbaf9f0_0 .var "out", 31 0;
v0xbafac0_0 .net "test", 0 0, v0xbac2c0_0;  alias, 1 drivers
E_0xbaf780 .event edge, v0xbac2c0_0, v0xbad640_0, v0xbaf800_0;
S_0xbafc20 .scope module, "muxTwo" "global_mux" 2 58, 8 6 0, S_0xb86dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "test"
    .port_info 1 /INPUT 5 "ifZero"
    .port_info 2 /INPUT 5 "ifOne"
    .port_info 3 /OUTPUT 5 "out"
P_0xbafdf0 .param/l "BITS" 0 8 7, +C4<00000000000000000000000000000100>;
v0xbaffb0_0 .net "ifOne", 4 0, L_0xbc6bc0;  1 drivers
v0xbb00b0_0 .net "ifZero", 4 0, L_0xbc6a10;  1 drivers
v0xbb0190_0 .var "out", 4 0;
v0xbb0280_0 .net "test", 0 0, v0xbac9f0_0;  alias, 1 drivers
E_0xbaff30 .event edge, v0xbac9f0_0, v0xbb00b0_0, v0xbaffb0_0;
S_0xbb03e0 .scope module, "my_alu" "alu" 2 66, 9 13 0, S_0xb86dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 3 "aluop"
    .port_info 3 /OUTPUT 32 "out"
    .port_info 4 /OUTPUT 1 "zero"
L_0x7fb22d69f060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xbb06b0_0 .net/2u *"_s0", 31 0, L_0x7fb22d69f060;  1 drivers
v0xbb07b0_0 .net "aluop", 2 0, v0xbac1c0_0;  alias, 1 drivers
v0xbb08a0_0 .net "in1", 31 0, v0xbb2910_0;  alias, 1 drivers
v0xbb0970_0 .net "in2", 31 0, v0xbaf9f0_0;  alias, 1 drivers
v0xbb0a60_0 .var "out", 31 0;
v0xbb0ba0_0 .net "zero", 0 0, L_0xbc6d00;  alias, 1 drivers
E_0xbb0630 .event edge, v0xbac1c0_0, v0xbb08a0_0, v0xbaf9f0_0;
L_0xbc6d00 .cmp/eq 32, v0xbb0a60_0, L_0x7fb22d69f060;
S_0xbb0d00 .scope module, "my_and" "and_mod" 2 67, 10 4 0, S_0xb86dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inOne"
    .port_info 1 /INPUT 1 "inTwo"
    .port_info 2 /OUTPUT 1 "out"
L_0xbb22b0 .functor AND 1, v0xbac380_0, L_0xbc6d00, C4<1>, C4<1>;
v0xbb0f40_0 .net "inOne", 0 0, v0xbac380_0;  alias, 1 drivers
v0xbb1000_0 .net "inTwo", 0 0, L_0xbc6d00;  alias, 1 drivers
v0xbb10a0_0 .net "out", 0 0, L_0xbb22b0;  alias, 1 drivers
S_0xbb11a0 .scope module, "my_sign_extend" "sign_extend" 2 63, 10 14 0, S_0xb86dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in"
    .port_info 1 /OUTPUT 32 "out"
v0xbb1430_0 .net "in", 15 0, L_0xbc6c60;  1 drivers
v0xbb1530_0 .var "out", 31 0;
E_0xbb13b0 .event edge, v0xbb1430_0;
S_0xbb1660 .scope module, "my_sys_call" "system_call" 2 69, 11 8 0, S_0xb86dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "syscall_control"
    .port_info 2 /INPUT 32 "v0"
    .port_info 3 /INPUT 32 "a0"
    .port_info 4 /INPUT 32 "inst"
v0xbb1940_0 .net "a0", 31 0, v0xbb25f0_0;  alias, 1 drivers
v0xbb1a40_0 .net "clk", 0 0, v0xbb4ce0_0;  alias, 1 drivers
v0xbb1b50_0 .var/i "cycleCounter", 31 0;
v0xbb1bf0_0 .net "inst", 31 0, v0xbadbc0_0;  alias, 1 drivers
v0xbb1ce0_0 .var/i "instCounter", 31 0;
v0xbb1df0_0 .var/real "progTime", 0 0;
v0xbb1eb0_0 .net "syscall_control", 0 0, v0xbacb70_0;  alias, 1 drivers
v0xbb1f50_0 .net "v0", 31 0, v0xbb3660_0;  alias, 1 drivers
E_0xbb18e0 .event edge, v0xbadbc0_0;
S_0xbb20e0 .scope module, "registerModule" "registers" 2 52, 12 7 0, S_0xb86dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reg_write"
    .port_info 2 /INPUT 5 "reg1"
    .port_info 3 /INPUT 5 "reg2"
    .port_info 4 /INPUT 5 "use_reg"
    .port_info 5 /INPUT 32 "data_in"
    .port_info 6 /OUTPUT 32 "read1"
    .port_info 7 /OUTPUT 32 "read2"
    .port_info 8 /OUTPUT 32 "v0"
    .port_info 9 /OUTPUT 32 "a0"
    .port_info 10 /OUTPUT 32 "t0"
    .port_info 11 /OUTPUT 32 "t1"
v0xbb25f0_0 .var "a0", 31 0;
v0xbb26d0_0 .net "clk", 0 0, v0xbb4ce0_0;  alias, 1 drivers
v0xbb2770_0 .net "data_in", 31 0, v0xbae2a0_0;  alias, 1 drivers
v0xbb2870_0 .var/i "i", 31 0;
v0xbb2910_0 .var "read1", 31 0;
v0xbb2a20_0 .var "read2", 31 0;
v0xbb2b10_0 .net "reg1", 25 21, L_0xbb54b0;  1 drivers
v0xbb2bf0_0 .net "reg2", 20 16, L_0xbc65d0;  1 drivers
v0xbb2cd0_0 .net "reg_write", 0 0, v0xbacab0_0;  alias, 1 drivers
v0xbb2e00 .array "register_memory", 0 31, 31 0;
v0xbb33b0_0 .var "t0", 31 0;
v0xbb3490_0 .var "t1", 31 0;
v0xbb3570_0 .net "use_reg", 4 0, v0xbb0190_0;  alias, 1 drivers
v0xbb3660_0 .var "v0", 31 0;
E_0xbb2450/0 .event edge, v0xbab4e0_0, v0xbacab0_0, v0xbae2a0_0, v0xbb0190_0;
v0xbb2e00_0 .array/port v0xbb2e00, 0;
v0xbb2e00_1 .array/port v0xbb2e00, 1;
v0xbb2e00_2 .array/port v0xbb2e00, 2;
E_0xbb2450/1 .event edge, v0xbb2b10_0, v0xbb2e00_0, v0xbb2e00_1, v0xbb2e00_2;
v0xbb2e00_3 .array/port v0xbb2e00, 3;
v0xbb2e00_4 .array/port v0xbb2e00, 4;
v0xbb2e00_5 .array/port v0xbb2e00, 5;
v0xbb2e00_6 .array/port v0xbb2e00, 6;
E_0xbb2450/2 .event edge, v0xbb2e00_3, v0xbb2e00_4, v0xbb2e00_5, v0xbb2e00_6;
v0xbb2e00_7 .array/port v0xbb2e00, 7;
v0xbb2e00_8 .array/port v0xbb2e00, 8;
v0xbb2e00_9 .array/port v0xbb2e00, 9;
v0xbb2e00_10 .array/port v0xbb2e00, 10;
E_0xbb2450/3 .event edge, v0xbb2e00_7, v0xbb2e00_8, v0xbb2e00_9, v0xbb2e00_10;
v0xbb2e00_11 .array/port v0xbb2e00, 11;
v0xbb2e00_12 .array/port v0xbb2e00, 12;
v0xbb2e00_13 .array/port v0xbb2e00, 13;
v0xbb2e00_14 .array/port v0xbb2e00, 14;
E_0xbb2450/4 .event edge, v0xbb2e00_11, v0xbb2e00_12, v0xbb2e00_13, v0xbb2e00_14;
v0xbb2e00_15 .array/port v0xbb2e00, 15;
v0xbb2e00_16 .array/port v0xbb2e00, 16;
v0xbb2e00_17 .array/port v0xbb2e00, 17;
v0xbb2e00_18 .array/port v0xbb2e00, 18;
E_0xbb2450/5 .event edge, v0xbb2e00_15, v0xbb2e00_16, v0xbb2e00_17, v0xbb2e00_18;
v0xbb2e00_19 .array/port v0xbb2e00, 19;
v0xbb2e00_20 .array/port v0xbb2e00, 20;
v0xbb2e00_21 .array/port v0xbb2e00, 21;
v0xbb2e00_22 .array/port v0xbb2e00, 22;
E_0xbb2450/6 .event edge, v0xbb2e00_19, v0xbb2e00_20, v0xbb2e00_21, v0xbb2e00_22;
v0xbb2e00_23 .array/port v0xbb2e00, 23;
v0xbb2e00_24 .array/port v0xbb2e00, 24;
v0xbb2e00_25 .array/port v0xbb2e00, 25;
v0xbb2e00_26 .array/port v0xbb2e00, 26;
E_0xbb2450/7 .event edge, v0xbb2e00_23, v0xbb2e00_24, v0xbb2e00_25, v0xbb2e00_26;
v0xbb2e00_27 .array/port v0xbb2e00, 27;
v0xbb2e00_28 .array/port v0xbb2e00, 28;
v0xbb2e00_29 .array/port v0xbb2e00, 29;
v0xbb2e00_30 .array/port v0xbb2e00, 30;
E_0xbb2450/8 .event edge, v0xbb2e00_27, v0xbb2e00_28, v0xbb2e00_29, v0xbb2e00_30;
v0xbb2e00_31 .array/port v0xbb2e00, 31;
E_0xbb2450/9 .event edge, v0xbb2e00_31, v0xbb2bf0_0;
E_0xbb2450 .event/or E_0xbb2450/0, E_0xbb2450/1, E_0xbb2450/2, E_0xbb2450/3, E_0xbb2450/4, E_0xbb2450/5, E_0xbb2450/6, E_0xbb2450/7, E_0xbb2450/8, E_0xbb2450/9;
S_0xbb3900 .scope module, "shiftTwo" "shift" 2 64, 13 16 0, S_0xb86dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction"
    .port_info 1 /OUTPUT 32 "shifted"
v0xbb3bf0_0 .net "instruction", 31 0, v0xbb1530_0;  alias, 1 drivers
v0xbb3d20_0 .var "shifted", 31 0;
E_0xbb3b90 .event edge, v0xbaf800_0;
S_0xbb3e20 .scope module, "shift_inst" "shift_instruction" 2 54, 13 6 0, S_0xb86dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 26 "instruction"
    .port_info 1 /INPUT 4 "new_pc"
    .port_info 2 /OUTPUT 32 "out"
v0xbb40c0_0 .net "instruction", 25 0, L_0xbc6840;  1 drivers
v0xbb41c0_0 .net "new_pc", 31 28, L_0xbc68e0;  1 drivers
v0xbb42a0_0 .var "out", 31 0;
E_0xbb4040 .event edge, v0xbb40c0_0;
    .scope S_0xbab240;
T_0 ;
    %pushi/vec4 4194336, 0, 32;
    %store/vec4 v0xbab5c0_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0xbab240;
T_1 ;
    %wait E_0xbab460;
    %load/vec4 v0xbab6b0_0;
    %store/vec4 v0xbab5c0_0, 0, 32;
    %jmp T_1;
    .thread T_1;
    .scope S_0xb84600;
T_2 ;
    %wait E_0xb780a0;
    %load/vec4 v0xbaaff0_0;
    %load/vec4 v0xbab0d0_0;
    %add;
    %store/vec4 v0xb7c210_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0xbad7e0;
T_3 ;
    %vpi_call 7 12 "$readmemh", "add_test.v", v0xbadb00 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0xbad7e0;
T_4 ;
    %wait E_0xb780a0;
    %load/vec4 v0xbad9d0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xbadc80_0, 0, 32;
    %load/vec4 v0xbadc80_0;
    %subi 1048576, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0xbadb00, 4;
    %store/vec4 v0xbadbc0_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0xbb20e0;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xbb2910_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xbb2a20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xbb2870_0, 0, 32;
T_5.0 ;
    %load/vec4 v0xbb2870_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0xbb2870_0;
    %store/vec4a v0xbb2e00, 4, 0;
    %load/vec4 v0xbb2870_0;
    %addi 1, 0, 32;
    %store/vec4 v0xbb2870_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0xbb20e0;
T_6 ;
    %wait E_0xbb2450;
    %load/vec4 v0xbb26d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0xbb2cd0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0xbb2770_0;
    %load/vec4 v0xbb3570_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0xbb2e00, 4, 0;
T_6.2 ;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0xbb2b10_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0xbb2e00, 4;
    %assign/vec4 v0xbb2910_0, 0;
    %load/vec4 v0xbb2bf0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0xbb2e00, 4;
    %assign/vec4 v0xbb2a20_0, 0;
T_6.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xbb2e00, 4;
    %assign/vec4 v0xbb3660_0, 0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xbb2e00, 4;
    %assign/vec4 v0xbb25f0_0, 0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xbb2e00, 4;
    %assign/vec4 v0xbb33b0_0, 0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xbb2e00, 4;
    %assign/vec4 v0xbb3490_0, 0;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0xbabdf0;
T_7 ;
    %wait E_0xbac160;
    %load/vec4 v0xbac880_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.1, 8;
T_7.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.1, 8;
 ; End of false expr.
    %blend;
T_7.1;
    %pad/s 1;
    %store/vec4 v0xbac9f0_0, 0, 1;
    %load/vec4 v0xbac880_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0xbac880_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_7.2, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %pad/s 1;
    %store/vec4 v0xbac530_0, 0, 1;
    %load/vec4 v0xbac880_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0xbac880_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_7.4, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.5, 8;
T_7.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.5, 8;
 ; End of false expr.
    %blend;
T_7.5;
    %pad/s 1;
    %store/vec4 v0xbac380_0, 0, 1;
    %load/vec4 v0xbac880_0;
    %cmpi/e 35, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_7.6, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.7, 8;
T_7.6 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.7, 8;
 ; End of false expr.
    %blend;
T_7.7;
    %pad/s 1;
    %store/vec4 v0xbac640_0, 0, 1;
    %load/vec4 v0xbac880_0;
    %cmpi/e 35, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_7.8, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.9, 8;
T_7.8 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.9, 8;
 ; End of false expr.
    %blend;
T_7.9;
    %pad/s 1;
    %store/vec4 v0xbac700_0, 0, 1;
    %load/vec4 v0xbac880_0;
    %cmpi/e 43, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_7.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.11, 8;
T_7.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.11, 8;
 ; End of false expr.
    %blend;
T_7.11;
    %pad/s 1;
    %store/vec4 v0xbac7c0_0, 0, 1;
    %load/vec4 v0xbac880_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0xbac880_0;
    %cmpi/e 13, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0xbac880_0;
    %cmpi/e 35, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0xbac880_0;
    %cmpi/e 43, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0xbac880_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_7.12, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.13, 8;
T_7.12 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.13, 8;
 ; End of false expr.
    %blend;
T_7.13;
    %pad/s 1;
    %store/vec4 v0xbac2c0_0, 0, 1;
    %load/vec4 v0xbac880_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0xbac880_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0xbac880_0;
    %cmpi/e 13, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0xbac880_0;
    %cmpi/e 35, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0xbac880_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_7.14, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.15, 8;
T_7.14 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.15, 8;
 ; End of false expr.
    %blend;
T_7.15;
    %pad/s 1;
    %store/vec4 v0xbacab0_0, 0, 1;
    %load/vec4 v0xbac880_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xbac450_0;
    %pushi/vec4 12, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_7.16, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.17, 8;
T_7.16 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.17, 8;
 ; End of false expr.
    %blend;
T_7.17;
    %pad/s 1;
    %store/vec4 v0xbacb70_0, 0, 1;
    %load/vec4 v0xbac880_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.18, 4;
    %load/vec4 v0xbac880_0;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_7.20, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_7.21, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_7.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_7.23, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xbac1c0_0, 0, 3;
    %jmp T_7.25;
T_7.20 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0xbac1c0_0, 0, 3;
    %jmp T_7.25;
T_7.21 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0xbac1c0_0, 0, 3;
    %jmp T_7.25;
T_7.22 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0xbac1c0_0, 0, 3;
    %jmp T_7.25;
T_7.23 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0xbac1c0_0, 0, 3;
    %jmp T_7.25;
T_7.25 ;
    %pop/vec4 1;
    %jmp T_7.19;
T_7.18 ;
    %load/vec4 v0xbac450_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_7.26, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_7.27, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_7.28, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_7.29, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_7.30, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xbac1c0_0, 0, 3;
    %jmp T_7.32;
T_7.26 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0xbac1c0_0, 0, 3;
    %jmp T_7.32;
T_7.27 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0xbac1c0_0, 0, 3;
    %jmp T_7.32;
T_7.28 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xbac1c0_0, 0, 3;
    %jmp T_7.32;
T_7.29 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0xbac1c0_0, 0, 3;
    %jmp T_7.32;
T_7.30 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0xbac1c0_0, 0, 3;
    %jmp T_7.32;
T_7.32 ;
    %pop/vec4 1;
T_7.19 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0xbb3e20;
T_8 ;
    %wait E_0xbb4040;
    %load/vec4 v0xbb40c0_0;
    %pad/u 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0xbb42a0_0, 0, 32;
    %load/vec4 v0xbb41c0_0;
    %load/vec4 v0xbb42a0_0;
    %parti/s 28, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xbb42a0_0, 0, 32;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0xbaec90;
T_9 ;
    %wait E_0xbaefe0;
    %load/vec4 v0xbaf350_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_9.0, 8;
    %load/vec4 v0xbaf160_0;
    %jmp/1 T_9.1, 8;
T_9.0 ; End of true expr.
    %load/vec4 v0xbaf060_0;
    %jmp/0 T_9.1, 8;
 ; End of false expr.
    %blend;
T_9.1;
    %store/vec4 v0xbaf250_0, 0, 32;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0xbafc20;
T_10 ;
    %wait E_0xbaff30;
    %load/vec4 v0xbb0280_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_10.0, 8;
    %load/vec4 v0xbb00b0_0;
    %jmp/1 T_10.1, 8;
T_10.0 ; End of true expr.
    %load/vec4 v0xbaffb0_0;
    %jmp/0 T_10.1, 8;
 ; End of false expr.
    %blend;
T_10.1;
    %store/vec4 v0xbb0190_0, 0, 5;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0xbaf470;
T_11 ;
    %wait E_0xbaf780;
    %load/vec4 v0xbafac0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_11.0, 8;
    %load/vec4 v0xbaf900_0;
    %jmp/1 T_11.1, 8;
T_11.0 ; End of true expr.
    %load/vec4 v0xbaf800_0;
    %jmp/0 T_11.1, 8;
 ; End of false expr.
    %blend;
T_11.1;
    %store/vec4 v0xbaf9f0_0, 0, 32;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0xbae4d0;
T_12 ;
    %wait E_0xbae7e0;
    %load/vec4 v0xbaeb20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_12.0, 8;
    %load/vec4 v0xbae970_0;
    %jmp/1 T_12.1, 8;
T_12.0 ; End of true expr.
    %load/vec4 v0xbae860_0;
    %jmp/0 T_12.1, 8;
 ; End of false expr.
    %blend;
T_12.1;
    %store/vec4 v0xbaea60_0, 0, 32;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0xbaddc0;
T_13 ;
    %wait E_0xbabff0;
    %load/vec4 v0xbae370_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_13.0, 8;
    %load/vec4 v0xbae1d0_0;
    %jmp/1 T_13.1, 8;
T_13.0 ; End of true expr.
    %load/vec4 v0xbae0c0_0;
    %jmp/0 T_13.1, 8;
 ; End of false expr.
    %blend;
T_13.1;
    %store/vec4 v0xbae2a0_0, 0, 32;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0xbb11a0;
T_14 ;
    %wait E_0xbb13b0;
    %load/vec4 v0xbb1430_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0xbb1430_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xbb1530_0, 0, 32;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0xbb3900;
T_15 ;
    %wait E_0xbb3b90;
    %load/vec4 v0xbb3bf0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0xbb3d20_0, 0, 32;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0xbab800;
T_16 ;
    %wait E_0xbaba50;
    %load/vec4 v0xbabbb0_0;
    %load/vec4 v0xbabca0_0;
    %add;
    %store/vec4 v0xbabab0_0, 0, 32;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0xbb03e0;
T_17 ;
    %wait E_0xbb0630;
    %load/vec4 v0xbb07b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xbb0a60_0, 0;
    %jmp T_17.6;
T_17.0 ;
    %load/vec4 v0xbb08a0_0;
    %load/vec4 v0xbb0970_0;
    %and;
    %assign/vec4 v0xbb0a60_0, 0;
    %jmp T_17.6;
T_17.1 ;
    %load/vec4 v0xbb08a0_0;
    %load/vec4 v0xbb0970_0;
    %or;
    %assign/vec4 v0xbb0a60_0, 0;
    %jmp T_17.6;
T_17.2 ;
    %load/vec4 v0xbb08a0_0;
    %load/vec4 v0xbb0970_0;
    %add;
    %assign/vec4 v0xbb0a60_0, 0;
    %jmp T_17.6;
T_17.3 ;
    %load/vec4 v0xbb08a0_0;
    %load/vec4 v0xbb0970_0;
    %sub;
    %assign/vec4 v0xbb0a60_0, 0;
    %jmp T_17.6;
T_17.4 ;
    %load/vec4 v0xbb08a0_0;
    %load/vec4 v0xbb0970_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_17.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_17.8, 8;
T_17.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_17.8, 8;
 ; End of false expr.
    %blend;
T_17.8;
    %assign/vec4 v0xbb0a60_0, 0;
    %jmp T_17.6;
T_17.6 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0xbace20;
T_18 ;
    %wait E_0xbad0d0;
    %load/vec4 v0xbad310_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_18.0, 4;
    %ix/getv 4, v0xbad150_0;
    %load/vec4a v0xbad4b0, 4;
    %store/vec4 v0xbad5a0_0, 0, 32;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0xbace20;
T_19 ;
    %wait E_0xbab460;
    %load/vec4 v0xbad3e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_19.0, 4;
    %load/vec4 v0xbad640_0;
    %ix/getv 4, v0xbad150_0;
    %store/vec4a v0xbad4b0, 4, 0;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0xbb1660;
T_20 ;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0xbb1df0_0;
    %end;
    .thread T_20;
    .scope S_0xbb1660;
T_21 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0xbb1b50_0, 0, 32;
    %end;
    .thread T_21;
    .scope S_0xbb1660;
T_22 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xbb1ce0_0, 0, 32;
    %end;
    .thread T_22;
    .scope S_0xbb1660;
T_23 ;
    %vpi_call 11 14 "$timeformat", 32'sb11111111111111111111111111111101, 32'sb00000000000000000000000000000100, " ms", 32'sb00000000000000000000000000001010 {0 0 0};
    %vpi_func/r 11 15 "$realtime" {0 0 0};
    %store/real v0xbb1df0_0;
    %vpi_call 11 16 "$display", "StartTime: %t", v0xbb1df0_0 {0 0 0};
    %end;
    .thread T_23;
    .scope S_0xbb1660;
T_24 ;
    %wait E_0xbb18e0;
    %load/vec4 v0xbb1ce0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xbb1ce0_0, 0, 32;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0xbb1660;
T_25 ;
    %wait E_0xbab460;
    %load/vec4 v0xbb1b50_0;
    %addi 1, 0, 32;
    %store/vec4 v0xbb1b50_0, 0, 32;
    %jmp T_25;
    .thread T_25;
    .scope S_0xbb1660;
T_26 ;
    %wait E_0xbad0d0;
    %load/vec4 v0xbb1eb0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_26.0, 4;
    %load/vec4 v0xbb1f50_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_26.2, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 32;
    %cmp/u;
    %jmp/1 T_26.3, 6;
    %vpi_call 11 42 "$display", "Other Syscall" {0 0 0};
    %jmp T_26.5;
T_26.2 ;
    %vpi_call 11 32 "$display", "\012a0 = %d", v0xbb1940_0 {0 0 0};
    %jmp T_26.5;
T_26.3 ;
    %vpi_call 11 34 "$display", "\012Syscall: Exiting Program!" {0 0 0};
    %vpi_call 11 35 "$display", "# Clock Cycles: \011%d", v0xbb1b50_0 {0 0 0};
    %vpi_call 11 36 "$display", "# Instructions: \011%d", v0xbb1ce0_0 {0 0 0};
    %load/vec4 v0xbb1ce0_0;
    %load/vec4 v0xbb1b50_0;
    %div/s;
    %vpi_call 11 37 "$display", "#Instruction/#Clocks: \011%d", S<0,vec4,s32> {1 0 0};
    %vpi_func/r 11 38 "$realtime" {0 0 0};
    %store/real v0xbb1df0_0;
    %vpi_call 11 39 "$display", "EndTime: %t", v0xbb1df0_0 {0 0 0};
    %vpi_call 11 40 "$finish" {0 0 0};
    %jmp T_26.5;
T_26.5 ;
    %pop/vec4 1;
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0xb86dc0;
T_27 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbb4ce0_0, 0, 1;
    %end;
    .thread T_27;
    .scope S_0xb86dc0;
T_28 ;
    %delay 2, 0;
    %load/vec4 v0xbb4ce0_0;
    %inv;
    %store/vec4 v0xbb4ce0_0, 0, 1;
    %load/vec4 v0xbb4ce0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_28.0, 4;
    %load/vec4 v0xbb4ed0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_28.2, 4;
    %vpi_call 2 81 "$finish" {0 0 0};
T_28.2 ;
T_28.0 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0xb86dc0;
T_29 ;
    %vpi_call 2 84 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 85 "$dumpvars", 32'sb00000000000000000000000000000000, S_0xb86dc0 {0 0 0};
    %end;
    .thread T_29;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "ProcessorTestBench.v";
    "modules/adders.v";
    "modules/PC.v";
    "modules/control.v";
    "modules/data_memory.v";
    "modules/instructionMemory.v";
    "modules/global_mux.v";
    "modules/alu.v";
    "modules/basicOps.v";
    "modules/sysCall.v";
    "modules/registers.v";
    "modules/shifts.v";
