{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 07 00:35:42 2013 " "Info: Processing started: Mon Oct 07 00:35:42 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off dt -c top " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off dt -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_8_1200mv_85c_slow.vo E:/WorkSpace/Project/Demo_Board/Espier_I/logic/V200/example/Finished/example_dt_2/simulation/modelsim/ simulation " "Info (204019): Generated file top_8_1200mv_85c_slow.vo in folder \"E:/WorkSpace/Project/Demo_Board/Espier_I/logic/V200/example/Finished/example_dt_2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_8_1200mv_0c_slow.vo E:/WorkSpace/Project/Demo_Board/Espier_I/logic/V200/example/Finished/example_dt_2/simulation/modelsim/ simulation " "Info (204019): Generated file top_8_1200mv_0c_slow.vo in folder \"E:/WorkSpace/Project/Demo_Board/Espier_I/logic/V200/example/Finished/example_dt_2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_min_1200mv_0c_fast.vo E:/WorkSpace/Project/Demo_Board/Espier_I/logic/V200/example/Finished/example_dt_2/simulation/modelsim/ simulation " "Info (204019): Generated file top_min_1200mv_0c_fast.vo in folder \"E:/WorkSpace/Project/Demo_Board/Espier_I/logic/V200/example/Finished/example_dt_2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top.vo E:/WorkSpace/Project/Demo_Board/Espier_I/logic/V200/example/Finished/example_dt_2/simulation/modelsim/ simulation " "Info (204019): Generated file top.vo in folder \"E:/WorkSpace/Project/Demo_Board/Espier_I/logic/V200/example/Finished/example_dt_2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_8_1200mv_85c_v_slow.sdo E:/WorkSpace/Project/Demo_Board/Espier_I/logic/V200/example/Finished/example_dt_2/simulation/modelsim/ simulation " "Info (204019): Generated file top_8_1200mv_85c_v_slow.sdo in folder \"E:/WorkSpace/Project/Demo_Board/Espier_I/logic/V200/example/Finished/example_dt_2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_8_1200mv_0c_v_slow.sdo E:/WorkSpace/Project/Demo_Board/Espier_I/logic/V200/example/Finished/example_dt_2/simulation/modelsim/ simulation " "Info (204019): Generated file top_8_1200mv_0c_v_slow.sdo in folder \"E:/WorkSpace/Project/Demo_Board/Espier_I/logic/V200/example/Finished/example_dt_2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_min_1200mv_0c_v_fast.sdo E:/WorkSpace/Project/Demo_Board/Espier_I/logic/V200/example/Finished/example_dt_2/simulation/modelsim/ simulation " "Info (204019): Generated file top_min_1200mv_0c_v_fast.sdo in folder \"E:/WorkSpace/Project/Demo_Board/Espier_I/logic/V200/example/Finished/example_dt_2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_v.sdo E:/WorkSpace/Project/Demo_Board/Espier_I/logic/V200/example/Finished/example_dt_2/simulation/modelsim/ simulation " "Info (204019): Generated file top_v.sdo in folder \"E:/WorkSpace/Project/Demo_Board/Espier_I/logic/V200/example/Finished/example_dt_2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "323 " "Info: Peak virtual memory: 323 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 07 00:35:44 2013 " "Info: Processing ended: Mon Oct 07 00:35:44 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
