module MUX_2X1(
    input [1:0] i,
    input s,
    output y
    );

 assign y = (~s & i[0]) | (s & i[1]);

endmodule

/////////////////////////////tb//////////////////////
module tb_mux_2x1;

	// Inputs
	reg [1:0] i;
	reg s;

	// Outputs
	wire y;
   integer j;
	// Instantiate the Unit Under Test (UUT)
	MUX_2X1 uut (
		.i(i), 
		.s(s), 
		.y(y)
	);

  initial begin
    $monitor("i = %b | y = %b",i,y);
	 
	   for(j=0; j<8; j=j+1)
		   begin
			  {s,i}=j;
			  #10;
			end
    end  
endmodule
