<profile>

<section name = "Vitis HLS Report for 'generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16'" level="0">
<item name = "Date">Thu Aug  3 21:15:07 2023
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)</item>
<item name = "Project">DESHA512_01</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu280-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00 ns, 1.094 ns, 1.08 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">18, 18, 72.000 ns, 72.000 ns, 18, 18, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- LOOP_SHA512_GEN_WT16">16, 16, 2, 1, 1, 16, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 26, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 65, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 45, -</column>
<column name="Register">-, -, 1096, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mux_165_64_1_1_U30">mux_165_64_1_1, 0, 0, 0, 65, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln886_fu_437_p2">+, 0, 0, 12, 5, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln1073_fu_431_p2">icmp, 0, 0, 10, 5, 6</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_t_V_1">9, 2, 5, 10</column>
<column name="t_V_fu_140">9, 2, 5, 10</column>
<column name="w_strm6_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="W_V_10_fu_184">64, 0, 64, 0</column>
<column name="W_V_11_fu_188">64, 0, 64, 0</column>
<column name="W_V_12_fu_192">64, 0, 64, 0</column>
<column name="W_V_13_fu_196">64, 0, 64, 0</column>
<column name="W_V_14_fu_200">64, 0, 64, 0</column>
<column name="W_V_15_fu_204">64, 0, 64, 0</column>
<column name="W_V_16_reg_740">64, 0, 64, 0</column>
<column name="W_V_1_fu_148">64, 0, 64, 0</column>
<column name="W_V_2_fu_152">64, 0, 64, 0</column>
<column name="W_V_3_fu_156">64, 0, 64, 0</column>
<column name="W_V_4_fu_160">64, 0, 64, 0</column>
<column name="W_V_5_fu_164">64, 0, 64, 0</column>
<column name="W_V_6_fu_168">64, 0, 64, 0</column>
<column name="W_V_7_fu_172">64, 0, 64, 0</column>
<column name="W_V_8_fu_176">64, 0, 64, 0</column>
<column name="W_V_9_fu_180">64, 0, 64, 0</column>
<column name="W_V_fu_144">64, 0, 64, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="t_V_fu_140">5, 0, 5, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16, return value</column>
<column name="w_strm6_din">out, 64, ap_fifo, w_strm6, pointer</column>
<column name="w_strm6_num_data_valid">in, 6, ap_fifo, w_strm6, pointer</column>
<column name="w_strm6_fifo_cap">in, 6, ap_fifo, w_strm6, pointer</column>
<column name="w_strm6_full_n">in, 1, ap_fifo, w_strm6, pointer</column>
<column name="w_strm6_write">out, 1, ap_fifo, w_strm6, pointer</column>
<column name="blk_M_V">in, 64, ap_none, blk_M_V, scalar</column>
<column name="blk_M_V_1">in, 64, ap_none, blk_M_V_1, scalar</column>
<column name="blk_M_V_2">in, 64, ap_none, blk_M_V_2, scalar</column>
<column name="blk_M_V_3">in, 64, ap_none, blk_M_V_3, scalar</column>
<column name="blk_M_V_4">in, 64, ap_none, blk_M_V_4, scalar</column>
<column name="blk_M_V_5">in, 64, ap_none, blk_M_V_5, scalar</column>
<column name="blk_M_V_6">in, 64, ap_none, blk_M_V_6, scalar</column>
<column name="blk_M_V_7">in, 64, ap_none, blk_M_V_7, scalar</column>
<column name="blk_M_V_8">in, 64, ap_none, blk_M_V_8, scalar</column>
<column name="blk_M_V_9">in, 64, ap_none, blk_M_V_9, scalar</column>
<column name="blk_M_V_10">in, 64, ap_none, blk_M_V_10, scalar</column>
<column name="blk_M_V_11">in, 64, ap_none, blk_M_V_11, scalar</column>
<column name="blk_M_V_12">in, 64, ap_none, blk_M_V_12, scalar</column>
<column name="blk_M_V_13">in, 64, ap_none, blk_M_V_13, scalar</column>
<column name="blk_M_V_14">in, 64, ap_none, blk_M_V_14, scalar</column>
<column name="blk_M_V_15">in, 64, ap_none, blk_M_V_15, scalar</column>
<column name="W_V_15_out">out, 64, ap_vld, W_V_15_out, pointer</column>
<column name="W_V_15_out_ap_vld">out, 1, ap_vld, W_V_15_out, pointer</column>
<column name="W_V_14_out">out, 64, ap_vld, W_V_14_out, pointer</column>
<column name="W_V_14_out_ap_vld">out, 1, ap_vld, W_V_14_out, pointer</column>
<column name="W_V_13_out">out, 64, ap_vld, W_V_13_out, pointer</column>
<column name="W_V_13_out_ap_vld">out, 1, ap_vld, W_V_13_out, pointer</column>
<column name="W_V_12_out">out, 64, ap_vld, W_V_12_out, pointer</column>
<column name="W_V_12_out_ap_vld">out, 1, ap_vld, W_V_12_out, pointer</column>
<column name="W_V_11_out">out, 64, ap_vld, W_V_11_out, pointer</column>
<column name="W_V_11_out_ap_vld">out, 1, ap_vld, W_V_11_out, pointer</column>
<column name="W_V_10_out">out, 64, ap_vld, W_V_10_out, pointer</column>
<column name="W_V_10_out_ap_vld">out, 1, ap_vld, W_V_10_out, pointer</column>
<column name="W_V_9_out">out, 64, ap_vld, W_V_9_out, pointer</column>
<column name="W_V_9_out_ap_vld">out, 1, ap_vld, W_V_9_out, pointer</column>
<column name="W_V_8_out">out, 64, ap_vld, W_V_8_out, pointer</column>
<column name="W_V_8_out_ap_vld">out, 1, ap_vld, W_V_8_out, pointer</column>
<column name="W_V_7_out">out, 64, ap_vld, W_V_7_out, pointer</column>
<column name="W_V_7_out_ap_vld">out, 1, ap_vld, W_V_7_out, pointer</column>
<column name="W_V_6_out">out, 64, ap_vld, W_V_6_out, pointer</column>
<column name="W_V_6_out_ap_vld">out, 1, ap_vld, W_V_6_out, pointer</column>
<column name="W_V_5_out">out, 64, ap_vld, W_V_5_out, pointer</column>
<column name="W_V_5_out_ap_vld">out, 1, ap_vld, W_V_5_out, pointer</column>
<column name="W_V_4_out">out, 64, ap_vld, W_V_4_out, pointer</column>
<column name="W_V_4_out_ap_vld">out, 1, ap_vld, W_V_4_out, pointer</column>
<column name="W_V_3_out">out, 64, ap_vld, W_V_3_out, pointer</column>
<column name="W_V_3_out_ap_vld">out, 1, ap_vld, W_V_3_out, pointer</column>
<column name="W_V_2_out">out, 64, ap_vld, W_V_2_out, pointer</column>
<column name="W_V_2_out_ap_vld">out, 1, ap_vld, W_V_2_out, pointer</column>
<column name="W_V_1_out">out, 64, ap_vld, W_V_1_out, pointer</column>
<column name="W_V_1_out_ap_vld">out, 1, ap_vld, W_V_1_out, pointer</column>
<column name="W_V_out">out, 64, ap_vld, W_V_out, pointer</column>
<column name="W_V_out_ap_vld">out, 1, ap_vld, W_V_out, pointer</column>
</table>
</item>
</section>
</profile>
