Simulating a cache with 1 total lines; each line has 1 words
Each set in the cache contains 1 lines; there are 1 sets
$$$ transferring word [0-0] from the memory to the cache
$$$ transferring word [0-0] from the cache to the processor
$$$ transferring word [0-0] from the cache to nowhere
$$$ transferring word [6-6] from the memory to the cache
$$$ transferring word [6-6] from the processor to the cache
$$$ transferring word [6-6] from the cache to the memory
$$$ transferring word [1-1] from the memory to the cache
$$$ transferring word [1-1] from the cache to the processor
$$$ transferring word [1-1] from the cache to nowhere
$$$ transferring word [6-6] from the memory to the cache
$$$ transferring word [6-6] from the processor to the cache
$$$ transferring word [6-6] from the cache to the memory
$$$ transferring word [2-2] from the memory to the cache
$$$ transferring word [2-2] from the cache to the processor
$$$ transferring word [2-2] from the cache to nowhere
$$$ transferring word [7-7] from the memory to the cache
$$$ transferring word [7-7] from the processor to the cache
$$$ transferring word [7-7] from the cache to the memory
$$$ transferring word [3-3] from the memory to the cache
$$$ transferring word [3-3] from the cache to the processor
machine halted
final state of machine:

@@@
state:
	pc 4
	memory:
        mem[ 0 ] 0x00C10006
        mem[ 1 ] 0x00C10006
        mem[ 2 ] 0x00C10007
        mem[ 3 ] 0x01800000
		mem[ 4 ] 0x00000000
		mem[ 5 ] 0x00000000
		mem[ 6 ] 0x00000000
		mem[ 7 ] 0x00000000
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
end state
$$$ Main memory words accessed: 10
End of run statistics:
hits 0, misses 7, writebacks 3
0 dirty cache blocks left
