Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,3092
design__instance__area,21943.5
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,7
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.04259771853685379
power__switching__total,0.04668448120355606
power__leakage__total,2.2349745165684E-8
power__total,0.08928222209215164
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.6596137156512252
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.6593388244225535
timing__hold__ws__corner:nom_tt_025C_1v80,0.23864061402440426
timing__setup__ws__corner:nom_tt_025C_1v80,0.37399062683082723
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.238641
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,0.373991
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,13
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,7
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.9586085530029924
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.9583488718301882
timing__hold__ws__corner:nom_ss_100C_1v60,0.7288803100719768
timing__setup__ws__corner:nom_ss_100C_1v60,-8.202421196645039
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-197.21617253043925
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-8.202421196645039
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.728880
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,43
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-8.202421
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,43
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,7
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.5387977994046762
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.53851746808303
timing__hold__ws__corner:nom_ff_n40C_1v95,0.06411626966385443
timing__setup__ws__corner:nom_ff_n40C_1v95,3.8319881685749366
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.064116
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,3.831988
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,23
design__max_fanout_violation__count,7
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.5255088180021337
clock__skew__worst_setup,0.5253047034932835
timing__hold__ws,0.061418705193479126
timing__setup__ws,-8.47678840003424
timing__hold__tns,0.0
timing__setup__tns,-205.16190216292546
timing__hold__wns,0
timing__setup__wns,-8.47678840003424
timing__hold_vio__count,0
timing__hold_r2r__ws,0.061419
timing__hold_r2r_vio__count,0
timing__setup_vio__count,128
timing__setup_r2r__ws,-8.476789
timing__setup_r2r_vio__count,128
design__die__bbox,0.0 0.0 161.0 225.76
design__core__bbox,2.76 2.72 158.24 223.04
flow__warnings__count,1
flow__errors__count,0
design__io,45
design__die__area,36347.4
design__core__area,34255.4
design__instance__count__stdcell,3092
design__instance__area__stdcell,21943.5
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.640587
design__instance__utilization__stdcell,0.640587
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,45954.4
design__violations,0
design__instance__count__setup_buffer,31
design__instance__count__hold_buffer,32
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
route__net,2654
route__net__special,2
route__drc_errors__iter:1,1188
route__wirelength__iter:1,51100
route__drc_errors__iter:2,465
route__wirelength__iter:2,50639
route__drc_errors__iter:3,546
route__wirelength__iter:3,50569
route__drc_errors__iter:4,39
route__wirelength__iter:4,50495
route__drc_errors__iter:5,0
route__wirelength__iter:5,50498
route__drc_errors,0
route__wirelength,50498
route__vias,17805
route__vias__singlecut,17805
route__vias__multicut,0
design__disconnected_pin__count,17
design__critical_disconnected_pin__count,0
route__wirelength__max,306.72
timing__unannotated_net__count__corner:nom_tt_025C_1v80,34
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,34
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,34
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,7
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.6419962521090075
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.6417963009366174
timing__hold__ws__corner:min_tt_025C_1v80,0.23500907440814842
timing__setup__ws__corner:min_tt_025C_1v80,0.5183578157871276
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.235009
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,0.518358
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,34
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,3
design__max_fanout_violation__count__corner:min_ss_100C_1v60,7
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.9318048818506175
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.9316166990426213
timing__hold__ws__corner:min_ss_100C_1v60,0.722171898278255
timing__setup__ws__corner:min_ss_100C_1v60,-7.95998933741777
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-190.75003450018147
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-7.95998933741777
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.722172
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,42
timing__setup_r2r__ws__corner:min_ss_100C_1v60,-7.959990
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,42
timing__unannotated_net__count__corner:min_ss_100C_1v60,34
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,7
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.5255088180021337
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.5253047034932835
timing__hold__ws__corner:min_ff_n40C_1v95,0.061418705193479126
timing__setup__ws__corner:min_ff_n40C_1v95,3.928442127236225
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.061419
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,3.928442
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,34
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,7
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.6807662404261302
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.6802433253667428
timing__hold__ws__corner:max_tt_025C_1v80,0.24186980880515685
timing__setup__ws__corner:max_tt_025C_1v80,0.22032243320037673
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.241870
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,0.220322
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,34
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,23
design__max_fanout_violation__count__corner:max_ss_100C_1v60,7
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.9900589517340519
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.9895630150949257
timing__hold__ws__corner:max_ss_100C_1v60,0.7369807195333422
timing__setup__ws__corner:max_ss_100C_1v60,-8.47678840003424
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-205.16190216292546
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-8.47678840003424
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.736981
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,43
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-8.476789
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,43
timing__unannotated_net__count__corner:max_ss_100C_1v60,34
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,7
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.555985717646518
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.5554539208026824
timing__hold__ws__corner:max_ff_n40C_1v95,0.06654454953199102
timing__setup__ws__corner:max_ff_n40C_1v95,3.7288853060757288
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.066545
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,3.728885
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,34
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,34
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79649
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79924
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.00351394
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.00313512
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.000735655
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.00313512
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00076000000000000004184153024056058711721561849117279052734375
ir__drop__worst,0.003510000000000000099087404947795221232809126377105712890625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
