;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP #0, @-80
	JMP 312, #10
	SLT -1, <-20
	SPL 400, 607
	ADD 3, 321
	SPL 400, 607
	SUB 400, 607
	SLT 812, @801
	SUB @0, @2
	SUB 300, 90
	SUB 300, 90
	SUB 300, 90
	CMP 12, @10
	SUB @27, 0
	CMP 12, @10
	ADD @27, 0
	CMP 12, @10
	SUB @121, 109
	JMP 7, @20
	ADD 3, 321
	SUB @121, 109
	SUB 300, 90
	SUB @121, 106
	SLT <-30, 9
	SPL <300, 90
	SUB 300, 90
	DAT #0, #0
	SUB #0, -80
	JMZ 240, 60
	SUB @121, 106
	JMP <300, 90
	JMZ 240, 60
	JMZ 240, 60
	SLT <-30, 9
	SUB 300, 90
	SLT <300, 90
	SLT <300, 90
	MOV -7, <-20
	MOV 4, <20
	JMZ 0, 0
	SPL 0, <800
	JMZ 12, #10
	CMP #0, @-80
	SUB @0, @2
	SPL 0, <332
	SPL 0, <332
	SPL 400, 607
