module counter(
  input clk,
  input rst,
  output reg [7:0] count
);

  reg [7:0] temp;

  always @ (posedge clk or posedge rst) begin
    if (rst) begin
      temp <= 8'b00000000;
    end else begin
      temp <= temp + 1;
    end
  end

  always @ (temp) begin
    count = temp;
  end

endmodule