<!DOCTYPE html>
<html>
  <head>
    <meta http-equiv="content-type" content="text/html; charset=UTF-8">
    <title>CH32V30xxx</title>
    <script>
      var found=[];
      function search(){
        resetContent();
        var elements=document.getElementsByClassName("content");
        var searchText=document.getElementById("search-field").value;
        for(var i=0; i<elements.length; i++){
          if(elements[i].textContent.indexOf(searchText)!==-1){
            expandDetails(elements[i]);
            if(elements[i].innerText.indexOf(searchText)!==-1){
              elements[i].style.background='yellow';
            }
            found.push(elements[i]);
          }
        }
      }
      function resetContent(){
        for(var i=0;i<found.length;i++){
          found[i].style.background='transparent';
        }
        var details=document.getElementsByTagName("DETAILS");
        for(var i=0;i<details.length;i++){
          details[i].removeAttribute("open");
        }
        found=[];
      }
      function expandDetails(element){
        var tagName=element.tagName;
        if(tagName==='BODY'){
          return;
        }
        if(tagName==='DETAILS'){
          element.setAttribute("open","");
        }
        expandDetails(element.parentElement);
      }
    </script>
  </head>
  <body>
    <H1>CH32V30xxx</H1>

    <form style="position:fixed; top:0px; left:100px" onsubmit="event.preventDefault(); search();">
      <input type="search" id="search-field" placeholder="Search the siteâ€¦" required="" value="addr">
      <button>Search</button>
      <button type="button" onclick="resetContent();">Reset</button>
    </form>
<ul>
<li class="content"><details><summary>0x40023C00<b style="margin: 20px;">RNG</b>// Random number generator</summary>
<ul>
<li class="content"><details><summary>0x40023C00<b style="margin: 20px;">CR</b>//   control register</summary>
<ul>
<li class="content">
[3]<b style="margin: 20px;">IE</b> (def=0x0)    //    Interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">RNGEN</b> (def=0x0)    //    Random number generator enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40023C04<b style="margin: 20px;">SR</b>//   status register</summary>
<ul>
<li class="content">
[6]<b style="margin: 20px;">SEIS</b> (def=0x0)    //    Seed error interrupt status
</li>
<li class="content">
[5]<b style="margin: 20px;">CEIS</b> (def=0x0)    //    Clock error interrupt status
</li>
<li class="content">
[2]<b style="margin: 20px;">SECS</b> (def=0x0)    //    Seed error current status
</li>
<li class="content">
[1]<b style="margin: 20px;">CECS</b> (def=0x0)    //    Clock error current status
</li>
<li class="content">
[0]<b style="margin: 20px;">DRDY</b> (def=0x0)    //    Data ready
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40023C08<b style="margin: 20px;">DR</b>//   data register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">RNDATA</b> (def=0x0)    //    Random data
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[63]  <b>RNG</b>    //    RNG interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40005C00<b style="margin: 20px;">USB</b>// Universal serial bus full-speed device interface</summary>
<ul>
<li class="content"><details><summary>0x40005C00<b style="margin: 20px;">EP0R</b>//   endpoint 0 register</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">EA</b> (def=0x0)    //    Endpoint address
</li>
<li class="content">
[4:5]<b style="margin: 20px;">STAT_TX</b> (def=0x0)    //    Status bits, for transmission transfers
</li>
<li class="content">
[6]<b style="margin: 20px;">DTOG_TX</b> (def=0x0)    //    Data Toggle, for transmission transfers
</li>
<li class="content">
[7]<b style="margin: 20px;">CTR_TX</b> (def=0x0)    //    Correct Transfer for transmission
</li>
<li class="content">
[8]<b style="margin: 20px;">EP_KIND</b> (def=0x0)    //    Endpoint kind
</li>
<li class="content">
[9:10]<b style="margin: 20px;">EP_TYPE</b> (def=0x0)    //    Endpoint type
</li>
<li class="content">
[11]<b style="margin: 20px;">SETUP</b> (def=0x0)    //    Setup transaction completed
</li>
<li class="content">
[12:13]<b style="margin: 20px;">STAT_RX</b> (def=0x0)    //    Status bits, for reception transfers
</li>
<li class="content">
[14]<b style="margin: 20px;">DTOG_RX</b> (def=0x0)    //    Data Toggle, for reception transfers
</li>
<li class="content">
[15]<b style="margin: 20px;">CTR_RX</b> (def=0x0)    //    Correct transfer for reception
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005C04<b style="margin: 20px;">EP1R</b>//   endpoint 1 register</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">EA</b> (def=0x0)    //    Endpoint address
</li>
<li class="content">
[4:5]<b style="margin: 20px;">STAT_TX</b> (def=0x0)    //    Status bits, for transmission transfers
</li>
<li class="content">
[6]<b style="margin: 20px;">DTOG_TX</b> (def=0x0)    //    Data Toggle, for transmission transfers
</li>
<li class="content">
[7]<b style="margin: 20px;">CTR_TX</b> (def=0x0)    //    Correct Transfer for transmission
</li>
<li class="content">
[8]<b style="margin: 20px;">EP_KIND</b> (def=0x0)    //    Endpoint kind
</li>
<li class="content">
[9:10]<b style="margin: 20px;">EP_TYPE</b> (def=0x0)    //    Endpoint type
</li>
<li class="content">
[11]<b style="margin: 20px;">SETUP</b> (def=0x0)    //    Setup transaction completed
</li>
<li class="content">
[12:13]<b style="margin: 20px;">STAT_RX</b> (def=0x0)    //    Status bits, for reception transfers
</li>
<li class="content">
[14]<b style="margin: 20px;">DTOG_RX</b> (def=0x0)    //    Data Toggle, for reception transfers
</li>
<li class="content">
[15]<b style="margin: 20px;">CTR_RX</b> (def=0x0)    //    Correct transfer for reception
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005C08<b style="margin: 20px;">EP2R</b>//   endpoint 2 register</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">EA</b> (def=0x0)    //    Endpoint address
</li>
<li class="content">
[4:5]<b style="margin: 20px;">STAT_TX</b> (def=0x0)    //    Status bits, for transmission transfers
</li>
<li class="content">
[6]<b style="margin: 20px;">DTOG_TX</b> (def=0x0)    //    Data Toggle, for transmission transfers
</li>
<li class="content">
[7]<b style="margin: 20px;">CTR_TX</b> (def=0x0)    //    Correct Transfer for transmission
</li>
<li class="content">
[8]<b style="margin: 20px;">EP_KIND</b> (def=0x0)    //    Endpoint kind
</li>
<li class="content">
[9:10]<b style="margin: 20px;">EP_TYPE</b> (def=0x0)    //    Endpoint type
</li>
<li class="content">
[11]<b style="margin: 20px;">SETUP</b> (def=0x0)    //    Setup transaction completed
</li>
<li class="content">
[12:13]<b style="margin: 20px;">STAT_RX</b> (def=0x0)    //    Status bits, for reception transfers
</li>
<li class="content">
[14]<b style="margin: 20px;">DTOG_RX</b> (def=0x0)    //    Data Toggle, for reception transfers
</li>
<li class="content">
[15]<b style="margin: 20px;">CTR_RX</b> (def=0x0)    //    Correct transfer for reception
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005C0C<b style="margin: 20px;">EP3R</b>//   endpoint 3 register</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">EA</b> (def=0x0)    //    Endpoint address
</li>
<li class="content">
[4:5]<b style="margin: 20px;">STAT_TX</b> (def=0x0)    //    Status bits, for transmission transfers
</li>
<li class="content">
[6]<b style="margin: 20px;">DTOG_TX</b> (def=0x0)    //    Data Toggle, for transmission transfers
</li>
<li class="content">
[7]<b style="margin: 20px;">CTR_TX</b> (def=0x0)    //    Correct Transfer for transmission
</li>
<li class="content">
[8]<b style="margin: 20px;">EP_KIND</b> (def=0x0)    //    Endpoint kind
</li>
<li class="content">
[9:10]<b style="margin: 20px;">EP_TYPE</b> (def=0x0)    //    Endpoint type
</li>
<li class="content">
[11]<b style="margin: 20px;">SETUP</b> (def=0x0)    //    Setup transaction completed
</li>
<li class="content">
[12:13]<b style="margin: 20px;">STAT_RX</b> (def=0x0)    //    Status bits, for reception transfers
</li>
<li class="content">
[14]<b style="margin: 20px;">DTOG_RX</b> (def=0x0)    //    Data Toggle, for reception transfers
</li>
<li class="content">
[15]<b style="margin: 20px;">CTR_RX</b> (def=0x0)    //    Correct transfer for reception
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005C10<b style="margin: 20px;">EP4R</b>//   endpoint 4 register</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">EA</b> (def=0x0)    //    Endpoint address
</li>
<li class="content">
[4:5]<b style="margin: 20px;">STAT_TX</b> (def=0x0)    //    Status bits, for transmission transfers
</li>
<li class="content">
[6]<b style="margin: 20px;">DTOG_TX</b> (def=0x0)    //    Data Toggle, for transmission transfers
</li>
<li class="content">
[7]<b style="margin: 20px;">CTR_TX</b> (def=0x0)    //    Correct Transfer for transmission
</li>
<li class="content">
[8]<b style="margin: 20px;">EP_KIND</b> (def=0x0)    //    Endpoint kind
</li>
<li class="content">
[9:10]<b style="margin: 20px;">EP_TYPE</b> (def=0x0)    //    Endpoint type
</li>
<li class="content">
[11]<b style="margin: 20px;">SETUP</b> (def=0x0)    //    Setup transaction completed
</li>
<li class="content">
[12:13]<b style="margin: 20px;">STAT_RX</b> (def=0x0)    //    Status bits, for reception transfers
</li>
<li class="content">
[14]<b style="margin: 20px;">DTOG_RX</b> (def=0x0)    //    Data Toggle, for reception transfers
</li>
<li class="content">
[15]<b style="margin: 20px;">CTR_RX</b> (def=0x0)    //    Correct transfer for reception
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005C14<b style="margin: 20px;">EP5R</b>//   endpoint 5 register</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">EA</b> (def=0x0)    //    Endpoint address
</li>
<li class="content">
[4:5]<b style="margin: 20px;">STAT_TX</b> (def=0x0)    //    Status bits, for transmission transfers
</li>
<li class="content">
[6]<b style="margin: 20px;">DTOG_TX</b> (def=0x0)    //    Data Toggle, for transmission transfers
</li>
<li class="content">
[7]<b style="margin: 20px;">CTR_TX</b> (def=0x0)    //    Correct Transfer for transmission
</li>
<li class="content">
[8]<b style="margin: 20px;">EP_KIND</b> (def=0x0)    //    Endpoint kind
</li>
<li class="content">
[9:10]<b style="margin: 20px;">EP_TYPE</b> (def=0x0)    //    Endpoint type
</li>
<li class="content">
[11]<b style="margin: 20px;">SETUP</b> (def=0x0)    //    Setup transaction completed
</li>
<li class="content">
[12:13]<b style="margin: 20px;">STAT_RX</b> (def=0x0)    //    Status bits, for reception transfers
</li>
<li class="content">
[14]<b style="margin: 20px;">DTOG_RX</b> (def=0x0)    //    Data Toggle, for reception transfers
</li>
<li class="content">
[15]<b style="margin: 20px;">CTR_RX</b> (def=0x0)    //    Correct transfer for reception
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005C18<b style="margin: 20px;">EP6R</b>//   endpoint 6 register</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">EA</b> (def=0x0)    //    Endpoint address
</li>
<li class="content">
[4:5]<b style="margin: 20px;">STAT_TX</b> (def=0x0)    //    Status bits, for transmission transfers
</li>
<li class="content">
[6]<b style="margin: 20px;">DTOG_TX</b> (def=0x0)    //    Data Toggle, for transmission transfers
</li>
<li class="content">
[7]<b style="margin: 20px;">CTR_TX</b> (def=0x0)    //    Correct Transfer for transmission
</li>
<li class="content">
[8]<b style="margin: 20px;">EP_KIND</b> (def=0x0)    //    Endpoint kind
</li>
<li class="content">
[9:10]<b style="margin: 20px;">EP_TYPE</b> (def=0x0)    //    Endpoint type
</li>
<li class="content">
[11]<b style="margin: 20px;">SETUP</b> (def=0x0)    //    Setup transaction completed
</li>
<li class="content">
[12:13]<b style="margin: 20px;">STAT_RX</b> (def=0x0)    //    Status bits, for reception transfers
</li>
<li class="content">
[14]<b style="margin: 20px;">DTOG_RX</b> (def=0x0)    //    Data Toggle, for reception transfers
</li>
<li class="content">
[15]<b style="margin: 20px;">CTR_RX</b> (def=0x0)    //    Correct transfer for reception
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005C1C<b style="margin: 20px;">EP7R</b>//   endpoint 7 register</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">EA</b> (def=0x0)    //    Endpoint address
</li>
<li class="content">
[4:5]<b style="margin: 20px;">STAT_TX</b> (def=0x0)    //    Status bits, for transmission transfers
</li>
<li class="content">
[6]<b style="margin: 20px;">DTOG_TX</b> (def=0x0)    //    Data Toggle, for transmission transfers
</li>
<li class="content">
[7]<b style="margin: 20px;">CTR_TX</b> (def=0x0)    //    Correct Transfer for transmission
</li>
<li class="content">
[8]<b style="margin: 20px;">EP_KIND</b> (def=0x0)    //    Endpoint kind
</li>
<li class="content">
[9:10]<b style="margin: 20px;">EP_TYPE</b> (def=0x0)    //    Endpoint type
</li>
<li class="content">
[11]<b style="margin: 20px;">SETUP</b> (def=0x0)    //    Setup transaction completed
</li>
<li class="content">
[12:13]<b style="margin: 20px;">STAT_RX</b> (def=0x0)    //    Status bits, for reception transfers
</li>
<li class="content">
[14]<b style="margin: 20px;">DTOG_RX</b> (def=0x0)    //    Data Toggle, for reception transfers
</li>
<li class="content">
[15]<b style="margin: 20px;">CTR_RX</b> (def=0x0)    //    Correct transfer for reception
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005C40<b style="margin: 20px;">CNTR</b>//   control register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FRES</b> (def=0x1)    //    Force USB Reset
</li>
<li class="content">
[1]<b style="margin: 20px;">PDWN</b> (def=0x1)    //    Power down
</li>
<li class="content">
[2]<b style="margin: 20px;">LPMODE</b> (def=0x0)    //    Low-power mode
</li>
<li class="content">
[3]<b style="margin: 20px;">FSUSP</b> (def=0x0)    //    Force suspend
</li>
<li class="content">
[4]<b style="margin: 20px;">RESUME</b> (def=0x0)    //    Resume request
</li>
<li class="content">
[8]<b style="margin: 20px;">ESOFM</b> (def=0x0)    //    Expected start of frame interrupt mask
</li>
<li class="content">
[9]<b style="margin: 20px;">SOFM</b> (def=0x0)    //    Start of frame interrupt mask
</li>
<li class="content">
[10]<b style="margin: 20px;">RESETM</b> (def=0x0)    //    USB reset interrupt mask
</li>
<li class="content">
[11]<b style="margin: 20px;">SUSPM</b> (def=0x0)    //    Suspend mode interrupt mask
</li>
<li class="content">
[12]<b style="margin: 20px;">WKUPM</b> (def=0x0)    //    Wakeup interrupt mask
</li>
<li class="content">
[13]<b style="margin: 20px;">ERRM</b> (def=0x0)    //    Error interrupt mask
</li>
<li class="content">
[14]<b style="margin: 20px;">PMAOVRM</b> (def=0x0)    //    Packet memory area over / underrun interrupt mask
</li>
<li class="content">
[15]<b style="margin: 20px;">CTRM</b> (def=0x0)    //    Correct transfer interrupt mask
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005C44<b style="margin: 20px;">ISTR</b>//   interrupt status register</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">EP_ID</b> (def=0x0)    //    Endpoint Identifier
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Direction of transaction
</li>
<li class="content">
[8]<b style="margin: 20px;">ESOF</b> (def=0x0)    //    Expected start frame
</li>
<li class="content">
[9]<b style="margin: 20px;">SOF</b> (def=0x0)    //    start of frame
</li>
<li class="content">
[10]<b style="margin: 20px;">RESET</b> (def=0x0)    //    reset request
</li>
<li class="content">
[11]<b style="margin: 20px;">SUSP</b> (def=0x0)    //    Suspend mode request
</li>
<li class="content">
[12]<b style="margin: 20px;">WKUP</b> (def=0x0)    //    Wakeup
</li>
<li class="content">
[13]<b style="margin: 20px;">ERR</b> (def=0x0)    //    Error
</li>
<li class="content">
[14]<b style="margin: 20px;">PMAOVR</b> (def=0x0)    //    Packet memory area over / underrun
</li>
<li class="content">
[15]<b style="margin: 20px;">CTR</b> (def=0x0)    //    Correct transfer
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005C48<b style="margin: 20px;">FNR</b>//   frame number register</summary>
<ul>
<li class="content">
[0:10]<b style="margin: 20px;">FN</b> (def=0x0)    //    Frame number
</li>
<li class="content">
[11:12]<b style="margin: 20px;">LSOF</b> (def=0x0)    //    Lost SOF
</li>
<li class="content">
[13]<b style="margin: 20px;">LCK</b> (def=0x0)    //    Locked
</li>
<li class="content">
[14]<b style="margin: 20px;">RXDM</b> (def=0x0)    //    Receive data - line status
</li>
<li class="content">
[15]<b style="margin: 20px;">RXDP</b> (def=0x0)    //    Receive data + line status
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005C4C<b style="margin: 20px;">DADDR</b>//   device address</summary>
<ul>
<li class="content">
[0:6]<b style="margin: 20px;">ADD</b> (def=0x0)    //    Device address
</li>
<li class="content">
[7]<b style="margin: 20px;">EF</b> (def=0x0)    //    Enable function
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005C50<b style="margin: 20px;">BTABLE</b>//   Buffer table address</summary>
<ul>
<li class="content">
[3:15]<b style="margin: 20px;">BTABLE</b> (def=0x0)    //    Buffer table
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[58]  <b>USBWakeUp</b>    //    USB Device WakeUp from suspend through EXTI Line Interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40006400<b style="margin: 20px;">CAN1</b>// Controller area network</summary>
<ul>
<li class="content"><details><summary>0x40006400<b style="margin: 20px;">CTLR</b>//   CAN Master control register</summary>
<ul>
<li class="content">
[16]<b style="margin: 20px;">DBF</b> (def=0x1)    //    Debug freeze
</li>
<li class="content">
[15]<b style="margin: 20px;">RESET</b> (def=0x0)    //    Software master reset
</li>
<li class="content">
[7]<b style="margin: 20px;">TTCM</b> (def=0x0)    //    Time triggered communication mode
</li>
<li class="content">
[6]<b style="margin: 20px;">ABOM</b> (def=0x0)    //    Automatic bus-off management
</li>
<li class="content">
[5]<b style="margin: 20px;">AWUM</b> (def=0x0)    //    Automatic wakeup mode
</li>
<li class="content">
[4]<b style="margin: 20px;">NART</b> (def=0x0)    //    No automatic retransmission
</li>
<li class="content">
[3]<b style="margin: 20px;">RFLM</b> (def=0x0)    //    Receive FIFO locked mode
</li>
<li class="content">
[2]<b style="margin: 20px;">TXFP</b> (def=0x0)    //    Transmit FIFO priority
</li>
<li class="content">
[1]<b style="margin: 20px;">SLEEP</b> (def=0x1)    //    Sleep mode request
</li>
<li class="content">
[0]<b style="margin: 20px;">INRQ</b> (def=0x0)    //    Initialization request
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006404<b style="margin: 20px;">STATR</b>//   CAN master status register</summary>
<ul>
<li class="content">
[11]<b style="margin: 20px;">RX</b> (def=0x1)    //    Rx signal
</li>
<li class="content">
[10]<b style="margin: 20px;">SAMP</b> (def=0x1)    //    Last sample point
</li>
<li class="content">
[9]<b style="margin: 20px;">RXM</b> (def=0x0)    //    Receive mode
</li>
<li class="content">
[8]<b style="margin: 20px;">TXM</b> (def=0x0)    //    Transmit mode
</li>
<li class="content">
[4]<b style="margin: 20px;">SLAKI</b> (def=0x0)    //    Sleep acknowledge interrupt
</li>
<li class="content">
[3]<b style="margin: 20px;">WKUI</b> (def=0x0)    //    Wakeup interrupt
</li>
<li class="content">
[2]<b style="margin: 20px;">ERRI</b> (def=0x0)    //    Error interrupt
</li>
<li class="content">
[1]<b style="margin: 20px;">SLAK</b> (def=0x1)    //    Sleep acknowledge
</li>
<li class="content">
[0]<b style="margin: 20px;">INAK</b> (def=0x0)    //    Initialization acknowledge
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006408<b style="margin: 20px;">TSTATR</b>//   CAN transmit status register</summary>
<ul>
<li class="content">
[31]<b style="margin: 20px;">LOW2</b> (def=0x0)    //    Lowest priority flag for mailbox 2
</li>
<li class="content">
[30]<b style="margin: 20px;">LOW1</b> (def=0x0)    //    Lowest priority flag for mailbox 1
</li>
<li class="content">
[29]<b style="margin: 20px;">LOW0</b> (def=0x0)    //    Lowest priority flag for mailbox 0
</li>
<li class="content">
[28]<b style="margin: 20px;">TME2</b> (def=0x1)    //    Transmit mailbox 2 empty
</li>
<li class="content">
[27]<b style="margin: 20px;">TME1</b> (def=0x1)    //    Transmit mailbox 1 empty
</li>
<li class="content">
[26]<b style="margin: 20px;">TME0</b> (def=0x1)    //    Transmit mailbox 0 empty
</li>
<li class="content">
[24:25]<b style="margin: 20px;">CODE</b> (def=0x0)    //    Mailbox code
</li>
<li class="content">
[23]<b style="margin: 20px;">ABRQ2</b> (def=0x0)    //    Abort request for mailbox 2
</li>
<li class="content">
[19]<b style="margin: 20px;">TERR2</b> (def=0x0)    //    Transmission error of mailbox 2
</li>
<li class="content">
[18]<b style="margin: 20px;">ALST2</b> (def=0x0)    //    Arbitration lost for mailbox 2
</li>
<li class="content">
[17]<b style="margin: 20px;">TXOK2</b> (def=0x0)    //    Transmission OK of mailbox 2
</li>
<li class="content">
[16]<b style="margin: 20px;">RQCP2</b> (def=0x0)    //    Request completed mailbox2
</li>
<li class="content">
[15]<b style="margin: 20px;">ABRQ1</b> (def=0x0)    //    Abort request for mailbox 1
</li>
<li class="content">
[11]<b style="margin: 20px;">TERR1</b> (def=0x0)    //    Transmission error of mailbox1
</li>
<li class="content">
[10]<b style="margin: 20px;">ALST1</b> (def=0x0)    //    Arbitration lost for mailbox1
</li>
<li class="content">
[9]<b style="margin: 20px;">TXOK1</b> (def=0x0)    //    Transmission OK of mailbox1
</li>
<li class="content">
[8]<b style="margin: 20px;">RQCP1</b> (def=0x0)    //    Request completed mailbox1
</li>
<li class="content">
[7]<b style="margin: 20px;">ABRQ0</b> (def=0x0)    //    Abort request for mailbox0
</li>
<li class="content">
[3]<b style="margin: 20px;">TERR0</b> (def=0x0)    //    Transmission error of mailbox0
</li>
<li class="content">
[2]<b style="margin: 20px;">ALST0</b> (def=0x0)    //    Arbitration lost for mailbox0
</li>
<li class="content">
[1]<b style="margin: 20px;">TXOK0</b> (def=0x0)    //    Transmission OK of mailbox0
</li>
<li class="content">
[0]<b style="margin: 20px;">RQCP0</b> (def=0x0)    //    Request completed mailbox0
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000640C<b style="margin: 20px;">RFIFO0</b>//   CAN receive FIFO 0 register</summary>
<ul>
<li class="content">
[5]<b style="margin: 20px;">RFOM0</b> (def=0x0)    //    Release FIFO 0 output mailbox
</li>
<li class="content">
[4]<b style="margin: 20px;">FOVR0</b> (def=0x0)    //    FIFO 0 overrun
</li>
<li class="content">
[3]<b style="margin: 20px;">FULL0</b> (def=0x0)    //    FIFO 0 full
</li>
<li class="content">
[0:1]<b style="margin: 20px;">FMP0</b> (def=0x0)    //    FIFO 0 message pending
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006410<b style="margin: 20px;">RFIFO1</b>//   CAN receive FIFO 1 register</summary>
<ul>
<li class="content">
[5]<b style="margin: 20px;">RFOM1</b> (def=0x0)    //    Release FIFO 1 output mailbox
</li>
<li class="content">
[4]<b style="margin: 20px;">FOVR1</b> (def=0x0)    //    FIFO 1 overrun
</li>
<li class="content">
[3]<b style="margin: 20px;">FULL1</b> (def=0x0)    //    FIFO 1 full
</li>
<li class="content">
[0:1]<b style="margin: 20px;">FMP1</b> (def=0x0)    //    FIFO 1 message pending
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006414<b style="margin: 20px;">INTENR</b>//   CAN interrupt enable register</summary>
<ul>
<li class="content">
[17]<b style="margin: 20px;">SLKIE</b> (def=0x0)    //    Sleep interrupt enable
</li>
<li class="content">
[16]<b style="margin: 20px;">WKUIE</b> (def=0x0)    //    Wakeup interrupt enable
</li>
<li class="content">
[15]<b style="margin: 20px;">ERRIE</b> (def=0x0)    //    Error interrupt enable
</li>
<li class="content">
[11]<b style="margin: 20px;">LECIE</b> (def=0x0)    //    Last error code interrupt enable
</li>
<li class="content">
[10]<b style="margin: 20px;">BOFIE</b> (def=0x0)    //    Bus-off interrupt enable
</li>
<li class="content">
[9]<b style="margin: 20px;">EPVIE</b> (def=0x0)    //    Error passive interrupt enable
</li>
<li class="content">
[8]<b style="margin: 20px;">EWGIE</b> (def=0x0)    //    Error warning interrupt enable
</li>
<li class="content">
[6]<b style="margin: 20px;">FOVIE1</b> (def=0x0)    //    FIFO overrun interrupt enable
</li>
<li class="content">
[5]<b style="margin: 20px;">FFIE1</b> (def=0x0)    //    FIFO full interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">FMPIE1</b> (def=0x0)    //    FIFO message pending interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">FOVIE0</b> (def=0x0)    //    FIFO overrun interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">FFIE0</b> (def=0x0)    //    FIFO full interrupt enable
</li>
<li class="content">
[1]<b style="margin: 20px;">FMPIE0</b> (def=0x0)    //    FIFO message pending interrupt enable
</li>
<li class="content">
[0]<b style="margin: 20px;">TMEIE</b> (def=0x0)    //    Transmit mailbox empty interrupt enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006418<b style="margin: 20px;">ERRSR</b>//   CAN error status register</summary>
<ul>
<li class="content">
[24:31]<b style="margin: 20px;">REC</b> (def=0x0)    //    Receive error counter
</li>
<li class="content">
[16:23]<b style="margin: 20px;">TEC</b> (def=0x0)    //    Least significant byte of the 9-bit transmit error counter
</li>
<li class="content">
[4:6]<b style="margin: 20px;">LEC</b> (def=0x0)    //    Last error code
</li>
<li class="content">
[2]<b style="margin: 20px;">BOFF</b> (def=0x0)    //    Bus-off flag
</li>
<li class="content">
[1]<b style="margin: 20px;">EPVF</b> (def=0x0)    //    Error passive flag
</li>
<li class="content">
[0]<b style="margin: 20px;">EWGF</b> (def=0x0)    //    Error warning flag
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000641C<b style="margin: 20px;">BTIMR</b>//   CAN bit timing register</summary>
<ul>
<li class="content">
[31]<b style="margin: 20px;">SILM</b> (def=0x0)    //    Silent mode (debug)
</li>
<li class="content">
[30]<b style="margin: 20px;">LBKM</b> (def=0x0)    //    Loop back mode (debug)
</li>
<li class="content">
[24:25]<b style="margin: 20px;">SJW</b> (def=0x1)    //    Resynchronization jump width
</li>
<li class="content">
[20:22]<b style="margin: 20px;">TS2</b> (def=0x2)    //    Time segment 2
</li>
<li class="content">
[16:19]<b style="margin: 20px;">TS1</b> (def=0x3)    //    Time segment 1
</li>
<li class="content">
[0:9]<b style="margin: 20px;">BRP</b> (def=0x0)    //    Baud rate prescaler
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006580<b style="margin: 20px;">TXMIR0</b>//   CAN TX mailbox identifier register</summary>
<ul>
<li class="content">
[21:31]<b style="margin: 20px;">STID</b> (def=0x0)    //    Standard identifier
</li>
<li class="content">
[3:20]<b style="margin: 20px;">EXID</b> (def=0x0)    //    extended identifier
</li>
<li class="content">
[2]<b style="margin: 20px;">IDE</b> (def=0x0)    //    Identifier extension
</li>
<li class="content">
[1]<b style="margin: 20px;">RTR</b> (def=0x0)    //    Remote transmission request
</li>
<li class="content">
[0]<b style="margin: 20px;">TXRQ</b> (def=0x0)    //    Transmit mailbox request
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006584<b style="margin: 20px;">TXMDTR0</b>//   CAN mailbox data length control and time stamp register</summary>
<ul>
<li class="content">
[16:31]<b style="margin: 20px;">TIME</b> (def=0x0)    //    Message time stamp
</li>
<li class="content">
[8]<b style="margin: 20px;">TGT</b> (def=0x0)    //    Transmit global time
</li>
<li class="content">
[0:3]<b style="margin: 20px;">DLC</b> (def=0x0)    //    Data length code
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006588<b style="margin: 20px;">TXMDLR0</b>//   CAN mailbox data low register</summary>
<ul>
<li class="content">
[24:31]<b style="margin: 20px;">DATA3</b> (def=0x0)    //    Data byte 3
</li>
<li class="content">
[16:23]<b style="margin: 20px;">DATA2</b> (def=0x0)    //    Data byte 2
</li>
<li class="content">
[8:15]<b style="margin: 20px;">DATA1</b> (def=0x0)    //    Data byte 1
</li>
<li class="content">
[0:7]<b style="margin: 20px;">DATA0</b> (def=0x0)    //    Data byte 0
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000658C<b style="margin: 20px;">TXMDHR0</b>//   CAN mailbox data high register</summary>
<ul>
<li class="content">
[24:31]<b style="margin: 20px;">DATA7</b> (def=0x0)    //    Data byte 7
</li>
<li class="content">
[16:23]<b style="margin: 20px;">DATA6</b> (def=0x0)    //    Data byte 6
</li>
<li class="content">
[8:15]<b style="margin: 20px;">DATA5</b> (def=0x0)    //    Data byte 5
</li>
<li class="content">
[0:7]<b style="margin: 20px;">DATA4</b> (def=0x0)    //    Data byte 4
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006590<b style="margin: 20px;">TXMIR1</b>//   CAN TX mailbox identifier register</summary>
<ul>
<li class="content">
[21:31]<b style="margin: 20px;">STID</b> (def=0x0)    //    Standard identifier
</li>
<li class="content">
[3:20]<b style="margin: 20px;">EXID</b> (def=0x0)    //    extended identifier
</li>
<li class="content">
[2]<b style="margin: 20px;">IDE</b> (def=0x0)    //    Identifier extension
</li>
<li class="content">
[1]<b style="margin: 20px;">RTR</b> (def=0x0)    //    Remote transmission request
</li>
<li class="content">
[0]<b style="margin: 20px;">TXRQ</b> (def=0x0)    //    Transmit mailbox request
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006594<b style="margin: 20px;">TXMDTR1</b>//   CAN mailbox data length control and time stamp register</summary>
<ul>
<li class="content">
[16:31]<b style="margin: 20px;">TIME</b> (def=0x0)    //    Message time stamp
</li>
<li class="content">
[8]<b style="margin: 20px;">TGT</b> (def=0x0)    //    Transmit global time
</li>
<li class="content">
[0:3]<b style="margin: 20px;">DLC</b> (def=0x0)    //    Data length code
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006598<b style="margin: 20px;">TXMDLR1</b>//   CAN mailbox data low register</summary>
<ul>
<li class="content">
[24:31]<b style="margin: 20px;">DATA3</b> (def=0x0)    //    Data byte 3
</li>
<li class="content">
[16:23]<b style="margin: 20px;">DATA2</b> (def=0x0)    //    Data byte 2
</li>
<li class="content">
[8:15]<b style="margin: 20px;">DATA1</b> (def=0x0)    //    Data byte 1
</li>
<li class="content">
[0:7]<b style="margin: 20px;">DATA0</b> (def=0x0)    //    Data byte 0
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000659C<b style="margin: 20px;">TXMDHR1</b>//   CAN mailbox data high register</summary>
<ul>
<li class="content">
[24:31]<b style="margin: 20px;">DATA7</b> (def=0x0)    //    Data byte 7
</li>
<li class="content">
[16:23]<b style="margin: 20px;">DATA6</b> (def=0x0)    //    Data byte 6
</li>
<li class="content">
[8:15]<b style="margin: 20px;">DATA5</b> (def=0x0)    //    Data byte 5
</li>
<li class="content">
[0:7]<b style="margin: 20px;">DATA4</b> (def=0x0)    //    Data byte 4
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400065A0<b style="margin: 20px;">TXMIR2</b>//   CAN TX mailbox identifier register</summary>
<ul>
<li class="content">
[21:31]<b style="margin: 20px;">STID</b> (def=0x0)    //    Standard identifier
</li>
<li class="content">
[3:20]<b style="margin: 20px;">EXID</b> (def=0x0)    //    extended identifier
</li>
<li class="content">
[2]<b style="margin: 20px;">IDE</b> (def=0x0)    //    Identifier extension
</li>
<li class="content">
[1]<b style="margin: 20px;">RTR</b> (def=0x0)    //    Remote transmission request
</li>
<li class="content">
[0]<b style="margin: 20px;">TXRQ</b> (def=0x0)    //    Transmit mailbox request
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400065A4<b style="margin: 20px;">TXMDTR2</b>//   CAN mailbox data length control and time stamp register</summary>
<ul>
<li class="content">
[16:31]<b style="margin: 20px;">TIME</b> (def=0x0)    //    Message time stamp
</li>
<li class="content">
[8]<b style="margin: 20px;">TGT</b> (def=0x0)    //    Transmit global time
</li>
<li class="content">
[0:3]<b style="margin: 20px;">DLC</b> (def=0x0)    //    Data length code
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400065A8<b style="margin: 20px;">TXMDLR2</b>//   CAN mailbox data low register</summary>
<ul>
<li class="content">
[24:31]<b style="margin: 20px;">DATA3</b> (def=0x0)    //    Data byte 3
</li>
<li class="content">
[16:23]<b style="margin: 20px;">DATA2</b> (def=0x0)    //    Data byte 2
</li>
<li class="content">
[8:15]<b style="margin: 20px;">DATA1</b> (def=0x0)    //    Data byte 1
</li>
<li class="content">
[0:7]<b style="margin: 20px;">DATA0</b> (def=0x0)    //    Data byte 0
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400065AC<b style="margin: 20px;">TXMDHR2</b>//   CAN mailbox data high register</summary>
<ul>
<li class="content">
[24:31]<b style="margin: 20px;">DATA7</b> (def=0x0)    //    Data byte 7
</li>
<li class="content">
[16:23]<b style="margin: 20px;">DATA6</b> (def=0x0)    //    Data byte 6
</li>
<li class="content">
[8:15]<b style="margin: 20px;">DATA5</b> (def=0x0)    //    Data byte 5
</li>
<li class="content">
[0:7]<b style="margin: 20px;">DATA4</b> (def=0x0)    //    Data byte 4
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400065B0<b style="margin: 20px;">RXMIR0</b>//   CAN receive FIFO mailbox identifier register</summary>
<ul>
<li class="content">
[21:31]<b style="margin: 20px;">STID</b> (def=0x0)    //    Standard identifier
</li>
<li class="content">
[3:20]<b style="margin: 20px;">EXID</b> (def=0x0)    //    extended identifier
</li>
<li class="content">
[2]<b style="margin: 20px;">IDE</b> (def=0x0)    //    Identifier extension
</li>
<li class="content">
[1]<b style="margin: 20px;">RTR</b> (def=0x0)    //    Remote transmission request
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400065B4<b style="margin: 20px;">RXMDTR0</b>//   CAN receive FIFO mailbox data length control and time stamp register</summary>
<ul>
<li class="content">
[16:31]<b style="margin: 20px;">TIME</b> (def=0x0)    //    Message time stamp
</li>
<li class="content">
[8:15]<b style="margin: 20px;">FMI</b> (def=0x0)    //    Filter match index
</li>
<li class="content">
[0:3]<b style="margin: 20px;">DLC</b> (def=0x0)    //    Data length code
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400065B8<b style="margin: 20px;">RXMDLR0</b>//   CAN receive FIFO mailbox data low register</summary>
<ul>
<li class="content">
[24:31]<b style="margin: 20px;">DATA3</b> (def=0x0)    //    Data Byte 3
</li>
<li class="content">
[16:23]<b style="margin: 20px;">DATA2</b> (def=0x0)    //    Data Byte 2
</li>
<li class="content">
[8:15]<b style="margin: 20px;">DATA1</b> (def=0x0)    //    Data Byte 1
</li>
<li class="content">
[0:7]<b style="margin: 20px;">DATA0</b> (def=0x0)    //    Data Byte 0
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400065BC<b style="margin: 20px;">RXMDHR0</b>//   CAN receive FIFO mailbox data high register</summary>
<ul>
<li class="content">
[24:31]<b style="margin: 20px;">DATA7</b> (def=0x0)    //    DATA7
</li>
<li class="content">
[16:23]<b style="margin: 20px;">DATA6</b> (def=0x0)    //    DATA6
</li>
<li class="content">
[8:15]<b style="margin: 20px;">DATA5</b> (def=0x0)    //    DATA5
</li>
<li class="content">
[0:7]<b style="margin: 20px;">DATA4</b> (def=0x0)    //    DATA4
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400065C0<b style="margin: 20px;">RXMIR1</b>//   CAN receive FIFO mailbox identifier register</summary>
<ul>
<li class="content">
[21:31]<b style="margin: 20px;">STID</b> (def=0x0)    //    Standard identifier
</li>
<li class="content">
[3:20]<b style="margin: 20px;">EXID</b> (def=0x0)    //    extended identifier
</li>
<li class="content">
[2]<b style="margin: 20px;">IDE</b> (def=0x0)    //    Identifier extension
</li>
<li class="content">
[1]<b style="margin: 20px;">RTR</b> (def=0x0)    //    Remote transmission request
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400065C4<b style="margin: 20px;">RXMDTR1</b>//   CAN receive FIFO mailbox data length control and time stamp register</summary>
<ul>
<li class="content">
[16:31]<b style="margin: 20px;">TIME</b> (def=0x0)    //    Message time stamp
</li>
<li class="content">
[8:15]<b style="margin: 20px;">FMI</b> (def=0x0)    //    Filter match index
</li>
<li class="content">
[0:3]<b style="margin: 20px;">DLC</b> (def=0x0)    //    Data length code
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400065C8<b style="margin: 20px;">RXMDLR1</b>//   CAN receive FIFO mailbox data low register</summary>
<ul>
<li class="content">
[24:31]<b style="margin: 20px;">DATA3</b> (def=0x0)    //    Data Byte 3
</li>
<li class="content">
[16:23]<b style="margin: 20px;">DATA2</b> (def=0x0)    //    Data Byte 2
</li>
<li class="content">
[8:15]<b style="margin: 20px;">DATA1</b> (def=0x0)    //    Data Byte 1
</li>
<li class="content">
[0:7]<b style="margin: 20px;">DATA0</b> (def=0x0)    //    Data Byte 0
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400065CC<b style="margin: 20px;">RXMDHR1</b>//   CAN receive FIFO mailbox data high register</summary>
<ul>
<li class="content">
[24:31]<b style="margin: 20px;">DATA7</b> (def=0x0)    //    DATA7
</li>
<li class="content">
[16:23]<b style="margin: 20px;">DATA6</b> (def=0x0)    //    DATA6
</li>
<li class="content">
[8:15]<b style="margin: 20px;">DATA5</b> (def=0x0)    //    DATA5
</li>
<li class="content">
[0:7]<b style="margin: 20px;">DATA4</b> (def=0x0)    //    DATA4
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006600<b style="margin: 20px;">FCTLR</b>//   CAN filter master register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FINIT</b> (def=0x1)    //    Filter init mode
</li>
<li class="content">
[8:13]<b style="margin: 20px;">CAN2SB</b> (def=0xE)    //    CAN2 start bank
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006604<b style="margin: 20px;">FMCFGR</b>//   CAN filter mode register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FBM0</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[1]<b style="margin: 20px;">FBM1</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[2]<b style="margin: 20px;">FBM2</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[3]<b style="margin: 20px;">FBM3</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[4]<b style="margin: 20px;">FBM4</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[5]<b style="margin: 20px;">FBM5</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[6]<b style="margin: 20px;">FBM6</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[7]<b style="margin: 20px;">FBM7</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[8]<b style="margin: 20px;">FBM8</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[9]<b style="margin: 20px;">FBM9</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[10]<b style="margin: 20px;">FBM10</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[11]<b style="margin: 20px;">FBM11</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[12]<b style="margin: 20px;">FBM12</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[13]<b style="margin: 20px;">FBM13</b> (def=0x0)    //    Filter mode
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000660C<b style="margin: 20px;">FSCFGR</b>//   CAN filter scale register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FSC0</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[1]<b style="margin: 20px;">FSC1</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[2]<b style="margin: 20px;">FSC2</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[3]<b style="margin: 20px;">FSC3</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[4]<b style="margin: 20px;">FSC4</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[5]<b style="margin: 20px;">FSC5</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[6]<b style="margin: 20px;">FSC6</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[7]<b style="margin: 20px;">FSC7</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[8]<b style="margin: 20px;">FSC8</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[9]<b style="margin: 20px;">FSC9</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[10]<b style="margin: 20px;">FSC10</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[11]<b style="margin: 20px;">FSC11</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[12]<b style="margin: 20px;">FSC12</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[13]<b style="margin: 20px;">FSC13</b> (def=0x0)    //    Filter scale configuration
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006614<b style="margin: 20px;">FAFIFOR</b>//   CAN filter FIFO assignment register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FFA0</b> (def=0x0)    //    Filter FIFO assignment for filter 0
</li>
<li class="content">
[1]<b style="margin: 20px;">FFA1</b> (def=0x0)    //    Filter FIFO assignment for filter 1
</li>
<li class="content">
[2]<b style="margin: 20px;">FFA2</b> (def=0x0)    //    Filter FIFO assignment for filter 2
</li>
<li class="content">
[3]<b style="margin: 20px;">FFA3</b> (def=0x0)    //    Filter FIFO assignment for filter 3
</li>
<li class="content">
[4]<b style="margin: 20px;">FFA4</b> (def=0x0)    //    Filter FIFO assignment for filter 4
</li>
<li class="content">
[5]<b style="margin: 20px;">FFA5</b> (def=0x0)    //    Filter FIFO assignment for filter 5
</li>
<li class="content">
[6]<b style="margin: 20px;">FFA6</b> (def=0x0)    //    Filter FIFO assignment for filter 6
</li>
<li class="content">
[7]<b style="margin: 20px;">FFA7</b> (def=0x0)    //    Filter FIFO assignment for filter 7
</li>
<li class="content">
[8]<b style="margin: 20px;">FFA8</b> (def=0x0)    //    Filter FIFO assignment for filter 8
</li>
<li class="content">
[9]<b style="margin: 20px;">FFA9</b> (def=0x0)    //    Filter FIFO assignment for filter 9
</li>
<li class="content">
[10]<b style="margin: 20px;">FFA10</b> (def=0x0)    //    Filter FIFO assignment for filter 10
</li>
<li class="content">
[11]<b style="margin: 20px;">FFA11</b> (def=0x0)    //    Filter FIFO assignment for filter 11
</li>
<li class="content">
[12]<b style="margin: 20px;">FFA12</b> (def=0x0)    //    Filter FIFO assignment for filter 12
</li>
<li class="content">
[13]<b style="margin: 20px;">FFA13</b> (def=0x0)    //    Filter FIFO assignment for filter 13
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000661C<b style="margin: 20px;">FWR</b>//   CAN filter activation register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FACT0</b> (def=0x0)    //    Filter active
</li>
<li class="content">
[1]<b style="margin: 20px;">FACT1</b> (def=0x0)    //    Filter active
</li>
<li class="content">
[2]<b style="margin: 20px;">FACT2</b> (def=0x0)    //    Filter active
</li>
<li class="content">
[3]<b style="margin: 20px;">FACT3</b> (def=0x0)    //    Filter active
</li>
<li class="content">
[4]<b style="margin: 20px;">FACT4</b> (def=0x0)    //    Filter active
</li>
<li class="content">
[5]<b style="margin: 20px;">FACT5</b> (def=0x0)    //    Filter active
</li>
<li class="content">
[6]<b style="margin: 20px;">FACT6</b> (def=0x0)    //    Filter active
</li>
<li class="content">
[7]<b style="margin: 20px;">FACT7</b> (def=0x0)    //    Filter active
</li>
<li class="content">
[8]<b style="margin: 20px;">FACT8</b> (def=0x0)    //    Filter active
</li>
<li class="content">
[9]<b style="margin: 20px;">FACT9</b> (def=0x0)    //    Filter active
</li>
<li class="content">
[10]<b style="margin: 20px;">FACT10</b> (def=0x0)    //    Filter active
</li>
<li class="content">
[11]<b style="margin: 20px;">FACT11</b> (def=0x0)    //    Filter active
</li>
<li class="content">
[12]<b style="margin: 20px;">FACT12</b> (def=0x0)    //    Filter active
</li>
<li class="content">
[13]<b style="margin: 20px;">FACT13</b> (def=0x0)    //    Filter active
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006640<b style="margin: 20px;">F0R1</b>//   Filter bank 0 register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006644<b style="margin: 20px;">F0R2</b>//   Filter bank 0 register 2</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006648<b style="margin: 20px;">F1R1</b>//   Filter bank 1 register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000664C<b style="margin: 20px;">F1R2</b>//   Filter bank 1 register 2</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006650<b style="margin: 20px;">F2R1</b>//   Filter bank 2 register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006654<b style="margin: 20px;">F2R2</b>//   Filter bank 2 register 2</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006658<b style="margin: 20px;">F3R1</b>//   Filter bank 3 register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000665C<b style="margin: 20px;">F3R2</b>//   Filter bank 3 register 2</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006660<b style="margin: 20px;">F4R1</b>//   Filter bank 4 register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006664<b style="margin: 20px;">F4R2</b>//   Filter bank 4 register 2</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006668<b style="margin: 20px;">F5R1</b>//   Filter bank 5 register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000666C<b style="margin: 20px;">F5R2</b>//   Filter bank 5 register 2</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006670<b style="margin: 20px;">F6R1</b>//   Filter bank 6 register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006674<b style="margin: 20px;">F6R2</b>//   Filter bank 6 register 2</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006678<b style="margin: 20px;">F7R1</b>//   Filter bank 7 register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000667C<b style="margin: 20px;">F7R2</b>//   Filter bank 7 register 2</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006680<b style="margin: 20px;">F8R1</b>//   Filter bank 8 register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006684<b style="margin: 20px;">F8R2</b>//   Filter bank 8 register 2</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006688<b style="margin: 20px;">F9R1</b>//   Filter bank 9 register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000668C<b style="margin: 20px;">F9R2</b>//   Filter bank 9 register 2</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006690<b style="margin: 20px;">F10R1</b>//   Filter bank 10 register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006694<b style="margin: 20px;">F10R2</b>//   Filter bank 10 register 2</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006698<b style="margin: 20px;">F11R1</b>//   Filter bank 11 register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000669C<b style="margin: 20px;">F11R2</b>//   Filter bank 11 register 2</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400066A0<b style="margin: 20px;">F12R1</b>//   Filter bank 4 register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400066A4<b style="margin: 20px;">F12R2</b>//   Filter bank 12 register 2</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400066A8<b style="margin: 20px;">F13R1</b>//   Filter bank 13 register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400066AC<b style="margin: 20px;">F13R2</b>//   Filter bank 13 register 2</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400066B0<b style="margin: 20px;">F14R1</b>//   Filter bank 14 register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400066B4<b style="margin: 20px;">F14R2</b>//   Filter bank 14 register 2</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400066B8<b style="margin: 20px;">F15R1</b>//   Filter bank 15 register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400066BC<b style="margin: 20px;">F15R2</b>//   Filter bank 15 register 2</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400066C0<b style="margin: 20px;">F16R1</b>//   Filter bank 16 register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400066C4<b style="margin: 20px;">F16R2</b>//   Filter bank 16 register 2</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400066C8<b style="margin: 20px;">F17R1</b>//   Filter bank 17 register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400066CC<b style="margin: 20px;">F17R2</b>//   Filter bank 17 register 2</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400066D0<b style="margin: 20px;">F18R1</b>//   Filter bank 18 register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400066D4<b style="margin: 20px;">F18R2</b>//   Filter bank 18 register 2</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400066D8<b style="margin: 20px;">F19R1</b>//   Filter bank 19 register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400066DC<b style="margin: 20px;">F19R2</b>//   Filter bank 19 register 2</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400066E0<b style="margin: 20px;">F20R1</b>//   Filter bank 20 register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400066E4<b style="margin: 20px;">F20R2</b>//   Filter bank 20 register 2</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400066E8<b style="margin: 20px;">F21R1</b>//   Filter bank 21 register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400066EC<b style="margin: 20px;">F21R2</b>//   Filter bank 21 register 2</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400066F0<b style="margin: 20px;">F22R1</b>//   Filter bank 22 register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400066F4<b style="margin: 20px;">F22R2</b>//   Filter bank 22 register 2</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400066F8<b style="margin: 20px;">F23R1</b>//   Filter bank 23 register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400066FC<b style="margin: 20px;">F23R2</b>//   Filter bank 23 register 2</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006700<b style="margin: 20px;">F24R1</b>//   Filter bank 24 register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006704<b style="margin: 20px;">F24R2</b>//   Filter bank 24 register 2</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006708<b style="margin: 20px;">F25R1</b>//   Filter bank 25 register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000670C<b style="margin: 20px;">F25R2</b>//   Filter bank 25 register 2</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006710<b style="margin: 20px;">F26R1</b>//   Filter bank 26 register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006714<b style="margin: 20px;">F26R2</b>//   Filter bank 26 register 2</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006718<b style="margin: 20px;">F27R1</b>//   Filter bank 27 register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000671C<b style="margin: 20px;">F27R2</b>//   Filter bank 27 register 2</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[35]  <b>USB_HP_CAN1_TX</b>    //    CAN1 TX interrupts</li>
<li>[36]  <b>USB_LP_CAN1_RX0</b>    //    CAN1 RX0 interrupts</li>
<li>[37]  <b>CAN1_RX1</b>    //    CAN1 RX1 interrupt</li>
<li>[38]  <b>CAN1_SCE</b>    //    CAN1 SCE interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40006800<b style="margin: 20px;">CAN2</b>// </summary>
<ul>
<li class="content"><details><summary>0x40006800<b style="margin: 20px;">CTLR</b>//   CAN Master control register</summary>
<ul>
<li class="content">
[16]<b style="margin: 20px;">DBF</b> (def=0x1)    //    Debug freeze
</li>
<li class="content">
[15]<b style="margin: 20px;">RESET</b> (def=0x0)    //    Software master reset
</li>
<li class="content">
[7]<b style="margin: 20px;">TTCM</b> (def=0x0)    //    Time triggered communication mode
</li>
<li class="content">
[6]<b style="margin: 20px;">ABOM</b> (def=0x0)    //    Automatic bus-off management
</li>
<li class="content">
[5]<b style="margin: 20px;">AWUM</b> (def=0x0)    //    Automatic wakeup mode
</li>
<li class="content">
[4]<b style="margin: 20px;">NART</b> (def=0x0)    //    No automatic retransmission
</li>
<li class="content">
[3]<b style="margin: 20px;">RFLM</b> (def=0x0)    //    Receive FIFO locked mode
</li>
<li class="content">
[2]<b style="margin: 20px;">TXFP</b> (def=0x0)    //    Transmit FIFO priority
</li>
<li class="content">
[1]<b style="margin: 20px;">SLEEP</b> (def=0x1)    //    Sleep mode request
</li>
<li class="content">
[0]<b style="margin: 20px;">INRQ</b> (def=0x0)    //    Initialization request
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006804<b style="margin: 20px;">STATR</b>//   CAN master status register</summary>
<ul>
<li class="content">
[11]<b style="margin: 20px;">RX</b> (def=0x1)    //    Rx signal
</li>
<li class="content">
[10]<b style="margin: 20px;">SAMP</b> (def=0x1)    //    Last sample point
</li>
<li class="content">
[9]<b style="margin: 20px;">RXM</b> (def=0x0)    //    Receive mode
</li>
<li class="content">
[8]<b style="margin: 20px;">TXM</b> (def=0x0)    //    Transmit mode
</li>
<li class="content">
[4]<b style="margin: 20px;">SLAKI</b> (def=0x0)    //    Sleep acknowledge interrupt
</li>
<li class="content">
[3]<b style="margin: 20px;">WKUI</b> (def=0x0)    //    Wakeup interrupt
</li>
<li class="content">
[2]<b style="margin: 20px;">ERRI</b> (def=0x0)    //    Error interrupt
</li>
<li class="content">
[1]<b style="margin: 20px;">SLAK</b> (def=0x1)    //    Sleep acknowledge
</li>
<li class="content">
[0]<b style="margin: 20px;">INAK</b> (def=0x0)    //    Initialization acknowledge
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006808<b style="margin: 20px;">TSTATR</b>//   CAN transmit status register</summary>
<ul>
<li class="content">
[31]<b style="margin: 20px;">LOW2</b> (def=0x0)    //    Lowest priority flag for mailbox 2
</li>
<li class="content">
[30]<b style="margin: 20px;">LOW1</b> (def=0x0)    //    Lowest priority flag for mailbox 1
</li>
<li class="content">
[29]<b style="margin: 20px;">LOW0</b> (def=0x0)    //    Lowest priority flag for mailbox 0
</li>
<li class="content">
[28]<b style="margin: 20px;">TME2</b> (def=0x1)    //    Transmit mailbox 2 empty
</li>
<li class="content">
[27]<b style="margin: 20px;">TME1</b> (def=0x1)    //    Transmit mailbox 1 empty
</li>
<li class="content">
[26]<b style="margin: 20px;">TME0</b> (def=0x1)    //    Transmit mailbox 0 empty
</li>
<li class="content">
[24:25]<b style="margin: 20px;">CODE</b> (def=0x0)    //    Mailbox code
</li>
<li class="content">
[23]<b style="margin: 20px;">ABRQ2</b> (def=0x0)    //    Abort request for mailbox 2
</li>
<li class="content">
[19]<b style="margin: 20px;">TERR2</b> (def=0x0)    //    Transmission error of mailbox 2
</li>
<li class="content">
[18]<b style="margin: 20px;">ALST2</b> (def=0x0)    //    Arbitration lost for mailbox 2
</li>
<li class="content">
[17]<b style="margin: 20px;">TXOK2</b> (def=0x0)    //    Transmission OK of mailbox 2
</li>
<li class="content">
[16]<b style="margin: 20px;">RQCP2</b> (def=0x0)    //    Request completed mailbox2
</li>
<li class="content">
[15]<b style="margin: 20px;">ABRQ1</b> (def=0x0)    //    Abort request for mailbox 1
</li>
<li class="content">
[11]<b style="margin: 20px;">TERR1</b> (def=0x0)    //    Transmission error of mailbox1
</li>
<li class="content">
[10]<b style="margin: 20px;">ALST1</b> (def=0x0)    //    Arbitration lost for mailbox1
</li>
<li class="content">
[9]<b style="margin: 20px;">TXOK1</b> (def=0x0)    //    Transmission OK of mailbox1
</li>
<li class="content">
[8]<b style="margin: 20px;">RQCP1</b> (def=0x0)    //    Request completed mailbox1
</li>
<li class="content">
[7]<b style="margin: 20px;">ABRQ0</b> (def=0x0)    //    Abort request for mailbox0
</li>
<li class="content">
[3]<b style="margin: 20px;">TERR0</b> (def=0x0)    //    Transmission error of mailbox0
</li>
<li class="content">
[2]<b style="margin: 20px;">ALST0</b> (def=0x0)    //    Arbitration lost for mailbox0
</li>
<li class="content">
[1]<b style="margin: 20px;">TXOK0</b> (def=0x0)    //    Transmission OK of mailbox0
</li>
<li class="content">
[0]<b style="margin: 20px;">RQCP0</b> (def=0x0)    //    Request completed mailbox0
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000680C<b style="margin: 20px;">RFIFO0</b>//   CAN receive FIFO 0 register</summary>
<ul>
<li class="content">
[5]<b style="margin: 20px;">RFOM0</b> (def=0x0)    //    Release FIFO 0 output mailbox
</li>
<li class="content">
[4]<b style="margin: 20px;">FOVR0</b> (def=0x0)    //    FIFO 0 overrun
</li>
<li class="content">
[3]<b style="margin: 20px;">FULL0</b> (def=0x0)    //    FIFO 0 full
</li>
<li class="content">
[0:1]<b style="margin: 20px;">FMP0</b> (def=0x0)    //    FIFO 0 message pending
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006810<b style="margin: 20px;">RFIFO1</b>//   CAN receive FIFO 1 register</summary>
<ul>
<li class="content">
[5]<b style="margin: 20px;">RFOM1</b> (def=0x0)    //    Release FIFO 1 output mailbox
</li>
<li class="content">
[4]<b style="margin: 20px;">FOVR1</b> (def=0x0)    //    FIFO 1 overrun
</li>
<li class="content">
[3]<b style="margin: 20px;">FULL1</b> (def=0x0)    //    FIFO 1 full
</li>
<li class="content">
[0:1]<b style="margin: 20px;">FMP1</b> (def=0x0)    //    FIFO 1 message pending
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006814<b style="margin: 20px;">INTENR</b>//   CAN interrupt enable register</summary>
<ul>
<li class="content">
[17]<b style="margin: 20px;">SLKIE</b> (def=0x0)    //    Sleep interrupt enable
</li>
<li class="content">
[16]<b style="margin: 20px;">WKUIE</b> (def=0x0)    //    Wakeup interrupt enable
</li>
<li class="content">
[15]<b style="margin: 20px;">ERRIE</b> (def=0x0)    //    Error interrupt enable
</li>
<li class="content">
[11]<b style="margin: 20px;">LECIE</b> (def=0x0)    //    Last error code interrupt enable
</li>
<li class="content">
[10]<b style="margin: 20px;">BOFIE</b> (def=0x0)    //    Bus-off interrupt enable
</li>
<li class="content">
[9]<b style="margin: 20px;">EPVIE</b> (def=0x0)    //    Error passive interrupt enable
</li>
<li class="content">
[8]<b style="margin: 20px;">EWGIE</b> (def=0x0)    //    Error warning interrupt enable
</li>
<li class="content">
[6]<b style="margin: 20px;">FOVIE1</b> (def=0x0)    //    FIFO overrun interrupt enable
</li>
<li class="content">
[5]<b style="margin: 20px;">FFIE1</b> (def=0x0)    //    FIFO full interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">FMPIE1</b> (def=0x0)    //    FIFO message pending interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">FOVIE0</b> (def=0x0)    //    FIFO overrun interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">FFIE0</b> (def=0x0)    //    FIFO full interrupt enable
</li>
<li class="content">
[1]<b style="margin: 20px;">FMPIE0</b> (def=0x0)    //    FIFO message pending interrupt enable
</li>
<li class="content">
[0]<b style="margin: 20px;">TMEIE</b> (def=0x0)    //    Transmit mailbox empty interrupt enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006818<b style="margin: 20px;">ERRSR</b>//   CAN error status register</summary>
<ul>
<li class="content">
[24:31]<b style="margin: 20px;">REC</b> (def=0x0)    //    Receive error counter
</li>
<li class="content">
[16:23]<b style="margin: 20px;">TEC</b> (def=0x0)    //    Least significant byte of the 9-bit transmit error counter
</li>
<li class="content">
[4:6]<b style="margin: 20px;">LEC</b> (def=0x0)    //    Last error code
</li>
<li class="content">
[2]<b style="margin: 20px;">BOFF</b> (def=0x0)    //    Bus-off flag
</li>
<li class="content">
[1]<b style="margin: 20px;">EPVF</b> (def=0x0)    //    Error passive flag
</li>
<li class="content">
[0]<b style="margin: 20px;">EWGF</b> (def=0x0)    //    Error warning flag
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000681C<b style="margin: 20px;">BTIMR</b>//   CAN bit timing register</summary>
<ul>
<li class="content">
[31]<b style="margin: 20px;">SILM</b> (def=0x0)    //    Silent mode (debug)
</li>
<li class="content">
[30]<b style="margin: 20px;">LBKM</b> (def=0x0)    //    Loop back mode (debug)
</li>
<li class="content">
[24:25]<b style="margin: 20px;">SJW</b> (def=0x1)    //    Resynchronization jump width
</li>
<li class="content">
[20:22]<b style="margin: 20px;">TS2</b> (def=0x2)    //    Time segment 2
</li>
<li class="content">
[16:19]<b style="margin: 20px;">TS1</b> (def=0x3)    //    Time segment 1
</li>
<li class="content">
[0:9]<b style="margin: 20px;">BRP</b> (def=0x0)    //    Baud rate prescaler
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006980<b style="margin: 20px;">TXMIR0</b>//   CAN TX mailbox identifier register</summary>
<ul>
<li class="content">
[21:31]<b style="margin: 20px;">STID</b> (def=0x0)    //    Standard identifier
</li>
<li class="content">
[3:20]<b style="margin: 20px;">EXID</b> (def=0x0)    //    extended identifier
</li>
<li class="content">
[2]<b style="margin: 20px;">IDE</b> (def=0x0)    //    Identifier extension
</li>
<li class="content">
[1]<b style="margin: 20px;">RTR</b> (def=0x0)    //    Remote transmission request
</li>
<li class="content">
[0]<b style="margin: 20px;">TXRQ</b> (def=0x0)    //    Transmit mailbox request
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006984<b style="margin: 20px;">TXMDTR0</b>//   CAN mailbox data length control and time stamp register</summary>
<ul>
<li class="content">
[16:31]<b style="margin: 20px;">TIME</b> (def=0x0)    //    Message time stamp
</li>
<li class="content">
[8]<b style="margin: 20px;">TGT</b> (def=0x0)    //    Transmit global time
</li>
<li class="content">
[0:3]<b style="margin: 20px;">DLC</b> (def=0x0)    //    Data length code
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006988<b style="margin: 20px;">TXMDLR0</b>//   CAN mailbox data low register</summary>
<ul>
<li class="content">
[24:31]<b style="margin: 20px;">DATA3</b> (def=0x0)    //    Data byte 3
</li>
<li class="content">
[16:23]<b style="margin: 20px;">DATA2</b> (def=0x0)    //    Data byte 2
</li>
<li class="content">
[8:15]<b style="margin: 20px;">DATA1</b> (def=0x0)    //    Data byte 1
</li>
<li class="content">
[0:7]<b style="margin: 20px;">DATA0</b> (def=0x0)    //    Data byte 0
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000698C<b style="margin: 20px;">TXMDHR0</b>//   CAN mailbox data high register</summary>
<ul>
<li class="content">
[24:31]<b style="margin: 20px;">DATA7</b> (def=0x0)    //    Data byte 7
</li>
<li class="content">
[16:23]<b style="margin: 20px;">DATA6</b> (def=0x0)    //    Data byte 6
</li>
<li class="content">
[8:15]<b style="margin: 20px;">DATA5</b> (def=0x0)    //    Data byte 5
</li>
<li class="content">
[0:7]<b style="margin: 20px;">DATA4</b> (def=0x0)    //    Data byte 4
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006990<b style="margin: 20px;">TXMIR1</b>//   CAN TX mailbox identifier register</summary>
<ul>
<li class="content">
[21:31]<b style="margin: 20px;">STID</b> (def=0x0)    //    Standard identifier
</li>
<li class="content">
[3:20]<b style="margin: 20px;">EXID</b> (def=0x0)    //    extended identifier
</li>
<li class="content">
[2]<b style="margin: 20px;">IDE</b> (def=0x0)    //    Identifier extension
</li>
<li class="content">
[1]<b style="margin: 20px;">RTR</b> (def=0x0)    //    Remote transmission request
</li>
<li class="content">
[0]<b style="margin: 20px;">TXRQ</b> (def=0x0)    //    Transmit mailbox request
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006994<b style="margin: 20px;">TXMDTR1</b>//   CAN mailbox data length control and time stamp register</summary>
<ul>
<li class="content">
[16:31]<b style="margin: 20px;">TIME</b> (def=0x0)    //    Message time stamp
</li>
<li class="content">
[8]<b style="margin: 20px;">TGT</b> (def=0x0)    //    Transmit global time
</li>
<li class="content">
[0:3]<b style="margin: 20px;">DLC</b> (def=0x0)    //    Data length code
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006998<b style="margin: 20px;">TXMDLR1</b>//   CAN mailbox data low register</summary>
<ul>
<li class="content">
[24:31]<b style="margin: 20px;">DATA3</b> (def=0x0)    //    Data byte 3
</li>
<li class="content">
[16:23]<b style="margin: 20px;">DATA2</b> (def=0x0)    //    Data byte 2
</li>
<li class="content">
[8:15]<b style="margin: 20px;">DATA1</b> (def=0x0)    //    Data byte 1
</li>
<li class="content">
[0:7]<b style="margin: 20px;">DATA0</b> (def=0x0)    //    Data byte 0
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000699C<b style="margin: 20px;">TXMDHR1</b>//   CAN mailbox data high register</summary>
<ul>
<li class="content">
[24:31]<b style="margin: 20px;">DATA7</b> (def=0x0)    //    Data byte 7
</li>
<li class="content">
[16:23]<b style="margin: 20px;">DATA6</b> (def=0x0)    //    Data byte 6
</li>
<li class="content">
[8:15]<b style="margin: 20px;">DATA5</b> (def=0x0)    //    Data byte 5
</li>
<li class="content">
[0:7]<b style="margin: 20px;">DATA4</b> (def=0x0)    //    Data byte 4
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400069A0<b style="margin: 20px;">TXMIR2</b>//   CAN TX mailbox identifier register</summary>
<ul>
<li class="content">
[21:31]<b style="margin: 20px;">STID</b> (def=0x0)    //    Standard identifier
</li>
<li class="content">
[3:20]<b style="margin: 20px;">EXID</b> (def=0x0)    //    extended identifier
</li>
<li class="content">
[2]<b style="margin: 20px;">IDE</b> (def=0x0)    //    Identifier extension
</li>
<li class="content">
[1]<b style="margin: 20px;">RTR</b> (def=0x0)    //    Remote transmission request
</li>
<li class="content">
[0]<b style="margin: 20px;">TXRQ</b> (def=0x0)    //    Transmit mailbox request
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400069A4<b style="margin: 20px;">TXMDTR2</b>//   CAN mailbox data length control and time stamp register</summary>
<ul>
<li class="content">
[16:31]<b style="margin: 20px;">TIME</b> (def=0x0)    //    Message time stamp
</li>
<li class="content">
[8]<b style="margin: 20px;">TGT</b> (def=0x0)    //    Transmit global time
</li>
<li class="content">
[0:3]<b style="margin: 20px;">DLC</b> (def=0x0)    //    Data length code
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400069A8<b style="margin: 20px;">TXMDLR2</b>//   CAN mailbox data low register</summary>
<ul>
<li class="content">
[24:31]<b style="margin: 20px;">DATA3</b> (def=0x0)    //    Data byte 3
</li>
<li class="content">
[16:23]<b style="margin: 20px;">DATA2</b> (def=0x0)    //    Data byte 2
</li>
<li class="content">
[8:15]<b style="margin: 20px;">DATA1</b> (def=0x0)    //    Data byte 1
</li>
<li class="content">
[0:7]<b style="margin: 20px;">DATA0</b> (def=0x0)    //    Data byte 0
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400069AC<b style="margin: 20px;">TXMDHR2</b>//   CAN mailbox data high register</summary>
<ul>
<li class="content">
[24:31]<b style="margin: 20px;">DATA7</b> (def=0x0)    //    Data byte 7
</li>
<li class="content">
[16:23]<b style="margin: 20px;">DATA6</b> (def=0x0)    //    Data byte 6
</li>
<li class="content">
[8:15]<b style="margin: 20px;">DATA5</b> (def=0x0)    //    Data byte 5
</li>
<li class="content">
[0:7]<b style="margin: 20px;">DATA4</b> (def=0x0)    //    Data byte 4
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400069B0<b style="margin: 20px;">RXMIR0</b>//   CAN receive FIFO mailbox identifier register</summary>
<ul>
<li class="content">
[21:31]<b style="margin: 20px;">STID</b> (def=0x0)    //    Standard identifier
</li>
<li class="content">
[3:20]<b style="margin: 20px;">EXID</b> (def=0x0)    //    extended identifier
</li>
<li class="content">
[2]<b style="margin: 20px;">IDE</b> (def=0x0)    //    Identifier extension
</li>
<li class="content">
[1]<b style="margin: 20px;">RTR</b> (def=0x0)    //    Remote transmission request
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400069B4<b style="margin: 20px;">RXMDTR0</b>//   CAN receive FIFO mailbox data length control and time stamp register</summary>
<ul>
<li class="content">
[16:31]<b style="margin: 20px;">TIME</b> (def=0x0)    //    Message time stamp
</li>
<li class="content">
[8:15]<b style="margin: 20px;">FMI</b> (def=0x0)    //    Filter match index
</li>
<li class="content">
[0:3]<b style="margin: 20px;">DLC</b> (def=0x0)    //    Data length code
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400069B8<b style="margin: 20px;">RXMDLR0</b>//   CAN receive FIFO mailbox data low register</summary>
<ul>
<li class="content">
[24:31]<b style="margin: 20px;">DATA3</b> (def=0x0)    //    Data Byte 3
</li>
<li class="content">
[16:23]<b style="margin: 20px;">DATA2</b> (def=0x0)    //    Data Byte 2
</li>
<li class="content">
[8:15]<b style="margin: 20px;">DATA1</b> (def=0x0)    //    Data Byte 1
</li>
<li class="content">
[0:7]<b style="margin: 20px;">DATA0</b> (def=0x0)    //    Data Byte 0
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400069BC<b style="margin: 20px;">RXMDHR0</b>//   CAN receive FIFO mailbox data high register</summary>
<ul>
<li class="content">
[24:31]<b style="margin: 20px;">DATA7</b> (def=0x0)    //    DATA7
</li>
<li class="content">
[16:23]<b style="margin: 20px;">DATA6</b> (def=0x0)    //    DATA6
</li>
<li class="content">
[8:15]<b style="margin: 20px;">DATA5</b> (def=0x0)    //    DATA5
</li>
<li class="content">
[0:7]<b style="margin: 20px;">DATA4</b> (def=0x0)    //    DATA4
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400069C0<b style="margin: 20px;">RXMIR1</b>//   CAN receive FIFO mailbox identifier register</summary>
<ul>
<li class="content">
[21:31]<b style="margin: 20px;">STID</b> (def=0x0)    //    Standard identifier
</li>
<li class="content">
[3:20]<b style="margin: 20px;">EXID</b> (def=0x0)    //    extended identifier
</li>
<li class="content">
[2]<b style="margin: 20px;">IDE</b> (def=0x0)    //    Identifier extension
</li>
<li class="content">
[1]<b style="margin: 20px;">RTR</b> (def=0x0)    //    Remote transmission request
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400069C4<b style="margin: 20px;">RXMDTR1</b>//   CAN receive FIFO mailbox data length control and time stamp register</summary>
<ul>
<li class="content">
[16:31]<b style="margin: 20px;">TIME</b> (def=0x0)    //    Message time stamp
</li>
<li class="content">
[8:15]<b style="margin: 20px;">FMI</b> (def=0x0)    //    Filter match index
</li>
<li class="content">
[0:3]<b style="margin: 20px;">DLC</b> (def=0x0)    //    Data length code
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400069C8<b style="margin: 20px;">RXMDLR1</b>//   CAN receive FIFO mailbox data low register</summary>
<ul>
<li class="content">
[24:31]<b style="margin: 20px;">DATA3</b> (def=0x0)    //    Data Byte 3
</li>
<li class="content">
[16:23]<b style="margin: 20px;">DATA2</b> (def=0x0)    //    Data Byte 2
</li>
<li class="content">
[8:15]<b style="margin: 20px;">DATA1</b> (def=0x0)    //    Data Byte 1
</li>
<li class="content">
[0:7]<b style="margin: 20px;">DATA0</b> (def=0x0)    //    Data Byte 0
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400069CC<b style="margin: 20px;">RXMDHR1</b>//   CAN receive FIFO mailbox data high register</summary>
<ul>
<li class="content">
[24:31]<b style="margin: 20px;">DATA7</b> (def=0x0)    //    DATA7
</li>
<li class="content">
[16:23]<b style="margin: 20px;">DATA6</b> (def=0x0)    //    DATA6
</li>
<li class="content">
[8:15]<b style="margin: 20px;">DATA5</b> (def=0x0)    //    DATA5
</li>
<li class="content">
[0:7]<b style="margin: 20px;">DATA4</b> (def=0x0)    //    DATA4
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006A00<b style="margin: 20px;">FCTLR</b>//   CAN filter master register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FINIT</b> (def=0x1)    //    Filter init mode
</li>
<li class="content">
[8:13]<b style="margin: 20px;">CAN2SB</b> (def=0xE)    //    CAN2 start bank
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006A04<b style="margin: 20px;">FMCFGR</b>//   CAN filter mode register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FBM0</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[1]<b style="margin: 20px;">FBM1</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[2]<b style="margin: 20px;">FBM2</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[3]<b style="margin: 20px;">FBM3</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[4]<b style="margin: 20px;">FBM4</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[5]<b style="margin: 20px;">FBM5</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[6]<b style="margin: 20px;">FBM6</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[7]<b style="margin: 20px;">FBM7</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[8]<b style="margin: 20px;">FBM8</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[9]<b style="margin: 20px;">FBM9</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[10]<b style="margin: 20px;">FBM10</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[11]<b style="margin: 20px;">FBM11</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[12]<b style="margin: 20px;">FBM12</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[13]<b style="margin: 20px;">FBM13</b> (def=0x0)    //    Filter mode
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006A0C<b style="margin: 20px;">FSCFGR</b>//   CAN filter scale register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FSC0</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[1]<b style="margin: 20px;">FSC1</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[2]<b style="margin: 20px;">FSC2</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[3]<b style="margin: 20px;">FSC3</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[4]<b style="margin: 20px;">FSC4</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[5]<b style="margin: 20px;">FSC5</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[6]<b style="margin: 20px;">FSC6</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[7]<b style="margin: 20px;">FSC7</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[8]<b style="margin: 20px;">FSC8</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[9]<b style="margin: 20px;">FSC9</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[10]<b style="margin: 20px;">FSC10</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[11]<b style="margin: 20px;">FSC11</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[12]<b style="margin: 20px;">FSC12</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[13]<b style="margin: 20px;">FSC13</b> (def=0x0)    //    Filter scale configuration
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006A14<b style="margin: 20px;">FAFIFOR</b>//   CAN filter FIFO assignment register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FFA0</b> (def=0x0)    //    Filter FIFO assignment for filter 0
</li>
<li class="content">
[1]<b style="margin: 20px;">FFA1</b> (def=0x0)    //    Filter FIFO assignment for filter 1
</li>
<li class="content">
[2]<b style="margin: 20px;">FFA2</b> (def=0x0)    //    Filter FIFO assignment for filter 2
</li>
<li class="content">
[3]<b style="margin: 20px;">FFA3</b> (def=0x0)    //    Filter FIFO assignment for filter 3
</li>
<li class="content">
[4]<b style="margin: 20px;">FFA4</b> (def=0x0)    //    Filter FIFO assignment for filter 4
</li>
<li class="content">
[5]<b style="margin: 20px;">FFA5</b> (def=0x0)    //    Filter FIFO assignment for filter 5
</li>
<li class="content">
[6]<b style="margin: 20px;">FFA6</b> (def=0x0)    //    Filter FIFO assignment for filter 6
</li>
<li class="content">
[7]<b style="margin: 20px;">FFA7</b> (def=0x0)    //    Filter FIFO assignment for filter 7
</li>
<li class="content">
[8]<b style="margin: 20px;">FFA8</b> (def=0x0)    //    Filter FIFO assignment for filter 8
</li>
<li class="content">
[9]<b style="margin: 20px;">FFA9</b> (def=0x0)    //    Filter FIFO assignment for filter 9
</li>
<li class="content">
[10]<b style="margin: 20px;">FFA10</b> (def=0x0)    //    Filter FIFO assignment for filter 10
</li>
<li class="content">
[11]<b style="margin: 20px;">FFA11</b> (def=0x0)    //    Filter FIFO assignment for filter 11
</li>
<li class="content">
[12]<b style="margin: 20px;">FFA12</b> (def=0x0)    //    Filter FIFO assignment for filter 12
</li>
<li class="content">
[13]<b style="margin: 20px;">FFA13</b> (def=0x0)    //    Filter FIFO assignment for filter 13
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006A1C<b style="margin: 20px;">FWR</b>//   CAN filter activation register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FACT0</b> (def=0x0)    //    Filter active
</li>
<li class="content">
[1]<b style="margin: 20px;">FACT1</b> (def=0x0)    //    Filter active
</li>
<li class="content">
[2]<b style="margin: 20px;">FACT2</b> (def=0x0)    //    Filter active
</li>
<li class="content">
[3]<b style="margin: 20px;">FACT3</b> (def=0x0)    //    Filter active
</li>
<li class="content">
[4]<b style="margin: 20px;">FACT4</b> (def=0x0)    //    Filter active
</li>
<li class="content">
[5]<b style="margin: 20px;">FACT5</b> (def=0x0)    //    Filter active
</li>
<li class="content">
[6]<b style="margin: 20px;">FACT6</b> (def=0x0)    //    Filter active
</li>
<li class="content">
[7]<b style="margin: 20px;">FACT7</b> (def=0x0)    //    Filter active
</li>
<li class="content">
[8]<b style="margin: 20px;">FACT8</b> (def=0x0)    //    Filter active
</li>
<li class="content">
[9]<b style="margin: 20px;">FACT9</b> (def=0x0)    //    Filter active
</li>
<li class="content">
[10]<b style="margin: 20px;">FACT10</b> (def=0x0)    //    Filter active
</li>
<li class="content">
[11]<b style="margin: 20px;">FACT11</b> (def=0x0)    //    Filter active
</li>
<li class="content">
[12]<b style="margin: 20px;">FACT12</b> (def=0x0)    //    Filter active
</li>
<li class="content">
[13]<b style="margin: 20px;">FACT13</b> (def=0x0)    //    Filter active
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006A40<b style="margin: 20px;">F0R1</b>//   Filter bank 0 register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006A44<b style="margin: 20px;">F0R2</b>//   Filter bank 0 register 2</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006A48<b style="margin: 20px;">F1R1</b>//   Filter bank 1 register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006A4C<b style="margin: 20px;">F1R2</b>//   Filter bank 1 register 2</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006A50<b style="margin: 20px;">F2R1</b>//   Filter bank 2 register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006A54<b style="margin: 20px;">F2R2</b>//   Filter bank 2 register 2</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006A58<b style="margin: 20px;">F3R1</b>//   Filter bank 3 register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006A5C<b style="margin: 20px;">F3R2</b>//   Filter bank 3 register 2</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006A60<b style="margin: 20px;">F4R1</b>//   Filter bank 4 register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006A64<b style="margin: 20px;">F4R2</b>//   Filter bank 4 register 2</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006A68<b style="margin: 20px;">F5R1</b>//   Filter bank 5 register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006A6C<b style="margin: 20px;">F5R2</b>//   Filter bank 5 register 2</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006A70<b style="margin: 20px;">F6R1</b>//   Filter bank 6 register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006A74<b style="margin: 20px;">F6R2</b>//   Filter bank 6 register 2</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006A78<b style="margin: 20px;">F7R1</b>//   Filter bank 7 register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006A7C<b style="margin: 20px;">F7R2</b>//   Filter bank 7 register 2</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006A80<b style="margin: 20px;">F8R1</b>//   Filter bank 8 register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006A84<b style="margin: 20px;">F8R2</b>//   Filter bank 8 register 2</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006A88<b style="margin: 20px;">F9R1</b>//   Filter bank 9 register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006A8C<b style="margin: 20px;">F9R2</b>//   Filter bank 9 register 2</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006A90<b style="margin: 20px;">F10R1</b>//   Filter bank 10 register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006A94<b style="margin: 20px;">F10R2</b>//   Filter bank 10 register 2</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006A98<b style="margin: 20px;">F11R1</b>//   Filter bank 11 register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006A9C<b style="margin: 20px;">F11R2</b>//   Filter bank 11 register 2</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006AA0<b style="margin: 20px;">F12R1</b>//   Filter bank 4 register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006AA4<b style="margin: 20px;">F12R2</b>//   Filter bank 12 register 2</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006AA8<b style="margin: 20px;">F13R1</b>//   Filter bank 13 register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006AAC<b style="margin: 20px;">F13R2</b>//   Filter bank 13 register 2</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006AB0<b style="margin: 20px;">F14R1</b>//   Filter bank 14 register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006AB4<b style="margin: 20px;">F14R2</b>//   Filter bank 14 register 2</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006AB8<b style="margin: 20px;">F15R1</b>//   Filter bank 15 register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006ABC<b style="margin: 20px;">F15R2</b>//   Filter bank 15 register 2</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006AC0<b style="margin: 20px;">F16R1</b>//   Filter bank 16 register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006AC4<b style="margin: 20px;">F16R2</b>//   Filter bank 16 register 2</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006AC8<b style="margin: 20px;">F17R1</b>//   Filter bank 17 register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006ACC<b style="margin: 20px;">F17R2</b>//   Filter bank 17 register 2</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006AD0<b style="margin: 20px;">F18R1</b>//   Filter bank 18 register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006AD4<b style="margin: 20px;">F18R2</b>//   Filter bank 18 register 2</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006AD8<b style="margin: 20px;">F19R1</b>//   Filter bank 19 register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006ADC<b style="margin: 20px;">F19R2</b>//   Filter bank 19 register 2</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006AE0<b style="margin: 20px;">F20R1</b>//   Filter bank 20 register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006AE4<b style="margin: 20px;">F20R2</b>//   Filter bank 20 register 2</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006AE8<b style="margin: 20px;">F21R1</b>//   Filter bank 21 register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006AEC<b style="margin: 20px;">F21R2</b>//   Filter bank 21 register 2</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006AF0<b style="margin: 20px;">F22R1</b>//   Filter bank 22 register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006AF4<b style="margin: 20px;">F22R2</b>//   Filter bank 22 register 2</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006AF8<b style="margin: 20px;">F23R1</b>//   Filter bank 23 register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006AFC<b style="margin: 20px;">F23R2</b>//   Filter bank 23 register 2</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006B00<b style="margin: 20px;">F24R1</b>//   Filter bank 24 register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006B04<b style="margin: 20px;">F24R2</b>//   Filter bank 24 register 2</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006B08<b style="margin: 20px;">F25R1</b>//   Filter bank 25 register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006B0C<b style="margin: 20px;">F25R2</b>//   Filter bank 25 register 2</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006B10<b style="margin: 20px;">F26R1</b>//   Filter bank 26 register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006B14<b style="margin: 20px;">F26R2</b>//   Filter bank 26 register 2</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006B18<b style="margin: 20px;">F27R1</b>//   Filter bank 27 register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006B1C<b style="margin: 20px;">F27R2</b>//   Filter bank 27 register 2</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[79]  <b>CAN2_TX</b>    //    CAN2 TX interrupts</li>
<li>[80]  <b>CAN2_RX0</b>    //    CAN2 RX0 interrupts</li>
<li>[81]  <b>CAN2_RX1</b>    //    CAN2 RX1 interrupt</li>
<li>[82]  <b>CAN2_SCE</b>    //    CAN2 SCE interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40028000<b style="margin: 20px;">ETHERNET_MAC</b>// Ethernet: media access control</summary>
<ul>
<li class="content"><details><summary>0x40028000<b style="margin: 20px;">MACCR</b>//   Ethernet MAC configuration register (ETH_MACCR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">TCES</b> (def=0x0)    //    Send clock selection bit 
</li>
<li class="content">
[1]<b style="margin: 20px;">TCF</b> (def=0x0)    //    Send clock reversal
</li>
<li class="content">
[2]<b style="margin: 20px;">RE</b> (def=0x0)    //    Receiver enable
</li>
<li class="content">
[3]<b style="margin: 20px;">TE</b> (def=0x0)    //    Transmitter enable
</li>
<li class="content">
[4]<b style="margin: 20px;">DC</b> (def=0x0)    //    Deferral check
</li>
<li class="content">
[5:6]<b style="margin: 20px;">BL</b> (def=0x0)    //    Back-off limit
</li>
<li class="content">
[7]<b style="margin: 20px;">APCS</b> (def=0x0)    //    Automatic pad/CRC stripping
</li>
<li class="content">
[9]<b style="margin: 20px;">RD</b> (def=0x0)    //    Retry disable
</li>
<li class="content">
[10]<b style="margin: 20px;">IPCO</b> (def=0x0)    //    IPv4 checksum offload
</li>
<li class="content">
[11]<b style="margin: 20px;">DM</b> (def=0x0)    //    Duplex mode
</li>
<li class="content">
[12]<b style="margin: 20px;">LM</b> (def=0x0)    //    Loopback mode
</li>
<li class="content">
[13]<b style="margin: 20px;">ROD</b> (def=0x0)    //    Receive own disable
</li>
<li class="content">
[14]<b style="margin: 20px;">FES</b> (def=0x0)    //    Fast Ethernet speed
</li>
<li class="content">
[16]<b style="margin: 20px;">CSD</b> (def=0x0)    //    Carrier sense disable
</li>
<li class="content">
[17:19]<b style="margin: 20px;">IFG</b> (def=0x0)    //    Interframe gap
</li>
<li class="content">
[20]<b style="margin: 20px;">IRE</b> (def=0x0)    //    10MPHY 50Î© set
</li>
<li class="content">
[21]<b style="margin: 20px;">PDI</b> (def=0x0)    //    10MPHY TX DRIVER bisa current
</li>
<li class="content">
[22]<b style="margin: 20px;">JD</b> (def=0x0)    //    Jabber disable
</li>
<li class="content">
[23]<b style="margin: 20px;">WD</b> (def=0x0)    //    Watchdog disable
</li>
<li class="content">
[29:31]<b style="margin: 20px;">TCD</b> (def=0x0)    //    SEND clock delay
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40028004<b style="margin: 20px;">MACFFR</b>//   Ethernet MAC frame filter register (ETH_MACCFFR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">PM</b> (def=0x0)    //    Promiscuous mode
</li>
<li class="content">
[1]<b style="margin: 20px;">HU</b> (def=0x0)    //    Hash unicast
</li>
<li class="content">
[2]<b style="margin: 20px;">HM</b> (def=0x0)    //    Hash multicast
</li>
<li class="content">
[3]<b style="margin: 20px;">DAIF</b> (def=0x0)    //    Destination address inverse filtering
</li>
<li class="content">
[4]<b style="margin: 20px;">PAM</b> (def=0x0)    //    Pass all multicast
</li>
<li class="content">
[5]<b style="margin: 20px;">BFD</b> (def=0x0)    //    Broadcast frames disable
</li>
<li class="content">
[6:7]<b style="margin: 20px;">PCF</b> (def=0x0)    //    Pass control frames
</li>
<li class="content">
[8]<b style="margin: 20px;">SAIF</b> (def=0x0)    //    Source address inverse filtering
</li>
<li class="content">
[9]<b style="margin: 20px;">SAF</b> (def=0x0)    //    Source address filter
</li>
<li class="content">
[10]<b style="margin: 20px;">HPF</b> (def=0x0)    //    Hash or perfect filter
</li>
<li class="content">
[31]<b style="margin: 20px;">RA</b> (def=0x0)    //    Receive all
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40028008<b style="margin: 20px;">MACHTHR</b>//   Ethernet MAC hash table high register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">HTH</b> (def=0x0)    //    Hash table high
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002800C<b style="margin: 20px;">MACHTLR</b>//   Ethernet MAC hash table low register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">HTL</b> (def=0x0)    //    Hash table low
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40028010<b style="margin: 20px;">MACMIIAR</b>//   Ethernet MAC MII address register (ETH_MACMIIAR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">MB</b> (def=0x0)    //    MII busy
</li>
<li class="content">
[1]<b style="margin: 20px;">MW</b> (def=0x0)    //    MII write
</li>
<li class="content">
[2:4]<b style="margin: 20px;">CR</b> (def=0x0)    //    Clock range
</li>
<li class="content">
[6:10]<b style="margin: 20px;">MR</b> (def=0x0)    //    MII register
</li>
<li class="content">
[11:15]<b style="margin: 20px;">PA</b> (def=0x0)    //    PHY address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40028014<b style="margin: 20px;">MACMIIDR</b>//   Ethernet MAC MII data register (ETH_MACMIIDR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">MD</b> (def=0x0)    //    MII data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40028018<b style="margin: 20px;">MACFCR</b>//   Ethernet MAC flow control register (ETH_MACFCR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FCB_BPA</b> (def=0x0)    //    Flow control busy/back pressure activate
</li>
<li class="content">
[1]<b style="margin: 20px;">TFCE</b> (def=0x0)    //    Transmit flow control enable
</li>
<li class="content">
[2]<b style="margin: 20px;">RFCE</b> (def=0x0)    //    Receive flow control enable
</li>
<li class="content">
[3]<b style="margin: 20px;">UPFD</b> (def=0x0)    //    Unicast pause frame detect
</li>
<li class="content">
[4:5]<b style="margin: 20px;">PLT</b> (def=0x0)    //    Pause low threshold
</li>
<li class="content">
[7]<b style="margin: 20px;">ZQPD</b> (def=0x0)    //    Zero-quanta pause disable
</li>
<li class="content">
[16:31]<b style="margin: 20px;">PT</b> (def=0x0)    //    Pass control frames
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002801C<b style="margin: 20px;">MACVLANTR</b>//   Ethernet MAC VLAN tag register (ETH_MACVLANTR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">VLANTI</b> (def=0x0)    //    VLAN tag identifier (for receive frames)
</li>
<li class="content">
[16]<b style="margin: 20px;">VLANTC</b> (def=0x0)    //    12-bit VLAN tag comparison
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40028028<b style="margin: 20px;">MACRWUFFR</b>//   Ethernet MAC remote wakeup frame filter register (ETH_MACRWUFFR)</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0x4002802C<b style="margin: 20px;">MACPMTCSR</b>//   Ethernet MAC PMT control and status register (ETH_MACPMTCSR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">PD</b> (def=0x0)    //    Power down
</li>
<li class="content">
[1]<b style="margin: 20px;">MPE</b> (def=0x0)    //    Magic Packet enable
</li>
<li class="content">
[2]<b style="margin: 20px;">WFE</b> (def=0x0)    //    Wakeup frame enable
</li>
<li class="content">
[5]<b style="margin: 20px;">MPR</b> (def=0x0)    //    Magic packet received
</li>
<li class="content">
[6]<b style="margin: 20px;">WFR</b> (def=0x0)    //    Wakeup frame received
</li>
<li class="content">
[9]<b style="margin: 20px;">GU</b> (def=0x0)    //    Global unicast
</li>
<li class="content">
[31]<b style="margin: 20px;">WFFRPR</b> (def=0x0)    //    Wakeup frame filter register pointer reset
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40028038<b style="margin: 20px;">MACSR</b>//   Ethernet MAC interrupt status register (ETH_MACSR)</summary>
<ul>
<li class="content">
[3]<b style="margin: 20px;">PMTS</b> (def=0x0)    //    PMT status
</li>
<li class="content">
[4]<b style="margin: 20px;">MMCS</b> (def=0x0)    //    MMC status
</li>
<li class="content">
[5]<b style="margin: 20px;">MMCRS</b> (def=0x0)    //    MMC receive status
</li>
<li class="content">
[6]<b style="margin: 20px;">MMCTS</b> (def=0x0)    //    MMC transmit status
</li>
<li class="content">
[9]<b style="margin: 20px;">TSTS</b> (def=0x0)    //    Time stamp trigger status
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002803C<b style="margin: 20px;">MACIMR</b>//   Ethernet MAC interrupt mask register (ETH_MACIMR)</summary>
<ul>
<li class="content">
[3]<b style="margin: 20px;">PMTIM</b> (def=0x0)    //    PMT interrupt mask
</li>
<li class="content">
[9]<b style="margin: 20px;">TSTIM</b> (def=0x0)    //    Time stamp trigger interrupt mask
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40028040<b style="margin: 20px;">MACA0HR</b>//   Ethernet MAC address 0 high register (ETH_MACA0HR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">MACA0H</b> (def=0xFFFF)    //    MAC address0 high
</li>
<li class="content">
[31]<b style="margin: 20px;">MO</b> (def=0x0)    //    Always 1
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40028044<b style="margin: 20px;">MACA0LR</b>//   Ethernet MAC address 0 low register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">MACA0L</b> (def=0xFFFFFFFF)    //    MAC address0 low
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40028048<b style="margin: 20px;">MACA1HR</b>//   Ethernet MAC address 1 high register (ETH_MACA1HR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">MACA1H</b> (def=0xFFFF)    //    MAC address1 high
</li>
<li class="content">
[24:29]<b style="margin: 20px;">MBC</b> (def=0x0)    //    Mask byte control
</li>
<li class="content">
[30]<b style="margin: 20px;">SA</b> (def=0x0)    //    Source address
</li>
<li class="content">
[31]<b style="margin: 20px;">AE</b> (def=0x0)    //    Address enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002804C<b style="margin: 20px;">MACA1LR</b>//   Ethernet MAC address1 low register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">MACA1L</b> (def=0xFFFFFFFF)    //    MAC address1 low
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40028050<b style="margin: 20px;">MACA2HR</b>//   Ethernet MAC address 2 high register (ETH_MACA2HR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">ETH_MACA2HR</b> (def=0xFFFF)    //    Ethernet MAC address 2 high register
</li>
<li class="content">
[24:29]<b style="margin: 20px;">MBC</b> (def=0x0)    //    Mask byte control
</li>
<li class="content">
[30]<b style="margin: 20px;">SA</b> (def=0x0)    //    Source address
</li>
<li class="content">
[31]<b style="margin: 20px;">AE</b> (def=0x0)    //    Address enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40028054<b style="margin: 20px;">MACA2LR</b>//   Ethernet MAC address 2 low register</summary>
<ul>
<li class="content">
[0:30]<b style="margin: 20px;">MACA2L</b> (def=0x7FFFFFFF)    //    MAC address2 low
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40028058<b style="margin: 20px;">MACA3HR</b>//   Ethernet MAC address 3 high register (ETH_MACA3HR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">MACA3H</b> (def=0xFFFF)    //    MAC address3 high
</li>
<li class="content">
[24:29]<b style="margin: 20px;">MBC</b> (def=0x0)    //    Mask byte control
</li>
<li class="content">
[30]<b style="margin: 20px;">SA</b> (def=0x0)    //    Source address
</li>
<li class="content">
[31]<b style="margin: 20px;">AE</b> (def=0x0)    //    Address enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002805C<b style="margin: 20px;">MACA3LR</b>//   Ethernet MAC address 3 low register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">MBCA3L</b> (def=0xFFFFFFFF)    //    MAC address3 low
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[77]  <b>ETH</b>    //    Ethernet global interrupt</li>
<li>[78]  <b>ETH_WKUP</b>    //    Ethernet Wakeup through EXTI line interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40028100<b style="margin: 20px;">ETHERNET_MMC</b>// Ethernet: MAC management counters</summary>
<ul>
<li class="content"><details><summary>0x40028100<b style="margin: 20px;">MMCCR</b>//   Ethernet MMC control register (ETH_MMCCR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CR</b> (def=0x0)    //    Counter reset
</li>
<li class="content">
[1]<b style="margin: 20px;">CSR</b> (def=0x0)    //    Counter stop rollover
</li>
<li class="content">
[2]<b style="margin: 20px;">ROR</b> (def=0x0)    //    Reset on read
</li>
<li class="content">
[31]<b style="margin: 20px;">MCF</b> (def=0x0)    //    MMC counter freeze
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40028104<b style="margin: 20px;">MMCRIR</b>//   Ethernet MMC receive interrupt register (ETH_MMCRIR)</summary>
<ul>
<li class="content">
[5]<b style="margin: 20px;">RFCES</b> (def=0x0)    //    Received frames CRC error status
</li>
<li class="content">
[6]<b style="margin: 20px;">RFAES</b> (def=0x0)    //    Received frames alignment error status
</li>
<li class="content">
[17]<b style="margin: 20px;">RGUFS</b> (def=0x0)    //    Received Good Unicast Frames Status
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40028108<b style="margin: 20px;">MMCTIR</b>//   Ethernet MMC transmit interrupt register (ETH_MMCTIR)</summary>
<ul>
<li class="content">
[14]<b style="margin: 20px;">TGFSCS</b> (def=0x0)    //    Transmitted good frames single collision status
</li>
<li class="content">
[15]<b style="margin: 20px;">TGFMSCS</b> (def=0x0)    //    Transmitted good frames more single collision status
</li>
<li class="content">
[21]<b style="margin: 20px;">TGFS</b> (def=0x0)    //    Transmitted good frames status
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002810C<b style="margin: 20px;">MMCRIMR</b>//   Ethernet MMC receive interrupt mask register (ETH_MMCRIMR)</summary>
<ul>
<li class="content">
[5]<b style="margin: 20px;">RFCEM</b> (def=0x0)    //    Received frame CRC error mask
</li>
<li class="content">
[6]<b style="margin: 20px;">RFAEM</b> (def=0x0)    //    Received frames alignment error mask
</li>
<li class="content">
[17]<b style="margin: 20px;">RGUFM</b> (def=0x0)    //    Received good unicast frames mask
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40028110<b style="margin: 20px;">MMCTIMR</b>//   Ethernet MMC transmit interrupt mask register (ETH_MMCTIMR)</summary>
<ul>
<li class="content">
[14]<b style="margin: 20px;">TGFSCM</b> (def=0x0)    //    Transmitted good frames single collision mask
</li>
<li class="content">
[15]<b style="margin: 20px;">TGFMSCM</b> (def=0x0)    //    Transmitted good frames more single collision mask
</li>
<li class="content">
[21]<b style="margin: 20px;">TGFM</b> (def=0x0)    //    Transmitted good frames mask
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002814C<b style="margin: 20px;">MMCTGFSCCR</b>//   Ethernet MMC transmitted good frames after a single collision counter</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">TGFSCC</b> (def=0x0)    //    Transmitted good frames after a single collision counter
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40028150<b style="margin: 20px;">MMCTGFMSCCR</b>//   Ethernet MMC transmitted good frames after more than a single collision</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">TGFMSCC</b> (def=0x0)    //    Transmitted good frames after more than a single collision counter
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40028168<b style="margin: 20px;">MMCTGFCR</b>//   Ethernet MMC transmitted good frames counter register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">TGFC</b> (def=0x0)    //    Transmitted good frames counter
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40028194<b style="margin: 20px;">MMCRFCECR</b>//   Ethernet MMC received frames with CRC error counter register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">RFCFC</b> (def=0x0)    //    Received frames with CRC error counter
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40028198<b style="margin: 20px;">MMCRFAECR</b>//   Ethernet MMC received frames with alignment error counter register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">RFAEC</b> (def=0x0)    //    Received frames with alignment error counter
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400281C4<b style="margin: 20px;">MMCRGUFCR</b>//   MMC received good unicast frames counter register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">RGUFC</b> (def=0x0)    //    Received good unicast frames counter
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40028700<b style="margin: 20px;">ETHERNET_PTP</b>// Ethernet: Precision time protocol</summary>
<ul>
<li class="content"><details><summary>0x40028700<b style="margin: 20px;">PTPTSCR</b>//   Ethernet PTP time stamp control register (ETH_PTPTSCR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">TSE</b> (def=0x0)    //    Time stamp enable
</li>
<li class="content">
[1]<b style="margin: 20px;">TSFCU</b> (def=0x0)    //    Time stamp fine or coarse update
</li>
<li class="content">
[2]<b style="margin: 20px;">TSSTI</b> (def=0x0)    //    Time stamp system time initialize
</li>
<li class="content">
[3]<b style="margin: 20px;">TSSTU</b> (def=0x0)    //    Time stamp system time update
</li>
<li class="content">
[4]<b style="margin: 20px;">TSITE</b> (def=0x0)    //    Time stamp interrupt trigger enable
</li>
<li class="content">
[5]<b style="margin: 20px;">TSARU</b> (def=0x0)    //    Time stamp addend register update
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40028704<b style="margin: 20px;">PTPSSIR</b>//   Ethernet PTP subsecond increment register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">STSSI</b> (def=0x0)    //    System time subsecond increment
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40028708<b style="margin: 20px;">PTPTSHR</b>//   Ethernet PTP time stamp high register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">STS</b> (def=0x0)    //    System time second
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002870C<b style="margin: 20px;">PTPTSLR</b>//   Ethernet PTP time stamp low register (ETH_PTPTSLR)</summary>
<ul>
<li class="content">
[0:30]<b style="margin: 20px;">STSS</b> (def=0x0)    //    System time subseconds
</li>
<li class="content">
[31]<b style="margin: 20px;">STPNS</b> (def=0x0)    //    System time positive or negative sign
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40028710<b style="margin: 20px;">PTPTSHUR</b>//   Ethernet PTP time stamp high update register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">TSUS</b> (def=0x0)    //    Time stamp update second
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40028714<b style="margin: 20px;">PTPTSLUR</b>//   Ethernet PTP time stamp low update register (ETH_PTPTSLUR)</summary>
<ul>
<li class="content">
[0:30]<b style="margin: 20px;">TSUSS</b> (def=0x0)    //    Time stamp update subseconds
</li>
<li class="content">
[31]<b style="margin: 20px;">TSUPNS</b> (def=0x0)    //    Time stamp update positive or negative sign
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40028718<b style="margin: 20px;">PTPTSAR</b>//   Ethernet PTP time stamp addend register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">TSA</b> (def=0x0)    //    Time stamp addend
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002871C<b style="margin: 20px;">PTPTTHR</b>//   Ethernet PTP target time high register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">TTSH</b> (def=0x0)    //    Target time stamp high
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40028720<b style="margin: 20px;">PTPTTLR</b>//   Ethernet PTP target time low register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">TTSL</b> (def=0x0)    //    Target time stamp low
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40029000<b style="margin: 20px;">ETHERNET_DMA</b>// Ethernet: DMA controller operation</summary>
<ul>
<li class="content"><details><summary>0x40029000<b style="margin: 20px;">DMABMR</b>//   Ethernet DMA bus mode register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SR</b> (def=0x1)    //    Software reset
</li>
<li class="content">
[1]<b style="margin: 20px;">DA</b> (def=0x0)    //    DMA Arbitration
</li>
<li class="content">
[2:6]<b style="margin: 20px;">DSL</b> (def=0x0)    //    Descriptor skip length
</li>
<li class="content">
[8:13]<b style="margin: 20px;">PBL</b> (def=0x21)    //    Programmable burst length
</li>
<li class="content">
[14:15]<b style="margin: 20px;">RTPR</b> (def=0x0)    //    Rx Tx priority ratio
</li>
<li class="content">
[16]<b style="margin: 20px;">FB</b> (def=0x0)    //    Fixed burst
</li>
<li class="content">
[17:22]<b style="margin: 20px;">RDP</b> (def=0x0)    //    Rx DMA PBL
</li>
<li class="content">
[23]<b style="margin: 20px;">USP</b> (def=0x0)    //    Use separate PBL
</li>
<li class="content">
[24]<b style="margin: 20px;">FPM</b> (def=0x0)    //    4xPBL mode
</li>
<li class="content">
[25]<b style="margin: 20px;">AAB</b> (def=0x0)    //    Address-aligned beats
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40029004<b style="margin: 20px;">DMATPDR</b>//   Ethernet DMA transmit poll demand register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">TPD</b> (def=0x0)    //    Transmit poll demand
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40029008<b style="margin: 20px;">DMARPDR</b>//   EHERNET DMA receive poll demand register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">RPD</b> (def=0x0)    //    Receive poll demand
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002900C<b style="margin: 20px;">DMARDLAR</b>//   Ethernet DMA receive descriptor list address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">SRL</b> (def=0x0)    //    Start of receive list
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40029010<b style="margin: 20px;">DMATDLAR</b>//   Ethernet DMA transmit descriptor list address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">STL</b> (def=0x0)    //    Start of transmit list
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40029014<b style="margin: 20px;">DMASR</b>//   Ethernet DMA status register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">TS</b> (def=0x0)    //    Transmit status
</li>
<li class="content">
[1]<b style="margin: 20px;">TPSS</b> (def=0x0)    //    Transmit process stopped status
</li>
<li class="content">
[2]<b style="margin: 20px;">TBUS</b> (def=0x0)    //    Transmit buffer unavailable status
</li>
<li class="content">
[3]<b style="margin: 20px;">TJTS</b> (def=0x0)    //    Transmit jabber timeout status
</li>
<li class="content">
[4]<b style="margin: 20px;">ROS</b> (def=0x0)    //    Receive overflow status
</li>
<li class="content">
[5]<b style="margin: 20px;">TUS</b> (def=0x0)    //    Transmit underflow status
</li>
<li class="content">
[6]<b style="margin: 20px;">RS</b> (def=0x0)    //    Receive status
</li>
<li class="content">
[7]<b style="margin: 20px;">RBUS</b> (def=0x0)    //    Receive buffer unavailable status
</li>
<li class="content">
[8]<b style="margin: 20px;">RPSS</b> (def=0x0)    //    Receive process stopped status
</li>
<li class="content">
[9]<b style="margin: 20px;">PWTS</b> (def=0x0)    //    Receive watchdog timeout status
</li>
<li class="content">
[10]<b style="margin: 20px;">ETS</b> (def=0x0)    //    Early transmit status
</li>
<li class="content">
[13]<b style="margin: 20px;">FBES</b> (def=0x0)    //    Fatal bus error status
</li>
<li class="content">
[14]<b style="margin: 20px;">ERS</b> (def=0x0)    //    Early receive status
</li>
<li class="content">
[15]<b style="margin: 20px;">AIS</b> (def=0x0)    //    Abnormal interrupt summary
</li>
<li class="content">
[16]<b style="margin: 20px;">NIS</b> (def=0x0)    //    Normal interrupt summary
</li>
<li class="content">
[17:19]<b style="margin: 20px;">RPS</b> (def=0x0)    //    Receive process state
</li>
<li class="content">
[20:22]<b style="margin: 20px;">TPS</b> (def=0x0)    //    Transmit process state
</li>
<li class="content">
[23:25]<b style="margin: 20px;">EBS</b> (def=0x0)    //    Error bits status
</li>
<li class="content">
[27]<b style="margin: 20px;">MMCS</b> (def=0x0)    //    MMC status
</li>
<li class="content">
[28]<b style="margin: 20px;">PMTS</b> (def=0x0)    //    PMT status
</li>
<li class="content">
[29]<b style="margin: 20px;">TSTS</b> (def=0x0)    //    Time stamp trigger status
</li>
<li class="content">
[31]<b style="margin: 20px;">IPLS</b> (def=0x0)    //    10MPHY Physical layer variation
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40029018<b style="margin: 20px;">DMAOMR</b>//   Ethernet DMA operation mode register</summary>
<ul>
<li class="content">
[1]<b style="margin: 20px;">SR</b> (def=0x0)    //    SR
</li>
<li class="content">
[2]<b style="margin: 20px;">OSF</b> (def=0x0)    //    OSF
</li>
<li class="content">
[3:4]<b style="margin: 20px;">RTC</b> (def=0x0)    //    RTC
</li>
<li class="content">
[6]<b style="margin: 20px;">FUGF</b> (def=0x0)    //    FUGF
</li>
<li class="content">
[7]<b style="margin: 20px;">FEF</b> (def=0x0)    //    FEF
</li>
<li class="content">
[13]<b style="margin: 20px;">ST</b> (def=0x0)    //    ST
</li>
<li class="content">
[14:16]<b style="margin: 20px;">TTC</b> (def=0x0)    //    TTC
</li>
<li class="content">
[20]<b style="margin: 20px;">FTF</b> (def=0x0)    //    FTF
</li>
<li class="content">
[21]<b style="margin: 20px;">TSF</b> (def=0x0)    //    TSF
</li>
<li class="content">
[24]<b style="margin: 20px;">DFRF</b> (def=0x0)    //    DFRF
</li>
<li class="content">
[25]<b style="margin: 20px;">RSF</b> (def=0x0)    //    RSF
</li>
<li class="content">
[26]<b style="margin: 20px;">DTCEFD</b> (def=0x0)    //    DTCEFD
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002901C<b style="margin: 20px;">DMAIER</b>//   Ethernet DMA interrupt enable register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">TIE</b> (def=0x0)    //    Transmit interrupt enable
</li>
<li class="content">
[1]<b style="margin: 20px;">TPSIE</b> (def=0x0)    //    Transmit process stopped interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">TBUIE</b> (def=0x0)    //    Transmit buffer unavailable interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">TJTIE</b> (def=0x0)    //    Transmit jabber timeout interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">ROIE</b> (def=0x0)    //    Overflow interrupt enable
</li>
<li class="content">
[5]<b style="margin: 20px;">TUIE</b> (def=0x0)    //    Underflow interrupt enable
</li>
<li class="content">
[6]<b style="margin: 20px;">RIE</b> (def=0x0)    //    Receive interrupt enable
</li>
<li class="content">
[7]<b style="margin: 20px;">RBUIE</b> (def=0x0)    //    Receive buffer unavailable interrupt enable
</li>
<li class="content">
[8]<b style="margin: 20px;">RPSIE</b> (def=0x0)    //    Receive process stopped interrupt enable
</li>
<li class="content">
[9]<b style="margin: 20px;">RWTIE</b> (def=0x0)    //    receive watchdog timeout interrupt enable
</li>
<li class="content">
[10]<b style="margin: 20px;">ETIE</b> (def=0x0)    //    Early transmit interrupt enable
</li>
<li class="content">
[13]<b style="margin: 20px;">FBEIE</b> (def=0x0)    //    Fatal bus error interrupt enable
</li>
<li class="content">
[14]<b style="margin: 20px;">ERIE</b> (def=0x0)    //    Early receive interrupt enable
</li>
<li class="content">
[15]<b style="margin: 20px;">AISE</b> (def=0x0)    //    Abnormal interrupt summary enable
</li>
<li class="content">
[16]<b style="margin: 20px;">NISE</b> (def=0x0)    //    Normal interrupt summary enable
</li>
<li class="content">
[31]<b style="margin: 20px;">IPLE</b> (def=0x0)    //    10M Physical layer connection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40029020<b style="margin: 20px;">DMAMFBOCR</b>//   Ethernet DMA missed frame and buffer overflow counter register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">MFC</b> (def=0x0)    //    Missed frames by the controller
</li>
<li class="content">
[16]<b style="margin: 20px;">OMFC</b> (def=0x0)    //    Overflow bit for missed frame counter
</li>
<li class="content">
[17:27]<b style="margin: 20px;">MFA</b> (def=0x0)    //    Missed frames by the application
</li>
<li class="content">
[28]<b style="margin: 20px;">OFOC</b> (def=0x0)    //    Overflow bit for FIFO overflow counter
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40029048<b style="margin: 20px;">DMACHTDR</b>//   Ethernet DMA current host transmit descriptor register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">HTDAP</b> (def=0x0)    //    Host transmit descriptor address pointer
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002904C<b style="margin: 20px;">DMACHRDR</b>//   Ethernet DMA current host receive descriptor register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">HRDAP</b> (def=0x0)    //    Host receive descriptor address pointer
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40029050<b style="margin: 20px;">DMACHTBAR</b>//   Ethernet DMA current host transmit buffer address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">HTBAP</b> (def=0x0)    //    Host transmit buffer address pointer
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40029054<b style="margin: 20px;">DMACHRBAR</b>//   Ethernet DMA current host receive buffer address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">HRBAP</b> (def=0x0)    //    Host receive buffer address pointer
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40018000<b style="margin: 20px;">SDIO</b>// Secure digital input/output interface</summary>
<ul>
<li class="content"><details><summary>0x40018000<b style="margin: 20px;">POWER</b>//   Bits 1:0 = PWRCTRL: Power supply control bits</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">PWRCTRL</b> (def=0x0)    //    Power supply control bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40018004<b style="margin: 20px;">CLKCR</b>//   SDI clock control register (SDIO_CLKCR)</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">CLKDIV</b> (def=0x0)    //    Clock divide factor
</li>
<li class="content">
[8]<b style="margin: 20px;">CLKEN</b> (def=0x0)    //    Clock enable bit
</li>
<li class="content">
[9]<b style="margin: 20px;">PWRSAV</b> (def=0x0)    //    Power saving configuration bit
</li>
<li class="content">
[10]<b style="margin: 20px;">BYPASS</b> (def=0x0)    //    Clock divider bypass enable bit
</li>
<li class="content">
[11:12]<b style="margin: 20px;">WIDBUS</b> (def=0x0)    //    Wide bus mode enable bit
</li>
<li class="content">
[13]<b style="margin: 20px;">NEGEDGE</b> (def=0x0)    //    SDIO_CK dephasing selection bit
</li>
<li class="content">
[14]<b style="margin: 20px;">HWFC_EN</b> (def=0x0)    //    HW Flow Control enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40018008<b style="margin: 20px;">ARG</b>//   Bits 31:0 = : Command argument</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">CMDARG</b> (def=0x0)    //    Command argument
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001800C<b style="margin: 20px;">CMD</b>//   SDIO command register (SDIO_CMD)</summary>
<ul>
<li class="content">
[0:5]<b style="margin: 20px;">CMDINDEX</b> (def=0x0)    //    Command index
</li>
<li class="content">
[6:7]<b style="margin: 20px;">WAITRESP</b> (def=0x0)    //    Wait for response bits
</li>
<li class="content">
[8]<b style="margin: 20px;">WAITINT</b> (def=0x0)    //    CPSM waits for interrupt request
</li>
<li class="content">
[9]<b style="margin: 20px;">WAITPEND</b> (def=0x0)    //    CPSM Waits for ends of data transfer (CmdPend internal signal)
</li>
<li class="content">
[10]<b style="margin: 20px;">CPSMEN</b> (def=0x0)    //    Command path state machine (CPSM) Enable bit
</li>
<li class="content">
[11]<b style="margin: 20px;">SDIOSuspend</b> (def=0x0)    //    SD I/O suspend command
</li>
<li class="content">
[12]<b style="margin: 20px;">ENCMDcompl</b> (def=0x0)    //    Enable CMD completion
</li>
<li class="content">
[13]<b style="margin: 20px;">nIEN</b> (def=0x0)    //    not Interrupt Enable
</li>
<li class="content">
[14]<b style="margin: 20px;">CE_ATACMD</b> (def=0x0)    //    CE-ATA command
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40018010<b style="margin: 20px;">RESPCMD</b>//   SDIO command register</summary>
<ul>
<li class="content">
[0:5]<b style="margin: 20px;">RESPCMD</b> (def=0x0)    //    Response command index
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40018014<b style="margin: 20px;">RESP1</b>//   Bits 31:0 = CARDSTATUS1</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">CARDSTATUS1</b> (def=0x0)    //    Card status 1
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40018018<b style="margin: 20px;">RESP2</b>//   Bits 31:0 = CARDSTATUS2</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">CARDSTATUS2</b> (def=0x0)    //    Card status 2
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001801C<b style="margin: 20px;">RESP3</b>//   Bits 31:0 = CARDSTATUS3</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">CARDSTATUS3</b> (def=0x0)    //    Card status 3
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40018020<b style="margin: 20px;">RESP4</b>//   Bits 31:0 = CARDSTATUS4</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">CARDSTATUS4</b> (def=0x0)    //    Card status 4
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40018024<b style="margin: 20px;">DTIMER</b>//   Bits 31:0 = DATATIME: Data timeout period</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">DATATIME</b> (def=0x0)    //    Data timeout period
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40018028<b style="margin: 20px;">DLEN</b>//   Bits 24:0 = DATALENGTH: Data length value</summary>
<ul>
<li class="content">
[0:24]<b style="margin: 20px;">DATALENGTH</b> (def=0x0)    //    Data length value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001802C<b style="margin: 20px;">DCTRL</b>//   SDIO data control register (SDIO_DCTRL)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">DTEN</b> (def=0x0)    //    Data transfer enabled bit
</li>
<li class="content">
[1]<b style="margin: 20px;">DTDIR</b> (def=0x0)    //    Data transfer direction selection
</li>
<li class="content">
[2]<b style="margin: 20px;">DTMODE</b> (def=0x0)    //    Data transfer mode selection 1: Stream or SDIO multibyte data transfer
</li>
<li class="content">
[3]<b style="margin: 20px;">DMAEN</b> (def=0x0)    //    DMA enable bit
</li>
<li class="content">
[4:7]<b style="margin: 20px;">DBLOCKSIZE</b> (def=0x0)    //    Data block size
</li>
<li class="content">
[8]<b style="margin: 20px;">PWSTART</b> (def=0x0)    //    Read wait start
</li>
<li class="content">
[9]<b style="margin: 20px;">PWSTOP</b> (def=0x0)    //    Read wait stop
</li>
<li class="content">
[10]<b style="margin: 20px;">RWMOD</b> (def=0x0)    //    Read wait mode
</li>
<li class="content">
[11]<b style="margin: 20px;">SDIOEN</b> (def=0x0)    //    SD I/O enable functions
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40018030<b style="margin: 20px;">DCOUNT</b>//   Bits 24:0 = DATACOUNT: Data count value</summary>
<ul>
<li class="content">
[0:24]<b style="margin: 20px;">DATACOUNT</b> (def=0x0)    //    Data count value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40018034<b style="margin: 20px;">STA</b>//   SDIO status register (SDIO_STA)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CCRCFAIL</b> (def=0x0)    //    Command response received (CRC check failed)
</li>
<li class="content">
[1]<b style="margin: 20px;">DCRCFAIL</b> (def=0x0)    //    Data block sent/received (CRC check failed)
</li>
<li class="content">
[2]<b style="margin: 20px;">CTIMEOUT</b> (def=0x0)    //    Command response timeout
</li>
<li class="content">
[3]<b style="margin: 20px;">DTIMEOUT</b> (def=0x0)    //    Data timeout
</li>
<li class="content">
[4]<b style="margin: 20px;">TXUNDERR</b> (def=0x0)    //    Transmit FIFO underrun error
</li>
<li class="content">
[5]<b style="margin: 20px;">RXOVERR</b> (def=0x0)    //    Received FIFO overrun error
</li>
<li class="content">
[6]<b style="margin: 20px;">CMDREND</b> (def=0x0)    //    Command response received (CRC check passed)
</li>
<li class="content">
[7]<b style="margin: 20px;">CMDSENT</b> (def=0x0)    //    Command sent (no response required)
</li>
<li class="content">
[8]<b style="margin: 20px;">DATAEND</b> (def=0x0)    //    Data end (data counter, SDIDCOUNT, is zero)
</li>
<li class="content">
[9]<b style="margin: 20px;">STBITERR</b> (def=0x0)    //    Start bit not detected on all data signals in wide bus mode
</li>
<li class="content">
[10]<b style="margin: 20px;">DBCKEND</b> (def=0x0)    //    Data block sent/received (CRC check passed)
</li>
<li class="content">
[11]<b style="margin: 20px;">CMDACT</b> (def=0x0)    //    Command transfer in progress
</li>
<li class="content">
[12]<b style="margin: 20px;">TXACT</b> (def=0x0)    //    Data transmit in progress
</li>
<li class="content">
[13]<b style="margin: 20px;">RXACT</b> (def=0x0)    //    Data receive in progress
</li>
<li class="content">
[14]<b style="margin: 20px;">TXFIFOHE</b> (def=0x0)    //    Transmit FIFO half empty: at least 8 words can be written into the FIFO
</li>
<li class="content">
[15]<b style="margin: 20px;">RXFIFOHF</b> (def=0x0)    //    Receive FIFO half full: there are at least 8 words in the FIFO
</li>
<li class="content">
[16]<b style="margin: 20px;">TXFIFOF</b> (def=0x0)    //    Transmit FIFO full
</li>
<li class="content">
[17]<b style="margin: 20px;">RXFIFOF</b> (def=0x0)    //    Receive FIFO full
</li>
<li class="content">
[18]<b style="margin: 20px;">TXFIFOE</b> (def=0x0)    //    Transmit FIFO empty
</li>
<li class="content">
[19]<b style="margin: 20px;">RXFIFOE</b> (def=0x0)    //    Receive FIFO empty
</li>
<li class="content">
[20]<b style="margin: 20px;">TXDAVL</b> (def=0x0)    //    Data available in transmit FIFO
</li>
<li class="content">
[21]<b style="margin: 20px;">RXDAVL</b> (def=0x0)    //    Data available in receive FIFO
</li>
<li class="content">
[22]<b style="margin: 20px;">SDIOIT</b> (def=0x0)    //    SDIO interrupt received
</li>
<li class="content">
[23]<b style="margin: 20px;">CEATAEND</b> (def=0x0)    //    CE-ATA command completion signal received for CMD61
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40018038<b style="margin: 20px;">ICR</b>//   SDIO interrupt clear register (SDIO_ICR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CCRCFAILC</b> (def=0x0)    //    CCRCFAIL flag clear bit
</li>
<li class="content">
[1]<b style="margin: 20px;">DCRCFAILC</b> (def=0x0)    //    DCRCFAIL flag clear bit
</li>
<li class="content">
[2]<b style="margin: 20px;">CTIMEOUTC</b> (def=0x0)    //    CTIMEOUT flag clear bit
</li>
<li class="content">
[3]<b style="margin: 20px;">DTIMEOUTC</b> (def=0x0)    //    DTIMEOUT flag clear bit
</li>
<li class="content">
[4]<b style="margin: 20px;">TXUNDERRC</b> (def=0x0)    //    TXUNDERR flag clear bit
</li>
<li class="content">
[5]<b style="margin: 20px;">RXOVERRC</b> (def=0x0)    //    RXOVERR flag clear bit
</li>
<li class="content">
[6]<b style="margin: 20px;">CMDRENDC</b> (def=0x0)    //    CMDREND flag clear bit
</li>
<li class="content">
[7]<b style="margin: 20px;">CMDSENTC</b> (def=0x0)    //    CMDSENT flag clear bit
</li>
<li class="content">
[8]<b style="margin: 20px;">DATAENDC</b> (def=0x0)    //    DATAEND flag clear bit
</li>
<li class="content">
[9]<b style="margin: 20px;">STBITERRC</b> (def=0x0)    //    STBITERR flag clear bit
</li>
<li class="content">
[10]<b style="margin: 20px;">DBCKENDC</b> (def=0x0)    //    DBCKEND flag clear bit
</li>
<li class="content">
[22]<b style="margin: 20px;">SDIOITC</b> (def=0x0)    //    SDIOIT flag clear bit
</li>
<li class="content">
[23]<b style="margin: 20px;">CEATAENDC</b> (def=0x0)    //    CEATAEND flag clear bit
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001803C<b style="margin: 20px;">MASK</b>//   SDIO mask register (SDIO_MASK)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CCRCFAILIE</b> (def=0x0)    //    Command CRC fail interrupt enable
</li>
<li class="content">
[1]<b style="margin: 20px;">DCRCFAILIE</b> (def=0x0)    //    Data CRC fail interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">CTIMEOUTIE</b> (def=0x0)    //    Command timeout interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">DTIMEOUTIE</b> (def=0x0)    //    Data timeout interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">TXUNDERRIE</b> (def=0x0)    //    Tx FIFO underrun error interrupt enable
</li>
<li class="content">
[5]<b style="margin: 20px;">RXOVERRIE</b> (def=0x0)    //    Rx FIFO overrun error interrupt enable
</li>
<li class="content">
[6]<b style="margin: 20px;">CMDRENDIE</b> (def=0x0)    //    Command response received interrupt enable
</li>
<li class="content">
[7]<b style="margin: 20px;">CMDSENTIE</b> (def=0x0)    //    Command sent interrupt enable
</li>
<li class="content">
[8]<b style="margin: 20px;">DATAENDIE</b> (def=0x0)    //    Data end interrupt enable
</li>
<li class="content">
[9]<b style="margin: 20px;">STBITERRIE</b> (def=0x0)    //    Start bit error interrupt enable
</li>
<li class="content">
[10]<b style="margin: 20px;">DBACKENDIE</b> (def=0x0)    //    Data block end interrupt enable
</li>
<li class="content">
[11]<b style="margin: 20px;">CMDACTIE</b> (def=0x0)    //    Command acting interrupt enable
</li>
<li class="content">
[12]<b style="margin: 20px;">TXACTIE</b> (def=0x0)    //    Data transmit acting interrupt enable
</li>
<li class="content">
[13]<b style="margin: 20px;">RXACTIE</b> (def=0x0)    //    Data receive acting interrupt enable
</li>
<li class="content">
[14]<b style="margin: 20px;">TXFIFOHEIE</b> (def=0x0)    //    Tx FIFO half empty interrupt enable
</li>
<li class="content">
[15]<b style="margin: 20px;">RXFIFOHFIE</b> (def=0x0)    //    Rx FIFO half full interrupt enable
</li>
<li class="content">
[16]<b style="margin: 20px;">TXFIFOFIE</b> (def=0x0)    //    Tx FIFO full interrupt enable
</li>
<li class="content">
[17]<b style="margin: 20px;">RXFIFOFIE</b> (def=0x0)    //    Rx FIFO full interrupt enable
</li>
<li class="content">
[18]<b style="margin: 20px;">TXFIFOEIE</b> (def=0x0)    //    Tx FIFO empty interrupt enable
</li>
<li class="content">
[19]<b style="margin: 20px;">RXFIFOEIE</b> (def=0x0)    //    Rx FIFO empty interrupt enable
</li>
<li class="content">
[20]<b style="margin: 20px;">TXDAVLIE</b> (def=0x0)    //    Data available in Tx FIFO interrupt enable
</li>
<li class="content">
[21]<b style="margin: 20px;">RXDAVLIE</b> (def=0x0)    //    Data available in Rx FIFO interrupt enable
</li>
<li class="content">
[22]<b style="margin: 20px;">SDIOITIE</b> (def=0x0)    //    SDIO mode interrupt received interrupt enable
</li>
<li class="content">
[23]<b style="margin: 20px;">CEATENDIE</b> (def=0x0)    //    CE-ATA command completion signal received interrupt enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40018048<b style="margin: 20px;">FIFOCNT</b>//   Bits 23:0 = FIFOCOUNT: Remaining number of words to be written to or read from the </summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">FIF0COUNT</b> (def=0x0)    //    Remaining number of words to be written to or read from the FIFO
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40018080<b style="margin: 20px;">FIFO</b>//   bits 31:0 = FIFOData: Receive and transmit FIFO data</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">FIFOData</b> (def=0x0)    //    Receive and transmit FIFO data
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[65]  <b>SDIO</b>    //    SDIO global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0xA0000000<b style="margin: 20px;">FSMC</b>// Flexible static memory controller</summary>
<ul>
<li class="content"><details><summary>0xA0000000<b style="margin: 20px;">BCR1</b>//   SRAM/NOR-Flash chip-select control register 1</summary>
<ul>
<li class="content">
[19]<b style="margin: 20px;">CBURSTRW</b> (def=0x0)    //    Write burst enable
</li>
<li class="content">
[15]<b style="margin: 20px;">ASYNCWAIT</b> (def=0x0)    //    Wait signal during asynchronous transfers
</li>
<li class="content">
[14]<b style="margin: 20px;">EXTMOD</b> (def=0x0)    //    Extended mode enable
</li>
<li class="content">
[13]<b style="margin: 20px;">WAITEN</b> (def=0x1)    //    Wait enable bit
</li>
<li class="content">
[12]<b style="margin: 20px;">WREN</b> (def=0x1)    //    Write enable bit
</li>
<li class="content">
[11]<b style="margin: 20px;">WAITCFG</b> (def=0x0)    //    Wait timing configuration
</li>
<li class="content">
[10]<b style="margin: 20px;">WRAPMOD</b> (def=0x0)    //    Wrapped burst mode support
</li>
<li class="content">
[9]<b style="margin: 20px;">WAITPOL</b> (def=0x0)    //    Wait signal polarity bit
</li>
<li class="content">
[8]<b style="margin: 20px;">BURSTEN</b> (def=0x0)    //    Burst enable bit
</li>
<li class="content">
[6]<b style="margin: 20px;">FACCEN</b> (def=0x1)    //    Flash access enable
</li>
<li class="content">
[4:5]<b style="margin: 20px;">MWID</b> (def=0x1)    //    Memory databus width
</li>
<li class="content">
[2:3]<b style="margin: 20px;">MTYP</b> (def=0x0)    //    Memory type
</li>
<li class="content">
[1]<b style="margin: 20px;">MUXEN</b> (def=0x0)    //    Address/data multiplexing enable bit
</li>
<li class="content">
[0]<b style="margin: 20px;">MBKEN</b> (def=0x0)    //    Memory bank enable bit
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xA0000004<b style="margin: 20px;">BTR1</b>//   SRAM/NOR-Flash chip-select timing register 1</summary>
<ul>
<li class="content">
[28:29]<b style="margin: 20px;">ACCMOD</b> (def=0x3)    //    Access mode
</li>
<li class="content">
[24:27]<b style="margin: 20px;">DATLAT</b> (def=0xF)    //    Data latency for synchronous NOR Flash memory
</li>
<li class="content">
[20:23]<b style="margin: 20px;">CLKDIV</b> (def=0xF)    //    Clock divide ratio (for FSMC_CLK signal)
</li>
<li class="content">
[16:19]<b style="margin: 20px;">BUSTURN</b> (def=0xF)    //    Bus turnaround phase duration
</li>
<li class="content">
[8:15]<b style="margin: 20px;">DATAST</b> (def=0xFF)    //    Data-phase duration
</li>
<li class="content">
[4:7]<b style="margin: 20px;">ADDHLD</b> (def=0xF)    //    Address-hold phase duration
</li>
<li class="content">
[0:3]<b style="margin: 20px;">ADDSET</b> (def=0xF)    //    Address setup phase duration
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xA0000060<b style="margin: 20px;">PCR2</b>//   PC Card/NAND Flash control register 2</summary>
<ul>
<li class="content">
[17:19]<b style="margin: 20px;">ECCPS</b> (def=0x0)    //    ECC page size
</li>
<li class="content">
[13:16]<b style="margin: 20px;">TAR</b> (def=0x0)    //    ALE to RE delay
</li>
<li class="content">
[9:12]<b style="margin: 20px;">TCLR</b> (def=0x0)    //    CLE to RE delay
</li>
<li class="content">
[6]<b style="margin: 20px;">ECCEN</b> (def=0x0)    //    ECC computation logic enable bit
</li>
<li class="content">
[4:5]<b style="margin: 20px;">PWID</b> (def=0x1)    //    Databus width
</li>
<li class="content">
[3]<b style="margin: 20px;">PTYP</b> (def=0x1)    //    Memory type
</li>
<li class="content">
[2]<b style="margin: 20px;">PBKEN</b> (def=0x0)    //    PC Card/NAND Flash memory bank enable bit
</li>
<li class="content">
[1]<b style="margin: 20px;">PWAITEN</b> (def=0x0)    //    Wait feature enable bit
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xA0000064<b style="margin: 20px;">SR2</b>//   FIFO status and interrupt register 2</summary>
<ul>
<li class="content">
[6]<b style="margin: 20px;">FEMPT</b> (def=0x1)    //    FIFO empty
</li>
<li class="content">
[5]<b style="margin: 20px;">IFEN</b> (def=0x0)    //    Interrupt falling edge detection enable bit
</li>
<li class="content">
[4]<b style="margin: 20px;">ILEN</b> (def=0x0)    //    Interrupt high-level detection enable bit
</li>
<li class="content">
[3]<b style="margin: 20px;">IREN</b> (def=0x0)    //    Interrupt rising edge detection enable bit
</li>
<li class="content">
[2]<b style="margin: 20px;">IFS</b> (def=0x0)    //    Interrupt falling edge status
</li>
<li class="content">
[1]<b style="margin: 20px;">ILS</b> (def=0x0)    //    Interrupt high-level status
</li>
<li class="content">
[0]<b style="margin: 20px;">IRS</b> (def=0x0)    //    Interrupt rising edge status
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xA0000068<b style="margin: 20px;">PMEM2</b>//   Common memory space timing register 2</summary>
<ul>
<li class="content">
[24:31]<b style="margin: 20px;">MEMHIZx</b> (def=0xFC)    //    Common memory x databus HiZ time
</li>
<li class="content">
[16:23]<b style="margin: 20px;">MEMHOLDx</b> (def=0xFC)    //    Common memory x hold time
</li>
<li class="content">
[8:15]<b style="margin: 20px;">MEMWAITx</b> (def=0xFC)    //    Common memory x wait time
</li>
<li class="content">
[0:7]<b style="margin: 20px;">MEMSETx</b> (def=0xFC)    //    Common memory x setup time
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xA000006C<b style="margin: 20px;">PATT2</b>//   Attribute memory space timing register 2</summary>
<ul>
<li class="content">
[24:31]<b style="margin: 20px;">ATTHIZx</b> (def=0xFC)    //    Attribute memory x databus HiZ time
</li>
<li class="content">
[16:23]<b style="margin: 20px;">ATTHOLDx</b> (def=0xFC)    //    Attribute memory x hold time
</li>
<li class="content">
[8:15]<b style="margin: 20px;">ATTWAITx</b> (def=0xFC)    //    Attribute memory x wait time
</li>
<li class="content">
[0:7]<b style="margin: 20px;">ATTSETx</b> (def=0xFC)    //    Attribute memory x setup time
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xA0000074<b style="margin: 20px;">ECCR2</b>//   ECC result register 2</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">ECCx</b> (def=0x0)    //    ECC result
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xA0000104<b style="margin: 20px;">BWTR1</b>//   SRAM/NOR-Flash write timing registers 1</summary>
<ul>
<li class="content">
[28:29]<b style="margin: 20px;">ACCMOD</b> (def=0x0)    //    Access mode
</li>
<li class="content">
[24:27]<b style="margin: 20px;">DATLAT</b> (def=0xF)    //    Data latency for synchronous NOR Flash memory
</li>
<li class="content">
[20:23]<b style="margin: 20px;">CLKDIV</b> (def=0xF)    //    Clock divide ratio (for FSMC_CLK signal)
</li>
<li class="content">
[8:15]<b style="margin: 20px;">DATAST</b> (def=0xFF)    //    Data-phase duration
</li>
<li class="content">
[4:7]<b style="margin: 20px;">ADDHLD</b> (def=0xF)    //    Address-hold phase duration
</li>
<li class="content">
[0:3]<b style="margin: 20px;">ADDSET</b> (def=0xF)    //    Address setup phase duration
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[64]  <b>FSMC</b>    //    FSMC global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x50050000<b style="margin: 20px;">DVP</b>// Digital Video Port</summary>
<ul>
<li class="content"><details><summary>0x50050000<b style="margin: 20px;">CR0</b>//   Digital Video control register (DVP_CR0)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">RB_DVP_ENABLE</b> (def=0x0)    //    DVP enable
</li>
<li class="content">
[1]<b style="margin: 20px;">RB_DVP_V_POLAR</b> (def=0x0)    //    DVP VSYNC polarity control
</li>
<li class="content">
[2]<b style="margin: 20px;">RB_DVP_H_POLAR</b> (def=0x0)    //    DVP HSYNC polarity control
</li>
<li class="content">
[3]<b style="margin: 20px;">RB_DVP_P_POLAR</b> (def=0x0)    //    DVP PCLK polarity control
</li>
<li class="content">
[4:5]<b style="margin: 20px;">RB_DVP_MSK_DAT_MOD</b> (def=0x0)    //    DVP data mode
</li>
<li class="content">
[6]<b style="margin: 20px;">RB_DVP_JPEG</b> (def=0x0)    //    DVP JPEG mode
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50050001<b style="margin: 20px;">CR1</b>//   Digital Video control register (DVP_CR1)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">RB_DVP_DMA_EN</b> (def=0x0)    //    DVP dma enable
</li>
<li class="content">
[1]<b style="margin: 20px;">RB_DVP_ALL_CLR</b> (def=0x1)    //    DVP all clear
</li>
<li class="content">
[2]<b style="margin: 20px;">RB_DVP_RCV_CLR</b> (def=0x1)    //    DVP receive logic clear
</li>
<li class="content">
[3]<b style="margin: 20px;">RB_DVP_BUF_TOG</b> (def=0x0)    //    DVP bug toggle by software
</li>
<li class="content">
[4]<b style="margin: 20px;">RB_DVP_CM</b> (def=0x0)    //    DVP capture mode
</li>
<li class="content">
[5]<b style="margin: 20px;">RB_DVP_CROP</b> (def=0x0)    //    DVP Crop feature enable
</li>
<li class="content">
[6:7]<b style="margin: 20px;">RB_DVP_FCRC</b> (def=0x0)    //    DVP frame capture rate control
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50050002<b style="margin: 20px;">IER</b>//   Digital Video Interrupt register (DVP_IER)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">RB_DVP_IE_STR_FRM</b> (def=0x0)    //    DVP frame start interrupt enable
</li>
<li class="content">
[1]<b style="margin: 20px;">RB_DVP_IE_ROW_DONE</b> (def=0x0)    //    DVP row received done interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">RB_DVP_IE_FRM_DONE</b> (def=0x0)    //    DVP frame received done interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">RB_DVP_IE_FIFO_OV</b> (def=0x0)    //    DVP receive fifo overflow interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">RB_DVP_IE_STP_FRM</b> (def=0x0)    //    DVP frame stop interrupt enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50050004<b style="margin: 20px;">ROW_NUM</b>//   Image line count configuration register (DVP_ROW_NUM)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">RB_DVP_ROW_NUM</b> (def=0x0)    //    The number of rows of frame image data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50050006<b style="margin: 20px;">COL_NUM</b>//   Image column number configuration register (DVP_COL_NUM)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">RB_DVP_COL_NUM</b> (def=0x0)    //    Number of PCLK cycles for row data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50050008<b style="margin: 20px;">DMA_BUF0</b>//   Digital Video DMA address register (DVP_DMA_BUF0)</summary>
<ul>
<li class="content">
[0:16]<b style="margin: 20px;">RB_DVP_DMA_BUF0</b> (def=0x0)    //    DMA receive address 0
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x5005000C<b style="margin: 20px;">DMA_BUF1</b>//   Digital Video DMA address register (DVP_DMA_BUF1)</summary>
<ul>
<li class="content">
[0:16]<b style="margin: 20px;">RB_DVP_DMA_BUF1</b> (def=0x0)    //    DMA receive address 1
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50050010<b style="margin: 20px;">IFR</b>//   Digital Video Flag register (DVP_IFR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">RB_DVP_IF_STR_FRM</b> (def=0x0)    //    DVP frame start interrupt enable
</li>
<li class="content">
[1]<b style="margin: 20px;">RB_DVP_IF_ROW_DONE</b> (def=0x0)    //    DVP row received done interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">RB_DVP_IF_FRM_DONE</b> (def=0x0)    //    DVP frame received done interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">RB_DVP_IF_FIFO_OV</b> (def=0x0)    //    DVP receive fifo overflow interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">RB_DVP_IF_STP_FRM</b> (def=0x0)    //    DVP frame stop interrupt enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50050011<b style="margin: 20px;">STATUS</b>//   Digital Video STATUS register (DVP_STATUS)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">RB_DVP_FIFO_RDY</b> (def=0x0)    //    DVP frame start interrupt enable
</li>
<li class="content">
[1]<b style="margin: 20px;">RB_DVP_FIFO_FULL</b> (def=0x0)    //    DVP row received done interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">RB_DVP_FIFO_OV</b> (def=0x0)    //    DVP frame received done interrupt enable
</li>
<li class="content">
[4:6]<b style="margin: 20px;">RB_DVP_MSK_FIFO_CNT</b> (def=0x0)    //    DVP receive fifo overflow interrupt enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50050014<b style="margin: 20px;">ROW_CNT</b>//   Digital Video line counter register (DVP_ROW_CNT)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">RB_DVP_ROW_CNT</b> (def=0x0)    //    The number of rows of frame image data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50050018<b style="margin: 20px;">HOFFCNT</b>//   Digital Video horizontal displacement register (DVP_HOFFCNT)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">RB_DVP_HOFFCNT</b> (def=0x0)    //    Number of PCLK cycles for row data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x5005001A<b style="margin: 20px;">VST</b>//   Digital Video line number register (DVP_VST)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">RB_DVP_VST</b> (def=0x0)    //    The number of lines captured by the image
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x5005001C<b style="margin: 20px;">CAPCNT</b>//   Digital Video Capture count register (DVP_CAPCNT)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">RB_DVP_CAPCNT</b> (def=0x0)    //    Number of PCLK cycles captured by clipping window
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x5005001E<b style="margin: 20px;">VLINE</b>//   Digital Video Vertical line count register (DVP_VLINE)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">RB_DVP_VLINE</b> (def=0x0)    //    Crop the number of rows captured by window
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50050020<b style="margin: 20px;">DR</b>//   Digital Video Data register (DVP_DR)</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">RB_DVP_DR</b> (def=0x0)    //    Prevent DMA overflow
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[86]  <b>DVP</b>    //    DVP global Interrupt interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40007400<b style="margin: 20px;">DAC</b>// Digital to analog converter</summary>
<ul>
<li class="content"><details><summary>0x40007400<b style="margin: 20px;">CTLR</b>//   Control register (DAC_CR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">EN1</b> (def=0x0)    //    DAC channel1 enable
</li>
<li class="content">
[1]<b style="margin: 20px;">BOFF1</b> (def=0x0)    //    DAC channel1 output buffer disable
</li>
<li class="content">
[2]<b style="margin: 20px;">TEN1</b> (def=0x0)    //    DAC channel1 trigger enable
</li>
<li class="content">
[3:5]<b style="margin: 20px;">TSEL1</b> (def=0x0)    //    DAC channel1 trigger selection
</li>
<li class="content">
[6:7]<b style="margin: 20px;">WAVE1</b> (def=0x0)    //    DAC channel1 noise/triangle wave generation enable
</li>
<li class="content">
[8:11]<b style="margin: 20px;">MAMP1</b> (def=0x0)    //    DAC channel1 mask/amplitude selector
</li>
<li class="content">
[12]<b style="margin: 20px;">DMAEN1</b> (def=0x0)    //    DAC channel1 DMA enable
</li>
<li class="content">
[16]<b style="margin: 20px;">EN2</b> (def=0x0)    //    DAC channel2 enable
</li>
<li class="content">
[17]<b style="margin: 20px;">BOFF2</b> (def=0x0)    //    DAC channel2 output buffer disable
</li>
<li class="content">
[18]<b style="margin: 20px;">TEN2</b> (def=0x0)    //    DAC channel2 trigger enable
</li>
<li class="content">
[19:21]<b style="margin: 20px;">TSEL2</b> (def=0x0)    //    DAC channel2 trigger selection
</li>
<li class="content">
[22:23]<b style="margin: 20px;">WAVE2</b> (def=0x0)    //    DAC channel2 noise/triangle wave generation enable
</li>
<li class="content">
[24:27]<b style="margin: 20px;">MAMP2</b> (def=0x0)    //    DAC channel2 mask/amplitude selector
</li>
<li class="content">
[28]<b style="margin: 20px;">DMAEN2</b> (def=0x0)    //    DAC channel2 DMA enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40007404<b style="margin: 20px;">SWTR</b>//   DAC software trigger register (DAC_SWTRIGR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SWTRIG1</b> (def=0x0)    //    DAC channel1 software trigger
</li>
<li class="content">
[1]<b style="margin: 20px;">SWTRIG2</b> (def=0x0)    //    DAC channel2 software trigger
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40007408<b style="margin: 20px;">R12BDHR1</b>//   DAC channel1 12-bit right-aligned data holding register(DAC_DHR12R1)</summary>
<ul>
<li class="content">
[0:11]<b style="margin: 20px;">DACC1DHR</b> (def=0x0)    //    DAC channel1 12-bit right-aligned data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000740C<b style="margin: 20px;">L12BDHR1</b>//   DAC channel1 12-bit left aligned data holding register (DAC_DHR12L1)</summary>
<ul>
<li class="content">
[4:15]<b style="margin: 20px;">DACC1DHR</b> (def=0x0)    //    DAC channel1 12-bit left-aligned data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40007410<b style="margin: 20px;">R8BDHR1</b>//   DAC channel1 8-bit right aligned data holding register (DAC_DHR8R1)</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">DACC1DHR</b> (def=0x0)    //    DAC channel1 8-bit right-aligned data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40007414<b style="margin: 20px;">R12BDHR2</b>//   DAC channel2 12-bit right aligned data holding register (DAC_DHR12R2)</summary>
<ul>
<li class="content">
[0:11]<b style="margin: 20px;">DACC2DHR</b> (def=0x0)    //    DAC channel2 12-bit right-aligned data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40007418<b style="margin: 20px;">L12BDHR2</b>//   DAC channel2 12-bit left aligned data holding register (DAC_DHR12L2)</summary>
<ul>
<li class="content">
[4:15]<b style="margin: 20px;">DACC2DHR</b> (def=0x0)    //    DAC channel2 12-bit left-aligned data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000741C<b style="margin: 20px;">R8BDHR2</b>//   DAC channel2 8-bit right-aligned data holding register (DAC_DHR8R2)</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">DACC2DHR</b> (def=0x0)    //    DAC channel2 8-bit right-aligned data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40007420<b style="margin: 20px;">RD12BDHR</b>//   Dual DAC 12-bit right-aligned data holding register (DAC_DHR12RD), Bits 31:28 Reserved, B</summary>
<ul>
<li class="content">
[0:11]<b style="margin: 20px;">DACC1DHR</b> (def=0x0)    //    DAC channel1 12-bit right-aligned data
</li>
<li class="content">
[16:27]<b style="margin: 20px;">DACC2DHR</b> (def=0x0)    //    DAC channel2 12-bit right-aligned data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40007424<b style="margin: 20px;">LD12BDHR</b>//   DUAL DAC 12-bit left aligned data holding register (DAC_DHR12LD), Bits 19:16 Reserved, Bi</summary>
<ul>
<li class="content">
[4:15]<b style="margin: 20px;">DACC1DHR</b> (def=0x0)    //    DAC channel1 12-bit left-aligned data
</li>
<li class="content">
[20:31]<b style="margin: 20px;">DACC2DHR</b> (def=0x0)    //    DAC channel2 12-bit right-aligned data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40007428<b style="margin: 20px;">RD8BDHR</b>//   DUAL DAC 8-bit right aligned data holding register (DAC_DHR8RD), Bits 31:16 Reserved</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">DACC1DHR</b> (def=0x0)    //    DAC channel1 8-bit right-aligned data
</li>
<li class="content">
[8:15]<b style="margin: 20px;">DACC2DHR</b> (def=0x0)    //    DAC channel2 8-bit right-aligned data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000742C<b style="margin: 20px;">DOR1</b>//   DAC channel1 data output register (DAC_DOR1)</summary>
<ul>
<li class="content">
[0:11]<b style="margin: 20px;">DACC1DOR</b> (def=0x0)    //    DAC channel1 data output
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40007430<b style="margin: 20px;">DOR2</b>//   DAC channel2 data output register (DAC_DOR2)</summary>
<ul>
<li class="content">
[0:11]<b style="margin: 20px;">DACC2DOR</b> (def=0x0)    //    DAC channel2 data output
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40007000<b style="margin: 20px;">PWR</b>// Power control</summary>
<ul>
<li class="content"><details><summary>0x40007000<b style="margin: 20px;">CTLR</b>//   Power control register (PWR_CTRL)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">LPDS</b> (def=0x0)    //    Low Power Deep Sleep
</li>
<li class="content">
[1]<b style="margin: 20px;">PDDS</b> (def=0x0)    //    Power Down Deep Sleep
</li>
<li class="content">
[2]<b style="margin: 20px;">CWUF</b> (def=0x0)    //    Clear Wake-up Flag
</li>
<li class="content">
[3]<b style="margin: 20px;">CSBF</b> (def=0x0)    //    Clear STANDBY Flag
</li>
<li class="content">
[4]<b style="margin: 20px;">PVDE</b> (def=0x0)    //    Power Voltage Detector Enable
</li>
<li class="content">
[5:7]<b style="margin: 20px;">PLS</b> (def=0x0)    //    PVD Level Selection
</li>
<li class="content">
[8]<b style="margin: 20px;">DBP</b> (def=0x0)    //    Disable Backup Domain write protection
</li>
<li class="content">
[16]<b style="margin: 20px;">R2K_STYEN</b> (def=0x0)    //    standby 2k ram enable
</li>
<li class="content">
[17]<b style="margin: 20px;">R30K_STYEN</b> (def=0x0)    //    standby 30k ram enable
</li>
<li class="content">
[18]<b style="margin: 20px;">R2K_VBATEN</b> (def=0x0)    //    VBAT 30k ram enable
</li>
<li class="content">
[19]<b style="margin: 20px;">R30K_VBATEN</b> (def=0x0)    //    VBAT 30k ram enable
</li>
<li class="content">
[20]<b style="margin: 20px;">RAM_LVEN</b> (def=0x0)    //    Ram LV Enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40007004<b style="margin: 20px;">CSR</b>//   Power control register (PWR_CSR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">WUF</b> (def=0x0)    //    Wake-Up Flag
</li>
<li class="content">
[1]<b style="margin: 20px;">SBF</b> (def=0x0)    //    STANDBY Flag
</li>
<li class="content">
[2]<b style="margin: 20px;">PVDO</b> (def=0x0)    //    PVD Output
</li>
<li class="content">
[8]<b style="margin: 20px;">EWUP</b> (def=0x0)    //    Enable WKUP pin
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[17]  <b>PVD</b>    //    PVD through EXTI line detection interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40021000<b style="margin: 20px;">RCC</b>// Reset and clock control</summary>
<ul>
<li class="content"><details><summary>0x40021000<b style="margin: 20px;">CTLR</b>//   Clock control register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">HSION</b> (def=0x1)    //    Internal High Speed clock enable
</li>
<li class="content">
[1]<b style="margin: 20px;">HSIRDY</b> (def=0x1)    //    Internal High Speed clock ready flag
</li>
<li class="content">
[3:7]<b style="margin: 20px;">HSITRIM</b> (def=0x10)    //    Internal High Speed clock trimming
</li>
<li class="content">
[8:15]<b style="margin: 20px;">HSICAL</b> (def=0x0)    //    Internal High Speed clock Calibration
</li>
<li class="content">
[16]<b style="margin: 20px;">HSEON</b> (def=0x0)    //    External High Speed clock enable
</li>
<li class="content">
[17]<b style="margin: 20px;">HSERDY</b> (def=0x0)    //    External High Speed clock ready flag
</li>
<li class="content">
[18]<b style="margin: 20px;">HSEBYP</b> (def=0x0)    //    External High Speed clock Bypass
</li>
<li class="content">
[19]<b style="margin: 20px;">CSSON</b> (def=0x0)    //    Clock Security System enable
</li>
<li class="content">
[24]<b style="margin: 20px;">PLLON</b> (def=0x0)    //    PLL enable
</li>
<li class="content">
[25]<b style="margin: 20px;">PLLRDY</b> (def=0x0)    //    PLL clock ready flag
</li>
<li class="content">
[26]<b style="margin: 20px;">PLL2ON</b> (def=0x0)    //    PLL2 enable
</li>
<li class="content">
[27]<b style="margin: 20px;">PLL2RDY</b> (def=0x0)    //    PLL2 clock ready flag
</li>
<li class="content">
[28]<b style="margin: 20px;">PLL3ON</b> (def=0x0)    //    PLL3 enable
</li>
<li class="content">
[29]<b style="margin: 20px;">PLL3RDY</b> (def=0x0)    //    PLL3 clock ready flag
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40021004<b style="margin: 20px;">CFGR0</b>//   Clock configuration register (RCC_CFGR0)</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">SW</b> (def=0x0)    //    System clock Switch
</li>
<li class="content">
[2:3]<b style="margin: 20px;">SWS</b> (def=0x0)    //    System Clock Switch Status
</li>
<li class="content">
[4:7]<b style="margin: 20px;">HPRE</b> (def=0x0)    //    AHB prescaler
</li>
<li class="content">
[8:10]<b style="margin: 20px;">PPRE1</b> (def=0x0)    //    APB Low speed prescaler (APB1)
</li>
<li class="content">
[11:13]<b style="margin: 20px;">PPRE2</b> (def=0x0)    //    APB High speed prescaler (APB2)
</li>
<li class="content">
[14:15]<b style="margin: 20px;">ADCPRE</b> (def=0x0)    //    ADC prescaler
</li>
<li class="content">
[16]<b style="margin: 20px;">PLLSRC</b> (def=0x0)    //    PLL entry clock source
</li>
<li class="content">
[17]<b style="margin: 20px;">PLLXTPRE</b> (def=0x0)    //    HSE divider for PLL entry
</li>
<li class="content">
[18:21]<b style="margin: 20px;">PLLMUL</b> (def=0x0)    //    PLL Multiplication Factor
</li>
<li class="content">
[22:23]<b style="margin: 20px;">USBPRE</b> (def=0x0)    //    USB prescaler
</li>
<li class="content">
[24:27]<b style="margin: 20px;">MCO</b> (def=0x0)    //    Microcontroller clock output
</li>
<li class="content">
[31]<b style="margin: 20px;">ADC_CLK_ADJ</b> (def=0x0)    //    ADC clock ADJ
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40021008<b style="margin: 20px;">INTR</b>//   Clock interrupt register (RCC_INTR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">LSIRDYF</b> (def=0x0)    //    LSI Ready Interrupt flag
</li>
<li class="content">
[1]<b style="margin: 20px;">LSERDYF</b> (def=0x0)    //    LSE Ready Interrupt flag
</li>
<li class="content">
[2]<b style="margin: 20px;">HSIRDYF</b> (def=0x0)    //    HSI Ready Interrupt flag
</li>
<li class="content">
[3]<b style="margin: 20px;">HSERDYF</b> (def=0x0)    //    HSE Ready Interrupt flag
</li>
<li class="content">
[4]<b style="margin: 20px;">PLLRDYF</b> (def=0x0)    //    PLL Ready Interrupt flag
</li>
<li class="content">
[5]<b style="margin: 20px;">PLL2RDYF</b> (def=0x0)    //    PLL2 Ready Interrupt flag
</li>
<li class="content">
[6]<b style="margin: 20px;">PLL3RDYF</b> (def=0x0)    //    PLL3 Ready Interrupt flag
</li>
<li class="content">
[7]<b style="margin: 20px;">CSSF</b> (def=0x0)    //    Clock Security System Interrupt flag
</li>
<li class="content">
[8]<b style="margin: 20px;">LSIRDYIE</b> (def=0x0)    //    LSI Ready Interrupt Enable
</li>
<li class="content">
[9]<b style="margin: 20px;">LSERDYIE</b> (def=0x0)    //    LSE Ready Interrupt Enable
</li>
<li class="content">
[10]<b style="margin: 20px;">HSIRDYIE</b> (def=0x0)    //    HSI Ready Interrupt Enable
</li>
<li class="content">
[11]<b style="margin: 20px;">HSERDYIE</b> (def=0x0)    //    HSE Ready Interrupt Enable
</li>
<li class="content">
[12]<b style="margin: 20px;">PLLRDYIE</b> (def=0x0)    //    PLL Ready Interrupt Enable
</li>
<li class="content">
[13]<b style="margin: 20px;">PLL2RDYIE</b> (def=0x0)    //    PLL2 Ready Interrupt Enable
</li>
<li class="content">
[14]<b style="margin: 20px;">PLL3RDYIE</b> (def=0x0)    //    PLL3 Ready Interrupt Enable
</li>
<li class="content">
[16]<b style="margin: 20px;">LSIRDYC</b> (def=0x0)    //    LSI Ready Interrupt Clear
</li>
<li class="content">
[17]<b style="margin: 20px;">LSERDYC</b> (def=0x0)    //    LSE Ready Interrupt Clear
</li>
<li class="content">
[18]<b style="margin: 20px;">HSIRDYC</b> (def=0x0)    //    HSI Ready Interrupt Clear
</li>
<li class="content">
[19]<b style="margin: 20px;">HSERDYC</b> (def=0x0)    //    HSE Ready Interrupt Clear
</li>
<li class="content">
[20]<b style="margin: 20px;">PLLRDYC</b> (def=0x0)    //    PLL Ready Interrupt Clear
</li>
<li class="content">
[21]<b style="margin: 20px;">PLL2RDYC</b> (def=0x0)    //    PLL2 Ready Interrupt Clear
</li>
<li class="content">
[22]<b style="margin: 20px;">PLL3RDYC</b> (def=0x0)    //    PLL3 Ready Interrupt Clear
</li>
<li class="content">
[23]<b style="margin: 20px;">CSSC</b> (def=0x0)    //    Clock security system interrupt clear
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002100C<b style="margin: 20px;">APB2PRSTR</b>//   APB2 peripheral reset register (RCC_APB2PRSTR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">AFIORST</b> (def=0x0)    //    Alternate function I/O reset
</li>
<li class="content">
[2]<b style="margin: 20px;">IOPARST</b> (def=0x0)    //    IO port A reset
</li>
<li class="content">
[3]<b style="margin: 20px;">IOPBRST</b> (def=0x0)    //    IO port B reset
</li>
<li class="content">
[4]<b style="margin: 20px;">IOPCRST</b> (def=0x0)    //    IO port C reset
</li>
<li class="content">
[5]<b style="margin: 20px;">IOPDRST</b> (def=0x0)    //    IO port D reset
</li>
<li class="content">
[6]<b style="margin: 20px;">IOPERST</b> (def=0x0)    //    IO port E reset
</li>
<li class="content">
[9]<b style="margin: 20px;">ADC1RST</b> (def=0x0)    //    ADC 1 interface reset
</li>
<li class="content">
[10]<b style="margin: 20px;">ADC2RST</b> (def=0x0)    //    ADC 2 interface reset
</li>
<li class="content">
[11]<b style="margin: 20px;">TIM1RST</b> (def=0x0)    //    TIM1 timer reset
</li>
<li class="content">
[12]<b style="margin: 20px;">SPI1RST</b> (def=0x0)    //    SPI 1 reset
</li>
<li class="content">
[13]<b style="margin: 20px;">TIM8RST</b> (def=0x0)    //    TIM8 timer reset
</li>
<li class="content">
[14]<b style="margin: 20px;">USART1RST</b> (def=0x0)    //    USART1 reset
</li>
<li class="content">
[19]<b style="margin: 20px;">TIM9RST</b> (def=0x0)    //    TIM9 timer reset
</li>
<li class="content">
[20]<b style="margin: 20px;">TIM10RST</b> (def=0x0)    //    TIM10 timer reset
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40021010<b style="margin: 20px;">APB1PRSTR</b>//   APB1 peripheral reset register (RCC_APB1PRSTR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">TIM2RST</b> (def=0x0)    //    Timer 2 reset
</li>
<li class="content">
[1]<b style="margin: 20px;">TIM3RST</b> (def=0x0)    //    Timer 3 reset
</li>
<li class="content">
[2]<b style="margin: 20px;">TIM4RST</b> (def=0x0)    //    Timer 4 reset
</li>
<li class="content">
[3]<b style="margin: 20px;">TIM5RST</b> (def=0x0)    //    Timer 5 reset
</li>
<li class="content">
[4]<b style="margin: 20px;">TIM6RST</b> (def=0x0)    //    Timer 6 reset
</li>
<li class="content">
[5]<b style="margin: 20px;">TIM7RST</b> (def=0x0)    //    Timer 7 reset
</li>
<li class="content">
[6]<b style="margin: 20px;">UART6RST</b> (def=0x0)    //    UART 6 reset
</li>
<li class="content">
[7]<b style="margin: 20px;">UART7RST</b> (def=0x0)    //    UART 7 reset
</li>
<li class="content">
[8]<b style="margin: 20px;">UART8RST</b> (def=0x0)    //    UART 8 reset
</li>
<li class="content">
[11]<b style="margin: 20px;">WWDGRST</b> (def=0x0)    //    Window watchdog reset
</li>
<li class="content">
[14]<b style="margin: 20px;">SPI2RST</b> (def=0x0)    //    SPI2 reset
</li>
<li class="content">
[15]<b style="margin: 20px;">SPI3RST</b> (def=0x0)    //    SPI3 reset
</li>
<li class="content">
[17]<b style="margin: 20px;">USART2RST</b> (def=0x0)    //    USART 2 reset
</li>
<li class="content">
[18]<b style="margin: 20px;">USART3RST</b> (def=0x0)    //    USART 3 reset
</li>
<li class="content">
[19]<b style="margin: 20px;">USART4RST</b> (def=0x0)    //    USART 4 reset
</li>
<li class="content">
[20]<b style="margin: 20px;">USART5RST</b> (def=0x0)    //    USART 5 reset
</li>
<li class="content">
[21]<b style="margin: 20px;">I2C1RST</b> (def=0x0)    //    I2C1 reset
</li>
<li class="content">
[22]<b style="margin: 20px;">I2C2RST</b> (def=0x0)    //    I2C2 reset
</li>
<li class="content">
[23]<b style="margin: 20px;">USBDRST</b> (def=0x0)    //    USBD reset
</li>
<li class="content">
[25]<b style="margin: 20px;">CAN1RST</b> (def=0x0)    //    CAN1 reset
</li>
<li class="content">
[26]<b style="margin: 20px;">CAN2RST</b> (def=0x0)    //    CAN2 reset
</li>
<li class="content">
[27]<b style="margin: 20px;">BKPRST</b> (def=0x0)    //    Backup interface reset
</li>
<li class="content">
[28]<b style="margin: 20px;">PWRRST</b> (def=0x0)    //    Power interface reset
</li>
<li class="content">
[29]<b style="margin: 20px;">DACRST</b> (def=0x0)    //    DAC interface reset
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40021014<b style="margin: 20px;">AHBPCENR</b>//   AHB Peripheral Clock enable register (RCC_AHBPCENR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">DMA1EN</b> (def=0x0)    //    DMA clock enable
</li>
<li class="content">
[1]<b style="margin: 20px;">DMA2EN</b> (def=0x0)    //    DMA2 clock enable
</li>
<li class="content">
[2]<b style="margin: 20px;">SRAMEN</b> (def=0x1)    //    SRAM interface clock enable
</li>
<li class="content">
[4]<b style="margin: 20px;">FLITFEN</b> (def=0x1)    //    FLITF clock enable
</li>
<li class="content">
[6]<b style="margin: 20px;">CRCEN</b> (def=0x0)    //    CRC clock enable
</li>
<li class="content">
[8]<b style="margin: 20px;">FSMCEN</b> (def=0x0)    //    FSMC clock enable
</li>
<li class="content">
[9]<b style="margin: 20px;">TRNG_EN</b> (def=0x0)    //    TRNG clock enable
</li>
<li class="content">
[10]<b style="margin: 20px;">SDIOEN</b> (def=0x0)    //    SDIO clock enable
</li>
<li class="content">
[11]<b style="margin: 20px;">USBHS_EN</b> (def=0x0)    //    USBHS clock enable
</li>
<li class="content">
[12]<b style="margin: 20px;">OTG_EN</b> (def=0x0)    //    OTG clock enable
</li>
<li class="content">
[13]<b style="margin: 20px;">DVP_EN</b> (def=0x0)    //    DVP clock enable
</li>
<li class="content">
[14]<b style="margin: 20px;">ETHMACEN</b> (def=0x0)    //    Ethernet MAC clock enable
</li>
<li class="content">
[15]<b style="margin: 20px;">ETHMACTXEN</b> (def=0x0)    //    Ethernet MAC TX clock enable
</li>
<li class="content">
[16]<b style="margin: 20px;">ETHMACRXEN</b> (def=0x0)    //    Ethernet MAC RX clock enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40021018<b style="margin: 20px;">APB2PCENR</b>//   APB2 peripheral clock enable register (RCC_APB2PCENR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">AFIOEN</b> (def=0x0)    //    Alternate function I/O clock enable
</li>
<li class="content">
[2]<b style="margin: 20px;">IOPAEN</b> (def=0x0)    //    I/O port A clock enable
</li>
<li class="content">
[3]<b style="margin: 20px;">IOPBEN</b> (def=0x0)    //    I/O port B clock enable
</li>
<li class="content">
[4]<b style="margin: 20px;">IOPCEN</b> (def=0x0)    //    I/O port C clock enable
</li>
<li class="content">
[5]<b style="margin: 20px;">IOPDEN</b> (def=0x0)    //    I/O port D clock enable
</li>
<li class="content">
[6]<b style="margin: 20px;">IOPEEN</b> (def=0x0)    //    I/O port E clock enable
</li>
<li class="content">
[9]<b style="margin: 20px;">ADC1EN</b> (def=0x0)    //    ADC1 interface clock enable
</li>
<li class="content">
[10]<b style="margin: 20px;">ADC2EN</b> (def=0x0)    //    ADC 2 interface clock enable
</li>
<li class="content">
[11]<b style="margin: 20px;">TIM1EN</b> (def=0x0)    //    TIM1 Timer clock enable
</li>
<li class="content">
[12]<b style="margin: 20px;">SPI1EN</b> (def=0x0)    //    SPI 1 clock enable
</li>
<li class="content">
[13]<b style="margin: 20px;">TIM8EN</b> (def=0x0)    //    TIM8 Timer clock enable
</li>
<li class="content">
[14]<b style="margin: 20px;">USART1EN</b> (def=0x0)    //    USART1 clock enable
</li>
<li class="content">
[19]<b style="margin: 20px;">TIM9_EN</b> (def=0x0)    //    TIM9 Timer clock enable
</li>
<li class="content">
[20]<b style="margin: 20px;">TIM10_EN</b> (def=0x0)    //    TIM10 Timer clock enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002101C<b style="margin: 20px;">APB1PCENR</b>//   APB1 peripheral clock enable register (RCC_APB1PCENR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">TIM2EN</b> (def=0x0)    //    Timer 2 clock enable
</li>
<li class="content">
[1]<b style="margin: 20px;">TIM3EN</b> (def=0x0)    //    Timer 3 clock enable
</li>
<li class="content">
[2]<b style="margin: 20px;">TIM4EN</b> (def=0x0)    //    Timer 4 clock enable
</li>
<li class="content">
[3]<b style="margin: 20px;">TIM5EN</b> (def=0x0)    //    Timer 5 clock enable
</li>
<li class="content">
[4]<b style="margin: 20px;">TIM6EN</b> (def=0x0)    //    Timer 6 clock enable
</li>
<li class="content">
[5]<b style="margin: 20px;">TIM7EN</b> (def=0x0)    //    Timer 7 clock enable
</li>
<li class="content">
[6]<b style="margin: 20px;">USART6_EN</b> (def=0x0)    //    USART 6 clock enable
</li>
<li class="content">
[7]<b style="margin: 20px;">USART7_EN</b> (def=0x0)    //    USART 7 clock enable
</li>
<li class="content">
[8]<b style="margin: 20px;">USART8_EN</b> (def=0x0)    //    USART 8 clock enable
</li>
<li class="content">
[11]<b style="margin: 20px;">WWDGEN</b> (def=0x0)    //    Window watchdog clock enable
</li>
<li class="content">
[14]<b style="margin: 20px;">SPI2EN</b> (def=0x0)    //    SPI 2 clock enable
</li>
<li class="content">
[15]<b style="margin: 20px;">SPI3EN</b> (def=0x0)    //    SPI 3 clock enable
</li>
<li class="content">
[17]<b style="margin: 20px;">USART2EN</b> (def=0x0)    //    USART 2 clock enable
</li>
<li class="content">
[18]<b style="margin: 20px;">USART3EN</b> (def=0x0)    //    USART 3 clock enable
</li>
<li class="content">
[19]<b style="margin: 20px;">UART4EN</b> (def=0x0)    //    UART 4 clock enable
</li>
<li class="content">
[20]<b style="margin: 20px;">UART5EN</b> (def=0x0)    //    UART 5 clock enable
</li>
<li class="content">
[21]<b style="margin: 20px;">I2C1EN</b> (def=0x0)    //    I2C 1 clock enable
</li>
<li class="content">
[22]<b style="margin: 20px;">I2C2EN</b> (def=0x0)    //    I2C 2 clock enable
</li>
<li class="content">
[23]<b style="margin: 20px;">USBDEN</b> (def=0x0)    //    USBD clock enable
</li>
<li class="content">
[25]<b style="margin: 20px;">CAN1EN</b> (def=0x0)    //    CAN1 clock enable
</li>
<li class="content">
[26]<b style="margin: 20px;">CAN2EN</b> (def=0x0)    //    CAN2 clock enable
</li>
<li class="content">
[27]<b style="margin: 20px;">BKPEN</b> (def=0x0)    //    Backup interface clock enable
</li>
<li class="content">
[28]<b style="margin: 20px;">PWREN</b> (def=0x0)    //    Power interface clock enable
</li>
<li class="content">
[29]<b style="margin: 20px;">DACEN</b> (def=0x0)    //    DAC interface clock enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40021020<b style="margin: 20px;">BDCTLR</b>//   Backup domain control register (RCC_BDCTLR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">LSEON</b> (def=0x0)    //    External Low Speed oscillator enable
</li>
<li class="content">
[1]<b style="margin: 20px;">LSERDY</b> (def=0x0)    //    External Low Speed oscillator ready
</li>
<li class="content">
[2]<b style="margin: 20px;">LSEBYP</b> (def=0x0)    //    External Low Speed oscillator bypass
</li>
<li class="content">
[8:9]<b style="margin: 20px;">RTCSEL</b> (def=0x0)    //    RTC clock source selection
</li>
<li class="content">
[15]<b style="margin: 20px;">RTCEN</b> (def=0x0)    //    RTC clock enable
</li>
<li class="content">
[16]<b style="margin: 20px;">BDRST</b> (def=0x0)    //    Backup domain software reset
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40021024<b style="margin: 20px;">RSTSCKR</b>//   Control/status register (RCC_RSTSCKR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">LSION</b> (def=0x0)    //    Internal low speed oscillator enable
</li>
<li class="content">
[1]<b style="margin: 20px;">LSIRDY</b> (def=0x0)    //    Internal low speed oscillator ready
</li>
<li class="content">
[24]<b style="margin: 20px;">RMVF</b> (def=0x0)    //    Remove reset flag
</li>
<li class="content">
[26]<b style="margin: 20px;">PINRSTF</b> (def=0x1)    //    PIN reset flag
</li>
<li class="content">
[27]<b style="margin: 20px;">PORRSTF</b> (def=0x1)    //    POR/PDR reset flag
</li>
<li class="content">
[28]<b style="margin: 20px;">SFTRSTF</b> (def=0x0)    //    Software reset flag
</li>
<li class="content">
[29]<b style="margin: 20px;">IWDGRSTF</b> (def=0x0)    //    Independent watchdog reset flag
</li>
<li class="content">
[30]<b style="margin: 20px;">WWDGRSTF</b> (def=0x0)    //    Window watchdog reset flag
</li>
<li class="content">
[31]<b style="margin: 20px;">LPWRRSTF</b> (def=0x0)    //    Low-power reset flag
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40021028<b style="margin: 20px;">AHBRSTR</b>//   AHB reset register (RCC_APHBRSTR)</summary>
<ul>
<li class="content">
[12]<b style="margin: 20px;">USBHDRST</b> (def=0x0)    //    USBHD reset
</li>
<li class="content">
[13]<b style="margin: 20px;">DVPRST</b> (def=0x0)    //    DVP reset
</li>
<li class="content">
[14]<b style="margin: 20px;">ETHMACRST</b> (def=0x0)    //    Ethernet MAC reset
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002102C<b style="margin: 20px;">CFGR2</b>//   Clock configuration register2 (RCC_CFGR2)</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">PREDIV1</b> (def=0x0)    //    PREDIV1 division factor
</li>
<li class="content">
[4:7]<b style="margin: 20px;">PREDIV2</b> (def=0x0)    //    PREDIV2 division factor
</li>
<li class="content">
[8:11]<b style="margin: 20px;">PLL2MUL</b> (def=0x0)    //    PLL2 Multiplication Factor
</li>
<li class="content">
[12:15]<b style="margin: 20px;">PLL3MUL</b> (def=0x0)    //    PLL3 Multiplication Factor
</li>
<li class="content">
[16]<b style="margin: 20px;">PREDIV1SRC</b> (def=0x0)    //    PREDIV1 entry clock source
</li>
<li class="content">
[17]<b style="margin: 20px;">I2S2SRC</b> (def=0x0)    //    I2S2 clock source
</li>
<li class="content">
[18]<b style="margin: 20px;">I2S3SRC</b> (def=0x0)    //    I2S3 clock source
</li>
<li class="content">
[19]<b style="margin: 20px;">TRNG_SRC</b> (def=0x0)    //    TRNG clock source
</li>
<li class="content">
[20:21]<b style="margin: 20px;">ETH1G_SRC</b> (def=0x0)    //    ETH1G clock source
</li>
<li class="content">
[22]<b style="margin: 20px;">ETH1G_125M_EN</b> (def=0x0)    //    ETH1G _125M clock enable
</li>
<li class="content">
[24:26]<b style="margin: 20px;">USBHS_PREDIY</b> (def=0x0)    //    USB HS PREDIV division factor
</li>
<li class="content">
[27]<b style="margin: 20px;">USBHS_PLL_SRC</b> (def=0x0)    //    USB HS Multiplication Factor clock source
</li>
<li class="content">
[28:29]<b style="margin: 20px;">USBHS_CKPEF_SEL</b> (def=0x0)    //    USB HS Peference Clock source 
</li>
<li class="content">
[30]<b style="margin: 20px;">USBHS_PLLALIVE</b> (def=0x0)    //    USB HS Multiplication control 
</li>
<li class="content">
[31]<b style="margin: 20px;">USBHS_CLK_SRC</b> (def=0x0)    //    USB HS clock source 
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[21]  <b>RCC</b>    //    RCC global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40023800<b style="margin: 20px;">EXTEND</b>//  Extend configuration</summary>
<ul>
<li class="content"><details><summary>0x40023800<b style="margin: 20px;">EXTEND_CTR</b>//   EXTEND register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">USBDLS</b> (def=0x0)    //    USBD Lowspeed Enable
</li>
<li class="content">
[1]<b style="margin: 20px;">USBDPU</b> (def=0x0)    //    USBD pullup Enable
</li>
<li class="content">
[2]<b style="margin: 20px;">ETH_10M_EN</b> (def=0x0)    //    ETH 10M Enable
</li>
<li class="content">
[3]<b style="margin: 20px;">ETH_RGMII_EN</b> (def=0x0)    //    ETH RGMII Enable
</li>
<li class="content">
[4]<b style="margin: 20px;">PLL_HSI_PRE</b> (def=0x0)    //    Whether HSI is divided 
</li>
<li class="content">
[6]<b style="margin: 20px;">LOCKUP_EN</b> (def=0x0)    //    LOCKUP_Eable
</li>
<li class="content">
[7]<b style="margin: 20px;">LOCKUP_RSTF</b> (def=0x0)    //    LOCKUP RESET
</li>
<li class="content">
[8:9]<b style="margin: 20px;">ULLDO_TRIM</b> (def=0x2)    //    ULLDO_TRIM
</li>
<li class="content">
[10:11]<b style="margin: 20px;">LDO_TRIM</b> (def=0x2)    //    LDO_TRIM
</li>
<li class="content">
[12]<b style="margin: 20px;">HSE_KEEP_LP</b> (def=0x0)    //    HSE_KEEP_LP
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40023804<b style="margin: 20px;">OPA</b>//  OPA configuration</summary>
<ul>
<li class="content"><details><summary>0x40023804<b style="margin: 20px;">CR</b>//   Control register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">EN1</b> (def=0x0)    //    OPA Enable1
</li>
<li class="content">
[1]<b style="margin: 20px;">MODE1</b> (def=0x0)    //    OPA MODE1
</li>
<li class="content">
[2]<b style="margin: 20px;">NSEL1</b> (def=0x0)    //    OPA NSEL1
</li>
<li class="content">
[3]<b style="margin: 20px;">PSEL1</b> (def=0x0)    //    OPA PSEL1
</li>
<li class="content">
[4]<b style="margin: 20px;">EN2</b> (def=0x0)    //    OPA Enable2
</li>
<li class="content">
[5]<b style="margin: 20px;">MODE2</b> (def=0x0)    //    OPA MODE2
</li>
<li class="content">
[6]<b style="margin: 20px;">NSEL2</b> (def=0x0)    //    OPA NSEL2
</li>
<li class="content">
[7]<b style="margin: 20px;">PSEL2</b> (def=0x0)    //    OPA PSEL2
</li>
<li class="content">
[8]<b style="margin: 20px;">EN3</b> (def=0x0)    //    OPA Eable3
</li>
<li class="content">
[9]<b style="margin: 20px;">MODE3</b> (def=0x0)    //    OPA MODE3
</li>
<li class="content">
[10]<b style="margin: 20px;">NSEL3</b> (def=0x0)    //    OPA NSEL3
</li>
<li class="content">
[11]<b style="margin: 20px;">PSEL3</b> (def=0x0)    //    OPA PSEL3
</li>
<li class="content">
[12]<b style="margin: 20px;">EN4</b> (def=0x0)    //    OPA Enable4
</li>
<li class="content">
[13]<b style="margin: 20px;">MODE4</b> (def=0x0)    //    OPA MODE4
</li>
<li class="content">
[14]<b style="margin: 20px;">NSEL4</b> (def=0x0)    //    OPA NSEL4 
</li>
<li class="content">
[15]<b style="margin: 20px;">PSEL4</b> (def=0x0)    //    OPA PSEL4
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010800<b style="margin: 20px;">GPIOA</b>// General purpose I/O</summary>
<ul>
<li class="content"><details><summary>0x40010800<b style="margin: 20px;">CFGLR</b>//   Port configuration register low (GPIOn_CFGLR)</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">MODE0</b> (def=0x0)    //    Port n.0 mode bits
</li>
<li class="content">
[2:3]<b style="margin: 20px;">CNF0</b> (def=0x1)    //    Port n.0 configuration bits
</li>
<li class="content">
[4:5]<b style="margin: 20px;">MODE1</b> (def=0x0)    //    Port n.1 mode bits
</li>
<li class="content">
[6:7]<b style="margin: 20px;">CNF1</b> (def=0x1)    //    Port n.1 configuration bits
</li>
<li class="content">
[8:9]<b style="margin: 20px;">MODE2</b> (def=0x0)    //    Port n.2 mode bits
</li>
<li class="content">
[10:11]<b style="margin: 20px;">CNF2</b> (def=0x1)    //    Port n.2 configuration bits
</li>
<li class="content">
[12:13]<b style="margin: 20px;">MODE3</b> (def=0x0)    //    Port n.3 mode bits
</li>
<li class="content">
[14:15]<b style="margin: 20px;">CNF3</b> (def=0x1)    //    Port n.3 configuration bits
</li>
<li class="content">
[16:17]<b style="margin: 20px;">MODE4</b> (def=0x0)    //    Port n.4 mode bits
</li>
<li class="content">
[18:19]<b style="margin: 20px;">CNF4</b> (def=0x1)    //    Port n.4 configuration bits
</li>
<li class="content">
[20:21]<b style="margin: 20px;">MODE5</b> (def=0x0)    //    Port n.5 mode bits
</li>
<li class="content">
[22:23]<b style="margin: 20px;">CNF5</b> (def=0x1)    //    Port n.5 configuration bits
</li>
<li class="content">
[24:25]<b style="margin: 20px;">MODE6</b> (def=0x0)    //    Port n.6 mode bits
</li>
<li class="content">
[26:27]<b style="margin: 20px;">CNF6</b> (def=0x1)    //    Port n.6 configuration bits
</li>
<li class="content">
[28:29]<b style="margin: 20px;">MODE7</b> (def=0x0)    //    Port n.7 mode bits
</li>
<li class="content">
[30:31]<b style="margin: 20px;">CNF7</b> (def=0x1)    //    Port n.7 configuration bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010804<b style="margin: 20px;">CFGHR</b>//   Port configuration register high (GPIOn_CFGHR)</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">MODE8</b> (def=0x0)    //    Port n.8 mode bits
</li>
<li class="content">
[2:3]<b style="margin: 20px;">CNF8</b> (def=0x1)    //    Port n.8 configuration bits
</li>
<li class="content">
[4:5]<b style="margin: 20px;">MODE9</b> (def=0x0)    //    Port n.9 mode bits
</li>
<li class="content">
[6:7]<b style="margin: 20px;">CNF9</b> (def=0x1)    //    Port n.9 configuration bits
</li>
<li class="content">
[8:9]<b style="margin: 20px;">MODE10</b> (def=0x0)    //    Port n.10 mode bits
</li>
<li class="content">
[10:11]<b style="margin: 20px;">CNF10</b> (def=0x1)    //    Port n.10 configuration bits
</li>
<li class="content">
[12:13]<b style="margin: 20px;">MODE11</b> (def=0x0)    //    Port n.11 mode bits
</li>
<li class="content">
[14:15]<b style="margin: 20px;">CNF11</b> (def=0x1)    //    Port n.11 configuration bits
</li>
<li class="content">
[16:17]<b style="margin: 20px;">MODE12</b> (def=0x0)    //    Port n.12 mode bits
</li>
<li class="content">
[18:19]<b style="margin: 20px;">CNF12</b> (def=0x1)    //    Port n.12 configuration bits
</li>
<li class="content">
[20:21]<b style="margin: 20px;">MODE13</b> (def=0x0)    //    Port n.13 mode bits
</li>
<li class="content">
[22:23]<b style="margin: 20px;">CNF13</b> (def=0x1)    //    Port n.13 configuration bits
</li>
<li class="content">
[24:25]<b style="margin: 20px;">MODE14</b> (def=0x0)    //    Port n.14 mode bits
</li>
<li class="content">
[26:27]<b style="margin: 20px;">CNF14</b> (def=0x1)    //    Port n.14 configuration bits
</li>
<li class="content">
[28:29]<b style="margin: 20px;">MODE15</b> (def=0x0)    //    Port n.15 mode bits
</li>
<li class="content">
[30:31]<b style="margin: 20px;">CNF15</b> (def=0x1)    //    Port n.15 configuration bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010808<b style="margin: 20px;">INDR</b>//   Port input data register (GPIOn_INDR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IDR0</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[1]<b style="margin: 20px;">IDR1</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[2]<b style="margin: 20px;">IDR2</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[3]<b style="margin: 20px;">IDR3</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[4]<b style="margin: 20px;">IDR4</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[5]<b style="margin: 20px;">IDR5</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[6]<b style="margin: 20px;">IDR6</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[7]<b style="margin: 20px;">IDR7</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[8]<b style="margin: 20px;">IDR8</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[9]<b style="margin: 20px;">IDR9</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[10]<b style="margin: 20px;">IDR10</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[11]<b style="margin: 20px;">IDR11</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[12]<b style="margin: 20px;">IDR12</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[13]<b style="margin: 20px;">IDR13</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[14]<b style="margin: 20px;">IDR14</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[15]<b style="margin: 20px;">IDR15</b> (def=0x0)    //    Port input data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001080C<b style="margin: 20px;">OUTDR</b>//   Port output data register (GPIOn_OUTDR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">ODR0</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[1]<b style="margin: 20px;">ODR1</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[2]<b style="margin: 20px;">ODR2</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[3]<b style="margin: 20px;">ODR3</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[4]<b style="margin: 20px;">ODR4</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[5]<b style="margin: 20px;">ODR5</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[6]<b style="margin: 20px;">ODR6</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[7]<b style="margin: 20px;">ODR7</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[8]<b style="margin: 20px;">ODR8</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[9]<b style="margin: 20px;">ODR9</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[10]<b style="margin: 20px;">ODR10</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[11]<b style="margin: 20px;">ODR11</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[12]<b style="margin: 20px;">ODR12</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[13]<b style="margin: 20px;">ODR13</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[14]<b style="margin: 20px;">ODR14</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[15]<b style="margin: 20px;">ODR15</b> (def=0x0)    //    Port output data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010810<b style="margin: 20px;">BSHR</b>//   Port bit set/reset register (GPIOn_BSHR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">BS0</b> (def=0x0)    //    Set bit 0
</li>
<li class="content">
[1]<b style="margin: 20px;">BS1</b> (def=0x0)    //    Set bit 1
</li>
<li class="content">
[2]<b style="margin: 20px;">BS2</b> (def=0x0)    //    Set bit 1
</li>
<li class="content">
[3]<b style="margin: 20px;">BS3</b> (def=0x0)    //    Set bit 3
</li>
<li class="content">
[4]<b style="margin: 20px;">BS4</b> (def=0x0)    //    Set bit 4
</li>
<li class="content">
[5]<b style="margin: 20px;">BS5</b> (def=0x0)    //    Set bit 5
</li>
<li class="content">
[6]<b style="margin: 20px;">BS6</b> (def=0x0)    //    Set bit 6
</li>
<li class="content">
[7]<b style="margin: 20px;">BS7</b> (def=0x0)    //    Set bit 7
</li>
<li class="content">
[8]<b style="margin: 20px;">BS8</b> (def=0x0)    //    Set bit 8
</li>
<li class="content">
[9]<b style="margin: 20px;">BS9</b> (def=0x0)    //    Set bit 9
</li>
<li class="content">
[10]<b style="margin: 20px;">BS10</b> (def=0x0)    //    Set bit 10
</li>
<li class="content">
[11]<b style="margin: 20px;">BS11</b> (def=0x0)    //    Set bit 11
</li>
<li class="content">
[12]<b style="margin: 20px;">BS12</b> (def=0x0)    //    Set bit 12
</li>
<li class="content">
[13]<b style="margin: 20px;">BS13</b> (def=0x0)    //    Set bit 13
</li>
<li class="content">
[14]<b style="margin: 20px;">BS14</b> (def=0x0)    //    Set bit 14
</li>
<li class="content">
[15]<b style="margin: 20px;">BS15</b> (def=0x0)    //    Set bit 15
</li>
<li class="content">
[16]<b style="margin: 20px;">BR0</b> (def=0x0)    //    Reset bit 0
</li>
<li class="content">
[17]<b style="margin: 20px;">BR1</b> (def=0x0)    //    Reset bit 1
</li>
<li class="content">
[18]<b style="margin: 20px;">BR2</b> (def=0x0)    //    Reset bit 2
</li>
<li class="content">
[19]<b style="margin: 20px;">BR3</b> (def=0x0)    //    Reset bit 3
</li>
<li class="content">
[20]<b style="margin: 20px;">BR4</b> (def=0x0)    //    Reset bit 4
</li>
<li class="content">
[21]<b style="margin: 20px;">BR5</b> (def=0x0)    //    Reset bit 5
</li>
<li class="content">
[22]<b style="margin: 20px;">BR6</b> (def=0x0)    //    Reset bit 6
</li>
<li class="content">
[23]<b style="margin: 20px;">BR7</b> (def=0x0)    //    Reset bit 7
</li>
<li class="content">
[24]<b style="margin: 20px;">BR8</b> (def=0x0)    //    Reset bit 8
</li>
<li class="content">
[25]<b style="margin: 20px;">BR9</b> (def=0x0)    //    Reset bit 9
</li>
<li class="content">
[26]<b style="margin: 20px;">BR10</b> (def=0x0)    //    Reset bit 10
</li>
<li class="content">
[27]<b style="margin: 20px;">BR11</b> (def=0x0)    //    Reset bit 11
</li>
<li class="content">
[28]<b style="margin: 20px;">BR12</b> (def=0x0)    //    Reset bit 12
</li>
<li class="content">
[29]<b style="margin: 20px;">BR13</b> (def=0x0)    //    Reset bit 13
</li>
<li class="content">
[30]<b style="margin: 20px;">BR14</b> (def=0x0)    //    Reset bit 14
</li>
<li class="content">
[31]<b style="margin: 20px;">BR15</b> (def=0x0)    //    Reset bit 15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010814<b style="margin: 20px;">BCR</b>//   Port bit reset register (GPIOn_BCR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">BR0</b> (def=0x0)    //    Reset bit 0
</li>
<li class="content">
[1]<b style="margin: 20px;">BR1</b> (def=0x0)    //    Reset bit 1
</li>
<li class="content">
[2]<b style="margin: 20px;">BR2</b> (def=0x0)    //    Reset bit 1
</li>
<li class="content">
[3]<b style="margin: 20px;">BR3</b> (def=0x0)    //    Reset bit 3
</li>
<li class="content">
[4]<b style="margin: 20px;">BR4</b> (def=0x0)    //    Reset bit 4
</li>
<li class="content">
[5]<b style="margin: 20px;">BR5</b> (def=0x0)    //    Reset bit 5
</li>
<li class="content">
[6]<b style="margin: 20px;">BR6</b> (def=0x0)    //    Reset bit 6
</li>
<li class="content">
[7]<b style="margin: 20px;">BR7</b> (def=0x0)    //    Reset bit 7
</li>
<li class="content">
[8]<b style="margin: 20px;">BR8</b> (def=0x0)    //    Reset bit 8
</li>
<li class="content">
[9]<b style="margin: 20px;">BR9</b> (def=0x0)    //    Reset bit 9
</li>
<li class="content">
[10]<b style="margin: 20px;">BR10</b> (def=0x0)    //    Reset bit 10
</li>
<li class="content">
[11]<b style="margin: 20px;">BR11</b> (def=0x0)    //    Reset bit 11
</li>
<li class="content">
[12]<b style="margin: 20px;">BR12</b> (def=0x0)    //    Reset bit 12
</li>
<li class="content">
[13]<b style="margin: 20px;">BR13</b> (def=0x0)    //    Reset bit 13
</li>
<li class="content">
[14]<b style="margin: 20px;">BR14</b> (def=0x0)    //    Reset bit 14
</li>
<li class="content">
[15]<b style="margin: 20px;">BR15</b> (def=0x0)    //    Reset bit 15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010818<b style="margin: 20px;">LCKR</b>//   Port configuration lock register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">LCK0</b> (def=0x0)    //    Port A Lock bit 0
</li>
<li class="content">
[1]<b style="margin: 20px;">LCK1</b> (def=0x0)    //    Port A Lock bit 1
</li>
<li class="content">
[2]<b style="margin: 20px;">LCK2</b> (def=0x0)    //    Port A Lock bit 2
</li>
<li class="content">
[3]<b style="margin: 20px;">LCK3</b> (def=0x0)    //    Port A Lock bit 3
</li>
<li class="content">
[4]<b style="margin: 20px;">LCK4</b> (def=0x0)    //    Port A Lock bit 4
</li>
<li class="content">
[5]<b style="margin: 20px;">LCK5</b> (def=0x0)    //    Port A Lock bit 5
</li>
<li class="content">
[6]<b style="margin: 20px;">LCK6</b> (def=0x0)    //    Port A Lock bit 6
</li>
<li class="content">
[7]<b style="margin: 20px;">LCK7</b> (def=0x0)    //    Port A Lock bit 7
</li>
<li class="content">
[8]<b style="margin: 20px;">LCK8</b> (def=0x0)    //    Port A Lock bit 8
</li>
<li class="content">
[9]<b style="margin: 20px;">LCK9</b> (def=0x0)    //    Port A Lock bit 9
</li>
<li class="content">
[10]<b style="margin: 20px;">LCK10</b> (def=0x0)    //    Port A Lock bit 10
</li>
<li class="content">
[11]<b style="margin: 20px;">LCK11</b> (def=0x0)    //    Port A Lock bit 11
</li>
<li class="content">
[12]<b style="margin: 20px;">LCK12</b> (def=0x0)    //    Port A Lock bit 12
</li>
<li class="content">
[13]<b style="margin: 20px;">LCK13</b> (def=0x0)    //    Port A Lock bit 13
</li>
<li class="content">
[14]<b style="margin: 20px;">LCK14</b> (def=0x0)    //    Port A Lock bit 14
</li>
<li class="content">
[15]<b style="margin: 20px;">LCK15</b> (def=0x0)    //    Port A Lock bit 15
</li>
<li class="content">
[16]<b style="margin: 20px;">LCKK</b> (def=0x0)    //    Lock key
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010C00<b style="margin: 20px;">GPIOB</b>// </summary>
<ul>
<li class="content"><details><summary>0x40010C00<b style="margin: 20px;">CFGLR</b>//   Port configuration register low (GPIOn_CFGLR)</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">MODE0</b> (def=0x0)    //    Port n.0 mode bits
</li>
<li class="content">
[2:3]<b style="margin: 20px;">CNF0</b> (def=0x1)    //    Port n.0 configuration bits
</li>
<li class="content">
[4:5]<b style="margin: 20px;">MODE1</b> (def=0x0)    //    Port n.1 mode bits
</li>
<li class="content">
[6:7]<b style="margin: 20px;">CNF1</b> (def=0x1)    //    Port n.1 configuration bits
</li>
<li class="content">
[8:9]<b style="margin: 20px;">MODE2</b> (def=0x0)    //    Port n.2 mode bits
</li>
<li class="content">
[10:11]<b style="margin: 20px;">CNF2</b> (def=0x1)    //    Port n.2 configuration bits
</li>
<li class="content">
[12:13]<b style="margin: 20px;">MODE3</b> (def=0x0)    //    Port n.3 mode bits
</li>
<li class="content">
[14:15]<b style="margin: 20px;">CNF3</b> (def=0x1)    //    Port n.3 configuration bits
</li>
<li class="content">
[16:17]<b style="margin: 20px;">MODE4</b> (def=0x0)    //    Port n.4 mode bits
</li>
<li class="content">
[18:19]<b style="margin: 20px;">CNF4</b> (def=0x1)    //    Port n.4 configuration bits
</li>
<li class="content">
[20:21]<b style="margin: 20px;">MODE5</b> (def=0x0)    //    Port n.5 mode bits
</li>
<li class="content">
[22:23]<b style="margin: 20px;">CNF5</b> (def=0x1)    //    Port n.5 configuration bits
</li>
<li class="content">
[24:25]<b style="margin: 20px;">MODE6</b> (def=0x0)    //    Port n.6 mode bits
</li>
<li class="content">
[26:27]<b style="margin: 20px;">CNF6</b> (def=0x1)    //    Port n.6 configuration bits
</li>
<li class="content">
[28:29]<b style="margin: 20px;">MODE7</b> (def=0x0)    //    Port n.7 mode bits
</li>
<li class="content">
[30:31]<b style="margin: 20px;">CNF7</b> (def=0x1)    //    Port n.7 configuration bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010C04<b style="margin: 20px;">CFGHR</b>//   Port configuration register high (GPIOn_CFGHR)</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">MODE8</b> (def=0x0)    //    Port n.8 mode bits
</li>
<li class="content">
[2:3]<b style="margin: 20px;">CNF8</b> (def=0x1)    //    Port n.8 configuration bits
</li>
<li class="content">
[4:5]<b style="margin: 20px;">MODE9</b> (def=0x0)    //    Port n.9 mode bits
</li>
<li class="content">
[6:7]<b style="margin: 20px;">CNF9</b> (def=0x1)    //    Port n.9 configuration bits
</li>
<li class="content">
[8:9]<b style="margin: 20px;">MODE10</b> (def=0x0)    //    Port n.10 mode bits
</li>
<li class="content">
[10:11]<b style="margin: 20px;">CNF10</b> (def=0x1)    //    Port n.10 configuration bits
</li>
<li class="content">
[12:13]<b style="margin: 20px;">MODE11</b> (def=0x0)    //    Port n.11 mode bits
</li>
<li class="content">
[14:15]<b style="margin: 20px;">CNF11</b> (def=0x1)    //    Port n.11 configuration bits
</li>
<li class="content">
[16:17]<b style="margin: 20px;">MODE12</b> (def=0x0)    //    Port n.12 mode bits
</li>
<li class="content">
[18:19]<b style="margin: 20px;">CNF12</b> (def=0x1)    //    Port n.12 configuration bits
</li>
<li class="content">
[20:21]<b style="margin: 20px;">MODE13</b> (def=0x0)    //    Port n.13 mode bits
</li>
<li class="content">
[22:23]<b style="margin: 20px;">CNF13</b> (def=0x1)    //    Port n.13 configuration bits
</li>
<li class="content">
[24:25]<b style="margin: 20px;">MODE14</b> (def=0x0)    //    Port n.14 mode bits
</li>
<li class="content">
[26:27]<b style="margin: 20px;">CNF14</b> (def=0x1)    //    Port n.14 configuration bits
</li>
<li class="content">
[28:29]<b style="margin: 20px;">MODE15</b> (def=0x0)    //    Port n.15 mode bits
</li>
<li class="content">
[30:31]<b style="margin: 20px;">CNF15</b> (def=0x1)    //    Port n.15 configuration bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010C08<b style="margin: 20px;">INDR</b>//   Port input data register (GPIOn_INDR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IDR0</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[1]<b style="margin: 20px;">IDR1</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[2]<b style="margin: 20px;">IDR2</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[3]<b style="margin: 20px;">IDR3</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[4]<b style="margin: 20px;">IDR4</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[5]<b style="margin: 20px;">IDR5</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[6]<b style="margin: 20px;">IDR6</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[7]<b style="margin: 20px;">IDR7</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[8]<b style="margin: 20px;">IDR8</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[9]<b style="margin: 20px;">IDR9</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[10]<b style="margin: 20px;">IDR10</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[11]<b style="margin: 20px;">IDR11</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[12]<b style="margin: 20px;">IDR12</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[13]<b style="margin: 20px;">IDR13</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[14]<b style="margin: 20px;">IDR14</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[15]<b style="margin: 20px;">IDR15</b> (def=0x0)    //    Port input data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010C0C<b style="margin: 20px;">OUTDR</b>//   Port output data register (GPIOn_OUTDR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">ODR0</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[1]<b style="margin: 20px;">ODR1</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[2]<b style="margin: 20px;">ODR2</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[3]<b style="margin: 20px;">ODR3</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[4]<b style="margin: 20px;">ODR4</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[5]<b style="margin: 20px;">ODR5</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[6]<b style="margin: 20px;">ODR6</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[7]<b style="margin: 20px;">ODR7</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[8]<b style="margin: 20px;">ODR8</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[9]<b style="margin: 20px;">ODR9</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[10]<b style="margin: 20px;">ODR10</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[11]<b style="margin: 20px;">ODR11</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[12]<b style="margin: 20px;">ODR12</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[13]<b style="margin: 20px;">ODR13</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[14]<b style="margin: 20px;">ODR14</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[15]<b style="margin: 20px;">ODR15</b> (def=0x0)    //    Port output data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010C10<b style="margin: 20px;">BSHR</b>//   Port bit set/reset register (GPIOn_BSHR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">BS0</b> (def=0x0)    //    Set bit 0
</li>
<li class="content">
[1]<b style="margin: 20px;">BS1</b> (def=0x0)    //    Set bit 1
</li>
<li class="content">
[2]<b style="margin: 20px;">BS2</b> (def=0x0)    //    Set bit 1
</li>
<li class="content">
[3]<b style="margin: 20px;">BS3</b> (def=0x0)    //    Set bit 3
</li>
<li class="content">
[4]<b style="margin: 20px;">BS4</b> (def=0x0)    //    Set bit 4
</li>
<li class="content">
[5]<b style="margin: 20px;">BS5</b> (def=0x0)    //    Set bit 5
</li>
<li class="content">
[6]<b style="margin: 20px;">BS6</b> (def=0x0)    //    Set bit 6
</li>
<li class="content">
[7]<b style="margin: 20px;">BS7</b> (def=0x0)    //    Set bit 7
</li>
<li class="content">
[8]<b style="margin: 20px;">BS8</b> (def=0x0)    //    Set bit 8
</li>
<li class="content">
[9]<b style="margin: 20px;">BS9</b> (def=0x0)    //    Set bit 9
</li>
<li class="content">
[10]<b style="margin: 20px;">BS10</b> (def=0x0)    //    Set bit 10
</li>
<li class="content">
[11]<b style="margin: 20px;">BS11</b> (def=0x0)    //    Set bit 11
</li>
<li class="content">
[12]<b style="margin: 20px;">BS12</b> (def=0x0)    //    Set bit 12
</li>
<li class="content">
[13]<b style="margin: 20px;">BS13</b> (def=0x0)    //    Set bit 13
</li>
<li class="content">
[14]<b style="margin: 20px;">BS14</b> (def=0x0)    //    Set bit 14
</li>
<li class="content">
[15]<b style="margin: 20px;">BS15</b> (def=0x0)    //    Set bit 15
</li>
<li class="content">
[16]<b style="margin: 20px;">BR0</b> (def=0x0)    //    Reset bit 0
</li>
<li class="content">
[17]<b style="margin: 20px;">BR1</b> (def=0x0)    //    Reset bit 1
</li>
<li class="content">
[18]<b style="margin: 20px;">BR2</b> (def=0x0)    //    Reset bit 2
</li>
<li class="content">
[19]<b style="margin: 20px;">BR3</b> (def=0x0)    //    Reset bit 3
</li>
<li class="content">
[20]<b style="margin: 20px;">BR4</b> (def=0x0)    //    Reset bit 4
</li>
<li class="content">
[21]<b style="margin: 20px;">BR5</b> (def=0x0)    //    Reset bit 5
</li>
<li class="content">
[22]<b style="margin: 20px;">BR6</b> (def=0x0)    //    Reset bit 6
</li>
<li class="content">
[23]<b style="margin: 20px;">BR7</b> (def=0x0)    //    Reset bit 7
</li>
<li class="content">
[24]<b style="margin: 20px;">BR8</b> (def=0x0)    //    Reset bit 8
</li>
<li class="content">
[25]<b style="margin: 20px;">BR9</b> (def=0x0)    //    Reset bit 9
</li>
<li class="content">
[26]<b style="margin: 20px;">BR10</b> (def=0x0)    //    Reset bit 10
</li>
<li class="content">
[27]<b style="margin: 20px;">BR11</b> (def=0x0)    //    Reset bit 11
</li>
<li class="content">
[28]<b style="margin: 20px;">BR12</b> (def=0x0)    //    Reset bit 12
</li>
<li class="content">
[29]<b style="margin: 20px;">BR13</b> (def=0x0)    //    Reset bit 13
</li>
<li class="content">
[30]<b style="margin: 20px;">BR14</b> (def=0x0)    //    Reset bit 14
</li>
<li class="content">
[31]<b style="margin: 20px;">BR15</b> (def=0x0)    //    Reset bit 15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010C14<b style="margin: 20px;">BCR</b>//   Port bit reset register (GPIOn_BCR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">BR0</b> (def=0x0)    //    Reset bit 0
</li>
<li class="content">
[1]<b style="margin: 20px;">BR1</b> (def=0x0)    //    Reset bit 1
</li>
<li class="content">
[2]<b style="margin: 20px;">BR2</b> (def=0x0)    //    Reset bit 1
</li>
<li class="content">
[3]<b style="margin: 20px;">BR3</b> (def=0x0)    //    Reset bit 3
</li>
<li class="content">
[4]<b style="margin: 20px;">BR4</b> (def=0x0)    //    Reset bit 4
</li>
<li class="content">
[5]<b style="margin: 20px;">BR5</b> (def=0x0)    //    Reset bit 5
</li>
<li class="content">
[6]<b style="margin: 20px;">BR6</b> (def=0x0)    //    Reset bit 6
</li>
<li class="content">
[7]<b style="margin: 20px;">BR7</b> (def=0x0)    //    Reset bit 7
</li>
<li class="content">
[8]<b style="margin: 20px;">BR8</b> (def=0x0)    //    Reset bit 8
</li>
<li class="content">
[9]<b style="margin: 20px;">BR9</b> (def=0x0)    //    Reset bit 9
</li>
<li class="content">
[10]<b style="margin: 20px;">BR10</b> (def=0x0)    //    Reset bit 10
</li>
<li class="content">
[11]<b style="margin: 20px;">BR11</b> (def=0x0)    //    Reset bit 11
</li>
<li class="content">
[12]<b style="margin: 20px;">BR12</b> (def=0x0)    //    Reset bit 12
</li>
<li class="content">
[13]<b style="margin: 20px;">BR13</b> (def=0x0)    //    Reset bit 13
</li>
<li class="content">
[14]<b style="margin: 20px;">BR14</b> (def=0x0)    //    Reset bit 14
</li>
<li class="content">
[15]<b style="margin: 20px;">BR15</b> (def=0x0)    //    Reset bit 15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010C18<b style="margin: 20px;">LCKR</b>//   Port configuration lock register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">LCK0</b> (def=0x0)    //    Port A Lock bit 0
</li>
<li class="content">
[1]<b style="margin: 20px;">LCK1</b> (def=0x0)    //    Port A Lock bit 1
</li>
<li class="content">
[2]<b style="margin: 20px;">LCK2</b> (def=0x0)    //    Port A Lock bit 2
</li>
<li class="content">
[3]<b style="margin: 20px;">LCK3</b> (def=0x0)    //    Port A Lock bit 3
</li>
<li class="content">
[4]<b style="margin: 20px;">LCK4</b> (def=0x0)    //    Port A Lock bit 4
</li>
<li class="content">
[5]<b style="margin: 20px;">LCK5</b> (def=0x0)    //    Port A Lock bit 5
</li>
<li class="content">
[6]<b style="margin: 20px;">LCK6</b> (def=0x0)    //    Port A Lock bit 6
</li>
<li class="content">
[7]<b style="margin: 20px;">LCK7</b> (def=0x0)    //    Port A Lock bit 7
</li>
<li class="content">
[8]<b style="margin: 20px;">LCK8</b> (def=0x0)    //    Port A Lock bit 8
</li>
<li class="content">
[9]<b style="margin: 20px;">LCK9</b> (def=0x0)    //    Port A Lock bit 9
</li>
<li class="content">
[10]<b style="margin: 20px;">LCK10</b> (def=0x0)    //    Port A Lock bit 10
</li>
<li class="content">
[11]<b style="margin: 20px;">LCK11</b> (def=0x0)    //    Port A Lock bit 11
</li>
<li class="content">
[12]<b style="margin: 20px;">LCK12</b> (def=0x0)    //    Port A Lock bit 12
</li>
<li class="content">
[13]<b style="margin: 20px;">LCK13</b> (def=0x0)    //    Port A Lock bit 13
</li>
<li class="content">
[14]<b style="margin: 20px;">LCK14</b> (def=0x0)    //    Port A Lock bit 14
</li>
<li class="content">
[15]<b style="margin: 20px;">LCK15</b> (def=0x0)    //    Port A Lock bit 15
</li>
<li class="content">
[16]<b style="margin: 20px;">LCKK</b> (def=0x0)    //    Lock key
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40011000<b style="margin: 20px;">GPIOC</b>// </summary>
<ul>
<li class="content"><details><summary>0x40011000<b style="margin: 20px;">CFGLR</b>//   Port configuration register low (GPIOn_CFGLR)</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">MODE0</b> (def=0x0)    //    Port n.0 mode bits
</li>
<li class="content">
[2:3]<b style="margin: 20px;">CNF0</b> (def=0x1)    //    Port n.0 configuration bits
</li>
<li class="content">
[4:5]<b style="margin: 20px;">MODE1</b> (def=0x0)    //    Port n.1 mode bits
</li>
<li class="content">
[6:7]<b style="margin: 20px;">CNF1</b> (def=0x1)    //    Port n.1 configuration bits
</li>
<li class="content">
[8:9]<b style="margin: 20px;">MODE2</b> (def=0x0)    //    Port n.2 mode bits
</li>
<li class="content">
[10:11]<b style="margin: 20px;">CNF2</b> (def=0x1)    //    Port n.2 configuration bits
</li>
<li class="content">
[12:13]<b style="margin: 20px;">MODE3</b> (def=0x0)    //    Port n.3 mode bits
</li>
<li class="content">
[14:15]<b style="margin: 20px;">CNF3</b> (def=0x1)    //    Port n.3 configuration bits
</li>
<li class="content">
[16:17]<b style="margin: 20px;">MODE4</b> (def=0x0)    //    Port n.4 mode bits
</li>
<li class="content">
[18:19]<b style="margin: 20px;">CNF4</b> (def=0x1)    //    Port n.4 configuration bits
</li>
<li class="content">
[20:21]<b style="margin: 20px;">MODE5</b> (def=0x0)    //    Port n.5 mode bits
</li>
<li class="content">
[22:23]<b style="margin: 20px;">CNF5</b> (def=0x1)    //    Port n.5 configuration bits
</li>
<li class="content">
[24:25]<b style="margin: 20px;">MODE6</b> (def=0x0)    //    Port n.6 mode bits
</li>
<li class="content">
[26:27]<b style="margin: 20px;">CNF6</b> (def=0x1)    //    Port n.6 configuration bits
</li>
<li class="content">
[28:29]<b style="margin: 20px;">MODE7</b> (def=0x0)    //    Port n.7 mode bits
</li>
<li class="content">
[30:31]<b style="margin: 20px;">CNF7</b> (def=0x1)    //    Port n.7 configuration bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40011004<b style="margin: 20px;">CFGHR</b>//   Port configuration register high (GPIOn_CFGHR)</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">MODE8</b> (def=0x0)    //    Port n.8 mode bits
</li>
<li class="content">
[2:3]<b style="margin: 20px;">CNF8</b> (def=0x1)    //    Port n.8 configuration bits
</li>
<li class="content">
[4:5]<b style="margin: 20px;">MODE9</b> (def=0x0)    //    Port n.9 mode bits
</li>
<li class="content">
[6:7]<b style="margin: 20px;">CNF9</b> (def=0x1)    //    Port n.9 configuration bits
</li>
<li class="content">
[8:9]<b style="margin: 20px;">MODE10</b> (def=0x0)    //    Port n.10 mode bits
</li>
<li class="content">
[10:11]<b style="margin: 20px;">CNF10</b> (def=0x1)    //    Port n.10 configuration bits
</li>
<li class="content">
[12:13]<b style="margin: 20px;">MODE11</b> (def=0x0)    //    Port n.11 mode bits
</li>
<li class="content">
[14:15]<b style="margin: 20px;">CNF11</b> (def=0x1)    //    Port n.11 configuration bits
</li>
<li class="content">
[16:17]<b style="margin: 20px;">MODE12</b> (def=0x0)    //    Port n.12 mode bits
</li>
<li class="content">
[18:19]<b style="margin: 20px;">CNF12</b> (def=0x1)    //    Port n.12 configuration bits
</li>
<li class="content">
[20:21]<b style="margin: 20px;">MODE13</b> (def=0x0)    //    Port n.13 mode bits
</li>
<li class="content">
[22:23]<b style="margin: 20px;">CNF13</b> (def=0x1)    //    Port n.13 configuration bits
</li>
<li class="content">
[24:25]<b style="margin: 20px;">MODE14</b> (def=0x0)    //    Port n.14 mode bits
</li>
<li class="content">
[26:27]<b style="margin: 20px;">CNF14</b> (def=0x1)    //    Port n.14 configuration bits
</li>
<li class="content">
[28:29]<b style="margin: 20px;">MODE15</b> (def=0x0)    //    Port n.15 mode bits
</li>
<li class="content">
[30:31]<b style="margin: 20px;">CNF15</b> (def=0x1)    //    Port n.15 configuration bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40011008<b style="margin: 20px;">INDR</b>//   Port input data register (GPIOn_INDR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IDR0</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[1]<b style="margin: 20px;">IDR1</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[2]<b style="margin: 20px;">IDR2</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[3]<b style="margin: 20px;">IDR3</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[4]<b style="margin: 20px;">IDR4</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[5]<b style="margin: 20px;">IDR5</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[6]<b style="margin: 20px;">IDR6</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[7]<b style="margin: 20px;">IDR7</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[8]<b style="margin: 20px;">IDR8</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[9]<b style="margin: 20px;">IDR9</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[10]<b style="margin: 20px;">IDR10</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[11]<b style="margin: 20px;">IDR11</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[12]<b style="margin: 20px;">IDR12</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[13]<b style="margin: 20px;">IDR13</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[14]<b style="margin: 20px;">IDR14</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[15]<b style="margin: 20px;">IDR15</b> (def=0x0)    //    Port input data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001100C<b style="margin: 20px;">OUTDR</b>//   Port output data register (GPIOn_OUTDR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">ODR0</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[1]<b style="margin: 20px;">ODR1</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[2]<b style="margin: 20px;">ODR2</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[3]<b style="margin: 20px;">ODR3</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[4]<b style="margin: 20px;">ODR4</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[5]<b style="margin: 20px;">ODR5</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[6]<b style="margin: 20px;">ODR6</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[7]<b style="margin: 20px;">ODR7</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[8]<b style="margin: 20px;">ODR8</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[9]<b style="margin: 20px;">ODR9</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[10]<b style="margin: 20px;">ODR10</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[11]<b style="margin: 20px;">ODR11</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[12]<b style="margin: 20px;">ODR12</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[13]<b style="margin: 20px;">ODR13</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[14]<b style="margin: 20px;">ODR14</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[15]<b style="margin: 20px;">ODR15</b> (def=0x0)    //    Port output data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40011010<b style="margin: 20px;">BSHR</b>//   Port bit set/reset register (GPIOn_BSHR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">BS0</b> (def=0x0)    //    Set bit 0
</li>
<li class="content">
[1]<b style="margin: 20px;">BS1</b> (def=0x0)    //    Set bit 1
</li>
<li class="content">
[2]<b style="margin: 20px;">BS2</b> (def=0x0)    //    Set bit 1
</li>
<li class="content">
[3]<b style="margin: 20px;">BS3</b> (def=0x0)    //    Set bit 3
</li>
<li class="content">
[4]<b style="margin: 20px;">BS4</b> (def=0x0)    //    Set bit 4
</li>
<li class="content">
[5]<b style="margin: 20px;">BS5</b> (def=0x0)    //    Set bit 5
</li>
<li class="content">
[6]<b style="margin: 20px;">BS6</b> (def=0x0)    //    Set bit 6
</li>
<li class="content">
[7]<b style="margin: 20px;">BS7</b> (def=0x0)    //    Set bit 7
</li>
<li class="content">
[8]<b style="margin: 20px;">BS8</b> (def=0x0)    //    Set bit 8
</li>
<li class="content">
[9]<b style="margin: 20px;">BS9</b> (def=0x0)    //    Set bit 9
</li>
<li class="content">
[10]<b style="margin: 20px;">BS10</b> (def=0x0)    //    Set bit 10
</li>
<li class="content">
[11]<b style="margin: 20px;">BS11</b> (def=0x0)    //    Set bit 11
</li>
<li class="content">
[12]<b style="margin: 20px;">BS12</b> (def=0x0)    //    Set bit 12
</li>
<li class="content">
[13]<b style="margin: 20px;">BS13</b> (def=0x0)    //    Set bit 13
</li>
<li class="content">
[14]<b style="margin: 20px;">BS14</b> (def=0x0)    //    Set bit 14
</li>
<li class="content">
[15]<b style="margin: 20px;">BS15</b> (def=0x0)    //    Set bit 15
</li>
<li class="content">
[16]<b style="margin: 20px;">BR0</b> (def=0x0)    //    Reset bit 0
</li>
<li class="content">
[17]<b style="margin: 20px;">BR1</b> (def=0x0)    //    Reset bit 1
</li>
<li class="content">
[18]<b style="margin: 20px;">BR2</b> (def=0x0)    //    Reset bit 2
</li>
<li class="content">
[19]<b style="margin: 20px;">BR3</b> (def=0x0)    //    Reset bit 3
</li>
<li class="content">
[20]<b style="margin: 20px;">BR4</b> (def=0x0)    //    Reset bit 4
</li>
<li class="content">
[21]<b style="margin: 20px;">BR5</b> (def=0x0)    //    Reset bit 5
</li>
<li class="content">
[22]<b style="margin: 20px;">BR6</b> (def=0x0)    //    Reset bit 6
</li>
<li class="content">
[23]<b style="margin: 20px;">BR7</b> (def=0x0)    //    Reset bit 7
</li>
<li class="content">
[24]<b style="margin: 20px;">BR8</b> (def=0x0)    //    Reset bit 8
</li>
<li class="content">
[25]<b style="margin: 20px;">BR9</b> (def=0x0)    //    Reset bit 9
</li>
<li class="content">
[26]<b style="margin: 20px;">BR10</b> (def=0x0)    //    Reset bit 10
</li>
<li class="content">
[27]<b style="margin: 20px;">BR11</b> (def=0x0)    //    Reset bit 11
</li>
<li class="content">
[28]<b style="margin: 20px;">BR12</b> (def=0x0)    //    Reset bit 12
</li>
<li class="content">
[29]<b style="margin: 20px;">BR13</b> (def=0x0)    //    Reset bit 13
</li>
<li class="content">
[30]<b style="margin: 20px;">BR14</b> (def=0x0)    //    Reset bit 14
</li>
<li class="content">
[31]<b style="margin: 20px;">BR15</b> (def=0x0)    //    Reset bit 15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40011014<b style="margin: 20px;">BCR</b>//   Port bit reset register (GPIOn_BCR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">BR0</b> (def=0x0)    //    Reset bit 0
</li>
<li class="content">
[1]<b style="margin: 20px;">BR1</b> (def=0x0)    //    Reset bit 1
</li>
<li class="content">
[2]<b style="margin: 20px;">BR2</b> (def=0x0)    //    Reset bit 1
</li>
<li class="content">
[3]<b style="margin: 20px;">BR3</b> (def=0x0)    //    Reset bit 3
</li>
<li class="content">
[4]<b style="margin: 20px;">BR4</b> (def=0x0)    //    Reset bit 4
</li>
<li class="content">
[5]<b style="margin: 20px;">BR5</b> (def=0x0)    //    Reset bit 5
</li>
<li class="content">
[6]<b style="margin: 20px;">BR6</b> (def=0x0)    //    Reset bit 6
</li>
<li class="content">
[7]<b style="margin: 20px;">BR7</b> (def=0x0)    //    Reset bit 7
</li>
<li class="content">
[8]<b style="margin: 20px;">BR8</b> (def=0x0)    //    Reset bit 8
</li>
<li class="content">
[9]<b style="margin: 20px;">BR9</b> (def=0x0)    //    Reset bit 9
</li>
<li class="content">
[10]<b style="margin: 20px;">BR10</b> (def=0x0)    //    Reset bit 10
</li>
<li class="content">
[11]<b style="margin: 20px;">BR11</b> (def=0x0)    //    Reset bit 11
</li>
<li class="content">
[12]<b style="margin: 20px;">BR12</b> (def=0x0)    //    Reset bit 12
</li>
<li class="content">
[13]<b style="margin: 20px;">BR13</b> (def=0x0)    //    Reset bit 13
</li>
<li class="content">
[14]<b style="margin: 20px;">BR14</b> (def=0x0)    //    Reset bit 14
</li>
<li class="content">
[15]<b style="margin: 20px;">BR15</b> (def=0x0)    //    Reset bit 15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40011018<b style="margin: 20px;">LCKR</b>//   Port configuration lock register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">LCK0</b> (def=0x0)    //    Port A Lock bit 0
</li>
<li class="content">
[1]<b style="margin: 20px;">LCK1</b> (def=0x0)    //    Port A Lock bit 1
</li>
<li class="content">
[2]<b style="margin: 20px;">LCK2</b> (def=0x0)    //    Port A Lock bit 2
</li>
<li class="content">
[3]<b style="margin: 20px;">LCK3</b> (def=0x0)    //    Port A Lock bit 3
</li>
<li class="content">
[4]<b style="margin: 20px;">LCK4</b> (def=0x0)    //    Port A Lock bit 4
</li>
<li class="content">
[5]<b style="margin: 20px;">LCK5</b> (def=0x0)    //    Port A Lock bit 5
</li>
<li class="content">
[6]<b style="margin: 20px;">LCK6</b> (def=0x0)    //    Port A Lock bit 6
</li>
<li class="content">
[7]<b style="margin: 20px;">LCK7</b> (def=0x0)    //    Port A Lock bit 7
</li>
<li class="content">
[8]<b style="margin: 20px;">LCK8</b> (def=0x0)    //    Port A Lock bit 8
</li>
<li class="content">
[9]<b style="margin: 20px;">LCK9</b> (def=0x0)    //    Port A Lock bit 9
</li>
<li class="content">
[10]<b style="margin: 20px;">LCK10</b> (def=0x0)    //    Port A Lock bit 10
</li>
<li class="content">
[11]<b style="margin: 20px;">LCK11</b> (def=0x0)    //    Port A Lock bit 11
</li>
<li class="content">
[12]<b style="margin: 20px;">LCK12</b> (def=0x0)    //    Port A Lock bit 12
</li>
<li class="content">
[13]<b style="margin: 20px;">LCK13</b> (def=0x0)    //    Port A Lock bit 13
</li>
<li class="content">
[14]<b style="margin: 20px;">LCK14</b> (def=0x0)    //    Port A Lock bit 14
</li>
<li class="content">
[15]<b style="margin: 20px;">LCK15</b> (def=0x0)    //    Port A Lock bit 15
</li>
<li class="content">
[16]<b style="margin: 20px;">LCKK</b> (def=0x0)    //    Lock key
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40011400<b style="margin: 20px;">GPIOD</b>// </summary>
<ul>
<li class="content"><details><summary>0x40011400<b style="margin: 20px;">CFGLR</b>//   Port configuration register low (GPIOn_CFGLR)</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">MODE0</b> (def=0x0)    //    Port n.0 mode bits
</li>
<li class="content">
[2:3]<b style="margin: 20px;">CNF0</b> (def=0x1)    //    Port n.0 configuration bits
</li>
<li class="content">
[4:5]<b style="margin: 20px;">MODE1</b> (def=0x0)    //    Port n.1 mode bits
</li>
<li class="content">
[6:7]<b style="margin: 20px;">CNF1</b> (def=0x1)    //    Port n.1 configuration bits
</li>
<li class="content">
[8:9]<b style="margin: 20px;">MODE2</b> (def=0x0)    //    Port n.2 mode bits
</li>
<li class="content">
[10:11]<b style="margin: 20px;">CNF2</b> (def=0x1)    //    Port n.2 configuration bits
</li>
<li class="content">
[12:13]<b style="margin: 20px;">MODE3</b> (def=0x0)    //    Port n.3 mode bits
</li>
<li class="content">
[14:15]<b style="margin: 20px;">CNF3</b> (def=0x1)    //    Port n.3 configuration bits
</li>
<li class="content">
[16:17]<b style="margin: 20px;">MODE4</b> (def=0x0)    //    Port n.4 mode bits
</li>
<li class="content">
[18:19]<b style="margin: 20px;">CNF4</b> (def=0x1)    //    Port n.4 configuration bits
</li>
<li class="content">
[20:21]<b style="margin: 20px;">MODE5</b> (def=0x0)    //    Port n.5 mode bits
</li>
<li class="content">
[22:23]<b style="margin: 20px;">CNF5</b> (def=0x1)    //    Port n.5 configuration bits
</li>
<li class="content">
[24:25]<b style="margin: 20px;">MODE6</b> (def=0x0)    //    Port n.6 mode bits
</li>
<li class="content">
[26:27]<b style="margin: 20px;">CNF6</b> (def=0x1)    //    Port n.6 configuration bits
</li>
<li class="content">
[28:29]<b style="margin: 20px;">MODE7</b> (def=0x0)    //    Port n.7 mode bits
</li>
<li class="content">
[30:31]<b style="margin: 20px;">CNF7</b> (def=0x1)    //    Port n.7 configuration bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40011404<b style="margin: 20px;">CFGHR</b>//   Port configuration register high (GPIOn_CFGHR)</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">MODE8</b> (def=0x0)    //    Port n.8 mode bits
</li>
<li class="content">
[2:3]<b style="margin: 20px;">CNF8</b> (def=0x1)    //    Port n.8 configuration bits
</li>
<li class="content">
[4:5]<b style="margin: 20px;">MODE9</b> (def=0x0)    //    Port n.9 mode bits
</li>
<li class="content">
[6:7]<b style="margin: 20px;">CNF9</b> (def=0x1)    //    Port n.9 configuration bits
</li>
<li class="content">
[8:9]<b style="margin: 20px;">MODE10</b> (def=0x0)    //    Port n.10 mode bits
</li>
<li class="content">
[10:11]<b style="margin: 20px;">CNF10</b> (def=0x1)    //    Port n.10 configuration bits
</li>
<li class="content">
[12:13]<b style="margin: 20px;">MODE11</b> (def=0x0)    //    Port n.11 mode bits
</li>
<li class="content">
[14:15]<b style="margin: 20px;">CNF11</b> (def=0x1)    //    Port n.11 configuration bits
</li>
<li class="content">
[16:17]<b style="margin: 20px;">MODE12</b> (def=0x0)    //    Port n.12 mode bits
</li>
<li class="content">
[18:19]<b style="margin: 20px;">CNF12</b> (def=0x1)    //    Port n.12 configuration bits
</li>
<li class="content">
[20:21]<b style="margin: 20px;">MODE13</b> (def=0x0)    //    Port n.13 mode bits
</li>
<li class="content">
[22:23]<b style="margin: 20px;">CNF13</b> (def=0x1)    //    Port n.13 configuration bits
</li>
<li class="content">
[24:25]<b style="margin: 20px;">MODE14</b> (def=0x0)    //    Port n.14 mode bits
</li>
<li class="content">
[26:27]<b style="margin: 20px;">CNF14</b> (def=0x1)    //    Port n.14 configuration bits
</li>
<li class="content">
[28:29]<b style="margin: 20px;">MODE15</b> (def=0x0)    //    Port n.15 mode bits
</li>
<li class="content">
[30:31]<b style="margin: 20px;">CNF15</b> (def=0x1)    //    Port n.15 configuration bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40011408<b style="margin: 20px;">INDR</b>//   Port input data register (GPIOn_INDR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IDR0</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[1]<b style="margin: 20px;">IDR1</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[2]<b style="margin: 20px;">IDR2</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[3]<b style="margin: 20px;">IDR3</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[4]<b style="margin: 20px;">IDR4</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[5]<b style="margin: 20px;">IDR5</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[6]<b style="margin: 20px;">IDR6</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[7]<b style="margin: 20px;">IDR7</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[8]<b style="margin: 20px;">IDR8</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[9]<b style="margin: 20px;">IDR9</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[10]<b style="margin: 20px;">IDR10</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[11]<b style="margin: 20px;">IDR11</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[12]<b style="margin: 20px;">IDR12</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[13]<b style="margin: 20px;">IDR13</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[14]<b style="margin: 20px;">IDR14</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[15]<b style="margin: 20px;">IDR15</b> (def=0x0)    //    Port input data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001140C<b style="margin: 20px;">OUTDR</b>//   Port output data register (GPIOn_OUTDR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">ODR0</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[1]<b style="margin: 20px;">ODR1</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[2]<b style="margin: 20px;">ODR2</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[3]<b style="margin: 20px;">ODR3</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[4]<b style="margin: 20px;">ODR4</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[5]<b style="margin: 20px;">ODR5</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[6]<b style="margin: 20px;">ODR6</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[7]<b style="margin: 20px;">ODR7</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[8]<b style="margin: 20px;">ODR8</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[9]<b style="margin: 20px;">ODR9</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[10]<b style="margin: 20px;">ODR10</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[11]<b style="margin: 20px;">ODR11</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[12]<b style="margin: 20px;">ODR12</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[13]<b style="margin: 20px;">ODR13</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[14]<b style="margin: 20px;">ODR14</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[15]<b style="margin: 20px;">ODR15</b> (def=0x0)    //    Port output data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40011410<b style="margin: 20px;">BSHR</b>//   Port bit set/reset register (GPIOn_BSHR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">BS0</b> (def=0x0)    //    Set bit 0
</li>
<li class="content">
[1]<b style="margin: 20px;">BS1</b> (def=0x0)    //    Set bit 1
</li>
<li class="content">
[2]<b style="margin: 20px;">BS2</b> (def=0x0)    //    Set bit 1
</li>
<li class="content">
[3]<b style="margin: 20px;">BS3</b> (def=0x0)    //    Set bit 3
</li>
<li class="content">
[4]<b style="margin: 20px;">BS4</b> (def=0x0)    //    Set bit 4
</li>
<li class="content">
[5]<b style="margin: 20px;">BS5</b> (def=0x0)    //    Set bit 5
</li>
<li class="content">
[6]<b style="margin: 20px;">BS6</b> (def=0x0)    //    Set bit 6
</li>
<li class="content">
[7]<b style="margin: 20px;">BS7</b> (def=0x0)    //    Set bit 7
</li>
<li class="content">
[8]<b style="margin: 20px;">BS8</b> (def=0x0)    //    Set bit 8
</li>
<li class="content">
[9]<b style="margin: 20px;">BS9</b> (def=0x0)    //    Set bit 9
</li>
<li class="content">
[10]<b style="margin: 20px;">BS10</b> (def=0x0)    //    Set bit 10
</li>
<li class="content">
[11]<b style="margin: 20px;">BS11</b> (def=0x0)    //    Set bit 11
</li>
<li class="content">
[12]<b style="margin: 20px;">BS12</b> (def=0x0)    //    Set bit 12
</li>
<li class="content">
[13]<b style="margin: 20px;">BS13</b> (def=0x0)    //    Set bit 13
</li>
<li class="content">
[14]<b style="margin: 20px;">BS14</b> (def=0x0)    //    Set bit 14
</li>
<li class="content">
[15]<b style="margin: 20px;">BS15</b> (def=0x0)    //    Set bit 15
</li>
<li class="content">
[16]<b style="margin: 20px;">BR0</b> (def=0x0)    //    Reset bit 0
</li>
<li class="content">
[17]<b style="margin: 20px;">BR1</b> (def=0x0)    //    Reset bit 1
</li>
<li class="content">
[18]<b style="margin: 20px;">BR2</b> (def=0x0)    //    Reset bit 2
</li>
<li class="content">
[19]<b style="margin: 20px;">BR3</b> (def=0x0)    //    Reset bit 3
</li>
<li class="content">
[20]<b style="margin: 20px;">BR4</b> (def=0x0)    //    Reset bit 4
</li>
<li class="content">
[21]<b style="margin: 20px;">BR5</b> (def=0x0)    //    Reset bit 5
</li>
<li class="content">
[22]<b style="margin: 20px;">BR6</b> (def=0x0)    //    Reset bit 6
</li>
<li class="content">
[23]<b style="margin: 20px;">BR7</b> (def=0x0)    //    Reset bit 7
</li>
<li class="content">
[24]<b style="margin: 20px;">BR8</b> (def=0x0)    //    Reset bit 8
</li>
<li class="content">
[25]<b style="margin: 20px;">BR9</b> (def=0x0)    //    Reset bit 9
</li>
<li class="content">
[26]<b style="margin: 20px;">BR10</b> (def=0x0)    //    Reset bit 10
</li>
<li class="content">
[27]<b style="margin: 20px;">BR11</b> (def=0x0)    //    Reset bit 11
</li>
<li class="content">
[28]<b style="margin: 20px;">BR12</b> (def=0x0)    //    Reset bit 12
</li>
<li class="content">
[29]<b style="margin: 20px;">BR13</b> (def=0x0)    //    Reset bit 13
</li>
<li class="content">
[30]<b style="margin: 20px;">BR14</b> (def=0x0)    //    Reset bit 14
</li>
<li class="content">
[31]<b style="margin: 20px;">BR15</b> (def=0x0)    //    Reset bit 15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40011414<b style="margin: 20px;">BCR</b>//   Port bit reset register (GPIOn_BCR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">BR0</b> (def=0x0)    //    Reset bit 0
</li>
<li class="content">
[1]<b style="margin: 20px;">BR1</b> (def=0x0)    //    Reset bit 1
</li>
<li class="content">
[2]<b style="margin: 20px;">BR2</b> (def=0x0)    //    Reset bit 1
</li>
<li class="content">
[3]<b style="margin: 20px;">BR3</b> (def=0x0)    //    Reset bit 3
</li>
<li class="content">
[4]<b style="margin: 20px;">BR4</b> (def=0x0)    //    Reset bit 4
</li>
<li class="content">
[5]<b style="margin: 20px;">BR5</b> (def=0x0)    //    Reset bit 5
</li>
<li class="content">
[6]<b style="margin: 20px;">BR6</b> (def=0x0)    //    Reset bit 6
</li>
<li class="content">
[7]<b style="margin: 20px;">BR7</b> (def=0x0)    //    Reset bit 7
</li>
<li class="content">
[8]<b style="margin: 20px;">BR8</b> (def=0x0)    //    Reset bit 8
</li>
<li class="content">
[9]<b style="margin: 20px;">BR9</b> (def=0x0)    //    Reset bit 9
</li>
<li class="content">
[10]<b style="margin: 20px;">BR10</b> (def=0x0)    //    Reset bit 10
</li>
<li class="content">
[11]<b style="margin: 20px;">BR11</b> (def=0x0)    //    Reset bit 11
</li>
<li class="content">
[12]<b style="margin: 20px;">BR12</b> (def=0x0)    //    Reset bit 12
</li>
<li class="content">
[13]<b style="margin: 20px;">BR13</b> (def=0x0)    //    Reset bit 13
</li>
<li class="content">
[14]<b style="margin: 20px;">BR14</b> (def=0x0)    //    Reset bit 14
</li>
<li class="content">
[15]<b style="margin: 20px;">BR15</b> (def=0x0)    //    Reset bit 15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40011418<b style="margin: 20px;">LCKR</b>//   Port configuration lock register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">LCK0</b> (def=0x0)    //    Port A Lock bit 0
</li>
<li class="content">
[1]<b style="margin: 20px;">LCK1</b> (def=0x0)    //    Port A Lock bit 1
</li>
<li class="content">
[2]<b style="margin: 20px;">LCK2</b> (def=0x0)    //    Port A Lock bit 2
</li>
<li class="content">
[3]<b style="margin: 20px;">LCK3</b> (def=0x0)    //    Port A Lock bit 3
</li>
<li class="content">
[4]<b style="margin: 20px;">LCK4</b> (def=0x0)    //    Port A Lock bit 4
</li>
<li class="content">
[5]<b style="margin: 20px;">LCK5</b> (def=0x0)    //    Port A Lock bit 5
</li>
<li class="content">
[6]<b style="margin: 20px;">LCK6</b> (def=0x0)    //    Port A Lock bit 6
</li>
<li class="content">
[7]<b style="margin: 20px;">LCK7</b> (def=0x0)    //    Port A Lock bit 7
</li>
<li class="content">
[8]<b style="margin: 20px;">LCK8</b> (def=0x0)    //    Port A Lock bit 8
</li>
<li class="content">
[9]<b style="margin: 20px;">LCK9</b> (def=0x0)    //    Port A Lock bit 9
</li>
<li class="content">
[10]<b style="margin: 20px;">LCK10</b> (def=0x0)    //    Port A Lock bit 10
</li>
<li class="content">
[11]<b style="margin: 20px;">LCK11</b> (def=0x0)    //    Port A Lock bit 11
</li>
<li class="content">
[12]<b style="margin: 20px;">LCK12</b> (def=0x0)    //    Port A Lock bit 12
</li>
<li class="content">
[13]<b style="margin: 20px;">LCK13</b> (def=0x0)    //    Port A Lock bit 13
</li>
<li class="content">
[14]<b style="margin: 20px;">LCK14</b> (def=0x0)    //    Port A Lock bit 14
</li>
<li class="content">
[15]<b style="margin: 20px;">LCK15</b> (def=0x0)    //    Port A Lock bit 15
</li>
<li class="content">
[16]<b style="margin: 20px;">LCKK</b> (def=0x0)    //    Lock key
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40011800<b style="margin: 20px;">GPIOE</b>// </summary>
<ul>
<li class="content"><details><summary>0x40011800<b style="margin: 20px;">CFGLR</b>//   Port configuration register low (GPIOn_CFGLR)</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">MODE0</b> (def=0x0)    //    Port n.0 mode bits
</li>
<li class="content">
[2:3]<b style="margin: 20px;">CNF0</b> (def=0x1)    //    Port n.0 configuration bits
</li>
<li class="content">
[4:5]<b style="margin: 20px;">MODE1</b> (def=0x0)    //    Port n.1 mode bits
</li>
<li class="content">
[6:7]<b style="margin: 20px;">CNF1</b> (def=0x1)    //    Port n.1 configuration bits
</li>
<li class="content">
[8:9]<b style="margin: 20px;">MODE2</b> (def=0x0)    //    Port n.2 mode bits
</li>
<li class="content">
[10:11]<b style="margin: 20px;">CNF2</b> (def=0x1)    //    Port n.2 configuration bits
</li>
<li class="content">
[12:13]<b style="margin: 20px;">MODE3</b> (def=0x0)    //    Port n.3 mode bits
</li>
<li class="content">
[14:15]<b style="margin: 20px;">CNF3</b> (def=0x1)    //    Port n.3 configuration bits
</li>
<li class="content">
[16:17]<b style="margin: 20px;">MODE4</b> (def=0x0)    //    Port n.4 mode bits
</li>
<li class="content">
[18:19]<b style="margin: 20px;">CNF4</b> (def=0x1)    //    Port n.4 configuration bits
</li>
<li class="content">
[20:21]<b style="margin: 20px;">MODE5</b> (def=0x0)    //    Port n.5 mode bits
</li>
<li class="content">
[22:23]<b style="margin: 20px;">CNF5</b> (def=0x1)    //    Port n.5 configuration bits
</li>
<li class="content">
[24:25]<b style="margin: 20px;">MODE6</b> (def=0x0)    //    Port n.6 mode bits
</li>
<li class="content">
[26:27]<b style="margin: 20px;">CNF6</b> (def=0x1)    //    Port n.6 configuration bits
</li>
<li class="content">
[28:29]<b style="margin: 20px;">MODE7</b> (def=0x0)    //    Port n.7 mode bits
</li>
<li class="content">
[30:31]<b style="margin: 20px;">CNF7</b> (def=0x1)    //    Port n.7 configuration bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40011804<b style="margin: 20px;">CFGHR</b>//   Port configuration register high (GPIOn_CFGHR)</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">MODE8</b> (def=0x0)    //    Port n.8 mode bits
</li>
<li class="content">
[2:3]<b style="margin: 20px;">CNF8</b> (def=0x1)    //    Port n.8 configuration bits
</li>
<li class="content">
[4:5]<b style="margin: 20px;">MODE9</b> (def=0x0)    //    Port n.9 mode bits
</li>
<li class="content">
[6:7]<b style="margin: 20px;">CNF9</b> (def=0x1)    //    Port n.9 configuration bits
</li>
<li class="content">
[8:9]<b style="margin: 20px;">MODE10</b> (def=0x0)    //    Port n.10 mode bits
</li>
<li class="content">
[10:11]<b style="margin: 20px;">CNF10</b> (def=0x1)    //    Port n.10 configuration bits
</li>
<li class="content">
[12:13]<b style="margin: 20px;">MODE11</b> (def=0x0)    //    Port n.11 mode bits
</li>
<li class="content">
[14:15]<b style="margin: 20px;">CNF11</b> (def=0x1)    //    Port n.11 configuration bits
</li>
<li class="content">
[16:17]<b style="margin: 20px;">MODE12</b> (def=0x0)    //    Port n.12 mode bits
</li>
<li class="content">
[18:19]<b style="margin: 20px;">CNF12</b> (def=0x1)    //    Port n.12 configuration bits
</li>
<li class="content">
[20:21]<b style="margin: 20px;">MODE13</b> (def=0x0)    //    Port n.13 mode bits
</li>
<li class="content">
[22:23]<b style="margin: 20px;">CNF13</b> (def=0x1)    //    Port n.13 configuration bits
</li>
<li class="content">
[24:25]<b style="margin: 20px;">MODE14</b> (def=0x0)    //    Port n.14 mode bits
</li>
<li class="content">
[26:27]<b style="margin: 20px;">CNF14</b> (def=0x1)    //    Port n.14 configuration bits
</li>
<li class="content">
[28:29]<b style="margin: 20px;">MODE15</b> (def=0x0)    //    Port n.15 mode bits
</li>
<li class="content">
[30:31]<b style="margin: 20px;">CNF15</b> (def=0x1)    //    Port n.15 configuration bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40011808<b style="margin: 20px;">INDR</b>//   Port input data register (GPIOn_INDR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IDR0</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[1]<b style="margin: 20px;">IDR1</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[2]<b style="margin: 20px;">IDR2</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[3]<b style="margin: 20px;">IDR3</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[4]<b style="margin: 20px;">IDR4</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[5]<b style="margin: 20px;">IDR5</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[6]<b style="margin: 20px;">IDR6</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[7]<b style="margin: 20px;">IDR7</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[8]<b style="margin: 20px;">IDR8</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[9]<b style="margin: 20px;">IDR9</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[10]<b style="margin: 20px;">IDR10</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[11]<b style="margin: 20px;">IDR11</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[12]<b style="margin: 20px;">IDR12</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[13]<b style="margin: 20px;">IDR13</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[14]<b style="margin: 20px;">IDR14</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[15]<b style="margin: 20px;">IDR15</b> (def=0x0)    //    Port input data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001180C<b style="margin: 20px;">OUTDR</b>//   Port output data register (GPIOn_OUTDR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">ODR0</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[1]<b style="margin: 20px;">ODR1</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[2]<b style="margin: 20px;">ODR2</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[3]<b style="margin: 20px;">ODR3</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[4]<b style="margin: 20px;">ODR4</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[5]<b style="margin: 20px;">ODR5</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[6]<b style="margin: 20px;">ODR6</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[7]<b style="margin: 20px;">ODR7</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[8]<b style="margin: 20px;">ODR8</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[9]<b style="margin: 20px;">ODR9</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[10]<b style="margin: 20px;">ODR10</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[11]<b style="margin: 20px;">ODR11</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[12]<b style="margin: 20px;">ODR12</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[13]<b style="margin: 20px;">ODR13</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[14]<b style="margin: 20px;">ODR14</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[15]<b style="margin: 20px;">ODR15</b> (def=0x0)    //    Port output data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40011810<b style="margin: 20px;">BSHR</b>//   Port bit set/reset register (GPIOn_BSHR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">BS0</b> (def=0x0)    //    Set bit 0
</li>
<li class="content">
[1]<b style="margin: 20px;">BS1</b> (def=0x0)    //    Set bit 1
</li>
<li class="content">
[2]<b style="margin: 20px;">BS2</b> (def=0x0)    //    Set bit 1
</li>
<li class="content">
[3]<b style="margin: 20px;">BS3</b> (def=0x0)    //    Set bit 3
</li>
<li class="content">
[4]<b style="margin: 20px;">BS4</b> (def=0x0)    //    Set bit 4
</li>
<li class="content">
[5]<b style="margin: 20px;">BS5</b> (def=0x0)    //    Set bit 5
</li>
<li class="content">
[6]<b style="margin: 20px;">BS6</b> (def=0x0)    //    Set bit 6
</li>
<li class="content">
[7]<b style="margin: 20px;">BS7</b> (def=0x0)    //    Set bit 7
</li>
<li class="content">
[8]<b style="margin: 20px;">BS8</b> (def=0x0)    //    Set bit 8
</li>
<li class="content">
[9]<b style="margin: 20px;">BS9</b> (def=0x0)    //    Set bit 9
</li>
<li class="content">
[10]<b style="margin: 20px;">BS10</b> (def=0x0)    //    Set bit 10
</li>
<li class="content">
[11]<b style="margin: 20px;">BS11</b> (def=0x0)    //    Set bit 11
</li>
<li class="content">
[12]<b style="margin: 20px;">BS12</b> (def=0x0)    //    Set bit 12
</li>
<li class="content">
[13]<b style="margin: 20px;">BS13</b> (def=0x0)    //    Set bit 13
</li>
<li class="content">
[14]<b style="margin: 20px;">BS14</b> (def=0x0)    //    Set bit 14
</li>
<li class="content">
[15]<b style="margin: 20px;">BS15</b> (def=0x0)    //    Set bit 15
</li>
<li class="content">
[16]<b style="margin: 20px;">BR0</b> (def=0x0)    //    Reset bit 0
</li>
<li class="content">
[17]<b style="margin: 20px;">BR1</b> (def=0x0)    //    Reset bit 1
</li>
<li class="content">
[18]<b style="margin: 20px;">BR2</b> (def=0x0)    //    Reset bit 2
</li>
<li class="content">
[19]<b style="margin: 20px;">BR3</b> (def=0x0)    //    Reset bit 3
</li>
<li class="content">
[20]<b style="margin: 20px;">BR4</b> (def=0x0)    //    Reset bit 4
</li>
<li class="content">
[21]<b style="margin: 20px;">BR5</b> (def=0x0)    //    Reset bit 5
</li>
<li class="content">
[22]<b style="margin: 20px;">BR6</b> (def=0x0)    //    Reset bit 6
</li>
<li class="content">
[23]<b style="margin: 20px;">BR7</b> (def=0x0)    //    Reset bit 7
</li>
<li class="content">
[24]<b style="margin: 20px;">BR8</b> (def=0x0)    //    Reset bit 8
</li>
<li class="content">
[25]<b style="margin: 20px;">BR9</b> (def=0x0)    //    Reset bit 9
</li>
<li class="content">
[26]<b style="margin: 20px;">BR10</b> (def=0x0)    //    Reset bit 10
</li>
<li class="content">
[27]<b style="margin: 20px;">BR11</b> (def=0x0)    //    Reset bit 11
</li>
<li class="content">
[28]<b style="margin: 20px;">BR12</b> (def=0x0)    //    Reset bit 12
</li>
<li class="content">
[29]<b style="margin: 20px;">BR13</b> (def=0x0)    //    Reset bit 13
</li>
<li class="content">
[30]<b style="margin: 20px;">BR14</b> (def=0x0)    //    Reset bit 14
</li>
<li class="content">
[31]<b style="margin: 20px;">BR15</b> (def=0x0)    //    Reset bit 15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40011814<b style="margin: 20px;">BCR</b>//   Port bit reset register (GPIOn_BCR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">BR0</b> (def=0x0)    //    Reset bit 0
</li>
<li class="content">
[1]<b style="margin: 20px;">BR1</b> (def=0x0)    //    Reset bit 1
</li>
<li class="content">
[2]<b style="margin: 20px;">BR2</b> (def=0x0)    //    Reset bit 1
</li>
<li class="content">
[3]<b style="margin: 20px;">BR3</b> (def=0x0)    //    Reset bit 3
</li>
<li class="content">
[4]<b style="margin: 20px;">BR4</b> (def=0x0)    //    Reset bit 4
</li>
<li class="content">
[5]<b style="margin: 20px;">BR5</b> (def=0x0)    //    Reset bit 5
</li>
<li class="content">
[6]<b style="margin: 20px;">BR6</b> (def=0x0)    //    Reset bit 6
</li>
<li class="content">
[7]<b style="margin: 20px;">BR7</b> (def=0x0)    //    Reset bit 7
</li>
<li class="content">
[8]<b style="margin: 20px;">BR8</b> (def=0x0)    //    Reset bit 8
</li>
<li class="content">
[9]<b style="margin: 20px;">BR9</b> (def=0x0)    //    Reset bit 9
</li>
<li class="content">
[10]<b style="margin: 20px;">BR10</b> (def=0x0)    //    Reset bit 10
</li>
<li class="content">
[11]<b style="margin: 20px;">BR11</b> (def=0x0)    //    Reset bit 11
</li>
<li class="content">
[12]<b style="margin: 20px;">BR12</b> (def=0x0)    //    Reset bit 12
</li>
<li class="content">
[13]<b style="margin: 20px;">BR13</b> (def=0x0)    //    Reset bit 13
</li>
<li class="content">
[14]<b style="margin: 20px;">BR14</b> (def=0x0)    //    Reset bit 14
</li>
<li class="content">
[15]<b style="margin: 20px;">BR15</b> (def=0x0)    //    Reset bit 15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40011818<b style="margin: 20px;">LCKR</b>//   Port configuration lock register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">LCK0</b> (def=0x0)    //    Port A Lock bit 0
</li>
<li class="content">
[1]<b style="margin: 20px;">LCK1</b> (def=0x0)    //    Port A Lock bit 1
</li>
<li class="content">
[2]<b style="margin: 20px;">LCK2</b> (def=0x0)    //    Port A Lock bit 2
</li>
<li class="content">
[3]<b style="margin: 20px;">LCK3</b> (def=0x0)    //    Port A Lock bit 3
</li>
<li class="content">
[4]<b style="margin: 20px;">LCK4</b> (def=0x0)    //    Port A Lock bit 4
</li>
<li class="content">
[5]<b style="margin: 20px;">LCK5</b> (def=0x0)    //    Port A Lock bit 5
</li>
<li class="content">
[6]<b style="margin: 20px;">LCK6</b> (def=0x0)    //    Port A Lock bit 6
</li>
<li class="content">
[7]<b style="margin: 20px;">LCK7</b> (def=0x0)    //    Port A Lock bit 7
</li>
<li class="content">
[8]<b style="margin: 20px;">LCK8</b> (def=0x0)    //    Port A Lock bit 8
</li>
<li class="content">
[9]<b style="margin: 20px;">LCK9</b> (def=0x0)    //    Port A Lock bit 9
</li>
<li class="content">
[10]<b style="margin: 20px;">LCK10</b> (def=0x0)    //    Port A Lock bit 10
</li>
<li class="content">
[11]<b style="margin: 20px;">LCK11</b> (def=0x0)    //    Port A Lock bit 11
</li>
<li class="content">
[12]<b style="margin: 20px;">LCK12</b> (def=0x0)    //    Port A Lock bit 12
</li>
<li class="content">
[13]<b style="margin: 20px;">LCK13</b> (def=0x0)    //    Port A Lock bit 13
</li>
<li class="content">
[14]<b style="margin: 20px;">LCK14</b> (def=0x0)    //    Port A Lock bit 14
</li>
<li class="content">
[15]<b style="margin: 20px;">LCK15</b> (def=0x0)    //    Port A Lock bit 15
</li>
<li class="content">
[16]<b style="margin: 20px;">LCKK</b> (def=0x0)    //    Lock key
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010000<b style="margin: 20px;">AFIO</b>// Alternate function I/O</summary>
<ul>
<li class="content"><details><summary>0x40010000<b style="margin: 20px;">ECR</b>//   Event Control Register (AFIO_ECR)</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">PIN</b> (def=0x0)    //    Pin selection
</li>
<li class="content">
[4:6]<b style="margin: 20px;">PORT</b> (def=0x0)    //    Port selection
</li>
<li class="content">
[7]<b style="margin: 20px;">EVOE</b> (def=0x0)    //    Event Output Enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010004<b style="margin: 20px;">PCFR</b>//   AF remap and debug I/O configuration register (AFIO_PCFR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SPI1RM</b> (def=0x0)    //    SPI1 remapping
</li>
<li class="content">
[1]<b style="margin: 20px;">I2C1RM</b> (def=0x0)    //    I2C1 remapping
</li>
<li class="content">
[2]<b style="margin: 20px;">USART1RM</b> (def=0x0)    //    USART1 remapping
</li>
<li class="content">
[3]<b style="margin: 20px;">USART2RM</b> (def=0x0)    //    USART2 remapping
</li>
<li class="content">
[4:5]<b style="margin: 20px;">USART3RM</b> (def=0x0)    //    USART3 remapping
</li>
<li class="content">
[6:7]<b style="margin: 20px;">TIM1RM</b> (def=0x0)    //    TIM1 remapping
</li>
<li class="content">
[8:9]<b style="margin: 20px;">TIM2RM</b> (def=0x0)    //    TIM2 remapping
</li>
<li class="content">
[10:11]<b style="margin: 20px;">TIM3RM</b> (def=0x0)    //    TIM3 remapping
</li>
<li class="content">
[12]<b style="margin: 20px;">TIM4RM</b> (def=0x0)    //    TIM4 remapping
</li>
<li class="content">
[13:14]<b style="margin: 20px;">CAN1RM</b> (def=0x0)    //    CAN1 remapping
</li>
<li class="content">
[15]<b style="margin: 20px;">PD01RM</b> (def=0x0)    //    Port D0/Port D1 mapping on OSCIN/OSCOUT
</li>
<li class="content">
[16]<b style="margin: 20px;">TIM5CH4RM</b> (def=0x0)    //    TIM5 channel4 internal remap
</li>
<li class="content">
[17]<b style="margin: 20px;">ADC1_ETRGINJ_RM</b> (def=0x0)    //    ADC 1 External trigger injected conversion remapping
</li>
<li class="content">
[18]<b style="margin: 20px;">ADC1_ETRGREG_RM</b> (def=0x0)    //    ADC 1 external trigger regular conversion remapping
</li>
<li class="content">
[19]<b style="margin: 20px;">ADC2_ETRGINJ_RM</b> (def=0x0)    //    ADC 2 External trigger injected conversion remapping
</li>
<li class="content">
[20]<b style="margin: 20px;">ADC2_ETRGREG_RM</b> (def=0x0)    //    ADC 2 external trigger regular conversion remapping
</li>
<li class="content">
[21]<b style="margin: 20px;">ETHRM</b> (def=0x0)    //    Ethernet remapping
</li>
<li class="content">
[22]<b style="margin: 20px;">CAN2RM</b> (def=0x0)    //    CAN2 remapping
</li>
<li class="content">
[23]<b style="margin: 20px;">MII_RMII_SEL</b> (def=0x0)    //    MII_RMII_SEL
</li>
<li class="content">
[24:26]<b style="margin: 20px;">SWCFG</b> (def=0x0)    //    Serial wire JTAG configuration
</li>
<li class="content">
[28]<b style="margin: 20px;">SPI3_RM</b> (def=0x0)    //    SPI3 remapping
</li>
<li class="content">
[29]<b style="margin: 20px;">TIM2ITRA_RM</b> (def=0x0)    //    TIM2 internally triggers 1 remapping
</li>
<li class="content">
[30]<b style="margin: 20px;">PTP_PPSP_RM</b> (def=0x0)    //    Ethernet PTP_PPS remapping
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010008<b style="margin: 20px;">EXTICR1</b>//   External interrupt configuration register 1 (AFIO_EXTICR1)</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">EXTI0</b> (def=0x0)    //    EXTI0 configuration
</li>
<li class="content">
[4:7]<b style="margin: 20px;">EXTI1</b> (def=0x0)    //    EXTI1 configuration
</li>
<li class="content">
[8:11]<b style="margin: 20px;">EXTI2</b> (def=0x0)    //    EXTI2 configuration
</li>
<li class="content">
[12:15]<b style="margin: 20px;">EXTI3</b> (def=0x0)    //    EXTI3 configuration
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001000C<b style="margin: 20px;">EXTICR2</b>//   External interrupt configuration register 2 (AFIO_EXTICR2)</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">EXTI4</b> (def=0x0)    //    EXTI4 configuration
</li>
<li class="content">
[4:7]<b style="margin: 20px;">EXTI5</b> (def=0x0)    //    EXTI5 configuration
</li>
<li class="content">
[8:11]<b style="margin: 20px;">EXTI6</b> (def=0x0)    //    EXTI6 configuration
</li>
<li class="content">
[12:15]<b style="margin: 20px;">EXTI7</b> (def=0x0)    //    EXTI7 configuration
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010010<b style="margin: 20px;">EXTICR3</b>//   External interrupt configuration register 3 (AFIO_EXTICR3)</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">EXTI8</b> (def=0x0)    //    EXTI8 configuration
</li>
<li class="content">
[4:7]<b style="margin: 20px;">EXTI9</b> (def=0x0)    //    EXTI9 configuration
</li>
<li class="content">
[8:11]<b style="margin: 20px;">EXTI10</b> (def=0x0)    //    EXTI10 configuration
</li>
<li class="content">
[12:15]<b style="margin: 20px;">EXTI11</b> (def=0x0)    //    EXTI11 configuration
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010014<b style="margin: 20px;">EXTICR4</b>//   External interrupt configuration register 4 (AFIO_EXTICR4)</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">EXTI12</b> (def=0x0)    //    EXTI12 configuration
</li>
<li class="content">
[4:7]<b style="margin: 20px;">EXTI13</b> (def=0x0)    //    EXTI13 configuration
</li>
<li class="content">
[8:11]<b style="margin: 20px;">EXTI14</b> (def=0x0)    //    EXTI14 configuration
</li>
<li class="content">
[12:15]<b style="margin: 20px;">EXTI15</b> (def=0x0)    //    EXTI15 configuration
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001001C<b style="margin: 20px;">PCFR2</b>//   AF remap and debug I/O configuration register (AFIO_PCFR2)</summary>
<ul>
<li class="content">
[2]<b style="margin: 20px;">TIM8_REMAP</b> (def=0x0)    //    TIM8 remapping
</li>
<li class="content">
[3:4]<b style="margin: 20px;">TIM9_REMAP</b> (def=0x0)    //    TIM9 remapping
</li>
<li class="content">
[5:6]<b style="margin: 20px;">TIM10_REMAP</b> (def=0x0)    //    TIM10 remapping
</li>
<li class="content">
[10]<b style="margin: 20px;">FSMC_NADV</b> (def=0x0)    //    FSMC_NADV
</li>
<li class="content">
[16:17]<b style="margin: 20px;">UART4_REMAP</b> (def=0x0)    //    UART4 remapping
</li>
<li class="content">
[18:19]<b style="margin: 20px;">UART5_REMAP</b> (def=0x0)    //    UART5 remapping
</li>
<li class="content">
[20:21]<b style="margin: 20px;">UART6_REMAP</b> (def=0x0)    //    UART6 remapping
</li>
<li class="content">
[22:23]<b style="margin: 20px;">UART7_REMAP</b> (def=0x0)    //    UART7 remapping
</li>
<li class="content">
[24:25]<b style="margin: 20px;">UART8_REMAP</b> (def=0x0)    //    UART8 remapping
</li>
<li class="content">
[26]<b style="margin: 20px;">UART1_REMAP2</b> (def=0x0)    //    UART1 remapping
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010400<b style="margin: 20px;">EXTI</b>// EXTI</summary>
<ul>
<li class="content"><details><summary>0x40010400<b style="margin: 20px;">INTENR</b>//   Interrupt mask register (EXTI_INTENR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">MR0</b> (def=0x0)    //    Interrupt Mask on line 0
</li>
<li class="content">
[1]<b style="margin: 20px;">MR1</b> (def=0x0)    //    Interrupt Mask on line 1
</li>
<li class="content">
[2]<b style="margin: 20px;">MR2</b> (def=0x0)    //    Interrupt Mask on line 2
</li>
<li class="content">
[3]<b style="margin: 20px;">MR3</b> (def=0x0)    //    Interrupt Mask on line 3
</li>
<li class="content">
[4]<b style="margin: 20px;">MR4</b> (def=0x0)    //    Interrupt Mask on line 4
</li>
<li class="content">
[5]<b style="margin: 20px;">MR5</b> (def=0x0)    //    Interrupt Mask on line 5
</li>
<li class="content">
[6]<b style="margin: 20px;">MR6</b> (def=0x0)    //    Interrupt Mask on line 6
</li>
<li class="content">
[7]<b style="margin: 20px;">MR7</b> (def=0x0)    //    Interrupt Mask on line 7
</li>
<li class="content">
[8]<b style="margin: 20px;">MR8</b> (def=0x0)    //    Interrupt Mask on line 8
</li>
<li class="content">
[9]<b style="margin: 20px;">MR9</b> (def=0x0)    //    Interrupt Mask on line 9
</li>
<li class="content">
[10]<b style="margin: 20px;">MR10</b> (def=0x0)    //    Interrupt Mask on line 10
</li>
<li class="content">
[11]<b style="margin: 20px;">MR11</b> (def=0x0)    //    Interrupt Mask on line 11
</li>
<li class="content">
[12]<b style="margin: 20px;">MR12</b> (def=0x0)    //    Interrupt Mask on line 12
</li>
<li class="content">
[13]<b style="margin: 20px;">MR13</b> (def=0x0)    //    Interrupt Mask on line 13
</li>
<li class="content">
[14]<b style="margin: 20px;">MR14</b> (def=0x0)    //    Interrupt Mask on line 14
</li>
<li class="content">
[15]<b style="margin: 20px;">MR15</b> (def=0x0)    //    Interrupt Mask on line 15
</li>
<li class="content">
[16]<b style="margin: 20px;">MR16</b> (def=0x0)    //    Interrupt Mask on line 16
</li>
<li class="content">
[17]<b style="margin: 20px;">MR17</b> (def=0x0)    //    Interrupt Mask on line 17
</li>
<li class="content">
[18]<b style="margin: 20px;">MR18</b> (def=0x0)    //    Interrupt Mask on line 18
</li>
<li class="content">
[19]<b style="margin: 20px;">MR19</b> (def=0x0)    //    Interrupt Mask on line 19
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010404<b style="margin: 20px;">EVENR</b>//   Event mask register (EXTI_EVENR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">MR0</b> (def=0x0)    //    Event Mask on line 0
</li>
<li class="content">
[1]<b style="margin: 20px;">MR1</b> (def=0x0)    //    Event Mask on line 1
</li>
<li class="content">
[2]<b style="margin: 20px;">MR2</b> (def=0x0)    //    Event Mask on line 2
</li>
<li class="content">
[3]<b style="margin: 20px;">MR3</b> (def=0x0)    //    Event Mask on line 3
</li>
<li class="content">
[4]<b style="margin: 20px;">MR4</b> (def=0x0)    //    Event Mask on line 4
</li>
<li class="content">
[5]<b style="margin: 20px;">MR5</b> (def=0x0)    //    Event Mask on line 5
</li>
<li class="content">
[6]<b style="margin: 20px;">MR6</b> (def=0x0)    //    Event Mask on line 6
</li>
<li class="content">
[7]<b style="margin: 20px;">MR7</b> (def=0x0)    //    Event Mask on line 7
</li>
<li class="content">
[8]<b style="margin: 20px;">MR8</b> (def=0x0)    //    Event Mask on line 8
</li>
<li class="content">
[9]<b style="margin: 20px;">MR9</b> (def=0x0)    //    Event Mask on line 9
</li>
<li class="content">
[10]<b style="margin: 20px;">MR10</b> (def=0x0)    //    Event Mask on line 10
</li>
<li class="content">
[11]<b style="margin: 20px;">MR11</b> (def=0x0)    //    Event Mask on line 11
</li>
<li class="content">
[12]<b style="margin: 20px;">MR12</b> (def=0x0)    //    Event Mask on line 12
</li>
<li class="content">
[13]<b style="margin: 20px;">MR13</b> (def=0x0)    //    Event Mask on line 13
</li>
<li class="content">
[14]<b style="margin: 20px;">MR14</b> (def=0x0)    //    Event Mask on line 14
</li>
<li class="content">
[15]<b style="margin: 20px;">MR15</b> (def=0x0)    //    Event Mask on line 15
</li>
<li class="content">
[16]<b style="margin: 20px;">MR16</b> (def=0x0)    //    Event Mask on line 16
</li>
<li class="content">
[17]<b style="margin: 20px;">MR17</b> (def=0x0)    //    Event Mask on line 17
</li>
<li class="content">
[18]<b style="margin: 20px;">MR18</b> (def=0x0)    //    Event Mask on line 18
</li>
<li class="content">
[19]<b style="margin: 20px;">MR19</b> (def=0x0)    //    Event Mask on line 19
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010408<b style="margin: 20px;">RTENR</b>//   Rising Trigger selection register (EXTI_RTENR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">TR0</b> (def=0x0)    //    Rising trigger event configuration of line 0
</li>
<li class="content">
[1]<b style="margin: 20px;">TR1</b> (def=0x0)    //    Rising trigger event configuration of line 1
</li>
<li class="content">
[2]<b style="margin: 20px;">TR2</b> (def=0x0)    //    Rising trigger event configuration of line 2
</li>
<li class="content">
[3]<b style="margin: 20px;">TR3</b> (def=0x0)    //    Rising trigger event configuration of line 3
</li>
<li class="content">
[4]<b style="margin: 20px;">TR4</b> (def=0x0)    //    Rising trigger event configuration of line 4
</li>
<li class="content">
[5]<b style="margin: 20px;">TR5</b> (def=0x0)    //    Rising trigger event configuration of line 5
</li>
<li class="content">
[6]<b style="margin: 20px;">TR6</b> (def=0x0)    //    Rising trigger event configuration of line 6
</li>
<li class="content">
[7]<b style="margin: 20px;">TR7</b> (def=0x0)    //    Rising trigger event configuration of line 7
</li>
<li class="content">
[8]<b style="margin: 20px;">TR8</b> (def=0x0)    //    Rising trigger event configuration of line 8
</li>
<li class="content">
[9]<b style="margin: 20px;">TR9</b> (def=0x0)    //    Rising trigger event configuration of line 9
</li>
<li class="content">
[10]<b style="margin: 20px;">TR10</b> (def=0x0)    //    Rising trigger event configuration of line 10
</li>
<li class="content">
[11]<b style="margin: 20px;">TR11</b> (def=0x0)    //    Rising trigger event configuration of line 11
</li>
<li class="content">
[12]<b style="margin: 20px;">TR12</b> (def=0x0)    //    Rising trigger event configuration of line 12
</li>
<li class="content">
[13]<b style="margin: 20px;">TR13</b> (def=0x0)    //    Rising trigger event configuration of line 13
</li>
<li class="content">
[14]<b style="margin: 20px;">TR14</b> (def=0x0)    //    Rising trigger event configuration of line 14
</li>
<li class="content">
[15]<b style="margin: 20px;">TR15</b> (def=0x0)    //    Rising trigger event configuration of line 15
</li>
<li class="content">
[16]<b style="margin: 20px;">TR16</b> (def=0x0)    //    Rising trigger event configuration of line 16
</li>
<li class="content">
[17]<b style="margin: 20px;">TR17</b> (def=0x0)    //    Rising trigger event configuration of line 17
</li>
<li class="content">
[18]<b style="margin: 20px;">TR18</b> (def=0x0)    //    Rising trigger event configuration of line 18
</li>
<li class="content">
[19]<b style="margin: 20px;">TR19</b> (def=0x0)    //    Rising trigger event configuration of line 19
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001040C<b style="margin: 20px;">FTENR</b>//   Falling Trigger selection register (EXTI_FTENR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">TR0</b> (def=0x0)    //    Falling trigger event configuration of line 0
</li>
<li class="content">
[1]<b style="margin: 20px;">TR1</b> (def=0x0)    //    Falling trigger event configuration of line 1
</li>
<li class="content">
[2]<b style="margin: 20px;">TR2</b> (def=0x0)    //    Falling trigger event configuration of line 2
</li>
<li class="content">
[3]<b style="margin: 20px;">TR3</b> (def=0x0)    //    Falling trigger event configuration of line 3
</li>
<li class="content">
[4]<b style="margin: 20px;">TR4</b> (def=0x0)    //    Falling trigger event configuration of line 4
</li>
<li class="content">
[5]<b style="margin: 20px;">TR5</b> (def=0x0)    //    Falling trigger event configuration of line 5
</li>
<li class="content">
[6]<b style="margin: 20px;">TR6</b> (def=0x0)    //    Falling trigger event configuration of line 6
</li>
<li class="content">
[7]<b style="margin: 20px;">TR7</b> (def=0x0)    //    Falling trigger event configuration of line 7
</li>
<li class="content">
[8]<b style="margin: 20px;">TR8</b> (def=0x0)    //    Falling trigger event configuration of line 8
</li>
<li class="content">
[9]<b style="margin: 20px;">TR9</b> (def=0x0)    //    Falling trigger event configuration of line 9
</li>
<li class="content">
[10]<b style="margin: 20px;">TR10</b> (def=0x0)    //    Falling trigger event configuration of line 10
</li>
<li class="content">
[11]<b style="margin: 20px;">TR11</b> (def=0x0)    //    Falling trigger event configuration of line 11
</li>
<li class="content">
[12]<b style="margin: 20px;">TR12</b> (def=0x0)    //    Falling trigger event configuration of line 12
</li>
<li class="content">
[13]<b style="margin: 20px;">TR13</b> (def=0x0)    //    Falling trigger event configuration of line 13
</li>
<li class="content">
[14]<b style="margin: 20px;">TR14</b> (def=0x0)    //    Falling trigger event configuration of line 14
</li>
<li class="content">
[15]<b style="margin: 20px;">TR15</b> (def=0x0)    //    Falling trigger event configuration of line 15
</li>
<li class="content">
[16]<b style="margin: 20px;">TR16</b> (def=0x0)    //    Falling trigger event configuration of line 16
</li>
<li class="content">
[17]<b style="margin: 20px;">TR17</b> (def=0x0)    //    Falling trigger event configuration of line 17
</li>
<li class="content">
[18]<b style="margin: 20px;">TR18</b> (def=0x0)    //    Falling trigger event configuration of line 18
</li>
<li class="content">
[19]<b style="margin: 20px;">TR19</b> (def=0x0)    //    Falling trigger event configuration of line 19
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010410<b style="margin: 20px;">SWIEVR</b>//   Software interrupt event register (EXTI_SWIEVR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SWIER0</b> (def=0x0)    //    Software Interrupt on line 0
</li>
<li class="content">
[1]<b style="margin: 20px;">SWIER1</b> (def=0x0)    //    Software Interrupt on line 1
</li>
<li class="content">
[2]<b style="margin: 20px;">SWIER2</b> (def=0x0)    //    Software Interrupt on line 2
</li>
<li class="content">
[3]<b style="margin: 20px;">SWIER3</b> (def=0x0)    //    Software Interrupt on line 3
</li>
<li class="content">
[4]<b style="margin: 20px;">SWIER4</b> (def=0x0)    //    Software Interrupt on line 4
</li>
<li class="content">
[5]<b style="margin: 20px;">SWIER5</b> (def=0x0)    //    Software Interrupt on line 5
</li>
<li class="content">
[6]<b style="margin: 20px;">SWIER6</b> (def=0x0)    //    Software Interrupt on line 6
</li>
<li class="content">
[7]<b style="margin: 20px;">SWIER7</b> (def=0x0)    //    Software Interrupt on line 7
</li>
<li class="content">
[8]<b style="margin: 20px;">SWIER8</b> (def=0x0)    //    Software Interrupt on line 8
</li>
<li class="content">
[9]<b style="margin: 20px;">SWIER9</b> (def=0x0)    //    Software Interrupt on line 9
</li>
<li class="content">
[10]<b style="margin: 20px;">SWIER10</b> (def=0x0)    //    Software Interrupt on line 10
</li>
<li class="content">
[11]<b style="margin: 20px;">SWIER11</b> (def=0x0)    //    Software Interrupt on line 11
</li>
<li class="content">
[12]<b style="margin: 20px;">SWIER12</b> (def=0x0)    //    Software Interrupt on line 12
</li>
<li class="content">
[13]<b style="margin: 20px;">SWIER13</b> (def=0x0)    //    Software Interrupt on line 13
</li>
<li class="content">
[14]<b style="margin: 20px;">SWIER14</b> (def=0x0)    //    Software Interrupt on line 14
</li>
<li class="content">
[15]<b style="margin: 20px;">SWIER15</b> (def=0x0)    //    Software Interrupt on line 15
</li>
<li class="content">
[16]<b style="margin: 20px;">SWIER16</b> (def=0x0)    //    Software Interrupt on line 16
</li>
<li class="content">
[17]<b style="margin: 20px;">SWIER17</b> (def=0x0)    //    Software Interrupt on line 17
</li>
<li class="content">
[18]<b style="margin: 20px;">SWIER18</b> (def=0x0)    //    Software Interrupt on line 18
</li>
<li class="content">
[19]<b style="margin: 20px;">SWIER19</b> (def=0x0)    //    Software Interrupt on line 19
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010414<b style="margin: 20px;">INTFR</b>//   Pending register (EXTI_INTFR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">PR0</b> (def=0x0)    //    Pending bit 0
</li>
<li class="content">
[1]<b style="margin: 20px;">PR1</b> (def=0x0)    //    Pending bit 1
</li>
<li class="content">
[2]<b style="margin: 20px;">PR2</b> (def=0x0)    //    Pending bit 2
</li>
<li class="content">
[3]<b style="margin: 20px;">PR3</b> (def=0x0)    //    Pending bit 3
</li>
<li class="content">
[4]<b style="margin: 20px;">PR4</b> (def=0x0)    //    Pending bit 4
</li>
<li class="content">
[5]<b style="margin: 20px;">PR5</b> (def=0x0)    //    Pending bit 5
</li>
<li class="content">
[6]<b style="margin: 20px;">PR6</b> (def=0x0)    //    Pending bit 6
</li>
<li class="content">
[7]<b style="margin: 20px;">PR7</b> (def=0x0)    //    Pending bit 7
</li>
<li class="content">
[8]<b style="margin: 20px;">PR8</b> (def=0x0)    //    Pending bit 8
</li>
<li class="content">
[9]<b style="margin: 20px;">PR9</b> (def=0x0)    //    Pending bit 9
</li>
<li class="content">
[10]<b style="margin: 20px;">PR10</b> (def=0x0)    //    Pending bit 10
</li>
<li class="content">
[11]<b style="margin: 20px;">PR11</b> (def=0x0)    //    Pending bit 11
</li>
<li class="content">
[12]<b style="margin: 20px;">PR12</b> (def=0x0)    //    Pending bit 12
</li>
<li class="content">
[13]<b style="margin: 20px;">PR13</b> (def=0x0)    //    Pending bit 13
</li>
<li class="content">
[14]<b style="margin: 20px;">PR14</b> (def=0x0)    //    Pending bit 14
</li>
<li class="content">
[15]<b style="margin: 20px;">PR15</b> (def=0x0)    //    Pending bit 15
</li>
<li class="content">
[16]<b style="margin: 20px;">PR16</b> (def=0x0)    //    Pending bit 16
</li>
<li class="content">
[17]<b style="margin: 20px;">PR17</b> (def=0x0)    //    Pending bit 17
</li>
<li class="content">
[18]<b style="margin: 20px;">PR18</b> (def=0x0)    //    Pending bit 18
</li>
<li class="content">
[19]<b style="margin: 20px;">PR19</b> (def=0x0)    //    Pending bit 19
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[18]  <b>TAMPER</b>    //    Tamper interrupt</li>
<li>[22]  <b>EXTI0</b>    //    EXTI Line0 interrupt</li>
<li>[23]  <b>EXTI1</b>    //    EXTI Line1 interrupt</li>
<li>[24]  <b>EXTI2</b>    //    EXTI Line2 interrupt</li>
<li>[25]  <b>EXTI3</b>    //    EXTI Line3 interrupt</li>
<li>[26]  <b>EXTI4</b>    //    EXTI Line4 interrupt</li>
<li>[39]  <b>EXTI9_5</b>    //    EXTI Line[9:5] interrupts</li>
<li>[56]  <b>EXTI15_10</b>    //    EXTI Line[15:10] interrupts</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40020000<b style="margin: 20px;">DMA1</b>// DMA1 controller</summary>
<ul>
<li class="content"><details><summary>0x40020000<b style="margin: 20px;">INTFR</b>//   DMA interrupt status register (DMA_INTFR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">GIF1</b> (def=0x0)    //    Channel 1 Global interrupt flag
</li>
<li class="content">
[1]<b style="margin: 20px;">TCIF1</b> (def=0x0)    //    Channel 1 Transfer Complete flag
</li>
<li class="content">
[2]<b style="margin: 20px;">HTIF1</b> (def=0x0)    //    Channel 1 Half Transfer Complete flag
</li>
<li class="content">
[3]<b style="margin: 20px;">TEIF1</b> (def=0x0)    //    Channel 1 Transfer Error flag
</li>
<li class="content">
[4]<b style="margin: 20px;">GIF2</b> (def=0x0)    //    Channel 2 Global interrupt flag
</li>
<li class="content">
[5]<b style="margin: 20px;">TCIF2</b> (def=0x0)    //    Channel 2 Transfer Complete flag
</li>
<li class="content">
[6]<b style="margin: 20px;">HTIF2</b> (def=0x0)    //    Channel 2 Half Transfer Complete flag
</li>
<li class="content">
[7]<b style="margin: 20px;">TEIF2</b> (def=0x0)    //    Channel 2 Transfer Error flag
</li>
<li class="content">
[8]<b style="margin: 20px;">GIF3</b> (def=0x0)    //    Channel 3 Global interrupt flag
</li>
<li class="content">
[9]<b style="margin: 20px;">TCIF3</b> (def=0x0)    //    Channel 3 Transfer Complete flag
</li>
<li class="content">
[10]<b style="margin: 20px;">HTIF3</b> (def=0x0)    //    Channel 3 Half Transfer Complete flag
</li>
<li class="content">
[11]<b style="margin: 20px;">TEIF3</b> (def=0x0)    //    Channel 3 Transfer Error flag
</li>
<li class="content">
[12]<b style="margin: 20px;">GIF4</b> (def=0x0)    //    Channel 4 Global interrupt flag
</li>
<li class="content">
[13]<b style="margin: 20px;">TCIF4</b> (def=0x0)    //    Channel 4 Transfer Complete flag
</li>
<li class="content">
[14]<b style="margin: 20px;">HTIF4</b> (def=0x0)    //    Channel 4 Half Transfer Complete flag
</li>
<li class="content">
[15]<b style="margin: 20px;">TEIF4</b> (def=0x0)    //    Channel 4 Transfer Error flag
</li>
<li class="content">
[16]<b style="margin: 20px;">GIF5</b> (def=0x0)    //    Channel 5 Global interrupt flag
</li>
<li class="content">
[17]<b style="margin: 20px;">TCIF5</b> (def=0x0)    //    Channel 5 Transfer Complete flag
</li>
<li class="content">
[18]<b style="margin: 20px;">HTIF5</b> (def=0x0)    //    Channel 5 Half Transfer Complete flag
</li>
<li class="content">
[19]<b style="margin: 20px;">TEIF5</b> (def=0x0)    //    Channel 5 Transfer Error flag
</li>
<li class="content">
[20]<b style="margin: 20px;">GIF6</b> (def=0x0)    //    Channel 6 Global interrupt flag
</li>
<li class="content">
[21]<b style="margin: 20px;">TCIF6</b> (def=0x0)    //    Channel 6 Transfer Complete flag
</li>
<li class="content">
[22]<b style="margin: 20px;">HTIF6</b> (def=0x0)    //    Channel 6 Half Transfer Complete flag
</li>
<li class="content">
[23]<b style="margin: 20px;">TEIF6</b> (def=0x0)    //    Channel 6 Transfer Error flag
</li>
<li class="content">
[24]<b style="margin: 20px;">GIF7</b> (def=0x0)    //    Channel 7 Global interrupt flag
</li>
<li class="content">
[25]<b style="margin: 20px;">TCIF7</b> (def=0x0)    //    Channel 7 Transfer Complete flag
</li>
<li class="content">
[26]<b style="margin: 20px;">HTIF7</b> (def=0x0)    //    Channel 7 Half Transfer Complete flag
</li>
<li class="content">
[27]<b style="margin: 20px;">TEIF7</b> (def=0x0)    //    Channel 7 Transfer Error flag
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020004<b style="margin: 20px;">INTFCR</b>//   DMA interrupt flag clear register (DMA_INTFCR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CGIF1</b> (def=0x0)    //    Channel 1 Global interrupt clear
</li>
<li class="content">
[4]<b style="margin: 20px;">CGIF2</b> (def=0x0)    //    Channel 2 Global interrupt clear
</li>
<li class="content">
[8]<b style="margin: 20px;">CGIF3</b> (def=0x0)    //    Channel 3 Global interrupt clear
</li>
<li class="content">
[12]<b style="margin: 20px;">CGIF4</b> (def=0x0)    //    Channel 4 Global interrupt clear
</li>
<li class="content">
[16]<b style="margin: 20px;">CGIF5</b> (def=0x0)    //    Channel 5 Global interrupt clear
</li>
<li class="content">
[20]<b style="margin: 20px;">CGIF6</b> (def=0x0)    //    Channel 6 Global interrupt clear
</li>
<li class="content">
[24]<b style="margin: 20px;">CGIF7</b> (def=0x0)    //    Channel 7 Global interrupt clear
</li>
<li class="content">
[1]<b style="margin: 20px;">CTCIF1</b> (def=0x0)    //    Channel 1 Transfer Complete clear
</li>
<li class="content">
[5]<b style="margin: 20px;">CTCIF2</b> (def=0x0)    //    Channel 2 Transfer Complete clear
</li>
<li class="content">
[9]<b style="margin: 20px;">CTCIF3</b> (def=0x0)    //    Channel 3 Transfer Complete clear
</li>
<li class="content">
[13]<b style="margin: 20px;">CTCIF4</b> (def=0x0)    //    Channel 4 Transfer Complete clear
</li>
<li class="content">
[17]<b style="margin: 20px;">CTCIF5</b> (def=0x0)    //    Channel 5 Transfer Complete clear
</li>
<li class="content">
[21]<b style="margin: 20px;">CTCIF6</b> (def=0x0)    //    Channel 6 Transfer Complete clear
</li>
<li class="content">
[25]<b style="margin: 20px;">CTCIF7</b> (def=0x0)    //    Channel 7 Transfer Complete clear
</li>
<li class="content">
[2]<b style="margin: 20px;">CHTIF1</b> (def=0x0)    //    Channel 1 Half Transfer clear
</li>
<li class="content">
[6]<b style="margin: 20px;">CHTIF2</b> (def=0x0)    //    Channel 2 Half Transfer clear
</li>
<li class="content">
[10]<b style="margin: 20px;">CHTIF3</b> (def=0x0)    //    Channel 3 Half Transfer clear
</li>
<li class="content">
[14]<b style="margin: 20px;">CHTIF4</b> (def=0x0)    //    Channel 4 Half Transfer clear
</li>
<li class="content">
[18]<b style="margin: 20px;">CHTIF5</b> (def=0x0)    //    Channel 5 Half Transfer clear
</li>
<li class="content">
[22]<b style="margin: 20px;">CHTIF6</b> (def=0x0)    //    Channel 6 Half Transfer clear
</li>
<li class="content">
[26]<b style="margin: 20px;">CHTIF7</b> (def=0x0)    //    Channel 7 Half Transfer clear
</li>
<li class="content">
[3]<b style="margin: 20px;">CTEIF1</b> (def=0x0)    //    Channel 1 Transfer Error clear
</li>
<li class="content">
[7]<b style="margin: 20px;">CTEIF2</b> (def=0x0)    //    Channel 2 Transfer Error clear
</li>
<li class="content">
[11]<b style="margin: 20px;">CTEIF3</b> (def=0x0)    //    Channel 3 Transfer Error clear
</li>
<li class="content">
[15]<b style="margin: 20px;">CTEIF4</b> (def=0x0)    //    Channel 4 Transfer Error clear
</li>
<li class="content">
[19]<b style="margin: 20px;">CTEIF5</b> (def=0x0)    //    Channel 5 Transfer Error clear
</li>
<li class="content">
[23]<b style="margin: 20px;">CTEIF6</b> (def=0x0)    //    Channel 6 Transfer Error clear
</li>
<li class="content">
[27]<b style="margin: 20px;">CTEIF7</b> (def=0x0)    //    Channel 7 Transfer Error clear
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020008<b style="margin: 20px;">CFGR1</b>//   DMA channel configuration register (DMA_CFGR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">EN</b> (def=0x0)    //    Channel enable
</li>
<li class="content">
[1]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transfer complete interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">HTIE</b> (def=0x0)    //    Half Transfer interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">TEIE</b> (def=0x0)    //    Transfer error interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Data transfer direction
</li>
<li class="content">
[5]<b style="margin: 20px;">CIRC</b> (def=0x0)    //    Circular mode
</li>
<li class="content">
[6]<b style="margin: 20px;">PINC</b> (def=0x0)    //    Peripheral increment mode
</li>
<li class="content">
[7]<b style="margin: 20px;">MINC</b> (def=0x0)    //    Memory increment mode
</li>
<li class="content">
[8:9]<b style="margin: 20px;">PSIZE</b> (def=0x0)    //    Peripheral size
</li>
<li class="content">
[10:11]<b style="margin: 20px;">MSIZE</b> (def=0x0)    //    Memory size
</li>
<li class="content">
[12:13]<b style="margin: 20px;">PL</b> (def=0x0)    //    Channel Priority level
</li>
<li class="content">
[14]<b style="margin: 20px;">MEM2MEM</b> (def=0x0)    //    Memory to memory mode
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002000C<b style="margin: 20px;">CNTR1</b>//   DMA channel 1 number of data register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">NDT</b> (def=0x0)    //    Number of data to transfer
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020010<b style="margin: 20px;">PADDR1</b>//   DMA channel 1 peripheral address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">PA</b> (def=0x0)    //    Peripheral address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020014<b style="margin: 20px;">MADDR1</b>//   DMA channel 1 memory address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">MA</b> (def=0x0)    //    Memory address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002001C<b style="margin: 20px;">CFGR2</b>//   DMA channel configuration register (DMA_CFGR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">EN</b> (def=0x0)    //    Channel enable
</li>
<li class="content">
[1]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transfer complete interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">HTIE</b> (def=0x0)    //    Half Transfer interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">TEIE</b> (def=0x0)    //    Transfer error interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Data transfer direction
</li>
<li class="content">
[5]<b style="margin: 20px;">CIRC</b> (def=0x0)    //    Circular mode
</li>
<li class="content">
[6]<b style="margin: 20px;">PINC</b> (def=0x0)    //    Peripheral increment mode
</li>
<li class="content">
[7]<b style="margin: 20px;">MINC</b> (def=0x0)    //    Memory increment mode
</li>
<li class="content">
[8:9]<b style="margin: 20px;">PSIZE</b> (def=0x0)    //    Peripheral size
</li>
<li class="content">
[10:11]<b style="margin: 20px;">MSIZE</b> (def=0x0)    //    Memory size
</li>
<li class="content">
[12:13]<b style="margin: 20px;">PL</b> (def=0x0)    //    Channel Priority level
</li>
<li class="content">
[14]<b style="margin: 20px;">MEM2MEM</b> (def=0x0)    //    Memory to memory mode
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020020<b style="margin: 20px;">CNTR2</b>//   DMA channel 2 number of data register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">NDT</b> (def=0x0)    //    Number of data to transfer
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020024<b style="margin: 20px;">PADDR2</b>//   DMA channel 2 peripheral address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">PA</b> (def=0x0)    //    Peripheral address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020028<b style="margin: 20px;">MADDR2</b>//   DMA channel 2 memory address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">MA</b> (def=0x0)    //    Memory address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020030<b style="margin: 20px;">CFGR3</b>//   DMA channel configuration register (DMA_CFGR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">EN</b> (def=0x0)    //    Channel enable
</li>
<li class="content">
[1]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transfer complete interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">HTIE</b> (def=0x0)    //    Half Transfer interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">TEIE</b> (def=0x0)    //    Transfer error interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Data transfer direction
</li>
<li class="content">
[5]<b style="margin: 20px;">CIRC</b> (def=0x0)    //    Circular mode
</li>
<li class="content">
[6]<b style="margin: 20px;">PINC</b> (def=0x0)    //    Peripheral increment mode
</li>
<li class="content">
[7]<b style="margin: 20px;">MINC</b> (def=0x0)    //    Memory increment mode
</li>
<li class="content">
[8:9]<b style="margin: 20px;">PSIZE</b> (def=0x0)    //    Peripheral size
</li>
<li class="content">
[10:11]<b style="margin: 20px;">MSIZE</b> (def=0x0)    //    Memory size
</li>
<li class="content">
[12:13]<b style="margin: 20px;">PL</b> (def=0x0)    //    Channel Priority level
</li>
<li class="content">
[14]<b style="margin: 20px;">MEM2MEM</b> (def=0x0)    //    Memory to memory mode
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020034<b style="margin: 20px;">CNTR3</b>//   DMA channel 3 number of data register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">NDT</b> (def=0x0)    //    Number of data to transfer
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020038<b style="margin: 20px;">PADDR3</b>//   DMA channel 3 peripheral address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">PA</b> (def=0x0)    //    Peripheral address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002003C<b style="margin: 20px;">MADDR3</b>//   DMA channel 3 memory address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">MA</b> (def=0x0)    //    Memory address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020044<b style="margin: 20px;">CFGR4</b>//   DMA channel configuration register (DMA_CFGR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">EN</b> (def=0x0)    //    Channel enable
</li>
<li class="content">
[1]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transfer complete interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">HTIE</b> (def=0x0)    //    Half Transfer interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">TEIE</b> (def=0x0)    //    Transfer error interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Data transfer direction
</li>
<li class="content">
[5]<b style="margin: 20px;">CIRC</b> (def=0x0)    //    Circular mode
</li>
<li class="content">
[6]<b style="margin: 20px;">PINC</b> (def=0x0)    //    Peripheral increment mode
</li>
<li class="content">
[7]<b style="margin: 20px;">MINC</b> (def=0x0)    //    Memory increment mode
</li>
<li class="content">
[8:9]<b style="margin: 20px;">PSIZE</b> (def=0x0)    //    Peripheral size
</li>
<li class="content">
[10:11]<b style="margin: 20px;">MSIZE</b> (def=0x0)    //    Memory size
</li>
<li class="content">
[12:13]<b style="margin: 20px;">PL</b> (def=0x0)    //    Channel Priority level
</li>
<li class="content">
[14]<b style="margin: 20px;">MEM2MEM</b> (def=0x0)    //    Memory to memory mode
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020048<b style="margin: 20px;">CNTR4</b>//   DMA channel 4 number of data register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">NDT</b> (def=0x0)    //    Number of data to transfer
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002004C<b style="margin: 20px;">PADDR4</b>//   DMA channel 4 peripheral address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">PA</b> (def=0x0)    //    Peripheral address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020050<b style="margin: 20px;">MADDR4</b>//   DMA channel 4 memory address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">MA</b> (def=0x0)    //    Memory address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020058<b style="margin: 20px;">CFGR5</b>//   DMA channel configuration register (DMA_CFGR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">EN</b> (def=0x0)    //    Channel enable
</li>
<li class="content">
[1]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transfer complete interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">HTIE</b> (def=0x0)    //    Half Transfer interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">TEIE</b> (def=0x0)    //    Transfer error interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Data transfer direction
</li>
<li class="content">
[5]<b style="margin: 20px;">CIRC</b> (def=0x0)    //    Circular mode
</li>
<li class="content">
[6]<b style="margin: 20px;">PINC</b> (def=0x0)    //    Peripheral increment mode
</li>
<li class="content">
[7]<b style="margin: 20px;">MINC</b> (def=0x0)    //    Memory increment mode
</li>
<li class="content">
[8:9]<b style="margin: 20px;">PSIZE</b> (def=0x0)    //    Peripheral size
</li>
<li class="content">
[10:11]<b style="margin: 20px;">MSIZE</b> (def=0x0)    //    Memory size
</li>
<li class="content">
[12:13]<b style="margin: 20px;">PL</b> (def=0x0)    //    Channel Priority level
</li>
<li class="content">
[14]<b style="margin: 20px;">MEM2MEM</b> (def=0x0)    //    Memory to memory mode
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002005C<b style="margin: 20px;">CNTR5</b>//   DMA channel 5 number of data register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">NDT</b> (def=0x0)    //    Number of data to transfer
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020060<b style="margin: 20px;">PADDR5</b>//   DMA channel 5 peripheral address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">PA</b> (def=0x0)    //    Peripheral address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020064<b style="margin: 20px;">MADDR5</b>//   DMA channel 5 memory address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">MA</b> (def=0x0)    //    Memory address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002006C<b style="margin: 20px;">CFGR6</b>//   DMA channel configuration register (DMA_CFGR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">EN</b> (def=0x0)    //    Channel enable
</li>
<li class="content">
[1]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transfer complete interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">HTIE</b> (def=0x0)    //    Half Transfer interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">TEIE</b> (def=0x0)    //    Transfer error interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Data transfer direction
</li>
<li class="content">
[5]<b style="margin: 20px;">CIRC</b> (def=0x0)    //    Circular mode
</li>
<li class="content">
[6]<b style="margin: 20px;">PINC</b> (def=0x0)    //    Peripheral increment mode
</li>
<li class="content">
[7]<b style="margin: 20px;">MINC</b> (def=0x0)    //    Memory increment mode
</li>
<li class="content">
[8:9]<b style="margin: 20px;">PSIZE</b> (def=0x0)    //    Peripheral size
</li>
<li class="content">
[10:11]<b style="margin: 20px;">MSIZE</b> (def=0x0)    //    Memory size
</li>
<li class="content">
[12:13]<b style="margin: 20px;">PL</b> (def=0x0)    //    Channel Priority level
</li>
<li class="content">
[14]<b style="margin: 20px;">MEM2MEM</b> (def=0x0)    //    Memory to memory mode
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020070<b style="margin: 20px;">CNTR6</b>//   DMA channel 6 number of data register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">NDT</b> (def=0x0)    //    Number of data to transfer
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020074<b style="margin: 20px;">PADDR6</b>//   DMA channel 6 peripheral address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">PA</b> (def=0x0)    //    Peripheral address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020078<b style="margin: 20px;">MADDR6</b>//   DMA channel 6 memory address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">MA</b> (def=0x0)    //    Memory address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020080<b style="margin: 20px;">CFGR7</b>//   DMA channel configuration register (DMA_CFGR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">EN</b> (def=0x0)    //    Channel enable
</li>
<li class="content">
[1]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transfer complete interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">HTIE</b> (def=0x0)    //    Half Transfer interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">TEIE</b> (def=0x0)    //    Transfer error interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Data transfer direction
</li>
<li class="content">
[5]<b style="margin: 20px;">CIRC</b> (def=0x0)    //    Circular mode
</li>
<li class="content">
[6]<b style="margin: 20px;">PINC</b> (def=0x0)    //    Peripheral increment mode
</li>
<li class="content">
[7]<b style="margin: 20px;">MINC</b> (def=0x0)    //    Memory increment mode
</li>
<li class="content">
[8:9]<b style="margin: 20px;">PSIZE</b> (def=0x0)    //    Peripheral size
</li>
<li class="content">
[10:11]<b style="margin: 20px;">MSIZE</b> (def=0x0)    //    Memory size
</li>
<li class="content">
[12:13]<b style="margin: 20px;">PL</b> (def=0x0)    //    Channel Priority level
</li>
<li class="content">
[14]<b style="margin: 20px;">MEM2MEM</b> (def=0x0)    //    Memory to memory mode
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020084<b style="margin: 20px;">CNTR7</b>//   DMA channel 7 number of data register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">NDT</b> (def=0x0)    //    Number of data to transfer
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020088<b style="margin: 20px;">PADDR7</b>//   DMA channel 7 peripheral address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">PA</b> (def=0x0)    //    Peripheral address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002008C<b style="margin: 20px;">MADDR7</b>//   DMA channel 7 memory address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">MA</b> (def=0x0)    //    Memory address
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[27]  <b>DMA1_Channel1</b>    //    DMA1 Channel1 global interrupt</li>
<li>[28]  <b>DMA1_Channel2</b>    //    DMA1 Channel2 global interrupt</li>
<li>[29]  <b>DMA1_Channel3</b>    //    DMA1 Channel3 global interrupt</li>
<li>[30]  <b>DMA1_Channel4</b>    //    DMA1 Channel4 global interrupt</li>
<li>[31]  <b>DMA1_Channel5</b>    //    DMA1 Channel5 global interrupt</li>
<li>[32]  <b>DMA1_Channel6</b>    //    DMA1 Channel6 global interrupt</li>
<li>[33]  <b>DMA1_Channel7</b>    //    DMA1 Channel7 global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40020400<b style="margin: 20px;">DMA2</b>// DMA2 controller</summary>
<ul>
<li class="content"><details><summary>0x40020400<b style="margin: 20px;">INTFR</b>//   DMA interrupt status register (DMA_INTFR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">GIF1</b> (def=0x0)    //    Channel 1 Global interrupt flag
</li>
<li class="content">
[1]<b style="margin: 20px;">TCIF1</b> (def=0x0)    //    Channel 1 Transfer Complete flag
</li>
<li class="content">
[2]<b style="margin: 20px;">HTIF1</b> (def=0x0)    //    Channel 1 Half Transfer Complete flag
</li>
<li class="content">
[3]<b style="margin: 20px;">TEIF1</b> (def=0x0)    //    Channel 1 Transfer Error flag
</li>
<li class="content">
[4]<b style="margin: 20px;">GIF2</b> (def=0x0)    //    Channel 2 Global interrupt flag
</li>
<li class="content">
[5]<b style="margin: 20px;">TCIF2</b> (def=0x0)    //    Channel 2 Transfer Complete flag
</li>
<li class="content">
[6]<b style="margin: 20px;">HTIF2</b> (def=0x0)    //    Channel 2 Half Transfer Complete flag
</li>
<li class="content">
[7]<b style="margin: 20px;">TEIF2</b> (def=0x0)    //    Channel 2 Transfer Error flag
</li>
<li class="content">
[8]<b style="margin: 20px;">GIF3</b> (def=0x0)    //    Channel 3 Global interrupt flag
</li>
<li class="content">
[9]<b style="margin: 20px;">TCIF3</b> (def=0x0)    //    Channel 3 Transfer Complete flag
</li>
<li class="content">
[10]<b style="margin: 20px;">HTIF3</b> (def=0x0)    //    Channel 3 Half Transfer Complete flag
</li>
<li class="content">
[11]<b style="margin: 20px;">TEIF3</b> (def=0x0)    //    Channel 3 Transfer Error flag
</li>
<li class="content">
[12]<b style="margin: 20px;">GIF4</b> (def=0x0)    //    Channel 4 Global interrupt flag
</li>
<li class="content">
[13]<b style="margin: 20px;">TCIF4</b> (def=0x0)    //    Channel 4 Transfer Complete flag
</li>
<li class="content">
[14]<b style="margin: 20px;">HTIF4</b> (def=0x0)    //    Channel 4 Half Transfer Complete flag
</li>
<li class="content">
[15]<b style="margin: 20px;">TEIF4</b> (def=0x0)    //    Channel 4 Transfer Error flag
</li>
<li class="content">
[16]<b style="margin: 20px;">GIF5</b> (def=0x0)    //    Channel 5 Global interrupt flag
</li>
<li class="content">
[17]<b style="margin: 20px;">TCIF5</b> (def=0x0)    //    Channel 5 Transfer Complete flag
</li>
<li class="content">
[18]<b style="margin: 20px;">HTIF5</b> (def=0x0)    //    Channel 5 Half Transfer Complete flag
</li>
<li class="content">
[19]<b style="margin: 20px;">TEIF5</b> (def=0x0)    //    Channel 5 Transfer Error flag
</li>
<li class="content">
[20]<b style="margin: 20px;">GIF6</b> (def=0x0)    //    Channel 6 Global interrupt flag
</li>
<li class="content">
[21]<b style="margin: 20px;">TCIF6</b> (def=0x0)    //    Channel 6 Transfer Complete flag
</li>
<li class="content">
[22]<b style="margin: 20px;">HTIF6</b> (def=0x0)    //    Channel 6 Half Transfer Complete flag
</li>
<li class="content">
[23]<b style="margin: 20px;">TEIF6</b> (def=0x0)    //    Channel 6 Transfer Error flag
</li>
<li class="content">
[24]<b style="margin: 20px;">GIF7</b> (def=0x0)    //    Channel 7 Global interrupt flag
</li>
<li class="content">
[25]<b style="margin: 20px;">TCIF7</b> (def=0x0)    //    Channel 7 Transfer Complete flag
</li>
<li class="content">
[26]<b style="margin: 20px;">HTIF7</b> (def=0x0)    //    Channel 7 Half Transfer Complete flag
</li>
<li class="content">
[27]<b style="margin: 20px;">TEIF7</b> (def=0x0)    //    Channel 7 Transfer Error flag
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020404<b style="margin: 20px;">INTFCR</b>//   DMA interrupt flag clear register (DMA_INTFCR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CGIF1</b> (def=0x0)    //    Channel 1 Global interrupt clear
</li>
<li class="content">
[4]<b style="margin: 20px;">CGIF2</b> (def=0x0)    //    Channel 2 Global interrupt clear
</li>
<li class="content">
[8]<b style="margin: 20px;">CGIF3</b> (def=0x0)    //    Channel 3 Global interrupt clear
</li>
<li class="content">
[12]<b style="margin: 20px;">CGIF4</b> (def=0x0)    //    Channel 4 Global interrupt clear
</li>
<li class="content">
[16]<b style="margin: 20px;">CGIF5</b> (def=0x0)    //    Channel 5 Global interrupt clear
</li>
<li class="content">
[20]<b style="margin: 20px;">CGIF6</b> (def=0x0)    //    Channel 6 Global interrupt clear
</li>
<li class="content">
[24]<b style="margin: 20px;">CGIF7</b> (def=0x0)    //    Channel 7 Global interrupt clear
</li>
<li class="content">
[1]<b style="margin: 20px;">CTCIF1</b> (def=0x0)    //    Channel 1 Transfer Complete clear
</li>
<li class="content">
[5]<b style="margin: 20px;">CTCIF2</b> (def=0x0)    //    Channel 2 Transfer Complete clear
</li>
<li class="content">
[9]<b style="margin: 20px;">CTCIF3</b> (def=0x0)    //    Channel 3 Transfer Complete clear
</li>
<li class="content">
[13]<b style="margin: 20px;">CTCIF4</b> (def=0x0)    //    Channel 4 Transfer Complete clear
</li>
<li class="content">
[17]<b style="margin: 20px;">CTCIF5</b> (def=0x0)    //    Channel 5 Transfer Complete clear
</li>
<li class="content">
[21]<b style="margin: 20px;">CTCIF6</b> (def=0x0)    //    Channel 6 Transfer Complete clear
</li>
<li class="content">
[25]<b style="margin: 20px;">CTCIF7</b> (def=0x0)    //    Channel 7 Transfer Complete clear
</li>
<li class="content">
[2]<b style="margin: 20px;">CHTIF1</b> (def=0x0)    //    Channel 1 Half Transfer clear
</li>
<li class="content">
[6]<b style="margin: 20px;">CHTIF2</b> (def=0x0)    //    Channel 2 Half Transfer clear
</li>
<li class="content">
[10]<b style="margin: 20px;">CHTIF3</b> (def=0x0)    //    Channel 3 Half Transfer clear
</li>
<li class="content">
[14]<b style="margin: 20px;">CHTIF4</b> (def=0x0)    //    Channel 4 Half Transfer clear
</li>
<li class="content">
[18]<b style="margin: 20px;">CHTIF5</b> (def=0x0)    //    Channel 5 Half Transfer clear
</li>
<li class="content">
[22]<b style="margin: 20px;">CHTIF6</b> (def=0x0)    //    Channel 6 Half Transfer clear
</li>
<li class="content">
[26]<b style="margin: 20px;">CHTIF7</b> (def=0x0)    //    Channel 7 Half Transfer clear
</li>
<li class="content">
[3]<b style="margin: 20px;">CTEIF1</b> (def=0x0)    //    Channel 1 Transfer Error clear
</li>
<li class="content">
[7]<b style="margin: 20px;">CTEIF2</b> (def=0x0)    //    Channel 2 Transfer Error clear
</li>
<li class="content">
[11]<b style="margin: 20px;">CTEIF3</b> (def=0x0)    //    Channel 3 Transfer Error clear
</li>
<li class="content">
[15]<b style="margin: 20px;">CTEIF4</b> (def=0x0)    //    Channel 4 Transfer Error clear
</li>
<li class="content">
[19]<b style="margin: 20px;">CTEIF5</b> (def=0x0)    //    Channel 5 Transfer Error clear
</li>
<li class="content">
[23]<b style="margin: 20px;">CTEIF6</b> (def=0x0)    //    Channel 6 Transfer Error clear
</li>
<li class="content">
[27]<b style="margin: 20px;">CTEIF7</b> (def=0x0)    //    Channel 7 Transfer Error clear
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020408<b style="margin: 20px;">CFGR1</b>//   DMA channel configuration register (DMA_CFGR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">EN</b> (def=0x0)    //    Channel enable
</li>
<li class="content">
[1]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transfer complete interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">HTIE</b> (def=0x0)    //    Half Transfer interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">TEIE</b> (def=0x0)    //    Transfer error interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Data transfer direction
</li>
<li class="content">
[5]<b style="margin: 20px;">CIRC</b> (def=0x0)    //    Circular mode
</li>
<li class="content">
[6]<b style="margin: 20px;">PINC</b> (def=0x0)    //    Peripheral increment mode
</li>
<li class="content">
[7]<b style="margin: 20px;">MINC</b> (def=0x0)    //    Memory increment mode
</li>
<li class="content">
[8:9]<b style="margin: 20px;">PSIZE</b> (def=0x0)    //    Peripheral size
</li>
<li class="content">
[10:11]<b style="margin: 20px;">MSIZE</b> (def=0x0)    //    Memory size
</li>
<li class="content">
[12:13]<b style="margin: 20px;">PL</b> (def=0x0)    //    Channel Priority level
</li>
<li class="content">
[14]<b style="margin: 20px;">MEM2MEM</b> (def=0x0)    //    Memory to memory mode
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002040C<b style="margin: 20px;">CNTR1</b>//   DMA channel 1 number of data register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">NDT</b> (def=0x0)    //    Number of data to transfer
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020410<b style="margin: 20px;">PADDR1</b>//   DMA channel 1 peripheral address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">PA</b> (def=0x0)    //    Peripheral address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020414<b style="margin: 20px;">MADDR1</b>//   DMA channel 1 memory address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">MA</b> (def=0x0)    //    Memory address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002041C<b style="margin: 20px;">CFGR2</b>//   DMA channel configuration register (DMA_CFGR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">EN</b> (def=0x0)    //    Channel enable
</li>
<li class="content">
[1]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transfer complete interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">HTIE</b> (def=0x0)    //    Half Transfer interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">TEIE</b> (def=0x0)    //    Transfer error interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Data transfer direction
</li>
<li class="content">
[5]<b style="margin: 20px;">CIRC</b> (def=0x0)    //    Circular mode
</li>
<li class="content">
[6]<b style="margin: 20px;">PINC</b> (def=0x0)    //    Peripheral increment mode
</li>
<li class="content">
[7]<b style="margin: 20px;">MINC</b> (def=0x0)    //    Memory increment mode
</li>
<li class="content">
[8:9]<b style="margin: 20px;">PSIZE</b> (def=0x0)    //    Peripheral size
</li>
<li class="content">
[10:11]<b style="margin: 20px;">MSIZE</b> (def=0x0)    //    Memory size
</li>
<li class="content">
[12:13]<b style="margin: 20px;">PL</b> (def=0x0)    //    Channel Priority level
</li>
<li class="content">
[14]<b style="margin: 20px;">MEM2MEM</b> (def=0x0)    //    Memory to memory mode
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020420<b style="margin: 20px;">CNTR2</b>//   DMA channel 2 number of data register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">NDT</b> (def=0x0)    //    Number of data to transfer
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020424<b style="margin: 20px;">PADDR2</b>//   DMA channel 2 peripheral address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">PA</b> (def=0x0)    //    Peripheral address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020428<b style="margin: 20px;">MADDR2</b>//   DMA channel 2 memory address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">MA</b> (def=0x0)    //    Memory address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020430<b style="margin: 20px;">CFGR3</b>//   DMA channel configuration register (DMA_CFGR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">EN</b> (def=0x0)    //    Channel enable
</li>
<li class="content">
[1]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transfer complete interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">HTIE</b> (def=0x0)    //    Half Transfer interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">TEIE</b> (def=0x0)    //    Transfer error interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Data transfer direction
</li>
<li class="content">
[5]<b style="margin: 20px;">CIRC</b> (def=0x0)    //    Circular mode
</li>
<li class="content">
[6]<b style="margin: 20px;">PINC</b> (def=0x0)    //    Peripheral increment mode
</li>
<li class="content">
[7]<b style="margin: 20px;">MINC</b> (def=0x0)    //    Memory increment mode
</li>
<li class="content">
[8:9]<b style="margin: 20px;">PSIZE</b> (def=0x0)    //    Peripheral size
</li>
<li class="content">
[10:11]<b style="margin: 20px;">MSIZE</b> (def=0x0)    //    Memory size
</li>
<li class="content">
[12:13]<b style="margin: 20px;">PL</b> (def=0x0)    //    Channel Priority level
</li>
<li class="content">
[14]<b style="margin: 20px;">MEM2MEM</b> (def=0x0)    //    Memory to memory mode
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020434<b style="margin: 20px;">CNTR3</b>//   DMA channel 3 number of data register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">NDT</b> (def=0x0)    //    Number of data to transfer
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020438<b style="margin: 20px;">PADDR3</b>//   DMA channel 3 peripheral address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">PA</b> (def=0x0)    //    Peripheral address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002043C<b style="margin: 20px;">MADDR3</b>//   DMA channel 3 memory address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">MA</b> (def=0x0)    //    Memory address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020444<b style="margin: 20px;">CFGR4</b>//   DMA channel configuration register (DMA_CFGR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">EN</b> (def=0x0)    //    Channel enable
</li>
<li class="content">
[1]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transfer complete interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">HTIE</b> (def=0x0)    //    Half Transfer interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">TEIE</b> (def=0x0)    //    Transfer error interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Data transfer direction
</li>
<li class="content">
[5]<b style="margin: 20px;">CIRC</b> (def=0x0)    //    Circular mode
</li>
<li class="content">
[6]<b style="margin: 20px;">PINC</b> (def=0x0)    //    Peripheral increment mode
</li>
<li class="content">
[7]<b style="margin: 20px;">MINC</b> (def=0x0)    //    Memory increment mode
</li>
<li class="content">
[8:9]<b style="margin: 20px;">PSIZE</b> (def=0x0)    //    Peripheral size
</li>
<li class="content">
[10:11]<b style="margin: 20px;">MSIZE</b> (def=0x0)    //    Memory size
</li>
<li class="content">
[12:13]<b style="margin: 20px;">PL</b> (def=0x0)    //    Channel Priority level
</li>
<li class="content">
[14]<b style="margin: 20px;">MEM2MEM</b> (def=0x0)    //    Memory to memory mode
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020448<b style="margin: 20px;">CNTR4</b>//   DMA channel 4 number of data register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">NDT</b> (def=0x0)    //    Number of data to transfer
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002044C<b style="margin: 20px;">PADDR4</b>//   DMA channel 4 peripheral address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">PA</b> (def=0x0)    //    Peripheral address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020450<b style="margin: 20px;">MADDR4</b>//   DMA channel 4 memory address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">MA</b> (def=0x0)    //    Memory address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020458<b style="margin: 20px;">CFGR5</b>//   DMA channel configuration register (DMA_CFGR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">EN</b> (def=0x0)    //    Channel enable
</li>
<li class="content">
[1]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transfer complete interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">HTIE</b> (def=0x0)    //    Half Transfer interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">TEIE</b> (def=0x0)    //    Transfer error interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Data transfer direction
</li>
<li class="content">
[5]<b style="margin: 20px;">CIRC</b> (def=0x0)    //    Circular mode
</li>
<li class="content">
[6]<b style="margin: 20px;">PINC</b> (def=0x0)    //    Peripheral increment mode
</li>
<li class="content">
[7]<b style="margin: 20px;">MINC</b> (def=0x0)    //    Memory increment mode
</li>
<li class="content">
[8:9]<b style="margin: 20px;">PSIZE</b> (def=0x0)    //    Peripheral size
</li>
<li class="content">
[10:11]<b style="margin: 20px;">MSIZE</b> (def=0x0)    //    Memory size
</li>
<li class="content">
[12:13]<b style="margin: 20px;">PL</b> (def=0x0)    //    Channel Priority level
</li>
<li class="content">
[14]<b style="margin: 20px;">MEM2MEM</b> (def=0x0)    //    Memory to memory mode
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002045C<b style="margin: 20px;">CNTR5</b>//   DMA channel 5 number of data register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">NDT</b> (def=0x0)    //    Number of data to transfer
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020460<b style="margin: 20px;">PADDR5</b>//   DMA channel 5 peripheral address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">PA</b> (def=0x0)    //    Peripheral address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020464<b style="margin: 20px;">MADDR5</b>//   DMA channel 5 memory address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">MA</b> (def=0x0)    //    Memory address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002046C<b style="margin: 20px;">CFGR6</b>//   DMA channel configuration register (DMA_CFGR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">EN</b> (def=0x0)    //    Channel enable
</li>
<li class="content">
[1]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transfer complete interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">HTIE</b> (def=0x0)    //    Half Transfer interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">TEIE</b> (def=0x0)    //    Transfer error interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Data transfer direction
</li>
<li class="content">
[5]<b style="margin: 20px;">CIRC</b> (def=0x0)    //    Circular mode
</li>
<li class="content">
[6]<b style="margin: 20px;">PINC</b> (def=0x0)    //    Peripheral increment mode
</li>
<li class="content">
[7]<b style="margin: 20px;">MINC</b> (def=0x0)    //    Memory increment mode
</li>
<li class="content">
[8:9]<b style="margin: 20px;">PSIZE</b> (def=0x0)    //    Peripheral size
</li>
<li class="content">
[10:11]<b style="margin: 20px;">MSIZE</b> (def=0x0)    //    Memory size
</li>
<li class="content">
[12:13]<b style="margin: 20px;">PL</b> (def=0x0)    //    Channel Priority level
</li>
<li class="content">
[14]<b style="margin: 20px;">MEM2MEM</b> (def=0x0)    //    Memory to memory mode
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020470<b style="margin: 20px;">CNTR6</b>//   DMA channel 6 number of data register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">NDT</b> (def=0x0)    //    Number of data to transfer
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020474<b style="margin: 20px;">PADDR6</b>//   DMA channel 6 peripheral address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">PA</b> (def=0x0)    //    Peripheral address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020478<b style="margin: 20px;">MADDR6</b>//   DMA channel 6 memory address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">MA</b> (def=0x0)    //    Memory address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020480<b style="margin: 20px;">CFGR7</b>//   DMA channel configuration register (DMA_CFGR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">EN</b> (def=0x0)    //    Channel enable
</li>
<li class="content">
[1]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transfer complete interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">HTIE</b> (def=0x0)    //    Half Transfer interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">TEIE</b> (def=0x0)    //    Transfer error interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Data transfer direction
</li>
<li class="content">
[5]<b style="margin: 20px;">CIRC</b> (def=0x0)    //    Circular mode
</li>
<li class="content">
[6]<b style="margin: 20px;">PINC</b> (def=0x0)    //    Peripheral increment mode
</li>
<li class="content">
[7]<b style="margin: 20px;">MINC</b> (def=0x0)    //    Memory increment mode
</li>
<li class="content">
[8:9]<b style="margin: 20px;">PSIZE</b> (def=0x0)    //    Peripheral size
</li>
<li class="content">
[10:11]<b style="margin: 20px;">MSIZE</b> (def=0x0)    //    Memory size
</li>
<li class="content">
[12:13]<b style="margin: 20px;">PL</b> (def=0x0)    //    Channel Priority level
</li>
<li class="content">
[14]<b style="margin: 20px;">MEM2MEM</b> (def=0x0)    //    Memory to memory mode
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020484<b style="margin: 20px;">CNTR7</b>//   DMA channel 7 number of data register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">NDT</b> (def=0x0)    //    Number of data to transfer
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020488<b style="margin: 20px;">PADDR7</b>//   DMA channel 7 peripheral address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">PA</b> (def=0x0)    //    Peripheral address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002048C<b style="margin: 20px;">MADDR7</b>//   DMA channel 7 memory address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">MA</b> (def=0x0)    //    Memory address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020490<b style="margin: 20px;">CFGR8</b>//   DMA channel configuration register (DMA_CFGR) used in ch32v30x_D8/D8C</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">EN</b> (def=0x0)    //    Channel enable
</li>
<li class="content">
[1]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transfer complete interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">HTIE</b> (def=0x0)    //    Half Transfer interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">TEIE</b> (def=0x0)    //    Transfer error interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Data transfer direction
</li>
<li class="content">
[5]<b style="margin: 20px;">CIRC</b> (def=0x0)    //    Circular mode
</li>
<li class="content">
[6]<b style="margin: 20px;">PINC</b> (def=0x0)    //    Peripheral increment mode
</li>
<li class="content">
[7]<b style="margin: 20px;">MINC</b> (def=0x0)    //    Memory increment mode
</li>
<li class="content">
[8:9]<b style="margin: 20px;">PSIZE</b> (def=0x0)    //    Peripheral size
</li>
<li class="content">
[10:11]<b style="margin: 20px;">MSIZE</b> (def=0x0)    //    Memory size
</li>
<li class="content">
[12:13]<b style="margin: 20px;">PL</b> (def=0x0)    //    Channel Priority level
</li>
<li class="content">
[14]<b style="margin: 20px;">MEM2MEM</b> (def=0x0)    //    Memory to memory mode
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020494<b style="margin: 20px;">CNTR8</b>//   DMA channel 8 number of data register used in ch32v30x_D8/D8C</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">NDT</b> (def=0x0)    //    Number of data to transfer
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020498<b style="margin: 20px;">PADDR8</b>//   DMA channel 8 peripheral address register used in ch32v30x_D8/D8C</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">PA</b> (def=0x0)    //    Peripheral address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002049C<b style="margin: 20px;">MADDR8</b>//   DMA channel 8 memory address register used in ch32v30x_D8/D8C</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">MA</b> (def=0x0)    //    Memory address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400204A0<b style="margin: 20px;">CFGR9</b>//   DMA channel configuration register (DMA_CFGR) used in ch32v30x_D8/D8C</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">EN</b> (def=0x0)    //    Channel enable
</li>
<li class="content">
[1]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transfer complete interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">HTIE</b> (def=0x0)    //    Half Transfer interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">TEIE</b> (def=0x0)    //    Transfer error interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Data transfer direction
</li>
<li class="content">
[5]<b style="margin: 20px;">CIRC</b> (def=0x0)    //    Circular mode
</li>
<li class="content">
[6]<b style="margin: 20px;">PINC</b> (def=0x0)    //    Peripheral increment mode
</li>
<li class="content">
[7]<b style="margin: 20px;">MINC</b> (def=0x0)    //    Memory increment mode
</li>
<li class="content">
[8:9]<b style="margin: 20px;">PSIZE</b> (def=0x0)    //    Peripheral size
</li>
<li class="content">
[10:11]<b style="margin: 20px;">MSIZE</b> (def=0x0)    //    Memory size
</li>
<li class="content">
[12:13]<b style="margin: 20px;">PL</b> (def=0x0)    //    Channel Priority level
</li>
<li class="content">
[14]<b style="margin: 20px;">MEM2MEM</b> (def=0x0)    //    Memory to memory mode
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400204A4<b style="margin: 20px;">CNTR9</b>//   DMA channel 9 number of data register used in ch32v30x_D8/D8C</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">NDT</b> (def=0x0)    //    Number of data to transfer
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400204A8<b style="margin: 20px;">PADDR9</b>//   DMA channel 7 peripheral address register used in ch32v30x_D8/D8C</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">PA</b> (def=0x0)    //    Peripheral address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400204AC<b style="margin: 20px;">MADDR9</b>//   DMA channel 9 memory address register used in ch32v30x_D8/D8C</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">MA</b> (def=0x0)    //    Memory address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400204B0<b style="margin: 20px;">CFGR10</b>//   DMA channel configuration register (DMA_CFGR) used in ch32v30x_D8/D8C</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">EN</b> (def=0x0)    //    Channel enable
</li>
<li class="content">
[1]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transfer complete interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">HTIE</b> (def=0x0)    //    Half Transfer interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">TEIE</b> (def=0x0)    //    Transfer error interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Data transfer direction
</li>
<li class="content">
[5]<b style="margin: 20px;">CIRC</b> (def=0x0)    //    Circular mode
</li>
<li class="content">
[6]<b style="margin: 20px;">PINC</b> (def=0x0)    //    Peripheral increment mode
</li>
<li class="content">
[7]<b style="margin: 20px;">MINC</b> (def=0x0)    //    Memory increment mode
</li>
<li class="content">
[8:9]<b style="margin: 20px;">PSIZE</b> (def=0x0)    //    Peripheral size
</li>
<li class="content">
[10:11]<b style="margin: 20px;">MSIZE</b> (def=0x0)    //    Memory size
</li>
<li class="content">
[12:13]<b style="margin: 20px;">PL</b> (def=0x0)    //    Channel Priority level
</li>
<li class="content">
[14]<b style="margin: 20px;">MEM2MEM</b> (def=0x0)    //    Memory to memory mode
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400204B4<b style="margin: 20px;">CNTR10</b>//   DMA channel 10 number of data register used in ch32v30x_D8/D8C</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">NDT</b> (def=0x0)    //    Number of data to transfer
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400204B8<b style="margin: 20px;">PADDR10</b>//   DMA channel 10 peripheral address register used in ch32v30x_D8/D8C</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">PA</b> (def=0x0)    //    Peripheral address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400204BC<b style="margin: 20px;">MADDR10</b>//   DMA channel 10 memory address register used in ch32v30x_D8/D8C</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">MA</b> (def=0x0)    //    Memory address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400204C0<b style="margin: 20px;">CFGR11</b>//   DMA channel configuration register (DMA_CFGR) used in ch32v30x_D8/D8C</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">EN</b> (def=0x0)    //    Channel enable
</li>
<li class="content">
[1]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transfer complete interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">HTIE</b> (def=0x0)    //    Half Transfer interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">TEIE</b> (def=0x0)    //    Transfer error interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Data transfer direction
</li>
<li class="content">
[5]<b style="margin: 20px;">CIRC</b> (def=0x0)    //    Circular mode
</li>
<li class="content">
[6]<b style="margin: 20px;">PINC</b> (def=0x0)    //    Peripheral increment mode
</li>
<li class="content">
[7]<b style="margin: 20px;">MINC</b> (def=0x0)    //    Memory increment mode
</li>
<li class="content">
[8:9]<b style="margin: 20px;">PSIZE</b> (def=0x0)    //    Peripheral size
</li>
<li class="content">
[10:11]<b style="margin: 20px;">MSIZE</b> (def=0x0)    //    Memory size
</li>
<li class="content">
[12:13]<b style="margin: 20px;">PL</b> (def=0x0)    //    Channel Priority level
</li>
<li class="content">
[14]<b style="margin: 20px;">MEM2MEM</b> (def=0x0)    //    Memory to memory mode
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400204C4<b style="margin: 20px;">CNTR11</b>//   DMA channel 11 number of data register used in ch32v30x_D8/D8C</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">NDT</b> (def=0x0)    //    Number of data to transfer
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400204C8<b style="margin: 20px;">PADDR11</b>//   DMA channel 11 peripheral address register used in ch32v30x_D8/D8C</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">PA</b> (def=0x0)    //    Peripheral address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400204CC<b style="margin: 20px;">MADDR11</b>//   DMA channel 11 memory address register used in ch32v30x_D8/D8C</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">MA</b> (def=0x0)    //    Memory address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400204D0<b style="margin: 20px;">EXTEN_INTFR</b>//   DMA2 EXTEN interrupt status register (DMA_INTFR)used in ch32v30x_D8/D8C</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">GIF8</b> (def=0x0)    //    Channel 8 Global interrupt flag
</li>
<li class="content">
[1]<b style="margin: 20px;">TCIF8</b> (def=0x0)    //    Channel 8 Transfer Complete flag
</li>
<li class="content">
[2]<b style="margin: 20px;">HTIF8</b> (def=0x0)    //    Channel 8 Half Transfer Complete flag
</li>
<li class="content">
[3]<b style="margin: 20px;">TEIF8</b> (def=0x0)    //    Channel 8 Transfer Error flag
</li>
<li class="content">
[4]<b style="margin: 20px;">GIF9</b> (def=0x0)    //    Channel 9 Global interrupt flag
</li>
<li class="content">
[5]<b style="margin: 20px;">TCIF9</b> (def=0x0)    //    Channel 9 Transfer Complete flag
</li>
<li class="content">
[6]<b style="margin: 20px;">HTIF9</b> (def=0x0)    //    Channel 9 Half Transfer Complete flag
</li>
<li class="content">
[7]<b style="margin: 20px;">TEIF9</b> (def=0x0)    //    Channel 9 Transfer Error flag
</li>
<li class="content">
[8]<b style="margin: 20px;">GIF10</b> (def=0x0)    //    Channel 10 Global interrupt flag
</li>
<li class="content">
[9]<b style="margin: 20px;">TCIF10</b> (def=0x0)    //    Channel 10 Transfer Complete flag
</li>
<li class="content">
[10]<b style="margin: 20px;">HTIF10</b> (def=0x0)    //    Channel 10 Half Transfer Complete flag
</li>
<li class="content">
[11]<b style="margin: 20px;">TEIF10</b> (def=0x0)    //    Channel 10 Transfer Error flag
</li>
<li class="content">
[12]<b style="margin: 20px;">GIF11</b> (def=0x0)    //    Channel 11 Global interrupt flag
</li>
<li class="content">
[13]<b style="margin: 20px;">TCIF11</b> (def=0x0)    //    Channel 11 Transfer Complete flag
</li>
<li class="content">
[14]<b style="margin: 20px;">HTIF11</b> (def=0x0)    //    Channel 11 Half Transfer Complete flag
</li>
<li class="content">
[15]<b style="margin: 20px;">TEIF11</b> (def=0x0)    //    Channel 11 Transfer Error flag
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400204D4<b style="margin: 20px;">EXTEN_INTFCR</b>//   DMA2 EXTEN interrupt flag clear register (DMA_INTFCR)used in ch32v30x_D8/D8C</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CGIF8</b> (def=0x0)    //    Channel 8 Global interrupt clear
</li>
<li class="content">
[4]<b style="margin: 20px;">CGIF9</b> (def=0x0)    //    Channel 9 Global interrupt clear
</li>
<li class="content">
[8]<b style="margin: 20px;">CGIF10</b> (def=0x0)    //    Channel 10 Global interrupt clear
</li>
<li class="content">
[12]<b style="margin: 20px;">CGIF11</b> (def=0x0)    //    Channel 11 Global interrupt clear
</li>
<li class="content">
[1]<b style="margin: 20px;">CTCIF8</b> (def=0x0)    //    Channel 8 Global interrupt clear
</li>
<li class="content">
[5]<b style="margin: 20px;">CTCIF9</b> (def=0x0)    //    Channel 9 Global interrupt clear
</li>
<li class="content">
[9]<b style="margin: 20px;">CTCIF10</b> (def=0x0)    //    Channel 10 Global interrupt clear
</li>
<li class="content">
[13]<b style="margin: 20px;">CTCIF11</b> (def=0x0)    //    Channel 11 Global interrupt clear
</li>
<li class="content">
[2]<b style="margin: 20px;">CHTIF8</b> (def=0x0)    //    Channel 8 Global interrupt clear
</li>
<li class="content">
[6]<b style="margin: 20px;">CHTIF9</b> (def=0x0)    //    Channel 9 Global interrupt clear
</li>
<li class="content">
[10]<b style="margin: 20px;">CHTIF10</b> (def=0x0)    //    Channel 10 Global interrupt clear
</li>
<li class="content">
[14]<b style="margin: 20px;">CHTIF11</b> (def=0x0)    //    Channel 11 Global interrupt clear
</li>
<li class="content">
[3]<b style="margin: 20px;">CTEIF8</b> (def=0x0)    //    Channel 8 Global interrupt clear
</li>
<li class="content">
[7]<b style="margin: 20px;">CTEIF9</b> (def=0x0)    //    Channel 9 Global interrupt clear
</li>
<li class="content">
[11]<b style="margin: 20px;">CTEIF10</b> (def=0x0)    //    Channel 10 Global interrupt clear
</li>
<li class="content">
[15]<b style="margin: 20px;">CTEIF11</b> (def=0x0)    //    Channel 11 Global interrupt clear
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[72]  <b>DMA2_Channel1</b>    //    DMA2 Channel1 global interrupt</li>
<li>[73]  <b>DMA2_Channel2</b>    //    DMA2 Channel2 global interrupt</li>
<li>[74]  <b>DMA2_Channel3</b>    //    DMA2 Channel3 global interrupt</li>
<li>[75]  <b>DMA2_Channel4</b>    //    DMA2 Channel4 global interrupt</li>
<li>[76]  <b>DMA2_Channel5</b>    //    DMA2 Channel5 global interrupt</li>
<li>[98]  <b>DMA2_Channel6</b>    //    DMA2 Channel6 global interrupt</li>
<li>[99]  <b>DMA2_Channel7</b>    //    DMA2 Channel7 global interrupt</li>
<li>[100]  <b>DMA2_Channel8</b>    //    DMA2 Channel8 global interrupt</li>
<li>[101]  <b>DMA2_Channel9</b>    //    DMA2 Channel9 global interrupt</li>
<li>[102]  <b>DMA2_Channel10</b>    //    DMA2 Channel10 global interrupt</li>
<li>[103]  <b>DMA2_Channel11</b>    //    DMA2 Channel11 global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40002800<b style="margin: 20px;">RTC</b>// Real time clock</summary>
<ul>
<li class="content"><details><summary>0x40002800<b style="margin: 20px;">CTLRH</b>//   RTC Control Register High</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SECIE</b> (def=0x0)    //    Second interrupt Enable
</li>
<li class="content">
[1]<b style="margin: 20px;">ALRIE</b> (def=0x0)    //    Alarm interrupt Enable
</li>
<li class="content">
[2]<b style="margin: 20px;">OWIE</b> (def=0x0)    //    Overflow interrupt Enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002804<b style="margin: 20px;">CTLRL</b>//   RTC Control Register Low</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SECF</b> (def=0x0)    //    Second Flag
</li>
<li class="content">
[1]<b style="margin: 20px;">ALRF</b> (def=0x0)    //    Alarm Flag
</li>
<li class="content">
[2]<b style="margin: 20px;">OWF</b> (def=0x0)    //    Overflow Flag
</li>
<li class="content">
[3]<b style="margin: 20px;">RSF</b> (def=0x0)    //    Registers Synchronized Flag
</li>
<li class="content">
[4]<b style="margin: 20px;">CNF</b> (def=0x0)    //    Configuration Flag
</li>
<li class="content">
[5]<b style="margin: 20px;">RTOFF</b> (def=0x1)    //    RTC operation OFF
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002808<b style="margin: 20px;">PSCRH</b>//   RTC Prescaler Load Register High</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">PRLH</b> (def=0x0)    //    RTC Prescaler Load Register High
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000280C<b style="margin: 20px;">PSCRL</b>//   RTC Prescaler Load Register Low</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">PRLL</b> (def=0x8000)    //    RTC Prescaler Divider Register Low
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002810<b style="margin: 20px;">DIVH</b>//   RTC Prescaler Divider Register High</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">DIVH</b> (def=0x0)    //    RTC prescaler divider register high
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002814<b style="margin: 20px;">DIVL</b>//   RTC Prescaler Divider Register Low</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DIVL</b> (def=0x8000)    //    RTC prescaler divider register Low
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002818<b style="margin: 20px;">CNTH</b>//   RTC Counter Register High</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CNTH</b> (def=0x0)    //    RTC counter register high
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000281C<b style="margin: 20px;">CNTL</b>//   RTC Counter Register Low</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CNTL</b> (def=0x0)    //    RTC counter register Low
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002820<b style="margin: 20px;">ALRMH</b>//   RTC Alarm Register High</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">ALRH</b> (def=0xFFFF)    //    RTC alarm register high
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002824<b style="margin: 20px;">ALRML</b>//   RTC Alarm Register Low</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">ALRL</b> (def=0xFFFF)    //    RTC alarm register low
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[19]  <b>RTC</b>    //    RTC global interrupt</li>
<li>[57]  <b>RTCAlarm</b>    //    RTC Alarms through EXTI line interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C00<b style="margin: 20px;">BKP</b>// Backup registers</summary>
<ul>
<li class="content"><details><summary>0x40006C04<b style="margin: 20px;">DATAR1</b>//   Backup data register (BKP_DR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">D1</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C08<b style="margin: 20px;">DATAR2</b>//   Backup data register (BKP_DR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">D2</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C0C<b style="margin: 20px;">DATAR3</b>//   Backup data register (BKP_DR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">D3</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C10<b style="margin: 20px;">DATAR4</b>//   Backup data register (BKP_DR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">D4</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C14<b style="margin: 20px;">DATAR5</b>//   Backup data register (BKP_DR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">D5</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C18<b style="margin: 20px;">DATAR6</b>//   Backup data register (BKP_DR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">D6</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C1C<b style="margin: 20px;">DATAR7</b>//   Backup data register (BKP_DR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">D7</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C20<b style="margin: 20px;">DATAR8</b>//   Backup data register (BKP_DR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">D8</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C24<b style="margin: 20px;">DATAR9</b>//   Backup data register (BKP_DR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">D9</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C28<b style="margin: 20px;">DATAR10</b>//   Backup data register (BKP_DR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">D10</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C40<b style="margin: 20px;">DATAR11</b>//   Backup data register (BKP_DR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DR11</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C44<b style="margin: 20px;">DATAR12</b>//   Backup data register (BKP_DR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DR12</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C48<b style="margin: 20px;">DATAR13</b>//   Backup data register (BKP_DR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DR13</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C4C<b style="margin: 20px;">DATAR14</b>//   Backup data register (BKP_DR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">D14</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C50<b style="margin: 20px;">DATAR15</b>//   Backup data register (BKP_DR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">D15</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C54<b style="margin: 20px;">DATAR16</b>//   Backup data register (BKP_DR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">D16</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C58<b style="margin: 20px;">DATAR17</b>//   Backup data register (BKP_DR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">D17</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C5C<b style="margin: 20px;">DATAR18</b>//   Backup data register (BKP_DR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">D18</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C60<b style="margin: 20px;">DATAR19</b>//   Backup data register (BKP_DR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">D19</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C64<b style="margin: 20px;">DATAR20</b>//   Backup data register (BKP_DR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">D20</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C68<b style="margin: 20px;">DATAR21</b>//   Backup data register (BKP_DR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">D21</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C6C<b style="margin: 20px;">DATAR22</b>//   Backup data register (BKP_DR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">D22</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C70<b style="margin: 20px;">DATAR23</b>//   Backup data register (BKP_DR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">D23</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C74<b style="margin: 20px;">DATAR24</b>//   Backup data register (BKP_DR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">D24</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C78<b style="margin: 20px;">DATAR25</b>//   Backup data register (BKP_DR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">D25</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C7C<b style="margin: 20px;">DATAR26</b>//   Backup data register (BKP_DR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">D26</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C80<b style="margin: 20px;">DATAR27</b>//   Backup data register (BKP_DR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">D27</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C84<b style="margin: 20px;">DATAR28</b>//   Backup data register (BKP_DR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">D28</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C88<b style="margin: 20px;">DATAR29</b>//   Backup data register (BKP_DR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">D29</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C8C<b style="margin: 20px;">DATAR30</b>//   Backup data register (BKP_DR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">D30</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C90<b style="margin: 20px;">DATAR31</b>//   Backup data register (BKP_DR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">D31</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C94<b style="margin: 20px;">DATAR32</b>//   Backup data register (BKP_DR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">D32</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C98<b style="margin: 20px;">DATAR33</b>//   Backup data register (BKP_DR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">D33</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C9C<b style="margin: 20px;">DATAR34</b>//   Backup data register (BKP_DR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">D34</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006CA0<b style="margin: 20px;">DATAR35</b>//   Backup data register (BKP_DR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">D35</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006CA4<b style="margin: 20px;">DATAR36</b>//   Backup data register (BKP_DR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">D36</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006CA8<b style="margin: 20px;">DATAR37</b>//   Backup data register (BKP_DR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">D37</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006CAC<b style="margin: 20px;">DATAR38</b>//   Backup data register (BKP_DR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">D38</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006CB0<b style="margin: 20px;">DATAR39</b>//   Backup data register (BKP_DR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">D39</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006CB4<b style="margin: 20px;">DATAR40</b>//   Backup data register (BKP_DR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">D40</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006CB8<b style="margin: 20px;">DATAR41</b>//   Backup data register (BKP_DR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">D41</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006CBC<b style="margin: 20px;">DATAR42</b>//   Backup data register (BKP_DR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">D42</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C2C<b style="margin: 20px;">OCTLR</b>//   RTC clock calibration register (BKP_OCTLR)</summary>
<ul>
<li class="content">
[0:6]<b style="margin: 20px;">CAL</b> (def=0x0)    //    Calibration value
</li>
<li class="content">
[7]<b style="margin: 20px;">CCO</b> (def=0x0)    //    Calibration Clock Output
</li>
<li class="content">
[8]<b style="margin: 20px;">ASOE</b> (def=0x0)    //    Alarm or second output enable
</li>
<li class="content">
[9]<b style="margin: 20px;">ASOS</b> (def=0x0)    //    Alarm or second output selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C30<b style="margin: 20px;">TPCTLR</b>//   Backup control register (BKP_TPCTLR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">TPE</b> (def=0x0)    //    Tamper pin enable
</li>
<li class="content">
[1]<b style="margin: 20px;">TPAL</b> (def=0x0)    //    Tamper pin active level
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C34<b style="margin: 20px;">TPCSR</b>//   BKP_TPCSR control/status register (BKP_CSR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CTE</b> (def=0x0)    //    Clear Tamper event
</li>
<li class="content">
[1]<b style="margin: 20px;">CTI</b> (def=0x0)    //    Clear Tamper Interrupt
</li>
<li class="content">
[2]<b style="margin: 20px;">TPIE</b> (def=0x0)    //    Tamper Pin interrupt enable
</li>
<li class="content">
[8]<b style="margin: 20px;">TEF</b> (def=0x0)    //    Tamper Event Flag
</li>
<li class="content">
[9]<b style="margin: 20px;">TIF</b> (def=0x0)    //    Tamper Interrupt Flag
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40003000<b style="margin: 20px;">IWDG</b>// Independent watchdog</summary>
<ul>
<li class="content"><details><summary>0x40003000<b style="margin: 20px;">CTLR</b>//   Key register (IWDG_CTLR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">KEY</b> (def=0x0)    //    Key value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40003004<b style="margin: 20px;">PSCR</b>//   Prescaler register (IWDG_PSCR)</summary>
<ul>
<li class="content">
[0:2]<b style="margin: 20px;">PR</b> (def=0x0)    //    Prescaler divider
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40003008<b style="margin: 20px;">RLDR</b>//   Reload register (IWDG_RLDR)</summary>
<ul>
<li class="content">
[0:11]<b style="margin: 20px;">RL</b> (def=0xFFF)    //    Watchdog counter reload value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000300C<b style="margin: 20px;">STATR</b>//   Status register (IWDG_SR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">PVU</b> (def=0x0)    //    Watchdog prescaler value update
</li>
<li class="content">
[1]<b style="margin: 20px;">RVU</b> (def=0x0)    //    Watchdog counter reload value update
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002C00<b style="margin: 20px;">WWDG</b>// Window watchdog</summary>
<ul>
<li class="content"><details><summary>0x40002C00<b style="margin: 20px;">CTLR</b>//   Control register (WWDG_CR)</summary>
<ul>
<li class="content">
[0:6]<b style="margin: 20px;">T</b> (def=0x7F)    //    7-bit counter (MSB to LSB)
</li>
<li class="content">
[7]<b style="margin: 20px;">WDGA</b> (def=0x0)    //    Activation bit
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002C04<b style="margin: 20px;">CFGR</b>//   Configuration register (WWDG_CFR)</summary>
<ul>
<li class="content">
[0:6]<b style="margin: 20px;">W</b> (def=0x7F)    //    7-bit window value
</li>
<li class="content">
[7:8]<b style="margin: 20px;">WDGTB</b> (def=0x0)    //    Timer Base
</li>
<li class="content">
[9]<b style="margin: 20px;">EWI</b> (def=0x0)    //    Early Wakeup Interrupt
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002C08<b style="margin: 20px;">STATR</b>//   Status register (WWDG_SR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">WEIF</b> (def=0x0)    //    Early Wakeup Interrupt Flag
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[16]  <b>WWDG</b>    //    Window Watchdog interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C00<b style="margin: 20px;">TIM1</b>// Advanced timer</summary>
<ul>
<li class="content"><details><summary>0x40012C00<b style="margin: 20px;">CTLR1</b>//   control register 1</summary>
<ul>
<li class="content">
[8:9]<b style="margin: 20px;">CKD</b> (def=0x0)    //    Clock division
</li>
<li class="content">
[7]<b style="margin: 20px;">ARPE</b> (def=0x0)    //    Auto-reload preload enable
</li>
<li class="content">
[5:6]<b style="margin: 20px;">CMS</b> (def=0x0)    //    Center-aligned mode selection
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Direction
</li>
<li class="content">
[3]<b style="margin: 20px;">OPM</b> (def=0x0)    //    One-pulse mode
</li>
<li class="content">
[2]<b style="margin: 20px;">URS</b> (def=0x0)    //    Update request source
</li>
<li class="content">
[1]<b style="margin: 20px;">UDIS</b> (def=0x0)    //    Update disable
</li>
<li class="content">
[0]<b style="margin: 20px;">CEN</b> (def=0x0)    //    Counter enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C04<b style="margin: 20px;">CTLR2</b>//   control register 2</summary>
<ul>
<li class="content">
[14]<b style="margin: 20px;">OIS4</b> (def=0x0)    //    Output Idle state 4
</li>
<li class="content">
[13]<b style="margin: 20px;">OIS3N</b> (def=0x0)    //    Output Idle state 3
</li>
<li class="content">
[12]<b style="margin: 20px;">OIS3</b> (def=0x0)    //    Output Idle state 3
</li>
<li class="content">
[11]<b style="margin: 20px;">OIS2N</b> (def=0x0)    //    Output Idle state 2
</li>
<li class="content">
[10]<b style="margin: 20px;">OIS2</b> (def=0x0)    //    Output Idle state 2
</li>
<li class="content">
[9]<b style="margin: 20px;">OIS1N</b> (def=0x0)    //    Output Idle state 1
</li>
<li class="content">
[8]<b style="margin: 20px;">OIS1</b> (def=0x0)    //    Output Idle state 1
</li>
<li class="content">
[7]<b style="margin: 20px;">TI1S</b> (def=0x0)    //    TI1 selection
</li>
<li class="content">
[4:6]<b style="margin: 20px;">MMS</b> (def=0x0)    //    Master mode selection
</li>
<li class="content">
[3]<b style="margin: 20px;">CCDS</b> (def=0x0)    //    Capture/compare DMA selection
</li>
<li class="content">
[2]<b style="margin: 20px;">CCUS</b> (def=0x0)    //    Capture/compare control update selection
</li>
<li class="content">
[0]<b style="margin: 20px;">CCPC</b> (def=0x0)    //    Capture/compare preloaded control
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C08<b style="margin: 20px;">SMCFGR</b>//   slave mode control register</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">ETP</b> (def=0x0)    //    External trigger polarity
</li>
<li class="content">
[14]<b style="margin: 20px;">ECE</b> (def=0x0)    //    External clock enable
</li>
<li class="content">
[12:13]<b style="margin: 20px;">ETPS</b> (def=0x0)    //    External trigger prescaler
</li>
<li class="content">
[8:11]<b style="margin: 20px;">ETF</b> (def=0x0)    //    External trigger filter
</li>
<li class="content">
[7]<b style="margin: 20px;">MSM</b> (def=0x0)    //    Master/Slave mode
</li>
<li class="content">
[4:6]<b style="margin: 20px;">TS</b> (def=0x0)    //    Trigger selection
</li>
<li class="content">
[0:2]<b style="margin: 20px;">SMS</b> (def=0x0)    //    Slave mode selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C0C<b style="margin: 20px;">DMAINTENR</b>//   DMA/Interrupt enable register</summary>
<ul>
<li class="content">
[14]<b style="margin: 20px;">TDE</b> (def=0x0)    //    Trigger DMA request enable
</li>
<li class="content">
[13]<b style="margin: 20px;">COMDE</b> (def=0x0)    //    COM DMA request enable
</li>
<li class="content">
[12]<b style="margin: 20px;">CC4DE</b> (def=0x0)    //    Capture/Compare 4 DMA request enable
</li>
<li class="content">
[11]<b style="margin: 20px;">CC3DE</b> (def=0x0)    //    Capture/Compare 3 DMA request enable
</li>
<li class="content">
[10]<b style="margin: 20px;">CC2DE</b> (def=0x0)    //    Capture/Compare 2 DMA request enable
</li>
<li class="content">
[9]<b style="margin: 20px;">CC1DE</b> (def=0x0)    //    Capture/Compare 1 DMA request enable
</li>
<li class="content">
[8]<b style="margin: 20px;">UDE</b> (def=0x0)    //    Update DMA request enable
</li>
<li class="content">
[7]<b style="margin: 20px;">BIE</b> (def=0x0)    //    Break interrupt enable
</li>
<li class="content">
[6]<b style="margin: 20px;">TIE</b> (def=0x0)    //    Trigger interrupt enable
</li>
<li class="content">
[5]<b style="margin: 20px;">COMIE</b> (def=0x0)    //    COM interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">CC4IE</b> (def=0x0)    //    Capture/Compare 4 interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">CC3IE</b> (def=0x0)    //    Capture/Compare 3 interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">CC2IE</b> (def=0x0)    //    Capture/Compare 2 interrupt enable
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1IE</b> (def=0x0)    //    Capture/Compare 1 interrupt enable
</li>
<li class="content">
[0]<b style="margin: 20px;">UIE</b> (def=0x0)    //    Update interrupt enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C10<b style="margin: 20px;">INTFR</b>//   status register</summary>
<ul>
<li class="content">
[12]<b style="margin: 20px;">CC4OF</b> (def=0x0)    //    Capture/Compare 4 overcapture flag
</li>
<li class="content">
[11]<b style="margin: 20px;">CC3OF</b> (def=0x0)    //    Capture/Compare 3 overcapture flag
</li>
<li class="content">
[10]<b style="margin: 20px;">CC2OF</b> (def=0x0)    //    Capture/compare 2 overcapture flag
</li>
<li class="content">
[9]<b style="margin: 20px;">CC1OF</b> (def=0x0)    //    Capture/Compare 1 overcapture flag
</li>
<li class="content">
[7]<b style="margin: 20px;">BIF</b> (def=0x0)    //    Break interrupt flag
</li>
<li class="content">
[6]<b style="margin: 20px;">TIF</b> (def=0x0)    //    Trigger interrupt flag
</li>
<li class="content">
[5]<b style="margin: 20px;">COMIF</b> (def=0x0)    //    COM interrupt flag
</li>
<li class="content">
[4]<b style="margin: 20px;">CC4IF</b> (def=0x0)    //    Capture/Compare 4 interrupt flag
</li>
<li class="content">
[3]<b style="margin: 20px;">CC3IF</b> (def=0x0)    //    Capture/Compare 3 interrupt flag
</li>
<li class="content">
[2]<b style="margin: 20px;">CC2IF</b> (def=0x0)    //    Capture/Compare 2 interrupt flag
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1IF</b> (def=0x0)    //    Capture/compare 1 interrupt flag
</li>
<li class="content">
[0]<b style="margin: 20px;">UIF</b> (def=0x0)    //    Update interrupt flag
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C14<b style="margin: 20px;">SWEVGR</b>//   event generation register</summary>
<ul>
<li class="content">
[7]<b style="margin: 20px;">BG</b> (def=0x0)    //    Break generation
</li>
<li class="content">
[6]<b style="margin: 20px;">TG</b> (def=0x0)    //    Trigger generation
</li>
<li class="content">
[5]<b style="margin: 20px;">COMG</b> (def=0x0)    //    Capture/Compare control update generation
</li>
<li class="content">
[4]<b style="margin: 20px;">CC4G</b> (def=0x0)    //    Capture/compare 4 generation
</li>
<li class="content">
[3]<b style="margin: 20px;">CC3G</b> (def=0x0)    //    Capture/compare 3 generation
</li>
<li class="content">
[2]<b style="margin: 20px;">CC2G</b> (def=0x0)    //    Capture/compare 2 generation
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1G</b> (def=0x0)    //    Capture/compare 1 generation
</li>
<li class="content">
[0]<b style="margin: 20px;">UG</b> (def=0x0)    //    Update generation
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C18<b style="margin: 20px;">CHCTLR1_Output</b>//   capture/compare mode register (output mode)</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">OC2CE</b> (def=0x0)    //    Output Compare 2 clear enable
</li>
<li class="content">
[12:14]<b style="margin: 20px;">OC2M</b> (def=0x0)    //    Output Compare 2 mode
</li>
<li class="content">
[11]<b style="margin: 20px;">OC2PE</b> (def=0x0)    //    Output Compare 2 preload enable
</li>
<li class="content">
[10]<b style="margin: 20px;">OC2FE</b> (def=0x0)    //    Output Compare 2 fast enable
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CC2S</b> (def=0x0)    //    Capture/Compare 2 selection
</li>
<li class="content">
[7]<b style="margin: 20px;">OC1CE</b> (def=0x0)    //    Output Compare 1 clear enable
</li>
<li class="content">
[4:6]<b style="margin: 20px;">OC1M</b> (def=0x0)    //    Output Compare 1 mode
</li>
<li class="content">
[3]<b style="margin: 20px;">OC1PE</b> (def=0x0)    //    Output Compare 1 preload enable
</li>
<li class="content">
[2]<b style="margin: 20px;">OC1FE</b> (def=0x0)    //    Output Compare 1 fast enable
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CC1S</b> (def=0x0)    //    Capture/Compare 1 selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C18<b style="margin: 20px;">CHCTLR1_Input</b>//   capture/compare mode register 1 (input mode)</summary>
<ul>
<li class="content">
[12:15]<b style="margin: 20px;">IC2F</b> (def=0x0)    //    Input capture 2 filter
</li>
<li class="content">
[10:11]<b style="margin: 20px;">IC2PCS</b> (def=0x0)    //    Input capture 2 prescaler
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CC2S</b> (def=0x0)    //    Capture/Compare 2 selection
</li>
<li class="content">
[4:7]<b style="margin: 20px;">IC1F</b> (def=0x0)    //    Input capture 1 filter
</li>
<li class="content">
[2:3]<b style="margin: 20px;">IC1PSC</b> (def=0x0)    //    Input capture 1 prescaler
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CC1S</b> (def=0x0)    //    Capture/Compare 1 selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C1C<b style="margin: 20px;">CHCTLR2_Output</b>//   capture/compare mode register (output mode)</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">OC4CE</b> (def=0x0)    //    Output compare 4 clear enable
</li>
<li class="content">
[12:14]<b style="margin: 20px;">OC4M</b> (def=0x0)    //    Output compare 4 mode
</li>
<li class="content">
[11]<b style="margin: 20px;">OC4PE</b> (def=0x0)    //    Output compare 4 preload enable
</li>
<li class="content">
[10]<b style="margin: 20px;">OC4FE</b> (def=0x0)    //    Output compare 4 fast enable
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CC4S</b> (def=0x0)    //    Capture/Compare 4 selection
</li>
<li class="content">
[7]<b style="margin: 20px;">OC3CE</b> (def=0x0)    //    Output compare 3 clear enable
</li>
<li class="content">
[4:6]<b style="margin: 20px;">OC3M</b> (def=0x0)    //    Output compare 3 mode
</li>
<li class="content">
[3]<b style="margin: 20px;">OC3PE</b> (def=0x0)    //    Output compare 3 preload enable
</li>
<li class="content">
[2]<b style="margin: 20px;">OC3FE</b> (def=0x0)    //    Output compare 3 fast enable
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CC3S</b> (def=0x0)    //    Capture/Compare 3 selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C1C<b style="margin: 20px;">CHCTLR2_Input</b>//   capture/compare mode register 2 (input mode)</summary>
<ul>
<li class="content">
[12:15]<b style="margin: 20px;">IC4F</b> (def=0x0)    //    Input capture 4 filter
</li>
<li class="content">
[10:11]<b style="margin: 20px;">IC4PSC</b> (def=0x0)    //    Input capture 4 prescaler
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CC4S</b> (def=0x0)    //    Capture/Compare 4 selection
</li>
<li class="content">
[4:7]<b style="margin: 20px;">IC3F</b> (def=0x0)    //    Input capture 3 filter
</li>
<li class="content">
[2:3]<b style="margin: 20px;">IC3PSC</b> (def=0x0)    //    Input capture 3 prescaler
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CC3S</b> (def=0x0)    //    Capture/compare 3 selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C20<b style="margin: 20px;">CCER</b>//   capture/compare enable register</summary>
<ul>
<li class="content">
[13]<b style="margin: 20px;">CC4P</b> (def=0x0)    //    Capture/Compare 3 output Polarity
</li>
<li class="content">
[12]<b style="margin: 20px;">CC4E</b> (def=0x0)    //    Capture/Compare 4 output enable
</li>
<li class="content">
[11]<b style="margin: 20px;">CC3NP</b> (def=0x0)    //    Capture/Compare 3 output Polarity
</li>
<li class="content">
[10]<b style="margin: 20px;">CC3NE</b> (def=0x0)    //    Capture/Compare 3 complementary output enable
</li>
<li class="content">
[9]<b style="margin: 20px;">CC3P</b> (def=0x0)    //    Capture/Compare 3 output Polarity
</li>
<li class="content">
[8]<b style="margin: 20px;">CC3E</b> (def=0x0)    //    Capture/Compare 3 output enable
</li>
<li class="content">
[7]<b style="margin: 20px;">CC2NP</b> (def=0x0)    //    Capture/Compare 2 output Polarity
</li>
<li class="content">
[6]<b style="margin: 20px;">CC2NE</b> (def=0x0)    //    Capture/Compare 2 complementary output enable
</li>
<li class="content">
[5]<b style="margin: 20px;">CC2P</b> (def=0x0)    //    Capture/Compare 2 output Polarity
</li>
<li class="content">
[4]<b style="margin: 20px;">CC2E</b> (def=0x0)    //    Capture/Compare 2 output enable
</li>
<li class="content">
[3]<b style="margin: 20px;">CC1NP</b> (def=0x0)    //    Capture/Compare 1 output Polarity
</li>
<li class="content">
[2]<b style="margin: 20px;">CC1NE</b> (def=0x0)    //    Capture/Compare 1 complementary output enable
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1P</b> (def=0x0)    //    Capture/Compare 1 output Polarity
</li>
<li class="content">
[0]<b style="margin: 20px;">CC1E</b> (def=0x0)    //    Capture/Compare 1 output enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C24<b style="margin: 20px;">CNT</b>//   counter</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CNT</b> (def=0x0)    //    counter value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C28<b style="margin: 20px;">PSC</b>//   prescaler</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">PSC</b> (def=0x0)    //    Prescaler value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C2C<b style="margin: 20px;">ATRLR</b>//   auto-reload register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">ATRLR</b> (def=0x0)    //    Auto-reload value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C30<b style="margin: 20px;">RPTCR</b>//   repetition counter register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">RPTCR</b> (def=0x0)    //    Repetition counter value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C34<b style="margin: 20px;">CH1CVR</b>//   capture/compare register 1</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CH1CVR</b> (def=0x0)    //    Capture/Compare 1 value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C38<b style="margin: 20px;">CH2CVR</b>//   capture/compare register 2</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CH2CVR</b> (def=0x0)    //    Capture/Compare 2 value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C3C<b style="margin: 20px;">CH3CVR</b>//   capture/compare register 3</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CH3CVR</b> (def=0x0)    //    Capture/Compare value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C40<b style="margin: 20px;">CH4CVR</b>//   capture/compare register 4</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CH4CVR</b> (def=0x0)    //    Capture/Compare value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C44<b style="margin: 20px;">BDTR</b>//   break and dead-time register</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">MOE</b> (def=0x0)    //    Main output enable
</li>
<li class="content">
[14]<b style="margin: 20px;">AOE</b> (def=0x0)    //    Automatic output enable
</li>
<li class="content">
[13]<b style="margin: 20px;">BKP</b> (def=0x0)    //    Break polarity
</li>
<li class="content">
[12]<b style="margin: 20px;">BKE</b> (def=0x0)    //    Break enable
</li>
<li class="content">
[11]<b style="margin: 20px;">OSSR</b> (def=0x0)    //    Off-state selection for Run mode
</li>
<li class="content">
[10]<b style="margin: 20px;">OSSI</b> (def=0x0)    //    Off-state selection for Idle mode
</li>
<li class="content">
[8:9]<b style="margin: 20px;">LOCK</b> (def=0x0)    //    Lock configuration
</li>
<li class="content">
[0:7]<b style="margin: 20px;">DTG</b> (def=0x0)    //    Dead-time generator setup
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C48<b style="margin: 20px;">DMACFGR</b>//   DMA control register</summary>
<ul>
<li class="content">
[8:12]<b style="margin: 20px;">DBL</b> (def=0x0)    //    DMA burst length
</li>
<li class="content">
[0:4]<b style="margin: 20px;">DBA</b> (def=0x0)    //    DMA base address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C4C<b style="margin: 20px;">DMAADR</b>//   DMA address for full transfer</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DMAADR</b> (def=0x0)    //    DMA register for burst accesses
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[40]  <b>TIM1_BRK</b>    //    TIM1 Break interrupt</li>
<li>[41]  <b>TIM1_UP_</b>    //    TIM1 Update interrupt</li>
<li>[42]  <b>TIM1_TRG_COM</b>    //    TIM1 Trigger and Commutation interrupts</li>
<li>[43]  <b>TIM1_CC</b>    //    TIM1 Capture Compare interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40013400<b style="margin: 20px;">TIM8</b>// </summary>
<ul>
<li class="content"><details><summary>0x40013400<b style="margin: 20px;">CTLR1</b>//   control register 1</summary>
<ul>
<li class="content">
[8:9]<b style="margin: 20px;">CKD</b> (def=0x0)    //    Clock division
</li>
<li class="content">
[7]<b style="margin: 20px;">ARPE</b> (def=0x0)    //    Auto-reload preload enable
</li>
<li class="content">
[5:6]<b style="margin: 20px;">CMS</b> (def=0x0)    //    Center-aligned mode selection
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Direction
</li>
<li class="content">
[3]<b style="margin: 20px;">OPM</b> (def=0x0)    //    One-pulse mode
</li>
<li class="content">
[2]<b style="margin: 20px;">URS</b> (def=0x0)    //    Update request source
</li>
<li class="content">
[1]<b style="margin: 20px;">UDIS</b> (def=0x0)    //    Update disable
</li>
<li class="content">
[0]<b style="margin: 20px;">CEN</b> (def=0x0)    //    Counter enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013404<b style="margin: 20px;">CTLR2</b>//   control register 2</summary>
<ul>
<li class="content">
[14]<b style="margin: 20px;">OIS4</b> (def=0x0)    //    Output Idle state 4
</li>
<li class="content">
[13]<b style="margin: 20px;">OIS3N</b> (def=0x0)    //    Output Idle state 3
</li>
<li class="content">
[12]<b style="margin: 20px;">OIS3</b> (def=0x0)    //    Output Idle state 3
</li>
<li class="content">
[11]<b style="margin: 20px;">OIS2N</b> (def=0x0)    //    Output Idle state 2
</li>
<li class="content">
[10]<b style="margin: 20px;">OIS2</b> (def=0x0)    //    Output Idle state 2
</li>
<li class="content">
[9]<b style="margin: 20px;">OIS1N</b> (def=0x0)    //    Output Idle state 1
</li>
<li class="content">
[8]<b style="margin: 20px;">OIS1</b> (def=0x0)    //    Output Idle state 1
</li>
<li class="content">
[7]<b style="margin: 20px;">TI1S</b> (def=0x0)    //    TI1 selection
</li>
<li class="content">
[4:6]<b style="margin: 20px;">MMS</b> (def=0x0)    //    Master mode selection
</li>
<li class="content">
[3]<b style="margin: 20px;">CCDS</b> (def=0x0)    //    Capture/compare DMA selection
</li>
<li class="content">
[2]<b style="margin: 20px;">CCUS</b> (def=0x0)    //    Capture/compare control update selection
</li>
<li class="content">
[0]<b style="margin: 20px;">CCPC</b> (def=0x0)    //    Capture/compare preloaded control
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013408<b style="margin: 20px;">SMCFGR</b>//   slave mode control register</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">ETP</b> (def=0x0)    //    External trigger polarity
</li>
<li class="content">
[14]<b style="margin: 20px;">ECE</b> (def=0x0)    //    External clock enable
</li>
<li class="content">
[12:13]<b style="margin: 20px;">ETPS</b> (def=0x0)    //    External trigger prescaler
</li>
<li class="content">
[8:11]<b style="margin: 20px;">ETF</b> (def=0x0)    //    External trigger filter
</li>
<li class="content">
[7]<b style="margin: 20px;">MSM</b> (def=0x0)    //    Master/Slave mode
</li>
<li class="content">
[4:6]<b style="margin: 20px;">TS</b> (def=0x0)    //    Trigger selection
</li>
<li class="content">
[0:2]<b style="margin: 20px;">SMS</b> (def=0x0)    //    Slave mode selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001340C<b style="margin: 20px;">DMAINTENR</b>//   DMA/Interrupt enable register</summary>
<ul>
<li class="content">
[14]<b style="margin: 20px;">TDE</b> (def=0x0)    //    Trigger DMA request enable
</li>
<li class="content">
[13]<b style="margin: 20px;">COMDE</b> (def=0x0)    //    COM DMA request enable
</li>
<li class="content">
[12]<b style="margin: 20px;">CC4DE</b> (def=0x0)    //    Capture/Compare 4 DMA request enable
</li>
<li class="content">
[11]<b style="margin: 20px;">CC3DE</b> (def=0x0)    //    Capture/Compare 3 DMA request enable
</li>
<li class="content">
[10]<b style="margin: 20px;">CC2DE</b> (def=0x0)    //    Capture/Compare 2 DMA request enable
</li>
<li class="content">
[9]<b style="margin: 20px;">CC1DE</b> (def=0x0)    //    Capture/Compare 1 DMA request enable
</li>
<li class="content">
[8]<b style="margin: 20px;">UDE</b> (def=0x0)    //    Update DMA request enable
</li>
<li class="content">
[7]<b style="margin: 20px;">BIE</b> (def=0x0)    //    Break interrupt enable
</li>
<li class="content">
[6]<b style="margin: 20px;">TIE</b> (def=0x0)    //    Trigger interrupt enable
</li>
<li class="content">
[5]<b style="margin: 20px;">COMIE</b> (def=0x0)    //    COM interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">CC4IE</b> (def=0x0)    //    Capture/Compare 4 interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">CC3IE</b> (def=0x0)    //    Capture/Compare 3 interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">CC2IE</b> (def=0x0)    //    Capture/Compare 2 interrupt enable
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1IE</b> (def=0x0)    //    Capture/Compare 1 interrupt enable
</li>
<li class="content">
[0]<b style="margin: 20px;">UIE</b> (def=0x0)    //    Update interrupt enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013410<b style="margin: 20px;">INTFR</b>//   status register</summary>
<ul>
<li class="content">
[12]<b style="margin: 20px;">CC4OF</b> (def=0x0)    //    Capture/Compare 4 overcapture flag
</li>
<li class="content">
[11]<b style="margin: 20px;">CC3OF</b> (def=0x0)    //    Capture/Compare 3 overcapture flag
</li>
<li class="content">
[10]<b style="margin: 20px;">CC2OF</b> (def=0x0)    //    Capture/compare 2 overcapture flag
</li>
<li class="content">
[9]<b style="margin: 20px;">CC1OF</b> (def=0x0)    //    Capture/Compare 1 overcapture flag
</li>
<li class="content">
[7]<b style="margin: 20px;">BIF</b> (def=0x0)    //    Break interrupt flag
</li>
<li class="content">
[6]<b style="margin: 20px;">TIF</b> (def=0x0)    //    Trigger interrupt flag
</li>
<li class="content">
[5]<b style="margin: 20px;">COMIF</b> (def=0x0)    //    COM interrupt flag
</li>
<li class="content">
[4]<b style="margin: 20px;">CC4IF</b> (def=0x0)    //    Capture/Compare 4 interrupt flag
</li>
<li class="content">
[3]<b style="margin: 20px;">CC3IF</b> (def=0x0)    //    Capture/Compare 3 interrupt flag
</li>
<li class="content">
[2]<b style="margin: 20px;">CC2IF</b> (def=0x0)    //    Capture/Compare 2 interrupt flag
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1IF</b> (def=0x0)    //    Capture/compare 1 interrupt flag
</li>
<li class="content">
[0]<b style="margin: 20px;">UIF</b> (def=0x0)    //    Update interrupt flag
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013414<b style="margin: 20px;">SWEVGR</b>//   event generation register</summary>
<ul>
<li class="content">
[7]<b style="margin: 20px;">BG</b> (def=0x0)    //    Break generation
</li>
<li class="content">
[6]<b style="margin: 20px;">TG</b> (def=0x0)    //    Trigger generation
</li>
<li class="content">
[5]<b style="margin: 20px;">COMG</b> (def=0x0)    //    Capture/Compare control update generation
</li>
<li class="content">
[4]<b style="margin: 20px;">CC4G</b> (def=0x0)    //    Capture/compare 4 generation
</li>
<li class="content">
[3]<b style="margin: 20px;">CC3G</b> (def=0x0)    //    Capture/compare 3 generation
</li>
<li class="content">
[2]<b style="margin: 20px;">CC2G</b> (def=0x0)    //    Capture/compare 2 generation
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1G</b> (def=0x0)    //    Capture/compare 1 generation
</li>
<li class="content">
[0]<b style="margin: 20px;">UG</b> (def=0x0)    //    Update generation
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013418<b style="margin: 20px;">CHCTLR1_Output</b>//   capture/compare mode register (output mode)</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">OC2CE</b> (def=0x0)    //    Output Compare 2 clear enable
</li>
<li class="content">
[12:14]<b style="margin: 20px;">OC2M</b> (def=0x0)    //    Output Compare 2 mode
</li>
<li class="content">
[11]<b style="margin: 20px;">OC2PE</b> (def=0x0)    //    Output Compare 2 preload enable
</li>
<li class="content">
[10]<b style="margin: 20px;">OC2FE</b> (def=0x0)    //    Output Compare 2 fast enable
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CC2S</b> (def=0x0)    //    Capture/Compare 2 selection
</li>
<li class="content">
[7]<b style="margin: 20px;">OC1CE</b> (def=0x0)    //    Output Compare 1 clear enable
</li>
<li class="content">
[4:6]<b style="margin: 20px;">OC1M</b> (def=0x0)    //    Output Compare 1 mode
</li>
<li class="content">
[3]<b style="margin: 20px;">OC1PE</b> (def=0x0)    //    Output Compare 1 preload enable
</li>
<li class="content">
[2]<b style="margin: 20px;">OC1FE</b> (def=0x0)    //    Output Compare 1 fast enable
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CC1S</b> (def=0x0)    //    Capture/Compare 1 selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013418<b style="margin: 20px;">CHCTLR1_Input</b>//   capture/compare mode register 1 (input mode)</summary>
<ul>
<li class="content">
[12:15]<b style="margin: 20px;">IC2F</b> (def=0x0)    //    Input capture 2 filter
</li>
<li class="content">
[10:11]<b style="margin: 20px;">IC2PCS</b> (def=0x0)    //    Input capture 2 prescaler
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CC2S</b> (def=0x0)    //    Capture/Compare 2 selection
</li>
<li class="content">
[4:7]<b style="margin: 20px;">IC1F</b> (def=0x0)    //    Input capture 1 filter
</li>
<li class="content">
[2:3]<b style="margin: 20px;">IC1PSC</b> (def=0x0)    //    Input capture 1 prescaler
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CC1S</b> (def=0x0)    //    Capture/Compare 1 selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001341C<b style="margin: 20px;">CHCTLR2_Output</b>//   capture/compare mode register (output mode)</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">OC4CE</b> (def=0x0)    //    Output compare 4 clear enable
</li>
<li class="content">
[12:14]<b style="margin: 20px;">OC4M</b> (def=0x0)    //    Output compare 4 mode
</li>
<li class="content">
[11]<b style="margin: 20px;">OC4PE</b> (def=0x0)    //    Output compare 4 preload enable
</li>
<li class="content">
[10]<b style="margin: 20px;">OC4FE</b> (def=0x0)    //    Output compare 4 fast enable
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CC4S</b> (def=0x0)    //    Capture/Compare 4 selection
</li>
<li class="content">
[7]<b style="margin: 20px;">OC3CE</b> (def=0x0)    //    Output compare 3 clear enable
</li>
<li class="content">
[4:6]<b style="margin: 20px;">OC3M</b> (def=0x0)    //    Output compare 3 mode
</li>
<li class="content">
[3]<b style="margin: 20px;">OC3PE</b> (def=0x0)    //    Output compare 3 preload enable
</li>
<li class="content">
[2]<b style="margin: 20px;">OC3FE</b> (def=0x0)    //    Output compare 3 fast enable
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CC3S</b> (def=0x0)    //    Capture/Compare 3 selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001341C<b style="margin: 20px;">CHCTLR2_Input</b>//   capture/compare mode register 2 (input mode)</summary>
<ul>
<li class="content">
[12:15]<b style="margin: 20px;">IC4F</b> (def=0x0)    //    Input capture 4 filter
</li>
<li class="content">
[10:11]<b style="margin: 20px;">IC4PSC</b> (def=0x0)    //    Input capture 4 prescaler
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CC4S</b> (def=0x0)    //    Capture/Compare 4 selection
</li>
<li class="content">
[4:7]<b style="margin: 20px;">IC3F</b> (def=0x0)    //    Input capture 3 filter
</li>
<li class="content">
[2:3]<b style="margin: 20px;">IC3PSC</b> (def=0x0)    //    Input capture 3 prescaler
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CC3S</b> (def=0x0)    //    Capture/compare 3 selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013420<b style="margin: 20px;">CCER</b>//   capture/compare enable register</summary>
<ul>
<li class="content">
[13]<b style="margin: 20px;">CC4P</b> (def=0x0)    //    Capture/Compare 3 output Polarity
</li>
<li class="content">
[12]<b style="margin: 20px;">CC4E</b> (def=0x0)    //    Capture/Compare 4 output enable
</li>
<li class="content">
[11]<b style="margin: 20px;">CC3NP</b> (def=0x0)    //    Capture/Compare 3 output Polarity
</li>
<li class="content">
[10]<b style="margin: 20px;">CC3NE</b> (def=0x0)    //    Capture/Compare 3 complementary output enable
</li>
<li class="content">
[9]<b style="margin: 20px;">CC3P</b> (def=0x0)    //    Capture/Compare 3 output Polarity
</li>
<li class="content">
[8]<b style="margin: 20px;">CC3E</b> (def=0x0)    //    Capture/Compare 3 output enable
</li>
<li class="content">
[7]<b style="margin: 20px;">CC2NP</b> (def=0x0)    //    Capture/Compare 2 output Polarity
</li>
<li class="content">
[6]<b style="margin: 20px;">CC2NE</b> (def=0x0)    //    Capture/Compare 2 complementary output enable
</li>
<li class="content">
[5]<b style="margin: 20px;">CC2P</b> (def=0x0)    //    Capture/Compare 2 output Polarity
</li>
<li class="content">
[4]<b style="margin: 20px;">CC2E</b> (def=0x0)    //    Capture/Compare 2 output enable
</li>
<li class="content">
[3]<b style="margin: 20px;">CC1NP</b> (def=0x0)    //    Capture/Compare 1 output Polarity
</li>
<li class="content">
[2]<b style="margin: 20px;">CC1NE</b> (def=0x0)    //    Capture/Compare 1 complementary output enable
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1P</b> (def=0x0)    //    Capture/Compare 1 output Polarity
</li>
<li class="content">
[0]<b style="margin: 20px;">CC1E</b> (def=0x0)    //    Capture/Compare 1 output enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013424<b style="margin: 20px;">CNT</b>//   counter</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CNT</b> (def=0x0)    //    counter value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013428<b style="margin: 20px;">PSC</b>//   prescaler</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">PSC</b> (def=0x0)    //    Prescaler value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001342C<b style="margin: 20px;">ATRLR</b>//   auto-reload register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">ATRLR</b> (def=0x0)    //    Auto-reload value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013430<b style="margin: 20px;">RPTCR</b>//   repetition counter register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">RPTCR</b> (def=0x0)    //    Repetition counter value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013434<b style="margin: 20px;">CH1CVR</b>//   capture/compare register 1</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CH1CVR</b> (def=0x0)    //    Capture/Compare 1 value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013438<b style="margin: 20px;">CH2CVR</b>//   capture/compare register 2</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CH2CVR</b> (def=0x0)    //    Capture/Compare 2 value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001343C<b style="margin: 20px;">CH3CVR</b>//   capture/compare register 3</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CH3CVR</b> (def=0x0)    //    Capture/Compare value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013440<b style="margin: 20px;">CH4CVR</b>//   capture/compare register 4</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CH4CVR</b> (def=0x0)    //    Capture/Compare value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013444<b style="margin: 20px;">BDTR</b>//   break and dead-time register</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">MOE</b> (def=0x0)    //    Main output enable
</li>
<li class="content">
[14]<b style="margin: 20px;">AOE</b> (def=0x0)    //    Automatic output enable
</li>
<li class="content">
[13]<b style="margin: 20px;">BKP</b> (def=0x0)    //    Break polarity
</li>
<li class="content">
[12]<b style="margin: 20px;">BKE</b> (def=0x0)    //    Break enable
</li>
<li class="content">
[11]<b style="margin: 20px;">OSSR</b> (def=0x0)    //    Off-state selection for Run mode
</li>
<li class="content">
[10]<b style="margin: 20px;">OSSI</b> (def=0x0)    //    Off-state selection for Idle mode
</li>
<li class="content">
[8:9]<b style="margin: 20px;">LOCK</b> (def=0x0)    //    Lock configuration
</li>
<li class="content">
[0:7]<b style="margin: 20px;">DTG</b> (def=0x0)    //    Dead-time generator setup
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013448<b style="margin: 20px;">DMACFGR</b>//   DMA control register</summary>
<ul>
<li class="content">
[8:12]<b style="margin: 20px;">DBL</b> (def=0x0)    //    DMA burst length
</li>
<li class="content">
[0:4]<b style="margin: 20px;">DBA</b> (def=0x0)    //    DMA base address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001344C<b style="margin: 20px;">DMAADR</b>//   DMA address for full transfer</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DMAADR</b> (def=0x0)    //    DMA register for burst accesses
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[59]  <b>TIM8_BRK</b>    //    TIM8 Break interrupt</li>
<li>[60]  <b>TIM8_UP_</b>    //    TIM8 Update interrupt</li>
<li>[61]  <b>TIM8_TRG_COM</b>    //    TIM8 Trigger and Commutation interrupts</li>
<li>[62]  <b>TIM8_CC</b>    //    TIM8 Capture Compare interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40014C00<b style="margin: 20px;">TIM9</b>// </summary>
<ul>
<li class="content"><details><summary>0x40014C00<b style="margin: 20px;">CTLR1</b>//   control register 1</summary>
<ul>
<li class="content">
[8:9]<b style="margin: 20px;">CKD</b> (def=0x0)    //    Clock division
</li>
<li class="content">
[7]<b style="margin: 20px;">ARPE</b> (def=0x0)    //    Auto-reload preload enable
</li>
<li class="content">
[5:6]<b style="margin: 20px;">CMS</b> (def=0x0)    //    Center-aligned mode selection
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Direction
</li>
<li class="content">
[3]<b style="margin: 20px;">OPM</b> (def=0x0)    //    One-pulse mode
</li>
<li class="content">
[2]<b style="margin: 20px;">URS</b> (def=0x0)    //    Update request source
</li>
<li class="content">
[1]<b style="margin: 20px;">UDIS</b> (def=0x0)    //    Update disable
</li>
<li class="content">
[0]<b style="margin: 20px;">CEN</b> (def=0x0)    //    Counter enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40014C04<b style="margin: 20px;">CTLR2</b>//   control register 2</summary>
<ul>
<li class="content">
[14]<b style="margin: 20px;">OIS4</b> (def=0x0)    //    Output Idle state 4
</li>
<li class="content">
[13]<b style="margin: 20px;">OIS3N</b> (def=0x0)    //    Output Idle state 3
</li>
<li class="content">
[12]<b style="margin: 20px;">OIS3</b> (def=0x0)    //    Output Idle state 3
</li>
<li class="content">
[11]<b style="margin: 20px;">OIS2N</b> (def=0x0)    //    Output Idle state 2
</li>
<li class="content">
[10]<b style="margin: 20px;">OIS2</b> (def=0x0)    //    Output Idle state 2
</li>
<li class="content">
[9]<b style="margin: 20px;">OIS1N</b> (def=0x0)    //    Output Idle state 1
</li>
<li class="content">
[8]<b style="margin: 20px;">OIS1</b> (def=0x0)    //    Output Idle state 1
</li>
<li class="content">
[7]<b style="margin: 20px;">TI1S</b> (def=0x0)    //    TI1 selection
</li>
<li class="content">
[4:6]<b style="margin: 20px;">MMS</b> (def=0x0)    //    Master mode selection
</li>
<li class="content">
[3]<b style="margin: 20px;">CCDS</b> (def=0x0)    //    Capture/compare DMA selection
</li>
<li class="content">
[2]<b style="margin: 20px;">CCUS</b> (def=0x0)    //    Capture/compare control update selection
</li>
<li class="content">
[0]<b style="margin: 20px;">CCPC</b> (def=0x0)    //    Capture/compare preloaded control
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40014C08<b style="margin: 20px;">SMCFGR</b>//   slave mode control register</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">ETP</b> (def=0x0)    //    External trigger polarity
</li>
<li class="content">
[14]<b style="margin: 20px;">ECE</b> (def=0x0)    //    External clock enable
</li>
<li class="content">
[12:13]<b style="margin: 20px;">ETPS</b> (def=0x0)    //    External trigger prescaler
</li>
<li class="content">
[8:11]<b style="margin: 20px;">ETF</b> (def=0x0)    //    External trigger filter
</li>
<li class="content">
[7]<b style="margin: 20px;">MSM</b> (def=0x0)    //    Master/Slave mode
</li>
<li class="content">
[4:6]<b style="margin: 20px;">TS</b> (def=0x0)    //    Trigger selection
</li>
<li class="content">
[0:2]<b style="margin: 20px;">SMS</b> (def=0x0)    //    Slave mode selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40014C0C<b style="margin: 20px;">DMAINTENR</b>//   DMA/Interrupt enable register</summary>
<ul>
<li class="content">
[14]<b style="margin: 20px;">TDE</b> (def=0x0)    //    Trigger DMA request enable
</li>
<li class="content">
[13]<b style="margin: 20px;">COMDE</b> (def=0x0)    //    COM DMA request enable
</li>
<li class="content">
[12]<b style="margin: 20px;">CC4DE</b> (def=0x0)    //    Capture/Compare 4 DMA request enable
</li>
<li class="content">
[11]<b style="margin: 20px;">CC3DE</b> (def=0x0)    //    Capture/Compare 3 DMA request enable
</li>
<li class="content">
[10]<b style="margin: 20px;">CC2DE</b> (def=0x0)    //    Capture/Compare 2 DMA request enable
</li>
<li class="content">
[9]<b style="margin: 20px;">CC1DE</b> (def=0x0)    //    Capture/Compare 1 DMA request enable
</li>
<li class="content">
[8]<b style="margin: 20px;">UDE</b> (def=0x0)    //    Update DMA request enable
</li>
<li class="content">
[7]<b style="margin: 20px;">BIE</b> (def=0x0)    //    Break interrupt enable
</li>
<li class="content">
[6]<b style="margin: 20px;">TIE</b> (def=0x0)    //    Trigger interrupt enable
</li>
<li class="content">
[5]<b style="margin: 20px;">COMIE</b> (def=0x0)    //    COM interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">CC4IE</b> (def=0x0)    //    Capture/Compare 4 interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">CC3IE</b> (def=0x0)    //    Capture/Compare 3 interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">CC2IE</b> (def=0x0)    //    Capture/Compare 2 interrupt enable
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1IE</b> (def=0x0)    //    Capture/Compare 1 interrupt enable
</li>
<li class="content">
[0]<b style="margin: 20px;">UIE</b> (def=0x0)    //    Update interrupt enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40014C10<b style="margin: 20px;">INTFR</b>//   status register</summary>
<ul>
<li class="content">
[12]<b style="margin: 20px;">CC4OF</b> (def=0x0)    //    Capture/Compare 4 overcapture flag
</li>
<li class="content">
[11]<b style="margin: 20px;">CC3OF</b> (def=0x0)    //    Capture/Compare 3 overcapture flag
</li>
<li class="content">
[10]<b style="margin: 20px;">CC2OF</b> (def=0x0)    //    Capture/compare 2 overcapture flag
</li>
<li class="content">
[9]<b style="margin: 20px;">CC1OF</b> (def=0x0)    //    Capture/Compare 1 overcapture flag
</li>
<li class="content">
[7]<b style="margin: 20px;">BIF</b> (def=0x0)    //    Break interrupt flag
</li>
<li class="content">
[6]<b style="margin: 20px;">TIF</b> (def=0x0)    //    Trigger interrupt flag
</li>
<li class="content">
[5]<b style="margin: 20px;">COMIF</b> (def=0x0)    //    COM interrupt flag
</li>
<li class="content">
[4]<b style="margin: 20px;">CC4IF</b> (def=0x0)    //    Capture/Compare 4 interrupt flag
</li>
<li class="content">
[3]<b style="margin: 20px;">CC3IF</b> (def=0x0)    //    Capture/Compare 3 interrupt flag
</li>
<li class="content">
[2]<b style="margin: 20px;">CC2IF</b> (def=0x0)    //    Capture/Compare 2 interrupt flag
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1IF</b> (def=0x0)    //    Capture/compare 1 interrupt flag
</li>
<li class="content">
[0]<b style="margin: 20px;">UIF</b> (def=0x0)    //    Update interrupt flag
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40014C14<b style="margin: 20px;">SWEVGR</b>//   event generation register</summary>
<ul>
<li class="content">
[7]<b style="margin: 20px;">BG</b> (def=0x0)    //    Break generation
</li>
<li class="content">
[6]<b style="margin: 20px;">TG</b> (def=0x0)    //    Trigger generation
</li>
<li class="content">
[5]<b style="margin: 20px;">COMG</b> (def=0x0)    //    Capture/Compare control update generation
</li>
<li class="content">
[4]<b style="margin: 20px;">CC4G</b> (def=0x0)    //    Capture/compare 4 generation
</li>
<li class="content">
[3]<b style="margin: 20px;">CC3G</b> (def=0x0)    //    Capture/compare 3 generation
</li>
<li class="content">
[2]<b style="margin: 20px;">CC2G</b> (def=0x0)    //    Capture/compare 2 generation
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1G</b> (def=0x0)    //    Capture/compare 1 generation
</li>
<li class="content">
[0]<b style="margin: 20px;">UG</b> (def=0x0)    //    Update generation
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40014C18<b style="margin: 20px;">CHCTLR1_Output</b>//   capture/compare mode register (output mode)</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">OC2CE</b> (def=0x0)    //    Output Compare 2 clear enable
</li>
<li class="content">
[12:14]<b style="margin: 20px;">OC2M</b> (def=0x0)    //    Output Compare 2 mode
</li>
<li class="content">
[11]<b style="margin: 20px;">OC2PE</b> (def=0x0)    //    Output Compare 2 preload enable
</li>
<li class="content">
[10]<b style="margin: 20px;">OC2FE</b> (def=0x0)    //    Output Compare 2 fast enable
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CC2S</b> (def=0x0)    //    Capture/Compare 2 selection
</li>
<li class="content">
[7]<b style="margin: 20px;">OC1CE</b> (def=0x0)    //    Output Compare 1 clear enable
</li>
<li class="content">
[4:6]<b style="margin: 20px;">OC1M</b> (def=0x0)    //    Output Compare 1 mode
</li>
<li class="content">
[3]<b style="margin: 20px;">OC1PE</b> (def=0x0)    //    Output Compare 1 preload enable
</li>
<li class="content">
[2]<b style="margin: 20px;">OC1FE</b> (def=0x0)    //    Output Compare 1 fast enable
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CC1S</b> (def=0x0)    //    Capture/Compare 1 selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40014C18<b style="margin: 20px;">CHCTLR1_Input</b>//   capture/compare mode register 1 (input mode)</summary>
<ul>
<li class="content">
[12:15]<b style="margin: 20px;">IC2F</b> (def=0x0)    //    Input capture 2 filter
</li>
<li class="content">
[10:11]<b style="margin: 20px;">IC2PCS</b> (def=0x0)    //    Input capture 2 prescaler
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CC2S</b> (def=0x0)    //    Capture/Compare 2 selection
</li>
<li class="content">
[4:7]<b style="margin: 20px;">IC1F</b> (def=0x0)    //    Input capture 1 filter
</li>
<li class="content">
[2:3]<b style="margin: 20px;">IC1PSC</b> (def=0x0)    //    Input capture 1 prescaler
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CC1S</b> (def=0x0)    //    Capture/Compare 1 selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40014C1C<b style="margin: 20px;">CHCTLR2_Output</b>//   capture/compare mode register (output mode)</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">OC4CE</b> (def=0x0)    //    Output compare 4 clear enable
</li>
<li class="content">
[12:14]<b style="margin: 20px;">OC4M</b> (def=0x0)    //    Output compare 4 mode
</li>
<li class="content">
[11]<b style="margin: 20px;">OC4PE</b> (def=0x0)    //    Output compare 4 preload enable
</li>
<li class="content">
[10]<b style="margin: 20px;">OC4FE</b> (def=0x0)    //    Output compare 4 fast enable
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CC4S</b> (def=0x0)    //    Capture/Compare 4 selection
</li>
<li class="content">
[7]<b style="margin: 20px;">OC3CE</b> (def=0x0)    //    Output compare 3 clear enable
</li>
<li class="content">
[4:6]<b style="margin: 20px;">OC3M</b> (def=0x0)    //    Output compare 3 mode
</li>
<li class="content">
[3]<b style="margin: 20px;">OC3PE</b> (def=0x0)    //    Output compare 3 preload enable
</li>
<li class="content">
[2]<b style="margin: 20px;">OC3FE</b> (def=0x0)    //    Output compare 3 fast enable
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CC3S</b> (def=0x0)    //    Capture/Compare 3 selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40014C1C<b style="margin: 20px;">CHCTLR2_Input</b>//   capture/compare mode register 2 (input mode)</summary>
<ul>
<li class="content">
[12:15]<b style="margin: 20px;">IC4F</b> (def=0x0)    //    Input capture 4 filter
</li>
<li class="content">
[10:11]<b style="margin: 20px;">IC4PSC</b> (def=0x0)    //    Input capture 4 prescaler
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CC4S</b> (def=0x0)    //    Capture/Compare 4 selection
</li>
<li class="content">
[4:7]<b style="margin: 20px;">IC3F</b> (def=0x0)    //    Input capture 3 filter
</li>
<li class="content">
[2:3]<b style="margin: 20px;">IC3PSC</b> (def=0x0)    //    Input capture 3 prescaler
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CC3S</b> (def=0x0)    //    Capture/compare 3 selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40014C20<b style="margin: 20px;">CCER</b>//   capture/compare enable register</summary>
<ul>
<li class="content">
[13]<b style="margin: 20px;">CC4P</b> (def=0x0)    //    Capture/Compare 3 output Polarity
</li>
<li class="content">
[12]<b style="margin: 20px;">CC4E</b> (def=0x0)    //    Capture/Compare 4 output enable
</li>
<li class="content">
[11]<b style="margin: 20px;">CC3NP</b> (def=0x0)    //    Capture/Compare 3 output Polarity
</li>
<li class="content">
[10]<b style="margin: 20px;">CC3NE</b> (def=0x0)    //    Capture/Compare 3 complementary output enable
</li>
<li class="content">
[9]<b style="margin: 20px;">CC3P</b> (def=0x0)    //    Capture/Compare 3 output Polarity
</li>
<li class="content">
[8]<b style="margin: 20px;">CC3E</b> (def=0x0)    //    Capture/Compare 3 output enable
</li>
<li class="content">
[7]<b style="margin: 20px;">CC2NP</b> (def=0x0)    //    Capture/Compare 2 output Polarity
</li>
<li class="content">
[6]<b style="margin: 20px;">CC2NE</b> (def=0x0)    //    Capture/Compare 2 complementary output enable
</li>
<li class="content">
[5]<b style="margin: 20px;">CC2P</b> (def=0x0)    //    Capture/Compare 2 output Polarity
</li>
<li class="content">
[4]<b style="margin: 20px;">CC2E</b> (def=0x0)    //    Capture/Compare 2 output enable
</li>
<li class="content">
[3]<b style="margin: 20px;">CC1NP</b> (def=0x0)    //    Capture/Compare 1 output Polarity
</li>
<li class="content">
[2]<b style="margin: 20px;">CC1NE</b> (def=0x0)    //    Capture/Compare 1 complementary output enable
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1P</b> (def=0x0)    //    Capture/Compare 1 output Polarity
</li>
<li class="content">
[0]<b style="margin: 20px;">CC1E</b> (def=0x0)    //    Capture/Compare 1 output enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40014C24<b style="margin: 20px;">CNT</b>//   counter</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CNT</b> (def=0x0)    //    counter value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40014C28<b style="margin: 20px;">PSC</b>//   prescaler</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">PSC</b> (def=0x0)    //    Prescaler value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40014C2C<b style="margin: 20px;">ATRLR</b>//   auto-reload register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">ATRLR</b> (def=0x0)    //    Auto-reload value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40014C30<b style="margin: 20px;">RPTCR</b>//   repetition counter register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">RPTCR</b> (def=0x0)    //    Repetition counter value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40014C34<b style="margin: 20px;">CH1CVR</b>//   capture/compare register 1</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CH1CVR</b> (def=0x0)    //    Capture/Compare 1 value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40014C38<b style="margin: 20px;">CH2CVR</b>//   capture/compare register 2</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CH2CVR</b> (def=0x0)    //    Capture/Compare 2 value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40014C3C<b style="margin: 20px;">CH3CVR</b>//   capture/compare register 3</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CH3CVR</b> (def=0x0)    //    Capture/Compare value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40014C40<b style="margin: 20px;">CH4CVR</b>//   capture/compare register 4</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CH4CVR</b> (def=0x0)    //    Capture/Compare value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40014C44<b style="margin: 20px;">BDTR</b>//   break and dead-time register</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">MOE</b> (def=0x0)    //    Main output enable
</li>
<li class="content">
[14]<b style="margin: 20px;">AOE</b> (def=0x0)    //    Automatic output enable
</li>
<li class="content">
[13]<b style="margin: 20px;">BKP</b> (def=0x0)    //    Break polarity
</li>
<li class="content">
[12]<b style="margin: 20px;">BKE</b> (def=0x0)    //    Break enable
</li>
<li class="content">
[11]<b style="margin: 20px;">OSSR</b> (def=0x0)    //    Off-state selection for Run mode
</li>
<li class="content">
[10]<b style="margin: 20px;">OSSI</b> (def=0x0)    //    Off-state selection for Idle mode
</li>
<li class="content">
[8:9]<b style="margin: 20px;">LOCK</b> (def=0x0)    //    Lock configuration
</li>
<li class="content">
[0:7]<b style="margin: 20px;">DTG</b> (def=0x0)    //    Dead-time generator setup
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40014C48<b style="margin: 20px;">DMACFGR</b>//   DMA control register</summary>
<ul>
<li class="content">
[8:12]<b style="margin: 20px;">DBL</b> (def=0x0)    //    DMA burst length
</li>
<li class="content">
[0:4]<b style="margin: 20px;">DBA</b> (def=0x0)    //    DMA base address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40014C4C<b style="margin: 20px;">DMAADR</b>//   DMA address for full transfer</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DMAADR</b> (def=0x0)    //    DMA register for burst accesses
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[90]  <b>TIM9_BRK</b>    //    TIM9 Break interrupt</li>
<li>[91]  <b>TIM9_UP_</b>    //    TIM9 Update interrupt</li>
<li>[92]  <b>TIM9_TRG_COM</b>    //    TIM9 Trigger and Commutation interrupts</li>
<li>[93]  <b>TIM9_CC</b>    //    TIM9 Capture Compare interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40015000<b style="margin: 20px;">TIM10</b>// </summary>
<ul>
<li class="content"><details><summary>0x40015000<b style="margin: 20px;">CTLR1</b>//   control register 1</summary>
<ul>
<li class="content">
[8:9]<b style="margin: 20px;">CKD</b> (def=0x0)    //    Clock division
</li>
<li class="content">
[7]<b style="margin: 20px;">ARPE</b> (def=0x0)    //    Auto-reload preload enable
</li>
<li class="content">
[5:6]<b style="margin: 20px;">CMS</b> (def=0x0)    //    Center-aligned mode selection
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Direction
</li>
<li class="content">
[3]<b style="margin: 20px;">OPM</b> (def=0x0)    //    One-pulse mode
</li>
<li class="content">
[2]<b style="margin: 20px;">URS</b> (def=0x0)    //    Update request source
</li>
<li class="content">
[1]<b style="margin: 20px;">UDIS</b> (def=0x0)    //    Update disable
</li>
<li class="content">
[0]<b style="margin: 20px;">CEN</b> (def=0x0)    //    Counter enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40015004<b style="margin: 20px;">CTLR2</b>//   control register 2</summary>
<ul>
<li class="content">
[14]<b style="margin: 20px;">OIS4</b> (def=0x0)    //    Output Idle state 4
</li>
<li class="content">
[13]<b style="margin: 20px;">OIS3N</b> (def=0x0)    //    Output Idle state 3
</li>
<li class="content">
[12]<b style="margin: 20px;">OIS3</b> (def=0x0)    //    Output Idle state 3
</li>
<li class="content">
[11]<b style="margin: 20px;">OIS2N</b> (def=0x0)    //    Output Idle state 2
</li>
<li class="content">
[10]<b style="margin: 20px;">OIS2</b> (def=0x0)    //    Output Idle state 2
</li>
<li class="content">
[9]<b style="margin: 20px;">OIS1N</b> (def=0x0)    //    Output Idle state 1
</li>
<li class="content">
[8]<b style="margin: 20px;">OIS1</b> (def=0x0)    //    Output Idle state 1
</li>
<li class="content">
[7]<b style="margin: 20px;">TI1S</b> (def=0x0)    //    TI1 selection
</li>
<li class="content">
[4:6]<b style="margin: 20px;">MMS</b> (def=0x0)    //    Master mode selection
</li>
<li class="content">
[3]<b style="margin: 20px;">CCDS</b> (def=0x0)    //    Capture/compare DMA selection
</li>
<li class="content">
[2]<b style="margin: 20px;">CCUS</b> (def=0x0)    //    Capture/compare control update selection
</li>
<li class="content">
[0]<b style="margin: 20px;">CCPC</b> (def=0x0)    //    Capture/compare preloaded control
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40015008<b style="margin: 20px;">SMCFGR</b>//   slave mode control register</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">ETP</b> (def=0x0)    //    External trigger polarity
</li>
<li class="content">
[14]<b style="margin: 20px;">ECE</b> (def=0x0)    //    External clock enable
</li>
<li class="content">
[12:13]<b style="margin: 20px;">ETPS</b> (def=0x0)    //    External trigger prescaler
</li>
<li class="content">
[8:11]<b style="margin: 20px;">ETF</b> (def=0x0)    //    External trigger filter
</li>
<li class="content">
[7]<b style="margin: 20px;">MSM</b> (def=0x0)    //    Master/Slave mode
</li>
<li class="content">
[4:6]<b style="margin: 20px;">TS</b> (def=0x0)    //    Trigger selection
</li>
<li class="content">
[0:2]<b style="margin: 20px;">SMS</b> (def=0x0)    //    Slave mode selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001500C<b style="margin: 20px;">DMAINTENR</b>//   DMA/Interrupt enable register</summary>
<ul>
<li class="content">
[14]<b style="margin: 20px;">TDE</b> (def=0x0)    //    Trigger DMA request enable
</li>
<li class="content">
[13]<b style="margin: 20px;">COMDE</b> (def=0x0)    //    COM DMA request enable
</li>
<li class="content">
[12]<b style="margin: 20px;">CC4DE</b> (def=0x0)    //    Capture/Compare 4 DMA request enable
</li>
<li class="content">
[11]<b style="margin: 20px;">CC3DE</b> (def=0x0)    //    Capture/Compare 3 DMA request enable
</li>
<li class="content">
[10]<b style="margin: 20px;">CC2DE</b> (def=0x0)    //    Capture/Compare 2 DMA request enable
</li>
<li class="content">
[9]<b style="margin: 20px;">CC1DE</b> (def=0x0)    //    Capture/Compare 1 DMA request enable
</li>
<li class="content">
[8]<b style="margin: 20px;">UDE</b> (def=0x0)    //    Update DMA request enable
</li>
<li class="content">
[7]<b style="margin: 20px;">BIE</b> (def=0x0)    //    Break interrupt enable
</li>
<li class="content">
[6]<b style="margin: 20px;">TIE</b> (def=0x0)    //    Trigger interrupt enable
</li>
<li class="content">
[5]<b style="margin: 20px;">COMIE</b> (def=0x0)    //    COM interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">CC4IE</b> (def=0x0)    //    Capture/Compare 4 interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">CC3IE</b> (def=0x0)    //    Capture/Compare 3 interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">CC2IE</b> (def=0x0)    //    Capture/Compare 2 interrupt enable
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1IE</b> (def=0x0)    //    Capture/Compare 1 interrupt enable
</li>
<li class="content">
[0]<b style="margin: 20px;">UIE</b> (def=0x0)    //    Update interrupt enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40015010<b style="margin: 20px;">INTFR</b>//   status register</summary>
<ul>
<li class="content">
[12]<b style="margin: 20px;">CC4OF</b> (def=0x0)    //    Capture/Compare 4 overcapture flag
</li>
<li class="content">
[11]<b style="margin: 20px;">CC3OF</b> (def=0x0)    //    Capture/Compare 3 overcapture flag
</li>
<li class="content">
[10]<b style="margin: 20px;">CC2OF</b> (def=0x0)    //    Capture/compare 2 overcapture flag
</li>
<li class="content">
[9]<b style="margin: 20px;">CC1OF</b> (def=0x0)    //    Capture/Compare 1 overcapture flag
</li>
<li class="content">
[7]<b style="margin: 20px;">BIF</b> (def=0x0)    //    Break interrupt flag
</li>
<li class="content">
[6]<b style="margin: 20px;">TIF</b> (def=0x0)    //    Trigger interrupt flag
</li>
<li class="content">
[5]<b style="margin: 20px;">COMIF</b> (def=0x0)    //    COM interrupt flag
</li>
<li class="content">
[4]<b style="margin: 20px;">CC4IF</b> (def=0x0)    //    Capture/Compare 4 interrupt flag
</li>
<li class="content">
[3]<b style="margin: 20px;">CC3IF</b> (def=0x0)    //    Capture/Compare 3 interrupt flag
</li>
<li class="content">
[2]<b style="margin: 20px;">CC2IF</b> (def=0x0)    //    Capture/Compare 2 interrupt flag
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1IF</b> (def=0x0)    //    Capture/compare 1 interrupt flag
</li>
<li class="content">
[0]<b style="margin: 20px;">UIF</b> (def=0x0)    //    Update interrupt flag
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40015014<b style="margin: 20px;">SWEVGR</b>//   event generation register</summary>
<ul>
<li class="content">
[7]<b style="margin: 20px;">BG</b> (def=0x0)    //    Break generation
</li>
<li class="content">
[6]<b style="margin: 20px;">TG</b> (def=0x0)    //    Trigger generation
</li>
<li class="content">
[5]<b style="margin: 20px;">COMG</b> (def=0x0)    //    Capture/Compare control update generation
</li>
<li class="content">
[4]<b style="margin: 20px;">CC4G</b> (def=0x0)    //    Capture/compare 4 generation
</li>
<li class="content">
[3]<b style="margin: 20px;">CC3G</b> (def=0x0)    //    Capture/compare 3 generation
</li>
<li class="content">
[2]<b style="margin: 20px;">CC2G</b> (def=0x0)    //    Capture/compare 2 generation
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1G</b> (def=0x0)    //    Capture/compare 1 generation
</li>
<li class="content">
[0]<b style="margin: 20px;">UG</b> (def=0x0)    //    Update generation
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40015018<b style="margin: 20px;">CHCTLR1_Output</b>//   capture/compare mode register (output mode)</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">OC2CE</b> (def=0x0)    //    Output Compare 2 clear enable
</li>
<li class="content">
[12:14]<b style="margin: 20px;">OC2M</b> (def=0x0)    //    Output Compare 2 mode
</li>
<li class="content">
[11]<b style="margin: 20px;">OC2PE</b> (def=0x0)    //    Output Compare 2 preload enable
</li>
<li class="content">
[10]<b style="margin: 20px;">OC2FE</b> (def=0x0)    //    Output Compare 2 fast enable
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CC2S</b> (def=0x0)    //    Capture/Compare 2 selection
</li>
<li class="content">
[7]<b style="margin: 20px;">OC1CE</b> (def=0x0)    //    Output Compare 1 clear enable
</li>
<li class="content">
[4:6]<b style="margin: 20px;">OC1M</b> (def=0x0)    //    Output Compare 1 mode
</li>
<li class="content">
[3]<b style="margin: 20px;">OC1PE</b> (def=0x0)    //    Output Compare 1 preload enable
</li>
<li class="content">
[2]<b style="margin: 20px;">OC1FE</b> (def=0x0)    //    Output Compare 1 fast enable
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CC1S</b> (def=0x0)    //    Capture/Compare 1 selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40015018<b style="margin: 20px;">CHCTLR1_Input</b>//   capture/compare mode register 1 (input mode)</summary>
<ul>
<li class="content">
[12:15]<b style="margin: 20px;">IC2F</b> (def=0x0)    //    Input capture 2 filter
</li>
<li class="content">
[10:11]<b style="margin: 20px;">IC2PCS</b> (def=0x0)    //    Input capture 2 prescaler
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CC2S</b> (def=0x0)    //    Capture/Compare 2 selection
</li>
<li class="content">
[4:7]<b style="margin: 20px;">IC1F</b> (def=0x0)    //    Input capture 1 filter
</li>
<li class="content">
[2:3]<b style="margin: 20px;">IC1PSC</b> (def=0x0)    //    Input capture 1 prescaler
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CC1S</b> (def=0x0)    //    Capture/Compare 1 selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001501C<b style="margin: 20px;">CHCTLR2_Output</b>//   capture/compare mode register (output mode)</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">OC4CE</b> (def=0x0)    //    Output compare 4 clear enable
</li>
<li class="content">
[12:14]<b style="margin: 20px;">OC4M</b> (def=0x0)    //    Output compare 4 mode
</li>
<li class="content">
[11]<b style="margin: 20px;">OC4PE</b> (def=0x0)    //    Output compare 4 preload enable
</li>
<li class="content">
[10]<b style="margin: 20px;">OC4FE</b> (def=0x0)    //    Output compare 4 fast enable
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CC4S</b> (def=0x0)    //    Capture/Compare 4 selection
</li>
<li class="content">
[7]<b style="margin: 20px;">OC3CE</b> (def=0x0)    //    Output compare 3 clear enable
</li>
<li class="content">
[4:6]<b style="margin: 20px;">OC3M</b> (def=0x0)    //    Output compare 3 mode
</li>
<li class="content">
[3]<b style="margin: 20px;">OC3PE</b> (def=0x0)    //    Output compare 3 preload enable
</li>
<li class="content">
[2]<b style="margin: 20px;">OC3FE</b> (def=0x0)    //    Output compare 3 fast enable
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CC3S</b> (def=0x0)    //    Capture/Compare 3 selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001501C<b style="margin: 20px;">CHCTLR2_Input</b>//   capture/compare mode register 2 (input mode)</summary>
<ul>
<li class="content">
[12:15]<b style="margin: 20px;">IC4F</b> (def=0x0)    //    Input capture 4 filter
</li>
<li class="content">
[10:11]<b style="margin: 20px;">IC4PSC</b> (def=0x0)    //    Input capture 4 prescaler
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CC4S</b> (def=0x0)    //    Capture/Compare 4 selection
</li>
<li class="content">
[4:7]<b style="margin: 20px;">IC3F</b> (def=0x0)    //    Input capture 3 filter
</li>
<li class="content">
[2:3]<b style="margin: 20px;">IC3PSC</b> (def=0x0)    //    Input capture 3 prescaler
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CC3S</b> (def=0x0)    //    Capture/compare 3 selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40015020<b style="margin: 20px;">CCER</b>//   capture/compare enable register</summary>
<ul>
<li class="content">
[13]<b style="margin: 20px;">CC4P</b> (def=0x0)    //    Capture/Compare 3 output Polarity
</li>
<li class="content">
[12]<b style="margin: 20px;">CC4E</b> (def=0x0)    //    Capture/Compare 4 output enable
</li>
<li class="content">
[11]<b style="margin: 20px;">CC3NP</b> (def=0x0)    //    Capture/Compare 3 output Polarity
</li>
<li class="content">
[10]<b style="margin: 20px;">CC3NE</b> (def=0x0)    //    Capture/Compare 3 complementary output enable
</li>
<li class="content">
[9]<b style="margin: 20px;">CC3P</b> (def=0x0)    //    Capture/Compare 3 output Polarity
</li>
<li class="content">
[8]<b style="margin: 20px;">CC3E</b> (def=0x0)    //    Capture/Compare 3 output enable
</li>
<li class="content">
[7]<b style="margin: 20px;">CC2NP</b> (def=0x0)    //    Capture/Compare 2 output Polarity
</li>
<li class="content">
[6]<b style="margin: 20px;">CC2NE</b> (def=0x0)    //    Capture/Compare 2 complementary output enable
</li>
<li class="content">
[5]<b style="margin: 20px;">CC2P</b> (def=0x0)    //    Capture/Compare 2 output Polarity
</li>
<li class="content">
[4]<b style="margin: 20px;">CC2E</b> (def=0x0)    //    Capture/Compare 2 output enable
</li>
<li class="content">
[3]<b style="margin: 20px;">CC1NP</b> (def=0x0)    //    Capture/Compare 1 output Polarity
</li>
<li class="content">
[2]<b style="margin: 20px;">CC1NE</b> (def=0x0)    //    Capture/Compare 1 complementary output enable
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1P</b> (def=0x0)    //    Capture/Compare 1 output Polarity
</li>
<li class="content">
[0]<b style="margin: 20px;">CC1E</b> (def=0x0)    //    Capture/Compare 1 output enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40015024<b style="margin: 20px;">CNT</b>//   counter</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CNT</b> (def=0x0)    //    counter value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40015028<b style="margin: 20px;">PSC</b>//   prescaler</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">PSC</b> (def=0x0)    //    Prescaler value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001502C<b style="margin: 20px;">ATRLR</b>//   auto-reload register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">ATRLR</b> (def=0x0)    //    Auto-reload value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40015030<b style="margin: 20px;">RPTCR</b>//   repetition counter register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">RPTCR</b> (def=0x0)    //    Repetition counter value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40015034<b style="margin: 20px;">CH1CVR</b>//   capture/compare register 1</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CH1CVR</b> (def=0x0)    //    Capture/Compare 1 value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40015038<b style="margin: 20px;">CH2CVR</b>//   capture/compare register 2</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CH2CVR</b> (def=0x0)    //    Capture/Compare 2 value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001503C<b style="margin: 20px;">CH3CVR</b>//   capture/compare register 3</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CH3CVR</b> (def=0x0)    //    Capture/Compare value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40015040<b style="margin: 20px;">CH4CVR</b>//   capture/compare register 4</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CH4CVR</b> (def=0x0)    //    Capture/Compare value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40015044<b style="margin: 20px;">BDTR</b>//   break and dead-time register</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">MOE</b> (def=0x0)    //    Main output enable
</li>
<li class="content">
[14]<b style="margin: 20px;">AOE</b> (def=0x0)    //    Automatic output enable
</li>
<li class="content">
[13]<b style="margin: 20px;">BKP</b> (def=0x0)    //    Break polarity
</li>
<li class="content">
[12]<b style="margin: 20px;">BKE</b> (def=0x0)    //    Break enable
</li>
<li class="content">
[11]<b style="margin: 20px;">OSSR</b> (def=0x0)    //    Off-state selection for Run mode
</li>
<li class="content">
[10]<b style="margin: 20px;">OSSI</b> (def=0x0)    //    Off-state selection for Idle mode
</li>
<li class="content">
[8:9]<b style="margin: 20px;">LOCK</b> (def=0x0)    //    Lock configuration
</li>
<li class="content">
[0:7]<b style="margin: 20px;">DTG</b> (def=0x0)    //    Dead-time generator setup
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40015048<b style="margin: 20px;">DMACFGR</b>//   DMA control register</summary>
<ul>
<li class="content">
[8:12]<b style="margin: 20px;">DBL</b> (def=0x0)    //    DMA burst length
</li>
<li class="content">
[0:4]<b style="margin: 20px;">DBA</b> (def=0x0)    //    DMA base address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001504C<b style="margin: 20px;">DMAADR</b>//   DMA address for full transfer</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DMAADR</b> (def=0x0)    //    DMA register for burst accesses
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[94]  <b>TIM10_BRK</b>    //    TIM10 Break interrupt</li>
<li>[95]  <b>TIM10_UP_</b>    //    TIM10 Update interrupt</li>
<li>[96]  <b>TIM10_TRG_COM</b>    //    TIM10 Trigger and Commutation interrupts</li>
<li>[97]  <b>TIM10_CC</b>    //    TIM10 Capture Compare interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40000000<b style="margin: 20px;">TIM2</b>// General purpose timer</summary>
<ul>
<li class="content"><details><summary>0x40000000<b style="margin: 20px;">CTLR1</b>//   control register 1</summary>
<ul>
<li class="content">
[8:9]<b style="margin: 20px;">CKD</b> (def=0x0)    //    Clock division
</li>
<li class="content">
[7]<b style="margin: 20px;">ARPE</b> (def=0x0)    //    Auto-reload preload enable
</li>
<li class="content">
[5:6]<b style="margin: 20px;">CMS</b> (def=0x0)    //    Center-aligned mode selection
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Direction
</li>
<li class="content">
[3]<b style="margin: 20px;">OPM</b> (def=0x0)    //    One-pulse mode
</li>
<li class="content">
[2]<b style="margin: 20px;">URS</b> (def=0x0)    //    Update request source
</li>
<li class="content">
[1]<b style="margin: 20px;">UDIS</b> (def=0x0)    //    Update disable
</li>
<li class="content">
[0]<b style="margin: 20px;">CEN</b> (def=0x0)    //    Counter enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000004<b style="margin: 20px;">CTLR2</b>//   control register 2</summary>
<ul>
<li class="content">
[7]<b style="margin: 20px;">TI1S</b> (def=0x0)    //    TI1 selection
</li>
<li class="content">
[4:6]<b style="margin: 20px;">MMS</b> (def=0x0)    //    Master mode selection
</li>
<li class="content">
[3]<b style="margin: 20px;">CCDS</b> (def=0x0)    //    Capture/compare DMA selection
</li>
<li class="content">
[2]<b style="margin: 20px;">CCUS</b> (def=0x0)    //    Update selection
</li>
<li class="content">
[0]<b style="margin: 20px;">CCPC</b> (def=0x0)    //    Compare selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000008<b style="margin: 20px;">SMCFGR</b>//   slave mode control register</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">ETP</b> (def=0x0)    //    External trigger polarity
</li>
<li class="content">
[14]<b style="margin: 20px;">ECE</b> (def=0x0)    //    External clock enable
</li>
<li class="content">
[12:13]<b style="margin: 20px;">ETPS</b> (def=0x0)    //    External trigger prescaler
</li>
<li class="content">
[8:11]<b style="margin: 20px;">ETF</b> (def=0x0)    //    External trigger filter
</li>
<li class="content">
[7]<b style="margin: 20px;">MSM</b> (def=0x0)    //    Master/Slave mode
</li>
<li class="content">
[4:6]<b style="margin: 20px;">TS</b> (def=0x0)    //    Trigger selection
</li>
<li class="content">
[0:2]<b style="margin: 20px;">SMS</b> (def=0x0)    //    Slave mode selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000000C<b style="margin: 20px;">DMAINTENR</b>//   DMA/Interrupt enable register</summary>
<ul>
<li class="content">
[14]<b style="margin: 20px;">TDE</b> (def=0x0)    //    Trigger DMA request enable
</li>
<li class="content">
[13]<b style="margin: 20px;">COMDE</b> (def=0x0)    //    COM DMA request enable
</li>
<li class="content">
[12]<b style="margin: 20px;">CC4DE</b> (def=0x0)    //    Capture/Compare 4 DMA request enable
</li>
<li class="content">
[11]<b style="margin: 20px;">CC3DE</b> (def=0x0)    //    Capture/Compare 3 DMA request enable
</li>
<li class="content">
[10]<b style="margin: 20px;">CC2DE</b> (def=0x0)    //    Capture/Compare 2 DMA request enable
</li>
<li class="content">
[9]<b style="margin: 20px;">CC1DE</b> (def=0x0)    //    Capture/Compare 1 DMA request enable
</li>
<li class="content">
[8]<b style="margin: 20px;">UDE</b> (def=0x0)    //    Update DMA request enable
</li>
<li class="content">
[6]<b style="margin: 20px;">TIE</b> (def=0x0)    //    Trigger interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">CC4IE</b> (def=0x0)    //    Capture/Compare 4 interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">CC3IE</b> (def=0x0)    //    Capture/Compare 3 interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">CC2IE</b> (def=0x0)    //    Capture/Compare 2 interrupt enable
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1IE</b> (def=0x0)    //    Capture/Compare 1 interrupt enable
</li>
<li class="content">
[0]<b style="margin: 20px;">UIE</b> (def=0x0)    //    Update interrupt enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000010<b style="margin: 20px;">INTFR</b>//   status register</summary>
<ul>
<li class="content">
[12]<b style="margin: 20px;">CC4OF</b> (def=0x0)    //    Capture/Compare 4 overcapture flag
</li>
<li class="content">
[11]<b style="margin: 20px;">CC3OF</b> (def=0x0)    //    Capture/Compare 3 overcapture flag
</li>
<li class="content">
[10]<b style="margin: 20px;">CC2OF</b> (def=0x0)    //    Capture/compare 2 overcapture flag
</li>
<li class="content">
[9]<b style="margin: 20px;">CC1OF</b> (def=0x0)    //    Capture/Compare 1 overcapture flag
</li>
<li class="content">
[6]<b style="margin: 20px;">TIF</b> (def=0x0)    //    Trigger interrupt flag
</li>
<li class="content">
[4]<b style="margin: 20px;">CC4IF</b> (def=0x0)    //    Capture/Compare 4 interrupt flag
</li>
<li class="content">
[3]<b style="margin: 20px;">CC3IF</b> (def=0x0)    //    Capture/Compare 3 interrupt flag
</li>
<li class="content">
[2]<b style="margin: 20px;">CC2IF</b> (def=0x0)    //    Capture/Compare 2 interrupt flag
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1IF</b> (def=0x0)    //    Capture/compare 1 interrupt flag
</li>
<li class="content">
[0]<b style="margin: 20px;">UIF</b> (def=0x0)    //    Update interrupt flag
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000014<b style="margin: 20px;">SWEVGR</b>//   event generation register</summary>
<ul>
<li class="content">
[7]<b style="margin: 20px;">BG</b> (def=0x0)    //    Brake generation
</li>
<li class="content">
[6]<b style="margin: 20px;">TG</b> (def=0x0)    //    Trigger generation
</li>
<li class="content">
[5]<b style="margin: 20px;">COMG</b> (def=0x0)    //    Capture/compare generation
</li>
<li class="content">
[4]<b style="margin: 20px;">CC4G</b> (def=0x0)    //    Capture/compare 4 generation
</li>
<li class="content">
[3]<b style="margin: 20px;">CC3G</b> (def=0x0)    //    Capture/compare 3 generation
</li>
<li class="content">
[2]<b style="margin: 20px;">CC2G</b> (def=0x0)    //    Capture/compare 2 generation
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1G</b> (def=0x0)    //    Capture/compare 1 generation
</li>
<li class="content">
[0]<b style="margin: 20px;">UG</b> (def=0x0)    //    Update generation
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000018<b style="margin: 20px;">CHCTLR1_Output</b>//   capture/compare mode register 1 (output mode)</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">OC2CE</b> (def=0x0)    //    Output compare 2 clear enable
</li>
<li class="content">
[12:14]<b style="margin: 20px;">OC2M</b> (def=0x0)    //    Output compare 2 mode
</li>
<li class="content">
[11]<b style="margin: 20px;">OC2PE</b> (def=0x0)    //    Output compare 2 preload enable
</li>
<li class="content">
[10]<b style="margin: 20px;">OC2FE</b> (def=0x0)    //    Output compare 2 fast enable
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CC2S</b> (def=0x0)    //    Capture/Compare 2 selection
</li>
<li class="content">
[7]<b style="margin: 20px;">OC1CE</b> (def=0x0)    //    Output compare 1 clear enable
</li>
<li class="content">
[4:6]<b style="margin: 20px;">OC1M</b> (def=0x0)    //    Output compare 1 mode
</li>
<li class="content">
[3]<b style="margin: 20px;">OC1PE</b> (def=0x0)    //    Output compare 1 preload enable
</li>
<li class="content">
[2]<b style="margin: 20px;">OC1FE</b> (def=0x0)    //    Output compare 1 fast enable
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CC1S</b> (def=0x0)    //    Capture/Compare 1 selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000018<b style="margin: 20px;">CHCTLR1_Input</b>//   capture/compare mode register 1 (input mode)</summary>
<ul>
<li class="content">
[12:15]<b style="margin: 20px;">IC2F</b> (def=0x0)    //    Input capture 2 filter
</li>
<li class="content">
[10:11]<b style="margin: 20px;">IC2PSC</b> (def=0x0)    //    Input capture 2 prescaler
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CC2S</b> (def=0x0)    //    Capture/compare 2 selection
</li>
<li class="content">
[4:7]<b style="margin: 20px;">IC1F</b> (def=0x0)    //    Input capture 1 filter
</li>
<li class="content">
[2:3]<b style="margin: 20px;">IC1PSC</b> (def=0x0)    //    Input capture 1 prescaler
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CC1S</b> (def=0x0)    //    Capture/Compare 1 selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000001C<b style="margin: 20px;">CHCTLR2_Output</b>//   capture/compare mode register 2 (output mode)</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">OC4CE</b> (def=0x0)    //    Output compare 4 clear enable
</li>
<li class="content">
[12:14]<b style="margin: 20px;">OC4M</b> (def=0x0)    //    Output compare 4 mode
</li>
<li class="content">
[11]<b style="margin: 20px;">OC4PE</b> (def=0x0)    //    Output compare 4 preload enable
</li>
<li class="content">
[10]<b style="margin: 20px;">OC4FE</b> (def=0x0)    //    Output compare 4 fast enable
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CC4S</b> (def=0x0)    //    Capture/Compare 4 selection
</li>
<li class="content">
[7]<b style="margin: 20px;">OC3CE</b> (def=0x0)    //    Output compare 3 clear enable
</li>
<li class="content">
[4:6]<b style="margin: 20px;">OC3M</b> (def=0x0)    //    Output compare 3 mode
</li>
<li class="content">
[3]<b style="margin: 20px;">OC3PE</b> (def=0x0)    //    Output compare 3 preload enable
</li>
<li class="content">
[2]<b style="margin: 20px;">OC3FE</b> (def=0x0)    //    Output compare 3 fast enable
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CC3S</b> (def=0x0)    //    Capture/Compare 3 selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000001C<b style="margin: 20px;">CHCTLR2_Input</b>//   capture/compare mode register 2 (input mode)</summary>
<ul>
<li class="content">
[12:15]<b style="margin: 20px;">IC4F</b> (def=0x0)    //    Input capture 4 filter
</li>
<li class="content">
[10:11]<b style="margin: 20px;">IC4PSC</b> (def=0x0)    //    Input capture 4 prescaler
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CC4S</b> (def=0x0)    //    Capture/Compare 4 selection
</li>
<li class="content">
[4:7]<b style="margin: 20px;">IC3F</b> (def=0x0)    //    Input capture 3 filter
</li>
<li class="content">
[2:3]<b style="margin: 20px;">IC3PSC</b> (def=0x0)    //    Input capture 3 prescaler
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CC3S</b> (def=0x0)    //    Capture/Compare 3 selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000020<b style="margin: 20px;">CCER</b>//   capture/compare enable register</summary>
<ul>
<li class="content">
[13]<b style="margin: 20px;">CC4P</b> (def=0x0)    //    Capture/Compare 3 output Polarity
</li>
<li class="content">
[12]<b style="margin: 20px;">CC4E</b> (def=0x0)    //    Capture/Compare 4 output enable
</li>
<li class="content">
[9]<b style="margin: 20px;">CC3P</b> (def=0x0)    //    Capture/Compare 3 output Polarity
</li>
<li class="content">
[8]<b style="margin: 20px;">CC3E</b> (def=0x0)    //    Capture/Compare 3 output enable
</li>
<li class="content">
[5]<b style="margin: 20px;">CC2P</b> (def=0x0)    //    Capture/Compare 2 output Polarity
</li>
<li class="content">
[4]<b style="margin: 20px;">CC2E</b> (def=0x0)    //    Capture/Compare 2 output enable
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1P</b> (def=0x0)    //    Capture/Compare 1 output Polarity
</li>
<li class="content">
[0]<b style="margin: 20px;">CC1E</b> (def=0x0)    //    Capture/Compare 1 output enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000024<b style="margin: 20px;">CNT</b>//   counter</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CNT</b> (def=0x0)    //    counter value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000028<b style="margin: 20px;">PSC</b>//   prescaler</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">PSC</b> (def=0x0)    //    Prescaler value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000002C<b style="margin: 20px;">ATRLR</b>//   auto-reload register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">ATRLR</b> (def=0x0)    //    Auto-reload value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000034<b style="margin: 20px;">CH1CVR</b>//   capture/compare register 1</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CH1CVR</b> (def=0x0)    //    Capture/Compare 1 value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000038<b style="margin: 20px;">CH2CVR</b>//   capture/compare register 2</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CH2CVR</b> (def=0x0)    //    Capture/Compare 2 value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000003C<b style="margin: 20px;">CH3CVR</b>//   capture/compare register 3</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CH3CVR</b> (def=0x0)    //    Capture/Compare value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000040<b style="margin: 20px;">CH4CVR</b>//   capture/compare register 4</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CH4CVR</b> (def=0x0)    //    Capture/Compare value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000048<b style="margin: 20px;">DMACFGR</b>//   DMA control register</summary>
<ul>
<li class="content">
[8:12]<b style="margin: 20px;">DBL</b> (def=0x0)    //    DMA burst length
</li>
<li class="content">
[0:4]<b style="margin: 20px;">DBA</b> (def=0x0)    //    DMA base address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000004C<b style="margin: 20px;">DMAADR</b>//   DMA address for full transfer</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DMAADR</b> (def=0x0)    //    DMA register for burst accesses
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[44]  <b>TIM2</b>    //    TIM2 global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40000400<b style="margin: 20px;">TIM3</b>// </summary>
<ul>
<li class="content"><details><summary>0x40000400<b style="margin: 20px;">CTLR1</b>//   control register 1</summary>
<ul>
<li class="content">
[8:9]<b style="margin: 20px;">CKD</b> (def=0x0)    //    Clock division
</li>
<li class="content">
[7]<b style="margin: 20px;">ARPE</b> (def=0x0)    //    Auto-reload preload enable
</li>
<li class="content">
[5:6]<b style="margin: 20px;">CMS</b> (def=0x0)    //    Center-aligned mode selection
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Direction
</li>
<li class="content">
[3]<b style="margin: 20px;">OPM</b> (def=0x0)    //    One-pulse mode
</li>
<li class="content">
[2]<b style="margin: 20px;">URS</b> (def=0x0)    //    Update request source
</li>
<li class="content">
[1]<b style="margin: 20px;">UDIS</b> (def=0x0)    //    Update disable
</li>
<li class="content">
[0]<b style="margin: 20px;">CEN</b> (def=0x0)    //    Counter enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000404<b style="margin: 20px;">CTLR2</b>//   control register 2</summary>
<ul>
<li class="content">
[7]<b style="margin: 20px;">TI1S</b> (def=0x0)    //    TI1 selection
</li>
<li class="content">
[4:6]<b style="margin: 20px;">MMS</b> (def=0x0)    //    Master mode selection
</li>
<li class="content">
[3]<b style="margin: 20px;">CCDS</b> (def=0x0)    //    Capture/compare DMA selection
</li>
<li class="content">
[2]<b style="margin: 20px;">CCUS</b> (def=0x0)    //    Update selection
</li>
<li class="content">
[0]<b style="margin: 20px;">CCPC</b> (def=0x0)    //    Compare selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000408<b style="margin: 20px;">SMCFGR</b>//   slave mode control register</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">ETP</b> (def=0x0)    //    External trigger polarity
</li>
<li class="content">
[14]<b style="margin: 20px;">ECE</b> (def=0x0)    //    External clock enable
</li>
<li class="content">
[12:13]<b style="margin: 20px;">ETPS</b> (def=0x0)    //    External trigger prescaler
</li>
<li class="content">
[8:11]<b style="margin: 20px;">ETF</b> (def=0x0)    //    External trigger filter
</li>
<li class="content">
[7]<b style="margin: 20px;">MSM</b> (def=0x0)    //    Master/Slave mode
</li>
<li class="content">
[4:6]<b style="margin: 20px;">TS</b> (def=0x0)    //    Trigger selection
</li>
<li class="content">
[0:2]<b style="margin: 20px;">SMS</b> (def=0x0)    //    Slave mode selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000040C<b style="margin: 20px;">DMAINTENR</b>//   DMA/Interrupt enable register</summary>
<ul>
<li class="content">
[14]<b style="margin: 20px;">TDE</b> (def=0x0)    //    Trigger DMA request enable
</li>
<li class="content">
[13]<b style="margin: 20px;">COMDE</b> (def=0x0)    //    COM DMA request enable
</li>
<li class="content">
[12]<b style="margin: 20px;">CC4DE</b> (def=0x0)    //    Capture/Compare 4 DMA request enable
</li>
<li class="content">
[11]<b style="margin: 20px;">CC3DE</b> (def=0x0)    //    Capture/Compare 3 DMA request enable
</li>
<li class="content">
[10]<b style="margin: 20px;">CC2DE</b> (def=0x0)    //    Capture/Compare 2 DMA request enable
</li>
<li class="content">
[9]<b style="margin: 20px;">CC1DE</b> (def=0x0)    //    Capture/Compare 1 DMA request enable
</li>
<li class="content">
[8]<b style="margin: 20px;">UDE</b> (def=0x0)    //    Update DMA request enable
</li>
<li class="content">
[6]<b style="margin: 20px;">TIE</b> (def=0x0)    //    Trigger interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">CC4IE</b> (def=0x0)    //    Capture/Compare 4 interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">CC3IE</b> (def=0x0)    //    Capture/Compare 3 interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">CC2IE</b> (def=0x0)    //    Capture/Compare 2 interrupt enable
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1IE</b> (def=0x0)    //    Capture/Compare 1 interrupt enable
</li>
<li class="content">
[0]<b style="margin: 20px;">UIE</b> (def=0x0)    //    Update interrupt enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000410<b style="margin: 20px;">INTFR</b>//   status register</summary>
<ul>
<li class="content">
[12]<b style="margin: 20px;">CC4OF</b> (def=0x0)    //    Capture/Compare 4 overcapture flag
</li>
<li class="content">
[11]<b style="margin: 20px;">CC3OF</b> (def=0x0)    //    Capture/Compare 3 overcapture flag
</li>
<li class="content">
[10]<b style="margin: 20px;">CC2OF</b> (def=0x0)    //    Capture/compare 2 overcapture flag
</li>
<li class="content">
[9]<b style="margin: 20px;">CC1OF</b> (def=0x0)    //    Capture/Compare 1 overcapture flag
</li>
<li class="content">
[6]<b style="margin: 20px;">TIF</b> (def=0x0)    //    Trigger interrupt flag
</li>
<li class="content">
[4]<b style="margin: 20px;">CC4IF</b> (def=0x0)    //    Capture/Compare 4 interrupt flag
</li>
<li class="content">
[3]<b style="margin: 20px;">CC3IF</b> (def=0x0)    //    Capture/Compare 3 interrupt flag
</li>
<li class="content">
[2]<b style="margin: 20px;">CC2IF</b> (def=0x0)    //    Capture/Compare 2 interrupt flag
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1IF</b> (def=0x0)    //    Capture/compare 1 interrupt flag
</li>
<li class="content">
[0]<b style="margin: 20px;">UIF</b> (def=0x0)    //    Update interrupt flag
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000414<b style="margin: 20px;">SWEVGR</b>//   event generation register</summary>
<ul>
<li class="content">
[7]<b style="margin: 20px;">BG</b> (def=0x0)    //    Brake generation
</li>
<li class="content">
[6]<b style="margin: 20px;">TG</b> (def=0x0)    //    Trigger generation
</li>
<li class="content">
[5]<b style="margin: 20px;">COMG</b> (def=0x0)    //    Capture/compare generation
</li>
<li class="content">
[4]<b style="margin: 20px;">CC4G</b> (def=0x0)    //    Capture/compare 4 generation
</li>
<li class="content">
[3]<b style="margin: 20px;">CC3G</b> (def=0x0)    //    Capture/compare 3 generation
</li>
<li class="content">
[2]<b style="margin: 20px;">CC2G</b> (def=0x0)    //    Capture/compare 2 generation
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1G</b> (def=0x0)    //    Capture/compare 1 generation
</li>
<li class="content">
[0]<b style="margin: 20px;">UG</b> (def=0x0)    //    Update generation
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000418<b style="margin: 20px;">CHCTLR1_Output</b>//   capture/compare mode register 1 (output mode)</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">OC2CE</b> (def=0x0)    //    Output compare 2 clear enable
</li>
<li class="content">
[12:14]<b style="margin: 20px;">OC2M</b> (def=0x0)    //    Output compare 2 mode
</li>
<li class="content">
[11]<b style="margin: 20px;">OC2PE</b> (def=0x0)    //    Output compare 2 preload enable
</li>
<li class="content">
[10]<b style="margin: 20px;">OC2FE</b> (def=0x0)    //    Output compare 2 fast enable
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CC2S</b> (def=0x0)    //    Capture/Compare 2 selection
</li>
<li class="content">
[7]<b style="margin: 20px;">OC1CE</b> (def=0x0)    //    Output compare 1 clear enable
</li>
<li class="content">
[4:6]<b style="margin: 20px;">OC1M</b> (def=0x0)    //    Output compare 1 mode
</li>
<li class="content">
[3]<b style="margin: 20px;">OC1PE</b> (def=0x0)    //    Output compare 1 preload enable
</li>
<li class="content">
[2]<b style="margin: 20px;">OC1FE</b> (def=0x0)    //    Output compare 1 fast enable
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CC1S</b> (def=0x0)    //    Capture/Compare 1 selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000418<b style="margin: 20px;">CHCTLR1_Input</b>//   capture/compare mode register 1 (input mode)</summary>
<ul>
<li class="content">
[12:15]<b style="margin: 20px;">IC2F</b> (def=0x0)    //    Input capture 2 filter
</li>
<li class="content">
[10:11]<b style="margin: 20px;">IC2PSC</b> (def=0x0)    //    Input capture 2 prescaler
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CC2S</b> (def=0x0)    //    Capture/compare 2 selection
</li>
<li class="content">
[4:7]<b style="margin: 20px;">IC1F</b> (def=0x0)    //    Input capture 1 filter
</li>
<li class="content">
[2:3]<b style="margin: 20px;">IC1PSC</b> (def=0x0)    //    Input capture 1 prescaler
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CC1S</b> (def=0x0)    //    Capture/Compare 1 selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000041C<b style="margin: 20px;">CHCTLR2_Output</b>//   capture/compare mode register 2 (output mode)</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">OC4CE</b> (def=0x0)    //    Output compare 4 clear enable
</li>
<li class="content">
[12:14]<b style="margin: 20px;">OC4M</b> (def=0x0)    //    Output compare 4 mode
</li>
<li class="content">
[11]<b style="margin: 20px;">OC4PE</b> (def=0x0)    //    Output compare 4 preload enable
</li>
<li class="content">
[10]<b style="margin: 20px;">OC4FE</b> (def=0x0)    //    Output compare 4 fast enable
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CC4S</b> (def=0x0)    //    Capture/Compare 4 selection
</li>
<li class="content">
[7]<b style="margin: 20px;">OC3CE</b> (def=0x0)    //    Output compare 3 clear enable
</li>
<li class="content">
[4:6]<b style="margin: 20px;">OC3M</b> (def=0x0)    //    Output compare 3 mode
</li>
<li class="content">
[3]<b style="margin: 20px;">OC3PE</b> (def=0x0)    //    Output compare 3 preload enable
</li>
<li class="content">
[2]<b style="margin: 20px;">OC3FE</b> (def=0x0)    //    Output compare 3 fast enable
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CC3S</b> (def=0x0)    //    Capture/Compare 3 selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000041C<b style="margin: 20px;">CHCTLR2_Input</b>//   capture/compare mode register 2 (input mode)</summary>
<ul>
<li class="content">
[12:15]<b style="margin: 20px;">IC4F</b> (def=0x0)    //    Input capture 4 filter
</li>
<li class="content">
[10:11]<b style="margin: 20px;">IC4PSC</b> (def=0x0)    //    Input capture 4 prescaler
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CC4S</b> (def=0x0)    //    Capture/Compare 4 selection
</li>
<li class="content">
[4:7]<b style="margin: 20px;">IC3F</b> (def=0x0)    //    Input capture 3 filter
</li>
<li class="content">
[2:3]<b style="margin: 20px;">IC3PSC</b> (def=0x0)    //    Input capture 3 prescaler
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CC3S</b> (def=0x0)    //    Capture/Compare 3 selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000420<b style="margin: 20px;">CCER</b>//   capture/compare enable register</summary>
<ul>
<li class="content">
[13]<b style="margin: 20px;">CC4P</b> (def=0x0)    //    Capture/Compare 3 output Polarity
</li>
<li class="content">
[12]<b style="margin: 20px;">CC4E</b> (def=0x0)    //    Capture/Compare 4 output enable
</li>
<li class="content">
[9]<b style="margin: 20px;">CC3P</b> (def=0x0)    //    Capture/Compare 3 output Polarity
</li>
<li class="content">
[8]<b style="margin: 20px;">CC3E</b> (def=0x0)    //    Capture/Compare 3 output enable
</li>
<li class="content">
[5]<b style="margin: 20px;">CC2P</b> (def=0x0)    //    Capture/Compare 2 output Polarity
</li>
<li class="content">
[4]<b style="margin: 20px;">CC2E</b> (def=0x0)    //    Capture/Compare 2 output enable
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1P</b> (def=0x0)    //    Capture/Compare 1 output Polarity
</li>
<li class="content">
[0]<b style="margin: 20px;">CC1E</b> (def=0x0)    //    Capture/Compare 1 output enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000424<b style="margin: 20px;">CNT</b>//   counter</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CNT</b> (def=0x0)    //    counter value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000428<b style="margin: 20px;">PSC</b>//   prescaler</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">PSC</b> (def=0x0)    //    Prescaler value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000042C<b style="margin: 20px;">ATRLR</b>//   auto-reload register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">ATRLR</b> (def=0x0)    //    Auto-reload value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000434<b style="margin: 20px;">CH1CVR</b>//   capture/compare register 1</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CH1CVR</b> (def=0x0)    //    Capture/Compare 1 value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000438<b style="margin: 20px;">CH2CVR</b>//   capture/compare register 2</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CH2CVR</b> (def=0x0)    //    Capture/Compare 2 value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000043C<b style="margin: 20px;">CH3CVR</b>//   capture/compare register 3</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CH3CVR</b> (def=0x0)    //    Capture/Compare value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000440<b style="margin: 20px;">CH4CVR</b>//   capture/compare register 4</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CH4CVR</b> (def=0x0)    //    Capture/Compare value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000448<b style="margin: 20px;">DMACFGR</b>//   DMA control register</summary>
<ul>
<li class="content">
[8:12]<b style="margin: 20px;">DBL</b> (def=0x0)    //    DMA burst length
</li>
<li class="content">
[0:4]<b style="margin: 20px;">DBA</b> (def=0x0)    //    DMA base address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000044C<b style="margin: 20px;">DMAADR</b>//   DMA address for full transfer</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DMAADR</b> (def=0x0)    //    DMA register for burst accesses
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[45]  <b>TIM3</b>    //    TIM3 global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40000800<b style="margin: 20px;">TIM4</b>// </summary>
<ul>
<li class="content"><details><summary>0x40000800<b style="margin: 20px;">CTLR1</b>//   control register 1</summary>
<ul>
<li class="content">
[8:9]<b style="margin: 20px;">CKD</b> (def=0x0)    //    Clock division
</li>
<li class="content">
[7]<b style="margin: 20px;">ARPE</b> (def=0x0)    //    Auto-reload preload enable
</li>
<li class="content">
[5:6]<b style="margin: 20px;">CMS</b> (def=0x0)    //    Center-aligned mode selection
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Direction
</li>
<li class="content">
[3]<b style="margin: 20px;">OPM</b> (def=0x0)    //    One-pulse mode
</li>
<li class="content">
[2]<b style="margin: 20px;">URS</b> (def=0x0)    //    Update request source
</li>
<li class="content">
[1]<b style="margin: 20px;">UDIS</b> (def=0x0)    //    Update disable
</li>
<li class="content">
[0]<b style="margin: 20px;">CEN</b> (def=0x0)    //    Counter enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000804<b style="margin: 20px;">CTLR2</b>//   control register 2</summary>
<ul>
<li class="content">
[7]<b style="margin: 20px;">TI1S</b> (def=0x0)    //    TI1 selection
</li>
<li class="content">
[4:6]<b style="margin: 20px;">MMS</b> (def=0x0)    //    Master mode selection
</li>
<li class="content">
[3]<b style="margin: 20px;">CCDS</b> (def=0x0)    //    Capture/compare DMA selection
</li>
<li class="content">
[2]<b style="margin: 20px;">CCUS</b> (def=0x0)    //    Update selection
</li>
<li class="content">
[0]<b style="margin: 20px;">CCPC</b> (def=0x0)    //    Compare selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000808<b style="margin: 20px;">SMCFGR</b>//   slave mode control register</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">ETP</b> (def=0x0)    //    External trigger polarity
</li>
<li class="content">
[14]<b style="margin: 20px;">ECE</b> (def=0x0)    //    External clock enable
</li>
<li class="content">
[12:13]<b style="margin: 20px;">ETPS</b> (def=0x0)    //    External trigger prescaler
</li>
<li class="content">
[8:11]<b style="margin: 20px;">ETF</b> (def=0x0)    //    External trigger filter
</li>
<li class="content">
[7]<b style="margin: 20px;">MSM</b> (def=0x0)    //    Master/Slave mode
</li>
<li class="content">
[4:6]<b style="margin: 20px;">TS</b> (def=0x0)    //    Trigger selection
</li>
<li class="content">
[0:2]<b style="margin: 20px;">SMS</b> (def=0x0)    //    Slave mode selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000080C<b style="margin: 20px;">DMAINTENR</b>//   DMA/Interrupt enable register</summary>
<ul>
<li class="content">
[14]<b style="margin: 20px;">TDE</b> (def=0x0)    //    Trigger DMA request enable
</li>
<li class="content">
[13]<b style="margin: 20px;">COMDE</b> (def=0x0)    //    COM DMA request enable
</li>
<li class="content">
[12]<b style="margin: 20px;">CC4DE</b> (def=0x0)    //    Capture/Compare 4 DMA request enable
</li>
<li class="content">
[11]<b style="margin: 20px;">CC3DE</b> (def=0x0)    //    Capture/Compare 3 DMA request enable
</li>
<li class="content">
[10]<b style="margin: 20px;">CC2DE</b> (def=0x0)    //    Capture/Compare 2 DMA request enable
</li>
<li class="content">
[9]<b style="margin: 20px;">CC1DE</b> (def=0x0)    //    Capture/Compare 1 DMA request enable
</li>
<li class="content">
[8]<b style="margin: 20px;">UDE</b> (def=0x0)    //    Update DMA request enable
</li>
<li class="content">
[6]<b style="margin: 20px;">TIE</b> (def=0x0)    //    Trigger interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">CC4IE</b> (def=0x0)    //    Capture/Compare 4 interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">CC3IE</b> (def=0x0)    //    Capture/Compare 3 interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">CC2IE</b> (def=0x0)    //    Capture/Compare 2 interrupt enable
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1IE</b> (def=0x0)    //    Capture/Compare 1 interrupt enable
</li>
<li class="content">
[0]<b style="margin: 20px;">UIE</b> (def=0x0)    //    Update interrupt enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000810<b style="margin: 20px;">INTFR</b>//   status register</summary>
<ul>
<li class="content">
[12]<b style="margin: 20px;">CC4OF</b> (def=0x0)    //    Capture/Compare 4 overcapture flag
</li>
<li class="content">
[11]<b style="margin: 20px;">CC3OF</b> (def=0x0)    //    Capture/Compare 3 overcapture flag
</li>
<li class="content">
[10]<b style="margin: 20px;">CC2OF</b> (def=0x0)    //    Capture/compare 2 overcapture flag
</li>
<li class="content">
[9]<b style="margin: 20px;">CC1OF</b> (def=0x0)    //    Capture/Compare 1 overcapture flag
</li>
<li class="content">
[6]<b style="margin: 20px;">TIF</b> (def=0x0)    //    Trigger interrupt flag
</li>
<li class="content">
[4]<b style="margin: 20px;">CC4IF</b> (def=0x0)    //    Capture/Compare 4 interrupt flag
</li>
<li class="content">
[3]<b style="margin: 20px;">CC3IF</b> (def=0x0)    //    Capture/Compare 3 interrupt flag
</li>
<li class="content">
[2]<b style="margin: 20px;">CC2IF</b> (def=0x0)    //    Capture/Compare 2 interrupt flag
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1IF</b> (def=0x0)    //    Capture/compare 1 interrupt flag
</li>
<li class="content">
[0]<b style="margin: 20px;">UIF</b> (def=0x0)    //    Update interrupt flag
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000814<b style="margin: 20px;">SWEVGR</b>//   event generation register</summary>
<ul>
<li class="content">
[7]<b style="margin: 20px;">BG</b> (def=0x0)    //    Brake generation
</li>
<li class="content">
[6]<b style="margin: 20px;">TG</b> (def=0x0)    //    Trigger generation
</li>
<li class="content">
[5]<b style="margin: 20px;">COMG</b> (def=0x0)    //    Capture/compare generation
</li>
<li class="content">
[4]<b style="margin: 20px;">CC4G</b> (def=0x0)    //    Capture/compare 4 generation
</li>
<li class="content">
[3]<b style="margin: 20px;">CC3G</b> (def=0x0)    //    Capture/compare 3 generation
</li>
<li class="content">
[2]<b style="margin: 20px;">CC2G</b> (def=0x0)    //    Capture/compare 2 generation
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1G</b> (def=0x0)    //    Capture/compare 1 generation
</li>
<li class="content">
[0]<b style="margin: 20px;">UG</b> (def=0x0)    //    Update generation
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000818<b style="margin: 20px;">CHCTLR1_Output</b>//   capture/compare mode register 1 (output mode)</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">OC2CE</b> (def=0x0)    //    Output compare 2 clear enable
</li>
<li class="content">
[12:14]<b style="margin: 20px;">OC2M</b> (def=0x0)    //    Output compare 2 mode
</li>
<li class="content">
[11]<b style="margin: 20px;">OC2PE</b> (def=0x0)    //    Output compare 2 preload enable
</li>
<li class="content">
[10]<b style="margin: 20px;">OC2FE</b> (def=0x0)    //    Output compare 2 fast enable
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CC2S</b> (def=0x0)    //    Capture/Compare 2 selection
</li>
<li class="content">
[7]<b style="margin: 20px;">OC1CE</b> (def=0x0)    //    Output compare 1 clear enable
</li>
<li class="content">
[4:6]<b style="margin: 20px;">OC1M</b> (def=0x0)    //    Output compare 1 mode
</li>
<li class="content">
[3]<b style="margin: 20px;">OC1PE</b> (def=0x0)    //    Output compare 1 preload enable
</li>
<li class="content">
[2]<b style="margin: 20px;">OC1FE</b> (def=0x0)    //    Output compare 1 fast enable
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CC1S</b> (def=0x0)    //    Capture/Compare 1 selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000818<b style="margin: 20px;">CHCTLR1_Input</b>//   capture/compare mode register 1 (input mode)</summary>
<ul>
<li class="content">
[12:15]<b style="margin: 20px;">IC2F</b> (def=0x0)    //    Input capture 2 filter
</li>
<li class="content">
[10:11]<b style="margin: 20px;">IC2PSC</b> (def=0x0)    //    Input capture 2 prescaler
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CC2S</b> (def=0x0)    //    Capture/compare 2 selection
</li>
<li class="content">
[4:7]<b style="margin: 20px;">IC1F</b> (def=0x0)    //    Input capture 1 filter
</li>
<li class="content">
[2:3]<b style="margin: 20px;">IC1PSC</b> (def=0x0)    //    Input capture 1 prescaler
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CC1S</b> (def=0x0)    //    Capture/Compare 1 selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000081C<b style="margin: 20px;">CHCTLR2_Output</b>//   capture/compare mode register 2 (output mode)</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">OC4CE</b> (def=0x0)    //    Output compare 4 clear enable
</li>
<li class="content">
[12:14]<b style="margin: 20px;">OC4M</b> (def=0x0)    //    Output compare 4 mode
</li>
<li class="content">
[11]<b style="margin: 20px;">OC4PE</b> (def=0x0)    //    Output compare 4 preload enable
</li>
<li class="content">
[10]<b style="margin: 20px;">OC4FE</b> (def=0x0)    //    Output compare 4 fast enable
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CC4S</b> (def=0x0)    //    Capture/Compare 4 selection
</li>
<li class="content">
[7]<b style="margin: 20px;">OC3CE</b> (def=0x0)    //    Output compare 3 clear enable
</li>
<li class="content">
[4:6]<b style="margin: 20px;">OC3M</b> (def=0x0)    //    Output compare 3 mode
</li>
<li class="content">
[3]<b style="margin: 20px;">OC3PE</b> (def=0x0)    //    Output compare 3 preload enable
</li>
<li class="content">
[2]<b style="margin: 20px;">OC3FE</b> (def=0x0)    //    Output compare 3 fast enable
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CC3S</b> (def=0x0)    //    Capture/Compare 3 selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000081C<b style="margin: 20px;">CHCTLR2_Input</b>//   capture/compare mode register 2 (input mode)</summary>
<ul>
<li class="content">
[12:15]<b style="margin: 20px;">IC4F</b> (def=0x0)    //    Input capture 4 filter
</li>
<li class="content">
[10:11]<b style="margin: 20px;">IC4PSC</b> (def=0x0)    //    Input capture 4 prescaler
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CC4S</b> (def=0x0)    //    Capture/Compare 4 selection
</li>
<li class="content">
[4:7]<b style="margin: 20px;">IC3F</b> (def=0x0)    //    Input capture 3 filter
</li>
<li class="content">
[2:3]<b style="margin: 20px;">IC3PSC</b> (def=0x0)    //    Input capture 3 prescaler
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CC3S</b> (def=0x0)    //    Capture/Compare 3 selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000820<b style="margin: 20px;">CCER</b>//   capture/compare enable register</summary>
<ul>
<li class="content">
[13]<b style="margin: 20px;">CC4P</b> (def=0x0)    //    Capture/Compare 3 output Polarity
</li>
<li class="content">
[12]<b style="margin: 20px;">CC4E</b> (def=0x0)    //    Capture/Compare 4 output enable
</li>
<li class="content">
[9]<b style="margin: 20px;">CC3P</b> (def=0x0)    //    Capture/Compare 3 output Polarity
</li>
<li class="content">
[8]<b style="margin: 20px;">CC3E</b> (def=0x0)    //    Capture/Compare 3 output enable
</li>
<li class="content">
[5]<b style="margin: 20px;">CC2P</b> (def=0x0)    //    Capture/Compare 2 output Polarity
</li>
<li class="content">
[4]<b style="margin: 20px;">CC2E</b> (def=0x0)    //    Capture/Compare 2 output enable
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1P</b> (def=0x0)    //    Capture/Compare 1 output Polarity
</li>
<li class="content">
[0]<b style="margin: 20px;">CC1E</b> (def=0x0)    //    Capture/Compare 1 output enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000824<b style="margin: 20px;">CNT</b>//   counter</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CNT</b> (def=0x0)    //    counter value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000828<b style="margin: 20px;">PSC</b>//   prescaler</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">PSC</b> (def=0x0)    //    Prescaler value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000082C<b style="margin: 20px;">ATRLR</b>//   auto-reload register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">ATRLR</b> (def=0x0)    //    Auto-reload value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000834<b style="margin: 20px;">CH1CVR</b>//   capture/compare register 1</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CH1CVR</b> (def=0x0)    //    Capture/Compare 1 value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000838<b style="margin: 20px;">CH2CVR</b>//   capture/compare register 2</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CH2CVR</b> (def=0x0)    //    Capture/Compare 2 value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000083C<b style="margin: 20px;">CH3CVR</b>//   capture/compare register 3</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CH3CVR</b> (def=0x0)    //    Capture/Compare value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000840<b style="margin: 20px;">CH4CVR</b>//   capture/compare register 4</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CH4CVR</b> (def=0x0)    //    Capture/Compare value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000848<b style="margin: 20px;">DMACFGR</b>//   DMA control register</summary>
<ul>
<li class="content">
[8:12]<b style="margin: 20px;">DBL</b> (def=0x0)    //    DMA burst length
</li>
<li class="content">
[0:4]<b style="margin: 20px;">DBA</b> (def=0x0)    //    DMA base address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000084C<b style="margin: 20px;">DMAADR</b>//   DMA address for full transfer</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DMAADR</b> (def=0x0)    //    DMA register for burst accesses
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[46]  <b>TIM4</b>    //    TIM4 global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40000C00<b style="margin: 20px;">TIM5</b>// </summary>
<ul>
<li class="content"><details><summary>0x40000C00<b style="margin: 20px;">CTLR1</b>//   control register 1</summary>
<ul>
<li class="content">
[8:9]<b style="margin: 20px;">CKD</b> (def=0x0)    //    Clock division
</li>
<li class="content">
[7]<b style="margin: 20px;">ARPE</b> (def=0x0)    //    Auto-reload preload enable
</li>
<li class="content">
[5:6]<b style="margin: 20px;">CMS</b> (def=0x0)    //    Center-aligned mode selection
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Direction
</li>
<li class="content">
[3]<b style="margin: 20px;">OPM</b> (def=0x0)    //    One-pulse mode
</li>
<li class="content">
[2]<b style="margin: 20px;">URS</b> (def=0x0)    //    Update request source
</li>
<li class="content">
[1]<b style="margin: 20px;">UDIS</b> (def=0x0)    //    Update disable
</li>
<li class="content">
[0]<b style="margin: 20px;">CEN</b> (def=0x0)    //    Counter enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000C04<b style="margin: 20px;">CTLR2</b>//   control register 2</summary>
<ul>
<li class="content">
[7]<b style="margin: 20px;">TI1S</b> (def=0x0)    //    TI1 selection
</li>
<li class="content">
[4:6]<b style="margin: 20px;">MMS</b> (def=0x0)    //    Master mode selection
</li>
<li class="content">
[3]<b style="margin: 20px;">CCDS</b> (def=0x0)    //    Capture/compare DMA selection
</li>
<li class="content">
[2]<b style="margin: 20px;">CCUS</b> (def=0x0)    //    Update selection
</li>
<li class="content">
[0]<b style="margin: 20px;">CCPC</b> (def=0x0)    //    Compare selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000C08<b style="margin: 20px;">SMCFGR</b>//   slave mode control register</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">ETP</b> (def=0x0)    //    External trigger polarity
</li>
<li class="content">
[14]<b style="margin: 20px;">ECE</b> (def=0x0)    //    External clock enable
</li>
<li class="content">
[12:13]<b style="margin: 20px;">ETPS</b> (def=0x0)    //    External trigger prescaler
</li>
<li class="content">
[8:11]<b style="margin: 20px;">ETF</b> (def=0x0)    //    External trigger filter
</li>
<li class="content">
[7]<b style="margin: 20px;">MSM</b> (def=0x0)    //    Master/Slave mode
</li>
<li class="content">
[4:6]<b style="margin: 20px;">TS</b> (def=0x0)    //    Trigger selection
</li>
<li class="content">
[0:2]<b style="margin: 20px;">SMS</b> (def=0x0)    //    Slave mode selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000C0C<b style="margin: 20px;">DMAINTENR</b>//   DMA/Interrupt enable register</summary>
<ul>
<li class="content">
[14]<b style="margin: 20px;">TDE</b> (def=0x0)    //    Trigger DMA request enable
</li>
<li class="content">
[13]<b style="margin: 20px;">COMDE</b> (def=0x0)    //    COM DMA request enable
</li>
<li class="content">
[12]<b style="margin: 20px;">CC4DE</b> (def=0x0)    //    Capture/Compare 4 DMA request enable
</li>
<li class="content">
[11]<b style="margin: 20px;">CC3DE</b> (def=0x0)    //    Capture/Compare 3 DMA request enable
</li>
<li class="content">
[10]<b style="margin: 20px;">CC2DE</b> (def=0x0)    //    Capture/Compare 2 DMA request enable
</li>
<li class="content">
[9]<b style="margin: 20px;">CC1DE</b> (def=0x0)    //    Capture/Compare 1 DMA request enable
</li>
<li class="content">
[8]<b style="margin: 20px;">UDE</b> (def=0x0)    //    Update DMA request enable
</li>
<li class="content">
[6]<b style="margin: 20px;">TIE</b> (def=0x0)    //    Trigger interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">CC4IE</b> (def=0x0)    //    Capture/Compare 4 interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">CC3IE</b> (def=0x0)    //    Capture/Compare 3 interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">CC2IE</b> (def=0x0)    //    Capture/Compare 2 interrupt enable
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1IE</b> (def=0x0)    //    Capture/Compare 1 interrupt enable
</li>
<li class="content">
[0]<b style="margin: 20px;">UIE</b> (def=0x0)    //    Update interrupt enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000C10<b style="margin: 20px;">INTFR</b>//   status register</summary>
<ul>
<li class="content">
[12]<b style="margin: 20px;">CC4OF</b> (def=0x0)    //    Capture/Compare 4 overcapture flag
</li>
<li class="content">
[11]<b style="margin: 20px;">CC3OF</b> (def=0x0)    //    Capture/Compare 3 overcapture flag
</li>
<li class="content">
[10]<b style="margin: 20px;">CC2OF</b> (def=0x0)    //    Capture/compare 2 overcapture flag
</li>
<li class="content">
[9]<b style="margin: 20px;">CC1OF</b> (def=0x0)    //    Capture/Compare 1 overcapture flag
</li>
<li class="content">
[6]<b style="margin: 20px;">TIF</b> (def=0x0)    //    Trigger interrupt flag
</li>
<li class="content">
[4]<b style="margin: 20px;">CC4IF</b> (def=0x0)    //    Capture/Compare 4 interrupt flag
</li>
<li class="content">
[3]<b style="margin: 20px;">CC3IF</b> (def=0x0)    //    Capture/Compare 3 interrupt flag
</li>
<li class="content">
[2]<b style="margin: 20px;">CC2IF</b> (def=0x0)    //    Capture/Compare 2 interrupt flag
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1IF</b> (def=0x0)    //    Capture/compare 1 interrupt flag
</li>
<li class="content">
[0]<b style="margin: 20px;">UIF</b> (def=0x0)    //    Update interrupt flag
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000C14<b style="margin: 20px;">SWEVGR</b>//   event generation register</summary>
<ul>
<li class="content">
[7]<b style="margin: 20px;">BG</b> (def=0x0)    //    Brake generation
</li>
<li class="content">
[6]<b style="margin: 20px;">TG</b> (def=0x0)    //    Trigger generation
</li>
<li class="content">
[5]<b style="margin: 20px;">COMG</b> (def=0x0)    //    Capture/compare generation
</li>
<li class="content">
[4]<b style="margin: 20px;">CC4G</b> (def=0x0)    //    Capture/compare 4 generation
</li>
<li class="content">
[3]<b style="margin: 20px;">CC3G</b> (def=0x0)    //    Capture/compare 3 generation
</li>
<li class="content">
[2]<b style="margin: 20px;">CC2G</b> (def=0x0)    //    Capture/compare 2 generation
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1G</b> (def=0x0)    //    Capture/compare 1 generation
</li>
<li class="content">
[0]<b style="margin: 20px;">UG</b> (def=0x0)    //    Update generation
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000C18<b style="margin: 20px;">CHCTLR1_Output</b>//   capture/compare mode register 1 (output mode)</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">OC2CE</b> (def=0x0)    //    Output compare 2 clear enable
</li>
<li class="content">
[12:14]<b style="margin: 20px;">OC2M</b> (def=0x0)    //    Output compare 2 mode
</li>
<li class="content">
[11]<b style="margin: 20px;">OC2PE</b> (def=0x0)    //    Output compare 2 preload enable
</li>
<li class="content">
[10]<b style="margin: 20px;">OC2FE</b> (def=0x0)    //    Output compare 2 fast enable
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CC2S</b> (def=0x0)    //    Capture/Compare 2 selection
</li>
<li class="content">
[7]<b style="margin: 20px;">OC1CE</b> (def=0x0)    //    Output compare 1 clear enable
</li>
<li class="content">
[4:6]<b style="margin: 20px;">OC1M</b> (def=0x0)    //    Output compare 1 mode
</li>
<li class="content">
[3]<b style="margin: 20px;">OC1PE</b> (def=0x0)    //    Output compare 1 preload enable
</li>
<li class="content">
[2]<b style="margin: 20px;">OC1FE</b> (def=0x0)    //    Output compare 1 fast enable
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CC1S</b> (def=0x0)    //    Capture/Compare 1 selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000C18<b style="margin: 20px;">CHCTLR1_Input</b>//   capture/compare mode register 1 (input mode)</summary>
<ul>
<li class="content">
[12:15]<b style="margin: 20px;">IC2F</b> (def=0x0)    //    Input capture 2 filter
</li>
<li class="content">
[10:11]<b style="margin: 20px;">IC2PSC</b> (def=0x0)    //    Input capture 2 prescaler
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CC2S</b> (def=0x0)    //    Capture/compare 2 selection
</li>
<li class="content">
[4:7]<b style="margin: 20px;">IC1F</b> (def=0x0)    //    Input capture 1 filter
</li>
<li class="content">
[2:3]<b style="margin: 20px;">IC1PSC</b> (def=0x0)    //    Input capture 1 prescaler
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CC1S</b> (def=0x0)    //    Capture/Compare 1 selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000C1C<b style="margin: 20px;">CHCTLR2_Output</b>//   capture/compare mode register 2 (output mode)</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">OC4CE</b> (def=0x0)    //    Output compare 4 clear enable
</li>
<li class="content">
[12:14]<b style="margin: 20px;">OC4M</b> (def=0x0)    //    Output compare 4 mode
</li>
<li class="content">
[11]<b style="margin: 20px;">OC4PE</b> (def=0x0)    //    Output compare 4 preload enable
</li>
<li class="content">
[10]<b style="margin: 20px;">OC4FE</b> (def=0x0)    //    Output compare 4 fast enable
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CC4S</b> (def=0x0)    //    Capture/Compare 4 selection
</li>
<li class="content">
[7]<b style="margin: 20px;">OC3CE</b> (def=0x0)    //    Output compare 3 clear enable
</li>
<li class="content">
[4:6]<b style="margin: 20px;">OC3M</b> (def=0x0)    //    Output compare 3 mode
</li>
<li class="content">
[3]<b style="margin: 20px;">OC3PE</b> (def=0x0)    //    Output compare 3 preload enable
</li>
<li class="content">
[2]<b style="margin: 20px;">OC3FE</b> (def=0x0)    //    Output compare 3 fast enable
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CC3S</b> (def=0x0)    //    Capture/Compare 3 selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000C1C<b style="margin: 20px;">CHCTLR2_Input</b>//   capture/compare mode register 2 (input mode)</summary>
<ul>
<li class="content">
[12:15]<b style="margin: 20px;">IC4F</b> (def=0x0)    //    Input capture 4 filter
</li>
<li class="content">
[10:11]<b style="margin: 20px;">IC4PSC</b> (def=0x0)    //    Input capture 4 prescaler
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CC4S</b> (def=0x0)    //    Capture/Compare 4 selection
</li>
<li class="content">
[4:7]<b style="margin: 20px;">IC3F</b> (def=0x0)    //    Input capture 3 filter
</li>
<li class="content">
[2:3]<b style="margin: 20px;">IC3PSC</b> (def=0x0)    //    Input capture 3 prescaler
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CC3S</b> (def=0x0)    //    Capture/Compare 3 selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000C20<b style="margin: 20px;">CCER</b>//   capture/compare enable register</summary>
<ul>
<li class="content">
[13]<b style="margin: 20px;">CC4P</b> (def=0x0)    //    Capture/Compare 3 output Polarity
</li>
<li class="content">
[12]<b style="margin: 20px;">CC4E</b> (def=0x0)    //    Capture/Compare 4 output enable
</li>
<li class="content">
[9]<b style="margin: 20px;">CC3P</b> (def=0x0)    //    Capture/Compare 3 output Polarity
</li>
<li class="content">
[8]<b style="margin: 20px;">CC3E</b> (def=0x0)    //    Capture/Compare 3 output enable
</li>
<li class="content">
[5]<b style="margin: 20px;">CC2P</b> (def=0x0)    //    Capture/Compare 2 output Polarity
</li>
<li class="content">
[4]<b style="margin: 20px;">CC2E</b> (def=0x0)    //    Capture/Compare 2 output enable
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1P</b> (def=0x0)    //    Capture/Compare 1 output Polarity
</li>
<li class="content">
[0]<b style="margin: 20px;">CC1E</b> (def=0x0)    //    Capture/Compare 1 output enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000C24<b style="margin: 20px;">CNT</b>//   counter</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CNT</b> (def=0x0)    //    counter value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000C28<b style="margin: 20px;">PSC</b>//   prescaler</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">PSC</b> (def=0x0)    //    Prescaler value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000C2C<b style="margin: 20px;">ATRLR</b>//   auto-reload register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">ATRLR</b> (def=0x0)    //    Auto-reload value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000C34<b style="margin: 20px;">CH1CVR</b>//   capture/compare register 1</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CH1CVR</b> (def=0x0)    //    Capture/Compare 1 value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000C38<b style="margin: 20px;">CH2CVR</b>//   capture/compare register 2</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CH2CVR</b> (def=0x0)    //    Capture/Compare 2 value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000C3C<b style="margin: 20px;">CH3CVR</b>//   capture/compare register 3</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CH3CVR</b> (def=0x0)    //    Capture/Compare value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000C40<b style="margin: 20px;">CH4CVR</b>//   capture/compare register 4</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CH4CVR</b> (def=0x0)    //    Capture/Compare value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000C48<b style="margin: 20px;">DMACFGR</b>//   DMA control register</summary>
<ul>
<li class="content">
[8:12]<b style="margin: 20px;">DBL</b> (def=0x0)    //    DMA burst length
</li>
<li class="content">
[0:4]<b style="margin: 20px;">DBA</b> (def=0x0)    //    DMA base address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000C4C<b style="margin: 20px;">DMAADR</b>//   DMA address for full transfer</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DMAADR</b> (def=0x0)    //    DMA register for burst accesses
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[66]  <b>TIM5</b>    //    TIM5 global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40001000<b style="margin: 20px;">TIM6</b>// Basic timer</summary>
<ul>
<li class="content"><details><summary>0x40001000<b style="margin: 20px;">CTLR1</b>//   control register 1</summary>
<ul>
<li class="content">
[7]<b style="margin: 20px;">ARPE</b> (def=0x0)    //    Auto-reload preload enable
</li>
<li class="content">
[3]<b style="margin: 20px;">OPM</b> (def=0x0)    //    One-pulse mode
</li>
<li class="content">
[2]<b style="margin: 20px;">URS</b> (def=0x0)    //    Update request source
</li>
<li class="content">
[1]<b style="margin: 20px;">UDIS</b> (def=0x0)    //    Update disable
</li>
<li class="content">
[0]<b style="margin: 20px;">CEN</b> (def=0x0)    //    Counter enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001004<b style="margin: 20px;">CTLR2</b>//   control register 2</summary>
<ul>
<li class="content">
[4:6]<b style="margin: 20px;">MMS</b> (def=0x0)    //    Master mode selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000100C<b style="margin: 20px;">DMAINTENR</b>//   DMA/Interrupt enable register</summary>
<ul>
<li class="content">
[8]<b style="margin: 20px;">UDE</b> (def=0x0)    //    Update DMA request enable
</li>
<li class="content">
[0]<b style="margin: 20px;">UIE</b> (def=0x0)    //    Update interrupt enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001010<b style="margin: 20px;">INTFR</b>//   status register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">UIF</b> (def=0x0)    //    Update interrupt flag
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001014<b style="margin: 20px;">SWEVGR</b>//   event generation register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">UG</b> (def=0x0)    //    Update generation
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001024<b style="margin: 20px;">CNT</b>//   counter</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CNT</b> (def=0x0)    //    counter value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001028<b style="margin: 20px;">PSC</b>//   prescaler</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">PSC</b> (def=0x0)    //    Prescaler value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000102C<b style="margin: 20px;">ATRLR</b>//   auto-reload register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">ATRLR</b> (def=0x0)    //    Auto-reload value
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[70]  <b>TIM6</b>    //    TIM6 Basic interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40001400<b style="margin: 20px;">TIM7</b>// </summary>
<ul>
<li class="content"><details><summary>0x40001400<b style="margin: 20px;">CTLR1</b>//   control register 1</summary>
<ul>
<li class="content">
[7]<b style="margin: 20px;">ARPE</b> (def=0x0)    //    Auto-reload preload enable
</li>
<li class="content">
[3]<b style="margin: 20px;">OPM</b> (def=0x0)    //    One-pulse mode
</li>
<li class="content">
[2]<b style="margin: 20px;">URS</b> (def=0x0)    //    Update request source
</li>
<li class="content">
[1]<b style="margin: 20px;">UDIS</b> (def=0x0)    //    Update disable
</li>
<li class="content">
[0]<b style="margin: 20px;">CEN</b> (def=0x0)    //    Counter enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001404<b style="margin: 20px;">CTLR2</b>//   control register 2</summary>
<ul>
<li class="content">
[4:6]<b style="margin: 20px;">MMS</b> (def=0x0)    //    Master mode selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000140C<b style="margin: 20px;">DMAINTENR</b>//   DMA/Interrupt enable register</summary>
<ul>
<li class="content">
[8]<b style="margin: 20px;">UDE</b> (def=0x0)    //    Update DMA request enable
</li>
<li class="content">
[0]<b style="margin: 20px;">UIE</b> (def=0x0)    //    Update interrupt enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001410<b style="margin: 20px;">INTFR</b>//   status register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">UIF</b> (def=0x0)    //    Update interrupt flag
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001414<b style="margin: 20px;">SWEVGR</b>//   event generation register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">UG</b> (def=0x0)    //    Update generation
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001424<b style="margin: 20px;">CNT</b>//   counter</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CNT</b> (def=0x0)    //    counter value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001428<b style="margin: 20px;">PSC</b>//   prescaler</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">PSC</b> (def=0x0)    //    Prescaler value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000142C<b style="margin: 20px;">ATRLR</b>//   auto-reload register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">ATRLR</b> (def=0x0)    //    Auto-reload value
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[71]  <b>TIM7</b>    //    TIM8 Basic interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40005400<b style="margin: 20px;">I2C1</b>// Inter integrated circuit</summary>
<ul>
<li class="content"><details><summary>0x40005400<b style="margin: 20px;">CTLR1</b>//   Control register 1</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">SWRST</b> (def=0x0)    //    Software reset
</li>
<li class="content">
[13]<b style="margin: 20px;">ALERT</b> (def=0x0)    //    SMBus alert
</li>
<li class="content">
[12]<b style="margin: 20px;">PEC</b> (def=0x0)    //    Packet error checking
</li>
<li class="content">
[11]<b style="margin: 20px;">POS</b> (def=0x0)    //    Acknowledge/PEC Position (for data reception)
</li>
<li class="content">
[10]<b style="margin: 20px;">ACK</b> (def=0x0)    //    Acknowledge enable
</li>
<li class="content">
[9]<b style="margin: 20px;">STOP</b> (def=0x0)    //    Stop generation
</li>
<li class="content">
[8]<b style="margin: 20px;">START</b> (def=0x0)    //    Start generation
</li>
<li class="content">
[7]<b style="margin: 20px;">NOSTRETCH</b> (def=0x0)    //    Clock stretching disable (Slave mode)
</li>
<li class="content">
[6]<b style="margin: 20px;">ENGC</b> (def=0x0)    //    General call enable
</li>
<li class="content">
[5]<b style="margin: 20px;">ENPEC</b> (def=0x0)    //    PEC enable
</li>
<li class="content">
[4]<b style="margin: 20px;">ENARP</b> (def=0x0)    //    ARP enable
</li>
<li class="content">
[3]<b style="margin: 20px;">SMBTYPE</b> (def=0x0)    //    SMBus type
</li>
<li class="content">
[1]<b style="margin: 20px;">SMBUS</b> (def=0x0)    //    SMBus mode
</li>
<li class="content">
[0]<b style="margin: 20px;">PE</b> (def=0x0)    //    Peripheral enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005404<b style="margin: 20px;">CTLR2</b>//   Control register 2</summary>
<ul>
<li class="content">
[12]<b style="margin: 20px;">LAST</b> (def=0x0)    //    DMA last transfer
</li>
<li class="content">
[11]<b style="margin: 20px;">DMAEN</b> (def=0x0)    //    DMA requests enable
</li>
<li class="content">
[10]<b style="margin: 20px;">ITBUFEN</b> (def=0x0)    //    Buffer interrupt enable
</li>
<li class="content">
[9]<b style="margin: 20px;">ITEVTEN</b> (def=0x0)    //    Event interrupt enable
</li>
<li class="content">
[8]<b style="margin: 20px;">ITERREN</b> (def=0x0)    //    Error interrupt enable
</li>
<li class="content">
[0:5]<b style="margin: 20px;">FREQ</b> (def=0x0)    //    Peripheral clock frequency
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005408<b style="margin: 20px;">OADDR1</b>//   Own address register 1</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">ADDMODE</b> (def=0x0)    //    Addressing mode (slave mode)
</li>
<li class="content">
[14]<b style="margin: 20px;">MUST1</b> (def=0x0)    //    Must be 1 
</li>
<li class="content">
[8:9]<b style="margin: 20px;">ADD9_8</b> (def=0x0)    //    Interface address
</li>
<li class="content">
[1:7]<b style="margin: 20px;">ADD7_1</b> (def=0x0)    //    Interface address
</li>
<li class="content">
[0]<b style="margin: 20px;">ADD0</b> (def=0x0)    //    Interface address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000540C<b style="margin: 20px;">OADDR2</b>//   Own address register 2</summary>
<ul>
<li class="content">
[1:7]<b style="margin: 20px;">ADD2</b> (def=0x0)    //    Interface address
</li>
<li class="content">
[0]<b style="margin: 20px;">ENDUAL</b> (def=0x0)    //    Dual addressing mode enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005410<b style="margin: 20px;">DATAR</b>//   Data register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">DATAR</b> (def=0x0)    //    8-bit data register
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005414<b style="margin: 20px;">STAR1</b>//   Status register 1</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">SMBALERT</b> (def=0x0)    //    SMBus alert
</li>
<li class="content">
[14]<b style="margin: 20px;">TIMEOUT</b> (def=0x0)    //    Timeout or Tlow error
</li>
<li class="content">
[12]<b style="margin: 20px;">PECERR</b> (def=0x0)    //    PEC Error in reception
</li>
<li class="content">
[11]<b style="margin: 20px;">OVR</b> (def=0x0)    //    Overrun/Underrun
</li>
<li class="content">
[10]<b style="margin: 20px;">AF</b> (def=0x0)    //    Acknowledge failure
</li>
<li class="content">
[9]<b style="margin: 20px;">ARLO</b> (def=0x0)    //    Arbitration lost (master mode)
</li>
<li class="content">
[8]<b style="margin: 20px;">BERR</b> (def=0x0)    //    Bus error
</li>
<li class="content">
[7]<b style="margin: 20px;">TxE</b> (def=0x0)    //    Data register empty (transmitters)
</li>
<li class="content">
[6]<b style="margin: 20px;">RxNE</b> (def=0x0)    //    Data register not empty (receivers)
</li>
<li class="content">
[4]<b style="margin: 20px;">STOPF</b> (def=0x0)    //    Stop detection (slave mode)
</li>
<li class="content">
[3]<b style="margin: 20px;">ADD10</b> (def=0x0)    //    10-bit header sent (Master mode)
</li>
<li class="content">
[2]<b style="margin: 20px;">BTF</b> (def=0x0)    //    Byte transfer finished
</li>
<li class="content">
[1]<b style="margin: 20px;">ADDR</b> (def=0x0)    //    Address sent (master mode)/matched (slave mode)
</li>
<li class="content">
[0]<b style="margin: 20px;">SB</b> (def=0x0)    //    Start bit (Master mode)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005418<b style="margin: 20px;">STAR2</b>//   Status register 2</summary>
<ul>
<li class="content">
[8:15]<b style="margin: 20px;">PEC</b> (def=0x0)    //    acket error checking register
</li>
<li class="content">
[7]<b style="margin: 20px;">DUALF</b> (def=0x0)    //    Dual flag (Slave mode)
</li>
<li class="content">
[6]<b style="margin: 20px;">SMBHOST</b> (def=0x0)    //    SMBus host header (Slave mode)
</li>
<li class="content">
[5]<b style="margin: 20px;">SMBDEFAULT</b> (def=0x0)    //    SMBus device default address (Slave mode)
</li>
<li class="content">
[4]<b style="margin: 20px;">GENCALL</b> (def=0x0)    //    General call address (Slave mode)
</li>
<li class="content">
[2]<b style="margin: 20px;">TRA</b> (def=0x0)    //    Transmitter/receiver
</li>
<li class="content">
[1]<b style="margin: 20px;">BUSY</b> (def=0x0)    //    Bus busy
</li>
<li class="content">
[0]<b style="margin: 20px;">MSL</b> (def=0x0)    //    Master/slave
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000541C<b style="margin: 20px;">CKCFGR</b>//   Clock control register</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">F_S</b> (def=0x0)    //    I2C master mode selection
</li>
<li class="content">
[14]<b style="margin: 20px;">DUTY</b> (def=0x0)    //    Fast mode duty cycle
</li>
<li class="content">
[0:11]<b style="margin: 20px;">CCR</b> (def=0x0)    //    Clock control register in Fast/Standard mode (Master mode)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005420<b style="margin: 20px;">RTR</b>//   Raise time register</summary>
<ul>
<li class="content">
[0:5]<b style="margin: 20px;">TRISE</b> (def=0x2)    //    Maximum rise time in Fast/Standard mode (Master mode)
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[47]  <b>I2C1_EV</b>    //    I2C1 event interrupt</li>
<li>[48]  <b>I2C1_ER</b>    //    I2C1 error interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40005800<b style="margin: 20px;">I2C2</b>// </summary>
<ul>
<li class="content"><details><summary>0x40005800<b style="margin: 20px;">CTLR1</b>//   Control register 1</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">SWRST</b> (def=0x0)    //    Software reset
</li>
<li class="content">
[13]<b style="margin: 20px;">ALERT</b> (def=0x0)    //    SMBus alert
</li>
<li class="content">
[12]<b style="margin: 20px;">PEC</b> (def=0x0)    //    Packet error checking
</li>
<li class="content">
[11]<b style="margin: 20px;">POS</b> (def=0x0)    //    Acknowledge/PEC Position (for data reception)
</li>
<li class="content">
[10]<b style="margin: 20px;">ACK</b> (def=0x0)    //    Acknowledge enable
</li>
<li class="content">
[9]<b style="margin: 20px;">STOP</b> (def=0x0)    //    Stop generation
</li>
<li class="content">
[8]<b style="margin: 20px;">START</b> (def=0x0)    //    Start generation
</li>
<li class="content">
[7]<b style="margin: 20px;">NOSTRETCH</b> (def=0x0)    //    Clock stretching disable (Slave mode)
</li>
<li class="content">
[6]<b style="margin: 20px;">ENGC</b> (def=0x0)    //    General call enable
</li>
<li class="content">
[5]<b style="margin: 20px;">ENPEC</b> (def=0x0)    //    PEC enable
</li>
<li class="content">
[4]<b style="margin: 20px;">ENARP</b> (def=0x0)    //    ARP enable
</li>
<li class="content">
[3]<b style="margin: 20px;">SMBTYPE</b> (def=0x0)    //    SMBus type
</li>
<li class="content">
[1]<b style="margin: 20px;">SMBUS</b> (def=0x0)    //    SMBus mode
</li>
<li class="content">
[0]<b style="margin: 20px;">PE</b> (def=0x0)    //    Peripheral enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005804<b style="margin: 20px;">CTLR2</b>//   Control register 2</summary>
<ul>
<li class="content">
[12]<b style="margin: 20px;">LAST</b> (def=0x0)    //    DMA last transfer
</li>
<li class="content">
[11]<b style="margin: 20px;">DMAEN</b> (def=0x0)    //    DMA requests enable
</li>
<li class="content">
[10]<b style="margin: 20px;">ITBUFEN</b> (def=0x0)    //    Buffer interrupt enable
</li>
<li class="content">
[9]<b style="margin: 20px;">ITEVTEN</b> (def=0x0)    //    Event interrupt enable
</li>
<li class="content">
[8]<b style="margin: 20px;">ITERREN</b> (def=0x0)    //    Error interrupt enable
</li>
<li class="content">
[0:5]<b style="margin: 20px;">FREQ</b> (def=0x0)    //    Peripheral clock frequency
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005808<b style="margin: 20px;">OADDR1</b>//   Own address register 1</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">ADDMODE</b> (def=0x0)    //    Addressing mode (slave mode)
</li>
<li class="content">
[14]<b style="margin: 20px;">MUST1</b> (def=0x0)    //    Must be 1 
</li>
<li class="content">
[8:9]<b style="margin: 20px;">ADD9_8</b> (def=0x0)    //    Interface address
</li>
<li class="content">
[1:7]<b style="margin: 20px;">ADD7_1</b> (def=0x0)    //    Interface address
</li>
<li class="content">
[0]<b style="margin: 20px;">ADD0</b> (def=0x0)    //    Interface address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000580C<b style="margin: 20px;">OADDR2</b>//   Own address register 2</summary>
<ul>
<li class="content">
[1:7]<b style="margin: 20px;">ADD2</b> (def=0x0)    //    Interface address
</li>
<li class="content">
[0]<b style="margin: 20px;">ENDUAL</b> (def=0x0)    //    Dual addressing mode enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005810<b style="margin: 20px;">DATAR</b>//   Data register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">DATAR</b> (def=0x0)    //    8-bit data register
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005814<b style="margin: 20px;">STAR1</b>//   Status register 1</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">SMBALERT</b> (def=0x0)    //    SMBus alert
</li>
<li class="content">
[14]<b style="margin: 20px;">TIMEOUT</b> (def=0x0)    //    Timeout or Tlow error
</li>
<li class="content">
[12]<b style="margin: 20px;">PECERR</b> (def=0x0)    //    PEC Error in reception
</li>
<li class="content">
[11]<b style="margin: 20px;">OVR</b> (def=0x0)    //    Overrun/Underrun
</li>
<li class="content">
[10]<b style="margin: 20px;">AF</b> (def=0x0)    //    Acknowledge failure
</li>
<li class="content">
[9]<b style="margin: 20px;">ARLO</b> (def=0x0)    //    Arbitration lost (master mode)
</li>
<li class="content">
[8]<b style="margin: 20px;">BERR</b> (def=0x0)    //    Bus error
</li>
<li class="content">
[7]<b style="margin: 20px;">TxE</b> (def=0x0)    //    Data register empty (transmitters)
</li>
<li class="content">
[6]<b style="margin: 20px;">RxNE</b> (def=0x0)    //    Data register not empty (receivers)
</li>
<li class="content">
[4]<b style="margin: 20px;">STOPF</b> (def=0x0)    //    Stop detection (slave mode)
</li>
<li class="content">
[3]<b style="margin: 20px;">ADD10</b> (def=0x0)    //    10-bit header sent (Master mode)
</li>
<li class="content">
[2]<b style="margin: 20px;">BTF</b> (def=0x0)    //    Byte transfer finished
</li>
<li class="content">
[1]<b style="margin: 20px;">ADDR</b> (def=0x0)    //    Address sent (master mode)/matched (slave mode)
</li>
<li class="content">
[0]<b style="margin: 20px;">SB</b> (def=0x0)    //    Start bit (Master mode)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005818<b style="margin: 20px;">STAR2</b>//   Status register 2</summary>
<ul>
<li class="content">
[8:15]<b style="margin: 20px;">PEC</b> (def=0x0)    //    acket error checking register
</li>
<li class="content">
[7]<b style="margin: 20px;">DUALF</b> (def=0x0)    //    Dual flag (Slave mode)
</li>
<li class="content">
[6]<b style="margin: 20px;">SMBHOST</b> (def=0x0)    //    SMBus host header (Slave mode)
</li>
<li class="content">
[5]<b style="margin: 20px;">SMBDEFAULT</b> (def=0x0)    //    SMBus device default address (Slave mode)
</li>
<li class="content">
[4]<b style="margin: 20px;">GENCALL</b> (def=0x0)    //    General call address (Slave mode)
</li>
<li class="content">
[2]<b style="margin: 20px;">TRA</b> (def=0x0)    //    Transmitter/receiver
</li>
<li class="content">
[1]<b style="margin: 20px;">BUSY</b> (def=0x0)    //    Bus busy
</li>
<li class="content">
[0]<b style="margin: 20px;">MSL</b> (def=0x0)    //    Master/slave
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000581C<b style="margin: 20px;">CKCFGR</b>//   Clock control register</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">F_S</b> (def=0x0)    //    I2C master mode selection
</li>
<li class="content">
[14]<b style="margin: 20px;">DUTY</b> (def=0x0)    //    Fast mode duty cycle
</li>
<li class="content">
[0:11]<b style="margin: 20px;">CCR</b> (def=0x0)    //    Clock control register in Fast/Standard mode (Master mode)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005820<b style="margin: 20px;">RTR</b>//   Raise time register</summary>
<ul>
<li class="content">
[0:5]<b style="margin: 20px;">TRISE</b> (def=0x2)    //    Maximum rise time in Fast/Standard mode (Master mode)
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[49]  <b>I2C2_EV</b>    //    I2C2 event interrupt</li>
<li>[50]  <b>I2C2_ER</b>    //    I2C2 error interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40013000<b style="margin: 20px;">SPI1</b>// Serial peripheral interface</summary>
<ul>
<li class="content"><details><summary>0x40013000<b style="margin: 20px;">CTLR1</b>//   control register 1</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">BIDIMODE</b> (def=0x0)    //    Bidirectional data mode enable
</li>
<li class="content">
[14]<b style="margin: 20px;">BIDIOE</b> (def=0x0)    //    Output enable in bidirectional mode
</li>
<li class="content">
[13]<b style="margin: 20px;">CRCEN</b> (def=0x0)    //    Hardware CRC calculation enable
</li>
<li class="content">
[12]<b style="margin: 20px;">CRCNEXT</b> (def=0x0)    //    CRC transfer next
</li>
<li class="content">
[11]<b style="margin: 20px;">DFF</b> (def=0x0)    //    Data frame format
</li>
<li class="content">
[10]<b style="margin: 20px;">RXONLY</b> (def=0x0)    //    Receive only
</li>
<li class="content">
[9]<b style="margin: 20px;">SSM</b> (def=0x0)    //    Software slave management
</li>
<li class="content">
[8]<b style="margin: 20px;">SSI</b> (def=0x0)    //    Internal slave select
</li>
<li class="content">
[7]<b style="margin: 20px;">LSBFIRST</b> (def=0x0)    //    Frame format
</li>
<li class="content">
[6]<b style="margin: 20px;">SPE</b> (def=0x0)    //    SPI enable
</li>
<li class="content">
[3:5]<b style="margin: 20px;">BR</b> (def=0x0)    //    Baud rate control
</li>
<li class="content">
[2]<b style="margin: 20px;">MSTR</b> (def=0x0)    //    Master selection
</li>
<li class="content">
[1]<b style="margin: 20px;">CPOL</b> (def=0x0)    //    Clock polarity
</li>
<li class="content">
[0]<b style="margin: 20px;">CPHA</b> (def=0x0)    //    Clock phase
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013004<b style="margin: 20px;">CTLR2</b>//   control register 2</summary>
<ul>
<li class="content">
[7]<b style="margin: 20px;">TXEIE</b> (def=0x0)    //    Tx buffer empty interrupt enable
</li>
<li class="content">
[6]<b style="margin: 20px;">RXNEIE</b> (def=0x0)    //    RX buffer not empty interrupt enable
</li>
<li class="content">
[5]<b style="margin: 20px;">ERRIE</b> (def=0x0)    //    Error interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">SSOE</b> (def=0x0)    //    SS output enable
</li>
<li class="content">
[1]<b style="margin: 20px;">TXDMAEN</b> (def=0x0)    //    Tx buffer DMA enable
</li>
<li class="content">
[0]<b style="margin: 20px;">RXDMAEN</b> (def=0x0)    //    Rx buffer DMA enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013008<b style="margin: 20px;">STATR</b>//   status register</summary>
<ul>
<li class="content">
[7]<b style="margin: 20px;">BSY</b> (def=0x0)    //    Busy flag
</li>
<li class="content">
[6]<b style="margin: 20px;">OVR</b> (def=0x0)    //    Overrun flag
</li>
<li class="content">
[5]<b style="margin: 20px;">MODF</b> (def=0x0)    //    Mode fault
</li>
<li class="content">
[4]<b style="margin: 20px;">CRCERR</b> (def=0x0)    //    CRC error flag
</li>
<li class="content">
[3]<b style="margin: 20px;">UDR</b> (def=0x0)    //    Underrun flag
</li>
<li class="content">
[2]<b style="margin: 20px;">CHSID</b> (def=0x0)    //    Channel side
</li>
<li class="content">
[1]<b style="margin: 20px;">TXE</b> (def=0x1)    //    Transmit buffer empty
</li>
<li class="content">
[0]<b style="margin: 20px;">RXNE</b> (def=0x0)    //    Receive buffer not empty
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001300C<b style="margin: 20px;">DATAR</b>//   data register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DATAR</b> (def=0x0)    //    Data register
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013010<b style="margin: 20px;">CRCR</b>//   CRCR polynomial register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CRCPOLY</b> (def=0x7)    //    CRC polynomial register
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013014<b style="margin: 20px;">RCRCR</b>//   RX CRC register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">RXCRC</b> (def=0x0)    //    Rx CRC register
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013018<b style="margin: 20px;">TCRCR</b>//   TX CRC register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">TXCRC</b> (def=0x0)    //    Tx CRC register
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001301C<b style="margin: 20px;">SPI_I2S_CFGR</b>//   SPI_I2S configure register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CHLEN</b> (def=0x0)    //    Channel length (number of bits per audio channel)
</li>
<li class="content">
[1:2]<b style="margin: 20px;">DATLEN</b> (def=0x0)    //    DATLEN[1:0] bits (Data length to be transferred)
</li>
<li class="content">
[3]<b style="margin: 20px;">CKPOL</b> (def=0x0)    //    steady state clock polarity
</li>
<li class="content">
[4:5]<b style="margin: 20px;">I2SSTD</b> (def=0x0)    //    I2SSTD[1:0] bits (I2S standard selection)
</li>
<li class="content">
[7]<b style="margin: 20px;">PCMSYNC</b> (def=0x0)    //    PCM frame synchronization
</li>
<li class="content">
[8:9]<b style="margin: 20px;">I2SCFG</b> (def=0x0)    //    I2SCFG[1:0] bits (I2S configuration mode)
</li>
<li class="content">
[10]<b style="margin: 20px;">I2SE</b> (def=0x0)    //    I2S Enable
</li>
<li class="content">
[11]<b style="margin: 20px;">I2SMOD</b> (def=0x0)    //    I2S mode selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013024<b style="margin: 20px;">HSCR</b>//   high speed control register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">HSRXEN</b> (def=0x0)    //    High speed mode read enable
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[51]  <b>SPI1</b>    //    SPI1 global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40003800<b style="margin: 20px;">SPI2</b>// Serial peripheral interface</summary>
<ul>
<li class="content"><details><summary>0x40003800<b style="margin: 20px;">CTLR1</b>//   control register 1</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">BIDIMODE</b> (def=0x0)    //    Bidirectional data mode enable
</li>
<li class="content">
[14]<b style="margin: 20px;">BIDIOE</b> (def=0x0)    //    Output enable in bidirectional mode
</li>
<li class="content">
[13]<b style="margin: 20px;">CRCEN</b> (def=0x0)    //    Hardware CRC calculation enable
</li>
<li class="content">
[12]<b style="margin: 20px;">CRCNEXT</b> (def=0x0)    //    CRC transfer next
</li>
<li class="content">
[11]<b style="margin: 20px;">DFF</b> (def=0x0)    //    Data frame format
</li>
<li class="content">
[10]<b style="margin: 20px;">RXONLY</b> (def=0x0)    //    Receive only
</li>
<li class="content">
[9]<b style="margin: 20px;">SSM</b> (def=0x0)    //    Software slave management
</li>
<li class="content">
[8]<b style="margin: 20px;">SSI</b> (def=0x0)    //    Internal slave select
</li>
<li class="content">
[7]<b style="margin: 20px;">LSBFIRST</b> (def=0x0)    //    Frame format
</li>
<li class="content">
[6]<b style="margin: 20px;">SPE</b> (def=0x0)    //    SPI enable
</li>
<li class="content">
[3:5]<b style="margin: 20px;">BR</b> (def=0x0)    //    Baud rate control
</li>
<li class="content">
[2]<b style="margin: 20px;">MSTR</b> (def=0x0)    //    Master selection
</li>
<li class="content">
[1]<b style="margin: 20px;">CPOL</b> (def=0x0)    //    Clock polarity
</li>
<li class="content">
[0]<b style="margin: 20px;">CPHA</b> (def=0x0)    //    Clock phase
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40003804<b style="margin: 20px;">CTLR2</b>//   control register 2</summary>
<ul>
<li class="content">
[7]<b style="margin: 20px;">TXEIE</b> (def=0x0)    //    Tx buffer empty interrupt enable
</li>
<li class="content">
[6]<b style="margin: 20px;">RXNEIE</b> (def=0x0)    //    RX buffer not empty interrupt enable
</li>
<li class="content">
[5]<b style="margin: 20px;">ERRIE</b> (def=0x0)    //    Error interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">SSOE</b> (def=0x0)    //    SS output enable
</li>
<li class="content">
[1]<b style="margin: 20px;">TXDMAEN</b> (def=0x0)    //    Tx buffer DMA enable
</li>
<li class="content">
[0]<b style="margin: 20px;">RXDMAEN</b> (def=0x0)    //    Rx buffer DMA enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40003808<b style="margin: 20px;">STATR</b>//   status register</summary>
<ul>
<li class="content">
[7]<b style="margin: 20px;">BSY</b> (def=0x0)    //    Busy flag
</li>
<li class="content">
[6]<b style="margin: 20px;">OVR</b> (def=0x0)    //    Overrun flag
</li>
<li class="content">
[5]<b style="margin: 20px;">MODF</b> (def=0x0)    //    Mode fault
</li>
<li class="content">
[4]<b style="margin: 20px;">CRCERR</b> (def=0x0)    //    CRC error flag
</li>
<li class="content">
[1]<b style="margin: 20px;">TXE</b> (def=0x1)    //    Transmit buffer empty
</li>
<li class="content">
[0]<b style="margin: 20px;">RXNE</b> (def=0x0)    //    Receive buffer not empty
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000380C<b style="margin: 20px;">DATAR</b>//   data register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DATAR</b> (def=0x0)    //    Data register
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40003810<b style="margin: 20px;">CRCR</b>//   CRCR polynomial register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CRCPOLY</b> (def=0x7)    //    CRC polynomial register
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40003814<b style="margin: 20px;">RCRCR</b>//   RX CRC register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">RXCRC</b> (def=0x0)    //    Rx CRC register
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40003818<b style="margin: 20px;">TCRCR</b>//   TX CRC register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">TXCRC</b> (def=0x0)    //    Tx CRC register
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000381C<b style="margin: 20px;">I2SCFGR</b>//   I2S configuration register</summary>
<ul>
<li class="content">
[11]<b style="margin: 20px;">I2SMOD</b> (def=0x0)    //    I2S mode selection
</li>
<li class="content">
[10]<b style="margin: 20px;">I2SE</b> (def=0x0)    //    I2S Enable
</li>
<li class="content">
[8:9]<b style="margin: 20px;">I2SCFG</b> (def=0x0)    //    I2S configuration mode
</li>
<li class="content">
[7]<b style="margin: 20px;">PCMSYNC</b> (def=0x0)    //    PCM frame synchronization
</li>
<li class="content">
[4:5]<b style="margin: 20px;">I2SSTD</b> (def=0x0)    //    I2S standard selection
</li>
<li class="content">
[3]<b style="margin: 20px;">CKPOL</b> (def=0x0)    //    Steady state clock polarity
</li>
<li class="content">
[1:2]<b style="margin: 20px;">DATLEN</b> (def=0x0)    //    Data length to be transferred
</li>
<li class="content">
[0]<b style="margin: 20px;">CHLEN</b> (def=0x0)    //    Channel length (number of bits per audio channel)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40003820<b style="margin: 20px;">I2SPR</b>//   I2S prescaler register</summary>
<ul>
<li class="content">
[9]<b style="margin: 20px;">MCKOE</b> (def=0x0)    //    Master clock output enable
</li>
<li class="content">
[8]<b style="margin: 20px;">ODD</b> (def=0x0)    //    Odd factor for the prescaler
</li>
<li class="content">
[0:7]<b style="margin: 20px;">I2SDIV</b> (def=0x8)    //    I2S Linear prescaler
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40003824<b style="margin: 20px;">HSCR</b>//   high speed control register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">HSRXEN</b> (def=0x0)    //    High speed mode read enable
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[52]  <b>SPI2</b>    //    SPI2 global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40003C00<b style="margin: 20px;">SPI3</b>// </summary>
<ul>
<li class="content"><details><summary>0x40003C00<b style="margin: 20px;">CTLR1</b>//   control register 1</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">BIDIMODE</b> (def=0x0)    //    Bidirectional data mode enable
</li>
<li class="content">
[14]<b style="margin: 20px;">BIDIOE</b> (def=0x0)    //    Output enable in bidirectional mode
</li>
<li class="content">
[13]<b style="margin: 20px;">CRCEN</b> (def=0x0)    //    Hardware CRC calculation enable
</li>
<li class="content">
[12]<b style="margin: 20px;">CRCNEXT</b> (def=0x0)    //    CRC transfer next
</li>
<li class="content">
[11]<b style="margin: 20px;">DFF</b> (def=0x0)    //    Data frame format
</li>
<li class="content">
[10]<b style="margin: 20px;">RXONLY</b> (def=0x0)    //    Receive only
</li>
<li class="content">
[9]<b style="margin: 20px;">SSM</b> (def=0x0)    //    Software slave management
</li>
<li class="content">
[8]<b style="margin: 20px;">SSI</b> (def=0x0)    //    Internal slave select
</li>
<li class="content">
[7]<b style="margin: 20px;">LSBFIRST</b> (def=0x0)    //    Frame format
</li>
<li class="content">
[6]<b style="margin: 20px;">SPE</b> (def=0x0)    //    SPI enable
</li>
<li class="content">
[3:5]<b style="margin: 20px;">BR</b> (def=0x0)    //    Baud rate control
</li>
<li class="content">
[2]<b style="margin: 20px;">MSTR</b> (def=0x0)    //    Master selection
</li>
<li class="content">
[1]<b style="margin: 20px;">CPOL</b> (def=0x0)    //    Clock polarity
</li>
<li class="content">
[0]<b style="margin: 20px;">CPHA</b> (def=0x0)    //    Clock phase
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40003C04<b style="margin: 20px;">CTLR2</b>//   control register 2</summary>
<ul>
<li class="content">
[7]<b style="margin: 20px;">TXEIE</b> (def=0x0)    //    Tx buffer empty interrupt enable
</li>
<li class="content">
[6]<b style="margin: 20px;">RXNEIE</b> (def=0x0)    //    RX buffer not empty interrupt enable
</li>
<li class="content">
[5]<b style="margin: 20px;">ERRIE</b> (def=0x0)    //    Error interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">SSOE</b> (def=0x0)    //    SS output enable
</li>
<li class="content">
[1]<b style="margin: 20px;">TXDMAEN</b> (def=0x0)    //    Tx buffer DMA enable
</li>
<li class="content">
[0]<b style="margin: 20px;">RXDMAEN</b> (def=0x0)    //    Rx buffer DMA enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40003C08<b style="margin: 20px;">STATR</b>//   status register</summary>
<ul>
<li class="content">
[7]<b style="margin: 20px;">BSY</b> (def=0x0)    //    Busy flag
</li>
<li class="content">
[6]<b style="margin: 20px;">OVR</b> (def=0x0)    //    Overrun flag
</li>
<li class="content">
[5]<b style="margin: 20px;">MODF</b> (def=0x0)    //    Mode fault
</li>
<li class="content">
[4]<b style="margin: 20px;">CRCERR</b> (def=0x0)    //    CRC error flag
</li>
<li class="content">
[1]<b style="margin: 20px;">TXE</b> (def=0x1)    //    Transmit buffer empty
</li>
<li class="content">
[0]<b style="margin: 20px;">RXNE</b> (def=0x0)    //    Receive buffer not empty
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40003C0C<b style="margin: 20px;">DATAR</b>//   data register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DATAR</b> (def=0x0)    //    Data register
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40003C10<b style="margin: 20px;">CRCR</b>//   CRCR polynomial register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CRCPOLY</b> (def=0x7)    //    CRC polynomial register
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40003C14<b style="margin: 20px;">RCRCR</b>//   RX CRC register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">RXCRC</b> (def=0x0)    //    Rx CRC register
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40003C18<b style="margin: 20px;">TCRCR</b>//   TX CRC register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">TXCRC</b> (def=0x0)    //    Tx CRC register
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40003C1C<b style="margin: 20px;">I2SCFGR</b>//   I2S configuration register</summary>
<ul>
<li class="content">
[11]<b style="margin: 20px;">I2SMOD</b> (def=0x0)    //    I2S mode selection
</li>
<li class="content">
[10]<b style="margin: 20px;">I2SE</b> (def=0x0)    //    I2S Enable
</li>
<li class="content">
[8:9]<b style="margin: 20px;">I2SCFG</b> (def=0x0)    //    I2S configuration mode
</li>
<li class="content">
[7]<b style="margin: 20px;">PCMSYNC</b> (def=0x0)    //    PCM frame synchronization
</li>
<li class="content">
[4:5]<b style="margin: 20px;">I2SSTD</b> (def=0x0)    //    I2S standard selection
</li>
<li class="content">
[3]<b style="margin: 20px;">CKPOL</b> (def=0x0)    //    Steady state clock polarity
</li>
<li class="content">
[1:2]<b style="margin: 20px;">DATLEN</b> (def=0x0)    //    Data length to be transferred
</li>
<li class="content">
[0]<b style="margin: 20px;">CHLEN</b> (def=0x0)    //    Channel length (number of bits per audio channel)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40003C20<b style="margin: 20px;">I2SPR</b>//   I2S prescaler register</summary>
<ul>
<li class="content">
[9]<b style="margin: 20px;">MCKOE</b> (def=0x0)    //    Master clock output enable
</li>
<li class="content">
[8]<b style="margin: 20px;">ODD</b> (def=0x0)    //    Odd factor for the prescaler
</li>
<li class="content">
[0:7]<b style="margin: 20px;">I2SDIV</b> (def=0x8)    //    I2S Linear prescaler
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40003C24<b style="margin: 20px;">HSCR</b>//   high speed control register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">HSRXEN</b> (def=0x0)    //    High speed mode read enable
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[67]  <b>SPI3</b>    //    SPI3 global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40013800<b style="margin: 20px;">USART1</b>// Universal synchronous asynchronous receiver transmitter</summary>
<ul>
<li class="content"><details><summary>0x40013800<b style="margin: 20px;">STATR</b>//   Status register</summary>
<ul>
<li class="content">
[9]<b style="margin: 20px;">CTS</b> (def=0x0)    //    CTS flag
</li>
<li class="content">
[8]<b style="margin: 20px;">LBD</b> (def=0x0)    //    LIN break detection flag
</li>
<li class="content">
[7]<b style="margin: 20px;">TXE</b> (def=0x1)    //    Transmit data register empty
</li>
<li class="content">
[6]<b style="margin: 20px;">TC</b> (def=0x1)    //    Transmission complete
</li>
<li class="content">
[5]<b style="margin: 20px;">RXNE</b> (def=0x0)    //    Read data register not empty
</li>
<li class="content">
[4]<b style="margin: 20px;">IDLE</b> (def=0x0)    //    IDLE line detected
</li>
<li class="content">
[3]<b style="margin: 20px;">ORE</b> (def=0x0)    //    Overrun error
</li>
<li class="content">
[2]<b style="margin: 20px;">NE</b> (def=0x0)    //    Noise error flag
</li>
<li class="content">
[1]<b style="margin: 20px;">FE</b> (def=0x0)    //    Framing error
</li>
<li class="content">
[0]<b style="margin: 20px;">PE</b> (def=0x0)    //    Parity error
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013804<b style="margin: 20px;">DATAR</b>//   Data register</summary>
<ul>
<li class="content">
[0:8]<b style="margin: 20px;">DR</b> (def=0x0)    //    Data value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013808<b style="margin: 20px;">BRR</b>//   Baud rate register</summary>
<ul>
<li class="content">
[4:15]<b style="margin: 20px;">DIV_Mantissa</b> (def=0x0)    //    mantissa of USARTDIV
</li>
<li class="content">
[0:3]<b style="margin: 20px;">DIV_Fraction</b> (def=0x0)    //    fraction of USARTDIV
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001380C<b style="margin: 20px;">CTLR1</b>//   Control register 1</summary>
<ul>
<li class="content">
[13]<b style="margin: 20px;">UE</b> (def=0x0)    //    USART enable
</li>
<li class="content">
[12]<b style="margin: 20px;">M</b> (def=0x0)    //    Word length
</li>
<li class="content">
[11]<b style="margin: 20px;">WAKE</b> (def=0x0)    //    Wakeup method
</li>
<li class="content">
[10]<b style="margin: 20px;">PCE</b> (def=0x0)    //    Parity control enable
</li>
<li class="content">
[9]<b style="margin: 20px;">PS</b> (def=0x0)    //    Parity selection
</li>
<li class="content">
[8]<b style="margin: 20px;">PEIE</b> (def=0x0)    //    PE interrupt enable
</li>
<li class="content">
[7]<b style="margin: 20px;">TXEIE</b> (def=0x0)    //    TXE interrupt enable
</li>
<li class="content">
[6]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transmission complete interrupt enable
</li>
<li class="content">
[5]<b style="margin: 20px;">RXNEIE</b> (def=0x0)    //    RXNE interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">IDLEIE</b> (def=0x0)    //    IDLE interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">TE</b> (def=0x0)    //    Transmitter enable
</li>
<li class="content">
[2]<b style="margin: 20px;">RE</b> (def=0x0)    //    Receiver enable
</li>
<li class="content">
[1]<b style="margin: 20px;">RWU</b> (def=0x0)    //    Receiver wakeup
</li>
<li class="content">
[0]<b style="margin: 20px;">SBK</b> (def=0x0)    //    Send break
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013810<b style="margin: 20px;">CTLR2</b>//   Control register 2</summary>
<ul>
<li class="content">
[14]<b style="margin: 20px;">LINEN</b> (def=0x0)    //    LIN mode enable
</li>
<li class="content">
[12:13]<b style="margin: 20px;">STOP</b> (def=0x0)    //    STOP bits
</li>
<li class="content">
[11]<b style="margin: 20px;">CLKEN</b> (def=0x0)    //    Clock enable
</li>
<li class="content">
[10]<b style="margin: 20px;">CPOL</b> (def=0x0)    //    Clock polarity
</li>
<li class="content">
[9]<b style="margin: 20px;">CPHA</b> (def=0x0)    //    Clock phase
</li>
<li class="content">
[8]<b style="margin: 20px;">LBCL</b> (def=0x0)    //    Last bit clock pulse
</li>
<li class="content">
[6]<b style="margin: 20px;">LBDIE</b> (def=0x0)    //    LIN break detection interrupt enable
</li>
<li class="content">
[5]<b style="margin: 20px;">LBDL</b> (def=0x0)    //    lin break detection length
</li>
<li class="content">
[0:3]<b style="margin: 20px;">ADD</b> (def=0x0)    //    Address of the USART node
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013814<b style="margin: 20px;">CTLR3</b>//   Control register 3</summary>
<ul>
<li class="content">
[10]<b style="margin: 20px;">CTSIE</b> (def=0x0)    //    CTS interrupt enable
</li>
<li class="content">
[9]<b style="margin: 20px;">CTSE</b> (def=0x0)    //    CTS enable
</li>
<li class="content">
[8]<b style="margin: 20px;">RTSE</b> (def=0x0)    //    RTS enable
</li>
<li class="content">
[7]<b style="margin: 20px;">DMAT</b> (def=0x0)    //    DMA enable transmitter
</li>
<li class="content">
[6]<b style="margin: 20px;">DMAR</b> (def=0x0)    //    DMA enable receiver
</li>
<li class="content">
[5]<b style="margin: 20px;">SCEN</b> (def=0x0)    //    Smartcard mode enable
</li>
<li class="content">
[4]<b style="margin: 20px;">NACK</b> (def=0x0)    //    Smartcard NACK enable
</li>
<li class="content">
[3]<b style="margin: 20px;">HDSEL</b> (def=0x0)    //    Half-duplex selection
</li>
<li class="content">
[2]<b style="margin: 20px;">IRLP</b> (def=0x0)    //    IrDA low-power
</li>
<li class="content">
[1]<b style="margin: 20px;">IREN</b> (def=0x0)    //    IrDA mode enable
</li>
<li class="content">
[0]<b style="margin: 20px;">EIE</b> (def=0x0)    //    Error interrupt enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013818<b style="margin: 20px;">GPR</b>//   Guard time and prescaler register</summary>
<ul>
<li class="content">
[8:15]<b style="margin: 20px;">GT</b> (def=0x0)    //    Guard time value
</li>
<li class="content">
[0:7]<b style="margin: 20px;">PSC</b> (def=0x0)    //    Prescaler value
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[53]  <b>USART1</b>    //    USART1 global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40004400<b style="margin: 20px;">USART2</b>// </summary>
<ul>
<li class="content"><details><summary>0x40004400<b style="margin: 20px;">STATR</b>//   Status register</summary>
<ul>
<li class="content">
[9]<b style="margin: 20px;">CTS</b> (def=0x0)    //    CTS flag
</li>
<li class="content">
[8]<b style="margin: 20px;">LBD</b> (def=0x0)    //    LIN break detection flag
</li>
<li class="content">
[7]<b style="margin: 20px;">TXE</b> (def=0x1)    //    Transmit data register empty
</li>
<li class="content">
[6]<b style="margin: 20px;">TC</b> (def=0x1)    //    Transmission complete
</li>
<li class="content">
[5]<b style="margin: 20px;">RXNE</b> (def=0x0)    //    Read data register not empty
</li>
<li class="content">
[4]<b style="margin: 20px;">IDLE</b> (def=0x0)    //    IDLE line detected
</li>
<li class="content">
[3]<b style="margin: 20px;">ORE</b> (def=0x0)    //    Overrun error
</li>
<li class="content">
[2]<b style="margin: 20px;">NE</b> (def=0x0)    //    Noise error flag
</li>
<li class="content">
[1]<b style="margin: 20px;">FE</b> (def=0x0)    //    Framing error
</li>
<li class="content">
[0]<b style="margin: 20px;">PE</b> (def=0x0)    //    Parity error
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40004404<b style="margin: 20px;">DATAR</b>//   Data register</summary>
<ul>
<li class="content">
[0:8]<b style="margin: 20px;">DR</b> (def=0x0)    //    Data value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40004408<b style="margin: 20px;">BRR</b>//   Baud rate register</summary>
<ul>
<li class="content">
[4:15]<b style="margin: 20px;">DIV_Mantissa</b> (def=0x0)    //    mantissa of USARTDIV
</li>
<li class="content">
[0:3]<b style="margin: 20px;">DIV_Fraction</b> (def=0x0)    //    fraction of USARTDIV
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000440C<b style="margin: 20px;">CTLR1</b>//   Control register 1</summary>
<ul>
<li class="content">
[13]<b style="margin: 20px;">UE</b> (def=0x0)    //    USART enable
</li>
<li class="content">
[12]<b style="margin: 20px;">M</b> (def=0x0)    //    Word length
</li>
<li class="content">
[11]<b style="margin: 20px;">WAKE</b> (def=0x0)    //    Wakeup method
</li>
<li class="content">
[10]<b style="margin: 20px;">PCE</b> (def=0x0)    //    Parity control enable
</li>
<li class="content">
[9]<b style="margin: 20px;">PS</b> (def=0x0)    //    Parity selection
</li>
<li class="content">
[8]<b style="margin: 20px;">PEIE</b> (def=0x0)    //    PE interrupt enable
</li>
<li class="content">
[7]<b style="margin: 20px;">TXEIE</b> (def=0x0)    //    TXE interrupt enable
</li>
<li class="content">
[6]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transmission complete interrupt enable
</li>
<li class="content">
[5]<b style="margin: 20px;">RXNEIE</b> (def=0x0)    //    RXNE interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">IDLEIE</b> (def=0x0)    //    IDLE interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">TE</b> (def=0x0)    //    Transmitter enable
</li>
<li class="content">
[2]<b style="margin: 20px;">RE</b> (def=0x0)    //    Receiver enable
</li>
<li class="content">
[1]<b style="margin: 20px;">RWU</b> (def=0x0)    //    Receiver wakeup
</li>
<li class="content">
[0]<b style="margin: 20px;">SBK</b> (def=0x0)    //    Send break
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40004410<b style="margin: 20px;">CTLR2</b>//   Control register 2</summary>
<ul>
<li class="content">
[14]<b style="margin: 20px;">LINEN</b> (def=0x0)    //    LIN mode enable
</li>
<li class="content">
[12:13]<b style="margin: 20px;">STOP</b> (def=0x0)    //    STOP bits
</li>
<li class="content">
[11]<b style="margin: 20px;">CLKEN</b> (def=0x0)    //    Clock enable
</li>
<li class="content">
[10]<b style="margin: 20px;">CPOL</b> (def=0x0)    //    Clock polarity
</li>
<li class="content">
[9]<b style="margin: 20px;">CPHA</b> (def=0x0)    //    Clock phase
</li>
<li class="content">
[8]<b style="margin: 20px;">LBCL</b> (def=0x0)    //    Last bit clock pulse
</li>
<li class="content">
[6]<b style="margin: 20px;">LBDIE</b> (def=0x0)    //    LIN break detection interrupt enable
</li>
<li class="content">
[5]<b style="margin: 20px;">LBDL</b> (def=0x0)    //    lin break detection length
</li>
<li class="content">
[0:3]<b style="margin: 20px;">ADD</b> (def=0x0)    //    Address of the USART node
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40004414<b style="margin: 20px;">CTLR3</b>//   Control register 3</summary>
<ul>
<li class="content">
[10]<b style="margin: 20px;">CTSIE</b> (def=0x0)    //    CTS interrupt enable
</li>
<li class="content">
[9]<b style="margin: 20px;">CTSE</b> (def=0x0)    //    CTS enable
</li>
<li class="content">
[8]<b style="margin: 20px;">RTSE</b> (def=0x0)    //    RTS enable
</li>
<li class="content">
[7]<b style="margin: 20px;">DMAT</b> (def=0x0)    //    DMA enable transmitter
</li>
<li class="content">
[6]<b style="margin: 20px;">DMAR</b> (def=0x0)    //    DMA enable receiver
</li>
<li class="content">
[5]<b style="margin: 20px;">SCEN</b> (def=0x0)    //    Smartcard mode enable
</li>
<li class="content">
[4]<b style="margin: 20px;">NACK</b> (def=0x0)    //    Smartcard NACK enable
</li>
<li class="content">
[3]<b style="margin: 20px;">HDSEL</b> (def=0x0)    //    Half-duplex selection
</li>
<li class="content">
[2]<b style="margin: 20px;">IRLP</b> (def=0x0)    //    IrDA low-power
</li>
<li class="content">
[1]<b style="margin: 20px;">IREN</b> (def=0x0)    //    IrDA mode enable
</li>
<li class="content">
[0]<b style="margin: 20px;">EIE</b> (def=0x0)    //    Error interrupt enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40004418<b style="margin: 20px;">GPR</b>//   Guard time and prescaler register</summary>
<ul>
<li class="content">
[8:15]<b style="margin: 20px;">GT</b> (def=0x0)    //    Guard time value
</li>
<li class="content">
[0:7]<b style="margin: 20px;">PSC</b> (def=0x0)    //    Prescaler value
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[54]  <b>USART2</b>    //    USART2 global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40004800<b style="margin: 20px;">USART3</b>// </summary>
<ul>
<li class="content"><details><summary>0x40004800<b style="margin: 20px;">STATR</b>//   Status register</summary>
<ul>
<li class="content">
[9]<b style="margin: 20px;">CTS</b> (def=0x0)    //    CTS flag
</li>
<li class="content">
[8]<b style="margin: 20px;">LBD</b> (def=0x0)    //    LIN break detection flag
</li>
<li class="content">
[7]<b style="margin: 20px;">TXE</b> (def=0x1)    //    Transmit data register empty
</li>
<li class="content">
[6]<b style="margin: 20px;">TC</b> (def=0x1)    //    Transmission complete
</li>
<li class="content">
[5]<b style="margin: 20px;">RXNE</b> (def=0x0)    //    Read data register not empty
</li>
<li class="content">
[4]<b style="margin: 20px;">IDLE</b> (def=0x0)    //    IDLE line detected
</li>
<li class="content">
[3]<b style="margin: 20px;">ORE</b> (def=0x0)    //    Overrun error
</li>
<li class="content">
[2]<b style="margin: 20px;">NE</b> (def=0x0)    //    Noise error flag
</li>
<li class="content">
[1]<b style="margin: 20px;">FE</b> (def=0x0)    //    Framing error
</li>
<li class="content">
[0]<b style="margin: 20px;">PE</b> (def=0x0)    //    Parity error
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40004804<b style="margin: 20px;">DATAR</b>//   Data register</summary>
<ul>
<li class="content">
[0:8]<b style="margin: 20px;">DR</b> (def=0x0)    //    Data value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40004808<b style="margin: 20px;">BRR</b>//   Baud rate register</summary>
<ul>
<li class="content">
[4:15]<b style="margin: 20px;">DIV_Mantissa</b> (def=0x0)    //    mantissa of USARTDIV
</li>
<li class="content">
[0:3]<b style="margin: 20px;">DIV_Fraction</b> (def=0x0)    //    fraction of USARTDIV
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000480C<b style="margin: 20px;">CTLR1</b>//   Control register 1</summary>
<ul>
<li class="content">
[13]<b style="margin: 20px;">UE</b> (def=0x0)    //    USART enable
</li>
<li class="content">
[12]<b style="margin: 20px;">M</b> (def=0x0)    //    Word length
</li>
<li class="content">
[11]<b style="margin: 20px;">WAKE</b> (def=0x0)    //    Wakeup method
</li>
<li class="content">
[10]<b style="margin: 20px;">PCE</b> (def=0x0)    //    Parity control enable
</li>
<li class="content">
[9]<b style="margin: 20px;">PS</b> (def=0x0)    //    Parity selection
</li>
<li class="content">
[8]<b style="margin: 20px;">PEIE</b> (def=0x0)    //    PE interrupt enable
</li>
<li class="content">
[7]<b style="margin: 20px;">TXEIE</b> (def=0x0)    //    TXE interrupt enable
</li>
<li class="content">
[6]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transmission complete interrupt enable
</li>
<li class="content">
[5]<b style="margin: 20px;">RXNEIE</b> (def=0x0)    //    RXNE interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">IDLEIE</b> (def=0x0)    //    IDLE interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">TE</b> (def=0x0)    //    Transmitter enable
</li>
<li class="content">
[2]<b style="margin: 20px;">RE</b> (def=0x0)    //    Receiver enable
</li>
<li class="content">
[1]<b style="margin: 20px;">RWU</b> (def=0x0)    //    Receiver wakeup
</li>
<li class="content">
[0]<b style="margin: 20px;">SBK</b> (def=0x0)    //    Send break
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40004810<b style="margin: 20px;">CTLR2</b>//   Control register 2</summary>
<ul>
<li class="content">
[14]<b style="margin: 20px;">LINEN</b> (def=0x0)    //    LIN mode enable
</li>
<li class="content">
[12:13]<b style="margin: 20px;">STOP</b> (def=0x0)    //    STOP bits
</li>
<li class="content">
[11]<b style="margin: 20px;">CLKEN</b> (def=0x0)    //    Clock enable
</li>
<li class="content">
[10]<b style="margin: 20px;">CPOL</b> (def=0x0)    //    Clock polarity
</li>
<li class="content">
[9]<b style="margin: 20px;">CPHA</b> (def=0x0)    //    Clock phase
</li>
<li class="content">
[8]<b style="margin: 20px;">LBCL</b> (def=0x0)    //    Last bit clock pulse
</li>
<li class="content">
[6]<b style="margin: 20px;">LBDIE</b> (def=0x0)    //    LIN break detection interrupt enable
</li>
<li class="content">
[5]<b style="margin: 20px;">LBDL</b> (def=0x0)    //    lin break detection length
</li>
<li class="content">
[0:3]<b style="margin: 20px;">ADD</b> (def=0x0)    //    Address of the USART node
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40004814<b style="margin: 20px;">CTLR3</b>//   Control register 3</summary>
<ul>
<li class="content">
[10]<b style="margin: 20px;">CTSIE</b> (def=0x0)    //    CTS interrupt enable
</li>
<li class="content">
[9]<b style="margin: 20px;">CTSE</b> (def=0x0)    //    CTS enable
</li>
<li class="content">
[8]<b style="margin: 20px;">RTSE</b> (def=0x0)    //    RTS enable
</li>
<li class="content">
[7]<b style="margin: 20px;">DMAT</b> (def=0x0)    //    DMA enable transmitter
</li>
<li class="content">
[6]<b style="margin: 20px;">DMAR</b> (def=0x0)    //    DMA enable receiver
</li>
<li class="content">
[5]<b style="margin: 20px;">SCEN</b> (def=0x0)    //    Smartcard mode enable
</li>
<li class="content">
[4]<b style="margin: 20px;">NACK</b> (def=0x0)    //    Smartcard NACK enable
</li>
<li class="content">
[3]<b style="margin: 20px;">HDSEL</b> (def=0x0)    //    Half-duplex selection
</li>
<li class="content">
[2]<b style="margin: 20px;">IRLP</b> (def=0x0)    //    IrDA low-power
</li>
<li class="content">
[1]<b style="margin: 20px;">IREN</b> (def=0x0)    //    IrDA mode enable
</li>
<li class="content">
[0]<b style="margin: 20px;">EIE</b> (def=0x0)    //    Error interrupt enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40004818<b style="margin: 20px;">GPR</b>//   Guard time and prescaler register</summary>
<ul>
<li class="content">
[8:15]<b style="margin: 20px;">GT</b> (def=0x0)    //    Guard time value
</li>
<li class="content">
[0:7]<b style="margin: 20px;">PSC</b> (def=0x0)    //    Prescaler value
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[55]  <b>USART3</b>    //    USART3 global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40004C00<b style="margin: 20px;">UART4</b>// </summary>
<ul>
<li class="content"><details><summary>0x40004C00<b style="margin: 20px;">STATR</b>//   Status register</summary>
<ul>
<li class="content">
[9]<b style="margin: 20px;">CTS</b> (def=0x0)    //    CTS flag
</li>
<li class="content">
[8]<b style="margin: 20px;">LBD</b> (def=0x0)    //    LIN break detection flag
</li>
<li class="content">
[7]<b style="margin: 20px;">TXE</b> (def=0x1)    //    Transmit data register empty
</li>
<li class="content">
[6]<b style="margin: 20px;">TC</b> (def=0x1)    //    Transmission complete
</li>
<li class="content">
[5]<b style="margin: 20px;">RXNE</b> (def=0x0)    //    Read data register not empty
</li>
<li class="content">
[4]<b style="margin: 20px;">IDLE</b> (def=0x0)    //    IDLE line detected
</li>
<li class="content">
[3]<b style="margin: 20px;">ORE</b> (def=0x0)    //    Overrun error
</li>
<li class="content">
[2]<b style="margin: 20px;">NE</b> (def=0x0)    //    Noise error flag
</li>
<li class="content">
[1]<b style="margin: 20px;">FE</b> (def=0x0)    //    Framing error
</li>
<li class="content">
[0]<b style="margin: 20px;">PE</b> (def=0x0)    //    Parity error
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40004C04<b style="margin: 20px;">DATAR</b>//   Data register</summary>
<ul>
<li class="content">
[0:8]<b style="margin: 20px;">DR</b> (def=0x0)    //    Data value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40004C08<b style="margin: 20px;">BRR</b>//   Baud rate register</summary>
<ul>
<li class="content">
[4:15]<b style="margin: 20px;">DIV_Mantissa</b> (def=0x0)    //    mantissa of USARTDIV
</li>
<li class="content">
[0:3]<b style="margin: 20px;">DIV_Fraction</b> (def=0x0)    //    fraction of USARTDIV
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40004C0C<b style="margin: 20px;">CTLR1</b>//   Control register 1</summary>
<ul>
<li class="content">
[13]<b style="margin: 20px;">UE</b> (def=0x0)    //    USART enable
</li>
<li class="content">
[12]<b style="margin: 20px;">M</b> (def=0x0)    //    Word length
</li>
<li class="content">
[11]<b style="margin: 20px;">WAKE</b> (def=0x0)    //    Wakeup method
</li>
<li class="content">
[10]<b style="margin: 20px;">PCE</b> (def=0x0)    //    Parity control enable
</li>
<li class="content">
[9]<b style="margin: 20px;">PS</b> (def=0x0)    //    Parity selection
</li>
<li class="content">
[8]<b style="margin: 20px;">PEIE</b> (def=0x0)    //    PE interrupt enable
</li>
<li class="content">
[7]<b style="margin: 20px;">TXEIE</b> (def=0x0)    //    TXE interrupt enable
</li>
<li class="content">
[6]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transmission complete interrupt enable
</li>
<li class="content">
[5]<b style="margin: 20px;">RXNEIE</b> (def=0x0)    //    RXNE interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">IDLEIE</b> (def=0x0)    //    IDLE interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">TE</b> (def=0x0)    //    Transmitter enable
</li>
<li class="content">
[2]<b style="margin: 20px;">RE</b> (def=0x0)    //    Receiver enable
</li>
<li class="content">
[1]<b style="margin: 20px;">RWU</b> (def=0x0)    //    Receiver wakeup
</li>
<li class="content">
[0]<b style="margin: 20px;">SBK</b> (def=0x0)    //    Send break
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40004C10<b style="margin: 20px;">CTLR2</b>//   Control register 2</summary>
<ul>
<li class="content">
[14]<b style="margin: 20px;">LINEN</b> (def=0x0)    //    LIN mode enable
</li>
<li class="content">
[12:13]<b style="margin: 20px;">STOP</b> (def=0x0)    //    STOP bits
</li>
<li class="content">
[11]<b style="margin: 20px;">CLKEN</b> (def=0x0)    //    Clock enable
</li>
<li class="content">
[10]<b style="margin: 20px;">CPOL</b> (def=0x0)    //    Clock polarity
</li>
<li class="content">
[9]<b style="margin: 20px;">CPHA</b> (def=0x0)    //    Clock phase
</li>
<li class="content">
[8]<b style="margin: 20px;">LBCL</b> (def=0x0)    //    Last bit clock pulse
</li>
<li class="content">
[6]<b style="margin: 20px;">LBDIE</b> (def=0x0)    //    LIN break detection interrupt enable
</li>
<li class="content">
[5]<b style="margin: 20px;">LBDL</b> (def=0x0)    //    lin break detection length
</li>
<li class="content">
[0:3]<b style="margin: 20px;">ADD</b> (def=0x0)    //    Address of the USART node
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40004C14<b style="margin: 20px;">CTLR3</b>//   Control register 3</summary>
<ul>
<li class="content">
[10]<b style="margin: 20px;">CTSIE</b> (def=0x0)    //    CTS interrupt enable
</li>
<li class="content">
[9]<b style="margin: 20px;">CTSE</b> (def=0x0)    //    CTS enable
</li>
<li class="content">
[8]<b style="margin: 20px;">RTSE</b> (def=0x0)    //    RTS enable
</li>
<li class="content">
[7]<b style="margin: 20px;">DMAT</b> (def=0x0)    //    DMA enable transmitter
</li>
<li class="content">
[6]<b style="margin: 20px;">DMAR</b> (def=0x0)    //    DMA enable receiver
</li>
<li class="content">
[5]<b style="margin: 20px;">SCEN</b> (def=0x0)    //    Smartcard mode enable
</li>
<li class="content">
[4]<b style="margin: 20px;">NACK</b> (def=0x0)    //    Smartcard NACK enable
</li>
<li class="content">
[3]<b style="margin: 20px;">HDSEL</b> (def=0x0)    //    Half-duplex selection
</li>
<li class="content">
[2]<b style="margin: 20px;">IRLP</b> (def=0x0)    //    IrDA low-power
</li>
<li class="content">
[1]<b style="margin: 20px;">IREN</b> (def=0x0)    //    IrDA mode enable
</li>
<li class="content">
[0]<b style="margin: 20px;">EIE</b> (def=0x0)    //    Error interrupt enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40004C18<b style="margin: 20px;">GPR</b>//   Guard time and prescaler register</summary>
<ul>
<li class="content">
[8:15]<b style="margin: 20px;">GT</b> (def=0x0)    //    Guard time value
</li>
<li class="content">
[0:7]<b style="margin: 20px;">PSC</b> (def=0x0)    //    Prescaler value
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[68]  <b>UART4</b>    //    UART4 global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40005000<b style="margin: 20px;">UART5</b>// </summary>
<ul>
<li class="content"><details><summary>0x40005000<b style="margin: 20px;">STATR</b>//   Status register</summary>
<ul>
<li class="content">
[9]<b style="margin: 20px;">CTS</b> (def=0x0)    //    CTS flag
</li>
<li class="content">
[8]<b style="margin: 20px;">LBD</b> (def=0x0)    //    LIN break detection flag
</li>
<li class="content">
[7]<b style="margin: 20px;">TXE</b> (def=0x1)    //    Transmit data register empty
</li>
<li class="content">
[6]<b style="margin: 20px;">TC</b> (def=0x1)    //    Transmission complete
</li>
<li class="content">
[5]<b style="margin: 20px;">RXNE</b> (def=0x0)    //    Read data register not empty
</li>
<li class="content">
[4]<b style="margin: 20px;">IDLE</b> (def=0x0)    //    IDLE line detected
</li>
<li class="content">
[3]<b style="margin: 20px;">ORE</b> (def=0x0)    //    Overrun error
</li>
<li class="content">
[2]<b style="margin: 20px;">NE</b> (def=0x0)    //    Noise error flag
</li>
<li class="content">
[1]<b style="margin: 20px;">FE</b> (def=0x0)    //    Framing error
</li>
<li class="content">
[0]<b style="margin: 20px;">PE</b> (def=0x0)    //    Parity error
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005004<b style="margin: 20px;">DATAR</b>//   Data register</summary>
<ul>
<li class="content">
[0:8]<b style="margin: 20px;">DR</b> (def=0x0)    //    Data value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005008<b style="margin: 20px;">BRR</b>//   Baud rate register</summary>
<ul>
<li class="content">
[4:15]<b style="margin: 20px;">DIV_Mantissa</b> (def=0x0)    //    mantissa of USARTDIV
</li>
<li class="content">
[0:3]<b style="margin: 20px;">DIV_Fraction</b> (def=0x0)    //    fraction of USARTDIV
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000500C<b style="margin: 20px;">CTLR1</b>//   Control register 1</summary>
<ul>
<li class="content">
[13]<b style="margin: 20px;">UE</b> (def=0x0)    //    USART enable
</li>
<li class="content">
[12]<b style="margin: 20px;">M</b> (def=0x0)    //    Word length
</li>
<li class="content">
[11]<b style="margin: 20px;">WAKE</b> (def=0x0)    //    Wakeup method
</li>
<li class="content">
[10]<b style="margin: 20px;">PCE</b> (def=0x0)    //    Parity control enable
</li>
<li class="content">
[9]<b style="margin: 20px;">PS</b> (def=0x0)    //    Parity selection
</li>
<li class="content">
[8]<b style="margin: 20px;">PEIE</b> (def=0x0)    //    PE interrupt enable
</li>
<li class="content">
[7]<b style="margin: 20px;">TXEIE</b> (def=0x0)    //    TXE interrupt enable
</li>
<li class="content">
[6]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transmission complete interrupt enable
</li>
<li class="content">
[5]<b style="margin: 20px;">RXNEIE</b> (def=0x0)    //    RXNE interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">IDLEIE</b> (def=0x0)    //    IDLE interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">TE</b> (def=0x0)    //    Transmitter enable
</li>
<li class="content">
[2]<b style="margin: 20px;">RE</b> (def=0x0)    //    Receiver enable
</li>
<li class="content">
[1]<b style="margin: 20px;">RWU</b> (def=0x0)    //    Receiver wakeup
</li>
<li class="content">
[0]<b style="margin: 20px;">SBK</b> (def=0x0)    //    Send break
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005010<b style="margin: 20px;">CTLR2</b>//   Control register 2</summary>
<ul>
<li class="content">
[14]<b style="margin: 20px;">LINEN</b> (def=0x0)    //    LIN mode enable
</li>
<li class="content">
[12:13]<b style="margin: 20px;">STOP</b> (def=0x0)    //    STOP bits
</li>
<li class="content">
[11]<b style="margin: 20px;">CLKEN</b> (def=0x0)    //    Clock enable
</li>
<li class="content">
[10]<b style="margin: 20px;">CPOL</b> (def=0x0)    //    Clock polarity
</li>
<li class="content">
[9]<b style="margin: 20px;">CPHA</b> (def=0x0)    //    Clock phase
</li>
<li class="content">
[8]<b style="margin: 20px;">LBCL</b> (def=0x0)    //    Last bit clock pulse
</li>
<li class="content">
[6]<b style="margin: 20px;">LBDIE</b> (def=0x0)    //    LIN break detection interrupt enable
</li>
<li class="content">
[5]<b style="margin: 20px;">LBDL</b> (def=0x0)    //    lin break detection length
</li>
<li class="content">
[0:3]<b style="margin: 20px;">ADD</b> (def=0x0)    //    Address of the USART node
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005014<b style="margin: 20px;">CTLR3</b>//   Control register 3</summary>
<ul>
<li class="content">
[10]<b style="margin: 20px;">CTSIE</b> (def=0x0)    //    CTS interrupt enable
</li>
<li class="content">
[9]<b style="margin: 20px;">CTSE</b> (def=0x0)    //    CTS enable
</li>
<li class="content">
[8]<b style="margin: 20px;">RTSE</b> (def=0x0)    //    RTS enable
</li>
<li class="content">
[7]<b style="margin: 20px;">DMAT</b> (def=0x0)    //    DMA enable transmitter
</li>
<li class="content">
[6]<b style="margin: 20px;">DMAR</b> (def=0x0)    //    DMA enable receiver
</li>
<li class="content">
[5]<b style="margin: 20px;">SCEN</b> (def=0x0)    //    Smartcard mode enable
</li>
<li class="content">
[4]<b style="margin: 20px;">NACK</b> (def=0x0)    //    Smartcard NACK enable
</li>
<li class="content">
[3]<b style="margin: 20px;">HDSEL</b> (def=0x0)    //    Half-duplex selection
</li>
<li class="content">
[2]<b style="margin: 20px;">IRLP</b> (def=0x0)    //    IrDA low-power
</li>
<li class="content">
[1]<b style="margin: 20px;">IREN</b> (def=0x0)    //    IrDA mode enable
</li>
<li class="content">
[0]<b style="margin: 20px;">EIE</b> (def=0x0)    //    Error interrupt enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005018<b style="margin: 20px;">GPR</b>//   Guard time and prescaler register</summary>
<ul>
<li class="content">
[8:15]<b style="margin: 20px;">GT</b> (def=0x0)    //    Guard time value
</li>
<li class="content">
[0:7]<b style="margin: 20px;">PSC</b> (def=0x0)    //    Prescaler value
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[69]  <b>UART5</b>    //    UART5 global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40001800<b style="margin: 20px;">UART6</b>// </summary>
<ul>
<li class="content"><details><summary>0x40001800<b style="margin: 20px;">STATR</b>//   Status register</summary>
<ul>
<li class="content">
[9]<b style="margin: 20px;">CTS</b> (def=0x0)    //    CTS flag
</li>
<li class="content">
[8]<b style="margin: 20px;">LBD</b> (def=0x0)    //    LIN break detection flag
</li>
<li class="content">
[7]<b style="margin: 20px;">TXE</b> (def=0x1)    //    Transmit data register empty
</li>
<li class="content">
[6]<b style="margin: 20px;">TC</b> (def=0x1)    //    Transmission complete
</li>
<li class="content">
[5]<b style="margin: 20px;">RXNE</b> (def=0x0)    //    Read data register not empty
</li>
<li class="content">
[4]<b style="margin: 20px;">IDLE</b> (def=0x0)    //    IDLE line detected
</li>
<li class="content">
[3]<b style="margin: 20px;">ORE</b> (def=0x0)    //    Overrun error
</li>
<li class="content">
[2]<b style="margin: 20px;">NE</b> (def=0x0)    //    Noise error flag
</li>
<li class="content">
[1]<b style="margin: 20px;">FE</b> (def=0x0)    //    Framing error
</li>
<li class="content">
[0]<b style="margin: 20px;">PE</b> (def=0x0)    //    Parity error
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001804<b style="margin: 20px;">DATAR</b>//   Data register</summary>
<ul>
<li class="content">
[0:8]<b style="margin: 20px;">DR</b> (def=0x0)    //    Data value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001808<b style="margin: 20px;">BRR</b>//   Baud rate register</summary>
<ul>
<li class="content">
[4:15]<b style="margin: 20px;">DIV_Mantissa</b> (def=0x0)    //    mantissa of USARTDIV
</li>
<li class="content">
[0:3]<b style="margin: 20px;">DIV_Fraction</b> (def=0x0)    //    fraction of USARTDIV
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000180C<b style="margin: 20px;">CTLR1</b>//   Control register 1</summary>
<ul>
<li class="content">
[13]<b style="margin: 20px;">UE</b> (def=0x0)    //    USART enable
</li>
<li class="content">
[12]<b style="margin: 20px;">M</b> (def=0x0)    //    Word length
</li>
<li class="content">
[11]<b style="margin: 20px;">WAKE</b> (def=0x0)    //    Wakeup method
</li>
<li class="content">
[10]<b style="margin: 20px;">PCE</b> (def=0x0)    //    Parity control enable
</li>
<li class="content">
[9]<b style="margin: 20px;">PS</b> (def=0x0)    //    Parity selection
</li>
<li class="content">
[8]<b style="margin: 20px;">PEIE</b> (def=0x0)    //    PE interrupt enable
</li>
<li class="content">
[7]<b style="margin: 20px;">TXEIE</b> (def=0x0)    //    TXE interrupt enable
</li>
<li class="content">
[6]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transmission complete interrupt enable
</li>
<li class="content">
[5]<b style="margin: 20px;">RXNEIE</b> (def=0x0)    //    RXNE interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">IDLEIE</b> (def=0x0)    //    IDLE interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">TE</b> (def=0x0)    //    Transmitter enable
</li>
<li class="content">
[2]<b style="margin: 20px;">RE</b> (def=0x0)    //    Receiver enable
</li>
<li class="content">
[1]<b style="margin: 20px;">RWU</b> (def=0x0)    //    Receiver wakeup
</li>
<li class="content">
[0]<b style="margin: 20px;">SBK</b> (def=0x0)    //    Send break
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001810<b style="margin: 20px;">CTLR2</b>//   Control register 2</summary>
<ul>
<li class="content">
[14]<b style="margin: 20px;">LINEN</b> (def=0x0)    //    LIN mode enable
</li>
<li class="content">
[12:13]<b style="margin: 20px;">STOP</b> (def=0x0)    //    STOP bits
</li>
<li class="content">
[11]<b style="margin: 20px;">CLKEN</b> (def=0x0)    //    Clock enable
</li>
<li class="content">
[10]<b style="margin: 20px;">CPOL</b> (def=0x0)    //    Clock polarity
</li>
<li class="content">
[9]<b style="margin: 20px;">CPHA</b> (def=0x0)    //    Clock phase
</li>
<li class="content">
[8]<b style="margin: 20px;">LBCL</b> (def=0x0)    //    Last bit clock pulse
</li>
<li class="content">
[6]<b style="margin: 20px;">LBDIE</b> (def=0x0)    //    LIN break detection interrupt enable
</li>
<li class="content">
[5]<b style="margin: 20px;">LBDL</b> (def=0x0)    //    lin break detection length
</li>
<li class="content">
[0:3]<b style="margin: 20px;">ADD</b> (def=0x0)    //    Address of the USART node
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001814<b style="margin: 20px;">CTLR3</b>//   Control register 3</summary>
<ul>
<li class="content">
[10]<b style="margin: 20px;">CTSIE</b> (def=0x0)    //    CTS interrupt enable
</li>
<li class="content">
[9]<b style="margin: 20px;">CTSE</b> (def=0x0)    //    CTS enable
</li>
<li class="content">
[8]<b style="margin: 20px;">RTSE</b> (def=0x0)    //    RTS enable
</li>
<li class="content">
[7]<b style="margin: 20px;">DMAT</b> (def=0x0)    //    DMA enable transmitter
</li>
<li class="content">
[6]<b style="margin: 20px;">DMAR</b> (def=0x0)    //    DMA enable receiver
</li>
<li class="content">
[5]<b style="margin: 20px;">SCEN</b> (def=0x0)    //    Smartcard mode enable
</li>
<li class="content">
[4]<b style="margin: 20px;">NACK</b> (def=0x0)    //    Smartcard NACK enable
</li>
<li class="content">
[3]<b style="margin: 20px;">HDSEL</b> (def=0x0)    //    Half-duplex selection
</li>
<li class="content">
[2]<b style="margin: 20px;">IRLP</b> (def=0x0)    //    IrDA low-power
</li>
<li class="content">
[1]<b style="margin: 20px;">IREN</b> (def=0x0)    //    IrDA mode enable
</li>
<li class="content">
[0]<b style="margin: 20px;">EIE</b> (def=0x0)    //    Error interrupt enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001818<b style="margin: 20px;">GPR</b>//   Guard time and prescaler register</summary>
<ul>
<li class="content">
[8:15]<b style="margin: 20px;">GT</b> (def=0x0)    //    Guard time value
</li>
<li class="content">
[0:7]<b style="margin: 20px;">PSC</b> (def=0x0)    //    Prescaler value
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[87]  <b>UART6</b>    //    UART6 global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40001C00<b style="margin: 20px;">UART7</b>// </summary>
<ul>
<li class="content"><details><summary>0x40001C00<b style="margin: 20px;">STATR</b>//   Status register</summary>
<ul>
<li class="content">
[9]<b style="margin: 20px;">CTS</b> (def=0x0)    //    CTS flag
</li>
<li class="content">
[8]<b style="margin: 20px;">LBD</b> (def=0x0)    //    LIN break detection flag
</li>
<li class="content">
[7]<b style="margin: 20px;">TXE</b> (def=0x1)    //    Transmit data register empty
</li>
<li class="content">
[6]<b style="margin: 20px;">TC</b> (def=0x1)    //    Transmission complete
</li>
<li class="content">
[5]<b style="margin: 20px;">RXNE</b> (def=0x0)    //    Read data register not empty
</li>
<li class="content">
[4]<b style="margin: 20px;">IDLE</b> (def=0x0)    //    IDLE line detected
</li>
<li class="content">
[3]<b style="margin: 20px;">ORE</b> (def=0x0)    //    Overrun error
</li>
<li class="content">
[2]<b style="margin: 20px;">NE</b> (def=0x0)    //    Noise error flag
</li>
<li class="content">
[1]<b style="margin: 20px;">FE</b> (def=0x0)    //    Framing error
</li>
<li class="content">
[0]<b style="margin: 20px;">PE</b> (def=0x0)    //    Parity error
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001C04<b style="margin: 20px;">DATAR</b>//   Data register</summary>
<ul>
<li class="content">
[0:8]<b style="margin: 20px;">DR</b> (def=0x0)    //    Data value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001C08<b style="margin: 20px;">BRR</b>//   Baud rate register</summary>
<ul>
<li class="content">
[4:15]<b style="margin: 20px;">DIV_Mantissa</b> (def=0x0)    //    mantissa of USARTDIV
</li>
<li class="content">
[0:3]<b style="margin: 20px;">DIV_Fraction</b> (def=0x0)    //    fraction of USARTDIV
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001C0C<b style="margin: 20px;">CTLR1</b>//   Control register 1</summary>
<ul>
<li class="content">
[13]<b style="margin: 20px;">UE</b> (def=0x0)    //    USART enable
</li>
<li class="content">
[12]<b style="margin: 20px;">M</b> (def=0x0)    //    Word length
</li>
<li class="content">
[11]<b style="margin: 20px;">WAKE</b> (def=0x0)    //    Wakeup method
</li>
<li class="content">
[10]<b style="margin: 20px;">PCE</b> (def=0x0)    //    Parity control enable
</li>
<li class="content">
[9]<b style="margin: 20px;">PS</b> (def=0x0)    //    Parity selection
</li>
<li class="content">
[8]<b style="margin: 20px;">PEIE</b> (def=0x0)    //    PE interrupt enable
</li>
<li class="content">
[7]<b style="margin: 20px;">TXEIE</b> (def=0x0)    //    TXE interrupt enable
</li>
<li class="content">
[6]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transmission complete interrupt enable
</li>
<li class="content">
[5]<b style="margin: 20px;">RXNEIE</b> (def=0x0)    //    RXNE interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">IDLEIE</b> (def=0x0)    //    IDLE interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">TE</b> (def=0x0)    //    Transmitter enable
</li>
<li class="content">
[2]<b style="margin: 20px;">RE</b> (def=0x0)    //    Receiver enable
</li>
<li class="content">
[1]<b style="margin: 20px;">RWU</b> (def=0x0)    //    Receiver wakeup
</li>
<li class="content">
[0]<b style="margin: 20px;">SBK</b> (def=0x0)    //    Send break
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001C10<b style="margin: 20px;">CTLR2</b>//   Control register 2</summary>
<ul>
<li class="content">
[14]<b style="margin: 20px;">LINEN</b> (def=0x0)    //    LIN mode enable
</li>
<li class="content">
[12:13]<b style="margin: 20px;">STOP</b> (def=0x0)    //    STOP bits
</li>
<li class="content">
[11]<b style="margin: 20px;">CLKEN</b> (def=0x0)    //    Clock enable
</li>
<li class="content">
[10]<b style="margin: 20px;">CPOL</b> (def=0x0)    //    Clock polarity
</li>
<li class="content">
[9]<b style="margin: 20px;">CPHA</b> (def=0x0)    //    Clock phase
</li>
<li class="content">
[8]<b style="margin: 20px;">LBCL</b> (def=0x0)    //    Last bit clock pulse
</li>
<li class="content">
[6]<b style="margin: 20px;">LBDIE</b> (def=0x0)    //    LIN break detection interrupt enable
</li>
<li class="content">
[5]<b style="margin: 20px;">LBDL</b> (def=0x0)    //    lin break detection length
</li>
<li class="content">
[0:3]<b style="margin: 20px;">ADD</b> (def=0x0)    //    Address of the USART node
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001C14<b style="margin: 20px;">CTLR3</b>//   Control register 3</summary>
<ul>
<li class="content">
[10]<b style="margin: 20px;">CTSIE</b> (def=0x0)    //    CTS interrupt enable
</li>
<li class="content">
[9]<b style="margin: 20px;">CTSE</b> (def=0x0)    //    CTS enable
</li>
<li class="content">
[8]<b style="margin: 20px;">RTSE</b> (def=0x0)    //    RTS enable
</li>
<li class="content">
[7]<b style="margin: 20px;">DMAT</b> (def=0x0)    //    DMA enable transmitter
</li>
<li class="content">
[6]<b style="margin: 20px;">DMAR</b> (def=0x0)    //    DMA enable receiver
</li>
<li class="content">
[5]<b style="margin: 20px;">SCEN</b> (def=0x0)    //    Smartcard mode enable
</li>
<li class="content">
[4]<b style="margin: 20px;">NACK</b> (def=0x0)    //    Smartcard NACK enable
</li>
<li class="content">
[3]<b style="margin: 20px;">HDSEL</b> (def=0x0)    //    Half-duplex selection
</li>
<li class="content">
[2]<b style="margin: 20px;">IRLP</b> (def=0x0)    //    IrDA low-power
</li>
<li class="content">
[1]<b style="margin: 20px;">IREN</b> (def=0x0)    //    IrDA mode enable
</li>
<li class="content">
[0]<b style="margin: 20px;">EIE</b> (def=0x0)    //    Error interrupt enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001C18<b style="margin: 20px;">GPR</b>//   Guard time and prescaler register</summary>
<ul>
<li class="content">
[8:15]<b style="margin: 20px;">GT</b> (def=0x0)    //    Guard time value
</li>
<li class="content">
[0:7]<b style="margin: 20px;">PSC</b> (def=0x0)    //    Prescaler value
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[88]  <b>UART7</b>    //    UART7 global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40002000<b style="margin: 20px;">UART8</b>// </summary>
<ul>
<li class="content"><details><summary>0x40002000<b style="margin: 20px;">STATR</b>//   Status register</summary>
<ul>
<li class="content">
[9]<b style="margin: 20px;">CTS</b> (def=0x0)    //    CTS flag
</li>
<li class="content">
[8]<b style="margin: 20px;">LBD</b> (def=0x0)    //    LIN break detection flag
</li>
<li class="content">
[7]<b style="margin: 20px;">TXE</b> (def=0x1)    //    Transmit data register empty
</li>
<li class="content">
[6]<b style="margin: 20px;">TC</b> (def=0x1)    //    Transmission complete
</li>
<li class="content">
[5]<b style="margin: 20px;">RXNE</b> (def=0x0)    //    Read data register not empty
</li>
<li class="content">
[4]<b style="margin: 20px;">IDLE</b> (def=0x0)    //    IDLE line detected
</li>
<li class="content">
[3]<b style="margin: 20px;">ORE</b> (def=0x0)    //    Overrun error
</li>
<li class="content">
[2]<b style="margin: 20px;">NE</b> (def=0x0)    //    Noise error flag
</li>
<li class="content">
[1]<b style="margin: 20px;">FE</b> (def=0x0)    //    Framing error
</li>
<li class="content">
[0]<b style="margin: 20px;">PE</b> (def=0x0)    //    Parity error
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002004<b style="margin: 20px;">DATAR</b>//   Data register</summary>
<ul>
<li class="content">
[0:8]<b style="margin: 20px;">DR</b> (def=0x0)    //    Data value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002008<b style="margin: 20px;">BRR</b>//   Baud rate register</summary>
<ul>
<li class="content">
[4:15]<b style="margin: 20px;">DIV_Mantissa</b> (def=0x0)    //    mantissa of USARTDIV
</li>
<li class="content">
[0:3]<b style="margin: 20px;">DIV_Fraction</b> (def=0x0)    //    fraction of USARTDIV
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000200C<b style="margin: 20px;">CTLR1</b>//   Control register 1</summary>
<ul>
<li class="content">
[13]<b style="margin: 20px;">UE</b> (def=0x0)    //    USART enable
</li>
<li class="content">
[12]<b style="margin: 20px;">M</b> (def=0x0)    //    Word length
</li>
<li class="content">
[11]<b style="margin: 20px;">WAKE</b> (def=0x0)    //    Wakeup method
</li>
<li class="content">
[10]<b style="margin: 20px;">PCE</b> (def=0x0)    //    Parity control enable
</li>
<li class="content">
[9]<b style="margin: 20px;">PS</b> (def=0x0)    //    Parity selection
</li>
<li class="content">
[8]<b style="margin: 20px;">PEIE</b> (def=0x0)    //    PE interrupt enable
</li>
<li class="content">
[7]<b style="margin: 20px;">TXEIE</b> (def=0x0)    //    TXE interrupt enable
</li>
<li class="content">
[6]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transmission complete interrupt enable
</li>
<li class="content">
[5]<b style="margin: 20px;">RXNEIE</b> (def=0x0)    //    RXNE interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">IDLEIE</b> (def=0x0)    //    IDLE interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">TE</b> (def=0x0)    //    Transmitter enable
</li>
<li class="content">
[2]<b style="margin: 20px;">RE</b> (def=0x0)    //    Receiver enable
</li>
<li class="content">
[1]<b style="margin: 20px;">RWU</b> (def=0x0)    //    Receiver wakeup
</li>
<li class="content">
[0]<b style="margin: 20px;">SBK</b> (def=0x0)    //    Send break
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002010<b style="margin: 20px;">CTLR2</b>//   Control register 2</summary>
<ul>
<li class="content">
[14]<b style="margin: 20px;">LINEN</b> (def=0x0)    //    LIN mode enable
</li>
<li class="content">
[12:13]<b style="margin: 20px;">STOP</b> (def=0x0)    //    STOP bits
</li>
<li class="content">
[11]<b style="margin: 20px;">CLKEN</b> (def=0x0)    //    Clock enable
</li>
<li class="content">
[10]<b style="margin: 20px;">CPOL</b> (def=0x0)    //    Clock polarity
</li>
<li class="content">
[9]<b style="margin: 20px;">CPHA</b> (def=0x0)    //    Clock phase
</li>
<li class="content">
[8]<b style="margin: 20px;">LBCL</b> (def=0x0)    //    Last bit clock pulse
</li>
<li class="content">
[6]<b style="margin: 20px;">LBDIE</b> (def=0x0)    //    LIN break detection interrupt enable
</li>
<li class="content">
[5]<b style="margin: 20px;">LBDL</b> (def=0x0)    //    lin break detection length
</li>
<li class="content">
[0:3]<b style="margin: 20px;">ADD</b> (def=0x0)    //    Address of the USART node
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002014<b style="margin: 20px;">CTLR3</b>//   Control register 3</summary>
<ul>
<li class="content">
[10]<b style="margin: 20px;">CTSIE</b> (def=0x0)    //    CTS interrupt enable
</li>
<li class="content">
[9]<b style="margin: 20px;">CTSE</b> (def=0x0)    //    CTS enable
</li>
<li class="content">
[8]<b style="margin: 20px;">RTSE</b> (def=0x0)    //    RTS enable
</li>
<li class="content">
[7]<b style="margin: 20px;">DMAT</b> (def=0x0)    //    DMA enable transmitter
</li>
<li class="content">
[6]<b style="margin: 20px;">DMAR</b> (def=0x0)    //    DMA enable receiver
</li>
<li class="content">
[5]<b style="margin: 20px;">SCEN</b> (def=0x0)    //    Smartcard mode enable
</li>
<li class="content">
[4]<b style="margin: 20px;">NACK</b> (def=0x0)    //    Smartcard NACK enable
</li>
<li class="content">
[3]<b style="margin: 20px;">HDSEL</b> (def=0x0)    //    Half-duplex selection
</li>
<li class="content">
[2]<b style="margin: 20px;">IRLP</b> (def=0x0)    //    IrDA low-power
</li>
<li class="content">
[1]<b style="margin: 20px;">IREN</b> (def=0x0)    //    IrDA mode enable
</li>
<li class="content">
[0]<b style="margin: 20px;">EIE</b> (def=0x0)    //    Error interrupt enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002018<b style="margin: 20px;">GPR</b>//   Guard time and prescaler register</summary>
<ul>
<li class="content">
[8:15]<b style="margin: 20px;">GT</b> (def=0x0)    //    Guard time value
</li>
<li class="content">
[0:7]<b style="margin: 20px;">PSC</b> (def=0x0)    //    Prescaler value
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[89]  <b>UART8</b>    //    UART8 global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40012400<b style="margin: 20px;">ADC1</b>// Analog to digital converter</summary>
<ul>
<li class="content"><details><summary>0x40012400<b style="margin: 20px;">STATR</b>//   status register</summary>
<ul>
<li class="content">
[4]<b style="margin: 20px;">STRT</b> (def=0x0)    //    Regular channel start flag
</li>
<li class="content">
[3]<b style="margin: 20px;">JSTRT</b> (def=0x0)    //    Injected channel start flag
</li>
<li class="content">
[2]<b style="margin: 20px;">JEOC</b> (def=0x0)    //    Injected channel end of conversion
</li>
<li class="content">
[1]<b style="margin: 20px;">EOC</b> (def=0x0)    //    Regular channel end of conversion
</li>
<li class="content">
[0]<b style="margin: 20px;">AWD</b> (def=0x0)    //    Analog watchdog flag
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012404<b style="margin: 20px;">CTLR1</b>//   control register 1/TKEY_V_CTLR</summary>
<ul>
<li class="content">
[27:28]<b style="margin: 20px;">PGA</b> (def=0x0)    //    ADC_PGA
</li>
<li class="content">
[26]<b style="margin: 20px;">BUFEN</b> (def=0x0)    //    TKEY_BUF_Enable
</li>
<li class="content">
[25]<b style="margin: 20px;">TKITUNE</b> (def=0x0)    //    TKEY_I enable
</li>
<li class="content">
[24]<b style="margin: 20px;">TKEYEN</b> (def=0x0)    //    TKEY enable, including TKEY_F and TKEY_V
</li>
<li class="content">
[23]<b style="margin: 20px;">AWDEN</b> (def=0x0)    //    Analog watchdog enable on regular channels
</li>
<li class="content">
[22]<b style="margin: 20px;">JAWDEN</b> (def=0x0)    //    Analog watchdog enable on injected channels
</li>
<li class="content">
[16:19]<b style="margin: 20px;">DUALMOD</b> (def=0x0)    //    Dual mode selection
</li>
<li class="content">
[13:15]<b style="margin: 20px;">DISCNUM</b> (def=0x0)    //    Discontinuous mode channel count
</li>
<li class="content">
[12]<b style="margin: 20px;">JDISCEN</b> (def=0x0)    //    Discontinuous mode on injected channels
</li>
<li class="content">
[11]<b style="margin: 20px;">DISCEN</b> (def=0x0)    //    Discontinuous mode on regular channels
</li>
<li class="content">
[10]<b style="margin: 20px;">JAUTO</b> (def=0x0)    //    Automatic injected group conversion
</li>
<li class="content">
[9]<b style="margin: 20px;">AWDSGL</b> (def=0x0)    //    Enable the watchdog on a single channel in scan mode
</li>
<li class="content">
[8]<b style="margin: 20px;">SCAN</b> (def=0x0)    //    Scan mode enable
</li>
<li class="content">
[7]<b style="margin: 20px;">JEOCIE</b> (def=0x0)    //    Interrupt enable for injected channels
</li>
<li class="content">
[6]<b style="margin: 20px;">AWDIE</b> (def=0x0)    //    Analog watchdog interrupt enable
</li>
<li class="content">
[5]<b style="margin: 20px;">EOCIE</b> (def=0x0)    //    Interrupt enable for EOC
</li>
<li class="content">
[0:4]<b style="margin: 20px;">AWDCH</b> (def=0x0)    //    Analog watchdog channel select bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012408<b style="margin: 20px;">CTLR2</b>//   control register 2</summary>
<ul>
<li class="content">
[23]<b style="margin: 20px;">TSVREFE</b> (def=0x0)    //    Temperature sensor and VREFINT enable
</li>
<li class="content">
[22]<b style="margin: 20px;">SWSTART</b> (def=0x0)    //    Start conversion of regular channels
</li>
<li class="content">
[21]<b style="margin: 20px;">JSWSTART</b> (def=0x0)    //    Start conversion of injected channels
</li>
<li class="content">
[20]<b style="margin: 20px;">EXTTRIG</b> (def=0x0)    //    External trigger conversion mode for regular channels
</li>
<li class="content">
[17:19]<b style="margin: 20px;">EXTSEL</b> (def=0x0)    //    External event select for regular group
</li>
<li class="content">
[15]<b style="margin: 20px;">JEXTTRIG</b> (def=0x0)    //    External trigger conversion mode for injected channels
</li>
<li class="content">
[12:14]<b style="margin: 20px;">JEXTSEL</b> (def=0x0)    //    External event select for injected group
</li>
<li class="content">
[11]<b style="margin: 20px;">ALIGN</b> (def=0x0)    //    Data alignment
</li>
<li class="content">
[8]<b style="margin: 20px;">DMA</b> (def=0x0)    //    Direct memory access mode
</li>
<li class="content">
[3]<b style="margin: 20px;">RSTCAL</b> (def=0x0)    //    Reset calibration
</li>
<li class="content">
[2]<b style="margin: 20px;">CAL</b> (def=0x0)    //    A/D calibration
</li>
<li class="content">
[1]<b style="margin: 20px;">CONT</b> (def=0x0)    //    Continuous conversion
</li>
<li class="content">
[0]<b style="margin: 20px;">ADON</b> (def=0x0)    //    A/D converter ON / OFF
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001240C<b style="margin: 20px;">SAMPTR1_CHARGE1</b>//   sample time register 1</summary>
<ul>
<li class="content">
[0:2]<b style="margin: 20px;">SMP10_TKCG10</b> (def=0x0)    //    Channel 10 sample time selection
</li>
<li class="content">
[3:5]<b style="margin: 20px;">SMP11_TKCG11</b> (def=0x0)    //    Channel 11 sample time selection
</li>
<li class="content">
[6:8]<b style="margin: 20px;">SMP12_TKCG12</b> (def=0x0)    //    Channel 12 sample time selection
</li>
<li class="content">
[9:11]<b style="margin: 20px;">SMP13_TKCG13</b> (def=0x0)    //    Channel 13 sample time selection
</li>
<li class="content">
[12:14]<b style="margin: 20px;">SMP14_TKCG14</b> (def=0x0)    //    Channel 14 sample time selection
</li>
<li class="content">
[15:17]<b style="margin: 20px;">SMP15_TKCG15</b> (def=0x0)    //    Channel 15 sample time selection
</li>
<li class="content">
[18:20]<b style="margin: 20px;">SMP16_TKCG16</b> (def=0x0)    //    Channel 16 sample time selection
</li>
<li class="content">
[21:23]<b style="margin: 20px;">SMP17_TKCG17</b> (def=0x0)    //    Channel 17 sample time selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012410<b style="margin: 20px;">SAMPTR2_CHARGE2</b>//   sample time register 2</summary>
<ul>
<li class="content">
[0:2]<b style="margin: 20px;">SMP0_TKCG0</b> (def=0x0)    //    Channel 0 sample time selection
</li>
<li class="content">
[3:5]<b style="margin: 20px;">SMP1_TKCG1</b> (def=0x0)    //    Channel 1 sample time selection
</li>
<li class="content">
[6:8]<b style="margin: 20px;">SMP2_TKCG2</b> (def=0x0)    //    Channel 2 sample time selection
</li>
<li class="content">
[9:11]<b style="margin: 20px;">SMP3_TKCG3</b> (def=0x0)    //    Channel 3 sample time selection
</li>
<li class="content">
[12:14]<b style="margin: 20px;">SMP4_TKCG4</b> (def=0x0)    //    Channel 4 sample time selection
</li>
<li class="content">
[15:17]<b style="margin: 20px;">SMP5_TKCG5</b> (def=0x0)    //    Channel 5 sample time selection
</li>
<li class="content">
[18:20]<b style="margin: 20px;">SMP6_TKCG6</b> (def=0x0)    //    Channel 6 sample time selection
</li>
<li class="content">
[21:23]<b style="margin: 20px;">SMP7_TKCG7</b> (def=0x0)    //    Channel 7 sample time selection
</li>
<li class="content">
[24:26]<b style="margin: 20px;">SMP8_TKCG8</b> (def=0x0)    //    Channel 8 sample time selection
</li>
<li class="content">
[27:29]<b style="margin: 20px;">SMP9_TKCG9</b> (def=0x0)    //    Channel 9 sample time selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012414<b style="margin: 20px;">IOFR1</b>//   injected channel data offset register x</summary>
<ul>
<li class="content">
[0:11]<b style="margin: 20px;">JOFFSET1</b> (def=0x0)    //    Data offset for injected channel x
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012418<b style="margin: 20px;">IOFR2</b>//   injected channel data offset register x</summary>
<ul>
<li class="content">
[0:11]<b style="margin: 20px;">JOFFSET2</b> (def=0x0)    //    Data offset for injected channel x
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001241C<b style="margin: 20px;">IOFR3</b>//   injected channel data offset register x</summary>
<ul>
<li class="content">
[0:11]<b style="margin: 20px;">JOFFSET3</b> (def=0x0)    //    Data offset for injected channel x
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012420<b style="margin: 20px;">IOFR4</b>//   injected channel data offset register x</summary>
<ul>
<li class="content">
[0:11]<b style="margin: 20px;">JOFFSET4</b> (def=0x0)    //    Data offset for injected channel x
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012424<b style="margin: 20px;">WDHTR</b>//   watchdog higher threshold register</summary>
<ul>
<li class="content">
[0:11]<b style="margin: 20px;">HT</b> (def=0x0)    //    Analog watchdog higher threshold
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012428<b style="margin: 20px;">WDLTR</b>//   watchdog lower threshold register</summary>
<ul>
<li class="content">
[0:11]<b style="margin: 20px;">LT</b> (def=0x0)    //    Analog watchdog lower threshold
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001242C<b style="margin: 20px;">RSQR1</b>//   regular sequence register 1</summary>
<ul>
<li class="content">
[20:23]<b style="margin: 20px;">L</b> (def=0x0)    //    Regular channel sequence length
</li>
<li class="content">
[15:19]<b style="margin: 20px;">SQ16</b> (def=0x0)    //    16th conversion in regular sequence
</li>
<li class="content">
[10:14]<b style="margin: 20px;">SQ15</b> (def=0x0)    //    15th conversion in regular sequence
</li>
<li class="content">
[5:9]<b style="margin: 20px;">SQ14</b> (def=0x0)    //    14th conversion in regular sequence
</li>
<li class="content">
[0:4]<b style="margin: 20px;">SQ13</b> (def=0x0)    //    13th conversion in regular sequence
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012430<b style="margin: 20px;">RSQR2</b>//   regular sequence register 2</summary>
<ul>
<li class="content">
[25:29]<b style="margin: 20px;">SQ12</b> (def=0x0)    //    12th conversion in regular sequence
</li>
<li class="content">
[20:24]<b style="margin: 20px;">SQ11</b> (def=0x0)    //    11th conversion in regular sequence
</li>
<li class="content">
[15:19]<b style="margin: 20px;">SQ10</b> (def=0x0)    //    10th conversion in regular sequence
</li>
<li class="content">
[10:14]<b style="margin: 20px;">SQ9</b> (def=0x0)    //    9th conversion in regular sequence
</li>
<li class="content">
[5:9]<b style="margin: 20px;">SQ8</b> (def=0x0)    //    8th conversion in regular sequence
</li>
<li class="content">
[0:4]<b style="margin: 20px;">SQ7</b> (def=0x0)    //    7th conversion in regular sequence
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012434<b style="margin: 20px;">RSQR3__CHANNEL</b>//   regular sequence register 3;TKEY_V_CHANNEL</summary>
<ul>
<li class="content">
[25:29]<b style="margin: 20px;">SQ6</b> (def=0x0)    //    6th conversion in regular sequence
</li>
<li class="content">
[20:24]<b style="margin: 20px;">SQ5</b> (def=0x0)    //    5th conversion in regular sequence
</li>
<li class="content">
[15:19]<b style="margin: 20px;">SQ4</b> (def=0x0)    //    4th conversion in regular sequence
</li>
<li class="content">
[10:14]<b style="margin: 20px;">SQ3</b> (def=0x0)    //    3rd conversion in regular sequence
</li>
<li class="content">
[5:9]<b style="margin: 20px;">SQ2</b> (def=0x0)    //    2nd conversion in regular sequence
</li>
<li class="content">
[0:4]<b style="margin: 20px;">SQ1__CHSEL</b> (def=0x0)    //    1st conversion in regular sequence;TKDY_V channel select
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012438<b style="margin: 20px;">ISQR</b>//   injected sequence register</summary>
<ul>
<li class="content">
[20:21]<b style="margin: 20px;">JL</b> (def=0x0)    //    Injected sequence length
</li>
<li class="content">
[15:19]<b style="margin: 20px;">JSQ4</b> (def=0x0)    //    4th conversion in injected sequence
</li>
<li class="content">
[10:14]<b style="margin: 20px;">JSQ3</b> (def=0x0)    //    3rd conversion in injected sequence
</li>
<li class="content">
[5:9]<b style="margin: 20px;">JSQ2</b> (def=0x0)    //    2nd conversion in injected sequence
</li>
<li class="content">
[0:4]<b style="margin: 20px;">JSQ1</b> (def=0x0)    //    1st conversion in injected sequence
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001243C<b style="margin: 20px;">IDATAR1_CHGOFFSET</b>//   injected data register x_Charge data offset for injected channel x</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">IDATA0_7_TKCGOFFSET</b> (def=0x0)    //    Injected data_Touch key charge data offset for injected channel x
</li>
<li class="content">
[8:15]<b style="margin: 20px;">IDATA8_15</b> (def=0x0)    //    Injected data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012440<b style="margin: 20px;">IDATAR2</b>//   injected data register x</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">JDATA</b> (def=0x0)    //    Injected data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012444<b style="margin: 20px;">IDATAR3</b>//   injected data register x</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">JDATA</b> (def=0x0)    //    Injected data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012448<b style="margin: 20px;">IDATAR4</b>//   injected data register x</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">JDATA</b> (def=0x0)    //    Injected data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001244C<b style="margin: 20px;">RDATAR_DR_ACT_DCG</b>//   regular data register_start and discharge time register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">DATA0_7_TKACT_DCG</b> (def=0x0)    //    Regular data_Touch key start and discharge time register
</li>
<li class="content">
[8:15]<b style="margin: 20px;">DATA8_15</b> (def=0x0)    //    Regular data
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[34]  <b>ADC</b>    //    ADC global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40012800<b style="margin: 20px;">ADC2</b>// Analog to digital converter</summary>
<ul>
<li class="content"><details><summary>0x40012800<b style="margin: 20px;">STATR</b>//   status register</summary>
<ul>
<li class="content">
[4]<b style="margin: 20px;">STRT</b> (def=0x0)    //    Regular channel start flag
</li>
<li class="content">
[3]<b style="margin: 20px;">JSTRT</b> (def=0x0)    //    Injected channel start flag
</li>
<li class="content">
[2]<b style="margin: 20px;">JEOC</b> (def=0x0)    //    Injected channel end of conversion
</li>
<li class="content">
[1]<b style="margin: 20px;">EOC</b> (def=0x0)    //    Regular channel end of conversion
</li>
<li class="content">
[0]<b style="margin: 20px;">AWD</b> (def=0x0)    //    Analog watchdog flag
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012804<b style="margin: 20px;">CTLR1</b>//   control register 1/TKEY_V_CTLR</summary>
<ul>
<li class="content">
[27:28]<b style="margin: 20px;">PGA</b> (def=0x0)    //    ADC_PGA
</li>
<li class="content">
[26]<b style="margin: 20px;">BUFEN</b> (def=0x0)    //    TKEY_BUF_Enable
</li>
<li class="content">
[25]<b style="margin: 20px;">TKITUNE</b> (def=0x0)    //    TKEY_I enable
</li>
<li class="content">
[24]<b style="margin: 20px;">TKEYEN</b> (def=0x0)    //    TKEY enable, including TKEY_F and TKEY_V
</li>
<li class="content">
[23]<b style="margin: 20px;">AWDEN</b> (def=0x0)    //    Analog watchdog enable on regular channels
</li>
<li class="content">
[22]<b style="margin: 20px;">JAWDEN</b> (def=0x0)    //    Analog watchdog enable on injected channels
</li>
<li class="content">
[16:19]<b style="margin: 20px;">DUALMOD</b> (def=0x0)    //    Dual mode selection
</li>
<li class="content">
[13:15]<b style="margin: 20px;">DISCNUM</b> (def=0x0)    //    Discontinuous mode channel count
</li>
<li class="content">
[12]<b style="margin: 20px;">JDISCEN</b> (def=0x0)    //    Discontinuous mode on injected channels
</li>
<li class="content">
[11]<b style="margin: 20px;">DISCEN</b> (def=0x0)    //    Discontinuous mode on regular channels
</li>
<li class="content">
[10]<b style="margin: 20px;">JAUTO</b> (def=0x0)    //    Automatic injected group conversion
</li>
<li class="content">
[9]<b style="margin: 20px;">AWDSGL</b> (def=0x0)    //    Enable the watchdog on a single channel in scan mode
</li>
<li class="content">
[8]<b style="margin: 20px;">SCAN</b> (def=0x0)    //    Scan mode enable
</li>
<li class="content">
[7]<b style="margin: 20px;">JEOCIE</b> (def=0x0)    //    Interrupt enable for injected channels
</li>
<li class="content">
[6]<b style="margin: 20px;">AWDIE</b> (def=0x0)    //    Analog watchdog interrupt enable
</li>
<li class="content">
[5]<b style="margin: 20px;">EOCIE</b> (def=0x0)    //    Interrupt enable for EOC
</li>
<li class="content">
[0:4]<b style="margin: 20px;">AWDCH</b> (def=0x0)    //    Analog watchdog channel select bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012808<b style="margin: 20px;">CTLR2</b>//   control register 2</summary>
<ul>
<li class="content">
[23]<b style="margin: 20px;">TSVREFE</b> (def=0x0)    //    Temperature sensor and VREFINT enable
</li>
<li class="content">
[22]<b style="margin: 20px;">SWSTART</b> (def=0x0)    //    Start conversion of regular channels
</li>
<li class="content">
[21]<b style="margin: 20px;">JSWSTART</b> (def=0x0)    //    Start conversion of injected channels
</li>
<li class="content">
[20]<b style="margin: 20px;">EXTTRIG</b> (def=0x0)    //    External trigger conversion mode for regular channels
</li>
<li class="content">
[17:19]<b style="margin: 20px;">EXTSEL</b> (def=0x0)    //    External event select for regular group
</li>
<li class="content">
[15]<b style="margin: 20px;">JEXTTRIG</b> (def=0x0)    //    External trigger conversion mode for injected channels
</li>
<li class="content">
[12:14]<b style="margin: 20px;">JEXTSEL</b> (def=0x0)    //    External event select for injected group
</li>
<li class="content">
[11]<b style="margin: 20px;">ALIGN</b> (def=0x0)    //    Data alignment
</li>
<li class="content">
[8]<b style="margin: 20px;">DMA</b> (def=0x0)    //    Direct memory access mode
</li>
<li class="content">
[3]<b style="margin: 20px;">RSTCAL</b> (def=0x0)    //    Reset calibration
</li>
<li class="content">
[2]<b style="margin: 20px;">CAL</b> (def=0x0)    //    A/D calibration
</li>
<li class="content">
[1]<b style="margin: 20px;">CONT</b> (def=0x0)    //    Continuous conversion
</li>
<li class="content">
[0]<b style="margin: 20px;">ADON</b> (def=0x0)    //    A/D converter ON / OFF
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001280C<b style="margin: 20px;">SAMPTR1_CHARGE1</b>//   sample time register 1</summary>
<ul>
<li class="content">
[0:2]<b style="margin: 20px;">SMP10_TKCG10</b> (def=0x0)    //    Channel 10 sample time selection
</li>
<li class="content">
[3:5]<b style="margin: 20px;">SMP11_TKCG11</b> (def=0x0)    //    Channel 11 sample time selection
</li>
<li class="content">
[6:8]<b style="margin: 20px;">SMP12_TKCG12</b> (def=0x0)    //    Channel 12 sample time selection
</li>
<li class="content">
[9:11]<b style="margin: 20px;">SMP13_TKCG13</b> (def=0x0)    //    Channel 13 sample time selection
</li>
<li class="content">
[12:14]<b style="margin: 20px;">SMP14_TKCG14</b> (def=0x0)    //    Channel 14 sample time selection
</li>
<li class="content">
[15:17]<b style="margin: 20px;">SMP15_TKCG15</b> (def=0x0)    //    Channel 15 sample time selection
</li>
<li class="content">
[18:20]<b style="margin: 20px;">SMP16_TKCG16</b> (def=0x0)    //    Channel 16 sample time selection
</li>
<li class="content">
[21:23]<b style="margin: 20px;">SMP17_TKCG17</b> (def=0x0)    //    Channel 17 sample time selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012810<b style="margin: 20px;">SAMPTR2_CHARGE2</b>//   sample time register 2</summary>
<ul>
<li class="content">
[0:2]<b style="margin: 20px;">SMP0_TKCG0</b> (def=0x0)    //    Channel 0 sample time selection
</li>
<li class="content">
[3:5]<b style="margin: 20px;">SMP1_TKCG1</b> (def=0x0)    //    Channel 1 sample time selection
</li>
<li class="content">
[6:8]<b style="margin: 20px;">SMP2_TKCG2</b> (def=0x0)    //    Channel 2 sample time selection
</li>
<li class="content">
[9:11]<b style="margin: 20px;">SMP3_TKCG3</b> (def=0x0)    //    Channel 3 sample time selection
</li>
<li class="content">
[12:14]<b style="margin: 20px;">SMP4_TKCG4</b> (def=0x0)    //    Channel 4 sample time selection
</li>
<li class="content">
[15:17]<b style="margin: 20px;">SMP5_TKCG5</b> (def=0x0)    //    Channel 5 sample time selection
</li>
<li class="content">
[18:20]<b style="margin: 20px;">SMP6_TKCG6</b> (def=0x0)    //    Channel 6 sample time selection
</li>
<li class="content">
[21:23]<b style="margin: 20px;">SMP7_TKCG7</b> (def=0x0)    //    Channel 7 sample time selection
</li>
<li class="content">
[24:26]<b style="margin: 20px;">SMP8_TKCG8</b> (def=0x0)    //    Channel 8 sample time selection
</li>
<li class="content">
[27:29]<b style="margin: 20px;">SMP9_TKCG9</b> (def=0x0)    //    Channel 9 sample time selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012814<b style="margin: 20px;">IOFR1</b>//   injected channel data offset register x</summary>
<ul>
<li class="content">
[0:11]<b style="margin: 20px;">JOFFSET1</b> (def=0x0)    //    Data offset for injected channel x
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012818<b style="margin: 20px;">IOFR2</b>//   injected channel data offset register x</summary>
<ul>
<li class="content">
[0:11]<b style="margin: 20px;">JOFFSET2</b> (def=0x0)    //    Data offset for injected channel x
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001281C<b style="margin: 20px;">IOFR3</b>//   injected channel data offset register x</summary>
<ul>
<li class="content">
[0:11]<b style="margin: 20px;">JOFFSET3</b> (def=0x0)    //    Data offset for injected channel x
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012820<b style="margin: 20px;">IOFR4</b>//   injected channel data offset register x</summary>
<ul>
<li class="content">
[0:11]<b style="margin: 20px;">JOFFSET4</b> (def=0x0)    //    Data offset for injected channel x
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012824<b style="margin: 20px;">WDHTR</b>//   watchdog higher threshold register</summary>
<ul>
<li class="content">
[0:11]<b style="margin: 20px;">HT</b> (def=0x0)    //    Analog watchdog higher threshold
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012828<b style="margin: 20px;">WDLTR</b>//   watchdog lower threshold register</summary>
<ul>
<li class="content">
[0:11]<b style="margin: 20px;">LT</b> (def=0x0)    //    Analog watchdog lower threshold
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001282C<b style="margin: 20px;">RSQR1</b>//   regular sequence register 1</summary>
<ul>
<li class="content">
[20:23]<b style="margin: 20px;">L</b> (def=0x0)    //    Regular channel sequence length
</li>
<li class="content">
[15:19]<b style="margin: 20px;">SQ16</b> (def=0x0)    //    16th conversion in regular sequence
</li>
<li class="content">
[10:14]<b style="margin: 20px;">SQ15</b> (def=0x0)    //    15th conversion in regular sequence
</li>
<li class="content">
[5:9]<b style="margin: 20px;">SQ14</b> (def=0x0)    //    14th conversion in regular sequence
</li>
<li class="content">
[0:4]<b style="margin: 20px;">SQ13</b> (def=0x0)    //    13th conversion in regular sequence
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012830<b style="margin: 20px;">RSQR2</b>//   regular sequence register 2</summary>
<ul>
<li class="content">
[25:29]<b style="margin: 20px;">SQ12</b> (def=0x0)    //    12th conversion in regular sequence
</li>
<li class="content">
[20:24]<b style="margin: 20px;">SQ11</b> (def=0x0)    //    11th conversion in regular sequence
</li>
<li class="content">
[15:19]<b style="margin: 20px;">SQ10</b> (def=0x0)    //    10th conversion in regular sequence
</li>
<li class="content">
[10:14]<b style="margin: 20px;">SQ9</b> (def=0x0)    //    9th conversion in regular sequence
</li>
<li class="content">
[5:9]<b style="margin: 20px;">SQ8</b> (def=0x0)    //    8th conversion in regular sequence
</li>
<li class="content">
[0:4]<b style="margin: 20px;">SQ7</b> (def=0x0)    //    7th conversion in regular sequence
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012834<b style="margin: 20px;">RSQR3__CHANNEL</b>//   regular sequence register 3;TKEY_V_CHANNEL</summary>
<ul>
<li class="content">
[25:29]<b style="margin: 20px;">SQ6</b> (def=0x0)    //    6th conversion in regular sequence
</li>
<li class="content">
[20:24]<b style="margin: 20px;">SQ5</b> (def=0x0)    //    5th conversion in regular sequence
</li>
<li class="content">
[15:19]<b style="margin: 20px;">SQ4</b> (def=0x0)    //    4th conversion in regular sequence
</li>
<li class="content">
[10:14]<b style="margin: 20px;">SQ3</b> (def=0x0)    //    3rd conversion in regular sequence
</li>
<li class="content">
[5:9]<b style="margin: 20px;">SQ2</b> (def=0x0)    //    2nd conversion in regular sequence
</li>
<li class="content">
[0:4]<b style="margin: 20px;">SQ1__CHSEL</b> (def=0x0)    //    1st conversion in regular sequence;TKDY_V channel select
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012838<b style="margin: 20px;">ISQR</b>//   injected sequence register</summary>
<ul>
<li class="content">
[20:21]<b style="margin: 20px;">JL</b> (def=0x0)    //    Injected sequence length
</li>
<li class="content">
[15:19]<b style="margin: 20px;">JSQ4</b> (def=0x0)    //    4th conversion in injected sequence
</li>
<li class="content">
[10:14]<b style="margin: 20px;">JSQ3</b> (def=0x0)    //    3rd conversion in injected sequence
</li>
<li class="content">
[5:9]<b style="margin: 20px;">JSQ2</b> (def=0x0)    //    2nd conversion in injected sequence
</li>
<li class="content">
[0:4]<b style="margin: 20px;">JSQ1</b> (def=0x0)    //    1st conversion in injected sequence
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001283C<b style="margin: 20px;">IDATAR1_CHGOFFSET</b>//   injected data register x_Charge data offset for injected channel x</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">IDATA0_7_TKCGOFFSET</b> (def=0x0)    //    Injected data_Touch key charge data offset for injected channel x
</li>
<li class="content">
[8:15]<b style="margin: 20px;">IDATA8_15</b> (def=0x0)    //    Injected data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012840<b style="margin: 20px;">IDATAR2</b>//   injected data register x</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">JDATA</b> (def=0x0)    //    Injected data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012844<b style="margin: 20px;">IDATAR3</b>//   injected data register x</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">JDATA</b> (def=0x0)    //    Injected data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012848<b style="margin: 20px;">IDATAR4</b>//   injected data register x</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">JDATA</b> (def=0x0)    //    Injected data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001284C<b style="margin: 20px;">RDATAR_DR_ACT_DCG</b>//   regular data register_start and discharge time register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">DATA0_7_TKACT_DCG</b> (def=0x0)    //    Regular data_Touch key start and discharge time register
</li>
<li class="content">
[8:15]<b style="margin: 20px;">DATA8_15</b> (def=0x0)    //    Regular data
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000D000<b style="margin: 20px;">DBG</b>// Debug support</summary>
<ul>
<li class="content"><details><summary>0xE000D000<b style="margin: 20px;">CFGR1</b>//   DBGMCU_CFGR1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">DEG_IWDG</b> (def=0x0)    //    DEG_IWDG
</li>
<li class="content">
[1]<b style="margin: 20px;">DEG_WWDG</b> (def=0x0)    //    DEG_WWDG
</li>
<li class="content">
[2]<b style="margin: 20px;">DEG_I2C1</b> (def=0x0)    //    DEG_I2C1
</li>
<li class="content">
[3]<b style="margin: 20px;">DEG_I2C2</b> (def=0x0)    //    DEG_I2C2
</li>
<li class="content">
[4]<b style="margin: 20px;">DEG_TIM1</b> (def=0x0)    //    DEG_TIM1
</li>
<li class="content">
[5]<b style="margin: 20px;">DEG_TIM2</b> (def=0x0)    //    DEG_TIM2
</li>
<li class="content">
[6]<b style="margin: 20px;">DEG_TIM3</b> (def=0x0)    //    DEG_TIM3
</li>
<li class="content">
[7]<b style="margin: 20px;">DEG_TIM4</b> (def=0x0)    //    DEG_TIM4
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000D004<b style="margin: 20px;">CFGR2</b>//   DBGMCU_CFGR2</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">DBG_SLEEP</b> (def=0x0)    //    DBG_SLEEP
</li>
<li class="content">
[1]<b style="margin: 20px;">DBG_STOP</b> (def=0x0)    //    DBG_STOP
</li>
<li class="content">
[2]<b style="margin: 20px;">DBG_STANDBY</b> (def=0x0)    //    DBG_STANDBY
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40023400<b style="margin: 20px;">USBHD</b>// USB register</summary>
<ul>
<li class="content"><details><summary>0x40023400<b style="margin: 20px;">USB_CTRL</b>//   USB base control</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">RB_UC_DMA_EN</b> (def=0x0)    //    DMA enable and DMA interrupt enable for USB
</li>
<li class="content">
[1]<b style="margin: 20px;">RB_UC_CLR_ALL</b> (def=0x1)    //    force clear FIFO and count of USB
</li>
<li class="content">
[2]<b style="margin: 20px;">RB_UC_RESET_SIE</b> (def=0x1)    //    force reset USB SIE, need software clear
</li>
<li class="content">
[3]<b style="margin: 20px;">RB_UC_INT_BUSY</b> (def=0x0)    //    enable automatic responding busy for device mode or automatic pause for host mode during interrupt 
</li>
<li class="content">
[4]<b style="margin: 20px;">RB_UC_DEV_PU_EN</b> (def=0x0)    //    USB device enable and internal pullup resistance enable
</li>
<li class="content">
[5:6]<b style="margin: 20px;">RB_UC_SPEED_TYPE</b> (def=0x0)    //    enable USB low speed: 00=full speed, 01=high speed, 10 =low speed
</li>
<li class="content">
[7]<b style="margin: 20px;">RB_UC_HOST_MODE</b> (def=0x0)    //    enable USB host mode: 0=device mode, 1=host mode
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40023401<b style="margin: 20px;">UHOST_CTRL</b>//   USB HOST control</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">bUH_TX_BUS_RESET</b> (def=0x0)    //    USB host bus reset status
</li>
<li class="content">
[1]<b style="margin: 20px;">bUH_TX_BUS_SUSPEND</b> (def=0x0)    //    the host sends hang sigal
</li>
<li class="content">
[2]<b style="margin: 20px;">bUH_TX_BUS_RESUME</b> (def=0x0)    //    host wake up device
</li>
<li class="content">
[3]<b style="margin: 20px;">bUH_REMOTE_WKUP</b> (def=0x0)    //    the remoke wake-up
</li>
<li class="content">
[4]<b style="margin: 20px;">bUH_PHY_SUSPENDM</b> (def=0x0)    //    USB-PHY thesuspended state the internal USB-PLL is turned off
</li>
<li class="content">
[6]<b style="margin: 20px;">bUH_SOF_FREE</b> (def=0x0)    //    the bus is idle 
</li>
<li class="content">
[7]<b style="margin: 20px;">bUH_SOF_EN</b> (def=0x0)    //    automatically generate the SOF packet enabling control bit 
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40023402<b style="margin: 20px;">USB_INT_EN</b>//   USB interrupt enable</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">RB_UIE_BUS_RST__RB_UIE_DETECT</b> (def=0x0)    //    enable interrupt for USB bus reset event for USB device mode;enable interrupt for USB device detect
</li>
<li class="content">
[1]<b style="margin: 20px;">RB_UIE_TRANSFER</b> (def=0x0)    //    enable interrupt for USB transfer completion
</li>
<li class="content">
[2]<b style="margin: 20px;">RB_UIE_SUSPEND</b> (def=0x0)    //    enable interrupt for USB suspend or resume event
</li>
<li class="content">
[3]<b style="margin: 20px;">RB_UIE_SOF_ACT</b> (def=0x0)    //    indicate host SOF timer action status for USB host
</li>
<li class="content">
[4]<b style="margin: 20px;">RB_UIE_FIFO_OV</b> (def=0x0)    //    enable interrupt for FIFO overflow
</li>
<li class="content">
[5]<b style="margin: 20px;">RB_UIE_SETUP_ACT</b> (def=0x0)    //    indicate host SETUP timer action status for USB host
</li>
<li class="content">
[6]<b style="margin: 20px;">RB_UIE_ISO_ACT</b> (def=0x0)    //    enable interrupt for NAK responded for USB device mode
</li>
<li class="content">
[7]<b style="margin: 20px;">RB_UIE_DEV_NAK</b> (def=0x0)    //    enable interrupt for NAK responded for USB device mode
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40023403<b style="margin: 20px;">USB_DEV_AD</b>//   USB device address</summary>
<ul>
<li class="content">
[0:6]<b style="margin: 20px;">MASK_USB_ADDR</b> (def=0x0)    //    bit mask for USB device address
</li>
<li class="content">
[7]<b style="margin: 20px;">RB_UDA_GP_BIT</b> (def=0x0)    //    general purpose bit
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40023404<b style="margin: 20px;">USB_FRAME_NO</b>//   USB_FRAME_NO</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">USB_FRAME_NO</b> (def=0x0)    //    USB_FRAME_NO
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40023406<b style="margin: 20px;">USB_USB_SUSPEND</b>//   indicate USB suspend status</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">USB_SYS_MOD</b> (def=0x0)    //    USB_SYS_MOD
</li>
<li class="content">
[2]<b style="margin: 20px;">USB_WAKEUP</b> (def=0x0)    //    remote resume
</li>
<li class="content">
[4:5]<b style="margin: 20px;">USB_LINESTATE</b> (def=0x0)    //    USB_LINESTATE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40023408<b style="margin: 20px;">USB_SPEED_TYPE</b>//   USB_SPEED_TYPE</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">USB_SPEED_TYPE</b> (def=0x0)    //    USB_SPEED_TYPE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40023409<b style="margin: 20px;">USB_MIS_ST</b>//   USB miscellaneous status</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">RB_UMS_SPLIT_CAN</b> (def=0x0)    //    RO, indicate device attached status on USB host
</li>
<li class="content">
[1]<b style="margin: 20px;">RB_UMS_ATTACH</b> (def=0x0)    //    RO, indicate UDM level saved at device attached to USB host
</li>
<li class="content">
[2]<b style="margin: 20px;">RB_UMS_SUSPEND</b> (def=0x0)    //    RO, indicate USB suspend status
</li>
<li class="content">
[3]<b style="margin: 20px;">RB_UMS_BUS_RESET</b> (def=0x0)    //    RO, indicate USB bus reset status
</li>
<li class="content">
[4]<b style="margin: 20px;">RB_UMS_R_FIFO_RDY</b> (def=0x0)    //    RO, indicate USB receiving FIFO ready status (not empty)
</li>
<li class="content">
[5]<b style="margin: 20px;">RB_UMS_SIE_FREE</b> (def=0x0)    //    RO, indicate USB SIE free status
</li>
<li class="content">
[6]<b style="margin: 20px;">RB_UMS_SOF_ACT</b> (def=0x0)    //    RO, indicate host SOF timer action status for USB host
</li>
<li class="content">
[7]<b style="margin: 20px;">RB_UMS_SOF_PRES</b> (def=0x0)    //    RO, indicate host SOF timer presage status
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002340A<b style="margin: 20px;">USB_INT_FG</b>//   USB interrupt flag</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">RB_UIF_BUS_RST</b> (def=0x0)    //    RB_UIF_BUS_RST
</li>
<li class="content">
[1]<b style="margin: 20px;">RB_UIF_TRANSFER</b> (def=0x0)    //    USB transfer completion interrupt flag, direct bit address clear or write 1 to clear
</li>
<li class="content">
[2]<b style="margin: 20px;">RB_UIF_SUSPEND</b> (def=0x0)    //    USB suspend or resume event interrupt flag, direct bit address clear or write 1 to clear
</li>
<li class="content">
[3]<b style="margin: 20px;">RB_UIF_HST_SOF</b> (def=0x0)    //    host SOF timer interrupt flag for USB host, direct bit address clear or write 1 to clear
</li>
<li class="content">
[4]<b style="margin: 20px;">RB_UIF_FIFO_OV</b> (def=0x0)    //    FIFO overflow interrupt flag for USB, direct bit address clear or write 1 to clear
</li>
<li class="content">
[5]<b style="margin: 20px;">RB_U_SETUP_ACT</b> (def=0x1)    //    USB_SETUP_ACT
</li>
<li class="content">
[6]<b style="margin: 20px;">UIF_ISO_ACT</b> (def=0x0)    //    UIF_ISO_ACT
</li>
<li class="content">
[7]<b style="margin: 20px;">RB_U_IS_NAK</b> (def=0x0)    //    RO, indicate current USB transfer is NAK received
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002340B<b style="margin: 20px;">USB_INT_ST</b>//   USB interrupt status</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">MASK_UIS_H_RES__MASK_UIS_ENDP</b> (def=0x0)    //    RO, bit mask of current transfer handshake response for USB host mode: 0000=no response, time out f
</li>
<li class="content">
[4:5]<b style="margin: 20px;">MASK_UIS_TOKEN</b> (def=0x0)    //    RO, bit mask of current token PID code received for USB device mode
</li>
<li class="content">
[6]<b style="margin: 20px;">RB_UIS_TOG_OK</b> (def=0x0)    //    RO, indicate current USB transfer toggle is OK
</li>
<li class="content">
[7]<b style="margin: 20px;">RB_UIS_IS_NAK</b> (def=0x0)    //    RO, indicate current USB transfer is NAK received for USB device mode
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002340C<b style="margin: 20px;">USB_RX_LEN</b>//   USB receiving length</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">R16_USB_RX_LEN</b> (def=0x0)    //    length of received bytes
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40023410<b style="margin: 20px;">UEP_CONFIG</b>//   USB endpoint configuration</summary>
<ul>
<li class="content">
[17:31]<b style="margin: 20px;">bUEP_R_EN__UH_EP_MOD</b> (def=0x0)    //    endpoint RX enable/bUH_TX_EN
</li>
<li class="content">
[1:15]<b style="margin: 20px;">bUEP_T_EN_bUH_TX_EN</b> (def=0x0)    //    endpoint TX enable/bUH_TX_EN
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40023414<b style="margin: 20px;">UEP_TYPE</b>//   USB endpoint type</summary>
<ul>
<li class="content">
[17:31]<b style="margin: 20px;">bUEP_R_TYPE</b> (def=0x0)    //    endpoint RX type
</li>
<li class="content">
[1:15]<b style="margin: 20px;">bUEP_T_TYPE</b> (def=0x0)    //    endpoint TX type
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40023418<b style="margin: 20px;">UEP_BUF_MOD</b>//   USB endpoint buffer mode</summary>
<ul>
<li class="content">
[16:31]<b style="margin: 20px;">bUEP_ISO_BUF_MOD</b> (def=0x0)    //    buffer mode of USB endpoint
</li>
<li class="content">
[0:15]<b style="margin: 20px;">bUEP_BUF_MOD</b> (def=0x0)    //    buffer mode of USB endpoint
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002341C<b style="margin: 20px;">UEP0_DMA</b>//   B endpoint 0 DMA buffer address</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">UEP0_DMA</b> (def=0x0)    //     endpoint 0 DMA buffer address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40023420<b style="margin: 20px;">UEP1_RX_DMA</b>//   endpoint 1 DMA RX buffer address</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">UEP1_RX_DMA</b> (def=0x0)    //     endpoint 1 DMA buffer address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40023424<b style="margin: 20px;">UEP2_RX_DMA__UH_RX_DMA</b>//   endpoint 2 DMA RX buffer address/UH_RX_DMA</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">UEP2_RX_DMA__UH_RX_DMA</b> (def=0x0)    //     endpoint 2 DMA buffer address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40023428<b style="margin: 20px;">UEP3_RX_DMA</b>//   endpoint 3 DMA RX buffer address</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">UEP3_RX_DMA</b> (def=0x0)    //     endpoint 3 DMA buffer address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002342C<b style="margin: 20px;">UEP4_RX_DMA</b>//   endpoint 4 DMA RX buffer address</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">UEP4_RX_DMA</b> (def=0x0)    //     endpoint 4 DMA buffer address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40023430<b style="margin: 20px;">UEP5_RX_DMA</b>//   endpoint 5 DMA RX buffer address</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">UEP5_DMA</b> (def=0x0)    //     endpoint 5 DMA buffer address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40023434<b style="margin: 20px;">UEP6_RX_DMA</b>//   endpoint 6 DMA RX buffer address</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">UEP6_RX_DMA</b> (def=0x0)    //     endpoint 6 DMA buffer address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40023438<b style="margin: 20px;">UEP7_RX_DMA</b>//   endpoint 7 DMA RX buffer address</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">UEP7_RX_DMA</b> (def=0x0)    //     endpoint 7 DMA buffer address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002343C<b style="margin: 20px;">UEP8_RX_DMA</b>//   endpoint 8 DMA RX buffer address</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">UEP8_RX_DMA</b> (def=0x0)    //     endpoint 8 DMA buffer address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40023440<b style="margin: 20px;">UEP9_RX_DMA</b>//   endpoint 9 DMA RX buffer address</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">UEP9_RX_DMA</b> (def=0x0)    //     endpoint 9 DMA buffer address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40023444<b style="margin: 20px;">UEP10_RX_DMA</b>//   endpoint 10 DMA RX buffer address</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">UEP10_RX_DMA</b> (def=0x0)    //     endpoint 10 DMA buffer address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40023448<b style="margin: 20px;">UEP11_RX_DMA</b>//   endpoint 11 DMA RX buffer address</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">UEP11_RX_DMA</b> (def=0x0)    //     endpoint 11 DMA buffer address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002344C<b style="margin: 20px;">UEP12_RX_DMA</b>//   endpoint 12 DMA RX buffer address</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">UEP12_RX_DMA</b> (def=0x0)    //     endpoint 12 DMA buffer address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40023450<b style="margin: 20px;">UEP13_RX_DMA</b>//   endpoint 13 DMA RX buffer address</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">UEP13_RX_DMA</b> (def=0x0)    //     endpoint 13 DMA buffer address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40023454<b style="margin: 20px;">UEP14_RX_DMA</b>//   endpoint 14 DMA RX buffer address</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">UEP14_RX_DMA</b> (def=0x0)    //     endpoint 14 DMA buffer address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40023458<b style="margin: 20px;">UEP15_RX_DMA</b>//   endpoint 15 DMA RX buffer address</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">UEP15_RX_DMA</b> (def=0x0)    //     endpoint 15 DMA buffer address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002345C<b style="margin: 20px;">UEP1_TX_DMA</b>//   endpoint 1 DMA TX buffer address</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">UEP1_TX_DMA</b> (def=0x0)    //     endpoint 1 DMA buffer address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40023460<b style="margin: 20px;">UEP2_TX_DMA</b>//   endpoint 2 DMA TX buffer address</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">UEP2_TX_DMA</b> (def=0x0)    //     endpoint 2 DMA buffer address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40023464<b style="margin: 20px;">UEP3_TX_DMA__UH_TX_DMA</b>//   endpoint 3 DMA TX buffer address</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">UEP3_TX_DMA__UH_TX_DMA</b> (def=0x0)    //     endpoint 3 DMA buffer address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40023468<b style="margin: 20px;">UEP4_TX_DMA</b>//   endpoint 4 DMA TX buffer address</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">UEP4_TX_DMA</b> (def=0x0)    //     endpoint 4 DMA buffer address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002346C<b style="margin: 20px;">UEP5_TX_DMA</b>//   endpoint 5 DMA TX buffer address</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">UEP5_TX_DMA</b> (def=0x0)    //     endpoint 5 DMA buffer address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40023470<b style="margin: 20px;">UEP6_TX_DMA</b>//   endpoint 6 DMA TX buffer address</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">UEP6_TX_DMA</b> (def=0x0)    //     endpoint 6 DMA buffer address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40023474<b style="margin: 20px;">UEP7_TX_DMA</b>//   endpoint 7 DMA TX buffer address</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">UEP7_TX_DMA</b> (def=0x0)    //     endpoint 7 DMA buffer address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40023478<b style="margin: 20px;">UEP8_TX_DMA</b>//   endpoint 8 DMA TX buffer address</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">UEP8_TX_DMA</b> (def=0x0)    //     endpoint 8 DMA buffer address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002347C<b style="margin: 20px;">UEP9_TX_DMA</b>//   endpoint 9 DMA TX buffer address</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">UEP9_TX_DMA</b> (def=0x0)    //     endpoint 9 DMA buffer address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40023480<b style="margin: 20px;">UEP10_TX_DMA</b>//   endpoint 10 DMA TX buffer address</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">UEP10_TX_DMA</b> (def=0x0)    //     endpoint 10 DMA buffer address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40023484<b style="margin: 20px;">UEP11_TX_DMA</b>//   endpoint 11 DMA TX buffer address</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">UEP11_TX_DMA</b> (def=0x0)    //     endpoint 11 DMA buffer address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40023488<b style="margin: 20px;">UEP12_TX_DMA____UH_SPLIT_DATA</b>//   endpoint 12 DMA TX buffer address</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">UEP12_TX_DMA___UH_SPLIT_DATA</b> (def=0x0)    //     endpoint 12 DMA buffer address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002348C<b style="margin: 20px;">UEP13_TX_DMA</b>//   endpoint 13 DMA TX buffer address</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">UEP13_TX_DMA</b> (def=0x0)    //     endpoint 13 DMA buffer address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40023490<b style="margin: 20px;">UEP14_TX_DMA</b>//   endpoint 14 DMA TX buffer address</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">UEP14_TX_DMA</b> (def=0x0)    //     endpoint 14 DMA buffer address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40023494<b style="margin: 20px;">UEP15_TX_DMA</b>//   endpoint 15 DMA TX buffer address</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">UEP15_TX_DMA</b> (def=0x0)    //     endpoint 15 DMA buffer address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40023498<b style="margin: 20px;">UEP0_MAX_LEN</b>//   endpoint 0 max acceptable length</summary>
<ul>
<li class="content">
[0:10]<b style="margin: 20px;">UEP0_MAX_LEN</b> (def=0x0)    //     endpoint 0 max acceptable length
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002349C<b style="margin: 20px;">UEP1_MAX_LEN</b>//   endpoint 1 max acceptable length</summary>
<ul>
<li class="content">
[0:10]<b style="margin: 20px;">UEP1_MAX_LEN</b> (def=0x0)    //     endpoint 1 max acceptable length
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400234A0<b style="margin: 20px;">UEP2_MAX_LEN__UH_RX_MAX_LEN</b>//   endpoint 2 max acceptable length</summary>
<ul>
<li class="content">
[0:10]<b style="margin: 20px;">UEP2_MAX_LEN__UH_RX_MAX_LEN</b> (def=0x0)    //     endpoint 2 max acceptable length
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400234A4<b style="margin: 20px;">UEP3_MAX_LEN</b>//   endpoint 3 MAX_LEN TX </summary>
<ul>
<li class="content">
[0:10]<b style="margin: 20px;">UEP3_MAX_LEN</b> (def=0x0)    //     endpoint 3 max acceptable length
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400234A8<b style="margin: 20px;">UEP4_MAX_LEN</b>//   endpoint 4 max acceptable length </summary>
<ul>
<li class="content">
[0:10]<b style="margin: 20px;">UEP4_MAX_LEN</b> (def=0x0)    //     endpoint 4 max acceptable length
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400234AC<b style="margin: 20px;">UEP5_MAX_LEN</b>//   endpoint 5 max acceptable length</summary>
<ul>
<li class="content">
[0:10]<b style="margin: 20px;">UEP5_MAX_LEN</b> (def=0x0)    //     endpoint 5 max acceptable length
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400234B0<b style="margin: 20px;">UEP6_MAX_LEN</b>//   endpoint 6 max acceptable length</summary>
<ul>
<li class="content">
[0:10]<b style="margin: 20px;">UEP6_MAX_LEN</b> (def=0x0)    //     endpoint 6 max acceptable length
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400234B4<b style="margin: 20px;">UEP7_MAX_LEN</b>//   endpoint 7 max acceptable length</summary>
<ul>
<li class="content">
[0:10]<b style="margin: 20px;">UEP7_MAX_LEN</b> (def=0x0)    //     endpoint 7 max acceptable length
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400234B8<b style="margin: 20px;">UEP8_MAX_LEN</b>//   endpoint 8 max acceptable length</summary>
<ul>
<li class="content">
[0:10]<b style="margin: 20px;">UEP8_MAX_LEN</b> (def=0x0)    //     endpoint 8 max acceptable length
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400234BC<b style="margin: 20px;">UEP9_MAX_LEN</b>//   endpoint 9 max acceptable length</summary>
<ul>
<li class="content">
[0:10]<b style="margin: 20px;">UEP9_MAX_LEN</b> (def=0x0)    //     endpoint 9 max acceptable length
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400234C0<b style="margin: 20px;">UEP10_MAX_LEN</b>//   endpoint 10 max acceptable length</summary>
<ul>
<li class="content">
[0:10]<b style="margin: 20px;">UEP10_MAX_LEN</b> (def=0x0)    //     endpoint 10 max acceptable length
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400234C4<b style="margin: 20px;">UEP11_MAX_LEN</b>//   endpoint 11 max acceptable length</summary>
<ul>
<li class="content">
[0:10]<b style="margin: 20px;">UEP11_MAX_LEN</b> (def=0x0)    //     endpoint 11 max acceptable length
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400234C8<b style="margin: 20px;">UEP12_MAX_LEN</b>//   endpoint 12 max acceptable length</summary>
<ul>
<li class="content">
[0:10]<b style="margin: 20px;">UEP12_MAX_LEN</b> (def=0x0)    //     endpoint 12 max acceptable length
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400234CC<b style="margin: 20px;">UEP13_MAX_LEN</b>//   endpoint 13 max acceptable length</summary>
<ul>
<li class="content">
[0:10]<b style="margin: 20px;">UEP13_MAX_LEN</b> (def=0x0)    //     endpoint 13 max acceptable length
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400234D0<b style="margin: 20px;">UEP14_MAX_LEN</b>//   endpoint 14 max acceptable length</summary>
<ul>
<li class="content">
[0:10]<b style="margin: 20px;">UEP14_MAX_LEN</b> (def=0x0)    //     endpoint 14 max acceptable length
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400234D4<b style="margin: 20px;">UEP15_MAX_LEN</b>//   endpoint 15 max acceptable length</summary>
<ul>
<li class="content">
[0:10]<b style="margin: 20px;">UEP15_MAX_LEN</b> (def=0x0)    //     endpoint 15 max acceptable length
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400234D8<b style="margin: 20px;">UEP0_T_LEN</b>//   endpoint 0 send the length</summary>
<ul>
<li class="content">
[0:10]<b style="margin: 20px;">UEP0_T_LEN</b> (def=0x0)    //     endpoint 0 send the length
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400234DA<b style="margin: 20px;">UEP0_T_CTRL</b>//   endpoint 0 send control</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">MASK_UEP_T_RES</b> (def=0x0)    //     endpoint 0 control of the send response to IN transactions
</li>
<li class="content">
[3:4]<b style="margin: 20px;">MASK_UEP_T_TOG</b> (def=0x0)    //     endpoint 0 synchronous trigger bit for the sender to prepare
</li>
<li class="content">
[5]<b style="margin: 20px;">bUEP_T_TOG_AUTO</b> (def=0x0)    //     endpoint 0 synchronous trigger bit automatic filp enables the control bit
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400234DB<b style="margin: 20px;">UEP0_R_CTRL</b>//   endpoint 0 send control</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">MASK_UEP_R_RES</b> (def=0x0)    //     endpoint 0 control of the accept response to OUT transactions
</li>
<li class="content">
[3:4]<b style="margin: 20px;">MASK_UEP_R_TOG</b> (def=0x0)    //     endpoint 0 synchronous trigger bit for the accept to prepare
</li>
<li class="content">
[5]<b style="margin: 20px;">bUEP_R_TOG_AUTO</b> (def=0x0)    //     endpoint 0 synchronous trigger bit automatic filp enables the control bit
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400234DC<b style="margin: 20px;">UEP1_T_LEN</b>//   endpoint 1 send the length</summary>
<ul>
<li class="content">
[0:10]<b style="margin: 20px;">UEP1_T_LEN</b> (def=0x0)    //     endpoint 1 send the length
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400234DE<b style="margin: 20px;">UEP1_T_CTRL</b>//   endpoint 1 send control</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">MASK_UEP_T_RES</b> (def=0x0)    //     endpoint 1 control of the send response to IN transactions
</li>
<li class="content">
[3:4]<b style="margin: 20px;">MASK_UEP_T_TOG</b> (def=0x0)    //     endpoint 1 synchronous trigger bit for the sender to prepare
</li>
<li class="content">
[5]<b style="margin: 20px;">bUEP_T_TOG_AUTO</b> (def=0x0)    //     endpoint 1 synchronous trigger bit automatic filp enables the control bit
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400234DF<b style="margin: 20px;">UEP1_R_CTRL</b>//   endpoint 1 send control</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">MASK_UEP_R_RES</b> (def=0x0)    //     endpoint 1 control of the accept response to OUT transactions
</li>
<li class="content">
[3:4]<b style="margin: 20px;">MASK_UEP_R_TOG</b> (def=0x0)    //     endpoint 1 synchronous trigger bit for the accept to prepare
</li>
<li class="content">
[5]<b style="margin: 20px;">bUEP_R_TOG_AUTO</b> (def=0x0)    //     endpoint 1 synchronous trigger bit automatic filp enables the control bit
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400234E0<b style="margin: 20px;">UEP2_T_LEN__UH_EP_PID</b>//   endpoint 2 send the length</summary>
<ul>
<li class="content">
[0:10]<b style="margin: 20px;">UEP2_T_LEN__MASK_UH_ENDP__MASK_UH_TOKEN</b> (def=0x0)    //     endpoint 2 send the length
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400234E2<b style="margin: 20px;">UEP2_T_CTRL</b>//   endpoint 2 send control</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">MASK_UEP_T_RES</b> (def=0x0)    //     endpoint 2 control of the send response to IN transactions
</li>
<li class="content">
[3:4]<b style="margin: 20px;">MASK_UEP_T_TOG</b> (def=0x0)    //     endpoint 2 synchronous trigger bit for the sender to prepare
</li>
<li class="content">
[5]<b style="margin: 20px;">bUEP_T_TOG_AUTO</b> (def=0x0)    //     endpoint 2 synchronous trigger bit automatic filp enables the control bit
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400234E3<b style="margin: 20px;">UEP2_R_CTRL__UH_RX_CTRL</b>//   endpoint 2 send control</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">MASK_UEP_R_RES__MASK_UH_R_RES</b> (def=0x0)    //     endpoint 2 control of the accept response to OUT transactions
</li>
<li class="content">
[2]<b style="margin: 20px;">bUH_R_RES_NO</b> (def=0x0)    //     bUH_R_RES_NO
</li>
<li class="content">
[3:4]<b style="margin: 20px;">MASK_UEP_R_TOG__MASK_UH_R_TOG</b> (def=0x0)    //     endpoint 2 synchronous trigger bit for the accept to prepare
</li>
<li class="content">
[5]<b style="margin: 20px;">bUEP_R_TOG_AUTO__bUH_R_AUTO_TOG</b> (def=0x0)    //     endpoint 2 synchronous trigger bit automatic filp enables the control bit
</li>
<li class="content">
[6]<b style="margin: 20px;">bUH_R_DATA_NO</b> (def=0x0)    //     bUH_R_DATA_NO
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400234E4<b style="margin: 20px;">UEP3_T_LEN___UH_TX_LEN_H</b>//   endpoint 3 send the length</summary>
<ul>
<li class="content">
[0:10]<b style="margin: 20px;">UEP3_T_LEN___UH_TX_LEN_H</b> (def=0x0)    //     endpoint 3 send the length
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400234E6<b style="margin: 20px;">UEP3_T_CTRL___UH_TX_CTRL</b>//   endpoint 3 send control</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">MASK_UEP_T_RES_____MASK_UH_T_RES</b> (def=0x0)    //     endpoint 3 control of the send response to IN transactions
</li>
<li class="content">
[2]<b style="margin: 20px;">bUH_T_RES_NO</b> (def=0x0)    //    bUH_T_RES_NO
</li>
<li class="content">
[3:4]<b style="margin: 20px;">MASK_UEP_T_TOG____MASK_UH_T_TOG</b> (def=0x0)    //     endpoint 3 synchronous trigger bit for the sender to prepare
</li>
<li class="content">
[5]<b style="margin: 20px;">bUEP_T_TOG_AUTO____bUH_T_AUTO_TOG</b> (def=0x0)    //     endpoint 3 synchronous trigger bit automatic filp enables the control bit
</li>
<li class="content">
[6]<b style="margin: 20px;">bUH_T_DATA_NO</b> (def=0x0)    //     bUH_T_DATA_NO
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400234E7<b style="margin: 20px;">UEP3_R_CTRL</b>//   endpoint 3 send control</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">MASK_UEP_R_RES</b> (def=0x0)    //     endpoint 3 control of the accept response to OUT transactions
</li>
<li class="content">
[3:4]<b style="margin: 20px;">MASK_UEP_R_TOG</b> (def=0x0)    //     endpoint 3 synchronous trigger bit for the accept to prepare
</li>
<li class="content">
[5]<b style="margin: 20px;">bUEP_R_TOG_AUTO</b> (def=0x0)    //     endpoint 3 synchronous trigger bit automatic filp enables the control bit
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400234E8<b style="margin: 20px;">UEP4_T_LEN</b>//   endpoint 4 send the length</summary>
<ul>
<li class="content">
[0:10]<b style="margin: 20px;">UEP4_T_LEN</b> (def=0x0)    //     endpoint 0 send the length
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400234EA<b style="margin: 20px;">UEP4_T_CTRL</b>//   endpoint 4 send control</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">MASK_UEP_T_RES</b> (def=0x0)    //     endpoint 4 control of the send response to IN transactions
</li>
<li class="content">
[3:4]<b style="margin: 20px;">MASK_UEP_T_TOG</b> (def=0x0)    //     endpoint 4 synchronous trigger bit for the sender to prepare
</li>
<li class="content">
[5]<b style="margin: 20px;">bUEP_T_TOG_AUTO</b> (def=0x0)    //     endpoint 4 synchronous trigger bit automatic filp enables the control bit
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400234EB<b style="margin: 20px;">UEP4_R_CTRL</b>//   endpoint 4 send control</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">MASK_UEP_R_RES</b> (def=0x0)    //     endpoint 4 control of the accept response to OUT transactions
</li>
<li class="content">
[3:4]<b style="margin: 20px;">MASK_UEP_R_TOG</b> (def=0x0)    //     endpoint 4 synchronous trigger bit for the accept to prepare
</li>
<li class="content">
[5]<b style="margin: 20px;">bUEP_R_TOG_AUTO</b> (def=0x0)    //     endpoint 4 synchronous trigger bit automatic filp enables the control bit
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400234EC<b style="margin: 20px;">UEP5_T_LEN</b>//   endpoint 5 send the length</summary>
<ul>
<li class="content">
[0:10]<b style="margin: 20px;">UEP5_T_LEN</b> (def=0x0)    //     endpoint 5 send the length
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400234EE<b style="margin: 20px;">UEP5_T_CTRL</b>//   endpoint 5 send control</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">MASK_UEP_T_RES</b> (def=0x0)    //     endpoint 5 control of the send response to IN transactions
</li>
<li class="content">
[3:4]<b style="margin: 20px;">MASK_UEP_T_TOG</b> (def=0x0)    //     endpoint 5 synchronous trigger bit for the sender to prepare
</li>
<li class="content">
[5]<b style="margin: 20px;">bUEP_T_TOG_AUTO</b> (def=0x0)    //     endpoint 5 synchronous trigger bit automatic filp enables the control bit
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400234EF<b style="margin: 20px;">UEP5_R_CTRL</b>//   endpoint 5 send control</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">MASK_UEP_R_RES</b> (def=0x0)    //     endpoint 5 control of the accept response to OUT transactions
</li>
<li class="content">
[3:4]<b style="margin: 20px;">MASK_UEP_R_TOG</b> (def=0x0)    //     endpoint 5 synchronous trigger bit for the accept to prepare
</li>
<li class="content">
[5]<b style="margin: 20px;">bUEP_R_TOG_AUTO</b> (def=0x0)    //     endpoint 5 synchronous trigger bit automatic filp enables the control bit
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400234F0<b style="margin: 20px;">UEP6_T_LEN</b>//   endpoint 6 send the length</summary>
<ul>
<li class="content">
[0:10]<b style="margin: 20px;">UEP6_T_LEN</b> (def=0x0)    //     endpoint 6 send the length
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400234F2<b style="margin: 20px;">UEP6_T_CTRL</b>//   endpoint 6 send control</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">MASK_UEP_T_RES</b> (def=0x0)    //     endpoint 6 control of the send response to IN transactions
</li>
<li class="content">
[3:4]<b style="margin: 20px;">MASK_UEP_T_TOG</b> (def=0x0)    //     endpoint 6 synchronous trigger bit for the sender to prepare
</li>
<li class="content">
[5]<b style="margin: 20px;">bUEP_T_TOG_AUTO</b> (def=0x0)    //     endpoint 6 synchronous trigger bit automatic filp enables the control bit
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400234F3<b style="margin: 20px;">UEP6_R_CTRL</b>//   endpoint 6 send control</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">MASK_UEP_R_RES</b> (def=0x0)    //     endpoint 6 control of the accept response to OUT transactions
</li>
<li class="content">
[3:4]<b style="margin: 20px;">MASK_UEP_R_TOG</b> (def=0x0)    //     endpoint 6 synchronous trigger bit for the accept to prepare
</li>
<li class="content">
[5]<b style="margin: 20px;">bUEP_R_TOG_AUTO</b> (def=0x0)    //     endpoint 6 synchronous trigger bit automatic filp enables the control bit
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400234F4<b style="margin: 20px;">UEP7_T_LEN</b>//   endpoint 7 send the length</summary>
<ul>
<li class="content">
[0:10]<b style="margin: 20px;">UEP7_T_LEN</b> (def=0x0)    //     endpoint 7 send the length
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400234F6<b style="margin: 20px;">UEP7_T_CTRL</b>//   endpoint 7 send control</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">MASK_UEP_T_RES</b> (def=0x0)    //     endpoint 7 control of the send response to IN transactions
</li>
<li class="content">
[3:4]<b style="margin: 20px;">MASK_UEP_T_TOG</b> (def=0x0)    //     endpoint 7 synchronous trigger bit for the sender to prepare
</li>
<li class="content">
[5]<b style="margin: 20px;">bUEP_T_TOG_AUTO</b> (def=0x0)    //     endpoint 7 synchronous trigger bit automatic filp enables the control bit
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400234F7<b style="margin: 20px;">UEP7_R_CTRL</b>//   endpoint 7 send control</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">MASK_UEP_R_RES</b> (def=0x0)    //     endpoint 7 control of the accept response to OUT transactions
</li>
<li class="content">
[3:4]<b style="margin: 20px;">MASK_UEP_R_TOG</b> (def=0x0)    //     endpoint 7 synchronous trigger bit for the accept to prepare
</li>
<li class="content">
[5]<b style="margin: 20px;">bUEP_R_TOG_AUTO</b> (def=0x0)    //     endpoint 7 synchronous trigger bit automatic filp enables the control bit
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400234F8<b style="margin: 20px;">UEP8_T_LEN</b>//   endpoint 8 send the length</summary>
<ul>
<li class="content">
[0:10]<b style="margin: 20px;">UEP8_T_LEN</b> (def=0x0)    //     endpoint 8 send the length
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400234FA<b style="margin: 20px;">UEP8_T_CTRL</b>//   endpoint 8 send control</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">MASK_UEP_T_RES</b> (def=0x0)    //     endpoint 8 control of the send response to IN transactions
</li>
<li class="content">
[3:4]<b style="margin: 20px;">MASK_UEP_T_TOG</b> (def=0x0)    //     endpoint 8 synchronous trigger bit for the sender to prepare
</li>
<li class="content">
[5]<b style="margin: 20px;">bUEP_T_TOG_AUTO</b> (def=0x0)    //     endpoint 8 synchronous trigger bit automatic filp enables the control bit
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400234FB<b style="margin: 20px;">UEP8_R_CTRL</b>//   endpoint 8 send control</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">MASK_UEP_R_RES</b> (def=0x0)    //     endpoint 8 control of the accept response to OUT transactions
</li>
<li class="content">
[3:4]<b style="margin: 20px;">MASK_UEP_R_TOG</b> (def=0x0)    //     endpoint 8 synchronous trigger bit for the accept to prepare
</li>
<li class="content">
[5]<b style="margin: 20px;">bUEP_R_TOG_AUTO</b> (def=0x0)    //     endpoint 8 synchronous trigger bit automatic filp enables the control bit
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400234FC<b style="margin: 20px;">UEP9_T_LEN</b>//   endpoint9 send the length</summary>
<ul>
<li class="content">
[0:10]<b style="margin: 20px;">UEP9_T_LEN</b> (def=0x0)    //     endpoint 9 send the length
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400234FE<b style="margin: 20px;">UEP9_T_CTRL</b>//   endpoint 9 send control</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">MASK_UEP_T_RES</b> (def=0x0)    //     endpoint 9 control of the send response to IN transactions
</li>
<li class="content">
[3:4]<b style="margin: 20px;">MASK_UEP_T_TOG</b> (def=0x0)    //     endpoint 9 synchronous trigger bit for the sender to prepare
</li>
<li class="content">
[5]<b style="margin: 20px;">bUEP_T_TOG_AUTO</b> (def=0x0)    //     endpoint 9 synchronous trigger bit automatic filp enables the control bit
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400234FF<b style="margin: 20px;">UEP9_R_CTRL</b>//   endpoint 9 send control</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">MASK_UEP_R_RES</b> (def=0x0)    //     endpoint 9 control of the accept response to OUT transactions
</li>
<li class="content">
[3:4]<b style="margin: 20px;">MASK_UEP_R_TOG</b> (def=0x0)    //     endpoint 9 synchronous trigger bit for the accept to prepare
</li>
<li class="content">
[5]<b style="margin: 20px;">bUEP_R_TOG_AUTO</b> (def=0x0)    //     endpoint 9 synchronous trigger bit automatic filp enables the control bit
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40023500<b style="margin: 20px;">UEP10_T_LEN</b>//   endpoint 10 send the length</summary>
<ul>
<li class="content">
[0:10]<b style="margin: 20px;">UEP10_T_LEN</b> (def=0x0)    //     endpoint 10 send the length
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40023502<b style="margin: 20px;">UEP10_T_CTRL</b>//   endpoint 10 send control</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">MASK_UEP_T_RES</b> (def=0x0)    //     endpoint 10 control of the send response to IN transactions
</li>
<li class="content">
[3:4]<b style="margin: 20px;">MASK_UEP_T_TOG</b> (def=0x0)    //     endpoint 10 synchronous trigger bit for the sender to prepare
</li>
<li class="content">
[5]<b style="margin: 20px;">bUEP_T_TOG_AUTO</b> (def=0x0)    //     endpoint 10 synchronous trigger bit automatic filp enables the control bit
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40023503<b style="margin: 20px;">UEP10_R_CTRL</b>//   endpoint 10 send control</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">MASK_UEP_R_RES</b> (def=0x0)    //     endpoint 10 control of the accept response to OUT transactions
</li>
<li class="content">
[3:4]<b style="margin: 20px;">MASK_UEP_R_TOG</b> (def=0x0)    //     endpoint 10 synchronous trigger bit for the accept to prepare
</li>
<li class="content">
[5]<b style="margin: 20px;">bUEP_R_TOG_AUTO</b> (def=0x0)    //     endpoint 10 synchronous trigger bit automatic filp enables the control bit
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40023504<b style="margin: 20px;">UEP11_T_LEN</b>//   endpoint 11 send the length</summary>
<ul>
<li class="content">
[0:10]<b style="margin: 20px;">UEP0_T_LEN</b> (def=0x0)    //     endpoint 11 send the length
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40023506<b style="margin: 20px;">UEP11_T_CTRL</b>//   endpoint 11 send control</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">MASK_UEP_T_RES</b> (def=0x0)    //     endpoint 11 control of the send response to IN transactions
</li>
<li class="content">
[3:4]<b style="margin: 20px;">MASK_UEP_T_TOG</b> (def=0x0)    //     endpoint 11 synchronous trigger bit for the sender to prepare
</li>
<li class="content">
[5]<b style="margin: 20px;">bUEP_T_TOG_AUTO</b> (def=0x0)    //     endpoint 11 synchronous trigger bit automatic filp enables the control bit
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40023507<b style="margin: 20px;">UEP11_R_CTRL</b>//   endpoint 11 send control</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">MASK_UEP_R_RES</b> (def=0x0)    //     endpoint 11 control of the accept response to OUT transactions
</li>
<li class="content">
[3:4]<b style="margin: 20px;">MASK_UEP_R_TOG</b> (def=0x0)    //     endpoint 11 synchronous trigger bit for the accept to prepare
</li>
<li class="content">
[5]<b style="margin: 20px;">bUEP_R_TOG_AUTO</b> (def=0x0)    //     endpoint 11 synchronous trigger bit automatic filp enables the control bit
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40023508<b style="margin: 20px;">UEP12_T_LEN</b>//   endpoint 12 send the length</summary>
<ul>
<li class="content">
[0:10]<b style="margin: 20px;">UEP0_T_LEN</b> (def=0x0)    //     endpoint 12 send the length
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002350A<b style="margin: 20px;">UEP12_T_CTRL</b>//   endpoint 12 send control</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">MASK_UEP_T_RES</b> (def=0x0)    //     endpoint 12 control of the send response to IN transactions
</li>
<li class="content">
[3:4]<b style="margin: 20px;">MASK_UEP_T_TOG</b> (def=0x0)    //     endpoint 12 synchronous trigger bit for the sender to prepare
</li>
<li class="content">
[5]<b style="margin: 20px;">bUEP_T_TOG_AUTO</b> (def=0x0)    //     endpoint 12 synchronous trigger bit automatic filp enables the control bit
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002350B<b style="margin: 20px;">UEP12_R_CTRL</b>//   endpoint 12 send control</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">MASK_UEP_R_RES</b> (def=0x0)    //     endpoint 12 control of the accept response to OUT transactions
</li>
<li class="content">
[3:4]<b style="margin: 20px;">MASK_UEP_R_TOG</b> (def=0x0)    //     endpoint 12 synchronous trigger bit for the accept to prepare
</li>
<li class="content">
[5]<b style="margin: 20px;">bUEP_R_TOG_AUTO</b> (def=0x0)    //     endpoint 12 synchronous trigger bit automatic filp enables the control bit
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002350C<b style="margin: 20px;">UEP13_T_LEN</b>//   endpoint 13 send the length</summary>
<ul>
<li class="content">
[0:10]<b style="margin: 20px;">UEP13_T_LEN</b> (def=0x0)    //     endpoint 13 send the length
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002350E<b style="margin: 20px;">UEP13_T_CTRL</b>//   endpoint 13 send control</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">MASK_UEP_T_RES</b> (def=0x0)    //     endpoint 13 control of the send response to IN transactions
</li>
<li class="content">
[3:4]<b style="margin: 20px;">MASK_UEP_T_TOG</b> (def=0x0)    //     endpoint 13 synchronous trigger bit for the sender to prepare
</li>
<li class="content">
[5]<b style="margin: 20px;">bUEP_T_TOG_AUTO</b> (def=0x0)    //     endpoint 13 synchronous trigger bit automatic filp enables the control bit
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002350F<b style="margin: 20px;">UEP13_R_CTRL</b>//   endpoint 13 send control</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">MASK_UEP_R_RES</b> (def=0x0)    //     endpoint 13 control of the accept response to OUT transactions
</li>
<li class="content">
[3:4]<b style="margin: 20px;">MASK_UEP_R_TOG</b> (def=0x0)    //     endpoint 13 synchronous trigger bit for the accept to prepare
</li>
<li class="content">
[5]<b style="margin: 20px;">bUEP_R_TOG_AUTO</b> (def=0x0)    //     endpoint 13 synchronous trigger bit automatic filp enables the control bit
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40023510<b style="margin: 20px;">UEP14_T_LEN</b>//   endpoint 14 send the length</summary>
<ul>
<li class="content">
[0:10]<b style="margin: 20px;">UEP14_T_LEN</b> (def=0x0)    //     endpoint 14 send the length
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40023512<b style="margin: 20px;">UEP14_T_CTRL</b>//   endpoint 14 send control</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">MASK_UEP_T_RES</b> (def=0x0)    //     endpoint 14 control of the send response to IN transactions
</li>
<li class="content">
[3:4]<b style="margin: 20px;">MASK_UEP_T_TOG</b> (def=0x0)    //     endpoint 14 synchronous trigger bit for the sender to prepare
</li>
<li class="content">
[5]<b style="margin: 20px;">bUEP_T_TOG_AUTO</b> (def=0x0)    //     endpoint 14 synchronous trigger bit automatic filp enables the control bit
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40023513<b style="margin: 20px;">UEP14_R_CTRL</b>//   endpoint 14 send control</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">MASK_UEP_R_RES</b> (def=0x0)    //     endpoint 14 control of the accept response to OUT transactions
</li>
<li class="content">
[3:4]<b style="margin: 20px;">MASK_UEP_R_TOG</b> (def=0x0)    //     endpoint 14 synchronous trigger bit for the accept to prepare
</li>
<li class="content">
[5]<b style="margin: 20px;">bUEP_R_TOG_AUTO</b> (def=0x0)    //     endpoint 14 synchronous trigger bit automatic filp enables the control bit
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40023514<b style="margin: 20px;">UEP15_T_LEN</b>//   endpoint 15 send the length</summary>
<ul>
<li class="content">
[0:10]<b style="margin: 20px;">UEP0_T_LEN</b> (def=0x0)    //     endpoint 15 send the length
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40023516<b style="margin: 20px;">UEP15_T_CTRL</b>//   endpoint 15 send control</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">MASK_UEP_T_RES</b> (def=0x0)    //     endpoint 15 control of the send response to IN transactions
</li>
<li class="content">
[3:4]<b style="margin: 20px;">MASK_UEP_T_TOG</b> (def=0x0)    //     endpoint 15 synchronous trigger bit for the sender to prepare
</li>
<li class="content">
[5]<b style="margin: 20px;">bUEP_T_TOG_AUTO</b> (def=0x0)    //     endpoint 15 synchronous trigger bit automatic filp enables the control bit
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40023517<b style="margin: 20px;">UEP15_R_CTRL</b>//   endpoint 15 send control</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">MASK_UEP_R_RES</b> (def=0x0)    //     endpoint 15 control of the accept response to OUT transactions
</li>
<li class="content">
[3:4]<b style="margin: 20px;">MASK_UEP_R_TOG</b> (def=0x0)    //     endpoint 15 synchronous trigger bit for the accept to prepare
</li>
<li class="content">
[5]<b style="margin: 20px;">bUEP_R_TOG_AUTO</b> (def=0x0)    //     endpoint 15 synchronous trigger bit automatic filp enables the control bit
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[84]  <b>USBHSWakeup</b>    //    USBHSWakeup</li>
<li>[85]  <b>USBHS</b>    //    USBHS</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40023000<b style="margin: 20px;">CRC</b>// CRC calculation unit</summary>
<ul>
<li class="content"><details><summary>0x40023000<b style="margin: 20px;">DATAR</b>//   Data register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">DR</b> (def=0xFFFFFFFF)    //    Data Register
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40023004<b style="margin: 20px;">IDATAR</b>//   Independent Data register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">IDR</b> (def=0x0)    //    Independent Data register
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40023008<b style="margin: 20px;">CTLR</b>//   Control register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">RESET</b> (def=0x0)    //    Reset bit
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40022000<b style="margin: 20px;">FLASH</b>// FLASH</summary>
<ul>
<li class="content"><details><summary>0x40022004<b style="margin: 20px;">KEYR</b>//   Flash key register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">KEYR</b> (def=0x0)    //    FPEC key
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40022008<b style="margin: 20px;">OBKEYR</b>//   Flash option key register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">OPTKEY</b> (def=0x0)    //    Option byte key
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002200C<b style="margin: 20px;">STATR</b>//   Status register</summary>
<ul>
<li class="content">
[7]<b style="margin: 20px;">ENHANCE_MOD_STA</b> (def=0x0)    //    Enhance mode start
</li>
<li class="content">
[5]<b style="margin: 20px;">EOP</b> (def=0x0)    //    End of operation
</li>
<li class="content">
[4]<b style="margin: 20px;">WRPRTERR</b> (def=0x0)    //    Write protection error
</li>
<li class="content">
[1]<b style="margin: 20px;">WR_BSY</b> (def=0x0)    //    Quick page programming
</li>
<li class="content">
[0]<b style="margin: 20px;">BSY</b> (def=0x0)    //    Busy
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40022010<b style="margin: 20px;">CTLR</b>//   Control register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">PG</b> (def=0x0)    //    Programming
</li>
<li class="content">
[1]<b style="margin: 20px;">PER</b> (def=0x0)    //    Page Erase
</li>
<li class="content">
[2]<b style="margin: 20px;">MER</b> (def=0x0)    //    Mass Erase
</li>
<li class="content">
[4]<b style="margin: 20px;">OBPG</b> (def=0x0)    //    Option byte programming
</li>
<li class="content">
[5]<b style="margin: 20px;">OBER</b> (def=0x0)    //    Option byte erase
</li>
<li class="content">
[6]<b style="margin: 20px;">STRT</b> (def=0x0)    //    Start
</li>
<li class="content">
[7]<b style="margin: 20px;">LOCK</b> (def=0x1)    //    Lock
</li>
<li class="content">
[9]<b style="margin: 20px;">OBWRE</b> (def=0x0)    //    Option bytes write enable
</li>
<li class="content">
[10]<b style="margin: 20px;">ERRIE</b> (def=0x0)    //    Error interrupt enable
</li>
<li class="content">
[12]<b style="margin: 20px;">EOPIE</b> (def=0x0)    //    End of operation interrupt enable
</li>
<li class="content">
[15]<b style="margin: 20px;">FLOCK</b> (def=0x0)    //    Fast programmable lock
</li>
<li class="content">
[16]<b style="margin: 20px;">PAGE_PG</b> (def=0x0)    //    Fast programming
</li>
<li class="content">
[17]<b style="margin: 20px;">PAGE_ER</b> (def=0x0)    //    Fast erase
</li>
<li class="content">
[18]<b style="margin: 20px;">BER32</b> (def=0x0)    //    Block Erase 32K
</li>
<li class="content">
[19]<b style="margin: 20px;">BER64</b> (def=0x0)    //    Block Erase 64K
</li>
<li class="content">
[21]<b style="margin: 20px;">PGSTART</b> (def=0x0)    //    Page Programming Start
</li>
<li class="content">
[22]<b style="margin: 20px;">RSENACT</b> (def=0x0)    //    Reset Flash Enhance read mode
</li>
<li class="content">
[24]<b style="margin: 20px;">ENHANCEMODE</b> (def=0x0)    //    Flash Enhance read mode
</li>
<li class="content">
[25]<b style="margin: 20px;">SCKMODE</b> (def=0x0)    //    Flash SCK mode
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40022014<b style="margin: 20px;">ADDR</b>//   Flash address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">FAR</b> (def=0x0)    //    Flash Address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002201C<b style="margin: 20px;">OBR</b>//   Option byte register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">OBERR</b> (def=0x0)    //    Option byte error
</li>
<li class="content">
[1]<b style="margin: 20px;">RDPRT</b> (def=0x0)    //    Read protection
</li>
<li class="content">
[2]<b style="margin: 20px;">IWDG_SW</b> (def=0x1)    //    IWDG_SW
</li>
<li class="content">
[3]<b style="margin: 20px;">STOP_RST</b> (def=0x1)    //    STOP_RST
</li>
<li class="content">
[4]<b style="margin: 20px;">STANDY_RST</b> (def=0x1)    //    STANDY_RST
</li>
<li class="content">
[8:9]<b style="margin: 20px;">SRAM_CODE_MODE</b> (def=0x3)    //    SRAM_CODE_MODE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40022020<b style="margin: 20px;">WPR</b>//   Write protection register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">WRP</b> (def=0xFFFFFFFF)    //    Write protect
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40022024<b style="margin: 20px;">MODEKEYR</b>//   Mode select register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">MODEKEYR</b> (def=0x0)    //    Mode select
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[20]  <b>FLASH</b>    //    Flash global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x50000000<b style="margin: 20px;">USB_OTG_FS</b>// USB FS OTG register</summary>
<ul>
<li class="content"><details><summary>0x50000000<b style="margin: 20px;">USBHD_BASE_CTRL</b>//   USB base control</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">USBHD_UC_DMA_EN</b> (def=0x0)    //    DMA enable and DMA interrupt enable for USB
</li>
<li class="content">
[1]<b style="margin: 20px;">USBHD_UC_CLR_ALL</b> (def=0x0)    //    force clear FIFO and count of USB
</li>
<li class="content">
[2]<b style="margin: 20px;">USBHD_UC_RESET_SIE</b> (def=0x0)    //    force reset USB SIE, need software clear
</li>
<li class="content">
[3]<b style="margin: 20px;">USBHD_UC_INT_BUSY</b> (def=0x0)    //    enable automatic responding busy for device mode or automatic pause for host mode during interrupt 
</li>
<li class="content">
[4:5]<b style="margin: 20px;">USBHD_UC_SYS_CTRL_MASK</b> (def=0x0)    //    USB device enable and internal pullup resistance enable
</li>
<li class="content">
[6]<b style="margin: 20px;">USBHD_UC_LOW_SPEED</b> (def=0x0)    //    enable USB low speed: 0=12Mbps, 1=1.5Mbps
</li>
<li class="content">
[7]<b style="margin: 20px;">RB_UC_HOST_MODE</b> (def=0x0)    //    enable USB host mode: 0=device mode, 1=host mode
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000001<b style="margin: 20px;">USBHD_UDEV_CTRL__USBHD_UHOST_CTRL</b>//   USB device/host physical prot control</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">USBHD_UH_PORT_EN__USBHD_UD_PORT_EN</b> (def=0x0)    //    enable USB port: 0=disable, 1=enable port, automatic disabled if USB device detached
</li>
<li class="content">
[1]<b style="margin: 20px;">USBHD_UH_BUS_RESET__USBHD_UD_GP_BIT</b> (def=0x0)    //    force clear FIFO and count of USB
</li>
<li class="content">
[2]<b style="margin: 20px;">USBHD_UH_LOW_SPEED__USBHD_UD_LOW_SPEED</b> (def=0x0)    //    enable USB port low speed: 0=full speed, 1=low speed
</li>
<li class="content">
[4]<b style="margin: 20px;">USBHD_UH_DM_PIN__USBHD_UD_DM_PIN</b> (def=0x0)    //    ReadOnly: indicate current UDM pin level
</li>
<li class="content">
[5]<b style="margin: 20px;">USBHD_UH_DP_PIN__USBHD_UD_DP_PIN</b> (def=0x0)    //    USB device enable and internal pullup resistance enable
</li>
<li class="content">
[7]<b style="margin: 20px;">USBHD_UH_PD_DIS__USBHD_UD_PD_DIS</b> (def=0x0)    //    disable USB UDP/UDM pulldown resistance: 0=enable pulldown, 1=disable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000002<b style="margin: 20px;">R8_USB_INT_EN</b>//   USB interrupt enable</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">USBHD_UIE_BUS_RST__USBHD_UIE_DETECT</b> (def=0x0)    //    enable interrupt for USB bus reset event for USB device mode
</li>
<li class="content">
[1]<b style="margin: 20px;">USBHD_UIE_TRANSFER</b> (def=0x0)    //    enable interrupt for USB transfer completion
</li>
<li class="content">
[2]<b style="margin: 20px;">USBHD_UIE_SUSPEND</b> (def=0x0)    //    enable interrupt for USB suspend or resume event
</li>
<li class="content">
[3]<b style="margin: 20px;">USBHD_UIE_HST_SOF</b> (def=0x0)    //    enable interrupt for host SOF timer action for USB host mode
</li>
<li class="content">
[4]<b style="margin: 20px;">USBHD_UIE_FIFO_OV</b> (def=0x0)    //    enable interrupt for FIFO overflow
</li>
<li class="content">
[6]<b style="margin: 20px;">USBHD_UIE_DEV_NAK</b> (def=0x0)    //    enable interrupt for NAK responded for USB device mode
</li>
<li class="content">
[7]<b style="margin: 20px;">USBHD_UIE_DEV_SOF</b> (def=0x0)    //    enable interrupt for SOF received for USB device mode
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000003<b style="margin: 20px;">R8_USB_DEV_AD</b>//   USB device address</summary>
<ul>
<li class="content">
[0:6]<b style="margin: 20px;">MASK_USB_ADDR</b> (def=0x0)    //    bit mask for USB device address
</li>
<li class="content">
[7]<b style="margin: 20px;">RB_UDA_GP_BIT</b> (def=0x0)    //    general purpose bit
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000005<b style="margin: 20px;">R8_USB_MIS_ST</b>//   USB miscellaneous status</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">RB_UMS_DEV_ATTACH</b> (def=0x0)    //    RO, indicate device attached status on USB host
</li>
<li class="content">
[1]<b style="margin: 20px;">RB_UMS_DM_LEVEL</b> (def=0x0)    //    RO, indicate UDM level saved at device attached to USB host
</li>
<li class="content">
[2]<b style="margin: 20px;">RB_UMS_SUSPEND</b> (def=0x0)    //    RO, indicate USB suspend status
</li>
<li class="content">
[3]<b style="margin: 20px;">RB_UMS_BUS_RESET</b> (def=0x0)    //    RO, indicate USB bus reset status
</li>
<li class="content">
[4]<b style="margin: 20px;">RB_UMS_R_FIFO_RDY</b> (def=0x0)    //    RO, indicate USB receiving FIFO ready status (not empty)
</li>
<li class="content">
[5]<b style="margin: 20px;">RB_UMS_SIE_FREE</b> (def=0x0)    //    RO, indicate USB SIE free status
</li>
<li class="content">
[6]<b style="margin: 20px;">RB_UMS_SOF_ACT</b> (def=0x0)    //    RO, indicate host SOF timer action status for USB host
</li>
<li class="content">
[7]<b style="margin: 20px;">RB_UMS_SOF_PRES</b> (def=0x0)    //    RO, indicate host SOF timer presage status
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000006<b style="margin: 20px;">R8_USB_INT_FG</b>//   USB interrupt flag</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">RB_UIF_BUS_RST__RB_UIF_DETECT</b> (def=0x0)    //    bus reset event interrupt flag for USB device mode, direct bit address clear or write 1 to clear;de
</li>
<li class="content">
[1]<b style="margin: 20px;">RB_UIF_TRANSFER</b> (def=0x0)    //    USB transfer completion interrupt flag, direct bit address clear or write 1 to clear
</li>
<li class="content">
[2]<b style="margin: 20px;">RB_UIF_SUSPEND</b> (def=0x0)    //    USB suspend or resume event interrupt flag, direct bit address clear or write 1 to clear
</li>
<li class="content">
[3]<b style="margin: 20px;">RB_UIF_HST_SOF</b> (def=0x0)    //    host SOF timer interrupt flag for USB host, direct bit address clear or write 1 to clear
</li>
<li class="content">
[4]<b style="margin: 20px;">RB_UIF_FIFO_OV</b> (def=0x0)    //    FIFO overflow interrupt flag for USB, direct bit address clear or write 1 to clear
</li>
<li class="content">
[5]<b style="margin: 20px;">RB_U_SIE_FREE</b> (def=0x0)    //    RO, indicate USB SIE free status
</li>
<li class="content">
[6]<b style="margin: 20px;">RB_U_TOG_OK</b> (def=0x0)    //    RO, indicate current USB transfer toggle is OK
</li>
<li class="content">
[7]<b style="margin: 20px;">RB_U_IS_NAK</b> (def=0x0)    //    RO, indicate current USB transfer is NAK received
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000007<b style="margin: 20px;">R8_USB_INT_ST</b>//   USB interrupt status</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">MASK_UIS_H_RES__MASK_UIS_ENDP</b> (def=0x0)    //    RO, bit mask of current transfer handshake response for USB host mode: 0000=no response, time out f
</li>
<li class="content">
[4:5]<b style="margin: 20px;">MASK_UIS_TOKEN</b> (def=0x0)    //    RO, bit mask of current token PID code received for USB device mode
</li>
<li class="content">
[6]<b style="margin: 20px;">RB_UIS_TOG_OK</b> (def=0x0)    //    RO, indicate current USB transfer toggle is OK
</li>
<li class="content">
[7]<b style="margin: 20px;">RB_UIS_IS_NAK</b> (def=0x0)    //    RO, indicate current USB transfer is NAK received for USB device mode
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000008<b style="margin: 20px;">R16_USB_RX_LEN</b>//   USB receiving length</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0x5000000C<b style="margin: 20px;">R8_UEP4_1_MOD</b>//   endpoint 4/1 mode</summary>
<ul>
<li class="content">
[2]<b style="margin: 20px;">RB_UEP4_TX_EN</b> (def=0x0)    //    enable USB endpoint 4 transmittal (IN)
</li>
<li class="content">
[3]<b style="margin: 20px;">RB_UEP4_RX_EN</b> (def=0x0)    //    enable USB endpoint 4 receiving (OUT)
</li>
<li class="content">
[4]<b style="margin: 20px;">RB_UEP1_BUF_MOD</b> (def=0x0)    //    buffer mode of USB endpoint 1
</li>
<li class="content">
[6]<b style="margin: 20px;">RB_UEP1_TX_EN</b> (def=0x0)    //    enable USB endpoint 1 transmittal (IN)
</li>
<li class="content">
[7]<b style="margin: 20px;">RB_UEP1_RX_EN</b> (def=0x0)    //    enable USB endpoint 1 receiving (OUT)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x5000000D<b style="margin: 20px;">R8_UEP2_3_MOD__R8_UH_EP_MOD</b>//   endpoint 2/3 mode;host endpoint mode</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">RB_UEP2_BUF_MOD__RB_UH_EP_RBUF_MOD</b> (def=0x0)    //    buffer mode of USB endpoint 2;buffer mode of USB host IN endpoint
</li>
<li class="content">
[2]<b style="margin: 20px;">RB_UEP2_TX_EN</b> (def=0x0)    //    enable USB endpoint 2 transmittal (IN)
</li>
<li class="content">
[3]<b style="margin: 20px;">RB_UEP2_RX_EN__RB_UH_EP_RX_EN</b> (def=0x0)    //    enable USB endpoint 2 receiving (OUT);enable USB host IN endpoint receiving
</li>
<li class="content">
[4]<b style="margin: 20px;">RB_UEP3_BUF_MOD__RB_UH_EP_TBUF_MOD</b> (def=0x0)    //    buffer mode of USB endpoint 3;buffer mode of USB host OUT endpoint
</li>
<li class="content">
[6]<b style="margin: 20px;">RB_UEP3_TX_EN__RB_UH_EP_TX_EN</b> (def=0x0)    //    enable USB endpoint 3 transmittal (IN);enable USB host OUT endpoint transmittal
</li>
<li class="content">
[7]<b style="margin: 20px;">RB_UEP3_RX_EN</b> (def=0x0)    //    enable USB endpoint 3 receiving (OUT)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x5000000E<b style="margin: 20px;">R8_UEP5_6_MOD</b>//   endpoint 5/6 mode</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">RB_UEP5_BUF_MOD</b> (def=0x0)    //    buffer mode of USB endpoint 5
</li>
<li class="content">
[2]<b style="margin: 20px;">RB_UEP5_TX_EN</b> (def=0x0)    //    enable USB endpoint 5 transmittal (IN)
</li>
<li class="content">
[3]<b style="margin: 20px;">RB_UEP5_RX_EN</b> (def=0x0)    //    enable USB endpoint 5 receiving (OUT)
</li>
<li class="content">
[4]<b style="margin: 20px;">RB_UEP6_BUF_MOD</b> (def=0x0)    //    buffer mode of USB endpoint 6
</li>
<li class="content">
[6]<b style="margin: 20px;">RB_UEP6_TX_EN</b> (def=0x0)    //    enable USB endpoint 6 transmittal (IN)
</li>
<li class="content">
[7]<b style="margin: 20px;">RB_UEP3_RX_EN</b> (def=0x0)    //    enable USB endpoint 6 receiving (OUT)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x5000000F<b style="margin: 20px;">R8_UEP7_MOD</b>//   endpoint 7 mode</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">RB_UEP7_BUF_MOD</b> (def=0x0)    //    buffer mode of USB endpoint 7
</li>
<li class="content">
[2]<b style="margin: 20px;">RB_UEP7_TX_EN</b> (def=0x0)    //    enable USB endpoint 7 transmittal (IN)
</li>
<li class="content">
[3]<b style="margin: 20px;">RB_UEP7_RX_EN</b> (def=0x0)    //    enable USB endpoint 7 receiving (OUT)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000010<b style="margin: 20px;">R32_UEP0_DMA</b>//   endpoint 0 DMA buffer address</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0x50000014<b style="margin: 20px;">R32_UEP1_DMA</b>//   endpoint 1 DMA buffer address</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0x50000018<b style="margin: 20px;">R32_UEP2_DMA__R32_UH_RX_DMA</b>//   endpoint 2 DMA buffer address;host rx endpoint buffer high address</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0x5000001C<b style="margin: 20px;">R32_UEP3_DMA__R32_UH_TX_DMA</b>//   endpoint 3 DMA buffer address;host tx endpoint buffer high address</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0x50000020<b style="margin: 20px;">R32_UEP4_DMA</b>//   endpoint 4 DMA buffer address</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0x50000024<b style="margin: 20px;">R32_UEP5_DMA</b>//   endpoint 5 DMA buffer address</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0x50000028<b style="margin: 20px;">R32_UEP6_DMA</b>//   endpoint 6 DMA buffer address</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0x5000002C<b style="margin: 20px;">R32_UEP7_DMA</b>//   endpoint 7 DMA buffer address</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0x50000030<b style="margin: 20px;">R8_UEP0_T_LEN</b>//   endpoint 0 transmittal length</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0x50000032<b style="margin: 20px;">R8_UEP0_T_CTRL</b>//   endpoint 0 control</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">MASK_UEP_T_RES</b> (def=0x0)    //    bit mask of handshake response type for USB endpoint X transmittal (IN)
</li>
<li class="content">
[2]<b style="margin: 20px;">USBHD_UEP_T_TOG</b> (def=0x0)    //    prepared data toggle flag of USB endpoint X transmittal (IN): 0=DATA0, 1=DATA1
</li>
<li class="content">
[3]<b style="margin: 20px;">USBHD_UEP_AUTO_TOG</b> (def=0x0)    //    enable automatic toggle after successful transfer completion on endpoint 1/2/3: 0=manual toggle, 1=
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000033<b style="margin: 20px;">R8_UEP0_R_CTRL</b>//   endpoint 0 control</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">MASK_UEP_R_RES</b> (def=0x0)    //    bit mask of handshake response type for USB endpoint X receiving (OUT)
</li>
<li class="content">
[2]<b style="margin: 20px;">USBHD_UEP_R_TOG</b> (def=0x0)    //    expected data toggle flag of USB endpoint X receiving (OUT): 0=DATA0, 1=DATA1
</li>
<li class="content">
[3]<b style="margin: 20px;">USBHD_UEP_AUTO_TOG</b> (def=0x0)    //    enable automatic toggle after successful transfer completion on endpoint 1/2/3: 0=manual toggle, 1=
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000034<b style="margin: 20px;">R8_UEP1_T_LEN</b>//   endpoint 1 transmittal length</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0x50000036<b style="margin: 20px;">R8_UEP1_T_CTRL___USBHD_UH_SETUP</b>//   endpoint 1 control</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">MASK_UEP_T_RES</b> (def=0x0)    //    bit mask of handshake response type for USB endpoint X transmittal (IN)
</li>
<li class="content">
[2]<b style="margin: 20px;">USBHD_UEP_T_TOG_</b> (def=0x0)    //    prepared data toggle flag of USB endpoint X transmittal (IN): 0=DATA0, 1=DATA1
</li>
<li class="content">
[3]<b style="margin: 20px;">USBHD_UEP_AUTO_TOG</b> (def=0x0)    //    enable automatic toggle after successful transfer completion on endpoint 1/2/3: 0=manual toggle, 1=
</li>
<li class="content">
[6]<b style="margin: 20px;">USBHD_UH_SOF_EN</b> (def=0x0)    //    USB host automatic SOF enable
</li>
<li class="content">
[7]<b style="margin: 20px;">USBHD_UH_PRE_PID_EN</b> (def=0x0)    //    USB host PRE PID enable for low speed device via hub
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000037<b style="margin: 20px;">R8_UEP1_R_CTRL</b>//   endpoint 1 control</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">MASK_UEP_R_RES</b> (def=0x0)    //    bit mask of handshake response type for USB endpoint X receiving (OUT)
</li>
<li class="content">
[2]<b style="margin: 20px;">USBHD_UEP_R_TOG</b> (def=0x0)    //    expected data toggle flag of USB endpoint X receiving (OUT): 0=DATA0, 1=DATA1
</li>
<li class="content">
[3]<b style="margin: 20px;">USBHD_UEP_AUTO_TOG</b> (def=0x0)    //    enable automatic toggle after successful transfer completion on endpoint 1/2/3: 0=manual toggle, 1=
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000038<b style="margin: 20px;">R8_UEP2_T_LEN__USBHD_UH_EP_PID</b>//   endpoint 2 transmittal length</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">USBHD_UH_ENDP_MASK</b> (def=0x0)    //    bit mask of endpoint number for USB host transfer
</li>
<li class="content">
[4:7]<b style="margin: 20px;">USBHD_UH_TOKEN_MASK</b> (def=0x0)    //    bit mask of token PID for USB host transfer
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x5000003A<b style="margin: 20px;">R8_UEP2_T_CTRL</b>//   endpoint 2 control</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">MASK_UEP_T_RES</b> (def=0x0)    //    bit mask of handshake response type for USB endpoint X transmittal (IN)
</li>
<li class="content">
[2]<b style="margin: 20px;">USBHD_UEP_T_TOG_</b> (def=0x0)    //    prepared data toggle flag of USB endpoint X transmittal (IN): 0=DATA0, 1=DATA1
</li>
<li class="content">
[3]<b style="margin: 20px;">USBHD_UEP_AUTO_TOG</b> (def=0x0)    //    enable automatic toggle after successful transfer completion on endpoint 1/2/3: 0=manual toggle, 1=
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x5000003B<b style="margin: 20px;">R8_UEP2_R_CTRL__USBHD_UH_RX_CTRL</b>//   endpoint 2 control</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">MASK_UEP_R_RES___USBHD_UH_R_RES</b> (def=0x0)    //    bit mask of handshake response type for USB endpoint X receiving (OUT)
</li>
<li class="content">
[2]<b style="margin: 20px;">USBHD_UEP_R_TOG___USBHD_UH_R_TOG</b> (def=0x0)    //    expected data toggle flag of USB endpoint X receiving (OUT): 0=DATA0, 1=DATA1
</li>
<li class="content">
[3]<b style="margin: 20px;">USBHD_UEP_AUTO_TOG___USBHD_UH_R_AUTO_TOG</b> (def=0x0)    //    enable automatic toggle after successful transfer completion on endpoint 1/2/3: 0=manual toggle, 1=
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x5000003C<b style="margin: 20px;">R8_UEP3_T_LEN__USBHD_UH_TX_LEN</b>//   endpoint 3 transmittal length</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0x5000003E<b style="margin: 20px;">R8_UEP3_T_CTRL__USBHD_UH_TX_CTRL</b>//   endpoint 3 control</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">MASK_UEP_T_RES___USBHD_UH_T_RES</b> (def=0x0)    //    bit mask of handshake response type for USB endpoint X transmittal (IN)
</li>
<li class="content">
[2]<b style="margin: 20px;">USBHD_UEP_T_TOG___USBHD_UH_T_TOG</b> (def=0x0)    //    prepared data toggle flag of USB endpoint X transmittal (IN): 0=DATA0, 1=DATA1
</li>
<li class="content">
[3]<b style="margin: 20px;">USBHD_UEP_AUTO_TOG__USBHD_UH_T_AUTO_TOG</b> (def=0x0)    //    enable automatic toggle after successful transfer completion on endpoint 1/2/3: 0=manual toggle, 1=
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x5000003F<b style="margin: 20px;">R8_UEP3_R_CTRL_</b>//   endpoint 3 control</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">MASK_UEP_R_RES</b> (def=0x0)    //    bit mask of handshake response type for USB endpoint X receiving (OUT)
</li>
<li class="content">
[2]<b style="margin: 20px;">USBHD_UEP_R_TOG</b> (def=0x0)    //    expected data toggle flag of USB endpoint X receiving (OUT): 0=DATA0, 1=DATA1
</li>
<li class="content">
[3]<b style="margin: 20px;">USBHD_UEP_AUTO_TOG</b> (def=0x0)    //    enable automatic toggle after successful transfer completion on endpoint 1/2/3: 0=manual toggle, 1=
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000040<b style="margin: 20px;">R8_UEP4_T_LEN</b>//   endpoint 4 transmittal length</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0x50000042<b style="margin: 20px;">R8_UEP4_T_CTRL</b>//   endpoint 4 control</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">MASK_UEP_T_RES</b> (def=0x0)    //    bit mask of handshake response type for USB endpoint X transmittal (IN)
</li>
<li class="content">
[2]<b style="margin: 20px;">USBHD_UEP_T_TOG___USBHD_UH_T_TOG</b> (def=0x0)    //    prepared data toggle flag of USB endpoint X transmittal (IN): 0=DATA0, 1=DATA1
</li>
<li class="content">
[3]<b style="margin: 20px;">USBHD_UEP_AUTO_TOG__USBHD_UH_T_AUTO_TOG</b> (def=0x0)    //    enable automatic toggle after successful transfer completion on endpoint 1/2/3: 0=manual toggle, 1=
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000043<b style="margin: 20px;">R8_UEP4_R_CTRL_</b>//   endpoint 4 control</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">MASK_UEP_R_RES</b> (def=0x0)    //    bit mask of handshake response type for USB endpoint X receiving (OUT)
</li>
<li class="content">
[2]<b style="margin: 20px;">USBHD_UEP_R_TOG</b> (def=0x0)    //    expected data toggle flag of USB endpoint X receiving (OUT): 0=DATA0, 1=DATA1
</li>
<li class="content">
[3]<b style="margin: 20px;">USBHD_UEP_AUTO_TOG</b> (def=0x0)    //    enable automatic toggle after successful transfer completion on endpoint 1/2/3: 0=manual toggle, 1=
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000044<b style="margin: 20px;">R8_UEP5_T_LEN</b>//   endpoint 5 transmittal length</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0x50000046<b style="margin: 20px;">R8_UEP5_T_CTRL</b>//   endpoint 5 control</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">MASK_UEP_T_RES</b> (def=0x0)    //    bit mask of handshake response type for USB endpoint X transmittal (IN)
</li>
<li class="content">
[2]<b style="margin: 20px;">USBHD_UEP_T_TOG___USBHD_UH_T_TOG</b> (def=0x0)    //    prepared data toggle flag of USB endpoint X transmittal (IN): 0=DATA0, 1=DATA1
</li>
<li class="content">
[3]<b style="margin: 20px;">USBHD_UEP_AUTO_TOG__USBHD_UH_T_AUTO_TOG</b> (def=0x0)    //    enable automatic toggle after successful transfer completion on endpoint 1/2/3: 0=manual toggle, 1=
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000047<b style="margin: 20px;">R8_UEP5_R_CTRL_</b>//   endpoint 5 control</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">MASK_UEP_R_RES</b> (def=0x0)    //    bit mask of handshake response type for USB endpoint X receiving (OUT)
</li>
<li class="content">
[2]<b style="margin: 20px;">USBHD_UEP_R_TOG</b> (def=0x0)    //    expected data toggle flag of USB endpoint X receiving (OUT): 0=DATA0, 1=DATA1
</li>
<li class="content">
[3]<b style="margin: 20px;">USBHD_UEP_AUTO_TOG</b> (def=0x0)    //    enable automatic toggle after successful transfer completion on endpoint 1/2/3: 0=manual toggle, 1=
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000048<b style="margin: 20px;">R8_UEP6_T_LEN</b>//   endpoint 6 transmittal length</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0x5000004A<b style="margin: 20px;">R8_UEP6_T_CTRL</b>//   endpoint 6 control</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">MASK_UEP_T_RES</b> (def=0x0)    //    bit mask of handshake response type for USB endpoint X transmittal (IN)
</li>
<li class="content">
[2]<b style="margin: 20px;">USBHD_UEP_T_TOG___USBHD_UH_T_TOG</b> (def=0x0)    //    prepared data toggle flag of USB endpoint X transmittal (IN): 0=DATA0, 1=DATA1
</li>
<li class="content">
[3]<b style="margin: 20px;">USBHD_UEP_AUTO_TOG__USBHD_UH_T_AUTO_TOG</b> (def=0x0)    //    enable automatic toggle after successful transfer completion on endpoint 1/2/3: 0=manual toggle, 1=
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x5000004B<b style="margin: 20px;">R8_UEP6_R_CTRL_</b>//   endpoint 6 control</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">MASK_UEP_R_RES</b> (def=0x0)    //    bit mask of handshake response type for USB endpoint X receiving (OUT)
</li>
<li class="content">
[2]<b style="margin: 20px;">USBHD_UEP_R_TOG</b> (def=0x0)    //    expected data toggle flag of USB endpoint X receiving (OUT): 0=DATA0, 1=DATA1
</li>
<li class="content">
[3]<b style="margin: 20px;">USBHD_UEP_AUTO_TOG</b> (def=0x0)    //    enable automatic toggle after successful transfer completion on endpoint 1/2/3: 0=manual toggle, 1=
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x5000004C<b style="margin: 20px;">R8_UEP7_T_LEN</b>//   endpoint 7 transmittal length</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0x5000004E<b style="margin: 20px;">R8_UEP7_T_CTRL</b>//   endpoint 7 control</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">MASK_UEP_T_RES</b> (def=0x0)    //    bit mask of handshake response type for USB endpoint X transmittal (IN)
</li>
<li class="content">
[2]<b style="margin: 20px;">USBHD_UEP_T_TOG___USBHD_UH_T_TOG</b> (def=0x0)    //    prepared data toggle flag of USB endpoint X transmittal (IN): 0=DATA0, 1=DATA1
</li>
<li class="content">
[3]<b style="margin: 20px;">USBHD_UEP_AUTO_TOG__USBHD_UH_T_AUTO_TOG</b> (def=0x0)    //    enable automatic toggle after successful transfer completion on endpoint 1/2/3: 0=manual toggle, 1=
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x5000004F<b style="margin: 20px;">R8_UEP7_R_CTRL_</b>//   endpoint 7 control</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">MASK_UEP_R_RES</b> (def=0x0)    //    bit mask of handshake response type for USB endpoint X receiving (OUT)
</li>
<li class="content">
[2]<b style="margin: 20px;">USBHD_UEP_R_TOG</b> (def=0x0)    //    expected data toggle flag of USB endpoint X receiving (OUT): 0=DATA0, 1=DATA1
</li>
<li class="content">
[3]<b style="margin: 20px;">USBHD_UEP_AUTO_TOG</b> (def=0x0)    //    enable automatic toggle after successful transfer completion on endpoint 1/2/3: 0=manual toggle, 1=
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000054<b style="margin: 20px;">USB_OTG_CR</b>//   usb otg control</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">USB_OTG_CR_DISCHARGEVBUS</b> (def=0x0)    //    usb otg control
</li>
<li class="content">
[1]<b style="margin: 20px;">USB_OTG_CR_CHARGEVBUS</b> (def=0x0)    //    usb otg control
</li>
<li class="content">
[2]<b style="margin: 20px;">USB_OTG_CR_IDPU</b> (def=0x0)    //    usb otg control
</li>
<li class="content">
[3]<b style="margin: 20px;">USB_OTG_CR_OTG_EN</b> (def=0x0)    //    usb otg control
</li>
<li class="content">
[4]<b style="margin: 20px;">USB_OTG_CR_VBUS</b> (def=0x0)    //    usb otg control
</li>
<li class="content">
[5]<b style="margin: 20px;">USB_OTG_CR_SESS</b> (def=0x0)    //    usb otg control
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000058<b style="margin: 20px;">USB_OTG_SR</b>//   usb otg status</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">USB_OTG_SR_VBUS_VLD</b> (def=0x0)    //    usb otg status
</li>
<li class="content">
[1]<b style="margin: 20px;">USB_OTG_SR_SESS_VLD</b> (def=0x0)    //    usb otg status
</li>
<li class="content">
[2]<b style="margin: 20px;">USB_OTG_SR_SESS_END</b> (def=0x0)    //    usb otg status
</li>
<li class="content">
[3]<b style="margin: 20px;">USB_OTG_SR_ID_DIG</b> (def=0x0)    //    usb otg status
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[84]  <b>USBHSWakeup</b>    //    USBHSWakeup</li>
<li>[85]  <b>USBHS</b>    //    USBHS</li>
<li>[83]  <b>OTG_FS</b>    //    OTG_FS</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E000<b style="margin: 20px;">PFIC</b>// Programmable Fast Interrupt Controller</summary>
<ul>
<li class="content"><details><summary>0xE000E000<b style="margin: 20px;">ISR1</b>//   Interrupt Status Register</summary>
<ul>
<li class="content">
[2:3]<b style="margin: 20px;">INTENSTA2_3</b> (def=0x3)    //    Interrupt ID Status
</li>
<li class="content">
[12:31]<b style="margin: 20px;">INTENSTA12_31</b> (def=0x0)    //    Interrupt ID Status
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E004<b style="margin: 20px;">ISR2</b>//   Interrupt Status Register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">INTENSTA</b> (def=0x0)    //    Interrupt ID Status
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E008<b style="margin: 20px;">ISR3</b>//   Interrupt Status Register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">INTENSTA</b> (def=0x0)    //    Interrupt ID Status
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E00C<b style="margin: 20px;">ISR4</b>//   Interrupt Status Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">INTENSTA</b> (def=0x0)    //    Interrupt ID Status
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E020<b style="margin: 20px;">IPR1</b>//   Interrupt Pending Register</summary>
<ul>
<li class="content">
[2:3]<b style="margin: 20px;">PENDSTA2_3</b> (def=0x0)    //    PENDSTA
</li>
<li class="content">
[12:31]<b style="margin: 20px;">PENDSTA12_31</b> (def=0x0)    //    PENDSTA
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E024<b style="margin: 20px;">IPR2</b>//   Interrupt Pending Register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">PENDSTA</b> (def=0x0)    //    PENDSTA
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E028<b style="margin: 20px;">IPR3</b>//   Interrupt Pending Register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">PENDSTA</b> (def=0x0)    //    PENDSTA
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E02C<b style="margin: 20px;">IPR4</b>//   Interrupt Pending Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">PENDSTA</b> (def=0x0)    //    PENDSTA
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E040<b style="margin: 20px;">ITHRESDR</b>//   Interrupt Priority Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">THRESHOLD</b> (def=0x0)    //    THRESHOLD
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E048<b style="margin: 20px;">CFGR</b>//   Interrupt Config Register</summary>
<ul>
<li class="content">
[7]<b style="margin: 20px;">RESETSYS</b> (def=0x0)    //    RESETSYS
</li>
<li class="content">
[16:31]<b style="margin: 20px;">KEYCODE</b> (def=0x0)    //    KEYCODE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E04C<b style="margin: 20px;">GISR</b>//   Interrupt Global Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">NESTSTA</b> (def=0x0)    //    NESTSTA
</li>
<li class="content">
[8]<b style="margin: 20px;">GACTSTA</b> (def=0x0)    //    GACTSTA
</li>
<li class="content">
[9]<b style="margin: 20px;">GPENDSTA</b> (def=0x0)    //    GPENDSTA
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E050<b style="margin: 20px;">VTFIDR</b>//   ID Config Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">VTFID0</b> (def=0x0)    //    VTFID0
</li>
<li class="content">
[8:15]<b style="margin: 20px;">VTFID1</b> (def=0x0)    //    VTFID1
</li>
<li class="content">
[16:23]<b style="margin: 20px;">VTFID2</b> (def=0x0)    //    VTFID2
</li>
<li class="content">
[24:31]<b style="margin: 20px;">VTFID3</b> (def=0x0)    //    VTFID3
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E060<b style="margin: 20px;">VTFADDRR0</b>//   Interrupt 0 address Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">VTF0EN</b> (def=0x0)    //    VTF0EN
</li>
<li class="content">
[1:31]<b style="margin: 20px;"> ADDR0</b> (def=0x0)    //     ADDR0
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E064<b style="margin: 20px;">VTFADDRR1</b>//   Interrupt 1 address Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">VTF1EN</b> (def=0x0)    //    VTF1EN
</li>
<li class="content">
[1:31]<b style="margin: 20px;"> ADDR1</b> (def=0x0)    //     ADDR1
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E068<b style="margin: 20px;">VTFADDRR2</b>//   Interrupt 2 address Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">VTF2EN</b> (def=0x0)    //    VTF2EN
</li>
<li class="content">
[1:31]<b style="margin: 20px;"> ADDR2</b> (def=0x0)    //     ADDR2
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E06C<b style="margin: 20px;">VTFADDRR3</b>//   Interrupt 3 address Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">VTF3EN</b> (def=0x0)    //    VTF3EN
</li>
<li class="content">
[1:31]<b style="margin: 20px;"> ADDR3</b> (def=0x0)    //     ADDR3
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E100<b style="margin: 20px;">IENR1</b>//   Interrupt Setting Register</summary>
<ul>
<li class="content">
[12:31]<b style="margin: 20px;">INTEN</b> (def=0x0)    //    INTEN
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E104<b style="margin: 20px;">IENR2</b>//   Interrupt Setting Register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">INTEN</b> (def=0x0)    //    INTEN
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E108<b style="margin: 20px;">IENR3</b>//   Interrupt Setting Register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">INTEN</b> (def=0x0)    //    INTEN
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E10C<b style="margin: 20px;">IENR4</b>//   Interrupt Setting Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">INTEN</b> (def=0x0)    //    INTEN
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E180<b style="margin: 20px;">IRER1</b>//   Interrupt Clear Register</summary>
<ul>
<li class="content">
[12:31]<b style="margin: 20px;">INTRSET</b> (def=0x0)    //    INTRSET
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E184<b style="margin: 20px;">IRER2</b>//   Interrupt Clear Register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">INTRSET</b> (def=0x0)    //    INTRSET
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E188<b style="margin: 20px;">IRER3</b>//   Interrupt Clear Register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">INTRSET</b> (def=0x0)    //    INTRSET
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E18C<b style="margin: 20px;">IRER4</b>//   Interrupt Clear Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">INTRSET</b> (def=0x0)    //    INTRSET
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E200<b style="margin: 20px;">IPSR1</b>//   Interrupt Pending Register</summary>
<ul>
<li class="content">
[2:3]<b style="margin: 20px;">PENDSET2_3</b> (def=0x0)    //    PENDSET
</li>
<li class="content">
[12:31]<b style="margin: 20px;">PENDSET12_31</b> (def=0x0)    //    PENDSET
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E204<b style="margin: 20px;">IPSR2</b>//   Interrupt Pending Register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">PENDSET</b> (def=0x0)    //    PENDSET
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E208<b style="margin: 20px;">IPSR3</b>//   Interrupt Pending Register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">PENDSET</b> (def=0x0)    //    PENDSET
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E20C<b style="margin: 20px;">IPSR4</b>//   Interrupt Pending Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">PENDSET</b> (def=0x0)    //    PENDSET
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E280<b style="margin: 20px;">IPRR1</b>//   Interrupt Pending Clear Register</summary>
<ul>
<li class="content">
[2:3]<b style="margin: 20px;">PENDRESET2_3</b> (def=0x0)    //    PENDRESET
</li>
<li class="content">
[12:31]<b style="margin: 20px;">PENDRESET12_31</b> (def=0x0)    //    PENDRESET
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E284<b style="margin: 20px;">IPRR2</b>//   Interrupt Pending Clear Register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">PENDRESET</b> (def=0x0)    //    PENDRESET
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E288<b style="margin: 20px;">IPRR3</b>//   Interrupt Pending Clear Register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">PENDRESET</b> (def=0x0)    //    PENDRESET
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E28C<b style="margin: 20px;">IPRR4</b>//   Interrupt Pending Clear Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">PENDRESET</b> (def=0x0)    //    PENDRESET
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E300<b style="margin: 20px;">IACTR1</b>//   Interrupt ACTIVE Register</summary>
<ul>
<li class="content">
[2:3]<b style="margin: 20px;">IACTS2_3</b> (def=0x0)    //    IACTS
</li>
<li class="content">
[12:31]<b style="margin: 20px;">IACTS12_31</b> (def=0x0)    //    IACTS
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E304<b style="margin: 20px;">IACTR2</b>//   Interrupt ACTIVE Register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">IACTS</b> (def=0x0)    //    IACTS
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E308<b style="margin: 20px;">IACTR3</b>//   Interrupt ACTIVE Register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">IACTS</b> (def=0x0)    //    IACTS
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E30C<b style="margin: 20px;">IACTR4</b>//   Interrupt ACTIVE Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">IACTS</b> (def=0x0)    //    IACTS
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E400<b style="margin: 20px;">IPRIOR0</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E401<b style="margin: 20px;">IPRIOR1</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E402<b style="margin: 20px;">IPRIOR2</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E403<b style="margin: 20px;">IPRIOR3</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E404<b style="margin: 20px;">IPRIOR4</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E405<b style="margin: 20px;">IPRIOR5</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E406<b style="margin: 20px;">IPRIOR6</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E407<b style="margin: 20px;">IPRIOR7</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E408<b style="margin: 20px;">IPRIOR8</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E409<b style="margin: 20px;">IPRIOR9</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E40A<b style="margin: 20px;">IPRIOR10</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E40B<b style="margin: 20px;">IPRIOR11</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E40C<b style="margin: 20px;">IPRIOR12</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E40D<b style="margin: 20px;">IPRIOR13</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E40E<b style="margin: 20px;">IPRIOR14</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E40F<b style="margin: 20px;">IPRIOR15</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E410<b style="margin: 20px;">IPRIOR16</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E411<b style="margin: 20px;">IPRIOR17</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E412<b style="margin: 20px;">IPRIOR18</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E413<b style="margin: 20px;">IPRIOR19</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E414<b style="margin: 20px;">IPRIOR20</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E415<b style="margin: 20px;">IPRIOR21</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E416<b style="margin: 20px;">IPRIOR22</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E417<b style="margin: 20px;">IPRIOR23</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E418<b style="margin: 20px;">IPRIOR24</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E419<b style="margin: 20px;">IPRIOR25</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E41A<b style="margin: 20px;">IPRIOR26</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E41B<b style="margin: 20px;">IPRIOR27</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E41C<b style="margin: 20px;">IPRIOR28</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E41D<b style="margin: 20px;">IPRIOR29</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E41E<b style="margin: 20px;">IPRIOR30</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E41F<b style="margin: 20px;">IPRIOR31</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E420<b style="margin: 20px;">IPRIOR32</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E421<b style="margin: 20px;">IPRIOR33</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E422<b style="margin: 20px;">IPRIOR34</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E423<b style="margin: 20px;">IPRIOR35</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E424<b style="margin: 20px;">IPRIOR36</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E425<b style="margin: 20px;">IPRIOR37</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E426<b style="margin: 20px;">IPRIOR38</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E427<b style="margin: 20px;">IPRIOR39</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E428<b style="margin: 20px;">IPRIOR40</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E429<b style="margin: 20px;">IPRIOR41</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E42A<b style="margin: 20px;">IPRIOR42</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E42B<b style="margin: 20px;">IPRIOR43</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E42C<b style="margin: 20px;">IPRIOR44</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E42D<b style="margin: 20px;">IPRIOR45</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E42E<b style="margin: 20px;">IPRIOR46</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E42F<b style="margin: 20px;">IPRIOR47</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E430<b style="margin: 20px;">IPRIOR48</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E431<b style="margin: 20px;">IPRIOR49</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E432<b style="margin: 20px;">IPRIOR50</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E433<b style="margin: 20px;">IPRIOR51</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E434<b style="margin: 20px;">IPRIOR52</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E435<b style="margin: 20px;">IPRIOR53</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E436<b style="margin: 20px;">IPRIOR54</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E437<b style="margin: 20px;">IPRIOR55</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E438<b style="margin: 20px;">IPRIOR56</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E439<b style="margin: 20px;">IPRIOR57</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E43A<b style="margin: 20px;">IPRIOR58</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E43B<b style="margin: 20px;">IPRIOR59</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E43C<b style="margin: 20px;">IPRIOR60</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E43D<b style="margin: 20px;">IPRIOR61</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E43E<b style="margin: 20px;">IPRIOR62</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E43F<b style="margin: 20px;">IPRIOR63</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E440<b style="margin: 20px;">IPRIOR64</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E441<b style="margin: 20px;">IPRIOR65</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E442<b style="margin: 20px;">IPRIOR66</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E443<b style="margin: 20px;">IPRIOR67</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E444<b style="margin: 20px;">IPRIOR68</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E445<b style="margin: 20px;">IPRIOR69</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E446<b style="margin: 20px;">IPRIOR70</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E447<b style="margin: 20px;">IPRIOR71</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E448<b style="margin: 20px;">IPRIOR72</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E449<b style="margin: 20px;">IPRIOR73</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E44A<b style="margin: 20px;">IPRIOR74</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E44B<b style="margin: 20px;">IPRIOR75</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E44C<b style="margin: 20px;">IPRIOR76</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E44D<b style="margin: 20px;">IPRIOR77</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E44E<b style="margin: 20px;">IPRIOR78</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E44F<b style="margin: 20px;">IPRIOR79</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E450<b style="margin: 20px;">IPRIOR80</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E451<b style="margin: 20px;">IPRIOR81</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E452<b style="margin: 20px;">IPRIOR82</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E453<b style="margin: 20px;">IPRIOR83</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E454<b style="margin: 20px;">IPRIOR84</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E455<b style="margin: 20px;">IPRIOR85</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E456<b style="margin: 20px;">IPRIOR86</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E457<b style="margin: 20px;">IPRIOR87</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E458<b style="margin: 20px;">IPRIOR88</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E459<b style="margin: 20px;">IPRIOR89</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E45A<b style="margin: 20px;">IPRIOR90</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E45B<b style="margin: 20px;">IPRIOR91</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E45C<b style="margin: 20px;">IPRIOR92</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E45D<b style="margin: 20px;">IPRIOR93</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E45E<b style="margin: 20px;">IPRIOR94</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E45F<b style="margin: 20px;">IPRIOR95</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E460<b style="margin: 20px;">IPRIOR96</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E461<b style="margin: 20px;">IPRIOR97</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E462<b style="margin: 20px;">IPRIOR98</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E463<b style="margin: 20px;">IPRIOR99</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E464<b style="margin: 20px;">IPRIOR100</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E465<b style="margin: 20px;">IPRIOR101</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E466<b style="margin: 20px;">IPRIOR102</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E467<b style="margin: 20px;">IPRIOR103</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E468<b style="margin: 20px;">IPRIOR104</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E469<b style="margin: 20px;">IPRIOR105</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E46A<b style="margin: 20px;">IPRIOR106</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E46B<b style="margin: 20px;">IPRIOR107</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E46C<b style="margin: 20px;">IPRIOR108</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E46D<b style="margin: 20px;">IPRIOR109</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E46E<b style="margin: 20px;">IPRIOR110</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E46F<b style="margin: 20px;">IPRIOR111</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E470<b style="margin: 20px;">IPRIOR112</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E471<b style="margin: 20px;">IPRIOR113</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E472<b style="margin: 20px;">IPRIOR114</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E473<b style="margin: 20px;">IPRIOR115</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E474<b style="margin: 20px;">IPRIOR116</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E475<b style="margin: 20px;">IPRIOR117</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E476<b style="margin: 20px;">IPRIOR118</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E477<b style="margin: 20px;">IPRIOR119</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E478<b style="margin: 20px;">IPRIOR120</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E479<b style="margin: 20px;">IPRIOR121</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E47A<b style="margin: 20px;">IPRIOR122</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E47B<b style="margin: 20px;">IPRIOR123</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E47C<b style="margin: 20px;">IPRIOR124</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E47D<b style="margin: 20px;">IPRIOR125</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E47E<b style="margin: 20px;">IPRIOR126</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E47F<b style="margin: 20px;">IPRIOR127</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E480<b style="margin: 20px;">IPRIOR128</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E481<b style="margin: 20px;">IPRIOR129</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E482<b style="margin: 20px;">IPRIOR130</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E483<b style="margin: 20px;">IPRIOR131</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E484<b style="margin: 20px;">IPRIOR132</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E485<b style="margin: 20px;">IPRIOR133</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E486<b style="margin: 20px;">IPRIOR134</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E487<b style="margin: 20px;">IPRIOR135</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E488<b style="margin: 20px;">IPRIOR136</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E489<b style="margin: 20px;">IPRIOR137</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E48A<b style="margin: 20px;">IPRIOR138</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E48B<b style="margin: 20px;">IPRIOR139</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E48C<b style="margin: 20px;">IPRIOR140</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E48D<b style="margin: 20px;">IPRIOR141</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E48E<b style="margin: 20px;">IPRIOR142</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E48F<b style="margin: 20px;">IPRIOR143</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E490<b style="margin: 20px;">IPRIOR144</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E491<b style="margin: 20px;">IPRIOR145</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E492<b style="margin: 20px;">IPRIOR146</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E493<b style="margin: 20px;">IPRIOR147</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E494<b style="margin: 20px;">IPRIOR148</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E495<b style="margin: 20px;">IPRIOR149</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E496<b style="margin: 20px;">IPRIOR150</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E497<b style="margin: 20px;">IPRIOR151</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E498<b style="margin: 20px;">IPRIOR152</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E499<b style="margin: 20px;">IPRIOR153</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E49A<b style="margin: 20px;">IPRIOR154</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E49B<b style="margin: 20px;">IPRIOR155</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E49C<b style="margin: 20px;">IPRIOR156</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E49D<b style="margin: 20px;">IPRIOR157</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E49E<b style="margin: 20px;">IPRIOR158</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E49F<b style="margin: 20px;">IPRIOR159</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E4A0<b style="margin: 20px;">IPRIOR160</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E4A1<b style="margin: 20px;">IPRIOR161</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E4A2<b style="margin: 20px;">IPRIOR162</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E4A3<b style="margin: 20px;">IPRIOR163</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E4A4<b style="margin: 20px;">IPRIOR164</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E4A5<b style="margin: 20px;">IPRIOR165</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E4A6<b style="margin: 20px;">IPRIOR166</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E4A7<b style="margin: 20px;">IPRIOR167</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E4A8<b style="margin: 20px;">IPRIOR168</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E4A9<b style="margin: 20px;">IPRIOR169</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E4AA<b style="margin: 20px;">IPRIOR170</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E4AB<b style="margin: 20px;">IPRIOR171</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E4AC<b style="margin: 20px;">IPRIOR172</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E4AD<b style="margin: 20px;">IPRIOR173</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E4AE<b style="margin: 20px;">IPRIOR174</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E4AF<b style="margin: 20px;">IPRIOR175</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E4B0<b style="margin: 20px;">IPRIOR176</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E4B1<b style="margin: 20px;">IPRIOR177</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E4B2<b style="margin: 20px;">IPRIOR178</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E4B3<b style="margin: 20px;">IPRIOR179</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E4B4<b style="margin: 20px;">IPRIOR180</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E4B5<b style="margin: 20px;">IPRIOR181</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E4B6<b style="margin: 20px;">IPRIOR182</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E4B7<b style="margin: 20px;">IPRIOR183</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E4B8<b style="margin: 20px;">IPRIOR184</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E4B9<b style="margin: 20px;">IPRIOR185</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E4BA<b style="margin: 20px;">IPRIOR186</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E4BB<b style="margin: 20px;">IPRIOR187</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E4BC<b style="margin: 20px;">IPRIOR188</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E4BD<b style="margin: 20px;">IPRIOR189</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E4BE<b style="margin: 20px;">IPRIOR190</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E4BF<b style="margin: 20px;">IPRIOR191</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E4C0<b style="margin: 20px;">IPRIOR192</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E4C1<b style="margin: 20px;">IPRIOR193</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E4C2<b style="margin: 20px;">IPRIOR194</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E4C3<b style="margin: 20px;">IPRIOR195</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E4C4<b style="margin: 20px;">IPRIOR196</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E4C5<b style="margin: 20px;">IPRIOR197</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E4C6<b style="margin: 20px;">IPRIOR198</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E4C7<b style="margin: 20px;">IPRIOR199</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E4C8<b style="margin: 20px;">IPRIOR200</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E4C9<b style="margin: 20px;">IPRIOR201</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E4CA<b style="margin: 20px;">IPRIOR202</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E4CB<b style="margin: 20px;">IPRIOR203</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E4CC<b style="margin: 20px;">IPRIOR204</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E4CD<b style="margin: 20px;">IPRIOR205</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E4CE<b style="margin: 20px;">IPRIOR206</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E4CF<b style="margin: 20px;">IPRIOR207</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E4D0<b style="margin: 20px;">IPRIOR208</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E4D1<b style="margin: 20px;">IPRIOR209</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E4D2<b style="margin: 20px;">IPRIOR210</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E4D3<b style="margin: 20px;">IPRIOR211</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E4D4<b style="margin: 20px;">IPRIOR212</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E4D5<b style="margin: 20px;">IPRIOR213</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E4D6<b style="margin: 20px;">IPRIOR214</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E4D7<b style="margin: 20px;">IPRIOR215</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E4D8<b style="margin: 20px;">IPRIOR216</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E4D9<b style="margin: 20px;">IPRIOR217</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E4DA<b style="margin: 20px;">IPRIOR218</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E4DB<b style="margin: 20px;">IPRIOR219</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E4DC<b style="margin: 20px;">IPRIOR220</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E4DD<b style="margin: 20px;">IPRIOR221</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E4DE<b style="margin: 20px;">IPRIOR222</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E4DF<b style="margin: 20px;">IPRIOR223</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E4E0<b style="margin: 20px;">IPRIOR224</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E4E1<b style="margin: 20px;">IPRIOR225</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E4E2<b style="margin: 20px;">IPRIOR226</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E4E3<b style="margin: 20px;">IPRIOR227</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E4E4<b style="margin: 20px;">IPRIOR228</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E4E5<b style="margin: 20px;">IPRIOR229</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E4E6<b style="margin: 20px;">IPRIOR230</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E4E7<b style="margin: 20px;">IPRIOR231</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E4E8<b style="margin: 20px;">IPRIOR232</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E4E9<b style="margin: 20px;">IPRIOR233</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E4EA<b style="margin: 20px;">IPRIOR234</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E4EB<b style="margin: 20px;">IPRIOR235</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E4EC<b style="margin: 20px;">IPRIOR236</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E4ED<b style="margin: 20px;">IPRIOR237</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E4EE<b style="margin: 20px;">IPRIOR238</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E4EF<b style="margin: 20px;">IPRIOR239</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E4F0<b style="margin: 20px;">IPRIOR240</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E4F1<b style="margin: 20px;">IPRIOR241</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E4F2<b style="margin: 20px;">IPRIOR242</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E4F3<b style="margin: 20px;">IPRIOR243</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E4F4<b style="margin: 20px;">IPRIOR244</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E4F5<b style="margin: 20px;">IPRIOR245</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E4F6<b style="margin: 20px;">IPRIOR246</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E4F7<b style="margin: 20px;">IPRIOR247</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E4F8<b style="margin: 20px;">IPRIOR248</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E4F9<b style="margin: 20px;">IPRIOR249</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E4FA<b style="margin: 20px;">IPRIOR250</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E4FB<b style="margin: 20px;">IPRIOR251</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E4FC<b style="margin: 20px;">IPRIOR252</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E4FD<b style="margin: 20px;">IPRIOR253</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E4FE<b style="margin: 20px;">IPRIOR254</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E4FF<b style="margin: 20px;">IPRIOR255</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000ED10<b style="margin: 20px;">SCTLR</b>//   System Control Register</summary>
<ul>
<li class="content">
[1]<b style="margin: 20px;">SLEEPONEXIT</b> (def=0x0)    //    SLEEPONEXIT
</li>
<li class="content">
[2]<b style="margin: 20px;">SLEEPDEEP</b> (def=0x0)    //    SLEEPDEEP
</li>
<li class="content">
[3]<b style="margin: 20px;">WFITOWFE</b> (def=0x0)    //    WFITOWFE
</li>
<li class="content">
[4]<b style="margin: 20px;">SEVONPEND</b> (def=0x0)    //    SEVONPEND
</li>
<li class="content">
[5]<b style="margin: 20px;">SETEVENT</b> (def=0x0)    //    SETEVENT
</li>
<li class="content">
[31]<b style="margin: 20px;">SYSRESET</b> (def=0x0)    //    SYSRESET
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000F000<b style="margin: 20px;">STK_CTLR</b>//   System counter control register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">STE</b> (def=0x0)    //    System counter enable
</li>
<li class="content">
[1]<b style="margin: 20px;">STIE</b> (def=0x0)    //    System counter interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">STCLK</b> (def=0x0)    //    System selects the clock source
</li>
<li class="content">
[3]<b style="margin: 20px;">STRE</b> (def=0x0)    //    System reload register
</li>
<li class="content">
[4]<b style="margin: 20px;">MODE</b> (def=0x0)    //    System Mode
</li>
<li class="content">
[5]<b style="margin: 20px;">INIT</b> (def=0x0)    //    System Initialization update
</li>
<li class="content">
[31]<b style="margin: 20px;">SWIE</b> (def=0x0)    //    System software triggered interrupts enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000F004<b style="margin: 20px;">STK_SR</b>//   System START</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CNTIF</b> (def=0x0)    //    CNTIF
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000F008<b style="margin: 20px;">STK_CNTL</b>//   System counter low register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">CNTL</b> (def=0x0)    //    CNTL
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000F00C<b style="margin: 20px;">STK_CNTH</b>//   System counter high register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">CNTH</b> (def=0x0)    //    CNTH
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000F010<b style="margin: 20px;">STK_CMPLR</b>//   System compare low register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">CMPL</b> (def=0x0)    //    CMPL
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000F014<b style="margin: 20px;">STK_CMPHR</b>//   System compare high register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">CMPH</b> (def=0x0)    //    CMPH
</li>
</ul>
</details></li>
</ul>
</details></li>
</ul>

  </body>
</html>
