
Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: HAPS (R) ProtoCompiler 100
Build: R-2020.12-SP1-1
Install: /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1
OS: CentOS Linux 7 (Core)
Hostname: ws40
max virtual memory: unlimited (bytes)
max user processes: 4096
max stack size: 10485760 (bytes)


Database state : /home/m110/m110063553/FPGA/Lab1_PCflow/RSA/|pp0
Synopsys ProtoCompiler Partitioner/Router, Version map202012pcp4, Build 193R, Built Apr  8 2022 21:27:09, @4216327


@N: AP152 |(Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s)
Timing graph for view RSA_IP_0000
   Nodes 111 (Constrained: 0), Edges 3565, Dissolve Edges 12212
   Build Time 0.154242
Timing graph for view counter
   Nodes 15 (Constrained: 0), Edges 13, Dissolve Edges 120
   Build Time 0.00101551
Timing graph for view top
   Nodes 20 (Constrained: 0), Edges 18, Dissolve Edges 18
   Build Time 0.000335331
@N: MF848 |Writing compressed timing models.
@N: AP152 |(Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s)
Complete
