# Combinational Logic
The given equation is Y=A'B'C' + AB'C'.

A VHDL testbench was written for each (all 8) condition and was simulated using Mentor Graphics Questa Simulator.

The autolayout is created using Mentor Graphics Pyxis.

![Questa Sim](https://github.com/jonathanrjpereira/VHDL-Examples/blob/master/Combinational%20Logic/simulation_questa.png)
