Command: /home/work/Desktop/simprisc/simv -ucli +UVM_CONFIG_DB_TRACE +UVM_PHASE_TRACE +UVM_OBJECTION_TRACE +UVM_RESOURCE_DB_TRACE +UVM_LOG_RECORD +UVM_VERDI_TRACE=UVM_AWARE -ucli2Proc -lca -l /home/work/Desktop/simprisc/verdiLog/sim.log
Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS/VCS-MX Release Notes
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Oct 14 08:53 2020

ucli% synUtils::getArch
linux64
ucli% loaddl -simv /home/disk/Verdi3_L-2016.06-1/share/PLI/VCS/LINUXAMD64/libnovas.so LoadFSDBDumpCmd;LoadFSDBDumpCmd
LoadFSDBDumpCmd success
ucli% config ckptfsdbcheck off;config endofsim noexit;config onfail {enable all};catch {setUcliVerdiConnected};cbug::config pretty_print auto;fsdbDumpfile {/home/work/Desktop/simprisc/inter.fsdb}; fsdbDumpflush;
*Verdi3* Loading libsscore_vcs201606.so
*Verdi3* : FSDB_GATE is set.
*Verdi3* : FSDB_RTL is set.
*Verdi3* : Enable Parallel Dumping.
FSDB Dumper for VCS, Release Verdi3_L-2016.06-1, Linux x86_64/64bit, 07/10/2016
(C) 1996 - 2016 by Synopsys, Inc.
*Verdi3* : Create FSDB file '/home/work/Desktop/simprisc/inter.fsdb'
*Verdi3* : Flush all FSDB Files at 0 ps.

ucli% sps_interactive
*Verdi3* : Enable RPC Server(10459)

ucli% ucliCore::getToolPID
10459
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% puts $ucliCore::nativeUcliMode
0

ucli% ucliCore::getToolTopPID
10459
ucli% pid
10476
ucli% synUtils::sendTool -active {_icl_createSharedMemory /tmp/vcs_dve_general.work.10459 }

ucli% if { [info vars watch::vcbp_str_len_limit_of_get_value] != ""} {set watch::vcbp_str_len_limit_of_get_value 1024}
1024
ucli% info command stateVerdiChangeCB

ucli% proc stateVerdiChangeCB args { if {$ucliGUI::state eq "terminated"} {puts "\nVERDI_SIM_Terminated\n";catch {setVerdiSimTerminated}}}

ucli% trace variable ucliGUI::state wu stateVerdiChangeCB

ucli% if {[catch {rename synopsys::restore verdiHack::restore} ]} {puts "0"}

ucli% proc synopsys::restore {args} { verdiHack::restore $args; puts "\nVERDI_SIM_RESTORE\n"}

ucli% if {[catch {rename quit verdiHack::quit} ]} {puts "0"}

ucli% proc quit {args} { if {[string length $args] == 0} { verdiHack::quit; } elseif {([string equal "-h" $args] == 1)||([string equal "-he" $args] == 1)||([string equal "-hel" $args] == 1)||([string equal "-help" $args] == 1)} { puts "\n quit           # Exit the simulation.\n \[-noprompt\]        (Exit the simulation and Verdi.)\n"} elseif {([string equal "-n" $args] == 1)||([string equal "-no" $args] == 1)||([string equal "-nop" $args] == 1)||([string equal "-nopr" $args] == 1)||([string equal "-nopro" $args] == 1)||([string equal "-noprom" $args] == 1)||([string equal "-nopromp" $args] == 1)||([string equal "-noprompt" $args] == 1)} { puts "\nVERDI_EXIT_N\n" } else { verdiHack::quit $args; } }

ucli% if {[catch {rename exit verdiHack::exit} ]} {puts "0"}

ucli% proc exit {args} { if {[string length $args] == 0} { verdiHack::exit; } elseif {([string equal "-h" $args] == 1)||([string equal "-he" $args] == 1)||([string equal "-hel" $args] == 1)||([string equal "-help" $args] == 1)} { puts "\n exit           # Exit the simulation.\n \[-noprompt\]        (Exit the simulation and Verdi.)\n"} elseif {([string equal "-n" $args] == 1)||([string equal "-no" $args] == 1)||([string equal "-nop" $args] == 1)||([string equal "-nopr" $args] == 1)||([string equal "-nopro" $args] == 1)||([string equal "-noprom" $args] == 1)||([string equal "-nopromp" $args] == 1)||([string equal "-noprompt" $args] == 1)} { puts "\nVERDI_EXIT_N\n" } else { verdiHack::exit $args; } }

ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% fsdbDumpflush 
*Verdi3* : Flush all FSDB Files at 0 ps.

ucli% senv
activeDomain: Verilog
activeFile: defines.sv
activeFrame: -1
activeLine: 1
activeScope: _vcs_unit__3944819586
activeThread: 0
endCol: 0
file: defines.sv
frame: -1
fsdbFilename: 
fsdbNewFlow: 1
hasTB: 1
inputFilename: 
keyFilename: ucli.key
line: 1
logFilename: /home/work/Desktop/simprisc/verdiLog/sim.log
macroIndex: -1
macroOffset: -1
pid: 10459
scope: _vcs_unit__3944819586
startCol: 0
state: stopped
thread: 0
time: 0
timePrecision: 1 ps
vcdFilename: 
vpdFilename:
ucli% synUtils::resolveSourceFilename defines.sv
defines.sv
ucli% puts $::ucliCore::cbug_active
0

ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% checkpoint -list -all
There are no checkpoints present.
ucli% stop
No stop points are set
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% fsdbDumpvars 1 {top_tb.th.clk} ;fsdbDumpflush
*Verdi3* : Dumping the signal (top_tb.th.clk).
*Verdi3* : Flush all FSDB Files at 0 ps.

ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% fsdbDumpvars 1 {top_tb.th.nreset} ;fsdbDumpflush
*Verdi3* : Dumping the signal (top_tb.th.nreset).
*Verdi3* : Flush all FSDB Files at 0 ps.

ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% run 100n

Error-[UCLI-RUN-INCORRECT-RELATIVE] Relative time incorrect
  Attempting to set an incorrect relative time '100n'.
  Please use a relative time >= 0.

ucli% ucliCore::getToolPID
10459
ucli% synEnv::isFinished
0
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% fsdbDumpflush 
*Verdi3* : Flush all FSDB Files at 0 ps.

ucli% senv
activeDomain: Verilog
activeFile: defines.sv
activeFrame: -1
activeLine: 1
activeScope: _vcs_unit__3944819586
activeThread: 0
endCol: 0
file: defines.sv
frame: -1
fsdbFilename: 
fsdbNewFlow: 1
hasTB: 1
inputFilename: 
keyFilename: ucli.key
line: 1
logFilename: /home/work/Desktop/simprisc/verdiLog/sim.log
macroIndex: -1
macroOffset: -1
pid: 10459
scope: _vcs_unit__3944819586
startCol: 0
state: stopped
thread: 0
time: 0
timePrecision: 1 ps
vcdFilename: 
vpdFilename:
ucli% synUtils::resolveSourceFilename defines.sv
defines.sv
ucli% puts $::ucliCore::cbug_active
0

ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% checkpoint -list -all
There are no checkpoints present.
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% stop
No stop points are set
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% run
VCD+ Writer L-2016.06_Full64 Copyright (c) 1991-2016 by Synopsys Inc.
done!!!!!!!!!!
$finish called from file "top_tb.sv", line 37.
$finish at simulation time               200000
Simulation complete, time is 200000 ps.
top_th.sv, 48 :   			if(memw_if_0.mem_wstrobe & 'b0001) memw_if_0.in_data_bus[7:0] <= ram[memw_if_0.out_addr_bus];

ucli% ucliCore::getToolPID
10459
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% fsdbDumpflush 
*Verdi3* : Flush all FSDB Files at 200,000 ps.

ucli% senv
activeDomain: Verilog
activeFile: top_th.sv
activeFrame: 0
activeLine: 48
activeScope: top_tb.th
activeThread: 18
endCol: 0
file: top_th.sv
frame: 0
fsdbFilename: 
fsdbNewFlow: 1
hasTB: 1
inputFilename: 
keyFilename: ucli.key
line: 48
logFilename: /home/work/Desktop/simprisc/verdiLog/sim.log
macroIndex: -1
macroOffset: -1
pid: 10459
scope: top_tb.th
startCol: 0
state: stopped
thread: 18
time: 200000
timePrecision: 1 ps
vcdFilename: 
vpdFilename:
ucli% synUtils::resolveSourceFilename top_th.sv
top_th.sv
ucli% puts $::ucliCore::cbug_active
0

ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% checkpoint -list -all
There are no checkpoints present.
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% stop
No stop points are set
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% finish; quit
           V C S   S i m u l a t i o n   R e p o r t 
Time: 200000 ps
CPU Time:      0.960 seconds;       Data structure size:   0.0Mb
Wed Oct 14 08:54:56 2020

VERDI_SIM_Terminated

