<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › scsi › mvsas › mv_defs.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>mv_defs.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Marvell 88SE64xx/88SE94xx const head file</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright 2007 Red Hat, Inc.</span>
<span class="cm"> * Copyright 2008 Marvell. &lt;kewei@marvell.com&gt;</span>
<span class="cm"> * Copyright 2009-2011 Marvell. &lt;yuxiangl@marvell.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This file is licensed under GPLv2.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or</span>
<span class="cm"> * modify it under the terms of the GNU General Public License as</span>
<span class="cm"> * published by the Free Software Foundation; version 2 of the</span>
<span class="cm"> * License.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU</span>
<span class="cm"> * General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307</span>
<span class="cm"> * USA</span>
<span class="cm">*/</span>

<span class="cp">#ifndef _MV_DEFS_H_</span>
<span class="cp">#define _MV_DEFS_H_</span>

<span class="cp">#define PCI_DEVICE_ID_ARECA_1300	0x1300</span>
<span class="cp">#define PCI_DEVICE_ID_ARECA_1320	0x1320</span>

<span class="k">enum</span> <span class="n">chip_flavors</span> <span class="p">{</span>
	<span class="n">chip_6320</span><span class="p">,</span>
	<span class="n">chip_6440</span><span class="p">,</span>
	<span class="n">chip_6485</span><span class="p">,</span>
	<span class="n">chip_9480</span><span class="p">,</span>
	<span class="n">chip_9180</span><span class="p">,</span>
	<span class="n">chip_9445</span><span class="p">,</span>
	<span class="n">chip_9485</span><span class="p">,</span>
	<span class="n">chip_1300</span><span class="p">,</span>
	<span class="n">chip_1320</span>
<span class="p">};</span>

<span class="cm">/* driver compile-time configuration */</span>
<span class="k">enum</span> <span class="n">driver_configuration</span> <span class="p">{</span>
	<span class="n">MVS_TX_RING_SZ</span>		<span class="o">=</span> <span class="mi">1024</span><span class="p">,</span>	<span class="cm">/* TX ring size (12-bit) */</span>
	<span class="n">MVS_RX_RING_SZ</span>		<span class="o">=</span> <span class="mi">1024</span><span class="p">,</span> <span class="cm">/* RX ring size (12-bit) */</span>
					<span class="cm">/* software requires power-of-2</span>
<span class="cm">					   ring size */</span>
	<span class="n">MVS_SOC_SLOTS</span>		<span class="o">=</span> <span class="mi">64</span><span class="p">,</span>
	<span class="n">MVS_SOC_TX_RING_SZ</span>	<span class="o">=</span> <span class="n">MVS_SOC_SLOTS</span> <span class="o">*</span> <span class="mi">2</span><span class="p">,</span>
	<span class="n">MVS_SOC_RX_RING_SZ</span>	<span class="o">=</span> <span class="n">MVS_SOC_SLOTS</span> <span class="o">*</span> <span class="mi">2</span><span class="p">,</span>

	<span class="n">MVS_SLOT_BUF_SZ</span>		<span class="o">=</span> <span class="mi">8192</span><span class="p">,</span> <span class="cm">/* cmd tbl + IU + status + PRD */</span>
	<span class="n">MVS_SSP_CMD_SZ</span>		<span class="o">=</span> <span class="mi">64</span><span class="p">,</span>	<span class="cm">/* SSP command table buffer size */</span>
	<span class="n">MVS_ATA_CMD_SZ</span>		<span class="o">=</span> <span class="mi">96</span><span class="p">,</span>	<span class="cm">/* SATA command table buffer size */</span>
	<span class="n">MVS_OAF_SZ</span>		<span class="o">=</span> <span class="mi">64</span><span class="p">,</span>	<span class="cm">/* Open address frame buffer size */</span>
	<span class="n">MVS_QUEUE_SIZE</span>		<span class="o">=</span> <span class="mi">64</span><span class="p">,</span>	<span class="cm">/* Support Queue depth */</span>
	<span class="n">MVS_SOC_CAN_QUEUE</span>	<span class="o">=</span> <span class="n">MVS_SOC_SLOTS</span> <span class="o">-</span> <span class="mi">2</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* unchangeable hardware details */</span>
<span class="k">enum</span> <span class="n">hardware_details</span> <span class="p">{</span>
	<span class="n">MVS_MAX_PHYS</span>		<span class="o">=</span> <span class="mi">8</span><span class="p">,</span>	<span class="cm">/* max. possible phys */</span>
	<span class="n">MVS_MAX_PORTS</span>		<span class="o">=</span> <span class="mi">8</span><span class="p">,</span>	<span class="cm">/* max. possible ports */</span>
	<span class="n">MVS_SOC_PHYS</span>		<span class="o">=</span> <span class="mi">4</span><span class="p">,</span>	<span class="cm">/* soc phys */</span>
	<span class="n">MVS_SOC_PORTS</span>		<span class="o">=</span> <span class="mi">4</span><span class="p">,</span>	<span class="cm">/* soc phys */</span>
	<span class="n">MVS_MAX_DEVICES</span>	<span class="o">=</span> <span class="mi">1024</span><span class="p">,</span>	<span class="cm">/* max supported device */</span>
<span class="p">};</span>

<span class="cm">/* peripheral registers (BAR2) */</span>
<span class="k">enum</span> <span class="n">peripheral_registers</span> <span class="p">{</span>
	<span class="n">SPI_CTL</span>			<span class="o">=</span> <span class="mh">0x10</span><span class="p">,</span>	<span class="cm">/* EEPROM control */</span>
	<span class="n">SPI_CMD</span>			<span class="o">=</span> <span class="mh">0x14</span><span class="p">,</span>	<span class="cm">/* EEPROM command */</span>
	<span class="n">SPI_DATA</span>		<span class="o">=</span> <span class="mh">0x18</span><span class="p">,</span> <span class="cm">/* EEPROM data */</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">peripheral_register_bits</span> <span class="p">{</span>
	<span class="n">TWSI_RDY</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">7</span><span class="p">),</span>	<span class="cm">/* EEPROM interface ready */</span>
	<span class="n">TWSI_RD</span>			<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">),</span>	<span class="cm">/* EEPROM read access */</span>

	<span class="n">SPI_ADDR_MASK</span>		<span class="o">=</span> <span class="mh">0x3ffff</span><span class="p">,</span>	<span class="cm">/* bits 17:0 */</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">hw_register_bits</span> <span class="p">{</span>
	<span class="cm">/* MVS_GBL_CTL */</span>
	<span class="n">INT_EN</span>			<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">),</span>	<span class="cm">/* Global int enable */</span>
	<span class="n">HBA_RST</span>			<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">),</span>	<span class="cm">/* HBA reset */</span>

	<span class="cm">/* MVS_GBL_INT_STAT */</span>
	<span class="n">INT_XOR</span>			<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">),</span>	<span class="cm">/* XOR engine event */</span>
	<span class="n">INT_SAS_SATA</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">),</span>	<span class="cm">/* SAS/SATA event */</span>

	<span class="cm">/* MVS_GBL_PORT_TYPE */</span>			<span class="cm">/* shl for ports 1-3 */</span>
	<span class="n">SATA_TARGET</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">),</span>	<span class="cm">/* port0 SATA target enable */</span>
	<span class="n">MODE_AUTO_DET_PORT7</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">15</span><span class="p">),</span>	<span class="cm">/* port0 SAS/SATA autodetect */</span>
	<span class="n">MODE_AUTO_DET_PORT6</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">14</span><span class="p">),</span>
	<span class="n">MODE_AUTO_DET_PORT5</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">13</span><span class="p">),</span>
	<span class="n">MODE_AUTO_DET_PORT4</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">),</span>
	<span class="n">MODE_AUTO_DET_PORT3</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">11</span><span class="p">),</span>
	<span class="n">MODE_AUTO_DET_PORT2</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">10</span><span class="p">),</span>
	<span class="n">MODE_AUTO_DET_PORT1</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">9</span><span class="p">),</span>
	<span class="n">MODE_AUTO_DET_PORT0</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">),</span>
	<span class="n">MODE_AUTO_DET_EN</span>    <span class="o">=</span>	<span class="n">MODE_AUTO_DET_PORT0</span> <span class="o">|</span> <span class="n">MODE_AUTO_DET_PORT1</span> <span class="o">|</span>
				<span class="n">MODE_AUTO_DET_PORT2</span> <span class="o">|</span> <span class="n">MODE_AUTO_DET_PORT3</span> <span class="o">|</span>
				<span class="n">MODE_AUTO_DET_PORT4</span> <span class="o">|</span> <span class="n">MODE_AUTO_DET_PORT5</span> <span class="o">|</span>
				<span class="n">MODE_AUTO_DET_PORT6</span> <span class="o">|</span> <span class="n">MODE_AUTO_DET_PORT7</span><span class="p">,</span>
	<span class="n">MODE_SAS_PORT7_MASK</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">7</span><span class="p">),</span>  <span class="cm">/* port0 SAS(1), SATA(0) mode */</span>
	<span class="n">MODE_SAS_PORT6_MASK</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">),</span>
	<span class="n">MODE_SAS_PORT5_MASK</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">5</span><span class="p">),</span>
	<span class="n">MODE_SAS_PORT4_MASK</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">),</span>
	<span class="n">MODE_SAS_PORT3_MASK</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">),</span>
	<span class="n">MODE_SAS_PORT2_MASK</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">),</span>
	<span class="n">MODE_SAS_PORT1_MASK</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">),</span>
	<span class="n">MODE_SAS_PORT0_MASK</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">MODE_SAS_SATA</span>	<span class="o">=</span>	<span class="n">MODE_SAS_PORT0_MASK</span> <span class="o">|</span> <span class="n">MODE_SAS_PORT1_MASK</span> <span class="o">|</span>
				<span class="n">MODE_SAS_PORT2_MASK</span> <span class="o">|</span> <span class="n">MODE_SAS_PORT3_MASK</span> <span class="o">|</span>
				<span class="n">MODE_SAS_PORT4_MASK</span> <span class="o">|</span> <span class="n">MODE_SAS_PORT5_MASK</span> <span class="o">|</span>
				<span class="n">MODE_SAS_PORT6_MASK</span> <span class="o">|</span> <span class="n">MODE_SAS_PORT7_MASK</span><span class="p">,</span>

				<span class="cm">/* SAS_MODE value may be</span>
<span class="cm">				 * dictated (in hw) by values</span>
<span class="cm">				 * of SATA_TARGET &amp; AUTO_DET</span>
<span class="cm">				 */</span>

	<span class="cm">/* MVS_TX_CFG */</span>
	<span class="n">TX_EN</span>			<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">),</span>	<span class="cm">/* Enable TX */</span>
	<span class="n">TX_RING_SZ_MASK</span>		<span class="o">=</span> <span class="mh">0xfff</span><span class="p">,</span>	<span class="cm">/* TX ring size, bits 11:0 */</span>

	<span class="cm">/* MVS_RX_CFG */</span>
	<span class="n">RX_EN</span>			<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">),</span>	<span class="cm">/* Enable RX */</span>
	<span class="n">RX_RING_SZ_MASK</span>		<span class="o">=</span> <span class="mh">0xfff</span><span class="p">,</span>	<span class="cm">/* RX ring size, bits 11:0 */</span>

	<span class="cm">/* MVS_INT_COAL */</span>
	<span class="n">COAL_EN</span>			<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">),</span>	<span class="cm">/* Enable int coalescing */</span>

	<span class="cm">/* MVS_INT_STAT, MVS_INT_MASK */</span>
	<span class="n">CINT_I2C</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">31</span><span class="p">),</span>	<span class="cm">/* I2C event */</span>
	<span class="n">CINT_SW0</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">30</span><span class="p">),</span>	<span class="cm">/* software event 0 */</span>
	<span class="n">CINT_SW1</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">29</span><span class="p">),</span>	<span class="cm">/* software event 1 */</span>
	<span class="n">CINT_PRD_BC</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">28</span><span class="p">),</span>	<span class="cm">/* PRD BC err for read cmd */</span>
	<span class="n">CINT_DMA_PCIE</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">27</span><span class="p">),</span>	<span class="cm">/* DMA to PCIE timeout */</span>
	<span class="n">CINT_MEM</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">26</span><span class="p">),</span>	<span class="cm">/* int mem parity err */</span>
	<span class="n">CINT_I2C_SLAVE</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">25</span><span class="p">),</span>	<span class="cm">/* slave I2C event */</span>
	<span class="n">CINT_NON_SPEC_NCQ_ERROR</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">25</span><span class="p">),</span>	<span class="cm">/* Non specific NCQ error */</span>
	<span class="n">CINT_SRS</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">),</span>	<span class="cm">/* SRS event */</span>
	<span class="n">CINT_CI_STOP</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">),</span>	<span class="cm">/* cmd issue stopped */</span>
	<span class="n">CINT_DONE</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">),</span>	<span class="cm">/* cmd completion */</span>

						<span class="cm">/* shl for ports 1-3 */</span>
	<span class="n">CINT_PORT_STOPPED</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">),</span>	<span class="cm">/* port0 stopped */</span>
	<span class="n">CINT_PORT</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">),</span>	<span class="cm">/* port0 event */</span>
	<span class="n">CINT_PORT_MASK_OFFSET</span>	<span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
	<span class="n">CINT_PORT_MASK</span>		<span class="o">=</span> <span class="p">(</span><span class="mh">0xFF</span> <span class="o">&lt;&lt;</span> <span class="n">CINT_PORT_MASK_OFFSET</span><span class="p">),</span>
	<span class="n">CINT_PHY_MASK_OFFSET</span>	<span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
	<span class="n">CINT_PHY_MASK</span>		<span class="o">=</span> <span class="p">(</span><span class="mh">0x0F</span> <span class="o">&lt;&lt;</span> <span class="n">CINT_PHY_MASK_OFFSET</span><span class="p">),</span>

	<span class="cm">/* TX (delivery) ring bits */</span>
	<span class="n">TXQ_CMD_SHIFT</span>		<span class="o">=</span> <span class="mi">29</span><span class="p">,</span>
	<span class="n">TXQ_CMD_SSP</span>		<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>		<span class="cm">/* SSP protocol */</span>
	<span class="n">TXQ_CMD_SMP</span>		<span class="o">=</span> <span class="mi">2</span><span class="p">,</span>		<span class="cm">/* SMP protocol */</span>
	<span class="n">TXQ_CMD_STP</span>		<span class="o">=</span> <span class="mi">3</span><span class="p">,</span>		<span class="cm">/* STP/SATA protocol */</span>
	<span class="n">TXQ_CMD_SSP_FREE_LIST</span>	<span class="o">=</span> <span class="mi">4</span><span class="p">,</span>		<span class="cm">/* add to SSP target free list */</span>
	<span class="n">TXQ_CMD_SLOT_RESET</span>	<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>		<span class="cm">/* reset command slot */</span>
	<span class="n">TXQ_MODE_I</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">28</span><span class="p">),</span>	<span class="cm">/* mode: 0=target,1=initiator */</span>
	<span class="n">TXQ_MODE_TARGET</span> 	<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">TXQ_MODE_INITIATOR</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="n">TXQ_PRIO_HI</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">27</span><span class="p">),</span>	<span class="cm">/* priority: 0=normal, 1=high */</span>
	<span class="n">TXQ_PRI_NORMAL</span>		<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">TXQ_PRI_HIGH</span>		<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="n">TXQ_SRS_SHIFT</span>		<span class="o">=</span> <span class="mi">20</span><span class="p">,</span>		<span class="cm">/* SATA register set */</span>
	<span class="n">TXQ_SRS_MASK</span>		<span class="o">=</span> <span class="mh">0x7f</span><span class="p">,</span>
	<span class="n">TXQ_PHY_SHIFT</span>		<span class="o">=</span> <span class="mi">12</span><span class="p">,</span>		<span class="cm">/* PHY bitmap */</span>
	<span class="n">TXQ_PHY_MASK</span>		<span class="o">=</span> <span class="mh">0xff</span><span class="p">,</span>
	<span class="n">TXQ_SLOT_MASK</span>		<span class="o">=</span> <span class="mh">0xfff</span><span class="p">,</span>	<span class="cm">/* slot number */</span>

	<span class="cm">/* RX (completion) ring bits */</span>
	<span class="n">RXQ_GOOD</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">23</span><span class="p">),</span>	<span class="cm">/* Response good */</span>
	<span class="n">RXQ_SLOT_RESET</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">21</span><span class="p">),</span>	<span class="cm">/* Slot reset complete */</span>
	<span class="n">RXQ_CMD_RX</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">20</span><span class="p">),</span>	<span class="cm">/* target cmd received */</span>
	<span class="n">RXQ_ATTN</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">19</span><span class="p">),</span>	<span class="cm">/* attention */</span>
	<span class="n">RXQ_RSP</span>			<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">18</span><span class="p">),</span>	<span class="cm">/* response frame xfer&#39;d */</span>
	<span class="n">RXQ_ERR</span>			<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">17</span><span class="p">),</span>	<span class="cm">/* err info rec xfer&#39;d */</span>
	<span class="n">RXQ_DONE</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">),</span>	<span class="cm">/* cmd complete */</span>
	<span class="n">RXQ_SLOT_MASK</span>		<span class="o">=</span> <span class="mh">0xfff</span><span class="p">,</span>	<span class="cm">/* slot number */</span>

	<span class="cm">/* mvs_cmd_hdr bits */</span>
	<span class="n">MCH_PRD_LEN_SHIFT</span>	<span class="o">=</span> <span class="mi">16</span><span class="p">,</span>		<span class="cm">/* 16-bit PRD table len */</span>
	<span class="n">MCH_SSP_FR_TYPE_SHIFT</span>	<span class="o">=</span> <span class="mi">13</span><span class="p">,</span>		<span class="cm">/* SSP frame type */</span>

						<span class="cm">/* SSP initiator only */</span>
	<span class="n">MCH_SSP_FR_CMD</span>		<span class="o">=</span> <span class="mh">0x0</span><span class="p">,</span>		<span class="cm">/* COMMAND frame */</span>

						<span class="cm">/* SSP initiator or target */</span>
	<span class="n">MCH_SSP_FR_TASK</span>		<span class="o">=</span> <span class="mh">0x1</span><span class="p">,</span>		<span class="cm">/* TASK frame */</span>

						<span class="cm">/* SSP target only */</span>
	<span class="n">MCH_SSP_FR_XFER_RDY</span>	<span class="o">=</span> <span class="mh">0x4</span><span class="p">,</span>		<span class="cm">/* XFER_RDY frame */</span>
	<span class="n">MCH_SSP_FR_RESP</span>		<span class="o">=</span> <span class="mh">0x5</span><span class="p">,</span>		<span class="cm">/* RESPONSE frame */</span>
	<span class="n">MCH_SSP_FR_READ</span>		<span class="o">=</span> <span class="mh">0x6</span><span class="p">,</span>		<span class="cm">/* Read DATA frame(s) */</span>
	<span class="n">MCH_SSP_FR_READ_RESP</span>	<span class="o">=</span> <span class="mh">0x7</span><span class="p">,</span>		<span class="cm">/* ditto, plus RESPONSE */</span>

	<span class="n">MCH_SSP_MODE_PASSTHRU</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="n">MCH_SSP_MODE_NORMAL</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">MCH_PASSTHRU</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">),</span>	<span class="cm">/* pass-through (SSP) */</span>
	<span class="n">MCH_FBURST</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">11</span><span class="p">),</span>	<span class="cm">/* first burst (SSP) */</span>
	<span class="n">MCH_CHK_LEN</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">10</span><span class="p">),</span>	<span class="cm">/* chk xfer len (SSP) */</span>
	<span class="n">MCH_RETRY</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">9</span><span class="p">),</span>	<span class="cm">/* tport layer retry (SSP) */</span>
	<span class="n">MCH_PROTECTION</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">),</span>	<span class="cm">/* protection info rec (SSP) */</span>
	<span class="n">MCH_RESET</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">7</span><span class="p">),</span>	<span class="cm">/* Reset (STP/SATA) */</span>
	<span class="n">MCH_FPDMA</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">),</span>	<span class="cm">/* First party DMA (STP/SATA) */</span>
	<span class="n">MCH_ATAPI</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">5</span><span class="p">),</span>	<span class="cm">/* ATAPI (STP/SATA) */</span>
	<span class="n">MCH_BIST</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">),</span>	<span class="cm">/* BIST activate (STP/SATA) */</span>
	<span class="n">MCH_PMP_MASK</span>		<span class="o">=</span> <span class="mh">0xf</span><span class="p">,</span>		<span class="cm">/* PMP from cmd FIS (STP/SATA)*/</span>

	<span class="n">CCTL_RST</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">5</span><span class="p">),</span>	<span class="cm">/* port logic reset */</span>

						<span class="cm">/* 0(LSB first), 1(MSB first) */</span>
	<span class="n">CCTL_ENDIAN_DATA</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">),</span>	<span class="cm">/* PRD data */</span>
	<span class="n">CCTL_ENDIAN_RSP</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">),</span>	<span class="cm">/* response frame */</span>
	<span class="n">CCTL_ENDIAN_OPEN</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">),</span>	<span class="cm">/* open address frame */</span>
	<span class="n">CCTL_ENDIAN_CMD</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">),</span>	<span class="cm">/* command table */</span>

	<span class="cm">/* MVS_Px_SER_CTLSTAT (per-phy control) */</span>
	<span class="n">PHY_SSP_RST</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">),</span>	<span class="cm">/* reset SSP link layer */</span>
	<span class="n">PHY_BCAST_CHG</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">),</span>	<span class="cm">/* broadcast(change) notif */</span>
	<span class="n">PHY_RST_HARD</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">),</span>	<span class="cm">/* hard reset + phy reset */</span>
	<span class="n">PHY_RST</span>			<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">),</span>	<span class="cm">/* phy reset */</span>
	<span class="n">PHY_READY_MASK</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">20</span><span class="p">),</span>

	<span class="cm">/* MVS_Px_INT_STAT, MVS_Px_INT_MASK (per-phy events) */</span>
	<span class="n">PHYEV_DEC_ERR</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span><span class="p">),</span>	<span class="cm">/* Phy Decoding Error */</span>
	<span class="n">PHYEV_DCDR_ERR</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">23</span><span class="p">),</span>	<span class="cm">/* STP Deocder Error */</span>
	<span class="n">PHYEV_CRC_ERR</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">22</span><span class="p">),</span>	<span class="cm">/* STP CRC Error */</span>
	<span class="n">PHYEV_UNASSOC_FIS</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">19</span><span class="p">),</span>	<span class="cm">/* unassociated FIS rx&#39;d */</span>
	<span class="n">PHYEV_AN</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">18</span><span class="p">),</span>	<span class="cm">/* SATA async notification */</span>
	<span class="n">PHYEV_BIST_ACT</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">17</span><span class="p">),</span>	<span class="cm">/* BIST activate FIS */</span>
	<span class="n">PHYEV_SIG_FIS</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">),</span>	<span class="cm">/* signature FIS */</span>
	<span class="n">PHYEV_POOF</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">),</span>	<span class="cm">/* phy ready from 1 -&gt; 0 */</span>
	<span class="n">PHYEV_IU_BIG</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">11</span><span class="p">),</span>	<span class="cm">/* IU too long err */</span>
	<span class="n">PHYEV_IU_SMALL</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">10</span><span class="p">),</span>	<span class="cm">/* IU too short err */</span>
	<span class="n">PHYEV_UNK_TAG</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">9</span><span class="p">),</span>	<span class="cm">/* unknown tag */</span>
	<span class="n">PHYEV_BROAD_CH</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">),</span>	<span class="cm">/* broadcast(CHANGE) */</span>
	<span class="n">PHYEV_COMWAKE</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">7</span><span class="p">),</span>	<span class="cm">/* COMWAKE rx&#39;d */</span>
	<span class="n">PHYEV_PORT_SEL</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">),</span>	<span class="cm">/* port selector present */</span>
	<span class="n">PHYEV_HARD_RST</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">5</span><span class="p">),</span>	<span class="cm">/* hard reset rx&#39;d */</span>
	<span class="n">PHYEV_ID_TMOUT</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">),</span>	<span class="cm">/* identify timeout */</span>
	<span class="n">PHYEV_ID_FAIL</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">),</span>	<span class="cm">/* identify failed */</span>
	<span class="n">PHYEV_ID_DONE</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">),</span>	<span class="cm">/* identify done */</span>
	<span class="n">PHYEV_HARD_RST_DONE</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">),</span>	<span class="cm">/* hard reset done */</span>
	<span class="n">PHYEV_RDY_CH</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">),</span>	<span class="cm">/* phy ready changed state */</span>

	<span class="cm">/* MVS_PCS */</span>
	<span class="n">PCS_EN_SATA_REG_SHIFT</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">16</span><span class="p">),</span>		<span class="cm">/* Enable SATA Register Set */</span>
	<span class="n">PCS_EN_PORT_XMT_SHIFT</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">12</span><span class="p">),</span>		<span class="cm">/* Enable Port Transmit */</span>
	<span class="n">PCS_EN_PORT_XMT_SHIFT2</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">8</span><span class="p">),</span>		<span class="cm">/* For 6485 */</span>
	<span class="n">PCS_SATA_RETRY</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">),</span>	<span class="cm">/* retry ctl FIS on R_ERR */</span>
	<span class="n">PCS_RSP_RX_EN</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">7</span><span class="p">),</span>	<span class="cm">/* raw response rx */</span>
	<span class="n">PCS_SATA_RETRY_2</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">),</span>	<span class="cm">/* For 9180 */</span>
	<span class="n">PCS_SELF_CLEAR</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">5</span><span class="p">),</span>	<span class="cm">/* self-clearing int mode */</span>
	<span class="n">PCS_FIS_RX_EN</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">),</span>	<span class="cm">/* FIS rx enable */</span>
	<span class="n">PCS_CMD_STOP_ERR</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">),</span>	<span class="cm">/* cmd stop-on-err enable */</span>
	<span class="n">PCS_CMD_RST</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">),</span>	<span class="cm">/* reset cmd issue */</span>
	<span class="n">PCS_CMD_EN</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">),</span>	<span class="cm">/* enable cmd issue */</span>

	<span class="cm">/* Port n Attached Device Info */</span>
	<span class="n">PORT_DEV_SSP_TRGT</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">19</span><span class="p">),</span>
	<span class="n">PORT_DEV_SMP_TRGT</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">18</span><span class="p">),</span>
	<span class="n">PORT_DEV_STP_TRGT</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">17</span><span class="p">),</span>
	<span class="n">PORT_DEV_SSP_INIT</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">11</span><span class="p">),</span>
	<span class="n">PORT_DEV_SMP_INIT</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">10</span><span class="p">),</span>
	<span class="n">PORT_DEV_STP_INIT</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">9</span><span class="p">),</span>
	<span class="n">PORT_PHY_ID_MASK</span>	<span class="o">=</span> <span class="p">(</span><span class="mh">0xFFU</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span><span class="p">),</span>
	<span class="n">PORT_SSP_TRGT_MASK</span>	<span class="o">=</span> <span class="p">(</span><span class="mh">0x1U</span> <span class="o">&lt;&lt;</span> <span class="mi">19</span><span class="p">),</span>
	<span class="n">PORT_SSP_INIT_MASK</span>	<span class="o">=</span> <span class="p">(</span><span class="mh">0x1U</span> <span class="o">&lt;&lt;</span> <span class="mi">11</span><span class="p">),</span>
	<span class="n">PORT_DEV_TRGT_MASK</span>	<span class="o">=</span> <span class="p">(</span><span class="mh">0x7U</span> <span class="o">&lt;&lt;</span> <span class="mi">17</span><span class="p">),</span>
	<span class="n">PORT_DEV_INIT_MASK</span>	<span class="o">=</span> <span class="p">(</span><span class="mh">0x7U</span> <span class="o">&lt;&lt;</span> <span class="mi">9</span><span class="p">),</span>
	<span class="n">PORT_DEV_TYPE_MASK</span>	<span class="o">=</span> <span class="p">(</span><span class="mh">0x7U</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">),</span>

	<span class="cm">/* Port n PHY Status */</span>
	<span class="n">PHY_RDY</span>			<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">),</span>
	<span class="n">PHY_DW_SYNC</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">),</span>
	<span class="n">PHY_OOB_DTCTD</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">),</span>

	<span class="cm">/* VSR */</span>
	<span class="cm">/* PHYMODE 6 (CDB) */</span>
	<span class="n">PHY_MODE6_LATECLK</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">29</span><span class="p">),</span>	<span class="cm">/* Lock Clock */</span>
	<span class="n">PHY_MODE6_DTL_SPEED</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">27</span><span class="p">),</span>	<span class="cm">/* Digital Loop Speed */</span>
	<span class="n">PHY_MODE6_FC_ORDER</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">26</span><span class="p">),</span>	<span class="cm">/* Fibre Channel Mode Order*/</span>
	<span class="n">PHY_MODE6_MUCNT_EN</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span><span class="p">),</span>	<span class="cm">/* u Count Enable */</span>
	<span class="n">PHY_MODE6_SEL_MUCNT_LEN</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">22</span><span class="p">),</span>	<span class="cm">/* Training Length Select */</span>
	<span class="n">PHY_MODE6_SELMUPI</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">20</span><span class="p">),</span>	<span class="cm">/* Phase Multi Select (init) */</span>
	<span class="n">PHY_MODE6_SELMUPF</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">18</span><span class="p">),</span>	<span class="cm">/* Phase Multi Select (final) */</span>
	<span class="n">PHY_MODE6_SELMUFF</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">),</span>	<span class="cm">/* Freq Loop Multi Sel(final) */</span>
	<span class="n">PHY_MODE6_SELMUFI</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">14</span><span class="p">),</span>	<span class="cm">/* Freq Loop Multi Sel(init) */</span>
	<span class="n">PHY_MODE6_FREEZE_LOOP</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">),</span>	<span class="cm">/* Freeze Rx CDR Loop */</span>
	<span class="n">PHY_MODE6_INT_RXFOFFS</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">),</span>	<span class="cm">/* Rx CDR Freq Loop Enable */</span>
	<span class="n">PHY_MODE6_FRC_RXFOFFS</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">),</span>	<span class="cm">/* Initial Rx CDR Offset */</span>
	<span class="n">PHY_MODE6_STAU_0D8</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">),</span>	<span class="cm">/* Rx CDR Freq Loop Saturate */</span>
	<span class="n">PHY_MODE6_RXSAT_DIS</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">),</span>	<span class="cm">/* Saturate Ctl */</span>
<span class="p">};</span>

<span class="cm">/* SAS/SATA configuration port registers, aka phy registers */</span>
<span class="k">enum</span> <span class="n">sas_sata_config_port_regs</span> <span class="p">{</span>
	<span class="n">PHYR_IDENTIFY</span>		<span class="o">=</span> <span class="mh">0x00</span><span class="p">,</span>	<span class="cm">/* info for IDENTIFY frame */</span>
	<span class="n">PHYR_ADDR_LO</span>		<span class="o">=</span> <span class="mh">0x04</span><span class="p">,</span>	<span class="cm">/* my SAS address (low) */</span>
	<span class="n">PHYR_ADDR_HI</span>		<span class="o">=</span> <span class="mh">0x08</span><span class="p">,</span>	<span class="cm">/* my SAS address (high) */</span>
	<span class="n">PHYR_ATT_DEV_INFO</span>	<span class="o">=</span> <span class="mh">0x0C</span><span class="p">,</span>	<span class="cm">/* attached device info */</span>
	<span class="n">PHYR_ATT_ADDR_LO</span>	<span class="o">=</span> <span class="mh">0x10</span><span class="p">,</span>	<span class="cm">/* attached dev SAS addr (low) */</span>
	<span class="n">PHYR_ATT_ADDR_HI</span>	<span class="o">=</span> <span class="mh">0x14</span><span class="p">,</span>	<span class="cm">/* attached dev SAS addr (high) */</span>
	<span class="n">PHYR_SATA_CTL</span>		<span class="o">=</span> <span class="mh">0x18</span><span class="p">,</span>	<span class="cm">/* SATA control */</span>
	<span class="n">PHYR_PHY_STAT</span>		<span class="o">=</span> <span class="mh">0x1C</span><span class="p">,</span>	<span class="cm">/* PHY status */</span>
	<span class="n">PHYR_SATA_SIG0</span>	<span class="o">=</span> <span class="mh">0x20</span><span class="p">,</span>	<span class="cm">/*port SATA signature FIS(Byte 0-3) */</span>
	<span class="n">PHYR_SATA_SIG1</span>	<span class="o">=</span> <span class="mh">0x24</span><span class="p">,</span>	<span class="cm">/*port SATA signature FIS(Byte 4-7) */</span>
	<span class="n">PHYR_SATA_SIG2</span>	<span class="o">=</span> <span class="mh">0x28</span><span class="p">,</span>	<span class="cm">/*port SATA signature FIS(Byte 8-11) */</span>
	<span class="n">PHYR_SATA_SIG3</span>	<span class="o">=</span> <span class="mh">0x2c</span><span class="p">,</span>	<span class="cm">/*port SATA signature FIS(Byte 12-15) */</span>
	<span class="n">PHYR_R_ERR_COUNT</span>	<span class="o">=</span> <span class="mh">0x30</span><span class="p">,</span> <span class="cm">/* port R_ERR count register */</span>
	<span class="n">PHYR_CRC_ERR_COUNT</span>	<span class="o">=</span> <span class="mh">0x34</span><span class="p">,</span> <span class="cm">/* port CRC error count register */</span>
	<span class="n">PHYR_WIDE_PORT</span>	<span class="o">=</span> <span class="mh">0x38</span><span class="p">,</span>	<span class="cm">/* wide port participating */</span>
	<span class="n">PHYR_CURRENT0</span>		<span class="o">=</span> <span class="mh">0x80</span><span class="p">,</span>	<span class="cm">/* current connection info 0 */</span>
	<span class="n">PHYR_CURRENT1</span>		<span class="o">=</span> <span class="mh">0x84</span><span class="p">,</span>	<span class="cm">/* current connection info 1 */</span>
	<span class="n">PHYR_CURRENT2</span>		<span class="o">=</span> <span class="mh">0x88</span><span class="p">,</span>	<span class="cm">/* current connection info 2 */</span>
	<span class="n">CONFIG_ID_FRAME0</span>       <span class="o">=</span> <span class="mh">0x100</span><span class="p">,</span> <span class="cm">/* Port device ID frame register 0 */</span>
	<span class="n">CONFIG_ID_FRAME1</span>       <span class="o">=</span> <span class="mh">0x104</span><span class="p">,</span> <span class="cm">/* Port device ID frame register 1 */</span>
	<span class="n">CONFIG_ID_FRAME2</span>       <span class="o">=</span> <span class="mh">0x108</span><span class="p">,</span> <span class="cm">/* Port device ID frame register 2 */</span>
	<span class="n">CONFIG_ID_FRAME3</span>       <span class="o">=</span> <span class="mh">0x10c</span><span class="p">,</span> <span class="cm">/* Port device ID frame register 3 */</span>
	<span class="n">CONFIG_ID_FRAME4</span>       <span class="o">=</span> <span class="mh">0x110</span><span class="p">,</span> <span class="cm">/* Port device ID frame register 4 */</span>
	<span class="n">CONFIG_ID_FRAME5</span>       <span class="o">=</span> <span class="mh">0x114</span><span class="p">,</span> <span class="cm">/* Port device ID frame register 5 */</span>
	<span class="n">CONFIG_ID_FRAME6</span>       <span class="o">=</span> <span class="mh">0x118</span><span class="p">,</span> <span class="cm">/* Port device ID frame register 6 */</span>
	<span class="n">CONFIG_ATT_ID_FRAME0</span>   <span class="o">=</span> <span class="mh">0x11c</span><span class="p">,</span> <span class="cm">/* attached ID frame register 0 */</span>
	<span class="n">CONFIG_ATT_ID_FRAME1</span>   <span class="o">=</span> <span class="mh">0x120</span><span class="p">,</span> <span class="cm">/* attached ID frame register 1 */</span>
	<span class="n">CONFIG_ATT_ID_FRAME2</span>   <span class="o">=</span> <span class="mh">0x124</span><span class="p">,</span> <span class="cm">/* attached ID frame register 2 */</span>
	<span class="n">CONFIG_ATT_ID_FRAME3</span>   <span class="o">=</span> <span class="mh">0x128</span><span class="p">,</span> <span class="cm">/* attached ID frame register 3 */</span>
	<span class="n">CONFIG_ATT_ID_FRAME4</span>   <span class="o">=</span> <span class="mh">0x12c</span><span class="p">,</span> <span class="cm">/* attached ID frame register 4 */</span>
	<span class="n">CONFIG_ATT_ID_FRAME5</span>   <span class="o">=</span> <span class="mh">0x130</span><span class="p">,</span> <span class="cm">/* attached ID frame register 5 */</span>
	<span class="n">CONFIG_ATT_ID_FRAME6</span>   <span class="o">=</span> <span class="mh">0x134</span><span class="p">,</span> <span class="cm">/* attached ID frame register 6 */</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">sas_cmd_port_registers</span> <span class="p">{</span>
	<span class="n">CMD_CMRST_OOB_DET</span>	<span class="o">=</span> <span class="mh">0x100</span><span class="p">,</span> <span class="cm">/* COMRESET OOB detect register */</span>
	<span class="n">CMD_CMWK_OOB_DET</span>	<span class="o">=</span> <span class="mh">0x104</span><span class="p">,</span> <span class="cm">/* COMWAKE OOB detect register */</span>
	<span class="n">CMD_CMSAS_OOB_DET</span>	<span class="o">=</span> <span class="mh">0x108</span><span class="p">,</span> <span class="cm">/* COMSAS OOB detect register */</span>
	<span class="n">CMD_BRST_OOB_DET</span>	<span class="o">=</span> <span class="mh">0x10c</span><span class="p">,</span> <span class="cm">/* burst OOB detect register */</span>
	<span class="n">CMD_OOB_SPACE</span>	<span class="o">=</span> <span class="mh">0x110</span><span class="p">,</span> <span class="cm">/* OOB space control register */</span>
	<span class="n">CMD_OOB_BURST</span>	<span class="o">=</span> <span class="mh">0x114</span><span class="p">,</span> <span class="cm">/* OOB burst control register */</span>
	<span class="n">CMD_PHY_TIMER</span>		<span class="o">=</span> <span class="mh">0x118</span><span class="p">,</span> <span class="cm">/* PHY timer control register */</span>
	<span class="n">CMD_PHY_CONFIG0</span>	<span class="o">=</span> <span class="mh">0x11c</span><span class="p">,</span> <span class="cm">/* PHY config register 0 */</span>
	<span class="n">CMD_PHY_CONFIG1</span>	<span class="o">=</span> <span class="mh">0x120</span><span class="p">,</span> <span class="cm">/* PHY config register 1 */</span>
	<span class="n">CMD_SAS_CTL0</span>		<span class="o">=</span> <span class="mh">0x124</span><span class="p">,</span> <span class="cm">/* SAS control register 0 */</span>
	<span class="n">CMD_SAS_CTL1</span>		<span class="o">=</span> <span class="mh">0x128</span><span class="p">,</span> <span class="cm">/* SAS control register 1 */</span>
	<span class="n">CMD_SAS_CTL2</span>		<span class="o">=</span> <span class="mh">0x12c</span><span class="p">,</span> <span class="cm">/* SAS control register 2 */</span>
	<span class="n">CMD_SAS_CTL3</span>		<span class="o">=</span> <span class="mh">0x130</span><span class="p">,</span> <span class="cm">/* SAS control register 3 */</span>
	<span class="n">CMD_ID_TEST</span>		<span class="o">=</span> <span class="mh">0x134</span><span class="p">,</span> <span class="cm">/* ID test register */</span>
	<span class="n">CMD_PL_TIMER</span>		<span class="o">=</span> <span class="mh">0x138</span><span class="p">,</span> <span class="cm">/* PL timer register */</span>
	<span class="n">CMD_WD_TIMER</span>		<span class="o">=</span> <span class="mh">0x13c</span><span class="p">,</span> <span class="cm">/* WD timer register */</span>
	<span class="n">CMD_PORT_SEL_COUNT</span>	<span class="o">=</span> <span class="mh">0x140</span><span class="p">,</span> <span class="cm">/* port selector count register */</span>
	<span class="n">CMD_APP_MEM_CTL</span>	<span class="o">=</span> <span class="mh">0x144</span><span class="p">,</span> <span class="cm">/* Application Memory Control */</span>
	<span class="n">CMD_XOR_MEM_CTL</span>	<span class="o">=</span> <span class="mh">0x148</span><span class="p">,</span> <span class="cm">/* XOR Block Memory Control */</span>
	<span class="n">CMD_DMA_MEM_CTL</span>	<span class="o">=</span> <span class="mh">0x14c</span><span class="p">,</span> <span class="cm">/* DMA Block Memory Control */</span>
	<span class="n">CMD_PORT_MEM_CTL0</span>	<span class="o">=</span> <span class="mh">0x150</span><span class="p">,</span> <span class="cm">/* Port Memory Control 0 */</span>
	<span class="n">CMD_PORT_MEM_CTL1</span>	<span class="o">=</span> <span class="mh">0x154</span><span class="p">,</span> <span class="cm">/* Port Memory Control 1 */</span>
	<span class="n">CMD_SATA_PORT_MEM_CTL0</span>	<span class="o">=</span> <span class="mh">0x158</span><span class="p">,</span> <span class="cm">/* SATA Port Memory Control 0 */</span>
	<span class="n">CMD_SATA_PORT_MEM_CTL1</span>	<span class="o">=</span> <span class="mh">0x15c</span><span class="p">,</span> <span class="cm">/* SATA Port Memory Control 1 */</span>
	<span class="n">CMD_XOR_MEM_BIST_CTL</span>	<span class="o">=</span> <span class="mh">0x160</span><span class="p">,</span> <span class="cm">/* XOR Memory BIST Control */</span>
	<span class="n">CMD_XOR_MEM_BIST_STAT</span>	<span class="o">=</span> <span class="mh">0x164</span><span class="p">,</span> <span class="cm">/* XOR Memroy BIST Status */</span>
	<span class="n">CMD_DMA_MEM_BIST_CTL</span>	<span class="o">=</span> <span class="mh">0x168</span><span class="p">,</span> <span class="cm">/* DMA Memory BIST Control */</span>
	<span class="n">CMD_DMA_MEM_BIST_STAT</span>	<span class="o">=</span> <span class="mh">0x16c</span><span class="p">,</span> <span class="cm">/* DMA Memory BIST Status */</span>
	<span class="n">CMD_PORT_MEM_BIST_CTL</span>	<span class="o">=</span> <span class="mh">0x170</span><span class="p">,</span> <span class="cm">/* Port Memory BIST Control */</span>
	<span class="n">CMD_PORT_MEM_BIST_STAT0</span> <span class="o">=</span> <span class="mh">0x174</span><span class="p">,</span> <span class="cm">/* Port Memory BIST Status 0 */</span>
	<span class="n">CMD_PORT_MEM_BIST_STAT1</span> <span class="o">=</span> <span class="mh">0x178</span><span class="p">,</span> <span class="cm">/* Port Memory BIST Status 1 */</span>
	<span class="n">CMD_STP_MEM_BIST_CTL</span>	<span class="o">=</span> <span class="mh">0x17c</span><span class="p">,</span> <span class="cm">/* STP Memory BIST Control */</span>
	<span class="n">CMD_STP_MEM_BIST_STAT0</span>	<span class="o">=</span> <span class="mh">0x180</span><span class="p">,</span> <span class="cm">/* STP Memory BIST Status 0 */</span>
	<span class="n">CMD_STP_MEM_BIST_STAT1</span>	<span class="o">=</span> <span class="mh">0x184</span><span class="p">,</span> <span class="cm">/* STP Memory BIST Status 1 */</span>
	<span class="n">CMD_RESET_COUNT</span>		<span class="o">=</span> <span class="mh">0x188</span><span class="p">,</span> <span class="cm">/* Reset Count */</span>
	<span class="n">CMD_MONTR_DATA_SEL</span>	<span class="o">=</span> <span class="mh">0x18C</span><span class="p">,</span> <span class="cm">/* Monitor Data/Select */</span>
	<span class="n">CMD_PLL_PHY_CONFIG</span>	<span class="o">=</span> <span class="mh">0x190</span><span class="p">,</span> <span class="cm">/* PLL/PHY Configuration */</span>
	<span class="n">CMD_PHY_CTL</span>		<span class="o">=</span> <span class="mh">0x194</span><span class="p">,</span> <span class="cm">/* PHY Control and Status */</span>
	<span class="n">CMD_PHY_TEST_COUNT0</span>	<span class="o">=</span> <span class="mh">0x198</span><span class="p">,</span> <span class="cm">/* Phy Test Count 0 */</span>
	<span class="n">CMD_PHY_TEST_COUNT1</span>	<span class="o">=</span> <span class="mh">0x19C</span><span class="p">,</span> <span class="cm">/* Phy Test Count 1 */</span>
	<span class="n">CMD_PHY_TEST_COUNT2</span>	<span class="o">=</span> <span class="mh">0x1A0</span><span class="p">,</span> <span class="cm">/* Phy Test Count 2 */</span>
	<span class="n">CMD_APP_ERR_CONFIG</span>	<span class="o">=</span> <span class="mh">0x1A4</span><span class="p">,</span> <span class="cm">/* Application Error Configuration */</span>
	<span class="n">CMD_PND_FIFO_CTL0</span>	<span class="o">=</span> <span class="mh">0x1A8</span><span class="p">,</span> <span class="cm">/* Pending FIFO Control 0 */</span>
	<span class="n">CMD_HOST_CTL</span>		<span class="o">=</span> <span class="mh">0x1AC</span><span class="p">,</span> <span class="cm">/* Host Control Status */</span>
	<span class="n">CMD_HOST_WR_DATA</span>	<span class="o">=</span> <span class="mh">0x1B0</span><span class="p">,</span> <span class="cm">/* Host Write Data */</span>
	<span class="n">CMD_HOST_RD_DATA</span>	<span class="o">=</span> <span class="mh">0x1B4</span><span class="p">,</span> <span class="cm">/* Host Read Data */</span>
	<span class="n">CMD_PHY_MODE_21</span>		<span class="o">=</span> <span class="mh">0x1B8</span><span class="p">,</span> <span class="cm">/* Phy Mode 21 */</span>
	<span class="n">CMD_SL_MODE0</span>		<span class="o">=</span> <span class="mh">0x1BC</span><span class="p">,</span> <span class="cm">/* SL Mode 0 */</span>
	<span class="n">CMD_SL_MODE1</span>		<span class="o">=</span> <span class="mh">0x1C0</span><span class="p">,</span> <span class="cm">/* SL Mode 1 */</span>
	<span class="n">CMD_PND_FIFO_CTL1</span>	<span class="o">=</span> <span class="mh">0x1C4</span><span class="p">,</span> <span class="cm">/* Pending FIFO Control 1 */</span>
	<span class="n">CMD_PORT_LAYER_TIMER1</span>	<span class="o">=</span> <span class="mh">0x1E0</span><span class="p">,</span> <span class="cm">/* Port Layer Timer 1 */</span>
	<span class="n">CMD_LINK_TIMER</span>		<span class="o">=</span> <span class="mh">0x1E4</span><span class="p">,</span> <span class="cm">/* Link Timer */</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">mvs_info_flags</span> <span class="p">{</span>
	<span class="n">MVF_PHY_PWR_FIX</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">),</span>	<span class="cm">/* bug workaround */</span>
	<span class="n">MVF_FLAG_SOC</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">),</span>	<span class="cm">/* SoC integrated controllers */</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">mvs_event_flags</span> <span class="p">{</span>
	<span class="n">PHY_PLUG_EVENT</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">3U</span><span class="p">),</span>
	<span class="n">PHY_PLUG_IN</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">),</span>	<span class="cm">/* phy plug in */</span>
	<span class="n">PHY_PLUG_OUT</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">),</span>	<span class="cm">/* phy plug out */</span>
	<span class="n">EXP_BRCT_CHG</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">),</span>	<span class="cm">/* broadcast change */</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">mvs_port_type</span> <span class="p">{</span>
	<span class="n">PORT_TGT_MASK</span>	<span class="o">=</span>  <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">5</span><span class="p">),</span>
	<span class="n">PORT_INIT_PORT</span>	<span class="o">=</span>  <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">),</span>
	<span class="n">PORT_TGT_PORT</span>	<span class="o">=</span>  <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">),</span>
	<span class="n">PORT_INIT_TGT_PORT</span> <span class="o">=</span> <span class="p">(</span><span class="n">PORT_INIT_PORT</span> <span class="o">|</span> <span class="n">PORT_TGT_PORT</span><span class="p">),</span>
	<span class="n">PORT_TYPE_SAS</span>	<span class="o">=</span>  <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">),</span>
	<span class="n">PORT_TYPE_SATA</span>	<span class="o">=</span>  <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* Command Table Format */</span>
<span class="k">enum</span> <span class="n">ct_format</span> <span class="p">{</span>
	<span class="cm">/* SSP */</span>
	<span class="n">SSP_F_H</span>		<span class="o">=</span>  <span class="mh">0x00</span><span class="p">,</span>
	<span class="n">SSP_F_IU</span>	<span class="o">=</span>  <span class="mh">0x18</span><span class="p">,</span>
	<span class="n">SSP_F_MAX</span>	<span class="o">=</span>  <span class="mh">0x4D</span><span class="p">,</span>
	<span class="cm">/* STP */</span>
	<span class="n">STP_CMD_FIS</span>	<span class="o">=</span>  <span class="mh">0x00</span><span class="p">,</span>
	<span class="n">STP_ATAPI_CMD</span>	<span class="o">=</span>  <span class="mh">0x40</span><span class="p">,</span>
	<span class="n">STP_F_MAX</span>	<span class="o">=</span>  <span class="mh">0x10</span><span class="p">,</span>
	<span class="cm">/* SMP */</span>
	<span class="n">SMP_F_T</span>		<span class="o">=</span>  <span class="mh">0x00</span><span class="p">,</span>
	<span class="n">SMP_F_DEP</span>	<span class="o">=</span>  <span class="mh">0x01</span><span class="p">,</span>
	<span class="n">SMP_F_MAX</span>	<span class="o">=</span>  <span class="mh">0x101</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">status_buffer</span> <span class="p">{</span>
	<span class="n">SB_EIR_OFF</span>	<span class="o">=</span>  <span class="mh">0x00</span><span class="p">,</span>	<span class="cm">/* Error Information Record */</span>
	<span class="n">SB_RFB_OFF</span>	<span class="o">=</span>  <span class="mh">0x08</span><span class="p">,</span>	<span class="cm">/* Response Frame Buffer */</span>
	<span class="n">SB_RFB_MAX</span>	<span class="o">=</span>  <span class="mh">0x400</span><span class="p">,</span>	<span class="cm">/* RFB size*/</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">error_info_rec</span> <span class="p">{</span>
	<span class="n">CMD_ISS_STPD</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">31</span><span class="p">),</span>	<span class="cm">/* Cmd Issue Stopped */</span>
	<span class="n">CMD_PI_ERR</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">30</span><span class="p">),</span>	<span class="cm">/* Protection info error.  see flags2 */</span>
	<span class="n">RSP_OVER</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">29</span><span class="p">),</span>	<span class="cm">/* rsp buffer overflow */</span>
	<span class="n">RETRY_LIM</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">28</span><span class="p">),</span>	<span class="cm">/* FIS/frame retry limit exceeded */</span>
	<span class="n">UNK_FIS</span> 	<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">27</span><span class="p">),</span>	<span class="cm">/* unknown FIS */</span>
	<span class="n">DMA_TERM</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">26</span><span class="p">),</span>	<span class="cm">/* DMA terminate primitive rx&#39;d */</span>
	<span class="n">SYNC_ERR</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">25</span><span class="p">),</span>	<span class="cm">/* SYNC rx&#39;d during frame xmit */</span>
	<span class="n">TFILE_ERR</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span><span class="p">),</span>	<span class="cm">/* SATA taskfile Error bit set */</span>
	<span class="n">R_ERR</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">23</span><span class="p">),</span>	<span class="cm">/* SATA returned R_ERR prim */</span>
	<span class="n">RD_OFS</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">20</span><span class="p">),</span>	<span class="cm">/* Read DATA frame invalid offset */</span>
	<span class="n">XFER_RDY_OFS</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">19</span><span class="p">),</span>	<span class="cm">/* XFER_RDY offset error */</span>
	<span class="n">UNEXP_XFER_RDY</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">18</span><span class="p">),</span>	<span class="cm">/* unexpected XFER_RDY error */</span>
	<span class="n">DATA_OVER_UNDER</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">),</span>	<span class="cm">/* data overflow/underflow */</span>
	<span class="n">INTERLOCK</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">15</span><span class="p">),</span>	<span class="cm">/* interlock error */</span>
	<span class="n">NAK</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">14</span><span class="p">),</span>	<span class="cm">/* NAK rx&#39;d */</span>
	<span class="n">ACK_NAK_TO</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">13</span><span class="p">),</span>	<span class="cm">/* ACK/NAK timeout */</span>
	<span class="n">CXN_CLOSED</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">),</span>	<span class="cm">/* cxn closed w/out ack/nak */</span>
	<span class="n">OPEN_TO</span> 	<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">11</span><span class="p">),</span>	<span class="cm">/* I_T nexus lost, open cxn timeout */</span>
	<span class="n">PATH_BLOCKED</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">10</span><span class="p">),</span>	<span class="cm">/* I_T nexus lost, pathway blocked */</span>
	<span class="n">NO_DEST</span> 	<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">9</span><span class="p">),</span>	<span class="cm">/* I_T nexus lost, no destination */</span>
	<span class="n">STP_RES_BSY</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">),</span>	<span class="cm">/* STP resources busy */</span>
	<span class="n">BREAK</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">7</span><span class="p">),</span>	<span class="cm">/* break received */</span>
	<span class="n">BAD_DEST</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">),</span>	<span class="cm">/* bad destination */</span>
	<span class="n">BAD_PROTO</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">5</span><span class="p">),</span>	<span class="cm">/* protocol not supported */</span>
	<span class="n">BAD_RATE</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">),</span>	<span class="cm">/* cxn rate not supported */</span>
	<span class="n">WRONG_DEST</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">),</span>	<span class="cm">/* wrong destination error */</span>
	<span class="n">CREDIT_TO</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">),</span>	<span class="cm">/* credit timeout */</span>
	<span class="n">WDOG_TO</span> 	<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">),</span>	<span class="cm">/* watchdog timeout */</span>
	<span class="n">BUF_PAR</span> 	<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">),</span>	<span class="cm">/* buffer parity error */</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">error_info_rec_2</span> <span class="p">{</span>
	<span class="n">SLOT_BSY_ERR</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">31</span><span class="p">),</span>	<span class="cm">/* Slot Busy Error */</span>
	<span class="n">GRD_CHK_ERR</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">14</span><span class="p">),</span>	<span class="cm">/* Guard Check Error */</span>
	<span class="n">APP_CHK_ERR</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">13</span><span class="p">),</span>	<span class="cm">/* Application Check error */</span>
	<span class="n">REF_CHK_ERR</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">),</span>	<span class="cm">/* Reference Check Error */</span>
	<span class="n">USR_BLK_NM</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">),</span>	<span class="cm">/* User Block Number */</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">pci_cfg_register_bits</span> <span class="p">{</span>
	<span class="n">PCTL_PWR_OFF</span>	<span class="o">=</span> <span class="p">(</span><span class="mh">0xFU</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span><span class="p">),</span>
	<span class="n">PCTL_COM_ON</span>	<span class="o">=</span> <span class="p">(</span><span class="mh">0xFU</span> <span class="o">&lt;&lt;</span> <span class="mi">20</span><span class="p">),</span>
	<span class="n">PCTL_LINK_RST</span>	<span class="o">=</span> <span class="p">(</span><span class="mh">0xFU</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">),</span>
	<span class="n">PCTL_LINK_OFFS</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">16</span><span class="p">),</span>
	<span class="n">PCTL_PHY_DSBL</span>	<span class="o">=</span> <span class="p">(</span><span class="mh">0xFU</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">),</span>
	<span class="n">PCTL_PHY_DSBL_OFFS</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">12</span><span class="p">),</span>
	<span class="n">PRD_REQ_SIZE</span>	<span class="o">=</span> <span class="p">(</span><span class="mh">0x4000</span><span class="p">),</span>
	<span class="n">PRD_REQ_MASK</span>	<span class="o">=</span> <span class="p">(</span><span class="mh">0x00007000</span><span class="p">),</span>
	<span class="n">PLS_NEG_LINK_WD</span>		<span class="o">=</span> <span class="p">(</span><span class="mh">0x3FU</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">),</span>
	<span class="n">PLS_NEG_LINK_WD_OFFS</span>	<span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
	<span class="n">PLS_LINK_SPD</span>		<span class="o">=</span> <span class="p">(</span><span class="mh">0x0FU</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">PLS_LINK_SPD_OFFS</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">open_frame_protocol</span> <span class="p">{</span>
	<span class="n">PROTOCOL_SMP</span>	<span class="o">=</span> <span class="mh">0x0</span><span class="p">,</span>
	<span class="n">PROTOCOL_SSP</span>	<span class="o">=</span> <span class="mh">0x1</span><span class="p">,</span>
	<span class="n">PROTOCOL_STP</span>	<span class="o">=</span> <span class="mh">0x2</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* define for response frame datapres field */</span>
<span class="k">enum</span> <span class="n">datapres_field</span> <span class="p">{</span>
	<span class="n">NO_DATA</span>		<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">RESPONSE_DATA</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="n">SENSE_DATA</span>	<span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* define task management IU */</span>
<span class="k">struct</span> <span class="n">mvs_tmf_task</span><span class="p">{</span>
	<span class="n">u8</span> <span class="n">tmf</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">tag_of_task_to_be_managed</span><span class="p">;</span>
<span class="p">};</span>
<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
