Release 9.1.01i Map J.32
Xilinx Mapping Report File for Design 'xilinx_pci_exp_4_lane_ep'

Design Information
------------------
Command Line   : map -timing -ol high -pr b -o mapped.ncd
pcie_blk_plus_v1_2_top.ngd mapped.pcf 
Target Device  : xc5vlx50t
Target Package : ff1136
Target Speed   : -1
Stepping Level : ES
Mapper Version : virtex5 -- $Revision: 1.36 $
Mapped Date    : Fri Feb 23 13:23:14 2007

Design Summary
--------------
Number of errors:      0
Number of warnings:    7
Slice Logic Utilization:
  Number of Slice Registers:                 2,366 out of  28,800    8%
    Number used as Flip Flops:               2,362
    Number used as Latches:                      4
  Number of Slice LUTs:                      2,188 out of  28,800    7%
    Number used as logic:                    1,913 out of  28,800    6%
      Number using O6 output only:           1,864
      Number using O5 output only:              21
      Number using O5 and O6:                   28
    Number used as Memory:                     267 out of   7,680    3%
      Number used as Dual Port RAM:            136
        Number using O6 output only:             8
        Number using O5 output only:            64
        Number using O5 and O6:                 64
      Number used as Shift Register:           131
        Number using O6 output only:           131
    Number used as exclusive route-thru:         8
  Number of route-thrus:                        30 out of  57,600    1%
    Number using O6 output only:                27
    Number using O5 output only:                 1
    Number using O5 and O6:                      2

Slice Logic Distribution:
  Number of occupied Slices:                 1,302 out of   7,200   18%
  Number of LUT Flip Flop pairs used:        3,007
    Number with an unused Flip Flop:           641 out of   3,007   21%
    Number with an unused LUT:                 819 out of   3,007   27%
    Number of fully used LUT-FF pairs:       1,547 out of   3,007   51%
    Number of unique control sets:             170

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                         4 out of     480    1%

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      10 out of      60   16%
    Number using BlockRAM only:                 10
    Total primitives used:
      Number of 36k BlockRAM used:              10
    Total Memory used (KB):                    360 out of   2,160   16%
  Number of BUFG/BUFGCTRLs:                      4 out of      32   12%
    Number used as BUFGs:                        4
  Number of BUFDSs:                              1 out of       6   16%
  Number of GTP_DUALs:                           2 out of       6   33%
  Number of PCIEs:                               1 out of       1  100%
  Number of PLL_ADVs:                            1 out of       6   16%

Total equivalent gate count for design:  1,386,240
Additional JTAG gate count for IOBs:  1,056
Peak Memory Usage:  464 MB
Total REAL time to MAP completion:  8 mins 15 secs 
Total CPU time to MAP completion:   8 mins 6 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Modular Design Summary
Section 11 - Timing Report
Section 12 - Configuration String Information
Section 13 - Control Set Information

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:Map:165 - The command line option -timing is not supported for this
   architecture, and will be ignored.
WARNING:LIT:243 - Logical network cfg_to_turnoff_n_c has no load.
WARNING:LIT:395 - The above warning message base_net_load_rule is repeated 304
   more times for the following (max. 5 shown):
   trn_reof_n_c,
   trn_rrem_n_c<4>,
   trn_rrem_n_c<0>,
   trn_rbar_hit_n_c<5>,
   trn_rbar_hit_n_c<4>
   To see the details of these warning messages, please use the -detail switch.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/icdrreset<0> is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/icdrreset<2> is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/icdrreset<1> is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/icdrreset<3> is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.

Section 3 - Informational
-------------------------
INFO:MapLib:562 - No environment variables are currently set.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs in the
   schematic.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 0.950 Volts. (default - Range: 0.950 to
   1.050 Volts)
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
 316 block(s) removed
 206 block(s) optimized away
 491 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

Loadless block "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/bufg1" (CKBUF)
removed.
 The signal "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_clk<0>" is loadless
and has been removed.
The signal "ep/trn_rfc_ph_av<7>" is sourceless and has been removed.
The signal "ep/trn_rfc_ph_av<6>" is sourceless and has been removed.
The signal "ep/trn_rfc_ph_av<5>" is sourceless and has been removed.
The signal "ep/trn_rfc_ph_av<4>" is sourceless and has been removed.
The signal "ep/trn_rfc_ph_av<3>" is sourceless and has been removed.
The signal "ep/trn_rfc_ph_av<2>" is sourceless and has been removed.
The signal "ep/trn_rfc_ph_av<1>" is sourceless and has been removed.
The signal "ep/trn_rfc_ph_av<0>" is sourceless and has been removed.
The signal "ep/cfg_lcommand<15>" is sourceless and has been removed.
The signal "ep/cfg_lcommand<14>" is sourceless and has been removed.
The signal "ep/cfg_lcommand<13>" is sourceless and has been removed.
The signal "ep/cfg_lcommand<12>" is sourceless and has been removed.
The signal "ep/cfg_lcommand<11>" is sourceless and has been removed.
The signal "ep/cfg_lcommand<10>" is sourceless and has been removed.
The signal "ep/cfg_lcommand<9>" is sourceless and has been removed.
The signal "ep/cfg_lcommand<8>" is sourceless and has been removed.
The signal "ep/cfg_lcommand<7>" is sourceless and has been removed.
The signal "ep/cfg_lcommand<6>" is sourceless and has been removed.
The signal "ep/cfg_lcommand<5>" is sourceless and has been removed.
The signal "ep/cfg_lcommand<4>" is sourceless and has been removed.
The signal "ep/cfg_lcommand<3>" is sourceless and has been removed.
The signal "ep/cfg_lcommand<2>" is sourceless and has been removed.
The signal "ep/cfg_lcommand<1>" is sourceless and has been removed.
The signal "ep/cfg_lcommand<0>" is sourceless and has been removed.
The signal "ep/cfg_dstatus<15>" is sourceless and has been removed.
The signal "ep/cfg_dstatus<14>" is sourceless and has been removed.
The signal "ep/cfg_dstatus<13>" is sourceless and has been removed.
The signal "ep/cfg_dstatus<12>" is sourceless and has been removed.
The signal "ep/cfg_dstatus<11>" is sourceless and has been removed.
The signal "ep/cfg_dstatus<10>" is sourceless and has been removed.
The signal "ep/cfg_dstatus<9>" is sourceless and has been removed.
The signal "ep/cfg_dstatus<8>" is sourceless and has been removed.
The signal "ep/cfg_dstatus<7>" is sourceless and has been removed.
The signal "ep/cfg_dstatus<6>" is sourceless and has been removed.
The signal "ep/cfg_dstatus<5>" is sourceless and has been removed.
The signal "ep/cfg_dstatus<4>" is sourceless and has been removed.
The signal "ep/cfg_dstatus<3>" is sourceless and has been removed.
The signal "ep/cfg_dstatus<2>" is sourceless and has been removed.
The signal "ep/cfg_dstatus<1>" is sourceless and has been removed.
The signal "ep/cfg_dstatus<0>" is sourceless and has been removed.
The signal "ep/cfg_status<15>" is sourceless and has been removed.
The signal "ep/cfg_status<14>" is sourceless and has been removed.
The signal "ep/cfg_status<13>" is sourceless and has been removed.
The signal "ep/cfg_status<12>" is sourceless and has been removed.
The signal "ep/cfg_status<11>" is sourceless and has been removed.
The signal "ep/cfg_status<10>" is sourceless and has been removed.
The signal "ep/cfg_status<9>" is sourceless and has been removed.
The signal "ep/cfg_status<8>" is sourceless and has been removed.
The signal "ep/cfg_status<7>" is sourceless and has been removed.
The signal "ep/cfg_status<6>" is sourceless and has been removed.
The signal "ep/cfg_status<5>" is sourceless and has been removed.
The signal "ep/cfg_status<4>" is sourceless and has been removed.
The signal "ep/cfg_status<3>" is sourceless and has been removed.
The signal "ep/cfg_status<2>" is sourceless and has been removed.
The signal "ep/cfg_status<1>" is sourceless and has been removed.
The signal "ep/cfg_status<0>" is sourceless and has been removed.
The signal "ep/cfg_command<15>" is sourceless and has been removed.
The signal "ep/cfg_command<14>" is sourceless and has been removed.
The signal "ep/cfg_command<13>" is sourceless and has been removed.
The signal "ep/cfg_command<12>" is sourceless and has been removed.
The signal "ep/cfg_command<11>" is sourceless and has been removed.
The signal "ep/cfg_command<10>" is sourceless and has been removed.
The signal "ep/cfg_command<9>" is sourceless and has been removed.
The signal "ep/cfg_command<7>" is sourceless and has been removed.
The signal "ep/cfg_command<5>" is sourceless and has been removed.
The signal "ep/cfg_command<4>" is sourceless and has been removed.
The signal "ep/cfg_command<3>" is sourceless and has been removed.
The signal "ep/cfg_do<31>" is sourceless and has been removed.
The signal "ep/cfg_do<30>" is sourceless and has been removed.
The signal "ep/cfg_do<29>" is sourceless and has been removed.
The signal "ep/cfg_do<28>" is sourceless and has been removed.
The signal "ep/cfg_do<27>" is sourceless and has been removed.
The signal "ep/cfg_do<26>" is sourceless and has been removed.
The signal "ep/cfg_do<25>" is sourceless and has been removed.
The signal "ep/cfg_do<24>" is sourceless and has been removed.
The signal "ep/cfg_do<23>" is sourceless and has been removed.
The signal "ep/cfg_do<22>" is sourceless and has been removed.
The signal "ep/cfg_do<21>" is sourceless and has been removed.
The signal "ep/cfg_do<20>" is sourceless and has been removed.
The signal "ep/cfg_do<19>" is sourceless and has been removed.
The signal "ep/cfg_do<18>" is sourceless and has been removed.
The signal "ep/cfg_do<17>" is sourceless and has been removed.
The signal "ep/cfg_do<16>" is sourceless and has been removed.
The signal "ep/cfg_do<15>" is sourceless and has been removed.
The signal "ep/cfg_do<14>" is sourceless and has been removed.
The signal "ep/cfg_do<13>" is sourceless and has been removed.
The signal "ep/cfg_do<12>" is sourceless and has been removed.
The signal "ep/cfg_do<11>" is sourceless and has been removed.
The signal "ep/cfg_do<10>" is sourceless and has been removed.
The signal "ep/cfg_do<9>" is sourceless and has been removed.
The signal "ep/cfg_do<8>" is sourceless and has been removed.
The signal "ep/cfg_do<7>" is sourceless and has been removed.
The signal "ep/cfg_do<6>" is sourceless and has been removed.
The signal "ep/cfg_do<5>" is sourceless and has been removed.
The signal "ep/cfg_do<4>" is sourceless and has been removed.
The signal "ep/cfg_do<3>" is sourceless and has been removed.
The signal "ep/cfg_do<2>" is sourceless and has been removed.
The signal "ep/cfg_do<1>" is sourceless and has been removed.
The signal "ep/cfg_do<0>" is sourceless and has been removed.
The signal "ep/cfg_interrupt_rdy_n" is sourceless and has been removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/interrupt_interface/send_intr32_not000
31" (ROM) removed.
  The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/interrupt_interface/send_intr32_not000
3" is sourceless and has been removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/interrupt_interface/cfg_interrupt_rdy_
n_not00011" (ROM) removed.
  The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/interrupt_interface/cfg_interrupt_rdy_
n_not0001" is sourceless and has been removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/interrupt_interface/cfg_interrupt_rdy_
n" (SFF) removed.
The signal "ep/trn_rerrfwd_n" is sourceless and has been removed.
The signal "ep/cfg_dcommand<15>" is sourceless and has been removed.
The signal "ep/cfg_dcommand<14>" is sourceless and has been removed.
The signal "ep/cfg_dcommand<13>" is sourceless and has been removed.
The signal "ep/cfg_dcommand<12>" is sourceless and has been removed.
The signal "ep/cfg_dcommand<11>" is sourceless and has been removed.
The signal "ep/cfg_dcommand<10>" is sourceless and has been removed.
The signal "ep/cfg_dcommand<9>" is sourceless and has been removed.
The signal "ep/cfg_dcommand<8>" is sourceless and has been removed.
The signal "ep/cfg_dcommand<7>" is sourceless and has been removed.
The signal "ep/cfg_dcommand<6>" is sourceless and has been removed.
The signal "ep/cfg_dcommand<5>" is sourceless and has been removed.
The signal "ep/cfg_dcommand<4>" is sourceless and has been removed.
The signal "ep/cfg_dcommand<1>" is sourceless and has been removed.
The signal "ep/cfg_rd_wr_done_n" is sourceless and has been removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/lock_useraccess_o
r00001" (ROM) removed.
  The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/lock_useraccess_n
ot0002_inv" is sourceless and has been removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rd_en_n_d_or0
00011_INV_0" (BUF) removed.
  The signal "ep/BU2/U0/pcie_ep0/pcie_blk_if/N4049" is sourceless and has been
removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rd_en_n_d"
(SFF) removed.
    The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rd_en_n_d" is
sourceless and has been removed.
     Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/shift_word_mux000
01" (ROM) removed.
      The signal "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/N0" is
sourceless and has been removed.
       Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/zero_out_byte_2"
(SFF) removed.
        The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/zero_out_byte<2>"
is sourceless and has been removed.
         Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_31_mux0000
1" (ROM) removed.
          The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_31_mux0000
" is sourceless and has been removed.
           Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_31" (SFF)
removed.
         Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_30_mux0000
1" (ROM) removed.
          The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_30_mux0000
" is sourceless and has been removed.
           Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_30" (SFF)
removed.
         Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_29_mux0000
1" (ROM) removed.
          The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_29_mux0000
" is sourceless and has been removed.
           Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_29" (SFF)
removed.
         Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_28_mux0000
1" (ROM) removed.
          The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_28_mux0000
" is sourceless and has been removed.
           Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_28" (SFF)
removed.
         Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_27_mux0000
1" (ROM) removed.
          The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_27_mux0000
" is sourceless and has been removed.
           Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_27" (SFF)
removed.
         Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_26_mux0000
1" (ROM) removed.
          The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_26_mux0000
" is sourceless and has been removed.
           Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_26" (SFF)
removed.
         Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_25_mux0000
1" (ROM) removed.
          The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_25_mux0000
" is sourceless and has been removed.
           Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_25" (SFF)
removed.
         Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_24_mux0000
1" (ROM) removed.
          The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_24_mux0000
" is sourceless and has been removed.
           Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_24" (SFF)
removed.
         Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_23_mux0000
1" (ROM) removed.
          The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_23_mux0000
" is sourceless and has been removed.
           Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_23" (SFF)
removed.
         Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_22_mux0000
1" (ROM) removed.
          The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_22_mux0000
" is sourceless and has been removed.
           Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_22" (SFF)
removed.
         Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_21_mux0000
1" (ROM) removed.
          The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_21_mux0000
" is sourceless and has been removed.
           Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_21" (SFF)
removed.
         Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_20_mux0000
1" (ROM) removed.
          The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_20_mux0000
" is sourceless and has been removed.
           Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_20" (SFF)
removed.
         Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_19_mux0000
1" (ROM) removed.
          The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_19_mux0000
" is sourceless and has been removed.
           Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_19" (SFF)
removed.
         Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_18_mux0000
1" (ROM) removed.
          The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_18_mux0000
" is sourceless and has been removed.
           Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_18" (SFF)
removed.
         Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_17_mux0000
1" (ROM) removed.
          The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_17_mux0000
" is sourceless and has been removed.
           Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_17" (SFF)
removed.
         Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_16_mux0000
1" (ROM) removed.
          The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_16_mux0000
" is sourceless and has been removed.
           Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_16" (SFF)
removed.
       Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/zero_out_byte_mux
0000<1>1" (ROM) removed.
        The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/zero_out_byte_mux
0000<1>" is sourceless and has been removed.
         Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/zero_out_byte_1"
(SFF) removed.
          The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/zero_out_byte<1>"
is sourceless and has been removed.
           Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_9_mux00001
" (ROM) removed.
            The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_9_mux0000"
is sourceless and has been removed.
             Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_9" (SFF)
removed.
           Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_8_mux00001
" (ROM) removed.
            The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_8_mux0000"
is sourceless and has been removed.
             Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_8" (SFF)
removed.
           Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_15_mux0000
1" (ROM) removed.
            The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_15_mux0000
" is sourceless and has been removed.
             Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_15" (SFF)
removed.
           Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_14_mux0000
1" (ROM) removed.
            The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_14_mux0000
" is sourceless and has been removed.
             Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_14" (SFF)
removed.
           Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_13_mux0000
1" (ROM) removed.
            The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_13_mux0000
" is sourceless and has been removed.
             Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_13" (SFF)
removed.
           Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_12_mux0000
1" (ROM) removed.
            The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_12_mux0000
" is sourceless and has been removed.
             Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_12" (SFF)
removed.
           Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_11_mux0000
1" (ROM) removed.
            The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_11_mux0000
" is sourceless and has been removed.
             Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_11" (SFF)
removed.
           Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_10_mux0000
1" (ROM) removed.
            The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_10_mux0000
" is sourceless and has been removed.
             Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_10" (SFF)
removed.
       Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/shift_word_mux000
02" (ROM) removed.
        The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/shift_word_mux000
0" is sourceless and has been removed.
         Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/shift_word" (SFF)
removed.
          The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/shift_word" is
sourceless and has been removed.
           Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_7_mux00001
" (ROM) removed.
            The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_7_mux0000"
is sourceless and has been removed.
             Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_7" (SFF)
removed.
           Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_6_mux00001
" (ROM) removed.
            The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_6_mux0000"
is sourceless and has been removed.
             Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_6" (SFF)
removed.
           Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_5_mux00001
" (ROM) removed.
            The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_5_mux0000"
is sourceless and has been removed.
             Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_5" (SFF)
removed.
           Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_4_mux00001
" (ROM) removed.
            The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_4_mux0000"
is sourceless and has been removed.
             Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_4" (SFF)
removed.
           Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_3_mux00001
" (ROM) removed.
            The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_3_mux0000"
is sourceless and has been removed.
             Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_3" (SFF)
removed.
           Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_2_mux00001
" (ROM) removed.
            The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_2_mux0000"
is sourceless and has been removed.
             Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_2" (SFF)
removed.
           Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_1_mux00001
" (ROM) removed.
            The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_1_mux0000"
is sourceless and has been removed.
             Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_1" (SFF)
removed.
           Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_0_mux00001
" (ROM) removed.
            The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_0_mux0000"
is sourceless and has been removed.
             Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_do_0" (SFF)
removed.
The signal "ep/trn_rfc_nph_av<7>" is sourceless and has been removed.
The signal "ep/trn_rfc_nph_av<6>" is sourceless and has been removed.
The signal "ep/trn_rfc_nph_av<5>" is sourceless and has been removed.
The signal "ep/trn_rfc_nph_av<4>" is sourceless and has been removed.
The signal "ep/trn_rfc_nph_av<3>" is sourceless and has been removed.
The signal "ep/trn_rfc_nph_av<2>" is sourceless and has been removed.
The signal "ep/trn_rfc_nph_av<1>" is sourceless and has been removed.
The signal "ep/trn_rfc_nph_av<0>" is sourceless and has been removed.
The signal "ep/cfg_pcie_link_state_n<2>" is sourceless and has been removed.
The signal "ep/cfg_pcie_link_state_n<1>" is sourceless and has been removed.
The signal "ep/cfg_pcie_link_state_n<0>" is sourceless and has been removed.
The signal "ep/cfg_lstatus<15>" is sourceless and has been removed.
The signal "ep/cfg_lstatus<14>" is sourceless and has been removed.
The signal "ep/cfg_lstatus<13>" is sourceless and has been removed.
The signal "ep/cfg_lstatus<12>" is sourceless and has been removed.
The signal "ep/cfg_lstatus<11>" is sourceless and has been removed.
The signal "ep/cfg_lstatus<10>" is sourceless and has been removed.
The signal "ep/cfg_lstatus<9>" is sourceless and has been removed.
The signal "ep/cfg_lstatus<8>" is sourceless and has been removed.
The signal "ep/cfg_lstatus<5>" is sourceless and has been removed.
The signal "ep/cfg_lstatus<4>" is sourceless and has been removed.
The signal "ep/cfg_lstatus<3>" is sourceless and has been removed.
The signal "ep/cfg_lstatus<2>" is sourceless and has been removed.
The signal "ep/cfg_lstatus<1>" is sourceless and has been removed.
The signal "ep/cfg_lstatus<0>" is sourceless and has been removed.
The signal "ep/trn_rfc_pd_av<11>" is sourceless and has been removed.
The signal "ep/trn_rfc_pd_av<10>" is sourceless and has been removed.
The signal "ep/trn_rfc_pd_av<9>" is sourceless and has been removed.
The signal "ep/trn_rfc_pd_av<8>" is sourceless and has been removed.
The signal "ep/trn_rfc_pd_av<7>" is sourceless and has been removed.
The signal "ep/trn_rfc_pd_av<6>" is sourceless and has been removed.
The signal "ep/trn_rfc_pd_av<5>" is sourceless and has been removed.
The signal "ep/trn_rfc_pd_av<4>" is sourceless and has been removed.
The signal "ep/trn_rfc_pd_av<3>" is sourceless and has been removed.
The signal "ep/trn_rfc_pd_av<2>" is sourceless and has been removed.
The signal "ep/trn_rfc_pd_av<1>" is sourceless and has been removed.
The signal "ep/trn_rfc_pd_av<0>" is sourceless and has been removed.
The signal "ep/trn_tbuf_av<2>" is sourceless and has been removed.
The signal "ep/trn_tbuf_av<1>" is sourceless and has been removed.
The signal "ep/trn_tbuf_av<0>" is sourceless and has been removed.
The signal "ep/BU2/U0/pcie_ep0/fe_l0_mac_link_up" is sourceless and has been
removed.
The signal "ep/BU2/U0/pcie_ep0/fe_l0_msi_enable0" is sourceless and has been
removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/interrupt_interface/msi_enable_reg"
(FF) removed.
  The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/interrupt_interface/msi_enable_reg" is
sourceless and has been removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/interrupt_interface/cfg_interrupt_rdy_
n_mux00001" (ROM) removed.
    The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/interrupt_interface/cfg_interrupt_rdy_
n_mux0000" is sourceless and has been removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/interrupt_interface/send_intr32_or0000
1" (ROM) removed.
    The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/interrupt_interface/send_intr32_not000
2_inv" is sourceless and has been removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/interrupt_interface/legacy_int_request
_or00001" (ROM) removed.
    The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/interrupt_interface/legacy_int_request
_or0000" is sourceless and has been removed.
The signal "ep/BU2/U0/pcie_ep0/fe_l0_stats_tlp_received" is sourceless and has
been removed.
The signal "ep/BU2/U0/pcie_ep0/fe_io_space_enable" is sourceless and has been
removed.
The signal "ep/BU2/U0/pcie_ep0/fe_mem_space_enable" is sourceless and has been
removed.
The signal "ep/BU2/U0/pcie_ep0/fe_l0_pme_ack" is sourceless and has been
removed.
The signal "ep/BU2/U0/pcie_ep0/fe_l0_pwr_turn_off_req" is sourceless and has
been removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/pwr_interface/cfg_to_turnoff_n" (SFF)
removed.
  The signal "cfg_to_turnoff_n_c" is sourceless and has been removed.
The signal "ep/BU2/U0/pcie_ep0/fe_bus_master_enable" is sourceless and has been
removed.
The signal "ep/BU2/U0/pcie_ep0/fe_parity_error_response" is sourceless and has
been removed.
The signal "ep/BU2/U0/pcie_ep0/fe_serr_enable" is sourceless and has been
removed.
The signal "ep/BU2/U0/pcie_ep0/llk_tc_status<7>" is sourceless and has been
removed.
The signal "ep/BU2/U0/pcie_ep0/llk_tc_status<6>" is sourceless and has been
removed.
The signal "ep/BU2/U0/pcie_ep0/llk_tc_status<5>" is sourceless and has been
removed.
The signal "ep/BU2/U0/pcie_ep0/llk_tc_status<4>" is sourceless and has been
removed.
The signal "ep/BU2/U0/pcie_ep0/llk_tc_status<3>" is sourceless and has been
removed.
The signal "ep/BU2/U0/pcie_ep0/llk_tc_status<2>" is sourceless and has been
removed.
The signal "ep/BU2/U0/pcie_ep0/llk_tc_status<1>" is sourceless and has been
removed.
The signal "ep/BU2/U0/pcie_ep0/llk_tx_chan_space<9>" is sourceless and has been
removed.
The signal "ep/BU2/U0/pcie_ep0/llk_tx_chan_space<8>" is sourceless and has been
removed.
The signal "ep/BU2/U0/pcie_ep0/llk_tx_chan_space<7>" is sourceless and has been
removed.
The signal "ep/BU2/U0/pcie_ep0/llk_tx_chan_space<6>" is sourceless and has been
removed.
The signal "ep/BU2/U0/pcie_ep0/llk_tx_chan_space<5>" is sourceless and has been
removed.
The signal "ep/BU2/U0/pcie_ep0/llk_tx_chan_space<4>" is sourceless and has been
removed.
The signal "ep/BU2/U0/pcie_ep0/llk_tx_chan_space<3>" is sourceless and has been
removed.
The signal "ep/BU2/U0/pcie_ep0/llk_tx_chan_space<2>" is sourceless and has been
removed.
The signal "ep/BU2/U0/pcie_ep0/llk_tx_chan_space<1>" is sourceless and has been
removed.
The signal "ep/BU2/U0/pcie_ep0/llk_tx_chan_space<0>" is sourceless and has been
removed.
The signal "ep/BU2/U0/pcie_ep0/llk_tx_ch_posted_ready_n<7>" is sourceless and
has been removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/trn_tbuf_av_1_and0000" (ROM)
removed.
  The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/trn_tbuf_av_1_and0000" is
sourceless and has been removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/trn_tbuf_av_1" (SFF)
removed.
The signal "ep/BU2/U0/pcie_ep0/llk_tx_ch_posted_ready_n<6>" is sourceless and
has been removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/trn_tbuf_av_1_and0000_SW0"
(ROM) removed.
  The signal "ep/BU2/U0/pcie_ep0/pcie_blk_if/N3629" is sourceless and has been
removed.
The signal "ep/BU2/U0/pcie_ep0/llk_tx_ch_posted_ready_n<5>" is sourceless and
has been removed.
The signal "ep/BU2/U0/pcie_ep0/llk_tx_ch_posted_ready_n<4>" is sourceless and
has been removed.
The signal "ep/BU2/U0/pcie_ep0/llk_tx_ch_posted_ready_n<3>" is sourceless and
has been removed.
The signal "ep/BU2/U0/pcie_ep0/llk_tx_ch_posted_ready_n<2>" is sourceless and
has been removed.
The signal "ep/BU2/U0/pcie_ep0/llk_tx_ch_posted_ready_n<1>" is sourceless and
has been removed.
The signal "ep/BU2/U0/pcie_ep0/llk_tx_ch_posted_ready_n<0>" is sourceless and
has been removed.
The signal "ep/BU2/U0/pcie_ep0/llk_tx_ch_non_posted_ready_n<7>" is sourceless
and has been removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/trn_tbuf_av_0_and0000" (ROM)
removed.
  The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/trn_tbuf_av_0_and0000" is
sourceless and has been removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/trn_tbuf_av_0" (SFF)
removed.
The signal "ep/BU2/U0/pcie_ep0/llk_tx_ch_non_posted_ready_n<6>" is sourceless
and has been removed.
The signal "ep/BU2/U0/pcie_ep0/llk_tx_ch_non_posted_ready_n<5>" is sourceless
and has been removed.
The signal "ep/BU2/U0/pcie_ep0/llk_tx_ch_non_posted_ready_n<4>" is sourceless
and has been removed.
The signal "ep/BU2/U0/pcie_ep0/llk_tx_ch_non_posted_ready_n<3>" is sourceless
and has been removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/trn_tbuf_av_0_and0000_SW0"
(ROM) removed.
  The signal "ep/BU2/U0/pcie_ep0/pcie_blk_if/N3626" is sourceless and has been
removed.
The signal "ep/BU2/U0/pcie_ep0/llk_tx_ch_non_posted_ready_n<2>" is sourceless
and has been removed.
The signal "ep/BU2/U0/pcie_ep0/llk_tx_ch_non_posted_ready_n<1>" is sourceless
and has been removed.
The signal "ep/BU2/U0/pcie_ep0/llk_tx_ch_non_posted_ready_n<0>" is sourceless
and has been removed.
The signal "ep/BU2/U0/pcie_ep0/llk_tx_ch_completion_ready_n<7>" is sourceless
and has been removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/trn_tbuf_av_2_and0000_SW0"
(ROM) removed.
  The signal "ep/BU2/U0/pcie_ep0/pcie_blk_if/N3632" is sourceless and has been
removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/trn_tbuf_av_2_and0000" (ROM)
removed.
    The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/trn_tbuf_av_2_and0000" is
sourceless and has been removed.
     Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/trn_tbuf_av_2" (SFF)
removed.
The signal "ep/BU2/U0/pcie_ep0/llk_tx_ch_completion_ready_n<6>" is sourceless
and has been removed.
The signal "ep/BU2/U0/pcie_ep0/llk_tx_ch_completion_ready_n<5>" is sourceless
and has been removed.
The signal "ep/BU2/U0/pcie_ep0/llk_tx_ch_completion_ready_n<4>" is sourceless
and has been removed.
The signal "ep/BU2/U0/pcie_ep0/llk_tx_ch_completion_ready_n<3>" is sourceless
and has been removed.
The signal "ep/BU2/U0/pcie_ep0/llk_tx_ch_completion_ready_n<2>" is sourceless
and has been removed.
The signal "ep/BU2/U0/pcie_ep0/llk_tx_ch_completion_ready_n<1>" is sourceless
and has been removed.
The signal "ep/BU2/U0/pcie_ep0/llk_tx_ch_completion_ready_n<0>" is sourceless
and has been removed.
The signal "ep/BU2/U0/pcie_ep0/llk_rx_valid_n<1>" is sourceless and has been
removed.
The signal "ep/BU2/U0/pcie_ep0/mgmt_stats_credit<11>" is sourceless and has been
removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/reg_recvd_11"
(SFF) removed.
  The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/reg_recvd<11>" is
sourceless and has been removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/Msub_reg_avail_lut
<11>" (ROM) removed.
    The signal "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/N15" is
sourceless and has been removed.
     Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/Msub_reg_avail_xor
<11>" (XOR) removed.
      The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/reg_avail<11>" is
sourceless and has been removed.
       Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/trn_rfc_pd_av_11"
(SFF) removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/reg_alloc_11"
(SFF) removed.
  The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/reg_alloc<11>" is
sourceless and has been removed.
The signal "ep/BU2/U0/pcie_ep0/mgmt_stats_credit<10>" is sourceless and has been
removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/reg_recvd_10"
(SFF) removed.
  The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/reg_recvd<10>" is
sourceless and has been removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/Msub_reg_avail_lut
<10>" (ROM) removed.
    The signal "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/N14" is
sourceless and has been removed.
     Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/Msub_reg_avail_xor
<10>" (XOR) removed.
      The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/reg_avail<10>" is
sourceless and has been removed.
       Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/trn_rfc_pd_av_10"
(SFF) removed.
     Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/Msub_reg_avail_cy<
10>" (MUX) removed.
      The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/Msub_reg_avail_cy<
10>" is sourceless and has been removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/reg_alloc_10"
(SFF) removed.
  The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/reg_alloc<10>" is
sourceless and has been removed.
The signal "ep/BU2/U0/pcie_ep0/mgmt_stats_credit<9>" is sourceless and has been
removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/reg_recvd_9" (SFF)
removed.
  The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/reg_recvd<9>" is
sourceless and has been removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/Msub_reg_avail_lut
<9>" (ROM) removed.
    The signal "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/N13" is
sourceless and has been removed.
     Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/Msub_reg_avail_xor
<9>" (XOR) removed.
      The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/reg_avail<9>" is
sourceless and has been removed.
       Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/trn_rfc_pd_av_9"
(SFF) removed.
     Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/Msub_reg_avail_cy<
9>" (MUX) removed.
      The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/Msub_reg_avail_cy<
9>" is sourceless and has been removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/reg_alloc_9" (SFF)
removed.
  The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/reg_alloc<9>" is
sourceless and has been removed.
The signal "ep/BU2/U0/pcie_ep0/mgmt_stats_credit<8>" is sourceless and has been
removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/reg_recvd_8" (SFF)
removed.
  The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/reg_recvd<8>" is
sourceless and has been removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/Msub_reg_avail_lut
<8>" (ROM) removed.
    The signal "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/N12" is
sourceless and has been removed.
     Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/Msub_reg_avail_xor
<8>" (XOR) removed.
      The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/reg_avail<8>" is
sourceless and has been removed.
       Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/trn_rfc_pd_av_8"
(SFF) removed.
     Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/Msub_reg_avail_cy<
8>" (MUX) removed.
      The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/Msub_reg_avail_cy<
8>" is sourceless and has been removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/reg_alloc_8" (SFF)
removed.
  The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/reg_alloc<8>" is
sourceless and has been removed.
The signal "ep/BU2/U0/pcie_ep0/fe_l0_rx_mac_link_error<1>" is sourceless and has
been removed.
The signal "ep/BU2/U0/pcie_ep0/fe_l0_rx_mac_link_error<0>" is sourceless and has
been removed.
The signal "ep/BU2/U0/pcie_ep0/fe_l0_mac_negotiated_link_width<3>" is sourceless
and has been removed.
The signal "ep/BU2/U0/pcie_ep0/fe_l0_mac_negotiated_link_width<2>" is sourceless
and has been removed.
The signal "ep/BU2/U0/pcie_ep0/fe_l0_mac_negotiated_link_width<1>" is sourceless
and has been removed.
The signal "ep/BU2/U0/pcie_ep0/fe_l0_mac_negotiated_link_width<0>" is sourceless
and has been removed.
The signal "ep/BU2/U0/pcie_ep0/fe_l0_dll_error_vector<6>" is sourceless and has
been removed.
The signal "ep/BU2/U0/pcie_ep0/fe_l0_dll_error_vector<5>" is sourceless and has
been removed.
The signal "ep/BU2/U0/pcie_ep0/fe_l0_dll_error_vector<4>" is sourceless and has
been removed.
The signal "ep/BU2/U0/pcie_ep0/fe_l0_dll_error_vector<3>" is sourceless and has
been removed.
The signal "ep/BU2/U0/pcie_ep0/fe_l0_dll_error_vector<2>" is sourceless and has
been removed.
The signal "ep/BU2/U0/pcie_ep0/fe_l0_dll_error_vector<1>" is sourceless and has
been removed.
The signal "ep/BU2/U0/pcie_ep0/fe_l0_dll_error_vector<0>" is sourceless and has
been removed.
The signal "ep/BU2/U0/pcie_ep0/fe_max_payload_size<2>" is sourceless and has
been removed.
The signal "ep/BU2/U0/pcie_ep0/fe_max_payload_size<1>" is sourceless and has
been removed.
The signal "ep/BU2/U0/pcie_ep0/fe_max_payload_size<0>" is sourceless and has
been removed.
The signal "ep/BU2/U0/pcie_ep0/fe_max_read_request_size<2>" is sourceless and
has been removed.
The signal "ep/BU2/U0/pcie_ep0/fe_max_read_request_size<1>" is sourceless and
has been removed.
The signal "ep/BU2/U0/pcie_ep0/fe_max_read_request_size<0>" is sourceless and
has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_is_np_and_cpl_abort"
is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_detectedcorrectable_
not0001" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_detectednonfatal_or0
000" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<0
>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<1
>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<2
>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<3
>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<4
>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<5
>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<6
>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<7
>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<8
>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<9
>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<1
0>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<1
1>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<1
2>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<1
3>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<1
4>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<1
5>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<1
6>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<1
7>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<1
8>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<1
9>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<2
0>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<2
1>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<2
2>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<2
3>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<2
4>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<2
5>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<2
6>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<2
7>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<2
8>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<2
9>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<3
0>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<3
1>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<3
2>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<3
3>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<3
4>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<3
5>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<3
6>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<3
7>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<3
8>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<3
9>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<4
0>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<4
1>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<4
2>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<4
3>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<4
4>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<4
5>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<4
6>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<4
7>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_is_np_and_ur" is
sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<4
9>" is sourceless and has been removed.
The signal "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_posted"
is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wp_add0000<0>"
is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wp_add0000<1>"
is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_mux000
0<1>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_mux000
0<3>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_mux000
0<6>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_mux000
0<7>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_mux000
0<8>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_mux000
0<10>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_mux000
0<12>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_mux000
0<13>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_mux000
0<14>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_mux000
0<15>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_mux000
0<16>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_mux000
0<17>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_mux000
0<18>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_mux000
0<19>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_mux000
0<20>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_mux000
0<21>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_mux000
0<22>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_mux000
0<23>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_mux000
0<25>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_mux000
0<26>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_mux000
0<27>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_mux000
0<28>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_mux000
0<29>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_mux000
0<30>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_mux000
0<31>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/lock_useraccess_n
ot0003_inv" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_data_en" is
sourceless and has been removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_data_en_d"
(SFF) removed.
  The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_data_en_d" is
sourceless and has been removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rd_wr_done_n_
not00011_INV_0" (BUF) removed.
    The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rd_wr_done_n_
not0001" is sourceless and has been removed.
     Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rd_wr_done_n"
(SFF) removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dwaddr_trans<
0>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dwaddr_trans<
1>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dwaddr_trans<
2>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dwaddr_trans<
3>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dwaddr_trans<
4>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dwaddr_trans<
5>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dwaddr_trans<
6>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dwaddr_int<0>
" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dwaddr_int<1>
" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dwaddr_int<2>
" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dwaddr_int<3>
" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dwaddr_int<4>
" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/interrupt_interface/send_intr32_mux000
0" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/interrupt_interface/legacy_int_request
_not0001" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/interrupt_interface/send_intr64_mux000
0" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/pwr_interface/cfg_pm_wake_n_inv" is
sourceless and has been removed.
The signal "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/_mux0006" is
sourceless and has been removed.
 Sourceless block "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_is_intr"
(SFF) removed.
  The signal "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_is_intr" is
sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/Msub_reg_avail_cy<
7>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/Msub_reg_avail_cy<
6>" is sourceless and has been removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/Msub_reg_avail_xor
<7>" (XOR) removed.
  The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/reg_avail<7>" is
sourceless and has been removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/trn_rfc_pd_av_7"
(SFF) removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/trn_rfc_ph_av_7"
(SFF) removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/trn_rfc_nph_av_7"
(SFF) removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/Msub_reg_avail_cy<
7>" (MUX) removed.
The signal "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/N11" is
sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/reg_alloc<7>" is
sourceless and has been removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/Msub_reg_avail_lut
<7>" (ROM) removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/reg_recvd<7>" is
sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/Msub_reg_avail_cy<
5>" is sourceless and has been removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/Msub_reg_avail_xor
<6>" (XOR) removed.
  The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/reg_avail<6>" is
sourceless and has been removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/trn_rfc_pd_av_6"
(SFF) removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/trn_rfc_ph_av_6"
(SFF) removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/trn_rfc_nph_av_6"
(SFF) removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/Msub_reg_avail_cy<
6>" (MUX) removed.
The signal "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/N10" is
sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/reg_alloc<6>" is
sourceless and has been removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/Msub_reg_avail_lut
<6>" (ROM) removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/reg_recvd<6>" is
sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/Msub_reg_avail_cy<
4>" is sourceless and has been removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/Msub_reg_avail_xor
<5>" (XOR) removed.
  The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/reg_avail<5>" is
sourceless and has been removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/trn_rfc_pd_av_5"
(SFF) removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/trn_rfc_ph_av_5"
(SFF) removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/trn_rfc_nph_av_5"
(SFF) removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/Msub_reg_avail_cy<
5>" (MUX) removed.
The signal "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/N9" is
sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/reg_alloc<5>" is
sourceless and has been removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/Msub_reg_avail_lut
<5>" (ROM) removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/reg_recvd<5>" is
sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/Msub_reg_avail_cy<
3>" is sourceless and has been removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/Msub_reg_avail_xor
<4>" (XOR) removed.
  The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/reg_avail<4>" is
sourceless and has been removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/trn_rfc_pd_av_4"
(SFF) removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/trn_rfc_ph_av_4"
(SFF) removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/trn_rfc_nph_av_4"
(SFF) removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/Msub_reg_avail_cy<
4>" (MUX) removed.
The signal "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/N8" is
sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/reg_alloc<4>" is
sourceless and has been removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/Msub_reg_avail_lut
<4>" (ROM) removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/reg_recvd<4>" is
sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/Msub_reg_avail_cy<
2>" is sourceless and has been removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/Msub_reg_avail_xor
<3>" (XOR) removed.
  The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/reg_avail<3>" is
sourceless and has been removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/trn_rfc_pd_av_3"
(SFF) removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/trn_rfc_ph_av_3"
(SFF) removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/trn_rfc_nph_av_3"
(SFF) removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/Msub_reg_avail_cy<
3>" (MUX) removed.
The signal "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/N7" is
sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/reg_alloc<3>" is
sourceless and has been removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/Msub_reg_avail_lut
<3>" (ROM) removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/reg_recvd<3>" is
sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/Msub_reg_avail_cy<
1>" is sourceless and has been removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/Msub_reg_avail_xor
<2>" (XOR) removed.
  The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/reg_avail<2>" is
sourceless and has been removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/trn_rfc_pd_av_2"
(SFF) removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/trn_rfc_ph_av_2"
(SFF) removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/trn_rfc_nph_av_2"
(SFF) removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/Msub_reg_avail_cy<
2>" (MUX) removed.
The signal "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/N6" is
sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/reg_alloc<2>" is
sourceless and has been removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/Msub_reg_avail_lut
<2>" (ROM) removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/reg_recvd<2>" is
sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/Msub_reg_avail_cy<
0>" is sourceless and has been removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/Msub_reg_avail_xor
<1>" (XOR) removed.
  The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/reg_avail<1>" is
sourceless and has been removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/trn_rfc_pd_av_1"
(SFF) removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/trn_rfc_ph_av_1"
(SFF) removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/trn_rfc_nph_av_1"
(SFF) removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/Msub_reg_avail_cy<
1>" (MUX) removed.
The signal "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/N5" is
sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/reg_alloc<1>" is
sourceless and has been removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/Msub_reg_avail_lut
<1>" (ROM) removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/reg_recvd<1>" is
sourceless and has been removed.
The signal "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/N4" is
sourceless and has been removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/Msub_reg_avail_xor
<0>" (XOR) removed.
  The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/reg_avail<0>" is
sourceless and has been removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/trn_rfc_pd_av_0"
(SFF) removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/trn_rfc_ph_av_0"
(SFF) removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/trn_rfc_nph_av_0"
(SFF) removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/Msub_reg_avail_cy<
0>" (MUX) removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/reg_alloc<0>" is
sourceless and has been removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/Msub_reg_avail_lut
<0>" (ROM) removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/reg_recvd<0>" is
sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/Result<2>" is
sourceless and has been removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/credit_addr_cntr_2
" (SFF) removed.
  The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/credit_addr_cntr<2
>" is sourceless and has been removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/Mcount_credit_addr
_cntr_xor<2>11" (ROM) removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/trn_rfc_ph_av_not0
0031" (ROM) removed.
    The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/trn_rfc_ph_av_not0
003" is sourceless and has been removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/trn_rfc_pd_av_not0
0011" (ROM) removed.
    The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/trn_rfc_pd_av_not0
001" is sourceless and has been removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/trn_rfc_nph_av_not
00011" (ROM) removed.
    The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/trn_rfc_nph_av_not
0001" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/Result<1>" is
sourceless and has been removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/credit_addr_cntr_1
" (SFF) removed.
  The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/credit_addr_cntr<1
>" is sourceless and has been removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/Mcount_credit_addr
_cntr_xor<1>11" (ROM) removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/Result<0>" is
sourceless and has been removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/credit_addr_cntr_0
" (SFF) removed.
  The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/credit_addr_cntr<0
>" is sourceless and has been removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/reg_recvd_7" (SFF)
removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/reg_recvd_6" (SFF)
removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/reg_recvd_5" (SFF)
removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/reg_recvd_4" (SFF)
removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/reg_recvd_3" (SFF)
removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/reg_recvd_2" (SFF)
removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/reg_recvd_1" (SFF)
removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/reg_recvd_0" (SFF)
removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/Result<0>1_INV_0"
(BUF) removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/reg_alloc_7" (SFF)
removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/reg_alloc_6" (SFF)
removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/reg_alloc_5" (SFF)
removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/reg_alloc_4" (SFF)
removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/reg_alloc_3" (SFF)
removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/reg_alloc_2" (SFF)
removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/reg_alloc_1" (SFF)
removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/reg_alloc_0" (SFF)
removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/trn_rfc_ph_av_not0
002_inv" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_pout<5>" is
sourceless and has been removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rrem_0" (SFF)
removed.
  The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rrem<0>" is
sourceless and has been removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/trn_rrem_n<3>1_INV_0" (BUF)
removed.
    The signal "trn_rrem_n_c<0>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_pout<4>" is
sourceless and has been removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rerrfwd_and000
01" (ROM) removed.
  The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rerrfwd_and000
0" is sourceless and has been removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rerrfwd" (SFF)
removed.
    The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rerrfwd" is
sourceless and has been removed.
     Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/trn_rerrfwd_n1_INV_0" (BUF)
removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rrem<4>" is
sourceless and has been removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/trn_rrem_n<7>1_INV_0" (BUF)
removed.
  The signal "trn_rrem_n_c<4>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rbar_hit_mux00
00<1>" is sourceless and has been removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rbar_hit_5"
(SFF) removed.
  The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rbar_hit<5>"
is sourceless and has been removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/trn_rbar_hit_n<5>1_INV_0"
(BUF) removed.
    The signal "trn_rbar_hit_n_c<5>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rbar_hit_mux00
00<2>" is sourceless and has been removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rbar_hit_4"
(SFF) removed.
  The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rbar_hit<4>"
is sourceless and has been removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/trn_rbar_hit_n<4>1_INV_0"
(BUF) removed.
    The signal "trn_rbar_hit_n_c<4>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rbar_hit_mux00
00<3>" is sourceless and has been removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rbar_hit_3"
(SFF) removed.
  The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rbar_hit<3>"
is sourceless and has been removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/trn_rbar_hit_n<3>1_INV_0"
(BUF) removed.
    The signal "trn_rbar_hit_n_c<3>" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_reof_and0000"
is sourceless and has been removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_reof" (SFF)
removed.
  The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_reof" is
sourceless and has been removed.
   Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/trn_reof_n1_INV_0" (BUF)
removed.
    The signal "trn_reof_n_c" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst_not0001" is
sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rnp_block_wr_not00
01_inv" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rnp_block_wr_and00
00" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/interrupt_interface/msi64_enabled" is
sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/interrupt_interface/msi64_enabled_not0
000_map0" is sourceless and has been removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/interrupt_interface/msi64_enabled"
(SFF) removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/interrupt_interface/msi64_enabled_not0
000_map5" is sourceless and has been removed.
 Sourceless block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/interrupt_interface/msi64_enabled_not0
0001001" (ROM) removed.
  The signal "ep/BU2/U0/pcie_ep0/pcie_blk_if/N4050" is sourceless and has been
removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/interrupt_interface/msi64_enabled_not0
000_map11" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/interrupt_interface/msi64_enabled_not0
000_map16" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/interrupt_interface/msi64_enabled_not0
000_map22" is sourceless and has been removed.
The signal
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/interrupt_interface/msi64_enabled_not0
000_map27" is sourceless and has been removed.
The signal "ep/BU2/U0/pcie_ep0/pcie_blk_if/N4414" is sourceless and has been
removed.
The signal "ep/BU2/U0/pcie_ep0/pcie_blk_if/N4430" is sourceless and has been
removed.

The trimmed logic reported below is either:
   1. part of a cycle
   2. part of disabled logic
   3. a side-effect of other trimmed logic

The signal "cfg_command_c<2>" is unused and has been removed.
 Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_command_2"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd1-In1011_SW0" (ROM)
removed.
Unused block "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Out121"
(ROM) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_pcie_link_state_n_not00031" (ROM)
removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_pcie_link_state_n_not00041" (ROM)
removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_pcie_link_state_n_not00051" (ROM)
removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/interrupt_interface/msi64_enabled_not0
0000" (ROM) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/interrupt_interface/msi64_enabled_not0
00011" (ROM) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/interrupt_interface/msi64_enabled_not0
00029" (ROM) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/interrupt_interface/msi64_enabled_not0
00040" (ROM) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/interrupt_interface/msi64_enabled_not0
00062" (ROM) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/interrupt_interface/msi64_enabled_not0
00073" (ROM) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_command_10"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_command_11"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_command_12"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_command_13"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_command_14"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_command_15"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_command_3"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_command_4"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_command_5"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_command_7"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_command_9"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_data_en1"
(ROM) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dcommand_1"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dcommand_10"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dcommand_11"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dcommand_12"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dcommand_13"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dcommand_14"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dcommand_15"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dcommand_4"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dcommand_5"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dcommand_6"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dcommand_7"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dcommand_8"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dcommand_9"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dstatus_0"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dstatus_1"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dstatus_10"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dstatus_11"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dstatus_12"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dstatus_13"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dstatus_14"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dstatus_15"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dstatus_2"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dstatus_3"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dstatus_4"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dstatus_5"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dstatus_6"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dstatus_7"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dstatus_8"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dstatus_9"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_lcommand_0"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_lcommand_1"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_lcommand_10"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_lcommand_11"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_lcommand_12"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_lcommand_13"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_lcommand_14"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_lcommand_15"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_lcommand_2"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_lcommand_3"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_lcommand_4"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_lcommand_5"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_lcommand_6"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_lcommand_7"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_lcommand_8"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_lcommand_9"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_lstatus_0"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_lstatus_1"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_lstatus_10"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_lstatus_11"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_lstatus_12"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_lstatus_13"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_lstatus_14"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_lstatus_15"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_lstatus_2"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_lstatus_3"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_lstatus_4"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_lstatus_5"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_lstatus_8"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_lstatus_9"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_status_0"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_status_1"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_status_10"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_status_11"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_status_12"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_status_13"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_status_14"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_status_15"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_status_2"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_status_3"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_status_4"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_status_5"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_status_6"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_status_7"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_status_8"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_status_9"
(SFF) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/shift_word_mux000
01_SW1" (ROM) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rnp_block_wr_or000
01" (ROM) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rbar_hit_mux00
00<1>1" (ROM) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rbar_hit_mux00
00<2>1" (ROM) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rbar_hit_mux00
00<3>1" (ROM) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_reof_and00001"
(ROM) removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rrem_4" (SFF)
removed.
Unused block
"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/trn_rfc_ph_av_or00
001" (ROM) removed.
Unused block "ep/GND" (ZERO) removed.
Unused block "ep/VCC" (ONE) removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND
VCC 		XST_VCC
GND 		app/PIO/XST_GND
VCC 		app/PIO/XST_VCC
GND 		ep/BU2/U0/pcie_ep0/pcie_blk_if/XST_GND
VCC 		ep/BU2/U0/pcie_ep0/pcie_blk_if/XST_VCC
LUT6 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd1-In1011
INV
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/Madd_reg_cfg_wp_add0000
_xor<0>11_INV_0
LUT2
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/Madd_reg_cfg_wp_add0000
_xor<1>11
LUT2
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_is_np_and_cpl_abort
1
LUT2 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_is_np_and_ur1
FDRE 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wp_0
   optimized to 0
FDRE 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wp_1
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_0
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_1
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_10
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_11
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_12
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_13
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_14
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_15
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_16
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_17
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_18
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_19
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_2
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_20
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_21
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_22
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_23
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_24
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_25
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_26
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_27
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_28
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_29
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_3
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_30
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_31
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_32
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_33
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_34
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_35
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_36
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_37
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_38
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_39
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_4
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_40
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_41
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_42
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_43
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_44
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_45
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_46
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_47
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_48
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_49
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_5
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_6
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_7
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_8
   optimized to 0
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_9
   optimized to 0
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
0>1
LUT3
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
0>21
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
10>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
11>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
12>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
13>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
14>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
15>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
16>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
17>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
18>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
19>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
1>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
20>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
21>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
22>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
23>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
24>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
25>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
26>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
27>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
28>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
29>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
2>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
30>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
31>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
32>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
33>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
34>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
35>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
36>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
37>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
38>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
39>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
3>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
40>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
41>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
42>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
43>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
44>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
45>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
46>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
47>1
LUT3
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
49>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
4>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
5>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
6>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
7>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
8>1
LUT4
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_wr_hdr_mux0000<
9>1
FDR
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_detectedcorrectable
   optimized to 0
INV
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_detectedcorrectable
_not00011_INV_0
FDR
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_detectednonfatal
   optimized to 0
LUT2
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_detectednonfatal_or
00001
FDR 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_incr_cplu
   optimized to 0
FDR
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_signaledtargetabort
   optimized to 0
FDR
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/interrupt_interface/legacy_int_reques
t
   optimized to 0
INV
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/interrupt_interface/legacy_int_reques
t_not00011_INV_0
FDRE 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/interrupt_interface/send_intr32
   optimized to 0
LUT2
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/interrupt_interface/send_intr32_mux00
001
FDRE 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/interrupt_interface/send_intr64
   optimized to 0
LUT2
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/interrupt_interface/send_intr64_mux00
001
LUT3
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/Mxor_cfg_dwaddr_
int_Result<0>1
LUT3
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/Mxor_cfg_dwaddr_
int_Result<1>1
LUT3
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/Mxor_cfg_dwaddr_
int_Result<2>1
LUT3
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/Mxor_cfg_dwaddr_
int_Result<3>1
LUT3
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/Mxor_cfg_dwaddr_
int_Result<4>1
FDR
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dwaddr_trans
_reg_0
   optimized to 0
FDR
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dwaddr_trans
_reg_1
   optimized to 0
FDR
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dwaddr_trans
_reg_2
   optimized to 0
FDR
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dwaddr_trans
_reg_3
   optimized to 0
FDR
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dwaddr_trans
_reg_4
   optimized to 0
FDR
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dwaddr_trans
_reg_5
   optimized to 0
FDR
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dwaddr_trans
_reg_6
   optimized to 0
FDRE
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/lock_useraccess
   optimized to 0
LUT5
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/lock_useraccess_
and00002
LUT5
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/lut_cfgdw_rom0
LUT5
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/lut_cfgdw_rom1
LUT5
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/lut_cfgdw_rom2
LUT5
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/lut_cfgdw_rom3
LUT5
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/lut_cfgdw_rom4
LUT5
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/lut_cfgdw_rom5
LUT5
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/lut_cfgdw_rom6
FDRE
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_1
   optimized to 0
FDRE
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_10
   optimized to 0
FDRE
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_12
   optimized to 0
FDRE
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_13
   optimized to 0
FDRE
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_14
   optimized to 0
FDRE
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_15
   optimized to 0
FDRE
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_16
   optimized to 0
FDRE
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_17
   optimized to 0
FDRE
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_18
   optimized to 0
FDRE
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_19
   optimized to 0
FDRE
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_20
   optimized to 0
FDRE
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_21
   optimized to 0
FDRE
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_22
   optimized to 0
FDRE
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_23
   optimized to 0
FDRE
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_25
   optimized to 0
FDRE
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_26
   optimized to 0
FDRE
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_27
   optimized to 0
FDRE
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_28
   optimized to 0
FDRE
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_29
   optimized to 0
FDRE
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_3
   optimized to 0
FDRE
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_30
   optimized to 0
FDRE
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_31
   optimized to 0
FDRE
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_6
   optimized to 0
FDRE
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_7
   optimized to 0
FDRE
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_8
   optimized to 0
LUT3
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_mux00
00<0>1
LUT3
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_mux00
00<10>1
LUT3
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_mux00
00<12>1
LUT3
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_mux00
00<13>1
LUT3
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_mux00
00<14>1
LUT3
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_mux00
00<15>1
LUT3
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_mux00
00<16>1
LUT3
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_mux00
00<17>1
LUT3
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_mux00
00<18>1
LUT3
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_mux00
00<19>1
LUT3
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_mux00
00<1>1
LUT3
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_mux00
00<20>1
LUT3
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_mux00
00<21>1
LUT3
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_mux00
00<22>1
LUT3
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_mux00
00<23>1
LUT3
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_mux00
00<25>1
LUT3
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_mux00
00<26>1
LUT3
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_mux00
00<27>1
LUT3
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_mux00
00<28>1
LUT3
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_mux00
00<29>1
LUT3
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_mux00
00<30>1
LUT3
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_mux00
00<31>1
LUT3
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_mux00
00<3>1
LUT3
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_mux00
00<6>1
LUT3
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_mux00
00<7>1
LUT3
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_mux00
00<8>1
INV
		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/pwr_interface/cfg_pm_wake_n_inv1_INV_
0
FDRSE 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/pwr_interface/l0_pme_req_in
   optimized to 0
INV 		ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/transactions_pending1_INV_0
FDRSE
		ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rnp_block_wr
   optimized to 0
LUT2
		ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rnp_block_wr_and0
0001
FDS 		ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rnp_ok_q
   optimized to 1
INV
		ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst_not00011_INV_0
GND 		ep/BU2/XST_GND
VCC 		ep/BU2/XST_VCC

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+----------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |             | Strength | Rate |              |          | Delay    |
+----------------------------------------------------------------------------------------------------------------------------------------+
| LED_4_lane_n                       | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| LED_8_lane_n                       | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| LED_link_up_n                      | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| sys_reset_n                        | IOB              | INPUT     | LVCMOS25    |          |      |              | PULLUP   |          |
+----------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.


Section 10 - Modular Design Summary
-----------------------------------
Modular Design not used for this design.

Section 11 - Timing Report
--------------------------
INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
Number of Timing Constraints that were not applied: 6

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
* PERIOD analysis for net "ep/BU2/U0/pcie_e | SETUP   |     0.778ns|     3.222ns|       0|           0
  p0/pcie_blk/clocking_i/clkout0" derived f | HOLD    |    -1.651ns|            |     314|      247171
  rom  NET "sys_clk_c" PERIOD = 10 ns HIGH  |         |            |            |        |            
  50%  divided by 2.50  to 4 nS             |         |            |            |        |            
------------------------------------------------------------------------------------------------------
* PERIOD analysis for net "ep/BU2/U0/pcie_e | SETUP   |     1.690ns|     6.310ns|       0|           0
  p0/pcie_blk/clocking_i/clkout1" derived f | HOLD    |    -1.614ns|            |     230|      158420
  rom  NET "sys_clk_c" PERIOD = 10 ns HIGH  |         |            |            |        |            
  50%  divided by 1.25  to 8 nS             |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_ | MAXDELAY|     1.000ns|     0.000ns|       0|           0
  wrapper_i/gt_tx_data_reg<1>" MAXDELAY = 1 |         |            |            |        |            
   ns                                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_ | MAXDELAY|     1.000ns|     0.000ns|       0|           0
  wrapper_i/gt_tx_data_reg<2>" MAXDELAY = 1 |         |            |            |        |            
   ns                                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_ | MAXDELAY|     1.000ns|     0.000ns|       0|           0
  wrapper_i/gt_tx_data_reg<3>" MAXDELAY = 1 |         |            |            |        |            
   ns                                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_ | MAXDELAY|     1.000ns|     0.000ns|       0|           0
  wrapper_i/gt_tx_data_reg<4>" MAXDELAY = 1 |         |            |            |        |            
   ns                                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_ | MAXDELAY|     1.000ns|     0.000ns|       0|           0
  wrapper_i/gt_tx_data_reg<5>" MAXDELAY = 1 |         |            |            |        |            
   ns                                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_ | MAXDELAY|     1.000ns|     0.000ns|       0|           0
  wrapper_i/gt_tx_data_reg<6>" MAXDELAY = 1 |         |            |            |        |            
   ns                                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_ | MAXDELAY|     1.000ns|     0.000ns|       0|           0
  wrapper_i/gt_tx_data_reg<7>" MAXDELAY = 1 |         |            |            |        |            
   ns                                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_ | MAXDELAY|     1.000ns|     0.000ns|       0|           0
  wrapper_i/gt_tx_detect_rx_loopback_reg<1> |         |            |            |        |            
  " MAXDELAY = 1 ns                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_ | MAXDELAY|     1.000ns|     0.000ns|       0|           0
  wrapper_i/gt_tx_elec_idle_reg<1>" MAXDELA |         |            |            |        |            
  Y = 1 ns                                  |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_ | MAXDELAY|     1.000ns|     0.000ns|       0|           0
  wrapper_i/gt_tx_detect_rx_loopback_reg<0> |         |            |            |        |            
  " MAXDELAY = 1 ns                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_ | MAXDELAY|     1.000ns|     0.000ns|       0|           0
  wrapper_i/gt_tx_elec_idle_reg<0>" MAXDELA |         |            |            |        |            
  Y = 1 ns                                  |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_ | MAXDELAY|     1.000ns|     0.000ns|       0|           0
  wrapper_i/gt_rx_polarity_reg<1>" MAXDELAY |         |            |            |        |            
   = 1 ns                                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_ | MAXDELAY|     1.000ns|     0.000ns|       0|           0
  wrapper_i/gt_rx_polarity_reg<0>" MAXDELAY |         |            |            |        |            
   = 1 ns                                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_ | MAXDELAY|     1.000ns|     0.000ns|       0|           0
  wrapper_i/gt_power_down_reg<6>" MAXDELAY  |         |            |            |        |            
  = 1 ns                                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_ | MAXDELAY|     1.000ns|     0.000ns|       0|           0
  wrapper_i/gt_power_down_reg<7>" MAXDELAY  |         |            |            |        |            
  = 1 ns                                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_ | MAXDELAY|     1.000ns|     0.000ns|       0|           0
  wrapper_i/gt_tx_data_reg<0>" MAXDELAY = 1 |         |            |            |        |            
   ns                                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_ | MAXDELAY|     1.000ns|     0.000ns|       0|           0
  wrapper_i/gt_tx_data_k_reg<0>" MAXDELAY = |         |            |            |        |            
   1 ns                                     |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_ | MAXDELAY|     1.000ns|     0.000ns|       0|           0
  wrapper_i/gt_tx_compliance_reg<0>" MAXDEL |         |            |            |        |            
  AY = 1 ns                                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_ | MAXDELAY|     1.000ns|     0.000ns|       0|           0
  wrapper_i/gt_tx_data_reg<15>" MAXDELAY =  |         |            |            |        |            
  1 ns                                      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_ | MAXDELAY|     1.000ns|     0.000ns|       0|           0
  wrapper_i/gt_tx_data_reg<14>" MAXDELAY =  |         |            |            |        |            
  1 ns                                      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_ | MAXDELAY|     1.000ns|     0.000ns|       0|           0
  wrapper_i/gt_tx_data_reg<13>" MAXDELAY =  |         |            |            |        |            
  1 ns                                      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_ | MAXDELAY|     1.000ns|     0.000ns|       0|           0
  wrapper_i/gt_tx_data_reg<12>" MAXDELAY =  |         |            |            |        |            
  1 ns                                      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_ | MAXDELAY|     1.000ns|     0.000ns|       0|           0
  wrapper_i/gt_tx_data_reg<11>" MAXDELAY =  |         |            |            |        |            
  1 ns                                      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_ | MAXDELAY|     1.000ns|     0.000ns|       0|           0
  wrapper_i/gt_tx_data_reg<10>" MAXDELAY =  |         |            |            |        |            
  1 ns                                      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_ | MAXDELAY|     1.000ns|     0.000ns|       0|           0
  wrapper_i/gt_tx_data_reg<9>" MAXDELAY = 1 |         |            |            |        |            
   ns                                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_ | MAXDELAY|     1.000ns|     0.000ns|       0|           0
  wrapper_i/gt_tx_data_reg<8>" MAXDELAY = 1 |         |            |            |        |            
   ns                                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_ | MAXDELAY|     1.000ns|     0.000ns|       0|           0
  wrapper_i/gt_tx_data_k_reg<1>" MAXDELAY = |         |            |            |        |            
   1 ns                                     |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_ | MAXDELAY|     1.000ns|     0.000ns|       0|           0
  wrapper_i/gt_tx_compliance_reg<1>" MAXDEL |         |            |            |        |            
  AY = 1 ns                                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_ | MAXDELAY|     1.000ns|     0.000ns|       0|           0
  wrapper_i/gt_power_down_reg<1>" MAXDELAY  |         |            |            |        |            
  = 1 ns                                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_ | MAXDELAY|     1.000ns|     0.000ns|       0|           0
  wrapper_i/gt_power_down_reg<0>" MAXDELAY  |         |            |            |        |            
  = 1 ns                                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_ | MAXDELAY|     1.000ns|     0.000ns|       0|           0
  wrapper_i/gt_power_down_reg<2>" MAXDELAY  |         |            |            |        |            
  = 1 ns                                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_ | MAXDELAY|     1.000ns|     0.000ns|       0|           0
  wrapper_i/gt_power_down_reg<3>" MAXDELAY  |         |            |            |        |            
  = 1 ns                                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_ | MAXDELAY|     1.000ns|     0.000ns|       0|           0
  wrapper_i/gt_rx_polarity_reg<2>" MAXDELAY |         |            |            |        |            
   = 1 ns                                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_ | MAXDELAY|     1.000ns|     0.000ns|       0|           0
  wrapper_i/gt_rx_polarity_reg<3>" MAXDELAY |         |            |            |        |            
   = 1 ns                                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_ | MAXDELAY|     1.000ns|     0.000ns|       0|           0
  wrapper_i/gt_tx_elec_idle_reg<2>" MAXDELA |         |            |            |        |            
  Y = 1 ns                                  |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_ | MAXDELAY|     1.000ns|     0.000ns|       0|           0
  wrapper_i/gt_tx_detect_rx_loopback_reg<2> |         |            |            |        |            
  " MAXDELAY = 1 ns                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_ | MAXDELAY|     1.000ns|     0.000ns|       0|           0
  wrapper_i/gt_tx_elec_idle_reg<3>" MAXDELA |         |            |            |        |            
  Y = 1 ns                                  |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_ | MAXDELAY|     1.000ns|     0.000ns|       0|           0
  wrapper_i/gt_tx_detect_rx_loopback_reg<3> |         |            |            |        |            
  " MAXDELAY = 1 ns                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_ | MAXDELAY|     1.000ns|     0.000ns|       0|           0
  wrapper_i/gt_tx_data_reg<23>" MAXDELAY =  |         |            |            |        |            
  1 ns                                      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_ | MAXDELAY|     1.000ns|     0.000ns|       0|           0
  wrapper_i/gt_tx_data_reg<22>" MAXDELAY =  |         |            |            |        |            
  1 ns                                      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_ | MAXDELAY|     1.000ns|     0.000ns|       0|           0
  wrapper_i/gt_tx_data_reg<21>" MAXDELAY =  |         |            |            |        |            
  1 ns                                      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_ | MAXDELAY|     1.000ns|     0.000ns|       0|           0
  wrapper_i/gt_tx_data_reg<20>" MAXDELAY =  |         |            |            |        |            
  1 ns                                      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_ | MAXDELAY|     1.000ns|     0.000ns|       0|           0
  wrapper_i/gt_tx_data_reg<19>" MAXDELAY =  |         |            |            |        |            
  1 ns                                      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_ | MAXDELAY|     1.000ns|     0.000ns|       0|           0
  wrapper_i/gt_tx_data_reg<18>" MAXDELAY =  |         |            |            |        |            
  1 ns                                      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_ | MAXDELAY|     1.000ns|     0.000ns|       0|           0
  wrapper_i/gt_tx_data_reg<17>" MAXDELAY =  |         |            |            |        |            
  1 ns                                      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_ | MAXDELAY|     1.000ns|     0.000ns|       0|           0
  wrapper_i/gt_tx_data_reg<16>" MAXDELAY =  |         |            |            |        |            
  1 ns                                      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_ | MAXDELAY|     1.000ns|     0.000ns|       0|           0
  wrapper_i/gt_tx_data_k_reg<2>" MAXDELAY = |         |            |            |        |            
   1 ns                                     |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_ | MAXDELAY|     1.000ns|     0.000ns|       0|           0
  wrapper_i/gt_tx_compliance_reg<2>" MAXDEL |         |            |            |        |            
  AY = 1 ns                                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_ | MAXDELAY|     1.000ns|     0.000ns|       0|           0
  wrapper_i/gt_tx_data_reg<31>" MAXDELAY =  |         |            |            |        |            
  1 ns                                      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_ | MAXDELAY|     1.000ns|     0.000ns|       0|           0
  wrapper_i/gt_tx_data_reg<30>" MAXDELAY =  |         |            |            |        |            
  1 ns                                      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_ | MAXDELAY|     1.000ns|     0.000ns|       0|           0
  wrapper_i/gt_tx_data_reg<29>" MAXDELAY =  |         |            |            |        |            
  1 ns                                      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_ | MAXDELAY|     1.000ns|     0.000ns|       0|           0
  wrapper_i/gt_tx_data_reg<28>" MAXDELAY =  |         |            |            |        |            
  1 ns                                      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_ | MAXDELAY|     1.000ns|     0.000ns|       0|           0
  wrapper_i/gt_tx_data_reg<27>" MAXDELAY =  |         |            |            |        |            
  1 ns                                      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_ | MAXDELAY|     1.000ns|     0.000ns|       0|           0
  wrapper_i/gt_tx_data_reg<26>" MAXDELAY =  |         |            |            |        |            
  1 ns                                      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_ | MAXDELAY|     1.000ns|     0.000ns|       0|           0
  wrapper_i/gt_tx_data_reg<25>" MAXDELAY =  |         |            |            |        |            
  1 ns                                      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_ | MAXDELAY|     1.000ns|     0.000ns|       0|           0
  wrapper_i/gt_tx_data_reg<24>" MAXDELAY =  |         |            |            |        |            
  1 ns                                      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_ | MAXDELAY|     1.000ns|     0.000ns|       0|           0
  wrapper_i/gt_tx_data_k_reg<3>" MAXDELAY = |         |            |            |        |            
   1 ns                                     |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_ | MAXDELAY|     1.000ns|     0.000ns|       0|           0
  wrapper_i/gt_tx_compliance_reg<3>" MAXDEL |         |            |            |        |            
  AY = 1 ns                                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_ | MAXDELAY|     1.000ns|     0.000ns|       0|           0
  wrapper_i/gt_power_down_reg<5>" MAXDELAY  |         |            |            |        |            
  = 1 ns                                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_ | MAXDELAY|     1.000ns|     0.000ns|       0|           0
  wrapper_i/gt_power_down_reg<4>" MAXDELAY  |         |            |            |        |            
  = 1 ns                                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  Pin to Pin Skew Constraint                | MAXDELAY| 2106523.782ns| 2106523.837ns|       0|           0
------------------------------------------------------------------------------------------------------
  PERIOD analysis for net "ep/BU2/U0/pcie_e | N/A     |         N/A|         N/A|     N/A|         N/A
  p0/pcie_blk/clocking_i/clkout1" derived f |         |            |            |        |            
  rom  NET "sys_clk_c" PERIOD = 10 ns HIGH  |         |            |            |        |            
  50%  divided by 1.25  to 8 nS             |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  PERIOD analysis for net "ep/BU2/U0/pcie_e | N/A     |         N/A|         N/A|     N/A|         N/A
  p0/pcie_blk/clocking_i/clkout0" derived f |         |            |            |        |            
  rom  NET "sys_clk_c" PERIOD = 10 ns HIGH  |         |            |            |        |            
  50%  divided by 2.50  to 4 nS             |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_MGTCLK = PERIOD TIMEGRP "MGTCLK" 100 M | N/A     |         N/A|         N/A|     N/A|         N/A
  Hz HIGH 50%                               |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_ep_BU2_U0_pcie_ep0_pcie_blk_clocking_i | N/A     |         N/A|         N/A|     N/A|         N/A
  _clkout0 = PERIOD TIMEGRP "ep_BU2_U0_pcie |         |            |            |        |            
  _ep0_pcie_blk_clocking_i_clkout0" TS_MGTC |         |            |            |        |            
  LK * 2.5 HIGH 50%                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_ep_BU2_U0_pcie_ep0_pcie_blk_clocking_i | N/A     |         N/A|         N/A|     N/A|         N/A
  _clkout1 = PERIOD TIMEGRP "ep_BU2_U0_pcie |         |            |            |        |            
  _ep0_pcie_blk_clocking_i_clkout1" TS_MGTC |         |            |            |        |            
  LK * 1.25 HIGH 50%                        |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "sys_clk_c" PERIOD = 10 ns HIGH 50%   | N/A     |         N/A|         N/A|     N/A|         N/A
------------------------------------------------------------------------------------------------------


2 constraints not met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the 
   constraint does not cover any paths or that it has no requested value.



Section 12 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 13 - Control Set Information
------------------------------------
Use the "-detail" map option to print out Control Set Information.
