Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Sat Sep 29 23:00:49 2018
| Host         : leovo running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file TOP_timing_summary_routed.rpt -rpx TOP_timing_summary_routed.rpx
| Design       : TOP
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: keyboard_inst/xkey_reg[0]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: keyboard_inst/xkey_reg[1]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: keyboard_inst/xkey_reg[2]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: keyboard_inst/xkey_reg[3]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: keyboard_inst/xkey_reg[4]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: keyboard_inst/xkey_reg[5]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: keyboard_inst/xkey_reg[6]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: licznik_inst/column_reg[7]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: licznik_inst/column_reg[8]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: licznik_inst/column_reg[9]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: licznik_inst/row_reg[5]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: licznik_inst/row_reg[6]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: licznik_inst/row_reg[7]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: licznik_inst/row_reg[8]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: licznik_inst/row_reg[9]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -8.180      -24.353                      3                  212        0.152        0.000                      0                  212        2.000        0.000                       0                   147  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
clk                              {0.000 4.000}        8.000           125.000         
pll_125_to_25_inst/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_pll_125_to_25         {0.000 19.840}       39.680          25.202          
  clkfbout_pll_125_to_25         {0.000 8.000}        16.000          62.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                    1.883        0.000                      0                   33        0.231        0.000                      0                   33        3.500        0.000                       0                    33  
pll_125_to_25_inst/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_pll_125_to_25              34.530        0.000                      0                  178        0.152        0.000                      0                  178       19.340        0.000                       0                   110  
  clkfbout_pll_125_to_25                                                                                                                                                          13.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk                     clk_out1_pll_125_to_25       -8.180      -24.353                      3                    3        1.982        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.883ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.231ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.883ns  (required time - arrival time)
  Source:                 btn_cleaner_inst/licznik_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            btn_cleaner_inst/licznik_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        5.321ns  (logic 3.050ns (57.316%)  route 2.271ns (42.684%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.822ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.982ns = ( 10.982 - 8.000 ) 
    Source Clock Delay      (SCD):    4.116ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=34, routed)          2.625     4.116    btn_cleaner_inst/clk
    SLICE_X40Y56         FDCE                                         r  btn_cleaner_inst/licznik_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDCE (Prop_fdce_C_Q)         0.456     4.572 r  btn_cleaner_inst/licznik_reg[11]/Q
                         net (fo=4, routed)           0.843     5.415    btn_cleaner_inst/licznik_reg[11]
    SLICE_X39Y56         LUT2 (Prop_lut2_I0_O)        0.124     5.539 r  btn_cleaner_inst/licznik2_inferred__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     5.539    btn_cleaner_inst/licznik2_inferred__0_carry__0_i_6_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.089 r  btn_cleaner_inst/licznik2_inferred__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.089    btn_cleaner_inst/licznik2_inferred__0_carry__0_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.203 r  btn_cleaner_inst/licznik2_inferred__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.203    btn_cleaner_inst/licznik2_inferred__0_carry__1_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.317 r  btn_cleaner_inst/licznik2_inferred__0_carry__2/CO[3]
                         net (fo=34, routed)          1.429     7.745    btn_cleaner_inst/licznik22_in
    SLICE_X40Y54         LUT4 (Prop_lut4_I3_O)        0.124     7.869 r  btn_cleaner_inst/licznik[0]_i_5/O
                         net (fo=1, routed)           0.000     7.869    btn_cleaner_inst/licznik[0]_i_5_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.419 r  btn_cleaner_inst/licznik_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.419    btn_cleaner_inst/licznik_reg[0]_i_1_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.533 r  btn_cleaner_inst/licznik_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.533    btn_cleaner_inst/licznik_reg[4]_i_1__0_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.647 r  btn_cleaner_inst/licznik_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.647    btn_cleaner_inst/licznik_reg[8]_i_1__0_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.761 r  btn_cleaner_inst/licznik_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.761    btn_cleaner_inst/licznik_reg[12]_i_1__0_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.875 r  btn_cleaner_inst/licznik_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.875    btn_cleaner_inst/licznik_reg[16]_i_1__0_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.989 r  btn_cleaner_inst/licznik_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.989    btn_cleaner_inst/licznik_reg[20]_i_1__0_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.103 r  btn_cleaner_inst/licznik_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.103    btn_cleaner_inst/licznik_reg[24]_i_1__0_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.437 r  btn_cleaner_inst/licznik_reg[28]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     9.437    btn_cleaner_inst/licznik_reg[28]_i_1__0_n_6
    SLICE_X40Y61         FDCE                                         r  btn_cleaner_inst/licznik_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=34, routed)          1.562    10.982    btn_cleaner_inst/clk
    SLICE_X40Y61         FDCE                                         r  btn_cleaner_inst/licznik_reg[29]/C
                         clock pessimism              0.312    11.294    
                         clock uncertainty           -0.035    11.259    
    SLICE_X40Y61         FDCE (Setup_fdce_C_D)        0.062    11.321    btn_cleaner_inst/licznik_reg[29]
  -------------------------------------------------------------------
                         required time                         11.321    
                         arrival time                          -9.437    
  -------------------------------------------------------------------
                         slack                                  1.883    

Slack (MET) :             1.904ns  (required time - arrival time)
  Source:                 btn_cleaner_inst/licznik_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            btn_cleaner_inst/licznik_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        5.300ns  (logic 3.029ns (57.147%)  route 2.271ns (42.853%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.822ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.982ns = ( 10.982 - 8.000 ) 
    Source Clock Delay      (SCD):    4.116ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=34, routed)          2.625     4.116    btn_cleaner_inst/clk
    SLICE_X40Y56         FDCE                                         r  btn_cleaner_inst/licznik_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDCE (Prop_fdce_C_Q)         0.456     4.572 r  btn_cleaner_inst/licznik_reg[11]/Q
                         net (fo=4, routed)           0.843     5.415    btn_cleaner_inst/licznik_reg[11]
    SLICE_X39Y56         LUT2 (Prop_lut2_I0_O)        0.124     5.539 r  btn_cleaner_inst/licznik2_inferred__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     5.539    btn_cleaner_inst/licznik2_inferred__0_carry__0_i_6_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.089 r  btn_cleaner_inst/licznik2_inferred__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.089    btn_cleaner_inst/licznik2_inferred__0_carry__0_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.203 r  btn_cleaner_inst/licznik2_inferred__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.203    btn_cleaner_inst/licznik2_inferred__0_carry__1_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.317 r  btn_cleaner_inst/licznik2_inferred__0_carry__2/CO[3]
                         net (fo=34, routed)          1.429     7.745    btn_cleaner_inst/licznik22_in
    SLICE_X40Y54         LUT4 (Prop_lut4_I3_O)        0.124     7.869 r  btn_cleaner_inst/licznik[0]_i_5/O
                         net (fo=1, routed)           0.000     7.869    btn_cleaner_inst/licznik[0]_i_5_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.419 r  btn_cleaner_inst/licznik_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.419    btn_cleaner_inst/licznik_reg[0]_i_1_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.533 r  btn_cleaner_inst/licznik_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.533    btn_cleaner_inst/licznik_reg[4]_i_1__0_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.647 r  btn_cleaner_inst/licznik_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.647    btn_cleaner_inst/licznik_reg[8]_i_1__0_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.761 r  btn_cleaner_inst/licznik_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.761    btn_cleaner_inst/licznik_reg[12]_i_1__0_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.875 r  btn_cleaner_inst/licznik_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.875    btn_cleaner_inst/licznik_reg[16]_i_1__0_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.989 r  btn_cleaner_inst/licznik_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.989    btn_cleaner_inst/licznik_reg[20]_i_1__0_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.103 r  btn_cleaner_inst/licznik_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.103    btn_cleaner_inst/licznik_reg[24]_i_1__0_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.416 r  btn_cleaner_inst/licznik_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     9.416    btn_cleaner_inst/licznik_reg[28]_i_1__0_n_4
    SLICE_X40Y61         FDCE                                         r  btn_cleaner_inst/licznik_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=34, routed)          1.562    10.982    btn_cleaner_inst/clk
    SLICE_X40Y61         FDCE                                         r  btn_cleaner_inst/licznik_reg[31]/C
                         clock pessimism              0.312    11.294    
                         clock uncertainty           -0.035    11.259    
    SLICE_X40Y61         FDCE (Setup_fdce_C_D)        0.062    11.321    btn_cleaner_inst/licznik_reg[31]
  -------------------------------------------------------------------
                         required time                         11.321    
                         arrival time                          -9.416    
  -------------------------------------------------------------------
                         slack                                  1.904    

Slack (MET) :             1.978ns  (required time - arrival time)
  Source:                 btn_cleaner_inst/licznik_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            btn_cleaner_inst/licznik_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        5.226ns  (logic 2.955ns (56.540%)  route 2.271ns (43.460%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.822ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.982ns = ( 10.982 - 8.000 ) 
    Source Clock Delay      (SCD):    4.116ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=34, routed)          2.625     4.116    btn_cleaner_inst/clk
    SLICE_X40Y56         FDCE                                         r  btn_cleaner_inst/licznik_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDCE (Prop_fdce_C_Q)         0.456     4.572 r  btn_cleaner_inst/licznik_reg[11]/Q
                         net (fo=4, routed)           0.843     5.415    btn_cleaner_inst/licznik_reg[11]
    SLICE_X39Y56         LUT2 (Prop_lut2_I0_O)        0.124     5.539 r  btn_cleaner_inst/licznik2_inferred__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     5.539    btn_cleaner_inst/licznik2_inferred__0_carry__0_i_6_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.089 r  btn_cleaner_inst/licznik2_inferred__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.089    btn_cleaner_inst/licznik2_inferred__0_carry__0_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.203 r  btn_cleaner_inst/licznik2_inferred__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.203    btn_cleaner_inst/licznik2_inferred__0_carry__1_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.317 r  btn_cleaner_inst/licznik2_inferred__0_carry__2/CO[3]
                         net (fo=34, routed)          1.429     7.745    btn_cleaner_inst/licznik22_in
    SLICE_X40Y54         LUT4 (Prop_lut4_I3_O)        0.124     7.869 r  btn_cleaner_inst/licznik[0]_i_5/O
                         net (fo=1, routed)           0.000     7.869    btn_cleaner_inst/licznik[0]_i_5_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.419 r  btn_cleaner_inst/licznik_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.419    btn_cleaner_inst/licznik_reg[0]_i_1_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.533 r  btn_cleaner_inst/licznik_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.533    btn_cleaner_inst/licznik_reg[4]_i_1__0_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.647 r  btn_cleaner_inst/licznik_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.647    btn_cleaner_inst/licznik_reg[8]_i_1__0_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.761 r  btn_cleaner_inst/licznik_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.761    btn_cleaner_inst/licznik_reg[12]_i_1__0_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.875 r  btn_cleaner_inst/licznik_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.875    btn_cleaner_inst/licznik_reg[16]_i_1__0_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.989 r  btn_cleaner_inst/licznik_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.989    btn_cleaner_inst/licznik_reg[20]_i_1__0_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.103 r  btn_cleaner_inst/licznik_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.103    btn_cleaner_inst/licznik_reg[24]_i_1__0_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.342 r  btn_cleaner_inst/licznik_reg[28]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     9.342    btn_cleaner_inst/licznik_reg[28]_i_1__0_n_5
    SLICE_X40Y61         FDCE                                         r  btn_cleaner_inst/licznik_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=34, routed)          1.562    10.982    btn_cleaner_inst/clk
    SLICE_X40Y61         FDCE                                         r  btn_cleaner_inst/licznik_reg[30]/C
                         clock pessimism              0.312    11.294    
                         clock uncertainty           -0.035    11.259    
    SLICE_X40Y61         FDCE (Setup_fdce_C_D)        0.062    11.321    btn_cleaner_inst/licznik_reg[30]
  -------------------------------------------------------------------
                         required time                         11.321    
                         arrival time                          -9.342    
  -------------------------------------------------------------------
                         slack                                  1.978    

Slack (MET) :             1.994ns  (required time - arrival time)
  Source:                 btn_cleaner_inst/licznik_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            btn_cleaner_inst/licznik_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        5.210ns  (logic 2.939ns (56.407%)  route 2.271ns (43.593%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.822ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.982ns = ( 10.982 - 8.000 ) 
    Source Clock Delay      (SCD):    4.116ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=34, routed)          2.625     4.116    btn_cleaner_inst/clk
    SLICE_X40Y56         FDCE                                         r  btn_cleaner_inst/licznik_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDCE (Prop_fdce_C_Q)         0.456     4.572 r  btn_cleaner_inst/licznik_reg[11]/Q
                         net (fo=4, routed)           0.843     5.415    btn_cleaner_inst/licznik_reg[11]
    SLICE_X39Y56         LUT2 (Prop_lut2_I0_O)        0.124     5.539 r  btn_cleaner_inst/licznik2_inferred__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     5.539    btn_cleaner_inst/licznik2_inferred__0_carry__0_i_6_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.089 r  btn_cleaner_inst/licznik2_inferred__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.089    btn_cleaner_inst/licznik2_inferred__0_carry__0_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.203 r  btn_cleaner_inst/licznik2_inferred__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.203    btn_cleaner_inst/licznik2_inferred__0_carry__1_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.317 r  btn_cleaner_inst/licznik2_inferred__0_carry__2/CO[3]
                         net (fo=34, routed)          1.429     7.745    btn_cleaner_inst/licznik22_in
    SLICE_X40Y54         LUT4 (Prop_lut4_I3_O)        0.124     7.869 r  btn_cleaner_inst/licznik[0]_i_5/O
                         net (fo=1, routed)           0.000     7.869    btn_cleaner_inst/licznik[0]_i_5_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.419 r  btn_cleaner_inst/licznik_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.419    btn_cleaner_inst/licznik_reg[0]_i_1_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.533 r  btn_cleaner_inst/licznik_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.533    btn_cleaner_inst/licznik_reg[4]_i_1__0_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.647 r  btn_cleaner_inst/licznik_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.647    btn_cleaner_inst/licznik_reg[8]_i_1__0_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.761 r  btn_cleaner_inst/licznik_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.761    btn_cleaner_inst/licznik_reg[12]_i_1__0_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.875 r  btn_cleaner_inst/licznik_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.875    btn_cleaner_inst/licznik_reg[16]_i_1__0_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.989 r  btn_cleaner_inst/licznik_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.989    btn_cleaner_inst/licznik_reg[20]_i_1__0_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.103 r  btn_cleaner_inst/licznik_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.103    btn_cleaner_inst/licznik_reg[24]_i_1__0_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.326 r  btn_cleaner_inst/licznik_reg[28]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     9.326    btn_cleaner_inst/licznik_reg[28]_i_1__0_n_7
    SLICE_X40Y61         FDCE                                         r  btn_cleaner_inst/licznik_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=34, routed)          1.562    10.982    btn_cleaner_inst/clk
    SLICE_X40Y61         FDCE                                         r  btn_cleaner_inst/licznik_reg[28]/C
                         clock pessimism              0.312    11.294    
                         clock uncertainty           -0.035    11.259    
    SLICE_X40Y61         FDCE (Setup_fdce_C_D)        0.062    11.321    btn_cleaner_inst/licznik_reg[28]
  -------------------------------------------------------------------
                         required time                         11.321    
                         arrival time                          -9.326    
  -------------------------------------------------------------------
                         slack                                  1.994    

Slack (MET) :             2.321ns  (required time - arrival time)
  Source:                 btn_cleaner_inst/licznik_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            btn_cleaner_inst/licznik_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        5.207ns  (logic 2.936ns (56.382%)  route 2.271ns (43.618%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.282ns = ( 11.282 - 8.000 ) 
    Source Clock Delay      (SCD):    4.116ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=34, routed)          2.625     4.116    btn_cleaner_inst/clk
    SLICE_X40Y56         FDCE                                         r  btn_cleaner_inst/licznik_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDCE (Prop_fdce_C_Q)         0.456     4.572 r  btn_cleaner_inst/licznik_reg[11]/Q
                         net (fo=4, routed)           0.843     5.415    btn_cleaner_inst/licznik_reg[11]
    SLICE_X39Y56         LUT2 (Prop_lut2_I0_O)        0.124     5.539 r  btn_cleaner_inst/licznik2_inferred__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     5.539    btn_cleaner_inst/licznik2_inferred__0_carry__0_i_6_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.089 r  btn_cleaner_inst/licznik2_inferred__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.089    btn_cleaner_inst/licznik2_inferred__0_carry__0_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.203 r  btn_cleaner_inst/licznik2_inferred__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.203    btn_cleaner_inst/licznik2_inferred__0_carry__1_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.317 r  btn_cleaner_inst/licznik2_inferred__0_carry__2/CO[3]
                         net (fo=34, routed)          1.429     7.745    btn_cleaner_inst/licznik22_in
    SLICE_X40Y54         LUT4 (Prop_lut4_I3_O)        0.124     7.869 r  btn_cleaner_inst/licznik[0]_i_5/O
                         net (fo=1, routed)           0.000     7.869    btn_cleaner_inst/licznik[0]_i_5_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.419 r  btn_cleaner_inst/licznik_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.419    btn_cleaner_inst/licznik_reg[0]_i_1_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.533 r  btn_cleaner_inst/licznik_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.533    btn_cleaner_inst/licznik_reg[4]_i_1__0_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.647 r  btn_cleaner_inst/licznik_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.647    btn_cleaner_inst/licznik_reg[8]_i_1__0_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.761 r  btn_cleaner_inst/licznik_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.761    btn_cleaner_inst/licznik_reg[12]_i_1__0_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.875 r  btn_cleaner_inst/licznik_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.875    btn_cleaner_inst/licznik_reg[16]_i_1__0_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.989 r  btn_cleaner_inst/licznik_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.989    btn_cleaner_inst/licznik_reg[20]_i_1__0_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.323 r  btn_cleaner_inst/licznik_reg[24]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     9.323    btn_cleaner_inst/licznik_reg[24]_i_1__0_n_6
    SLICE_X40Y60         FDCE                                         r  btn_cleaner_inst/licznik_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=34, routed)          1.861    11.282    btn_cleaner_inst/clk
    SLICE_X40Y60         FDCE                                         r  btn_cleaner_inst/licznik_reg[25]/C
                         clock pessimism              0.336    11.617    
                         clock uncertainty           -0.035    11.582    
    SLICE_X40Y60         FDCE (Setup_fdce_C_D)        0.062    11.644    btn_cleaner_inst/licznik_reg[25]
  -------------------------------------------------------------------
                         required time                         11.644    
                         arrival time                          -9.323    
  -------------------------------------------------------------------
                         slack                                  2.321    

Slack (MET) :             2.342ns  (required time - arrival time)
  Source:                 btn_cleaner_inst/licznik_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            btn_cleaner_inst/licznik_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        5.186ns  (logic 2.915ns (56.205%)  route 2.271ns (43.795%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.282ns = ( 11.282 - 8.000 ) 
    Source Clock Delay      (SCD):    4.116ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=34, routed)          2.625     4.116    btn_cleaner_inst/clk
    SLICE_X40Y56         FDCE                                         r  btn_cleaner_inst/licznik_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDCE (Prop_fdce_C_Q)         0.456     4.572 r  btn_cleaner_inst/licznik_reg[11]/Q
                         net (fo=4, routed)           0.843     5.415    btn_cleaner_inst/licznik_reg[11]
    SLICE_X39Y56         LUT2 (Prop_lut2_I0_O)        0.124     5.539 r  btn_cleaner_inst/licznik2_inferred__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     5.539    btn_cleaner_inst/licznik2_inferred__0_carry__0_i_6_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.089 r  btn_cleaner_inst/licznik2_inferred__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.089    btn_cleaner_inst/licznik2_inferred__0_carry__0_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.203 r  btn_cleaner_inst/licznik2_inferred__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.203    btn_cleaner_inst/licznik2_inferred__0_carry__1_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.317 r  btn_cleaner_inst/licznik2_inferred__0_carry__2/CO[3]
                         net (fo=34, routed)          1.429     7.745    btn_cleaner_inst/licznik22_in
    SLICE_X40Y54         LUT4 (Prop_lut4_I3_O)        0.124     7.869 r  btn_cleaner_inst/licznik[0]_i_5/O
                         net (fo=1, routed)           0.000     7.869    btn_cleaner_inst/licznik[0]_i_5_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.419 r  btn_cleaner_inst/licznik_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.419    btn_cleaner_inst/licznik_reg[0]_i_1_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.533 r  btn_cleaner_inst/licznik_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.533    btn_cleaner_inst/licznik_reg[4]_i_1__0_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.647 r  btn_cleaner_inst/licznik_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.647    btn_cleaner_inst/licznik_reg[8]_i_1__0_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.761 r  btn_cleaner_inst/licznik_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.761    btn_cleaner_inst/licznik_reg[12]_i_1__0_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.875 r  btn_cleaner_inst/licznik_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.875    btn_cleaner_inst/licznik_reg[16]_i_1__0_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.989 r  btn_cleaner_inst/licznik_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.989    btn_cleaner_inst/licznik_reg[20]_i_1__0_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.302 r  btn_cleaner_inst/licznik_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     9.302    btn_cleaner_inst/licznik_reg[24]_i_1__0_n_4
    SLICE_X40Y60         FDCE                                         r  btn_cleaner_inst/licznik_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=34, routed)          1.861    11.282    btn_cleaner_inst/clk
    SLICE_X40Y60         FDCE                                         r  btn_cleaner_inst/licznik_reg[27]/C
                         clock pessimism              0.336    11.617    
                         clock uncertainty           -0.035    11.582    
    SLICE_X40Y60         FDCE (Setup_fdce_C_D)        0.062    11.644    btn_cleaner_inst/licznik_reg[27]
  -------------------------------------------------------------------
                         required time                         11.644    
                         arrival time                          -9.302    
  -------------------------------------------------------------------
                         slack                                  2.342    

Slack (MET) :             2.416ns  (required time - arrival time)
  Source:                 btn_cleaner_inst/licznik_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            btn_cleaner_inst/licznik_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        5.112ns  (logic 2.841ns (55.571%)  route 2.271ns (44.429%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.282ns = ( 11.282 - 8.000 ) 
    Source Clock Delay      (SCD):    4.116ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=34, routed)          2.625     4.116    btn_cleaner_inst/clk
    SLICE_X40Y56         FDCE                                         r  btn_cleaner_inst/licznik_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDCE (Prop_fdce_C_Q)         0.456     4.572 r  btn_cleaner_inst/licznik_reg[11]/Q
                         net (fo=4, routed)           0.843     5.415    btn_cleaner_inst/licznik_reg[11]
    SLICE_X39Y56         LUT2 (Prop_lut2_I0_O)        0.124     5.539 r  btn_cleaner_inst/licznik2_inferred__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     5.539    btn_cleaner_inst/licznik2_inferred__0_carry__0_i_6_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.089 r  btn_cleaner_inst/licznik2_inferred__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.089    btn_cleaner_inst/licznik2_inferred__0_carry__0_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.203 r  btn_cleaner_inst/licznik2_inferred__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.203    btn_cleaner_inst/licznik2_inferred__0_carry__1_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.317 r  btn_cleaner_inst/licznik2_inferred__0_carry__2/CO[3]
                         net (fo=34, routed)          1.429     7.745    btn_cleaner_inst/licznik22_in
    SLICE_X40Y54         LUT4 (Prop_lut4_I3_O)        0.124     7.869 r  btn_cleaner_inst/licznik[0]_i_5/O
                         net (fo=1, routed)           0.000     7.869    btn_cleaner_inst/licznik[0]_i_5_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.419 r  btn_cleaner_inst/licznik_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.419    btn_cleaner_inst/licznik_reg[0]_i_1_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.533 r  btn_cleaner_inst/licznik_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.533    btn_cleaner_inst/licznik_reg[4]_i_1__0_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.647 r  btn_cleaner_inst/licznik_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.647    btn_cleaner_inst/licznik_reg[8]_i_1__0_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.761 r  btn_cleaner_inst/licznik_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.761    btn_cleaner_inst/licznik_reg[12]_i_1__0_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.875 r  btn_cleaner_inst/licznik_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.875    btn_cleaner_inst/licznik_reg[16]_i_1__0_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.989 r  btn_cleaner_inst/licznik_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.989    btn_cleaner_inst/licznik_reg[20]_i_1__0_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.228 r  btn_cleaner_inst/licznik_reg[24]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     9.228    btn_cleaner_inst/licznik_reg[24]_i_1__0_n_5
    SLICE_X40Y60         FDCE                                         r  btn_cleaner_inst/licznik_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=34, routed)          1.861    11.282    btn_cleaner_inst/clk
    SLICE_X40Y60         FDCE                                         r  btn_cleaner_inst/licznik_reg[26]/C
                         clock pessimism              0.336    11.617    
                         clock uncertainty           -0.035    11.582    
    SLICE_X40Y60         FDCE (Setup_fdce_C_D)        0.062    11.644    btn_cleaner_inst/licznik_reg[26]
  -------------------------------------------------------------------
                         required time                         11.644    
                         arrival time                          -9.228    
  -------------------------------------------------------------------
                         slack                                  2.416    

Slack (MET) :             2.432ns  (required time - arrival time)
  Source:                 btn_cleaner_inst/licznik_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            btn_cleaner_inst/licznik_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        5.096ns  (logic 2.825ns (55.432%)  route 2.271ns (44.568%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.282ns = ( 11.282 - 8.000 ) 
    Source Clock Delay      (SCD):    4.116ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=34, routed)          2.625     4.116    btn_cleaner_inst/clk
    SLICE_X40Y56         FDCE                                         r  btn_cleaner_inst/licznik_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDCE (Prop_fdce_C_Q)         0.456     4.572 r  btn_cleaner_inst/licznik_reg[11]/Q
                         net (fo=4, routed)           0.843     5.415    btn_cleaner_inst/licznik_reg[11]
    SLICE_X39Y56         LUT2 (Prop_lut2_I0_O)        0.124     5.539 r  btn_cleaner_inst/licznik2_inferred__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     5.539    btn_cleaner_inst/licznik2_inferred__0_carry__0_i_6_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.089 r  btn_cleaner_inst/licznik2_inferred__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.089    btn_cleaner_inst/licznik2_inferred__0_carry__0_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.203 r  btn_cleaner_inst/licznik2_inferred__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.203    btn_cleaner_inst/licznik2_inferred__0_carry__1_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.317 r  btn_cleaner_inst/licznik2_inferred__0_carry__2/CO[3]
                         net (fo=34, routed)          1.429     7.745    btn_cleaner_inst/licznik22_in
    SLICE_X40Y54         LUT4 (Prop_lut4_I3_O)        0.124     7.869 r  btn_cleaner_inst/licznik[0]_i_5/O
                         net (fo=1, routed)           0.000     7.869    btn_cleaner_inst/licznik[0]_i_5_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.419 r  btn_cleaner_inst/licznik_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.419    btn_cleaner_inst/licznik_reg[0]_i_1_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.533 r  btn_cleaner_inst/licznik_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.533    btn_cleaner_inst/licznik_reg[4]_i_1__0_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.647 r  btn_cleaner_inst/licznik_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.647    btn_cleaner_inst/licznik_reg[8]_i_1__0_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.761 r  btn_cleaner_inst/licznik_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.761    btn_cleaner_inst/licznik_reg[12]_i_1__0_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.875 r  btn_cleaner_inst/licznik_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.875    btn_cleaner_inst/licznik_reg[16]_i_1__0_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.989 r  btn_cleaner_inst/licznik_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.989    btn_cleaner_inst/licznik_reg[20]_i_1__0_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.212 r  btn_cleaner_inst/licznik_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     9.212    btn_cleaner_inst/licznik_reg[24]_i_1__0_n_7
    SLICE_X40Y60         FDCE                                         r  btn_cleaner_inst/licznik_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=34, routed)          1.861    11.282    btn_cleaner_inst/clk
    SLICE_X40Y60         FDCE                                         r  btn_cleaner_inst/licznik_reg[24]/C
                         clock pessimism              0.336    11.617    
                         clock uncertainty           -0.035    11.582    
    SLICE_X40Y60         FDCE (Setup_fdce_C_D)        0.062    11.644    btn_cleaner_inst/licznik_reg[24]
  -------------------------------------------------------------------
                         required time                         11.644    
                         arrival time                          -9.212    
  -------------------------------------------------------------------
                         slack                                  2.432    

Slack (MET) :             2.590ns  (required time - arrival time)
  Source:                 btn_cleaner_inst/licznik_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            btn_cleaner_inst/licznik_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        4.901ns  (logic 2.784ns (56.808%)  route 2.117ns (43.192%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.419ns = ( 11.419 - 8.000 ) 
    Source Clock Delay      (SCD):    4.291ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=34, routed)          2.800     4.291    btn_cleaner_inst/clk
    SLICE_X40Y55         FDCE                                         r  btn_cleaner_inst/licznik_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDCE (Prop_fdce_C_Q)         0.456     4.747 f  btn_cleaner_inst/licznik_reg[4]/Q
                         net (fo=3, routed)           0.688     5.435    btn_cleaner_inst/licznik_reg[4]
    SLICE_X39Y55         LUT2 (Prop_lut2_I1_O)        0.124     5.559 r  btn_cleaner_inst/licznik2_inferred__0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.559    btn_cleaner_inst/licznik2_inferred__0_carry_i_6_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.957 r  btn_cleaner_inst/licznik2_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.957    btn_cleaner_inst/licznik2_inferred__0_carry_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.071 r  btn_cleaner_inst/licznik2_inferred__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.071    btn_cleaner_inst/licznik2_inferred__0_carry__0_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.185 r  btn_cleaner_inst/licznik2_inferred__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.185    btn_cleaner_inst/licznik2_inferred__0_carry__1_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.299 r  btn_cleaner_inst/licznik2_inferred__0_carry__2/CO[3]
                         net (fo=34, routed)          1.429     7.728    btn_cleaner_inst/licznik22_in
    SLICE_X40Y54         LUT4 (Prop_lut4_I3_O)        0.124     7.852 r  btn_cleaner_inst/licznik[0]_i_5/O
                         net (fo=1, routed)           0.000     7.852    btn_cleaner_inst/licznik[0]_i_5_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.402 r  btn_cleaner_inst/licznik_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.402    btn_cleaner_inst/licznik_reg[0]_i_1_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.516 r  btn_cleaner_inst/licznik_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.516    btn_cleaner_inst/licznik_reg[4]_i_1__0_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.630 r  btn_cleaner_inst/licznik_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.630    btn_cleaner_inst/licznik_reg[8]_i_1__0_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.744 r  btn_cleaner_inst/licznik_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.744    btn_cleaner_inst/licznik_reg[12]_i_1__0_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.858 r  btn_cleaner_inst/licznik_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.858    btn_cleaner_inst/licznik_reg[16]_i_1__0_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.192 r  btn_cleaner_inst/licznik_reg[20]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     9.192    btn_cleaner_inst/licznik_reg[20]_i_1__0_n_6
    SLICE_X40Y59         FDCE                                         r  btn_cleaner_inst/licznik_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=34, routed)          1.999    11.419    btn_cleaner_inst/clk
    SLICE_X40Y59         FDCE                                         r  btn_cleaner_inst/licznik_reg[21]/C
                         clock pessimism              0.336    11.755    
                         clock uncertainty           -0.035    11.720    
    SLICE_X40Y59         FDCE (Setup_fdce_C_D)        0.062    11.782    btn_cleaner_inst/licznik_reg[21]
  -------------------------------------------------------------------
                         required time                         11.782    
                         arrival time                          -9.192    
  -------------------------------------------------------------------
                         slack                                  2.590    

Slack (MET) :             2.611ns  (required time - arrival time)
  Source:                 btn_cleaner_inst/licznik_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            btn_cleaner_inst/licznik_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 2.763ns (56.622%)  route 2.117ns (43.378%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.419ns = ( 11.419 - 8.000 ) 
    Source Clock Delay      (SCD):    4.291ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=34, routed)          2.800     4.291    btn_cleaner_inst/clk
    SLICE_X40Y55         FDCE                                         r  btn_cleaner_inst/licznik_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDCE (Prop_fdce_C_Q)         0.456     4.747 f  btn_cleaner_inst/licznik_reg[4]/Q
                         net (fo=3, routed)           0.688     5.435    btn_cleaner_inst/licznik_reg[4]
    SLICE_X39Y55         LUT2 (Prop_lut2_I1_O)        0.124     5.559 r  btn_cleaner_inst/licznik2_inferred__0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.559    btn_cleaner_inst/licznik2_inferred__0_carry_i_6_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.957 r  btn_cleaner_inst/licznik2_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.957    btn_cleaner_inst/licznik2_inferred__0_carry_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.071 r  btn_cleaner_inst/licznik2_inferred__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.071    btn_cleaner_inst/licznik2_inferred__0_carry__0_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.185 r  btn_cleaner_inst/licznik2_inferred__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.185    btn_cleaner_inst/licznik2_inferred__0_carry__1_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.299 r  btn_cleaner_inst/licznik2_inferred__0_carry__2/CO[3]
                         net (fo=34, routed)          1.429     7.728    btn_cleaner_inst/licznik22_in
    SLICE_X40Y54         LUT4 (Prop_lut4_I3_O)        0.124     7.852 r  btn_cleaner_inst/licznik[0]_i_5/O
                         net (fo=1, routed)           0.000     7.852    btn_cleaner_inst/licznik[0]_i_5_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.402 r  btn_cleaner_inst/licznik_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.402    btn_cleaner_inst/licznik_reg[0]_i_1_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.516 r  btn_cleaner_inst/licznik_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.516    btn_cleaner_inst/licznik_reg[4]_i_1__0_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.630 r  btn_cleaner_inst/licznik_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.630    btn_cleaner_inst/licznik_reg[8]_i_1__0_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.744 r  btn_cleaner_inst/licznik_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.744    btn_cleaner_inst/licznik_reg[12]_i_1__0_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.858 r  btn_cleaner_inst/licznik_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.858    btn_cleaner_inst/licznik_reg[16]_i_1__0_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.171 r  btn_cleaner_inst/licznik_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     9.171    btn_cleaner_inst/licznik_reg[20]_i_1__0_n_4
    SLICE_X40Y59         FDCE                                         r  btn_cleaner_inst/licznik_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=34, routed)          1.999    11.419    btn_cleaner_inst/clk
    SLICE_X40Y59         FDCE                                         r  btn_cleaner_inst/licznik_reg[23]/C
                         clock pessimism              0.336    11.755    
                         clock uncertainty           -0.035    11.720    
    SLICE_X40Y59         FDCE (Setup_fdce_C_D)        0.062    11.782    btn_cleaner_inst/licznik_reg[23]
  -------------------------------------------------------------------
                         required time                         11.782    
                         arrival time                          -9.171    
  -------------------------------------------------------------------
                         slack                                  2.611    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 btn_cleaner_inst/licznik_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            btn_cleaner_inst/licznik_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.355ns (67.226%)  route 0.173ns (32.774%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.762ns
    Source Clock Delay      (SCD):    1.242ns
    Clock Pessimism Removal (CPR):    0.328ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=34, routed)          0.982     1.242    btn_cleaner_inst/clk
    SLICE_X40Y54         FDCE                                         r  btn_cleaner_inst/licznik_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDCE (Prop_fdce_C_Q)         0.141     1.383 r  btn_cleaner_inst/licznik_reg[3]/Q
                         net (fo=4, routed)           0.173     1.556    btn_cleaner_inst/licznik_reg[3]
    SLICE_X40Y54         LUT4 (Prop_lut4_I0_O)        0.045     1.601 r  btn_cleaner_inst/licznik[0]_i_3/O
                         net (fo=1, routed)           0.000     1.601    btn_cleaner_inst/licznik[0]_i_3_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.716 r  btn_cleaner_inst/licznik_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.716    btn_cleaner_inst/licznik_reg[0]_i_1_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.770 r  btn_cleaner_inst/licznik_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.770    btn_cleaner_inst/licznik_reg[4]_i_1__0_n_7
    SLICE_X40Y55         FDCE                                         r  btn_cleaner_inst/licznik_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=34, routed)          1.315     1.762    btn_cleaner_inst/clk
    SLICE_X40Y55         FDCE                                         r  btn_cleaner_inst/licznik_reg[4]/C
                         clock pessimism             -0.328     1.434    
    SLICE_X40Y55         FDCE (Hold_fdce_C_D)         0.105     1.539    btn_cleaner_inst/licznik_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 btn_cleaner_inst/licznik_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            btn_cleaner_inst/licznik_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.366ns (67.895%)  route 0.173ns (32.105%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.762ns
    Source Clock Delay      (SCD):    1.242ns
    Clock Pessimism Removal (CPR):    0.328ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=34, routed)          0.982     1.242    btn_cleaner_inst/clk
    SLICE_X40Y54         FDCE                                         r  btn_cleaner_inst/licznik_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDCE (Prop_fdce_C_Q)         0.141     1.383 r  btn_cleaner_inst/licznik_reg[3]/Q
                         net (fo=4, routed)           0.173     1.556    btn_cleaner_inst/licznik_reg[3]
    SLICE_X40Y54         LUT4 (Prop_lut4_I0_O)        0.045     1.601 r  btn_cleaner_inst/licznik[0]_i_3/O
                         net (fo=1, routed)           0.000     1.601    btn_cleaner_inst/licznik[0]_i_3_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.716 r  btn_cleaner_inst/licznik_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.716    btn_cleaner_inst/licznik_reg[0]_i_1_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.781 r  btn_cleaner_inst/licznik_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.781    btn_cleaner_inst/licznik_reg[4]_i_1__0_n_5
    SLICE_X40Y55         FDCE                                         r  btn_cleaner_inst/licznik_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=34, routed)          1.315     1.762    btn_cleaner_inst/clk
    SLICE_X40Y55         FDCE                                         r  btn_cleaner_inst/licznik_reg[6]/C
                         clock pessimism             -0.328     1.434    
    SLICE_X40Y55         FDCE (Hold_fdce_C_D)         0.105     1.539    btn_cleaner_inst/licznik_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 btn_cleaner_inst/licznik_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            btn_cleaner_inst/licznik_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.391ns (69.318%)  route 0.173ns (30.682%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.762ns
    Source Clock Delay      (SCD):    1.242ns
    Clock Pessimism Removal (CPR):    0.328ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=34, routed)          0.982     1.242    btn_cleaner_inst/clk
    SLICE_X40Y54         FDCE                                         r  btn_cleaner_inst/licznik_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDCE (Prop_fdce_C_Q)         0.141     1.383 r  btn_cleaner_inst/licznik_reg[3]/Q
                         net (fo=4, routed)           0.173     1.556    btn_cleaner_inst/licznik_reg[3]
    SLICE_X40Y54         LUT4 (Prop_lut4_I0_O)        0.045     1.601 r  btn_cleaner_inst/licznik[0]_i_3/O
                         net (fo=1, routed)           0.000     1.601    btn_cleaner_inst/licznik[0]_i_3_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.716 r  btn_cleaner_inst/licznik_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.716    btn_cleaner_inst/licznik_reg[0]_i_1_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.806 r  btn_cleaner_inst/licznik_reg[4]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.806    btn_cleaner_inst/licznik_reg[4]_i_1__0_n_6
    SLICE_X40Y55         FDCE                                         r  btn_cleaner_inst/licznik_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=34, routed)          1.315     1.762    btn_cleaner_inst/clk
    SLICE_X40Y55         FDCE                                         r  btn_cleaner_inst/licznik_reg[5]/C
                         clock pessimism             -0.328     1.434    
    SLICE_X40Y55         FDCE (Hold_fdce_C_D)         0.105     1.539    btn_cleaner_inst/licznik_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 btn_cleaner_inst/licznik_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            btn_cleaner_inst/licznik_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.391ns (69.318%)  route 0.173ns (30.682%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.762ns
    Source Clock Delay      (SCD):    1.242ns
    Clock Pessimism Removal (CPR):    0.328ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=34, routed)          0.982     1.242    btn_cleaner_inst/clk
    SLICE_X40Y54         FDCE                                         r  btn_cleaner_inst/licznik_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDCE (Prop_fdce_C_Q)         0.141     1.383 r  btn_cleaner_inst/licznik_reg[3]/Q
                         net (fo=4, routed)           0.173     1.556    btn_cleaner_inst/licznik_reg[3]
    SLICE_X40Y54         LUT4 (Prop_lut4_I0_O)        0.045     1.601 r  btn_cleaner_inst/licznik[0]_i_3/O
                         net (fo=1, routed)           0.000     1.601    btn_cleaner_inst/licznik[0]_i_3_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.716 r  btn_cleaner_inst/licznik_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.716    btn_cleaner_inst/licznik_reg[0]_i_1_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.806 r  btn_cleaner_inst/licznik_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.806    btn_cleaner_inst/licznik_reg[4]_i_1__0_n_4
    SLICE_X40Y55         FDCE                                         r  btn_cleaner_inst/licznik_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=34, routed)          1.315     1.762    btn_cleaner_inst/clk
    SLICE_X40Y55         FDCE                                         r  btn_cleaner_inst/licznik_reg[7]/C
                         clock pessimism             -0.328     1.434    
    SLICE_X40Y55         FDCE (Hold_fdce_C_D)         0.105     1.539    btn_cleaner_inst/licznik_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 btn_cleaner_inst/licznik_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            btn_cleaner_inst/licznik_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.394ns (69.480%)  route 0.173ns (30.520%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.701ns
    Source Clock Delay      (SCD):    1.242ns
    Clock Pessimism Removal (CPR):    0.305ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=34, routed)          0.982     1.242    btn_cleaner_inst/clk
    SLICE_X40Y54         FDCE                                         r  btn_cleaner_inst/licznik_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDCE (Prop_fdce_C_Q)         0.141     1.383 r  btn_cleaner_inst/licznik_reg[3]/Q
                         net (fo=4, routed)           0.173     1.556    btn_cleaner_inst/licznik_reg[3]
    SLICE_X40Y54         LUT4 (Prop_lut4_I0_O)        0.045     1.601 r  btn_cleaner_inst/licznik[0]_i_3/O
                         net (fo=1, routed)           0.000     1.601    btn_cleaner_inst/licznik[0]_i_3_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.716 r  btn_cleaner_inst/licznik_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.716    btn_cleaner_inst/licznik_reg[0]_i_1_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.755 r  btn_cleaner_inst/licznik_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.755    btn_cleaner_inst/licznik_reg[4]_i_1__0_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.809 r  btn_cleaner_inst/licznik_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.809    btn_cleaner_inst/licznik_reg[8]_i_1__0_n_7
    SLICE_X40Y56         FDCE                                         r  btn_cleaner_inst/licznik_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=34, routed)          1.254     1.701    btn_cleaner_inst/clk
    SLICE_X40Y56         FDCE                                         r  btn_cleaner_inst/licznik_reg[8]/C
                         clock pessimism             -0.305     1.396    
    SLICE_X40Y56         FDCE (Hold_fdce_C_D)         0.105     1.501    btn_cleaner_inst/licznik_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 btn_cleaner_inst/licznik_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            btn_cleaner_inst/licznik_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.637ns
    Source Clock Delay      (SCD):    1.291ns
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=34, routed)          1.032     1.291    btn_cleaner_inst/clk
    SLICE_X40Y57         FDCE                                         r  btn_cleaner_inst/licznik_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDCE (Prop_fdce_C_Q)         0.141     1.432 r  btn_cleaner_inst/licznik_reg[15]/Q
                         net (fo=4, routed)           0.173     1.605    btn_cleaner_inst/licznik_reg[15]
    SLICE_X40Y57         LUT4 (Prop_lut4_I0_O)        0.045     1.650 r  btn_cleaner_inst/licznik[12]_i_2/O
                         net (fo=1, routed)           0.000     1.650    btn_cleaner_inst/licznik[12]_i_2_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.713 r  btn_cleaner_inst/licznik_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.713    btn_cleaner_inst/licznik_reg[12]_i_1__0_n_4
    SLICE_X40Y57         FDCE                                         r  btn_cleaner_inst/licznik_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=34, routed)          1.190     1.637    btn_cleaner_inst/clk
    SLICE_X40Y57         FDCE                                         r  btn_cleaner_inst/licznik_reg[15]/C
                         clock pessimism             -0.346     1.291    
    SLICE_X40Y57         FDCE (Hold_fdce_C_D)         0.105     1.396    btn_cleaner_inst/licznik_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.396    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 btn_cleaner_inst/licznik_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            btn_cleaner_inst/licznik_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.582ns
    Source Clock Delay      (SCD):    1.242ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=34, routed)          0.982     1.242    btn_cleaner_inst/clk
    SLICE_X40Y54         FDCE                                         r  btn_cleaner_inst/licznik_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDCE (Prop_fdce_C_Q)         0.141     1.383 r  btn_cleaner_inst/licznik_reg[3]/Q
                         net (fo=4, routed)           0.173     1.556    btn_cleaner_inst/licznik_reg[3]
    SLICE_X40Y54         LUT4 (Prop_lut4_I0_O)        0.045     1.601 r  btn_cleaner_inst/licznik[0]_i_3/O
                         net (fo=1, routed)           0.000     1.601    btn_cleaner_inst/licznik[0]_i_3_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.664 r  btn_cleaner_inst/licznik_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.664    btn_cleaner_inst/licznik_reg[0]_i_1_n_4
    SLICE_X40Y54         FDCE                                         r  btn_cleaner_inst/licznik_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=34, routed)          1.135     1.582    btn_cleaner_inst/clk
    SLICE_X40Y54         FDCE                                         r  btn_cleaner_inst/licznik_reg[3]/C
                         clock pessimism             -0.341     1.242    
    SLICE_X40Y54         FDCE (Hold_fdce_C_D)         0.105     1.347    btn_cleaner_inst/licznik_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 btn_cleaner_inst/licznik_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            btn_cleaner_inst/licznik_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.987%)  route 0.173ns (41.013%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.631ns
    Source Clock Delay      (SCD):    1.285ns
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=34, routed)          1.026     1.285    btn_cleaner_inst/clk
    SLICE_X40Y58         FDCE                                         r  btn_cleaner_inst/licznik_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDCE (Prop_fdce_C_Q)         0.141     1.426 r  btn_cleaner_inst/licznik_reg[19]/Q
                         net (fo=4, routed)           0.173     1.599    btn_cleaner_inst/licznik_reg[19]
    SLICE_X40Y58         LUT4 (Prop_lut4_I0_O)        0.045     1.644 r  btn_cleaner_inst/licznik[16]_i_2/O
                         net (fo=1, routed)           0.000     1.644    btn_cleaner_inst/licznik[16]_i_2_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.707 r  btn_cleaner_inst/licznik_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.707    btn_cleaner_inst/licznik_reg[16]_i_1__0_n_4
    SLICE_X40Y58         FDCE                                         r  btn_cleaner_inst/licznik_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=34, routed)          1.184     1.631    btn_cleaner_inst/clk
    SLICE_X40Y58         FDCE                                         r  btn_cleaner_inst/licznik_reg[19]/C
                         clock pessimism             -0.346     1.285    
    SLICE_X40Y58         FDCE (Hold_fdce_C_D)         0.105     1.390    btn_cleaner_inst/licznik_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 btn_cleaner_inst/licznik_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            btn_cleaner_inst/licznik_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.987%)  route 0.173ns (41.013%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.557ns
    Source Clock Delay      (SCD):    1.221ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=34, routed)          0.962     1.221    btn_cleaner_inst/clk
    SLICE_X40Y59         FDCE                                         r  btn_cleaner_inst/licznik_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDCE (Prop_fdce_C_Q)         0.141     1.362 r  btn_cleaner_inst/licznik_reg[23]/Q
                         net (fo=3, routed)           0.173     1.535    btn_cleaner_inst/licznik_reg[23]
    SLICE_X40Y59         LUT4 (Prop_lut4_I0_O)        0.045     1.580 r  btn_cleaner_inst/licznik[20]_i_2/O
                         net (fo=1, routed)           0.000     1.580    btn_cleaner_inst/licznik[20]_i_2_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.643 r  btn_cleaner_inst/licznik_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.643    btn_cleaner_inst/licznik_reg[20]_i_1__0_n_4
    SLICE_X40Y59         FDCE                                         r  btn_cleaner_inst/licznik_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=34, routed)          1.110     1.557    btn_cleaner_inst/clk
    SLICE_X40Y59         FDCE                                         r  btn_cleaner_inst/licznik_reg[23]/C
                         clock pessimism             -0.336     1.221    
    SLICE_X40Y59         FDCE (Hold_fdce_C_D)         0.105     1.326    btn_cleaner_inst/licznik_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.326    
                         arrival time                           1.643    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 btn_cleaner_inst/licznik_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            btn_cleaner_inst/licznik_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.987%)  route 0.173ns (41.013%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.305ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.310ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=34, routed)          0.736     0.995    btn_cleaner_inst/clk
    SLICE_X40Y61         FDCE                                         r  btn_cleaner_inst/licznik_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDCE (Prop_fdce_C_Q)         0.141     1.136 r  btn_cleaner_inst/licznik_reg[31]/Q
                         net (fo=4, routed)           0.173     1.309    btn_cleaner_inst/licznik_reg[31]
    SLICE_X40Y61         LUT4 (Prop_lut4_I0_O)        0.045     1.354 r  btn_cleaner_inst/licznik[28]_i_2/O
                         net (fo=1, routed)           0.000     1.354    btn_cleaner_inst/licznik[28]_i_2_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.417 r  btn_cleaner_inst/licznik_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.417    btn_cleaner_inst/licznik_reg[28]_i_1__0_n_4
    SLICE_X40Y61         FDCE                                         r  btn_cleaner_inst/licznik_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=34, routed)          0.858     1.305    btn_cleaner_inst/clk
    SLICE_X40Y61         FDCE                                         r  btn_cleaner_inst/licznik_reg[31]/C
                         clock pessimism             -0.310     0.995    
    SLICE_X40Y61         FDCE (Hold_fdce_C_D)         0.105     1.100    btn_cleaner_inst/licznik_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                  0.317    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X39Y55  btn_cleaner_inst/btn_i_reg_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X40Y54  btn_cleaner_inst/licznik_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X40Y56  btn_cleaner_inst/licznik_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X40Y56  btn_cleaner_inst/licznik_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X40Y57  btn_cleaner_inst/licznik_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X40Y57  btn_cleaner_inst/licznik_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X40Y57  btn_cleaner_inst/licznik_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X40Y57  btn_cleaner_inst/licznik_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X40Y58  btn_cleaner_inst/licznik_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X40Y58  btn_cleaner_inst/licznik_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y56  btn_cleaner_inst/licznik_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y56  btn_cleaner_inst/licznik_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y57  btn_cleaner_inst/licznik_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y57  btn_cleaner_inst/licznik_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y57  btn_cleaner_inst/licznik_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y57  btn_cleaner_inst/licznik_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y57  btn_cleaner_inst/licznik_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y57  btn_cleaner_inst/licznik_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y57  btn_cleaner_inst/licznik_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y57  btn_cleaner_inst/licznik_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y54  btn_cleaner_inst/licznik_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y54  btn_cleaner_inst/licznik_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y60  btn_cleaner_inst/licznik_reg[24]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y60  btn_cleaner_inst/licznik_reg[25]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y60  btn_cleaner_inst/licznik_reg[26]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y60  btn_cleaner_inst/licznik_reg[27]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y54  btn_cleaner_inst/licznik_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y54  btn_cleaner_inst/licznik_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y55  btn_cleaner_inst/btn_i_reg_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y55  btn_cleaner_inst/btn_i_reg_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_125_to_25_inst/inst/clk_in1
  To Clock:  pll_125_to_25_inst/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_125_to_25_inst/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll_125_to_25_inst/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  pll_125_to_25_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  pll_125_to_25_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  pll_125_to_25_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  pll_125_to_25_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  pll_125_to_25_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  pll_125_to_25_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pll_125_to_25
  To Clock:  clk_out1_pll_125_to_25

Setup :            0  Failing Endpoints,  Worst Slack       34.530ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.340ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.530ns  (required time - arrival time)
  Source:                 licznik_inst/horizontal_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_125_to_25  {rise@0.000ns fall@19.840ns period=39.680ns})
  Destination:            licznik_inst/vertical_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_125_to_25  {rise@0.000ns fall@19.840ns period=39.680ns})
  Path Group:             clk_out1_pll_125_to_25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.680ns  (clk_out1_pll_125_to_25 rise@39.680ns - clk_out1_pll_125_to_25 rise@0.000ns)
  Data Path Delay:        4.666ns  (logic 0.966ns (20.701%)  route 3.700ns (79.299%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.210ns = ( 36.470 - 39.680 ) 
    Source Clock Delay      (SCD):    -3.701ns
    Clock Pessimism Removal (CPR):    -0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_125_to_25 rise edge)
                                                      0.000     0.000 r  
    L16                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=34, routed)          1.306     1.306    pll_125_to_25_inst/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -7.213 r  pll_125_to_25_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -5.459    pll_125_to_25_inst/inst/clk_out1_pll_125_to_25
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -5.358 r  pll_125_to_25_inst/inst/clkout1_buf/O
                         net (fo=108, routed)         1.657    -3.701    licznik_inst/clk_out1
    SLICE_X35Y61         FDRE                                         r  licznik_inst/horizontal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.419    -3.282 r  licznik_inst/horizontal_reg[2]/Q
                         net (fo=6, routed)           1.565    -1.717    licznik_inst/horizontal_reg__1[2]
    SLICE_X35Y61         LUT5 (Prop_lut5_I4_O)        0.299    -1.418 r  licznik_inst/horizontal[9]_i_3/O
                         net (fo=1, routed)           0.789    -0.630    licznik_inst/horizontal[9]_i_3_n_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I3_O)        0.124    -0.506 r  licznik_inst/horizontal[9]_i_1/O
                         net (fo=21, routed)          0.757     0.251    licznik_inst/horizontal[9]_i_1_n_0
    SLICE_X36Y58         LUT6 (Prop_lut6_I0_O)        0.124     0.375 r  licznik_inst/vertical[9]_i_1/O
                         net (fo=10, routed)          0.590     0.965    licznik_inst/vertical
    SLICE_X36Y58         FDRE                                         r  licznik_inst/vertical_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_125_to_25 rise edge)
                                                     39.680    39.680 r  
    L16                  IBUF                         0.000    39.680 r  clk_IBUF_inst/O
                         net (fo=34, routed)          1.181    40.861    pll_125_to_25_inst/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    33.224 r  pll_125_to_25_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    34.818    pll_125_to_25_inst/inst/clk_out1_pll_125_to_25
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.909 r  pll_125_to_25_inst/inst/clkout1_buf/O
                         net (fo=108, routed)         1.561    36.470    licznik_inst/clk_out1
    SLICE_X36Y58         FDRE                                         r  licznik_inst/vertical_reg[7]/C
                         clock pessimism             -0.473    35.997    
                         clock uncertainty           -0.072    35.925    
    SLICE_X36Y58         FDRE (Setup_fdre_C_R)       -0.429    35.496    licznik_inst/vertical_reg[7]
  -------------------------------------------------------------------
                         required time                         35.496    
                         arrival time                          -0.965    
  -------------------------------------------------------------------
                         slack                                 34.530    

Slack (MET) :             34.530ns  (required time - arrival time)
  Source:                 licznik_inst/horizontal_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_125_to_25  {rise@0.000ns fall@19.840ns period=39.680ns})
  Destination:            licznik_inst/vertical_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_125_to_25  {rise@0.000ns fall@19.840ns period=39.680ns})
  Path Group:             clk_out1_pll_125_to_25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.680ns  (clk_out1_pll_125_to_25 rise@39.680ns - clk_out1_pll_125_to_25 rise@0.000ns)
  Data Path Delay:        4.666ns  (logic 0.966ns (20.701%)  route 3.700ns (79.299%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.210ns = ( 36.470 - 39.680 ) 
    Source Clock Delay      (SCD):    -3.701ns
    Clock Pessimism Removal (CPR):    -0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_125_to_25 rise edge)
                                                      0.000     0.000 r  
    L16                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=34, routed)          1.306     1.306    pll_125_to_25_inst/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -7.213 r  pll_125_to_25_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -5.459    pll_125_to_25_inst/inst/clk_out1_pll_125_to_25
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -5.358 r  pll_125_to_25_inst/inst/clkout1_buf/O
                         net (fo=108, routed)         1.657    -3.701    licznik_inst/clk_out1
    SLICE_X35Y61         FDRE                                         r  licznik_inst/horizontal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.419    -3.282 r  licznik_inst/horizontal_reg[2]/Q
                         net (fo=6, routed)           1.565    -1.717    licznik_inst/horizontal_reg__1[2]
    SLICE_X35Y61         LUT5 (Prop_lut5_I4_O)        0.299    -1.418 r  licznik_inst/horizontal[9]_i_3/O
                         net (fo=1, routed)           0.789    -0.630    licznik_inst/horizontal[9]_i_3_n_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I3_O)        0.124    -0.506 r  licznik_inst/horizontal[9]_i_1/O
                         net (fo=21, routed)          0.757     0.251    licznik_inst/horizontal[9]_i_1_n_0
    SLICE_X36Y58         LUT6 (Prop_lut6_I0_O)        0.124     0.375 r  licznik_inst/vertical[9]_i_1/O
                         net (fo=10, routed)          0.590     0.965    licznik_inst/vertical
    SLICE_X36Y58         FDRE                                         r  licznik_inst/vertical_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_125_to_25 rise edge)
                                                     39.680    39.680 r  
    L16                  IBUF                         0.000    39.680 r  clk_IBUF_inst/O
                         net (fo=34, routed)          1.181    40.861    pll_125_to_25_inst/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    33.224 r  pll_125_to_25_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    34.818    pll_125_to_25_inst/inst/clk_out1_pll_125_to_25
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.909 r  pll_125_to_25_inst/inst/clkout1_buf/O
                         net (fo=108, routed)         1.561    36.470    licznik_inst/clk_out1
    SLICE_X36Y58         FDRE                                         r  licznik_inst/vertical_reg[8]/C
                         clock pessimism             -0.473    35.997    
                         clock uncertainty           -0.072    35.925    
    SLICE_X36Y58         FDRE (Setup_fdre_C_R)       -0.429    35.496    licznik_inst/vertical_reg[8]
  -------------------------------------------------------------------
                         required time                         35.496    
                         arrival time                          -0.965    
  -------------------------------------------------------------------
                         slack                                 34.530    

Slack (MET) :             34.530ns  (required time - arrival time)
  Source:                 licznik_inst/horizontal_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_125_to_25  {rise@0.000ns fall@19.840ns period=39.680ns})
  Destination:            licznik_inst/vertical_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_125_to_25  {rise@0.000ns fall@19.840ns period=39.680ns})
  Path Group:             clk_out1_pll_125_to_25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.680ns  (clk_out1_pll_125_to_25 rise@39.680ns - clk_out1_pll_125_to_25 rise@0.000ns)
  Data Path Delay:        4.666ns  (logic 0.966ns (20.701%)  route 3.700ns (79.299%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.210ns = ( 36.470 - 39.680 ) 
    Source Clock Delay      (SCD):    -3.701ns
    Clock Pessimism Removal (CPR):    -0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_125_to_25 rise edge)
                                                      0.000     0.000 r  
    L16                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=34, routed)          1.306     1.306    pll_125_to_25_inst/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -7.213 r  pll_125_to_25_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -5.459    pll_125_to_25_inst/inst/clk_out1_pll_125_to_25
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -5.358 r  pll_125_to_25_inst/inst/clkout1_buf/O
                         net (fo=108, routed)         1.657    -3.701    licznik_inst/clk_out1
    SLICE_X35Y61         FDRE                                         r  licznik_inst/horizontal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.419    -3.282 r  licznik_inst/horizontal_reg[2]/Q
                         net (fo=6, routed)           1.565    -1.717    licznik_inst/horizontal_reg__1[2]
    SLICE_X35Y61         LUT5 (Prop_lut5_I4_O)        0.299    -1.418 r  licznik_inst/horizontal[9]_i_3/O
                         net (fo=1, routed)           0.789    -0.630    licznik_inst/horizontal[9]_i_3_n_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I3_O)        0.124    -0.506 r  licznik_inst/horizontal[9]_i_1/O
                         net (fo=21, routed)          0.757     0.251    licznik_inst/horizontal[9]_i_1_n_0
    SLICE_X36Y58         LUT6 (Prop_lut6_I0_O)        0.124     0.375 r  licznik_inst/vertical[9]_i_1/O
                         net (fo=10, routed)          0.590     0.965    licznik_inst/vertical
    SLICE_X36Y58         FDRE                                         r  licznik_inst/vertical_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_125_to_25 rise edge)
                                                     39.680    39.680 r  
    L16                  IBUF                         0.000    39.680 r  clk_IBUF_inst/O
                         net (fo=34, routed)          1.181    40.861    pll_125_to_25_inst/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    33.224 r  pll_125_to_25_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    34.818    pll_125_to_25_inst/inst/clk_out1_pll_125_to_25
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.909 r  pll_125_to_25_inst/inst/clkout1_buf/O
                         net (fo=108, routed)         1.561    36.470    licznik_inst/clk_out1
    SLICE_X36Y58         FDRE                                         r  licznik_inst/vertical_reg[9]/C
                         clock pessimism             -0.473    35.997    
                         clock uncertainty           -0.072    35.925    
    SLICE_X36Y58         FDRE (Setup_fdre_C_R)       -0.429    35.496    licznik_inst/vertical_reg[9]
  -------------------------------------------------------------------
                         required time                         35.496    
                         arrival time                          -0.965    
  -------------------------------------------------------------------
                         slack                                 34.530    

Slack (MET) :             34.535ns  (required time - arrival time)
  Source:                 licznik_inst/horizontal_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_125_to_25  {rise@0.000ns fall@19.840ns period=39.680ns})
  Destination:            licznik_inst/vertical_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_125_to_25  {rise@0.000ns fall@19.840ns period=39.680ns})
  Path Group:             clk_out1_pll_125_to_25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.680ns  (clk_out1_pll_125_to_25 rise@39.680ns - clk_out1_pll_125_to_25 rise@0.000ns)
  Data Path Delay:        4.662ns  (logic 0.966ns (20.721%)  route 3.696ns (79.279%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.210ns = ( 36.470 - 39.680 ) 
    Source Clock Delay      (SCD):    -3.701ns
    Clock Pessimism Removal (CPR):    -0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_125_to_25 rise edge)
                                                      0.000     0.000 r  
    L16                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=34, routed)          1.306     1.306    pll_125_to_25_inst/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -7.213 r  pll_125_to_25_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -5.459    pll_125_to_25_inst/inst/clk_out1_pll_125_to_25
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -5.358 r  pll_125_to_25_inst/inst/clkout1_buf/O
                         net (fo=108, routed)         1.657    -3.701    licznik_inst/clk_out1
    SLICE_X35Y61         FDRE                                         r  licznik_inst/horizontal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.419    -3.282 r  licznik_inst/horizontal_reg[2]/Q
                         net (fo=6, routed)           1.565    -1.717    licznik_inst/horizontal_reg__1[2]
    SLICE_X35Y61         LUT5 (Prop_lut5_I4_O)        0.299    -1.418 r  licznik_inst/horizontal[9]_i_3/O
                         net (fo=1, routed)           0.789    -0.630    licznik_inst/horizontal[9]_i_3_n_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I3_O)        0.124    -0.506 r  licznik_inst/horizontal[9]_i_1/O
                         net (fo=21, routed)          0.757     0.251    licznik_inst/horizontal[9]_i_1_n_0
    SLICE_X36Y58         LUT6 (Prop_lut6_I0_O)        0.124     0.375 r  licznik_inst/vertical[9]_i_1/O
                         net (fo=10, routed)          0.586     0.961    licznik_inst/vertical
    SLICE_X37Y58         FDRE                                         r  licznik_inst/vertical_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_125_to_25 rise edge)
                                                     39.680    39.680 r  
    L16                  IBUF                         0.000    39.680 r  clk_IBUF_inst/O
                         net (fo=34, routed)          1.181    40.861    pll_125_to_25_inst/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    33.224 r  pll_125_to_25_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    34.818    pll_125_to_25_inst/inst/clk_out1_pll_125_to_25
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.909 r  pll_125_to_25_inst/inst/clkout1_buf/O
                         net (fo=108, routed)         1.561    36.470    licznik_inst/clk_out1
    SLICE_X37Y58         FDRE                                         r  licznik_inst/vertical_reg[6]/C
                         clock pessimism             -0.473    35.997    
                         clock uncertainty           -0.072    35.925    
    SLICE_X37Y58         FDRE (Setup_fdre_C_R)       -0.429    35.496    licznik_inst/vertical_reg[6]
  -------------------------------------------------------------------
                         required time                         35.496    
                         arrival time                          -0.961    
  -------------------------------------------------------------------
                         slack                                 34.535    

Slack (MET) :             34.540ns  (required time - arrival time)
  Source:                 licznik_inst/horizontal_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_125_to_25  {rise@0.000ns fall@19.840ns period=39.680ns})
  Destination:            licznik_inst/vertical_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_125_to_25  {rise@0.000ns fall@19.840ns period=39.680ns})
  Path Group:             clk_out1_pll_125_to_25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.680ns  (clk_out1_pll_125_to_25 rise@39.680ns - clk_out1_pll_125_to_25 rise@0.000ns)
  Data Path Delay:        4.657ns  (logic 0.966ns (20.744%)  route 3.691ns (79.256%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.210ns = ( 36.470 - 39.680 ) 
    Source Clock Delay      (SCD):    -3.701ns
    Clock Pessimism Removal (CPR):    -0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_125_to_25 rise edge)
                                                      0.000     0.000 r  
    L16                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=34, routed)          1.306     1.306    pll_125_to_25_inst/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -7.213 r  pll_125_to_25_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -5.459    pll_125_to_25_inst/inst/clk_out1_pll_125_to_25
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -5.358 r  pll_125_to_25_inst/inst/clkout1_buf/O
                         net (fo=108, routed)         1.657    -3.701    licznik_inst/clk_out1
    SLICE_X35Y61         FDRE                                         r  licznik_inst/horizontal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.419    -3.282 r  licznik_inst/horizontal_reg[2]/Q
                         net (fo=6, routed)           1.565    -1.717    licznik_inst/horizontal_reg__1[2]
    SLICE_X35Y61         LUT5 (Prop_lut5_I4_O)        0.299    -1.418 r  licznik_inst/horizontal[9]_i_3/O
                         net (fo=1, routed)           0.789    -0.630    licznik_inst/horizontal[9]_i_3_n_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I3_O)        0.124    -0.506 r  licznik_inst/horizontal[9]_i_1/O
                         net (fo=21, routed)          0.757     0.251    licznik_inst/horizontal[9]_i_1_n_0
    SLICE_X36Y58         LUT6 (Prop_lut6_I0_O)        0.124     0.375 r  licznik_inst/vertical[9]_i_1/O
                         net (fo=10, routed)          0.581     0.956    licznik_inst/vertical
    SLICE_X36Y57         FDRE                                         r  licznik_inst/vertical_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_125_to_25 rise edge)
                                                     39.680    39.680 r  
    L16                  IBUF                         0.000    39.680 r  clk_IBUF_inst/O
                         net (fo=34, routed)          1.181    40.861    pll_125_to_25_inst/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    33.224 r  pll_125_to_25_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    34.818    pll_125_to_25_inst/inst/clk_out1_pll_125_to_25
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.909 r  pll_125_to_25_inst/inst/clkout1_buf/O
                         net (fo=108, routed)         1.561    36.470    licznik_inst/clk_out1
    SLICE_X36Y57         FDRE                                         r  licznik_inst/vertical_reg[0]/C
                         clock pessimism             -0.473    35.997    
                         clock uncertainty           -0.072    35.925    
    SLICE_X36Y57         FDRE (Setup_fdre_C_R)       -0.429    35.496    licznik_inst/vertical_reg[0]
  -------------------------------------------------------------------
                         required time                         35.496    
                         arrival time                          -0.956    
  -------------------------------------------------------------------
                         slack                                 34.540    

Slack (MET) :             34.540ns  (required time - arrival time)
  Source:                 licznik_inst/horizontal_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_125_to_25  {rise@0.000ns fall@19.840ns period=39.680ns})
  Destination:            licznik_inst/vertical_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_125_to_25  {rise@0.000ns fall@19.840ns period=39.680ns})
  Path Group:             clk_out1_pll_125_to_25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.680ns  (clk_out1_pll_125_to_25 rise@39.680ns - clk_out1_pll_125_to_25 rise@0.000ns)
  Data Path Delay:        4.657ns  (logic 0.966ns (20.744%)  route 3.691ns (79.256%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.210ns = ( 36.470 - 39.680 ) 
    Source Clock Delay      (SCD):    -3.701ns
    Clock Pessimism Removal (CPR):    -0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_125_to_25 rise edge)
                                                      0.000     0.000 r  
    L16                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=34, routed)          1.306     1.306    pll_125_to_25_inst/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -7.213 r  pll_125_to_25_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -5.459    pll_125_to_25_inst/inst/clk_out1_pll_125_to_25
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -5.358 r  pll_125_to_25_inst/inst/clkout1_buf/O
                         net (fo=108, routed)         1.657    -3.701    licznik_inst/clk_out1
    SLICE_X35Y61         FDRE                                         r  licznik_inst/horizontal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.419    -3.282 r  licznik_inst/horizontal_reg[2]/Q
                         net (fo=6, routed)           1.565    -1.717    licznik_inst/horizontal_reg__1[2]
    SLICE_X35Y61         LUT5 (Prop_lut5_I4_O)        0.299    -1.418 r  licznik_inst/horizontal[9]_i_3/O
                         net (fo=1, routed)           0.789    -0.630    licznik_inst/horizontal[9]_i_3_n_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I3_O)        0.124    -0.506 r  licznik_inst/horizontal[9]_i_1/O
                         net (fo=21, routed)          0.757     0.251    licznik_inst/horizontal[9]_i_1_n_0
    SLICE_X36Y58         LUT6 (Prop_lut6_I0_O)        0.124     0.375 r  licznik_inst/vertical[9]_i_1/O
                         net (fo=10, routed)          0.581     0.956    licznik_inst/vertical
    SLICE_X36Y57         FDRE                                         r  licznik_inst/vertical_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_125_to_25 rise edge)
                                                     39.680    39.680 r  
    L16                  IBUF                         0.000    39.680 r  clk_IBUF_inst/O
                         net (fo=34, routed)          1.181    40.861    pll_125_to_25_inst/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    33.224 r  pll_125_to_25_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    34.818    pll_125_to_25_inst/inst/clk_out1_pll_125_to_25
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.909 r  pll_125_to_25_inst/inst/clkout1_buf/O
                         net (fo=108, routed)         1.561    36.470    licznik_inst/clk_out1
    SLICE_X36Y57         FDRE                                         r  licznik_inst/vertical_reg[1]/C
                         clock pessimism             -0.473    35.997    
                         clock uncertainty           -0.072    35.925    
    SLICE_X36Y57         FDRE (Setup_fdre_C_R)       -0.429    35.496    licznik_inst/vertical_reg[1]
  -------------------------------------------------------------------
                         required time                         35.496    
                         arrival time                          -0.956    
  -------------------------------------------------------------------
                         slack                                 34.540    

Slack (MET) :             34.540ns  (required time - arrival time)
  Source:                 licznik_inst/horizontal_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_125_to_25  {rise@0.000ns fall@19.840ns period=39.680ns})
  Destination:            licznik_inst/vertical_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_125_to_25  {rise@0.000ns fall@19.840ns period=39.680ns})
  Path Group:             clk_out1_pll_125_to_25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.680ns  (clk_out1_pll_125_to_25 rise@39.680ns - clk_out1_pll_125_to_25 rise@0.000ns)
  Data Path Delay:        4.657ns  (logic 0.966ns (20.744%)  route 3.691ns (79.256%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.210ns = ( 36.470 - 39.680 ) 
    Source Clock Delay      (SCD):    -3.701ns
    Clock Pessimism Removal (CPR):    -0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_125_to_25 rise edge)
                                                      0.000     0.000 r  
    L16                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=34, routed)          1.306     1.306    pll_125_to_25_inst/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -7.213 r  pll_125_to_25_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -5.459    pll_125_to_25_inst/inst/clk_out1_pll_125_to_25
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -5.358 r  pll_125_to_25_inst/inst/clkout1_buf/O
                         net (fo=108, routed)         1.657    -3.701    licznik_inst/clk_out1
    SLICE_X35Y61         FDRE                                         r  licznik_inst/horizontal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.419    -3.282 r  licznik_inst/horizontal_reg[2]/Q
                         net (fo=6, routed)           1.565    -1.717    licznik_inst/horizontal_reg__1[2]
    SLICE_X35Y61         LUT5 (Prop_lut5_I4_O)        0.299    -1.418 r  licznik_inst/horizontal[9]_i_3/O
                         net (fo=1, routed)           0.789    -0.630    licznik_inst/horizontal[9]_i_3_n_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I3_O)        0.124    -0.506 r  licznik_inst/horizontal[9]_i_1/O
                         net (fo=21, routed)          0.757     0.251    licznik_inst/horizontal[9]_i_1_n_0
    SLICE_X36Y58         LUT6 (Prop_lut6_I0_O)        0.124     0.375 r  licznik_inst/vertical[9]_i_1/O
                         net (fo=10, routed)          0.581     0.956    licznik_inst/vertical
    SLICE_X36Y57         FDRE                                         r  licznik_inst/vertical_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_125_to_25 rise edge)
                                                     39.680    39.680 r  
    L16                  IBUF                         0.000    39.680 r  clk_IBUF_inst/O
                         net (fo=34, routed)          1.181    40.861    pll_125_to_25_inst/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    33.224 r  pll_125_to_25_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    34.818    pll_125_to_25_inst/inst/clk_out1_pll_125_to_25
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.909 r  pll_125_to_25_inst/inst/clkout1_buf/O
                         net (fo=108, routed)         1.561    36.470    licznik_inst/clk_out1
    SLICE_X36Y57         FDRE                                         r  licznik_inst/vertical_reg[2]/C
                         clock pessimism             -0.473    35.997    
                         clock uncertainty           -0.072    35.925    
    SLICE_X36Y57         FDRE (Setup_fdre_C_R)       -0.429    35.496    licznik_inst/vertical_reg[2]
  -------------------------------------------------------------------
                         required time                         35.496    
                         arrival time                          -0.956    
  -------------------------------------------------------------------
                         slack                                 34.540    

Slack (MET) :             34.540ns  (required time - arrival time)
  Source:                 licznik_inst/horizontal_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_125_to_25  {rise@0.000ns fall@19.840ns period=39.680ns})
  Destination:            licznik_inst/vertical_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_125_to_25  {rise@0.000ns fall@19.840ns period=39.680ns})
  Path Group:             clk_out1_pll_125_to_25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.680ns  (clk_out1_pll_125_to_25 rise@39.680ns - clk_out1_pll_125_to_25 rise@0.000ns)
  Data Path Delay:        4.657ns  (logic 0.966ns (20.744%)  route 3.691ns (79.256%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.210ns = ( 36.470 - 39.680 ) 
    Source Clock Delay      (SCD):    -3.701ns
    Clock Pessimism Removal (CPR):    -0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_125_to_25 rise edge)
                                                      0.000     0.000 r  
    L16                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=34, routed)          1.306     1.306    pll_125_to_25_inst/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -7.213 r  pll_125_to_25_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -5.459    pll_125_to_25_inst/inst/clk_out1_pll_125_to_25
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -5.358 r  pll_125_to_25_inst/inst/clkout1_buf/O
                         net (fo=108, routed)         1.657    -3.701    licznik_inst/clk_out1
    SLICE_X35Y61         FDRE                                         r  licznik_inst/horizontal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.419    -3.282 r  licznik_inst/horizontal_reg[2]/Q
                         net (fo=6, routed)           1.565    -1.717    licznik_inst/horizontal_reg__1[2]
    SLICE_X35Y61         LUT5 (Prop_lut5_I4_O)        0.299    -1.418 r  licznik_inst/horizontal[9]_i_3/O
                         net (fo=1, routed)           0.789    -0.630    licznik_inst/horizontal[9]_i_3_n_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I3_O)        0.124    -0.506 r  licznik_inst/horizontal[9]_i_1/O
                         net (fo=21, routed)          0.757     0.251    licznik_inst/horizontal[9]_i_1_n_0
    SLICE_X36Y58         LUT6 (Prop_lut6_I0_O)        0.124     0.375 r  licznik_inst/vertical[9]_i_1/O
                         net (fo=10, routed)          0.581     0.956    licznik_inst/vertical
    SLICE_X36Y57         FDRE                                         r  licznik_inst/vertical_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_125_to_25 rise edge)
                                                     39.680    39.680 r  
    L16                  IBUF                         0.000    39.680 r  clk_IBUF_inst/O
                         net (fo=34, routed)          1.181    40.861    pll_125_to_25_inst/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    33.224 r  pll_125_to_25_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    34.818    pll_125_to_25_inst/inst/clk_out1_pll_125_to_25
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.909 r  pll_125_to_25_inst/inst/clkout1_buf/O
                         net (fo=108, routed)         1.561    36.470    licznik_inst/clk_out1
    SLICE_X36Y57         FDRE                                         r  licznik_inst/vertical_reg[3]/C
                         clock pessimism             -0.473    35.997    
                         clock uncertainty           -0.072    35.925    
    SLICE_X36Y57         FDRE (Setup_fdre_C_R)       -0.429    35.496    licznik_inst/vertical_reg[3]
  -------------------------------------------------------------------
                         required time                         35.496    
                         arrival time                          -0.956    
  -------------------------------------------------------------------
                         slack                                 34.540    

Slack (MET) :             34.540ns  (required time - arrival time)
  Source:                 licznik_inst/horizontal_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_125_to_25  {rise@0.000ns fall@19.840ns period=39.680ns})
  Destination:            licznik_inst/vertical_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_125_to_25  {rise@0.000ns fall@19.840ns period=39.680ns})
  Path Group:             clk_out1_pll_125_to_25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.680ns  (clk_out1_pll_125_to_25 rise@39.680ns - clk_out1_pll_125_to_25 rise@0.000ns)
  Data Path Delay:        4.657ns  (logic 0.966ns (20.744%)  route 3.691ns (79.256%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.210ns = ( 36.470 - 39.680 ) 
    Source Clock Delay      (SCD):    -3.701ns
    Clock Pessimism Removal (CPR):    -0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_125_to_25 rise edge)
                                                      0.000     0.000 r  
    L16                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=34, routed)          1.306     1.306    pll_125_to_25_inst/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -7.213 r  pll_125_to_25_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -5.459    pll_125_to_25_inst/inst/clk_out1_pll_125_to_25
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -5.358 r  pll_125_to_25_inst/inst/clkout1_buf/O
                         net (fo=108, routed)         1.657    -3.701    licznik_inst/clk_out1
    SLICE_X35Y61         FDRE                                         r  licznik_inst/horizontal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.419    -3.282 r  licznik_inst/horizontal_reg[2]/Q
                         net (fo=6, routed)           1.565    -1.717    licznik_inst/horizontal_reg__1[2]
    SLICE_X35Y61         LUT5 (Prop_lut5_I4_O)        0.299    -1.418 r  licznik_inst/horizontal[9]_i_3/O
                         net (fo=1, routed)           0.789    -0.630    licznik_inst/horizontal[9]_i_3_n_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I3_O)        0.124    -0.506 r  licznik_inst/horizontal[9]_i_1/O
                         net (fo=21, routed)          0.757     0.251    licznik_inst/horizontal[9]_i_1_n_0
    SLICE_X36Y58         LUT6 (Prop_lut6_I0_O)        0.124     0.375 r  licznik_inst/vertical[9]_i_1/O
                         net (fo=10, routed)          0.581     0.956    licznik_inst/vertical
    SLICE_X36Y57         FDRE                                         r  licznik_inst/vertical_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_125_to_25 rise edge)
                                                     39.680    39.680 r  
    L16                  IBUF                         0.000    39.680 r  clk_IBUF_inst/O
                         net (fo=34, routed)          1.181    40.861    pll_125_to_25_inst/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    33.224 r  pll_125_to_25_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    34.818    pll_125_to_25_inst/inst/clk_out1_pll_125_to_25
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.909 r  pll_125_to_25_inst/inst/clkout1_buf/O
                         net (fo=108, routed)         1.561    36.470    licznik_inst/clk_out1
    SLICE_X36Y57         FDRE                                         r  licznik_inst/vertical_reg[4]/C
                         clock pessimism             -0.473    35.997    
                         clock uncertainty           -0.072    35.925    
    SLICE_X36Y57         FDRE (Setup_fdre_C_R)       -0.429    35.496    licznik_inst/vertical_reg[4]
  -------------------------------------------------------------------
                         required time                         35.496    
                         arrival time                          -0.956    
  -------------------------------------------------------------------
                         slack                                 34.540    

Slack (MET) :             34.540ns  (required time - arrival time)
  Source:                 licznik_inst/horizontal_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_125_to_25  {rise@0.000ns fall@19.840ns period=39.680ns})
  Destination:            licznik_inst/vertical_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_125_to_25  {rise@0.000ns fall@19.840ns period=39.680ns})
  Path Group:             clk_out1_pll_125_to_25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.680ns  (clk_out1_pll_125_to_25 rise@39.680ns - clk_out1_pll_125_to_25 rise@0.000ns)
  Data Path Delay:        4.657ns  (logic 0.966ns (20.744%)  route 3.691ns (79.256%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.210ns = ( 36.470 - 39.680 ) 
    Source Clock Delay      (SCD):    -3.701ns
    Clock Pessimism Removal (CPR):    -0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_125_to_25 rise edge)
                                                      0.000     0.000 r  
    L16                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=34, routed)          1.306     1.306    pll_125_to_25_inst/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -7.213 r  pll_125_to_25_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -5.459    pll_125_to_25_inst/inst/clk_out1_pll_125_to_25
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -5.358 r  pll_125_to_25_inst/inst/clkout1_buf/O
                         net (fo=108, routed)         1.657    -3.701    licznik_inst/clk_out1
    SLICE_X35Y61         FDRE                                         r  licznik_inst/horizontal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.419    -3.282 r  licznik_inst/horizontal_reg[2]/Q
                         net (fo=6, routed)           1.565    -1.717    licznik_inst/horizontal_reg__1[2]
    SLICE_X35Y61         LUT5 (Prop_lut5_I4_O)        0.299    -1.418 r  licznik_inst/horizontal[9]_i_3/O
                         net (fo=1, routed)           0.789    -0.630    licznik_inst/horizontal[9]_i_3_n_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I3_O)        0.124    -0.506 r  licznik_inst/horizontal[9]_i_1/O
                         net (fo=21, routed)          0.757     0.251    licznik_inst/horizontal[9]_i_1_n_0
    SLICE_X36Y58         LUT6 (Prop_lut6_I0_O)        0.124     0.375 r  licznik_inst/vertical[9]_i_1/O
                         net (fo=10, routed)          0.581     0.956    licznik_inst/vertical
    SLICE_X36Y57         FDRE                                         r  licznik_inst/vertical_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_125_to_25 rise edge)
                                                     39.680    39.680 r  
    L16                  IBUF                         0.000    39.680 r  clk_IBUF_inst/O
                         net (fo=34, routed)          1.181    40.861    pll_125_to_25_inst/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    33.224 r  pll_125_to_25_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    34.818    pll_125_to_25_inst/inst/clk_out1_pll_125_to_25
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.909 r  pll_125_to_25_inst/inst/clkout1_buf/O
                         net (fo=108, routed)         1.561    36.470    licznik_inst/clk_out1
    SLICE_X36Y57         FDRE                                         r  licznik_inst/vertical_reg[5]/C
                         clock pessimism             -0.473    35.997    
                         clock uncertainty           -0.072    35.925    
    SLICE_X36Y57         FDRE (Setup_fdre_C_R)       -0.429    35.496    licznik_inst/vertical_reg[5]
  -------------------------------------------------------------------
                         required time                         35.496    
                         arrival time                          -0.956    
  -------------------------------------------------------------------
                         slack                                 34.540    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 keyboard_inst/shift1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_125_to_25  {rise@0.000ns fall@19.840ns period=39.680ns})
  Destination:            keyboard_inst/xkey_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_125_to_25  {rise@0.000ns fall@19.840ns period=39.680ns})
  Path Group:             clk_out1_pll_125_to_25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_125_to_25 rise@0.000ns - clk_out1_pll_125_to_25 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.993%)  route 0.125ns (47.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.633ns
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_125_to_25 rise edge)
                                                      0.000     0.000 r  
    L16                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=34, routed)          0.440     0.440    pll_125_to_25_inst/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.790 r  pll_125_to_25_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.293    pll_125_to_25_inst/inst/clk_out1_pll_125_to_25
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.267 r  pll_125_to_25_inst/inst/clkout1_buf/O
                         net (fo=108, routed)         0.584    -0.684    keyboard_inst/clk_out1
    SLICE_X39Y61         FDCE                                         r  keyboard_inst/shift1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDCE (Prop_fdce_C_Q)         0.141    -0.543 r  keyboard_inst/shift1_reg[7]/Q
                         net (fo=2, routed)           0.125    -0.418    keyboard_inst/shift1[7]
    SLICE_X41Y60         FDCE                                         r  keyboard_inst/xkey_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_125_to_25 rise edge)
                                                      0.000     0.000 r  
    L16                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=34, routed)          0.481     0.481    pll_125_to_25_inst/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -2.062 r  pll_125_to_25_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.518    pll_125_to_25_inst/inst/clk_out1_pll_125_to_25
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.489 r  pll_125_to_25_inst/inst/clkout1_buf/O
                         net (fo=108, routed)         0.856    -0.633    keyboard_inst/clk_out1
    SLICE_X41Y60         FDCE                                         r  keyboard_inst/xkey_reg[6]/C
                         clock pessimism             -0.013    -0.646    
    SLICE_X41Y60         FDCE (Hold_fdce_C_D)         0.076    -0.570    keyboard_inst/xkey_reg[6]
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                          -0.418    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 keyboard_inst/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_125_to_25  {rise@0.000ns fall@19.840ns period=39.680ns})
  Destination:            keyboard_inst/r_Bit_Index_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_125_to_25  {rise@0.000ns fall@19.840ns period=39.680ns})
  Path Group:             clk_out1_pll_125_to_25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_125_to_25 rise@0.000ns - clk_out1_pll_125_to_25 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.270%)  route 0.103ns (35.730%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.635ns
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_125_to_25 rise edge)
                                                      0.000     0.000 r  
    L16                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=34, routed)          0.440     0.440    pll_125_to_25_inst/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.790 r  pll_125_to_25_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.293    pll_125_to_25_inst/inst/clk_out1_pll_125_to_25
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.267 r  pll_125_to_25_inst/inst/clkout1_buf/O
                         net (fo=108, routed)         0.584    -0.684    keyboard_inst/clk_out1
    SLICE_X39Y60         FDCE                                         r  keyboard_inst/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDCE (Prop_fdce_C_Q)         0.141    -0.543 r  keyboard_inst/state_reg[1]/Q
                         net (fo=13, routed)          0.103    -0.439    keyboard_inst/state_reg_n_0_[1]
    SLICE_X38Y60         LUT6 (Prop_lut6_I4_O)        0.045    -0.394 r  keyboard_inst/r_Bit_Index[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.394    keyboard_inst/r_Bit_Index[1]_i_1_n_0
    SLICE_X38Y60         FDCE                                         r  keyboard_inst/r_Bit_Index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_125_to_25 rise edge)
                                                      0.000     0.000 r  
    L16                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=34, routed)          0.481     0.481    pll_125_to_25_inst/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -2.062 r  pll_125_to_25_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.518    pll_125_to_25_inst/inst/clk_out1_pll_125_to_25
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.489 r  pll_125_to_25_inst/inst/clkout1_buf/O
                         net (fo=108, routed)         0.854    -0.635    keyboard_inst/clk_out1
    SLICE_X38Y60         FDCE                                         r  keyboard_inst/r_Bit_Index_reg[1]/C
                         clock pessimism             -0.036    -0.671    
    SLICE_X38Y60         FDCE (Hold_fdce_C_D)         0.120    -0.551    keyboard_inst/r_Bit_Index_reg[1]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 keyboard_inst/shift1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_125_to_25  {rise@0.000ns fall@19.840ns period=39.680ns})
  Destination:            keyboard_inst/xkey_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_125_to_25  {rise@0.000ns fall@19.840ns period=39.680ns})
  Path Group:             clk_out1_pll_125_to_25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_125_to_25 rise@0.000ns - clk_out1_pll_125_to_25 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.711%)  route 0.122ns (46.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.633ns
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_125_to_25 rise edge)
                                                      0.000     0.000 r  
    L16                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=34, routed)          0.440     0.440    pll_125_to_25_inst/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.790 r  pll_125_to_25_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.293    pll_125_to_25_inst/inst/clk_out1_pll_125_to_25
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.267 r  pll_125_to_25_inst/inst/clkout1_buf/O
                         net (fo=108, routed)         0.584    -0.684    keyboard_inst/clk_out1
    SLICE_X37Y60         FDCE                                         r  keyboard_inst/shift1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDCE (Prop_fdce_C_Q)         0.141    -0.543 r  keyboard_inst/shift1_reg[2]/Q
                         net (fo=2, routed)           0.122    -0.421    keyboard_inst/shift1[2]
    SLICE_X41Y60         FDCE                                         r  keyboard_inst/xkey_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_125_to_25 rise edge)
                                                      0.000     0.000 r  
    L16                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=34, routed)          0.481     0.481    pll_125_to_25_inst/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -2.062 r  pll_125_to_25_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.518    pll_125_to_25_inst/inst/clk_out1_pll_125_to_25
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.489 r  pll_125_to_25_inst/inst/clkout1_buf/O
                         net (fo=108, routed)         0.856    -0.633    keyboard_inst/clk_out1
    SLICE_X41Y60         FDCE                                         r  keyboard_inst/xkey_reg[1]/C
                         clock pessimism             -0.013    -0.646    
    SLICE_X41Y60         FDCE (Hold_fdce_C_D)         0.047    -0.599    keyboard_inst/xkey_reg[1]
  -------------------------------------------------------------------
                         required time                          0.599    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 keyboard_inst/shift1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_125_to_25  {rise@0.000ns fall@19.840ns period=39.680ns})
  Destination:            keyboard_inst/xkey_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_125_to_25  {rise@0.000ns fall@19.840ns period=39.680ns})
  Path Group:             clk_out1_pll_125_to_25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_125_to_25 rise@0.000ns - clk_out1_pll_125_to_25 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.209%)  route 0.178ns (55.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.633ns
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_125_to_25 rise edge)
                                                      0.000     0.000 r  
    L16                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=34, routed)          0.440     0.440    pll_125_to_25_inst/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.790 r  pll_125_to_25_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.293    pll_125_to_25_inst/inst/clk_out1_pll_125_to_25
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.267 r  pll_125_to_25_inst/inst/clkout1_buf/O
                         net (fo=108, routed)         0.584    -0.684    keyboard_inst/clk_out1
    SLICE_X39Y61         FDCE                                         r  keyboard_inst/shift1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDCE (Prop_fdce_C_Q)         0.141    -0.543 r  keyboard_inst/shift1_reg[5]/Q
                         net (fo=2, routed)           0.178    -0.365    keyboard_inst/shift1[5]
    SLICE_X41Y60         FDCE                                         r  keyboard_inst/xkey_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_125_to_25 rise edge)
                                                      0.000     0.000 r  
    L16                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=34, routed)          0.481     0.481    pll_125_to_25_inst/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -2.062 r  pll_125_to_25_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.518    pll_125_to_25_inst/inst/clk_out1_pll_125_to_25
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.489 r  pll_125_to_25_inst/inst/clkout1_buf/O
                         net (fo=108, routed)         0.856    -0.633    keyboard_inst/clk_out1
    SLICE_X41Y60         FDCE                                         r  keyboard_inst/xkey_reg[4]/C
                         clock pessimism             -0.013    -0.646    
    SLICE_X41Y60         FDCE (Hold_fdce_C_D)         0.075    -0.571    keyboard_inst/xkey_reg[4]
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 keyboard_inst/PS2Df_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_125_to_25  {rise@0.000ns fall@19.840ns period=39.680ns})
  Destination:            keyboard_inst/shift1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_125_to_25  {rise@0.000ns fall@19.840ns period=39.680ns})
  Path Group:             clk_out1_pll_125_to_25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_125_to_25 rise@0.000ns - clk_out1_pll_125_to_25 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.695%)  route 0.160ns (46.305%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.635ns
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_125_to_25 rise edge)
                                                      0.000     0.000 r  
    L16                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=34, routed)          0.440     0.440    pll_125_to_25_inst/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.790 r  pll_125_to_25_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.293    pll_125_to_25_inst/inst/clk_out1_pll_125_to_25
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.267 r  pll_125_to_25_inst/inst/clkout1_buf/O
                         net (fo=108, routed)         0.584    -0.684    keyboard_inst/clk_out1
    SLICE_X37Y60         FDPE                                         r  keyboard_inst/PS2Df_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDPE (Prop_fdpe_C_Q)         0.141    -0.543 r  keyboard_inst/PS2Df_reg/Q
                         net (fo=10, routed)          0.160    -0.382    keyboard_inst/PS2Df
    SLICE_X38Y60         LUT6 (Prop_lut6_I0_O)        0.045    -0.337 r  keyboard_inst/shift1[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.337    keyboard_inst/shift1[4]_i_1_n_0
    SLICE_X38Y60         FDCE                                         r  keyboard_inst/shift1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_125_to_25 rise edge)
                                                      0.000     0.000 r  
    L16                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=34, routed)          0.481     0.481    pll_125_to_25_inst/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -2.062 r  pll_125_to_25_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.518    pll_125_to_25_inst/inst/clk_out1_pll_125_to_25
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.489 r  pll_125_to_25_inst/inst/clkout1_buf/O
                         net (fo=108, routed)         0.854    -0.635    keyboard_inst/clk_out1
    SLICE_X38Y60         FDCE                                         r  keyboard_inst/shift1_reg[4]/C
                         clock pessimism             -0.033    -0.668    
    SLICE_X38Y60         FDCE (Hold_fdce_C_D)         0.121    -0.547    keyboard_inst/shift1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 keyboard_inst/shift1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_125_to_25  {rise@0.000ns fall@19.840ns period=39.680ns})
  Destination:            keyboard_inst/shift1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_125_to_25  {rise@0.000ns fall@19.840ns period=39.680ns})
  Path Group:             clk_out1_pll_125_to_25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_125_to_25 rise@0.000ns - clk_out1_pll_125_to_25 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.324%)  route 0.117ns (38.676%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.635ns
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.049ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_125_to_25 rise edge)
                                                      0.000     0.000 r  
    L16                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=34, routed)          0.440     0.440    pll_125_to_25_inst/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.790 r  pll_125_to_25_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.293    pll_125_to_25_inst/inst/clk_out1_pll_125_to_25
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.267 r  pll_125_to_25_inst/inst/clkout1_buf/O
                         net (fo=108, routed)         0.584    -0.684    keyboard_inst/clk_out1
    SLICE_X39Y61         FDCE                                         r  keyboard_inst/shift1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDCE (Prop_fdce_C_Q)         0.141    -0.543 r  keyboard_inst/shift1_reg[3]/Q
                         net (fo=2, routed)           0.117    -0.425    keyboard_inst/shift1[3]
    SLICE_X39Y61         LUT5 (Prop_lut5_I4_O)        0.045    -0.380 r  keyboard_inst/shift1[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.380    keyboard_inst/shift1[3]_i_1_n_0
    SLICE_X39Y61         FDCE                                         r  keyboard_inst/shift1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_125_to_25 rise edge)
                                                      0.000     0.000 r  
    L16                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=34, routed)          0.481     0.481    pll_125_to_25_inst/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -2.062 r  pll_125_to_25_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.518    pll_125_to_25_inst/inst/clk_out1_pll_125_to_25
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.489 r  pll_125_to_25_inst/inst/clkout1_buf/O
                         net (fo=108, routed)         0.854    -0.635    keyboard_inst/clk_out1
    SLICE_X39Y61         FDCE                                         r  keyboard_inst/shift1_reg[3]/C
                         clock pessimism             -0.049    -0.684    
    SLICE_X39Y61         FDCE (Hold_fdce_C_D)         0.091    -0.593    keyboard_inst/shift1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.593    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 licznik_inst/vertical_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_125_to_25  {rise@0.000ns fall@19.840ns period=39.680ns})
  Destination:            licznik_inst/vertical_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_125_to_25  {rise@0.000ns fall@19.840ns period=39.680ns})
  Path Group:             clk_out1_pll_125_to_25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_125_to_25 rise@0.000ns - clk_out1_pll_125_to_25 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.490%)  route 0.132ns (41.510%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.634ns
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_125_to_25 rise edge)
                                                      0.000     0.000 r  
    L16                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=34, routed)          0.440     0.440    pll_125_to_25_inst/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.790 r  pll_125_to_25_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.293    pll_125_to_25_inst/inst/clk_out1_pll_125_to_25
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.267 r  pll_125_to_25_inst/inst/clkout1_buf/O
                         net (fo=108, routed)         0.585    -0.683    licznik_inst/clk_out1
    SLICE_X37Y58         FDRE                                         r  licznik_inst/vertical_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.542 r  licznik_inst/vertical_reg[6]/Q
                         net (fo=7, routed)           0.132    -0.410    licznik_inst/vertical_reg__1[6]
    SLICE_X36Y58         LUT6 (Prop_lut6_I3_O)        0.045    -0.365 r  licznik_inst/vertical[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.365    licznik_inst/plusOp__0[9]
    SLICE_X36Y58         FDRE                                         r  licznik_inst/vertical_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_125_to_25 rise edge)
                                                      0.000     0.000 r  
    L16                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=34, routed)          0.481     0.481    pll_125_to_25_inst/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -2.062 r  pll_125_to_25_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.518    pll_125_to_25_inst/inst/clk_out1_pll_125_to_25
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.489 r  pll_125_to_25_inst/inst/clkout1_buf/O
                         net (fo=108, routed)         0.855    -0.634    licznik_inst/clk_out1
    SLICE_X36Y58         FDRE                                         r  licznik_inst/vertical_reg[9]/C
                         clock pessimism             -0.036    -0.670    
    SLICE_X36Y58         FDRE (Hold_fdre_C_D)         0.092    -0.578    licznik_inst/vertical_reg[9]
  -------------------------------------------------------------------
                         required time                          0.578    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 licznik_inst/horizontal_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_125_to_25  {rise@0.000ns fall@19.840ns period=39.680ns})
  Destination:            licznik_inst/horizontal_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_125_to_25  {rise@0.000ns fall@19.840ns period=39.680ns})
  Path Group:             clk_out1_pll_125_to_25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_125_to_25 rise@0.000ns - clk_out1_pll_125_to_25 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.652%)  route 0.131ns (41.348%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.635ns
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_125_to_25 rise edge)
                                                      0.000     0.000 r  
    L16                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=34, routed)          0.440     0.440    pll_125_to_25_inst/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.790 r  pll_125_to_25_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.293    pll_125_to_25_inst/inst/clk_out1_pll_125_to_25
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.267 r  pll_125_to_25_inst/inst/clkout1_buf/O
                         net (fo=108, routed)         0.584    -0.684    licznik_inst/clk_out1
    SLICE_X36Y61         FDRE                                         r  licznik_inst/horizontal_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.543 r  licznik_inst/horizontal_reg[8]/Q
                         net (fo=5, routed)           0.131    -0.412    licznik_inst/horizontal_reg__0[8]
    SLICE_X37Y61         LUT3 (Prop_lut3_I2_O)        0.045    -0.367 r  licznik_inst/horizontal[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.367    licznik_inst/plusOp[9]
    SLICE_X37Y61         FDRE                                         r  licznik_inst/horizontal_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_125_to_25 rise edge)
                                                      0.000     0.000 r  
    L16                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=34, routed)          0.481     0.481    pll_125_to_25_inst/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -2.062 r  pll_125_to_25_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.518    pll_125_to_25_inst/inst/clk_out1_pll_125_to_25
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.489 r  pll_125_to_25_inst/inst/clkout1_buf/O
                         net (fo=108, routed)         0.854    -0.635    licznik_inst/clk_out1
    SLICE_X37Y61         FDRE                                         r  licznik_inst/horizontal_reg[9]/C
                         clock pessimism             -0.036    -0.671    
    SLICE_X37Y61         FDRE (Hold_fdre_C_D)         0.091    -0.580    licznik_inst/horizontal_reg[9]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 licznik_inst/vertical_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_125_to_25  {rise@0.000ns fall@19.840ns period=39.680ns})
  Destination:            licznik_inst/row_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_125_to_25  {rise@0.000ns fall@19.840ns period=39.680ns})
  Path Group:             clk_out1_pll_125_to_25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_125_to_25 rise@0.000ns - clk_out1_pll_125_to_25 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.843%)  route 0.160ns (53.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.634ns
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_125_to_25 rise edge)
                                                      0.000     0.000 r  
    L16                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=34, routed)          0.440     0.440    pll_125_to_25_inst/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.790 r  pll_125_to_25_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.293    pll_125_to_25_inst/inst/clk_out1_pll_125_to_25
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.267 r  pll_125_to_25_inst/inst/clkout1_buf/O
                         net (fo=108, routed)         0.585    -0.683    licznik_inst/clk_out1
    SLICE_X37Y58         FDRE                                         r  licznik_inst/vertical_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.542 r  licznik_inst/vertical_reg[6]/Q
                         net (fo=7, routed)           0.160    -0.382    licznik_inst/vertical_reg__1[6]
    SLICE_X36Y59         FDRE                                         r  licznik_inst/row_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_125_to_25 rise edge)
                                                      0.000     0.000 r  
    L16                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=34, routed)          0.481     0.481    pll_125_to_25_inst/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -2.062 r  pll_125_to_25_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.518    pll_125_to_25_inst/inst/clk_out1_pll_125_to_25
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.489 r  pll_125_to_25_inst/inst/clkout1_buf/O
                         net (fo=108, routed)         0.855    -0.634    licznik_inst/clk_out1
    SLICE_X36Y59         FDRE                                         r  licznik_inst/row_reg[6]/C
                         clock pessimism             -0.033    -0.667    
    SLICE_X36Y59         FDRE (Hold_fdre_C_D)         0.070    -0.597    licznik_inst/row_reg[6]
  -------------------------------------------------------------------
                         required time                          0.597    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 keyboard_inst/shift1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_125_to_25  {rise@0.000ns fall@19.840ns period=39.680ns})
  Destination:            keyboard_inst/xkey_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_125_to_25  {rise@0.000ns fall@19.840ns period=39.680ns})
  Path Group:             clk_out1_pll_125_to_25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_125_to_25 rise@0.000ns - clk_out1_pll_125_to_25 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.907%)  route 0.188ns (57.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.633ns
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_125_to_25 rise edge)
                                                      0.000     0.000 r  
    L16                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=34, routed)          0.440     0.440    pll_125_to_25_inst/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.790 r  pll_125_to_25_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.293    pll_125_to_25_inst/inst/clk_out1_pll_125_to_25
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.267 r  pll_125_to_25_inst/inst/clkout1_buf/O
                         net (fo=108, routed)         0.584    -0.684    keyboard_inst/clk_out1
    SLICE_X37Y60         FDCE                                         r  keyboard_inst/shift1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDCE (Prop_fdce_C_Q)         0.141    -0.543 r  keyboard_inst/shift1_reg[6]/Q
                         net (fo=2, routed)           0.188    -0.355    keyboard_inst/shift1[6]
    SLICE_X41Y60         FDCE                                         r  keyboard_inst/xkey_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_125_to_25 rise edge)
                                                      0.000     0.000 r  
    L16                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=34, routed)          0.481     0.481    pll_125_to_25_inst/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -2.062 r  pll_125_to_25_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.518    pll_125_to_25_inst/inst/clk_out1_pll_125_to_25
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.489 r  pll_125_to_25_inst/inst/clkout1_buf/O
                         net (fo=108, routed)         0.856    -0.633    keyboard_inst/clk_out1
    SLICE_X41Y60         FDCE                                         r  keyboard_inst/xkey_reg[5]/C
                         clock pessimism             -0.013    -0.646    
    SLICE_X41Y60         FDCE (Hold_fdce_C_D)         0.071    -0.575    keyboard_inst/xkey_reg[5]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.220    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_pll_125_to_25
Waveform(ns):       { 0.000 19.840 }
Period(ns):         39.680
Sources:            { pll_125_to_25_inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         39.680      37.525     BUFGCTRL_X0Y16  pll_125_to_25_inst/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         39.680      38.431     PLLE2_ADV_X0Y1  pll_125_to_25_inst/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C             n/a            1.000         39.680      38.680     SLICE_X34Y61    keyboard_inst/PS2Cf_reg/C
Min Period        n/a     FDPE/C             n/a            1.000         39.680      38.680     SLICE_X38Y59    keyboard_inst/PS2Cf_reg_reg/C
Min Period        n/a     FDPE/C             n/a            1.000         39.680      38.680     SLICE_X37Y60    keyboard_inst/PS2Df_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         39.680      38.680     SLICE_X37Y60    keyboard_inst/ps2d_filter_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         39.680      38.680     SLICE_X37Y60    keyboard_inst/ps2d_filter_reg[3]/C
Min Period        n/a     FDCE/C             n/a            1.000         39.680      38.680     SLICE_X34Y60    keyboard_inst/ps2d_filter_reg[4]/C
Min Period        n/a     FDCE/C             n/a            1.000         39.680      38.680     SLICE_X34Y60    keyboard_inst/ps2d_filter_reg[5]/C
Min Period        n/a     FDCE/C             n/a            1.000         39.680      38.680     SLICE_X34Y60    keyboard_inst/ps2d_filter_reg[6]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       39.680      120.320    PLLE2_ADV_X0Y1  pll_125_to_25_inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDPE/C             n/a            0.500         19.840      19.340     SLICE_X37Y60    keyboard_inst/PS2Df_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         19.840      19.340     SLICE_X37Y60    keyboard_inst/ps2d_filter_reg[2]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         19.840      19.340     SLICE_X37Y60    keyboard_inst/ps2d_filter_reg[3]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         19.840      19.340     SLICE_X38Y60    keyboard_inst/r_Bit_Index_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         19.840      19.340     SLICE_X39Y61    keyboard_inst/shift1_reg[3]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         19.840      19.340     SLICE_X38Y60    keyboard_inst/shift1_reg[4]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         19.840      19.340     SLICE_X39Y61    keyboard_inst/shift1_reg[5]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         19.840      19.340     SLICE_X37Y60    keyboard_inst/shift1_reg[6]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         19.840      19.340     SLICE_X39Y61    keyboard_inst/shift1_reg[7]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         19.840      19.340     SLICE_X39Y60    keyboard_inst/state_reg[0]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         19.840      19.340     SLICE_X38Y59    keyboard_inst/PS2Cf_reg_reg/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         19.840      19.340     SLICE_X37Y60    keyboard_inst/PS2Df_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         19.840      19.340     SLICE_X37Y60    keyboard_inst/ps2d_filter_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         19.840      19.340     SLICE_X37Y60    keyboard_inst/ps2d_filter_reg[3]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         19.840      19.340     SLICE_X37Y57    keyboard_inst/ps2d_filter_reg[7]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         19.840      19.340     SLICE_X38Y59    keyboard_inst/r_Bit_Index_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         19.840      19.340     SLICE_X38Y60    keyboard_inst/r_Bit_Index_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         19.840      19.340     SLICE_X38Y59    keyboard_inst/r_Bit_Index_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         19.840      19.340     SLICE_X39Y61    keyboard_inst/shift1_reg[3]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         19.840      19.340     SLICE_X38Y60    keyboard_inst/shift1_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pll_125_to_25
  To Clock:  clkfbout_pll_125_to_25

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       13.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pll_125_to_25
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { pll_125_to_25_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         16.000      13.845     BUFGCTRL_X0Y17  pll_125_to_25_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         16.000      14.751     PLLE2_ADV_X0Y1  pll_125_to_25_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         16.000      14.751     PLLE2_ADV_X0Y1  pll_125_to_25_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        16.000      36.633     PLLE2_ADV_X0Y1  pll_125_to_25_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       16.000      144.000    PLLE2_ADV_X0Y1  pll_125_to_25_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk_out1_pll_125_to_25

Setup :            3  Failing Endpoints,  Worst Slack       -8.180ns,  Total Violation      -24.353ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.982ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.180ns  (required time - arrival time)
  Source:                 btn_cleaner_inst/btn_i_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            temporary_counter_1/btn_state_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_125_to_25  {rise@0.000ns fall@19.840ns period=39.680ns})
  Path Group:             clk_out1_pll_125_to_25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.320ns  (clk_out1_pll_125_to_25 rise@952.320ns - clk rise@952.000ns)
  Data Path Delay:        0.812ns  (logic 0.456ns (56.151%)  route 0.356ns (43.849%))
  Logic Levels:           0  
  Clock Path Skew:        -7.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.209ns = ( 949.111 - 952.320 ) 
    Source Clock Delay      (SCD):    4.248ns = ( 956.248 - 952.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.119ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)      952.000   952.000 r  
    L16                                               0.000   952.000 r  clk (IN)
                         net (fo=0)                   0.000   952.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491   953.491 r  clk_IBUF_inst/O
                         net (fo=34, routed)          2.756   956.248    btn_cleaner_inst/clk
    SLICE_X39Y55         FDRE                                         r  btn_cleaner_inst/btn_i_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.456   956.704 r  btn_cleaner_inst/btn_i_reg_reg/Q
                         net (fo=37, routed)          0.356   957.060    temporary_counter_1/btn_filtered
    SLICE_X37Y54         FDCE                                         r  temporary_counter_1/btn_state_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_125_to_25 rise edge)
                                                    952.320   952.320 r  
    L16                  IBUF                         0.000   952.320 r  clk_IBUF_inst/O
                         net (fo=34, routed)          1.181   953.501    pll_125_to_25_inst/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637   945.864 r  pll_125_to_25_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594   947.458    pll_125_to_25_inst/inst/clk_out1_pll_125_to_25
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   947.549 r  pll_125_to_25_inst/inst/clkout1_buf/O
                         net (fo=108, routed)         1.562   949.111    temporary_counter_1/clk_out1
    SLICE_X37Y54         FDCE                                         r  temporary_counter_1/btn_state_reg_reg/C
                         clock pessimism              0.000   949.111    
                         clock uncertainty           -0.191   948.919    
    SLICE_X37Y54         FDCE (Setup_fdce_C_D)       -0.040   948.880    temporary_counter_1/btn_state_reg_reg
  -------------------------------------------------------------------
                         required time                        948.879    
                         arrival time                        -957.060    
  -------------------------------------------------------------------
                         slack                                 -8.180    

Slack (VIOLATED) :        -8.093ns  (required time - arrival time)
  Source:                 btn_cleaner_inst/btn_i_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            temporary_counter_1/counter_state_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_125_to_25  {rise@0.000ns fall@19.840ns period=39.680ns})
  Path Group:             clk_out1_pll_125_to_25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.320ns  (clk_out1_pll_125_to_25 rise@952.320ns - clk rise@952.000ns)
  Data Path Delay:        0.882ns  (logic 0.573ns (64.941%)  route 0.309ns (35.059%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -7.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.209ns = ( 949.111 - 952.320 ) 
    Source Clock Delay      (SCD):    4.248ns = ( 956.248 - 952.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.119ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)      952.000   952.000 r  
    L16                                               0.000   952.000 r  clk (IN)
                         net (fo=0)                   0.000   952.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491   953.491 r  clk_IBUF_inst/O
                         net (fo=34, routed)          2.756   956.248    btn_cleaner_inst/clk
    SLICE_X39Y55         FDRE                                         r  btn_cleaner_inst/btn_i_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.456   956.704 r  btn_cleaner_inst/btn_i_reg_reg/Q
                         net (fo=37, routed)          0.309   957.013    temporary_counter_1/btn_filtered
    SLICE_X38Y55         LUT4 (Prop_lut4_I3_O)        0.117   957.130 r  temporary_counter_1/counter_state[1]_i_1/O
                         net (fo=1, routed)           0.000   957.130    temporary_counter_1/counter_state[1]_i_1_n_0
    SLICE_X38Y55         FDPE                                         r  temporary_counter_1/counter_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_125_to_25 rise edge)
                                                    952.320   952.320 r  
    L16                  IBUF                         0.000   952.320 r  clk_IBUF_inst/O
                         net (fo=34, routed)          1.181   953.501    pll_125_to_25_inst/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637   945.864 r  pll_125_to_25_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594   947.458    pll_125_to_25_inst/inst/clk_out1_pll_125_to_25
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   947.549 r  pll_125_to_25_inst/inst/clkout1_buf/O
                         net (fo=108, routed)         1.562   949.111    temporary_counter_1/clk_out1
    SLICE_X38Y55         FDPE                                         r  temporary_counter_1/counter_state_reg[1]/C
                         clock pessimism              0.000   949.111    
                         clock uncertainty           -0.191   948.919    
    SLICE_X38Y55         FDPE (Setup_fdpe_C_D)        0.118   949.037    temporary_counter_1/counter_state_reg[1]
  -------------------------------------------------------------------
                         required time                        949.037    
                         arrival time                        -957.130    
  -------------------------------------------------------------------
                         slack                                 -8.093    

Slack (VIOLATED) :        -8.081ns  (required time - arrival time)
  Source:                 btn_cleaner_inst/btn_i_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            temporary_counter_1/counter_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_125_to_25  {rise@0.000ns fall@19.840ns period=39.680ns})
  Path Group:             clk_out1_pll_125_to_25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.320ns  (clk_out1_pll_125_to_25 rise@952.320ns - clk rise@952.000ns)
  Data Path Delay:        0.870ns  (logic 0.572ns (65.721%)  route 0.298ns (34.279%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -7.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.209ns = ( 949.111 - 952.320 ) 
    Source Clock Delay      (SCD):    4.248ns = ( 956.248 - 952.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.119ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)      952.000   952.000 r  
    L16                                               0.000   952.000 r  clk (IN)
                         net (fo=0)                   0.000   952.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491   953.491 r  clk_IBUF_inst/O
                         net (fo=34, routed)          2.756   956.248    btn_cleaner_inst/clk
    SLICE_X39Y55         FDRE                                         r  btn_cleaner_inst/btn_i_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.456   956.704 r  btn_cleaner_inst/btn_i_reg_reg/Q
                         net (fo=37, routed)          0.298   957.002    temporary_counter_1/btn_filtered
    SLICE_X38Y55         LUT4 (Prop_lut4_I3_O)        0.116   957.118 r  temporary_counter_1/counter_state[0]_i_1/O
                         net (fo=1, routed)           0.000   957.118    temporary_counter_1/counter_state[0]_i_1_n_0
    SLICE_X38Y55         FDCE                                         r  temporary_counter_1/counter_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_125_to_25 rise edge)
                                                    952.320   952.320 r  
    L16                  IBUF                         0.000   952.320 r  clk_IBUF_inst/O
                         net (fo=34, routed)          1.181   953.501    pll_125_to_25_inst/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637   945.864 r  pll_125_to_25_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594   947.458    pll_125_to_25_inst/inst/clk_out1_pll_125_to_25
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   947.549 r  pll_125_to_25_inst/inst/clkout1_buf/O
                         net (fo=108, routed)         1.562   949.111    temporary_counter_1/clk_out1
    SLICE_X38Y55         FDCE                                         r  temporary_counter_1/counter_state_reg[0]/C
                         clock pessimism              0.000   949.111    
                         clock uncertainty           -0.191   948.919    
    SLICE_X38Y55         FDCE (Setup_fdce_C_D)        0.118   949.037    temporary_counter_1/counter_state_reg[0]
  -------------------------------------------------------------------
                         required time                        949.037    
                         arrival time                        -957.118    
  -------------------------------------------------------------------
                         slack                                 -8.081    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.982ns  (arrival time - required time)
  Source:                 btn_cleaner_inst/btn_i_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            temporary_counter_1/counter_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_125_to_25  {rise@0.000ns fall@19.840ns period=39.680ns})
  Path Group:             clk_out1_pll_125_to_25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_125_to_25 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.138%)  route 0.110ns (36.862%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.633ns
    Source Clock Delay      (SCD):    1.372ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.119ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=34, routed)          1.113     1.372    btn_cleaner_inst/clk
    SLICE_X39Y55         FDRE                                         r  btn_cleaner_inst/btn_i_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.141     1.513 r  btn_cleaner_inst/btn_i_reg_reg/Q
                         net (fo=37, routed)          0.110     1.624    temporary_counter_1/btn_filtered
    SLICE_X38Y55         LUT4 (Prop_lut4_I3_O)        0.048     1.672 r  temporary_counter_1/counter_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.672    temporary_counter_1/counter_state[0]_i_1_n_0
    SLICE_X38Y55         FDCE                                         r  temporary_counter_1/counter_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_125_to_25 rise edge)
                                                      0.000     0.000 r  
    L16                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=34, routed)          0.481     0.481    pll_125_to_25_inst/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -2.062 r  pll_125_to_25_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.518    pll_125_to_25_inst/inst/clk_out1_pll_125_to_25
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.489 r  pll_125_to_25_inst/inst/clkout1_buf/O
                         net (fo=108, routed)         0.856    -0.633    temporary_counter_1/clk_out1
    SLICE_X38Y55         FDCE                                         r  temporary_counter_1/counter_state_reg[0]/C
                         clock pessimism              0.000    -0.633    
                         clock uncertainty            0.191    -0.442    
    SLICE_X38Y55         FDCE (Hold_fdce_C_D)         0.131    -0.311    temporary_counter_1/counter_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                           1.672    
  -------------------------------------------------------------------
                         slack                                  1.982    

Slack (MET) :             1.986ns  (arrival time - required time)
  Source:                 btn_cleaner_inst/btn_i_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            temporary_counter_1/counter_state_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_125_to_25  {rise@0.000ns fall@19.840ns period=39.680ns})
  Path Group:             clk_out1_pll_125_to_25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_125_to_25 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.189ns (62.306%)  route 0.114ns (37.694%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.633ns
    Source Clock Delay      (SCD):    1.372ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.119ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=34, routed)          1.113     1.372    btn_cleaner_inst/clk
    SLICE_X39Y55         FDRE                                         r  btn_cleaner_inst/btn_i_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.141     1.513 r  btn_cleaner_inst/btn_i_reg_reg/Q
                         net (fo=37, routed)          0.114     1.628    temporary_counter_1/btn_filtered
    SLICE_X38Y55         LUT4 (Prop_lut4_I3_O)        0.048     1.676 r  temporary_counter_1/counter_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.676    temporary_counter_1/counter_state[1]_i_1_n_0
    SLICE_X38Y55         FDPE                                         r  temporary_counter_1/counter_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_125_to_25 rise edge)
                                                      0.000     0.000 r  
    L16                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=34, routed)          0.481     0.481    pll_125_to_25_inst/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -2.062 r  pll_125_to_25_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.518    pll_125_to_25_inst/inst/clk_out1_pll_125_to_25
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.489 r  pll_125_to_25_inst/inst/clkout1_buf/O
                         net (fo=108, routed)         0.856    -0.633    temporary_counter_1/clk_out1
    SLICE_X38Y55         FDPE                                         r  temporary_counter_1/counter_state_reg[1]/C
                         clock pessimism              0.000    -0.633    
                         clock uncertainty            0.191    -0.442    
    SLICE_X38Y55         FDPE (Hold_fdpe_C_D)         0.131    -0.311    temporary_counter_1/counter_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  1.986    

Slack (MET) :             2.009ns  (arrival time - required time)
  Source:                 btn_cleaner_inst/btn_i_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            temporary_counter_1/btn_state_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_125_to_25  {rise@0.000ns fall@19.840ns period=39.680ns})
  Path Group:             clk_out1_pll_125_to_25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_125_to_25 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.632%)  route 0.132ns (48.368%))
  Logic Levels:           0  
  Clock Path Skew:        -2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.633ns
    Source Clock Delay      (SCD):    1.372ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.119ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=34, routed)          1.113     1.372    btn_cleaner_inst/clk
    SLICE_X39Y55         FDRE                                         r  btn_cleaner_inst/btn_i_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.141     1.513 r  btn_cleaner_inst/btn_i_reg_reg/Q
                         net (fo=37, routed)          0.132     1.645    temporary_counter_1/btn_filtered
    SLICE_X37Y54         FDCE                                         r  temporary_counter_1/btn_state_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_125_to_25 rise edge)
                                                      0.000     0.000 r  
    L16                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=34, routed)          0.481     0.481    pll_125_to_25_inst/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -2.062 r  pll_125_to_25_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.518    pll_125_to_25_inst/inst/clk_out1_pll_125_to_25
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.489 r  pll_125_to_25_inst/inst/clkout1_buf/O
                         net (fo=108, routed)         0.856    -0.633    temporary_counter_1/clk_out1
    SLICE_X37Y54         FDCE                                         r  temporary_counter_1/btn_state_reg_reg/C
                         clock pessimism              0.000    -0.633    
                         clock uncertainty            0.191    -0.442    
    SLICE_X37Y54         FDCE (Hold_fdce_C_D)         0.078    -0.364    temporary_counter_1/btn_state_reg_reg
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                           1.645    
  -------------------------------------------------------------------
                         slack                                  2.009    





