{
  "design": {
    "design_info": {
      "boundary_crc": "0xE6D4529F45B5B296",
      "device": "xc7a100tfgg484-2",
      "name": "design_2",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2018.3"
    },
    "design_tree": {
      "blk_mem_gen_0": ""
    },
    "ports": {
      "CLK_127K8": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "FREQ_HZ": {
            "value": "127874"
          }
        }
      },
      "add": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "data": {
        "type": "data",
        "direction": "O",
        "left": "7",
        "right": "0"
      }
    },
    "components": {
      "blk_mem_gen_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "design_2_blk_mem_gen_0_0",
        "parameters": {
          "Coe_File": {
            "value": "../../../../../../design_2_blk_mem_gen_0_0.coe"
          },
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Use_ENA_Pin"
          },
          "Load_Init_File": {
            "value": "true"
          },
          "Memory_Type": {
            "value": "Single_Port_ROM"
          },
          "Port_A_Write_Rate": {
            "value": "0"
          },
          "Port_B_Clock": {
            "value": "0"
          },
          "Port_B_Enable_Rate": {
            "value": "0"
          },
          "Register_PortA_Output_of_Memory_Core": {
            "value": "false"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "8"
          },
          "Write_Width_A": {
            "value": "32"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      }
    },
    "nets": {
      "CLK_127K8_1": {
        "ports": [
          "CLK_127K8",
          "blk_mem_gen_0/clka"
        ]
      },
      "add_1": {
        "ports": [
          "add",
          "blk_mem_gen_0/addra"
        ]
      },
      "blk_mem_gen_0_douta": {
        "ports": [
          "blk_mem_gen_0/douta",
          "data"
        ]
      }
    }
  }
}