// Seed: 397403373
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_6;
  wire id_7 = 1, id_8;
  assign #((id_7 == id_8)) id_5 = -1;
  assign module_1.id_1 = 0;
  wire id_9;
endmodule
module module_1 (
    input  logic id_0,
    output logic id_1
);
  assign id_1 = id_0;
  assign id_1 = id_0;
  always begin : LABEL_0
    wait (id_0)
      if (-1'b0 ** -1) begin : LABEL_0
        begin : LABEL_0
          if (id_0) return 1;
          else id_1 <= -1;
          id_1 = id_0;
        end
      end
    id_1 <= 1'd0;
  end
  if (id_0) begin : LABEL_0
    assign id_1 = id_0;
  end
  tri id_3;
  always_comb id_1 = id_0;
  initial id_1 <= 1;
  localparam id_4 = id_3;
  wire id_5, id_6;
  wire id_8, id_9;
  uwire id_10, id_11, id_12;
  wire id_13 = id_5;
  wor  id_14 = id_11;
  module_0 modCall_1 (
      id_11,
      id_4,
      id_8,
      id_4,
      id_11
  );
  tri0 id_15 = -1 && "";
  assign #1 id_11 = (1'b0);
endmodule
