
WEACT_743.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f0fc  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000009b4  0800f3a0  0800f3a0  000103a0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800fd54  0800fd54  00010d54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800fd5c  0800fd5c  00010d5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800fd60  0800fd60  00010d60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000001d8  24000000  0800fd64  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000ce0  240001d8  0800ff3c  000111d8  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  24000eb8  0800ff3c  00011eb8  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  000111d8  2**0
                  CONTENTS, READONLY
 10 .debug_info   0002a928  00000000  00000000  00011206  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000056d2  00000000  00000000  0003bb2e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 000020d8  00000000  00000000  00041200  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  00040915  00000000  00000000  000432d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   0002df4c  00000000  00000000  00083bed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    0018d3d8  00000000  00000000  000b1b39  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000043  00000000  00000000  0023ef11  2**0
                  CONTENTS, READONLY
 17 .debug_rnglists 0000194d  00000000  00000000  0023ef54  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_frame  000097e8  00000000  00000000  002408a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000063  00000000  00000000  0024a08c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240001d8 	.word	0x240001d8
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800f384 	.word	0x0800f384

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240001dc 	.word	0x240001dc
 80002dc:	0800f384 	.word	0x0800f384

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <strlen>:
 8000380:	4603      	mov	r3, r0
 8000382:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000386:	2a00      	cmp	r2, #0
 8000388:	d1fb      	bne.n	8000382 <strlen+0x2>
 800038a:	1a18      	subs	r0, r3, r0
 800038c:	3801      	subs	r0, #1
 800038e:	4770      	bx	lr

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295
 80003a4:	f000 b988 	b.w	80006b8 <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9d08      	ldr	r5, [sp, #32]
 80003c6:	468e      	mov	lr, r1
 80003c8:	4604      	mov	r4, r0
 80003ca:	4688      	mov	r8, r1
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d14a      	bne.n	8000466 <__udivmoddi4+0xa6>
 80003d0:	428a      	cmp	r2, r1
 80003d2:	4617      	mov	r7, r2
 80003d4:	d962      	bls.n	800049c <__udivmoddi4+0xdc>
 80003d6:	fab2 f682 	clz	r6, r2
 80003da:	b14e      	cbz	r6, 80003f0 <__udivmoddi4+0x30>
 80003dc:	f1c6 0320 	rsb	r3, r6, #32
 80003e0:	fa01 f806 	lsl.w	r8, r1, r6
 80003e4:	fa20 f303 	lsr.w	r3, r0, r3
 80003e8:	40b7      	lsls	r7, r6
 80003ea:	ea43 0808 	orr.w	r8, r3, r8
 80003ee:	40b4      	lsls	r4, r6
 80003f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f4:	fa1f fc87 	uxth.w	ip, r7
 80003f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80003fc:	0c23      	lsrs	r3, r4, #16
 80003fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000402:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000406:	fb01 f20c 	mul.w	r2, r1, ip
 800040a:	429a      	cmp	r2, r3
 800040c:	d909      	bls.n	8000422 <__udivmoddi4+0x62>
 800040e:	18fb      	adds	r3, r7, r3
 8000410:	f101 30ff 	add.w	r0, r1, #4294967295
 8000414:	f080 80ea 	bcs.w	80005ec <__udivmoddi4+0x22c>
 8000418:	429a      	cmp	r2, r3
 800041a:	f240 80e7 	bls.w	80005ec <__udivmoddi4+0x22c>
 800041e:	3902      	subs	r1, #2
 8000420:	443b      	add	r3, r7
 8000422:	1a9a      	subs	r2, r3, r2
 8000424:	b2a3      	uxth	r3, r4
 8000426:	fbb2 f0fe 	udiv	r0, r2, lr
 800042a:	fb0e 2210 	mls	r2, lr, r0, r2
 800042e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000432:	fb00 fc0c 	mul.w	ip, r0, ip
 8000436:	459c      	cmp	ip, r3
 8000438:	d909      	bls.n	800044e <__udivmoddi4+0x8e>
 800043a:	18fb      	adds	r3, r7, r3
 800043c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000440:	f080 80d6 	bcs.w	80005f0 <__udivmoddi4+0x230>
 8000444:	459c      	cmp	ip, r3
 8000446:	f240 80d3 	bls.w	80005f0 <__udivmoddi4+0x230>
 800044a:	443b      	add	r3, r7
 800044c:	3802      	subs	r0, #2
 800044e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000452:	eba3 030c 	sub.w	r3, r3, ip
 8000456:	2100      	movs	r1, #0
 8000458:	b11d      	cbz	r5, 8000462 <__udivmoddi4+0xa2>
 800045a:	40f3      	lsrs	r3, r6
 800045c:	2200      	movs	r2, #0
 800045e:	e9c5 3200 	strd	r3, r2, [r5]
 8000462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000466:	428b      	cmp	r3, r1
 8000468:	d905      	bls.n	8000476 <__udivmoddi4+0xb6>
 800046a:	b10d      	cbz	r5, 8000470 <__udivmoddi4+0xb0>
 800046c:	e9c5 0100 	strd	r0, r1, [r5]
 8000470:	2100      	movs	r1, #0
 8000472:	4608      	mov	r0, r1
 8000474:	e7f5      	b.n	8000462 <__udivmoddi4+0xa2>
 8000476:	fab3 f183 	clz	r1, r3
 800047a:	2900      	cmp	r1, #0
 800047c:	d146      	bne.n	800050c <__udivmoddi4+0x14c>
 800047e:	4573      	cmp	r3, lr
 8000480:	d302      	bcc.n	8000488 <__udivmoddi4+0xc8>
 8000482:	4282      	cmp	r2, r0
 8000484:	f200 8105 	bhi.w	8000692 <__udivmoddi4+0x2d2>
 8000488:	1a84      	subs	r4, r0, r2
 800048a:	eb6e 0203 	sbc.w	r2, lr, r3
 800048e:	2001      	movs	r0, #1
 8000490:	4690      	mov	r8, r2
 8000492:	2d00      	cmp	r5, #0
 8000494:	d0e5      	beq.n	8000462 <__udivmoddi4+0xa2>
 8000496:	e9c5 4800 	strd	r4, r8, [r5]
 800049a:	e7e2      	b.n	8000462 <__udivmoddi4+0xa2>
 800049c:	2a00      	cmp	r2, #0
 800049e:	f000 8090 	beq.w	80005c2 <__udivmoddi4+0x202>
 80004a2:	fab2 f682 	clz	r6, r2
 80004a6:	2e00      	cmp	r6, #0
 80004a8:	f040 80a4 	bne.w	80005f4 <__udivmoddi4+0x234>
 80004ac:	1a8a      	subs	r2, r1, r2
 80004ae:	0c03      	lsrs	r3, r0, #16
 80004b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004b4:	b280      	uxth	r0, r0
 80004b6:	b2bc      	uxth	r4, r7
 80004b8:	2101      	movs	r1, #1
 80004ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80004be:	fb0e 221c 	mls	r2, lr, ip, r2
 80004c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004c6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ca:	429a      	cmp	r2, r3
 80004cc:	d907      	bls.n	80004de <__udivmoddi4+0x11e>
 80004ce:	18fb      	adds	r3, r7, r3
 80004d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004d4:	d202      	bcs.n	80004dc <__udivmoddi4+0x11c>
 80004d6:	429a      	cmp	r2, r3
 80004d8:	f200 80e0 	bhi.w	800069c <__udivmoddi4+0x2dc>
 80004dc:	46c4      	mov	ip, r8
 80004de:	1a9b      	subs	r3, r3, r2
 80004e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80004e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80004e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80004ec:	fb02 f404 	mul.w	r4, r2, r4
 80004f0:	429c      	cmp	r4, r3
 80004f2:	d907      	bls.n	8000504 <__udivmoddi4+0x144>
 80004f4:	18fb      	adds	r3, r7, r3
 80004f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80004fa:	d202      	bcs.n	8000502 <__udivmoddi4+0x142>
 80004fc:	429c      	cmp	r4, r3
 80004fe:	f200 80ca 	bhi.w	8000696 <__udivmoddi4+0x2d6>
 8000502:	4602      	mov	r2, r0
 8000504:	1b1b      	subs	r3, r3, r4
 8000506:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800050a:	e7a5      	b.n	8000458 <__udivmoddi4+0x98>
 800050c:	f1c1 0620 	rsb	r6, r1, #32
 8000510:	408b      	lsls	r3, r1
 8000512:	fa22 f706 	lsr.w	r7, r2, r6
 8000516:	431f      	orrs	r7, r3
 8000518:	fa0e f401 	lsl.w	r4, lr, r1
 800051c:	fa20 f306 	lsr.w	r3, r0, r6
 8000520:	fa2e fe06 	lsr.w	lr, lr, r6
 8000524:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000528:	4323      	orrs	r3, r4
 800052a:	fa00 f801 	lsl.w	r8, r0, r1
 800052e:	fa1f fc87 	uxth.w	ip, r7
 8000532:	fbbe f0f9 	udiv	r0, lr, r9
 8000536:	0c1c      	lsrs	r4, r3, #16
 8000538:	fb09 ee10 	mls	lr, r9, r0, lr
 800053c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000540:	fb00 fe0c 	mul.w	lr, r0, ip
 8000544:	45a6      	cmp	lr, r4
 8000546:	fa02 f201 	lsl.w	r2, r2, r1
 800054a:	d909      	bls.n	8000560 <__udivmoddi4+0x1a0>
 800054c:	193c      	adds	r4, r7, r4
 800054e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000552:	f080 809c 	bcs.w	800068e <__udivmoddi4+0x2ce>
 8000556:	45a6      	cmp	lr, r4
 8000558:	f240 8099 	bls.w	800068e <__udivmoddi4+0x2ce>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	eba4 040e 	sub.w	r4, r4, lr
 8000564:	fa1f fe83 	uxth.w	lr, r3
 8000568:	fbb4 f3f9 	udiv	r3, r4, r9
 800056c:	fb09 4413 	mls	r4, r9, r3, r4
 8000570:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000574:	fb03 fc0c 	mul.w	ip, r3, ip
 8000578:	45a4      	cmp	ip, r4
 800057a:	d908      	bls.n	800058e <__udivmoddi4+0x1ce>
 800057c:	193c      	adds	r4, r7, r4
 800057e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000582:	f080 8082 	bcs.w	800068a <__udivmoddi4+0x2ca>
 8000586:	45a4      	cmp	ip, r4
 8000588:	d97f      	bls.n	800068a <__udivmoddi4+0x2ca>
 800058a:	3b02      	subs	r3, #2
 800058c:	443c      	add	r4, r7
 800058e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000592:	eba4 040c 	sub.w	r4, r4, ip
 8000596:	fba0 ec02 	umull	lr, ip, r0, r2
 800059a:	4564      	cmp	r4, ip
 800059c:	4673      	mov	r3, lr
 800059e:	46e1      	mov	r9, ip
 80005a0:	d362      	bcc.n	8000668 <__udivmoddi4+0x2a8>
 80005a2:	d05f      	beq.n	8000664 <__udivmoddi4+0x2a4>
 80005a4:	b15d      	cbz	r5, 80005be <__udivmoddi4+0x1fe>
 80005a6:	ebb8 0203 	subs.w	r2, r8, r3
 80005aa:	eb64 0409 	sbc.w	r4, r4, r9
 80005ae:	fa04 f606 	lsl.w	r6, r4, r6
 80005b2:	fa22 f301 	lsr.w	r3, r2, r1
 80005b6:	431e      	orrs	r6, r3
 80005b8:	40cc      	lsrs	r4, r1
 80005ba:	e9c5 6400 	strd	r6, r4, [r5]
 80005be:	2100      	movs	r1, #0
 80005c0:	e74f      	b.n	8000462 <__udivmoddi4+0xa2>
 80005c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005c6:	0c01      	lsrs	r1, r0, #16
 80005c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005cc:	b280      	uxth	r0, r0
 80005ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005d2:	463b      	mov	r3, r7
 80005d4:	4638      	mov	r0, r7
 80005d6:	463c      	mov	r4, r7
 80005d8:	46b8      	mov	r8, r7
 80005da:	46be      	mov	lr, r7
 80005dc:	2620      	movs	r6, #32
 80005de:	fbb1 f1f7 	udiv	r1, r1, r7
 80005e2:	eba2 0208 	sub.w	r2, r2, r8
 80005e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80005ea:	e766      	b.n	80004ba <__udivmoddi4+0xfa>
 80005ec:	4601      	mov	r1, r0
 80005ee:	e718      	b.n	8000422 <__udivmoddi4+0x62>
 80005f0:	4610      	mov	r0, r2
 80005f2:	e72c      	b.n	800044e <__udivmoddi4+0x8e>
 80005f4:	f1c6 0220 	rsb	r2, r6, #32
 80005f8:	fa2e f302 	lsr.w	r3, lr, r2
 80005fc:	40b7      	lsls	r7, r6
 80005fe:	40b1      	lsls	r1, r6
 8000600:	fa20 f202 	lsr.w	r2, r0, r2
 8000604:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000608:	430a      	orrs	r2, r1
 800060a:	fbb3 f8fe 	udiv	r8, r3, lr
 800060e:	b2bc      	uxth	r4, r7
 8000610:	fb0e 3318 	mls	r3, lr, r8, r3
 8000614:	0c11      	lsrs	r1, r2, #16
 8000616:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800061a:	fb08 f904 	mul.w	r9, r8, r4
 800061e:	40b0      	lsls	r0, r6
 8000620:	4589      	cmp	r9, r1
 8000622:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000626:	b280      	uxth	r0, r0
 8000628:	d93e      	bls.n	80006a8 <__udivmoddi4+0x2e8>
 800062a:	1879      	adds	r1, r7, r1
 800062c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000630:	d201      	bcs.n	8000636 <__udivmoddi4+0x276>
 8000632:	4589      	cmp	r9, r1
 8000634:	d81f      	bhi.n	8000676 <__udivmoddi4+0x2b6>
 8000636:	eba1 0109 	sub.w	r1, r1, r9
 800063a:	fbb1 f9fe 	udiv	r9, r1, lr
 800063e:	fb09 f804 	mul.w	r8, r9, r4
 8000642:	fb0e 1119 	mls	r1, lr, r9, r1
 8000646:	b292      	uxth	r2, r2
 8000648:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800064c:	4542      	cmp	r2, r8
 800064e:	d229      	bcs.n	80006a4 <__udivmoddi4+0x2e4>
 8000650:	18ba      	adds	r2, r7, r2
 8000652:	f109 31ff 	add.w	r1, r9, #4294967295
 8000656:	d2c4      	bcs.n	80005e2 <__udivmoddi4+0x222>
 8000658:	4542      	cmp	r2, r8
 800065a:	d2c2      	bcs.n	80005e2 <__udivmoddi4+0x222>
 800065c:	f1a9 0102 	sub.w	r1, r9, #2
 8000660:	443a      	add	r2, r7
 8000662:	e7be      	b.n	80005e2 <__udivmoddi4+0x222>
 8000664:	45f0      	cmp	r8, lr
 8000666:	d29d      	bcs.n	80005a4 <__udivmoddi4+0x1e4>
 8000668:	ebbe 0302 	subs.w	r3, lr, r2
 800066c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000670:	3801      	subs	r0, #1
 8000672:	46e1      	mov	r9, ip
 8000674:	e796      	b.n	80005a4 <__udivmoddi4+0x1e4>
 8000676:	eba7 0909 	sub.w	r9, r7, r9
 800067a:	4449      	add	r1, r9
 800067c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000680:	fbb1 f9fe 	udiv	r9, r1, lr
 8000684:	fb09 f804 	mul.w	r8, r9, r4
 8000688:	e7db      	b.n	8000642 <__udivmoddi4+0x282>
 800068a:	4673      	mov	r3, lr
 800068c:	e77f      	b.n	800058e <__udivmoddi4+0x1ce>
 800068e:	4650      	mov	r0, sl
 8000690:	e766      	b.n	8000560 <__udivmoddi4+0x1a0>
 8000692:	4608      	mov	r0, r1
 8000694:	e6fd      	b.n	8000492 <__udivmoddi4+0xd2>
 8000696:	443b      	add	r3, r7
 8000698:	3a02      	subs	r2, #2
 800069a:	e733      	b.n	8000504 <__udivmoddi4+0x144>
 800069c:	f1ac 0c02 	sub.w	ip, ip, #2
 80006a0:	443b      	add	r3, r7
 80006a2:	e71c      	b.n	80004de <__udivmoddi4+0x11e>
 80006a4:	4649      	mov	r1, r9
 80006a6:	e79c      	b.n	80005e2 <__udivmoddi4+0x222>
 80006a8:	eba1 0109 	sub.w	r1, r1, r9
 80006ac:	46c4      	mov	ip, r8
 80006ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80006b2:	fb09 f804 	mul.w	r8, r9, r4
 80006b6:	e7c4      	b.n	8000642 <__udivmoddi4+0x282>

080006b8 <__aeabi_idiv0>:
 80006b8:	4770      	bx	lr
 80006ba:	bf00      	nop

080006bc <ST7789_Delay>:
#include "spi.h" // spi.h가 포함되어야 hspi1을 인식합니다.

extern SPI_HandleTypeDef ST7789_SPI_PORT;

// 간단한 딜레이 매크로
static void ST7789_Delay(uint32_t ms) {
 80006bc:	b580      	push	{r7, lr}
 80006be:	b082      	sub	sp, #8
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	6078      	str	r0, [r7, #4]
    HAL_Delay(ms);
 80006c4:	6878      	ldr	r0, [r7, #4]
 80006c6:	f000 fa93 	bl	8000bf0 <HAL_Delay>
}
 80006ca:	bf00      	nop
 80006cc:	3708      	adds	r7, #8
 80006ce:	46bd      	mov	sp, r7
 80006d0:	bd80      	pop	{r7, pc}
	...

080006d4 <ST7789_Select>:

// CS 핀 제어
static void ST7789_Select(void) {
 80006d4:	b580      	push	{r7, lr}
 80006d6:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ST7789_CS_PORT, ST7789_CS_PIN, GPIO_PIN_RESET);
 80006d8:	2200      	movs	r2, #0
 80006da:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80006de:	4802      	ldr	r0, [pc, #8]	@ (80006e8 <ST7789_Select+0x14>)
 80006e0:	f002 fab2 	bl	8002c48 <HAL_GPIO_WritePin>
}
 80006e4:	bf00      	nop
 80006e6:	bd80      	pop	{r7, pc}
 80006e8:	58021000 	.word	0x58021000

080006ec <ST7789_UnSelect>:
static void ST7789_UnSelect(void) {
 80006ec:	b580      	push	{r7, lr}
 80006ee:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ST7789_CS_PORT, ST7789_CS_PIN, GPIO_PIN_SET);
 80006f0:	2201      	movs	r2, #1
 80006f2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80006f6:	4802      	ldr	r0, [pc, #8]	@ (8000700 <ST7789_UnSelect+0x14>)
 80006f8:	f002 faa6 	bl	8002c48 <HAL_GPIO_WritePin>
}
 80006fc:	bf00      	nop
 80006fe:	bd80      	pop	{r7, pc}
 8000700:	58021000 	.word	0x58021000

08000704 <ST7789_WriteCommand>:

// 커맨드 전송 (DC = 0)
void ST7789_WriteCommand(uint8_t cmd) {
 8000704:	b580      	push	{r7, lr}
 8000706:	b082      	sub	sp, #8
 8000708:	af00      	add	r7, sp, #0
 800070a:	4603      	mov	r3, r0
 800070c:	71fb      	strb	r3, [r7, #7]
    ST7789_Select();
 800070e:	f7ff ffe1 	bl	80006d4 <ST7789_Select>
    HAL_GPIO_WritePin(ST7789_DC_PORT, ST7789_DC_PIN, GPIO_PIN_RESET); // Command Mode
 8000712:	2200      	movs	r2, #0
 8000714:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000718:	4807      	ldr	r0, [pc, #28]	@ (8000738 <ST7789_WriteCommand+0x34>)
 800071a:	f002 fa95 	bl	8002c48 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7789_SPI_PORT, &cmd, 1, HAL_MAX_DELAY);
 800071e:	1df9      	adds	r1, r7, #7
 8000720:	f04f 33ff 	mov.w	r3, #4294967295
 8000724:	2201      	movs	r2, #1
 8000726:	4805      	ldr	r0, [pc, #20]	@ (800073c <ST7789_WriteCommand+0x38>)
 8000728:	f006 fd84 	bl	8007234 <HAL_SPI_Transmit>
    ST7789_UnSelect();
 800072c:	f7ff ffde 	bl	80006ec <ST7789_UnSelect>
}
 8000730:	bf00      	nop
 8000732:	3708      	adds	r7, #8
 8000734:	46bd      	mov	sp, r7
 8000736:	bd80      	pop	{r7, pc}
 8000738:	58021000 	.word	0x58021000
 800073c:	240005fc 	.word	0x240005fc

08000740 <ST7789_WriteData>:

// 데이터 전송 (DC = 1)
void ST7789_WriteData(uint8_t *buff, size_t buff_size) {
 8000740:	b580      	push	{r7, lr}
 8000742:	b082      	sub	sp, #8
 8000744:	af00      	add	r7, sp, #0
 8000746:	6078      	str	r0, [r7, #4]
 8000748:	6039      	str	r1, [r7, #0]
    ST7789_Select();
 800074a:	f7ff ffc3 	bl	80006d4 <ST7789_Select>
    HAL_GPIO_WritePin(ST7789_DC_PORT, ST7789_DC_PIN, GPIO_PIN_SET); // Data Mode
 800074e:	2201      	movs	r2, #1
 8000750:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000754:	4808      	ldr	r0, [pc, #32]	@ (8000778 <ST7789_WriteData+0x38>)
 8000756:	f002 fa77 	bl	8002c48 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7789_SPI_PORT, buff, buff_size, HAL_MAX_DELAY);
 800075a:	683b      	ldr	r3, [r7, #0]
 800075c:	b29a      	uxth	r2, r3
 800075e:	f04f 33ff 	mov.w	r3, #4294967295
 8000762:	6879      	ldr	r1, [r7, #4]
 8000764:	4805      	ldr	r0, [pc, #20]	@ (800077c <ST7789_WriteData+0x3c>)
 8000766:	f006 fd65 	bl	8007234 <HAL_SPI_Transmit>
    ST7789_UnSelect();
 800076a:	f7ff ffbf 	bl	80006ec <ST7789_UnSelect>
}
 800076e:	bf00      	nop
 8000770:	3708      	adds	r7, #8
 8000772:	46bd      	mov	sp, r7
 8000774:	bd80      	pop	{r7, pc}
 8000776:	bf00      	nop
 8000778:	58021000 	.word	0x58021000
 800077c:	240005fc 	.word	0x240005fc

08000780 <ST7789_WriteSmallData>:

// 1바이트 데이터 전송 래퍼
static void ST7789_WriteSmallData(uint8_t data) {
 8000780:	b580      	push	{r7, lr}
 8000782:	b082      	sub	sp, #8
 8000784:	af00      	add	r7, sp, #0
 8000786:	4603      	mov	r3, r0
 8000788:	71fb      	strb	r3, [r7, #7]
    ST7789_WriteData(&data, 1);
 800078a:	1dfb      	adds	r3, r7, #7
 800078c:	2101      	movs	r1, #1
 800078e:	4618      	mov	r0, r3
 8000790:	f7ff ffd6 	bl	8000740 <ST7789_WriteData>
}
 8000794:	bf00      	nop
 8000796:	3708      	adds	r7, #8
 8000798:	46bd      	mov	sp, r7
 800079a:	bd80      	pop	{r7, pc}

0800079c <ST7789_SetAddressWindow>:

// 윈도우 설정 (핵심: Offset 적용)
static void ST7789_SetAddressWindow(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1) {
 800079c:	b590      	push	{r4, r7, lr}
 800079e:	b087      	sub	sp, #28
 80007a0:	af00      	add	r7, sp, #0
 80007a2:	4604      	mov	r4, r0
 80007a4:	4608      	mov	r0, r1
 80007a6:	4611      	mov	r1, r2
 80007a8:	461a      	mov	r2, r3
 80007aa:	4623      	mov	r3, r4
 80007ac:	80fb      	strh	r3, [r7, #6]
 80007ae:	4603      	mov	r3, r0
 80007b0:	80bb      	strh	r3, [r7, #4]
 80007b2:	460b      	mov	r3, r1
 80007b4:	807b      	strh	r3, [r7, #2]
 80007b6:	4613      	mov	r3, r2
 80007b8:	803b      	strh	r3, [r7, #0]
    uint16_t x_start = x0 + ST7789_X_SHIFT;
 80007ba:	88fb      	ldrh	r3, [r7, #6]
 80007bc:	3334      	adds	r3, #52	@ 0x34
 80007be:	82fb      	strh	r3, [r7, #22]
    uint16_t x_end = x1 + ST7789_X_SHIFT;
 80007c0:	887b      	ldrh	r3, [r7, #2]
 80007c2:	3334      	adds	r3, #52	@ 0x34
 80007c4:	82bb      	strh	r3, [r7, #20]
    uint16_t y_start = y0 + ST7789_Y_SHIFT;
 80007c6:	88bb      	ldrh	r3, [r7, #4]
 80007c8:	3328      	adds	r3, #40	@ 0x28
 80007ca:	827b      	strh	r3, [r7, #18]
    uint16_t y_end = y1 + ST7789_Y_SHIFT;
 80007cc:	883b      	ldrh	r3, [r7, #0]
 80007ce:	3328      	adds	r3, #40	@ 0x28
 80007d0:	823b      	strh	r3, [r7, #16]

    ST7789_WriteCommand(0x2A); // CASET
 80007d2:	202a      	movs	r0, #42	@ 0x2a
 80007d4:	f7ff ff96 	bl	8000704 <ST7789_WriteCommand>
    {
        uint8_t data[] = { (x_start >> 8) & 0xFF, x_start & 0xFF, (x_end >> 8) & 0xFF, x_end & 0xFF };
 80007d8:	8afb      	ldrh	r3, [r7, #22]
 80007da:	0a1b      	lsrs	r3, r3, #8
 80007dc:	b29b      	uxth	r3, r3
 80007de:	b2db      	uxtb	r3, r3
 80007e0:	733b      	strb	r3, [r7, #12]
 80007e2:	8afb      	ldrh	r3, [r7, #22]
 80007e4:	b2db      	uxtb	r3, r3
 80007e6:	737b      	strb	r3, [r7, #13]
 80007e8:	8abb      	ldrh	r3, [r7, #20]
 80007ea:	0a1b      	lsrs	r3, r3, #8
 80007ec:	b29b      	uxth	r3, r3
 80007ee:	b2db      	uxtb	r3, r3
 80007f0:	73bb      	strb	r3, [r7, #14]
 80007f2:	8abb      	ldrh	r3, [r7, #20]
 80007f4:	b2db      	uxtb	r3, r3
 80007f6:	73fb      	strb	r3, [r7, #15]
        ST7789_WriteData(data, sizeof(data));
 80007f8:	f107 030c 	add.w	r3, r7, #12
 80007fc:	2104      	movs	r1, #4
 80007fe:	4618      	mov	r0, r3
 8000800:	f7ff ff9e 	bl	8000740 <ST7789_WriteData>
    }

    ST7789_WriteCommand(0x2B); // RASET
 8000804:	202b      	movs	r0, #43	@ 0x2b
 8000806:	f7ff ff7d 	bl	8000704 <ST7789_WriteCommand>
    {
        uint8_t data[] = { (y_start >> 8) & 0xFF, y_start & 0xFF, (y_end >> 8) & 0xFF, y_end & 0xFF };
 800080a:	8a7b      	ldrh	r3, [r7, #18]
 800080c:	0a1b      	lsrs	r3, r3, #8
 800080e:	b29b      	uxth	r3, r3
 8000810:	b2db      	uxtb	r3, r3
 8000812:	723b      	strb	r3, [r7, #8]
 8000814:	8a7b      	ldrh	r3, [r7, #18]
 8000816:	b2db      	uxtb	r3, r3
 8000818:	727b      	strb	r3, [r7, #9]
 800081a:	8a3b      	ldrh	r3, [r7, #16]
 800081c:	0a1b      	lsrs	r3, r3, #8
 800081e:	b29b      	uxth	r3, r3
 8000820:	b2db      	uxtb	r3, r3
 8000822:	72bb      	strb	r3, [r7, #10]
 8000824:	8a3b      	ldrh	r3, [r7, #16]
 8000826:	b2db      	uxtb	r3, r3
 8000828:	72fb      	strb	r3, [r7, #11]
        ST7789_WriteData(data, sizeof(data));
 800082a:	f107 0308 	add.w	r3, r7, #8
 800082e:	2104      	movs	r1, #4
 8000830:	4618      	mov	r0, r3
 8000832:	f7ff ff85 	bl	8000740 <ST7789_WriteData>
    }

    ST7789_WriteCommand(0x2C); // RAMWR
 8000836:	202c      	movs	r0, #44	@ 0x2c
 8000838:	f7ff ff64 	bl	8000704 <ST7789_WriteCommand>
}
 800083c:	bf00      	nop
 800083e:	371c      	adds	r7, #28
 8000840:	46bd      	mov	sp, r7
 8000842:	bd90      	pop	{r4, r7, pc}

08000844 <ST7789_Init>:

// 초기화 함수
void ST7789_Init(void) {
 8000844:	b580      	push	{r7, lr}
 8000846:	af00      	add	r7, sp, #0
    ST7789_WriteCommand(0x01); // SWRESET
 8000848:	2001      	movs	r0, #1
 800084a:	f7ff ff5b 	bl	8000704 <ST7789_WriteCommand>
    ST7789_Delay(150);
 800084e:	2096      	movs	r0, #150	@ 0x96
 8000850:	f7ff ff34 	bl	80006bc <ST7789_Delay>

    ST7789_WriteCommand(0x11); // SLPOUT (Sleep Out)
 8000854:	2011      	movs	r0, #17
 8000856:	f7ff ff55 	bl	8000704 <ST7789_WriteCommand>
    ST7789_Delay(255);
 800085a:	20ff      	movs	r0, #255	@ 0xff
 800085c:	f7ff ff2e 	bl	80006bc <ST7789_Delay>

    ST7789_WriteCommand(0x3A); // COLMOD (Color Mode)
 8000860:	203a      	movs	r0, #58	@ 0x3a
 8000862:	f7ff ff4f 	bl	8000704 <ST7789_WriteCommand>
    ST7789_WriteSmallData(0x55); // 16-bit color (65k)
 8000866:	2055      	movs	r0, #85	@ 0x55
 8000868:	f7ff ff8a 	bl	8000780 <ST7789_WriteSmallData>

    // [중요] 방향 설정 (MADCTL) - 가로 모드 예시
    // 0x36 레지스터 비트: MY MX MV ML RGB MH ...
    // 가로 모드(LandScape) 설정 값: 보통 0x70 또는 0xA0 등을 사용
    ST7789_WriteCommand(0x36);
 800086c:	2036      	movs	r0, #54	@ 0x36
 800086e:	f7ff ff49 	bl	8000704 <ST7789_WriteCommand>
    ST7789_WriteSmallData(0x00); // 방향에 따라 0x00, 0x60, 0x70, 0xC0 등으로 변경 필요
 8000872:	2000      	movs	r0, #0
 8000874:	f7ff ff84 	bl	8000780 <ST7789_WriteSmallData>

    // [중요] 색상 반전 (IPS 패널은 보통 반전 켜야 함)
    ST7789_WriteCommand(0x21); // INVON (Inversion On) -> 색이 이상하면 0x20(OFF)으로 변경
 8000878:	2021      	movs	r0, #33	@ 0x21
 800087a:	f7ff ff43 	bl	8000704 <ST7789_WriteCommand>

    ST7789_WriteCommand(0x29); // DISPON (Display On)
 800087e:	2029      	movs	r0, #41	@ 0x29
 8000880:	f7ff ff40 	bl	8000704 <ST7789_WriteCommand>
    ST7789_Delay(10);
 8000884:	200a      	movs	r0, #10
 8000886:	f7ff ff19 	bl	80006bc <ST7789_Delay>

    // 화면 검은색으로 클리어
    ST7789_FillScreen(ST7789_BLACK);
 800088a:	2000      	movs	r0, #0
 800088c:	f000 f802 	bl	8000894 <ST7789_FillScreen>
}
 8000890:	bf00      	nop
 8000892:	bd80      	pop	{r7, pc}

08000894 <ST7789_FillScreen>:

// 화면 전체 채우기
void ST7789_FillScreen(uint16_t color) {
 8000894:	b580      	push	{r7, lr}
 8000896:	b084      	sub	sp, #16
 8000898:	af00      	add	r7, sp, #0
 800089a:	4603      	mov	r3, r0
 800089c:	80fb      	strh	r3, [r7, #6]
    ST7789_SetAddressWindow(0, 0, ST7789_WIDTH - 1, ST7789_HEIGHT - 1);
 800089e:	23ef      	movs	r3, #239	@ 0xef
 80008a0:	2286      	movs	r2, #134	@ 0x86
 80008a2:	2100      	movs	r1, #0
 80008a4:	2000      	movs	r0, #0
 80008a6:	f7ff ff79 	bl	800079c <ST7789_SetAddressWindow>

    // 버퍼를 사용해 한 번에 쏘는 것이 빠름 (메모리 부족 시 루프로 변경)
    // 여기서는 간단히 픽셀 단위 전송을 예시로 들거나, 라인 버퍼를 쓸 수 있음
    // 아래는 단순 무식한 방법 (최적화 필요 시 DMA 권장)
    uint16_t i, j;
    uint8_t data[2] = { (color >> 8) & 0xFF, color & 0xFF };
 80008aa:	88fb      	ldrh	r3, [r7, #6]
 80008ac:	0a1b      	lsrs	r3, r3, #8
 80008ae:	b29b      	uxth	r3, r3
 80008b0:	b2db      	uxtb	r3, r3
 80008b2:	723b      	strb	r3, [r7, #8]
 80008b4:	88fb      	ldrh	r3, [r7, #6]
 80008b6:	b2db      	uxtb	r3, r3
 80008b8:	727b      	strb	r3, [r7, #9]

    ST7789_Select();
 80008ba:	f7ff ff0b 	bl	80006d4 <ST7789_Select>
    HAL_GPIO_WritePin(ST7789_DC_PORT, ST7789_DC_PIN, GPIO_PIN_SET);
 80008be:	2201      	movs	r2, #1
 80008c0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80008c4:	4810      	ldr	r0, [pc, #64]	@ (8000908 <ST7789_FillScreen+0x74>)
 80008c6:	f002 f9bf 	bl	8002c48 <HAL_GPIO_WritePin>

    for(i = 0; i < ST7789_WIDTH; i++) {
 80008ca:	2300      	movs	r3, #0
 80008cc:	81fb      	strh	r3, [r7, #14]
 80008ce:	e012      	b.n	80008f6 <ST7789_FillScreen+0x62>
        for(j = 0; j < ST7789_HEIGHT; j++) {
 80008d0:	2300      	movs	r3, #0
 80008d2:	81bb      	strh	r3, [r7, #12]
 80008d4:	e009      	b.n	80008ea <ST7789_FillScreen+0x56>
             HAL_SPI_Transmit(&ST7789_SPI_PORT, data, 2, 10);
 80008d6:	f107 0108 	add.w	r1, r7, #8
 80008da:	230a      	movs	r3, #10
 80008dc:	2202      	movs	r2, #2
 80008de:	480b      	ldr	r0, [pc, #44]	@ (800090c <ST7789_FillScreen+0x78>)
 80008e0:	f006 fca8 	bl	8007234 <HAL_SPI_Transmit>
        for(j = 0; j < ST7789_HEIGHT; j++) {
 80008e4:	89bb      	ldrh	r3, [r7, #12]
 80008e6:	3301      	adds	r3, #1
 80008e8:	81bb      	strh	r3, [r7, #12]
 80008ea:	89bb      	ldrh	r3, [r7, #12]
 80008ec:	2bef      	cmp	r3, #239	@ 0xef
 80008ee:	d9f2      	bls.n	80008d6 <ST7789_FillScreen+0x42>
    for(i = 0; i < ST7789_WIDTH; i++) {
 80008f0:	89fb      	ldrh	r3, [r7, #14]
 80008f2:	3301      	adds	r3, #1
 80008f4:	81fb      	strh	r3, [r7, #14]
 80008f6:	89fb      	ldrh	r3, [r7, #14]
 80008f8:	2b86      	cmp	r3, #134	@ 0x86
 80008fa:	d9e9      	bls.n	80008d0 <ST7789_FillScreen+0x3c>
        }
    }
    ST7789_UnSelect();
 80008fc:	f7ff fef6 	bl	80006ec <ST7789_UnSelect>
}
 8000900:	bf00      	nop
 8000902:	3710      	adds	r7, #16
 8000904:	46bd      	mov	sp, r7
 8000906:	bd80      	pop	{r7, pc}
 8000908:	58021000 	.word	0x58021000
 800090c:	240005fc 	.word	0x240005fc

08000910 <ST7789_DrawPixel>:

// 점 찍기
void ST7789_DrawPixel(uint16_t x, uint16_t y, uint16_t color) {
 8000910:	b580      	push	{r7, lr}
 8000912:	b084      	sub	sp, #16
 8000914:	af00      	add	r7, sp, #0
 8000916:	4603      	mov	r3, r0
 8000918:	80fb      	strh	r3, [r7, #6]
 800091a:	460b      	mov	r3, r1
 800091c:	80bb      	strh	r3, [r7, #4]
 800091e:	4613      	mov	r3, r2
 8000920:	807b      	strh	r3, [r7, #2]
    if(x >= ST7789_WIDTH || y >= ST7789_HEIGHT) return;
 8000922:	88fb      	ldrh	r3, [r7, #6]
 8000924:	2b86      	cmp	r3, #134	@ 0x86
 8000926:	d817      	bhi.n	8000958 <ST7789_DrawPixel+0x48>
 8000928:	88bb      	ldrh	r3, [r7, #4]
 800092a:	2bef      	cmp	r3, #239	@ 0xef
 800092c:	d814      	bhi.n	8000958 <ST7789_DrawPixel+0x48>

    ST7789_SetAddressWindow(x, y, x, y);
 800092e:	88bb      	ldrh	r3, [r7, #4]
 8000930:	88fa      	ldrh	r2, [r7, #6]
 8000932:	88b9      	ldrh	r1, [r7, #4]
 8000934:	88f8      	ldrh	r0, [r7, #6]
 8000936:	f7ff ff31 	bl	800079c <ST7789_SetAddressWindow>
    uint8_t data[2] = { (color >> 8) & 0xFF, color & 0xFF };
 800093a:	887b      	ldrh	r3, [r7, #2]
 800093c:	0a1b      	lsrs	r3, r3, #8
 800093e:	b29b      	uxth	r3, r3
 8000940:	b2db      	uxtb	r3, r3
 8000942:	733b      	strb	r3, [r7, #12]
 8000944:	887b      	ldrh	r3, [r7, #2]
 8000946:	b2db      	uxtb	r3, r3
 8000948:	737b      	strb	r3, [r7, #13]
    ST7789_WriteData(data, 2);
 800094a:	f107 030c 	add.w	r3, r7, #12
 800094e:	2102      	movs	r1, #2
 8000950:	4618      	mov	r0, r3
 8000952:	f7ff fef5 	bl	8000740 <ST7789_WriteData>
 8000956:	e000      	b.n	800095a <ST7789_DrawPixel+0x4a>
    if(x >= ST7789_WIDTH || y >= ST7789_HEIGHT) return;
 8000958:	bf00      	nop
}
 800095a:	3710      	adds	r7, #16
 800095c:	46bd      	mov	sp, r7
 800095e:	bd80      	pop	{r7, pc}

08000960 <ST7789_DrawUser8x16>:

// 사용자 정의 8x16 폰트 전용 출력 함수
// [최종] 8x16 폰트 (초기 코드 로직 + 90도 회전 적용)
// [진짜 최종] 8x16 폰트 (세로 방향 + MSB First)
// 데이터 구조: [Col 0 Top] [Col 0 Bot] [Col 1 Top] [Col 1 Bot] ...
void ST7789_DrawUser8x16(uint16_t x, uint16_t y, char *str, uint16_t color, uint16_t bgcolor) {
 8000960:	b580      	push	{r7, lr}
 8000962:	b088      	sub	sp, #32
 8000964:	af00      	add	r7, sp, #0
 8000966:	60ba      	str	r2, [r7, #8]
 8000968:	461a      	mov	r2, r3
 800096a:	4603      	mov	r3, r0
 800096c:	81fb      	strh	r3, [r7, #14]
 800096e:	460b      	mov	r3, r1
 8000970:	81bb      	strh	r3, [r7, #12]
 8000972:	4613      	mov	r3, r2
 8000974:	80fb      	strh	r3, [r7, #6]
    uint8_t i, j;
    uint8_t top_byte, bot_byte;
    char ch;

    while (*str) {
 8000976:	e09b      	b.n	8000ab0 <ST7789_DrawUser8x16+0x150>
        ch = *str;
 8000978:	68bb      	ldr	r3, [r7, #8]
 800097a:	781b      	ldrb	r3, [r3, #0]
 800097c:	777b      	strb	r3, [r7, #29]
        if (ch < 32 || ch > 126) {
 800097e:	7f7b      	ldrb	r3, [r7, #29]
 8000980:	2b1f      	cmp	r3, #31
 8000982:	d902      	bls.n	800098a <ST7789_DrawUser8x16+0x2a>
 8000984:	7f7b      	ldrb	r3, [r7, #29]
 8000986:	2b7e      	cmp	r3, #126	@ 0x7e
 8000988:	d903      	bls.n	8000992 <ST7789_DrawUser8x16+0x32>
            str++;
 800098a:	68bb      	ldr	r3, [r7, #8]
 800098c:	3301      	adds	r3, #1
 800098e:	60bb      	str	r3, [r7, #8]
            continue;
 8000990:	e08e      	b.n	8000ab0 <ST7789_DrawUser8x16+0x150>
        }

        const uint8_t *pData = asc2_1608[ch - 32];
 8000992:	7f7b      	ldrb	r3, [r7, #29]
 8000994:	3b20      	subs	r3, #32
 8000996:	011b      	lsls	r3, r3, #4
 8000998:	4a4b      	ldr	r2, [pc, #300]	@ (8000ac8 <ST7789_DrawUser8x16+0x168>)
 800099a:	4413      	add	r3, r2
 800099c:	61bb      	str	r3, [r7, #24]

        if (x + 8 >= ST7789_WIDTH) {
 800099e:	89fb      	ldrh	r3, [r7, #14]
 80009a0:	2b7e      	cmp	r3, #126	@ 0x7e
 80009a2:	d908      	bls.n	80009b6 <ST7789_DrawUser8x16+0x56>
            x = 0;
 80009a4:	2300      	movs	r3, #0
 80009a6:	81fb      	strh	r3, [r7, #14]
            y += 16;
 80009a8:	89bb      	ldrh	r3, [r7, #12]
 80009aa:	3310      	adds	r3, #16
 80009ac:	81bb      	strh	r3, [r7, #12]
            if (y + 16 >= ST7789_HEIGHT) break;
 80009ae:	89bb      	ldrh	r3, [r7, #12]
 80009b0:	2bdf      	cmp	r3, #223	@ 0xdf
 80009b2:	f200 8083 	bhi.w	8000abc <ST7789_DrawUser8x16+0x15c>
        }

        // 왼쪽에서 오른쪽으로 8개 기둥(Column)을 그립니다.
        for (i = 0; i < 8; i++) {
 80009b6:	2300      	movs	r3, #0
 80009b8:	77fb      	strb	r3, [r7, #31]
 80009ba:	e070      	b.n	8000a9e <ST7789_DrawUser8x16+0x13e>
            top_byte = pData[i * 2];     // 윗부분 데이터
 80009bc:	7ffb      	ldrb	r3, [r7, #31]
 80009be:	005b      	lsls	r3, r3, #1
 80009c0:	461a      	mov	r2, r3
 80009c2:	69bb      	ldr	r3, [r7, #24]
 80009c4:	4413      	add	r3, r2
 80009c6:	781b      	ldrb	r3, [r3, #0]
 80009c8:	75fb      	strb	r3, [r7, #23]
            bot_byte = pData[i * 2 + 1]; // 아랫부분 데이터
 80009ca:	7ffb      	ldrb	r3, [r7, #31]
 80009cc:	005b      	lsls	r3, r3, #1
 80009ce:	3301      	adds	r3, #1
 80009d0:	69ba      	ldr	r2, [r7, #24]
 80009d2:	4413      	add	r3, r2
 80009d4:	781b      	ldrb	r3, [r3, #0]
 80009d6:	75bb      	strb	r3, [r7, #22]

            // [핵심 수정] 비트 7(MSB)이 가장 위쪽 픽셀입니다. (0x80부터 검사)

            // 1. 윗부분 8픽셀 그리기 (y ~ y+7)
            for (j = 0; j < 8; j++) {
 80009d8:	2300      	movs	r3, #0
 80009da:	77bb      	strb	r3, [r7, #30]
 80009dc:	e027      	b.n	8000a2e <ST7789_DrawUser8x16+0xce>
                if ((top_byte << j) & 0x80) { // 비트를 왼쪽으로 밀면서 최상위 비트 확인
 80009de:	7dfa      	ldrb	r2, [r7, #23]
 80009e0:	7fbb      	ldrb	r3, [r7, #30]
 80009e2:	fa02 f303 	lsl.w	r3, r2, r3
 80009e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80009ea:	2b00      	cmp	r3, #0
 80009ec:	d00e      	beq.n	8000a0c <ST7789_DrawUser8x16+0xac>
                    ST7789_DrawPixel(x + i, y + j, color);
 80009ee:	7ffb      	ldrb	r3, [r7, #31]
 80009f0:	b29a      	uxth	r2, r3
 80009f2:	89fb      	ldrh	r3, [r7, #14]
 80009f4:	4413      	add	r3, r2
 80009f6:	b298      	uxth	r0, r3
 80009f8:	7fbb      	ldrb	r3, [r7, #30]
 80009fa:	b29a      	uxth	r2, r3
 80009fc:	89bb      	ldrh	r3, [r7, #12]
 80009fe:	4413      	add	r3, r2
 8000a00:	b29b      	uxth	r3, r3
 8000a02:	88fa      	ldrh	r2, [r7, #6]
 8000a04:	4619      	mov	r1, r3
 8000a06:	f7ff ff83 	bl	8000910 <ST7789_DrawPixel>
 8000a0a:	e00d      	b.n	8000a28 <ST7789_DrawUser8x16+0xc8>
                } else {
                    ST7789_DrawPixel(x + i, y + j, bgcolor);
 8000a0c:	7ffb      	ldrb	r3, [r7, #31]
 8000a0e:	b29a      	uxth	r2, r3
 8000a10:	89fb      	ldrh	r3, [r7, #14]
 8000a12:	4413      	add	r3, r2
 8000a14:	b298      	uxth	r0, r3
 8000a16:	7fbb      	ldrb	r3, [r7, #30]
 8000a18:	b29a      	uxth	r2, r3
 8000a1a:	89bb      	ldrh	r3, [r7, #12]
 8000a1c:	4413      	add	r3, r2
 8000a1e:	b29b      	uxth	r3, r3
 8000a20:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8000a22:	4619      	mov	r1, r3
 8000a24:	f7ff ff74 	bl	8000910 <ST7789_DrawPixel>
            for (j = 0; j < 8; j++) {
 8000a28:	7fbb      	ldrb	r3, [r7, #30]
 8000a2a:	3301      	adds	r3, #1
 8000a2c:	77bb      	strb	r3, [r7, #30]
 8000a2e:	7fbb      	ldrb	r3, [r7, #30]
 8000a30:	2b07      	cmp	r3, #7
 8000a32:	d9d4      	bls.n	80009de <ST7789_DrawUser8x16+0x7e>
                }
            }

            // 2. 아랫부분 8픽셀 그리기 (y+8 ~ y+15)
            for (j = 0; j < 8; j++) {
 8000a34:	2300      	movs	r3, #0
 8000a36:	77bb      	strb	r3, [r7, #30]
 8000a38:	e02b      	b.n	8000a92 <ST7789_DrawUser8x16+0x132>
                if ((bot_byte << j) & 0x80) {
 8000a3a:	7dba      	ldrb	r2, [r7, #22]
 8000a3c:	7fbb      	ldrb	r3, [r7, #30]
 8000a3e:	fa02 f303 	lsl.w	r3, r2, r3
 8000a42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000a46:	2b00      	cmp	r3, #0
 8000a48:	d010      	beq.n	8000a6c <ST7789_DrawUser8x16+0x10c>
                    ST7789_DrawPixel(x + i, y + j + 8, color);
 8000a4a:	7ffb      	ldrb	r3, [r7, #31]
 8000a4c:	b29a      	uxth	r2, r3
 8000a4e:	89fb      	ldrh	r3, [r7, #14]
 8000a50:	4413      	add	r3, r2
 8000a52:	b298      	uxth	r0, r3
 8000a54:	7fbb      	ldrb	r3, [r7, #30]
 8000a56:	b29a      	uxth	r2, r3
 8000a58:	89bb      	ldrh	r3, [r7, #12]
 8000a5a:	4413      	add	r3, r2
 8000a5c:	b29b      	uxth	r3, r3
 8000a5e:	3308      	adds	r3, #8
 8000a60:	b29b      	uxth	r3, r3
 8000a62:	88fa      	ldrh	r2, [r7, #6]
 8000a64:	4619      	mov	r1, r3
 8000a66:	f7ff ff53 	bl	8000910 <ST7789_DrawPixel>
 8000a6a:	e00f      	b.n	8000a8c <ST7789_DrawUser8x16+0x12c>
                } else {
                    ST7789_DrawPixel(x + i, y + j + 8, bgcolor);
 8000a6c:	7ffb      	ldrb	r3, [r7, #31]
 8000a6e:	b29a      	uxth	r2, r3
 8000a70:	89fb      	ldrh	r3, [r7, #14]
 8000a72:	4413      	add	r3, r2
 8000a74:	b298      	uxth	r0, r3
 8000a76:	7fbb      	ldrb	r3, [r7, #30]
 8000a78:	b29a      	uxth	r2, r3
 8000a7a:	89bb      	ldrh	r3, [r7, #12]
 8000a7c:	4413      	add	r3, r2
 8000a7e:	b29b      	uxth	r3, r3
 8000a80:	3308      	adds	r3, #8
 8000a82:	b29b      	uxth	r3, r3
 8000a84:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8000a86:	4619      	mov	r1, r3
 8000a88:	f7ff ff42 	bl	8000910 <ST7789_DrawPixel>
            for (j = 0; j < 8; j++) {
 8000a8c:	7fbb      	ldrb	r3, [r7, #30]
 8000a8e:	3301      	adds	r3, #1
 8000a90:	77bb      	strb	r3, [r7, #30]
 8000a92:	7fbb      	ldrb	r3, [r7, #30]
 8000a94:	2b07      	cmp	r3, #7
 8000a96:	d9d0      	bls.n	8000a3a <ST7789_DrawUser8x16+0xda>
        for (i = 0; i < 8; i++) {
 8000a98:	7ffb      	ldrb	r3, [r7, #31]
 8000a9a:	3301      	adds	r3, #1
 8000a9c:	77fb      	strb	r3, [r7, #31]
 8000a9e:	7ffb      	ldrb	r3, [r7, #31]
 8000aa0:	2b07      	cmp	r3, #7
 8000aa2:	d98b      	bls.n	80009bc <ST7789_DrawUser8x16+0x5c>
                }
            }
        }

        x += 8;
 8000aa4:	89fb      	ldrh	r3, [r7, #14]
 8000aa6:	3308      	adds	r3, #8
 8000aa8:	81fb      	strh	r3, [r7, #14]
        str++;
 8000aaa:	68bb      	ldr	r3, [r7, #8]
 8000aac:	3301      	adds	r3, #1
 8000aae:	60bb      	str	r3, [r7, #8]
    while (*str) {
 8000ab0:	68bb      	ldr	r3, [r7, #8]
 8000ab2:	781b      	ldrb	r3, [r3, #0]
 8000ab4:	2b00      	cmp	r3, #0
 8000ab6:	f47f af5f 	bne.w	8000978 <ST7789_DrawUser8x16+0x18>
    }
}
 8000aba:	e000      	b.n	8000abe <ST7789_DrawUser8x16+0x15e>
            if (y + 16 >= ST7789_HEIGHT) break;
 8000abc:	bf00      	nop
}
 8000abe:	bf00      	nop
 8000ac0:	3720      	adds	r7, #32
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	bd80      	pop	{r7, pc}
 8000ac6:	bf00      	nop
 8000ac8:	0800f3b8 	.word	0x0800f3b8

08000acc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000acc:	b580      	push	{r7, lr}
 8000ace:	b082      	sub	sp, #8
 8000ad0:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ad2:	2003      	movs	r0, #3
 8000ad4:	f001 fe50 	bl	8002778 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8000ad8:	f003 f928 	bl	8003d2c <HAL_RCC_GetSysClockFreq>
 8000adc:	4602      	mov	r2, r0
 8000ade:	4b15      	ldr	r3, [pc, #84]	@ (8000b34 <HAL_Init+0x68>)
 8000ae0:	699b      	ldr	r3, [r3, #24]
 8000ae2:	0a1b      	lsrs	r3, r3, #8
 8000ae4:	f003 030f 	and.w	r3, r3, #15
 8000ae8:	4913      	ldr	r1, [pc, #76]	@ (8000b38 <HAL_Init+0x6c>)
 8000aea:	5ccb      	ldrb	r3, [r1, r3]
 8000aec:	f003 031f 	and.w	r3, r3, #31
 8000af0:	fa22 f303 	lsr.w	r3, r2, r3
 8000af4:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8000af6:	4b0f      	ldr	r3, [pc, #60]	@ (8000b34 <HAL_Init+0x68>)
 8000af8:	699b      	ldr	r3, [r3, #24]
 8000afa:	f003 030f 	and.w	r3, r3, #15
 8000afe:	4a0e      	ldr	r2, [pc, #56]	@ (8000b38 <HAL_Init+0x6c>)
 8000b00:	5cd3      	ldrb	r3, [r2, r3]
 8000b02:	f003 031f 	and.w	r3, r3, #31
 8000b06:	687a      	ldr	r2, [r7, #4]
 8000b08:	fa22 f303 	lsr.w	r3, r2, r3
 8000b0c:	4a0b      	ldr	r2, [pc, #44]	@ (8000b3c <HAL_Init+0x70>)
 8000b0e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8000b10:	4a0b      	ldr	r2, [pc, #44]	@ (8000b40 <HAL_Init+0x74>)
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000b16:	2000      	movs	r0, #0
 8000b18:	f000 f814 	bl	8000b44 <HAL_InitTick>
 8000b1c:	4603      	mov	r3, r0
 8000b1e:	2b00      	cmp	r3, #0
 8000b20:	d001      	beq.n	8000b26 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8000b22:	2301      	movs	r3, #1
 8000b24:	e002      	b.n	8000b2c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000b26:	f00a ffa7 	bl	800ba78 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000b2a:	2300      	movs	r3, #0
}
 8000b2c:	4618      	mov	r0, r3
 8000b2e:	3708      	adds	r7, #8
 8000b30:	46bd      	mov	sp, r7
 8000b32:	bd80      	pop	{r7, pc}
 8000b34:	58024400 	.word	0x58024400
 8000b38:	0800f9d0 	.word	0x0800f9d0
 8000b3c:	2400000c 	.word	0x2400000c
 8000b40:	24000008 	.word	0x24000008

08000b44 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	b082      	sub	sp, #8
 8000b48:	af00      	add	r7, sp, #0
 8000b4a:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8000b4c:	4b15      	ldr	r3, [pc, #84]	@ (8000ba4 <HAL_InitTick+0x60>)
 8000b4e:	781b      	ldrb	r3, [r3, #0]
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	d101      	bne.n	8000b58 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8000b54:	2301      	movs	r3, #1
 8000b56:	e021      	b.n	8000b9c <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8000b58:	4b13      	ldr	r3, [pc, #76]	@ (8000ba8 <HAL_InitTick+0x64>)
 8000b5a:	681a      	ldr	r2, [r3, #0]
 8000b5c:	4b11      	ldr	r3, [pc, #68]	@ (8000ba4 <HAL_InitTick+0x60>)
 8000b5e:	781b      	ldrb	r3, [r3, #0]
 8000b60:	4619      	mov	r1, r3
 8000b62:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000b66:	fbb3 f3f1 	udiv	r3, r3, r1
 8000b6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b6e:	4618      	mov	r0, r3
 8000b70:	f001 fe35 	bl	80027de <HAL_SYSTICK_Config>
 8000b74:	4603      	mov	r3, r0
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	d001      	beq.n	8000b7e <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8000b7a:	2301      	movs	r3, #1
 8000b7c:	e00e      	b.n	8000b9c <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	2b0f      	cmp	r3, #15
 8000b82:	d80a      	bhi.n	8000b9a <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b84:	2200      	movs	r2, #0
 8000b86:	6879      	ldr	r1, [r7, #4]
 8000b88:	f04f 30ff 	mov.w	r0, #4294967295
 8000b8c:	f001 fdff 	bl	800278e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000b90:	4a06      	ldr	r2, [pc, #24]	@ (8000bac <HAL_InitTick+0x68>)
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000b96:	2300      	movs	r3, #0
 8000b98:	e000      	b.n	8000b9c <HAL_InitTick+0x58>
    return HAL_ERROR;
 8000b9a:	2301      	movs	r3, #1
}
 8000b9c:	4618      	mov	r0, r3
 8000b9e:	3708      	adds	r7, #8
 8000ba0:	46bd      	mov	sp, r7
 8000ba2:	bd80      	pop	{r7, pc}
 8000ba4:	24000004 	.word	0x24000004
 8000ba8:	24000008 	.word	0x24000008
 8000bac:	24000000 	.word	0x24000000

08000bb0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000bb0:	b480      	push	{r7}
 8000bb2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000bb4:	4b06      	ldr	r3, [pc, #24]	@ (8000bd0 <HAL_IncTick+0x20>)
 8000bb6:	781b      	ldrb	r3, [r3, #0]
 8000bb8:	461a      	mov	r2, r3
 8000bba:	4b06      	ldr	r3, [pc, #24]	@ (8000bd4 <HAL_IncTick+0x24>)
 8000bbc:	681b      	ldr	r3, [r3, #0]
 8000bbe:	4413      	add	r3, r2
 8000bc0:	4a04      	ldr	r2, [pc, #16]	@ (8000bd4 <HAL_IncTick+0x24>)
 8000bc2:	6013      	str	r3, [r2, #0]
}
 8000bc4:	bf00      	nop
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bcc:	4770      	bx	lr
 8000bce:	bf00      	nop
 8000bd0:	24000004 	.word	0x24000004
 8000bd4:	240001f4 	.word	0x240001f4

08000bd8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000bd8:	b480      	push	{r7}
 8000bda:	af00      	add	r7, sp, #0
  return uwTick;
 8000bdc:	4b03      	ldr	r3, [pc, #12]	@ (8000bec <HAL_GetTick+0x14>)
 8000bde:	681b      	ldr	r3, [r3, #0]
}
 8000be0:	4618      	mov	r0, r3
 8000be2:	46bd      	mov	sp, r7
 8000be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be8:	4770      	bx	lr
 8000bea:	bf00      	nop
 8000bec:	240001f4 	.word	0x240001f4

08000bf0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	b084      	sub	sp, #16
 8000bf4:	af00      	add	r7, sp, #0
 8000bf6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000bf8:	f7ff ffee 	bl	8000bd8 <HAL_GetTick>
 8000bfc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000c02:	68fb      	ldr	r3, [r7, #12]
 8000c04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000c08:	d005      	beq.n	8000c16 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000c0a:	4b0a      	ldr	r3, [pc, #40]	@ (8000c34 <HAL_Delay+0x44>)
 8000c0c:	781b      	ldrb	r3, [r3, #0]
 8000c0e:	461a      	mov	r2, r3
 8000c10:	68fb      	ldr	r3, [r7, #12]
 8000c12:	4413      	add	r3, r2
 8000c14:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000c16:	bf00      	nop
 8000c18:	f7ff ffde 	bl	8000bd8 <HAL_GetTick>
 8000c1c:	4602      	mov	r2, r0
 8000c1e:	68bb      	ldr	r3, [r7, #8]
 8000c20:	1ad3      	subs	r3, r2, r3
 8000c22:	68fa      	ldr	r2, [r7, #12]
 8000c24:	429a      	cmp	r2, r3
 8000c26:	d8f7      	bhi.n	8000c18 <HAL_Delay+0x28>
  {
  }
}
 8000c28:	bf00      	nop
 8000c2a:	bf00      	nop
 8000c2c:	3710      	adds	r7, #16
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	bd80      	pop	{r7, pc}
 8000c32:	bf00      	nop
 8000c34:	24000004 	.word	0x24000004

08000c38 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8000c38:	b480      	push	{r7}
 8000c3a:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8000c3c:	4b03      	ldr	r3, [pc, #12]	@ (8000c4c <HAL_GetREVID+0x14>)
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	0c1b      	lsrs	r3, r3, #16
}
 8000c42:	4618      	mov	r0, r3
 8000c44:	46bd      	mov	sp, r7
 8000c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c4a:	4770      	bx	lr
 8000c4c:	5c001000 	.word	0x5c001000

08000c50 <HAL_SYSCFG_AnalogSwitchConfig>:
  *   @arg SYSCFG_SWITCH_PC3_CLOSE
  * @retval None
  */

void HAL_SYSCFG_AnalogSwitchConfig(uint32_t SYSCFG_AnalogSwitch , uint32_t SYSCFG_SwitchState )
{
 8000c50:	b480      	push	{r7}
 8000c52:	b083      	sub	sp, #12
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	6078      	str	r0, [r7, #4]
 8000c58:	6039      	str	r1, [r7, #0]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 8000c5a:	4b07      	ldr	r3, [pc, #28]	@ (8000c78 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8000c5c:	685a      	ldr	r2, [r3, #4]
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	43db      	mvns	r3, r3
 8000c62:	401a      	ands	r2, r3
 8000c64:	4904      	ldr	r1, [pc, #16]	@ (8000c78 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8000c66:	683b      	ldr	r3, [r7, #0]
 8000c68:	4313      	orrs	r3, r2
 8000c6a:	604b      	str	r3, [r1, #4]
}
 8000c6c:	bf00      	nop
 8000c6e:	370c      	adds	r7, #12
 8000c70:	46bd      	mov	sp, r7
 8000c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c76:	4770      	bx	lr
 8000c78:	58000400 	.word	0x58000400

08000c7c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8000c7c:	b480      	push	{r7}
 8000c7e:	b083      	sub	sp, #12
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	6078      	str	r0, [r7, #4]
 8000c84:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	689b      	ldr	r3, [r3, #8]
 8000c8a:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8000c8e:	683b      	ldr	r3, [r7, #0]
 8000c90:	431a      	orrs	r2, r3
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	609a      	str	r2, [r3, #8]
}
 8000c96:	bf00      	nop
 8000c98:	370c      	adds	r7, #12
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca0:	4770      	bx	lr

08000ca2 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8000ca2:	b480      	push	{r7}
 8000ca4:	b083      	sub	sp, #12
 8000ca6:	af00      	add	r7, sp, #0
 8000ca8:	6078      	str	r0, [r7, #4]
 8000caa:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	689b      	ldr	r3, [r3, #8]
 8000cb0:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8000cb4:	683b      	ldr	r3, [r7, #0]
 8000cb6:	431a      	orrs	r2, r3
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	609a      	str	r2, [r3, #8]
}
 8000cbc:	bf00      	nop
 8000cbe:	370c      	adds	r7, #12
 8000cc0:	46bd      	mov	sp, r7
 8000cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc6:	4770      	bx	lr

08000cc8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8000cc8:	b480      	push	{r7}
 8000cca:	b083      	sub	sp, #12
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	689b      	ldr	r3, [r3, #8]
 8000cd4:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8000cd8:	4618      	mov	r0, r3
 8000cda:	370c      	adds	r7, #12
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce2:	4770      	bx	lr

08000ce4 <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8000ce4:	b480      	push	{r7}
 8000ce6:	b087      	sub	sp, #28
 8000ce8:	af00      	add	r7, sp, #0
 8000cea:	6078      	str	r0, [r7, #4]
 8000cec:	6039      	str	r1, [r7, #0]
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 8000cee:	683b      	ldr	r3, [r7, #0]
 8000cf0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d107      	bne.n	8000d08 <LL_ADC_SetChannelPreselection+0x24>
 8000cf8:	683b      	ldr	r3, [r7, #0]
 8000cfa:	0e9b      	lsrs	r3, r3, #26
 8000cfc:	f003 031f 	and.w	r3, r3, #31
 8000d00:	2201      	movs	r2, #1
 8000d02:	fa02 f303 	lsl.w	r3, r2, r3
 8000d06:	e015      	b.n	8000d34 <LL_ADC_SetChannelPreselection+0x50>
 8000d08:	683b      	ldr	r3, [r7, #0]
 8000d0a:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d0c:	693b      	ldr	r3, [r7, #16]
 8000d0e:	fa93 f3a3 	rbit	r3, r3
 8000d12:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000d14:	68fb      	ldr	r3, [r7, #12]
 8000d16:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8000d18:	697b      	ldr	r3, [r7, #20]
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d101      	bne.n	8000d22 <LL_ADC_SetChannelPreselection+0x3e>
  {
    return 32U;
 8000d1e:	2320      	movs	r3, #32
 8000d20:	e003      	b.n	8000d2a <LL_ADC_SetChannelPreselection+0x46>
  }
  return __builtin_clz(value);
 8000d22:	697b      	ldr	r3, [r7, #20]
 8000d24:	fab3 f383 	clz	r3, r3
 8000d28:	b2db      	uxtb	r3, r3
 8000d2a:	f003 031f 	and.w	r3, r3, #31
 8000d2e:	2201      	movs	r2, #1
 8000d30:	fa02 f303 	lsl.w	r3, r2, r3
 8000d34:	687a      	ldr	r2, [r7, #4]
 8000d36:	69d2      	ldr	r2, [r2, #28]
 8000d38:	431a      	orrs	r2, r3
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	61da      	str	r2, [r3, #28]
#endif /* ADC_VER_V5_V90 */
}
 8000d3e:	bf00      	nop
 8000d40:	371c      	adds	r7, #28
 8000d42:	46bd      	mov	sp, r7
 8000d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d48:	4770      	bx	lr

08000d4a <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8000d4a:	b480      	push	{r7}
 8000d4c:	b087      	sub	sp, #28
 8000d4e:	af00      	add	r7, sp, #0
 8000d50:	60f8      	str	r0, [r7, #12]
 8000d52:	60b9      	str	r1, [r7, #8]
 8000d54:	607a      	str	r2, [r7, #4]
 8000d56:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000d58:	68fb      	ldr	r3, [r7, #12]
 8000d5a:	3360      	adds	r3, #96	@ 0x60
 8000d5c:	461a      	mov	r2, r3
 8000d5e:	68bb      	ldr	r3, [r7, #8]
 8000d60:	009b      	lsls	r3, r3, #2
 8000d62:	4413      	add	r3, r2
 8000d64:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 8000d66:	697b      	ldr	r3, [r7, #20]
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 8000d74:	683b      	ldr	r3, [r7, #0]
 8000d76:	430b      	orrs	r3, r1
 8000d78:	431a      	orrs	r2, r3
 8000d7a:	697b      	ldr	r3, [r7, #20]
 8000d7c:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8000d7e:	bf00      	nop
 8000d80:	371c      	adds	r7, #28
 8000d82:	46bd      	mov	sp, r7
 8000d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d88:	4770      	bx	lr

08000d8a <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8000d8a:	b480      	push	{r7}
 8000d8c:	b085      	sub	sp, #20
 8000d8e:	af00      	add	r7, sp, #0
 8000d90:	60f8      	str	r0, [r7, #12]
 8000d92:	60b9      	str	r1, [r7, #8]
 8000d94:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8000d96:	68fb      	ldr	r3, [r7, #12]
 8000d98:	691b      	ldr	r3, [r3, #16]
 8000d9a:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 8000d9e:	68bb      	ldr	r3, [r7, #8]
 8000da0:	f003 031f 	and.w	r3, r3, #31
 8000da4:	6879      	ldr	r1, [r7, #4]
 8000da6:	fa01 f303 	lsl.w	r3, r1, r3
 8000daa:	431a      	orrs	r2, r3
 8000dac:	68fb      	ldr	r3, [r7, #12]
 8000dae:	611a      	str	r2, [r3, #16]
}
 8000db0:	bf00      	nop
 8000db2:	3714      	adds	r7, #20
 8000db4:	46bd      	mov	sp, r7
 8000db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dba:	4770      	bx	lr

08000dbc <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8000dbc:	b480      	push	{r7}
 8000dbe:	b087      	sub	sp, #28
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	60f8      	str	r0, [r7, #12]
 8000dc4:	60b9      	str	r1, [r7, #8]
 8000dc6:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000dc8:	68fb      	ldr	r3, [r7, #12]
 8000dca:	3360      	adds	r3, #96	@ 0x60
 8000dcc:	461a      	mov	r2, r3
 8000dce:	68bb      	ldr	r3, [r7, #8]
 8000dd0:	009b      	lsls	r3, r3, #2
 8000dd2:	4413      	add	r3, r2
 8000dd4:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8000dd6:	697b      	ldr	r3, [r7, #20]
 8000dd8:	681b      	ldr	r3, [r3, #0]
 8000dda:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	431a      	orrs	r2, r3
 8000de2:	697b      	ldr	r3, [r7, #20]
 8000de4:	601a      	str	r2, [r3, #0]
  }
}
 8000de6:	bf00      	nop
 8000de8:	371c      	adds	r7, #28
 8000dea:	46bd      	mov	sp, r7
 8000dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df0:	4770      	bx	lr

08000df2 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8000df2:	b480      	push	{r7}
 8000df4:	b083      	sub	sp, #12
 8000df6:	af00      	add	r7, sp, #0
 8000df8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	68db      	ldr	r3, [r3, #12]
 8000dfe:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d101      	bne.n	8000e0a <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8000e06:	2301      	movs	r3, #1
 8000e08:	e000      	b.n	8000e0c <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8000e0a:	2300      	movs	r3, #0
}
 8000e0c:	4618      	mov	r0, r3
 8000e0e:	370c      	adds	r7, #12
 8000e10:	46bd      	mov	sp, r7
 8000e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e16:	4770      	bx	lr

08000e18 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8000e18:	b480      	push	{r7}
 8000e1a:	b087      	sub	sp, #28
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	60f8      	str	r0, [r7, #12]
 8000e20:	60b9      	str	r1, [r7, #8]
 8000e22:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8000e24:	68fb      	ldr	r3, [r7, #12]
 8000e26:	3330      	adds	r3, #48	@ 0x30
 8000e28:	461a      	mov	r2, r3
 8000e2a:	68bb      	ldr	r3, [r7, #8]
 8000e2c:	0a1b      	lsrs	r3, r3, #8
 8000e2e:	009b      	lsls	r3, r3, #2
 8000e30:	f003 030c 	and.w	r3, r3, #12
 8000e34:	4413      	add	r3, r2
 8000e36:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000e38:	697b      	ldr	r3, [r7, #20]
 8000e3a:	681a      	ldr	r2, [r3, #0]
 8000e3c:	68bb      	ldr	r3, [r7, #8]
 8000e3e:	f003 031f 	and.w	r3, r3, #31
 8000e42:	211f      	movs	r1, #31
 8000e44:	fa01 f303 	lsl.w	r3, r1, r3
 8000e48:	43db      	mvns	r3, r3
 8000e4a:	401a      	ands	r2, r3
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	0e9b      	lsrs	r3, r3, #26
 8000e50:	f003 011f 	and.w	r1, r3, #31
 8000e54:	68bb      	ldr	r3, [r7, #8]
 8000e56:	f003 031f 	and.w	r3, r3, #31
 8000e5a:	fa01 f303 	lsl.w	r3, r1, r3
 8000e5e:	431a      	orrs	r2, r3
 8000e60:	697b      	ldr	r3, [r7, #20]
 8000e62:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8000e64:	bf00      	nop
 8000e66:	371c      	adds	r7, #28
 8000e68:	46bd      	mov	sp, r7
 8000e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e6e:	4770      	bx	lr

08000e70 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8000e70:	b480      	push	{r7}
 8000e72:	b087      	sub	sp, #28
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	60f8      	str	r0, [r7, #12]
 8000e78:	60b9      	str	r1, [r7, #8]
 8000e7a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8000e7c:	68fb      	ldr	r3, [r7, #12]
 8000e7e:	3314      	adds	r3, #20
 8000e80:	461a      	mov	r2, r3
 8000e82:	68bb      	ldr	r3, [r7, #8]
 8000e84:	0e5b      	lsrs	r3, r3, #25
 8000e86:	009b      	lsls	r3, r3, #2
 8000e88:	f003 0304 	and.w	r3, r3, #4
 8000e8c:	4413      	add	r3, r2
 8000e8e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000e90:	697b      	ldr	r3, [r7, #20]
 8000e92:	681a      	ldr	r2, [r3, #0]
 8000e94:	68bb      	ldr	r3, [r7, #8]
 8000e96:	0d1b      	lsrs	r3, r3, #20
 8000e98:	f003 031f 	and.w	r3, r3, #31
 8000e9c:	2107      	movs	r1, #7
 8000e9e:	fa01 f303 	lsl.w	r3, r1, r3
 8000ea2:	43db      	mvns	r3, r3
 8000ea4:	401a      	ands	r2, r3
 8000ea6:	68bb      	ldr	r3, [r7, #8]
 8000ea8:	0d1b      	lsrs	r3, r3, #20
 8000eaa:	f003 031f 	and.w	r3, r3, #31
 8000eae:	6879      	ldr	r1, [r7, #4]
 8000eb0:	fa01 f303 	lsl.w	r3, r1, r3
 8000eb4:	431a      	orrs	r2, r3
 8000eb6:	697b      	ldr	r3, [r7, #20]
 8000eb8:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8000eba:	bf00      	nop
 8000ebc:	371c      	adds	r7, #28
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec4:	4770      	bx	lr
	...

08000ec8 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8000ec8:	b480      	push	{r7}
 8000eca:	b085      	sub	sp, #20
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	60f8      	str	r0, [r7, #12]
 8000ed0:	60b9      	str	r1, [r7, #8]
 8000ed2:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8000ed4:	68fb      	ldr	r3, [r7, #12]
 8000ed6:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8000eda:	68bb      	ldr	r3, [r7, #8]
 8000edc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8000ee0:	43db      	mvns	r3, r3
 8000ee2:	401a      	ands	r2, r3
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	f003 0318 	and.w	r3, r3, #24
 8000eea:	4908      	ldr	r1, [pc, #32]	@ (8000f0c <LL_ADC_SetChannelSingleDiff+0x44>)
 8000eec:	40d9      	lsrs	r1, r3
 8000eee:	68bb      	ldr	r3, [r7, #8]
 8000ef0:	400b      	ands	r3, r1
 8000ef2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8000ef6:	431a      	orrs	r2, r3
 8000ef8:	68fb      	ldr	r3, [r7, #12]
 8000efa:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 8000efe:	bf00      	nop
 8000f00:	3714      	adds	r7, #20
 8000f02:	46bd      	mov	sp, r7
 8000f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f08:	4770      	bx	lr
 8000f0a:	bf00      	nop
 8000f0c:	000fffff 	.word	0x000fffff

08000f10 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8000f10:	b480      	push	{r7}
 8000f12:	b083      	sub	sp, #12
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	689b      	ldr	r3, [r3, #8]
 8000f1c:	f003 031f 	and.w	r3, r3, #31
}
 8000f20:	4618      	mov	r0, r3
 8000f22:	370c      	adds	r7, #12
 8000f24:	46bd      	mov	sp, r7
 8000f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2a:	4770      	bx	lr

08000f2c <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8000f2c:	b480      	push	{r7}
 8000f2e:	b083      	sub	sp, #12
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	689b      	ldr	r3, [r3, #8]
 8000f38:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
}
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	370c      	adds	r7, #12
 8000f40:	46bd      	mov	sp, r7
 8000f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f46:	4770      	bx	lr

08000f48 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8000f48:	b480      	push	{r7}
 8000f4a:	b083      	sub	sp, #12
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	689a      	ldr	r2, [r3, #8]
 8000f54:	4b04      	ldr	r3, [pc, #16]	@ (8000f68 <LL_ADC_DisableDeepPowerDown+0x20>)
 8000f56:	4013      	ands	r3, r2
 8000f58:	687a      	ldr	r2, [r7, #4]
 8000f5a:	6093      	str	r3, [r2, #8]
}
 8000f5c:	bf00      	nop
 8000f5e:	370c      	adds	r7, #12
 8000f60:	46bd      	mov	sp, r7
 8000f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f66:	4770      	bx	lr
 8000f68:	5fffffc0 	.word	0x5fffffc0

08000f6c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8000f6c:	b480      	push	{r7}
 8000f6e:	b083      	sub	sp, #12
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	689b      	ldr	r3, [r3, #8]
 8000f78:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8000f7c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000f80:	d101      	bne.n	8000f86 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8000f82:	2301      	movs	r3, #1
 8000f84:	e000      	b.n	8000f88 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8000f86:	2300      	movs	r3, #0
}
 8000f88:	4618      	mov	r0, r3
 8000f8a:	370c      	adds	r7, #12
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f92:	4770      	bx	lr

08000f94 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8000f94:	b480      	push	{r7}
 8000f96:	b083      	sub	sp, #12
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	689a      	ldr	r2, [r3, #8]
 8000fa0:	4b05      	ldr	r3, [pc, #20]	@ (8000fb8 <LL_ADC_EnableInternalRegulator+0x24>)
 8000fa2:	4013      	ands	r3, r2
 8000fa4:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8000fac:	bf00      	nop
 8000fae:	370c      	adds	r7, #12
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb6:	4770      	bx	lr
 8000fb8:	6fffffc0 	.word	0x6fffffc0

08000fbc <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8000fbc:	b480      	push	{r7}
 8000fbe:	b083      	sub	sp, #12
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	689b      	ldr	r3, [r3, #8]
 8000fc8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000fcc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8000fd0:	d101      	bne.n	8000fd6 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8000fd2:	2301      	movs	r3, #1
 8000fd4:	e000      	b.n	8000fd8 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8000fd6:	2300      	movs	r3, #0
}
 8000fd8:	4618      	mov	r0, r3
 8000fda:	370c      	adds	r7, #12
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe2:	4770      	bx	lr

08000fe4 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8000fe4:	b480      	push	{r7}
 8000fe6:	b083      	sub	sp, #12
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	689a      	ldr	r2, [r3, #8]
 8000ff0:	4b05      	ldr	r3, [pc, #20]	@ (8001008 <LL_ADC_Enable+0x24>)
 8000ff2:	4013      	ands	r3, r2
 8000ff4:	f043 0201 	orr.w	r2, r3, #1
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8000ffc:	bf00      	nop
 8000ffe:	370c      	adds	r7, #12
 8001000:	46bd      	mov	sp, r7
 8001002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001006:	4770      	bx	lr
 8001008:	7fffffc0 	.word	0x7fffffc0

0800100c <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 800100c:	b480      	push	{r7}
 800100e:	b083      	sub	sp, #12
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	689a      	ldr	r2, [r3, #8]
 8001018:	4b05      	ldr	r3, [pc, #20]	@ (8001030 <LL_ADC_Disable+0x24>)
 800101a:	4013      	ands	r3, r2
 800101c:	f043 0202 	orr.w	r2, r3, #2
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8001024:	bf00      	nop
 8001026:	370c      	adds	r7, #12
 8001028:	46bd      	mov	sp, r7
 800102a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102e:	4770      	bx	lr
 8001030:	7fffffc0 	.word	0x7fffffc0

08001034 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001034:	b480      	push	{r7}
 8001036:	b083      	sub	sp, #12
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	689b      	ldr	r3, [r3, #8]
 8001040:	f003 0301 	and.w	r3, r3, #1
 8001044:	2b01      	cmp	r3, #1
 8001046:	d101      	bne.n	800104c <LL_ADC_IsEnabled+0x18>
 8001048:	2301      	movs	r3, #1
 800104a:	e000      	b.n	800104e <LL_ADC_IsEnabled+0x1a>
 800104c:	2300      	movs	r3, #0
}
 800104e:	4618      	mov	r0, r3
 8001050:	370c      	adds	r7, #12
 8001052:	46bd      	mov	sp, r7
 8001054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001058:	4770      	bx	lr

0800105a <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 800105a:	b480      	push	{r7}
 800105c:	b083      	sub	sp, #12
 800105e:	af00      	add	r7, sp, #0
 8001060:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	689b      	ldr	r3, [r3, #8]
 8001066:	f003 0302 	and.w	r3, r3, #2
 800106a:	2b02      	cmp	r3, #2
 800106c:	d101      	bne.n	8001072 <LL_ADC_IsDisableOngoing+0x18>
 800106e:	2301      	movs	r3, #1
 8001070:	e000      	b.n	8001074 <LL_ADC_IsDisableOngoing+0x1a>
 8001072:	2300      	movs	r3, #0
}
 8001074:	4618      	mov	r0, r3
 8001076:	370c      	adds	r7, #12
 8001078:	46bd      	mov	sp, r7
 800107a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107e:	4770      	bx	lr

08001080 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001080:	b480      	push	{r7}
 8001082:	b083      	sub	sp, #12
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	689a      	ldr	r2, [r3, #8]
 800108c:	4b05      	ldr	r3, [pc, #20]	@ (80010a4 <LL_ADC_REG_StartConversion+0x24>)
 800108e:	4013      	ands	r3, r2
 8001090:	f043 0204 	orr.w	r2, r3, #4
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001098:	bf00      	nop
 800109a:	370c      	adds	r7, #12
 800109c:	46bd      	mov	sp, r7
 800109e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a2:	4770      	bx	lr
 80010a4:	7fffffc0 	.word	0x7fffffc0

080010a8 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 80010a8:	b480      	push	{r7}
 80010aa:	b083      	sub	sp, #12
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	689a      	ldr	r2, [r3, #8]
 80010b4:	4b05      	ldr	r3, [pc, #20]	@ (80010cc <LL_ADC_REG_StopConversion+0x24>)
 80010b6:	4013      	ands	r3, r2
 80010b8:	f043 0210 	orr.w	r2, r3, #16
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 80010c0:	bf00      	nop
 80010c2:	370c      	adds	r7, #12
 80010c4:	46bd      	mov	sp, r7
 80010c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ca:	4770      	bx	lr
 80010cc:	7fffffc0 	.word	0x7fffffc0

080010d0 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80010d0:	b480      	push	{r7}
 80010d2:	b083      	sub	sp, #12
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	689b      	ldr	r3, [r3, #8]
 80010dc:	f003 0304 	and.w	r3, r3, #4
 80010e0:	2b04      	cmp	r3, #4
 80010e2:	d101      	bne.n	80010e8 <LL_ADC_REG_IsConversionOngoing+0x18>
 80010e4:	2301      	movs	r3, #1
 80010e6:	e000      	b.n	80010ea <LL_ADC_REG_IsConversionOngoing+0x1a>
 80010e8:	2300      	movs	r3, #0
}
 80010ea:	4618      	mov	r0, r3
 80010ec:	370c      	adds	r7, #12
 80010ee:	46bd      	mov	sp, r7
 80010f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f4:	4770      	bx	lr
	...

080010f8 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 80010f8:	b480      	push	{r7}
 80010fa:	b083      	sub	sp, #12
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	689a      	ldr	r2, [r3, #8]
 8001104:	4b05      	ldr	r3, [pc, #20]	@ (800111c <LL_ADC_INJ_StopConversion+0x24>)
 8001106:	4013      	ands	r3, r2
 8001108:	f043 0220 	orr.w	r2, r3, #32
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8001110:	bf00      	nop
 8001112:	370c      	adds	r7, #12
 8001114:	46bd      	mov	sp, r7
 8001116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111a:	4770      	bx	lr
 800111c:	7fffffc0 	.word	0x7fffffc0

08001120 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001120:	b480      	push	{r7}
 8001122:	b083      	sub	sp, #12
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	689b      	ldr	r3, [r3, #8]
 800112c:	f003 0308 	and.w	r3, r3, #8
 8001130:	2b08      	cmp	r3, #8
 8001132:	d101      	bne.n	8001138 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001134:	2301      	movs	r3, #1
 8001136:	e000      	b.n	800113a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001138:	2300      	movs	r3, #0
}
 800113a:	4618      	mov	r0, r3
 800113c:	370c      	adds	r7, #12
 800113e:	46bd      	mov	sp, r7
 8001140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001144:	4770      	bx	lr
	...

08001148 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001148:	b590      	push	{r4, r7, lr}
 800114a:	b089      	sub	sp, #36	@ 0x24
 800114c:	af00      	add	r7, sp, #0
 800114e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001150:	2300      	movs	r3, #0
 8001152:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001154:	2300      	movs	r3, #0
 8001156:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	2b00      	cmp	r3, #0
 800115c:	d101      	bne.n	8001162 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800115e:	2301      	movs	r3, #1
 8001160:	e18f      	b.n	8001482 <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	68db      	ldr	r3, [r3, #12]
 8001166:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800116c:	2b00      	cmp	r3, #0
 800116e:	d109      	bne.n	8001184 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001170:	6878      	ldr	r0, [r7, #4]
 8001172:	f009 f98d 	bl	800a490 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	2200      	movs	r2, #0
 800117a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	2200      	movs	r2, #0
 8001180:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	4618      	mov	r0, r3
 800118a:	f7ff feef 	bl	8000f6c <LL_ADC_IsDeepPowerDownEnabled>
 800118e:	4603      	mov	r3, r0
 8001190:	2b00      	cmp	r3, #0
 8001192:	d004      	beq.n	800119e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	4618      	mov	r0, r3
 800119a:	f7ff fed5 	bl	8000f48 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	4618      	mov	r0, r3
 80011a4:	f7ff ff0a 	bl	8000fbc <LL_ADC_IsInternalRegulatorEnabled>
 80011a8:	4603      	mov	r3, r0
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d114      	bne.n	80011d8 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	4618      	mov	r0, r3
 80011b4:	f7ff feee 	bl	8000f94 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80011b8:	4b87      	ldr	r3, [pc, #540]	@ (80013d8 <HAL_ADC_Init+0x290>)
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	099b      	lsrs	r3, r3, #6
 80011be:	4a87      	ldr	r2, [pc, #540]	@ (80013dc <HAL_ADC_Init+0x294>)
 80011c0:	fba2 2303 	umull	r2, r3, r2, r3
 80011c4:	099b      	lsrs	r3, r3, #6
 80011c6:	3301      	adds	r3, #1
 80011c8:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80011ca:	e002      	b.n	80011d2 <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 80011cc:	68bb      	ldr	r3, [r7, #8]
 80011ce:	3b01      	subs	r3, #1
 80011d0:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80011d2:	68bb      	ldr	r3, [r7, #8]
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d1f9      	bne.n	80011cc <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	4618      	mov	r0, r3
 80011de:	f7ff feed 	bl	8000fbc <LL_ADC_IsInternalRegulatorEnabled>
 80011e2:	4603      	mov	r3, r0
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d10d      	bne.n	8001204 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80011ec:	f043 0210 	orr.w	r2, r3, #16
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011f8:	f043 0201 	orr.w	r2, r3, #1
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001200:	2301      	movs	r3, #1
 8001202:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	4618      	mov	r0, r3
 800120a:	f7ff ff61 	bl	80010d0 <LL_ADC_REG_IsConversionOngoing>
 800120e:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001214:	f003 0310 	and.w	r3, r3, #16
 8001218:	2b00      	cmp	r3, #0
 800121a:	f040 8129 	bne.w	8001470 <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800121e:	697b      	ldr	r3, [r7, #20]
 8001220:	2b00      	cmp	r3, #0
 8001222:	f040 8125 	bne.w	8001470 <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800122a:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800122e:	f043 0202 	orr.w	r2, r3, #2
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	4618      	mov	r0, r3
 800123c:	f7ff fefa 	bl	8001034 <LL_ADC_IsEnabled>
 8001240:	4603      	mov	r3, r0
 8001242:	2b00      	cmp	r3, #0
 8001244:	d136      	bne.n	80012b4 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	4a65      	ldr	r2, [pc, #404]	@ (80013e0 <HAL_ADC_Init+0x298>)
 800124c:	4293      	cmp	r3, r2
 800124e:	d004      	beq.n	800125a <HAL_ADC_Init+0x112>
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	4a63      	ldr	r2, [pc, #396]	@ (80013e4 <HAL_ADC_Init+0x29c>)
 8001256:	4293      	cmp	r3, r2
 8001258:	d10e      	bne.n	8001278 <HAL_ADC_Init+0x130>
 800125a:	4861      	ldr	r0, [pc, #388]	@ (80013e0 <HAL_ADC_Init+0x298>)
 800125c:	f7ff feea 	bl	8001034 <LL_ADC_IsEnabled>
 8001260:	4604      	mov	r4, r0
 8001262:	4860      	ldr	r0, [pc, #384]	@ (80013e4 <HAL_ADC_Init+0x29c>)
 8001264:	f7ff fee6 	bl	8001034 <LL_ADC_IsEnabled>
 8001268:	4603      	mov	r3, r0
 800126a:	4323      	orrs	r3, r4
 800126c:	2b00      	cmp	r3, #0
 800126e:	bf0c      	ite	eq
 8001270:	2301      	moveq	r3, #1
 8001272:	2300      	movne	r3, #0
 8001274:	b2db      	uxtb	r3, r3
 8001276:	e008      	b.n	800128a <HAL_ADC_Init+0x142>
 8001278:	485b      	ldr	r0, [pc, #364]	@ (80013e8 <HAL_ADC_Init+0x2a0>)
 800127a:	f7ff fedb 	bl	8001034 <LL_ADC_IsEnabled>
 800127e:	4603      	mov	r3, r0
 8001280:	2b00      	cmp	r3, #0
 8001282:	bf0c      	ite	eq
 8001284:	2301      	moveq	r3, #1
 8001286:	2300      	movne	r3, #0
 8001288:	b2db      	uxtb	r3, r3
 800128a:	2b00      	cmp	r3, #0
 800128c:	d012      	beq.n	80012b4 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	4a53      	ldr	r2, [pc, #332]	@ (80013e0 <HAL_ADC_Init+0x298>)
 8001294:	4293      	cmp	r3, r2
 8001296:	d004      	beq.n	80012a2 <HAL_ADC_Init+0x15a>
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	4a51      	ldr	r2, [pc, #324]	@ (80013e4 <HAL_ADC_Init+0x29c>)
 800129e:	4293      	cmp	r3, r2
 80012a0:	d101      	bne.n	80012a6 <HAL_ADC_Init+0x15e>
 80012a2:	4a52      	ldr	r2, [pc, #328]	@ (80013ec <HAL_ADC_Init+0x2a4>)
 80012a4:	e000      	b.n	80012a8 <HAL_ADC_Init+0x160>
 80012a6:	4a52      	ldr	r2, [pc, #328]	@ (80013f0 <HAL_ADC_Init+0x2a8>)
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	685b      	ldr	r3, [r3, #4]
 80012ac:	4619      	mov	r1, r3
 80012ae:	4610      	mov	r0, r2
 80012b0:	f7ff fce4 	bl	8000c7c <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 80012b4:	f7ff fcc0 	bl	8000c38 <HAL_GetREVID>
 80012b8:	4603      	mov	r3, r0
 80012ba:	f241 0203 	movw	r2, #4099	@ 0x1003
 80012be:	4293      	cmp	r3, r2
 80012c0:	d914      	bls.n	80012ec <HAL_ADC_Init+0x1a4>
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	689b      	ldr	r3, [r3, #8]
 80012c6:	2b10      	cmp	r3, #16
 80012c8:	d110      	bne.n	80012ec <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	7d5b      	ldrb	r3, [r3, #21]
 80012ce:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80012d4:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 80012da:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	7f1b      	ldrb	r3, [r3, #28]
 80012e0:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 80012e2:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80012e4:	f043 030c 	orr.w	r3, r3, #12
 80012e8:	61bb      	str	r3, [r7, #24]
 80012ea:	e00d      	b.n	8001308 <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	7d5b      	ldrb	r3, [r3, #21]
 80012f0:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80012f6:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 80012fc:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	7f1b      	ldrb	r3, [r3, #28]
 8001302:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001304:	4313      	orrs	r3, r2
 8001306:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	7f1b      	ldrb	r3, [r3, #28]
 800130c:	2b01      	cmp	r3, #1
 800130e:	d106      	bne.n	800131e <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	6a1b      	ldr	r3, [r3, #32]
 8001314:	3b01      	subs	r3, #1
 8001316:	045b      	lsls	r3, r3, #17
 8001318:	69ba      	ldr	r2, [r7, #24]
 800131a:	4313      	orrs	r3, r2
 800131c:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001322:	2b00      	cmp	r3, #0
 8001324:	d009      	beq.n	800133a <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800132a:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001332:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001334:	69ba      	ldr	r2, [r7, #24]
 8001336:	4313      	orrs	r3, r2
 8001338:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	68da      	ldr	r2, [r3, #12]
 8001340:	4b2c      	ldr	r3, [pc, #176]	@ (80013f4 <HAL_ADC_Init+0x2ac>)
 8001342:	4013      	ands	r3, r2
 8001344:	687a      	ldr	r2, [r7, #4]
 8001346:	6812      	ldr	r2, [r2, #0]
 8001348:	69b9      	ldr	r1, [r7, #24]
 800134a:	430b      	orrs	r3, r1
 800134c:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	4618      	mov	r0, r3
 8001354:	f7ff febc 	bl	80010d0 <LL_ADC_REG_IsConversionOngoing>
 8001358:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	4618      	mov	r0, r3
 8001360:	f7ff fede 	bl	8001120 <LL_ADC_INJ_IsConversionOngoing>
 8001364:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001366:	693b      	ldr	r3, [r7, #16]
 8001368:	2b00      	cmp	r3, #0
 800136a:	d15f      	bne.n	800142c <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800136c:	68fb      	ldr	r3, [r7, #12]
 800136e:	2b00      	cmp	r3, #0
 8001370:	d15c      	bne.n	800142c <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	7d1b      	ldrb	r3, [r3, #20]
 8001376:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      tmpCFGR = (
 800137c:	4313      	orrs	r3, r2
 800137e:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	68da      	ldr	r2, [r3, #12]
 8001386:	4b1c      	ldr	r3, [pc, #112]	@ (80013f8 <HAL_ADC_Init+0x2b0>)
 8001388:	4013      	ands	r3, r2
 800138a:	687a      	ldr	r2, [r7, #4]
 800138c:	6812      	ldr	r2, [r2, #0]
 800138e:	69b9      	ldr	r1, [r7, #24]
 8001390:	430b      	orrs	r3, r1
 8001392:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800139a:	2b01      	cmp	r3, #1
 800139c:	d130      	bne.n	8001400 <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013a2:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	691a      	ldr	r2, [r3, #16]
 80013aa:	4b14      	ldr	r3, [pc, #80]	@ (80013fc <HAL_ADC_Init+0x2b4>)
 80013ac:	4013      	ands	r3, r2
 80013ae:	687a      	ldr	r2, [r7, #4]
 80013b0:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80013b2:	3a01      	subs	r2, #1
 80013b4:	0411      	lsls	r1, r2, #16
 80013b6:	687a      	ldr	r2, [r7, #4]
 80013b8:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80013ba:	4311      	orrs	r1, r2
 80013bc:	687a      	ldr	r2, [r7, #4]
 80013be:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80013c0:	4311      	orrs	r1, r2
 80013c2:	687a      	ldr	r2, [r7, #4]
 80013c4:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80013c6:	430a      	orrs	r2, r1
 80013c8:	431a      	orrs	r2, r3
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	f042 0201 	orr.w	r2, r2, #1
 80013d2:	611a      	str	r2, [r3, #16]
 80013d4:	e01c      	b.n	8001410 <HAL_ADC_Init+0x2c8>
 80013d6:	bf00      	nop
 80013d8:	24000008 	.word	0x24000008
 80013dc:	053e2d63 	.word	0x053e2d63
 80013e0:	40022000 	.word	0x40022000
 80013e4:	40022100 	.word	0x40022100
 80013e8:	58026000 	.word	0x58026000
 80013ec:	40022300 	.word	0x40022300
 80013f0:	58026300 	.word	0x58026300
 80013f4:	fff0c003 	.word	0xfff0c003
 80013f8:	ffffbffc 	.word	0xffffbffc
 80013fc:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	691a      	ldr	r2, [r3, #16]
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	f022 0201 	bic.w	r2, r2, #1
 800140e:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	691b      	ldr	r3, [r3, #16]
 8001416:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	430a      	orrs	r2, r1
 8001424:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 8001426:	6878      	ldr	r0, [r7, #4]
 8001428:	f000 fec6 	bl	80021b8 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	68db      	ldr	r3, [r3, #12]
 8001430:	2b01      	cmp	r3, #1
 8001432:	d10c      	bne.n	800144e <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800143a:	f023 010f 	bic.w	r1, r3, #15
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	699b      	ldr	r3, [r3, #24]
 8001442:	1e5a      	subs	r2, r3, #1
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	430a      	orrs	r2, r1
 800144a:	631a      	str	r2, [r3, #48]	@ 0x30
 800144c:	e007      	b.n	800145e <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	f022 020f 	bic.w	r2, r2, #15
 800145c:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001462:	f023 0303 	bic.w	r3, r3, #3
 8001466:	f043 0201 	orr.w	r2, r3, #1
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	655a      	str	r2, [r3, #84]	@ 0x54
 800146e:	e007      	b.n	8001480 <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001474:	f043 0210 	orr.w	r2, r3, #16
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 800147c:	2301      	movs	r3, #1
 800147e:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001480:	7ffb      	ldrb	r3, [r7, #31]
}
 8001482:	4618      	mov	r0, r3
 8001484:	3724      	adds	r7, #36	@ 0x24
 8001486:	46bd      	mov	sp, r7
 8001488:	bd90      	pop	{r4, r7, pc}
 800148a:	bf00      	nop

0800148c <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	b086      	sub	sp, #24
 8001490:	af00      	add	r7, sp, #0
 8001492:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	4a5c      	ldr	r2, [pc, #368]	@ (800160c <HAL_ADC_Start+0x180>)
 800149a:	4293      	cmp	r3, r2
 800149c:	d004      	beq.n	80014a8 <HAL_ADC_Start+0x1c>
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	4a5b      	ldr	r2, [pc, #364]	@ (8001610 <HAL_ADC_Start+0x184>)
 80014a4:	4293      	cmp	r3, r2
 80014a6:	d101      	bne.n	80014ac <HAL_ADC_Start+0x20>
 80014a8:	4b5a      	ldr	r3, [pc, #360]	@ (8001614 <HAL_ADC_Start+0x188>)
 80014aa:	e000      	b.n	80014ae <HAL_ADC_Start+0x22>
 80014ac:	4b5a      	ldr	r3, [pc, #360]	@ (8001618 <HAL_ADC_Start+0x18c>)
 80014ae:	4618      	mov	r0, r3
 80014b0:	f7ff fd2e 	bl	8000f10 <LL_ADC_GetMultimode>
 80014b4:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	4618      	mov	r0, r3
 80014bc:	f7ff fe08 	bl	80010d0 <LL_ADC_REG_IsConversionOngoing>
 80014c0:	4603      	mov	r3, r0
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	f040 809a 	bne.w	80015fc <HAL_ADC_Start+0x170>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80014ce:	2b01      	cmp	r3, #1
 80014d0:	d101      	bne.n	80014d6 <HAL_ADC_Start+0x4a>
 80014d2:	2302      	movs	r3, #2
 80014d4:	e095      	b.n	8001602 <HAL_ADC_Start+0x176>
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	2201      	movs	r2, #1
 80014da:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80014de:	6878      	ldr	r0, [r7, #4]
 80014e0:	f000 fd80 	bl	8001fe4 <ADC_Enable>
 80014e4:	4603      	mov	r3, r0
 80014e6:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80014e8:	7dfb      	ldrb	r3, [r7, #23]
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	f040 8081 	bne.w	80015f2 <HAL_ADC_Start+0x166>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80014f4:	4b49      	ldr	r3, [pc, #292]	@ (800161c <HAL_ADC_Start+0x190>)
 80014f6:	4013      	ands	r3, r2
 80014f8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	655a      	str	r2, [r3, #84]	@ 0x54
                        HAL_ADC_STATE_REG_BUSY);

      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	4a42      	ldr	r2, [pc, #264]	@ (8001610 <HAL_ADC_Start+0x184>)
 8001506:	4293      	cmp	r3, r2
 8001508:	d002      	beq.n	8001510 <HAL_ADC_Start+0x84>
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	e000      	b.n	8001512 <HAL_ADC_Start+0x86>
 8001510:	4b3e      	ldr	r3, [pc, #248]	@ (800160c <HAL_ADC_Start+0x180>)
 8001512:	687a      	ldr	r2, [r7, #4]
 8001514:	6812      	ldr	r2, [r2, #0]
 8001516:	4293      	cmp	r3, r2
 8001518:	d002      	beq.n	8001520 <HAL_ADC_Start+0x94>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800151a:	693b      	ldr	r3, [r7, #16]
 800151c:	2b00      	cmp	r3, #0
 800151e:	d105      	bne.n	800152c <HAL_ADC_Start+0xa0>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001524:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	655a      	str	r2, [r3, #84]	@ 0x54
      }

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001530:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001534:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001538:	d106      	bne.n	8001548 <HAL_ADC_Start+0xbc>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800153e:	f023 0206 	bic.w	r2, r3, #6
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	659a      	str	r2, [r3, #88]	@ 0x58
 8001546:	e002      	b.n	800154e <HAL_ADC_Start+0xc2>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	2200      	movs	r2, #0
 800154c:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	221c      	movs	r2, #28
 8001554:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	2200      	movs	r2, #0
 800155a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      /* trigger event.                                                       */
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	4a2b      	ldr	r2, [pc, #172]	@ (8001610 <HAL_ADC_Start+0x184>)
 8001564:	4293      	cmp	r3, r2
 8001566:	d002      	beq.n	800156e <HAL_ADC_Start+0xe2>
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	e000      	b.n	8001570 <HAL_ADC_Start+0xe4>
 800156e:	4b27      	ldr	r3, [pc, #156]	@ (800160c <HAL_ADC_Start+0x180>)
 8001570:	687a      	ldr	r2, [r7, #4]
 8001572:	6812      	ldr	r2, [r2, #0]
 8001574:	4293      	cmp	r3, r2
 8001576:	d008      	beq.n	800158a <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001578:	693b      	ldr	r3, [r7, #16]
 800157a:	2b00      	cmp	r3, #0
 800157c:	d005      	beq.n	800158a <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800157e:	693b      	ldr	r3, [r7, #16]
 8001580:	2b05      	cmp	r3, #5
 8001582:	d002      	beq.n	800158a <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001584:	693b      	ldr	r3, [r7, #16]
 8001586:	2b09      	cmp	r3, #9
 8001588:	d114      	bne.n	80015b4 <HAL_ADC_Start+0x128>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	68db      	ldr	r3, [r3, #12]
 8001590:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001594:	2b00      	cmp	r3, #0
 8001596:	d007      	beq.n	80015a8 <HAL_ADC_Start+0x11c>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800159c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80015a0:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	655a      	str	r2, [r3, #84]	@ 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	4618      	mov	r0, r3
 80015ae:	f7ff fd67 	bl	8001080 <LL_ADC_REG_StartConversion>
 80015b2:	e025      	b.n	8001600 <HAL_ADC_Start+0x174>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80015b8:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	655a      	str	r2, [r3, #84]	@ 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	4a12      	ldr	r2, [pc, #72]	@ (8001610 <HAL_ADC_Start+0x184>)
 80015c6:	4293      	cmp	r3, r2
 80015c8:	d002      	beq.n	80015d0 <HAL_ADC_Start+0x144>
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	e000      	b.n	80015d2 <HAL_ADC_Start+0x146>
 80015d0:	4b0e      	ldr	r3, [pc, #56]	@ (800160c <HAL_ADC_Start+0x180>)
 80015d2:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80015d4:	68fb      	ldr	r3, [r7, #12]
 80015d6:	68db      	ldr	r3, [r3, #12]
 80015d8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d00f      	beq.n	8001600 <HAL_ADC_Start+0x174>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80015e4:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80015e8:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	655a      	str	r2, [r3, #84]	@ 0x54
 80015f0:	e006      	b.n	8001600 <HAL_ADC_Start+0x174>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	2200      	movs	r2, #0
 80015f6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 80015fa:	e001      	b.n	8001600 <HAL_ADC_Start+0x174>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80015fc:	2302      	movs	r3, #2
 80015fe:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8001600:	7dfb      	ldrb	r3, [r7, #23]
}
 8001602:	4618      	mov	r0, r3
 8001604:	3718      	adds	r7, #24
 8001606:	46bd      	mov	sp, r7
 8001608:	bd80      	pop	{r7, pc}
 800160a:	bf00      	nop
 800160c:	40022000 	.word	0x40022000
 8001610:	40022100 	.word	0x40022100
 8001614:	40022300 	.word	0x40022300
 8001618:	58026300 	.word	0x58026300
 800161c:	fffff0fe 	.word	0xfffff0fe

08001620 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	b084      	sub	sp, #16
 8001624:	af00      	add	r7, sp, #0
 8001626:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800162e:	2b01      	cmp	r3, #1
 8001630:	d101      	bne.n	8001636 <HAL_ADC_Stop+0x16>
 8001632:	2302      	movs	r3, #2
 8001634:	e021      	b.n	800167a <HAL_ADC_Stop+0x5a>
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	2201      	movs	r2, #1
 800163a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 800163e:	2103      	movs	r1, #3
 8001640:	6878      	ldr	r0, [r7, #4]
 8001642:	f000 fc13 	bl	8001e6c <ADC_ConversionStop>
 8001646:	4603      	mov	r3, r0
 8001648:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 800164a:	7bfb      	ldrb	r3, [r7, #15]
 800164c:	2b00      	cmp	r3, #0
 800164e:	d10f      	bne.n	8001670 <HAL_ADC_Stop+0x50>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8001650:	6878      	ldr	r0, [r7, #4]
 8001652:	f000 fd51 	bl	80020f8 <ADC_Disable>
 8001656:	4603      	mov	r3, r0
 8001658:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 800165a:	7bfb      	ldrb	r3, [r7, #15]
 800165c:	2b00      	cmp	r3, #0
 800165e:	d107      	bne.n	8001670 <HAL_ADC_Stop+0x50>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8001664:	4b07      	ldr	r3, [pc, #28]	@ (8001684 <HAL_ADC_Stop+0x64>)
 8001666:	4013      	ands	r3, r2
 8001668:	f043 0201 	orr.w	r2, r3, #1
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	655a      	str	r2, [r3, #84]	@ 0x54
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	2200      	movs	r2, #0
 8001674:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8001678:	7bfb      	ldrb	r3, [r7, #15]
}
 800167a:	4618      	mov	r0, r3
 800167c:	3710      	adds	r7, #16
 800167e:	46bd      	mov	sp, r7
 8001680:	bd80      	pop	{r7, pc}
 8001682:	bf00      	nop
 8001684:	ffffeefe 	.word	0xffffeefe

08001688 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b088      	sub	sp, #32
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
 8001690:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	4a72      	ldr	r2, [pc, #456]	@ (8001860 <HAL_ADC_PollForConversion+0x1d8>)
 8001698:	4293      	cmp	r3, r2
 800169a:	d004      	beq.n	80016a6 <HAL_ADC_PollForConversion+0x1e>
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	4a70      	ldr	r2, [pc, #448]	@ (8001864 <HAL_ADC_PollForConversion+0x1dc>)
 80016a2:	4293      	cmp	r3, r2
 80016a4:	d101      	bne.n	80016aa <HAL_ADC_PollForConversion+0x22>
 80016a6:	4b70      	ldr	r3, [pc, #448]	@ (8001868 <HAL_ADC_PollForConversion+0x1e0>)
 80016a8:	e000      	b.n	80016ac <HAL_ADC_PollForConversion+0x24>
 80016aa:	4b70      	ldr	r3, [pc, #448]	@ (800186c <HAL_ADC_PollForConversion+0x1e4>)
 80016ac:	4618      	mov	r0, r3
 80016ae:	f7ff fc2f 	bl	8000f10 <LL_ADC_GetMultimode>
 80016b2:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	691b      	ldr	r3, [r3, #16]
 80016b8:	2b08      	cmp	r3, #8
 80016ba:	d102      	bne.n	80016c2 <HAL_ADC_PollForConversion+0x3a>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 80016bc:	2308      	movs	r3, #8
 80016be:	61fb      	str	r3, [r7, #28]
 80016c0:	e037      	b.n	8001732 <HAL_ADC_PollForConversion+0xaa>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80016c2:	697b      	ldr	r3, [r7, #20]
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d005      	beq.n	80016d4 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80016c8:	697b      	ldr	r3, [r7, #20]
 80016ca:	2b05      	cmp	r3, #5
 80016cc:	d002      	beq.n	80016d4 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80016ce:	697b      	ldr	r3, [r7, #20]
 80016d0:	2b09      	cmp	r3, #9
 80016d2:	d111      	bne.n	80016f8 <HAL_ADC_PollForConversion+0x70>
       )
    {
      /* Check DMNGT bit in handle ADC CFGR register */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	68db      	ldr	r3, [r3, #12]
 80016da:	f003 0301 	and.w	r3, r3, #1
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d007      	beq.n	80016f2 <HAL_ADC_PollForConversion+0x6a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80016e6:	f043 0220 	orr.w	r2, r3, #32
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 80016ee:	2301      	movs	r3, #1
 80016f0:	e0b1      	b.n	8001856 <HAL_ADC_PollForConversion+0x1ce>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80016f2:	2304      	movs	r3, #4
 80016f4:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
 80016f6:	e01c      	b.n	8001732 <HAL_ADC_PollForConversion+0xaa>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	4a58      	ldr	r2, [pc, #352]	@ (8001860 <HAL_ADC_PollForConversion+0x1d8>)
 80016fe:	4293      	cmp	r3, r2
 8001700:	d004      	beq.n	800170c <HAL_ADC_PollForConversion+0x84>
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	4a57      	ldr	r2, [pc, #348]	@ (8001864 <HAL_ADC_PollForConversion+0x1dc>)
 8001708:	4293      	cmp	r3, r2
 800170a:	d101      	bne.n	8001710 <HAL_ADC_PollForConversion+0x88>
 800170c:	4b56      	ldr	r3, [pc, #344]	@ (8001868 <HAL_ADC_PollForConversion+0x1e0>)
 800170e:	e000      	b.n	8001712 <HAL_ADC_PollForConversion+0x8a>
 8001710:	4b56      	ldr	r3, [pc, #344]	@ (800186c <HAL_ADC_PollForConversion+0x1e4>)
 8001712:	4618      	mov	r0, r3
 8001714:	f7ff fc0a 	bl	8000f2c <LL_ADC_GetMultiDMATransfer>
 8001718:	4603      	mov	r3, r0
 800171a:	2b00      	cmp	r3, #0
 800171c:	d007      	beq.n	800172e <HAL_ADC_PollForConversion+0xa6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001722:	f043 0220 	orr.w	r2, r3, #32
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 800172a:	2301      	movs	r3, #1
 800172c:	e093      	b.n	8001856 <HAL_ADC_PollForConversion+0x1ce>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 800172e:	2304      	movs	r3, #4
 8001730:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8001732:	f7ff fa51 	bl	8000bd8 <HAL_GetTick>
 8001736:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001738:	e021      	b.n	800177e <HAL_ADC_PollForConversion+0xf6>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800173a:	683b      	ldr	r3, [r7, #0]
 800173c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001740:	d01d      	beq.n	800177e <HAL_ADC_PollForConversion+0xf6>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8001742:	f7ff fa49 	bl	8000bd8 <HAL_GetTick>
 8001746:	4602      	mov	r2, r0
 8001748:	693b      	ldr	r3, [r7, #16]
 800174a:	1ad3      	subs	r3, r2, r3
 800174c:	683a      	ldr	r2, [r7, #0]
 800174e:	429a      	cmp	r2, r3
 8001750:	d302      	bcc.n	8001758 <HAL_ADC_PollForConversion+0xd0>
 8001752:	683b      	ldr	r3, [r7, #0]
 8001754:	2b00      	cmp	r3, #0
 8001756:	d112      	bne.n	800177e <HAL_ADC_PollForConversion+0xf6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	681a      	ldr	r2, [r3, #0]
 800175e:	69fb      	ldr	r3, [r7, #28]
 8001760:	4013      	ands	r3, r2
 8001762:	2b00      	cmp	r3, #0
 8001764:	d10b      	bne.n	800177e <HAL_ADC_PollForConversion+0xf6>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800176a:	f043 0204 	orr.w	r2, r3, #4
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	2200      	movs	r2, #0
 8001776:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

          return HAL_TIMEOUT;
 800177a:	2303      	movs	r3, #3
 800177c:	e06b      	b.n	8001856 <HAL_ADC_PollForConversion+0x1ce>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	681a      	ldr	r2, [r3, #0]
 8001784:	69fb      	ldr	r3, [r7, #28]
 8001786:	4013      	ands	r3, r2
 8001788:	2b00      	cmp	r3, #0
 800178a:	d0d6      	beq.n	800173a <HAL_ADC_PollForConversion+0xb2>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001790:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	4618      	mov	r0, r3
 800179e:	f7ff fb28 	bl	8000df2 <LL_ADC_REG_IsTriggerSourceSWStart>
 80017a2:	4603      	mov	r3, r0
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d01c      	beq.n	80017e2 <HAL_ADC_PollForConversion+0x15a>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	7d5b      	ldrb	r3, [r3, #21]
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d118      	bne.n	80017e2 <HAL_ADC_PollForConversion+0x15a>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	f003 0308 	and.w	r3, r3, #8
 80017ba:	2b08      	cmp	r3, #8
 80017bc:	d111      	bne.n	80017e2 <HAL_ADC_PollForConversion+0x15a>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80017c2:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	655a      	str	r2, [r3, #84]	@ 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80017ce:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d105      	bne.n	80017e2 <HAL_ADC_PollForConversion+0x15a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80017da:	f043 0201 	orr.w	r2, r3, #1
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	4a1f      	ldr	r2, [pc, #124]	@ (8001864 <HAL_ADC_PollForConversion+0x1dc>)
 80017e8:	4293      	cmp	r3, r2
 80017ea:	d002      	beq.n	80017f2 <HAL_ADC_PollForConversion+0x16a>
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	e000      	b.n	80017f4 <HAL_ADC_PollForConversion+0x16c>
 80017f2:	4b1b      	ldr	r3, [pc, #108]	@ (8001860 <HAL_ADC_PollForConversion+0x1d8>)
 80017f4:	687a      	ldr	r2, [r7, #4]
 80017f6:	6812      	ldr	r2, [r2, #0]
 80017f8:	4293      	cmp	r3, r2
 80017fa:	d008      	beq.n	800180e <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80017fc:	697b      	ldr	r3, [r7, #20]
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d005      	beq.n	800180e <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001802:	697b      	ldr	r3, [r7, #20]
 8001804:	2b05      	cmp	r3, #5
 8001806:	d002      	beq.n	800180e <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001808:	697b      	ldr	r3, [r7, #20]
 800180a:	2b09      	cmp	r3, #9
 800180c:	d104      	bne.n	8001818 <HAL_ADC_PollForConversion+0x190>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	68db      	ldr	r3, [r3, #12]
 8001814:	61bb      	str	r3, [r7, #24]
 8001816:	e00c      	b.n	8001832 <HAL_ADC_PollForConversion+0x1aa>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	4a11      	ldr	r2, [pc, #68]	@ (8001864 <HAL_ADC_PollForConversion+0x1dc>)
 800181e:	4293      	cmp	r3, r2
 8001820:	d002      	beq.n	8001828 <HAL_ADC_PollForConversion+0x1a0>
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	e000      	b.n	800182a <HAL_ADC_PollForConversion+0x1a2>
 8001828:	4b0d      	ldr	r3, [pc, #52]	@ (8001860 <HAL_ADC_PollForConversion+0x1d8>)
 800182a:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	68db      	ldr	r3, [r3, #12]
 8001830:	61bb      	str	r3, [r7, #24]
  }

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8001832:	69fb      	ldr	r3, [r7, #28]
 8001834:	2b08      	cmp	r3, #8
 8001836:	d104      	bne.n	8001842 <HAL_ADC_PollForConversion+0x1ba>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	2208      	movs	r2, #8
 800183e:	601a      	str	r2, [r3, #0]
 8001840:	e008      	b.n	8001854 <HAL_ADC_PollForConversion+0x1cc>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8001842:	69bb      	ldr	r3, [r7, #24]
 8001844:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001848:	2b00      	cmp	r3, #0
 800184a:	d103      	bne.n	8001854 <HAL_ADC_PollForConversion+0x1cc>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	220c      	movs	r2, #12
 8001852:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8001854:	2300      	movs	r3, #0
}
 8001856:	4618      	mov	r0, r3
 8001858:	3720      	adds	r7, #32
 800185a:	46bd      	mov	sp, r7
 800185c:	bd80      	pop	{r7, pc}
 800185e:	bf00      	nop
 8001860:	40022000 	.word	0x40022000
 8001864:	40022100 	.word	0x40022100
 8001868:	40022300 	.word	0x40022300
 800186c:	58026300 	.word	0x58026300

08001870 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8001870:	b480      	push	{r7}
 8001872:	b083      	sub	sp, #12
 8001874:	af00      	add	r7, sp, #0
 8001876:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 800187e:	4618      	mov	r0, r3
 8001880:	370c      	adds	r7, #12
 8001882:	46bd      	mov	sp, r7
 8001884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001888:	4770      	bx	lr
	...

0800188c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800188c:	b590      	push	{r4, r7, lr}
 800188e:	b08d      	sub	sp, #52	@ 0x34
 8001890:	af00      	add	r7, sp, #0
 8001892:	6078      	str	r0, [r7, #4]
 8001894:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001896:	2300      	movs	r3, #0
 8001898:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 800189c:	2300      	movs	r3, #0
 800189e:	60fb      	str	r3, [r7, #12]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80018a0:	683b      	ldr	r3, [r7, #0]
 80018a2:	68db      	ldr	r3, [r3, #12]
 80018a4:	4a65      	ldr	r2, [pc, #404]	@ (8001a3c <HAL_ADC_ConfigChannel+0x1b0>)
 80018a6:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80018ae:	2b01      	cmp	r3, #1
 80018b0:	d101      	bne.n	80018b6 <HAL_ADC_ConfigChannel+0x2a>
 80018b2:	2302      	movs	r3, #2
 80018b4:	e2c7      	b.n	8001e46 <HAL_ADC_ConfigChannel+0x5ba>
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	2201      	movs	r2, #1
 80018ba:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	4618      	mov	r0, r3
 80018c4:	f7ff fc04 	bl	80010d0 <LL_ADC_REG_IsConversionOngoing>
 80018c8:	4603      	mov	r3, r0
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	f040 82ac 	bne.w	8001e28 <HAL_ADC_ConfigChannel+0x59c>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 80018d0:	683b      	ldr	r3, [r7, #0]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	db2c      	blt.n	8001932 <HAL_ADC_ConfigChannel+0xa6>
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
      }
#else
      /* ADC channels preselection */
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 80018d8:	683b      	ldr	r3, [r7, #0]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d108      	bne.n	80018f6 <HAL_ADC_ConfigChannel+0x6a>
 80018e4:	683b      	ldr	r3, [r7, #0]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	0e9b      	lsrs	r3, r3, #26
 80018ea:	f003 031f 	and.w	r3, r3, #31
 80018ee:	2201      	movs	r2, #1
 80018f0:	fa02 f303 	lsl.w	r3, r2, r3
 80018f4:	e016      	b.n	8001924 <HAL_ADC_ConfigChannel+0x98>
 80018f6:	683b      	ldr	r3, [r7, #0]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018fc:	697b      	ldr	r3, [r7, #20]
 80018fe:	fa93 f3a3 	rbit	r3, r3
 8001902:	613b      	str	r3, [r7, #16]
  return result;
 8001904:	693b      	ldr	r3, [r7, #16]
 8001906:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001908:	69bb      	ldr	r3, [r7, #24]
 800190a:	2b00      	cmp	r3, #0
 800190c:	d101      	bne.n	8001912 <HAL_ADC_ConfigChannel+0x86>
    return 32U;
 800190e:	2320      	movs	r3, #32
 8001910:	e003      	b.n	800191a <HAL_ADC_ConfigChannel+0x8e>
  return __builtin_clz(value);
 8001912:	69bb      	ldr	r3, [r7, #24]
 8001914:	fab3 f383 	clz	r3, r3
 8001918:	b2db      	uxtb	r3, r3
 800191a:	f003 031f 	and.w	r3, r3, #31
 800191e:	2201      	movs	r2, #1
 8001920:	fa02 f303 	lsl.w	r3, r2, r3
 8001924:	687a      	ldr	r2, [r7, #4]
 8001926:	6812      	ldr	r2, [r2, #0]
 8001928:	69d1      	ldr	r1, [r2, #28]
 800192a:	687a      	ldr	r2, [r7, #4]
 800192c:	6812      	ldr	r2, [r2, #0]
 800192e:	430b      	orrs	r3, r1
 8001930:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	6818      	ldr	r0, [r3, #0]
 8001936:	683b      	ldr	r3, [r7, #0]
 8001938:	6859      	ldr	r1, [r3, #4]
 800193a:	683b      	ldr	r3, [r7, #0]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	461a      	mov	r2, r3
 8001940:	f7ff fa6a 	bl	8000e18 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	4618      	mov	r0, r3
 800194a:	f7ff fbc1 	bl	80010d0 <LL_ADC_REG_IsConversionOngoing>
 800194e:	62b8      	str	r0, [r7, #40]	@ 0x28
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	4618      	mov	r0, r3
 8001956:	f7ff fbe3 	bl	8001120 <LL_ADC_INJ_IsConversionOngoing>
 800195a:	6278      	str	r0, [r7, #36]	@ 0x24
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800195c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800195e:	2b00      	cmp	r3, #0
 8001960:	f040 80b8 	bne.w	8001ad4 <HAL_ADC_ConfigChannel+0x248>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001964:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001966:	2b00      	cmp	r3, #0
 8001968:	f040 80b4 	bne.w	8001ad4 <HAL_ADC_ConfigChannel+0x248>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	6818      	ldr	r0, [r3, #0]
 8001970:	683b      	ldr	r3, [r7, #0]
 8001972:	6819      	ldr	r1, [r3, #0]
 8001974:	683b      	ldr	r3, [r7, #0]
 8001976:	689b      	ldr	r3, [r3, #8]
 8001978:	461a      	mov	r2, r3
 800197a:	f7ff fa79 	bl	8000e70 <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800197e:	4b30      	ldr	r3, [pc, #192]	@ (8001a40 <HAL_ADC_ConfigChannel+0x1b4>)
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8001986:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800198a:	d10b      	bne.n	80019a4 <HAL_ADC_ConfigChannel+0x118>
 800198c:	683b      	ldr	r3, [r7, #0]
 800198e:	695a      	ldr	r2, [r3, #20]
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	68db      	ldr	r3, [r3, #12]
 8001996:	089b      	lsrs	r3, r3, #2
 8001998:	f003 0307 	and.w	r3, r3, #7
 800199c:	005b      	lsls	r3, r3, #1
 800199e:	fa02 f303 	lsl.w	r3, r2, r3
 80019a2:	e01d      	b.n	80019e0 <HAL_ADC_ConfigChannel+0x154>
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	68db      	ldr	r3, [r3, #12]
 80019aa:	f003 0310 	and.w	r3, r3, #16
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d10b      	bne.n	80019ca <HAL_ADC_ConfigChannel+0x13e>
 80019b2:	683b      	ldr	r3, [r7, #0]
 80019b4:	695a      	ldr	r2, [r3, #20]
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	68db      	ldr	r3, [r3, #12]
 80019bc:	089b      	lsrs	r3, r3, #2
 80019be:	f003 0307 	and.w	r3, r3, #7
 80019c2:	005b      	lsls	r3, r3, #1
 80019c4:	fa02 f303 	lsl.w	r3, r2, r3
 80019c8:	e00a      	b.n	80019e0 <HAL_ADC_ConfigChannel+0x154>
 80019ca:	683b      	ldr	r3, [r7, #0]
 80019cc:	695a      	ldr	r2, [r3, #20]
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	68db      	ldr	r3, [r3, #12]
 80019d4:	089b      	lsrs	r3, r3, #2
 80019d6:	f003 0304 	and.w	r3, r3, #4
 80019da:	005b      	lsls	r3, r3, #1
 80019dc:	fa02 f303 	lsl.w	r3, r2, r3
 80019e0:	623b      	str	r3, [r7, #32]
      }

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80019e2:	683b      	ldr	r3, [r7, #0]
 80019e4:	691b      	ldr	r3, [r3, #16]
 80019e6:	2b04      	cmp	r3, #4
 80019e8:	d02c      	beq.n	8001a44 <HAL_ADC_ConfigChannel+0x1b8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	6818      	ldr	r0, [r3, #0]
 80019ee:	683b      	ldr	r3, [r7, #0]
 80019f0:	6919      	ldr	r1, [r3, #16]
 80019f2:	683b      	ldr	r3, [r7, #0]
 80019f4:	681a      	ldr	r2, [r3, #0]
 80019f6:	6a3b      	ldr	r3, [r7, #32]
 80019f8:	f7ff f9a7 	bl	8000d4a <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	6818      	ldr	r0, [r3, #0]
 8001a00:	683b      	ldr	r3, [r7, #0]
 8001a02:	6919      	ldr	r1, [r3, #16]
 8001a04:	683b      	ldr	r3, [r7, #0]
 8001a06:	7e5b      	ldrb	r3, [r3, #25]
 8001a08:	2b01      	cmp	r3, #1
 8001a0a:	d102      	bne.n	8001a12 <HAL_ADC_ConfigChannel+0x186>
 8001a0c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8001a10:	e000      	b.n	8001a14 <HAL_ADC_ConfigChannel+0x188>
 8001a12:	2300      	movs	r3, #0
 8001a14:	461a      	mov	r2, r3
 8001a16:	f7ff f9d1 	bl	8000dbc <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	6818      	ldr	r0, [r3, #0]
 8001a1e:	683b      	ldr	r3, [r7, #0]
 8001a20:	6919      	ldr	r1, [r3, #16]
 8001a22:	683b      	ldr	r3, [r7, #0]
 8001a24:	7e1b      	ldrb	r3, [r3, #24]
 8001a26:	2b01      	cmp	r3, #1
 8001a28:	d102      	bne.n	8001a30 <HAL_ADC_ConfigChannel+0x1a4>
 8001a2a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001a2e:	e000      	b.n	8001a32 <HAL_ADC_ConfigChannel+0x1a6>
 8001a30:	2300      	movs	r3, #0
 8001a32:	461a      	mov	r2, r3
 8001a34:	f7ff f9a9 	bl	8000d8a <LL_ADC_SetDataRightShift>
 8001a38:	e04c      	b.n	8001ad4 <HAL_ADC_ConfigChannel+0x248>
 8001a3a:	bf00      	nop
 8001a3c:	47ff0000 	.word	0x47ff0000
 8001a40:	5c001000 	.word	0x5c001000
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a4a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001a4e:	683b      	ldr	r3, [r7, #0]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	069b      	lsls	r3, r3, #26
 8001a54:	429a      	cmp	r2, r3
 8001a56:	d107      	bne.n	8001a68 <HAL_ADC_ConfigChannel+0x1dc>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8001a66:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001a6e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001a72:	683b      	ldr	r3, [r7, #0]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	069b      	lsls	r3, r3, #26
 8001a78:	429a      	cmp	r2, r3
 8001a7a:	d107      	bne.n	8001a8c <HAL_ADC_ConfigChannel+0x200>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8001a8a:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001a92:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001a96:	683b      	ldr	r3, [r7, #0]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	069b      	lsls	r3, r3, #26
 8001a9c:	429a      	cmp	r2, r3
 8001a9e:	d107      	bne.n	8001ab0 <HAL_ADC_ConfigChannel+0x224>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8001aae:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001ab6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001aba:	683b      	ldr	r3, [r7, #0]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	069b      	lsls	r3, r3, #26
 8001ac0:	429a      	cmp	r2, r3
 8001ac2:	d107      	bne.n	8001ad4 <HAL_ADC_ConfigChannel+0x248>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8001ad2:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	4618      	mov	r0, r3
 8001ada:	f7ff faab 	bl	8001034 <LL_ADC_IsEnabled>
 8001ade:	4603      	mov	r3, r0
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	f040 81aa 	bne.w	8001e3a <HAL_ADC_ConfigChannel+0x5ae>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	6818      	ldr	r0, [r3, #0]
 8001aea:	683b      	ldr	r3, [r7, #0]
 8001aec:	6819      	ldr	r1, [r3, #0]
 8001aee:	683b      	ldr	r3, [r7, #0]
 8001af0:	68db      	ldr	r3, [r3, #12]
 8001af2:	461a      	mov	r2, r3
 8001af4:	f7ff f9e8 	bl	8000ec8 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8001af8:	683b      	ldr	r3, [r7, #0]
 8001afa:	68db      	ldr	r3, [r3, #12]
 8001afc:	4a87      	ldr	r2, [pc, #540]	@ (8001d1c <HAL_ADC_ConfigChannel+0x490>)
 8001afe:	4293      	cmp	r3, r2
 8001b00:	f040 809a 	bne.w	8001c38 <HAL_ADC_ConfigChannel+0x3ac>
      {
        /* Set ADC channel preselection of corresponding negative channel */
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681a      	ldr	r2, [r3, #0]
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	4984      	ldr	r1, [pc, #528]	@ (8001d20 <HAL_ADC_ConfigChannel+0x494>)
 8001b0e:	428b      	cmp	r3, r1
 8001b10:	d147      	bne.n	8001ba2 <HAL_ADC_ConfigChannel+0x316>
 8001b12:	683b      	ldr	r3, [r7, #0]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	4983      	ldr	r1, [pc, #524]	@ (8001d24 <HAL_ADC_ConfigChannel+0x498>)
 8001b18:	428b      	cmp	r3, r1
 8001b1a:	d040      	beq.n	8001b9e <HAL_ADC_ConfigChannel+0x312>
 8001b1c:	683b      	ldr	r3, [r7, #0]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	4981      	ldr	r1, [pc, #516]	@ (8001d28 <HAL_ADC_ConfigChannel+0x49c>)
 8001b22:	428b      	cmp	r3, r1
 8001b24:	d039      	beq.n	8001b9a <HAL_ADC_ConfigChannel+0x30e>
 8001b26:	683b      	ldr	r3, [r7, #0]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	4980      	ldr	r1, [pc, #512]	@ (8001d2c <HAL_ADC_ConfigChannel+0x4a0>)
 8001b2c:	428b      	cmp	r3, r1
 8001b2e:	d032      	beq.n	8001b96 <HAL_ADC_ConfigChannel+0x30a>
 8001b30:	683b      	ldr	r3, [r7, #0]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	497e      	ldr	r1, [pc, #504]	@ (8001d30 <HAL_ADC_ConfigChannel+0x4a4>)
 8001b36:	428b      	cmp	r3, r1
 8001b38:	d02b      	beq.n	8001b92 <HAL_ADC_ConfigChannel+0x306>
 8001b3a:	683b      	ldr	r3, [r7, #0]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	497d      	ldr	r1, [pc, #500]	@ (8001d34 <HAL_ADC_ConfigChannel+0x4a8>)
 8001b40:	428b      	cmp	r3, r1
 8001b42:	d024      	beq.n	8001b8e <HAL_ADC_ConfigChannel+0x302>
 8001b44:	683b      	ldr	r3, [r7, #0]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	497b      	ldr	r1, [pc, #492]	@ (8001d38 <HAL_ADC_ConfigChannel+0x4ac>)
 8001b4a:	428b      	cmp	r3, r1
 8001b4c:	d01d      	beq.n	8001b8a <HAL_ADC_ConfigChannel+0x2fe>
 8001b4e:	683b      	ldr	r3, [r7, #0]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	497a      	ldr	r1, [pc, #488]	@ (8001d3c <HAL_ADC_ConfigChannel+0x4b0>)
 8001b54:	428b      	cmp	r3, r1
 8001b56:	d016      	beq.n	8001b86 <HAL_ADC_ConfigChannel+0x2fa>
 8001b58:	683b      	ldr	r3, [r7, #0]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	4978      	ldr	r1, [pc, #480]	@ (8001d40 <HAL_ADC_ConfigChannel+0x4b4>)
 8001b5e:	428b      	cmp	r3, r1
 8001b60:	d00f      	beq.n	8001b82 <HAL_ADC_ConfigChannel+0x2f6>
 8001b62:	683b      	ldr	r3, [r7, #0]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	4977      	ldr	r1, [pc, #476]	@ (8001d44 <HAL_ADC_ConfigChannel+0x4b8>)
 8001b68:	428b      	cmp	r3, r1
 8001b6a:	d008      	beq.n	8001b7e <HAL_ADC_ConfigChannel+0x2f2>
 8001b6c:	683b      	ldr	r3, [r7, #0]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	4975      	ldr	r1, [pc, #468]	@ (8001d48 <HAL_ADC_ConfigChannel+0x4bc>)
 8001b72:	428b      	cmp	r3, r1
 8001b74:	d101      	bne.n	8001b7a <HAL_ADC_ConfigChannel+0x2ee>
 8001b76:	4b75      	ldr	r3, [pc, #468]	@ (8001d4c <HAL_ADC_ConfigChannel+0x4c0>)
 8001b78:	e05a      	b.n	8001c30 <HAL_ADC_ConfigChannel+0x3a4>
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	e058      	b.n	8001c30 <HAL_ADC_ConfigChannel+0x3a4>
 8001b7e:	4b74      	ldr	r3, [pc, #464]	@ (8001d50 <HAL_ADC_ConfigChannel+0x4c4>)
 8001b80:	e056      	b.n	8001c30 <HAL_ADC_ConfigChannel+0x3a4>
 8001b82:	4b74      	ldr	r3, [pc, #464]	@ (8001d54 <HAL_ADC_ConfigChannel+0x4c8>)
 8001b84:	e054      	b.n	8001c30 <HAL_ADC_ConfigChannel+0x3a4>
 8001b86:	4b6e      	ldr	r3, [pc, #440]	@ (8001d40 <HAL_ADC_ConfigChannel+0x4b4>)
 8001b88:	e052      	b.n	8001c30 <HAL_ADC_ConfigChannel+0x3a4>
 8001b8a:	4b6c      	ldr	r3, [pc, #432]	@ (8001d3c <HAL_ADC_ConfigChannel+0x4b0>)
 8001b8c:	e050      	b.n	8001c30 <HAL_ADC_ConfigChannel+0x3a4>
 8001b8e:	4b72      	ldr	r3, [pc, #456]	@ (8001d58 <HAL_ADC_ConfigChannel+0x4cc>)
 8001b90:	e04e      	b.n	8001c30 <HAL_ADC_ConfigChannel+0x3a4>
 8001b92:	4b72      	ldr	r3, [pc, #456]	@ (8001d5c <HAL_ADC_ConfigChannel+0x4d0>)
 8001b94:	e04c      	b.n	8001c30 <HAL_ADC_ConfigChannel+0x3a4>
 8001b96:	4b72      	ldr	r3, [pc, #456]	@ (8001d60 <HAL_ADC_ConfigChannel+0x4d4>)
 8001b98:	e04a      	b.n	8001c30 <HAL_ADC_ConfigChannel+0x3a4>
 8001b9a:	4b72      	ldr	r3, [pc, #456]	@ (8001d64 <HAL_ADC_ConfigChannel+0x4d8>)
 8001b9c:	e048      	b.n	8001c30 <HAL_ADC_ConfigChannel+0x3a4>
 8001b9e:	2301      	movs	r3, #1
 8001ba0:	e046      	b.n	8001c30 <HAL_ADC_ConfigChannel+0x3a4>
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	4970      	ldr	r1, [pc, #448]	@ (8001d68 <HAL_ADC_ConfigChannel+0x4dc>)
 8001ba8:	428b      	cmp	r3, r1
 8001baa:	d140      	bne.n	8001c2e <HAL_ADC_ConfigChannel+0x3a2>
 8001bac:	683b      	ldr	r3, [r7, #0]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	495c      	ldr	r1, [pc, #368]	@ (8001d24 <HAL_ADC_ConfigChannel+0x498>)
 8001bb2:	428b      	cmp	r3, r1
 8001bb4:	d039      	beq.n	8001c2a <HAL_ADC_ConfigChannel+0x39e>
 8001bb6:	683b      	ldr	r3, [r7, #0]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	495b      	ldr	r1, [pc, #364]	@ (8001d28 <HAL_ADC_ConfigChannel+0x49c>)
 8001bbc:	428b      	cmp	r3, r1
 8001bbe:	d032      	beq.n	8001c26 <HAL_ADC_ConfigChannel+0x39a>
 8001bc0:	683b      	ldr	r3, [r7, #0]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	4959      	ldr	r1, [pc, #356]	@ (8001d2c <HAL_ADC_ConfigChannel+0x4a0>)
 8001bc6:	428b      	cmp	r3, r1
 8001bc8:	d02b      	beq.n	8001c22 <HAL_ADC_ConfigChannel+0x396>
 8001bca:	683b      	ldr	r3, [r7, #0]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	4958      	ldr	r1, [pc, #352]	@ (8001d30 <HAL_ADC_ConfigChannel+0x4a4>)
 8001bd0:	428b      	cmp	r3, r1
 8001bd2:	d024      	beq.n	8001c1e <HAL_ADC_ConfigChannel+0x392>
 8001bd4:	683b      	ldr	r3, [r7, #0]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	4956      	ldr	r1, [pc, #344]	@ (8001d34 <HAL_ADC_ConfigChannel+0x4a8>)
 8001bda:	428b      	cmp	r3, r1
 8001bdc:	d01d      	beq.n	8001c1a <HAL_ADC_ConfigChannel+0x38e>
 8001bde:	683b      	ldr	r3, [r7, #0]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	4955      	ldr	r1, [pc, #340]	@ (8001d38 <HAL_ADC_ConfigChannel+0x4ac>)
 8001be4:	428b      	cmp	r3, r1
 8001be6:	d016      	beq.n	8001c16 <HAL_ADC_ConfigChannel+0x38a>
 8001be8:	683b      	ldr	r3, [r7, #0]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	4953      	ldr	r1, [pc, #332]	@ (8001d3c <HAL_ADC_ConfigChannel+0x4b0>)
 8001bee:	428b      	cmp	r3, r1
 8001bf0:	d00f      	beq.n	8001c12 <HAL_ADC_ConfigChannel+0x386>
 8001bf2:	683b      	ldr	r3, [r7, #0]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	4952      	ldr	r1, [pc, #328]	@ (8001d40 <HAL_ADC_ConfigChannel+0x4b4>)
 8001bf8:	428b      	cmp	r3, r1
 8001bfa:	d008      	beq.n	8001c0e <HAL_ADC_ConfigChannel+0x382>
 8001bfc:	683b      	ldr	r3, [r7, #0]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	4951      	ldr	r1, [pc, #324]	@ (8001d48 <HAL_ADC_ConfigChannel+0x4bc>)
 8001c02:	428b      	cmp	r3, r1
 8001c04:	d101      	bne.n	8001c0a <HAL_ADC_ConfigChannel+0x37e>
 8001c06:	4b51      	ldr	r3, [pc, #324]	@ (8001d4c <HAL_ADC_ConfigChannel+0x4c0>)
 8001c08:	e012      	b.n	8001c30 <HAL_ADC_ConfigChannel+0x3a4>
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	e010      	b.n	8001c30 <HAL_ADC_ConfigChannel+0x3a4>
 8001c0e:	4b51      	ldr	r3, [pc, #324]	@ (8001d54 <HAL_ADC_ConfigChannel+0x4c8>)
 8001c10:	e00e      	b.n	8001c30 <HAL_ADC_ConfigChannel+0x3a4>
 8001c12:	4b4b      	ldr	r3, [pc, #300]	@ (8001d40 <HAL_ADC_ConfigChannel+0x4b4>)
 8001c14:	e00c      	b.n	8001c30 <HAL_ADC_ConfigChannel+0x3a4>
 8001c16:	4b49      	ldr	r3, [pc, #292]	@ (8001d3c <HAL_ADC_ConfigChannel+0x4b0>)
 8001c18:	e00a      	b.n	8001c30 <HAL_ADC_ConfigChannel+0x3a4>
 8001c1a:	4b4f      	ldr	r3, [pc, #316]	@ (8001d58 <HAL_ADC_ConfigChannel+0x4cc>)
 8001c1c:	e008      	b.n	8001c30 <HAL_ADC_ConfigChannel+0x3a4>
 8001c1e:	4b4f      	ldr	r3, [pc, #316]	@ (8001d5c <HAL_ADC_ConfigChannel+0x4d0>)
 8001c20:	e006      	b.n	8001c30 <HAL_ADC_ConfigChannel+0x3a4>
 8001c22:	4b4f      	ldr	r3, [pc, #316]	@ (8001d60 <HAL_ADC_ConfigChannel+0x4d4>)
 8001c24:	e004      	b.n	8001c30 <HAL_ADC_ConfigChannel+0x3a4>
 8001c26:	4b4f      	ldr	r3, [pc, #316]	@ (8001d64 <HAL_ADC_ConfigChannel+0x4d8>)
 8001c28:	e002      	b.n	8001c30 <HAL_ADC_ConfigChannel+0x3a4>
 8001c2a:	2301      	movs	r3, #1
 8001c2c:	e000      	b.n	8001c30 <HAL_ADC_ConfigChannel+0x3a4>
 8001c2e:	2300      	movs	r3, #0
 8001c30:	4619      	mov	r1, r3
 8001c32:	4610      	mov	r0, r2
 8001c34:	f7ff f856 	bl	8000ce4 <LL_ADC_SetChannelPreselection>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001c38:	683b      	ldr	r3, [r7, #0]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	f280 80fc 	bge.w	8001e3a <HAL_ADC_ConfigChannel+0x5ae>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	4a36      	ldr	r2, [pc, #216]	@ (8001d20 <HAL_ADC_ConfigChannel+0x494>)
 8001c48:	4293      	cmp	r3, r2
 8001c4a:	d004      	beq.n	8001c56 <HAL_ADC_ConfigChannel+0x3ca>
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	4a45      	ldr	r2, [pc, #276]	@ (8001d68 <HAL_ADC_ConfigChannel+0x4dc>)
 8001c52:	4293      	cmp	r3, r2
 8001c54:	d101      	bne.n	8001c5a <HAL_ADC_ConfigChannel+0x3ce>
 8001c56:	4b45      	ldr	r3, [pc, #276]	@ (8001d6c <HAL_ADC_ConfigChannel+0x4e0>)
 8001c58:	e000      	b.n	8001c5c <HAL_ADC_ConfigChannel+0x3d0>
 8001c5a:	4b45      	ldr	r3, [pc, #276]	@ (8001d70 <HAL_ADC_ConfigChannel+0x4e4>)
 8001c5c:	4618      	mov	r0, r3
 8001c5e:	f7ff f833 	bl	8000cc8 <LL_ADC_GetCommonPathInternalCh>
 8001c62:	61f8      	str	r0, [r7, #28]

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	4a2d      	ldr	r2, [pc, #180]	@ (8001d20 <HAL_ADC_ConfigChannel+0x494>)
 8001c6a:	4293      	cmp	r3, r2
 8001c6c:	d004      	beq.n	8001c78 <HAL_ADC_ConfigChannel+0x3ec>
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	4a3d      	ldr	r2, [pc, #244]	@ (8001d68 <HAL_ADC_ConfigChannel+0x4dc>)
 8001c74:	4293      	cmp	r3, r2
 8001c76:	d10e      	bne.n	8001c96 <HAL_ADC_ConfigChannel+0x40a>
 8001c78:	4829      	ldr	r0, [pc, #164]	@ (8001d20 <HAL_ADC_ConfigChannel+0x494>)
 8001c7a:	f7ff f9db 	bl	8001034 <LL_ADC_IsEnabled>
 8001c7e:	4604      	mov	r4, r0
 8001c80:	4839      	ldr	r0, [pc, #228]	@ (8001d68 <HAL_ADC_ConfigChannel+0x4dc>)
 8001c82:	f7ff f9d7 	bl	8001034 <LL_ADC_IsEnabled>
 8001c86:	4603      	mov	r3, r0
 8001c88:	4323      	orrs	r3, r4
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	bf0c      	ite	eq
 8001c8e:	2301      	moveq	r3, #1
 8001c90:	2300      	movne	r3, #0
 8001c92:	b2db      	uxtb	r3, r3
 8001c94:	e008      	b.n	8001ca8 <HAL_ADC_ConfigChannel+0x41c>
 8001c96:	4837      	ldr	r0, [pc, #220]	@ (8001d74 <HAL_ADC_ConfigChannel+0x4e8>)
 8001c98:	f7ff f9cc 	bl	8001034 <LL_ADC_IsEnabled>
 8001c9c:	4603      	mov	r3, r0
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	bf0c      	ite	eq
 8001ca2:	2301      	moveq	r3, #1
 8001ca4:	2300      	movne	r3, #0
 8001ca6:	b2db      	uxtb	r3, r3
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	f000 80b3 	beq.w	8001e14 <HAL_ADC_ConfigChannel+0x588>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001cae:	683b      	ldr	r3, [r7, #0]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	4a31      	ldr	r2, [pc, #196]	@ (8001d78 <HAL_ADC_ConfigChannel+0x4ec>)
 8001cb4:	4293      	cmp	r3, r2
 8001cb6:	d165      	bne.n	8001d84 <HAL_ADC_ConfigChannel+0x4f8>
 8001cb8:	69fb      	ldr	r3, [r7, #28]
 8001cba:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d160      	bne.n	8001d84 <HAL_ADC_ConfigChannel+0x4f8>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	4a2b      	ldr	r2, [pc, #172]	@ (8001d74 <HAL_ADC_ConfigChannel+0x4e8>)
 8001cc8:	4293      	cmp	r3, r2
 8001cca:	f040 80b6 	bne.w	8001e3a <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	4a13      	ldr	r2, [pc, #76]	@ (8001d20 <HAL_ADC_ConfigChannel+0x494>)
 8001cd4:	4293      	cmp	r3, r2
 8001cd6:	d004      	beq.n	8001ce2 <HAL_ADC_ConfigChannel+0x456>
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	4a22      	ldr	r2, [pc, #136]	@ (8001d68 <HAL_ADC_ConfigChannel+0x4dc>)
 8001cde:	4293      	cmp	r3, r2
 8001ce0:	d101      	bne.n	8001ce6 <HAL_ADC_ConfigChannel+0x45a>
 8001ce2:	4a22      	ldr	r2, [pc, #136]	@ (8001d6c <HAL_ADC_ConfigChannel+0x4e0>)
 8001ce4:	e000      	b.n	8001ce8 <HAL_ADC_ConfigChannel+0x45c>
 8001ce6:	4a22      	ldr	r2, [pc, #136]	@ (8001d70 <HAL_ADC_ConfigChannel+0x4e4>)
 8001ce8:	69fb      	ldr	r3, [r7, #28]
 8001cea:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001cee:	4619      	mov	r1, r3
 8001cf0:	4610      	mov	r0, r2
 8001cf2:	f7fe ffd6 	bl	8000ca2 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001cf6:	4b21      	ldr	r3, [pc, #132]	@ (8001d7c <HAL_ADC_ConfigChannel+0x4f0>)
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	099b      	lsrs	r3, r3, #6
 8001cfc:	4a20      	ldr	r2, [pc, #128]	@ (8001d80 <HAL_ADC_ConfigChannel+0x4f4>)
 8001cfe:	fba2 2303 	umull	r2, r3, r2, r3
 8001d02:	099b      	lsrs	r3, r3, #6
 8001d04:	3301      	adds	r3, #1
 8001d06:	005b      	lsls	r3, r3, #1
 8001d08:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8001d0a:	e002      	b.n	8001d12 <HAL_ADC_ConfigChannel+0x486>
              {
                wait_loop_index--;
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	3b01      	subs	r3, #1
 8001d10:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d1f9      	bne.n	8001d0c <HAL_ADC_ConfigChannel+0x480>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001d18:	e08f      	b.n	8001e3a <HAL_ADC_ConfigChannel+0x5ae>
 8001d1a:	bf00      	nop
 8001d1c:	47ff0000 	.word	0x47ff0000
 8001d20:	40022000 	.word	0x40022000
 8001d24:	04300002 	.word	0x04300002
 8001d28:	08600004 	.word	0x08600004
 8001d2c:	0c900008 	.word	0x0c900008
 8001d30:	10c00010 	.word	0x10c00010
 8001d34:	14f00020 	.word	0x14f00020
 8001d38:	2a000400 	.word	0x2a000400
 8001d3c:	2e300800 	.word	0x2e300800
 8001d40:	32601000 	.word	0x32601000
 8001d44:	43210000 	.word	0x43210000
 8001d48:	4b840000 	.word	0x4b840000
 8001d4c:	4fb80000 	.word	0x4fb80000
 8001d50:	47520000 	.word	0x47520000
 8001d54:	36902000 	.word	0x36902000
 8001d58:	25b00200 	.word	0x25b00200
 8001d5c:	21800100 	.word	0x21800100
 8001d60:	1d500080 	.word	0x1d500080
 8001d64:	19200040 	.word	0x19200040
 8001d68:	40022100 	.word	0x40022100
 8001d6c:	40022300 	.word	0x40022300
 8001d70:	58026300 	.word	0x58026300
 8001d74:	58026000 	.word	0x58026000
 8001d78:	cb840000 	.word	0xcb840000
 8001d7c:	24000008 	.word	0x24000008
 8001d80:	053e2d63 	.word	0x053e2d63
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8001d84:	683b      	ldr	r3, [r7, #0]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	4a31      	ldr	r2, [pc, #196]	@ (8001e50 <HAL_ADC_ConfigChannel+0x5c4>)
 8001d8a:	4293      	cmp	r3, r2
 8001d8c:	d11e      	bne.n	8001dcc <HAL_ADC_ConfigChannel+0x540>
 8001d8e:	69fb      	ldr	r3, [r7, #28]
 8001d90:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d119      	bne.n	8001dcc <HAL_ADC_ConfigChannel+0x540>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	4a2d      	ldr	r2, [pc, #180]	@ (8001e54 <HAL_ADC_ConfigChannel+0x5c8>)
 8001d9e:	4293      	cmp	r3, r2
 8001da0:	d14b      	bne.n	8001e3a <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	4a2c      	ldr	r2, [pc, #176]	@ (8001e58 <HAL_ADC_ConfigChannel+0x5cc>)
 8001da8:	4293      	cmp	r3, r2
 8001daa:	d004      	beq.n	8001db6 <HAL_ADC_ConfigChannel+0x52a>
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	4a2a      	ldr	r2, [pc, #168]	@ (8001e5c <HAL_ADC_ConfigChannel+0x5d0>)
 8001db2:	4293      	cmp	r3, r2
 8001db4:	d101      	bne.n	8001dba <HAL_ADC_ConfigChannel+0x52e>
 8001db6:	4a2a      	ldr	r2, [pc, #168]	@ (8001e60 <HAL_ADC_ConfigChannel+0x5d4>)
 8001db8:	e000      	b.n	8001dbc <HAL_ADC_ConfigChannel+0x530>
 8001dba:	4a2a      	ldr	r2, [pc, #168]	@ (8001e64 <HAL_ADC_ConfigChannel+0x5d8>)
 8001dbc:	69fb      	ldr	r3, [r7, #28]
 8001dbe:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001dc2:	4619      	mov	r1, r3
 8001dc4:	4610      	mov	r0, r2
 8001dc6:	f7fe ff6c 	bl	8000ca2 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001dca:	e036      	b.n	8001e3a <HAL_ADC_ConfigChannel+0x5ae>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8001dcc:	683b      	ldr	r3, [r7, #0]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	4a25      	ldr	r2, [pc, #148]	@ (8001e68 <HAL_ADC_ConfigChannel+0x5dc>)
 8001dd2:	4293      	cmp	r3, r2
 8001dd4:	d131      	bne.n	8001e3a <HAL_ADC_ConfigChannel+0x5ae>
 8001dd6:	69fb      	ldr	r3, [r7, #28]
 8001dd8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d12c      	bne.n	8001e3a <HAL_ADC_ConfigChannel+0x5ae>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	4a1b      	ldr	r2, [pc, #108]	@ (8001e54 <HAL_ADC_ConfigChannel+0x5c8>)
 8001de6:	4293      	cmp	r3, r2
 8001de8:	d127      	bne.n	8001e3a <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	4a1a      	ldr	r2, [pc, #104]	@ (8001e58 <HAL_ADC_ConfigChannel+0x5cc>)
 8001df0:	4293      	cmp	r3, r2
 8001df2:	d004      	beq.n	8001dfe <HAL_ADC_ConfigChannel+0x572>
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	4a18      	ldr	r2, [pc, #96]	@ (8001e5c <HAL_ADC_ConfigChannel+0x5d0>)
 8001dfa:	4293      	cmp	r3, r2
 8001dfc:	d101      	bne.n	8001e02 <HAL_ADC_ConfigChannel+0x576>
 8001dfe:	4a18      	ldr	r2, [pc, #96]	@ (8001e60 <HAL_ADC_ConfigChannel+0x5d4>)
 8001e00:	e000      	b.n	8001e04 <HAL_ADC_ConfigChannel+0x578>
 8001e02:	4a18      	ldr	r2, [pc, #96]	@ (8001e64 <HAL_ADC_ConfigChannel+0x5d8>)
 8001e04:	69fb      	ldr	r3, [r7, #28]
 8001e06:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001e0a:	4619      	mov	r1, r3
 8001e0c:	4610      	mov	r0, r2
 8001e0e:	f7fe ff48 	bl	8000ca2 <LL_ADC_SetCommonPathInternalCh>
 8001e12:	e012      	b.n	8001e3a <HAL_ADC_ConfigChannel+0x5ae>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e18:	f043 0220 	orr.w	r2, r3, #32
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	655a      	str	r2, [r3, #84]	@ 0x54

          tmp_hal_status = HAL_ERROR;
 8001e20:	2301      	movs	r3, #1
 8001e22:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8001e26:	e008      	b.n	8001e3a <HAL_ADC_ConfigChannel+0x5ae>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e2c:	f043 0220 	orr.w	r2, r3, #32
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8001e34:	2301      	movs	r3, #1
 8001e36:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8001e42:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8001e46:	4618      	mov	r0, r3
 8001e48:	3734      	adds	r7, #52	@ 0x34
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	bd90      	pop	{r4, r7, pc}
 8001e4e:	bf00      	nop
 8001e50:	c7520000 	.word	0xc7520000
 8001e54:	58026000 	.word	0x58026000
 8001e58:	40022000 	.word	0x40022000
 8001e5c:	40022100 	.word	0x40022100
 8001e60:	40022300 	.word	0x40022300
 8001e64:	58026300 	.word	0x58026300
 8001e68:	cfb80000 	.word	0xcfb80000

08001e6c <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	b088      	sub	sp, #32
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	6078      	str	r0, [r7, #4]
 8001e74:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8001e76:	2300      	movs	r3, #0
 8001e78:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8001e7a:	683b      	ldr	r3, [r7, #0]
 8001e7c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	4618      	mov	r0, r3
 8001e84:	f7ff f924 	bl	80010d0 <LL_ADC_REG_IsConversionOngoing>
 8001e88:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	4618      	mov	r0, r3
 8001e90:	f7ff f946 	bl	8001120 <LL_ADC_INJ_IsConversionOngoing>
 8001e94:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8001e96:	693b      	ldr	r3, [r7, #16]
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d103      	bne.n	8001ea4 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	f000 8098 	beq.w	8001fd4 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	68db      	ldr	r3, [r3, #12]
 8001eaa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d02a      	beq.n	8001f08 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	7d5b      	ldrb	r3, [r3, #21]
 8001eb6:	2b01      	cmp	r3, #1
 8001eb8:	d126      	bne.n	8001f08 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	7d1b      	ldrb	r3, [r3, #20]
 8001ebe:	2b01      	cmp	r3, #1
 8001ec0:	d122      	bne.n	8001f08 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8001ec2:	2301      	movs	r3, #1
 8001ec4:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8001ec6:	e014      	b.n	8001ef2 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8001ec8:	69fb      	ldr	r3, [r7, #28]
 8001eca:	4a45      	ldr	r2, [pc, #276]	@ (8001fe0 <ADC_ConversionStop+0x174>)
 8001ecc:	4293      	cmp	r3, r2
 8001ece:	d90d      	bls.n	8001eec <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ed4:	f043 0210 	orr.w	r2, r3, #16
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ee0:	f043 0201 	orr.w	r2, r3, #1
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8001ee8:	2301      	movs	r3, #1
 8001eea:	e074      	b.n	8001fd6 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8001eec:	69fb      	ldr	r3, [r7, #28]
 8001eee:	3301      	adds	r3, #1
 8001ef0:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001efc:	2b40      	cmp	r3, #64	@ 0x40
 8001efe:	d1e3      	bne.n	8001ec8 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	2240      	movs	r2, #64	@ 0x40
 8001f06:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8001f08:	69bb      	ldr	r3, [r7, #24]
 8001f0a:	2b02      	cmp	r3, #2
 8001f0c:	d014      	beq.n	8001f38 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	4618      	mov	r0, r3
 8001f14:	f7ff f8dc 	bl	80010d0 <LL_ADC_REG_IsConversionOngoing>
 8001f18:	4603      	mov	r3, r0
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d00c      	beq.n	8001f38 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	4618      	mov	r0, r3
 8001f24:	f7ff f899 	bl	800105a <LL_ADC_IsDisableOngoing>
 8001f28:	4603      	mov	r3, r0
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d104      	bne.n	8001f38 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	4618      	mov	r0, r3
 8001f34:	f7ff f8b8 	bl	80010a8 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8001f38:	69bb      	ldr	r3, [r7, #24]
 8001f3a:	2b01      	cmp	r3, #1
 8001f3c:	d014      	beq.n	8001f68 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	4618      	mov	r0, r3
 8001f44:	f7ff f8ec 	bl	8001120 <LL_ADC_INJ_IsConversionOngoing>
 8001f48:	4603      	mov	r3, r0
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d00c      	beq.n	8001f68 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	4618      	mov	r0, r3
 8001f54:	f7ff f881 	bl	800105a <LL_ADC_IsDisableOngoing>
 8001f58:	4603      	mov	r3, r0
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d104      	bne.n	8001f68 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	4618      	mov	r0, r3
 8001f64:	f7ff f8c8 	bl	80010f8 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8001f68:	69bb      	ldr	r3, [r7, #24]
 8001f6a:	2b02      	cmp	r3, #2
 8001f6c:	d005      	beq.n	8001f7a <ADC_ConversionStop+0x10e>
 8001f6e:	69bb      	ldr	r3, [r7, #24]
 8001f70:	2b03      	cmp	r3, #3
 8001f72:	d105      	bne.n	8001f80 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8001f74:	230c      	movs	r3, #12
 8001f76:	617b      	str	r3, [r7, #20]
        break;
 8001f78:	e005      	b.n	8001f86 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8001f7a:	2308      	movs	r3, #8
 8001f7c:	617b      	str	r3, [r7, #20]
        break;
 8001f7e:	e002      	b.n	8001f86 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8001f80:	2304      	movs	r3, #4
 8001f82:	617b      	str	r3, [r7, #20]
        break;
 8001f84:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8001f86:	f7fe fe27 	bl	8000bd8 <HAL_GetTick>
 8001f8a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8001f8c:	e01b      	b.n	8001fc6 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8001f8e:	f7fe fe23 	bl	8000bd8 <HAL_GetTick>
 8001f92:	4602      	mov	r2, r0
 8001f94:	68bb      	ldr	r3, [r7, #8]
 8001f96:	1ad3      	subs	r3, r2, r3
 8001f98:	2b05      	cmp	r3, #5
 8001f9a:	d914      	bls.n	8001fc6 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	689a      	ldr	r2, [r3, #8]
 8001fa2:	697b      	ldr	r3, [r7, #20]
 8001fa4:	4013      	ands	r3, r2
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d00d      	beq.n	8001fc6 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001fae:	f043 0210 	orr.w	r2, r3, #16
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fba:	f043 0201 	orr.w	r2, r3, #1
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8001fc2:	2301      	movs	r3, #1
 8001fc4:	e007      	b.n	8001fd6 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	689a      	ldr	r2, [r3, #8]
 8001fcc:	697b      	ldr	r3, [r7, #20]
 8001fce:	4013      	ands	r3, r2
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d1dc      	bne.n	8001f8e <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8001fd4:	2300      	movs	r3, #0
}
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	3720      	adds	r7, #32
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	bd80      	pop	{r7, pc}
 8001fde:	bf00      	nop
 8001fe0:	000cdbff 	.word	0x000cdbff

08001fe4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	b084      	sub	sp, #16
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	f7ff f81f 	bl	8001034 <LL_ADC_IsEnabled>
 8001ff6:	4603      	mov	r3, r0
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d16e      	bne.n	80020da <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	689a      	ldr	r2, [r3, #8]
 8002002:	4b38      	ldr	r3, [pc, #224]	@ (80020e4 <ADC_Enable+0x100>)
 8002004:	4013      	ands	r3, r2
 8002006:	2b00      	cmp	r3, #0
 8002008:	d00d      	beq.n	8002026 <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800200e:	f043 0210 	orr.w	r2, r3, #16
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800201a:	f043 0201 	orr.w	r2, r3, #1
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8002022:	2301      	movs	r3, #1
 8002024:	e05a      	b.n	80020dc <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	4618      	mov	r0, r3
 800202c:	f7fe ffda 	bl	8000fe4 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002030:	f7fe fdd2 	bl	8000bd8 <HAL_GetTick>
 8002034:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	4a2b      	ldr	r2, [pc, #172]	@ (80020e8 <ADC_Enable+0x104>)
 800203c:	4293      	cmp	r3, r2
 800203e:	d004      	beq.n	800204a <ADC_Enable+0x66>
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	4a29      	ldr	r2, [pc, #164]	@ (80020ec <ADC_Enable+0x108>)
 8002046:	4293      	cmp	r3, r2
 8002048:	d101      	bne.n	800204e <ADC_Enable+0x6a>
 800204a:	4b29      	ldr	r3, [pc, #164]	@ (80020f0 <ADC_Enable+0x10c>)
 800204c:	e000      	b.n	8002050 <ADC_Enable+0x6c>
 800204e:	4b29      	ldr	r3, [pc, #164]	@ (80020f4 <ADC_Enable+0x110>)
 8002050:	4618      	mov	r0, r3
 8002052:	f7fe ff5d 	bl	8000f10 <LL_ADC_GetMultimode>
 8002056:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	4a23      	ldr	r2, [pc, #140]	@ (80020ec <ADC_Enable+0x108>)
 800205e:	4293      	cmp	r3, r2
 8002060:	d002      	beq.n	8002068 <ADC_Enable+0x84>
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	e000      	b.n	800206a <ADC_Enable+0x86>
 8002068:	4b1f      	ldr	r3, [pc, #124]	@ (80020e8 <ADC_Enable+0x104>)
 800206a:	687a      	ldr	r2, [r7, #4]
 800206c:	6812      	ldr	r2, [r2, #0]
 800206e:	4293      	cmp	r3, r2
 8002070:	d02c      	beq.n	80020cc <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002072:	68bb      	ldr	r3, [r7, #8]
 8002074:	2b00      	cmp	r3, #0
 8002076:	d130      	bne.n	80020da <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002078:	e028      	b.n	80020cc <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	4618      	mov	r0, r3
 8002080:	f7fe ffd8 	bl	8001034 <LL_ADC_IsEnabled>
 8002084:	4603      	mov	r3, r0
 8002086:	2b00      	cmp	r3, #0
 8002088:	d104      	bne.n	8002094 <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	4618      	mov	r0, r3
 8002090:	f7fe ffa8 	bl	8000fe4 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002094:	f7fe fda0 	bl	8000bd8 <HAL_GetTick>
 8002098:	4602      	mov	r2, r0
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	1ad3      	subs	r3, r2, r3
 800209e:	2b02      	cmp	r3, #2
 80020a0:	d914      	bls.n	80020cc <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	f003 0301 	and.w	r3, r3, #1
 80020ac:	2b01      	cmp	r3, #1
 80020ae:	d00d      	beq.n	80020cc <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80020b4:	f043 0210 	orr.w	r2, r3, #16
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	655a      	str	r2, [r3, #84]	@ 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020c0:	f043 0201 	orr.w	r2, r3, #1
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	659a      	str	r2, [r3, #88]	@ 0x58

            return HAL_ERROR;
 80020c8:	2301      	movs	r3, #1
 80020ca:	e007      	b.n	80020dc <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f003 0301 	and.w	r3, r3, #1
 80020d6:	2b01      	cmp	r3, #1
 80020d8:	d1cf      	bne.n	800207a <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80020da:	2300      	movs	r3, #0
}
 80020dc:	4618      	mov	r0, r3
 80020de:	3710      	adds	r7, #16
 80020e0:	46bd      	mov	sp, r7
 80020e2:	bd80      	pop	{r7, pc}
 80020e4:	8000003f 	.word	0x8000003f
 80020e8:	40022000 	.word	0x40022000
 80020ec:	40022100 	.word	0x40022100
 80020f0:	40022300 	.word	0x40022300
 80020f4:	58026300 	.word	0x58026300

080020f8 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b084      	sub	sp, #16
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	4618      	mov	r0, r3
 8002106:	f7fe ffa8 	bl	800105a <LL_ADC_IsDisableOngoing>
 800210a:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	4618      	mov	r0, r3
 8002112:	f7fe ff8f 	bl	8001034 <LL_ADC_IsEnabled>
 8002116:	4603      	mov	r3, r0
 8002118:	2b00      	cmp	r3, #0
 800211a:	d047      	beq.n	80021ac <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	2b00      	cmp	r3, #0
 8002120:	d144      	bne.n	80021ac <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	689b      	ldr	r3, [r3, #8]
 8002128:	f003 030d 	and.w	r3, r3, #13
 800212c:	2b01      	cmp	r3, #1
 800212e:	d10c      	bne.n	800214a <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	4618      	mov	r0, r3
 8002136:	f7fe ff69 	bl	800100c <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	2203      	movs	r2, #3
 8002140:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002142:	f7fe fd49 	bl	8000bd8 <HAL_GetTick>
 8002146:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002148:	e029      	b.n	800219e <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800214e:	f043 0210 	orr.w	r2, r3, #16
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800215a:	f043 0201 	orr.w	r2, r3, #1
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 8002162:	2301      	movs	r3, #1
 8002164:	e023      	b.n	80021ae <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002166:	f7fe fd37 	bl	8000bd8 <HAL_GetTick>
 800216a:	4602      	mov	r2, r0
 800216c:	68bb      	ldr	r3, [r7, #8]
 800216e:	1ad3      	subs	r3, r2, r3
 8002170:	2b02      	cmp	r3, #2
 8002172:	d914      	bls.n	800219e <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	689b      	ldr	r3, [r3, #8]
 800217a:	f003 0301 	and.w	r3, r3, #1
 800217e:	2b00      	cmp	r3, #0
 8002180:	d00d      	beq.n	800219e <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002186:	f043 0210 	orr.w	r2, r3, #16
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002192:	f043 0201 	orr.w	r2, r3, #1
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 800219a:	2301      	movs	r3, #1
 800219c:	e007      	b.n	80021ae <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	689b      	ldr	r3, [r3, #8]
 80021a4:	f003 0301 	and.w	r3, r3, #1
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d1dc      	bne.n	8002166 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80021ac:	2300      	movs	r3, #0
}
 80021ae:	4618      	mov	r0, r3
 80021b0:	3710      	adds	r7, #16
 80021b2:	46bd      	mov	sp, r7
 80021b4:	bd80      	pop	{r7, pc}
	...

080021b8 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b084      	sub	sp, #16
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	4a7a      	ldr	r2, [pc, #488]	@ (80023b0 <ADC_ConfigureBoostMode+0x1f8>)
 80021c6:	4293      	cmp	r3, r2
 80021c8:	d004      	beq.n	80021d4 <ADC_ConfigureBoostMode+0x1c>
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	4a79      	ldr	r2, [pc, #484]	@ (80023b4 <ADC_ConfigureBoostMode+0x1fc>)
 80021d0:	4293      	cmp	r3, r2
 80021d2:	d109      	bne.n	80021e8 <ADC_ConfigureBoostMode+0x30>
 80021d4:	4b78      	ldr	r3, [pc, #480]	@ (80023b8 <ADC_ConfigureBoostMode+0x200>)
 80021d6:	689b      	ldr	r3, [r3, #8]
 80021d8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80021dc:	2b00      	cmp	r3, #0
 80021de:	bf14      	ite	ne
 80021e0:	2301      	movne	r3, #1
 80021e2:	2300      	moveq	r3, #0
 80021e4:	b2db      	uxtb	r3, r3
 80021e6:	e008      	b.n	80021fa <ADC_ConfigureBoostMode+0x42>
 80021e8:	4b74      	ldr	r3, [pc, #464]	@ (80023bc <ADC_ConfigureBoostMode+0x204>)
 80021ea:	689b      	ldr	r3, [r3, #8]
 80021ec:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	bf14      	ite	ne
 80021f4:	2301      	movne	r3, #1
 80021f6:	2300      	moveq	r3, #0
 80021f8:	b2db      	uxtb	r3, r3
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d01c      	beq.n	8002238 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 80021fe:	f001 ff0f 	bl	8004020 <HAL_RCC_GetHCLKFreq>
 8002202:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	685b      	ldr	r3, [r3, #4]
 8002208:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800220c:	d010      	beq.n	8002230 <ADC_ConfigureBoostMode+0x78>
 800220e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002212:	d873      	bhi.n	80022fc <ADC_ConfigureBoostMode+0x144>
 8002214:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002218:	d002      	beq.n	8002220 <ADC_ConfigureBoostMode+0x68>
 800221a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800221e:	d16d      	bne.n	80022fc <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	685b      	ldr	r3, [r3, #4]
 8002224:	0c1b      	lsrs	r3, r3, #16
 8002226:	68fa      	ldr	r2, [r7, #12]
 8002228:	fbb2 f3f3 	udiv	r3, r2, r3
 800222c:	60fb      	str	r3, [r7, #12]
        break;
 800222e:	e068      	b.n	8002302 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	089b      	lsrs	r3, r3, #2
 8002234:	60fb      	str	r3, [r7, #12]
        break;
 8002236:	e064      	b.n	8002302 <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8002238:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800223c:	f04f 0100 	mov.w	r1, #0
 8002240:	f003 f954 	bl	80054ec <HAL_RCCEx_GetPeriphCLKFreq>
 8002244:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	685b      	ldr	r3, [r3, #4]
 800224a:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 800224e:	d051      	beq.n	80022f4 <ADC_ConfigureBoostMode+0x13c>
 8002250:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8002254:	d854      	bhi.n	8002300 <ADC_ConfigureBoostMode+0x148>
 8002256:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 800225a:	d047      	beq.n	80022ec <ADC_ConfigureBoostMode+0x134>
 800225c:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8002260:	d84e      	bhi.n	8002300 <ADC_ConfigureBoostMode+0x148>
 8002262:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8002266:	d03d      	beq.n	80022e4 <ADC_ConfigureBoostMode+0x12c>
 8002268:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 800226c:	d848      	bhi.n	8002300 <ADC_ConfigureBoostMode+0x148>
 800226e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002272:	d033      	beq.n	80022dc <ADC_ConfigureBoostMode+0x124>
 8002274:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002278:	d842      	bhi.n	8002300 <ADC_ConfigureBoostMode+0x148>
 800227a:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 800227e:	d029      	beq.n	80022d4 <ADC_ConfigureBoostMode+0x11c>
 8002280:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8002284:	d83c      	bhi.n	8002300 <ADC_ConfigureBoostMode+0x148>
 8002286:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800228a:	d01a      	beq.n	80022c2 <ADC_ConfigureBoostMode+0x10a>
 800228c:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8002290:	d836      	bhi.n	8002300 <ADC_ConfigureBoostMode+0x148>
 8002292:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8002296:	d014      	beq.n	80022c2 <ADC_ConfigureBoostMode+0x10a>
 8002298:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 800229c:	d830      	bhi.n	8002300 <ADC_ConfigureBoostMode+0x148>
 800229e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80022a2:	d00e      	beq.n	80022c2 <ADC_ConfigureBoostMode+0x10a>
 80022a4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80022a8:	d82a      	bhi.n	8002300 <ADC_ConfigureBoostMode+0x148>
 80022aa:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80022ae:	d008      	beq.n	80022c2 <ADC_ConfigureBoostMode+0x10a>
 80022b0:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80022b4:	d824      	bhi.n	8002300 <ADC_ConfigureBoostMode+0x148>
 80022b6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80022ba:	d002      	beq.n	80022c2 <ADC_ConfigureBoostMode+0x10a>
 80022bc:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80022c0:	d11e      	bne.n	8002300 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	685b      	ldr	r3, [r3, #4]
 80022c6:	0c9b      	lsrs	r3, r3, #18
 80022c8:	005b      	lsls	r3, r3, #1
 80022ca:	68fa      	ldr	r2, [r7, #12]
 80022cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80022d0:	60fb      	str	r3, [r7, #12]
        break;
 80022d2:	e016      	b.n	8002302 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	091b      	lsrs	r3, r3, #4
 80022d8:	60fb      	str	r3, [r7, #12]
        break;
 80022da:	e012      	b.n	8002302 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	095b      	lsrs	r3, r3, #5
 80022e0:	60fb      	str	r3, [r7, #12]
        break;
 80022e2:	e00e      	b.n	8002302 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	099b      	lsrs	r3, r3, #6
 80022e8:	60fb      	str	r3, [r7, #12]
        break;
 80022ea:	e00a      	b.n	8002302 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	09db      	lsrs	r3, r3, #7
 80022f0:	60fb      	str	r3, [r7, #12]
        break;
 80022f2:	e006      	b.n	8002302 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	0a1b      	lsrs	r3, r3, #8
 80022f8:	60fb      	str	r3, [r7, #12]
        break;
 80022fa:	e002      	b.n	8002302 <ADC_ConfigureBoostMode+0x14a>
        break;
 80022fc:	bf00      	nop
 80022fe:	e000      	b.n	8002302 <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 8002300:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8002302:	f7fe fc99 	bl	8000c38 <HAL_GetREVID>
 8002306:	4603      	mov	r3, r0
 8002308:	f241 0203 	movw	r2, #4099	@ 0x1003
 800230c:	4293      	cmp	r3, r2
 800230e:	d815      	bhi.n	800233c <ADC_ConfigureBoostMode+0x184>
  {
    if (freq > 20000000UL)
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	4a2b      	ldr	r2, [pc, #172]	@ (80023c0 <ADC_ConfigureBoostMode+0x208>)
 8002314:	4293      	cmp	r3, r2
 8002316:	d908      	bls.n	800232a <ADC_ConfigureBoostMode+0x172>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	689a      	ldr	r2, [r3, #8]
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002326:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8002328:	e03e      	b.n	80023a8 <ADC_ConfigureBoostMode+0x1f0>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	689a      	ldr	r2, [r3, #8]
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002338:	609a      	str	r2, [r3, #8]
}
 800233a:	e035      	b.n	80023a8 <ADC_ConfigureBoostMode+0x1f0>
    freq /= 2U; /* divider by 2 for Rev.V */
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	085b      	lsrs	r3, r3, #1
 8002340:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	4a1f      	ldr	r2, [pc, #124]	@ (80023c4 <ADC_ConfigureBoostMode+0x20c>)
 8002346:	4293      	cmp	r3, r2
 8002348:	d808      	bhi.n	800235c <ADC_ConfigureBoostMode+0x1a4>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	689a      	ldr	r2, [r3, #8]
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8002358:	609a      	str	r2, [r3, #8]
}
 800235a:	e025      	b.n	80023a8 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 12500000UL)
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	4a1a      	ldr	r2, [pc, #104]	@ (80023c8 <ADC_ConfigureBoostMode+0x210>)
 8002360:	4293      	cmp	r3, r2
 8002362:	d80a      	bhi.n	800237a <ADC_ConfigureBoostMode+0x1c2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	689b      	ldr	r3, [r3, #8]
 800236a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002376:	609a      	str	r2, [r3, #8]
}
 8002378:	e016      	b.n	80023a8 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 25000000UL)
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	4a13      	ldr	r2, [pc, #76]	@ (80023cc <ADC_ConfigureBoostMode+0x214>)
 800237e:	4293      	cmp	r3, r2
 8002380:	d80a      	bhi.n	8002398 <ADC_ConfigureBoostMode+0x1e0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	689b      	ldr	r3, [r3, #8]
 8002388:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002394:	609a      	str	r2, [r3, #8]
}
 8002396:	e007      	b.n	80023a8 <ADC_ConfigureBoostMode+0x1f0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	689a      	ldr	r2, [r3, #8]
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 80023a6:	609a      	str	r2, [r3, #8]
}
 80023a8:	bf00      	nop
 80023aa:	3710      	adds	r7, #16
 80023ac:	46bd      	mov	sp, r7
 80023ae:	bd80      	pop	{r7, pc}
 80023b0:	40022000 	.word	0x40022000
 80023b4:	40022100 	.word	0x40022100
 80023b8:	40022300 	.word	0x40022300
 80023bc:	58026300 	.word	0x58026300
 80023c0:	01312d00 	.word	0x01312d00
 80023c4:	005f5e10 	.word	0x005f5e10
 80023c8:	00bebc20 	.word	0x00bebc20
 80023cc:	017d7840 	.word	0x017d7840

080023d0 <LL_ADC_IsEnabled>:
{
 80023d0:	b480      	push	{r7}
 80023d2:	b083      	sub	sp, #12
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	689b      	ldr	r3, [r3, #8]
 80023dc:	f003 0301 	and.w	r3, r3, #1
 80023e0:	2b01      	cmp	r3, #1
 80023e2:	d101      	bne.n	80023e8 <LL_ADC_IsEnabled+0x18>
 80023e4:	2301      	movs	r3, #1
 80023e6:	e000      	b.n	80023ea <LL_ADC_IsEnabled+0x1a>
 80023e8:	2300      	movs	r3, #0
}
 80023ea:	4618      	mov	r0, r3
 80023ec:	370c      	adds	r7, #12
 80023ee:	46bd      	mov	sp, r7
 80023f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f4:	4770      	bx	lr

080023f6 <LL_ADC_REG_IsConversionOngoing>:
{
 80023f6:	b480      	push	{r7}
 80023f8:	b083      	sub	sp, #12
 80023fa:	af00      	add	r7, sp, #0
 80023fc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	689b      	ldr	r3, [r3, #8]
 8002402:	f003 0304 	and.w	r3, r3, #4
 8002406:	2b04      	cmp	r3, #4
 8002408:	d101      	bne.n	800240e <LL_ADC_REG_IsConversionOngoing+0x18>
 800240a:	2301      	movs	r3, #1
 800240c:	e000      	b.n	8002410 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800240e:	2300      	movs	r3, #0
}
 8002410:	4618      	mov	r0, r3
 8002412:	370c      	adds	r7, #12
 8002414:	46bd      	mov	sp, r7
 8002416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241a:	4770      	bx	lr

0800241c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 800241c:	b590      	push	{r4, r7, lr}
 800241e:	b09f      	sub	sp, #124	@ 0x7c
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
 8002424:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002426:	2300      	movs	r3, #0
 8002428:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002432:	2b01      	cmp	r3, #1
 8002434:	d101      	bne.n	800243a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8002436:	2302      	movs	r3, #2
 8002438:	e0be      	b.n	80025b8 <HAL_ADCEx_MultiModeConfigChannel+0x19c>
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	2201      	movs	r2, #1
 800243e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8002442:	2300      	movs	r3, #0
 8002444:	65fb      	str	r3, [r7, #92]	@ 0x5c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8002446:	2300      	movs	r3, #0
 8002448:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	4a5c      	ldr	r2, [pc, #368]	@ (80025c0 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8002450:	4293      	cmp	r3, r2
 8002452:	d102      	bne.n	800245a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8002454:	4b5b      	ldr	r3, [pc, #364]	@ (80025c4 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8002456:	60bb      	str	r3, [r7, #8]
 8002458:	e001      	b.n	800245e <HAL_ADCEx_MultiModeConfigChannel+0x42>
 800245a:	2300      	movs	r3, #0
 800245c:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 800245e:	68bb      	ldr	r3, [r7, #8]
 8002460:	2b00      	cmp	r3, #0
 8002462:	d10b      	bne.n	800247c <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002468:	f043 0220 	orr.w	r2, r3, #32
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	2200      	movs	r2, #0
 8002474:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 8002478:	2301      	movs	r3, #1
 800247a:	e09d      	b.n	80025b8 <HAL_ADCEx_MultiModeConfigChannel+0x19c>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 800247c:	68bb      	ldr	r3, [r7, #8]
 800247e:	4618      	mov	r0, r3
 8002480:	f7ff ffb9 	bl	80023f6 <LL_ADC_REG_IsConversionOngoing>
 8002484:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	4618      	mov	r0, r3
 800248c:	f7ff ffb3 	bl	80023f6 <LL_ADC_REG_IsConversionOngoing>
 8002490:	4603      	mov	r3, r0
 8002492:	2b00      	cmp	r3, #0
 8002494:	d17f      	bne.n	8002596 <HAL_ADCEx_MultiModeConfigChannel+0x17a>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8002496:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002498:	2b00      	cmp	r3, #0
 800249a:	d17c      	bne.n	8002596 <HAL_ADCEx_MultiModeConfigChannel+0x17a>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	4a47      	ldr	r2, [pc, #284]	@ (80025c0 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80024a2:	4293      	cmp	r3, r2
 80024a4:	d004      	beq.n	80024b0 <HAL_ADCEx_MultiModeConfigChannel+0x94>
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	4a46      	ldr	r2, [pc, #280]	@ (80025c4 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80024ac:	4293      	cmp	r3, r2
 80024ae:	d101      	bne.n	80024b4 <HAL_ADCEx_MultiModeConfigChannel+0x98>
 80024b0:	4b45      	ldr	r3, [pc, #276]	@ (80025c8 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 80024b2:	e000      	b.n	80024b6 <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 80024b4:	4b45      	ldr	r3, [pc, #276]	@ (80025cc <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 80024b6:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80024b8:	683b      	ldr	r3, [r7, #0]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d039      	beq.n	8002534 <HAL_ADCEx_MultiModeConfigChannel+0x118>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 80024c0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80024c2:	689b      	ldr	r3, [r3, #8]
 80024c4:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80024c8:	683b      	ldr	r3, [r7, #0]
 80024ca:	685b      	ldr	r3, [r3, #4]
 80024cc:	431a      	orrs	r2, r3
 80024ce:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80024d0:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	4a3a      	ldr	r2, [pc, #232]	@ (80025c0 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80024d8:	4293      	cmp	r3, r2
 80024da:	d004      	beq.n	80024e6 <HAL_ADCEx_MultiModeConfigChannel+0xca>
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	4a38      	ldr	r2, [pc, #224]	@ (80025c4 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80024e2:	4293      	cmp	r3, r2
 80024e4:	d10e      	bne.n	8002504 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 80024e6:	4836      	ldr	r0, [pc, #216]	@ (80025c0 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80024e8:	f7ff ff72 	bl	80023d0 <LL_ADC_IsEnabled>
 80024ec:	4604      	mov	r4, r0
 80024ee:	4835      	ldr	r0, [pc, #212]	@ (80025c4 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80024f0:	f7ff ff6e 	bl	80023d0 <LL_ADC_IsEnabled>
 80024f4:	4603      	mov	r3, r0
 80024f6:	4323      	orrs	r3, r4
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	bf0c      	ite	eq
 80024fc:	2301      	moveq	r3, #1
 80024fe:	2300      	movne	r3, #0
 8002500:	b2db      	uxtb	r3, r3
 8002502:	e008      	b.n	8002516 <HAL_ADCEx_MultiModeConfigChannel+0xfa>
 8002504:	4832      	ldr	r0, [pc, #200]	@ (80025d0 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8002506:	f7ff ff63 	bl	80023d0 <LL_ADC_IsEnabled>
 800250a:	4603      	mov	r3, r0
 800250c:	2b00      	cmp	r3, #0
 800250e:	bf0c      	ite	eq
 8002510:	2301      	moveq	r3, #1
 8002512:	2300      	movne	r3, #0
 8002514:	b2db      	uxtb	r3, r3
 8002516:	2b00      	cmp	r3, #0
 8002518:	d047      	beq.n	80025aa <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800251a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800251c:	689a      	ldr	r2, [r3, #8]
 800251e:	4b2d      	ldr	r3, [pc, #180]	@ (80025d4 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8002520:	4013      	ands	r3, r2
 8002522:	683a      	ldr	r2, [r7, #0]
 8002524:	6811      	ldr	r1, [r2, #0]
 8002526:	683a      	ldr	r2, [r7, #0]
 8002528:	6892      	ldr	r2, [r2, #8]
 800252a:	430a      	orrs	r2, r1
 800252c:	431a      	orrs	r2, r3
 800252e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002530:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002532:	e03a      	b.n	80025aa <HAL_ADCEx_MultiModeConfigChannel+0x18e>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8002534:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002536:	689b      	ldr	r3, [r3, #8]
 8002538:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800253c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800253e:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	4a1e      	ldr	r2, [pc, #120]	@ (80025c0 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8002546:	4293      	cmp	r3, r2
 8002548:	d004      	beq.n	8002554 <HAL_ADCEx_MultiModeConfigChannel+0x138>
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	4a1d      	ldr	r2, [pc, #116]	@ (80025c4 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8002550:	4293      	cmp	r3, r2
 8002552:	d10e      	bne.n	8002572 <HAL_ADCEx_MultiModeConfigChannel+0x156>
 8002554:	481a      	ldr	r0, [pc, #104]	@ (80025c0 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8002556:	f7ff ff3b 	bl	80023d0 <LL_ADC_IsEnabled>
 800255a:	4604      	mov	r4, r0
 800255c:	4819      	ldr	r0, [pc, #100]	@ (80025c4 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 800255e:	f7ff ff37 	bl	80023d0 <LL_ADC_IsEnabled>
 8002562:	4603      	mov	r3, r0
 8002564:	4323      	orrs	r3, r4
 8002566:	2b00      	cmp	r3, #0
 8002568:	bf0c      	ite	eq
 800256a:	2301      	moveq	r3, #1
 800256c:	2300      	movne	r3, #0
 800256e:	b2db      	uxtb	r3, r3
 8002570:	e008      	b.n	8002584 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8002572:	4817      	ldr	r0, [pc, #92]	@ (80025d0 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8002574:	f7ff ff2c 	bl	80023d0 <LL_ADC_IsEnabled>
 8002578:	4603      	mov	r3, r0
 800257a:	2b00      	cmp	r3, #0
 800257c:	bf0c      	ite	eq
 800257e:	2301      	moveq	r3, #1
 8002580:	2300      	movne	r3, #0
 8002582:	b2db      	uxtb	r3, r3
 8002584:	2b00      	cmp	r3, #0
 8002586:	d010      	beq.n	80025aa <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8002588:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800258a:	689a      	ldr	r2, [r3, #8]
 800258c:	4b11      	ldr	r3, [pc, #68]	@ (80025d4 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 800258e:	4013      	ands	r3, r2
 8002590:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002592:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002594:	e009      	b.n	80025aa <HAL_ADCEx_MultiModeConfigChannel+0x18e>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800259a:	f043 0220 	orr.w	r2, r3, #32
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80025a2:	2301      	movs	r3, #1
 80025a4:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 80025a8:	e000      	b.n	80025ac <HAL_ADCEx_MultiModeConfigChannel+0x190>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80025aa:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	2200      	movs	r2, #0
 80025b0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 80025b4:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 80025b8:	4618      	mov	r0, r3
 80025ba:	377c      	adds	r7, #124	@ 0x7c
 80025bc:	46bd      	mov	sp, r7
 80025be:	bd90      	pop	{r4, r7, pc}
 80025c0:	40022000 	.word	0x40022000
 80025c4:	40022100 	.word	0x40022100
 80025c8:	40022300 	.word	0x40022300
 80025cc:	58026300 	.word	0x58026300
 80025d0:	58026000 	.word	0x58026000
 80025d4:	fffff0e0 	.word	0xfffff0e0

080025d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025d8:	b480      	push	{r7}
 80025da:	b085      	sub	sp, #20
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	f003 0307 	and.w	r3, r3, #7
 80025e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80025e8:	4b0b      	ldr	r3, [pc, #44]	@ (8002618 <__NVIC_SetPriorityGrouping+0x40>)
 80025ea:	68db      	ldr	r3, [r3, #12]
 80025ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80025ee:	68ba      	ldr	r2, [r7, #8]
 80025f0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80025f4:	4013      	ands	r3, r2
 80025f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80025fc:	68bb      	ldr	r3, [r7, #8]
 80025fe:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002600:	4b06      	ldr	r3, [pc, #24]	@ (800261c <__NVIC_SetPriorityGrouping+0x44>)
 8002602:	4313      	orrs	r3, r2
 8002604:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002606:	4a04      	ldr	r2, [pc, #16]	@ (8002618 <__NVIC_SetPriorityGrouping+0x40>)
 8002608:	68bb      	ldr	r3, [r7, #8]
 800260a:	60d3      	str	r3, [r2, #12]
}
 800260c:	bf00      	nop
 800260e:	3714      	adds	r7, #20
 8002610:	46bd      	mov	sp, r7
 8002612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002616:	4770      	bx	lr
 8002618:	e000ed00 	.word	0xe000ed00
 800261c:	05fa0000 	.word	0x05fa0000

08002620 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002620:	b480      	push	{r7}
 8002622:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002624:	4b04      	ldr	r3, [pc, #16]	@ (8002638 <__NVIC_GetPriorityGrouping+0x18>)
 8002626:	68db      	ldr	r3, [r3, #12]
 8002628:	0a1b      	lsrs	r3, r3, #8
 800262a:	f003 0307 	and.w	r3, r3, #7
}
 800262e:	4618      	mov	r0, r3
 8002630:	46bd      	mov	sp, r7
 8002632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002636:	4770      	bx	lr
 8002638:	e000ed00 	.word	0xe000ed00

0800263c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800263c:	b480      	push	{r7}
 800263e:	b083      	sub	sp, #12
 8002640:	af00      	add	r7, sp, #0
 8002642:	4603      	mov	r3, r0
 8002644:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002646:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800264a:	2b00      	cmp	r3, #0
 800264c:	db0b      	blt.n	8002666 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800264e:	88fb      	ldrh	r3, [r7, #6]
 8002650:	f003 021f 	and.w	r2, r3, #31
 8002654:	4907      	ldr	r1, [pc, #28]	@ (8002674 <__NVIC_EnableIRQ+0x38>)
 8002656:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800265a:	095b      	lsrs	r3, r3, #5
 800265c:	2001      	movs	r0, #1
 800265e:	fa00 f202 	lsl.w	r2, r0, r2
 8002662:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002666:	bf00      	nop
 8002668:	370c      	adds	r7, #12
 800266a:	46bd      	mov	sp, r7
 800266c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002670:	4770      	bx	lr
 8002672:	bf00      	nop
 8002674:	e000e100 	.word	0xe000e100

08002678 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002678:	b480      	push	{r7}
 800267a:	b083      	sub	sp, #12
 800267c:	af00      	add	r7, sp, #0
 800267e:	4603      	mov	r3, r0
 8002680:	6039      	str	r1, [r7, #0]
 8002682:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002684:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002688:	2b00      	cmp	r3, #0
 800268a:	db0a      	blt.n	80026a2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800268c:	683b      	ldr	r3, [r7, #0]
 800268e:	b2da      	uxtb	r2, r3
 8002690:	490c      	ldr	r1, [pc, #48]	@ (80026c4 <__NVIC_SetPriority+0x4c>)
 8002692:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002696:	0112      	lsls	r2, r2, #4
 8002698:	b2d2      	uxtb	r2, r2
 800269a:	440b      	add	r3, r1
 800269c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80026a0:	e00a      	b.n	80026b8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026a2:	683b      	ldr	r3, [r7, #0]
 80026a4:	b2da      	uxtb	r2, r3
 80026a6:	4908      	ldr	r1, [pc, #32]	@ (80026c8 <__NVIC_SetPriority+0x50>)
 80026a8:	88fb      	ldrh	r3, [r7, #6]
 80026aa:	f003 030f 	and.w	r3, r3, #15
 80026ae:	3b04      	subs	r3, #4
 80026b0:	0112      	lsls	r2, r2, #4
 80026b2:	b2d2      	uxtb	r2, r2
 80026b4:	440b      	add	r3, r1
 80026b6:	761a      	strb	r2, [r3, #24]
}
 80026b8:	bf00      	nop
 80026ba:	370c      	adds	r7, #12
 80026bc:	46bd      	mov	sp, r7
 80026be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c2:	4770      	bx	lr
 80026c4:	e000e100 	.word	0xe000e100
 80026c8:	e000ed00 	.word	0xe000ed00

080026cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80026cc:	b480      	push	{r7}
 80026ce:	b089      	sub	sp, #36	@ 0x24
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	60f8      	str	r0, [r7, #12]
 80026d4:	60b9      	str	r1, [r7, #8]
 80026d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	f003 0307 	and.w	r3, r3, #7
 80026de:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80026e0:	69fb      	ldr	r3, [r7, #28]
 80026e2:	f1c3 0307 	rsb	r3, r3, #7
 80026e6:	2b04      	cmp	r3, #4
 80026e8:	bf28      	it	cs
 80026ea:	2304      	movcs	r3, #4
 80026ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80026ee:	69fb      	ldr	r3, [r7, #28]
 80026f0:	3304      	adds	r3, #4
 80026f2:	2b06      	cmp	r3, #6
 80026f4:	d902      	bls.n	80026fc <NVIC_EncodePriority+0x30>
 80026f6:	69fb      	ldr	r3, [r7, #28]
 80026f8:	3b03      	subs	r3, #3
 80026fa:	e000      	b.n	80026fe <NVIC_EncodePriority+0x32>
 80026fc:	2300      	movs	r3, #0
 80026fe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002700:	f04f 32ff 	mov.w	r2, #4294967295
 8002704:	69bb      	ldr	r3, [r7, #24]
 8002706:	fa02 f303 	lsl.w	r3, r2, r3
 800270a:	43da      	mvns	r2, r3
 800270c:	68bb      	ldr	r3, [r7, #8]
 800270e:	401a      	ands	r2, r3
 8002710:	697b      	ldr	r3, [r7, #20]
 8002712:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002714:	f04f 31ff 	mov.w	r1, #4294967295
 8002718:	697b      	ldr	r3, [r7, #20]
 800271a:	fa01 f303 	lsl.w	r3, r1, r3
 800271e:	43d9      	mvns	r1, r3
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002724:	4313      	orrs	r3, r2
         );
}
 8002726:	4618      	mov	r0, r3
 8002728:	3724      	adds	r7, #36	@ 0x24
 800272a:	46bd      	mov	sp, r7
 800272c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002730:	4770      	bx	lr
	...

08002734 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002734:	b580      	push	{r7, lr}
 8002736:	b082      	sub	sp, #8
 8002738:	af00      	add	r7, sp, #0
 800273a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	3b01      	subs	r3, #1
 8002740:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002744:	d301      	bcc.n	800274a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002746:	2301      	movs	r3, #1
 8002748:	e00f      	b.n	800276a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800274a:	4a0a      	ldr	r2, [pc, #40]	@ (8002774 <SysTick_Config+0x40>)
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	3b01      	subs	r3, #1
 8002750:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002752:	210f      	movs	r1, #15
 8002754:	f04f 30ff 	mov.w	r0, #4294967295
 8002758:	f7ff ff8e 	bl	8002678 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800275c:	4b05      	ldr	r3, [pc, #20]	@ (8002774 <SysTick_Config+0x40>)
 800275e:	2200      	movs	r2, #0
 8002760:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002762:	4b04      	ldr	r3, [pc, #16]	@ (8002774 <SysTick_Config+0x40>)
 8002764:	2207      	movs	r2, #7
 8002766:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002768:	2300      	movs	r3, #0
}
 800276a:	4618      	mov	r0, r3
 800276c:	3708      	adds	r7, #8
 800276e:	46bd      	mov	sp, r7
 8002770:	bd80      	pop	{r7, pc}
 8002772:	bf00      	nop
 8002774:	e000e010 	.word	0xe000e010

08002778 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b082      	sub	sp, #8
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002780:	6878      	ldr	r0, [r7, #4]
 8002782:	f7ff ff29 	bl	80025d8 <__NVIC_SetPriorityGrouping>
}
 8002786:	bf00      	nop
 8002788:	3708      	adds	r7, #8
 800278a:	46bd      	mov	sp, r7
 800278c:	bd80      	pop	{r7, pc}

0800278e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800278e:	b580      	push	{r7, lr}
 8002790:	b086      	sub	sp, #24
 8002792:	af00      	add	r7, sp, #0
 8002794:	4603      	mov	r3, r0
 8002796:	60b9      	str	r1, [r7, #8]
 8002798:	607a      	str	r2, [r7, #4]
 800279a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800279c:	f7ff ff40 	bl	8002620 <__NVIC_GetPriorityGrouping>
 80027a0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80027a2:	687a      	ldr	r2, [r7, #4]
 80027a4:	68b9      	ldr	r1, [r7, #8]
 80027a6:	6978      	ldr	r0, [r7, #20]
 80027a8:	f7ff ff90 	bl	80026cc <NVIC_EncodePriority>
 80027ac:	4602      	mov	r2, r0
 80027ae:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80027b2:	4611      	mov	r1, r2
 80027b4:	4618      	mov	r0, r3
 80027b6:	f7ff ff5f 	bl	8002678 <__NVIC_SetPriority>
}
 80027ba:	bf00      	nop
 80027bc:	3718      	adds	r7, #24
 80027be:	46bd      	mov	sp, r7
 80027c0:	bd80      	pop	{r7, pc}

080027c2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027c2:	b580      	push	{r7, lr}
 80027c4:	b082      	sub	sp, #8
 80027c6:	af00      	add	r7, sp, #0
 80027c8:	4603      	mov	r3, r0
 80027ca:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80027cc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80027d0:	4618      	mov	r0, r3
 80027d2:	f7ff ff33 	bl	800263c <__NVIC_EnableIRQ>
}
 80027d6:	bf00      	nop
 80027d8:	3708      	adds	r7, #8
 80027da:	46bd      	mov	sp, r7
 80027dc:	bd80      	pop	{r7, pc}

080027de <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80027de:	b580      	push	{r7, lr}
 80027e0:	b082      	sub	sp, #8
 80027e2:	af00      	add	r7, sp, #0
 80027e4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80027e6:	6878      	ldr	r0, [r7, #4]
 80027e8:	f7ff ffa4 	bl	8002734 <SysTick_Config>
 80027ec:	4603      	mov	r3, r0
}
 80027ee:	4618      	mov	r0, r3
 80027f0:	3708      	adds	r7, #8
 80027f2:	46bd      	mov	sp, r7
 80027f4:	bd80      	pop	{r7, pc}
	...

080027f8 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 80027f8:	b480      	push	{r7}
 80027fa:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 80027fc:	f3bf 8f5f 	dmb	sy
}
 8002800:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8002802:	4b07      	ldr	r3, [pc, #28]	@ (8002820 <HAL_MPU_Disable+0x28>)
 8002804:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002806:	4a06      	ldr	r2, [pc, #24]	@ (8002820 <HAL_MPU_Disable+0x28>)
 8002808:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800280c:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 800280e:	4b05      	ldr	r3, [pc, #20]	@ (8002824 <HAL_MPU_Disable+0x2c>)
 8002810:	2200      	movs	r2, #0
 8002812:	605a      	str	r2, [r3, #4]
}
 8002814:	bf00      	nop
 8002816:	46bd      	mov	sp, r7
 8002818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800281c:	4770      	bx	lr
 800281e:	bf00      	nop
 8002820:	e000ed00 	.word	0xe000ed00
 8002824:	e000ed90 	.word	0xe000ed90

08002828 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8002828:	b480      	push	{r7}
 800282a:	b083      	sub	sp, #12
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8002830:	4a0b      	ldr	r2, [pc, #44]	@ (8002860 <HAL_MPU_Enable+0x38>)
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	f043 0301 	orr.w	r3, r3, #1
 8002838:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 800283a:	4b0a      	ldr	r3, [pc, #40]	@ (8002864 <HAL_MPU_Enable+0x3c>)
 800283c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800283e:	4a09      	ldr	r2, [pc, #36]	@ (8002864 <HAL_MPU_Enable+0x3c>)
 8002840:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002844:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8002846:	f3bf 8f4f 	dsb	sy
}
 800284a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800284c:	f3bf 8f6f 	isb	sy
}
 8002850:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8002852:	bf00      	nop
 8002854:	370c      	adds	r7, #12
 8002856:	46bd      	mov	sp, r7
 8002858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800285c:	4770      	bx	lr
 800285e:	bf00      	nop
 8002860:	e000ed90 	.word	0xe000ed90
 8002864:	e000ed00 	.word	0xe000ed00

08002868 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8002868:	b480      	push	{r7}
 800286a:	b083      	sub	sp, #12
 800286c:	af00      	add	r7, sp, #0
 800286e:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	785a      	ldrb	r2, [r3, #1]
 8002874:	4b1b      	ldr	r3, [pc, #108]	@ (80028e4 <HAL_MPU_ConfigRegion+0x7c>)
 8002876:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8002878:	4b1a      	ldr	r3, [pc, #104]	@ (80028e4 <HAL_MPU_ConfigRegion+0x7c>)
 800287a:	691b      	ldr	r3, [r3, #16]
 800287c:	4a19      	ldr	r2, [pc, #100]	@ (80028e4 <HAL_MPU_ConfigRegion+0x7c>)
 800287e:	f023 0301 	bic.w	r3, r3, #1
 8002882:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8002884:	4a17      	ldr	r2, [pc, #92]	@ (80028e4 <HAL_MPU_ConfigRegion+0x7c>)
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	685b      	ldr	r3, [r3, #4]
 800288a:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	7b1b      	ldrb	r3, [r3, #12]
 8002890:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	7adb      	ldrb	r3, [r3, #11]
 8002896:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002898:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	7a9b      	ldrb	r3, [r3, #10]
 800289e:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80028a0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	7b5b      	ldrb	r3, [r3, #13]
 80028a6:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80028a8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	7b9b      	ldrb	r3, [r3, #14]
 80028ae:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80028b0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	7bdb      	ldrb	r3, [r3, #15]
 80028b6:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80028b8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	7a5b      	ldrb	r3, [r3, #9]
 80028be:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80028c0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	7a1b      	ldrb	r3, [r3, #8]
 80028c6:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80028c8:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 80028ca:	687a      	ldr	r2, [r7, #4]
 80028cc:	7812      	ldrb	r2, [r2, #0]
 80028ce:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80028d0:	4a04      	ldr	r2, [pc, #16]	@ (80028e4 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80028d2:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80028d4:	6113      	str	r3, [r2, #16]
}
 80028d6:	bf00      	nop
 80028d8:	370c      	adds	r7, #12
 80028da:	46bd      	mov	sp, r7
 80028dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e0:	4770      	bx	lr
 80028e2:	bf00      	nop
 80028e4:	e000ed90 	.word	0xe000ed90

080028e8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 80028e8:	b480      	push	{r7}
 80028ea:	b089      	sub	sp, #36	@ 0x24
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	6078      	str	r0, [r7, #4]
 80028f0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80028f2:	2300      	movs	r3, #0
 80028f4:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80028f6:	4b89      	ldr	r3, [pc, #548]	@ (8002b1c <HAL_GPIO_Init+0x234>)
 80028f8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80028fa:	e194      	b.n	8002c26 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80028fc:	683b      	ldr	r3, [r7, #0]
 80028fe:	681a      	ldr	r2, [r3, #0]
 8002900:	2101      	movs	r1, #1
 8002902:	69fb      	ldr	r3, [r7, #28]
 8002904:	fa01 f303 	lsl.w	r3, r1, r3
 8002908:	4013      	ands	r3, r2
 800290a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 800290c:	693b      	ldr	r3, [r7, #16]
 800290e:	2b00      	cmp	r3, #0
 8002910:	f000 8186 	beq.w	8002c20 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002914:	683b      	ldr	r3, [r7, #0]
 8002916:	685b      	ldr	r3, [r3, #4]
 8002918:	f003 0303 	and.w	r3, r3, #3
 800291c:	2b01      	cmp	r3, #1
 800291e:	d005      	beq.n	800292c <HAL_GPIO_Init+0x44>
 8002920:	683b      	ldr	r3, [r7, #0]
 8002922:	685b      	ldr	r3, [r3, #4]
 8002924:	f003 0303 	and.w	r3, r3, #3
 8002928:	2b02      	cmp	r3, #2
 800292a:	d130      	bne.n	800298e <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	689b      	ldr	r3, [r3, #8]
 8002930:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002932:	69fb      	ldr	r3, [r7, #28]
 8002934:	005b      	lsls	r3, r3, #1
 8002936:	2203      	movs	r2, #3
 8002938:	fa02 f303 	lsl.w	r3, r2, r3
 800293c:	43db      	mvns	r3, r3
 800293e:	69ba      	ldr	r2, [r7, #24]
 8002940:	4013      	ands	r3, r2
 8002942:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002944:	683b      	ldr	r3, [r7, #0]
 8002946:	68da      	ldr	r2, [r3, #12]
 8002948:	69fb      	ldr	r3, [r7, #28]
 800294a:	005b      	lsls	r3, r3, #1
 800294c:	fa02 f303 	lsl.w	r3, r2, r3
 8002950:	69ba      	ldr	r2, [r7, #24]
 8002952:	4313      	orrs	r3, r2
 8002954:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	69ba      	ldr	r2, [r7, #24]
 800295a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	685b      	ldr	r3, [r3, #4]
 8002960:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002962:	2201      	movs	r2, #1
 8002964:	69fb      	ldr	r3, [r7, #28]
 8002966:	fa02 f303 	lsl.w	r3, r2, r3
 800296a:	43db      	mvns	r3, r3
 800296c:	69ba      	ldr	r2, [r7, #24]
 800296e:	4013      	ands	r3, r2
 8002970:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002972:	683b      	ldr	r3, [r7, #0]
 8002974:	685b      	ldr	r3, [r3, #4]
 8002976:	091b      	lsrs	r3, r3, #4
 8002978:	f003 0201 	and.w	r2, r3, #1
 800297c:	69fb      	ldr	r3, [r7, #28]
 800297e:	fa02 f303 	lsl.w	r3, r2, r3
 8002982:	69ba      	ldr	r2, [r7, #24]
 8002984:	4313      	orrs	r3, r2
 8002986:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	69ba      	ldr	r2, [r7, #24]
 800298c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800298e:	683b      	ldr	r3, [r7, #0]
 8002990:	685b      	ldr	r3, [r3, #4]
 8002992:	f003 0303 	and.w	r3, r3, #3
 8002996:	2b03      	cmp	r3, #3
 8002998:	d017      	beq.n	80029ca <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	68db      	ldr	r3, [r3, #12]
 800299e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80029a0:	69fb      	ldr	r3, [r7, #28]
 80029a2:	005b      	lsls	r3, r3, #1
 80029a4:	2203      	movs	r2, #3
 80029a6:	fa02 f303 	lsl.w	r3, r2, r3
 80029aa:	43db      	mvns	r3, r3
 80029ac:	69ba      	ldr	r2, [r7, #24]
 80029ae:	4013      	ands	r3, r2
 80029b0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80029b2:	683b      	ldr	r3, [r7, #0]
 80029b4:	689a      	ldr	r2, [r3, #8]
 80029b6:	69fb      	ldr	r3, [r7, #28]
 80029b8:	005b      	lsls	r3, r3, #1
 80029ba:	fa02 f303 	lsl.w	r3, r2, r3
 80029be:	69ba      	ldr	r2, [r7, #24]
 80029c0:	4313      	orrs	r3, r2
 80029c2:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	69ba      	ldr	r2, [r7, #24]
 80029c8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80029ca:	683b      	ldr	r3, [r7, #0]
 80029cc:	685b      	ldr	r3, [r3, #4]
 80029ce:	f003 0303 	and.w	r3, r3, #3
 80029d2:	2b02      	cmp	r3, #2
 80029d4:	d123      	bne.n	8002a1e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80029d6:	69fb      	ldr	r3, [r7, #28]
 80029d8:	08da      	lsrs	r2, r3, #3
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	3208      	adds	r2, #8
 80029de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80029e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80029e4:	69fb      	ldr	r3, [r7, #28]
 80029e6:	f003 0307 	and.w	r3, r3, #7
 80029ea:	009b      	lsls	r3, r3, #2
 80029ec:	220f      	movs	r2, #15
 80029ee:	fa02 f303 	lsl.w	r3, r2, r3
 80029f2:	43db      	mvns	r3, r3
 80029f4:	69ba      	ldr	r2, [r7, #24]
 80029f6:	4013      	ands	r3, r2
 80029f8:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80029fa:	683b      	ldr	r3, [r7, #0]
 80029fc:	691a      	ldr	r2, [r3, #16]
 80029fe:	69fb      	ldr	r3, [r7, #28]
 8002a00:	f003 0307 	and.w	r3, r3, #7
 8002a04:	009b      	lsls	r3, r3, #2
 8002a06:	fa02 f303 	lsl.w	r3, r2, r3
 8002a0a:	69ba      	ldr	r2, [r7, #24]
 8002a0c:	4313      	orrs	r3, r2
 8002a0e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002a10:	69fb      	ldr	r3, [r7, #28]
 8002a12:	08da      	lsrs	r2, r3, #3
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	3208      	adds	r2, #8
 8002a18:	69b9      	ldr	r1, [r7, #24]
 8002a1a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002a24:	69fb      	ldr	r3, [r7, #28]
 8002a26:	005b      	lsls	r3, r3, #1
 8002a28:	2203      	movs	r2, #3
 8002a2a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a2e:	43db      	mvns	r3, r3
 8002a30:	69ba      	ldr	r2, [r7, #24]
 8002a32:	4013      	ands	r3, r2
 8002a34:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002a36:	683b      	ldr	r3, [r7, #0]
 8002a38:	685b      	ldr	r3, [r3, #4]
 8002a3a:	f003 0203 	and.w	r2, r3, #3
 8002a3e:	69fb      	ldr	r3, [r7, #28]
 8002a40:	005b      	lsls	r3, r3, #1
 8002a42:	fa02 f303 	lsl.w	r3, r2, r3
 8002a46:	69ba      	ldr	r2, [r7, #24]
 8002a48:	4313      	orrs	r3, r2
 8002a4a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	69ba      	ldr	r2, [r7, #24]
 8002a50:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002a52:	683b      	ldr	r3, [r7, #0]
 8002a54:	685b      	ldr	r3, [r3, #4]
 8002a56:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	f000 80e0 	beq.w	8002c20 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a60:	4b2f      	ldr	r3, [pc, #188]	@ (8002b20 <HAL_GPIO_Init+0x238>)
 8002a62:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002a66:	4a2e      	ldr	r2, [pc, #184]	@ (8002b20 <HAL_GPIO_Init+0x238>)
 8002a68:	f043 0302 	orr.w	r3, r3, #2
 8002a6c:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8002a70:	4b2b      	ldr	r3, [pc, #172]	@ (8002b20 <HAL_GPIO_Init+0x238>)
 8002a72:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002a76:	f003 0302 	and.w	r3, r3, #2
 8002a7a:	60fb      	str	r3, [r7, #12]
 8002a7c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002a7e:	4a29      	ldr	r2, [pc, #164]	@ (8002b24 <HAL_GPIO_Init+0x23c>)
 8002a80:	69fb      	ldr	r3, [r7, #28]
 8002a82:	089b      	lsrs	r3, r3, #2
 8002a84:	3302      	adds	r3, #2
 8002a86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a8a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002a8c:	69fb      	ldr	r3, [r7, #28]
 8002a8e:	f003 0303 	and.w	r3, r3, #3
 8002a92:	009b      	lsls	r3, r3, #2
 8002a94:	220f      	movs	r2, #15
 8002a96:	fa02 f303 	lsl.w	r3, r2, r3
 8002a9a:	43db      	mvns	r3, r3
 8002a9c:	69ba      	ldr	r2, [r7, #24]
 8002a9e:	4013      	ands	r3, r2
 8002aa0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	4a20      	ldr	r2, [pc, #128]	@ (8002b28 <HAL_GPIO_Init+0x240>)
 8002aa6:	4293      	cmp	r3, r2
 8002aa8:	d052      	beq.n	8002b50 <HAL_GPIO_Init+0x268>
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	4a1f      	ldr	r2, [pc, #124]	@ (8002b2c <HAL_GPIO_Init+0x244>)
 8002aae:	4293      	cmp	r3, r2
 8002ab0:	d031      	beq.n	8002b16 <HAL_GPIO_Init+0x22e>
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	4a1e      	ldr	r2, [pc, #120]	@ (8002b30 <HAL_GPIO_Init+0x248>)
 8002ab6:	4293      	cmp	r3, r2
 8002ab8:	d02b      	beq.n	8002b12 <HAL_GPIO_Init+0x22a>
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	4a1d      	ldr	r2, [pc, #116]	@ (8002b34 <HAL_GPIO_Init+0x24c>)
 8002abe:	4293      	cmp	r3, r2
 8002ac0:	d025      	beq.n	8002b0e <HAL_GPIO_Init+0x226>
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	4a1c      	ldr	r2, [pc, #112]	@ (8002b38 <HAL_GPIO_Init+0x250>)
 8002ac6:	4293      	cmp	r3, r2
 8002ac8:	d01f      	beq.n	8002b0a <HAL_GPIO_Init+0x222>
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	4a1b      	ldr	r2, [pc, #108]	@ (8002b3c <HAL_GPIO_Init+0x254>)
 8002ace:	4293      	cmp	r3, r2
 8002ad0:	d019      	beq.n	8002b06 <HAL_GPIO_Init+0x21e>
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	4a1a      	ldr	r2, [pc, #104]	@ (8002b40 <HAL_GPIO_Init+0x258>)
 8002ad6:	4293      	cmp	r3, r2
 8002ad8:	d013      	beq.n	8002b02 <HAL_GPIO_Init+0x21a>
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	4a19      	ldr	r2, [pc, #100]	@ (8002b44 <HAL_GPIO_Init+0x25c>)
 8002ade:	4293      	cmp	r3, r2
 8002ae0:	d00d      	beq.n	8002afe <HAL_GPIO_Init+0x216>
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	4a18      	ldr	r2, [pc, #96]	@ (8002b48 <HAL_GPIO_Init+0x260>)
 8002ae6:	4293      	cmp	r3, r2
 8002ae8:	d007      	beq.n	8002afa <HAL_GPIO_Init+0x212>
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	4a17      	ldr	r2, [pc, #92]	@ (8002b4c <HAL_GPIO_Init+0x264>)
 8002aee:	4293      	cmp	r3, r2
 8002af0:	d101      	bne.n	8002af6 <HAL_GPIO_Init+0x20e>
 8002af2:	2309      	movs	r3, #9
 8002af4:	e02d      	b.n	8002b52 <HAL_GPIO_Init+0x26a>
 8002af6:	230a      	movs	r3, #10
 8002af8:	e02b      	b.n	8002b52 <HAL_GPIO_Init+0x26a>
 8002afa:	2308      	movs	r3, #8
 8002afc:	e029      	b.n	8002b52 <HAL_GPIO_Init+0x26a>
 8002afe:	2307      	movs	r3, #7
 8002b00:	e027      	b.n	8002b52 <HAL_GPIO_Init+0x26a>
 8002b02:	2306      	movs	r3, #6
 8002b04:	e025      	b.n	8002b52 <HAL_GPIO_Init+0x26a>
 8002b06:	2305      	movs	r3, #5
 8002b08:	e023      	b.n	8002b52 <HAL_GPIO_Init+0x26a>
 8002b0a:	2304      	movs	r3, #4
 8002b0c:	e021      	b.n	8002b52 <HAL_GPIO_Init+0x26a>
 8002b0e:	2303      	movs	r3, #3
 8002b10:	e01f      	b.n	8002b52 <HAL_GPIO_Init+0x26a>
 8002b12:	2302      	movs	r3, #2
 8002b14:	e01d      	b.n	8002b52 <HAL_GPIO_Init+0x26a>
 8002b16:	2301      	movs	r3, #1
 8002b18:	e01b      	b.n	8002b52 <HAL_GPIO_Init+0x26a>
 8002b1a:	bf00      	nop
 8002b1c:	58000080 	.word	0x58000080
 8002b20:	58024400 	.word	0x58024400
 8002b24:	58000400 	.word	0x58000400
 8002b28:	58020000 	.word	0x58020000
 8002b2c:	58020400 	.word	0x58020400
 8002b30:	58020800 	.word	0x58020800
 8002b34:	58020c00 	.word	0x58020c00
 8002b38:	58021000 	.word	0x58021000
 8002b3c:	58021400 	.word	0x58021400
 8002b40:	58021800 	.word	0x58021800
 8002b44:	58021c00 	.word	0x58021c00
 8002b48:	58022000 	.word	0x58022000
 8002b4c:	58022400 	.word	0x58022400
 8002b50:	2300      	movs	r3, #0
 8002b52:	69fa      	ldr	r2, [r7, #28]
 8002b54:	f002 0203 	and.w	r2, r2, #3
 8002b58:	0092      	lsls	r2, r2, #2
 8002b5a:	4093      	lsls	r3, r2
 8002b5c:	69ba      	ldr	r2, [r7, #24]
 8002b5e:	4313      	orrs	r3, r2
 8002b60:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002b62:	4938      	ldr	r1, [pc, #224]	@ (8002c44 <HAL_GPIO_Init+0x35c>)
 8002b64:	69fb      	ldr	r3, [r7, #28]
 8002b66:	089b      	lsrs	r3, r3, #2
 8002b68:	3302      	adds	r3, #2
 8002b6a:	69ba      	ldr	r2, [r7, #24]
 8002b6c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002b70:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002b78:	693b      	ldr	r3, [r7, #16]
 8002b7a:	43db      	mvns	r3, r3
 8002b7c:	69ba      	ldr	r2, [r7, #24]
 8002b7e:	4013      	ands	r3, r2
 8002b80:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002b82:	683b      	ldr	r3, [r7, #0]
 8002b84:	685b      	ldr	r3, [r3, #4]
 8002b86:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d003      	beq.n	8002b96 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8002b8e:	69ba      	ldr	r2, [r7, #24]
 8002b90:	693b      	ldr	r3, [r7, #16]
 8002b92:	4313      	orrs	r3, r2
 8002b94:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8002b96:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002b9a:	69bb      	ldr	r3, [r7, #24]
 8002b9c:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8002b9e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002ba2:	685b      	ldr	r3, [r3, #4]
 8002ba4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002ba6:	693b      	ldr	r3, [r7, #16]
 8002ba8:	43db      	mvns	r3, r3
 8002baa:	69ba      	ldr	r2, [r7, #24]
 8002bac:	4013      	ands	r3, r2
 8002bae:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002bb0:	683b      	ldr	r3, [r7, #0]
 8002bb2:	685b      	ldr	r3, [r3, #4]
 8002bb4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d003      	beq.n	8002bc4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002bbc:	69ba      	ldr	r2, [r7, #24]
 8002bbe:	693b      	ldr	r3, [r7, #16]
 8002bc0:	4313      	orrs	r3, r2
 8002bc2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8002bc4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002bc8:	69bb      	ldr	r3, [r7, #24]
 8002bca:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8002bcc:	697b      	ldr	r3, [r7, #20]
 8002bce:	685b      	ldr	r3, [r3, #4]
 8002bd0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002bd2:	693b      	ldr	r3, [r7, #16]
 8002bd4:	43db      	mvns	r3, r3
 8002bd6:	69ba      	ldr	r2, [r7, #24]
 8002bd8:	4013      	ands	r3, r2
 8002bda:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002bdc:	683b      	ldr	r3, [r7, #0]
 8002bde:	685b      	ldr	r3, [r3, #4]
 8002be0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d003      	beq.n	8002bf0 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8002be8:	69ba      	ldr	r2, [r7, #24]
 8002bea:	693b      	ldr	r3, [r7, #16]
 8002bec:	4313      	orrs	r3, r2
 8002bee:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8002bf0:	697b      	ldr	r3, [r7, #20]
 8002bf2:	69ba      	ldr	r2, [r7, #24]
 8002bf4:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8002bf6:	697b      	ldr	r3, [r7, #20]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002bfc:	693b      	ldr	r3, [r7, #16]
 8002bfe:	43db      	mvns	r3, r3
 8002c00:	69ba      	ldr	r2, [r7, #24]
 8002c02:	4013      	ands	r3, r2
 8002c04:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002c06:	683b      	ldr	r3, [r7, #0]
 8002c08:	685b      	ldr	r3, [r3, #4]
 8002c0a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d003      	beq.n	8002c1a <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8002c12:	69ba      	ldr	r2, [r7, #24]
 8002c14:	693b      	ldr	r3, [r7, #16]
 8002c16:	4313      	orrs	r3, r2
 8002c18:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8002c1a:	697b      	ldr	r3, [r7, #20]
 8002c1c:	69ba      	ldr	r2, [r7, #24]
 8002c1e:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8002c20:	69fb      	ldr	r3, [r7, #28]
 8002c22:	3301      	adds	r3, #1
 8002c24:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8002c26:	683b      	ldr	r3, [r7, #0]
 8002c28:	681a      	ldr	r2, [r3, #0]
 8002c2a:	69fb      	ldr	r3, [r7, #28]
 8002c2c:	fa22 f303 	lsr.w	r3, r2, r3
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	f47f ae63 	bne.w	80028fc <HAL_GPIO_Init+0x14>
  }
}
 8002c36:	bf00      	nop
 8002c38:	bf00      	nop
 8002c3a:	3724      	adds	r7, #36	@ 0x24
 8002c3c:	46bd      	mov	sp, r7
 8002c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c42:	4770      	bx	lr
 8002c44:	58000400 	.word	0x58000400

08002c48 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002c48:	b480      	push	{r7}
 8002c4a:	b083      	sub	sp, #12
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	6078      	str	r0, [r7, #4]
 8002c50:	460b      	mov	r3, r1
 8002c52:	807b      	strh	r3, [r7, #2]
 8002c54:	4613      	mov	r3, r2
 8002c56:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002c58:	787b      	ldrb	r3, [r7, #1]
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d003      	beq.n	8002c66 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002c5e:	887a      	ldrh	r2, [r7, #2]
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8002c64:	e003      	b.n	8002c6e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8002c66:	887b      	ldrh	r3, [r7, #2]
 8002c68:	041a      	lsls	r2, r3, #16
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	619a      	str	r2, [r3, #24]
}
 8002c6e:	bf00      	nop
 8002c70:	370c      	adds	r7, #12
 8002c72:	46bd      	mov	sp, r7
 8002c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c78:	4770      	bx	lr

08002c7a <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8002c7a:	b580      	push	{r7, lr}
 8002c7c:	b084      	sub	sp, #16
 8002c7e:	af02      	add	r7, sp, #8
 8002c80:	6078      	str	r0, [r7, #4]
  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d101      	bne.n	8002c8c <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8002c88:	2301      	movs	r3, #1
 8002c8a:	e04f      	b.n	8002d2c <HAL_HCD_Init+0xb2>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 8002c92:	b2db      	uxtb	r3, r3
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d106      	bne.n	8002ca6 <HAL_HCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8002ca0:	6878      	ldr	r0, [r7, #4]
 8002ca2:	f009 fe59 	bl	800c958 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	2203      	movs	r2, #3
 8002caa:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	4618      	mov	r0, r3
 8002cb4:	f007 f8fc 	bl	8009eb0 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	6818      	ldr	r0, [r3, #0]
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	7c1a      	ldrb	r2, [r3, #16]
 8002cc0:	f88d 2000 	strb.w	r2, [sp]
 8002cc4:	3304      	adds	r3, #4
 8002cc6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002cc8:	f007 f880 	bl	8009dcc <USB_CoreInit>
 8002ccc:	4603      	mov	r3, r0
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d005      	beq.n	8002cde <HAL_HCD_Init+0x64>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	2202      	movs	r2, #2
 8002cd6:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8002cda:	2301      	movs	r3, #1
 8002cdc:	e026      	b.n	8002d2c <HAL_HCD_Init+0xb2>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	2101      	movs	r1, #1
 8002ce4:	4618      	mov	r0, r3
 8002ce6:	f007 f8f4 	bl	8009ed2 <USB_SetCurrentMode>
 8002cea:	4603      	mov	r3, r0
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d005      	beq.n	8002cfc <HAL_HCD_Init+0x82>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	2202      	movs	r2, #2
 8002cf4:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8002cf8:	2301      	movs	r3, #1
 8002cfa:	e017      	b.n	8002d2c <HAL_HCD_Init+0xb2>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	6818      	ldr	r0, [r3, #0]
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	7c1a      	ldrb	r2, [r3, #16]
 8002d04:	f88d 2000 	strb.w	r2, [sp]
 8002d08:	3304      	adds	r3, #4
 8002d0a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002d0c:	f007 f9cc 	bl	800a0a8 <USB_HostInit>
 8002d10:	4603      	mov	r3, r0
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d005      	beq.n	8002d22 <HAL_HCD_Init+0xa8>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	2202      	movs	r2, #2
 8002d1a:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8002d1e:	2301      	movs	r3, #1
 8002d20:	e004      	b.n	8002d2c <HAL_HCD_Init+0xb2>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	2201      	movs	r2, #1
 8002d26:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 8002d2a:	2300      	movs	r3, #0
}
 8002d2c:	4618      	mov	r0, r3
 8002d2e:	3708      	adds	r7, #8
 8002d30:	46bd      	mov	sp, r7
 8002d32:	bd80      	pop	{r7, pc}

08002d34 <HAL_LPTIM_Init>:
  *         LPTIM_InitTypeDef and initialize the associated handle.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Init(LPTIM_HandleTypeDef *hlptim)
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	b084      	sub	sp, #16
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]
  uint32_t tmpcfgr;

  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d101      	bne.n	8002d46 <HAL_LPTIM_Init+0x12>
  {
    return HAL_ERROR;
 8002d42:	2301      	movs	r3, #1
 8002d44:	e097      	b.n	8002e76 <HAL_LPTIM_Init+0x142>
  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));

  assert_param(IS_LPTIM_CLOCK_SOURCE(hlptim->Init.Clock.Source));
  assert_param(IS_LPTIM_CLOCK_PRESCALER(hlptim->Init.Clock.Prescaler));
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	685b      	ldr	r3, [r3, #4]
 8002d4a:	2b01      	cmp	r3, #1
  }
  assert_param(IS_LPTIM_OUTPUT_POLARITY(hlptim->Init.OutputPolarity));
  assert_param(IS_LPTIM_UPDATE_MODE(hlptim->Init.UpdateMode));
  assert_param(IS_LPTIM_COUNTER_SOURCE(hlptim->Init.CounterSource));

  if (hlptim->State == HAL_LPTIM_STATE_RESET)
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8002d52:	b2db      	uxtb	r3, r3
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d106      	bne.n	8002d66 <HAL_LPTIM_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hlptim->Lock = HAL_UNLOCKED;
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hlptim->MspInitCallback(hlptim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_LPTIM_MspInit(hlptim);
 8002d60:	6878      	ldr	r0, [r7, #4]
 8002d62:	f007 fedd 	bl	800ab20 <HAL_LPTIM_MspInit>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	2202      	movs	r2, #2
 8002d6a:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	68db      	ldr	r3, [r3, #12]
 8002d74:	60fb      	str	r3, [r7, #12]

  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	685b      	ldr	r3, [r3, #4]
 8002d7a:	2b01      	cmp	r3, #1
 8002d7c:	d004      	beq.n	8002d88 <HAL_LPTIM_Init+0x54>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d82:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002d86:	d103      	bne.n	8002d90 <HAL_LPTIM_Init+0x5c>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	f023 031e 	bic.w	r3, r3, #30
 8002d8e:	60fb      	str	r3, [r7, #12]
  }
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	695b      	ldr	r3, [r3, #20]
 8002d94:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002d98:	4293      	cmp	r3, r2
 8002d9a:	d003      	beq.n	8002da4 <HAL_LPTIM_Init+0x70>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGSEL));
 8002d9c:	68fa      	ldr	r2, [r7, #12]
 8002d9e:	4b38      	ldr	r3, [pc, #224]	@ (8002e80 <HAL_LPTIM_Init+0x14c>)
 8002da0:	4013      	ands	r3, r2
 8002da2:	60fb      	str	r3, [r7, #12]
  }

  /* Clear CKSEL, PRESC, TRIGEN, TRGFLT, WAVPOL, PRELOAD & COUNTMODE bits */
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 8002da4:	68fa      	ldr	r2, [r7, #12]
 8002da6:	4b37      	ldr	r3, [pc, #220]	@ (8002e84 <HAL_LPTIM_Init+0x150>)
 8002da8:	4013      	ands	r3, r2
 8002daa:	60fb      	str	r3, [r7, #12]
                          LPTIM_CFGR_WAVPOL | LPTIM_CFGR_PRESC | LPTIM_CFGR_COUNTMODE));

  /* Set initialization parameters */
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	685a      	ldr	r2, [r3, #4]
              hlptim->Init.Clock.Prescaler |
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	689b      	ldr	r3, [r3, #8]
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8002db4:	431a      	orrs	r2, r3
              hlptim->Init.OutputPolarity  |
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	6a1b      	ldr	r3, [r3, #32]
              hlptim->Init.Clock.Prescaler |
 8002dba:	431a      	orrs	r2, r3
              hlptim->Init.UpdateMode      |
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
              hlptim->Init.OutputPolarity  |
 8002dc0:	431a      	orrs	r2, r3
              hlptim->Init.CounterSource);
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
              hlptim->Init.UpdateMode      |
 8002dc6:	4313      	orrs	r3, r2
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8002dc8:	68fa      	ldr	r2, [r7, #12]
 8002dca:	4313      	orrs	r3, r2
 8002dcc:	60fb      	str	r3, [r7, #12]

  /* Glitch filters for internal triggers and  external inputs are configured
   * only if an internal clock source is provided to the LPTIM
   */
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC)
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	685b      	ldr	r3, [r3, #4]
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d107      	bne.n	8002de6 <HAL_LPTIM_Init+0xb2>
  {
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	69da      	ldr	r2, [r3, #28]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 8002dde:	4313      	orrs	r3, r2
 8002de0:	68fa      	ldr	r2, [r7, #12]
 8002de2:	4313      	orrs	r3, r2
 8002de4:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external clock polarity and digital filter */
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	685b      	ldr	r3, [r3, #4]
 8002dea:	2b01      	cmp	r3, #1
 8002dec:	d004      	beq.n	8002df8 <HAL_LPTIM_Init+0xc4>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002df2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002df6:	d107      	bne.n	8002e08 <HAL_LPTIM_Init+0xd4>
  {
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	68da      	ldr	r2, [r3, #12]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 8002e00:	4313      	orrs	r3, r2
 8002e02:	68fa      	ldr	r2, [r7, #12]
 8002e04:	4313      	orrs	r3, r2
 8002e06:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external trigger */
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	695b      	ldr	r3, [r3, #20]
 8002e0c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002e10:	4293      	cmp	r3, r2
 8002e12:	d00a      	beq.n	8002e2a <HAL_LPTIM_Init+0xf6>
  {
    /* Enable External trigger and set the trigger source */
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	695a      	ldr	r2, [r3, #20]
                hlptim->Init.Trigger.ActiveEdge |
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	699b      	ldr	r3, [r3, #24]
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8002e1c:	431a      	orrs	r2, r3
                hlptim->Init.Trigger.SampleTime);
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	69db      	ldr	r3, [r3, #28]
                hlptim->Init.Trigger.ActiveEdge |
 8002e22:	4313      	orrs	r3, r2
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8002e24:	68fa      	ldr	r2, [r7, #12]
 8002e26:	4313      	orrs	r3, r2
 8002e28:	60fb      	str	r3, [r7, #12]
  }

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	68fa      	ldr	r2, [r7, #12]
 8002e30:	60da      	str	r2, [r3, #12]

  /* Configure LPTIM input sources */
  if ((hlptim->Instance == LPTIM1) || (hlptim->Instance == LPTIM2))
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	4a14      	ldr	r2, [pc, #80]	@ (8002e88 <HAL_LPTIM_Init+0x154>)
 8002e38:	4293      	cmp	r3, r2
 8002e3a:	d004      	beq.n	8002e46 <HAL_LPTIM_Init+0x112>
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	4a12      	ldr	r2, [pc, #72]	@ (8002e8c <HAL_LPTIM_Init+0x158>)
 8002e42:	4293      	cmp	r3, r2
 8002e44:	d108      	bne.n	8002e58 <HAL_LPTIM_Init+0x124>
    /* Check LPTIM Input1 and Input2 sources */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));
    assert_param(IS_LPTIM_INPUT2_SOURCE(hlptim->Instance, hlptim->Init.Input2Source));

    /* Configure LPTIM Input1 and Input2 sources */
    hlptim->Instance->CFGR2 = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	430a      	orrs	r2, r1
 8002e54:	625a      	str	r2, [r3, #36]	@ 0x24
 8002e56:	e009      	b.n	8002e6c <HAL_LPTIM_Init+0x138>
  }
  else
  {
    if (hlptim->Instance == LPTIM3)
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	4a0c      	ldr	r2, [pc, #48]	@ (8002e90 <HAL_LPTIM_Init+0x15c>)
 8002e5e:	4293      	cmp	r3, r2
 8002e60:	d104      	bne.n	8002e6c <HAL_LPTIM_Init+0x138>
    {
      /* Check LPTIM Input1 source */
      assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));

      /* Configure LPTIM Input1 source */
      hlptim->Instance->CFGR2 = hlptim->Init.Input1Source;
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	687a      	ldr	r2, [r7, #4]
 8002e68:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002e6a:	625a      	str	r2, [r3, #36]	@ 0x24
    }
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	2201      	movs	r2, #1
 8002e70:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Return function status */
  return HAL_OK;
 8002e74:	2300      	movs	r3, #0
}
 8002e76:	4618      	mov	r0, r3
 8002e78:	3710      	adds	r7, #16
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	bd80      	pop	{r7, pc}
 8002e7e:	bf00      	nop
 8002e80:	ffff1f3f 	.word	0xffff1f3f
 8002e84:	ff19f1fe 	.word	0xff19f1fe
 8002e88:	40002400 	.word	0x40002400
 8002e8c:	58002400 	.word	0x58002400
 8002e90:	58002800 	.word	0x58002800

08002e94 <HAL_LPTIM_IRQHandler>:
  * @brief  Handle LPTIM interrupt request.
  * @param  hlptim LPTIM handle
  * @retval None
  */
void HAL_LPTIM_IRQHandler(LPTIM_HandleTypeDef *hlptim)
{
 8002e94:	b580      	push	{r7, lr}
 8002e96:	b082      	sub	sp, #8
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	6078      	str	r0, [r7, #4]
  /* Compare match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPM) != RESET)
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f003 0301 	and.w	r3, r3, #1
 8002ea6:	2b01      	cmp	r3, #1
 8002ea8:	d10d      	bne.n	8002ec6 <HAL_LPTIM_IRQHandler+0x32>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPM) != RESET)
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	689b      	ldr	r3, [r3, #8]
 8002eb0:	f003 0301 	and.w	r3, r3, #1
 8002eb4:	2b01      	cmp	r3, #1
 8002eb6:	d106      	bne.n	8002ec6 <HAL_LPTIM_IRQHandler+0x32>
    {
      /* Clear Compare match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPM);
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	2201      	movs	r2, #1
 8002ebe:	605a      	str	r2, [r3, #4]

      /* Compare match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareMatchCallback(hlptim);
#else
      HAL_LPTIM_CompareMatchCallback(hlptim);
 8002ec0:	6878      	ldr	r0, [r7, #4]
 8002ec2:	f000 f882 	bl	8002fca <HAL_LPTIM_CompareMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARRM) != RESET)
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	f003 0302 	and.w	r3, r3, #2
 8002ed0:	2b02      	cmp	r3, #2
 8002ed2:	d10d      	bne.n	8002ef0 <HAL_LPTIM_IRQHandler+0x5c>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARRM) != RESET)
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	689b      	ldr	r3, [r3, #8]
 8002eda:	f003 0302 	and.w	r3, r3, #2
 8002ede:	2b02      	cmp	r3, #2
 8002ee0:	d106      	bne.n	8002ef0 <HAL_LPTIM_IRQHandler+0x5c>
    {
      /* Clear Autoreload match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARRM);
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	2202      	movs	r2, #2
 8002ee8:	605a      	str	r2, [r3, #4]

      /* Autoreload match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadMatchCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadMatchCallback(hlptim);
 8002eea:	6878      	ldr	r0, [r7, #4]
 8002eec:	f000 f877 	bl	8002fde <HAL_LPTIM_AutoReloadMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Trigger detected interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_EXTTRIG) != RESET)
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f003 0304 	and.w	r3, r3, #4
 8002efa:	2b04      	cmp	r3, #4
 8002efc:	d10d      	bne.n	8002f1a <HAL_LPTIM_IRQHandler+0x86>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_EXTTRIG) != RESET)
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	689b      	ldr	r3, [r3, #8]
 8002f04:	f003 0304 	and.w	r3, r3, #4
 8002f08:	2b04      	cmp	r3, #4
 8002f0a:	d106      	bne.n	8002f1a <HAL_LPTIM_IRQHandler+0x86>
    {
      /* Clear Trigger detected flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_EXTTRIG);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	2204      	movs	r2, #4
 8002f12:	605a      	str	r2, [r3, #4]

      /* Trigger detected callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->TriggerCallback(hlptim);
#else
      HAL_LPTIM_TriggerCallback(hlptim);
 8002f14:	6878      	ldr	r0, [r7, #4]
 8002f16:	f000 f86c 	bl	8002ff2 <HAL_LPTIM_TriggerCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Compare write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPOK) != RESET)
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	f003 0308 	and.w	r3, r3, #8
 8002f24:	2b08      	cmp	r3, #8
 8002f26:	d10d      	bne.n	8002f44 <HAL_LPTIM_IRQHandler+0xb0>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPOK) != RESET)
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	689b      	ldr	r3, [r3, #8]
 8002f2e:	f003 0308 	and.w	r3, r3, #8
 8002f32:	2b08      	cmp	r3, #8
 8002f34:	d106      	bne.n	8002f44 <HAL_LPTIM_IRQHandler+0xb0>
    {
      /* Clear Compare write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	2208      	movs	r2, #8
 8002f3c:	605a      	str	r2, [r3, #4]

      /* Compare write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareWriteCallback(hlptim);
#else
      HAL_LPTIM_CompareWriteCallback(hlptim);
 8002f3e:	6878      	ldr	r0, [r7, #4]
 8002f40:	f000 f861 	bl	8003006 <HAL_LPTIM_CompareWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARROK) != RESET)
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f003 0310 	and.w	r3, r3, #16
 8002f4e:	2b10      	cmp	r3, #16
 8002f50:	d10d      	bne.n	8002f6e <HAL_LPTIM_IRQHandler+0xda>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARROK) != RESET)
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	689b      	ldr	r3, [r3, #8]
 8002f58:	f003 0310 	and.w	r3, r3, #16
 8002f5c:	2b10      	cmp	r3, #16
 8002f5e:	d106      	bne.n	8002f6e <HAL_LPTIM_IRQHandler+0xda>
    {
      /* Clear Autoreload write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	2210      	movs	r2, #16
 8002f66:	605a      	str	r2, [r3, #4]

      /* Autoreload write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadWriteCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadWriteCallback(hlptim);
 8002f68:	6878      	ldr	r0, [r7, #4]
 8002f6a:	f000 f856 	bl	800301a <HAL_LPTIM_AutoReloadWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Down to Up interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_UP) != RESET)
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	f003 0320 	and.w	r3, r3, #32
 8002f78:	2b20      	cmp	r3, #32
 8002f7a:	d10d      	bne.n	8002f98 <HAL_LPTIM_IRQHandler+0x104>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_UP) != RESET)
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	689b      	ldr	r3, [r3, #8]
 8002f82:	f003 0320 	and.w	r3, r3, #32
 8002f86:	2b20      	cmp	r3, #32
 8002f88:	d106      	bne.n	8002f98 <HAL_LPTIM_IRQHandler+0x104>
    {
      /* Clear Direction counter changed from Down to Up flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_UP);
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	2220      	movs	r2, #32
 8002f90:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Down to Up Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionUpCallback(hlptim);
#else
      HAL_LPTIM_DirectionUpCallback(hlptim);
 8002f92:	6878      	ldr	r0, [r7, #4]
 8002f94:	f000 f84b 	bl	800302e <HAL_LPTIM_DirectionUpCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Up to Down interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_DOWN) != RESET)
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002fa2:	2b40      	cmp	r3, #64	@ 0x40
 8002fa4:	d10d      	bne.n	8002fc2 <HAL_LPTIM_IRQHandler+0x12e>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_DOWN) != RESET)
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	689b      	ldr	r3, [r3, #8]
 8002fac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002fb0:	2b40      	cmp	r3, #64	@ 0x40
 8002fb2:	d106      	bne.n	8002fc2 <HAL_LPTIM_IRQHandler+0x12e>
    {
      /* Clear Direction counter changed from Up to Down flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_DOWN);
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	2240      	movs	r2, #64	@ 0x40
 8002fba:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Up to Down Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionDownCallback(hlptim);
#else
      HAL_LPTIM_DirectionDownCallback(hlptim);
 8002fbc:	6878      	ldr	r0, [r7, #4]
 8002fbe:	f000 f840 	bl	8003042 <HAL_LPTIM_DirectionDownCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }
}
 8002fc2:	bf00      	nop
 8002fc4:	3708      	adds	r7, #8
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	bd80      	pop	{r7, pc}

08002fca <HAL_LPTIM_CompareMatchCallback>:
  * @brief  Compare match callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 8002fca:	b480      	push	{r7}
 8002fcc:	b083      	sub	sp, #12
 8002fce:	af00      	add	r7, sp, #0
 8002fd0:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareMatchCallback could be implemented in the user file
   */
}
 8002fd2:	bf00      	nop
 8002fd4:	370c      	adds	r7, #12
 8002fd6:	46bd      	mov	sp, r7
 8002fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fdc:	4770      	bx	lr

08002fde <HAL_LPTIM_AutoReloadMatchCallback>:
  * @brief  Autoreload match callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 8002fde:	b480      	push	{r7}
 8002fe0:	b083      	sub	sp, #12
 8002fe2:	af00      	add	r7, sp, #0
 8002fe4:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadMatchCallback could be implemented in the user file
   */
}
 8002fe6:	bf00      	nop
 8002fe8:	370c      	adds	r7, #12
 8002fea:	46bd      	mov	sp, r7
 8002fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff0:	4770      	bx	lr

08002ff2 <HAL_LPTIM_TriggerCallback>:
  * @brief  Trigger detected callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_TriggerCallback(LPTIM_HandleTypeDef *hlptim)
{
 8002ff2:	b480      	push	{r7}
 8002ff4:	b083      	sub	sp, #12
 8002ff6:	af00      	add	r7, sp, #0
 8002ff8:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_TriggerCallback could be implemented in the user file
   */
}
 8002ffa:	bf00      	nop
 8002ffc:	370c      	adds	r7, #12
 8002ffe:	46bd      	mov	sp, r7
 8003000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003004:	4770      	bx	lr

08003006 <HAL_LPTIM_CompareWriteCallback>:
  * @brief  Compare write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 8003006:	b480      	push	{r7}
 8003008:	b083      	sub	sp, #12
 800300a:	af00      	add	r7, sp, #0
 800300c:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareWriteCallback could be implemented in the user file
   */
}
 800300e:	bf00      	nop
 8003010:	370c      	adds	r7, #12
 8003012:	46bd      	mov	sp, r7
 8003014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003018:	4770      	bx	lr

0800301a <HAL_LPTIM_AutoReloadWriteCallback>:
  * @brief  Autoreload write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 800301a:	b480      	push	{r7}
 800301c:	b083      	sub	sp, #12
 800301e:	af00      	add	r7, sp, #0
 8003020:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadWriteCallback could be implemented in the user file
   */
}
 8003022:	bf00      	nop
 8003024:	370c      	adds	r7, #12
 8003026:	46bd      	mov	sp, r7
 8003028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302c:	4770      	bx	lr

0800302e <HAL_LPTIM_DirectionUpCallback>:
  * @brief  Direction counter changed from Down to Up callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionUpCallback(LPTIM_HandleTypeDef *hlptim)
{
 800302e:	b480      	push	{r7}
 8003030:	b083      	sub	sp, #12
 8003032:	af00      	add	r7, sp, #0
 8003034:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionUpCallback could be implemented in the user file
   */
}
 8003036:	bf00      	nop
 8003038:	370c      	adds	r7, #12
 800303a:	46bd      	mov	sp, r7
 800303c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003040:	4770      	bx	lr

08003042 <HAL_LPTIM_DirectionDownCallback>:
  * @brief  Direction counter changed from Up to Down callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionDownCallback(LPTIM_HandleTypeDef *hlptim)
{
 8003042:	b480      	push	{r7}
 8003044:	b083      	sub	sp, #12
 8003046:	af00      	add	r7, sp, #0
 8003048:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionDownCallback could be implemented in the user file
   */
}
 800304a:	bf00      	nop
 800304c:	370c      	adds	r7, #12
 800304e:	46bd      	mov	sp, r7
 8003050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003054:	4770      	bx	lr
	...

08003058 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 2, 3, ..31 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None.
  */
void HAL_PWR_EnableBkUpAccess (void)
{
 8003058:	b480      	push	{r7}
 800305a:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT (PWR->CR1, PWR_CR1_DBP);
 800305c:	4b05      	ldr	r3, [pc, #20]	@ (8003074 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	4a04      	ldr	r2, [pc, #16]	@ (8003074 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003062:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003066:	6013      	str	r3, [r2, #0]
}
 8003068:	bf00      	nop
 800306a:	46bd      	mov	sp, r7
 800306c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003070:	4770      	bx	lr
 8003072:	bf00      	nop
 8003074:	58024800 	.word	0x58024800

08003078 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8003078:	b580      	push	{r7, lr}
 800307a:	b084      	sub	sp, #16
 800307c:	af00      	add	r7, sp, #0
 800307e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8003080:	4b19      	ldr	r3, [pc, #100]	@ (80030e8 <HAL_PWREx_ConfigSupply+0x70>)
 8003082:	68db      	ldr	r3, [r3, #12]
 8003084:	f003 0304 	and.w	r3, r3, #4
 8003088:	2b04      	cmp	r3, #4
 800308a:	d00a      	beq.n	80030a2 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800308c:	4b16      	ldr	r3, [pc, #88]	@ (80030e8 <HAL_PWREx_ConfigSupply+0x70>)
 800308e:	68db      	ldr	r3, [r3, #12]
 8003090:	f003 0307 	and.w	r3, r3, #7
 8003094:	687a      	ldr	r2, [r7, #4]
 8003096:	429a      	cmp	r2, r3
 8003098:	d001      	beq.n	800309e <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800309a:	2301      	movs	r3, #1
 800309c:	e01f      	b.n	80030de <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800309e:	2300      	movs	r3, #0
 80030a0:	e01d      	b.n	80030de <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80030a2:	4b11      	ldr	r3, [pc, #68]	@ (80030e8 <HAL_PWREx_ConfigSupply+0x70>)
 80030a4:	68db      	ldr	r3, [r3, #12]
 80030a6:	f023 0207 	bic.w	r2, r3, #7
 80030aa:	490f      	ldr	r1, [pc, #60]	@ (80030e8 <HAL_PWREx_ConfigSupply+0x70>)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	4313      	orrs	r3, r2
 80030b0:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80030b2:	f7fd fd91 	bl	8000bd8 <HAL_GetTick>
 80030b6:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80030b8:	e009      	b.n	80030ce <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80030ba:	f7fd fd8d 	bl	8000bd8 <HAL_GetTick>
 80030be:	4602      	mov	r2, r0
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	1ad3      	subs	r3, r2, r3
 80030c4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80030c8:	d901      	bls.n	80030ce <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80030ca:	2301      	movs	r3, #1
 80030cc:	e007      	b.n	80030de <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80030ce:	4b06      	ldr	r3, [pc, #24]	@ (80030e8 <HAL_PWREx_ConfigSupply+0x70>)
 80030d0:	685b      	ldr	r3, [r3, #4]
 80030d2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80030d6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80030da:	d1ee      	bne.n	80030ba <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80030dc:	2300      	movs	r3, #0
}
 80030de:	4618      	mov	r0, r3
 80030e0:	3710      	adds	r7, #16
 80030e2:	46bd      	mov	sp, r7
 80030e4:	bd80      	pop	{r7, pc}
 80030e6:	bf00      	nop
 80030e8:	58024800 	.word	0x58024800

080030ec <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 80030ec:	b480      	push	{r7}
 80030ee:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 80030f0:	4b05      	ldr	r3, [pc, #20]	@ (8003108 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 80030f2:	68db      	ldr	r3, [r3, #12]
 80030f4:	4a04      	ldr	r2, [pc, #16]	@ (8003108 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 80030f6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80030fa:	60d3      	str	r3, [r2, #12]
}
 80030fc:	bf00      	nop
 80030fe:	46bd      	mov	sp, r7
 8003100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003104:	4770      	bx	lr
 8003106:	bf00      	nop
 8003108:	58024800 	.word	0x58024800

0800310c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800310c:	b580      	push	{r7, lr}
 800310e:	b08c      	sub	sp, #48	@ 0x30
 8003110:	af00      	add	r7, sp, #0
 8003112:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	2b00      	cmp	r3, #0
 8003118:	d102      	bne.n	8003120 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800311a:	2301      	movs	r3, #1
 800311c:	f000 bc48 	b.w	80039b0 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	f003 0301 	and.w	r3, r3, #1
 8003128:	2b00      	cmp	r3, #0
 800312a:	f000 8088 	beq.w	800323e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800312e:	4b99      	ldr	r3, [pc, #612]	@ (8003394 <HAL_RCC_OscConfig+0x288>)
 8003130:	691b      	ldr	r3, [r3, #16]
 8003132:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003136:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003138:	4b96      	ldr	r3, [pc, #600]	@ (8003394 <HAL_RCC_OscConfig+0x288>)
 800313a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800313c:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800313e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003140:	2b10      	cmp	r3, #16
 8003142:	d007      	beq.n	8003154 <HAL_RCC_OscConfig+0x48>
 8003144:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003146:	2b18      	cmp	r3, #24
 8003148:	d111      	bne.n	800316e <HAL_RCC_OscConfig+0x62>
 800314a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800314c:	f003 0303 	and.w	r3, r3, #3
 8003150:	2b02      	cmp	r3, #2
 8003152:	d10c      	bne.n	800316e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003154:	4b8f      	ldr	r3, [pc, #572]	@ (8003394 <HAL_RCC_OscConfig+0x288>)
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800315c:	2b00      	cmp	r3, #0
 800315e:	d06d      	beq.n	800323c <HAL_RCC_OscConfig+0x130>
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	685b      	ldr	r3, [r3, #4]
 8003164:	2b00      	cmp	r3, #0
 8003166:	d169      	bne.n	800323c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8003168:	2301      	movs	r3, #1
 800316a:	f000 bc21 	b.w	80039b0 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	685b      	ldr	r3, [r3, #4]
 8003172:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003176:	d106      	bne.n	8003186 <HAL_RCC_OscConfig+0x7a>
 8003178:	4b86      	ldr	r3, [pc, #536]	@ (8003394 <HAL_RCC_OscConfig+0x288>)
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	4a85      	ldr	r2, [pc, #532]	@ (8003394 <HAL_RCC_OscConfig+0x288>)
 800317e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003182:	6013      	str	r3, [r2, #0]
 8003184:	e02e      	b.n	80031e4 <HAL_RCC_OscConfig+0xd8>
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	685b      	ldr	r3, [r3, #4]
 800318a:	2b00      	cmp	r3, #0
 800318c:	d10c      	bne.n	80031a8 <HAL_RCC_OscConfig+0x9c>
 800318e:	4b81      	ldr	r3, [pc, #516]	@ (8003394 <HAL_RCC_OscConfig+0x288>)
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	4a80      	ldr	r2, [pc, #512]	@ (8003394 <HAL_RCC_OscConfig+0x288>)
 8003194:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003198:	6013      	str	r3, [r2, #0]
 800319a:	4b7e      	ldr	r3, [pc, #504]	@ (8003394 <HAL_RCC_OscConfig+0x288>)
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	4a7d      	ldr	r2, [pc, #500]	@ (8003394 <HAL_RCC_OscConfig+0x288>)
 80031a0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80031a4:	6013      	str	r3, [r2, #0]
 80031a6:	e01d      	b.n	80031e4 <HAL_RCC_OscConfig+0xd8>
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	685b      	ldr	r3, [r3, #4]
 80031ac:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80031b0:	d10c      	bne.n	80031cc <HAL_RCC_OscConfig+0xc0>
 80031b2:	4b78      	ldr	r3, [pc, #480]	@ (8003394 <HAL_RCC_OscConfig+0x288>)
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	4a77      	ldr	r2, [pc, #476]	@ (8003394 <HAL_RCC_OscConfig+0x288>)
 80031b8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80031bc:	6013      	str	r3, [r2, #0]
 80031be:	4b75      	ldr	r3, [pc, #468]	@ (8003394 <HAL_RCC_OscConfig+0x288>)
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	4a74      	ldr	r2, [pc, #464]	@ (8003394 <HAL_RCC_OscConfig+0x288>)
 80031c4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80031c8:	6013      	str	r3, [r2, #0]
 80031ca:	e00b      	b.n	80031e4 <HAL_RCC_OscConfig+0xd8>
 80031cc:	4b71      	ldr	r3, [pc, #452]	@ (8003394 <HAL_RCC_OscConfig+0x288>)
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	4a70      	ldr	r2, [pc, #448]	@ (8003394 <HAL_RCC_OscConfig+0x288>)
 80031d2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80031d6:	6013      	str	r3, [r2, #0]
 80031d8:	4b6e      	ldr	r3, [pc, #440]	@ (8003394 <HAL_RCC_OscConfig+0x288>)
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	4a6d      	ldr	r2, [pc, #436]	@ (8003394 <HAL_RCC_OscConfig+0x288>)
 80031de:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80031e2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	685b      	ldr	r3, [r3, #4]
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d013      	beq.n	8003214 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031ec:	f7fd fcf4 	bl	8000bd8 <HAL_GetTick>
 80031f0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80031f2:	e008      	b.n	8003206 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80031f4:	f7fd fcf0 	bl	8000bd8 <HAL_GetTick>
 80031f8:	4602      	mov	r2, r0
 80031fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031fc:	1ad3      	subs	r3, r2, r3
 80031fe:	2b64      	cmp	r3, #100	@ 0x64
 8003200:	d901      	bls.n	8003206 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003202:	2303      	movs	r3, #3
 8003204:	e3d4      	b.n	80039b0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003206:	4b63      	ldr	r3, [pc, #396]	@ (8003394 <HAL_RCC_OscConfig+0x288>)
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800320e:	2b00      	cmp	r3, #0
 8003210:	d0f0      	beq.n	80031f4 <HAL_RCC_OscConfig+0xe8>
 8003212:	e014      	b.n	800323e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003214:	f7fd fce0 	bl	8000bd8 <HAL_GetTick>
 8003218:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800321a:	e008      	b.n	800322e <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800321c:	f7fd fcdc 	bl	8000bd8 <HAL_GetTick>
 8003220:	4602      	mov	r2, r0
 8003222:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003224:	1ad3      	subs	r3, r2, r3
 8003226:	2b64      	cmp	r3, #100	@ 0x64
 8003228:	d901      	bls.n	800322e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800322a:	2303      	movs	r3, #3
 800322c:	e3c0      	b.n	80039b0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800322e:	4b59      	ldr	r3, [pc, #356]	@ (8003394 <HAL_RCC_OscConfig+0x288>)
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003236:	2b00      	cmp	r3, #0
 8003238:	d1f0      	bne.n	800321c <HAL_RCC_OscConfig+0x110>
 800323a:	e000      	b.n	800323e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800323c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f003 0302 	and.w	r3, r3, #2
 8003246:	2b00      	cmp	r3, #0
 8003248:	f000 80ca 	beq.w	80033e0 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800324c:	4b51      	ldr	r3, [pc, #324]	@ (8003394 <HAL_RCC_OscConfig+0x288>)
 800324e:	691b      	ldr	r3, [r3, #16]
 8003250:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003254:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003256:	4b4f      	ldr	r3, [pc, #316]	@ (8003394 <HAL_RCC_OscConfig+0x288>)
 8003258:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800325a:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800325c:	6a3b      	ldr	r3, [r7, #32]
 800325e:	2b00      	cmp	r3, #0
 8003260:	d007      	beq.n	8003272 <HAL_RCC_OscConfig+0x166>
 8003262:	6a3b      	ldr	r3, [r7, #32]
 8003264:	2b18      	cmp	r3, #24
 8003266:	d156      	bne.n	8003316 <HAL_RCC_OscConfig+0x20a>
 8003268:	69fb      	ldr	r3, [r7, #28]
 800326a:	f003 0303 	and.w	r3, r3, #3
 800326e:	2b00      	cmp	r3, #0
 8003270:	d151      	bne.n	8003316 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003272:	4b48      	ldr	r3, [pc, #288]	@ (8003394 <HAL_RCC_OscConfig+0x288>)
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f003 0304 	and.w	r3, r3, #4
 800327a:	2b00      	cmp	r3, #0
 800327c:	d005      	beq.n	800328a <HAL_RCC_OscConfig+0x17e>
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	68db      	ldr	r3, [r3, #12]
 8003282:	2b00      	cmp	r3, #0
 8003284:	d101      	bne.n	800328a <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8003286:	2301      	movs	r3, #1
 8003288:	e392      	b.n	80039b0 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800328a:	4b42      	ldr	r3, [pc, #264]	@ (8003394 <HAL_RCC_OscConfig+0x288>)
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	f023 0219 	bic.w	r2, r3, #25
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	68db      	ldr	r3, [r3, #12]
 8003296:	493f      	ldr	r1, [pc, #252]	@ (8003394 <HAL_RCC_OscConfig+0x288>)
 8003298:	4313      	orrs	r3, r2
 800329a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800329c:	f7fd fc9c 	bl	8000bd8 <HAL_GetTick>
 80032a0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80032a2:	e008      	b.n	80032b6 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80032a4:	f7fd fc98 	bl	8000bd8 <HAL_GetTick>
 80032a8:	4602      	mov	r2, r0
 80032aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032ac:	1ad3      	subs	r3, r2, r3
 80032ae:	2b02      	cmp	r3, #2
 80032b0:	d901      	bls.n	80032b6 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80032b2:	2303      	movs	r3, #3
 80032b4:	e37c      	b.n	80039b0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80032b6:	4b37      	ldr	r3, [pc, #220]	@ (8003394 <HAL_RCC_OscConfig+0x288>)
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f003 0304 	and.w	r3, r3, #4
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d0f0      	beq.n	80032a4 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032c2:	f7fd fcb9 	bl	8000c38 <HAL_GetREVID>
 80032c6:	4603      	mov	r3, r0
 80032c8:	f241 0203 	movw	r2, #4099	@ 0x1003
 80032cc:	4293      	cmp	r3, r2
 80032ce:	d817      	bhi.n	8003300 <HAL_RCC_OscConfig+0x1f4>
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	691b      	ldr	r3, [r3, #16]
 80032d4:	2b40      	cmp	r3, #64	@ 0x40
 80032d6:	d108      	bne.n	80032ea <HAL_RCC_OscConfig+0x1de>
 80032d8:	4b2e      	ldr	r3, [pc, #184]	@ (8003394 <HAL_RCC_OscConfig+0x288>)
 80032da:	685b      	ldr	r3, [r3, #4]
 80032dc:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80032e0:	4a2c      	ldr	r2, [pc, #176]	@ (8003394 <HAL_RCC_OscConfig+0x288>)
 80032e2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80032e6:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80032e8:	e07a      	b.n	80033e0 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032ea:	4b2a      	ldr	r3, [pc, #168]	@ (8003394 <HAL_RCC_OscConfig+0x288>)
 80032ec:	685b      	ldr	r3, [r3, #4]
 80032ee:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	691b      	ldr	r3, [r3, #16]
 80032f6:	031b      	lsls	r3, r3, #12
 80032f8:	4926      	ldr	r1, [pc, #152]	@ (8003394 <HAL_RCC_OscConfig+0x288>)
 80032fa:	4313      	orrs	r3, r2
 80032fc:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80032fe:	e06f      	b.n	80033e0 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003300:	4b24      	ldr	r3, [pc, #144]	@ (8003394 <HAL_RCC_OscConfig+0x288>)
 8003302:	685b      	ldr	r3, [r3, #4]
 8003304:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	691b      	ldr	r3, [r3, #16]
 800330c:	061b      	lsls	r3, r3, #24
 800330e:	4921      	ldr	r1, [pc, #132]	@ (8003394 <HAL_RCC_OscConfig+0x288>)
 8003310:	4313      	orrs	r3, r2
 8003312:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003314:	e064      	b.n	80033e0 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	68db      	ldr	r3, [r3, #12]
 800331a:	2b00      	cmp	r3, #0
 800331c:	d047      	beq.n	80033ae <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800331e:	4b1d      	ldr	r3, [pc, #116]	@ (8003394 <HAL_RCC_OscConfig+0x288>)
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	f023 0219 	bic.w	r2, r3, #25
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	68db      	ldr	r3, [r3, #12]
 800332a:	491a      	ldr	r1, [pc, #104]	@ (8003394 <HAL_RCC_OscConfig+0x288>)
 800332c:	4313      	orrs	r3, r2
 800332e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003330:	f7fd fc52 	bl	8000bd8 <HAL_GetTick>
 8003334:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003336:	e008      	b.n	800334a <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003338:	f7fd fc4e 	bl	8000bd8 <HAL_GetTick>
 800333c:	4602      	mov	r2, r0
 800333e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003340:	1ad3      	subs	r3, r2, r3
 8003342:	2b02      	cmp	r3, #2
 8003344:	d901      	bls.n	800334a <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8003346:	2303      	movs	r3, #3
 8003348:	e332      	b.n	80039b0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800334a:	4b12      	ldr	r3, [pc, #72]	@ (8003394 <HAL_RCC_OscConfig+0x288>)
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	f003 0304 	and.w	r3, r3, #4
 8003352:	2b00      	cmp	r3, #0
 8003354:	d0f0      	beq.n	8003338 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003356:	f7fd fc6f 	bl	8000c38 <HAL_GetREVID>
 800335a:	4603      	mov	r3, r0
 800335c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003360:	4293      	cmp	r3, r2
 8003362:	d819      	bhi.n	8003398 <HAL_RCC_OscConfig+0x28c>
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	691b      	ldr	r3, [r3, #16]
 8003368:	2b40      	cmp	r3, #64	@ 0x40
 800336a:	d108      	bne.n	800337e <HAL_RCC_OscConfig+0x272>
 800336c:	4b09      	ldr	r3, [pc, #36]	@ (8003394 <HAL_RCC_OscConfig+0x288>)
 800336e:	685b      	ldr	r3, [r3, #4]
 8003370:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8003374:	4a07      	ldr	r2, [pc, #28]	@ (8003394 <HAL_RCC_OscConfig+0x288>)
 8003376:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800337a:	6053      	str	r3, [r2, #4]
 800337c:	e030      	b.n	80033e0 <HAL_RCC_OscConfig+0x2d4>
 800337e:	4b05      	ldr	r3, [pc, #20]	@ (8003394 <HAL_RCC_OscConfig+0x288>)
 8003380:	685b      	ldr	r3, [r3, #4]
 8003382:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	691b      	ldr	r3, [r3, #16]
 800338a:	031b      	lsls	r3, r3, #12
 800338c:	4901      	ldr	r1, [pc, #4]	@ (8003394 <HAL_RCC_OscConfig+0x288>)
 800338e:	4313      	orrs	r3, r2
 8003390:	604b      	str	r3, [r1, #4]
 8003392:	e025      	b.n	80033e0 <HAL_RCC_OscConfig+0x2d4>
 8003394:	58024400 	.word	0x58024400
 8003398:	4b9a      	ldr	r3, [pc, #616]	@ (8003604 <HAL_RCC_OscConfig+0x4f8>)
 800339a:	685b      	ldr	r3, [r3, #4]
 800339c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	691b      	ldr	r3, [r3, #16]
 80033a4:	061b      	lsls	r3, r3, #24
 80033a6:	4997      	ldr	r1, [pc, #604]	@ (8003604 <HAL_RCC_OscConfig+0x4f8>)
 80033a8:	4313      	orrs	r3, r2
 80033aa:	604b      	str	r3, [r1, #4]
 80033ac:	e018      	b.n	80033e0 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80033ae:	4b95      	ldr	r3, [pc, #596]	@ (8003604 <HAL_RCC_OscConfig+0x4f8>)
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	4a94      	ldr	r2, [pc, #592]	@ (8003604 <HAL_RCC_OscConfig+0x4f8>)
 80033b4:	f023 0301 	bic.w	r3, r3, #1
 80033b8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033ba:	f7fd fc0d 	bl	8000bd8 <HAL_GetTick>
 80033be:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80033c0:	e008      	b.n	80033d4 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80033c2:	f7fd fc09 	bl	8000bd8 <HAL_GetTick>
 80033c6:	4602      	mov	r2, r0
 80033c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033ca:	1ad3      	subs	r3, r2, r3
 80033cc:	2b02      	cmp	r3, #2
 80033ce:	d901      	bls.n	80033d4 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 80033d0:	2303      	movs	r3, #3
 80033d2:	e2ed      	b.n	80039b0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80033d4:	4b8b      	ldr	r3, [pc, #556]	@ (8003604 <HAL_RCC_OscConfig+0x4f8>)
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f003 0304 	and.w	r3, r3, #4
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d1f0      	bne.n	80033c2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	f003 0310 	and.w	r3, r3, #16
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	f000 80a9 	beq.w	8003540 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80033ee:	4b85      	ldr	r3, [pc, #532]	@ (8003604 <HAL_RCC_OscConfig+0x4f8>)
 80033f0:	691b      	ldr	r3, [r3, #16]
 80033f2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80033f6:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80033f8:	4b82      	ldr	r3, [pc, #520]	@ (8003604 <HAL_RCC_OscConfig+0x4f8>)
 80033fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033fc:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80033fe:	69bb      	ldr	r3, [r7, #24]
 8003400:	2b08      	cmp	r3, #8
 8003402:	d007      	beq.n	8003414 <HAL_RCC_OscConfig+0x308>
 8003404:	69bb      	ldr	r3, [r7, #24]
 8003406:	2b18      	cmp	r3, #24
 8003408:	d13a      	bne.n	8003480 <HAL_RCC_OscConfig+0x374>
 800340a:	697b      	ldr	r3, [r7, #20]
 800340c:	f003 0303 	and.w	r3, r3, #3
 8003410:	2b01      	cmp	r3, #1
 8003412:	d135      	bne.n	8003480 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003414:	4b7b      	ldr	r3, [pc, #492]	@ (8003604 <HAL_RCC_OscConfig+0x4f8>)
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800341c:	2b00      	cmp	r3, #0
 800341e:	d005      	beq.n	800342c <HAL_RCC_OscConfig+0x320>
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	69db      	ldr	r3, [r3, #28]
 8003424:	2b80      	cmp	r3, #128	@ 0x80
 8003426:	d001      	beq.n	800342c <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8003428:	2301      	movs	r3, #1
 800342a:	e2c1      	b.n	80039b0 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800342c:	f7fd fc04 	bl	8000c38 <HAL_GetREVID>
 8003430:	4603      	mov	r3, r0
 8003432:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003436:	4293      	cmp	r3, r2
 8003438:	d817      	bhi.n	800346a <HAL_RCC_OscConfig+0x35e>
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	6a1b      	ldr	r3, [r3, #32]
 800343e:	2b20      	cmp	r3, #32
 8003440:	d108      	bne.n	8003454 <HAL_RCC_OscConfig+0x348>
 8003442:	4b70      	ldr	r3, [pc, #448]	@ (8003604 <HAL_RCC_OscConfig+0x4f8>)
 8003444:	685b      	ldr	r3, [r3, #4]
 8003446:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800344a:	4a6e      	ldr	r2, [pc, #440]	@ (8003604 <HAL_RCC_OscConfig+0x4f8>)
 800344c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003450:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003452:	e075      	b.n	8003540 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003454:	4b6b      	ldr	r3, [pc, #428]	@ (8003604 <HAL_RCC_OscConfig+0x4f8>)
 8003456:	685b      	ldr	r3, [r3, #4]
 8003458:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	6a1b      	ldr	r3, [r3, #32]
 8003460:	069b      	lsls	r3, r3, #26
 8003462:	4968      	ldr	r1, [pc, #416]	@ (8003604 <HAL_RCC_OscConfig+0x4f8>)
 8003464:	4313      	orrs	r3, r2
 8003466:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003468:	e06a      	b.n	8003540 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800346a:	4b66      	ldr	r3, [pc, #408]	@ (8003604 <HAL_RCC_OscConfig+0x4f8>)
 800346c:	68db      	ldr	r3, [r3, #12]
 800346e:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	6a1b      	ldr	r3, [r3, #32]
 8003476:	061b      	lsls	r3, r3, #24
 8003478:	4962      	ldr	r1, [pc, #392]	@ (8003604 <HAL_RCC_OscConfig+0x4f8>)
 800347a:	4313      	orrs	r3, r2
 800347c:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800347e:	e05f      	b.n	8003540 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	69db      	ldr	r3, [r3, #28]
 8003484:	2b00      	cmp	r3, #0
 8003486:	d042      	beq.n	800350e <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8003488:	4b5e      	ldr	r3, [pc, #376]	@ (8003604 <HAL_RCC_OscConfig+0x4f8>)
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	4a5d      	ldr	r2, [pc, #372]	@ (8003604 <HAL_RCC_OscConfig+0x4f8>)
 800348e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003492:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003494:	f7fd fba0 	bl	8000bd8 <HAL_GetTick>
 8003498:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800349a:	e008      	b.n	80034ae <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800349c:	f7fd fb9c 	bl	8000bd8 <HAL_GetTick>
 80034a0:	4602      	mov	r2, r0
 80034a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034a4:	1ad3      	subs	r3, r2, r3
 80034a6:	2b02      	cmp	r3, #2
 80034a8:	d901      	bls.n	80034ae <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 80034aa:	2303      	movs	r3, #3
 80034ac:	e280      	b.n	80039b0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80034ae:	4b55      	ldr	r3, [pc, #340]	@ (8003604 <HAL_RCC_OscConfig+0x4f8>)
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d0f0      	beq.n	800349c <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80034ba:	f7fd fbbd 	bl	8000c38 <HAL_GetREVID>
 80034be:	4603      	mov	r3, r0
 80034c0:	f241 0203 	movw	r2, #4099	@ 0x1003
 80034c4:	4293      	cmp	r3, r2
 80034c6:	d817      	bhi.n	80034f8 <HAL_RCC_OscConfig+0x3ec>
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	6a1b      	ldr	r3, [r3, #32]
 80034cc:	2b20      	cmp	r3, #32
 80034ce:	d108      	bne.n	80034e2 <HAL_RCC_OscConfig+0x3d6>
 80034d0:	4b4c      	ldr	r3, [pc, #304]	@ (8003604 <HAL_RCC_OscConfig+0x4f8>)
 80034d2:	685b      	ldr	r3, [r3, #4]
 80034d4:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80034d8:	4a4a      	ldr	r2, [pc, #296]	@ (8003604 <HAL_RCC_OscConfig+0x4f8>)
 80034da:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80034de:	6053      	str	r3, [r2, #4]
 80034e0:	e02e      	b.n	8003540 <HAL_RCC_OscConfig+0x434>
 80034e2:	4b48      	ldr	r3, [pc, #288]	@ (8003604 <HAL_RCC_OscConfig+0x4f8>)
 80034e4:	685b      	ldr	r3, [r3, #4]
 80034e6:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	6a1b      	ldr	r3, [r3, #32]
 80034ee:	069b      	lsls	r3, r3, #26
 80034f0:	4944      	ldr	r1, [pc, #272]	@ (8003604 <HAL_RCC_OscConfig+0x4f8>)
 80034f2:	4313      	orrs	r3, r2
 80034f4:	604b      	str	r3, [r1, #4]
 80034f6:	e023      	b.n	8003540 <HAL_RCC_OscConfig+0x434>
 80034f8:	4b42      	ldr	r3, [pc, #264]	@ (8003604 <HAL_RCC_OscConfig+0x4f8>)
 80034fa:	68db      	ldr	r3, [r3, #12]
 80034fc:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	6a1b      	ldr	r3, [r3, #32]
 8003504:	061b      	lsls	r3, r3, #24
 8003506:	493f      	ldr	r1, [pc, #252]	@ (8003604 <HAL_RCC_OscConfig+0x4f8>)
 8003508:	4313      	orrs	r3, r2
 800350a:	60cb      	str	r3, [r1, #12]
 800350c:	e018      	b.n	8003540 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800350e:	4b3d      	ldr	r3, [pc, #244]	@ (8003604 <HAL_RCC_OscConfig+0x4f8>)
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	4a3c      	ldr	r2, [pc, #240]	@ (8003604 <HAL_RCC_OscConfig+0x4f8>)
 8003514:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003518:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800351a:	f7fd fb5d 	bl	8000bd8 <HAL_GetTick>
 800351e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003520:	e008      	b.n	8003534 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8003522:	f7fd fb59 	bl	8000bd8 <HAL_GetTick>
 8003526:	4602      	mov	r2, r0
 8003528:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800352a:	1ad3      	subs	r3, r2, r3
 800352c:	2b02      	cmp	r3, #2
 800352e:	d901      	bls.n	8003534 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003530:	2303      	movs	r3, #3
 8003532:	e23d      	b.n	80039b0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003534:	4b33      	ldr	r3, [pc, #204]	@ (8003604 <HAL_RCC_OscConfig+0x4f8>)
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800353c:	2b00      	cmp	r3, #0
 800353e:	d1f0      	bne.n	8003522 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f003 0308 	and.w	r3, r3, #8
 8003548:	2b00      	cmp	r3, #0
 800354a:	d036      	beq.n	80035ba <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	695b      	ldr	r3, [r3, #20]
 8003550:	2b00      	cmp	r3, #0
 8003552:	d019      	beq.n	8003588 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003554:	4b2b      	ldr	r3, [pc, #172]	@ (8003604 <HAL_RCC_OscConfig+0x4f8>)
 8003556:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003558:	4a2a      	ldr	r2, [pc, #168]	@ (8003604 <HAL_RCC_OscConfig+0x4f8>)
 800355a:	f043 0301 	orr.w	r3, r3, #1
 800355e:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003560:	f7fd fb3a 	bl	8000bd8 <HAL_GetTick>
 8003564:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003566:	e008      	b.n	800357a <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003568:	f7fd fb36 	bl	8000bd8 <HAL_GetTick>
 800356c:	4602      	mov	r2, r0
 800356e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003570:	1ad3      	subs	r3, r2, r3
 8003572:	2b02      	cmp	r3, #2
 8003574:	d901      	bls.n	800357a <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8003576:	2303      	movs	r3, #3
 8003578:	e21a      	b.n	80039b0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800357a:	4b22      	ldr	r3, [pc, #136]	@ (8003604 <HAL_RCC_OscConfig+0x4f8>)
 800357c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800357e:	f003 0302 	and.w	r3, r3, #2
 8003582:	2b00      	cmp	r3, #0
 8003584:	d0f0      	beq.n	8003568 <HAL_RCC_OscConfig+0x45c>
 8003586:	e018      	b.n	80035ba <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003588:	4b1e      	ldr	r3, [pc, #120]	@ (8003604 <HAL_RCC_OscConfig+0x4f8>)
 800358a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800358c:	4a1d      	ldr	r2, [pc, #116]	@ (8003604 <HAL_RCC_OscConfig+0x4f8>)
 800358e:	f023 0301 	bic.w	r3, r3, #1
 8003592:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003594:	f7fd fb20 	bl	8000bd8 <HAL_GetTick>
 8003598:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800359a:	e008      	b.n	80035ae <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800359c:	f7fd fb1c 	bl	8000bd8 <HAL_GetTick>
 80035a0:	4602      	mov	r2, r0
 80035a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035a4:	1ad3      	subs	r3, r2, r3
 80035a6:	2b02      	cmp	r3, #2
 80035a8:	d901      	bls.n	80035ae <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 80035aa:	2303      	movs	r3, #3
 80035ac:	e200      	b.n	80039b0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80035ae:	4b15      	ldr	r3, [pc, #84]	@ (8003604 <HAL_RCC_OscConfig+0x4f8>)
 80035b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80035b2:	f003 0302 	and.w	r3, r3, #2
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d1f0      	bne.n	800359c <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f003 0320 	and.w	r3, r3, #32
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d039      	beq.n	800363a <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	699b      	ldr	r3, [r3, #24]
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d01c      	beq.n	8003608 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80035ce:	4b0d      	ldr	r3, [pc, #52]	@ (8003604 <HAL_RCC_OscConfig+0x4f8>)
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	4a0c      	ldr	r2, [pc, #48]	@ (8003604 <HAL_RCC_OscConfig+0x4f8>)
 80035d4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80035d8:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80035da:	f7fd fafd 	bl	8000bd8 <HAL_GetTick>
 80035de:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80035e0:	e008      	b.n	80035f4 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80035e2:	f7fd faf9 	bl	8000bd8 <HAL_GetTick>
 80035e6:	4602      	mov	r2, r0
 80035e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035ea:	1ad3      	subs	r3, r2, r3
 80035ec:	2b02      	cmp	r3, #2
 80035ee:	d901      	bls.n	80035f4 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 80035f0:	2303      	movs	r3, #3
 80035f2:	e1dd      	b.n	80039b0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80035f4:	4b03      	ldr	r3, [pc, #12]	@ (8003604 <HAL_RCC_OscConfig+0x4f8>)
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d0f0      	beq.n	80035e2 <HAL_RCC_OscConfig+0x4d6>
 8003600:	e01b      	b.n	800363a <HAL_RCC_OscConfig+0x52e>
 8003602:	bf00      	nop
 8003604:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003608:	4b9b      	ldr	r3, [pc, #620]	@ (8003878 <HAL_RCC_OscConfig+0x76c>)
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	4a9a      	ldr	r2, [pc, #616]	@ (8003878 <HAL_RCC_OscConfig+0x76c>)
 800360e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003612:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003614:	f7fd fae0 	bl	8000bd8 <HAL_GetTick>
 8003618:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800361a:	e008      	b.n	800362e <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800361c:	f7fd fadc 	bl	8000bd8 <HAL_GetTick>
 8003620:	4602      	mov	r2, r0
 8003622:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003624:	1ad3      	subs	r3, r2, r3
 8003626:	2b02      	cmp	r3, #2
 8003628:	d901      	bls.n	800362e <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800362a:	2303      	movs	r3, #3
 800362c:	e1c0      	b.n	80039b0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800362e:	4b92      	ldr	r3, [pc, #584]	@ (8003878 <HAL_RCC_OscConfig+0x76c>)
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003636:	2b00      	cmp	r3, #0
 8003638:	d1f0      	bne.n	800361c <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	f003 0304 	and.w	r3, r3, #4
 8003642:	2b00      	cmp	r3, #0
 8003644:	f000 8081 	beq.w	800374a <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003648:	4b8c      	ldr	r3, [pc, #560]	@ (800387c <HAL_RCC_OscConfig+0x770>)
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	4a8b      	ldr	r2, [pc, #556]	@ (800387c <HAL_RCC_OscConfig+0x770>)
 800364e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003652:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003654:	f7fd fac0 	bl	8000bd8 <HAL_GetTick>
 8003658:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800365a:	e008      	b.n	800366e <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800365c:	f7fd fabc 	bl	8000bd8 <HAL_GetTick>
 8003660:	4602      	mov	r2, r0
 8003662:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003664:	1ad3      	subs	r3, r2, r3
 8003666:	2b64      	cmp	r3, #100	@ 0x64
 8003668:	d901      	bls.n	800366e <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800366a:	2303      	movs	r3, #3
 800366c:	e1a0      	b.n	80039b0 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800366e:	4b83      	ldr	r3, [pc, #524]	@ (800387c <HAL_RCC_OscConfig+0x770>)
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003676:	2b00      	cmp	r3, #0
 8003678:	d0f0      	beq.n	800365c <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	689b      	ldr	r3, [r3, #8]
 800367e:	2b01      	cmp	r3, #1
 8003680:	d106      	bne.n	8003690 <HAL_RCC_OscConfig+0x584>
 8003682:	4b7d      	ldr	r3, [pc, #500]	@ (8003878 <HAL_RCC_OscConfig+0x76c>)
 8003684:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003686:	4a7c      	ldr	r2, [pc, #496]	@ (8003878 <HAL_RCC_OscConfig+0x76c>)
 8003688:	f043 0301 	orr.w	r3, r3, #1
 800368c:	6713      	str	r3, [r2, #112]	@ 0x70
 800368e:	e02d      	b.n	80036ec <HAL_RCC_OscConfig+0x5e0>
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	689b      	ldr	r3, [r3, #8]
 8003694:	2b00      	cmp	r3, #0
 8003696:	d10c      	bne.n	80036b2 <HAL_RCC_OscConfig+0x5a6>
 8003698:	4b77      	ldr	r3, [pc, #476]	@ (8003878 <HAL_RCC_OscConfig+0x76c>)
 800369a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800369c:	4a76      	ldr	r2, [pc, #472]	@ (8003878 <HAL_RCC_OscConfig+0x76c>)
 800369e:	f023 0301 	bic.w	r3, r3, #1
 80036a2:	6713      	str	r3, [r2, #112]	@ 0x70
 80036a4:	4b74      	ldr	r3, [pc, #464]	@ (8003878 <HAL_RCC_OscConfig+0x76c>)
 80036a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036a8:	4a73      	ldr	r2, [pc, #460]	@ (8003878 <HAL_RCC_OscConfig+0x76c>)
 80036aa:	f023 0304 	bic.w	r3, r3, #4
 80036ae:	6713      	str	r3, [r2, #112]	@ 0x70
 80036b0:	e01c      	b.n	80036ec <HAL_RCC_OscConfig+0x5e0>
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	689b      	ldr	r3, [r3, #8]
 80036b6:	2b05      	cmp	r3, #5
 80036b8:	d10c      	bne.n	80036d4 <HAL_RCC_OscConfig+0x5c8>
 80036ba:	4b6f      	ldr	r3, [pc, #444]	@ (8003878 <HAL_RCC_OscConfig+0x76c>)
 80036bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036be:	4a6e      	ldr	r2, [pc, #440]	@ (8003878 <HAL_RCC_OscConfig+0x76c>)
 80036c0:	f043 0304 	orr.w	r3, r3, #4
 80036c4:	6713      	str	r3, [r2, #112]	@ 0x70
 80036c6:	4b6c      	ldr	r3, [pc, #432]	@ (8003878 <HAL_RCC_OscConfig+0x76c>)
 80036c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036ca:	4a6b      	ldr	r2, [pc, #428]	@ (8003878 <HAL_RCC_OscConfig+0x76c>)
 80036cc:	f043 0301 	orr.w	r3, r3, #1
 80036d0:	6713      	str	r3, [r2, #112]	@ 0x70
 80036d2:	e00b      	b.n	80036ec <HAL_RCC_OscConfig+0x5e0>
 80036d4:	4b68      	ldr	r3, [pc, #416]	@ (8003878 <HAL_RCC_OscConfig+0x76c>)
 80036d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036d8:	4a67      	ldr	r2, [pc, #412]	@ (8003878 <HAL_RCC_OscConfig+0x76c>)
 80036da:	f023 0301 	bic.w	r3, r3, #1
 80036de:	6713      	str	r3, [r2, #112]	@ 0x70
 80036e0:	4b65      	ldr	r3, [pc, #404]	@ (8003878 <HAL_RCC_OscConfig+0x76c>)
 80036e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036e4:	4a64      	ldr	r2, [pc, #400]	@ (8003878 <HAL_RCC_OscConfig+0x76c>)
 80036e6:	f023 0304 	bic.w	r3, r3, #4
 80036ea:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	689b      	ldr	r3, [r3, #8]
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d015      	beq.n	8003720 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036f4:	f7fd fa70 	bl	8000bd8 <HAL_GetTick>
 80036f8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80036fa:	e00a      	b.n	8003712 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80036fc:	f7fd fa6c 	bl	8000bd8 <HAL_GetTick>
 8003700:	4602      	mov	r2, r0
 8003702:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003704:	1ad3      	subs	r3, r2, r3
 8003706:	f241 3288 	movw	r2, #5000	@ 0x1388
 800370a:	4293      	cmp	r3, r2
 800370c:	d901      	bls.n	8003712 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800370e:	2303      	movs	r3, #3
 8003710:	e14e      	b.n	80039b0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003712:	4b59      	ldr	r3, [pc, #356]	@ (8003878 <HAL_RCC_OscConfig+0x76c>)
 8003714:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003716:	f003 0302 	and.w	r3, r3, #2
 800371a:	2b00      	cmp	r3, #0
 800371c:	d0ee      	beq.n	80036fc <HAL_RCC_OscConfig+0x5f0>
 800371e:	e014      	b.n	800374a <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003720:	f7fd fa5a 	bl	8000bd8 <HAL_GetTick>
 8003724:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003726:	e00a      	b.n	800373e <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003728:	f7fd fa56 	bl	8000bd8 <HAL_GetTick>
 800372c:	4602      	mov	r2, r0
 800372e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003730:	1ad3      	subs	r3, r2, r3
 8003732:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003736:	4293      	cmp	r3, r2
 8003738:	d901      	bls.n	800373e <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800373a:	2303      	movs	r3, #3
 800373c:	e138      	b.n	80039b0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800373e:	4b4e      	ldr	r3, [pc, #312]	@ (8003878 <HAL_RCC_OscConfig+0x76c>)
 8003740:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003742:	f003 0302 	and.w	r3, r3, #2
 8003746:	2b00      	cmp	r3, #0
 8003748:	d1ee      	bne.n	8003728 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800374e:	2b00      	cmp	r3, #0
 8003750:	f000 812d 	beq.w	80039ae <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8003754:	4b48      	ldr	r3, [pc, #288]	@ (8003878 <HAL_RCC_OscConfig+0x76c>)
 8003756:	691b      	ldr	r3, [r3, #16]
 8003758:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800375c:	2b18      	cmp	r3, #24
 800375e:	f000 80bd 	beq.w	80038dc <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003766:	2b02      	cmp	r3, #2
 8003768:	f040 809e 	bne.w	80038a8 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800376c:	4b42      	ldr	r3, [pc, #264]	@ (8003878 <HAL_RCC_OscConfig+0x76c>)
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	4a41      	ldr	r2, [pc, #260]	@ (8003878 <HAL_RCC_OscConfig+0x76c>)
 8003772:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003776:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003778:	f7fd fa2e 	bl	8000bd8 <HAL_GetTick>
 800377c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800377e:	e008      	b.n	8003792 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003780:	f7fd fa2a 	bl	8000bd8 <HAL_GetTick>
 8003784:	4602      	mov	r2, r0
 8003786:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003788:	1ad3      	subs	r3, r2, r3
 800378a:	2b02      	cmp	r3, #2
 800378c:	d901      	bls.n	8003792 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800378e:	2303      	movs	r3, #3
 8003790:	e10e      	b.n	80039b0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003792:	4b39      	ldr	r3, [pc, #228]	@ (8003878 <HAL_RCC_OscConfig+0x76c>)
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800379a:	2b00      	cmp	r3, #0
 800379c:	d1f0      	bne.n	8003780 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800379e:	4b36      	ldr	r3, [pc, #216]	@ (8003878 <HAL_RCC_OscConfig+0x76c>)
 80037a0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80037a2:	4b37      	ldr	r3, [pc, #220]	@ (8003880 <HAL_RCC_OscConfig+0x774>)
 80037a4:	4013      	ands	r3, r2
 80037a6:	687a      	ldr	r2, [r7, #4]
 80037a8:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 80037aa:	687a      	ldr	r2, [r7, #4]
 80037ac:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80037ae:	0112      	lsls	r2, r2, #4
 80037b0:	430a      	orrs	r2, r1
 80037b2:	4931      	ldr	r1, [pc, #196]	@ (8003878 <HAL_RCC_OscConfig+0x76c>)
 80037b4:	4313      	orrs	r3, r2
 80037b6:	628b      	str	r3, [r1, #40]	@ 0x28
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037bc:	3b01      	subs	r3, #1
 80037be:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80037c6:	3b01      	subs	r3, #1
 80037c8:	025b      	lsls	r3, r3, #9
 80037ca:	b29b      	uxth	r3, r3
 80037cc:	431a      	orrs	r2, r3
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037d2:	3b01      	subs	r3, #1
 80037d4:	041b      	lsls	r3, r3, #16
 80037d6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80037da:	431a      	orrs	r2, r3
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037e0:	3b01      	subs	r3, #1
 80037e2:	061b      	lsls	r3, r3, #24
 80037e4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80037e8:	4923      	ldr	r1, [pc, #140]	@ (8003878 <HAL_RCC_OscConfig+0x76c>)
 80037ea:	4313      	orrs	r3, r2
 80037ec:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 80037ee:	4b22      	ldr	r3, [pc, #136]	@ (8003878 <HAL_RCC_OscConfig+0x76c>)
 80037f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037f2:	4a21      	ldr	r2, [pc, #132]	@ (8003878 <HAL_RCC_OscConfig+0x76c>)
 80037f4:	f023 0301 	bic.w	r3, r3, #1
 80037f8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80037fa:	4b1f      	ldr	r3, [pc, #124]	@ (8003878 <HAL_RCC_OscConfig+0x76c>)
 80037fc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80037fe:	4b21      	ldr	r3, [pc, #132]	@ (8003884 <HAL_RCC_OscConfig+0x778>)
 8003800:	4013      	ands	r3, r2
 8003802:	687a      	ldr	r2, [r7, #4]
 8003804:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003806:	00d2      	lsls	r2, r2, #3
 8003808:	491b      	ldr	r1, [pc, #108]	@ (8003878 <HAL_RCC_OscConfig+0x76c>)
 800380a:	4313      	orrs	r3, r2
 800380c:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800380e:	4b1a      	ldr	r3, [pc, #104]	@ (8003878 <HAL_RCC_OscConfig+0x76c>)
 8003810:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003812:	f023 020c 	bic.w	r2, r3, #12
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800381a:	4917      	ldr	r1, [pc, #92]	@ (8003878 <HAL_RCC_OscConfig+0x76c>)
 800381c:	4313      	orrs	r3, r2
 800381e:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8003820:	4b15      	ldr	r3, [pc, #84]	@ (8003878 <HAL_RCC_OscConfig+0x76c>)
 8003822:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003824:	f023 0202 	bic.w	r2, r3, #2
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800382c:	4912      	ldr	r1, [pc, #72]	@ (8003878 <HAL_RCC_OscConfig+0x76c>)
 800382e:	4313      	orrs	r3, r2
 8003830:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8003832:	4b11      	ldr	r3, [pc, #68]	@ (8003878 <HAL_RCC_OscConfig+0x76c>)
 8003834:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003836:	4a10      	ldr	r2, [pc, #64]	@ (8003878 <HAL_RCC_OscConfig+0x76c>)
 8003838:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800383c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800383e:	4b0e      	ldr	r3, [pc, #56]	@ (8003878 <HAL_RCC_OscConfig+0x76c>)
 8003840:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003842:	4a0d      	ldr	r2, [pc, #52]	@ (8003878 <HAL_RCC_OscConfig+0x76c>)
 8003844:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003848:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800384a:	4b0b      	ldr	r3, [pc, #44]	@ (8003878 <HAL_RCC_OscConfig+0x76c>)
 800384c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800384e:	4a0a      	ldr	r2, [pc, #40]	@ (8003878 <HAL_RCC_OscConfig+0x76c>)
 8003850:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003854:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8003856:	4b08      	ldr	r3, [pc, #32]	@ (8003878 <HAL_RCC_OscConfig+0x76c>)
 8003858:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800385a:	4a07      	ldr	r2, [pc, #28]	@ (8003878 <HAL_RCC_OscConfig+0x76c>)
 800385c:	f043 0301 	orr.w	r3, r3, #1
 8003860:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003862:	4b05      	ldr	r3, [pc, #20]	@ (8003878 <HAL_RCC_OscConfig+0x76c>)
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	4a04      	ldr	r2, [pc, #16]	@ (8003878 <HAL_RCC_OscConfig+0x76c>)
 8003868:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800386c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800386e:	f7fd f9b3 	bl	8000bd8 <HAL_GetTick>
 8003872:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003874:	e011      	b.n	800389a <HAL_RCC_OscConfig+0x78e>
 8003876:	bf00      	nop
 8003878:	58024400 	.word	0x58024400
 800387c:	58024800 	.word	0x58024800
 8003880:	fffffc0c 	.word	0xfffffc0c
 8003884:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003888:	f7fd f9a6 	bl	8000bd8 <HAL_GetTick>
 800388c:	4602      	mov	r2, r0
 800388e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003890:	1ad3      	subs	r3, r2, r3
 8003892:	2b02      	cmp	r3, #2
 8003894:	d901      	bls.n	800389a <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8003896:	2303      	movs	r3, #3
 8003898:	e08a      	b.n	80039b0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800389a:	4b47      	ldr	r3, [pc, #284]	@ (80039b8 <HAL_RCC_OscConfig+0x8ac>)
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d0f0      	beq.n	8003888 <HAL_RCC_OscConfig+0x77c>
 80038a6:	e082      	b.n	80039ae <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80038a8:	4b43      	ldr	r3, [pc, #268]	@ (80039b8 <HAL_RCC_OscConfig+0x8ac>)
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	4a42      	ldr	r2, [pc, #264]	@ (80039b8 <HAL_RCC_OscConfig+0x8ac>)
 80038ae:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80038b2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038b4:	f7fd f990 	bl	8000bd8 <HAL_GetTick>
 80038b8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80038ba:	e008      	b.n	80038ce <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038bc:	f7fd f98c 	bl	8000bd8 <HAL_GetTick>
 80038c0:	4602      	mov	r2, r0
 80038c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038c4:	1ad3      	subs	r3, r2, r3
 80038c6:	2b02      	cmp	r3, #2
 80038c8:	d901      	bls.n	80038ce <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 80038ca:	2303      	movs	r3, #3
 80038cc:	e070      	b.n	80039b0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80038ce:	4b3a      	ldr	r3, [pc, #232]	@ (80039b8 <HAL_RCC_OscConfig+0x8ac>)
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d1f0      	bne.n	80038bc <HAL_RCC_OscConfig+0x7b0>
 80038da:	e068      	b.n	80039ae <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80038dc:	4b36      	ldr	r3, [pc, #216]	@ (80039b8 <HAL_RCC_OscConfig+0x8ac>)
 80038de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038e0:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80038e2:	4b35      	ldr	r3, [pc, #212]	@ (80039b8 <HAL_RCC_OscConfig+0x8ac>)
 80038e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038e6:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038ec:	2b01      	cmp	r3, #1
 80038ee:	d031      	beq.n	8003954 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80038f0:	693b      	ldr	r3, [r7, #16]
 80038f2:	f003 0203 	and.w	r2, r3, #3
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80038fa:	429a      	cmp	r2, r3
 80038fc:	d12a      	bne.n	8003954 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80038fe:	693b      	ldr	r3, [r7, #16]
 8003900:	091b      	lsrs	r3, r3, #4
 8003902:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800390a:	429a      	cmp	r2, r3
 800390c:	d122      	bne.n	8003954 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003918:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800391a:	429a      	cmp	r2, r3
 800391c:	d11a      	bne.n	8003954 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	0a5b      	lsrs	r3, r3, #9
 8003922:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800392a:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800392c:	429a      	cmp	r2, r3
 800392e:	d111      	bne.n	8003954 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	0c1b      	lsrs	r3, r3, #16
 8003934:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800393c:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800393e:	429a      	cmp	r2, r3
 8003940:	d108      	bne.n	8003954 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	0e1b      	lsrs	r3, r3, #24
 8003946:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800394e:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003950:	429a      	cmp	r2, r3
 8003952:	d001      	beq.n	8003958 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8003954:	2301      	movs	r3, #1
 8003956:	e02b      	b.n	80039b0 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8003958:	4b17      	ldr	r3, [pc, #92]	@ (80039b8 <HAL_RCC_OscConfig+0x8ac>)
 800395a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800395c:	08db      	lsrs	r3, r3, #3
 800395e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003962:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003968:	693a      	ldr	r2, [r7, #16]
 800396a:	429a      	cmp	r2, r3
 800396c:	d01f      	beq.n	80039ae <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800396e:	4b12      	ldr	r3, [pc, #72]	@ (80039b8 <HAL_RCC_OscConfig+0x8ac>)
 8003970:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003972:	4a11      	ldr	r2, [pc, #68]	@ (80039b8 <HAL_RCC_OscConfig+0x8ac>)
 8003974:	f023 0301 	bic.w	r3, r3, #1
 8003978:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800397a:	f7fd f92d 	bl	8000bd8 <HAL_GetTick>
 800397e:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8003980:	bf00      	nop
 8003982:	f7fd f929 	bl	8000bd8 <HAL_GetTick>
 8003986:	4602      	mov	r2, r0
 8003988:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800398a:	4293      	cmp	r3, r2
 800398c:	d0f9      	beq.n	8003982 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800398e:	4b0a      	ldr	r3, [pc, #40]	@ (80039b8 <HAL_RCC_OscConfig+0x8ac>)
 8003990:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003992:	4b0a      	ldr	r3, [pc, #40]	@ (80039bc <HAL_RCC_OscConfig+0x8b0>)
 8003994:	4013      	ands	r3, r2
 8003996:	687a      	ldr	r2, [r7, #4]
 8003998:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800399a:	00d2      	lsls	r2, r2, #3
 800399c:	4906      	ldr	r1, [pc, #24]	@ (80039b8 <HAL_RCC_OscConfig+0x8ac>)
 800399e:	4313      	orrs	r3, r2
 80039a0:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80039a2:	4b05      	ldr	r3, [pc, #20]	@ (80039b8 <HAL_RCC_OscConfig+0x8ac>)
 80039a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039a6:	4a04      	ldr	r2, [pc, #16]	@ (80039b8 <HAL_RCC_OscConfig+0x8ac>)
 80039a8:	f043 0301 	orr.w	r3, r3, #1
 80039ac:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80039ae:	2300      	movs	r3, #0
}
 80039b0:	4618      	mov	r0, r3
 80039b2:	3730      	adds	r7, #48	@ 0x30
 80039b4:	46bd      	mov	sp, r7
 80039b6:	bd80      	pop	{r7, pc}
 80039b8:	58024400 	.word	0x58024400
 80039bc:	ffff0007 	.word	0xffff0007

080039c0 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80039c0:	b580      	push	{r7, lr}
 80039c2:	b086      	sub	sp, #24
 80039c4:	af00      	add	r7, sp, #0
 80039c6:	6078      	str	r0, [r7, #4]
 80039c8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d101      	bne.n	80039d4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80039d0:	2301      	movs	r3, #1
 80039d2:	e19c      	b.n	8003d0e <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80039d4:	4b8a      	ldr	r3, [pc, #552]	@ (8003c00 <HAL_RCC_ClockConfig+0x240>)
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f003 030f 	and.w	r3, r3, #15
 80039dc:	683a      	ldr	r2, [r7, #0]
 80039de:	429a      	cmp	r2, r3
 80039e0:	d910      	bls.n	8003a04 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039e2:	4b87      	ldr	r3, [pc, #540]	@ (8003c00 <HAL_RCC_ClockConfig+0x240>)
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	f023 020f 	bic.w	r2, r3, #15
 80039ea:	4985      	ldr	r1, [pc, #532]	@ (8003c00 <HAL_RCC_ClockConfig+0x240>)
 80039ec:	683b      	ldr	r3, [r7, #0]
 80039ee:	4313      	orrs	r3, r2
 80039f0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80039f2:	4b83      	ldr	r3, [pc, #524]	@ (8003c00 <HAL_RCC_ClockConfig+0x240>)
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f003 030f 	and.w	r3, r3, #15
 80039fa:	683a      	ldr	r2, [r7, #0]
 80039fc:	429a      	cmp	r2, r3
 80039fe:	d001      	beq.n	8003a04 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003a00:	2301      	movs	r3, #1
 8003a02:	e184      	b.n	8003d0e <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f003 0304 	and.w	r3, r3, #4
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d010      	beq.n	8003a32 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	691a      	ldr	r2, [r3, #16]
 8003a14:	4b7b      	ldr	r3, [pc, #492]	@ (8003c04 <HAL_RCC_ClockConfig+0x244>)
 8003a16:	699b      	ldr	r3, [r3, #24]
 8003a18:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003a1c:	429a      	cmp	r2, r3
 8003a1e:	d908      	bls.n	8003a32 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003a20:	4b78      	ldr	r3, [pc, #480]	@ (8003c04 <HAL_RCC_ClockConfig+0x244>)
 8003a22:	699b      	ldr	r3, [r3, #24]
 8003a24:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	691b      	ldr	r3, [r3, #16]
 8003a2c:	4975      	ldr	r1, [pc, #468]	@ (8003c04 <HAL_RCC_ClockConfig+0x244>)
 8003a2e:	4313      	orrs	r3, r2
 8003a30:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f003 0308 	and.w	r3, r3, #8
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d010      	beq.n	8003a60 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	695a      	ldr	r2, [r3, #20]
 8003a42:	4b70      	ldr	r3, [pc, #448]	@ (8003c04 <HAL_RCC_ClockConfig+0x244>)
 8003a44:	69db      	ldr	r3, [r3, #28]
 8003a46:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003a4a:	429a      	cmp	r2, r3
 8003a4c:	d908      	bls.n	8003a60 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003a4e:	4b6d      	ldr	r3, [pc, #436]	@ (8003c04 <HAL_RCC_ClockConfig+0x244>)
 8003a50:	69db      	ldr	r3, [r3, #28]
 8003a52:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	695b      	ldr	r3, [r3, #20]
 8003a5a:	496a      	ldr	r1, [pc, #424]	@ (8003c04 <HAL_RCC_ClockConfig+0x244>)
 8003a5c:	4313      	orrs	r3, r2
 8003a5e:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	f003 0310 	and.w	r3, r3, #16
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d010      	beq.n	8003a8e <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	699a      	ldr	r2, [r3, #24]
 8003a70:	4b64      	ldr	r3, [pc, #400]	@ (8003c04 <HAL_RCC_ClockConfig+0x244>)
 8003a72:	69db      	ldr	r3, [r3, #28]
 8003a74:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003a78:	429a      	cmp	r2, r3
 8003a7a:	d908      	bls.n	8003a8e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003a7c:	4b61      	ldr	r3, [pc, #388]	@ (8003c04 <HAL_RCC_ClockConfig+0x244>)
 8003a7e:	69db      	ldr	r3, [r3, #28]
 8003a80:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	699b      	ldr	r3, [r3, #24]
 8003a88:	495e      	ldr	r1, [pc, #376]	@ (8003c04 <HAL_RCC_ClockConfig+0x244>)
 8003a8a:	4313      	orrs	r3, r2
 8003a8c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	f003 0320 	and.w	r3, r3, #32
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d010      	beq.n	8003abc <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	69da      	ldr	r2, [r3, #28]
 8003a9e:	4b59      	ldr	r3, [pc, #356]	@ (8003c04 <HAL_RCC_ClockConfig+0x244>)
 8003aa0:	6a1b      	ldr	r3, [r3, #32]
 8003aa2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003aa6:	429a      	cmp	r2, r3
 8003aa8:	d908      	bls.n	8003abc <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003aaa:	4b56      	ldr	r3, [pc, #344]	@ (8003c04 <HAL_RCC_ClockConfig+0x244>)
 8003aac:	6a1b      	ldr	r3, [r3, #32]
 8003aae:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	69db      	ldr	r3, [r3, #28]
 8003ab6:	4953      	ldr	r1, [pc, #332]	@ (8003c04 <HAL_RCC_ClockConfig+0x244>)
 8003ab8:	4313      	orrs	r3, r2
 8003aba:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f003 0302 	and.w	r3, r3, #2
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d010      	beq.n	8003aea <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	68da      	ldr	r2, [r3, #12]
 8003acc:	4b4d      	ldr	r3, [pc, #308]	@ (8003c04 <HAL_RCC_ClockConfig+0x244>)
 8003ace:	699b      	ldr	r3, [r3, #24]
 8003ad0:	f003 030f 	and.w	r3, r3, #15
 8003ad4:	429a      	cmp	r2, r3
 8003ad6:	d908      	bls.n	8003aea <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003ad8:	4b4a      	ldr	r3, [pc, #296]	@ (8003c04 <HAL_RCC_ClockConfig+0x244>)
 8003ada:	699b      	ldr	r3, [r3, #24]
 8003adc:	f023 020f 	bic.w	r2, r3, #15
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	68db      	ldr	r3, [r3, #12]
 8003ae4:	4947      	ldr	r1, [pc, #284]	@ (8003c04 <HAL_RCC_ClockConfig+0x244>)
 8003ae6:	4313      	orrs	r3, r2
 8003ae8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f003 0301 	and.w	r3, r3, #1
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d055      	beq.n	8003ba2 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8003af6:	4b43      	ldr	r3, [pc, #268]	@ (8003c04 <HAL_RCC_ClockConfig+0x244>)
 8003af8:	699b      	ldr	r3, [r3, #24]
 8003afa:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	689b      	ldr	r3, [r3, #8]
 8003b02:	4940      	ldr	r1, [pc, #256]	@ (8003c04 <HAL_RCC_ClockConfig+0x244>)
 8003b04:	4313      	orrs	r3, r2
 8003b06:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	685b      	ldr	r3, [r3, #4]
 8003b0c:	2b02      	cmp	r3, #2
 8003b0e:	d107      	bne.n	8003b20 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003b10:	4b3c      	ldr	r3, [pc, #240]	@ (8003c04 <HAL_RCC_ClockConfig+0x244>)
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d121      	bne.n	8003b60 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003b1c:	2301      	movs	r3, #1
 8003b1e:	e0f6      	b.n	8003d0e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	685b      	ldr	r3, [r3, #4]
 8003b24:	2b03      	cmp	r3, #3
 8003b26:	d107      	bne.n	8003b38 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003b28:	4b36      	ldr	r3, [pc, #216]	@ (8003c04 <HAL_RCC_ClockConfig+0x244>)
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d115      	bne.n	8003b60 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003b34:	2301      	movs	r3, #1
 8003b36:	e0ea      	b.n	8003d0e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	685b      	ldr	r3, [r3, #4]
 8003b3c:	2b01      	cmp	r3, #1
 8003b3e:	d107      	bne.n	8003b50 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003b40:	4b30      	ldr	r3, [pc, #192]	@ (8003c04 <HAL_RCC_ClockConfig+0x244>)
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d109      	bne.n	8003b60 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003b4c:	2301      	movs	r3, #1
 8003b4e:	e0de      	b.n	8003d0e <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003b50:	4b2c      	ldr	r3, [pc, #176]	@ (8003c04 <HAL_RCC_ClockConfig+0x244>)
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	f003 0304 	and.w	r3, r3, #4
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d101      	bne.n	8003b60 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003b5c:	2301      	movs	r3, #1
 8003b5e:	e0d6      	b.n	8003d0e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003b60:	4b28      	ldr	r3, [pc, #160]	@ (8003c04 <HAL_RCC_ClockConfig+0x244>)
 8003b62:	691b      	ldr	r3, [r3, #16]
 8003b64:	f023 0207 	bic.w	r2, r3, #7
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	685b      	ldr	r3, [r3, #4]
 8003b6c:	4925      	ldr	r1, [pc, #148]	@ (8003c04 <HAL_RCC_ClockConfig+0x244>)
 8003b6e:	4313      	orrs	r3, r2
 8003b70:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003b72:	f7fd f831 	bl	8000bd8 <HAL_GetTick>
 8003b76:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b78:	e00a      	b.n	8003b90 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b7a:	f7fd f82d 	bl	8000bd8 <HAL_GetTick>
 8003b7e:	4602      	mov	r2, r0
 8003b80:	697b      	ldr	r3, [r7, #20]
 8003b82:	1ad3      	subs	r3, r2, r3
 8003b84:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b88:	4293      	cmp	r3, r2
 8003b8a:	d901      	bls.n	8003b90 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8003b8c:	2303      	movs	r3, #3
 8003b8e:	e0be      	b.n	8003d0e <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b90:	4b1c      	ldr	r3, [pc, #112]	@ (8003c04 <HAL_RCC_ClockConfig+0x244>)
 8003b92:	691b      	ldr	r3, [r3, #16]
 8003b94:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	685b      	ldr	r3, [r3, #4]
 8003b9c:	00db      	lsls	r3, r3, #3
 8003b9e:	429a      	cmp	r2, r3
 8003ba0:	d1eb      	bne.n	8003b7a <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	f003 0302 	and.w	r3, r3, #2
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d010      	beq.n	8003bd0 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	68da      	ldr	r2, [r3, #12]
 8003bb2:	4b14      	ldr	r3, [pc, #80]	@ (8003c04 <HAL_RCC_ClockConfig+0x244>)
 8003bb4:	699b      	ldr	r3, [r3, #24]
 8003bb6:	f003 030f 	and.w	r3, r3, #15
 8003bba:	429a      	cmp	r2, r3
 8003bbc:	d208      	bcs.n	8003bd0 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003bbe:	4b11      	ldr	r3, [pc, #68]	@ (8003c04 <HAL_RCC_ClockConfig+0x244>)
 8003bc0:	699b      	ldr	r3, [r3, #24]
 8003bc2:	f023 020f 	bic.w	r2, r3, #15
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	68db      	ldr	r3, [r3, #12]
 8003bca:	490e      	ldr	r1, [pc, #56]	@ (8003c04 <HAL_RCC_ClockConfig+0x244>)
 8003bcc:	4313      	orrs	r3, r2
 8003bce:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003bd0:	4b0b      	ldr	r3, [pc, #44]	@ (8003c00 <HAL_RCC_ClockConfig+0x240>)
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	f003 030f 	and.w	r3, r3, #15
 8003bd8:	683a      	ldr	r2, [r7, #0]
 8003bda:	429a      	cmp	r2, r3
 8003bdc:	d214      	bcs.n	8003c08 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003bde:	4b08      	ldr	r3, [pc, #32]	@ (8003c00 <HAL_RCC_ClockConfig+0x240>)
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	f023 020f 	bic.w	r2, r3, #15
 8003be6:	4906      	ldr	r1, [pc, #24]	@ (8003c00 <HAL_RCC_ClockConfig+0x240>)
 8003be8:	683b      	ldr	r3, [r7, #0]
 8003bea:	4313      	orrs	r3, r2
 8003bec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003bee:	4b04      	ldr	r3, [pc, #16]	@ (8003c00 <HAL_RCC_ClockConfig+0x240>)
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	f003 030f 	and.w	r3, r3, #15
 8003bf6:	683a      	ldr	r2, [r7, #0]
 8003bf8:	429a      	cmp	r2, r3
 8003bfa:	d005      	beq.n	8003c08 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8003bfc:	2301      	movs	r3, #1
 8003bfe:	e086      	b.n	8003d0e <HAL_RCC_ClockConfig+0x34e>
 8003c00:	52002000 	.word	0x52002000
 8003c04:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f003 0304 	and.w	r3, r3, #4
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d010      	beq.n	8003c36 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	691a      	ldr	r2, [r3, #16]
 8003c18:	4b3f      	ldr	r3, [pc, #252]	@ (8003d18 <HAL_RCC_ClockConfig+0x358>)
 8003c1a:	699b      	ldr	r3, [r3, #24]
 8003c1c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003c20:	429a      	cmp	r2, r3
 8003c22:	d208      	bcs.n	8003c36 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003c24:	4b3c      	ldr	r3, [pc, #240]	@ (8003d18 <HAL_RCC_ClockConfig+0x358>)
 8003c26:	699b      	ldr	r3, [r3, #24]
 8003c28:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	691b      	ldr	r3, [r3, #16]
 8003c30:	4939      	ldr	r1, [pc, #228]	@ (8003d18 <HAL_RCC_ClockConfig+0x358>)
 8003c32:	4313      	orrs	r3, r2
 8003c34:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	f003 0308 	and.w	r3, r3, #8
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d010      	beq.n	8003c64 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	695a      	ldr	r2, [r3, #20]
 8003c46:	4b34      	ldr	r3, [pc, #208]	@ (8003d18 <HAL_RCC_ClockConfig+0x358>)
 8003c48:	69db      	ldr	r3, [r3, #28]
 8003c4a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003c4e:	429a      	cmp	r2, r3
 8003c50:	d208      	bcs.n	8003c64 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003c52:	4b31      	ldr	r3, [pc, #196]	@ (8003d18 <HAL_RCC_ClockConfig+0x358>)
 8003c54:	69db      	ldr	r3, [r3, #28]
 8003c56:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	695b      	ldr	r3, [r3, #20]
 8003c5e:	492e      	ldr	r1, [pc, #184]	@ (8003d18 <HAL_RCC_ClockConfig+0x358>)
 8003c60:	4313      	orrs	r3, r2
 8003c62:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	f003 0310 	and.w	r3, r3, #16
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d010      	beq.n	8003c92 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	699a      	ldr	r2, [r3, #24]
 8003c74:	4b28      	ldr	r3, [pc, #160]	@ (8003d18 <HAL_RCC_ClockConfig+0x358>)
 8003c76:	69db      	ldr	r3, [r3, #28]
 8003c78:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003c7c:	429a      	cmp	r2, r3
 8003c7e:	d208      	bcs.n	8003c92 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003c80:	4b25      	ldr	r3, [pc, #148]	@ (8003d18 <HAL_RCC_ClockConfig+0x358>)
 8003c82:	69db      	ldr	r3, [r3, #28]
 8003c84:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	699b      	ldr	r3, [r3, #24]
 8003c8c:	4922      	ldr	r1, [pc, #136]	@ (8003d18 <HAL_RCC_ClockConfig+0x358>)
 8003c8e:	4313      	orrs	r3, r2
 8003c90:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f003 0320 	and.w	r3, r3, #32
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d010      	beq.n	8003cc0 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	69da      	ldr	r2, [r3, #28]
 8003ca2:	4b1d      	ldr	r3, [pc, #116]	@ (8003d18 <HAL_RCC_ClockConfig+0x358>)
 8003ca4:	6a1b      	ldr	r3, [r3, #32]
 8003ca6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003caa:	429a      	cmp	r2, r3
 8003cac:	d208      	bcs.n	8003cc0 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003cae:	4b1a      	ldr	r3, [pc, #104]	@ (8003d18 <HAL_RCC_ClockConfig+0x358>)
 8003cb0:	6a1b      	ldr	r3, [r3, #32]
 8003cb2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	69db      	ldr	r3, [r3, #28]
 8003cba:	4917      	ldr	r1, [pc, #92]	@ (8003d18 <HAL_RCC_ClockConfig+0x358>)
 8003cbc:	4313      	orrs	r3, r2
 8003cbe:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003cc0:	f000 f834 	bl	8003d2c <HAL_RCC_GetSysClockFreq>
 8003cc4:	4602      	mov	r2, r0
 8003cc6:	4b14      	ldr	r3, [pc, #80]	@ (8003d18 <HAL_RCC_ClockConfig+0x358>)
 8003cc8:	699b      	ldr	r3, [r3, #24]
 8003cca:	0a1b      	lsrs	r3, r3, #8
 8003ccc:	f003 030f 	and.w	r3, r3, #15
 8003cd0:	4912      	ldr	r1, [pc, #72]	@ (8003d1c <HAL_RCC_ClockConfig+0x35c>)
 8003cd2:	5ccb      	ldrb	r3, [r1, r3]
 8003cd4:	f003 031f 	and.w	r3, r3, #31
 8003cd8:	fa22 f303 	lsr.w	r3, r2, r3
 8003cdc:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003cde:	4b0e      	ldr	r3, [pc, #56]	@ (8003d18 <HAL_RCC_ClockConfig+0x358>)
 8003ce0:	699b      	ldr	r3, [r3, #24]
 8003ce2:	f003 030f 	and.w	r3, r3, #15
 8003ce6:	4a0d      	ldr	r2, [pc, #52]	@ (8003d1c <HAL_RCC_ClockConfig+0x35c>)
 8003ce8:	5cd3      	ldrb	r3, [r2, r3]
 8003cea:	f003 031f 	and.w	r3, r3, #31
 8003cee:	693a      	ldr	r2, [r7, #16]
 8003cf0:	fa22 f303 	lsr.w	r3, r2, r3
 8003cf4:	4a0a      	ldr	r2, [pc, #40]	@ (8003d20 <HAL_RCC_ClockConfig+0x360>)
 8003cf6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003cf8:	4a0a      	ldr	r2, [pc, #40]	@ (8003d24 <HAL_RCC_ClockConfig+0x364>)
 8003cfa:	693b      	ldr	r3, [r7, #16]
 8003cfc:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8003cfe:	4b0a      	ldr	r3, [pc, #40]	@ (8003d28 <HAL_RCC_ClockConfig+0x368>)
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	4618      	mov	r0, r3
 8003d04:	f7fc ff1e 	bl	8000b44 <HAL_InitTick>
 8003d08:	4603      	mov	r3, r0
 8003d0a:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8003d0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d0e:	4618      	mov	r0, r3
 8003d10:	3718      	adds	r7, #24
 8003d12:	46bd      	mov	sp, r7
 8003d14:	bd80      	pop	{r7, pc}
 8003d16:	bf00      	nop
 8003d18:	58024400 	.word	0x58024400
 8003d1c:	0800f9d0 	.word	0x0800f9d0
 8003d20:	2400000c 	.word	0x2400000c
 8003d24:	24000008 	.word	0x24000008
 8003d28:	24000000 	.word	0x24000000

08003d2c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003d2c:	b480      	push	{r7}
 8003d2e:	b089      	sub	sp, #36	@ 0x24
 8003d30:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003d32:	4bb3      	ldr	r3, [pc, #716]	@ (8004000 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003d34:	691b      	ldr	r3, [r3, #16]
 8003d36:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003d3a:	2b18      	cmp	r3, #24
 8003d3c:	f200 8155 	bhi.w	8003fea <HAL_RCC_GetSysClockFreq+0x2be>
 8003d40:	a201      	add	r2, pc, #4	@ (adr r2, 8003d48 <HAL_RCC_GetSysClockFreq+0x1c>)
 8003d42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d46:	bf00      	nop
 8003d48:	08003dad 	.word	0x08003dad
 8003d4c:	08003feb 	.word	0x08003feb
 8003d50:	08003feb 	.word	0x08003feb
 8003d54:	08003feb 	.word	0x08003feb
 8003d58:	08003feb 	.word	0x08003feb
 8003d5c:	08003feb 	.word	0x08003feb
 8003d60:	08003feb 	.word	0x08003feb
 8003d64:	08003feb 	.word	0x08003feb
 8003d68:	08003dd3 	.word	0x08003dd3
 8003d6c:	08003feb 	.word	0x08003feb
 8003d70:	08003feb 	.word	0x08003feb
 8003d74:	08003feb 	.word	0x08003feb
 8003d78:	08003feb 	.word	0x08003feb
 8003d7c:	08003feb 	.word	0x08003feb
 8003d80:	08003feb 	.word	0x08003feb
 8003d84:	08003feb 	.word	0x08003feb
 8003d88:	08003dd9 	.word	0x08003dd9
 8003d8c:	08003feb 	.word	0x08003feb
 8003d90:	08003feb 	.word	0x08003feb
 8003d94:	08003feb 	.word	0x08003feb
 8003d98:	08003feb 	.word	0x08003feb
 8003d9c:	08003feb 	.word	0x08003feb
 8003da0:	08003feb 	.word	0x08003feb
 8003da4:	08003feb 	.word	0x08003feb
 8003da8:	08003ddf 	.word	0x08003ddf
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003dac:	4b94      	ldr	r3, [pc, #592]	@ (8004000 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	f003 0320 	and.w	r3, r3, #32
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d009      	beq.n	8003dcc <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003db8:	4b91      	ldr	r3, [pc, #580]	@ (8004000 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	08db      	lsrs	r3, r3, #3
 8003dbe:	f003 0303 	and.w	r3, r3, #3
 8003dc2:	4a90      	ldr	r2, [pc, #576]	@ (8004004 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003dc4:	fa22 f303 	lsr.w	r3, r2, r3
 8003dc8:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8003dca:	e111      	b.n	8003ff0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8003dcc:	4b8d      	ldr	r3, [pc, #564]	@ (8004004 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003dce:	61bb      	str	r3, [r7, #24]
      break;
 8003dd0:	e10e      	b.n	8003ff0 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8003dd2:	4b8d      	ldr	r3, [pc, #564]	@ (8004008 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003dd4:	61bb      	str	r3, [r7, #24]
      break;
 8003dd6:	e10b      	b.n	8003ff0 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8003dd8:	4b8c      	ldr	r3, [pc, #560]	@ (800400c <HAL_RCC_GetSysClockFreq+0x2e0>)
 8003dda:	61bb      	str	r3, [r7, #24]
      break;
 8003ddc:	e108      	b.n	8003ff0 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003dde:	4b88      	ldr	r3, [pc, #544]	@ (8004000 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003de0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003de2:	f003 0303 	and.w	r3, r3, #3
 8003de6:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8003de8:	4b85      	ldr	r3, [pc, #532]	@ (8004000 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003dea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003dec:	091b      	lsrs	r3, r3, #4
 8003dee:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003df2:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8003df4:	4b82      	ldr	r3, [pc, #520]	@ (8004000 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003df6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003df8:	f003 0301 	and.w	r3, r3, #1
 8003dfc:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8003dfe:	4b80      	ldr	r3, [pc, #512]	@ (8004000 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003e00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e02:	08db      	lsrs	r3, r3, #3
 8003e04:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003e08:	68fa      	ldr	r2, [r7, #12]
 8003e0a:	fb02 f303 	mul.w	r3, r2, r3
 8003e0e:	ee07 3a90 	vmov	s15, r3
 8003e12:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003e16:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8003e1a:	693b      	ldr	r3, [r7, #16]
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	f000 80e1 	beq.w	8003fe4 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8003e22:	697b      	ldr	r3, [r7, #20]
 8003e24:	2b02      	cmp	r3, #2
 8003e26:	f000 8083 	beq.w	8003f30 <HAL_RCC_GetSysClockFreq+0x204>
 8003e2a:	697b      	ldr	r3, [r7, #20]
 8003e2c:	2b02      	cmp	r3, #2
 8003e2e:	f200 80a1 	bhi.w	8003f74 <HAL_RCC_GetSysClockFreq+0x248>
 8003e32:	697b      	ldr	r3, [r7, #20]
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d003      	beq.n	8003e40 <HAL_RCC_GetSysClockFreq+0x114>
 8003e38:	697b      	ldr	r3, [r7, #20]
 8003e3a:	2b01      	cmp	r3, #1
 8003e3c:	d056      	beq.n	8003eec <HAL_RCC_GetSysClockFreq+0x1c0>
 8003e3e:	e099      	b.n	8003f74 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003e40:	4b6f      	ldr	r3, [pc, #444]	@ (8004000 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	f003 0320 	and.w	r3, r3, #32
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d02d      	beq.n	8003ea8 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003e4c:	4b6c      	ldr	r3, [pc, #432]	@ (8004000 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	08db      	lsrs	r3, r3, #3
 8003e52:	f003 0303 	and.w	r3, r3, #3
 8003e56:	4a6b      	ldr	r2, [pc, #428]	@ (8004004 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003e58:	fa22 f303 	lsr.w	r3, r2, r3
 8003e5c:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	ee07 3a90 	vmov	s15, r3
 8003e64:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003e68:	693b      	ldr	r3, [r7, #16]
 8003e6a:	ee07 3a90 	vmov	s15, r3
 8003e6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003e72:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003e76:	4b62      	ldr	r3, [pc, #392]	@ (8004000 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003e78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e7a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003e7e:	ee07 3a90 	vmov	s15, r3
 8003e82:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003e86:	ed97 6a02 	vldr	s12, [r7, #8]
 8003e8a:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8004010 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003e8e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003e92:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003e96:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003e9a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003e9e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003ea2:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8003ea6:	e087      	b.n	8003fb8 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003ea8:	693b      	ldr	r3, [r7, #16]
 8003eaa:	ee07 3a90 	vmov	s15, r3
 8003eae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003eb2:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8004014 <HAL_RCC_GetSysClockFreq+0x2e8>
 8003eb6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003eba:	4b51      	ldr	r3, [pc, #324]	@ (8004000 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003ebc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ebe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ec2:	ee07 3a90 	vmov	s15, r3
 8003ec6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003eca:	ed97 6a02 	vldr	s12, [r7, #8]
 8003ece:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8004010 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003ed2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003ed6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003eda:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003ede:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003ee2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003ee6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003eea:	e065      	b.n	8003fb8 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003eec:	693b      	ldr	r3, [r7, #16]
 8003eee:	ee07 3a90 	vmov	s15, r3
 8003ef2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003ef6:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8004018 <HAL_RCC_GetSysClockFreq+0x2ec>
 8003efa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003efe:	4b40      	ldr	r3, [pc, #256]	@ (8004000 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003f00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f02:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003f06:	ee07 3a90 	vmov	s15, r3
 8003f0a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003f0e:	ed97 6a02 	vldr	s12, [r7, #8]
 8003f12:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8004010 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003f16:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003f1a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003f1e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003f22:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003f26:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003f2a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003f2e:	e043      	b.n	8003fb8 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003f30:	693b      	ldr	r3, [r7, #16]
 8003f32:	ee07 3a90 	vmov	s15, r3
 8003f36:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f3a:	eddf 6a38 	vldr	s13, [pc, #224]	@ 800401c <HAL_RCC_GetSysClockFreq+0x2f0>
 8003f3e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003f42:	4b2f      	ldr	r3, [pc, #188]	@ (8004000 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003f44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f46:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003f4a:	ee07 3a90 	vmov	s15, r3
 8003f4e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003f52:	ed97 6a02 	vldr	s12, [r7, #8]
 8003f56:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8004010 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003f5a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003f5e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003f62:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003f66:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003f6a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003f6e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003f72:	e021      	b.n	8003fb8 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003f74:	693b      	ldr	r3, [r7, #16]
 8003f76:	ee07 3a90 	vmov	s15, r3
 8003f7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f7e:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8004018 <HAL_RCC_GetSysClockFreq+0x2ec>
 8003f82:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003f86:	4b1e      	ldr	r3, [pc, #120]	@ (8004000 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003f88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f8a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003f8e:	ee07 3a90 	vmov	s15, r3
 8003f92:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003f96:	ed97 6a02 	vldr	s12, [r7, #8]
 8003f9a:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8004010 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003f9e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003fa2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003fa6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003faa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003fae:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003fb2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003fb6:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8003fb8:	4b11      	ldr	r3, [pc, #68]	@ (8004000 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003fba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fbc:	0a5b      	lsrs	r3, r3, #9
 8003fbe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003fc2:	3301      	adds	r3, #1
 8003fc4:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8003fc6:	683b      	ldr	r3, [r7, #0]
 8003fc8:	ee07 3a90 	vmov	s15, r3
 8003fcc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003fd0:	edd7 6a07 	vldr	s13, [r7, #28]
 8003fd4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003fd8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003fdc:	ee17 3a90 	vmov	r3, s15
 8003fe0:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8003fe2:	e005      	b.n	8003ff0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8003fe4:	2300      	movs	r3, #0
 8003fe6:	61bb      	str	r3, [r7, #24]
      break;
 8003fe8:	e002      	b.n	8003ff0 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8003fea:	4b07      	ldr	r3, [pc, #28]	@ (8004008 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003fec:	61bb      	str	r3, [r7, #24]
      break;
 8003fee:	bf00      	nop
  }

  return sysclockfreq;
 8003ff0:	69bb      	ldr	r3, [r7, #24]
}
 8003ff2:	4618      	mov	r0, r3
 8003ff4:	3724      	adds	r7, #36	@ 0x24
 8003ff6:	46bd      	mov	sp, r7
 8003ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ffc:	4770      	bx	lr
 8003ffe:	bf00      	nop
 8004000:	58024400 	.word	0x58024400
 8004004:	03d09000 	.word	0x03d09000
 8004008:	003d0900 	.word	0x003d0900
 800400c:	017d7840 	.word	0x017d7840
 8004010:	46000000 	.word	0x46000000
 8004014:	4c742400 	.word	0x4c742400
 8004018:	4a742400 	.word	0x4a742400
 800401c:	4bbebc20 	.word	0x4bbebc20

08004020 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004020:	b580      	push	{r7, lr}
 8004022:	b082      	sub	sp, #8
 8004024:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8004026:	f7ff fe81 	bl	8003d2c <HAL_RCC_GetSysClockFreq>
 800402a:	4602      	mov	r2, r0
 800402c:	4b10      	ldr	r3, [pc, #64]	@ (8004070 <HAL_RCC_GetHCLKFreq+0x50>)
 800402e:	699b      	ldr	r3, [r3, #24]
 8004030:	0a1b      	lsrs	r3, r3, #8
 8004032:	f003 030f 	and.w	r3, r3, #15
 8004036:	490f      	ldr	r1, [pc, #60]	@ (8004074 <HAL_RCC_GetHCLKFreq+0x54>)
 8004038:	5ccb      	ldrb	r3, [r1, r3]
 800403a:	f003 031f 	and.w	r3, r3, #31
 800403e:	fa22 f303 	lsr.w	r3, r2, r3
 8004042:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004044:	4b0a      	ldr	r3, [pc, #40]	@ (8004070 <HAL_RCC_GetHCLKFreq+0x50>)
 8004046:	699b      	ldr	r3, [r3, #24]
 8004048:	f003 030f 	and.w	r3, r3, #15
 800404c:	4a09      	ldr	r2, [pc, #36]	@ (8004074 <HAL_RCC_GetHCLKFreq+0x54>)
 800404e:	5cd3      	ldrb	r3, [r2, r3]
 8004050:	f003 031f 	and.w	r3, r3, #31
 8004054:	687a      	ldr	r2, [r7, #4]
 8004056:	fa22 f303 	lsr.w	r3, r2, r3
 800405a:	4a07      	ldr	r2, [pc, #28]	@ (8004078 <HAL_RCC_GetHCLKFreq+0x58>)
 800405c:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800405e:	4a07      	ldr	r2, [pc, #28]	@ (800407c <HAL_RCC_GetHCLKFreq+0x5c>)
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8004064:	4b04      	ldr	r3, [pc, #16]	@ (8004078 <HAL_RCC_GetHCLKFreq+0x58>)
 8004066:	681b      	ldr	r3, [r3, #0]
}
 8004068:	4618      	mov	r0, r3
 800406a:	3708      	adds	r7, #8
 800406c:	46bd      	mov	sp, r7
 800406e:	bd80      	pop	{r7, pc}
 8004070:	58024400 	.word	0x58024400
 8004074:	0800f9d0 	.word	0x0800f9d0
 8004078:	2400000c 	.word	0x2400000c
 800407c:	24000008 	.word	0x24000008

08004080 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004080:	b580      	push	{r7, lr}
 8004082:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8004084:	f7ff ffcc 	bl	8004020 <HAL_RCC_GetHCLKFreq>
 8004088:	4602      	mov	r2, r0
 800408a:	4b06      	ldr	r3, [pc, #24]	@ (80040a4 <HAL_RCC_GetPCLK1Freq+0x24>)
 800408c:	69db      	ldr	r3, [r3, #28]
 800408e:	091b      	lsrs	r3, r3, #4
 8004090:	f003 0307 	and.w	r3, r3, #7
 8004094:	4904      	ldr	r1, [pc, #16]	@ (80040a8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004096:	5ccb      	ldrb	r3, [r1, r3]
 8004098:	f003 031f 	and.w	r3, r3, #31
 800409c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80040a0:	4618      	mov	r0, r3
 80040a2:	bd80      	pop	{r7, pc}
 80040a4:	58024400 	.word	0x58024400
 80040a8:	0800f9d0 	.word	0x0800f9d0

080040ac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80040ac:	b580      	push	{r7, lr}
 80040ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80040b0:	f7ff ffb6 	bl	8004020 <HAL_RCC_GetHCLKFreq>
 80040b4:	4602      	mov	r2, r0
 80040b6:	4b06      	ldr	r3, [pc, #24]	@ (80040d0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80040b8:	69db      	ldr	r3, [r3, #28]
 80040ba:	0a1b      	lsrs	r3, r3, #8
 80040bc:	f003 0307 	and.w	r3, r3, #7
 80040c0:	4904      	ldr	r1, [pc, #16]	@ (80040d4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80040c2:	5ccb      	ldrb	r3, [r1, r3]
 80040c4:	f003 031f 	and.w	r3, r3, #31
 80040c8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 80040cc:	4618      	mov	r0, r3
 80040ce:	bd80      	pop	{r7, pc}
 80040d0:	58024400 	.word	0x58024400
 80040d4:	0800f9d0 	.word	0x0800f9d0

080040d8 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80040d8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80040dc:	b0ca      	sub	sp, #296	@ 0x128
 80040de:	af00      	add	r7, sp, #0
 80040e0:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80040e4:	2300      	movs	r3, #0
 80040e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80040ea:	2300      	movs	r3, #0
 80040ec:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80040f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040f8:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 80040fc:	2500      	movs	r5, #0
 80040fe:	ea54 0305 	orrs.w	r3, r4, r5
 8004102:	d049      	beq.n	8004198 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8004104:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004108:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800410a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800410e:	d02f      	beq.n	8004170 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8004110:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004114:	d828      	bhi.n	8004168 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8004116:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800411a:	d01a      	beq.n	8004152 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800411c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004120:	d822      	bhi.n	8004168 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8004122:	2b00      	cmp	r3, #0
 8004124:	d003      	beq.n	800412e <HAL_RCCEx_PeriphCLKConfig+0x56>
 8004126:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800412a:	d007      	beq.n	800413c <HAL_RCCEx_PeriphCLKConfig+0x64>
 800412c:	e01c      	b.n	8004168 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800412e:	4bb8      	ldr	r3, [pc, #736]	@ (8004410 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004130:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004132:	4ab7      	ldr	r2, [pc, #732]	@ (8004410 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004134:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004138:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800413a:	e01a      	b.n	8004172 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800413c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004140:	3308      	adds	r3, #8
 8004142:	2102      	movs	r1, #2
 8004144:	4618      	mov	r0, r3
 8004146:	f002 fb61 	bl	800680c <RCCEx_PLL2_Config>
 800414a:	4603      	mov	r3, r0
 800414c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004150:	e00f      	b.n	8004172 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004152:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004156:	3328      	adds	r3, #40	@ 0x28
 8004158:	2102      	movs	r1, #2
 800415a:	4618      	mov	r0, r3
 800415c:	f002 fc08 	bl	8006970 <RCCEx_PLL3_Config>
 8004160:	4603      	mov	r3, r0
 8004162:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004166:	e004      	b.n	8004172 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004168:	2301      	movs	r3, #1
 800416a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800416e:	e000      	b.n	8004172 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8004170:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004172:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004176:	2b00      	cmp	r3, #0
 8004178:	d10a      	bne.n	8004190 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800417a:	4ba5      	ldr	r3, [pc, #660]	@ (8004410 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800417c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800417e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004182:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004186:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004188:	4aa1      	ldr	r2, [pc, #644]	@ (8004410 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800418a:	430b      	orrs	r3, r1
 800418c:	6513      	str	r3, [r2, #80]	@ 0x50
 800418e:	e003      	b.n	8004198 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004190:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004194:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004198:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800419c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041a0:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 80041a4:	f04f 0900 	mov.w	r9, #0
 80041a8:	ea58 0309 	orrs.w	r3, r8, r9
 80041ac:	d047      	beq.n	800423e <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 80041ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041b4:	2b04      	cmp	r3, #4
 80041b6:	d82a      	bhi.n	800420e <HAL_RCCEx_PeriphCLKConfig+0x136>
 80041b8:	a201      	add	r2, pc, #4	@ (adr r2, 80041c0 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 80041ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041be:	bf00      	nop
 80041c0:	080041d5 	.word	0x080041d5
 80041c4:	080041e3 	.word	0x080041e3
 80041c8:	080041f9 	.word	0x080041f9
 80041cc:	08004217 	.word	0x08004217
 80041d0:	08004217 	.word	0x08004217
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80041d4:	4b8e      	ldr	r3, [pc, #568]	@ (8004410 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80041d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041d8:	4a8d      	ldr	r2, [pc, #564]	@ (8004410 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80041da:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80041de:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80041e0:	e01a      	b.n	8004218 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80041e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041e6:	3308      	adds	r3, #8
 80041e8:	2100      	movs	r1, #0
 80041ea:	4618      	mov	r0, r3
 80041ec:	f002 fb0e 	bl	800680c <RCCEx_PLL2_Config>
 80041f0:	4603      	mov	r3, r0
 80041f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80041f6:	e00f      	b.n	8004218 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80041f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041fc:	3328      	adds	r3, #40	@ 0x28
 80041fe:	2100      	movs	r1, #0
 8004200:	4618      	mov	r0, r3
 8004202:	f002 fbb5 	bl	8006970 <RCCEx_PLL3_Config>
 8004206:	4603      	mov	r3, r0
 8004208:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800420c:	e004      	b.n	8004218 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800420e:	2301      	movs	r3, #1
 8004210:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004214:	e000      	b.n	8004218 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8004216:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004218:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800421c:	2b00      	cmp	r3, #0
 800421e:	d10a      	bne.n	8004236 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004220:	4b7b      	ldr	r3, [pc, #492]	@ (8004410 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004222:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004224:	f023 0107 	bic.w	r1, r3, #7
 8004228:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800422c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800422e:	4a78      	ldr	r2, [pc, #480]	@ (8004410 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004230:	430b      	orrs	r3, r1
 8004232:	6513      	str	r3, [r2, #80]	@ 0x50
 8004234:	e003      	b.n	800423e <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004236:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800423a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800423e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004242:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004246:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 800424a:	f04f 0b00 	mov.w	fp, #0
 800424e:	ea5a 030b 	orrs.w	r3, sl, fp
 8004252:	d04c      	beq.n	80042ee <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8004254:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004258:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800425a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800425e:	d030      	beq.n	80042c2 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8004260:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004264:	d829      	bhi.n	80042ba <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004266:	2bc0      	cmp	r3, #192	@ 0xc0
 8004268:	d02d      	beq.n	80042c6 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800426a:	2bc0      	cmp	r3, #192	@ 0xc0
 800426c:	d825      	bhi.n	80042ba <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800426e:	2b80      	cmp	r3, #128	@ 0x80
 8004270:	d018      	beq.n	80042a4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8004272:	2b80      	cmp	r3, #128	@ 0x80
 8004274:	d821      	bhi.n	80042ba <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004276:	2b00      	cmp	r3, #0
 8004278:	d002      	beq.n	8004280 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800427a:	2b40      	cmp	r3, #64	@ 0x40
 800427c:	d007      	beq.n	800428e <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 800427e:	e01c      	b.n	80042ba <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004280:	4b63      	ldr	r3, [pc, #396]	@ (8004410 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004282:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004284:	4a62      	ldr	r2, [pc, #392]	@ (8004410 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004286:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800428a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800428c:	e01c      	b.n	80042c8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800428e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004292:	3308      	adds	r3, #8
 8004294:	2100      	movs	r1, #0
 8004296:	4618      	mov	r0, r3
 8004298:	f002 fab8 	bl	800680c <RCCEx_PLL2_Config>
 800429c:	4603      	mov	r3, r0
 800429e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80042a2:	e011      	b.n	80042c8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80042a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042a8:	3328      	adds	r3, #40	@ 0x28
 80042aa:	2100      	movs	r1, #0
 80042ac:	4618      	mov	r0, r3
 80042ae:	f002 fb5f 	bl	8006970 <RCCEx_PLL3_Config>
 80042b2:	4603      	mov	r3, r0
 80042b4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80042b8:	e006      	b.n	80042c8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80042ba:	2301      	movs	r3, #1
 80042bc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80042c0:	e002      	b.n	80042c8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80042c2:	bf00      	nop
 80042c4:	e000      	b.n	80042c8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80042c6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80042c8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d10a      	bne.n	80042e6 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 80042d0:	4b4f      	ldr	r3, [pc, #316]	@ (8004410 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80042d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80042d4:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 80042d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80042de:	4a4c      	ldr	r2, [pc, #304]	@ (8004410 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80042e0:	430b      	orrs	r3, r1
 80042e2:	6513      	str	r3, [r2, #80]	@ 0x50
 80042e4:	e003      	b.n	80042ee <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80042e6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80042ea:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80042ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042f6:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 80042fa:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 80042fe:	2300      	movs	r3, #0
 8004300:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8004304:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8004308:	460b      	mov	r3, r1
 800430a:	4313      	orrs	r3, r2
 800430c:	d053      	beq.n	80043b6 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800430e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004312:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004316:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800431a:	d035      	beq.n	8004388 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 800431c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004320:	d82e      	bhi.n	8004380 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8004322:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8004326:	d031      	beq.n	800438c <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8004328:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800432c:	d828      	bhi.n	8004380 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800432e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004332:	d01a      	beq.n	800436a <HAL_RCCEx_PeriphCLKConfig+0x292>
 8004334:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004338:	d822      	bhi.n	8004380 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800433a:	2b00      	cmp	r3, #0
 800433c:	d003      	beq.n	8004346 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 800433e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004342:	d007      	beq.n	8004354 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8004344:	e01c      	b.n	8004380 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004346:	4b32      	ldr	r3, [pc, #200]	@ (8004410 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004348:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800434a:	4a31      	ldr	r2, [pc, #196]	@ (8004410 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800434c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004350:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004352:	e01c      	b.n	800438e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004354:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004358:	3308      	adds	r3, #8
 800435a:	2100      	movs	r1, #0
 800435c:	4618      	mov	r0, r3
 800435e:	f002 fa55 	bl	800680c <RCCEx_PLL2_Config>
 8004362:	4603      	mov	r3, r0
 8004364:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8004368:	e011      	b.n	800438e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800436a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800436e:	3328      	adds	r3, #40	@ 0x28
 8004370:	2100      	movs	r1, #0
 8004372:	4618      	mov	r0, r3
 8004374:	f002 fafc 	bl	8006970 <RCCEx_PLL3_Config>
 8004378:	4603      	mov	r3, r0
 800437a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800437e:	e006      	b.n	800438e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8004380:	2301      	movs	r3, #1
 8004382:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004386:	e002      	b.n	800438e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8004388:	bf00      	nop
 800438a:	e000      	b.n	800438e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800438c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800438e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004392:	2b00      	cmp	r3, #0
 8004394:	d10b      	bne.n	80043ae <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8004396:	4b1e      	ldr	r3, [pc, #120]	@ (8004410 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004398:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800439a:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800439e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043a2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80043a6:	4a1a      	ldr	r2, [pc, #104]	@ (8004410 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80043a8:	430b      	orrs	r3, r1
 80043aa:	6593      	str	r3, [r2, #88]	@ 0x58
 80043ac:	e003      	b.n	80043b6 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80043ae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80043b2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80043b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043be:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80043c2:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80043c6:	2300      	movs	r3, #0
 80043c8:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80043cc:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 80043d0:	460b      	mov	r3, r1
 80043d2:	4313      	orrs	r3, r2
 80043d4:	d056      	beq.n	8004484 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 80043d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043da:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80043de:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80043e2:	d038      	beq.n	8004456 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 80043e4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80043e8:	d831      	bhi.n	800444e <HAL_RCCEx_PeriphCLKConfig+0x376>
 80043ea:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80043ee:	d034      	beq.n	800445a <HAL_RCCEx_PeriphCLKConfig+0x382>
 80043f0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80043f4:	d82b      	bhi.n	800444e <HAL_RCCEx_PeriphCLKConfig+0x376>
 80043f6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80043fa:	d01d      	beq.n	8004438 <HAL_RCCEx_PeriphCLKConfig+0x360>
 80043fc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004400:	d825      	bhi.n	800444e <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004402:	2b00      	cmp	r3, #0
 8004404:	d006      	beq.n	8004414 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8004406:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800440a:	d00a      	beq.n	8004422 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 800440c:	e01f      	b.n	800444e <HAL_RCCEx_PeriphCLKConfig+0x376>
 800440e:	bf00      	nop
 8004410:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004414:	4ba2      	ldr	r3, [pc, #648]	@ (80046a0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004416:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004418:	4aa1      	ldr	r2, [pc, #644]	@ (80046a0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800441a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800441e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004420:	e01c      	b.n	800445c <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004422:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004426:	3308      	adds	r3, #8
 8004428:	2100      	movs	r1, #0
 800442a:	4618      	mov	r0, r3
 800442c:	f002 f9ee 	bl	800680c <RCCEx_PLL2_Config>
 8004430:	4603      	mov	r3, r0
 8004432:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8004436:	e011      	b.n	800445c <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004438:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800443c:	3328      	adds	r3, #40	@ 0x28
 800443e:	2100      	movs	r1, #0
 8004440:	4618      	mov	r0, r3
 8004442:	f002 fa95 	bl	8006970 <RCCEx_PLL3_Config>
 8004446:	4603      	mov	r3, r0
 8004448:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800444c:	e006      	b.n	800445c <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800444e:	2301      	movs	r3, #1
 8004450:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004454:	e002      	b.n	800445c <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8004456:	bf00      	nop
 8004458:	e000      	b.n	800445c <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800445a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800445c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004460:	2b00      	cmp	r3, #0
 8004462:	d10b      	bne.n	800447c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8004464:	4b8e      	ldr	r3, [pc, #568]	@ (80046a0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004466:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004468:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800446c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004470:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004474:	4a8a      	ldr	r2, [pc, #552]	@ (80046a0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004476:	430b      	orrs	r3, r1
 8004478:	6593      	str	r3, [r2, #88]	@ 0x58
 800447a:	e003      	b.n	8004484 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800447c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004480:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8004484:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004488:	e9d3 2300 	ldrd	r2, r3, [r3]
 800448c:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8004490:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8004494:	2300      	movs	r3, #0
 8004496:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800449a:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800449e:	460b      	mov	r3, r1
 80044a0:	4313      	orrs	r3, r2
 80044a2:	d03a      	beq.n	800451a <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 80044a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80044aa:	2b30      	cmp	r3, #48	@ 0x30
 80044ac:	d01f      	beq.n	80044ee <HAL_RCCEx_PeriphCLKConfig+0x416>
 80044ae:	2b30      	cmp	r3, #48	@ 0x30
 80044b0:	d819      	bhi.n	80044e6 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80044b2:	2b20      	cmp	r3, #32
 80044b4:	d00c      	beq.n	80044d0 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 80044b6:	2b20      	cmp	r3, #32
 80044b8:	d815      	bhi.n	80044e6 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d019      	beq.n	80044f2 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 80044be:	2b10      	cmp	r3, #16
 80044c0:	d111      	bne.n	80044e6 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80044c2:	4b77      	ldr	r3, [pc, #476]	@ (80046a0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80044c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044c6:	4a76      	ldr	r2, [pc, #472]	@ (80046a0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80044c8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80044cc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80044ce:	e011      	b.n	80044f4 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80044d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044d4:	3308      	adds	r3, #8
 80044d6:	2102      	movs	r1, #2
 80044d8:	4618      	mov	r0, r3
 80044da:	f002 f997 	bl	800680c <RCCEx_PLL2_Config>
 80044de:	4603      	mov	r3, r0
 80044e0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80044e4:	e006      	b.n	80044f4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80044e6:	2301      	movs	r3, #1
 80044e8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80044ec:	e002      	b.n	80044f4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 80044ee:	bf00      	nop
 80044f0:	e000      	b.n	80044f4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 80044f2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80044f4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d10a      	bne.n	8004512 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80044fc:	4b68      	ldr	r3, [pc, #416]	@ (80046a0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80044fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004500:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8004504:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004508:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800450a:	4a65      	ldr	r2, [pc, #404]	@ (80046a0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800450c:	430b      	orrs	r3, r1
 800450e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004510:	e003      	b.n	800451a <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004512:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004516:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800451a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800451e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004522:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8004526:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800452a:	2300      	movs	r3, #0
 800452c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8004530:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8004534:	460b      	mov	r3, r1
 8004536:	4313      	orrs	r3, r2
 8004538:	d051      	beq.n	80045de <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800453a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800453e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004540:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004544:	d035      	beq.n	80045b2 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8004546:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800454a:	d82e      	bhi.n	80045aa <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800454c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004550:	d031      	beq.n	80045b6 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8004552:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004556:	d828      	bhi.n	80045aa <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8004558:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800455c:	d01a      	beq.n	8004594 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 800455e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004562:	d822      	bhi.n	80045aa <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8004564:	2b00      	cmp	r3, #0
 8004566:	d003      	beq.n	8004570 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8004568:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800456c:	d007      	beq.n	800457e <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 800456e:	e01c      	b.n	80045aa <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004570:	4b4b      	ldr	r3, [pc, #300]	@ (80046a0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004572:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004574:	4a4a      	ldr	r2, [pc, #296]	@ (80046a0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004576:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800457a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800457c:	e01c      	b.n	80045b8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800457e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004582:	3308      	adds	r3, #8
 8004584:	2100      	movs	r1, #0
 8004586:	4618      	mov	r0, r3
 8004588:	f002 f940 	bl	800680c <RCCEx_PLL2_Config>
 800458c:	4603      	mov	r3, r0
 800458e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004592:	e011      	b.n	80045b8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004594:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004598:	3328      	adds	r3, #40	@ 0x28
 800459a:	2100      	movs	r1, #0
 800459c:	4618      	mov	r0, r3
 800459e:	f002 f9e7 	bl	8006970 <RCCEx_PLL3_Config>
 80045a2:	4603      	mov	r3, r0
 80045a4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80045a8:	e006      	b.n	80045b8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80045aa:	2301      	movs	r3, #1
 80045ac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80045b0:	e002      	b.n	80045b8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80045b2:	bf00      	nop
 80045b4:	e000      	b.n	80045b8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80045b6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80045b8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d10a      	bne.n	80045d6 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80045c0:	4b37      	ldr	r3, [pc, #220]	@ (80046a0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80045c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80045c4:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80045c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80045ce:	4a34      	ldr	r2, [pc, #208]	@ (80046a0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80045d0:	430b      	orrs	r3, r1
 80045d2:	6513      	str	r3, [r2, #80]	@ 0x50
 80045d4:	e003      	b.n	80045de <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80045d6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80045da:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80045de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045e6:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 80045ea:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80045ee:	2300      	movs	r3, #0
 80045f0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80045f4:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 80045f8:	460b      	mov	r3, r1
 80045fa:	4313      	orrs	r3, r2
 80045fc:	d056      	beq.n	80046ac <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 80045fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004602:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004604:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004608:	d033      	beq.n	8004672 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800460a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800460e:	d82c      	bhi.n	800466a <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004610:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004614:	d02f      	beq.n	8004676 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8004616:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800461a:	d826      	bhi.n	800466a <HAL_RCCEx_PeriphCLKConfig+0x592>
 800461c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004620:	d02b      	beq.n	800467a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8004622:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004626:	d820      	bhi.n	800466a <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004628:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800462c:	d012      	beq.n	8004654 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 800462e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004632:	d81a      	bhi.n	800466a <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004634:	2b00      	cmp	r3, #0
 8004636:	d022      	beq.n	800467e <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8004638:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800463c:	d115      	bne.n	800466a <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800463e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004642:	3308      	adds	r3, #8
 8004644:	2101      	movs	r1, #1
 8004646:	4618      	mov	r0, r3
 8004648:	f002 f8e0 	bl	800680c <RCCEx_PLL2_Config>
 800464c:	4603      	mov	r3, r0
 800464e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8004652:	e015      	b.n	8004680 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004654:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004658:	3328      	adds	r3, #40	@ 0x28
 800465a:	2101      	movs	r1, #1
 800465c:	4618      	mov	r0, r3
 800465e:	f002 f987 	bl	8006970 <RCCEx_PLL3_Config>
 8004662:	4603      	mov	r3, r0
 8004664:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8004668:	e00a      	b.n	8004680 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800466a:	2301      	movs	r3, #1
 800466c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004670:	e006      	b.n	8004680 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004672:	bf00      	nop
 8004674:	e004      	b.n	8004680 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004676:	bf00      	nop
 8004678:	e002      	b.n	8004680 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800467a:	bf00      	nop
 800467c:	e000      	b.n	8004680 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800467e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004680:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004684:	2b00      	cmp	r3, #0
 8004686:	d10d      	bne.n	80046a4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8004688:	4b05      	ldr	r3, [pc, #20]	@ (80046a0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800468a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800468c:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8004690:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004694:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004696:	4a02      	ldr	r2, [pc, #8]	@ (80046a0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004698:	430b      	orrs	r3, r1
 800469a:	6513      	str	r3, [r2, #80]	@ 0x50
 800469c:	e006      	b.n	80046ac <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800469e:	bf00      	nop
 80046a0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046a4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80046a8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80046ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046b4:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80046b8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80046bc:	2300      	movs	r3, #0
 80046be:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80046c2:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 80046c6:	460b      	mov	r3, r1
 80046c8:	4313      	orrs	r3, r2
 80046ca:	d055      	beq.n	8004778 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 80046cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046d0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80046d4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80046d8:	d033      	beq.n	8004742 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 80046da:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80046de:	d82c      	bhi.n	800473a <HAL_RCCEx_PeriphCLKConfig+0x662>
 80046e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80046e4:	d02f      	beq.n	8004746 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 80046e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80046ea:	d826      	bhi.n	800473a <HAL_RCCEx_PeriphCLKConfig+0x662>
 80046ec:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80046f0:	d02b      	beq.n	800474a <HAL_RCCEx_PeriphCLKConfig+0x672>
 80046f2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80046f6:	d820      	bhi.n	800473a <HAL_RCCEx_PeriphCLKConfig+0x662>
 80046f8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80046fc:	d012      	beq.n	8004724 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 80046fe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004702:	d81a      	bhi.n	800473a <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004704:	2b00      	cmp	r3, #0
 8004706:	d022      	beq.n	800474e <HAL_RCCEx_PeriphCLKConfig+0x676>
 8004708:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800470c:	d115      	bne.n	800473a <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800470e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004712:	3308      	adds	r3, #8
 8004714:	2101      	movs	r1, #1
 8004716:	4618      	mov	r0, r3
 8004718:	f002 f878 	bl	800680c <RCCEx_PLL2_Config>
 800471c:	4603      	mov	r3, r0
 800471e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8004722:	e015      	b.n	8004750 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004724:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004728:	3328      	adds	r3, #40	@ 0x28
 800472a:	2101      	movs	r1, #1
 800472c:	4618      	mov	r0, r3
 800472e:	f002 f91f 	bl	8006970 <RCCEx_PLL3_Config>
 8004732:	4603      	mov	r3, r0
 8004734:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8004738:	e00a      	b.n	8004750 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800473a:	2301      	movs	r3, #1
 800473c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004740:	e006      	b.n	8004750 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8004742:	bf00      	nop
 8004744:	e004      	b.n	8004750 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8004746:	bf00      	nop
 8004748:	e002      	b.n	8004750 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800474a:	bf00      	nop
 800474c:	e000      	b.n	8004750 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800474e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004750:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004754:	2b00      	cmp	r3, #0
 8004756:	d10b      	bne.n	8004770 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8004758:	4ba3      	ldr	r3, [pc, #652]	@ (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800475a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800475c:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8004760:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004764:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004768:	4a9f      	ldr	r2, [pc, #636]	@ (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800476a:	430b      	orrs	r3, r1
 800476c:	6593      	str	r3, [r2, #88]	@ 0x58
 800476e:	e003      	b.n	8004778 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004770:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004774:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004778:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800477c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004780:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8004784:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004788:	2300      	movs	r3, #0
 800478a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800478e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004792:	460b      	mov	r3, r1
 8004794:	4313      	orrs	r3, r2
 8004796:	d037      	beq.n	8004808 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8004798:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800479c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800479e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80047a2:	d00e      	beq.n	80047c2 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 80047a4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80047a8:	d816      	bhi.n	80047d8 <HAL_RCCEx_PeriphCLKConfig+0x700>
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d018      	beq.n	80047e0 <HAL_RCCEx_PeriphCLKConfig+0x708>
 80047ae:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80047b2:	d111      	bne.n	80047d8 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80047b4:	4b8c      	ldr	r3, [pc, #560]	@ (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80047b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047b8:	4a8b      	ldr	r2, [pc, #556]	@ (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80047ba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80047be:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80047c0:	e00f      	b.n	80047e2 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80047c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047c6:	3308      	adds	r3, #8
 80047c8:	2101      	movs	r1, #1
 80047ca:	4618      	mov	r0, r3
 80047cc:	f002 f81e 	bl	800680c <RCCEx_PLL2_Config>
 80047d0:	4603      	mov	r3, r0
 80047d2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80047d6:	e004      	b.n	80047e2 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80047d8:	2301      	movs	r3, #1
 80047da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80047de:	e000      	b.n	80047e2 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 80047e0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80047e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d10a      	bne.n	8004800 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80047ea:	4b7f      	ldr	r3, [pc, #508]	@ (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80047ec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80047ee:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80047f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047f8:	4a7b      	ldr	r2, [pc, #492]	@ (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80047fa:	430b      	orrs	r3, r1
 80047fc:	6513      	str	r3, [r2, #80]	@ 0x50
 80047fe:	e003      	b.n	8004808 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004800:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004804:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8004808:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800480c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004810:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8004814:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004818:	2300      	movs	r3, #0
 800481a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800481e:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8004822:	460b      	mov	r3, r1
 8004824:	4313      	orrs	r3, r2
 8004826:	d039      	beq.n	800489c <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8004828:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800482c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800482e:	2b03      	cmp	r3, #3
 8004830:	d81c      	bhi.n	800486c <HAL_RCCEx_PeriphCLKConfig+0x794>
 8004832:	a201      	add	r2, pc, #4	@ (adr r2, 8004838 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8004834:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004838:	08004875 	.word	0x08004875
 800483c:	08004849 	.word	0x08004849
 8004840:	08004857 	.word	0x08004857
 8004844:	08004875 	.word	0x08004875
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004848:	4b67      	ldr	r3, [pc, #412]	@ (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800484a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800484c:	4a66      	ldr	r2, [pc, #408]	@ (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800484e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004852:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8004854:	e00f      	b.n	8004876 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004856:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800485a:	3308      	adds	r3, #8
 800485c:	2102      	movs	r1, #2
 800485e:	4618      	mov	r0, r3
 8004860:	f001 ffd4 	bl	800680c <RCCEx_PLL2_Config>
 8004864:	4603      	mov	r3, r0
 8004866:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800486a:	e004      	b.n	8004876 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800486c:	2301      	movs	r3, #1
 800486e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004872:	e000      	b.n	8004876 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8004874:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004876:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800487a:	2b00      	cmp	r3, #0
 800487c:	d10a      	bne.n	8004894 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800487e:	4b5a      	ldr	r3, [pc, #360]	@ (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004880:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004882:	f023 0103 	bic.w	r1, r3, #3
 8004886:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800488a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800488c:	4a56      	ldr	r2, [pc, #344]	@ (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800488e:	430b      	orrs	r3, r1
 8004890:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004892:	e003      	b.n	800489c <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004894:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004898:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800489c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048a4:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80048a8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80048ac:	2300      	movs	r3, #0
 80048ae:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80048b2:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80048b6:	460b      	mov	r3, r1
 80048b8:	4313      	orrs	r3, r2
 80048ba:	f000 809f 	beq.w	80049fc <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80048be:	4b4b      	ldr	r3, [pc, #300]	@ (80049ec <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	4a4a      	ldr	r2, [pc, #296]	@ (80049ec <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80048c4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80048c8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80048ca:	f7fc f985 	bl	8000bd8 <HAL_GetTick>
 80048ce:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80048d2:	e00b      	b.n	80048ec <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80048d4:	f7fc f980 	bl	8000bd8 <HAL_GetTick>
 80048d8:	4602      	mov	r2, r0
 80048da:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80048de:	1ad3      	subs	r3, r2, r3
 80048e0:	2b64      	cmp	r3, #100	@ 0x64
 80048e2:	d903      	bls.n	80048ec <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 80048e4:	2303      	movs	r3, #3
 80048e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80048ea:	e005      	b.n	80048f8 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80048ec:	4b3f      	ldr	r3, [pc, #252]	@ (80049ec <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d0ed      	beq.n	80048d4 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 80048f8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d179      	bne.n	80049f4 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8004900:	4b39      	ldr	r3, [pc, #228]	@ (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004902:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004904:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004908:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800490c:	4053      	eors	r3, r2
 800490e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004912:	2b00      	cmp	r3, #0
 8004914:	d015      	beq.n	8004942 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004916:	4b34      	ldr	r3, [pc, #208]	@ (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004918:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800491a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800491e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004922:	4b31      	ldr	r3, [pc, #196]	@ (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004924:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004926:	4a30      	ldr	r2, [pc, #192]	@ (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004928:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800492c:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800492e:	4b2e      	ldr	r3, [pc, #184]	@ (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004930:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004932:	4a2d      	ldr	r2, [pc, #180]	@ (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004934:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004938:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800493a:	4a2b      	ldr	r2, [pc, #172]	@ (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800493c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004940:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8004942:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004946:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800494a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800494e:	d118      	bne.n	8004982 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004950:	f7fc f942 	bl	8000bd8 <HAL_GetTick>
 8004954:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004958:	e00d      	b.n	8004976 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800495a:	f7fc f93d 	bl	8000bd8 <HAL_GetTick>
 800495e:	4602      	mov	r2, r0
 8004960:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8004964:	1ad2      	subs	r2, r2, r3
 8004966:	f241 3388 	movw	r3, #5000	@ 0x1388
 800496a:	429a      	cmp	r2, r3
 800496c:	d903      	bls.n	8004976 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 800496e:	2303      	movs	r3, #3
 8004970:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8004974:	e005      	b.n	8004982 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004976:	4b1c      	ldr	r3, [pc, #112]	@ (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004978:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800497a:	f003 0302 	and.w	r3, r3, #2
 800497e:	2b00      	cmp	r3, #0
 8004980:	d0eb      	beq.n	800495a <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8004982:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004986:	2b00      	cmp	r3, #0
 8004988:	d129      	bne.n	80049de <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800498a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800498e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004992:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004996:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800499a:	d10e      	bne.n	80049ba <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 800499c:	4b12      	ldr	r3, [pc, #72]	@ (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800499e:	691b      	ldr	r3, [r3, #16]
 80049a0:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80049a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049a8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80049ac:	091a      	lsrs	r2, r3, #4
 80049ae:	4b10      	ldr	r3, [pc, #64]	@ (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 80049b0:	4013      	ands	r3, r2
 80049b2:	4a0d      	ldr	r2, [pc, #52]	@ (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80049b4:	430b      	orrs	r3, r1
 80049b6:	6113      	str	r3, [r2, #16]
 80049b8:	e005      	b.n	80049c6 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 80049ba:	4b0b      	ldr	r3, [pc, #44]	@ (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80049bc:	691b      	ldr	r3, [r3, #16]
 80049be:	4a0a      	ldr	r2, [pc, #40]	@ (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80049c0:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80049c4:	6113      	str	r3, [r2, #16]
 80049c6:	4b08      	ldr	r3, [pc, #32]	@ (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80049c8:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 80049ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049ce:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80049d2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80049d6:	4a04      	ldr	r2, [pc, #16]	@ (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80049d8:	430b      	orrs	r3, r1
 80049da:	6713      	str	r3, [r2, #112]	@ 0x70
 80049dc:	e00e      	b.n	80049fc <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80049de:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80049e2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 80049e6:	e009      	b.n	80049fc <HAL_RCCEx_PeriphCLKConfig+0x924>
 80049e8:	58024400 	.word	0x58024400
 80049ec:	58024800 	.word	0x58024800
 80049f0:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80049f4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80049f8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80049fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a04:	f002 0301 	and.w	r3, r2, #1
 8004a08:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004a0c:	2300      	movs	r3, #0
 8004a0e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004a12:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004a16:	460b      	mov	r3, r1
 8004a18:	4313      	orrs	r3, r2
 8004a1a:	f000 8089 	beq.w	8004b30 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8004a1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a22:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004a24:	2b28      	cmp	r3, #40	@ 0x28
 8004a26:	d86b      	bhi.n	8004b00 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8004a28:	a201      	add	r2, pc, #4	@ (adr r2, 8004a30 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8004a2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a2e:	bf00      	nop
 8004a30:	08004b09 	.word	0x08004b09
 8004a34:	08004b01 	.word	0x08004b01
 8004a38:	08004b01 	.word	0x08004b01
 8004a3c:	08004b01 	.word	0x08004b01
 8004a40:	08004b01 	.word	0x08004b01
 8004a44:	08004b01 	.word	0x08004b01
 8004a48:	08004b01 	.word	0x08004b01
 8004a4c:	08004b01 	.word	0x08004b01
 8004a50:	08004ad5 	.word	0x08004ad5
 8004a54:	08004b01 	.word	0x08004b01
 8004a58:	08004b01 	.word	0x08004b01
 8004a5c:	08004b01 	.word	0x08004b01
 8004a60:	08004b01 	.word	0x08004b01
 8004a64:	08004b01 	.word	0x08004b01
 8004a68:	08004b01 	.word	0x08004b01
 8004a6c:	08004b01 	.word	0x08004b01
 8004a70:	08004aeb 	.word	0x08004aeb
 8004a74:	08004b01 	.word	0x08004b01
 8004a78:	08004b01 	.word	0x08004b01
 8004a7c:	08004b01 	.word	0x08004b01
 8004a80:	08004b01 	.word	0x08004b01
 8004a84:	08004b01 	.word	0x08004b01
 8004a88:	08004b01 	.word	0x08004b01
 8004a8c:	08004b01 	.word	0x08004b01
 8004a90:	08004b09 	.word	0x08004b09
 8004a94:	08004b01 	.word	0x08004b01
 8004a98:	08004b01 	.word	0x08004b01
 8004a9c:	08004b01 	.word	0x08004b01
 8004aa0:	08004b01 	.word	0x08004b01
 8004aa4:	08004b01 	.word	0x08004b01
 8004aa8:	08004b01 	.word	0x08004b01
 8004aac:	08004b01 	.word	0x08004b01
 8004ab0:	08004b09 	.word	0x08004b09
 8004ab4:	08004b01 	.word	0x08004b01
 8004ab8:	08004b01 	.word	0x08004b01
 8004abc:	08004b01 	.word	0x08004b01
 8004ac0:	08004b01 	.word	0x08004b01
 8004ac4:	08004b01 	.word	0x08004b01
 8004ac8:	08004b01 	.word	0x08004b01
 8004acc:	08004b01 	.word	0x08004b01
 8004ad0:	08004b09 	.word	0x08004b09
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004ad4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ad8:	3308      	adds	r3, #8
 8004ada:	2101      	movs	r1, #1
 8004adc:	4618      	mov	r0, r3
 8004ade:	f001 fe95 	bl	800680c <RCCEx_PLL2_Config>
 8004ae2:	4603      	mov	r3, r0
 8004ae4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8004ae8:	e00f      	b.n	8004b0a <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004aea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004aee:	3328      	adds	r3, #40	@ 0x28
 8004af0:	2101      	movs	r1, #1
 8004af2:	4618      	mov	r0, r3
 8004af4:	f001 ff3c 	bl	8006970 <RCCEx_PLL3_Config>
 8004af8:	4603      	mov	r3, r0
 8004afa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8004afe:	e004      	b.n	8004b0a <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004b00:	2301      	movs	r3, #1
 8004b02:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004b06:	e000      	b.n	8004b0a <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8004b08:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004b0a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d10a      	bne.n	8004b28 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8004b12:	4bbf      	ldr	r3, [pc, #764]	@ (8004e10 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004b14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b16:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8004b1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b1e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004b20:	4abb      	ldr	r2, [pc, #748]	@ (8004e10 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004b22:	430b      	orrs	r3, r1
 8004b24:	6553      	str	r3, [r2, #84]	@ 0x54
 8004b26:	e003      	b.n	8004b30 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b28:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b2c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8004b30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b38:	f002 0302 	and.w	r3, r2, #2
 8004b3c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004b40:	2300      	movs	r3, #0
 8004b42:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8004b46:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8004b4a:	460b      	mov	r3, r1
 8004b4c:	4313      	orrs	r3, r2
 8004b4e:	d041      	beq.n	8004bd4 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8004b50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b54:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004b56:	2b05      	cmp	r3, #5
 8004b58:	d824      	bhi.n	8004ba4 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8004b5a:	a201      	add	r2, pc, #4	@ (adr r2, 8004b60 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8004b5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b60:	08004bad 	.word	0x08004bad
 8004b64:	08004b79 	.word	0x08004b79
 8004b68:	08004b8f 	.word	0x08004b8f
 8004b6c:	08004bad 	.word	0x08004bad
 8004b70:	08004bad 	.word	0x08004bad
 8004b74:	08004bad 	.word	0x08004bad
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004b78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b7c:	3308      	adds	r3, #8
 8004b7e:	2101      	movs	r1, #1
 8004b80:	4618      	mov	r0, r3
 8004b82:	f001 fe43 	bl	800680c <RCCEx_PLL2_Config>
 8004b86:	4603      	mov	r3, r0
 8004b88:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8004b8c:	e00f      	b.n	8004bae <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004b8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b92:	3328      	adds	r3, #40	@ 0x28
 8004b94:	2101      	movs	r1, #1
 8004b96:	4618      	mov	r0, r3
 8004b98:	f001 feea 	bl	8006970 <RCCEx_PLL3_Config>
 8004b9c:	4603      	mov	r3, r0
 8004b9e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8004ba2:	e004      	b.n	8004bae <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004ba4:	2301      	movs	r3, #1
 8004ba6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004baa:	e000      	b.n	8004bae <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8004bac:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004bae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d10a      	bne.n	8004bcc <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8004bb6:	4b96      	ldr	r3, [pc, #600]	@ (8004e10 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004bb8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004bba:	f023 0107 	bic.w	r1, r3, #7
 8004bbe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bc2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004bc4:	4a92      	ldr	r2, [pc, #584]	@ (8004e10 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004bc6:	430b      	orrs	r3, r1
 8004bc8:	6553      	str	r3, [r2, #84]	@ 0x54
 8004bca:	e003      	b.n	8004bd4 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004bcc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004bd0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004bd4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bdc:	f002 0304 	and.w	r3, r2, #4
 8004be0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004be4:	2300      	movs	r3, #0
 8004be6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004bea:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8004bee:	460b      	mov	r3, r1
 8004bf0:	4313      	orrs	r3, r2
 8004bf2:	d044      	beq.n	8004c7e <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8004bf4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bf8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004bfc:	2b05      	cmp	r3, #5
 8004bfe:	d825      	bhi.n	8004c4c <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8004c00:	a201      	add	r2, pc, #4	@ (adr r2, 8004c08 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8004c02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c06:	bf00      	nop
 8004c08:	08004c55 	.word	0x08004c55
 8004c0c:	08004c21 	.word	0x08004c21
 8004c10:	08004c37 	.word	0x08004c37
 8004c14:	08004c55 	.word	0x08004c55
 8004c18:	08004c55 	.word	0x08004c55
 8004c1c:	08004c55 	.word	0x08004c55
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004c20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c24:	3308      	adds	r3, #8
 8004c26:	2101      	movs	r1, #1
 8004c28:	4618      	mov	r0, r3
 8004c2a:	f001 fdef 	bl	800680c <RCCEx_PLL2_Config>
 8004c2e:	4603      	mov	r3, r0
 8004c30:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8004c34:	e00f      	b.n	8004c56 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004c36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c3a:	3328      	adds	r3, #40	@ 0x28
 8004c3c:	2101      	movs	r1, #1
 8004c3e:	4618      	mov	r0, r3
 8004c40:	f001 fe96 	bl	8006970 <RCCEx_PLL3_Config>
 8004c44:	4603      	mov	r3, r0
 8004c46:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8004c4a:	e004      	b.n	8004c56 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004c4c:	2301      	movs	r3, #1
 8004c4e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004c52:	e000      	b.n	8004c56 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8004c54:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004c56:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d10b      	bne.n	8004c76 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004c5e:	4b6c      	ldr	r3, [pc, #432]	@ (8004e10 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004c60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c62:	f023 0107 	bic.w	r1, r3, #7
 8004c66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c6a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004c6e:	4a68      	ldr	r2, [pc, #416]	@ (8004e10 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004c70:	430b      	orrs	r3, r1
 8004c72:	6593      	str	r3, [r2, #88]	@ 0x58
 8004c74:	e003      	b.n	8004c7e <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c76:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c7a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004c7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c86:	f002 0320 	and.w	r3, r2, #32
 8004c8a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004c8e:	2300      	movs	r3, #0
 8004c90:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004c94:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004c98:	460b      	mov	r3, r1
 8004c9a:	4313      	orrs	r3, r2
 8004c9c:	d055      	beq.n	8004d4a <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8004c9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ca2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ca6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004caa:	d033      	beq.n	8004d14 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8004cac:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004cb0:	d82c      	bhi.n	8004d0c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004cb2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004cb6:	d02f      	beq.n	8004d18 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8004cb8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004cbc:	d826      	bhi.n	8004d0c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004cbe:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004cc2:	d02b      	beq.n	8004d1c <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8004cc4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004cc8:	d820      	bhi.n	8004d0c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004cca:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004cce:	d012      	beq.n	8004cf6 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8004cd0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004cd4:	d81a      	bhi.n	8004d0c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d022      	beq.n	8004d20 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8004cda:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004cde:	d115      	bne.n	8004d0c <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004ce0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ce4:	3308      	adds	r3, #8
 8004ce6:	2100      	movs	r1, #0
 8004ce8:	4618      	mov	r0, r3
 8004cea:	f001 fd8f 	bl	800680c <RCCEx_PLL2_Config>
 8004cee:	4603      	mov	r3, r0
 8004cf0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004cf4:	e015      	b.n	8004d22 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004cf6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cfa:	3328      	adds	r3, #40	@ 0x28
 8004cfc:	2102      	movs	r1, #2
 8004cfe:	4618      	mov	r0, r3
 8004d00:	f001 fe36 	bl	8006970 <RCCEx_PLL3_Config>
 8004d04:	4603      	mov	r3, r0
 8004d06:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004d0a:	e00a      	b.n	8004d22 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004d0c:	2301      	movs	r3, #1
 8004d0e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004d12:	e006      	b.n	8004d22 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004d14:	bf00      	nop
 8004d16:	e004      	b.n	8004d22 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004d18:	bf00      	nop
 8004d1a:	e002      	b.n	8004d22 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004d1c:	bf00      	nop
 8004d1e:	e000      	b.n	8004d22 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004d20:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004d22:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d10b      	bne.n	8004d42 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004d2a:	4b39      	ldr	r3, [pc, #228]	@ (8004e10 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004d2c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d2e:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8004d32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d36:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d3a:	4a35      	ldr	r2, [pc, #212]	@ (8004e10 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004d3c:	430b      	orrs	r3, r1
 8004d3e:	6553      	str	r3, [r2, #84]	@ 0x54
 8004d40:	e003      	b.n	8004d4a <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d42:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d46:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8004d4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d52:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8004d56:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004d5a:	2300      	movs	r3, #0
 8004d5c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8004d60:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8004d64:	460b      	mov	r3, r1
 8004d66:	4313      	orrs	r3, r2
 8004d68:	d058      	beq.n	8004e1c <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8004d6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d6e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004d72:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004d76:	d033      	beq.n	8004de0 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8004d78:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004d7c:	d82c      	bhi.n	8004dd8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004d7e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004d82:	d02f      	beq.n	8004de4 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8004d84:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004d88:	d826      	bhi.n	8004dd8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004d8a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004d8e:	d02b      	beq.n	8004de8 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8004d90:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004d94:	d820      	bhi.n	8004dd8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004d96:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004d9a:	d012      	beq.n	8004dc2 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8004d9c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004da0:	d81a      	bhi.n	8004dd8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d022      	beq.n	8004dec <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8004da6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004daa:	d115      	bne.n	8004dd8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004dac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004db0:	3308      	adds	r3, #8
 8004db2:	2100      	movs	r1, #0
 8004db4:	4618      	mov	r0, r3
 8004db6:	f001 fd29 	bl	800680c <RCCEx_PLL2_Config>
 8004dba:	4603      	mov	r3, r0
 8004dbc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004dc0:	e015      	b.n	8004dee <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004dc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004dc6:	3328      	adds	r3, #40	@ 0x28
 8004dc8:	2102      	movs	r1, #2
 8004dca:	4618      	mov	r0, r3
 8004dcc:	f001 fdd0 	bl	8006970 <RCCEx_PLL3_Config>
 8004dd0:	4603      	mov	r3, r0
 8004dd2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004dd6:	e00a      	b.n	8004dee <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004dd8:	2301      	movs	r3, #1
 8004dda:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004dde:	e006      	b.n	8004dee <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004de0:	bf00      	nop
 8004de2:	e004      	b.n	8004dee <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004de4:	bf00      	nop
 8004de6:	e002      	b.n	8004dee <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004de8:	bf00      	nop
 8004dea:	e000      	b.n	8004dee <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004dec:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004dee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d10e      	bne.n	8004e14 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004df6:	4b06      	ldr	r3, [pc, #24]	@ (8004e10 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004df8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004dfa:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8004dfe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e02:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004e06:	4a02      	ldr	r2, [pc, #8]	@ (8004e10 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004e08:	430b      	orrs	r3, r1
 8004e0a:	6593      	str	r3, [r2, #88]	@ 0x58
 8004e0c:	e006      	b.n	8004e1c <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8004e0e:	bf00      	nop
 8004e10:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e14:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e18:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8004e1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e24:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8004e28:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004e2c:	2300      	movs	r3, #0
 8004e2e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004e32:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8004e36:	460b      	mov	r3, r1
 8004e38:	4313      	orrs	r3, r2
 8004e3a:	d055      	beq.n	8004ee8 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8004e3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e40:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004e44:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8004e48:	d033      	beq.n	8004eb2 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8004e4a:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8004e4e:	d82c      	bhi.n	8004eaa <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004e50:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004e54:	d02f      	beq.n	8004eb6 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8004e56:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004e5a:	d826      	bhi.n	8004eaa <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004e5c:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8004e60:	d02b      	beq.n	8004eba <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8004e62:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8004e66:	d820      	bhi.n	8004eaa <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004e68:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004e6c:	d012      	beq.n	8004e94 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8004e6e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004e72:	d81a      	bhi.n	8004eaa <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d022      	beq.n	8004ebe <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8004e78:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004e7c:	d115      	bne.n	8004eaa <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004e7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e82:	3308      	adds	r3, #8
 8004e84:	2100      	movs	r1, #0
 8004e86:	4618      	mov	r0, r3
 8004e88:	f001 fcc0 	bl	800680c <RCCEx_PLL2_Config>
 8004e8c:	4603      	mov	r3, r0
 8004e8e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004e92:	e015      	b.n	8004ec0 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004e94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e98:	3328      	adds	r3, #40	@ 0x28
 8004e9a:	2102      	movs	r1, #2
 8004e9c:	4618      	mov	r0, r3
 8004e9e:	f001 fd67 	bl	8006970 <RCCEx_PLL3_Config>
 8004ea2:	4603      	mov	r3, r0
 8004ea4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004ea8:	e00a      	b.n	8004ec0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004eaa:	2301      	movs	r3, #1
 8004eac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004eb0:	e006      	b.n	8004ec0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004eb2:	bf00      	nop
 8004eb4:	e004      	b.n	8004ec0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004eb6:	bf00      	nop
 8004eb8:	e002      	b.n	8004ec0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004eba:	bf00      	nop
 8004ebc:	e000      	b.n	8004ec0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004ebe:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004ec0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d10b      	bne.n	8004ee0 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8004ec8:	4ba1      	ldr	r3, [pc, #644]	@ (8005150 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004eca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ecc:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8004ed0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ed4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004ed8:	4a9d      	ldr	r2, [pc, #628]	@ (8005150 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004eda:	430b      	orrs	r3, r1
 8004edc:	6593      	str	r3, [r2, #88]	@ 0x58
 8004ede:	e003      	b.n	8004ee8 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ee0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ee4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8004ee8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004eec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ef0:	f002 0308 	and.w	r3, r2, #8
 8004ef4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004ef8:	2300      	movs	r3, #0
 8004efa:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004efe:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8004f02:	460b      	mov	r3, r1
 8004f04:	4313      	orrs	r3, r2
 8004f06:	d01e      	beq.n	8004f46 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8004f08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f0c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004f10:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004f14:	d10c      	bne.n	8004f30 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004f16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f1a:	3328      	adds	r3, #40	@ 0x28
 8004f1c:	2102      	movs	r1, #2
 8004f1e:	4618      	mov	r0, r3
 8004f20:	f001 fd26 	bl	8006970 <RCCEx_PLL3_Config>
 8004f24:	4603      	mov	r3, r0
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d002      	beq.n	8004f30 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8004f2a:	2301      	movs	r3, #1
 8004f2c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8004f30:	4b87      	ldr	r3, [pc, #540]	@ (8005150 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004f32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f34:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004f38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f3c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004f40:	4a83      	ldr	r2, [pc, #524]	@ (8005150 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004f42:	430b      	orrs	r3, r1
 8004f44:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004f46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f4e:	f002 0310 	and.w	r3, r2, #16
 8004f52:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004f56:	2300      	movs	r3, #0
 8004f58:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004f5c:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8004f60:	460b      	mov	r3, r1
 8004f62:	4313      	orrs	r3, r2
 8004f64:	d01e      	beq.n	8004fa4 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8004f66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f6a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004f6e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004f72:	d10c      	bne.n	8004f8e <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004f74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f78:	3328      	adds	r3, #40	@ 0x28
 8004f7a:	2102      	movs	r1, #2
 8004f7c:	4618      	mov	r0, r3
 8004f7e:	f001 fcf7 	bl	8006970 <RCCEx_PLL3_Config>
 8004f82:	4603      	mov	r3, r0
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d002      	beq.n	8004f8e <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8004f88:	2301      	movs	r3, #1
 8004f8a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004f8e:	4b70      	ldr	r3, [pc, #448]	@ (8005150 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004f90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f92:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004f96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f9a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004f9e:	4a6c      	ldr	r2, [pc, #432]	@ (8005150 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004fa0:	430b      	orrs	r3, r1
 8004fa2:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004fa4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fac:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8004fb0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004fb4:	2300      	movs	r3, #0
 8004fb6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004fba:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8004fbe:	460b      	mov	r3, r1
 8004fc0:	4313      	orrs	r3, r2
 8004fc2:	d03e      	beq.n	8005042 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8004fc4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fc8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004fcc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004fd0:	d022      	beq.n	8005018 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8004fd2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004fd6:	d81b      	bhi.n	8005010 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d003      	beq.n	8004fe4 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8004fdc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004fe0:	d00b      	beq.n	8004ffa <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8004fe2:	e015      	b.n	8005010 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004fe4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fe8:	3308      	adds	r3, #8
 8004fea:	2100      	movs	r1, #0
 8004fec:	4618      	mov	r0, r3
 8004fee:	f001 fc0d 	bl	800680c <RCCEx_PLL2_Config>
 8004ff2:	4603      	mov	r3, r0
 8004ff4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004ff8:	e00f      	b.n	800501a <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004ffa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ffe:	3328      	adds	r3, #40	@ 0x28
 8005000:	2102      	movs	r1, #2
 8005002:	4618      	mov	r0, r3
 8005004:	f001 fcb4 	bl	8006970 <RCCEx_PLL3_Config>
 8005008:	4603      	mov	r3, r0
 800500a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800500e:	e004      	b.n	800501a <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005010:	2301      	movs	r3, #1
 8005012:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005016:	e000      	b.n	800501a <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8005018:	bf00      	nop
    }

    if (ret == HAL_OK)
 800501a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800501e:	2b00      	cmp	r3, #0
 8005020:	d10b      	bne.n	800503a <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005022:	4b4b      	ldr	r3, [pc, #300]	@ (8005150 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005024:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005026:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800502a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800502e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005032:	4a47      	ldr	r2, [pc, #284]	@ (8005150 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005034:	430b      	orrs	r3, r1
 8005036:	6593      	str	r3, [r2, #88]	@ 0x58
 8005038:	e003      	b.n	8005042 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800503a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800503e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005042:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005046:	e9d3 2300 	ldrd	r2, r3, [r3]
 800504a:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800504e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005050:	2300      	movs	r3, #0
 8005052:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005054:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8005058:	460b      	mov	r3, r1
 800505a:	4313      	orrs	r3, r2
 800505c:	d03b      	beq.n	80050d6 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800505e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005062:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005066:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800506a:	d01f      	beq.n	80050ac <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 800506c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005070:	d818      	bhi.n	80050a4 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8005072:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005076:	d003      	beq.n	8005080 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8005078:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800507c:	d007      	beq.n	800508e <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 800507e:	e011      	b.n	80050a4 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005080:	4b33      	ldr	r3, [pc, #204]	@ (8005150 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005082:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005084:	4a32      	ldr	r2, [pc, #200]	@ (8005150 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005086:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800508a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800508c:	e00f      	b.n	80050ae <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800508e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005092:	3328      	adds	r3, #40	@ 0x28
 8005094:	2101      	movs	r1, #1
 8005096:	4618      	mov	r0, r3
 8005098:	f001 fc6a 	bl	8006970 <RCCEx_PLL3_Config>
 800509c:	4603      	mov	r3, r0
 800509e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 80050a2:	e004      	b.n	80050ae <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80050a4:	2301      	movs	r3, #1
 80050a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80050aa:	e000      	b.n	80050ae <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 80050ac:	bf00      	nop
    }

    if (ret == HAL_OK)
 80050ae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d10b      	bne.n	80050ce <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80050b6:	4b26      	ldr	r3, [pc, #152]	@ (8005150 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80050b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050ba:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80050be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050c6:	4a22      	ldr	r2, [pc, #136]	@ (8005150 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80050c8:	430b      	orrs	r3, r1
 80050ca:	6553      	str	r3, [r2, #84]	@ 0x54
 80050cc:	e003      	b.n	80050d6 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80050ce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80050d2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80050d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050de:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 80050e2:	673b      	str	r3, [r7, #112]	@ 0x70
 80050e4:	2300      	movs	r3, #0
 80050e6:	677b      	str	r3, [r7, #116]	@ 0x74
 80050e8:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 80050ec:	460b      	mov	r3, r1
 80050ee:	4313      	orrs	r3, r2
 80050f0:	d034      	beq.n	800515c <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 80050f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050f6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d003      	beq.n	8005104 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 80050fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005100:	d007      	beq.n	8005112 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8005102:	e011      	b.n	8005128 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005104:	4b12      	ldr	r3, [pc, #72]	@ (8005150 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005106:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005108:	4a11      	ldr	r2, [pc, #68]	@ (8005150 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800510a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800510e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8005110:	e00e      	b.n	8005130 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005112:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005116:	3308      	adds	r3, #8
 8005118:	2102      	movs	r1, #2
 800511a:	4618      	mov	r0, r3
 800511c:	f001 fb76 	bl	800680c <RCCEx_PLL2_Config>
 8005120:	4603      	mov	r3, r0
 8005122:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8005126:	e003      	b.n	8005130 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8005128:	2301      	movs	r3, #1
 800512a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800512e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005130:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005134:	2b00      	cmp	r3, #0
 8005136:	d10d      	bne.n	8005154 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8005138:	4b05      	ldr	r3, [pc, #20]	@ (8005150 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800513a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800513c:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005140:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005144:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005146:	4a02      	ldr	r2, [pc, #8]	@ (8005150 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005148:	430b      	orrs	r3, r1
 800514a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800514c:	e006      	b.n	800515c <HAL_RCCEx_PeriphCLKConfig+0x1084>
 800514e:	bf00      	nop
 8005150:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005154:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005158:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800515c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005160:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005164:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8005168:	66bb      	str	r3, [r7, #104]	@ 0x68
 800516a:	2300      	movs	r3, #0
 800516c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800516e:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8005172:	460b      	mov	r3, r1
 8005174:	4313      	orrs	r3, r2
 8005176:	d00c      	beq.n	8005192 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005178:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800517c:	3328      	adds	r3, #40	@ 0x28
 800517e:	2102      	movs	r1, #2
 8005180:	4618      	mov	r0, r3
 8005182:	f001 fbf5 	bl	8006970 <RCCEx_PLL3_Config>
 8005186:	4603      	mov	r3, r0
 8005188:	2b00      	cmp	r3, #0
 800518a:	d002      	beq.n	8005192 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 800518c:	2301      	movs	r3, #1
 800518e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8005192:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005196:	e9d3 2300 	ldrd	r2, r3, [r3]
 800519a:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800519e:	663b      	str	r3, [r7, #96]	@ 0x60
 80051a0:	2300      	movs	r3, #0
 80051a2:	667b      	str	r3, [r7, #100]	@ 0x64
 80051a4:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 80051a8:	460b      	mov	r3, r1
 80051aa:	4313      	orrs	r3, r2
 80051ac:	d038      	beq.n	8005220 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 80051ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80051b6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80051ba:	d018      	beq.n	80051ee <HAL_RCCEx_PeriphCLKConfig+0x1116>
 80051bc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80051c0:	d811      	bhi.n	80051e6 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 80051c2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80051c6:	d014      	beq.n	80051f2 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 80051c8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80051cc:	d80b      	bhi.n	80051e6 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d011      	beq.n	80051f6 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 80051d2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80051d6:	d106      	bne.n	80051e6 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80051d8:	4bc3      	ldr	r3, [pc, #780]	@ (80054e8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80051da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051dc:	4ac2      	ldr	r2, [pc, #776]	@ (80054e8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80051de:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80051e2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 80051e4:	e008      	b.n	80051f8 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80051e6:	2301      	movs	r3, #1
 80051e8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80051ec:	e004      	b.n	80051f8 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80051ee:	bf00      	nop
 80051f0:	e002      	b.n	80051f8 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80051f2:	bf00      	nop
 80051f4:	e000      	b.n	80051f8 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80051f6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80051f8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d10b      	bne.n	8005218 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005200:	4bb9      	ldr	r3, [pc, #740]	@ (80054e8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005202:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005204:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005208:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800520c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005210:	4ab5      	ldr	r2, [pc, #724]	@ (80054e8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005212:	430b      	orrs	r3, r1
 8005214:	6553      	str	r3, [r2, #84]	@ 0x54
 8005216:	e003      	b.n	8005220 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005218:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800521c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005220:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005224:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005228:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800522c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800522e:	2300      	movs	r3, #0
 8005230:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005232:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8005236:	460b      	mov	r3, r1
 8005238:	4313      	orrs	r3, r2
 800523a:	d009      	beq.n	8005250 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800523c:	4baa      	ldr	r3, [pc, #680]	@ (80054e8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800523e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005240:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8005244:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005248:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800524a:	4aa7      	ldr	r2, [pc, #668]	@ (80054e8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800524c:	430b      	orrs	r3, r1
 800524e:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8005250:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005254:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005258:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 800525c:	653b      	str	r3, [r7, #80]	@ 0x50
 800525e:	2300      	movs	r3, #0
 8005260:	657b      	str	r3, [r7, #84]	@ 0x54
 8005262:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8005266:	460b      	mov	r3, r1
 8005268:	4313      	orrs	r3, r2
 800526a:	d00a      	beq.n	8005282 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800526c:	4b9e      	ldr	r3, [pc, #632]	@ (80054e8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800526e:	691b      	ldr	r3, [r3, #16]
 8005270:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8005274:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005278:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800527c:	4a9a      	ldr	r2, [pc, #616]	@ (80054e8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800527e:	430b      	orrs	r3, r1
 8005280:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005282:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005286:	e9d3 2300 	ldrd	r2, r3, [r3]
 800528a:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800528e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005290:	2300      	movs	r3, #0
 8005292:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005294:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8005298:	460b      	mov	r3, r1
 800529a:	4313      	orrs	r3, r2
 800529c:	d009      	beq.n	80052b2 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800529e:	4b92      	ldr	r3, [pc, #584]	@ (80054e8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80052a0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80052a2:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 80052a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052aa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80052ac:	4a8e      	ldr	r2, [pc, #568]	@ (80054e8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80052ae:	430b      	orrs	r3, r1
 80052b0:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80052b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052ba:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 80052be:	643b      	str	r3, [r7, #64]	@ 0x40
 80052c0:	2300      	movs	r3, #0
 80052c2:	647b      	str	r3, [r7, #68]	@ 0x44
 80052c4:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 80052c8:	460b      	mov	r3, r1
 80052ca:	4313      	orrs	r3, r2
 80052cc:	d00e      	beq.n	80052ec <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80052ce:	4b86      	ldr	r3, [pc, #536]	@ (80054e8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80052d0:	691b      	ldr	r3, [r3, #16]
 80052d2:	4a85      	ldr	r2, [pc, #532]	@ (80054e8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80052d4:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80052d8:	6113      	str	r3, [r2, #16]
 80052da:	4b83      	ldr	r3, [pc, #524]	@ (80054e8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80052dc:	6919      	ldr	r1, [r3, #16]
 80052de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052e2:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80052e6:	4a80      	ldr	r2, [pc, #512]	@ (80054e8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80052e8:	430b      	orrs	r3, r1
 80052ea:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80052ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052f4:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 80052f8:	63bb      	str	r3, [r7, #56]	@ 0x38
 80052fa:	2300      	movs	r3, #0
 80052fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80052fe:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8005302:	460b      	mov	r3, r1
 8005304:	4313      	orrs	r3, r2
 8005306:	d009      	beq.n	800531c <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8005308:	4b77      	ldr	r3, [pc, #476]	@ (80054e8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800530a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800530c:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8005310:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005314:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005316:	4a74      	ldr	r2, [pc, #464]	@ (80054e8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005318:	430b      	orrs	r3, r1
 800531a:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800531c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005320:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005324:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8005328:	633b      	str	r3, [r7, #48]	@ 0x30
 800532a:	2300      	movs	r3, #0
 800532c:	637b      	str	r3, [r7, #52]	@ 0x34
 800532e:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8005332:	460b      	mov	r3, r1
 8005334:	4313      	orrs	r3, r2
 8005336:	d00a      	beq.n	800534e <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005338:	4b6b      	ldr	r3, [pc, #428]	@ (80054e8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800533a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800533c:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8005340:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005344:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005348:	4a67      	ldr	r2, [pc, #412]	@ (80054e8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800534a:	430b      	orrs	r3, r1
 800534c:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800534e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005352:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005356:	2100      	movs	r1, #0
 8005358:	62b9      	str	r1, [r7, #40]	@ 0x28
 800535a:	f003 0301 	and.w	r3, r3, #1
 800535e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005360:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8005364:	460b      	mov	r3, r1
 8005366:	4313      	orrs	r3, r2
 8005368:	d011      	beq.n	800538e <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800536a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800536e:	3308      	adds	r3, #8
 8005370:	2100      	movs	r1, #0
 8005372:	4618      	mov	r0, r3
 8005374:	f001 fa4a 	bl	800680c <RCCEx_PLL2_Config>
 8005378:	4603      	mov	r3, r0
 800537a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800537e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005382:	2b00      	cmp	r3, #0
 8005384:	d003      	beq.n	800538e <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005386:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800538a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800538e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005392:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005396:	2100      	movs	r1, #0
 8005398:	6239      	str	r1, [r7, #32]
 800539a:	f003 0302 	and.w	r3, r3, #2
 800539e:	627b      	str	r3, [r7, #36]	@ 0x24
 80053a0:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80053a4:	460b      	mov	r3, r1
 80053a6:	4313      	orrs	r3, r2
 80053a8:	d011      	beq.n	80053ce <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80053aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053ae:	3308      	adds	r3, #8
 80053b0:	2101      	movs	r1, #1
 80053b2:	4618      	mov	r0, r3
 80053b4:	f001 fa2a 	bl	800680c <RCCEx_PLL2_Config>
 80053b8:	4603      	mov	r3, r0
 80053ba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80053be:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d003      	beq.n	80053ce <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80053c6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80053ca:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 80053ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053d6:	2100      	movs	r1, #0
 80053d8:	61b9      	str	r1, [r7, #24]
 80053da:	f003 0304 	and.w	r3, r3, #4
 80053de:	61fb      	str	r3, [r7, #28]
 80053e0:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80053e4:	460b      	mov	r3, r1
 80053e6:	4313      	orrs	r3, r2
 80053e8:	d011      	beq.n	800540e <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80053ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053ee:	3308      	adds	r3, #8
 80053f0:	2102      	movs	r1, #2
 80053f2:	4618      	mov	r0, r3
 80053f4:	f001 fa0a 	bl	800680c <RCCEx_PLL2_Config>
 80053f8:	4603      	mov	r3, r0
 80053fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80053fe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005402:	2b00      	cmp	r3, #0
 8005404:	d003      	beq.n	800540e <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005406:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800540a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800540e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005412:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005416:	2100      	movs	r1, #0
 8005418:	6139      	str	r1, [r7, #16]
 800541a:	f003 0308 	and.w	r3, r3, #8
 800541e:	617b      	str	r3, [r7, #20]
 8005420:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8005424:	460b      	mov	r3, r1
 8005426:	4313      	orrs	r3, r2
 8005428:	d011      	beq.n	800544e <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800542a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800542e:	3328      	adds	r3, #40	@ 0x28
 8005430:	2100      	movs	r1, #0
 8005432:	4618      	mov	r0, r3
 8005434:	f001 fa9c 	bl	8006970 <RCCEx_PLL3_Config>
 8005438:	4603      	mov	r3, r0
 800543a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 800543e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005442:	2b00      	cmp	r3, #0
 8005444:	d003      	beq.n	800544e <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005446:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800544a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800544e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005452:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005456:	2100      	movs	r1, #0
 8005458:	60b9      	str	r1, [r7, #8]
 800545a:	f003 0310 	and.w	r3, r3, #16
 800545e:	60fb      	str	r3, [r7, #12]
 8005460:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8005464:	460b      	mov	r3, r1
 8005466:	4313      	orrs	r3, r2
 8005468:	d011      	beq.n	800548e <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800546a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800546e:	3328      	adds	r3, #40	@ 0x28
 8005470:	2101      	movs	r1, #1
 8005472:	4618      	mov	r0, r3
 8005474:	f001 fa7c 	bl	8006970 <RCCEx_PLL3_Config>
 8005478:	4603      	mov	r3, r0
 800547a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800547e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005482:	2b00      	cmp	r3, #0
 8005484:	d003      	beq.n	800548e <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005486:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800548a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800548e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005492:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005496:	2100      	movs	r1, #0
 8005498:	6039      	str	r1, [r7, #0]
 800549a:	f003 0320 	and.w	r3, r3, #32
 800549e:	607b      	str	r3, [r7, #4]
 80054a0:	e9d7 1200 	ldrd	r1, r2, [r7]
 80054a4:	460b      	mov	r3, r1
 80054a6:	4313      	orrs	r3, r2
 80054a8:	d011      	beq.n	80054ce <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80054aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054ae:	3328      	adds	r3, #40	@ 0x28
 80054b0:	2102      	movs	r1, #2
 80054b2:	4618      	mov	r0, r3
 80054b4:	f001 fa5c 	bl	8006970 <RCCEx_PLL3_Config>
 80054b8:	4603      	mov	r3, r0
 80054ba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80054be:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d003      	beq.n	80054ce <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80054c6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80054ca:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 80054ce:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d101      	bne.n	80054da <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 80054d6:	2300      	movs	r3, #0
 80054d8:	e000      	b.n	80054dc <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 80054da:	2301      	movs	r3, #1
}
 80054dc:	4618      	mov	r0, r3
 80054de:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 80054e2:	46bd      	mov	sp, r7
 80054e4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80054e8:	58024400 	.word	0x58024400

080054ec <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 80054ec:	b580      	push	{r7, lr}
 80054ee:	b090      	sub	sp, #64	@ 0x40
 80054f0:	af00      	add	r7, sp, #0
 80054f2:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 80054f6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80054fa:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 80054fe:	430b      	orrs	r3, r1
 8005500:	f040 8094 	bne.w	800562c <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 8005504:	4b9e      	ldr	r3, [pc, #632]	@ (8005780 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005506:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005508:	f003 0307 	and.w	r3, r3, #7
 800550c:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800550e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005510:	2b04      	cmp	r3, #4
 8005512:	f200 8087 	bhi.w	8005624 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 8005516:	a201      	add	r2, pc, #4	@ (adr r2, 800551c <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 8005518:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800551c:	08005531 	.word	0x08005531
 8005520:	08005559 	.word	0x08005559
 8005524:	08005581 	.word	0x08005581
 8005528:	0800561d 	.word	0x0800561d
 800552c:	080055a9 	.word	0x080055a9
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8005530:	4b93      	ldr	r3, [pc, #588]	@ (8005780 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005538:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800553c:	d108      	bne.n	8005550 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800553e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005542:	4618      	mov	r0, r3
 8005544:	f001 f810 	bl	8006568 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005548:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800554a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800554c:	f000 bd45 	b.w	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005550:	2300      	movs	r3, #0
 8005552:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005554:	f000 bd41 	b.w	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005558:	4b89      	ldr	r3, [pc, #548]	@ (8005780 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005560:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005564:	d108      	bne.n	8005578 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005566:	f107 0318 	add.w	r3, r7, #24
 800556a:	4618      	mov	r0, r3
 800556c:	f000 fd54 	bl	8006018 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8005570:	69bb      	ldr	r3, [r7, #24]
 8005572:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005574:	f000 bd31 	b.w	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005578:	2300      	movs	r3, #0
 800557a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800557c:	f000 bd2d 	b.w	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8005580:	4b7f      	ldr	r3, [pc, #508]	@ (8005780 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005588:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800558c:	d108      	bne.n	80055a0 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800558e:	f107 030c 	add.w	r3, r7, #12
 8005592:	4618      	mov	r0, r3
 8005594:	f000 fe94 	bl	80062c0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800559c:	f000 bd1d 	b.w	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80055a0:	2300      	movs	r3, #0
 80055a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80055a4:	f000 bd19 	b.w	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80055a8:	4b75      	ldr	r3, [pc, #468]	@ (8005780 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80055aa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80055ac:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80055b0:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80055b2:	4b73      	ldr	r3, [pc, #460]	@ (8005780 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	f003 0304 	and.w	r3, r3, #4
 80055ba:	2b04      	cmp	r3, #4
 80055bc:	d10c      	bne.n	80055d8 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 80055be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d109      	bne.n	80055d8 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80055c4:	4b6e      	ldr	r3, [pc, #440]	@ (8005780 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	08db      	lsrs	r3, r3, #3
 80055ca:	f003 0303 	and.w	r3, r3, #3
 80055ce:	4a6d      	ldr	r2, [pc, #436]	@ (8005784 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 80055d0:	fa22 f303 	lsr.w	r3, r2, r3
 80055d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80055d6:	e01f      	b.n	8005618 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80055d8:	4b69      	ldr	r3, [pc, #420]	@ (8005780 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80055e0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80055e4:	d106      	bne.n	80055f4 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 80055e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80055e8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80055ec:	d102      	bne.n	80055f4 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80055ee:	4b66      	ldr	r3, [pc, #408]	@ (8005788 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 80055f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80055f2:	e011      	b.n	8005618 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80055f4:	4b62      	ldr	r3, [pc, #392]	@ (8005780 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80055fc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005600:	d106      	bne.n	8005610 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 8005602:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005604:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005608:	d102      	bne.n	8005610 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800560a:	4b60      	ldr	r3, [pc, #384]	@ (800578c <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800560c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800560e:	e003      	b.n	8005618 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8005610:	2300      	movs	r3, #0
 8005612:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8005614:	f000 bce1 	b.w	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8005618:	f000 bcdf 	b.w	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800561c:	4b5c      	ldr	r3, [pc, #368]	@ (8005790 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800561e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005620:	f000 bcdb 	b.w	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8005624:	2300      	movs	r3, #0
 8005626:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005628:	f000 bcd7 	b.w	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 800562c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005630:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 8005634:	430b      	orrs	r3, r1
 8005636:	f040 80ad 	bne.w	8005794 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 800563a:	4b51      	ldr	r3, [pc, #324]	@ (8005780 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800563c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800563e:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8005642:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8005644:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005646:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800564a:	d056      	beq.n	80056fa <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 800564c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800564e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005652:	f200 8090 	bhi.w	8005776 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8005656:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005658:	2bc0      	cmp	r3, #192	@ 0xc0
 800565a:	f000 8088 	beq.w	800576e <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 800565e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005660:	2bc0      	cmp	r3, #192	@ 0xc0
 8005662:	f200 8088 	bhi.w	8005776 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8005666:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005668:	2b80      	cmp	r3, #128	@ 0x80
 800566a:	d032      	beq.n	80056d2 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 800566c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800566e:	2b80      	cmp	r3, #128	@ 0x80
 8005670:	f200 8081 	bhi.w	8005776 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8005674:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005676:	2b00      	cmp	r3, #0
 8005678:	d003      	beq.n	8005682 <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 800567a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800567c:	2b40      	cmp	r3, #64	@ 0x40
 800567e:	d014      	beq.n	80056aa <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 8005680:	e079      	b.n	8005776 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8005682:	4b3f      	ldr	r3, [pc, #252]	@ (8005780 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800568a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800568e:	d108      	bne.n	80056a2 <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005690:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005694:	4618      	mov	r0, r3
 8005696:	f000 ff67 	bl	8006568 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800569a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800569c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800569e:	f000 bc9c 	b.w	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80056a2:	2300      	movs	r3, #0
 80056a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80056a6:	f000 bc98 	b.w	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80056aa:	4b35      	ldr	r3, [pc, #212]	@ (8005780 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80056b2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80056b6:	d108      	bne.n	80056ca <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80056b8:	f107 0318 	add.w	r3, r7, #24
 80056bc:	4618      	mov	r0, r3
 80056be:	f000 fcab 	bl	8006018 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80056c2:	69bb      	ldr	r3, [r7, #24]
 80056c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80056c6:	f000 bc88 	b.w	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80056ca:	2300      	movs	r3, #0
 80056cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80056ce:	f000 bc84 	b.w	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80056d2:	4b2b      	ldr	r3, [pc, #172]	@ (8005780 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80056da:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80056de:	d108      	bne.n	80056f2 <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80056e0:	f107 030c 	add.w	r3, r7, #12
 80056e4:	4618      	mov	r0, r3
 80056e6:	f000 fdeb 	bl	80062c0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80056ee:	f000 bc74 	b.w	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80056f2:	2300      	movs	r3, #0
 80056f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80056f6:	f000 bc70 	b.w	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80056fa:	4b21      	ldr	r3, [pc, #132]	@ (8005780 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80056fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80056fe:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005702:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8005704:	4b1e      	ldr	r3, [pc, #120]	@ (8005780 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	f003 0304 	and.w	r3, r3, #4
 800570c:	2b04      	cmp	r3, #4
 800570e:	d10c      	bne.n	800572a <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 8005710:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005712:	2b00      	cmp	r3, #0
 8005714:	d109      	bne.n	800572a <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005716:	4b1a      	ldr	r3, [pc, #104]	@ (8005780 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	08db      	lsrs	r3, r3, #3
 800571c:	f003 0303 	and.w	r3, r3, #3
 8005720:	4a18      	ldr	r2, [pc, #96]	@ (8005784 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8005722:	fa22 f303 	lsr.w	r3, r2, r3
 8005726:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005728:	e01f      	b.n	800576a <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800572a:	4b15      	ldr	r3, [pc, #84]	@ (8005780 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005732:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005736:	d106      	bne.n	8005746 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 8005738:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800573a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800573e:	d102      	bne.n	8005746 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8005740:	4b11      	ldr	r3, [pc, #68]	@ (8005788 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8005742:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005744:	e011      	b.n	800576a <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8005746:	4b0e      	ldr	r3, [pc, #56]	@ (8005780 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800574e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005752:	d106      	bne.n	8005762 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 8005754:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005756:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800575a:	d102      	bne.n	8005762 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800575c:	4b0b      	ldr	r3, [pc, #44]	@ (800578c <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800575e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005760:	e003      	b.n	800576a <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8005762:	2300      	movs	r3, #0
 8005764:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8005766:	f000 bc38 	b.w	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800576a:	f000 bc36 	b.w	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800576e:	4b08      	ldr	r3, [pc, #32]	@ (8005790 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8005770:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005772:	f000 bc32 	b.w	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8005776:	2300      	movs	r3, #0
 8005778:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800577a:	f000 bc2e 	b.w	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800577e:	bf00      	nop
 8005780:	58024400 	.word	0x58024400
 8005784:	03d09000 	.word	0x03d09000
 8005788:	003d0900 	.word	0x003d0900
 800578c:	017d7840 	.word	0x017d7840
 8005790:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8005794:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005798:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 800579c:	430b      	orrs	r3, r1
 800579e:	f040 809c 	bne.w	80058da <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 80057a2:	4b9e      	ldr	r3, [pc, #632]	@ (8005a1c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80057a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80057a6:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 80057aa:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 80057ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057ae:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80057b2:	d054      	beq.n	800585e <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 80057b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057b6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80057ba:	f200 808b 	bhi.w	80058d4 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 80057be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057c0:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80057c4:	f000 8083 	beq.w	80058ce <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 80057c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057ca:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80057ce:	f200 8081 	bhi.w	80058d4 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 80057d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057d4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80057d8:	d02f      	beq.n	800583a <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 80057da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057dc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80057e0:	d878      	bhi.n	80058d4 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 80057e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d004      	beq.n	80057f2 <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 80057e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057ea:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80057ee:	d012      	beq.n	8005816 <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 80057f0:	e070      	b.n	80058d4 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80057f2:	4b8a      	ldr	r3, [pc, #552]	@ (8005a1c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80057fa:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80057fe:	d107      	bne.n	8005810 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005800:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005804:	4618      	mov	r0, r3
 8005806:	f000 feaf 	bl	8006568 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800580a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800580c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800580e:	e3e4      	b.n	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005810:	2300      	movs	r3, #0
 8005812:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005814:	e3e1      	b.n	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005816:	4b81      	ldr	r3, [pc, #516]	@ (8005a1c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800581e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005822:	d107      	bne.n	8005834 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005824:	f107 0318 	add.w	r3, r7, #24
 8005828:	4618      	mov	r0, r3
 800582a:	f000 fbf5 	bl	8006018 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800582e:	69bb      	ldr	r3, [r7, #24]
 8005830:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005832:	e3d2      	b.n	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005834:	2300      	movs	r3, #0
 8005836:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005838:	e3cf      	b.n	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800583a:	4b78      	ldr	r3, [pc, #480]	@ (8005a1c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005842:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005846:	d107      	bne.n	8005858 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005848:	f107 030c 	add.w	r3, r7, #12
 800584c:	4618      	mov	r0, r3
 800584e:	f000 fd37 	bl	80062c0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005856:	e3c0      	b.n	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005858:	2300      	movs	r3, #0
 800585a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800585c:	e3bd      	b.n	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800585e:	4b6f      	ldr	r3, [pc, #444]	@ (8005a1c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005860:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005862:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005866:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8005868:	4b6c      	ldr	r3, [pc, #432]	@ (8005a1c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	f003 0304 	and.w	r3, r3, #4
 8005870:	2b04      	cmp	r3, #4
 8005872:	d10c      	bne.n	800588e <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 8005874:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005876:	2b00      	cmp	r3, #0
 8005878:	d109      	bne.n	800588e <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800587a:	4b68      	ldr	r3, [pc, #416]	@ (8005a1c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	08db      	lsrs	r3, r3, #3
 8005880:	f003 0303 	and.w	r3, r3, #3
 8005884:	4a66      	ldr	r2, [pc, #408]	@ (8005a20 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8005886:	fa22 f303 	lsr.w	r3, r2, r3
 800588a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800588c:	e01e      	b.n	80058cc <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800588e:	4b63      	ldr	r3, [pc, #396]	@ (8005a1c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005896:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800589a:	d106      	bne.n	80058aa <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 800589c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800589e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80058a2:	d102      	bne.n	80058aa <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80058a4:	4b5f      	ldr	r3, [pc, #380]	@ (8005a24 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 80058a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80058a8:	e010      	b.n	80058cc <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80058aa:	4b5c      	ldr	r3, [pc, #368]	@ (8005a1c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80058b2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80058b6:	d106      	bne.n	80058c6 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 80058b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80058ba:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80058be:	d102      	bne.n	80058c6 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80058c0:	4b59      	ldr	r3, [pc, #356]	@ (8005a28 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 80058c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80058c4:	e002      	b.n	80058cc <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80058c6:	2300      	movs	r3, #0
 80058c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80058ca:	e386      	b.n	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80058cc:	e385      	b.n	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80058ce:	4b57      	ldr	r3, [pc, #348]	@ (8005a2c <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 80058d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80058d2:	e382      	b.n	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 80058d4:	2300      	movs	r3, #0
 80058d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80058d8:	e37f      	b.n	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 80058da:	e9d7 2300 	ldrd	r2, r3, [r7]
 80058de:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 80058e2:	430b      	orrs	r3, r1
 80058e4:	f040 80a7 	bne.w	8005a36 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 80058e8:	4b4c      	ldr	r3, [pc, #304]	@ (8005a1c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80058ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80058ec:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 80058f0:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 80058f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058f4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80058f8:	d055      	beq.n	80059a6 <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 80058fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058fc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005900:	f200 8096 	bhi.w	8005a30 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8005904:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005906:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800590a:	f000 8084 	beq.w	8005a16 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 800590e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005910:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005914:	f200 808c 	bhi.w	8005a30 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8005918:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800591a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800591e:	d030      	beq.n	8005982 <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 8005920:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005922:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005926:	f200 8083 	bhi.w	8005a30 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800592a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800592c:	2b00      	cmp	r3, #0
 800592e:	d004      	beq.n	800593a <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 8005930:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005932:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005936:	d012      	beq.n	800595e <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 8005938:	e07a      	b.n	8005a30 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800593a:	4b38      	ldr	r3, [pc, #224]	@ (8005a1c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005942:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005946:	d107      	bne.n	8005958 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005948:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800594c:	4618      	mov	r0, r3
 800594e:	f000 fe0b 	bl	8006568 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005952:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005954:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005956:	e340      	b.n	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005958:	2300      	movs	r3, #0
 800595a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800595c:	e33d      	b.n	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800595e:	4b2f      	ldr	r3, [pc, #188]	@ (8005a1c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005966:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800596a:	d107      	bne.n	800597c <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800596c:	f107 0318 	add.w	r3, r7, #24
 8005970:	4618      	mov	r0, r3
 8005972:	f000 fb51 	bl	8006018 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8005976:	69bb      	ldr	r3, [r7, #24]
 8005978:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800597a:	e32e      	b.n	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800597c:	2300      	movs	r3, #0
 800597e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005980:	e32b      	b.n	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8005982:	4b26      	ldr	r3, [pc, #152]	@ (8005a1c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800598a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800598e:	d107      	bne.n	80059a0 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005990:	f107 030c 	add.w	r3, r7, #12
 8005994:	4618      	mov	r0, r3
 8005996:	f000 fc93 	bl	80062c0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800599e:	e31c      	b.n	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80059a0:	2300      	movs	r3, #0
 80059a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80059a4:	e319      	b.n	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80059a6:	4b1d      	ldr	r3, [pc, #116]	@ (8005a1c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80059a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80059aa:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80059ae:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80059b0:	4b1a      	ldr	r3, [pc, #104]	@ (8005a1c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	f003 0304 	and.w	r3, r3, #4
 80059b8:	2b04      	cmp	r3, #4
 80059ba:	d10c      	bne.n	80059d6 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 80059bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d109      	bne.n	80059d6 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80059c2:	4b16      	ldr	r3, [pc, #88]	@ (8005a1c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	08db      	lsrs	r3, r3, #3
 80059c8:	f003 0303 	and.w	r3, r3, #3
 80059cc:	4a14      	ldr	r2, [pc, #80]	@ (8005a20 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 80059ce:	fa22 f303 	lsr.w	r3, r2, r3
 80059d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80059d4:	e01e      	b.n	8005a14 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80059d6:	4b11      	ldr	r3, [pc, #68]	@ (8005a1c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80059de:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80059e2:	d106      	bne.n	80059f2 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 80059e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80059e6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80059ea:	d102      	bne.n	80059f2 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80059ec:	4b0d      	ldr	r3, [pc, #52]	@ (8005a24 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 80059ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80059f0:	e010      	b.n	8005a14 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80059f2:	4b0a      	ldr	r3, [pc, #40]	@ (8005a1c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80059fa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80059fe:	d106      	bne.n	8005a0e <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 8005a00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a02:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005a06:	d102      	bne.n	8005a0e <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8005a08:	4b07      	ldr	r3, [pc, #28]	@ (8005a28 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8005a0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005a0c:	e002      	b.n	8005a14 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8005a0e:	2300      	movs	r3, #0
 8005a10:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8005a12:	e2e2      	b.n	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8005a14:	e2e1      	b.n	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8005a16:	4b05      	ldr	r3, [pc, #20]	@ (8005a2c <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8005a18:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005a1a:	e2de      	b.n	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8005a1c:	58024400 	.word	0x58024400
 8005a20:	03d09000 	.word	0x03d09000
 8005a24:	003d0900 	.word	0x003d0900
 8005a28:	017d7840 	.word	0x017d7840
 8005a2c:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 8005a30:	2300      	movs	r3, #0
 8005a32:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005a34:	e2d1      	b.n	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8005a36:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005a3a:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8005a3e:	430b      	orrs	r3, r1
 8005a40:	f040 809c 	bne.w	8005b7c <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 8005a44:	4b93      	ldr	r3, [pc, #588]	@ (8005c94 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005a46:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005a48:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8005a4c:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8005a4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a50:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005a54:	d054      	beq.n	8005b00 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8005a56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a58:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005a5c:	f200 808b 	bhi.w	8005b76 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8005a60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a62:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005a66:	f000 8083 	beq.w	8005b70 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 8005a6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a6c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005a70:	f200 8081 	bhi.w	8005b76 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8005a74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a76:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005a7a:	d02f      	beq.n	8005adc <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 8005a7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a7e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005a82:	d878      	bhi.n	8005b76 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8005a84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d004      	beq.n	8005a94 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 8005a8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a8c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005a90:	d012      	beq.n	8005ab8 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 8005a92:	e070      	b.n	8005b76 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8005a94:	4b7f      	ldr	r3, [pc, #508]	@ (8005c94 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005a9c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005aa0:	d107      	bne.n	8005ab2 <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005aa2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005aa6:	4618      	mov	r0, r3
 8005aa8:	f000 fd5e 	bl	8006568 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005aac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005aae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005ab0:	e293      	b.n	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005ab2:	2300      	movs	r3, #0
 8005ab4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005ab6:	e290      	b.n	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005ab8:	4b76      	ldr	r3, [pc, #472]	@ (8005c94 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005ac0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005ac4:	d107      	bne.n	8005ad6 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005ac6:	f107 0318 	add.w	r3, r7, #24
 8005aca:	4618      	mov	r0, r3
 8005acc:	f000 faa4 	bl	8006018 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8005ad0:	69bb      	ldr	r3, [r7, #24]
 8005ad2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005ad4:	e281      	b.n	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005ad6:	2300      	movs	r3, #0
 8005ad8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005ada:	e27e      	b.n	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8005adc:	4b6d      	ldr	r3, [pc, #436]	@ (8005c94 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005ae4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005ae8:	d107      	bne.n	8005afa <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005aea:	f107 030c 	add.w	r3, r7, #12
 8005aee:	4618      	mov	r0, r3
 8005af0:	f000 fbe6 	bl	80062c0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005af8:	e26f      	b.n	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005afa:	2300      	movs	r3, #0
 8005afc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005afe:	e26c      	b.n	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005b00:	4b64      	ldr	r3, [pc, #400]	@ (8005c94 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005b02:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005b04:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005b08:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8005b0a:	4b62      	ldr	r3, [pc, #392]	@ (8005c94 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	f003 0304 	and.w	r3, r3, #4
 8005b12:	2b04      	cmp	r3, #4
 8005b14:	d10c      	bne.n	8005b30 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 8005b16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d109      	bne.n	8005b30 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005b1c:	4b5d      	ldr	r3, [pc, #372]	@ (8005c94 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	08db      	lsrs	r3, r3, #3
 8005b22:	f003 0303 	and.w	r3, r3, #3
 8005b26:	4a5c      	ldr	r2, [pc, #368]	@ (8005c98 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8005b28:	fa22 f303 	lsr.w	r3, r2, r3
 8005b2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005b2e:	e01e      	b.n	8005b6e <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8005b30:	4b58      	ldr	r3, [pc, #352]	@ (8005c94 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b38:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005b3c:	d106      	bne.n	8005b4c <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 8005b3e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b40:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005b44:	d102      	bne.n	8005b4c <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8005b46:	4b55      	ldr	r3, [pc, #340]	@ (8005c9c <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8005b48:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005b4a:	e010      	b.n	8005b6e <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8005b4c:	4b51      	ldr	r3, [pc, #324]	@ (8005c94 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b54:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005b58:	d106      	bne.n	8005b68 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 8005b5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b5c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005b60:	d102      	bne.n	8005b68 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8005b62:	4b4f      	ldr	r3, [pc, #316]	@ (8005ca0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8005b64:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005b66:	e002      	b.n	8005b6e <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8005b68:	2300      	movs	r3, #0
 8005b6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8005b6c:	e235      	b.n	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8005b6e:	e234      	b.n	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8005b70:	4b4c      	ldr	r3, [pc, #304]	@ (8005ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 8005b72:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005b74:	e231      	b.n	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8005b76:	2300      	movs	r3, #0
 8005b78:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005b7a:	e22e      	b.n	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 8005b7c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005b80:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8005b84:	430b      	orrs	r3, r1
 8005b86:	f040 808f 	bne.w	8005ca8 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 8005b8a:	4b42      	ldr	r3, [pc, #264]	@ (8005c94 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005b8c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b8e:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8005b92:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 8005b94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b96:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005b9a:	d06b      	beq.n	8005c74 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 8005b9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b9e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005ba2:	d874      	bhi.n	8005c8e <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8005ba4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ba6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005baa:	d056      	beq.n	8005c5a <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 8005bac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005bae:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005bb2:	d86c      	bhi.n	8005c8e <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8005bb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005bb6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005bba:	d03b      	beq.n	8005c34 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 8005bbc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005bbe:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005bc2:	d864      	bhi.n	8005c8e <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8005bc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005bc6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005bca:	d021      	beq.n	8005c10 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8005bcc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005bce:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005bd2:	d85c      	bhi.n	8005c8e <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8005bd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d004      	beq.n	8005be4 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 8005bda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005bdc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005be0:	d004      	beq.n	8005bec <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 8005be2:	e054      	b.n	8005c8e <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 8005be4:	f7fe fa4c 	bl	8004080 <HAL_RCC_GetPCLK1Freq>
 8005be8:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005bea:	e1f6      	b.n	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005bec:	4b29      	ldr	r3, [pc, #164]	@ (8005c94 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005bf4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005bf8:	d107      	bne.n	8005c0a <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005bfa:	f107 0318 	add.w	r3, r7, #24
 8005bfe:	4618      	mov	r0, r3
 8005c00:	f000 fa0a 	bl	8006018 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8005c04:	69fb      	ldr	r3, [r7, #28]
 8005c06:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005c08:	e1e7      	b.n	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005c0a:	2300      	movs	r3, #0
 8005c0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005c0e:	e1e4      	b.n	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8005c10:	4b20      	ldr	r3, [pc, #128]	@ (8005c94 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005c18:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005c1c:	d107      	bne.n	8005c2e <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005c1e:	f107 030c 	add.w	r3, r7, #12
 8005c22:	4618      	mov	r0, r3
 8005c24:	f000 fb4c 	bl	80062c0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8005c28:	693b      	ldr	r3, [r7, #16]
 8005c2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005c2c:	e1d5      	b.n	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005c2e:	2300      	movs	r3, #0
 8005c30:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005c32:	e1d2      	b.n	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005c34:	4b17      	ldr	r3, [pc, #92]	@ (8005c94 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	f003 0304 	and.w	r3, r3, #4
 8005c3c:	2b04      	cmp	r3, #4
 8005c3e:	d109      	bne.n	8005c54 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005c40:	4b14      	ldr	r3, [pc, #80]	@ (8005c94 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	08db      	lsrs	r3, r3, #3
 8005c46:	f003 0303 	and.w	r3, r3, #3
 8005c4a:	4a13      	ldr	r2, [pc, #76]	@ (8005c98 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8005c4c:	fa22 f303 	lsr.w	r3, r2, r3
 8005c50:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005c52:	e1c2      	b.n	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005c54:	2300      	movs	r3, #0
 8005c56:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005c58:	e1bf      	b.n	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8005c5a:	4b0e      	ldr	r3, [pc, #56]	@ (8005c94 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c62:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005c66:	d102      	bne.n	8005c6e <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 8005c68:	4b0c      	ldr	r3, [pc, #48]	@ (8005c9c <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8005c6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005c6c:	e1b5      	b.n	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005c6e:	2300      	movs	r3, #0
 8005c70:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005c72:	e1b2      	b.n	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8005c74:	4b07      	ldr	r3, [pc, #28]	@ (8005c94 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c7c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005c80:	d102      	bne.n	8005c88 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 8005c82:	4b07      	ldr	r3, [pc, #28]	@ (8005ca0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8005c84:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005c86:	e1a8      	b.n	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005c88:	2300      	movs	r3, #0
 8005c8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005c8c:	e1a5      	b.n	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8005c8e:	2300      	movs	r3, #0
 8005c90:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005c92:	e1a2      	b.n	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8005c94:	58024400 	.word	0x58024400
 8005c98:	03d09000 	.word	0x03d09000
 8005c9c:	003d0900 	.word	0x003d0900
 8005ca0:	017d7840 	.word	0x017d7840
 8005ca4:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8005ca8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005cac:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 8005cb0:	430b      	orrs	r3, r1
 8005cb2:	d173      	bne.n	8005d9c <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8005cb4:	4b9c      	ldr	r3, [pc, #624]	@ (8005f28 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005cb6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005cb8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005cbc:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8005cbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005cc0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005cc4:	d02f      	beq.n	8005d26 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 8005cc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005cc8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005ccc:	d863      	bhi.n	8005d96 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 8005cce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d004      	beq.n	8005cde <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 8005cd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005cd6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005cda:	d012      	beq.n	8005d02 <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 8005cdc:	e05b      	b.n	8005d96 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005cde:	4b92      	ldr	r3, [pc, #584]	@ (8005f28 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005ce6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005cea:	d107      	bne.n	8005cfc <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005cec:	f107 0318 	add.w	r3, r7, #24
 8005cf0:	4618      	mov	r0, r3
 8005cf2:	f000 f991 	bl	8006018 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8005cf6:	69bb      	ldr	r3, [r7, #24]
 8005cf8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005cfa:	e16e      	b.n	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005cfc:	2300      	movs	r3, #0
 8005cfe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005d00:	e16b      	b.n	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8005d02:	4b89      	ldr	r3, [pc, #548]	@ (8005f28 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005d0a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005d0e:	d107      	bne.n	8005d20 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005d10:	f107 030c 	add.w	r3, r7, #12
 8005d14:	4618      	mov	r0, r3
 8005d16:	f000 fad3 	bl	80062c0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8005d1a:	697b      	ldr	r3, [r7, #20]
 8005d1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005d1e:	e15c      	b.n	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005d20:	2300      	movs	r3, #0
 8005d22:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005d24:	e159      	b.n	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005d26:	4b80      	ldr	r3, [pc, #512]	@ (8005f28 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005d28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005d2a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005d2e:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8005d30:	4b7d      	ldr	r3, [pc, #500]	@ (8005f28 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	f003 0304 	and.w	r3, r3, #4
 8005d38:	2b04      	cmp	r3, #4
 8005d3a:	d10c      	bne.n	8005d56 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 8005d3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d109      	bne.n	8005d56 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005d42:	4b79      	ldr	r3, [pc, #484]	@ (8005f28 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	08db      	lsrs	r3, r3, #3
 8005d48:	f003 0303 	and.w	r3, r3, #3
 8005d4c:	4a77      	ldr	r2, [pc, #476]	@ (8005f2c <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8005d4e:	fa22 f303 	lsr.w	r3, r2, r3
 8005d52:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005d54:	e01e      	b.n	8005d94 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8005d56:	4b74      	ldr	r3, [pc, #464]	@ (8005f28 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d5e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005d62:	d106      	bne.n	8005d72 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 8005d64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d66:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005d6a:	d102      	bne.n	8005d72 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8005d6c:	4b70      	ldr	r3, [pc, #448]	@ (8005f30 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8005d6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005d70:	e010      	b.n	8005d94 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8005d72:	4b6d      	ldr	r3, [pc, #436]	@ (8005f28 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005d7a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005d7e:	d106      	bne.n	8005d8e <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 8005d80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d82:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005d86:	d102      	bne.n	8005d8e <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8005d88:	4b6a      	ldr	r3, [pc, #424]	@ (8005f34 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8005d8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005d8c:	e002      	b.n	8005d94 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8005d8e:	2300      	movs	r3, #0
 8005d90:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8005d92:	e122      	b.n	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8005d94:	e121      	b.n	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8005d96:	2300      	movs	r3, #0
 8005d98:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005d9a:	e11e      	b.n	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8005d9c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005da0:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8005da4:	430b      	orrs	r3, r1
 8005da6:	d133      	bne.n	8005e10 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8005da8:	4b5f      	ldr	r3, [pc, #380]	@ (8005f28 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005daa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005dac:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005db0:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8005db2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d004      	beq.n	8005dc2 <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8005db8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005dba:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005dbe:	d012      	beq.n	8005de6 <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 8005dc0:	e023      	b.n	8005e0a <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8005dc2:	4b59      	ldr	r3, [pc, #356]	@ (8005f28 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005dca:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005dce:	d107      	bne.n	8005de0 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005dd0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005dd4:	4618      	mov	r0, r3
 8005dd6:	f000 fbc7 	bl	8006568 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005dda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ddc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005dde:	e0fc      	b.n	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005de0:	2300      	movs	r3, #0
 8005de2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005de4:	e0f9      	b.n	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005de6:	4b50      	ldr	r3, [pc, #320]	@ (8005f28 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005dee:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005df2:	d107      	bne.n	8005e04 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005df4:	f107 0318 	add.w	r3, r7, #24
 8005df8:	4618      	mov	r0, r3
 8005dfa:	f000 f90d 	bl	8006018 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8005dfe:	6a3b      	ldr	r3, [r7, #32]
 8005e00:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005e02:	e0ea      	b.n	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005e04:	2300      	movs	r3, #0
 8005e06:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005e08:	e0e7      	b.n	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8005e0a:	2300      	movs	r3, #0
 8005e0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005e0e:	e0e4      	b.n	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8005e10:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005e14:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8005e18:	430b      	orrs	r3, r1
 8005e1a:	f040 808d 	bne.w	8005f38 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 8005e1e:	4b42      	ldr	r3, [pc, #264]	@ (8005f28 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005e20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e22:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 8005e26:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8005e28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e2a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005e2e:	d06b      	beq.n	8005f08 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 8005e30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e32:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005e36:	d874      	bhi.n	8005f22 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8005e38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e3a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005e3e:	d056      	beq.n	8005eee <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 8005e40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e42:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005e46:	d86c      	bhi.n	8005f22 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8005e48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e4a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005e4e:	d03b      	beq.n	8005ec8 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 8005e50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e52:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005e56:	d864      	bhi.n	8005f22 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8005e58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e5a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005e5e:	d021      	beq.n	8005ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8005e60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e62:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005e66:	d85c      	bhi.n	8005f22 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8005e68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d004      	beq.n	8005e78 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 8005e6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e70:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005e74:	d004      	beq.n	8005e80 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 8005e76:	e054      	b.n	8005f22 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8005e78:	f000 f8b8 	bl	8005fec <HAL_RCCEx_GetD3PCLK1Freq>
 8005e7c:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005e7e:	e0ac      	b.n	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005e80:	4b29      	ldr	r3, [pc, #164]	@ (8005f28 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005e88:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005e8c:	d107      	bne.n	8005e9e <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005e8e:	f107 0318 	add.w	r3, r7, #24
 8005e92:	4618      	mov	r0, r3
 8005e94:	f000 f8c0 	bl	8006018 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8005e98:	69fb      	ldr	r3, [r7, #28]
 8005e9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005e9c:	e09d      	b.n	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005e9e:	2300      	movs	r3, #0
 8005ea0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005ea2:	e09a      	b.n	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8005ea4:	4b20      	ldr	r3, [pc, #128]	@ (8005f28 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005eac:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005eb0:	d107      	bne.n	8005ec2 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005eb2:	f107 030c 	add.w	r3, r7, #12
 8005eb6:	4618      	mov	r0, r3
 8005eb8:	f000 fa02 	bl	80062c0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8005ebc:	693b      	ldr	r3, [r7, #16]
 8005ebe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005ec0:	e08b      	b.n	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005ec2:	2300      	movs	r3, #0
 8005ec4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005ec6:	e088      	b.n	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005ec8:	4b17      	ldr	r3, [pc, #92]	@ (8005f28 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	f003 0304 	and.w	r3, r3, #4
 8005ed0:	2b04      	cmp	r3, #4
 8005ed2:	d109      	bne.n	8005ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005ed4:	4b14      	ldr	r3, [pc, #80]	@ (8005f28 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	08db      	lsrs	r3, r3, #3
 8005eda:	f003 0303 	and.w	r3, r3, #3
 8005ede:	4a13      	ldr	r2, [pc, #76]	@ (8005f2c <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8005ee0:	fa22 f303 	lsr.w	r3, r2, r3
 8005ee4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005ee6:	e078      	b.n	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005ee8:	2300      	movs	r3, #0
 8005eea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005eec:	e075      	b.n	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8005eee:	4b0e      	ldr	r3, [pc, #56]	@ (8005f28 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ef6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005efa:	d102      	bne.n	8005f02 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 8005efc:	4b0c      	ldr	r3, [pc, #48]	@ (8005f30 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8005efe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005f00:	e06b      	b.n	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005f02:	2300      	movs	r3, #0
 8005f04:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005f06:	e068      	b.n	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8005f08:	4b07      	ldr	r3, [pc, #28]	@ (8005f28 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005f10:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005f14:	d102      	bne.n	8005f1c <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 8005f16:	4b07      	ldr	r3, [pc, #28]	@ (8005f34 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8005f18:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005f1a:	e05e      	b.n	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005f1c:	2300      	movs	r3, #0
 8005f1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005f20:	e05b      	b.n	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 8005f22:	2300      	movs	r3, #0
 8005f24:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005f26:	e058      	b.n	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8005f28:	58024400 	.word	0x58024400
 8005f2c:	03d09000 	.word	0x03d09000
 8005f30:	003d0900 	.word	0x003d0900
 8005f34:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8005f38:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005f3c:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 8005f40:	430b      	orrs	r3, r1
 8005f42:	d148      	bne.n	8005fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8005f44:	4b27      	ldr	r3, [pc, #156]	@ (8005fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8005f46:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f48:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005f4c:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8005f4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f50:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005f54:	d02a      	beq.n	8005fac <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 8005f56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f58:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005f5c:	d838      	bhi.n	8005fd0 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 8005f5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d004      	beq.n	8005f6e <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 8005f64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f66:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005f6a:	d00d      	beq.n	8005f88 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 8005f6c:	e030      	b.n	8005fd0 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8005f6e:	4b1d      	ldr	r3, [pc, #116]	@ (8005fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005f76:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005f7a:	d102      	bne.n	8005f82 <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 8005f7c:	4b1a      	ldr	r3, [pc, #104]	@ (8005fe8 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 8005f7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005f80:	e02b      	b.n	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005f82:	2300      	movs	r3, #0
 8005f84:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005f86:	e028      	b.n	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8005f88:	4b16      	ldr	r3, [pc, #88]	@ (8005fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005f90:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005f94:	d107      	bne.n	8005fa6 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005f96:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005f9a:	4618      	mov	r0, r3
 8005f9c:	f000 fae4 	bl	8006568 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005fa0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fa2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005fa4:	e019      	b.n	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005fa6:	2300      	movs	r3, #0
 8005fa8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005faa:	e016      	b.n	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005fac:	4b0d      	ldr	r3, [pc, #52]	@ (8005fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005fb4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005fb8:	d107      	bne.n	8005fca <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005fba:	f107 0318 	add.w	r3, r7, #24
 8005fbe:	4618      	mov	r0, r3
 8005fc0:	f000 f82a 	bl	8006018 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8005fc4:	69fb      	ldr	r3, [r7, #28]
 8005fc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005fc8:	e007      	b.n	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005fca:	2300      	movs	r3, #0
 8005fcc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005fce:	e004      	b.n	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8005fd0:	2300      	movs	r3, #0
 8005fd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005fd4:	e001      	b.n	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 8005fd6:	2300      	movs	r3, #0
 8005fd8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 8005fda:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8005fdc:	4618      	mov	r0, r3
 8005fde:	3740      	adds	r7, #64	@ 0x40
 8005fe0:	46bd      	mov	sp, r7
 8005fe2:	bd80      	pop	{r7, pc}
 8005fe4:	58024400 	.word	0x58024400
 8005fe8:	017d7840 	.word	0x017d7840

08005fec <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8005fec:	b580      	push	{r7, lr}
 8005fee:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8005ff0:	f7fe f816 	bl	8004020 <HAL_RCC_GetHCLKFreq>
 8005ff4:	4602      	mov	r2, r0
 8005ff6:	4b06      	ldr	r3, [pc, #24]	@ (8006010 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8005ff8:	6a1b      	ldr	r3, [r3, #32]
 8005ffa:	091b      	lsrs	r3, r3, #4
 8005ffc:	f003 0307 	and.w	r3, r3, #7
 8006000:	4904      	ldr	r1, [pc, #16]	@ (8006014 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8006002:	5ccb      	ldrb	r3, [r1, r3]
 8006004:	f003 031f 	and.w	r3, r3, #31
 8006008:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800600c:	4618      	mov	r0, r3
 800600e:	bd80      	pop	{r7, pc}
 8006010:	58024400 	.word	0x58024400
 8006014:	0800f9d0 	.word	0x0800f9d0

08006018 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8006018:	b480      	push	{r7}
 800601a:	b089      	sub	sp, #36	@ 0x24
 800601c:	af00      	add	r7, sp, #0
 800601e:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006020:	4ba1      	ldr	r3, [pc, #644]	@ (80062a8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006022:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006024:	f003 0303 	and.w	r3, r3, #3
 8006028:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800602a:	4b9f      	ldr	r3, [pc, #636]	@ (80062a8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800602c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800602e:	0b1b      	lsrs	r3, r3, #12
 8006030:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006034:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8006036:	4b9c      	ldr	r3, [pc, #624]	@ (80062a8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006038:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800603a:	091b      	lsrs	r3, r3, #4
 800603c:	f003 0301 	and.w	r3, r3, #1
 8006040:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8006042:	4b99      	ldr	r3, [pc, #612]	@ (80062a8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006044:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006046:	08db      	lsrs	r3, r3, #3
 8006048:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800604c:	693a      	ldr	r2, [r7, #16]
 800604e:	fb02 f303 	mul.w	r3, r2, r3
 8006052:	ee07 3a90 	vmov	s15, r3
 8006056:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800605a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800605e:	697b      	ldr	r3, [r7, #20]
 8006060:	2b00      	cmp	r3, #0
 8006062:	f000 8111 	beq.w	8006288 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8006066:	69bb      	ldr	r3, [r7, #24]
 8006068:	2b02      	cmp	r3, #2
 800606a:	f000 8083 	beq.w	8006174 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800606e:	69bb      	ldr	r3, [r7, #24]
 8006070:	2b02      	cmp	r3, #2
 8006072:	f200 80a1 	bhi.w	80061b8 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8006076:	69bb      	ldr	r3, [r7, #24]
 8006078:	2b00      	cmp	r3, #0
 800607a:	d003      	beq.n	8006084 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800607c:	69bb      	ldr	r3, [r7, #24]
 800607e:	2b01      	cmp	r3, #1
 8006080:	d056      	beq.n	8006130 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8006082:	e099      	b.n	80061b8 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006084:	4b88      	ldr	r3, [pc, #544]	@ (80062a8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	f003 0320 	and.w	r3, r3, #32
 800608c:	2b00      	cmp	r3, #0
 800608e:	d02d      	beq.n	80060ec <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006090:	4b85      	ldr	r3, [pc, #532]	@ (80062a8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	08db      	lsrs	r3, r3, #3
 8006096:	f003 0303 	and.w	r3, r3, #3
 800609a:	4a84      	ldr	r2, [pc, #528]	@ (80062ac <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800609c:	fa22 f303 	lsr.w	r3, r2, r3
 80060a0:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80060a2:	68bb      	ldr	r3, [r7, #8]
 80060a4:	ee07 3a90 	vmov	s15, r3
 80060a8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80060ac:	697b      	ldr	r3, [r7, #20]
 80060ae:	ee07 3a90 	vmov	s15, r3
 80060b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80060b6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80060ba:	4b7b      	ldr	r3, [pc, #492]	@ (80062a8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80060bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80060c2:	ee07 3a90 	vmov	s15, r3
 80060c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80060ca:	ed97 6a03 	vldr	s12, [r7, #12]
 80060ce:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80062b0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80060d2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80060d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80060da:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80060de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80060e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80060e6:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80060ea:	e087      	b.n	80061fc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80060ec:	697b      	ldr	r3, [r7, #20]
 80060ee:	ee07 3a90 	vmov	s15, r3
 80060f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80060f6:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80062b4 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 80060fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80060fe:	4b6a      	ldr	r3, [pc, #424]	@ (80062a8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006100:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006102:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006106:	ee07 3a90 	vmov	s15, r3
 800610a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800610e:	ed97 6a03 	vldr	s12, [r7, #12]
 8006112:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80062b0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006116:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800611a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800611e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006122:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006126:	ee67 7a27 	vmul.f32	s15, s14, s15
 800612a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800612e:	e065      	b.n	80061fc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006130:	697b      	ldr	r3, [r7, #20]
 8006132:	ee07 3a90 	vmov	s15, r3
 8006136:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800613a:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80062b8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800613e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006142:	4b59      	ldr	r3, [pc, #356]	@ (80062a8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006144:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006146:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800614a:	ee07 3a90 	vmov	s15, r3
 800614e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006152:	ed97 6a03 	vldr	s12, [r7, #12]
 8006156:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80062b0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800615a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800615e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006162:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006166:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800616a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800616e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006172:	e043      	b.n	80061fc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006174:	697b      	ldr	r3, [r7, #20]
 8006176:	ee07 3a90 	vmov	s15, r3
 800617a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800617e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80062bc <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8006182:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006186:	4b48      	ldr	r3, [pc, #288]	@ (80062a8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006188:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800618a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800618e:	ee07 3a90 	vmov	s15, r3
 8006192:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006196:	ed97 6a03 	vldr	s12, [r7, #12]
 800619a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80062b0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800619e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80061a2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80061a6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80061aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80061ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80061b2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80061b6:	e021      	b.n	80061fc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80061b8:	697b      	ldr	r3, [r7, #20]
 80061ba:	ee07 3a90 	vmov	s15, r3
 80061be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80061c2:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80062b8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80061c6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80061ca:	4b37      	ldr	r3, [pc, #220]	@ (80062a8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80061cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80061d2:	ee07 3a90 	vmov	s15, r3
 80061d6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80061da:	ed97 6a03 	vldr	s12, [r7, #12]
 80061de:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80062b0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80061e2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80061e6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80061ea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80061ee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80061f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80061f6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80061fa:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 80061fc:	4b2a      	ldr	r3, [pc, #168]	@ (80062a8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80061fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006200:	0a5b      	lsrs	r3, r3, #9
 8006202:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006206:	ee07 3a90 	vmov	s15, r3
 800620a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800620e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006212:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006216:	edd7 6a07 	vldr	s13, [r7, #28]
 800621a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800621e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006222:	ee17 2a90 	vmov	r2, s15
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800622a:	4b1f      	ldr	r3, [pc, #124]	@ (80062a8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800622c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800622e:	0c1b      	lsrs	r3, r3, #16
 8006230:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006234:	ee07 3a90 	vmov	s15, r3
 8006238:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800623c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006240:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006244:	edd7 6a07 	vldr	s13, [r7, #28]
 8006248:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800624c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006250:	ee17 2a90 	vmov	r2, s15
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8006258:	4b13      	ldr	r3, [pc, #76]	@ (80062a8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800625a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800625c:	0e1b      	lsrs	r3, r3, #24
 800625e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006262:	ee07 3a90 	vmov	s15, r3
 8006266:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800626a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800626e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006272:	edd7 6a07 	vldr	s13, [r7, #28]
 8006276:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800627a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800627e:	ee17 2a90 	vmov	r2, s15
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8006286:	e008      	b.n	800629a <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	2200      	movs	r2, #0
 800628c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	2200      	movs	r2, #0
 8006292:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	2200      	movs	r2, #0
 8006298:	609a      	str	r2, [r3, #8]
}
 800629a:	bf00      	nop
 800629c:	3724      	adds	r7, #36	@ 0x24
 800629e:	46bd      	mov	sp, r7
 80062a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a4:	4770      	bx	lr
 80062a6:	bf00      	nop
 80062a8:	58024400 	.word	0x58024400
 80062ac:	03d09000 	.word	0x03d09000
 80062b0:	46000000 	.word	0x46000000
 80062b4:	4c742400 	.word	0x4c742400
 80062b8:	4a742400 	.word	0x4a742400
 80062bc:	4bbebc20 	.word	0x4bbebc20

080062c0 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 80062c0:	b480      	push	{r7}
 80062c2:	b089      	sub	sp, #36	@ 0x24
 80062c4:	af00      	add	r7, sp, #0
 80062c6:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80062c8:	4ba1      	ldr	r3, [pc, #644]	@ (8006550 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80062ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062cc:	f003 0303 	and.w	r3, r3, #3
 80062d0:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 80062d2:	4b9f      	ldr	r3, [pc, #636]	@ (8006550 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80062d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062d6:	0d1b      	lsrs	r3, r3, #20
 80062d8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80062dc:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80062de:	4b9c      	ldr	r3, [pc, #624]	@ (8006550 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80062e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062e2:	0a1b      	lsrs	r3, r3, #8
 80062e4:	f003 0301 	and.w	r3, r3, #1
 80062e8:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 80062ea:	4b99      	ldr	r3, [pc, #612]	@ (8006550 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80062ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80062ee:	08db      	lsrs	r3, r3, #3
 80062f0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80062f4:	693a      	ldr	r2, [r7, #16]
 80062f6:	fb02 f303 	mul.w	r3, r2, r3
 80062fa:	ee07 3a90 	vmov	s15, r3
 80062fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006302:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8006306:	697b      	ldr	r3, [r7, #20]
 8006308:	2b00      	cmp	r3, #0
 800630a:	f000 8111 	beq.w	8006530 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800630e:	69bb      	ldr	r3, [r7, #24]
 8006310:	2b02      	cmp	r3, #2
 8006312:	f000 8083 	beq.w	800641c <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8006316:	69bb      	ldr	r3, [r7, #24]
 8006318:	2b02      	cmp	r3, #2
 800631a:	f200 80a1 	bhi.w	8006460 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800631e:	69bb      	ldr	r3, [r7, #24]
 8006320:	2b00      	cmp	r3, #0
 8006322:	d003      	beq.n	800632c <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8006324:	69bb      	ldr	r3, [r7, #24]
 8006326:	2b01      	cmp	r3, #1
 8006328:	d056      	beq.n	80063d8 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800632a:	e099      	b.n	8006460 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800632c:	4b88      	ldr	r3, [pc, #544]	@ (8006550 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	f003 0320 	and.w	r3, r3, #32
 8006334:	2b00      	cmp	r3, #0
 8006336:	d02d      	beq.n	8006394 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006338:	4b85      	ldr	r3, [pc, #532]	@ (8006550 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	08db      	lsrs	r3, r3, #3
 800633e:	f003 0303 	and.w	r3, r3, #3
 8006342:	4a84      	ldr	r2, [pc, #528]	@ (8006554 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8006344:	fa22 f303 	lsr.w	r3, r2, r3
 8006348:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800634a:	68bb      	ldr	r3, [r7, #8]
 800634c:	ee07 3a90 	vmov	s15, r3
 8006350:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006354:	697b      	ldr	r3, [r7, #20]
 8006356:	ee07 3a90 	vmov	s15, r3
 800635a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800635e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006362:	4b7b      	ldr	r3, [pc, #492]	@ (8006550 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006364:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006366:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800636a:	ee07 3a90 	vmov	s15, r3
 800636e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006372:	ed97 6a03 	vldr	s12, [r7, #12]
 8006376:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8006558 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800637a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800637e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006382:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006386:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800638a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800638e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8006392:	e087      	b.n	80064a4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006394:	697b      	ldr	r3, [r7, #20]
 8006396:	ee07 3a90 	vmov	s15, r3
 800639a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800639e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800655c <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 80063a2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80063a6:	4b6a      	ldr	r3, [pc, #424]	@ (8006550 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80063a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80063ae:	ee07 3a90 	vmov	s15, r3
 80063b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80063b6:	ed97 6a03 	vldr	s12, [r7, #12]
 80063ba:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8006558 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80063be:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80063c2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80063c6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80063ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80063ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80063d2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80063d6:	e065      	b.n	80064a4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80063d8:	697b      	ldr	r3, [r7, #20]
 80063da:	ee07 3a90 	vmov	s15, r3
 80063de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80063e2:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8006560 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80063e6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80063ea:	4b59      	ldr	r3, [pc, #356]	@ (8006550 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80063ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80063f2:	ee07 3a90 	vmov	s15, r3
 80063f6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80063fa:	ed97 6a03 	vldr	s12, [r7, #12]
 80063fe:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8006558 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006402:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006406:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800640a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800640e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006412:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006416:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800641a:	e043      	b.n	80064a4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800641c:	697b      	ldr	r3, [r7, #20]
 800641e:	ee07 3a90 	vmov	s15, r3
 8006422:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006426:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8006564 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800642a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800642e:	4b48      	ldr	r3, [pc, #288]	@ (8006550 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006430:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006432:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006436:	ee07 3a90 	vmov	s15, r3
 800643a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800643e:	ed97 6a03 	vldr	s12, [r7, #12]
 8006442:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8006558 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006446:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800644a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800644e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006452:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006456:	ee67 7a27 	vmul.f32	s15, s14, s15
 800645a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800645e:	e021      	b.n	80064a4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006460:	697b      	ldr	r3, [r7, #20]
 8006462:	ee07 3a90 	vmov	s15, r3
 8006466:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800646a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8006560 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800646e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006472:	4b37      	ldr	r3, [pc, #220]	@ (8006550 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006474:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006476:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800647a:	ee07 3a90 	vmov	s15, r3
 800647e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006482:	ed97 6a03 	vldr	s12, [r7, #12]
 8006486:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8006558 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800648a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800648e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006492:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006496:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800649a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800649e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80064a2:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 80064a4:	4b2a      	ldr	r3, [pc, #168]	@ (8006550 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80064a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064a8:	0a5b      	lsrs	r3, r3, #9
 80064aa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80064ae:	ee07 3a90 	vmov	s15, r3
 80064b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80064b6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80064ba:	ee37 7a87 	vadd.f32	s14, s15, s14
 80064be:	edd7 6a07 	vldr	s13, [r7, #28]
 80064c2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80064c6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80064ca:	ee17 2a90 	vmov	r2, s15
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 80064d2:	4b1f      	ldr	r3, [pc, #124]	@ (8006550 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80064d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064d6:	0c1b      	lsrs	r3, r3, #16
 80064d8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80064dc:	ee07 3a90 	vmov	s15, r3
 80064e0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80064e4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80064e8:	ee37 7a87 	vadd.f32	s14, s15, s14
 80064ec:	edd7 6a07 	vldr	s13, [r7, #28]
 80064f0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80064f4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80064f8:	ee17 2a90 	vmov	r2, s15
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8006500:	4b13      	ldr	r3, [pc, #76]	@ (8006550 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006502:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006504:	0e1b      	lsrs	r3, r3, #24
 8006506:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800650a:	ee07 3a90 	vmov	s15, r3
 800650e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006512:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006516:	ee37 7a87 	vadd.f32	s14, s15, s14
 800651a:	edd7 6a07 	vldr	s13, [r7, #28]
 800651e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006522:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006526:	ee17 2a90 	vmov	r2, s15
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800652e:	e008      	b.n	8006542 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	2200      	movs	r2, #0
 8006534:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	2200      	movs	r2, #0
 800653a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	2200      	movs	r2, #0
 8006540:	609a      	str	r2, [r3, #8]
}
 8006542:	bf00      	nop
 8006544:	3724      	adds	r7, #36	@ 0x24
 8006546:	46bd      	mov	sp, r7
 8006548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800654c:	4770      	bx	lr
 800654e:	bf00      	nop
 8006550:	58024400 	.word	0x58024400
 8006554:	03d09000 	.word	0x03d09000
 8006558:	46000000 	.word	0x46000000
 800655c:	4c742400 	.word	0x4c742400
 8006560:	4a742400 	.word	0x4a742400
 8006564:	4bbebc20 	.word	0x4bbebc20

08006568 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8006568:	b480      	push	{r7}
 800656a:	b089      	sub	sp, #36	@ 0x24
 800656c:	af00      	add	r7, sp, #0
 800656e:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006570:	4ba0      	ldr	r3, [pc, #640]	@ (80067f4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006572:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006574:	f003 0303 	and.w	r3, r3, #3
 8006578:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800657a:	4b9e      	ldr	r3, [pc, #632]	@ (80067f4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800657c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800657e:	091b      	lsrs	r3, r3, #4
 8006580:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006584:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8006586:	4b9b      	ldr	r3, [pc, #620]	@ (80067f4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006588:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800658a:	f003 0301 	and.w	r3, r3, #1
 800658e:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8006590:	4b98      	ldr	r3, [pc, #608]	@ (80067f4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006592:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006594:	08db      	lsrs	r3, r3, #3
 8006596:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800659a:	693a      	ldr	r2, [r7, #16]
 800659c:	fb02 f303 	mul.w	r3, r2, r3
 80065a0:	ee07 3a90 	vmov	s15, r3
 80065a4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80065a8:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 80065ac:	697b      	ldr	r3, [r7, #20]
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	f000 8111 	beq.w	80067d6 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 80065b4:	69bb      	ldr	r3, [r7, #24]
 80065b6:	2b02      	cmp	r3, #2
 80065b8:	f000 8083 	beq.w	80066c2 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 80065bc:	69bb      	ldr	r3, [r7, #24]
 80065be:	2b02      	cmp	r3, #2
 80065c0:	f200 80a1 	bhi.w	8006706 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 80065c4:	69bb      	ldr	r3, [r7, #24]
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d003      	beq.n	80065d2 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 80065ca:	69bb      	ldr	r3, [r7, #24]
 80065cc:	2b01      	cmp	r3, #1
 80065ce:	d056      	beq.n	800667e <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 80065d0:	e099      	b.n	8006706 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80065d2:	4b88      	ldr	r3, [pc, #544]	@ (80067f4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	f003 0320 	and.w	r3, r3, #32
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d02d      	beq.n	800663a <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80065de:	4b85      	ldr	r3, [pc, #532]	@ (80067f4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	08db      	lsrs	r3, r3, #3
 80065e4:	f003 0303 	and.w	r3, r3, #3
 80065e8:	4a83      	ldr	r2, [pc, #524]	@ (80067f8 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 80065ea:	fa22 f303 	lsr.w	r3, r2, r3
 80065ee:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80065f0:	68bb      	ldr	r3, [r7, #8]
 80065f2:	ee07 3a90 	vmov	s15, r3
 80065f6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80065fa:	697b      	ldr	r3, [r7, #20]
 80065fc:	ee07 3a90 	vmov	s15, r3
 8006600:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006604:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006608:	4b7a      	ldr	r3, [pc, #488]	@ (80067f4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800660a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800660c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006610:	ee07 3a90 	vmov	s15, r3
 8006614:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006618:	ed97 6a03 	vldr	s12, [r7, #12]
 800661c:	eddf 5a77 	vldr	s11, [pc, #476]	@ 80067fc <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8006620:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006624:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006628:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800662c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006630:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006634:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8006638:	e087      	b.n	800674a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800663a:	697b      	ldr	r3, [r7, #20]
 800663c:	ee07 3a90 	vmov	s15, r3
 8006640:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006644:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 8006800 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8006648:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800664c:	4b69      	ldr	r3, [pc, #420]	@ (80067f4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800664e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006650:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006654:	ee07 3a90 	vmov	s15, r3
 8006658:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800665c:	ed97 6a03 	vldr	s12, [r7, #12]
 8006660:	eddf 5a66 	vldr	s11, [pc, #408]	@ 80067fc <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8006664:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006668:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800666c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006670:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006674:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006678:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800667c:	e065      	b.n	800674a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800667e:	697b      	ldr	r3, [r7, #20]
 8006680:	ee07 3a90 	vmov	s15, r3
 8006684:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006688:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 8006804 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800668c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006690:	4b58      	ldr	r3, [pc, #352]	@ (80067f4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006692:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006694:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006698:	ee07 3a90 	vmov	s15, r3
 800669c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80066a0:	ed97 6a03 	vldr	s12, [r7, #12]
 80066a4:	eddf 5a55 	vldr	s11, [pc, #340]	@ 80067fc <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80066a8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80066ac:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80066b0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80066b4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80066b8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80066bc:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80066c0:	e043      	b.n	800674a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80066c2:	697b      	ldr	r3, [r7, #20]
 80066c4:	ee07 3a90 	vmov	s15, r3
 80066c8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80066cc:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 8006808 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 80066d0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80066d4:	4b47      	ldr	r3, [pc, #284]	@ (80067f4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80066d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80066d8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80066dc:	ee07 3a90 	vmov	s15, r3
 80066e0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80066e4:	ed97 6a03 	vldr	s12, [r7, #12]
 80066e8:	eddf 5a44 	vldr	s11, [pc, #272]	@ 80067fc <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80066ec:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80066f0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80066f4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80066f8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80066fc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006700:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006704:	e021      	b.n	800674a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006706:	697b      	ldr	r3, [r7, #20]
 8006708:	ee07 3a90 	vmov	s15, r3
 800670c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006710:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8006800 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8006714:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006718:	4b36      	ldr	r3, [pc, #216]	@ (80067f4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800671a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800671c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006720:	ee07 3a90 	vmov	s15, r3
 8006724:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006728:	ed97 6a03 	vldr	s12, [r7, #12]
 800672c:	eddf 5a33 	vldr	s11, [pc, #204]	@ 80067fc <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8006730:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006734:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006738:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800673c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006740:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006744:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006748:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800674a:	4b2a      	ldr	r3, [pc, #168]	@ (80067f4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800674c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800674e:	0a5b      	lsrs	r3, r3, #9
 8006750:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006754:	ee07 3a90 	vmov	s15, r3
 8006758:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800675c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006760:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006764:	edd7 6a07 	vldr	s13, [r7, #28]
 8006768:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800676c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006770:	ee17 2a90 	vmov	r2, s15
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 8006778:	4b1e      	ldr	r3, [pc, #120]	@ (80067f4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800677a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800677c:	0c1b      	lsrs	r3, r3, #16
 800677e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006782:	ee07 3a90 	vmov	s15, r3
 8006786:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800678a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800678e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006792:	edd7 6a07 	vldr	s13, [r7, #28]
 8006796:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800679a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800679e:	ee17 2a90 	vmov	r2, s15
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 80067a6:	4b13      	ldr	r3, [pc, #76]	@ (80067f4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80067a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80067aa:	0e1b      	lsrs	r3, r3, #24
 80067ac:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80067b0:	ee07 3a90 	vmov	s15, r3
 80067b4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80067b8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80067bc:	ee37 7a87 	vadd.f32	s14, s15, s14
 80067c0:	edd7 6a07 	vldr	s13, [r7, #28]
 80067c4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80067c8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80067cc:	ee17 2a90 	vmov	r2, s15
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 80067d4:	e008      	b.n	80067e8 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	2200      	movs	r2, #0
 80067da:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	2200      	movs	r2, #0
 80067e0:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	2200      	movs	r2, #0
 80067e6:	609a      	str	r2, [r3, #8]
}
 80067e8:	bf00      	nop
 80067ea:	3724      	adds	r7, #36	@ 0x24
 80067ec:	46bd      	mov	sp, r7
 80067ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067f2:	4770      	bx	lr
 80067f4:	58024400 	.word	0x58024400
 80067f8:	03d09000 	.word	0x03d09000
 80067fc:	46000000 	.word	0x46000000
 8006800:	4c742400 	.word	0x4c742400
 8006804:	4a742400 	.word	0x4a742400
 8006808:	4bbebc20 	.word	0x4bbebc20

0800680c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800680c:	b580      	push	{r7, lr}
 800680e:	b084      	sub	sp, #16
 8006810:	af00      	add	r7, sp, #0
 8006812:	6078      	str	r0, [r7, #4]
 8006814:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006816:	2300      	movs	r3, #0
 8006818:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800681a:	4b53      	ldr	r3, [pc, #332]	@ (8006968 <RCCEx_PLL2_Config+0x15c>)
 800681c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800681e:	f003 0303 	and.w	r3, r3, #3
 8006822:	2b03      	cmp	r3, #3
 8006824:	d101      	bne.n	800682a <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8006826:	2301      	movs	r3, #1
 8006828:	e099      	b.n	800695e <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800682a:	4b4f      	ldr	r3, [pc, #316]	@ (8006968 <RCCEx_PLL2_Config+0x15c>)
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	4a4e      	ldr	r2, [pc, #312]	@ (8006968 <RCCEx_PLL2_Config+0x15c>)
 8006830:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006834:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006836:	f7fa f9cf 	bl	8000bd8 <HAL_GetTick>
 800683a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800683c:	e008      	b.n	8006850 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800683e:	f7fa f9cb 	bl	8000bd8 <HAL_GetTick>
 8006842:	4602      	mov	r2, r0
 8006844:	68bb      	ldr	r3, [r7, #8]
 8006846:	1ad3      	subs	r3, r2, r3
 8006848:	2b02      	cmp	r3, #2
 800684a:	d901      	bls.n	8006850 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800684c:	2303      	movs	r3, #3
 800684e:	e086      	b.n	800695e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006850:	4b45      	ldr	r3, [pc, #276]	@ (8006968 <RCCEx_PLL2_Config+0x15c>)
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006858:	2b00      	cmp	r3, #0
 800685a:	d1f0      	bne.n	800683e <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800685c:	4b42      	ldr	r3, [pc, #264]	@ (8006968 <RCCEx_PLL2_Config+0x15c>)
 800685e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006860:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	031b      	lsls	r3, r3, #12
 800686a:	493f      	ldr	r1, [pc, #252]	@ (8006968 <RCCEx_PLL2_Config+0x15c>)
 800686c:	4313      	orrs	r3, r2
 800686e:	628b      	str	r3, [r1, #40]	@ 0x28
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	685b      	ldr	r3, [r3, #4]
 8006874:	3b01      	subs	r3, #1
 8006876:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	689b      	ldr	r3, [r3, #8]
 800687e:	3b01      	subs	r3, #1
 8006880:	025b      	lsls	r3, r3, #9
 8006882:	b29b      	uxth	r3, r3
 8006884:	431a      	orrs	r2, r3
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	68db      	ldr	r3, [r3, #12]
 800688a:	3b01      	subs	r3, #1
 800688c:	041b      	lsls	r3, r3, #16
 800688e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8006892:	431a      	orrs	r2, r3
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	691b      	ldr	r3, [r3, #16]
 8006898:	3b01      	subs	r3, #1
 800689a:	061b      	lsls	r3, r3, #24
 800689c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80068a0:	4931      	ldr	r1, [pc, #196]	@ (8006968 <RCCEx_PLL2_Config+0x15c>)
 80068a2:	4313      	orrs	r3, r2
 80068a4:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80068a6:	4b30      	ldr	r3, [pc, #192]	@ (8006968 <RCCEx_PLL2_Config+0x15c>)
 80068a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068aa:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	695b      	ldr	r3, [r3, #20]
 80068b2:	492d      	ldr	r1, [pc, #180]	@ (8006968 <RCCEx_PLL2_Config+0x15c>)
 80068b4:	4313      	orrs	r3, r2
 80068b6:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80068b8:	4b2b      	ldr	r3, [pc, #172]	@ (8006968 <RCCEx_PLL2_Config+0x15c>)
 80068ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068bc:	f023 0220 	bic.w	r2, r3, #32
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	699b      	ldr	r3, [r3, #24]
 80068c4:	4928      	ldr	r1, [pc, #160]	@ (8006968 <RCCEx_PLL2_Config+0x15c>)
 80068c6:	4313      	orrs	r3, r2
 80068c8:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 80068ca:	4b27      	ldr	r3, [pc, #156]	@ (8006968 <RCCEx_PLL2_Config+0x15c>)
 80068cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068ce:	4a26      	ldr	r2, [pc, #152]	@ (8006968 <RCCEx_PLL2_Config+0x15c>)
 80068d0:	f023 0310 	bic.w	r3, r3, #16
 80068d4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80068d6:	4b24      	ldr	r3, [pc, #144]	@ (8006968 <RCCEx_PLL2_Config+0x15c>)
 80068d8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80068da:	4b24      	ldr	r3, [pc, #144]	@ (800696c <RCCEx_PLL2_Config+0x160>)
 80068dc:	4013      	ands	r3, r2
 80068de:	687a      	ldr	r2, [r7, #4]
 80068e0:	69d2      	ldr	r2, [r2, #28]
 80068e2:	00d2      	lsls	r2, r2, #3
 80068e4:	4920      	ldr	r1, [pc, #128]	@ (8006968 <RCCEx_PLL2_Config+0x15c>)
 80068e6:	4313      	orrs	r3, r2
 80068e8:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80068ea:	4b1f      	ldr	r3, [pc, #124]	@ (8006968 <RCCEx_PLL2_Config+0x15c>)
 80068ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068ee:	4a1e      	ldr	r2, [pc, #120]	@ (8006968 <RCCEx_PLL2_Config+0x15c>)
 80068f0:	f043 0310 	orr.w	r3, r3, #16
 80068f4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80068f6:	683b      	ldr	r3, [r7, #0]
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d106      	bne.n	800690a <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80068fc:	4b1a      	ldr	r3, [pc, #104]	@ (8006968 <RCCEx_PLL2_Config+0x15c>)
 80068fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006900:	4a19      	ldr	r2, [pc, #100]	@ (8006968 <RCCEx_PLL2_Config+0x15c>)
 8006902:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006906:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006908:	e00f      	b.n	800692a <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800690a:	683b      	ldr	r3, [r7, #0]
 800690c:	2b01      	cmp	r3, #1
 800690e:	d106      	bne.n	800691e <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8006910:	4b15      	ldr	r3, [pc, #84]	@ (8006968 <RCCEx_PLL2_Config+0x15c>)
 8006912:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006914:	4a14      	ldr	r2, [pc, #80]	@ (8006968 <RCCEx_PLL2_Config+0x15c>)
 8006916:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800691a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800691c:	e005      	b.n	800692a <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800691e:	4b12      	ldr	r3, [pc, #72]	@ (8006968 <RCCEx_PLL2_Config+0x15c>)
 8006920:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006922:	4a11      	ldr	r2, [pc, #68]	@ (8006968 <RCCEx_PLL2_Config+0x15c>)
 8006924:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8006928:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800692a:	4b0f      	ldr	r3, [pc, #60]	@ (8006968 <RCCEx_PLL2_Config+0x15c>)
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	4a0e      	ldr	r2, [pc, #56]	@ (8006968 <RCCEx_PLL2_Config+0x15c>)
 8006930:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006934:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006936:	f7fa f94f 	bl	8000bd8 <HAL_GetTick>
 800693a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800693c:	e008      	b.n	8006950 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800693e:	f7fa f94b 	bl	8000bd8 <HAL_GetTick>
 8006942:	4602      	mov	r2, r0
 8006944:	68bb      	ldr	r3, [r7, #8]
 8006946:	1ad3      	subs	r3, r2, r3
 8006948:	2b02      	cmp	r3, #2
 800694a:	d901      	bls.n	8006950 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800694c:	2303      	movs	r3, #3
 800694e:	e006      	b.n	800695e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006950:	4b05      	ldr	r3, [pc, #20]	@ (8006968 <RCCEx_PLL2_Config+0x15c>)
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006958:	2b00      	cmp	r3, #0
 800695a:	d0f0      	beq.n	800693e <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800695c:	7bfb      	ldrb	r3, [r7, #15]
}
 800695e:	4618      	mov	r0, r3
 8006960:	3710      	adds	r7, #16
 8006962:	46bd      	mov	sp, r7
 8006964:	bd80      	pop	{r7, pc}
 8006966:	bf00      	nop
 8006968:	58024400 	.word	0x58024400
 800696c:	ffff0007 	.word	0xffff0007

08006970 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8006970:	b580      	push	{r7, lr}
 8006972:	b084      	sub	sp, #16
 8006974:	af00      	add	r7, sp, #0
 8006976:	6078      	str	r0, [r7, #4]
 8006978:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800697a:	2300      	movs	r3, #0
 800697c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800697e:	4b53      	ldr	r3, [pc, #332]	@ (8006acc <RCCEx_PLL3_Config+0x15c>)
 8006980:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006982:	f003 0303 	and.w	r3, r3, #3
 8006986:	2b03      	cmp	r3, #3
 8006988:	d101      	bne.n	800698e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800698a:	2301      	movs	r3, #1
 800698c:	e099      	b.n	8006ac2 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800698e:	4b4f      	ldr	r3, [pc, #316]	@ (8006acc <RCCEx_PLL3_Config+0x15c>)
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	4a4e      	ldr	r2, [pc, #312]	@ (8006acc <RCCEx_PLL3_Config+0x15c>)
 8006994:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006998:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800699a:	f7fa f91d 	bl	8000bd8 <HAL_GetTick>
 800699e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80069a0:	e008      	b.n	80069b4 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80069a2:	f7fa f919 	bl	8000bd8 <HAL_GetTick>
 80069a6:	4602      	mov	r2, r0
 80069a8:	68bb      	ldr	r3, [r7, #8]
 80069aa:	1ad3      	subs	r3, r2, r3
 80069ac:	2b02      	cmp	r3, #2
 80069ae:	d901      	bls.n	80069b4 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80069b0:	2303      	movs	r3, #3
 80069b2:	e086      	b.n	8006ac2 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80069b4:	4b45      	ldr	r3, [pc, #276]	@ (8006acc <RCCEx_PLL3_Config+0x15c>)
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d1f0      	bne.n	80069a2 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80069c0:	4b42      	ldr	r3, [pc, #264]	@ (8006acc <RCCEx_PLL3_Config+0x15c>)
 80069c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069c4:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	051b      	lsls	r3, r3, #20
 80069ce:	493f      	ldr	r1, [pc, #252]	@ (8006acc <RCCEx_PLL3_Config+0x15c>)
 80069d0:	4313      	orrs	r3, r2
 80069d2:	628b      	str	r3, [r1, #40]	@ 0x28
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	685b      	ldr	r3, [r3, #4]
 80069d8:	3b01      	subs	r3, #1
 80069da:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	689b      	ldr	r3, [r3, #8]
 80069e2:	3b01      	subs	r3, #1
 80069e4:	025b      	lsls	r3, r3, #9
 80069e6:	b29b      	uxth	r3, r3
 80069e8:	431a      	orrs	r2, r3
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	68db      	ldr	r3, [r3, #12]
 80069ee:	3b01      	subs	r3, #1
 80069f0:	041b      	lsls	r3, r3, #16
 80069f2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80069f6:	431a      	orrs	r2, r3
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	691b      	ldr	r3, [r3, #16]
 80069fc:	3b01      	subs	r3, #1
 80069fe:	061b      	lsls	r3, r3, #24
 8006a00:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8006a04:	4931      	ldr	r1, [pc, #196]	@ (8006acc <RCCEx_PLL3_Config+0x15c>)
 8006a06:	4313      	orrs	r3, r2
 8006a08:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8006a0a:	4b30      	ldr	r3, [pc, #192]	@ (8006acc <RCCEx_PLL3_Config+0x15c>)
 8006a0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a0e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	695b      	ldr	r3, [r3, #20]
 8006a16:	492d      	ldr	r1, [pc, #180]	@ (8006acc <RCCEx_PLL3_Config+0x15c>)
 8006a18:	4313      	orrs	r3, r2
 8006a1a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8006a1c:	4b2b      	ldr	r3, [pc, #172]	@ (8006acc <RCCEx_PLL3_Config+0x15c>)
 8006a1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a20:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	699b      	ldr	r3, [r3, #24]
 8006a28:	4928      	ldr	r1, [pc, #160]	@ (8006acc <RCCEx_PLL3_Config+0x15c>)
 8006a2a:	4313      	orrs	r3, r2
 8006a2c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8006a2e:	4b27      	ldr	r3, [pc, #156]	@ (8006acc <RCCEx_PLL3_Config+0x15c>)
 8006a30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a32:	4a26      	ldr	r2, [pc, #152]	@ (8006acc <RCCEx_PLL3_Config+0x15c>)
 8006a34:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006a38:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8006a3a:	4b24      	ldr	r3, [pc, #144]	@ (8006acc <RCCEx_PLL3_Config+0x15c>)
 8006a3c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006a3e:	4b24      	ldr	r3, [pc, #144]	@ (8006ad0 <RCCEx_PLL3_Config+0x160>)
 8006a40:	4013      	ands	r3, r2
 8006a42:	687a      	ldr	r2, [r7, #4]
 8006a44:	69d2      	ldr	r2, [r2, #28]
 8006a46:	00d2      	lsls	r2, r2, #3
 8006a48:	4920      	ldr	r1, [pc, #128]	@ (8006acc <RCCEx_PLL3_Config+0x15c>)
 8006a4a:	4313      	orrs	r3, r2
 8006a4c:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8006a4e:	4b1f      	ldr	r3, [pc, #124]	@ (8006acc <RCCEx_PLL3_Config+0x15c>)
 8006a50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a52:	4a1e      	ldr	r2, [pc, #120]	@ (8006acc <RCCEx_PLL3_Config+0x15c>)
 8006a54:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006a58:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8006a5a:	683b      	ldr	r3, [r7, #0]
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d106      	bne.n	8006a6e <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8006a60:	4b1a      	ldr	r3, [pc, #104]	@ (8006acc <RCCEx_PLL3_Config+0x15c>)
 8006a62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a64:	4a19      	ldr	r2, [pc, #100]	@ (8006acc <RCCEx_PLL3_Config+0x15c>)
 8006a66:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8006a6a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006a6c:	e00f      	b.n	8006a8e <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8006a6e:	683b      	ldr	r3, [r7, #0]
 8006a70:	2b01      	cmp	r3, #1
 8006a72:	d106      	bne.n	8006a82 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8006a74:	4b15      	ldr	r3, [pc, #84]	@ (8006acc <RCCEx_PLL3_Config+0x15c>)
 8006a76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a78:	4a14      	ldr	r2, [pc, #80]	@ (8006acc <RCCEx_PLL3_Config+0x15c>)
 8006a7a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006a7e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006a80:	e005      	b.n	8006a8e <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8006a82:	4b12      	ldr	r3, [pc, #72]	@ (8006acc <RCCEx_PLL3_Config+0x15c>)
 8006a84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a86:	4a11      	ldr	r2, [pc, #68]	@ (8006acc <RCCEx_PLL3_Config+0x15c>)
 8006a88:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006a8c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8006a8e:	4b0f      	ldr	r3, [pc, #60]	@ (8006acc <RCCEx_PLL3_Config+0x15c>)
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	4a0e      	ldr	r2, [pc, #56]	@ (8006acc <RCCEx_PLL3_Config+0x15c>)
 8006a94:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006a98:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006a9a:	f7fa f89d 	bl	8000bd8 <HAL_GetTick>
 8006a9e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8006aa0:	e008      	b.n	8006ab4 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8006aa2:	f7fa f899 	bl	8000bd8 <HAL_GetTick>
 8006aa6:	4602      	mov	r2, r0
 8006aa8:	68bb      	ldr	r3, [r7, #8]
 8006aaa:	1ad3      	subs	r3, r2, r3
 8006aac:	2b02      	cmp	r3, #2
 8006aae:	d901      	bls.n	8006ab4 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8006ab0:	2303      	movs	r3, #3
 8006ab2:	e006      	b.n	8006ac2 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8006ab4:	4b05      	ldr	r3, [pc, #20]	@ (8006acc <RCCEx_PLL3_Config+0x15c>)
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d0f0      	beq.n	8006aa2 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8006ac0:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ac2:	4618      	mov	r0, r3
 8006ac4:	3710      	adds	r7, #16
 8006ac6:	46bd      	mov	sp, r7
 8006ac8:	bd80      	pop	{r7, pc}
 8006aca:	bf00      	nop
 8006acc:	58024400 	.word	0x58024400
 8006ad0:	ffff0007 	.word	0xffff0007

08006ad4 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8006ad4:	b580      	push	{r7, lr}
 8006ad6:	b084      	sub	sp, #16
 8006ad8:	af00      	add	r7, sp, #0
 8006ada:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8006adc:	2301      	movs	r3, #1
 8006ade:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler */
  if(hrtc != NULL)
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d071      	beq.n	8006bca <HAL_RTC_Init+0xf6>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /*  (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if(hrtc->State == HAL_RTC_STATE_RESET)
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8006aec:	b2db      	uxtb	r3, r3
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d106      	bne.n	8006b00 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	2200      	movs	r2, #0
 8006af6:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8006afa:	6878      	ldr	r0, [r7, #4]
 8006afc:	f004 fc9e 	bl	800b43c <HAL_RTC_MspInit>
    }
#endif /*  (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	2202      	movs	r2, #2
 8006b04:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	68db      	ldr	r3, [r3, #12]
 8006b0e:	f003 0310 	and.w	r3, r3, #16
 8006b12:	2b10      	cmp	r3, #16
 8006b14:	d050      	beq.n	8006bb8 <HAL_RTC_Init+0xe4>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	22ca      	movs	r2, #202	@ 0xca
 8006b1c:	625a      	str	r2, [r3, #36]	@ 0x24
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	2253      	movs	r2, #83	@ 0x53
 8006b24:	625a      	str	r2, [r3, #36]	@ 0x24

     /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 8006b26:	6878      	ldr	r0, [r7, #4]
 8006b28:	f000 f9a0 	bl	8006e6c <RTC_EnterInitMode>
 8006b2c:	4603      	mov	r3, r0
 8006b2e:	73fb      	strb	r3, [r7, #15]
      if (status == HAL_OK)
 8006b30:	7bfb      	ldrb	r3, [r7, #15]
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d124      	bne.n	8006b80 <HAL_RTC_Init+0xac>
#if defined(TAMP)
        /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	6899      	ldr	r1, [r3, #8]
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	681a      	ldr	r2, [r3, #0]
 8006b40:	4b24      	ldr	r3, [pc, #144]	@ (8006bd4 <HAL_RTC_Init+0x100>)
 8006b42:	400b      	ands	r3, r1
 8006b44:	6093      	str	r3, [r2, #8]
#endif /* TAMP */

        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	6899      	ldr	r1, [r3, #8]
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	685a      	ldr	r2, [r3, #4]
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	691b      	ldr	r3, [r3, #16]
 8006b54:	431a      	orrs	r2, r3
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	699b      	ldr	r3, [r3, #24]
 8006b5a:	431a      	orrs	r2, r3
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	430a      	orrs	r2, r1
 8006b62:	609a      	str	r2, [r3, #8]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos) | (hrtc->Init.SynchPrediv << RTC_PRER_PREDIV_S_Pos);
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	689b      	ldr	r3, [r3, #8]
 8006b68:	0419      	lsls	r1, r3, #16
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	68da      	ldr	r2, [r3, #12]
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	430a      	orrs	r2, r1
 8006b74:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 8006b76:	6878      	ldr	r0, [r7, #4]
 8006b78:	f000 f9ac 	bl	8006ed4 <RTC_ExitInitMode>
 8006b7c:	4603      	mov	r3, r0
 8006b7e:	73fb      	strb	r3, [r7, #15]
      }
      if(status == HAL_OK)
 8006b80:	7bfb      	ldrb	r3, [r7, #15]
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d113      	bne.n	8006bae <HAL_RTC_Init+0xda>
      {
#if defined(TAMP)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	f022 0203 	bic.w	r2, r2, #3
 8006b94:	64da      	str	r2, [r3, #76]	@ 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	69da      	ldr	r2, [r3, #28]
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	695b      	ldr	r3, [r3, #20]
 8006ba4:	431a      	orrs	r2, r3
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	430a      	orrs	r2, r1
 8006bac:	64da      	str	r2, [r3, #76]	@ 0x4c
#endif /* TAMP */
      }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	22ff      	movs	r2, #255	@ 0xff
 8006bb4:	625a      	str	r2, [r3, #36]	@ 0x24
 8006bb6:	e001      	b.n	8006bbc <HAL_RTC_Init+0xe8>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 8006bb8:	2300      	movs	r3, #0
 8006bba:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8006bbc:	7bfb      	ldrb	r3, [r7, #15]
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	d103      	bne.n	8006bca <HAL_RTC_Init+0xf6>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_READY;
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	2201      	movs	r2, #1
 8006bc6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
  }

  /* return status */
  return status;
 8006bca:	7bfb      	ldrb	r3, [r7, #15]
}
 8006bcc:	4618      	mov	r0, r3
 8006bce:	3710      	adds	r7, #16
 8006bd0:	46bd      	mov	sp, r7
 8006bd2:	bd80      	pop	{r7, pc}
 8006bd4:	ff8fffbf 	.word	0xff8fffbf

08006bd8 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8006bd8:	b590      	push	{r4, r7, lr}
 8006bda:	b087      	sub	sp, #28
 8006bdc:	af00      	add	r7, sp, #0
 8006bde:	60f8      	str	r0, [r7, #12]
 8006be0:	60b9      	str	r1, [r7, #8]
 8006be2:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006bea:	2b01      	cmp	r3, #1
 8006bec:	d101      	bne.n	8006bf2 <HAL_RTC_SetTime+0x1a>
 8006bee:	2302      	movs	r3, #2
 8006bf0:	e089      	b.n	8006d06 <HAL_RTC_SetTime+0x12e>
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	2201      	movs	r2, #1
 8006bf6:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	2202      	movs	r2, #2
 8006bfe:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	22ca      	movs	r2, #202	@ 0xca
 8006c08:	625a      	str	r2, [r3, #36]	@ 0x24
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	2253      	movs	r2, #83	@ 0x53
 8006c10:	625a      	str	r2, [r3, #36]	@ 0x24
 /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8006c12:	68f8      	ldr	r0, [r7, #12]
 8006c14:	f000 f92a 	bl	8006e6c <RTC_EnterInitMode>
 8006c18:	4603      	mov	r3, r0
 8006c1a:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8006c1c:	7cfb      	ldrb	r3, [r7, #19]
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d161      	bne.n	8006ce6 <HAL_RTC_SetTime+0x10e>
  {
    if(Format == RTC_FORMAT_BIN)
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d126      	bne.n	8006c76 <HAL_RTC_SetTime+0x9e>
    {
      if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	689b      	ldr	r3, [r3, #8]
 8006c2e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d102      	bne.n	8006c3c <HAL_RTC_SetTime+0x64>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8006c36:	68bb      	ldr	r3, [r7, #8]
 8006c38:	2200      	movs	r2, #0
 8006c3a:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8006c3c:	68bb      	ldr	r3, [r7, #8]
 8006c3e:	781b      	ldrb	r3, [r3, #0]
 8006c40:	4618      	mov	r0, r3
 8006c42:	f000 f985 	bl	8006f50 <RTC_ByteToBcd2>
 8006c46:	4603      	mov	r3, r0
 8006c48:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006c4a:	68bb      	ldr	r3, [r7, #8]
 8006c4c:	785b      	ldrb	r3, [r3, #1]
 8006c4e:	4618      	mov	r0, r3
 8006c50:	f000 f97e 	bl	8006f50 <RTC_ByteToBcd2>
 8006c54:	4603      	mov	r3, r0
 8006c56:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8006c58:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos)  | \
 8006c5a:	68bb      	ldr	r3, [r7, #8]
 8006c5c:	789b      	ldrb	r3, [r3, #2]
 8006c5e:	4618      	mov	r0, r3
 8006c60:	f000 f976 	bl	8006f50 <RTC_ByteToBcd2>
 8006c64:	4603      	mov	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006c66:	ea44 0203 	orr.w	r2, r4, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8006c6a:	68bb      	ldr	r3, [r7, #8]
 8006c6c:	78db      	ldrb	r3, [r3, #3]
 8006c6e:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8006c70:	4313      	orrs	r3, r2
 8006c72:	617b      	str	r3, [r7, #20]
 8006c74:	e018      	b.n	8006ca8 <HAL_RTC_SetTime+0xd0>
    }
    else
    {
      if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	689b      	ldr	r3, [r3, #8]
 8006c7c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d102      	bne.n	8006c8a <HAL_RTC_SetTime+0xb2>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8006c84:	68bb      	ldr	r3, [r7, #8]
 8006c86:	2200      	movs	r2, #0
 8006c88:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8006c8a:	68bb      	ldr	r3, [r7, #8]
 8006c8c:	781b      	ldrb	r3, [r3, #0]
 8006c8e:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006c90:	68bb      	ldr	r3, [r7, #8]
 8006c92:	785b      	ldrb	r3, [r3, #1]
 8006c94:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8006c96:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos)  | \
 8006c98:	68ba      	ldr	r2, [r7, #8]
 8006c9a:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006c9c:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8006c9e:	68bb      	ldr	r3, [r7, #8]
 8006ca0:	78db      	ldrb	r3, [r3, #3]
 8006ca2:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8006ca4:	4313      	orrs	r3, r2
 8006ca6:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	681a      	ldr	r2, [r3, #0]
 8006cac:	6979      	ldr	r1, [r7, #20]
 8006cae:	4b18      	ldr	r3, [pc, #96]	@ (8006d10 <HAL_RTC_SetTime+0x138>)
 8006cb0:	400b      	ands	r3, r1
 8006cb2:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	689a      	ldr	r2, [r3, #8]
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8006cc2:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	6899      	ldr	r1, [r3, #8]
 8006cca:	68bb      	ldr	r3, [r7, #8]
 8006ccc:	68da      	ldr	r2, [r3, #12]
 8006cce:	68bb      	ldr	r3, [r7, #8]
 8006cd0:	691b      	ldr	r3, [r3, #16]
 8006cd2:	431a      	orrs	r2, r3
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	430a      	orrs	r2, r1
 8006cda:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8006cdc:	68f8      	ldr	r0, [r7, #12]
 8006cde:	f000 f8f9 	bl	8006ed4 <RTC_ExitInitMode>
 8006ce2:	4603      	mov	r3, r0
 8006ce4:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	22ff      	movs	r2, #255	@ 0xff
 8006cec:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 8006cee:	7cfb      	ldrb	r3, [r7, #19]
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d103      	bne.n	8006cfc <HAL_RTC_SetTime+0x124>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	2201      	movs	r2, #1
 8006cf8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	2200      	movs	r2, #0
 8006d00:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8006d04:	7cfb      	ldrb	r3, [r7, #19]
}
 8006d06:	4618      	mov	r0, r3
 8006d08:	371c      	adds	r7, #28
 8006d0a:	46bd      	mov	sp, r7
 8006d0c:	bd90      	pop	{r4, r7, pc}
 8006d0e:	bf00      	nop
 8006d10:	007f7f7f 	.word	0x007f7f7f

08006d14 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8006d14:	b590      	push	{r4, r7, lr}
 8006d16:	b087      	sub	sp, #28
 8006d18:	af00      	add	r7, sp, #0
 8006d1a:	60f8      	str	r0, [r7, #12]
 8006d1c:	60b9      	str	r1, [r7, #8]
 8006d1e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006d26:	2b01      	cmp	r3, #1
 8006d28:	d101      	bne.n	8006d2e <HAL_RTC_SetDate+0x1a>
 8006d2a:	2302      	movs	r3, #2
 8006d2c:	e073      	b.n	8006e16 <HAL_RTC_SetDate+0x102>
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	2201      	movs	r2, #1
 8006d32:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	2202      	movs	r2, #2
 8006d3a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d10e      	bne.n	8006d62 <HAL_RTC_SetDate+0x4e>
 8006d44:	68bb      	ldr	r3, [r7, #8]
 8006d46:	785b      	ldrb	r3, [r3, #1]
 8006d48:	f003 0310 	and.w	r3, r3, #16
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	d008      	beq.n	8006d62 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8006d50:	68bb      	ldr	r3, [r7, #8]
 8006d52:	785b      	ldrb	r3, [r3, #1]
 8006d54:	f023 0310 	bic.w	r3, r3, #16
 8006d58:	b2db      	uxtb	r3, r3
 8006d5a:	330a      	adds	r3, #10
 8006d5c:	b2da      	uxtb	r2, r3
 8006d5e:	68bb      	ldr	r3, [r7, #8]
 8006d60:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d11c      	bne.n	8006da2 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8006d68:	68bb      	ldr	r3, [r7, #8]
 8006d6a:	78db      	ldrb	r3, [r3, #3]
 8006d6c:	4618      	mov	r0, r3
 8006d6e:	f000 f8ef 	bl	8006f50 <RTC_ByteToBcd2>
 8006d72:	4603      	mov	r3, r0
 8006d74:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8006d76:	68bb      	ldr	r3, [r7, #8]
 8006d78:	785b      	ldrb	r3, [r3, #1]
 8006d7a:	4618      	mov	r0, r3
 8006d7c:	f000 f8e8 	bl	8006f50 <RTC_ByteToBcd2>
 8006d80:	4603      	mov	r3, r0
 8006d82:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8006d84:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date)  << RTC_DR_DU_Pos) | \
 8006d86:	68bb      	ldr	r3, [r7, #8]
 8006d88:	789b      	ldrb	r3, [r3, #2]
 8006d8a:	4618      	mov	r0, r3
 8006d8c:	f000 f8e0 	bl	8006f50 <RTC_ByteToBcd2>
 8006d90:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8006d92:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8006d96:	68bb      	ldr	r3, [r7, #8]
 8006d98:	781b      	ldrb	r3, [r3, #0]
 8006d9a:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8006d9c:	4313      	orrs	r3, r2
 8006d9e:	617b      	str	r3, [r7, #20]
 8006da0:	e00e      	b.n	8006dc0 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8006da2:	68bb      	ldr	r3, [r7, #8]
 8006da4:	78db      	ldrb	r3, [r3, #3]
 8006da6:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8006da8:	68bb      	ldr	r3, [r7, #8]
 8006daa:	785b      	ldrb	r3, [r3, #1]
 8006dac:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8006dae:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date)    << RTC_DR_DU_Pos) | \
 8006db0:	68ba      	ldr	r2, [r7, #8]
 8006db2:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8006db4:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8006db6:	68bb      	ldr	r3, [r7, #8]
 8006db8:	781b      	ldrb	r3, [r3, #0]
 8006dba:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8006dbc:	4313      	orrs	r3, r2
 8006dbe:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	22ca      	movs	r2, #202	@ 0xca
 8006dc6:	625a      	str	r2, [r3, #36]	@ 0x24
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	2253      	movs	r2, #83	@ 0x53
 8006dce:	625a      	str	r2, [r3, #36]	@ 0x24


  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8006dd0:	68f8      	ldr	r0, [r7, #12]
 8006dd2:	f000 f84b 	bl	8006e6c <RTC_EnterInitMode>
 8006dd6:	4603      	mov	r3, r0
 8006dd8:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8006dda:	7cfb      	ldrb	r3, [r7, #19]
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	d10a      	bne.n	8006df6 <HAL_RTC_SetDate+0xe2>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	681a      	ldr	r2, [r3, #0]
 8006de4:	6979      	ldr	r1, [r7, #20]
 8006de6:	4b0e      	ldr	r3, [pc, #56]	@ (8006e20 <HAL_RTC_SetDate+0x10c>)
 8006de8:	400b      	ands	r3, r1
 8006dea:	6053      	str	r3, [r2, #4]


    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8006dec:	68f8      	ldr	r0, [r7, #12]
 8006dee:	f000 f871 	bl	8006ed4 <RTC_ExitInitMode>
 8006df2:	4603      	mov	r3, r0
 8006df4:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	22ff      	movs	r2, #255	@ 0xff
 8006dfc:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 8006dfe:	7cfb      	ldrb	r3, [r7, #19]
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	d103      	bne.n	8006e0c <HAL_RTC_SetDate+0xf8>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	2201      	movs	r2, #1
 8006e08:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	2200      	movs	r2, #0
 8006e10:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8006e14:	7cfb      	ldrb	r3, [r7, #19]


}
 8006e16:	4618      	mov	r0, r3
 8006e18:	371c      	adds	r7, #28
 8006e1a:	46bd      	mov	sp, r7
 8006e1c:	bd90      	pop	{r4, r7, pc}
 8006e1e:	bf00      	nop
 8006e20:	00ffff3f 	.word	0x00ffff3f

08006e24 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8006e24:	b580      	push	{r7, lr}
 8006e26:	b084      	sub	sp, #16
 8006e28:	af00      	add	r7, sp, #0
 8006e2a:	6078      	str	r0, [r7, #4]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
#if defined(TAMP)
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
#else
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	4a0d      	ldr	r2, [pc, #52]	@ (8006e68 <HAL_RTC_WaitForSynchro+0x44>)
 8006e32:	60da      	str	r2, [r3, #12]
#endif /* TAMP */

  tickstart = HAL_GetTick();
 8006e34:	f7f9 fed0 	bl	8000bd8 <HAL_GetTick>
 8006e38:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(TAMP)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
    while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8006e3a:	e009      	b.n	8006e50 <HAL_RTC_WaitForSynchro+0x2c>
#endif /* TAMP */
    {
      if((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8006e3c:	f7f9 fecc 	bl	8000bd8 <HAL_GetTick>
 8006e40:	4602      	mov	r2, r0
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	1ad3      	subs	r3, r2, r3
 8006e46:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006e4a:	d901      	bls.n	8006e50 <HAL_RTC_WaitForSynchro+0x2c>
      {
        return HAL_TIMEOUT;
 8006e4c:	2303      	movs	r3, #3
 8006e4e:	e007      	b.n	8006e60 <HAL_RTC_WaitForSynchro+0x3c>
    while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	68db      	ldr	r3, [r3, #12]
 8006e56:	f003 0320 	and.w	r3, r3, #32
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d0ee      	beq.n	8006e3c <HAL_RTC_WaitForSynchro+0x18>
      }
    }

  return HAL_OK;
 8006e5e:	2300      	movs	r3, #0
}
 8006e60:	4618      	mov	r0, r3
 8006e62:	3710      	adds	r7, #16
 8006e64:	46bd      	mov	sp, r7
 8006e66:	bd80      	pop	{r7, pc}
 8006e68:	0003ff5f 	.word	0x0003ff5f

08006e6c <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8006e6c:	b580      	push	{r7, lr}
 8006e6e:	b084      	sub	sp, #16
 8006e70:	af00      	add	r7, sp, #0
 8006e72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006e74:	2300      	movs	r3, #0
 8006e76:	73fb      	strb	r3, [r7, #15]
    tickstart = HAL_GetTick();

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while (((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
#else
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	68db      	ldr	r3, [r3, #12]
 8006e7e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d120      	bne.n	8006ec8 <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	f04f 32ff 	mov.w	r2, #4294967295
 8006e8e:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8006e90:	f7f9 fea2 	bl	8000bd8 <HAL_GetTick>
 8006e94:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while (((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8006e96:	e00d      	b.n	8006eb4 <RTC_EnterInitMode+0x48>
#endif /* TAMP */
    {
      if((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8006e98:	f7f9 fe9e 	bl	8000bd8 <HAL_GetTick>
 8006e9c:	4602      	mov	r2, r0
 8006e9e:	68bb      	ldr	r3, [r7, #8]
 8006ea0:	1ad3      	subs	r3, r2, r3
 8006ea2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006ea6:	d905      	bls.n	8006eb4 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 8006ea8:	2303      	movs	r3, #3
 8006eaa:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	2203      	movs	r2, #3
 8006eb0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    while (((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	68db      	ldr	r3, [r3, #12]
 8006eba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	d102      	bne.n	8006ec8 <RTC_EnterInitMode+0x5c>
 8006ec2:	7bfb      	ldrb	r3, [r7, #15]
 8006ec4:	2b03      	cmp	r3, #3
 8006ec6:	d1e7      	bne.n	8006e98 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return status;
 8006ec8:	7bfb      	ldrb	r3, [r7, #15]
}
 8006eca:	4618      	mov	r0, r3
 8006ecc:	3710      	adds	r7, #16
 8006ece:	46bd      	mov	sp, r7
 8006ed0:	bd80      	pop	{r7, pc}
	...

08006ed4 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8006ed4:	b580      	push	{r7, lr}
 8006ed6:	b084      	sub	sp, #16
 8006ed8:	af00      	add	r7, sp, #0
 8006eda:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006edc:	2300      	movs	r3, #0
 8006ede:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
#if defined(TAMP)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 8006ee0:	4b1a      	ldr	r3, [pc, #104]	@ (8006f4c <RTC_ExitInitMode+0x78>)
 8006ee2:	68db      	ldr	r3, [r3, #12]
 8006ee4:	4a19      	ldr	r2, [pc, #100]	@ (8006f4c <RTC_ExitInitMode+0x78>)
 8006ee6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006eea:	60d3      	str	r3, [r2, #12]
#endif /* TAMP */

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8006eec:	4b17      	ldr	r3, [pc, #92]	@ (8006f4c <RTC_ExitInitMode+0x78>)
 8006eee:	689b      	ldr	r3, [r3, #8]
 8006ef0:	f003 0320 	and.w	r3, r3, #32
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d10c      	bne.n	8006f12 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006ef8:	6878      	ldr	r0, [r7, #4]
 8006efa:	f7ff ff93 	bl	8006e24 <HAL_RTC_WaitForSynchro>
 8006efe:	4603      	mov	r3, r0
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d01e      	beq.n	8006f42 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	2203      	movs	r2, #3
 8006f08:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 8006f0c:	2303      	movs	r3, #3
 8006f0e:	73fb      	strb	r3, [r7, #15]
 8006f10:	e017      	b.n	8006f42 <RTC_ExitInitMode+0x6e>
    }
  }
  else
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8006f12:	4b0e      	ldr	r3, [pc, #56]	@ (8006f4c <RTC_ExitInitMode+0x78>)
 8006f14:	689b      	ldr	r3, [r3, #8]
 8006f16:	4a0d      	ldr	r2, [pc, #52]	@ (8006f4c <RTC_ExitInitMode+0x78>)
 8006f18:	f023 0320 	bic.w	r3, r3, #32
 8006f1c:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006f1e:	6878      	ldr	r0, [r7, #4]
 8006f20:	f7ff ff80 	bl	8006e24 <HAL_RTC_WaitForSynchro>
 8006f24:	4603      	mov	r3, r0
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d005      	beq.n	8006f36 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	2203      	movs	r2, #3
 8006f2e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 8006f32:	2303      	movs	r3, #3
 8006f34:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8006f36:	4b05      	ldr	r3, [pc, #20]	@ (8006f4c <RTC_ExitInitMode+0x78>)
 8006f38:	689b      	ldr	r3, [r3, #8]
 8006f3a:	4a04      	ldr	r2, [pc, #16]	@ (8006f4c <RTC_ExitInitMode+0x78>)
 8006f3c:	f043 0320 	orr.w	r3, r3, #32
 8006f40:	6093      	str	r3, [r2, #8]
  }

  return status;
 8006f42:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f44:	4618      	mov	r0, r3
 8006f46:	3710      	adds	r7, #16
 8006f48:	46bd      	mov	sp, r7
 8006f4a:	bd80      	pop	{r7, pc}
 8006f4c:	58004000 	.word	0x58004000

08006f50 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8006f50:	b480      	push	{r7}
 8006f52:	b085      	sub	sp, #20
 8006f54:	af00      	add	r7, sp, #0
 8006f56:	4603      	mov	r3, r0
 8006f58:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8006f5a:	2300      	movs	r3, #0
 8006f5c:	60fb      	str	r3, [r7, #12]
  uint8_t  bcdlow  = Value;
 8006f5e:	79fb      	ldrb	r3, [r7, #7]
 8006f60:	72fb      	strb	r3, [r7, #11]

  while (bcdlow >= 10U)
 8006f62:	e005      	b.n	8006f70 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	3301      	adds	r3, #1
 8006f68:	60fb      	str	r3, [r7, #12]
    bcdlow -= 10U;
 8006f6a:	7afb      	ldrb	r3, [r7, #11]
 8006f6c:	3b0a      	subs	r3, #10
 8006f6e:	72fb      	strb	r3, [r7, #11]
  while (bcdlow >= 10U)
 8006f70:	7afb      	ldrb	r3, [r7, #11]
 8006f72:	2b09      	cmp	r3, #9
 8006f74:	d8f6      	bhi.n	8006f64 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | bcdlow);
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	b2db      	uxtb	r3, r3
 8006f7a:	011b      	lsls	r3, r3, #4
 8006f7c:	b2da      	uxtb	r2, r3
 8006f7e:	7afb      	ldrb	r3, [r7, #11]
 8006f80:	4313      	orrs	r3, r2
 8006f82:	b2db      	uxtb	r3, r3
}
 8006f84:	4618      	mov	r0, r3
 8006f86:	3714      	adds	r7, #20
 8006f88:	46bd      	mov	sp, r7
 8006f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f8e:	4770      	bx	lr

08006f90 <HAL_RTCEx_BKUPWrite>:
  *                                 specify the register.
  * @param  Data Data to be written in the specified Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(const RTC_HandleTypeDef * hrtc, uint32_t BackupRegister, uint32_t Data)
{
 8006f90:	b480      	push	{r7}
 8006f92:	b087      	sub	sp, #28
 8006f94:	af00      	add	r7, sp, #0
 8006f96:	60f8      	str	r0, [r7, #12]
 8006f98:	60b9      	str	r1, [r7, #8]
 8006f9a:	607a      	str	r2, [r7, #4]

  /* Point on address of first backup register */
#if defined(TAMP)
  tmp = (uint32_t) &(((TAMP_TypeDef *)((uint32_t)hrtc->Instance + TAMP_OFFSET))->BKP0R);
#else
  tmp = (uint32_t) &(hrtc->Instance->BKP0R);
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	3350      	adds	r3, #80	@ 0x50
 8006fa2:	617b      	str	r3, [r7, #20]
#endif /* TAMP */

  tmp += (BackupRegister * 4U);
 8006fa4:	68bb      	ldr	r3, [r7, #8]
 8006fa6:	009b      	lsls	r3, r3, #2
 8006fa8:	697a      	ldr	r2, [r7, #20]
 8006faa:	4413      	add	r3, r2
 8006fac:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 8006fae:	697b      	ldr	r3, [r7, #20]
 8006fb0:	687a      	ldr	r2, [r7, #4]
 8006fb2:	601a      	str	r2, [r3, #0]
}
 8006fb4:	bf00      	nop
 8006fb6:	371c      	adds	r7, #28
 8006fb8:	46bd      	mov	sp, r7
 8006fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fbe:	4770      	bx	lr

08006fc0 <HAL_RTCEx_BKUPRead>:
  *          This parameter can be: RTC_BKP_DRx where x can be from 0 to 31 to
  *                                 specify the register.
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(const RTC_HandleTypeDef * hrtc, uint32_t BackupRegister)
{
 8006fc0:	b480      	push	{r7}
 8006fc2:	b085      	sub	sp, #20
 8006fc4:	af00      	add	r7, sp, #0
 8006fc6:	6078      	str	r0, [r7, #4]
 8006fc8:	6039      	str	r1, [r7, #0]

  /* Point on address of first backup register */
#if defined(TAMP)
  tmp = (uint32_t) &(((TAMP_TypeDef *)((uint32_t)hrtc->Instance + TAMP_OFFSET))->BKP0R);
#else
  tmp = (uint32_t) &(hrtc->Instance->BKP0R);
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	3350      	adds	r3, #80	@ 0x50
 8006fd0:	60fb      	str	r3, [r7, #12]
#endif /* TAMP */

  tmp += (BackupRegister * 4U);
 8006fd2:	683b      	ldr	r3, [r7, #0]
 8006fd4:	009b      	lsls	r3, r3, #2
 8006fd6:	68fa      	ldr	r2, [r7, #12]
 8006fd8:	4413      	add	r3, r2
 8006fda:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	681b      	ldr	r3, [r3, #0]
}
 8006fe0:	4618      	mov	r0, r3
 8006fe2:	3714      	adds	r7, #20
 8006fe4:	46bd      	mov	sp, r7
 8006fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fea:	4770      	bx	lr

08006fec <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006fec:	b580      	push	{r7, lr}
 8006fee:	b084      	sub	sp, #16
 8006ff0:	af00      	add	r7, sp, #0
 8006ff2:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d101      	bne.n	8006ffe <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006ffa:	2301      	movs	r3, #1
 8006ffc:	e10f      	b.n	800721e <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	2200      	movs	r2, #0
 8007002:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	4a87      	ldr	r2, [pc, #540]	@ (8007228 <HAL_SPI_Init+0x23c>)
 800700a:	4293      	cmp	r3, r2
 800700c:	d00f      	beq.n	800702e <HAL_SPI_Init+0x42>
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	4a86      	ldr	r2, [pc, #536]	@ (800722c <HAL_SPI_Init+0x240>)
 8007014:	4293      	cmp	r3, r2
 8007016:	d00a      	beq.n	800702e <HAL_SPI_Init+0x42>
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	4a84      	ldr	r2, [pc, #528]	@ (8007230 <HAL_SPI_Init+0x244>)
 800701e:	4293      	cmp	r3, r2
 8007020:	d005      	beq.n	800702e <HAL_SPI_Init+0x42>
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	68db      	ldr	r3, [r3, #12]
 8007026:	2b0f      	cmp	r3, #15
 8007028:	d901      	bls.n	800702e <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 800702a:	2301      	movs	r3, #1
 800702c:	e0f7      	b.n	800721e <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800702e:	6878      	ldr	r0, [r7, #4]
 8007030:	f000 fbbc 	bl	80077ac <SPI_GetPacketSize>
 8007034:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	4a7b      	ldr	r2, [pc, #492]	@ (8007228 <HAL_SPI_Init+0x23c>)
 800703c:	4293      	cmp	r3, r2
 800703e:	d00c      	beq.n	800705a <HAL_SPI_Init+0x6e>
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	4a79      	ldr	r2, [pc, #484]	@ (800722c <HAL_SPI_Init+0x240>)
 8007046:	4293      	cmp	r3, r2
 8007048:	d007      	beq.n	800705a <HAL_SPI_Init+0x6e>
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	4a78      	ldr	r2, [pc, #480]	@ (8007230 <HAL_SPI_Init+0x244>)
 8007050:	4293      	cmp	r3, r2
 8007052:	d002      	beq.n	800705a <HAL_SPI_Init+0x6e>
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	2b08      	cmp	r3, #8
 8007058:	d811      	bhi.n	800707e <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800705e:	4a72      	ldr	r2, [pc, #456]	@ (8007228 <HAL_SPI_Init+0x23c>)
 8007060:	4293      	cmp	r3, r2
 8007062:	d009      	beq.n	8007078 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	4a70      	ldr	r2, [pc, #448]	@ (800722c <HAL_SPI_Init+0x240>)
 800706a:	4293      	cmp	r3, r2
 800706c:	d004      	beq.n	8007078 <HAL_SPI_Init+0x8c>
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	4a6f      	ldr	r2, [pc, #444]	@ (8007230 <HAL_SPI_Init+0x244>)
 8007074:	4293      	cmp	r3, r2
 8007076:	d104      	bne.n	8007082 <HAL_SPI_Init+0x96>
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	2b10      	cmp	r3, #16
 800707c:	d901      	bls.n	8007082 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 800707e:	2301      	movs	r3, #1
 8007080:	e0cd      	b.n	800721e <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8007088:	b2db      	uxtb	r3, r3
 800708a:	2b00      	cmp	r3, #0
 800708c:	d106      	bne.n	800709c <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	2200      	movs	r2, #0
 8007092:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007096:	6878      	ldr	r0, [r7, #4]
 8007098:	f004 fb56 	bl	800b748 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	2202      	movs	r2, #2
 80070a0:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	681a      	ldr	r2, [r3, #0]
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	f022 0201 	bic.w	r2, r2, #1
 80070b2:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	689b      	ldr	r3, [r3, #8]
 80070ba:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 80070be:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	699b      	ldr	r3, [r3, #24]
 80070c4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80070c8:	d119      	bne.n	80070fe <HAL_SPI_Init+0x112>
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	685b      	ldr	r3, [r3, #4]
 80070ce:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80070d2:	d103      	bne.n	80070dc <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d008      	beq.n	80070ee <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	d10c      	bne.n	80070fe <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 80070e8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80070ec:	d107      	bne.n	80070fe <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	681a      	ldr	r2, [r3, #0]
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80070fc:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	685b      	ldr	r3, [r3, #4]
 8007102:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007106:	2b00      	cmp	r3, #0
 8007108:	d00f      	beq.n	800712a <HAL_SPI_Init+0x13e>
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	68db      	ldr	r3, [r3, #12]
 800710e:	2b06      	cmp	r3, #6
 8007110:	d90b      	bls.n	800712a <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	430a      	orrs	r2, r1
 8007126:	601a      	str	r2, [r3, #0]
 8007128:	e007      	b.n	800713a <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	681a      	ldr	r2, [r3, #0]
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007138:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	69da      	ldr	r2, [r3, #28]
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007142:	431a      	orrs	r2, r3
 8007144:	68bb      	ldr	r3, [r7, #8]
 8007146:	431a      	orrs	r2, r3
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800714c:	ea42 0103 	orr.w	r1, r2, r3
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	68da      	ldr	r2, [r3, #12]
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	430a      	orrs	r2, r1
 800715a:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007164:	431a      	orrs	r2, r3
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800716a:	431a      	orrs	r2, r3
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	699b      	ldr	r3, [r3, #24]
 8007170:	431a      	orrs	r2, r3
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	691b      	ldr	r3, [r3, #16]
 8007176:	431a      	orrs	r2, r3
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	695b      	ldr	r3, [r3, #20]
 800717c:	431a      	orrs	r2, r3
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	6a1b      	ldr	r3, [r3, #32]
 8007182:	431a      	orrs	r2, r3
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	685b      	ldr	r3, [r3, #4]
 8007188:	431a      	orrs	r2, r3
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800718e:	431a      	orrs	r2, r3
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	689b      	ldr	r3, [r3, #8]
 8007194:	431a      	orrs	r2, r3
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800719a:	ea42 0103 	orr.w	r1, r2, r3
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	430a      	orrs	r2, r1
 80071a8:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	685b      	ldr	r3, [r3, #4]
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d113      	bne.n	80071da <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	689b      	ldr	r3, [r3, #8]
 80071b8:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80071c4:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	689b      	ldr	r3, [r3, #8]
 80071cc:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80071d8:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	f022 0201 	bic.w	r2, r2, #1
 80071e8:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	685b      	ldr	r3, [r3, #4]
 80071ee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d00a      	beq.n	800720c <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	68db      	ldr	r3, [r3, #12]
 80071fc:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	430a      	orrs	r2, r1
 800720a:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	2200      	movs	r2, #0
 8007210:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	2201      	movs	r2, #1
 8007218:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 800721c:	2300      	movs	r3, #0
}
 800721e:	4618      	mov	r0, r3
 8007220:	3710      	adds	r7, #16
 8007222:	46bd      	mov	sp, r7
 8007224:	bd80      	pop	{r7, pc}
 8007226:	bf00      	nop
 8007228:	40013000 	.word	0x40013000
 800722c:	40003800 	.word	0x40003800
 8007230:	40003c00 	.word	0x40003c00

08007234 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007234:	b580      	push	{r7, lr}
 8007236:	b088      	sub	sp, #32
 8007238:	af02      	add	r7, sp, #8
 800723a:	60f8      	str	r0, [r7, #12]
 800723c:	60b9      	str	r1, [r7, #8]
 800723e:	603b      	str	r3, [r7, #0]
 8007240:	4613      	mov	r3, r2
 8007242:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	3320      	adds	r3, #32
 800724a:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800724c:	f7f9 fcc4 	bl	8000bd8 <HAL_GetTick>
 8007250:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8007258:	b2db      	uxtb	r3, r3
 800725a:	2b01      	cmp	r3, #1
 800725c:	d001      	beq.n	8007262 <HAL_SPI_Transmit+0x2e>
  {
    return HAL_BUSY;
 800725e:	2302      	movs	r3, #2
 8007260:	e1d1      	b.n	8007606 <HAL_SPI_Transmit+0x3d2>
  }

  if ((pData == NULL) || (Size == 0UL))
 8007262:	68bb      	ldr	r3, [r7, #8]
 8007264:	2b00      	cmp	r3, #0
 8007266:	d002      	beq.n	800726e <HAL_SPI_Transmit+0x3a>
 8007268:	88fb      	ldrh	r3, [r7, #6]
 800726a:	2b00      	cmp	r3, #0
 800726c:	d101      	bne.n	8007272 <HAL_SPI_Transmit+0x3e>
  {
    return HAL_ERROR;
 800726e:	2301      	movs	r3, #1
 8007270:	e1c9      	b.n	8007606 <HAL_SPI_Transmit+0x3d2>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8007278:	2b01      	cmp	r3, #1
 800727a:	d101      	bne.n	8007280 <HAL_SPI_Transmit+0x4c>
 800727c:	2302      	movs	r3, #2
 800727e:	e1c2      	b.n	8007606 <HAL_SPI_Transmit+0x3d2>
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	2201      	movs	r2, #1
 8007284:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	2203      	movs	r2, #3
 800728c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	2200      	movs	r2, #0
 8007294:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	68ba      	ldr	r2, [r7, #8]
 800729c:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	88fa      	ldrh	r2, [r7, #6]
 80072a2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	88fa      	ldrh	r2, [r7, #6]
 80072aa:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	2200      	movs	r2, #0
 80072b2:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	2200      	movs	r2, #0
 80072b8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	2200      	movs	r2, #0
 80072c0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxISR       = NULL;
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	2200      	movs	r2, #0
 80072c8:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	2200      	movs	r2, #0
 80072ce:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	689b      	ldr	r3, [r3, #8]
 80072d4:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 80072d8:	d108      	bne.n	80072ec <HAL_SPI_Transmit+0xb8>
  {
    SPI_1LINE_TX(hspi);
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	681a      	ldr	r2, [r3, #0]
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80072e8:	601a      	str	r2, [r3, #0]
 80072ea:	e009      	b.n	8007300 <HAL_SPI_Transmit+0xcc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	68db      	ldr	r3, [r3, #12]
 80072f2:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 80072fe:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	685a      	ldr	r2, [r3, #4]
 8007306:	4b96      	ldr	r3, [pc, #600]	@ (8007560 <HAL_SPI_Transmit+0x32c>)
 8007308:	4013      	ands	r3, r2
 800730a:	88f9      	ldrh	r1, [r7, #6]
 800730c:	68fa      	ldr	r2, [r7, #12]
 800730e:	6812      	ldr	r2, [r2, #0]
 8007310:	430b      	orrs	r3, r1
 8007312:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	681a      	ldr	r2, [r3, #0]
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	f042 0201 	orr.w	r2, r2, #1
 8007322:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	685b      	ldr	r3, [r3, #4]
 8007328:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800732c:	d107      	bne.n	800733e <HAL_SPI_Transmit+0x10a>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	681a      	ldr	r2, [r3, #0]
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800733c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	68db      	ldr	r3, [r3, #12]
 8007342:	2b0f      	cmp	r3, #15
 8007344:	d947      	bls.n	80073d6 <HAL_SPI_Transmit+0x1a2>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8007346:	e03f      	b.n	80073c8 <HAL_SPI_Transmit+0x194>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	695b      	ldr	r3, [r3, #20]
 800734e:	f003 0302 	and.w	r3, r3, #2
 8007352:	2b02      	cmp	r3, #2
 8007354:	d114      	bne.n	8007380 <HAL_SPI_Transmit+0x14c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	6812      	ldr	r2, [r2, #0]
 8007360:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007366:	1d1a      	adds	r2, r3, #4
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8007372:	b29b      	uxth	r3, r3
 8007374:	3b01      	subs	r3, #1
 8007376:	b29a      	uxth	r2, r3
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800737e:	e023      	b.n	80073c8 <HAL_SPI_Transmit+0x194>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007380:	f7f9 fc2a 	bl	8000bd8 <HAL_GetTick>
 8007384:	4602      	mov	r2, r0
 8007386:	693b      	ldr	r3, [r7, #16]
 8007388:	1ad3      	subs	r3, r2, r3
 800738a:	683a      	ldr	r2, [r7, #0]
 800738c:	429a      	cmp	r2, r3
 800738e:	d803      	bhi.n	8007398 <HAL_SPI_Transmit+0x164>
 8007390:	683b      	ldr	r3, [r7, #0]
 8007392:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007396:	d102      	bne.n	800739e <HAL_SPI_Transmit+0x16a>
 8007398:	683b      	ldr	r3, [r7, #0]
 800739a:	2b00      	cmp	r3, #0
 800739c:	d114      	bne.n	80073c8 <HAL_SPI_Transmit+0x194>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800739e:	68f8      	ldr	r0, [r7, #12]
 80073a0:	f000 f936 	bl	8007610 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80073aa:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	2201      	movs	r2, #1
 80073b8:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	2200      	movs	r2, #0
 80073c0:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 80073c4:	2303      	movs	r3, #3
 80073c6:	e11e      	b.n	8007606 <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80073ce:	b29b      	uxth	r3, r3
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	d1b9      	bne.n	8007348 <HAL_SPI_Transmit+0x114>
 80073d4:	e0f1      	b.n	80075ba <HAL_SPI_Transmit+0x386>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	68db      	ldr	r3, [r3, #12]
 80073da:	2b07      	cmp	r3, #7
 80073dc:	f240 80e6 	bls.w	80075ac <HAL_SPI_Transmit+0x378>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 80073e0:	e05d      	b.n	800749e <HAL_SPI_Transmit+0x26a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	695b      	ldr	r3, [r3, #20]
 80073e8:	f003 0302 	and.w	r3, r3, #2
 80073ec:	2b02      	cmp	r3, #2
 80073ee:	d132      	bne.n	8007456 <HAL_SPI_Transmit+0x222>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80073f6:	b29b      	uxth	r3, r3
 80073f8:	2b01      	cmp	r3, #1
 80073fa:	d918      	bls.n	800742e <HAL_SPI_Transmit+0x1fa>
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007400:	2b00      	cmp	r3, #0
 8007402:	d014      	beq.n	800742e <HAL_SPI_Transmit+0x1fa>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	6812      	ldr	r2, [r2, #0]
 800740e:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007414:	1d1a      	adds	r2, r3, #4
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8007420:	b29b      	uxth	r3, r3
 8007422:	3b02      	subs	r3, #2
 8007424:	b29a      	uxth	r2, r3
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800742c:	e037      	b.n	800749e <HAL_SPI_Transmit+0x26a>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007432:	881a      	ldrh	r2, [r3, #0]
 8007434:	697b      	ldr	r3, [r7, #20]
 8007436:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800743c:	1c9a      	adds	r2, r3, #2
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8007448:	b29b      	uxth	r3, r3
 800744a:	3b01      	subs	r3, #1
 800744c:	b29a      	uxth	r2, r3
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8007454:	e023      	b.n	800749e <HAL_SPI_Transmit+0x26a>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007456:	f7f9 fbbf 	bl	8000bd8 <HAL_GetTick>
 800745a:	4602      	mov	r2, r0
 800745c:	693b      	ldr	r3, [r7, #16]
 800745e:	1ad3      	subs	r3, r2, r3
 8007460:	683a      	ldr	r2, [r7, #0]
 8007462:	429a      	cmp	r2, r3
 8007464:	d803      	bhi.n	800746e <HAL_SPI_Transmit+0x23a>
 8007466:	683b      	ldr	r3, [r7, #0]
 8007468:	f1b3 3fff 	cmp.w	r3, #4294967295
 800746c:	d102      	bne.n	8007474 <HAL_SPI_Transmit+0x240>
 800746e:	683b      	ldr	r3, [r7, #0]
 8007470:	2b00      	cmp	r3, #0
 8007472:	d114      	bne.n	800749e <HAL_SPI_Transmit+0x26a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8007474:	68f8      	ldr	r0, [r7, #12]
 8007476:	f000 f8cb 	bl	8007610 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007480:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	2201      	movs	r2, #1
 800748e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	2200      	movs	r2, #0
 8007496:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800749a:	2303      	movs	r3, #3
 800749c:	e0b3      	b.n	8007606 <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80074a4:	b29b      	uxth	r3, r3
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d19b      	bne.n	80073e2 <HAL_SPI_Transmit+0x1ae>
 80074aa:	e086      	b.n	80075ba <HAL_SPI_Transmit+0x386>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	695b      	ldr	r3, [r3, #20]
 80074b2:	f003 0302 	and.w	r3, r3, #2
 80074b6:	2b02      	cmp	r3, #2
 80074b8:	d154      	bne.n	8007564 <HAL_SPI_Transmit+0x330>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80074c0:	b29b      	uxth	r3, r3
 80074c2:	2b03      	cmp	r3, #3
 80074c4:	d918      	bls.n	80074f8 <HAL_SPI_Transmit+0x2c4>
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80074ca:	2b40      	cmp	r3, #64	@ 0x40
 80074cc:	d914      	bls.n	80074f8 <HAL_SPI_Transmit+0x2c4>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	6812      	ldr	r2, [r2, #0]
 80074d8:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80074de:	1d1a      	adds	r2, r3, #4
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80074ea:	b29b      	uxth	r3, r3
 80074ec:	3b04      	subs	r3, #4
 80074ee:	b29a      	uxth	r2, r3
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 80074f6:	e059      	b.n	80075ac <HAL_SPI_Transmit+0x378>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80074fe:	b29b      	uxth	r3, r3
 8007500:	2b01      	cmp	r3, #1
 8007502:	d917      	bls.n	8007534 <HAL_SPI_Transmit+0x300>
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007508:	2b00      	cmp	r3, #0
 800750a:	d013      	beq.n	8007534 <HAL_SPI_Transmit+0x300>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007510:	881a      	ldrh	r2, [r3, #0]
 8007512:	697b      	ldr	r3, [r7, #20]
 8007514:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800751a:	1c9a      	adds	r2, r3, #2
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8007526:	b29b      	uxth	r3, r3
 8007528:	3b02      	subs	r3, #2
 800752a:	b29a      	uxth	r2, r3
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8007532:	e03b      	b.n	80075ac <HAL_SPI_Transmit+0x378>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	3320      	adds	r3, #32
 800753e:	7812      	ldrb	r2, [r2, #0]
 8007540:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007546:	1c5a      	adds	r2, r3, #1
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8007552:	b29b      	uxth	r3, r3
 8007554:	3b01      	subs	r3, #1
 8007556:	b29a      	uxth	r2, r3
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800755e:	e025      	b.n	80075ac <HAL_SPI_Transmit+0x378>
 8007560:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007564:	f7f9 fb38 	bl	8000bd8 <HAL_GetTick>
 8007568:	4602      	mov	r2, r0
 800756a:	693b      	ldr	r3, [r7, #16]
 800756c:	1ad3      	subs	r3, r2, r3
 800756e:	683a      	ldr	r2, [r7, #0]
 8007570:	429a      	cmp	r2, r3
 8007572:	d803      	bhi.n	800757c <HAL_SPI_Transmit+0x348>
 8007574:	683b      	ldr	r3, [r7, #0]
 8007576:	f1b3 3fff 	cmp.w	r3, #4294967295
 800757a:	d102      	bne.n	8007582 <HAL_SPI_Transmit+0x34e>
 800757c:	683b      	ldr	r3, [r7, #0]
 800757e:	2b00      	cmp	r3, #0
 8007580:	d114      	bne.n	80075ac <HAL_SPI_Transmit+0x378>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8007582:	68f8      	ldr	r0, [r7, #12]
 8007584:	f000 f844 	bl	8007610 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800758e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	2201      	movs	r2, #1
 800759c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	2200      	movs	r2, #0
 80075a4:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 80075a8:	2303      	movs	r3, #3
 80075aa:	e02c      	b.n	8007606 <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80075b2:	b29b      	uxth	r3, r3
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	f47f af79 	bne.w	80074ac <HAL_SPI_Transmit+0x278>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 80075ba:	693b      	ldr	r3, [r7, #16]
 80075bc:	9300      	str	r3, [sp, #0]
 80075be:	683b      	ldr	r3, [r7, #0]
 80075c0:	2200      	movs	r2, #0
 80075c2:	2108      	movs	r1, #8
 80075c4:	68f8      	ldr	r0, [r7, #12]
 80075c6:	f000 f8c3 	bl	8007750 <SPI_WaitOnFlagUntilTimeout>
 80075ca:	4603      	mov	r3, r0
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d007      	beq.n	80075e0 <HAL_SPI_Transmit+0x3ac>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80075d6:	f043 0220 	orr.w	r2, r3, #32
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 80075e0:	68f8      	ldr	r0, [r7, #12]
 80075e2:	f000 f815 	bl	8007610 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	2201      	movs	r2, #1
 80075ea:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	2200      	movs	r2, #0
 80075f2:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	d001      	beq.n	8007604 <HAL_SPI_Transmit+0x3d0>
  {
    return HAL_ERROR;
 8007600:	2301      	movs	r3, #1
 8007602:	e000      	b.n	8007606 <HAL_SPI_Transmit+0x3d2>
  }
  else
  {
    return HAL_OK;
 8007604:	2300      	movs	r3, #0
  }
}
 8007606:	4618      	mov	r0, r3
 8007608:	3718      	adds	r7, #24
 800760a:	46bd      	mov	sp, r7
 800760c:	bd80      	pop	{r7, pc}
 800760e:	bf00      	nop

08007610 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8007610:	b480      	push	{r7}
 8007612:	b085      	sub	sp, #20
 8007614:	af00      	add	r7, sp, #0
 8007616:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	695b      	ldr	r3, [r3, #20]
 800761e:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	699a      	ldr	r2, [r3, #24]
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	f042 0208 	orr.w	r2, r2, #8
 800762e:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	699a      	ldr	r2, [r3, #24]
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	f042 0210 	orr.w	r2, r2, #16
 800763e:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	681a      	ldr	r2, [r3, #0]
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	f022 0201 	bic.w	r2, r2, #1
 800764e:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	6919      	ldr	r1, [r3, #16]
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	681a      	ldr	r2, [r3, #0]
 800765a:	4b3c      	ldr	r3, [pc, #240]	@ (800774c <SPI_CloseTransfer+0x13c>)
 800765c:	400b      	ands	r3, r1
 800765e:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	689a      	ldr	r2, [r3, #8]
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800766e:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8007676:	b2db      	uxtb	r3, r3
 8007678:	2b04      	cmp	r3, #4
 800767a:	d014      	beq.n	80076a6 <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	f003 0320 	and.w	r3, r3, #32
 8007682:	2b00      	cmp	r3, #0
 8007684:	d00f      	beq.n	80076a6 <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800768c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	699a      	ldr	r2, [r3, #24]
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	f042 0220 	orr.w	r2, r2, #32
 80076a4:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80076ac:	b2db      	uxtb	r3, r3
 80076ae:	2b03      	cmp	r3, #3
 80076b0:	d014      	beq.n	80076dc <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d00f      	beq.n	80076dc <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80076c2:	f043 0204 	orr.w	r2, r3, #4
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	699a      	ldr	r2, [r3, #24]
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80076da:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d00f      	beq.n	8007706 <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80076ec:	f043 0201 	orr.w	r2, r3, #1
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	699a      	ldr	r2, [r3, #24]
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007704:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800770c:	2b00      	cmp	r3, #0
 800770e:	d00f      	beq.n	8007730 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007716:	f043 0208 	orr.w	r2, r3, #8
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	699a      	ldr	r2, [r3, #24]
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800772e:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	2200      	movs	r2, #0
 8007734:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	2200      	movs	r2, #0
 800773c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 8007740:	bf00      	nop
 8007742:	3714      	adds	r7, #20
 8007744:	46bd      	mov	sp, r7
 8007746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800774a:	4770      	bx	lr
 800774c:	fffffc90 	.word	0xfffffc90

08007750 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8007750:	b580      	push	{r7, lr}
 8007752:	b084      	sub	sp, #16
 8007754:	af00      	add	r7, sp, #0
 8007756:	60f8      	str	r0, [r7, #12]
 8007758:	60b9      	str	r1, [r7, #8]
 800775a:	603b      	str	r3, [r7, #0]
 800775c:	4613      	mov	r3, r2
 800775e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8007760:	e010      	b.n	8007784 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007762:	f7f9 fa39 	bl	8000bd8 <HAL_GetTick>
 8007766:	4602      	mov	r2, r0
 8007768:	69bb      	ldr	r3, [r7, #24]
 800776a:	1ad3      	subs	r3, r2, r3
 800776c:	683a      	ldr	r2, [r7, #0]
 800776e:	429a      	cmp	r2, r3
 8007770:	d803      	bhi.n	800777a <SPI_WaitOnFlagUntilTimeout+0x2a>
 8007772:	683b      	ldr	r3, [r7, #0]
 8007774:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007778:	d102      	bne.n	8007780 <SPI_WaitOnFlagUntilTimeout+0x30>
 800777a:	683b      	ldr	r3, [r7, #0]
 800777c:	2b00      	cmp	r3, #0
 800777e:	d101      	bne.n	8007784 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 8007780:	2303      	movs	r3, #3
 8007782:	e00f      	b.n	80077a4 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	695a      	ldr	r2, [r3, #20]
 800778a:	68bb      	ldr	r3, [r7, #8]
 800778c:	4013      	ands	r3, r2
 800778e:	68ba      	ldr	r2, [r7, #8]
 8007790:	429a      	cmp	r2, r3
 8007792:	bf0c      	ite	eq
 8007794:	2301      	moveq	r3, #1
 8007796:	2300      	movne	r3, #0
 8007798:	b2db      	uxtb	r3, r3
 800779a:	461a      	mov	r2, r3
 800779c:	79fb      	ldrb	r3, [r7, #7]
 800779e:	429a      	cmp	r2, r3
 80077a0:	d0df      	beq.n	8007762 <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 80077a2:	2300      	movs	r3, #0
}
 80077a4:	4618      	mov	r0, r3
 80077a6:	3710      	adds	r7, #16
 80077a8:	46bd      	mov	sp, r7
 80077aa:	bd80      	pop	{r7, pc}

080077ac <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 80077ac:	b480      	push	{r7}
 80077ae:	b085      	sub	sp, #20
 80077b0:	af00      	add	r7, sp, #0
 80077b2:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80077b8:	095b      	lsrs	r3, r3, #5
 80077ba:	3301      	adds	r3, #1
 80077bc:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	68db      	ldr	r3, [r3, #12]
 80077c2:	3301      	adds	r3, #1
 80077c4:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 80077c6:	68bb      	ldr	r3, [r7, #8]
 80077c8:	3307      	adds	r3, #7
 80077ca:	08db      	lsrs	r3, r3, #3
 80077cc:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 80077ce:	68bb      	ldr	r3, [r7, #8]
 80077d0:	68fa      	ldr	r2, [r7, #12]
 80077d2:	fb02 f303 	mul.w	r3, r2, r3
}
 80077d6:	4618      	mov	r0, r3
 80077d8:	3714      	adds	r7, #20
 80077da:	46bd      	mov	sp, r7
 80077dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077e0:	4770      	bx	lr

080077e2 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80077e2:	b580      	push	{r7, lr}
 80077e4:	b082      	sub	sp, #8
 80077e6:	af00      	add	r7, sp, #0
 80077e8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	d101      	bne.n	80077f4 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80077f0:	2301      	movs	r3, #1
 80077f2:	e049      	b.n	8007888 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80077fa:	b2db      	uxtb	r3, r3
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d106      	bne.n	800780e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	2200      	movs	r2, #0
 8007804:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007808:	6878      	ldr	r0, [r7, #4]
 800780a:	f004 fe19 	bl	800c440 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	2202      	movs	r2, #2
 8007812:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	681a      	ldr	r2, [r3, #0]
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	3304      	adds	r3, #4
 800781e:	4619      	mov	r1, r3
 8007820:	4610      	mov	r0, r2
 8007822:	f000 fbd1 	bl	8007fc8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	2201      	movs	r2, #1
 800782a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	2201      	movs	r2, #1
 8007832:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	2201      	movs	r2, #1
 800783a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	2201      	movs	r2, #1
 8007842:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	2201      	movs	r2, #1
 800784a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	2201      	movs	r2, #1
 8007852:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	2201      	movs	r2, #1
 800785a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	2201      	movs	r2, #1
 8007862:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	2201      	movs	r2, #1
 800786a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	2201      	movs	r2, #1
 8007872:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	2201      	movs	r2, #1
 800787a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	2201      	movs	r2, #1
 8007882:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007886:	2300      	movs	r3, #0
}
 8007888:	4618      	mov	r0, r3
 800788a:	3708      	adds	r7, #8
 800788c:	46bd      	mov	sp, r7
 800788e:	bd80      	pop	{r7, pc}

08007890 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007890:	b580      	push	{r7, lr}
 8007892:	b082      	sub	sp, #8
 8007894:	af00      	add	r7, sp, #0
 8007896:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	2b00      	cmp	r3, #0
 800789c:	d101      	bne.n	80078a2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800789e:	2301      	movs	r3, #1
 80078a0:	e049      	b.n	8007936 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80078a8:	b2db      	uxtb	r3, r3
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d106      	bne.n	80078bc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	2200      	movs	r2, #0
 80078b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80078b6:	6878      	ldr	r0, [r7, #4]
 80078b8:	f004 fe5e 	bl	800c578 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	2202      	movs	r2, #2
 80078c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	681a      	ldr	r2, [r3, #0]
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	3304      	adds	r3, #4
 80078cc:	4619      	mov	r1, r3
 80078ce:	4610      	mov	r0, r2
 80078d0:	f000 fb7a 	bl	8007fc8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	2201      	movs	r2, #1
 80078d8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	2201      	movs	r2, #1
 80078e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	2201      	movs	r2, #1
 80078e8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	2201      	movs	r2, #1
 80078f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	2201      	movs	r2, #1
 80078f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	2201      	movs	r2, #1
 8007900:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	2201      	movs	r2, #1
 8007908:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	2201      	movs	r2, #1
 8007910:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	2201      	movs	r2, #1
 8007918:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	2201      	movs	r2, #1
 8007920:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	2201      	movs	r2, #1
 8007928:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	2201      	movs	r2, #1
 8007930:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007934:	2300      	movs	r3, #0
}
 8007936:	4618      	mov	r0, r3
 8007938:	3708      	adds	r7, #8
 800793a:	46bd      	mov	sp, r7
 800793c:	bd80      	pop	{r7, pc}

0800793e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800793e:	b580      	push	{r7, lr}
 8007940:	b084      	sub	sp, #16
 8007942:	af00      	add	r7, sp, #0
 8007944:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	68db      	ldr	r3, [r3, #12]
 800794c:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	691b      	ldr	r3, [r3, #16]
 8007954:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007956:	68bb      	ldr	r3, [r7, #8]
 8007958:	f003 0302 	and.w	r3, r3, #2
 800795c:	2b00      	cmp	r3, #0
 800795e:	d020      	beq.n	80079a2 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	f003 0302 	and.w	r3, r3, #2
 8007966:	2b00      	cmp	r3, #0
 8007968:	d01b      	beq.n	80079a2 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	f06f 0202 	mvn.w	r2, #2
 8007972:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	2201      	movs	r2, #1
 8007978:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	699b      	ldr	r3, [r3, #24]
 8007980:	f003 0303 	and.w	r3, r3, #3
 8007984:	2b00      	cmp	r3, #0
 8007986:	d003      	beq.n	8007990 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007988:	6878      	ldr	r0, [r7, #4]
 800798a:	f000 faff 	bl	8007f8c <HAL_TIM_IC_CaptureCallback>
 800798e:	e005      	b.n	800799c <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007990:	6878      	ldr	r0, [r7, #4]
 8007992:	f000 faf1 	bl	8007f78 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007996:	6878      	ldr	r0, [r7, #4]
 8007998:	f000 fb02 	bl	8007fa0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	2200      	movs	r2, #0
 80079a0:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80079a2:	68bb      	ldr	r3, [r7, #8]
 80079a4:	f003 0304 	and.w	r3, r3, #4
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d020      	beq.n	80079ee <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	f003 0304 	and.w	r3, r3, #4
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d01b      	beq.n	80079ee <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	f06f 0204 	mvn.w	r2, #4
 80079be:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	2202      	movs	r2, #2
 80079c4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	699b      	ldr	r3, [r3, #24]
 80079cc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d003      	beq.n	80079dc <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80079d4:	6878      	ldr	r0, [r7, #4]
 80079d6:	f000 fad9 	bl	8007f8c <HAL_TIM_IC_CaptureCallback>
 80079da:	e005      	b.n	80079e8 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80079dc:	6878      	ldr	r0, [r7, #4]
 80079de:	f000 facb 	bl	8007f78 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80079e2:	6878      	ldr	r0, [r7, #4]
 80079e4:	f000 fadc 	bl	8007fa0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	2200      	movs	r2, #0
 80079ec:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80079ee:	68bb      	ldr	r3, [r7, #8]
 80079f0:	f003 0308 	and.w	r3, r3, #8
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	d020      	beq.n	8007a3a <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	f003 0308 	and.w	r3, r3, #8
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d01b      	beq.n	8007a3a <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	f06f 0208 	mvn.w	r2, #8
 8007a0a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	2204      	movs	r2, #4
 8007a10:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	69db      	ldr	r3, [r3, #28]
 8007a18:	f003 0303 	and.w	r3, r3, #3
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d003      	beq.n	8007a28 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007a20:	6878      	ldr	r0, [r7, #4]
 8007a22:	f000 fab3 	bl	8007f8c <HAL_TIM_IC_CaptureCallback>
 8007a26:	e005      	b.n	8007a34 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007a28:	6878      	ldr	r0, [r7, #4]
 8007a2a:	f000 faa5 	bl	8007f78 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007a2e:	6878      	ldr	r0, [r7, #4]
 8007a30:	f000 fab6 	bl	8007fa0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	2200      	movs	r2, #0
 8007a38:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007a3a:	68bb      	ldr	r3, [r7, #8]
 8007a3c:	f003 0310 	and.w	r3, r3, #16
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d020      	beq.n	8007a86 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	f003 0310 	and.w	r3, r3, #16
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d01b      	beq.n	8007a86 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	f06f 0210 	mvn.w	r2, #16
 8007a56:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	2208      	movs	r2, #8
 8007a5c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	69db      	ldr	r3, [r3, #28]
 8007a64:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	d003      	beq.n	8007a74 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007a6c:	6878      	ldr	r0, [r7, #4]
 8007a6e:	f000 fa8d 	bl	8007f8c <HAL_TIM_IC_CaptureCallback>
 8007a72:	e005      	b.n	8007a80 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007a74:	6878      	ldr	r0, [r7, #4]
 8007a76:	f000 fa7f 	bl	8007f78 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007a7a:	6878      	ldr	r0, [r7, #4]
 8007a7c:	f000 fa90 	bl	8007fa0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	2200      	movs	r2, #0
 8007a84:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007a86:	68bb      	ldr	r3, [r7, #8]
 8007a88:	f003 0301 	and.w	r3, r3, #1
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	d00c      	beq.n	8007aaa <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	f003 0301 	and.w	r3, r3, #1
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	d007      	beq.n	8007aaa <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	f06f 0201 	mvn.w	r2, #1
 8007aa2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007aa4:	6878      	ldr	r0, [r7, #4]
 8007aa6:	f000 fa5d 	bl	8007f64 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007aaa:	68bb      	ldr	r3, [r7, #8]
 8007aac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d104      	bne.n	8007abe <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8007ab4:	68bb      	ldr	r3, [r7, #8]
 8007ab6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d00c      	beq.n	8007ad8 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	d007      	beq.n	8007ad8 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8007ad0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007ad2:	6878      	ldr	r0, [r7, #4]
 8007ad4:	f001 f864 	bl	8008ba0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8007ad8:	68bb      	ldr	r3, [r7, #8]
 8007ada:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	d00c      	beq.n	8007afc <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	d007      	beq.n	8007afc <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8007af4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007af6:	6878      	ldr	r0, [r7, #4]
 8007af8:	f001 f85c 	bl	8008bb4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007afc:	68bb      	ldr	r3, [r7, #8]
 8007afe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d00c      	beq.n	8007b20 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	d007      	beq.n	8007b20 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007b18:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007b1a:	6878      	ldr	r0, [r7, #4]
 8007b1c:	f000 fa4a 	bl	8007fb4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007b20:	68bb      	ldr	r3, [r7, #8]
 8007b22:	f003 0320 	and.w	r3, r3, #32
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	d00c      	beq.n	8007b44 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	f003 0320 	and.w	r3, r3, #32
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d007      	beq.n	8007b44 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	f06f 0220 	mvn.w	r2, #32
 8007b3c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007b3e:	6878      	ldr	r0, [r7, #4]
 8007b40:	f001 f824 	bl	8008b8c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007b44:	bf00      	nop
 8007b46:	3710      	adds	r7, #16
 8007b48:	46bd      	mov	sp, r7
 8007b4a:	bd80      	pop	{r7, pc}

08007b4c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007b4c:	b580      	push	{r7, lr}
 8007b4e:	b086      	sub	sp, #24
 8007b50:	af00      	add	r7, sp, #0
 8007b52:	60f8      	str	r0, [r7, #12]
 8007b54:	60b9      	str	r1, [r7, #8]
 8007b56:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007b58:	2300      	movs	r3, #0
 8007b5a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007b62:	2b01      	cmp	r3, #1
 8007b64:	d101      	bne.n	8007b6a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007b66:	2302      	movs	r3, #2
 8007b68:	e0ff      	b.n	8007d6a <HAL_TIM_PWM_ConfigChannel+0x21e>
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	2201      	movs	r2, #1
 8007b6e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	2b14      	cmp	r3, #20
 8007b76:	f200 80f0 	bhi.w	8007d5a <HAL_TIM_PWM_ConfigChannel+0x20e>
 8007b7a:	a201      	add	r2, pc, #4	@ (adr r2, 8007b80 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007b7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b80:	08007bd5 	.word	0x08007bd5
 8007b84:	08007d5b 	.word	0x08007d5b
 8007b88:	08007d5b 	.word	0x08007d5b
 8007b8c:	08007d5b 	.word	0x08007d5b
 8007b90:	08007c15 	.word	0x08007c15
 8007b94:	08007d5b 	.word	0x08007d5b
 8007b98:	08007d5b 	.word	0x08007d5b
 8007b9c:	08007d5b 	.word	0x08007d5b
 8007ba0:	08007c57 	.word	0x08007c57
 8007ba4:	08007d5b 	.word	0x08007d5b
 8007ba8:	08007d5b 	.word	0x08007d5b
 8007bac:	08007d5b 	.word	0x08007d5b
 8007bb0:	08007c97 	.word	0x08007c97
 8007bb4:	08007d5b 	.word	0x08007d5b
 8007bb8:	08007d5b 	.word	0x08007d5b
 8007bbc:	08007d5b 	.word	0x08007d5b
 8007bc0:	08007cd9 	.word	0x08007cd9
 8007bc4:	08007d5b 	.word	0x08007d5b
 8007bc8:	08007d5b 	.word	0x08007d5b
 8007bcc:	08007d5b 	.word	0x08007d5b
 8007bd0:	08007d19 	.word	0x08007d19
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	68b9      	ldr	r1, [r7, #8]
 8007bda:	4618      	mov	r0, r3
 8007bdc:	f000 fa94 	bl	8008108 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	699a      	ldr	r2, [r3, #24]
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	f042 0208 	orr.w	r2, r2, #8
 8007bee:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	699a      	ldr	r2, [r3, #24]
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	f022 0204 	bic.w	r2, r2, #4
 8007bfe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	6999      	ldr	r1, [r3, #24]
 8007c06:	68bb      	ldr	r3, [r7, #8]
 8007c08:	691a      	ldr	r2, [r3, #16]
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	430a      	orrs	r2, r1
 8007c10:	619a      	str	r2, [r3, #24]
      break;
 8007c12:	e0a5      	b.n	8007d60 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	68b9      	ldr	r1, [r7, #8]
 8007c1a:	4618      	mov	r0, r3
 8007c1c:	f000 fb04 	bl	8008228 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	699a      	ldr	r2, [r3, #24]
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007c2e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	699a      	ldr	r2, [r3, #24]
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007c3e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	6999      	ldr	r1, [r3, #24]
 8007c46:	68bb      	ldr	r3, [r7, #8]
 8007c48:	691b      	ldr	r3, [r3, #16]
 8007c4a:	021a      	lsls	r2, r3, #8
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	430a      	orrs	r2, r1
 8007c52:	619a      	str	r2, [r3, #24]
      break;
 8007c54:	e084      	b.n	8007d60 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	68b9      	ldr	r1, [r7, #8]
 8007c5c:	4618      	mov	r0, r3
 8007c5e:	f000 fb6d 	bl	800833c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	69da      	ldr	r2, [r3, #28]
 8007c68:	68fb      	ldr	r3, [r7, #12]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	f042 0208 	orr.w	r2, r2, #8
 8007c70:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	69da      	ldr	r2, [r3, #28]
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	f022 0204 	bic.w	r2, r2, #4
 8007c80:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	69d9      	ldr	r1, [r3, #28]
 8007c88:	68bb      	ldr	r3, [r7, #8]
 8007c8a:	691a      	ldr	r2, [r3, #16]
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	430a      	orrs	r2, r1
 8007c92:	61da      	str	r2, [r3, #28]
      break;
 8007c94:	e064      	b.n	8007d60 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	68b9      	ldr	r1, [r7, #8]
 8007c9c:	4618      	mov	r0, r3
 8007c9e:	f000 fbd5 	bl	800844c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	69da      	ldr	r2, [r3, #28]
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007cb0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	69da      	ldr	r2, [r3, #28]
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007cc0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	69d9      	ldr	r1, [r3, #28]
 8007cc8:	68bb      	ldr	r3, [r7, #8]
 8007cca:	691b      	ldr	r3, [r3, #16]
 8007ccc:	021a      	lsls	r2, r3, #8
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	430a      	orrs	r2, r1
 8007cd4:	61da      	str	r2, [r3, #28]
      break;
 8007cd6:	e043      	b.n	8007d60 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	68b9      	ldr	r1, [r7, #8]
 8007cde:	4618      	mov	r0, r3
 8007ce0:	f000 fc1e 	bl	8008520 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	f042 0208 	orr.w	r2, r2, #8
 8007cf2:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	f022 0204 	bic.w	r2, r2, #4
 8007d02:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8007d0a:	68bb      	ldr	r3, [r7, #8]
 8007d0c:	691a      	ldr	r2, [r3, #16]
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	430a      	orrs	r2, r1
 8007d14:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8007d16:	e023      	b.n	8007d60 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	68b9      	ldr	r1, [r7, #8]
 8007d1e:	4618      	mov	r0, r3
 8007d20:	f000 fc62 	bl	80085e8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007d32:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007d42:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8007d4a:	68bb      	ldr	r3, [r7, #8]
 8007d4c:	691b      	ldr	r3, [r3, #16]
 8007d4e:	021a      	lsls	r2, r3, #8
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	430a      	orrs	r2, r1
 8007d56:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8007d58:	e002      	b.n	8007d60 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8007d5a:	2301      	movs	r3, #1
 8007d5c:	75fb      	strb	r3, [r7, #23]
      break;
 8007d5e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	2200      	movs	r2, #0
 8007d64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007d68:	7dfb      	ldrb	r3, [r7, #23]
}
 8007d6a:	4618      	mov	r0, r3
 8007d6c:	3718      	adds	r7, #24
 8007d6e:	46bd      	mov	sp, r7
 8007d70:	bd80      	pop	{r7, pc}
 8007d72:	bf00      	nop

08007d74 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007d74:	b580      	push	{r7, lr}
 8007d76:	b084      	sub	sp, #16
 8007d78:	af00      	add	r7, sp, #0
 8007d7a:	6078      	str	r0, [r7, #4]
 8007d7c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007d7e:	2300      	movs	r3, #0
 8007d80:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007d88:	2b01      	cmp	r3, #1
 8007d8a:	d101      	bne.n	8007d90 <HAL_TIM_ConfigClockSource+0x1c>
 8007d8c:	2302      	movs	r3, #2
 8007d8e:	e0dc      	b.n	8007f4a <HAL_TIM_ConfigClockSource+0x1d6>
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	2201      	movs	r2, #1
 8007d94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	2202      	movs	r2, #2
 8007d9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	689b      	ldr	r3, [r3, #8]
 8007da6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007da8:	68ba      	ldr	r2, [r7, #8]
 8007daa:	4b6a      	ldr	r3, [pc, #424]	@ (8007f54 <HAL_TIM_ConfigClockSource+0x1e0>)
 8007dac:	4013      	ands	r3, r2
 8007dae:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007db0:	68bb      	ldr	r3, [r7, #8]
 8007db2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007db6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	68ba      	ldr	r2, [r7, #8]
 8007dbe:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007dc0:	683b      	ldr	r3, [r7, #0]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	4a64      	ldr	r2, [pc, #400]	@ (8007f58 <HAL_TIM_ConfigClockSource+0x1e4>)
 8007dc6:	4293      	cmp	r3, r2
 8007dc8:	f000 80a9 	beq.w	8007f1e <HAL_TIM_ConfigClockSource+0x1aa>
 8007dcc:	4a62      	ldr	r2, [pc, #392]	@ (8007f58 <HAL_TIM_ConfigClockSource+0x1e4>)
 8007dce:	4293      	cmp	r3, r2
 8007dd0:	f200 80ae 	bhi.w	8007f30 <HAL_TIM_ConfigClockSource+0x1bc>
 8007dd4:	4a61      	ldr	r2, [pc, #388]	@ (8007f5c <HAL_TIM_ConfigClockSource+0x1e8>)
 8007dd6:	4293      	cmp	r3, r2
 8007dd8:	f000 80a1 	beq.w	8007f1e <HAL_TIM_ConfigClockSource+0x1aa>
 8007ddc:	4a5f      	ldr	r2, [pc, #380]	@ (8007f5c <HAL_TIM_ConfigClockSource+0x1e8>)
 8007dde:	4293      	cmp	r3, r2
 8007de0:	f200 80a6 	bhi.w	8007f30 <HAL_TIM_ConfigClockSource+0x1bc>
 8007de4:	4a5e      	ldr	r2, [pc, #376]	@ (8007f60 <HAL_TIM_ConfigClockSource+0x1ec>)
 8007de6:	4293      	cmp	r3, r2
 8007de8:	f000 8099 	beq.w	8007f1e <HAL_TIM_ConfigClockSource+0x1aa>
 8007dec:	4a5c      	ldr	r2, [pc, #368]	@ (8007f60 <HAL_TIM_ConfigClockSource+0x1ec>)
 8007dee:	4293      	cmp	r3, r2
 8007df0:	f200 809e 	bhi.w	8007f30 <HAL_TIM_ConfigClockSource+0x1bc>
 8007df4:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8007df8:	f000 8091 	beq.w	8007f1e <HAL_TIM_ConfigClockSource+0x1aa>
 8007dfc:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8007e00:	f200 8096 	bhi.w	8007f30 <HAL_TIM_ConfigClockSource+0x1bc>
 8007e04:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007e08:	f000 8089 	beq.w	8007f1e <HAL_TIM_ConfigClockSource+0x1aa>
 8007e0c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007e10:	f200 808e 	bhi.w	8007f30 <HAL_TIM_ConfigClockSource+0x1bc>
 8007e14:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007e18:	d03e      	beq.n	8007e98 <HAL_TIM_ConfigClockSource+0x124>
 8007e1a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007e1e:	f200 8087 	bhi.w	8007f30 <HAL_TIM_ConfigClockSource+0x1bc>
 8007e22:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007e26:	f000 8086 	beq.w	8007f36 <HAL_TIM_ConfigClockSource+0x1c2>
 8007e2a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007e2e:	d87f      	bhi.n	8007f30 <HAL_TIM_ConfigClockSource+0x1bc>
 8007e30:	2b70      	cmp	r3, #112	@ 0x70
 8007e32:	d01a      	beq.n	8007e6a <HAL_TIM_ConfigClockSource+0xf6>
 8007e34:	2b70      	cmp	r3, #112	@ 0x70
 8007e36:	d87b      	bhi.n	8007f30 <HAL_TIM_ConfigClockSource+0x1bc>
 8007e38:	2b60      	cmp	r3, #96	@ 0x60
 8007e3a:	d050      	beq.n	8007ede <HAL_TIM_ConfigClockSource+0x16a>
 8007e3c:	2b60      	cmp	r3, #96	@ 0x60
 8007e3e:	d877      	bhi.n	8007f30 <HAL_TIM_ConfigClockSource+0x1bc>
 8007e40:	2b50      	cmp	r3, #80	@ 0x50
 8007e42:	d03c      	beq.n	8007ebe <HAL_TIM_ConfigClockSource+0x14a>
 8007e44:	2b50      	cmp	r3, #80	@ 0x50
 8007e46:	d873      	bhi.n	8007f30 <HAL_TIM_ConfigClockSource+0x1bc>
 8007e48:	2b40      	cmp	r3, #64	@ 0x40
 8007e4a:	d058      	beq.n	8007efe <HAL_TIM_ConfigClockSource+0x18a>
 8007e4c:	2b40      	cmp	r3, #64	@ 0x40
 8007e4e:	d86f      	bhi.n	8007f30 <HAL_TIM_ConfigClockSource+0x1bc>
 8007e50:	2b30      	cmp	r3, #48	@ 0x30
 8007e52:	d064      	beq.n	8007f1e <HAL_TIM_ConfigClockSource+0x1aa>
 8007e54:	2b30      	cmp	r3, #48	@ 0x30
 8007e56:	d86b      	bhi.n	8007f30 <HAL_TIM_ConfigClockSource+0x1bc>
 8007e58:	2b20      	cmp	r3, #32
 8007e5a:	d060      	beq.n	8007f1e <HAL_TIM_ConfigClockSource+0x1aa>
 8007e5c:	2b20      	cmp	r3, #32
 8007e5e:	d867      	bhi.n	8007f30 <HAL_TIM_ConfigClockSource+0x1bc>
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	d05c      	beq.n	8007f1e <HAL_TIM_ConfigClockSource+0x1aa>
 8007e64:	2b10      	cmp	r3, #16
 8007e66:	d05a      	beq.n	8007f1e <HAL_TIM_ConfigClockSource+0x1aa>
 8007e68:	e062      	b.n	8007f30 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007e6e:	683b      	ldr	r3, [r7, #0]
 8007e70:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007e72:	683b      	ldr	r3, [r7, #0]
 8007e74:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007e76:	683b      	ldr	r3, [r7, #0]
 8007e78:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007e7a:	f000 fc99 	bl	80087b0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	689b      	ldr	r3, [r3, #8]
 8007e84:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007e86:	68bb      	ldr	r3, [r7, #8]
 8007e88:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8007e8c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	68ba      	ldr	r2, [r7, #8]
 8007e94:	609a      	str	r2, [r3, #8]
      break;
 8007e96:	e04f      	b.n	8007f38 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007e9c:	683b      	ldr	r3, [r7, #0]
 8007e9e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007ea0:	683b      	ldr	r3, [r7, #0]
 8007ea2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007ea4:	683b      	ldr	r3, [r7, #0]
 8007ea6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007ea8:	f000 fc82 	bl	80087b0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	689a      	ldr	r2, [r3, #8]
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007eba:	609a      	str	r2, [r3, #8]
      break;
 8007ebc:	e03c      	b.n	8007f38 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007ec2:	683b      	ldr	r3, [r7, #0]
 8007ec4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007ec6:	683b      	ldr	r3, [r7, #0]
 8007ec8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007eca:	461a      	mov	r2, r3
 8007ecc:	f000 fbf2 	bl	80086b4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	2150      	movs	r1, #80	@ 0x50
 8007ed6:	4618      	mov	r0, r3
 8007ed8:	f000 fc4c 	bl	8008774 <TIM_ITRx_SetConfig>
      break;
 8007edc:	e02c      	b.n	8007f38 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007ee2:	683b      	ldr	r3, [r7, #0]
 8007ee4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007ee6:	683b      	ldr	r3, [r7, #0]
 8007ee8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007eea:	461a      	mov	r2, r3
 8007eec:	f000 fc11 	bl	8008712 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	2160      	movs	r1, #96	@ 0x60
 8007ef6:	4618      	mov	r0, r3
 8007ef8:	f000 fc3c 	bl	8008774 <TIM_ITRx_SetConfig>
      break;
 8007efc:	e01c      	b.n	8007f38 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007f02:	683b      	ldr	r3, [r7, #0]
 8007f04:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007f06:	683b      	ldr	r3, [r7, #0]
 8007f08:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007f0a:	461a      	mov	r2, r3
 8007f0c:	f000 fbd2 	bl	80086b4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	2140      	movs	r1, #64	@ 0x40
 8007f16:	4618      	mov	r0, r3
 8007f18:	f000 fc2c 	bl	8008774 <TIM_ITRx_SetConfig>
      break;
 8007f1c:	e00c      	b.n	8007f38 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	681a      	ldr	r2, [r3, #0]
 8007f22:	683b      	ldr	r3, [r7, #0]
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	4619      	mov	r1, r3
 8007f28:	4610      	mov	r0, r2
 8007f2a:	f000 fc23 	bl	8008774 <TIM_ITRx_SetConfig>
      break;
 8007f2e:	e003      	b.n	8007f38 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 8007f30:	2301      	movs	r3, #1
 8007f32:	73fb      	strb	r3, [r7, #15]
      break;
 8007f34:	e000      	b.n	8007f38 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 8007f36:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	2201      	movs	r2, #1
 8007f3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	2200      	movs	r2, #0
 8007f44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007f48:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f4a:	4618      	mov	r0, r3
 8007f4c:	3710      	adds	r7, #16
 8007f4e:	46bd      	mov	sp, r7
 8007f50:	bd80      	pop	{r7, pc}
 8007f52:	bf00      	nop
 8007f54:	ffceff88 	.word	0xffceff88
 8007f58:	00100040 	.word	0x00100040
 8007f5c:	00100030 	.word	0x00100030
 8007f60:	00100020 	.word	0x00100020

08007f64 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007f64:	b480      	push	{r7}
 8007f66:	b083      	sub	sp, #12
 8007f68:	af00      	add	r7, sp, #0
 8007f6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8007f6c:	bf00      	nop
 8007f6e:	370c      	adds	r7, #12
 8007f70:	46bd      	mov	sp, r7
 8007f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f76:	4770      	bx	lr

08007f78 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007f78:	b480      	push	{r7}
 8007f7a:	b083      	sub	sp, #12
 8007f7c:	af00      	add	r7, sp, #0
 8007f7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007f80:	bf00      	nop
 8007f82:	370c      	adds	r7, #12
 8007f84:	46bd      	mov	sp, r7
 8007f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f8a:	4770      	bx	lr

08007f8c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007f8c:	b480      	push	{r7}
 8007f8e:	b083      	sub	sp, #12
 8007f90:	af00      	add	r7, sp, #0
 8007f92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007f94:	bf00      	nop
 8007f96:	370c      	adds	r7, #12
 8007f98:	46bd      	mov	sp, r7
 8007f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f9e:	4770      	bx	lr

08007fa0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007fa0:	b480      	push	{r7}
 8007fa2:	b083      	sub	sp, #12
 8007fa4:	af00      	add	r7, sp, #0
 8007fa6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007fa8:	bf00      	nop
 8007faa:	370c      	adds	r7, #12
 8007fac:	46bd      	mov	sp, r7
 8007fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fb2:	4770      	bx	lr

08007fb4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007fb4:	b480      	push	{r7}
 8007fb6:	b083      	sub	sp, #12
 8007fb8:	af00      	add	r7, sp, #0
 8007fba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007fbc:	bf00      	nop
 8007fbe:	370c      	adds	r7, #12
 8007fc0:	46bd      	mov	sp, r7
 8007fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fc6:	4770      	bx	lr

08007fc8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007fc8:	b480      	push	{r7}
 8007fca:	b085      	sub	sp, #20
 8007fcc:	af00      	add	r7, sp, #0
 8007fce:	6078      	str	r0, [r7, #4]
 8007fd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	4a43      	ldr	r2, [pc, #268]	@ (80080e8 <TIM_Base_SetConfig+0x120>)
 8007fdc:	4293      	cmp	r3, r2
 8007fde:	d013      	beq.n	8008008 <TIM_Base_SetConfig+0x40>
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007fe6:	d00f      	beq.n	8008008 <TIM_Base_SetConfig+0x40>
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	4a40      	ldr	r2, [pc, #256]	@ (80080ec <TIM_Base_SetConfig+0x124>)
 8007fec:	4293      	cmp	r3, r2
 8007fee:	d00b      	beq.n	8008008 <TIM_Base_SetConfig+0x40>
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	4a3f      	ldr	r2, [pc, #252]	@ (80080f0 <TIM_Base_SetConfig+0x128>)
 8007ff4:	4293      	cmp	r3, r2
 8007ff6:	d007      	beq.n	8008008 <TIM_Base_SetConfig+0x40>
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	4a3e      	ldr	r2, [pc, #248]	@ (80080f4 <TIM_Base_SetConfig+0x12c>)
 8007ffc:	4293      	cmp	r3, r2
 8007ffe:	d003      	beq.n	8008008 <TIM_Base_SetConfig+0x40>
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	4a3d      	ldr	r2, [pc, #244]	@ (80080f8 <TIM_Base_SetConfig+0x130>)
 8008004:	4293      	cmp	r3, r2
 8008006:	d108      	bne.n	800801a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800800e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008010:	683b      	ldr	r3, [r7, #0]
 8008012:	685b      	ldr	r3, [r3, #4]
 8008014:	68fa      	ldr	r2, [r7, #12]
 8008016:	4313      	orrs	r3, r2
 8008018:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	4a32      	ldr	r2, [pc, #200]	@ (80080e8 <TIM_Base_SetConfig+0x120>)
 800801e:	4293      	cmp	r3, r2
 8008020:	d01f      	beq.n	8008062 <TIM_Base_SetConfig+0x9a>
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008028:	d01b      	beq.n	8008062 <TIM_Base_SetConfig+0x9a>
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	4a2f      	ldr	r2, [pc, #188]	@ (80080ec <TIM_Base_SetConfig+0x124>)
 800802e:	4293      	cmp	r3, r2
 8008030:	d017      	beq.n	8008062 <TIM_Base_SetConfig+0x9a>
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	4a2e      	ldr	r2, [pc, #184]	@ (80080f0 <TIM_Base_SetConfig+0x128>)
 8008036:	4293      	cmp	r3, r2
 8008038:	d013      	beq.n	8008062 <TIM_Base_SetConfig+0x9a>
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	4a2d      	ldr	r2, [pc, #180]	@ (80080f4 <TIM_Base_SetConfig+0x12c>)
 800803e:	4293      	cmp	r3, r2
 8008040:	d00f      	beq.n	8008062 <TIM_Base_SetConfig+0x9a>
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	4a2c      	ldr	r2, [pc, #176]	@ (80080f8 <TIM_Base_SetConfig+0x130>)
 8008046:	4293      	cmp	r3, r2
 8008048:	d00b      	beq.n	8008062 <TIM_Base_SetConfig+0x9a>
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	4a2b      	ldr	r2, [pc, #172]	@ (80080fc <TIM_Base_SetConfig+0x134>)
 800804e:	4293      	cmp	r3, r2
 8008050:	d007      	beq.n	8008062 <TIM_Base_SetConfig+0x9a>
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	4a2a      	ldr	r2, [pc, #168]	@ (8008100 <TIM_Base_SetConfig+0x138>)
 8008056:	4293      	cmp	r3, r2
 8008058:	d003      	beq.n	8008062 <TIM_Base_SetConfig+0x9a>
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	4a29      	ldr	r2, [pc, #164]	@ (8008104 <TIM_Base_SetConfig+0x13c>)
 800805e:	4293      	cmp	r3, r2
 8008060:	d108      	bne.n	8008074 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008068:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800806a:	683b      	ldr	r3, [r7, #0]
 800806c:	68db      	ldr	r3, [r3, #12]
 800806e:	68fa      	ldr	r2, [r7, #12]
 8008070:	4313      	orrs	r3, r2
 8008072:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800807a:	683b      	ldr	r3, [r7, #0]
 800807c:	695b      	ldr	r3, [r3, #20]
 800807e:	4313      	orrs	r3, r2
 8008080:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008082:	683b      	ldr	r3, [r7, #0]
 8008084:	689a      	ldr	r2, [r3, #8]
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800808a:	683b      	ldr	r3, [r7, #0]
 800808c:	681a      	ldr	r2, [r3, #0]
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	4a14      	ldr	r2, [pc, #80]	@ (80080e8 <TIM_Base_SetConfig+0x120>)
 8008096:	4293      	cmp	r3, r2
 8008098:	d00f      	beq.n	80080ba <TIM_Base_SetConfig+0xf2>
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	4a16      	ldr	r2, [pc, #88]	@ (80080f8 <TIM_Base_SetConfig+0x130>)
 800809e:	4293      	cmp	r3, r2
 80080a0:	d00b      	beq.n	80080ba <TIM_Base_SetConfig+0xf2>
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	4a15      	ldr	r2, [pc, #84]	@ (80080fc <TIM_Base_SetConfig+0x134>)
 80080a6:	4293      	cmp	r3, r2
 80080a8:	d007      	beq.n	80080ba <TIM_Base_SetConfig+0xf2>
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	4a14      	ldr	r2, [pc, #80]	@ (8008100 <TIM_Base_SetConfig+0x138>)
 80080ae:	4293      	cmp	r3, r2
 80080b0:	d003      	beq.n	80080ba <TIM_Base_SetConfig+0xf2>
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	4a13      	ldr	r2, [pc, #76]	@ (8008104 <TIM_Base_SetConfig+0x13c>)
 80080b6:	4293      	cmp	r3, r2
 80080b8:	d103      	bne.n	80080c2 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80080ba:	683b      	ldr	r3, [r7, #0]
 80080bc:	691a      	ldr	r2, [r3, #16]
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	f043 0204 	orr.w	r2, r3, #4
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	2201      	movs	r2, #1
 80080d2:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	68fa      	ldr	r2, [r7, #12]
 80080d8:	601a      	str	r2, [r3, #0]
}
 80080da:	bf00      	nop
 80080dc:	3714      	adds	r7, #20
 80080de:	46bd      	mov	sp, r7
 80080e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080e4:	4770      	bx	lr
 80080e6:	bf00      	nop
 80080e8:	40010000 	.word	0x40010000
 80080ec:	40000400 	.word	0x40000400
 80080f0:	40000800 	.word	0x40000800
 80080f4:	40000c00 	.word	0x40000c00
 80080f8:	40010400 	.word	0x40010400
 80080fc:	40014000 	.word	0x40014000
 8008100:	40014400 	.word	0x40014400
 8008104:	40014800 	.word	0x40014800

08008108 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008108:	b480      	push	{r7}
 800810a:	b087      	sub	sp, #28
 800810c:	af00      	add	r7, sp, #0
 800810e:	6078      	str	r0, [r7, #4]
 8008110:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	6a1b      	ldr	r3, [r3, #32]
 8008116:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	6a1b      	ldr	r3, [r3, #32]
 800811c:	f023 0201 	bic.w	r2, r3, #1
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	685b      	ldr	r3, [r3, #4]
 8008128:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	699b      	ldr	r3, [r3, #24]
 800812e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008130:	68fa      	ldr	r2, [r7, #12]
 8008132:	4b37      	ldr	r3, [pc, #220]	@ (8008210 <TIM_OC1_SetConfig+0x108>)
 8008134:	4013      	ands	r3, r2
 8008136:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	f023 0303 	bic.w	r3, r3, #3
 800813e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008140:	683b      	ldr	r3, [r7, #0]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	68fa      	ldr	r2, [r7, #12]
 8008146:	4313      	orrs	r3, r2
 8008148:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800814a:	697b      	ldr	r3, [r7, #20]
 800814c:	f023 0302 	bic.w	r3, r3, #2
 8008150:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008152:	683b      	ldr	r3, [r7, #0]
 8008154:	689b      	ldr	r3, [r3, #8]
 8008156:	697a      	ldr	r2, [r7, #20]
 8008158:	4313      	orrs	r3, r2
 800815a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	4a2d      	ldr	r2, [pc, #180]	@ (8008214 <TIM_OC1_SetConfig+0x10c>)
 8008160:	4293      	cmp	r3, r2
 8008162:	d00f      	beq.n	8008184 <TIM_OC1_SetConfig+0x7c>
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	4a2c      	ldr	r2, [pc, #176]	@ (8008218 <TIM_OC1_SetConfig+0x110>)
 8008168:	4293      	cmp	r3, r2
 800816a:	d00b      	beq.n	8008184 <TIM_OC1_SetConfig+0x7c>
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	4a2b      	ldr	r2, [pc, #172]	@ (800821c <TIM_OC1_SetConfig+0x114>)
 8008170:	4293      	cmp	r3, r2
 8008172:	d007      	beq.n	8008184 <TIM_OC1_SetConfig+0x7c>
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	4a2a      	ldr	r2, [pc, #168]	@ (8008220 <TIM_OC1_SetConfig+0x118>)
 8008178:	4293      	cmp	r3, r2
 800817a:	d003      	beq.n	8008184 <TIM_OC1_SetConfig+0x7c>
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	4a29      	ldr	r2, [pc, #164]	@ (8008224 <TIM_OC1_SetConfig+0x11c>)
 8008180:	4293      	cmp	r3, r2
 8008182:	d10c      	bne.n	800819e <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008184:	697b      	ldr	r3, [r7, #20]
 8008186:	f023 0308 	bic.w	r3, r3, #8
 800818a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800818c:	683b      	ldr	r3, [r7, #0]
 800818e:	68db      	ldr	r3, [r3, #12]
 8008190:	697a      	ldr	r2, [r7, #20]
 8008192:	4313      	orrs	r3, r2
 8008194:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008196:	697b      	ldr	r3, [r7, #20]
 8008198:	f023 0304 	bic.w	r3, r3, #4
 800819c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	4a1c      	ldr	r2, [pc, #112]	@ (8008214 <TIM_OC1_SetConfig+0x10c>)
 80081a2:	4293      	cmp	r3, r2
 80081a4:	d00f      	beq.n	80081c6 <TIM_OC1_SetConfig+0xbe>
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	4a1b      	ldr	r2, [pc, #108]	@ (8008218 <TIM_OC1_SetConfig+0x110>)
 80081aa:	4293      	cmp	r3, r2
 80081ac:	d00b      	beq.n	80081c6 <TIM_OC1_SetConfig+0xbe>
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	4a1a      	ldr	r2, [pc, #104]	@ (800821c <TIM_OC1_SetConfig+0x114>)
 80081b2:	4293      	cmp	r3, r2
 80081b4:	d007      	beq.n	80081c6 <TIM_OC1_SetConfig+0xbe>
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	4a19      	ldr	r2, [pc, #100]	@ (8008220 <TIM_OC1_SetConfig+0x118>)
 80081ba:	4293      	cmp	r3, r2
 80081bc:	d003      	beq.n	80081c6 <TIM_OC1_SetConfig+0xbe>
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	4a18      	ldr	r2, [pc, #96]	@ (8008224 <TIM_OC1_SetConfig+0x11c>)
 80081c2:	4293      	cmp	r3, r2
 80081c4:	d111      	bne.n	80081ea <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80081c6:	693b      	ldr	r3, [r7, #16]
 80081c8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80081cc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80081ce:	693b      	ldr	r3, [r7, #16]
 80081d0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80081d4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80081d6:	683b      	ldr	r3, [r7, #0]
 80081d8:	695b      	ldr	r3, [r3, #20]
 80081da:	693a      	ldr	r2, [r7, #16]
 80081dc:	4313      	orrs	r3, r2
 80081de:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80081e0:	683b      	ldr	r3, [r7, #0]
 80081e2:	699b      	ldr	r3, [r3, #24]
 80081e4:	693a      	ldr	r2, [r7, #16]
 80081e6:	4313      	orrs	r3, r2
 80081e8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	693a      	ldr	r2, [r7, #16]
 80081ee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	68fa      	ldr	r2, [r7, #12]
 80081f4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80081f6:	683b      	ldr	r3, [r7, #0]
 80081f8:	685a      	ldr	r2, [r3, #4]
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	697a      	ldr	r2, [r7, #20]
 8008202:	621a      	str	r2, [r3, #32]
}
 8008204:	bf00      	nop
 8008206:	371c      	adds	r7, #28
 8008208:	46bd      	mov	sp, r7
 800820a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800820e:	4770      	bx	lr
 8008210:	fffeff8f 	.word	0xfffeff8f
 8008214:	40010000 	.word	0x40010000
 8008218:	40010400 	.word	0x40010400
 800821c:	40014000 	.word	0x40014000
 8008220:	40014400 	.word	0x40014400
 8008224:	40014800 	.word	0x40014800

08008228 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008228:	b480      	push	{r7}
 800822a:	b087      	sub	sp, #28
 800822c:	af00      	add	r7, sp, #0
 800822e:	6078      	str	r0, [r7, #4]
 8008230:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	6a1b      	ldr	r3, [r3, #32]
 8008236:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	6a1b      	ldr	r3, [r3, #32]
 800823c:	f023 0210 	bic.w	r2, r3, #16
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	685b      	ldr	r3, [r3, #4]
 8008248:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	699b      	ldr	r3, [r3, #24]
 800824e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008250:	68fa      	ldr	r2, [r7, #12]
 8008252:	4b34      	ldr	r3, [pc, #208]	@ (8008324 <TIM_OC2_SetConfig+0xfc>)
 8008254:	4013      	ands	r3, r2
 8008256:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800825e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008260:	683b      	ldr	r3, [r7, #0]
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	021b      	lsls	r3, r3, #8
 8008266:	68fa      	ldr	r2, [r7, #12]
 8008268:	4313      	orrs	r3, r2
 800826a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800826c:	697b      	ldr	r3, [r7, #20]
 800826e:	f023 0320 	bic.w	r3, r3, #32
 8008272:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008274:	683b      	ldr	r3, [r7, #0]
 8008276:	689b      	ldr	r3, [r3, #8]
 8008278:	011b      	lsls	r3, r3, #4
 800827a:	697a      	ldr	r2, [r7, #20]
 800827c:	4313      	orrs	r3, r2
 800827e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	4a29      	ldr	r2, [pc, #164]	@ (8008328 <TIM_OC2_SetConfig+0x100>)
 8008284:	4293      	cmp	r3, r2
 8008286:	d003      	beq.n	8008290 <TIM_OC2_SetConfig+0x68>
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	4a28      	ldr	r2, [pc, #160]	@ (800832c <TIM_OC2_SetConfig+0x104>)
 800828c:	4293      	cmp	r3, r2
 800828e:	d10d      	bne.n	80082ac <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008290:	697b      	ldr	r3, [r7, #20]
 8008292:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008296:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008298:	683b      	ldr	r3, [r7, #0]
 800829a:	68db      	ldr	r3, [r3, #12]
 800829c:	011b      	lsls	r3, r3, #4
 800829e:	697a      	ldr	r2, [r7, #20]
 80082a0:	4313      	orrs	r3, r2
 80082a2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80082a4:	697b      	ldr	r3, [r7, #20]
 80082a6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80082aa:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	4a1e      	ldr	r2, [pc, #120]	@ (8008328 <TIM_OC2_SetConfig+0x100>)
 80082b0:	4293      	cmp	r3, r2
 80082b2:	d00f      	beq.n	80082d4 <TIM_OC2_SetConfig+0xac>
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	4a1d      	ldr	r2, [pc, #116]	@ (800832c <TIM_OC2_SetConfig+0x104>)
 80082b8:	4293      	cmp	r3, r2
 80082ba:	d00b      	beq.n	80082d4 <TIM_OC2_SetConfig+0xac>
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	4a1c      	ldr	r2, [pc, #112]	@ (8008330 <TIM_OC2_SetConfig+0x108>)
 80082c0:	4293      	cmp	r3, r2
 80082c2:	d007      	beq.n	80082d4 <TIM_OC2_SetConfig+0xac>
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	4a1b      	ldr	r2, [pc, #108]	@ (8008334 <TIM_OC2_SetConfig+0x10c>)
 80082c8:	4293      	cmp	r3, r2
 80082ca:	d003      	beq.n	80082d4 <TIM_OC2_SetConfig+0xac>
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	4a1a      	ldr	r2, [pc, #104]	@ (8008338 <TIM_OC2_SetConfig+0x110>)
 80082d0:	4293      	cmp	r3, r2
 80082d2:	d113      	bne.n	80082fc <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80082d4:	693b      	ldr	r3, [r7, #16]
 80082d6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80082da:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80082dc:	693b      	ldr	r3, [r7, #16]
 80082de:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80082e2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80082e4:	683b      	ldr	r3, [r7, #0]
 80082e6:	695b      	ldr	r3, [r3, #20]
 80082e8:	009b      	lsls	r3, r3, #2
 80082ea:	693a      	ldr	r2, [r7, #16]
 80082ec:	4313      	orrs	r3, r2
 80082ee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80082f0:	683b      	ldr	r3, [r7, #0]
 80082f2:	699b      	ldr	r3, [r3, #24]
 80082f4:	009b      	lsls	r3, r3, #2
 80082f6:	693a      	ldr	r2, [r7, #16]
 80082f8:	4313      	orrs	r3, r2
 80082fa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	693a      	ldr	r2, [r7, #16]
 8008300:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	68fa      	ldr	r2, [r7, #12]
 8008306:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008308:	683b      	ldr	r3, [r7, #0]
 800830a:	685a      	ldr	r2, [r3, #4]
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	697a      	ldr	r2, [r7, #20]
 8008314:	621a      	str	r2, [r3, #32]
}
 8008316:	bf00      	nop
 8008318:	371c      	adds	r7, #28
 800831a:	46bd      	mov	sp, r7
 800831c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008320:	4770      	bx	lr
 8008322:	bf00      	nop
 8008324:	feff8fff 	.word	0xfeff8fff
 8008328:	40010000 	.word	0x40010000
 800832c:	40010400 	.word	0x40010400
 8008330:	40014000 	.word	0x40014000
 8008334:	40014400 	.word	0x40014400
 8008338:	40014800 	.word	0x40014800

0800833c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800833c:	b480      	push	{r7}
 800833e:	b087      	sub	sp, #28
 8008340:	af00      	add	r7, sp, #0
 8008342:	6078      	str	r0, [r7, #4]
 8008344:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	6a1b      	ldr	r3, [r3, #32]
 800834a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	6a1b      	ldr	r3, [r3, #32]
 8008350:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	685b      	ldr	r3, [r3, #4]
 800835c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	69db      	ldr	r3, [r3, #28]
 8008362:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008364:	68fa      	ldr	r2, [r7, #12]
 8008366:	4b33      	ldr	r3, [pc, #204]	@ (8008434 <TIM_OC3_SetConfig+0xf8>)
 8008368:	4013      	ands	r3, r2
 800836a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	f023 0303 	bic.w	r3, r3, #3
 8008372:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008374:	683b      	ldr	r3, [r7, #0]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	68fa      	ldr	r2, [r7, #12]
 800837a:	4313      	orrs	r3, r2
 800837c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800837e:	697b      	ldr	r3, [r7, #20]
 8008380:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008384:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008386:	683b      	ldr	r3, [r7, #0]
 8008388:	689b      	ldr	r3, [r3, #8]
 800838a:	021b      	lsls	r3, r3, #8
 800838c:	697a      	ldr	r2, [r7, #20]
 800838e:	4313      	orrs	r3, r2
 8008390:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	4a28      	ldr	r2, [pc, #160]	@ (8008438 <TIM_OC3_SetConfig+0xfc>)
 8008396:	4293      	cmp	r3, r2
 8008398:	d003      	beq.n	80083a2 <TIM_OC3_SetConfig+0x66>
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	4a27      	ldr	r2, [pc, #156]	@ (800843c <TIM_OC3_SetConfig+0x100>)
 800839e:	4293      	cmp	r3, r2
 80083a0:	d10d      	bne.n	80083be <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80083a2:	697b      	ldr	r3, [r7, #20]
 80083a4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80083a8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80083aa:	683b      	ldr	r3, [r7, #0]
 80083ac:	68db      	ldr	r3, [r3, #12]
 80083ae:	021b      	lsls	r3, r3, #8
 80083b0:	697a      	ldr	r2, [r7, #20]
 80083b2:	4313      	orrs	r3, r2
 80083b4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80083b6:	697b      	ldr	r3, [r7, #20]
 80083b8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80083bc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	4a1d      	ldr	r2, [pc, #116]	@ (8008438 <TIM_OC3_SetConfig+0xfc>)
 80083c2:	4293      	cmp	r3, r2
 80083c4:	d00f      	beq.n	80083e6 <TIM_OC3_SetConfig+0xaa>
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	4a1c      	ldr	r2, [pc, #112]	@ (800843c <TIM_OC3_SetConfig+0x100>)
 80083ca:	4293      	cmp	r3, r2
 80083cc:	d00b      	beq.n	80083e6 <TIM_OC3_SetConfig+0xaa>
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	4a1b      	ldr	r2, [pc, #108]	@ (8008440 <TIM_OC3_SetConfig+0x104>)
 80083d2:	4293      	cmp	r3, r2
 80083d4:	d007      	beq.n	80083e6 <TIM_OC3_SetConfig+0xaa>
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	4a1a      	ldr	r2, [pc, #104]	@ (8008444 <TIM_OC3_SetConfig+0x108>)
 80083da:	4293      	cmp	r3, r2
 80083dc:	d003      	beq.n	80083e6 <TIM_OC3_SetConfig+0xaa>
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	4a19      	ldr	r2, [pc, #100]	@ (8008448 <TIM_OC3_SetConfig+0x10c>)
 80083e2:	4293      	cmp	r3, r2
 80083e4:	d113      	bne.n	800840e <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80083e6:	693b      	ldr	r3, [r7, #16]
 80083e8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80083ec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80083ee:	693b      	ldr	r3, [r7, #16]
 80083f0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80083f4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80083f6:	683b      	ldr	r3, [r7, #0]
 80083f8:	695b      	ldr	r3, [r3, #20]
 80083fa:	011b      	lsls	r3, r3, #4
 80083fc:	693a      	ldr	r2, [r7, #16]
 80083fe:	4313      	orrs	r3, r2
 8008400:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008402:	683b      	ldr	r3, [r7, #0]
 8008404:	699b      	ldr	r3, [r3, #24]
 8008406:	011b      	lsls	r3, r3, #4
 8008408:	693a      	ldr	r2, [r7, #16]
 800840a:	4313      	orrs	r3, r2
 800840c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	693a      	ldr	r2, [r7, #16]
 8008412:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	68fa      	ldr	r2, [r7, #12]
 8008418:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800841a:	683b      	ldr	r3, [r7, #0]
 800841c:	685a      	ldr	r2, [r3, #4]
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	697a      	ldr	r2, [r7, #20]
 8008426:	621a      	str	r2, [r3, #32]
}
 8008428:	bf00      	nop
 800842a:	371c      	adds	r7, #28
 800842c:	46bd      	mov	sp, r7
 800842e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008432:	4770      	bx	lr
 8008434:	fffeff8f 	.word	0xfffeff8f
 8008438:	40010000 	.word	0x40010000
 800843c:	40010400 	.word	0x40010400
 8008440:	40014000 	.word	0x40014000
 8008444:	40014400 	.word	0x40014400
 8008448:	40014800 	.word	0x40014800

0800844c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800844c:	b480      	push	{r7}
 800844e:	b087      	sub	sp, #28
 8008450:	af00      	add	r7, sp, #0
 8008452:	6078      	str	r0, [r7, #4]
 8008454:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	6a1b      	ldr	r3, [r3, #32]
 800845a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	6a1b      	ldr	r3, [r3, #32]
 8008460:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	685b      	ldr	r3, [r3, #4]
 800846c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	69db      	ldr	r3, [r3, #28]
 8008472:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008474:	68fa      	ldr	r2, [r7, #12]
 8008476:	4b24      	ldr	r3, [pc, #144]	@ (8008508 <TIM_OC4_SetConfig+0xbc>)
 8008478:	4013      	ands	r3, r2
 800847a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800847c:	68fb      	ldr	r3, [r7, #12]
 800847e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008482:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008484:	683b      	ldr	r3, [r7, #0]
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	021b      	lsls	r3, r3, #8
 800848a:	68fa      	ldr	r2, [r7, #12]
 800848c:	4313      	orrs	r3, r2
 800848e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008490:	693b      	ldr	r3, [r7, #16]
 8008492:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008496:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008498:	683b      	ldr	r3, [r7, #0]
 800849a:	689b      	ldr	r3, [r3, #8]
 800849c:	031b      	lsls	r3, r3, #12
 800849e:	693a      	ldr	r2, [r7, #16]
 80084a0:	4313      	orrs	r3, r2
 80084a2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	4a19      	ldr	r2, [pc, #100]	@ (800850c <TIM_OC4_SetConfig+0xc0>)
 80084a8:	4293      	cmp	r3, r2
 80084aa:	d00f      	beq.n	80084cc <TIM_OC4_SetConfig+0x80>
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	4a18      	ldr	r2, [pc, #96]	@ (8008510 <TIM_OC4_SetConfig+0xc4>)
 80084b0:	4293      	cmp	r3, r2
 80084b2:	d00b      	beq.n	80084cc <TIM_OC4_SetConfig+0x80>
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	4a17      	ldr	r2, [pc, #92]	@ (8008514 <TIM_OC4_SetConfig+0xc8>)
 80084b8:	4293      	cmp	r3, r2
 80084ba:	d007      	beq.n	80084cc <TIM_OC4_SetConfig+0x80>
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	4a16      	ldr	r2, [pc, #88]	@ (8008518 <TIM_OC4_SetConfig+0xcc>)
 80084c0:	4293      	cmp	r3, r2
 80084c2:	d003      	beq.n	80084cc <TIM_OC4_SetConfig+0x80>
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	4a15      	ldr	r2, [pc, #84]	@ (800851c <TIM_OC4_SetConfig+0xd0>)
 80084c8:	4293      	cmp	r3, r2
 80084ca:	d109      	bne.n	80084e0 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80084cc:	697b      	ldr	r3, [r7, #20]
 80084ce:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80084d2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80084d4:	683b      	ldr	r3, [r7, #0]
 80084d6:	695b      	ldr	r3, [r3, #20]
 80084d8:	019b      	lsls	r3, r3, #6
 80084da:	697a      	ldr	r2, [r7, #20]
 80084dc:	4313      	orrs	r3, r2
 80084de:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	697a      	ldr	r2, [r7, #20]
 80084e4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	68fa      	ldr	r2, [r7, #12]
 80084ea:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80084ec:	683b      	ldr	r3, [r7, #0]
 80084ee:	685a      	ldr	r2, [r3, #4]
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	693a      	ldr	r2, [r7, #16]
 80084f8:	621a      	str	r2, [r3, #32]
}
 80084fa:	bf00      	nop
 80084fc:	371c      	adds	r7, #28
 80084fe:	46bd      	mov	sp, r7
 8008500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008504:	4770      	bx	lr
 8008506:	bf00      	nop
 8008508:	feff8fff 	.word	0xfeff8fff
 800850c:	40010000 	.word	0x40010000
 8008510:	40010400 	.word	0x40010400
 8008514:	40014000 	.word	0x40014000
 8008518:	40014400 	.word	0x40014400
 800851c:	40014800 	.word	0x40014800

08008520 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8008520:	b480      	push	{r7}
 8008522:	b087      	sub	sp, #28
 8008524:	af00      	add	r7, sp, #0
 8008526:	6078      	str	r0, [r7, #4]
 8008528:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	6a1b      	ldr	r3, [r3, #32]
 800852e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	6a1b      	ldr	r3, [r3, #32]
 8008534:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	685b      	ldr	r3, [r3, #4]
 8008540:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008546:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8008548:	68fa      	ldr	r2, [r7, #12]
 800854a:	4b21      	ldr	r3, [pc, #132]	@ (80085d0 <TIM_OC5_SetConfig+0xb0>)
 800854c:	4013      	ands	r3, r2
 800854e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008550:	683b      	ldr	r3, [r7, #0]
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	68fa      	ldr	r2, [r7, #12]
 8008556:	4313      	orrs	r3, r2
 8008558:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800855a:	693b      	ldr	r3, [r7, #16]
 800855c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8008560:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8008562:	683b      	ldr	r3, [r7, #0]
 8008564:	689b      	ldr	r3, [r3, #8]
 8008566:	041b      	lsls	r3, r3, #16
 8008568:	693a      	ldr	r2, [r7, #16]
 800856a:	4313      	orrs	r3, r2
 800856c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	4a18      	ldr	r2, [pc, #96]	@ (80085d4 <TIM_OC5_SetConfig+0xb4>)
 8008572:	4293      	cmp	r3, r2
 8008574:	d00f      	beq.n	8008596 <TIM_OC5_SetConfig+0x76>
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	4a17      	ldr	r2, [pc, #92]	@ (80085d8 <TIM_OC5_SetConfig+0xb8>)
 800857a:	4293      	cmp	r3, r2
 800857c:	d00b      	beq.n	8008596 <TIM_OC5_SetConfig+0x76>
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	4a16      	ldr	r2, [pc, #88]	@ (80085dc <TIM_OC5_SetConfig+0xbc>)
 8008582:	4293      	cmp	r3, r2
 8008584:	d007      	beq.n	8008596 <TIM_OC5_SetConfig+0x76>
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	4a15      	ldr	r2, [pc, #84]	@ (80085e0 <TIM_OC5_SetConfig+0xc0>)
 800858a:	4293      	cmp	r3, r2
 800858c:	d003      	beq.n	8008596 <TIM_OC5_SetConfig+0x76>
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	4a14      	ldr	r2, [pc, #80]	@ (80085e4 <TIM_OC5_SetConfig+0xc4>)
 8008592:	4293      	cmp	r3, r2
 8008594:	d109      	bne.n	80085aa <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8008596:	697b      	ldr	r3, [r7, #20]
 8008598:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800859c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800859e:	683b      	ldr	r3, [r7, #0]
 80085a0:	695b      	ldr	r3, [r3, #20]
 80085a2:	021b      	lsls	r3, r3, #8
 80085a4:	697a      	ldr	r2, [r7, #20]
 80085a6:	4313      	orrs	r3, r2
 80085a8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	697a      	ldr	r2, [r7, #20]
 80085ae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	68fa      	ldr	r2, [r7, #12]
 80085b4:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80085b6:	683b      	ldr	r3, [r7, #0]
 80085b8:	685a      	ldr	r2, [r3, #4]
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	693a      	ldr	r2, [r7, #16]
 80085c2:	621a      	str	r2, [r3, #32]
}
 80085c4:	bf00      	nop
 80085c6:	371c      	adds	r7, #28
 80085c8:	46bd      	mov	sp, r7
 80085ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ce:	4770      	bx	lr
 80085d0:	fffeff8f 	.word	0xfffeff8f
 80085d4:	40010000 	.word	0x40010000
 80085d8:	40010400 	.word	0x40010400
 80085dc:	40014000 	.word	0x40014000
 80085e0:	40014400 	.word	0x40014400
 80085e4:	40014800 	.word	0x40014800

080085e8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80085e8:	b480      	push	{r7}
 80085ea:	b087      	sub	sp, #28
 80085ec:	af00      	add	r7, sp, #0
 80085ee:	6078      	str	r0, [r7, #4]
 80085f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	6a1b      	ldr	r3, [r3, #32]
 80085f6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	6a1b      	ldr	r3, [r3, #32]
 80085fc:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	685b      	ldr	r3, [r3, #4]
 8008608:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800860e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8008610:	68fa      	ldr	r2, [r7, #12]
 8008612:	4b22      	ldr	r3, [pc, #136]	@ (800869c <TIM_OC6_SetConfig+0xb4>)
 8008614:	4013      	ands	r3, r2
 8008616:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008618:	683b      	ldr	r3, [r7, #0]
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	021b      	lsls	r3, r3, #8
 800861e:	68fa      	ldr	r2, [r7, #12]
 8008620:	4313      	orrs	r3, r2
 8008622:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8008624:	693b      	ldr	r3, [r7, #16]
 8008626:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800862a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800862c:	683b      	ldr	r3, [r7, #0]
 800862e:	689b      	ldr	r3, [r3, #8]
 8008630:	051b      	lsls	r3, r3, #20
 8008632:	693a      	ldr	r2, [r7, #16]
 8008634:	4313      	orrs	r3, r2
 8008636:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	4a19      	ldr	r2, [pc, #100]	@ (80086a0 <TIM_OC6_SetConfig+0xb8>)
 800863c:	4293      	cmp	r3, r2
 800863e:	d00f      	beq.n	8008660 <TIM_OC6_SetConfig+0x78>
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	4a18      	ldr	r2, [pc, #96]	@ (80086a4 <TIM_OC6_SetConfig+0xbc>)
 8008644:	4293      	cmp	r3, r2
 8008646:	d00b      	beq.n	8008660 <TIM_OC6_SetConfig+0x78>
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	4a17      	ldr	r2, [pc, #92]	@ (80086a8 <TIM_OC6_SetConfig+0xc0>)
 800864c:	4293      	cmp	r3, r2
 800864e:	d007      	beq.n	8008660 <TIM_OC6_SetConfig+0x78>
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	4a16      	ldr	r2, [pc, #88]	@ (80086ac <TIM_OC6_SetConfig+0xc4>)
 8008654:	4293      	cmp	r3, r2
 8008656:	d003      	beq.n	8008660 <TIM_OC6_SetConfig+0x78>
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	4a15      	ldr	r2, [pc, #84]	@ (80086b0 <TIM_OC6_SetConfig+0xc8>)
 800865c:	4293      	cmp	r3, r2
 800865e:	d109      	bne.n	8008674 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8008660:	697b      	ldr	r3, [r7, #20]
 8008662:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008666:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8008668:	683b      	ldr	r3, [r7, #0]
 800866a:	695b      	ldr	r3, [r3, #20]
 800866c:	029b      	lsls	r3, r3, #10
 800866e:	697a      	ldr	r2, [r7, #20]
 8008670:	4313      	orrs	r3, r2
 8008672:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	697a      	ldr	r2, [r7, #20]
 8008678:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	68fa      	ldr	r2, [r7, #12]
 800867e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8008680:	683b      	ldr	r3, [r7, #0]
 8008682:	685a      	ldr	r2, [r3, #4]
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	693a      	ldr	r2, [r7, #16]
 800868c:	621a      	str	r2, [r3, #32]
}
 800868e:	bf00      	nop
 8008690:	371c      	adds	r7, #28
 8008692:	46bd      	mov	sp, r7
 8008694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008698:	4770      	bx	lr
 800869a:	bf00      	nop
 800869c:	feff8fff 	.word	0xfeff8fff
 80086a0:	40010000 	.word	0x40010000
 80086a4:	40010400 	.word	0x40010400
 80086a8:	40014000 	.word	0x40014000
 80086ac:	40014400 	.word	0x40014400
 80086b0:	40014800 	.word	0x40014800

080086b4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80086b4:	b480      	push	{r7}
 80086b6:	b087      	sub	sp, #28
 80086b8:	af00      	add	r7, sp, #0
 80086ba:	60f8      	str	r0, [r7, #12]
 80086bc:	60b9      	str	r1, [r7, #8]
 80086be:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80086c0:	68fb      	ldr	r3, [r7, #12]
 80086c2:	6a1b      	ldr	r3, [r3, #32]
 80086c4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80086c6:	68fb      	ldr	r3, [r7, #12]
 80086c8:	6a1b      	ldr	r3, [r3, #32]
 80086ca:	f023 0201 	bic.w	r2, r3, #1
 80086ce:	68fb      	ldr	r3, [r7, #12]
 80086d0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	699b      	ldr	r3, [r3, #24]
 80086d6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80086d8:	693b      	ldr	r3, [r7, #16]
 80086da:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80086de:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	011b      	lsls	r3, r3, #4
 80086e4:	693a      	ldr	r2, [r7, #16]
 80086e6:	4313      	orrs	r3, r2
 80086e8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80086ea:	697b      	ldr	r3, [r7, #20]
 80086ec:	f023 030a 	bic.w	r3, r3, #10
 80086f0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80086f2:	697a      	ldr	r2, [r7, #20]
 80086f4:	68bb      	ldr	r3, [r7, #8]
 80086f6:	4313      	orrs	r3, r2
 80086f8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80086fa:	68fb      	ldr	r3, [r7, #12]
 80086fc:	693a      	ldr	r2, [r7, #16]
 80086fe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	697a      	ldr	r2, [r7, #20]
 8008704:	621a      	str	r2, [r3, #32]
}
 8008706:	bf00      	nop
 8008708:	371c      	adds	r7, #28
 800870a:	46bd      	mov	sp, r7
 800870c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008710:	4770      	bx	lr

08008712 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008712:	b480      	push	{r7}
 8008714:	b087      	sub	sp, #28
 8008716:	af00      	add	r7, sp, #0
 8008718:	60f8      	str	r0, [r7, #12]
 800871a:	60b9      	str	r1, [r7, #8]
 800871c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800871e:	68fb      	ldr	r3, [r7, #12]
 8008720:	6a1b      	ldr	r3, [r3, #32]
 8008722:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008724:	68fb      	ldr	r3, [r7, #12]
 8008726:	6a1b      	ldr	r3, [r3, #32]
 8008728:	f023 0210 	bic.w	r2, r3, #16
 800872c:	68fb      	ldr	r3, [r7, #12]
 800872e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	699b      	ldr	r3, [r3, #24]
 8008734:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008736:	693b      	ldr	r3, [r7, #16]
 8008738:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800873c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	031b      	lsls	r3, r3, #12
 8008742:	693a      	ldr	r2, [r7, #16]
 8008744:	4313      	orrs	r3, r2
 8008746:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008748:	697b      	ldr	r3, [r7, #20]
 800874a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800874e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008750:	68bb      	ldr	r3, [r7, #8]
 8008752:	011b      	lsls	r3, r3, #4
 8008754:	697a      	ldr	r2, [r7, #20]
 8008756:	4313      	orrs	r3, r2
 8008758:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	693a      	ldr	r2, [r7, #16]
 800875e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	697a      	ldr	r2, [r7, #20]
 8008764:	621a      	str	r2, [r3, #32]
}
 8008766:	bf00      	nop
 8008768:	371c      	adds	r7, #28
 800876a:	46bd      	mov	sp, r7
 800876c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008770:	4770      	bx	lr
	...

08008774 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008774:	b480      	push	{r7}
 8008776:	b085      	sub	sp, #20
 8008778:	af00      	add	r7, sp, #0
 800877a:	6078      	str	r0, [r7, #4]
 800877c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	689b      	ldr	r3, [r3, #8]
 8008782:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008784:	68fa      	ldr	r2, [r7, #12]
 8008786:	4b09      	ldr	r3, [pc, #36]	@ (80087ac <TIM_ITRx_SetConfig+0x38>)
 8008788:	4013      	ands	r3, r2
 800878a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800878c:	683a      	ldr	r2, [r7, #0]
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	4313      	orrs	r3, r2
 8008792:	f043 0307 	orr.w	r3, r3, #7
 8008796:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	68fa      	ldr	r2, [r7, #12]
 800879c:	609a      	str	r2, [r3, #8]
}
 800879e:	bf00      	nop
 80087a0:	3714      	adds	r7, #20
 80087a2:	46bd      	mov	sp, r7
 80087a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087a8:	4770      	bx	lr
 80087aa:	bf00      	nop
 80087ac:	ffcfff8f 	.word	0xffcfff8f

080087b0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80087b0:	b480      	push	{r7}
 80087b2:	b087      	sub	sp, #28
 80087b4:	af00      	add	r7, sp, #0
 80087b6:	60f8      	str	r0, [r7, #12]
 80087b8:	60b9      	str	r1, [r7, #8]
 80087ba:	607a      	str	r2, [r7, #4]
 80087bc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80087be:	68fb      	ldr	r3, [r7, #12]
 80087c0:	689b      	ldr	r3, [r3, #8]
 80087c2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80087c4:	697b      	ldr	r3, [r7, #20]
 80087c6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80087ca:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80087cc:	683b      	ldr	r3, [r7, #0]
 80087ce:	021a      	lsls	r2, r3, #8
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	431a      	orrs	r2, r3
 80087d4:	68bb      	ldr	r3, [r7, #8]
 80087d6:	4313      	orrs	r3, r2
 80087d8:	697a      	ldr	r2, [r7, #20]
 80087da:	4313      	orrs	r3, r2
 80087dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80087de:	68fb      	ldr	r3, [r7, #12]
 80087e0:	697a      	ldr	r2, [r7, #20]
 80087e2:	609a      	str	r2, [r3, #8]
}
 80087e4:	bf00      	nop
 80087e6:	371c      	adds	r7, #28
 80087e8:	46bd      	mov	sp, r7
 80087ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ee:	4770      	bx	lr

080087f0 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80087f0:	b580      	push	{r7, lr}
 80087f2:	b084      	sub	sp, #16
 80087f4:	af00      	add	r7, sp, #0
 80087f6:	6078      	str	r0, [r7, #4]
 80087f8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80087fa:	683b      	ldr	r3, [r7, #0]
 80087fc:	2b00      	cmp	r3, #0
 80087fe:	d109      	bne.n	8008814 <HAL_TIMEx_PWMN_Start+0x24>
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008806:	b2db      	uxtb	r3, r3
 8008808:	2b01      	cmp	r3, #1
 800880a:	bf14      	ite	ne
 800880c:	2301      	movne	r3, #1
 800880e:	2300      	moveq	r3, #0
 8008810:	b2db      	uxtb	r3, r3
 8008812:	e022      	b.n	800885a <HAL_TIMEx_PWMN_Start+0x6a>
 8008814:	683b      	ldr	r3, [r7, #0]
 8008816:	2b04      	cmp	r3, #4
 8008818:	d109      	bne.n	800882e <HAL_TIMEx_PWMN_Start+0x3e>
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008820:	b2db      	uxtb	r3, r3
 8008822:	2b01      	cmp	r3, #1
 8008824:	bf14      	ite	ne
 8008826:	2301      	movne	r3, #1
 8008828:	2300      	moveq	r3, #0
 800882a:	b2db      	uxtb	r3, r3
 800882c:	e015      	b.n	800885a <HAL_TIMEx_PWMN_Start+0x6a>
 800882e:	683b      	ldr	r3, [r7, #0]
 8008830:	2b08      	cmp	r3, #8
 8008832:	d109      	bne.n	8008848 <HAL_TIMEx_PWMN_Start+0x58>
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800883a:	b2db      	uxtb	r3, r3
 800883c:	2b01      	cmp	r3, #1
 800883e:	bf14      	ite	ne
 8008840:	2301      	movne	r3, #1
 8008842:	2300      	moveq	r3, #0
 8008844:	b2db      	uxtb	r3, r3
 8008846:	e008      	b.n	800885a <HAL_TIMEx_PWMN_Start+0x6a>
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 800884e:	b2db      	uxtb	r3, r3
 8008850:	2b01      	cmp	r3, #1
 8008852:	bf14      	ite	ne
 8008854:	2301      	movne	r3, #1
 8008856:	2300      	moveq	r3, #0
 8008858:	b2db      	uxtb	r3, r3
 800885a:	2b00      	cmp	r3, #0
 800885c:	d001      	beq.n	8008862 <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 800885e:	2301      	movs	r3, #1
 8008860:	e073      	b.n	800894a <HAL_TIMEx_PWMN_Start+0x15a>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008862:	683b      	ldr	r3, [r7, #0]
 8008864:	2b00      	cmp	r3, #0
 8008866:	d104      	bne.n	8008872 <HAL_TIMEx_PWMN_Start+0x82>
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	2202      	movs	r2, #2
 800886c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008870:	e013      	b.n	800889a <HAL_TIMEx_PWMN_Start+0xaa>
 8008872:	683b      	ldr	r3, [r7, #0]
 8008874:	2b04      	cmp	r3, #4
 8008876:	d104      	bne.n	8008882 <HAL_TIMEx_PWMN_Start+0x92>
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	2202      	movs	r2, #2
 800887c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008880:	e00b      	b.n	800889a <HAL_TIMEx_PWMN_Start+0xaa>
 8008882:	683b      	ldr	r3, [r7, #0]
 8008884:	2b08      	cmp	r3, #8
 8008886:	d104      	bne.n	8008892 <HAL_TIMEx_PWMN_Start+0xa2>
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	2202      	movs	r2, #2
 800888c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008890:	e003      	b.n	800889a <HAL_TIMEx_PWMN_Start+0xaa>
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	2202      	movs	r2, #2
 8008896:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	2204      	movs	r2, #4
 80088a0:	6839      	ldr	r1, [r7, #0]
 80088a2:	4618      	mov	r0, r3
 80088a4:	f000 f990 	bl	8008bc8 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80088b6:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	4a25      	ldr	r2, [pc, #148]	@ (8008954 <HAL_TIMEx_PWMN_Start+0x164>)
 80088be:	4293      	cmp	r3, r2
 80088c0:	d022      	beq.n	8008908 <HAL_TIMEx_PWMN_Start+0x118>
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80088ca:	d01d      	beq.n	8008908 <HAL_TIMEx_PWMN_Start+0x118>
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	681b      	ldr	r3, [r3, #0]
 80088d0:	4a21      	ldr	r2, [pc, #132]	@ (8008958 <HAL_TIMEx_PWMN_Start+0x168>)
 80088d2:	4293      	cmp	r3, r2
 80088d4:	d018      	beq.n	8008908 <HAL_TIMEx_PWMN_Start+0x118>
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	4a20      	ldr	r2, [pc, #128]	@ (800895c <HAL_TIMEx_PWMN_Start+0x16c>)
 80088dc:	4293      	cmp	r3, r2
 80088de:	d013      	beq.n	8008908 <HAL_TIMEx_PWMN_Start+0x118>
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	4a1e      	ldr	r2, [pc, #120]	@ (8008960 <HAL_TIMEx_PWMN_Start+0x170>)
 80088e6:	4293      	cmp	r3, r2
 80088e8:	d00e      	beq.n	8008908 <HAL_TIMEx_PWMN_Start+0x118>
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	4a1d      	ldr	r2, [pc, #116]	@ (8008964 <HAL_TIMEx_PWMN_Start+0x174>)
 80088f0:	4293      	cmp	r3, r2
 80088f2:	d009      	beq.n	8008908 <HAL_TIMEx_PWMN_Start+0x118>
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	4a1b      	ldr	r2, [pc, #108]	@ (8008968 <HAL_TIMEx_PWMN_Start+0x178>)
 80088fa:	4293      	cmp	r3, r2
 80088fc:	d004      	beq.n	8008908 <HAL_TIMEx_PWMN_Start+0x118>
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	681b      	ldr	r3, [r3, #0]
 8008902:	4a1a      	ldr	r2, [pc, #104]	@ (800896c <HAL_TIMEx_PWMN_Start+0x17c>)
 8008904:	4293      	cmp	r3, r2
 8008906:	d115      	bne.n	8008934 <HAL_TIMEx_PWMN_Start+0x144>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	689a      	ldr	r2, [r3, #8]
 800890e:	4b18      	ldr	r3, [pc, #96]	@ (8008970 <HAL_TIMEx_PWMN_Start+0x180>)
 8008910:	4013      	ands	r3, r2
 8008912:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008914:	68fb      	ldr	r3, [r7, #12]
 8008916:	2b06      	cmp	r3, #6
 8008918:	d015      	beq.n	8008946 <HAL_TIMEx_PWMN_Start+0x156>
 800891a:	68fb      	ldr	r3, [r7, #12]
 800891c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008920:	d011      	beq.n	8008946 <HAL_TIMEx_PWMN_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	681a      	ldr	r2, [r3, #0]
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	f042 0201 	orr.w	r2, r2, #1
 8008930:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008932:	e008      	b.n	8008946 <HAL_TIMEx_PWMN_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	681a      	ldr	r2, [r3, #0]
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	f042 0201 	orr.w	r2, r2, #1
 8008942:	601a      	str	r2, [r3, #0]
 8008944:	e000      	b.n	8008948 <HAL_TIMEx_PWMN_Start+0x158>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008946:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008948:	2300      	movs	r3, #0
}
 800894a:	4618      	mov	r0, r3
 800894c:	3710      	adds	r7, #16
 800894e:	46bd      	mov	sp, r7
 8008950:	bd80      	pop	{r7, pc}
 8008952:	bf00      	nop
 8008954:	40010000 	.word	0x40010000
 8008958:	40000400 	.word	0x40000400
 800895c:	40000800 	.word	0x40000800
 8008960:	40000c00 	.word	0x40000c00
 8008964:	40010400 	.word	0x40010400
 8008968:	40001800 	.word	0x40001800
 800896c:	40014000 	.word	0x40014000
 8008970:	00010007 	.word	0x00010007

08008974 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008974:	b480      	push	{r7}
 8008976:	b085      	sub	sp, #20
 8008978:	af00      	add	r7, sp, #0
 800897a:	6078      	str	r0, [r7, #4]
 800897c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008984:	2b01      	cmp	r3, #1
 8008986:	d101      	bne.n	800898c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008988:	2302      	movs	r3, #2
 800898a:	e06d      	b.n	8008a68 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	2201      	movs	r2, #1
 8008990:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	2202      	movs	r2, #2
 8008998:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	685b      	ldr	r3, [r3, #4]
 80089a2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	689b      	ldr	r3, [r3, #8]
 80089aa:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	4a30      	ldr	r2, [pc, #192]	@ (8008a74 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80089b2:	4293      	cmp	r3, r2
 80089b4:	d004      	beq.n	80089c0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	4a2f      	ldr	r2, [pc, #188]	@ (8008a78 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80089bc:	4293      	cmp	r3, r2
 80089be:	d108      	bne.n	80089d2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80089c0:	68fb      	ldr	r3, [r7, #12]
 80089c2:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80089c6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80089c8:	683b      	ldr	r3, [r7, #0]
 80089ca:	685b      	ldr	r3, [r3, #4]
 80089cc:	68fa      	ldr	r2, [r7, #12]
 80089ce:	4313      	orrs	r3, r2
 80089d0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80089d8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80089da:	683b      	ldr	r3, [r7, #0]
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	68fa      	ldr	r2, [r7, #12]
 80089e0:	4313      	orrs	r3, r2
 80089e2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	68fa      	ldr	r2, [r7, #12]
 80089ea:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	4a20      	ldr	r2, [pc, #128]	@ (8008a74 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80089f2:	4293      	cmp	r3, r2
 80089f4:	d022      	beq.n	8008a3c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80089fe:	d01d      	beq.n	8008a3c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	4a1d      	ldr	r2, [pc, #116]	@ (8008a7c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8008a06:	4293      	cmp	r3, r2
 8008a08:	d018      	beq.n	8008a3c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	4a1c      	ldr	r2, [pc, #112]	@ (8008a80 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8008a10:	4293      	cmp	r3, r2
 8008a12:	d013      	beq.n	8008a3c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	4a1a      	ldr	r2, [pc, #104]	@ (8008a84 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8008a1a:	4293      	cmp	r3, r2
 8008a1c:	d00e      	beq.n	8008a3c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	681b      	ldr	r3, [r3, #0]
 8008a22:	4a15      	ldr	r2, [pc, #84]	@ (8008a78 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8008a24:	4293      	cmp	r3, r2
 8008a26:	d009      	beq.n	8008a3c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	4a16      	ldr	r2, [pc, #88]	@ (8008a88 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8008a2e:	4293      	cmp	r3, r2
 8008a30:	d004      	beq.n	8008a3c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	4a15      	ldr	r2, [pc, #84]	@ (8008a8c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8008a38:	4293      	cmp	r3, r2
 8008a3a:	d10c      	bne.n	8008a56 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008a3c:	68bb      	ldr	r3, [r7, #8]
 8008a3e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008a42:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008a44:	683b      	ldr	r3, [r7, #0]
 8008a46:	689b      	ldr	r3, [r3, #8]
 8008a48:	68ba      	ldr	r2, [r7, #8]
 8008a4a:	4313      	orrs	r3, r2
 8008a4c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	68ba      	ldr	r2, [r7, #8]
 8008a54:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	2201      	movs	r2, #1
 8008a5a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	2200      	movs	r2, #0
 8008a62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008a66:	2300      	movs	r3, #0
}
 8008a68:	4618      	mov	r0, r3
 8008a6a:	3714      	adds	r7, #20
 8008a6c:	46bd      	mov	sp, r7
 8008a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a72:	4770      	bx	lr
 8008a74:	40010000 	.word	0x40010000
 8008a78:	40010400 	.word	0x40010400
 8008a7c:	40000400 	.word	0x40000400
 8008a80:	40000800 	.word	0x40000800
 8008a84:	40000c00 	.word	0x40000c00
 8008a88:	40001800 	.word	0x40001800
 8008a8c:	40014000 	.word	0x40014000

08008a90 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8008a90:	b480      	push	{r7}
 8008a92:	b085      	sub	sp, #20
 8008a94:	af00      	add	r7, sp, #0
 8008a96:	6078      	str	r0, [r7, #4]
 8008a98:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8008a9a:	2300      	movs	r3, #0
 8008a9c:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));
#endif /* TIM_BDTR_BKBID */

  /* Check input state */
  __HAL_LOCK(htim);
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008aa4:	2b01      	cmp	r3, #1
 8008aa6:	d101      	bne.n	8008aac <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8008aa8:	2302      	movs	r3, #2
 8008aaa:	e065      	b.n	8008b78 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	2201      	movs	r2, #1
 8008ab0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8008ab4:	68fb      	ldr	r3, [r7, #12]
 8008ab6:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8008aba:	683b      	ldr	r3, [r7, #0]
 8008abc:	68db      	ldr	r3, [r3, #12]
 8008abe:	4313      	orrs	r3, r2
 8008ac0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8008ac2:	68fb      	ldr	r3, [r7, #12]
 8008ac4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8008ac8:	683b      	ldr	r3, [r7, #0]
 8008aca:	689b      	ldr	r3, [r3, #8]
 8008acc:	4313      	orrs	r3, r2
 8008ace:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8008ad0:	68fb      	ldr	r3, [r7, #12]
 8008ad2:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8008ad6:	683b      	ldr	r3, [r7, #0]
 8008ad8:	685b      	ldr	r3, [r3, #4]
 8008ada:	4313      	orrs	r3, r2
 8008adc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008ade:	68fb      	ldr	r3, [r7, #12]
 8008ae0:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8008ae4:	683b      	ldr	r3, [r7, #0]
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	4313      	orrs	r3, r2
 8008aea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008aec:	68fb      	ldr	r3, [r7, #12]
 8008aee:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008af2:	683b      	ldr	r3, [r7, #0]
 8008af4:	691b      	ldr	r3, [r3, #16]
 8008af6:	4313      	orrs	r3, r2
 8008af8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8008afa:	68fb      	ldr	r3, [r7, #12]
 8008afc:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8008b00:	683b      	ldr	r3, [r7, #0]
 8008b02:	695b      	ldr	r3, [r3, #20]
 8008b04:	4313      	orrs	r3, r2
 8008b06:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008b08:	68fb      	ldr	r3, [r7, #12]
 8008b0a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8008b0e:	683b      	ldr	r3, [r7, #0]
 8008b10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b12:	4313      	orrs	r3, r2
 8008b14:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8008b16:	68fb      	ldr	r3, [r7, #12]
 8008b18:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8008b1c:	683b      	ldr	r3, [r7, #0]
 8008b1e:	699b      	ldr	r3, [r3, #24]
 8008b20:	041b      	lsls	r3, r3, #16
 8008b22:	4313      	orrs	r3, r2
 8008b24:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
#endif /* TIM_BDTR_BKBID */

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	681b      	ldr	r3, [r3, #0]
 8008b2a:	4a16      	ldr	r2, [pc, #88]	@ (8008b84 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 8008b2c:	4293      	cmp	r3, r2
 8008b2e:	d004      	beq.n	8008b3a <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	4a14      	ldr	r2, [pc, #80]	@ (8008b88 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 8008b36:	4293      	cmp	r3, r2
 8008b38:	d115      	bne.n	8008b66 <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
#if defined(TIM_BDTR_BKBID)
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));
#endif /* TIM_BDTR_BKBID */

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8008b40:	683b      	ldr	r3, [r7, #0]
 8008b42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b44:	051b      	lsls	r3, r3, #20
 8008b46:	4313      	orrs	r3, r2
 8008b48:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8008b4a:	68fb      	ldr	r3, [r7, #12]
 8008b4c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8008b50:	683b      	ldr	r3, [r7, #0]
 8008b52:	69db      	ldr	r3, [r3, #28]
 8008b54:	4313      	orrs	r3, r2
 8008b56:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8008b58:	68fb      	ldr	r3, [r7, #12]
 8008b5a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8008b5e:	683b      	ldr	r3, [r7, #0]
 8008b60:	6a1b      	ldr	r3, [r3, #32]
 8008b62:	4313      	orrs	r3, r2
 8008b64:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
#endif /* TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	68fa      	ldr	r2, [r7, #12]
 8008b6c:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	2200      	movs	r2, #0
 8008b72:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008b76:	2300      	movs	r3, #0
}
 8008b78:	4618      	mov	r0, r3
 8008b7a:	3714      	adds	r7, #20
 8008b7c:	46bd      	mov	sp, r7
 8008b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b82:	4770      	bx	lr
 8008b84:	40010000 	.word	0x40010000
 8008b88:	40010400 	.word	0x40010400

08008b8c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008b8c:	b480      	push	{r7}
 8008b8e:	b083      	sub	sp, #12
 8008b90:	af00      	add	r7, sp, #0
 8008b92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008b94:	bf00      	nop
 8008b96:	370c      	adds	r7, #12
 8008b98:	46bd      	mov	sp, r7
 8008b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b9e:	4770      	bx	lr

08008ba0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008ba0:	b480      	push	{r7}
 8008ba2:	b083      	sub	sp, #12
 8008ba4:	af00      	add	r7, sp, #0
 8008ba6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008ba8:	bf00      	nop
 8008baa:	370c      	adds	r7, #12
 8008bac:	46bd      	mov	sp, r7
 8008bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bb2:	4770      	bx	lr

08008bb4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008bb4:	b480      	push	{r7}
 8008bb6:	b083      	sub	sp, #12
 8008bb8:	af00      	add	r7, sp, #0
 8008bba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008bbc:	bf00      	nop
 8008bbe:	370c      	adds	r7, #12
 8008bc0:	46bd      	mov	sp, r7
 8008bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bc6:	4770      	bx	lr

08008bc8 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8008bc8:	b480      	push	{r7}
 8008bca:	b087      	sub	sp, #28
 8008bcc:	af00      	add	r7, sp, #0
 8008bce:	60f8      	str	r0, [r7, #12]
 8008bd0:	60b9      	str	r1, [r7, #8]
 8008bd2:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 8008bd4:	68bb      	ldr	r3, [r7, #8]
 8008bd6:	f003 030f 	and.w	r3, r3, #15
 8008bda:	2204      	movs	r2, #4
 8008bdc:	fa02 f303 	lsl.w	r3, r2, r3
 8008be0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	6a1a      	ldr	r2, [r3, #32]
 8008be6:	697b      	ldr	r3, [r7, #20]
 8008be8:	43db      	mvns	r3, r3
 8008bea:	401a      	ands	r2, r3
 8008bec:	68fb      	ldr	r3, [r7, #12]
 8008bee:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	6a1a      	ldr	r2, [r3, #32]
 8008bf4:	68bb      	ldr	r3, [r7, #8]
 8008bf6:	f003 030f 	and.w	r3, r3, #15
 8008bfa:	6879      	ldr	r1, [r7, #4]
 8008bfc:	fa01 f303 	lsl.w	r3, r1, r3
 8008c00:	431a      	orrs	r2, r3
 8008c02:	68fb      	ldr	r3, [r7, #12]
 8008c04:	621a      	str	r2, [r3, #32]
}
 8008c06:	bf00      	nop
 8008c08:	371c      	adds	r7, #28
 8008c0a:	46bd      	mov	sp, r7
 8008c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c10:	4770      	bx	lr

08008c12 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008c12:	b580      	push	{r7, lr}
 8008c14:	b082      	sub	sp, #8
 8008c16:	af00      	add	r7, sp, #0
 8008c18:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	2b00      	cmp	r3, #0
 8008c1e:	d101      	bne.n	8008c24 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008c20:	2301      	movs	r3, #1
 8008c22:	e042      	b.n	8008caa <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	d106      	bne.n	8008c3c <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	2200      	movs	r2, #0
 8008c32:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008c36:	6878      	ldr	r0, [r7, #4]
 8008c38:	f003 fe04 	bl	800c844 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	2224      	movs	r2, #36	@ 0x24
 8008c40:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	681a      	ldr	r2, [r3, #0]
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	f022 0201 	bic.w	r2, r2, #1
 8008c52:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	d002      	beq.n	8008c62 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8008c5c:	6878      	ldr	r0, [r7, #4]
 8008c5e:	f000 fd91 	bl	8009784 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008c62:	6878      	ldr	r0, [r7, #4]
 8008c64:	f000 f826 	bl	8008cb4 <UART_SetConfig>
 8008c68:	4603      	mov	r3, r0
 8008c6a:	2b01      	cmp	r3, #1
 8008c6c:	d101      	bne.n	8008c72 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8008c6e:	2301      	movs	r3, #1
 8008c70:	e01b      	b.n	8008caa <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	685a      	ldr	r2, [r3, #4]
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	681b      	ldr	r3, [r3, #0]
 8008c7c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008c80:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	689a      	ldr	r2, [r3, #8]
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008c90:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	681a      	ldr	r2, [r3, #0]
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	f042 0201 	orr.w	r2, r2, #1
 8008ca0:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008ca2:	6878      	ldr	r0, [r7, #4]
 8008ca4:	f000 fe10 	bl	80098c8 <UART_CheckIdleState>
 8008ca8:	4603      	mov	r3, r0
}
 8008caa:	4618      	mov	r0, r3
 8008cac:	3708      	adds	r7, #8
 8008cae:	46bd      	mov	sp, r7
 8008cb0:	bd80      	pop	{r7, pc}
	...

08008cb4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008cb4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008cb8:	b092      	sub	sp, #72	@ 0x48
 8008cba:	af00      	add	r7, sp, #0
 8008cbc:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008cbe:	2300      	movs	r3, #0
 8008cc0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008cc4:	697b      	ldr	r3, [r7, #20]
 8008cc6:	689a      	ldr	r2, [r3, #8]
 8008cc8:	697b      	ldr	r3, [r7, #20]
 8008cca:	691b      	ldr	r3, [r3, #16]
 8008ccc:	431a      	orrs	r2, r3
 8008cce:	697b      	ldr	r3, [r7, #20]
 8008cd0:	695b      	ldr	r3, [r3, #20]
 8008cd2:	431a      	orrs	r2, r3
 8008cd4:	697b      	ldr	r3, [r7, #20]
 8008cd6:	69db      	ldr	r3, [r3, #28]
 8008cd8:	4313      	orrs	r3, r2
 8008cda:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008cdc:	697b      	ldr	r3, [r7, #20]
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	681a      	ldr	r2, [r3, #0]
 8008ce2:	4bbe      	ldr	r3, [pc, #760]	@ (8008fdc <UART_SetConfig+0x328>)
 8008ce4:	4013      	ands	r3, r2
 8008ce6:	697a      	ldr	r2, [r7, #20]
 8008ce8:	6812      	ldr	r2, [r2, #0]
 8008cea:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8008cec:	430b      	orrs	r3, r1
 8008cee:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008cf0:	697b      	ldr	r3, [r7, #20]
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	685b      	ldr	r3, [r3, #4]
 8008cf6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008cfa:	697b      	ldr	r3, [r7, #20]
 8008cfc:	68da      	ldr	r2, [r3, #12]
 8008cfe:	697b      	ldr	r3, [r7, #20]
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	430a      	orrs	r2, r1
 8008d04:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008d06:	697b      	ldr	r3, [r7, #20]
 8008d08:	699b      	ldr	r3, [r3, #24]
 8008d0a:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008d0c:	697b      	ldr	r3, [r7, #20]
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	4ab3      	ldr	r2, [pc, #716]	@ (8008fe0 <UART_SetConfig+0x32c>)
 8008d12:	4293      	cmp	r3, r2
 8008d14:	d004      	beq.n	8008d20 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008d16:	697b      	ldr	r3, [r7, #20]
 8008d18:	6a1b      	ldr	r3, [r3, #32]
 8008d1a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008d1c:	4313      	orrs	r3, r2
 8008d1e:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008d20:	697b      	ldr	r3, [r7, #20]
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	689a      	ldr	r2, [r3, #8]
 8008d26:	4baf      	ldr	r3, [pc, #700]	@ (8008fe4 <UART_SetConfig+0x330>)
 8008d28:	4013      	ands	r3, r2
 8008d2a:	697a      	ldr	r2, [r7, #20]
 8008d2c:	6812      	ldr	r2, [r2, #0]
 8008d2e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8008d30:	430b      	orrs	r3, r1
 8008d32:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008d34:	697b      	ldr	r3, [r7, #20]
 8008d36:	681b      	ldr	r3, [r3, #0]
 8008d38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d3a:	f023 010f 	bic.w	r1, r3, #15
 8008d3e:	697b      	ldr	r3, [r7, #20]
 8008d40:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008d42:	697b      	ldr	r3, [r7, #20]
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	430a      	orrs	r2, r1
 8008d48:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008d4a:	697b      	ldr	r3, [r7, #20]
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	4aa6      	ldr	r2, [pc, #664]	@ (8008fe8 <UART_SetConfig+0x334>)
 8008d50:	4293      	cmp	r3, r2
 8008d52:	d177      	bne.n	8008e44 <UART_SetConfig+0x190>
 8008d54:	4ba5      	ldr	r3, [pc, #660]	@ (8008fec <UART_SetConfig+0x338>)
 8008d56:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008d58:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008d5c:	2b28      	cmp	r3, #40	@ 0x28
 8008d5e:	d86d      	bhi.n	8008e3c <UART_SetConfig+0x188>
 8008d60:	a201      	add	r2, pc, #4	@ (adr r2, 8008d68 <UART_SetConfig+0xb4>)
 8008d62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d66:	bf00      	nop
 8008d68:	08008e0d 	.word	0x08008e0d
 8008d6c:	08008e3d 	.word	0x08008e3d
 8008d70:	08008e3d 	.word	0x08008e3d
 8008d74:	08008e3d 	.word	0x08008e3d
 8008d78:	08008e3d 	.word	0x08008e3d
 8008d7c:	08008e3d 	.word	0x08008e3d
 8008d80:	08008e3d 	.word	0x08008e3d
 8008d84:	08008e3d 	.word	0x08008e3d
 8008d88:	08008e15 	.word	0x08008e15
 8008d8c:	08008e3d 	.word	0x08008e3d
 8008d90:	08008e3d 	.word	0x08008e3d
 8008d94:	08008e3d 	.word	0x08008e3d
 8008d98:	08008e3d 	.word	0x08008e3d
 8008d9c:	08008e3d 	.word	0x08008e3d
 8008da0:	08008e3d 	.word	0x08008e3d
 8008da4:	08008e3d 	.word	0x08008e3d
 8008da8:	08008e1d 	.word	0x08008e1d
 8008dac:	08008e3d 	.word	0x08008e3d
 8008db0:	08008e3d 	.word	0x08008e3d
 8008db4:	08008e3d 	.word	0x08008e3d
 8008db8:	08008e3d 	.word	0x08008e3d
 8008dbc:	08008e3d 	.word	0x08008e3d
 8008dc0:	08008e3d 	.word	0x08008e3d
 8008dc4:	08008e3d 	.word	0x08008e3d
 8008dc8:	08008e25 	.word	0x08008e25
 8008dcc:	08008e3d 	.word	0x08008e3d
 8008dd0:	08008e3d 	.word	0x08008e3d
 8008dd4:	08008e3d 	.word	0x08008e3d
 8008dd8:	08008e3d 	.word	0x08008e3d
 8008ddc:	08008e3d 	.word	0x08008e3d
 8008de0:	08008e3d 	.word	0x08008e3d
 8008de4:	08008e3d 	.word	0x08008e3d
 8008de8:	08008e2d 	.word	0x08008e2d
 8008dec:	08008e3d 	.word	0x08008e3d
 8008df0:	08008e3d 	.word	0x08008e3d
 8008df4:	08008e3d 	.word	0x08008e3d
 8008df8:	08008e3d 	.word	0x08008e3d
 8008dfc:	08008e3d 	.word	0x08008e3d
 8008e00:	08008e3d 	.word	0x08008e3d
 8008e04:	08008e3d 	.word	0x08008e3d
 8008e08:	08008e35 	.word	0x08008e35
 8008e0c:	2301      	movs	r3, #1
 8008e0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e12:	e222      	b.n	800925a <UART_SetConfig+0x5a6>
 8008e14:	2304      	movs	r3, #4
 8008e16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e1a:	e21e      	b.n	800925a <UART_SetConfig+0x5a6>
 8008e1c:	2308      	movs	r3, #8
 8008e1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e22:	e21a      	b.n	800925a <UART_SetConfig+0x5a6>
 8008e24:	2310      	movs	r3, #16
 8008e26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e2a:	e216      	b.n	800925a <UART_SetConfig+0x5a6>
 8008e2c:	2320      	movs	r3, #32
 8008e2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e32:	e212      	b.n	800925a <UART_SetConfig+0x5a6>
 8008e34:	2340      	movs	r3, #64	@ 0x40
 8008e36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e3a:	e20e      	b.n	800925a <UART_SetConfig+0x5a6>
 8008e3c:	2380      	movs	r3, #128	@ 0x80
 8008e3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e42:	e20a      	b.n	800925a <UART_SetConfig+0x5a6>
 8008e44:	697b      	ldr	r3, [r7, #20]
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	4a69      	ldr	r2, [pc, #420]	@ (8008ff0 <UART_SetConfig+0x33c>)
 8008e4a:	4293      	cmp	r3, r2
 8008e4c:	d130      	bne.n	8008eb0 <UART_SetConfig+0x1fc>
 8008e4e:	4b67      	ldr	r3, [pc, #412]	@ (8008fec <UART_SetConfig+0x338>)
 8008e50:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008e52:	f003 0307 	and.w	r3, r3, #7
 8008e56:	2b05      	cmp	r3, #5
 8008e58:	d826      	bhi.n	8008ea8 <UART_SetConfig+0x1f4>
 8008e5a:	a201      	add	r2, pc, #4	@ (adr r2, 8008e60 <UART_SetConfig+0x1ac>)
 8008e5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e60:	08008e79 	.word	0x08008e79
 8008e64:	08008e81 	.word	0x08008e81
 8008e68:	08008e89 	.word	0x08008e89
 8008e6c:	08008e91 	.word	0x08008e91
 8008e70:	08008e99 	.word	0x08008e99
 8008e74:	08008ea1 	.word	0x08008ea1
 8008e78:	2300      	movs	r3, #0
 8008e7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e7e:	e1ec      	b.n	800925a <UART_SetConfig+0x5a6>
 8008e80:	2304      	movs	r3, #4
 8008e82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e86:	e1e8      	b.n	800925a <UART_SetConfig+0x5a6>
 8008e88:	2308      	movs	r3, #8
 8008e8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e8e:	e1e4      	b.n	800925a <UART_SetConfig+0x5a6>
 8008e90:	2310      	movs	r3, #16
 8008e92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e96:	e1e0      	b.n	800925a <UART_SetConfig+0x5a6>
 8008e98:	2320      	movs	r3, #32
 8008e9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e9e:	e1dc      	b.n	800925a <UART_SetConfig+0x5a6>
 8008ea0:	2340      	movs	r3, #64	@ 0x40
 8008ea2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008ea6:	e1d8      	b.n	800925a <UART_SetConfig+0x5a6>
 8008ea8:	2380      	movs	r3, #128	@ 0x80
 8008eaa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008eae:	e1d4      	b.n	800925a <UART_SetConfig+0x5a6>
 8008eb0:	697b      	ldr	r3, [r7, #20]
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	4a4f      	ldr	r2, [pc, #316]	@ (8008ff4 <UART_SetConfig+0x340>)
 8008eb6:	4293      	cmp	r3, r2
 8008eb8:	d130      	bne.n	8008f1c <UART_SetConfig+0x268>
 8008eba:	4b4c      	ldr	r3, [pc, #304]	@ (8008fec <UART_SetConfig+0x338>)
 8008ebc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008ebe:	f003 0307 	and.w	r3, r3, #7
 8008ec2:	2b05      	cmp	r3, #5
 8008ec4:	d826      	bhi.n	8008f14 <UART_SetConfig+0x260>
 8008ec6:	a201      	add	r2, pc, #4	@ (adr r2, 8008ecc <UART_SetConfig+0x218>)
 8008ec8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ecc:	08008ee5 	.word	0x08008ee5
 8008ed0:	08008eed 	.word	0x08008eed
 8008ed4:	08008ef5 	.word	0x08008ef5
 8008ed8:	08008efd 	.word	0x08008efd
 8008edc:	08008f05 	.word	0x08008f05
 8008ee0:	08008f0d 	.word	0x08008f0d
 8008ee4:	2300      	movs	r3, #0
 8008ee6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008eea:	e1b6      	b.n	800925a <UART_SetConfig+0x5a6>
 8008eec:	2304      	movs	r3, #4
 8008eee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008ef2:	e1b2      	b.n	800925a <UART_SetConfig+0x5a6>
 8008ef4:	2308      	movs	r3, #8
 8008ef6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008efa:	e1ae      	b.n	800925a <UART_SetConfig+0x5a6>
 8008efc:	2310      	movs	r3, #16
 8008efe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f02:	e1aa      	b.n	800925a <UART_SetConfig+0x5a6>
 8008f04:	2320      	movs	r3, #32
 8008f06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f0a:	e1a6      	b.n	800925a <UART_SetConfig+0x5a6>
 8008f0c:	2340      	movs	r3, #64	@ 0x40
 8008f0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f12:	e1a2      	b.n	800925a <UART_SetConfig+0x5a6>
 8008f14:	2380      	movs	r3, #128	@ 0x80
 8008f16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f1a:	e19e      	b.n	800925a <UART_SetConfig+0x5a6>
 8008f1c:	697b      	ldr	r3, [r7, #20]
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	4a35      	ldr	r2, [pc, #212]	@ (8008ff8 <UART_SetConfig+0x344>)
 8008f22:	4293      	cmp	r3, r2
 8008f24:	d130      	bne.n	8008f88 <UART_SetConfig+0x2d4>
 8008f26:	4b31      	ldr	r3, [pc, #196]	@ (8008fec <UART_SetConfig+0x338>)
 8008f28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008f2a:	f003 0307 	and.w	r3, r3, #7
 8008f2e:	2b05      	cmp	r3, #5
 8008f30:	d826      	bhi.n	8008f80 <UART_SetConfig+0x2cc>
 8008f32:	a201      	add	r2, pc, #4	@ (adr r2, 8008f38 <UART_SetConfig+0x284>)
 8008f34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f38:	08008f51 	.word	0x08008f51
 8008f3c:	08008f59 	.word	0x08008f59
 8008f40:	08008f61 	.word	0x08008f61
 8008f44:	08008f69 	.word	0x08008f69
 8008f48:	08008f71 	.word	0x08008f71
 8008f4c:	08008f79 	.word	0x08008f79
 8008f50:	2300      	movs	r3, #0
 8008f52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f56:	e180      	b.n	800925a <UART_SetConfig+0x5a6>
 8008f58:	2304      	movs	r3, #4
 8008f5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f5e:	e17c      	b.n	800925a <UART_SetConfig+0x5a6>
 8008f60:	2308      	movs	r3, #8
 8008f62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f66:	e178      	b.n	800925a <UART_SetConfig+0x5a6>
 8008f68:	2310      	movs	r3, #16
 8008f6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f6e:	e174      	b.n	800925a <UART_SetConfig+0x5a6>
 8008f70:	2320      	movs	r3, #32
 8008f72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f76:	e170      	b.n	800925a <UART_SetConfig+0x5a6>
 8008f78:	2340      	movs	r3, #64	@ 0x40
 8008f7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f7e:	e16c      	b.n	800925a <UART_SetConfig+0x5a6>
 8008f80:	2380      	movs	r3, #128	@ 0x80
 8008f82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f86:	e168      	b.n	800925a <UART_SetConfig+0x5a6>
 8008f88:	697b      	ldr	r3, [r7, #20]
 8008f8a:	681b      	ldr	r3, [r3, #0]
 8008f8c:	4a1b      	ldr	r2, [pc, #108]	@ (8008ffc <UART_SetConfig+0x348>)
 8008f8e:	4293      	cmp	r3, r2
 8008f90:	d142      	bne.n	8009018 <UART_SetConfig+0x364>
 8008f92:	4b16      	ldr	r3, [pc, #88]	@ (8008fec <UART_SetConfig+0x338>)
 8008f94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008f96:	f003 0307 	and.w	r3, r3, #7
 8008f9a:	2b05      	cmp	r3, #5
 8008f9c:	d838      	bhi.n	8009010 <UART_SetConfig+0x35c>
 8008f9e:	a201      	add	r2, pc, #4	@ (adr r2, 8008fa4 <UART_SetConfig+0x2f0>)
 8008fa0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008fa4:	08008fbd 	.word	0x08008fbd
 8008fa8:	08008fc5 	.word	0x08008fc5
 8008fac:	08008fcd 	.word	0x08008fcd
 8008fb0:	08008fd5 	.word	0x08008fd5
 8008fb4:	08009001 	.word	0x08009001
 8008fb8:	08009009 	.word	0x08009009
 8008fbc:	2300      	movs	r3, #0
 8008fbe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008fc2:	e14a      	b.n	800925a <UART_SetConfig+0x5a6>
 8008fc4:	2304      	movs	r3, #4
 8008fc6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008fca:	e146      	b.n	800925a <UART_SetConfig+0x5a6>
 8008fcc:	2308      	movs	r3, #8
 8008fce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008fd2:	e142      	b.n	800925a <UART_SetConfig+0x5a6>
 8008fd4:	2310      	movs	r3, #16
 8008fd6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008fda:	e13e      	b.n	800925a <UART_SetConfig+0x5a6>
 8008fdc:	cfff69f3 	.word	0xcfff69f3
 8008fe0:	58000c00 	.word	0x58000c00
 8008fe4:	11fff4ff 	.word	0x11fff4ff
 8008fe8:	40011000 	.word	0x40011000
 8008fec:	58024400 	.word	0x58024400
 8008ff0:	40004400 	.word	0x40004400
 8008ff4:	40004800 	.word	0x40004800
 8008ff8:	40004c00 	.word	0x40004c00
 8008ffc:	40005000 	.word	0x40005000
 8009000:	2320      	movs	r3, #32
 8009002:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009006:	e128      	b.n	800925a <UART_SetConfig+0x5a6>
 8009008:	2340      	movs	r3, #64	@ 0x40
 800900a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800900e:	e124      	b.n	800925a <UART_SetConfig+0x5a6>
 8009010:	2380      	movs	r3, #128	@ 0x80
 8009012:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009016:	e120      	b.n	800925a <UART_SetConfig+0x5a6>
 8009018:	697b      	ldr	r3, [r7, #20]
 800901a:	681b      	ldr	r3, [r3, #0]
 800901c:	4acb      	ldr	r2, [pc, #812]	@ (800934c <UART_SetConfig+0x698>)
 800901e:	4293      	cmp	r3, r2
 8009020:	d176      	bne.n	8009110 <UART_SetConfig+0x45c>
 8009022:	4bcb      	ldr	r3, [pc, #812]	@ (8009350 <UART_SetConfig+0x69c>)
 8009024:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009026:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800902a:	2b28      	cmp	r3, #40	@ 0x28
 800902c:	d86c      	bhi.n	8009108 <UART_SetConfig+0x454>
 800902e:	a201      	add	r2, pc, #4	@ (adr r2, 8009034 <UART_SetConfig+0x380>)
 8009030:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009034:	080090d9 	.word	0x080090d9
 8009038:	08009109 	.word	0x08009109
 800903c:	08009109 	.word	0x08009109
 8009040:	08009109 	.word	0x08009109
 8009044:	08009109 	.word	0x08009109
 8009048:	08009109 	.word	0x08009109
 800904c:	08009109 	.word	0x08009109
 8009050:	08009109 	.word	0x08009109
 8009054:	080090e1 	.word	0x080090e1
 8009058:	08009109 	.word	0x08009109
 800905c:	08009109 	.word	0x08009109
 8009060:	08009109 	.word	0x08009109
 8009064:	08009109 	.word	0x08009109
 8009068:	08009109 	.word	0x08009109
 800906c:	08009109 	.word	0x08009109
 8009070:	08009109 	.word	0x08009109
 8009074:	080090e9 	.word	0x080090e9
 8009078:	08009109 	.word	0x08009109
 800907c:	08009109 	.word	0x08009109
 8009080:	08009109 	.word	0x08009109
 8009084:	08009109 	.word	0x08009109
 8009088:	08009109 	.word	0x08009109
 800908c:	08009109 	.word	0x08009109
 8009090:	08009109 	.word	0x08009109
 8009094:	080090f1 	.word	0x080090f1
 8009098:	08009109 	.word	0x08009109
 800909c:	08009109 	.word	0x08009109
 80090a0:	08009109 	.word	0x08009109
 80090a4:	08009109 	.word	0x08009109
 80090a8:	08009109 	.word	0x08009109
 80090ac:	08009109 	.word	0x08009109
 80090b0:	08009109 	.word	0x08009109
 80090b4:	080090f9 	.word	0x080090f9
 80090b8:	08009109 	.word	0x08009109
 80090bc:	08009109 	.word	0x08009109
 80090c0:	08009109 	.word	0x08009109
 80090c4:	08009109 	.word	0x08009109
 80090c8:	08009109 	.word	0x08009109
 80090cc:	08009109 	.word	0x08009109
 80090d0:	08009109 	.word	0x08009109
 80090d4:	08009101 	.word	0x08009101
 80090d8:	2301      	movs	r3, #1
 80090da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80090de:	e0bc      	b.n	800925a <UART_SetConfig+0x5a6>
 80090e0:	2304      	movs	r3, #4
 80090e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80090e6:	e0b8      	b.n	800925a <UART_SetConfig+0x5a6>
 80090e8:	2308      	movs	r3, #8
 80090ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80090ee:	e0b4      	b.n	800925a <UART_SetConfig+0x5a6>
 80090f0:	2310      	movs	r3, #16
 80090f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80090f6:	e0b0      	b.n	800925a <UART_SetConfig+0x5a6>
 80090f8:	2320      	movs	r3, #32
 80090fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80090fe:	e0ac      	b.n	800925a <UART_SetConfig+0x5a6>
 8009100:	2340      	movs	r3, #64	@ 0x40
 8009102:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009106:	e0a8      	b.n	800925a <UART_SetConfig+0x5a6>
 8009108:	2380      	movs	r3, #128	@ 0x80
 800910a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800910e:	e0a4      	b.n	800925a <UART_SetConfig+0x5a6>
 8009110:	697b      	ldr	r3, [r7, #20]
 8009112:	681b      	ldr	r3, [r3, #0]
 8009114:	4a8f      	ldr	r2, [pc, #572]	@ (8009354 <UART_SetConfig+0x6a0>)
 8009116:	4293      	cmp	r3, r2
 8009118:	d130      	bne.n	800917c <UART_SetConfig+0x4c8>
 800911a:	4b8d      	ldr	r3, [pc, #564]	@ (8009350 <UART_SetConfig+0x69c>)
 800911c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800911e:	f003 0307 	and.w	r3, r3, #7
 8009122:	2b05      	cmp	r3, #5
 8009124:	d826      	bhi.n	8009174 <UART_SetConfig+0x4c0>
 8009126:	a201      	add	r2, pc, #4	@ (adr r2, 800912c <UART_SetConfig+0x478>)
 8009128:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800912c:	08009145 	.word	0x08009145
 8009130:	0800914d 	.word	0x0800914d
 8009134:	08009155 	.word	0x08009155
 8009138:	0800915d 	.word	0x0800915d
 800913c:	08009165 	.word	0x08009165
 8009140:	0800916d 	.word	0x0800916d
 8009144:	2300      	movs	r3, #0
 8009146:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800914a:	e086      	b.n	800925a <UART_SetConfig+0x5a6>
 800914c:	2304      	movs	r3, #4
 800914e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009152:	e082      	b.n	800925a <UART_SetConfig+0x5a6>
 8009154:	2308      	movs	r3, #8
 8009156:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800915a:	e07e      	b.n	800925a <UART_SetConfig+0x5a6>
 800915c:	2310      	movs	r3, #16
 800915e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009162:	e07a      	b.n	800925a <UART_SetConfig+0x5a6>
 8009164:	2320      	movs	r3, #32
 8009166:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800916a:	e076      	b.n	800925a <UART_SetConfig+0x5a6>
 800916c:	2340      	movs	r3, #64	@ 0x40
 800916e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009172:	e072      	b.n	800925a <UART_SetConfig+0x5a6>
 8009174:	2380      	movs	r3, #128	@ 0x80
 8009176:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800917a:	e06e      	b.n	800925a <UART_SetConfig+0x5a6>
 800917c:	697b      	ldr	r3, [r7, #20]
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	4a75      	ldr	r2, [pc, #468]	@ (8009358 <UART_SetConfig+0x6a4>)
 8009182:	4293      	cmp	r3, r2
 8009184:	d130      	bne.n	80091e8 <UART_SetConfig+0x534>
 8009186:	4b72      	ldr	r3, [pc, #456]	@ (8009350 <UART_SetConfig+0x69c>)
 8009188:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800918a:	f003 0307 	and.w	r3, r3, #7
 800918e:	2b05      	cmp	r3, #5
 8009190:	d826      	bhi.n	80091e0 <UART_SetConfig+0x52c>
 8009192:	a201      	add	r2, pc, #4	@ (adr r2, 8009198 <UART_SetConfig+0x4e4>)
 8009194:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009198:	080091b1 	.word	0x080091b1
 800919c:	080091b9 	.word	0x080091b9
 80091a0:	080091c1 	.word	0x080091c1
 80091a4:	080091c9 	.word	0x080091c9
 80091a8:	080091d1 	.word	0x080091d1
 80091ac:	080091d9 	.word	0x080091d9
 80091b0:	2300      	movs	r3, #0
 80091b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80091b6:	e050      	b.n	800925a <UART_SetConfig+0x5a6>
 80091b8:	2304      	movs	r3, #4
 80091ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80091be:	e04c      	b.n	800925a <UART_SetConfig+0x5a6>
 80091c0:	2308      	movs	r3, #8
 80091c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80091c6:	e048      	b.n	800925a <UART_SetConfig+0x5a6>
 80091c8:	2310      	movs	r3, #16
 80091ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80091ce:	e044      	b.n	800925a <UART_SetConfig+0x5a6>
 80091d0:	2320      	movs	r3, #32
 80091d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80091d6:	e040      	b.n	800925a <UART_SetConfig+0x5a6>
 80091d8:	2340      	movs	r3, #64	@ 0x40
 80091da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80091de:	e03c      	b.n	800925a <UART_SetConfig+0x5a6>
 80091e0:	2380      	movs	r3, #128	@ 0x80
 80091e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80091e6:	e038      	b.n	800925a <UART_SetConfig+0x5a6>
 80091e8:	697b      	ldr	r3, [r7, #20]
 80091ea:	681b      	ldr	r3, [r3, #0]
 80091ec:	4a5b      	ldr	r2, [pc, #364]	@ (800935c <UART_SetConfig+0x6a8>)
 80091ee:	4293      	cmp	r3, r2
 80091f0:	d130      	bne.n	8009254 <UART_SetConfig+0x5a0>
 80091f2:	4b57      	ldr	r3, [pc, #348]	@ (8009350 <UART_SetConfig+0x69c>)
 80091f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80091f6:	f003 0307 	and.w	r3, r3, #7
 80091fa:	2b05      	cmp	r3, #5
 80091fc:	d826      	bhi.n	800924c <UART_SetConfig+0x598>
 80091fe:	a201      	add	r2, pc, #4	@ (adr r2, 8009204 <UART_SetConfig+0x550>)
 8009200:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009204:	0800921d 	.word	0x0800921d
 8009208:	08009225 	.word	0x08009225
 800920c:	0800922d 	.word	0x0800922d
 8009210:	08009235 	.word	0x08009235
 8009214:	0800923d 	.word	0x0800923d
 8009218:	08009245 	.word	0x08009245
 800921c:	2302      	movs	r3, #2
 800921e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009222:	e01a      	b.n	800925a <UART_SetConfig+0x5a6>
 8009224:	2304      	movs	r3, #4
 8009226:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800922a:	e016      	b.n	800925a <UART_SetConfig+0x5a6>
 800922c:	2308      	movs	r3, #8
 800922e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009232:	e012      	b.n	800925a <UART_SetConfig+0x5a6>
 8009234:	2310      	movs	r3, #16
 8009236:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800923a:	e00e      	b.n	800925a <UART_SetConfig+0x5a6>
 800923c:	2320      	movs	r3, #32
 800923e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009242:	e00a      	b.n	800925a <UART_SetConfig+0x5a6>
 8009244:	2340      	movs	r3, #64	@ 0x40
 8009246:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800924a:	e006      	b.n	800925a <UART_SetConfig+0x5a6>
 800924c:	2380      	movs	r3, #128	@ 0x80
 800924e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009252:	e002      	b.n	800925a <UART_SetConfig+0x5a6>
 8009254:	2380      	movs	r3, #128	@ 0x80
 8009256:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800925a:	697b      	ldr	r3, [r7, #20]
 800925c:	681b      	ldr	r3, [r3, #0]
 800925e:	4a3f      	ldr	r2, [pc, #252]	@ (800935c <UART_SetConfig+0x6a8>)
 8009260:	4293      	cmp	r3, r2
 8009262:	f040 80f8 	bne.w	8009456 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8009266:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800926a:	2b20      	cmp	r3, #32
 800926c:	dc46      	bgt.n	80092fc <UART_SetConfig+0x648>
 800926e:	2b02      	cmp	r3, #2
 8009270:	f2c0 8082 	blt.w	8009378 <UART_SetConfig+0x6c4>
 8009274:	3b02      	subs	r3, #2
 8009276:	2b1e      	cmp	r3, #30
 8009278:	d87e      	bhi.n	8009378 <UART_SetConfig+0x6c4>
 800927a:	a201      	add	r2, pc, #4	@ (adr r2, 8009280 <UART_SetConfig+0x5cc>)
 800927c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009280:	08009303 	.word	0x08009303
 8009284:	08009379 	.word	0x08009379
 8009288:	0800930b 	.word	0x0800930b
 800928c:	08009379 	.word	0x08009379
 8009290:	08009379 	.word	0x08009379
 8009294:	08009379 	.word	0x08009379
 8009298:	0800931b 	.word	0x0800931b
 800929c:	08009379 	.word	0x08009379
 80092a0:	08009379 	.word	0x08009379
 80092a4:	08009379 	.word	0x08009379
 80092a8:	08009379 	.word	0x08009379
 80092ac:	08009379 	.word	0x08009379
 80092b0:	08009379 	.word	0x08009379
 80092b4:	08009379 	.word	0x08009379
 80092b8:	0800932b 	.word	0x0800932b
 80092bc:	08009379 	.word	0x08009379
 80092c0:	08009379 	.word	0x08009379
 80092c4:	08009379 	.word	0x08009379
 80092c8:	08009379 	.word	0x08009379
 80092cc:	08009379 	.word	0x08009379
 80092d0:	08009379 	.word	0x08009379
 80092d4:	08009379 	.word	0x08009379
 80092d8:	08009379 	.word	0x08009379
 80092dc:	08009379 	.word	0x08009379
 80092e0:	08009379 	.word	0x08009379
 80092e4:	08009379 	.word	0x08009379
 80092e8:	08009379 	.word	0x08009379
 80092ec:	08009379 	.word	0x08009379
 80092f0:	08009379 	.word	0x08009379
 80092f4:	08009379 	.word	0x08009379
 80092f8:	0800936b 	.word	0x0800936b
 80092fc:	2b40      	cmp	r3, #64	@ 0x40
 80092fe:	d037      	beq.n	8009370 <UART_SetConfig+0x6bc>
 8009300:	e03a      	b.n	8009378 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8009302:	f7fc fe73 	bl	8005fec <HAL_RCCEx_GetD3PCLK1Freq>
 8009306:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009308:	e03c      	b.n	8009384 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800930a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800930e:	4618      	mov	r0, r3
 8009310:	f7fc fe82 	bl	8006018 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8009314:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009316:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009318:	e034      	b.n	8009384 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800931a:	f107 0318 	add.w	r3, r7, #24
 800931e:	4618      	mov	r0, r3
 8009320:	f7fc ffce 	bl	80062c0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8009324:	69fb      	ldr	r3, [r7, #28]
 8009326:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009328:	e02c      	b.n	8009384 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800932a:	4b09      	ldr	r3, [pc, #36]	@ (8009350 <UART_SetConfig+0x69c>)
 800932c:	681b      	ldr	r3, [r3, #0]
 800932e:	f003 0320 	and.w	r3, r3, #32
 8009332:	2b00      	cmp	r3, #0
 8009334:	d016      	beq.n	8009364 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8009336:	4b06      	ldr	r3, [pc, #24]	@ (8009350 <UART_SetConfig+0x69c>)
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	08db      	lsrs	r3, r3, #3
 800933c:	f003 0303 	and.w	r3, r3, #3
 8009340:	4a07      	ldr	r2, [pc, #28]	@ (8009360 <UART_SetConfig+0x6ac>)
 8009342:	fa22 f303 	lsr.w	r3, r2, r3
 8009346:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009348:	e01c      	b.n	8009384 <UART_SetConfig+0x6d0>
 800934a:	bf00      	nop
 800934c:	40011400 	.word	0x40011400
 8009350:	58024400 	.word	0x58024400
 8009354:	40007800 	.word	0x40007800
 8009358:	40007c00 	.word	0x40007c00
 800935c:	58000c00 	.word	0x58000c00
 8009360:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8009364:	4b9d      	ldr	r3, [pc, #628]	@ (80095dc <UART_SetConfig+0x928>)
 8009366:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009368:	e00c      	b.n	8009384 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800936a:	4b9d      	ldr	r3, [pc, #628]	@ (80095e0 <UART_SetConfig+0x92c>)
 800936c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800936e:	e009      	b.n	8009384 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009370:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009374:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009376:	e005      	b.n	8009384 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8009378:	2300      	movs	r3, #0
 800937a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800937c:	2301      	movs	r3, #1
 800937e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8009382:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8009384:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009386:	2b00      	cmp	r3, #0
 8009388:	f000 81de 	beq.w	8009748 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800938c:	697b      	ldr	r3, [r7, #20]
 800938e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009390:	4a94      	ldr	r2, [pc, #592]	@ (80095e4 <UART_SetConfig+0x930>)
 8009392:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009396:	461a      	mov	r2, r3
 8009398:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800939a:	fbb3 f3f2 	udiv	r3, r3, r2
 800939e:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80093a0:	697b      	ldr	r3, [r7, #20]
 80093a2:	685a      	ldr	r2, [r3, #4]
 80093a4:	4613      	mov	r3, r2
 80093a6:	005b      	lsls	r3, r3, #1
 80093a8:	4413      	add	r3, r2
 80093aa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80093ac:	429a      	cmp	r2, r3
 80093ae:	d305      	bcc.n	80093bc <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80093b0:	697b      	ldr	r3, [r7, #20]
 80093b2:	685b      	ldr	r3, [r3, #4]
 80093b4:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80093b6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80093b8:	429a      	cmp	r2, r3
 80093ba:	d903      	bls.n	80093c4 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 80093bc:	2301      	movs	r3, #1
 80093be:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80093c2:	e1c1      	b.n	8009748 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80093c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80093c6:	2200      	movs	r2, #0
 80093c8:	60bb      	str	r3, [r7, #8]
 80093ca:	60fa      	str	r2, [r7, #12]
 80093cc:	697b      	ldr	r3, [r7, #20]
 80093ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80093d0:	4a84      	ldr	r2, [pc, #528]	@ (80095e4 <UART_SetConfig+0x930>)
 80093d2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80093d6:	b29b      	uxth	r3, r3
 80093d8:	2200      	movs	r2, #0
 80093da:	603b      	str	r3, [r7, #0]
 80093dc:	607a      	str	r2, [r7, #4]
 80093de:	e9d7 2300 	ldrd	r2, r3, [r7]
 80093e2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80093e6:	f7f6 ffd3 	bl	8000390 <__aeabi_uldivmod>
 80093ea:	4602      	mov	r2, r0
 80093ec:	460b      	mov	r3, r1
 80093ee:	4610      	mov	r0, r2
 80093f0:	4619      	mov	r1, r3
 80093f2:	f04f 0200 	mov.w	r2, #0
 80093f6:	f04f 0300 	mov.w	r3, #0
 80093fa:	020b      	lsls	r3, r1, #8
 80093fc:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8009400:	0202      	lsls	r2, r0, #8
 8009402:	6979      	ldr	r1, [r7, #20]
 8009404:	6849      	ldr	r1, [r1, #4]
 8009406:	0849      	lsrs	r1, r1, #1
 8009408:	2000      	movs	r0, #0
 800940a:	460c      	mov	r4, r1
 800940c:	4605      	mov	r5, r0
 800940e:	eb12 0804 	adds.w	r8, r2, r4
 8009412:	eb43 0905 	adc.w	r9, r3, r5
 8009416:	697b      	ldr	r3, [r7, #20]
 8009418:	685b      	ldr	r3, [r3, #4]
 800941a:	2200      	movs	r2, #0
 800941c:	469a      	mov	sl, r3
 800941e:	4693      	mov	fp, r2
 8009420:	4652      	mov	r2, sl
 8009422:	465b      	mov	r3, fp
 8009424:	4640      	mov	r0, r8
 8009426:	4649      	mov	r1, r9
 8009428:	f7f6 ffb2 	bl	8000390 <__aeabi_uldivmod>
 800942c:	4602      	mov	r2, r0
 800942e:	460b      	mov	r3, r1
 8009430:	4613      	mov	r3, r2
 8009432:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009434:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009436:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800943a:	d308      	bcc.n	800944e <UART_SetConfig+0x79a>
 800943c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800943e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009442:	d204      	bcs.n	800944e <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8009444:	697b      	ldr	r3, [r7, #20]
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800944a:	60da      	str	r2, [r3, #12]
 800944c:	e17c      	b.n	8009748 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800944e:	2301      	movs	r3, #1
 8009450:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8009454:	e178      	b.n	8009748 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009456:	697b      	ldr	r3, [r7, #20]
 8009458:	69db      	ldr	r3, [r3, #28]
 800945a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800945e:	f040 80c5 	bne.w	80095ec <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8009462:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8009466:	2b20      	cmp	r3, #32
 8009468:	dc48      	bgt.n	80094fc <UART_SetConfig+0x848>
 800946a:	2b00      	cmp	r3, #0
 800946c:	db7b      	blt.n	8009566 <UART_SetConfig+0x8b2>
 800946e:	2b20      	cmp	r3, #32
 8009470:	d879      	bhi.n	8009566 <UART_SetConfig+0x8b2>
 8009472:	a201      	add	r2, pc, #4	@ (adr r2, 8009478 <UART_SetConfig+0x7c4>)
 8009474:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009478:	08009503 	.word	0x08009503
 800947c:	0800950b 	.word	0x0800950b
 8009480:	08009567 	.word	0x08009567
 8009484:	08009567 	.word	0x08009567
 8009488:	08009513 	.word	0x08009513
 800948c:	08009567 	.word	0x08009567
 8009490:	08009567 	.word	0x08009567
 8009494:	08009567 	.word	0x08009567
 8009498:	08009523 	.word	0x08009523
 800949c:	08009567 	.word	0x08009567
 80094a0:	08009567 	.word	0x08009567
 80094a4:	08009567 	.word	0x08009567
 80094a8:	08009567 	.word	0x08009567
 80094ac:	08009567 	.word	0x08009567
 80094b0:	08009567 	.word	0x08009567
 80094b4:	08009567 	.word	0x08009567
 80094b8:	08009533 	.word	0x08009533
 80094bc:	08009567 	.word	0x08009567
 80094c0:	08009567 	.word	0x08009567
 80094c4:	08009567 	.word	0x08009567
 80094c8:	08009567 	.word	0x08009567
 80094cc:	08009567 	.word	0x08009567
 80094d0:	08009567 	.word	0x08009567
 80094d4:	08009567 	.word	0x08009567
 80094d8:	08009567 	.word	0x08009567
 80094dc:	08009567 	.word	0x08009567
 80094e0:	08009567 	.word	0x08009567
 80094e4:	08009567 	.word	0x08009567
 80094e8:	08009567 	.word	0x08009567
 80094ec:	08009567 	.word	0x08009567
 80094f0:	08009567 	.word	0x08009567
 80094f4:	08009567 	.word	0x08009567
 80094f8:	08009559 	.word	0x08009559
 80094fc:	2b40      	cmp	r3, #64	@ 0x40
 80094fe:	d02e      	beq.n	800955e <UART_SetConfig+0x8aa>
 8009500:	e031      	b.n	8009566 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009502:	f7fa fdbd 	bl	8004080 <HAL_RCC_GetPCLK1Freq>
 8009506:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009508:	e033      	b.n	8009572 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800950a:	f7fa fdcf 	bl	80040ac <HAL_RCC_GetPCLK2Freq>
 800950e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009510:	e02f      	b.n	8009572 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009512:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009516:	4618      	mov	r0, r3
 8009518:	f7fc fd7e 	bl	8006018 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800951c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800951e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009520:	e027      	b.n	8009572 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009522:	f107 0318 	add.w	r3, r7, #24
 8009526:	4618      	mov	r0, r3
 8009528:	f7fc feca 	bl	80062c0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800952c:	69fb      	ldr	r3, [r7, #28]
 800952e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009530:	e01f      	b.n	8009572 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009532:	4b2d      	ldr	r3, [pc, #180]	@ (80095e8 <UART_SetConfig+0x934>)
 8009534:	681b      	ldr	r3, [r3, #0]
 8009536:	f003 0320 	and.w	r3, r3, #32
 800953a:	2b00      	cmp	r3, #0
 800953c:	d009      	beq.n	8009552 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800953e:	4b2a      	ldr	r3, [pc, #168]	@ (80095e8 <UART_SetConfig+0x934>)
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	08db      	lsrs	r3, r3, #3
 8009544:	f003 0303 	and.w	r3, r3, #3
 8009548:	4a24      	ldr	r2, [pc, #144]	@ (80095dc <UART_SetConfig+0x928>)
 800954a:	fa22 f303 	lsr.w	r3, r2, r3
 800954e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009550:	e00f      	b.n	8009572 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8009552:	4b22      	ldr	r3, [pc, #136]	@ (80095dc <UART_SetConfig+0x928>)
 8009554:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009556:	e00c      	b.n	8009572 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8009558:	4b21      	ldr	r3, [pc, #132]	@ (80095e0 <UART_SetConfig+0x92c>)
 800955a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800955c:	e009      	b.n	8009572 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800955e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009562:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009564:	e005      	b.n	8009572 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8009566:	2300      	movs	r3, #0
 8009568:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800956a:	2301      	movs	r3, #1
 800956c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8009570:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009572:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009574:	2b00      	cmp	r3, #0
 8009576:	f000 80e7 	beq.w	8009748 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800957a:	697b      	ldr	r3, [r7, #20]
 800957c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800957e:	4a19      	ldr	r2, [pc, #100]	@ (80095e4 <UART_SetConfig+0x930>)
 8009580:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009584:	461a      	mov	r2, r3
 8009586:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009588:	fbb3 f3f2 	udiv	r3, r3, r2
 800958c:	005a      	lsls	r2, r3, #1
 800958e:	697b      	ldr	r3, [r7, #20]
 8009590:	685b      	ldr	r3, [r3, #4]
 8009592:	085b      	lsrs	r3, r3, #1
 8009594:	441a      	add	r2, r3
 8009596:	697b      	ldr	r3, [r7, #20]
 8009598:	685b      	ldr	r3, [r3, #4]
 800959a:	fbb2 f3f3 	udiv	r3, r2, r3
 800959e:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80095a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095a2:	2b0f      	cmp	r3, #15
 80095a4:	d916      	bls.n	80095d4 <UART_SetConfig+0x920>
 80095a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80095ac:	d212      	bcs.n	80095d4 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80095ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095b0:	b29b      	uxth	r3, r3
 80095b2:	f023 030f 	bic.w	r3, r3, #15
 80095b6:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80095b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095ba:	085b      	lsrs	r3, r3, #1
 80095bc:	b29b      	uxth	r3, r3
 80095be:	f003 0307 	and.w	r3, r3, #7
 80095c2:	b29a      	uxth	r2, r3
 80095c4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80095c6:	4313      	orrs	r3, r2
 80095c8:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 80095ca:	697b      	ldr	r3, [r7, #20]
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80095d0:	60da      	str	r2, [r3, #12]
 80095d2:	e0b9      	b.n	8009748 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 80095d4:	2301      	movs	r3, #1
 80095d6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80095da:	e0b5      	b.n	8009748 <UART_SetConfig+0xa94>
 80095dc:	03d09000 	.word	0x03d09000
 80095e0:	003d0900 	.word	0x003d0900
 80095e4:	0800f9a8 	.word	0x0800f9a8
 80095e8:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 80095ec:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80095f0:	2b20      	cmp	r3, #32
 80095f2:	dc49      	bgt.n	8009688 <UART_SetConfig+0x9d4>
 80095f4:	2b00      	cmp	r3, #0
 80095f6:	db7c      	blt.n	80096f2 <UART_SetConfig+0xa3e>
 80095f8:	2b20      	cmp	r3, #32
 80095fa:	d87a      	bhi.n	80096f2 <UART_SetConfig+0xa3e>
 80095fc:	a201      	add	r2, pc, #4	@ (adr r2, 8009604 <UART_SetConfig+0x950>)
 80095fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009602:	bf00      	nop
 8009604:	0800968f 	.word	0x0800968f
 8009608:	08009697 	.word	0x08009697
 800960c:	080096f3 	.word	0x080096f3
 8009610:	080096f3 	.word	0x080096f3
 8009614:	0800969f 	.word	0x0800969f
 8009618:	080096f3 	.word	0x080096f3
 800961c:	080096f3 	.word	0x080096f3
 8009620:	080096f3 	.word	0x080096f3
 8009624:	080096af 	.word	0x080096af
 8009628:	080096f3 	.word	0x080096f3
 800962c:	080096f3 	.word	0x080096f3
 8009630:	080096f3 	.word	0x080096f3
 8009634:	080096f3 	.word	0x080096f3
 8009638:	080096f3 	.word	0x080096f3
 800963c:	080096f3 	.word	0x080096f3
 8009640:	080096f3 	.word	0x080096f3
 8009644:	080096bf 	.word	0x080096bf
 8009648:	080096f3 	.word	0x080096f3
 800964c:	080096f3 	.word	0x080096f3
 8009650:	080096f3 	.word	0x080096f3
 8009654:	080096f3 	.word	0x080096f3
 8009658:	080096f3 	.word	0x080096f3
 800965c:	080096f3 	.word	0x080096f3
 8009660:	080096f3 	.word	0x080096f3
 8009664:	080096f3 	.word	0x080096f3
 8009668:	080096f3 	.word	0x080096f3
 800966c:	080096f3 	.word	0x080096f3
 8009670:	080096f3 	.word	0x080096f3
 8009674:	080096f3 	.word	0x080096f3
 8009678:	080096f3 	.word	0x080096f3
 800967c:	080096f3 	.word	0x080096f3
 8009680:	080096f3 	.word	0x080096f3
 8009684:	080096e5 	.word	0x080096e5
 8009688:	2b40      	cmp	r3, #64	@ 0x40
 800968a:	d02e      	beq.n	80096ea <UART_SetConfig+0xa36>
 800968c:	e031      	b.n	80096f2 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800968e:	f7fa fcf7 	bl	8004080 <HAL_RCC_GetPCLK1Freq>
 8009692:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009694:	e033      	b.n	80096fe <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009696:	f7fa fd09 	bl	80040ac <HAL_RCC_GetPCLK2Freq>
 800969a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800969c:	e02f      	b.n	80096fe <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800969e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80096a2:	4618      	mov	r0, r3
 80096a4:	f7fc fcb8 	bl	8006018 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80096a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80096aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80096ac:	e027      	b.n	80096fe <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80096ae:	f107 0318 	add.w	r3, r7, #24
 80096b2:	4618      	mov	r0, r3
 80096b4:	f7fc fe04 	bl	80062c0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80096b8:	69fb      	ldr	r3, [r7, #28]
 80096ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80096bc:	e01f      	b.n	80096fe <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80096be:	4b2d      	ldr	r3, [pc, #180]	@ (8009774 <UART_SetConfig+0xac0>)
 80096c0:	681b      	ldr	r3, [r3, #0]
 80096c2:	f003 0320 	and.w	r3, r3, #32
 80096c6:	2b00      	cmp	r3, #0
 80096c8:	d009      	beq.n	80096de <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80096ca:	4b2a      	ldr	r3, [pc, #168]	@ (8009774 <UART_SetConfig+0xac0>)
 80096cc:	681b      	ldr	r3, [r3, #0]
 80096ce:	08db      	lsrs	r3, r3, #3
 80096d0:	f003 0303 	and.w	r3, r3, #3
 80096d4:	4a28      	ldr	r2, [pc, #160]	@ (8009778 <UART_SetConfig+0xac4>)
 80096d6:	fa22 f303 	lsr.w	r3, r2, r3
 80096da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80096dc:	e00f      	b.n	80096fe <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 80096de:	4b26      	ldr	r3, [pc, #152]	@ (8009778 <UART_SetConfig+0xac4>)
 80096e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80096e2:	e00c      	b.n	80096fe <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80096e4:	4b25      	ldr	r3, [pc, #148]	@ (800977c <UART_SetConfig+0xac8>)
 80096e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80096e8:	e009      	b.n	80096fe <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80096ea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80096ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80096f0:	e005      	b.n	80096fe <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 80096f2:	2300      	movs	r3, #0
 80096f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80096f6:	2301      	movs	r3, #1
 80096f8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80096fc:	bf00      	nop
    }

    if (pclk != 0U)
 80096fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009700:	2b00      	cmp	r3, #0
 8009702:	d021      	beq.n	8009748 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009704:	697b      	ldr	r3, [r7, #20]
 8009706:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009708:	4a1d      	ldr	r2, [pc, #116]	@ (8009780 <UART_SetConfig+0xacc>)
 800970a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800970e:	461a      	mov	r2, r3
 8009710:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009712:	fbb3 f2f2 	udiv	r2, r3, r2
 8009716:	697b      	ldr	r3, [r7, #20]
 8009718:	685b      	ldr	r3, [r3, #4]
 800971a:	085b      	lsrs	r3, r3, #1
 800971c:	441a      	add	r2, r3
 800971e:	697b      	ldr	r3, [r7, #20]
 8009720:	685b      	ldr	r3, [r3, #4]
 8009722:	fbb2 f3f3 	udiv	r3, r2, r3
 8009726:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009728:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800972a:	2b0f      	cmp	r3, #15
 800972c:	d909      	bls.n	8009742 <UART_SetConfig+0xa8e>
 800972e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009730:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009734:	d205      	bcs.n	8009742 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009736:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009738:	b29a      	uxth	r2, r3
 800973a:	697b      	ldr	r3, [r7, #20]
 800973c:	681b      	ldr	r3, [r3, #0]
 800973e:	60da      	str	r2, [r3, #12]
 8009740:	e002      	b.n	8009748 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8009742:	2301      	movs	r3, #1
 8009744:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009748:	697b      	ldr	r3, [r7, #20]
 800974a:	2201      	movs	r2, #1
 800974c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8009750:	697b      	ldr	r3, [r7, #20]
 8009752:	2201      	movs	r2, #1
 8009754:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009758:	697b      	ldr	r3, [r7, #20]
 800975a:	2200      	movs	r2, #0
 800975c:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800975e:	697b      	ldr	r3, [r7, #20]
 8009760:	2200      	movs	r2, #0
 8009762:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8009764:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8009768:	4618      	mov	r0, r3
 800976a:	3748      	adds	r7, #72	@ 0x48
 800976c:	46bd      	mov	sp, r7
 800976e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009772:	bf00      	nop
 8009774:	58024400 	.word	0x58024400
 8009778:	03d09000 	.word	0x03d09000
 800977c:	003d0900 	.word	0x003d0900
 8009780:	0800f9a8 	.word	0x0800f9a8

08009784 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009784:	b480      	push	{r7}
 8009786:	b083      	sub	sp, #12
 8009788:	af00      	add	r7, sp, #0
 800978a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009790:	f003 0308 	and.w	r3, r3, #8
 8009794:	2b00      	cmp	r3, #0
 8009796:	d00a      	beq.n	80097ae <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	681b      	ldr	r3, [r3, #0]
 800979c:	685b      	ldr	r3, [r3, #4]
 800979e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	681b      	ldr	r3, [r3, #0]
 80097aa:	430a      	orrs	r2, r1
 80097ac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80097b2:	f003 0301 	and.w	r3, r3, #1
 80097b6:	2b00      	cmp	r3, #0
 80097b8:	d00a      	beq.n	80097d0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	681b      	ldr	r3, [r3, #0]
 80097be:	685b      	ldr	r3, [r3, #4]
 80097c0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	681b      	ldr	r3, [r3, #0]
 80097cc:	430a      	orrs	r2, r1
 80097ce:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80097d4:	f003 0302 	and.w	r3, r3, #2
 80097d8:	2b00      	cmp	r3, #0
 80097da:	d00a      	beq.n	80097f2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	685b      	ldr	r3, [r3, #4]
 80097e2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	681b      	ldr	r3, [r3, #0]
 80097ee:	430a      	orrs	r2, r1
 80097f0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80097f6:	f003 0304 	and.w	r3, r3, #4
 80097fa:	2b00      	cmp	r3, #0
 80097fc:	d00a      	beq.n	8009814 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	681b      	ldr	r3, [r3, #0]
 8009802:	685b      	ldr	r3, [r3, #4]
 8009804:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	430a      	orrs	r2, r1
 8009812:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009818:	f003 0310 	and.w	r3, r3, #16
 800981c:	2b00      	cmp	r3, #0
 800981e:	d00a      	beq.n	8009836 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	681b      	ldr	r3, [r3, #0]
 8009824:	689b      	ldr	r3, [r3, #8]
 8009826:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	681b      	ldr	r3, [r3, #0]
 8009832:	430a      	orrs	r2, r1
 8009834:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800983a:	f003 0320 	and.w	r3, r3, #32
 800983e:	2b00      	cmp	r3, #0
 8009840:	d00a      	beq.n	8009858 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	689b      	ldr	r3, [r3, #8]
 8009848:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	681b      	ldr	r3, [r3, #0]
 8009854:	430a      	orrs	r2, r1
 8009856:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800985c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009860:	2b00      	cmp	r3, #0
 8009862:	d01a      	beq.n	800989a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	681b      	ldr	r3, [r3, #0]
 8009868:	685b      	ldr	r3, [r3, #4]
 800986a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	430a      	orrs	r2, r1
 8009878:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800987e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009882:	d10a      	bne.n	800989a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	681b      	ldr	r3, [r3, #0]
 8009888:	685b      	ldr	r3, [r3, #4]
 800988a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	681b      	ldr	r3, [r3, #0]
 8009896:	430a      	orrs	r2, r1
 8009898:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800989e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80098a2:	2b00      	cmp	r3, #0
 80098a4:	d00a      	beq.n	80098bc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	681b      	ldr	r3, [r3, #0]
 80098aa:	685b      	ldr	r3, [r3, #4]
 80098ac:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	681b      	ldr	r3, [r3, #0]
 80098b8:	430a      	orrs	r2, r1
 80098ba:	605a      	str	r2, [r3, #4]
  }
}
 80098bc:	bf00      	nop
 80098be:	370c      	adds	r7, #12
 80098c0:	46bd      	mov	sp, r7
 80098c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098c6:	4770      	bx	lr

080098c8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80098c8:	b580      	push	{r7, lr}
 80098ca:	b098      	sub	sp, #96	@ 0x60
 80098cc:	af02      	add	r7, sp, #8
 80098ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	2200      	movs	r2, #0
 80098d4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80098d8:	f7f7 f97e 	bl	8000bd8 <HAL_GetTick>
 80098dc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	681b      	ldr	r3, [r3, #0]
 80098e2:	681b      	ldr	r3, [r3, #0]
 80098e4:	f003 0308 	and.w	r3, r3, #8
 80098e8:	2b08      	cmp	r3, #8
 80098ea:	d12f      	bne.n	800994c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80098ec:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80098f0:	9300      	str	r3, [sp, #0]
 80098f2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80098f4:	2200      	movs	r2, #0
 80098f6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80098fa:	6878      	ldr	r0, [r7, #4]
 80098fc:	f000 f88e 	bl	8009a1c <UART_WaitOnFlagUntilTimeout>
 8009900:	4603      	mov	r3, r0
 8009902:	2b00      	cmp	r3, #0
 8009904:	d022      	beq.n	800994c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	681b      	ldr	r3, [r3, #0]
 800990a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800990c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800990e:	e853 3f00 	ldrex	r3, [r3]
 8009912:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009914:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009916:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800991a:	653b      	str	r3, [r7, #80]	@ 0x50
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	681b      	ldr	r3, [r3, #0]
 8009920:	461a      	mov	r2, r3
 8009922:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009924:	647b      	str	r3, [r7, #68]	@ 0x44
 8009926:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009928:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800992a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800992c:	e841 2300 	strex	r3, r2, [r1]
 8009930:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009932:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009934:	2b00      	cmp	r3, #0
 8009936:	d1e6      	bne.n	8009906 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	2220      	movs	r2, #32
 800993c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	2200      	movs	r2, #0
 8009944:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009948:	2303      	movs	r3, #3
 800994a:	e063      	b.n	8009a14 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	681b      	ldr	r3, [r3, #0]
 8009950:	681b      	ldr	r3, [r3, #0]
 8009952:	f003 0304 	and.w	r3, r3, #4
 8009956:	2b04      	cmp	r3, #4
 8009958:	d149      	bne.n	80099ee <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800995a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800995e:	9300      	str	r3, [sp, #0]
 8009960:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009962:	2200      	movs	r2, #0
 8009964:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8009968:	6878      	ldr	r0, [r7, #4]
 800996a:	f000 f857 	bl	8009a1c <UART_WaitOnFlagUntilTimeout>
 800996e:	4603      	mov	r3, r0
 8009970:	2b00      	cmp	r3, #0
 8009972:	d03c      	beq.n	80099ee <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	681b      	ldr	r3, [r3, #0]
 8009978:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800997a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800997c:	e853 3f00 	ldrex	r3, [r3]
 8009980:	623b      	str	r3, [r7, #32]
   return(result);
 8009982:	6a3b      	ldr	r3, [r7, #32]
 8009984:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009988:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	681b      	ldr	r3, [r3, #0]
 800998e:	461a      	mov	r2, r3
 8009990:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009992:	633b      	str	r3, [r7, #48]	@ 0x30
 8009994:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009996:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009998:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800999a:	e841 2300 	strex	r3, r2, [r1]
 800999e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80099a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099a2:	2b00      	cmp	r3, #0
 80099a4:	d1e6      	bne.n	8009974 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	681b      	ldr	r3, [r3, #0]
 80099aa:	3308      	adds	r3, #8
 80099ac:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099ae:	693b      	ldr	r3, [r7, #16]
 80099b0:	e853 3f00 	ldrex	r3, [r3]
 80099b4:	60fb      	str	r3, [r7, #12]
   return(result);
 80099b6:	68fb      	ldr	r3, [r7, #12]
 80099b8:	f023 0301 	bic.w	r3, r3, #1
 80099bc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	681b      	ldr	r3, [r3, #0]
 80099c2:	3308      	adds	r3, #8
 80099c4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80099c6:	61fa      	str	r2, [r7, #28]
 80099c8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099ca:	69b9      	ldr	r1, [r7, #24]
 80099cc:	69fa      	ldr	r2, [r7, #28]
 80099ce:	e841 2300 	strex	r3, r2, [r1]
 80099d2:	617b      	str	r3, [r7, #20]
   return(result);
 80099d4:	697b      	ldr	r3, [r7, #20]
 80099d6:	2b00      	cmp	r3, #0
 80099d8:	d1e5      	bne.n	80099a6 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	2220      	movs	r2, #32
 80099de:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	2200      	movs	r2, #0
 80099e6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80099ea:	2303      	movs	r3, #3
 80099ec:	e012      	b.n	8009a14 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	2220      	movs	r2, #32
 80099f2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	2220      	movs	r2, #32
 80099fa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	2200      	movs	r2, #0
 8009a02:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	2200      	movs	r2, #0
 8009a08:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	2200      	movs	r2, #0
 8009a0e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009a12:	2300      	movs	r3, #0
}
 8009a14:	4618      	mov	r0, r3
 8009a16:	3758      	adds	r7, #88	@ 0x58
 8009a18:	46bd      	mov	sp, r7
 8009a1a:	bd80      	pop	{r7, pc}

08009a1c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009a1c:	b580      	push	{r7, lr}
 8009a1e:	b084      	sub	sp, #16
 8009a20:	af00      	add	r7, sp, #0
 8009a22:	60f8      	str	r0, [r7, #12]
 8009a24:	60b9      	str	r1, [r7, #8]
 8009a26:	603b      	str	r3, [r7, #0]
 8009a28:	4613      	mov	r3, r2
 8009a2a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009a2c:	e04f      	b.n	8009ace <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009a2e:	69bb      	ldr	r3, [r7, #24]
 8009a30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009a34:	d04b      	beq.n	8009ace <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009a36:	f7f7 f8cf 	bl	8000bd8 <HAL_GetTick>
 8009a3a:	4602      	mov	r2, r0
 8009a3c:	683b      	ldr	r3, [r7, #0]
 8009a3e:	1ad3      	subs	r3, r2, r3
 8009a40:	69ba      	ldr	r2, [r7, #24]
 8009a42:	429a      	cmp	r2, r3
 8009a44:	d302      	bcc.n	8009a4c <UART_WaitOnFlagUntilTimeout+0x30>
 8009a46:	69bb      	ldr	r3, [r7, #24]
 8009a48:	2b00      	cmp	r3, #0
 8009a4a:	d101      	bne.n	8009a50 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009a4c:	2303      	movs	r3, #3
 8009a4e:	e04e      	b.n	8009aee <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009a50:	68fb      	ldr	r3, [r7, #12]
 8009a52:	681b      	ldr	r3, [r3, #0]
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	f003 0304 	and.w	r3, r3, #4
 8009a5a:	2b00      	cmp	r3, #0
 8009a5c:	d037      	beq.n	8009ace <UART_WaitOnFlagUntilTimeout+0xb2>
 8009a5e:	68bb      	ldr	r3, [r7, #8]
 8009a60:	2b80      	cmp	r3, #128	@ 0x80
 8009a62:	d034      	beq.n	8009ace <UART_WaitOnFlagUntilTimeout+0xb2>
 8009a64:	68bb      	ldr	r3, [r7, #8]
 8009a66:	2b40      	cmp	r3, #64	@ 0x40
 8009a68:	d031      	beq.n	8009ace <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009a6a:	68fb      	ldr	r3, [r7, #12]
 8009a6c:	681b      	ldr	r3, [r3, #0]
 8009a6e:	69db      	ldr	r3, [r3, #28]
 8009a70:	f003 0308 	and.w	r3, r3, #8
 8009a74:	2b08      	cmp	r3, #8
 8009a76:	d110      	bne.n	8009a9a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009a78:	68fb      	ldr	r3, [r7, #12]
 8009a7a:	681b      	ldr	r3, [r3, #0]
 8009a7c:	2208      	movs	r2, #8
 8009a7e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009a80:	68f8      	ldr	r0, [r7, #12]
 8009a82:	f000 f839 	bl	8009af8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009a86:	68fb      	ldr	r3, [r7, #12]
 8009a88:	2208      	movs	r2, #8
 8009a8a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009a8e:	68fb      	ldr	r3, [r7, #12]
 8009a90:	2200      	movs	r2, #0
 8009a92:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8009a96:	2301      	movs	r3, #1
 8009a98:	e029      	b.n	8009aee <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009a9a:	68fb      	ldr	r3, [r7, #12]
 8009a9c:	681b      	ldr	r3, [r3, #0]
 8009a9e:	69db      	ldr	r3, [r3, #28]
 8009aa0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009aa4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009aa8:	d111      	bne.n	8009ace <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009aaa:	68fb      	ldr	r3, [r7, #12]
 8009aac:	681b      	ldr	r3, [r3, #0]
 8009aae:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009ab2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009ab4:	68f8      	ldr	r0, [r7, #12]
 8009ab6:	f000 f81f 	bl	8009af8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009aba:	68fb      	ldr	r3, [r7, #12]
 8009abc:	2220      	movs	r2, #32
 8009abe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009ac2:	68fb      	ldr	r3, [r7, #12]
 8009ac4:	2200      	movs	r2, #0
 8009ac6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8009aca:	2303      	movs	r3, #3
 8009acc:	e00f      	b.n	8009aee <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009ace:	68fb      	ldr	r3, [r7, #12]
 8009ad0:	681b      	ldr	r3, [r3, #0]
 8009ad2:	69da      	ldr	r2, [r3, #28]
 8009ad4:	68bb      	ldr	r3, [r7, #8]
 8009ad6:	4013      	ands	r3, r2
 8009ad8:	68ba      	ldr	r2, [r7, #8]
 8009ada:	429a      	cmp	r2, r3
 8009adc:	bf0c      	ite	eq
 8009ade:	2301      	moveq	r3, #1
 8009ae0:	2300      	movne	r3, #0
 8009ae2:	b2db      	uxtb	r3, r3
 8009ae4:	461a      	mov	r2, r3
 8009ae6:	79fb      	ldrb	r3, [r7, #7]
 8009ae8:	429a      	cmp	r2, r3
 8009aea:	d0a0      	beq.n	8009a2e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009aec:	2300      	movs	r3, #0
}
 8009aee:	4618      	mov	r0, r3
 8009af0:	3710      	adds	r7, #16
 8009af2:	46bd      	mov	sp, r7
 8009af4:	bd80      	pop	{r7, pc}
	...

08009af8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009af8:	b480      	push	{r7}
 8009afa:	b095      	sub	sp, #84	@ 0x54
 8009afc:	af00      	add	r7, sp, #0
 8009afe:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	681b      	ldr	r3, [r3, #0]
 8009b04:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009b08:	e853 3f00 	ldrex	r3, [r3]
 8009b0c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009b0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b10:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009b14:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	681b      	ldr	r3, [r3, #0]
 8009b1a:	461a      	mov	r2, r3
 8009b1c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009b1e:	643b      	str	r3, [r7, #64]	@ 0x40
 8009b20:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b22:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009b24:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009b26:	e841 2300 	strex	r3, r2, [r1]
 8009b2a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009b2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b2e:	2b00      	cmp	r3, #0
 8009b30:	d1e6      	bne.n	8009b00 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	681b      	ldr	r3, [r3, #0]
 8009b36:	3308      	adds	r3, #8
 8009b38:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b3a:	6a3b      	ldr	r3, [r7, #32]
 8009b3c:	e853 3f00 	ldrex	r3, [r3]
 8009b40:	61fb      	str	r3, [r7, #28]
   return(result);
 8009b42:	69fa      	ldr	r2, [r7, #28]
 8009b44:	4b1e      	ldr	r3, [pc, #120]	@ (8009bc0 <UART_EndRxTransfer+0xc8>)
 8009b46:	4013      	ands	r3, r2
 8009b48:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	681b      	ldr	r3, [r3, #0]
 8009b4e:	3308      	adds	r3, #8
 8009b50:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009b52:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009b54:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b56:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009b58:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009b5a:	e841 2300 	strex	r3, r2, [r1]
 8009b5e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009b60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b62:	2b00      	cmp	r3, #0
 8009b64:	d1e5      	bne.n	8009b32 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009b6a:	2b01      	cmp	r3, #1
 8009b6c:	d118      	bne.n	8009ba0 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	681b      	ldr	r3, [r3, #0]
 8009b72:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b74:	68fb      	ldr	r3, [r7, #12]
 8009b76:	e853 3f00 	ldrex	r3, [r3]
 8009b7a:	60bb      	str	r3, [r7, #8]
   return(result);
 8009b7c:	68bb      	ldr	r3, [r7, #8]
 8009b7e:	f023 0310 	bic.w	r3, r3, #16
 8009b82:	647b      	str	r3, [r7, #68]	@ 0x44
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	681b      	ldr	r3, [r3, #0]
 8009b88:	461a      	mov	r2, r3
 8009b8a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009b8c:	61bb      	str	r3, [r7, #24]
 8009b8e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b90:	6979      	ldr	r1, [r7, #20]
 8009b92:	69ba      	ldr	r2, [r7, #24]
 8009b94:	e841 2300 	strex	r3, r2, [r1]
 8009b98:	613b      	str	r3, [r7, #16]
   return(result);
 8009b9a:	693b      	ldr	r3, [r7, #16]
 8009b9c:	2b00      	cmp	r3, #0
 8009b9e:	d1e6      	bne.n	8009b6e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	2220      	movs	r2, #32
 8009ba4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	2200      	movs	r2, #0
 8009bac:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	2200      	movs	r2, #0
 8009bb2:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8009bb4:	bf00      	nop
 8009bb6:	3754      	adds	r7, #84	@ 0x54
 8009bb8:	46bd      	mov	sp, r7
 8009bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bbe:	4770      	bx	lr
 8009bc0:	effffffe 	.word	0xeffffffe

08009bc4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8009bc4:	b480      	push	{r7}
 8009bc6:	b085      	sub	sp, #20
 8009bc8:	af00      	add	r7, sp, #0
 8009bca:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009bd2:	2b01      	cmp	r3, #1
 8009bd4:	d101      	bne.n	8009bda <HAL_UARTEx_DisableFifoMode+0x16>
 8009bd6:	2302      	movs	r3, #2
 8009bd8:	e027      	b.n	8009c2a <HAL_UARTEx_DisableFifoMode+0x66>
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	2201      	movs	r2, #1
 8009bde:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	2224      	movs	r2, #36	@ 0x24
 8009be6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	681b      	ldr	r3, [r3, #0]
 8009bee:	681b      	ldr	r3, [r3, #0]
 8009bf0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	681b      	ldr	r3, [r3, #0]
 8009bf6:	681a      	ldr	r2, [r3, #0]
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	681b      	ldr	r3, [r3, #0]
 8009bfc:	f022 0201 	bic.w	r2, r2, #1
 8009c00:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009c02:	68fb      	ldr	r3, [r7, #12]
 8009c04:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8009c08:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	2200      	movs	r2, #0
 8009c0e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	681b      	ldr	r3, [r3, #0]
 8009c14:	68fa      	ldr	r2, [r7, #12]
 8009c16:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	2220      	movs	r2, #32
 8009c1c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	2200      	movs	r2, #0
 8009c24:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009c28:	2300      	movs	r3, #0
}
 8009c2a:	4618      	mov	r0, r3
 8009c2c:	3714      	adds	r7, #20
 8009c2e:	46bd      	mov	sp, r7
 8009c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c34:	4770      	bx	lr

08009c36 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009c36:	b580      	push	{r7, lr}
 8009c38:	b084      	sub	sp, #16
 8009c3a:	af00      	add	r7, sp, #0
 8009c3c:	6078      	str	r0, [r7, #4]
 8009c3e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009c46:	2b01      	cmp	r3, #1
 8009c48:	d101      	bne.n	8009c4e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8009c4a:	2302      	movs	r3, #2
 8009c4c:	e02d      	b.n	8009caa <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	2201      	movs	r2, #1
 8009c52:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	2224      	movs	r2, #36	@ 0x24
 8009c5a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	681b      	ldr	r3, [r3, #0]
 8009c62:	681b      	ldr	r3, [r3, #0]
 8009c64:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	681b      	ldr	r3, [r3, #0]
 8009c6a:	681a      	ldr	r2, [r3, #0]
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	681b      	ldr	r3, [r3, #0]
 8009c70:	f022 0201 	bic.w	r2, r2, #1
 8009c74:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	681b      	ldr	r3, [r3, #0]
 8009c7a:	689b      	ldr	r3, [r3, #8]
 8009c7c:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	681b      	ldr	r3, [r3, #0]
 8009c84:	683a      	ldr	r2, [r7, #0]
 8009c86:	430a      	orrs	r2, r1
 8009c88:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009c8a:	6878      	ldr	r0, [r7, #4]
 8009c8c:	f000 f850 	bl	8009d30 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	681b      	ldr	r3, [r3, #0]
 8009c94:	68fa      	ldr	r2, [r7, #12]
 8009c96:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	2220      	movs	r2, #32
 8009c9c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	2200      	movs	r2, #0
 8009ca4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009ca8:	2300      	movs	r3, #0
}
 8009caa:	4618      	mov	r0, r3
 8009cac:	3710      	adds	r7, #16
 8009cae:	46bd      	mov	sp, r7
 8009cb0:	bd80      	pop	{r7, pc}

08009cb2 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009cb2:	b580      	push	{r7, lr}
 8009cb4:	b084      	sub	sp, #16
 8009cb6:	af00      	add	r7, sp, #0
 8009cb8:	6078      	str	r0, [r7, #4]
 8009cba:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009cc2:	2b01      	cmp	r3, #1
 8009cc4:	d101      	bne.n	8009cca <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8009cc6:	2302      	movs	r3, #2
 8009cc8:	e02d      	b.n	8009d26 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	2201      	movs	r2, #1
 8009cce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	2224      	movs	r2, #36	@ 0x24
 8009cd6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	681b      	ldr	r3, [r3, #0]
 8009cde:	681b      	ldr	r3, [r3, #0]
 8009ce0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	681b      	ldr	r3, [r3, #0]
 8009ce6:	681a      	ldr	r2, [r3, #0]
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	681b      	ldr	r3, [r3, #0]
 8009cec:	f022 0201 	bic.w	r2, r2, #1
 8009cf0:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	689b      	ldr	r3, [r3, #8]
 8009cf8:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	681b      	ldr	r3, [r3, #0]
 8009d00:	683a      	ldr	r2, [r7, #0]
 8009d02:	430a      	orrs	r2, r1
 8009d04:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009d06:	6878      	ldr	r0, [r7, #4]
 8009d08:	f000 f812 	bl	8009d30 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	681b      	ldr	r3, [r3, #0]
 8009d10:	68fa      	ldr	r2, [r7, #12]
 8009d12:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	2220      	movs	r2, #32
 8009d18:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	2200      	movs	r2, #0
 8009d20:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009d24:	2300      	movs	r3, #0
}
 8009d26:	4618      	mov	r0, r3
 8009d28:	3710      	adds	r7, #16
 8009d2a:	46bd      	mov	sp, r7
 8009d2c:	bd80      	pop	{r7, pc}
	...

08009d30 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009d30:	b480      	push	{r7}
 8009d32:	b085      	sub	sp, #20
 8009d34:	af00      	add	r7, sp, #0
 8009d36:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009d3c:	2b00      	cmp	r3, #0
 8009d3e:	d108      	bne.n	8009d52 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	2201      	movs	r2, #1
 8009d44:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	2201      	movs	r2, #1
 8009d4c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009d50:	e031      	b.n	8009db6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8009d52:	2310      	movs	r3, #16
 8009d54:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8009d56:	2310      	movs	r3, #16
 8009d58:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	681b      	ldr	r3, [r3, #0]
 8009d5e:	689b      	ldr	r3, [r3, #8]
 8009d60:	0e5b      	lsrs	r3, r3, #25
 8009d62:	b2db      	uxtb	r3, r3
 8009d64:	f003 0307 	and.w	r3, r3, #7
 8009d68:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	681b      	ldr	r3, [r3, #0]
 8009d6e:	689b      	ldr	r3, [r3, #8]
 8009d70:	0f5b      	lsrs	r3, r3, #29
 8009d72:	b2db      	uxtb	r3, r3
 8009d74:	f003 0307 	and.w	r3, r3, #7
 8009d78:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009d7a:	7bbb      	ldrb	r3, [r7, #14]
 8009d7c:	7b3a      	ldrb	r2, [r7, #12]
 8009d7e:	4911      	ldr	r1, [pc, #68]	@ (8009dc4 <UARTEx_SetNbDataToProcess+0x94>)
 8009d80:	5c8a      	ldrb	r2, [r1, r2]
 8009d82:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8009d86:	7b3a      	ldrb	r2, [r7, #12]
 8009d88:	490f      	ldr	r1, [pc, #60]	@ (8009dc8 <UARTEx_SetNbDataToProcess+0x98>)
 8009d8a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009d8c:	fb93 f3f2 	sdiv	r3, r3, r2
 8009d90:	b29a      	uxth	r2, r3
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009d98:	7bfb      	ldrb	r3, [r7, #15]
 8009d9a:	7b7a      	ldrb	r2, [r7, #13]
 8009d9c:	4909      	ldr	r1, [pc, #36]	@ (8009dc4 <UARTEx_SetNbDataToProcess+0x94>)
 8009d9e:	5c8a      	ldrb	r2, [r1, r2]
 8009da0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8009da4:	7b7a      	ldrb	r2, [r7, #13]
 8009da6:	4908      	ldr	r1, [pc, #32]	@ (8009dc8 <UARTEx_SetNbDataToProcess+0x98>)
 8009da8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009daa:	fb93 f3f2 	sdiv	r3, r3, r2
 8009dae:	b29a      	uxth	r2, r3
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8009db6:	bf00      	nop
 8009db8:	3714      	adds	r7, #20
 8009dba:	46bd      	mov	sp, r7
 8009dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dc0:	4770      	bx	lr
 8009dc2:	bf00      	nop
 8009dc4:	0800f9c0 	.word	0x0800f9c0
 8009dc8:	0800f9c8 	.word	0x0800f9c8

08009dcc <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009dcc:	b084      	sub	sp, #16
 8009dce:	b580      	push	{r7, lr}
 8009dd0:	b084      	sub	sp, #16
 8009dd2:	af00      	add	r7, sp, #0
 8009dd4:	6078      	str	r0, [r7, #4]
 8009dd6:	f107 001c 	add.w	r0, r7, #28
 8009dda:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8009dde:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8009de2:	2b01      	cmp	r3, #1
 8009de4:	d121      	bne.n	8009e2a <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009dea:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	68da      	ldr	r2, [r3, #12]
 8009df6:	4b2c      	ldr	r3, [pc, #176]	@ (8009ea8 <USB_CoreInit+0xdc>)
 8009df8:	4013      	ands	r3, r2
 8009dfa:	687a      	ldr	r2, [r7, #4]
 8009dfc:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	68db      	ldr	r3, [r3, #12]
 8009e02:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8009e0a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8009e0e:	2b01      	cmp	r3, #1
 8009e10:	d105      	bne.n	8009e1e <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	68db      	ldr	r3, [r3, #12]
 8009e16:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8009e1e:	6878      	ldr	r0, [r7, #4]
 8009e20:	f000 f911 	bl	800a046 <USB_CoreReset>
 8009e24:	4603      	mov	r3, r0
 8009e26:	73fb      	strb	r3, [r7, #15]
 8009e28:	e01b      	b.n	8009e62 <USB_CoreInit+0x96>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	68db      	ldr	r3, [r3, #12]
 8009e2e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8009e36:	6878      	ldr	r0, [r7, #4]
 8009e38:	f000 f905 	bl	800a046 <USB_CoreReset>
 8009e3c:	4603      	mov	r3, r0
 8009e3e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8009e40:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8009e44:	2b00      	cmp	r3, #0
 8009e46:	d106      	bne.n	8009e56 <USB_CoreInit+0x8a>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009e4c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	639a      	str	r2, [r3, #56]	@ 0x38
 8009e54:	e005      	b.n	8009e62 <USB_CoreInit+0x96>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009e5a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8009e62:	7fbb      	ldrb	r3, [r7, #30]
 8009e64:	2b01      	cmp	r3, #1
 8009e66:	d116      	bne.n	8009e96 <USB_CoreInit+0xca>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009e6c:	b29a      	uxth	r2, r3
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	65da      	str	r2, [r3, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8009e76:	4b0d      	ldr	r3, [pc, #52]	@ (8009eac <USB_CoreInit+0xe0>)
 8009e78:	4313      	orrs	r3, r2
 8009e7a:	687a      	ldr	r2, [r7, #4]
 8009e7c:	65d3      	str	r3, [r2, #92]	@ 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	689b      	ldr	r3, [r3, #8]
 8009e82:	f043 0206 	orr.w	r2, r3, #6
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	689b      	ldr	r3, [r3, #8]
 8009e8e:	f043 0220 	orr.w	r2, r3, #32
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8009e96:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e98:	4618      	mov	r0, r3
 8009e9a:	3710      	adds	r7, #16
 8009e9c:	46bd      	mov	sp, r7
 8009e9e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009ea2:	b004      	add	sp, #16
 8009ea4:	4770      	bx	lr
 8009ea6:	bf00      	nop
 8009ea8:	ffbdffbf 	.word	0xffbdffbf
 8009eac:	03ee0000 	.word	0x03ee0000

08009eb0 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8009eb0:	b480      	push	{r7}
 8009eb2:	b083      	sub	sp, #12
 8009eb4:	af00      	add	r7, sp, #0
 8009eb6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	689b      	ldr	r3, [r3, #8]
 8009ebc:	f023 0201 	bic.w	r2, r3, #1
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8009ec4:	2300      	movs	r3, #0
}
 8009ec6:	4618      	mov	r0, r3
 8009ec8:	370c      	adds	r7, #12
 8009eca:	46bd      	mov	sp, r7
 8009ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ed0:	4770      	bx	lr

08009ed2 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8009ed2:	b580      	push	{r7, lr}
 8009ed4:	b084      	sub	sp, #16
 8009ed6:	af00      	add	r7, sp, #0
 8009ed8:	6078      	str	r0, [r7, #4]
 8009eda:	460b      	mov	r3, r1
 8009edc:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8009ede:	2300      	movs	r3, #0
 8009ee0:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	68db      	ldr	r3, [r3, #12]
 8009ee6:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8009eee:	78fb      	ldrb	r3, [r7, #3]
 8009ef0:	2b01      	cmp	r3, #1
 8009ef2:	d115      	bne.n	8009f20 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	68db      	ldr	r3, [r3, #12]
 8009ef8:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8009f00:	200a      	movs	r0, #10
 8009f02:	f7f6 fe75 	bl	8000bf0 <HAL_Delay>
      ms += 10U;
 8009f06:	68fb      	ldr	r3, [r7, #12]
 8009f08:	330a      	adds	r3, #10
 8009f0a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8009f0c:	6878      	ldr	r0, [r7, #4]
 8009f0e:	f000 f88c 	bl	800a02a <USB_GetMode>
 8009f12:	4603      	mov	r3, r0
 8009f14:	2b01      	cmp	r3, #1
 8009f16:	d01e      	beq.n	8009f56 <USB_SetCurrentMode+0x84>
 8009f18:	68fb      	ldr	r3, [r7, #12]
 8009f1a:	2bc7      	cmp	r3, #199	@ 0xc7
 8009f1c:	d9f0      	bls.n	8009f00 <USB_SetCurrentMode+0x2e>
 8009f1e:	e01a      	b.n	8009f56 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8009f20:	78fb      	ldrb	r3, [r7, #3]
 8009f22:	2b00      	cmp	r3, #0
 8009f24:	d115      	bne.n	8009f52 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	68db      	ldr	r3, [r3, #12]
 8009f2a:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8009f32:	200a      	movs	r0, #10
 8009f34:	f7f6 fe5c 	bl	8000bf0 <HAL_Delay>
      ms += 10U;
 8009f38:	68fb      	ldr	r3, [r7, #12]
 8009f3a:	330a      	adds	r3, #10
 8009f3c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8009f3e:	6878      	ldr	r0, [r7, #4]
 8009f40:	f000 f873 	bl	800a02a <USB_GetMode>
 8009f44:	4603      	mov	r3, r0
 8009f46:	2b00      	cmp	r3, #0
 8009f48:	d005      	beq.n	8009f56 <USB_SetCurrentMode+0x84>
 8009f4a:	68fb      	ldr	r3, [r7, #12]
 8009f4c:	2bc7      	cmp	r3, #199	@ 0xc7
 8009f4e:	d9f0      	bls.n	8009f32 <USB_SetCurrentMode+0x60>
 8009f50:	e001      	b.n	8009f56 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8009f52:	2301      	movs	r3, #1
 8009f54:	e005      	b.n	8009f62 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8009f56:	68fb      	ldr	r3, [r7, #12]
 8009f58:	2bc8      	cmp	r3, #200	@ 0xc8
 8009f5a:	d101      	bne.n	8009f60 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8009f5c:	2301      	movs	r3, #1
 8009f5e:	e000      	b.n	8009f62 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8009f60:	2300      	movs	r3, #0
}
 8009f62:	4618      	mov	r0, r3
 8009f64:	3710      	adds	r7, #16
 8009f66:	46bd      	mov	sp, r7
 8009f68:	bd80      	pop	{r7, pc}

08009f6a <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8009f6a:	b480      	push	{r7}
 8009f6c:	b085      	sub	sp, #20
 8009f6e:	af00      	add	r7, sp, #0
 8009f70:	6078      	str	r0, [r7, #4]
 8009f72:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8009f74:	2300      	movs	r3, #0
 8009f76:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009f78:	68fb      	ldr	r3, [r7, #12]
 8009f7a:	3301      	adds	r3, #1
 8009f7c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009f7e:	68fb      	ldr	r3, [r7, #12]
 8009f80:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009f84:	d901      	bls.n	8009f8a <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8009f86:	2303      	movs	r3, #3
 8009f88:	e01b      	b.n	8009fc2 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	691b      	ldr	r3, [r3, #16]
 8009f8e:	2b00      	cmp	r3, #0
 8009f90:	daf2      	bge.n	8009f78 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8009f92:	2300      	movs	r3, #0
 8009f94:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8009f96:	683b      	ldr	r3, [r7, #0]
 8009f98:	019b      	lsls	r3, r3, #6
 8009f9a:	f043 0220 	orr.w	r2, r3, #32
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009fa2:	68fb      	ldr	r3, [r7, #12]
 8009fa4:	3301      	adds	r3, #1
 8009fa6:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009fa8:	68fb      	ldr	r3, [r7, #12]
 8009faa:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009fae:	d901      	bls.n	8009fb4 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8009fb0:	2303      	movs	r3, #3
 8009fb2:	e006      	b.n	8009fc2 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	691b      	ldr	r3, [r3, #16]
 8009fb8:	f003 0320 	and.w	r3, r3, #32
 8009fbc:	2b20      	cmp	r3, #32
 8009fbe:	d0f0      	beq.n	8009fa2 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8009fc0:	2300      	movs	r3, #0
}
 8009fc2:	4618      	mov	r0, r3
 8009fc4:	3714      	adds	r7, #20
 8009fc6:	46bd      	mov	sp, r7
 8009fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fcc:	4770      	bx	lr

08009fce <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8009fce:	b480      	push	{r7}
 8009fd0:	b085      	sub	sp, #20
 8009fd2:	af00      	add	r7, sp, #0
 8009fd4:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009fd6:	2300      	movs	r3, #0
 8009fd8:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009fda:	68fb      	ldr	r3, [r7, #12]
 8009fdc:	3301      	adds	r3, #1
 8009fde:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009fe0:	68fb      	ldr	r3, [r7, #12]
 8009fe2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009fe6:	d901      	bls.n	8009fec <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8009fe8:	2303      	movs	r3, #3
 8009fea:	e018      	b.n	800a01e <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	691b      	ldr	r3, [r3, #16]
 8009ff0:	2b00      	cmp	r3, #0
 8009ff2:	daf2      	bge.n	8009fda <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8009ff4:	2300      	movs	r3, #0
 8009ff6:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	2210      	movs	r2, #16
 8009ffc:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009ffe:	68fb      	ldr	r3, [r7, #12]
 800a000:	3301      	adds	r3, #1
 800a002:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a004:	68fb      	ldr	r3, [r7, #12]
 800a006:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a00a:	d901      	bls.n	800a010 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800a00c:	2303      	movs	r3, #3
 800a00e:	e006      	b.n	800a01e <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	691b      	ldr	r3, [r3, #16]
 800a014:	f003 0310 	and.w	r3, r3, #16
 800a018:	2b10      	cmp	r3, #16
 800a01a:	d0f0      	beq.n	8009ffe <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800a01c:	2300      	movs	r3, #0
}
 800a01e:	4618      	mov	r0, r3
 800a020:	3714      	adds	r7, #20
 800a022:	46bd      	mov	sp, r7
 800a024:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a028:	4770      	bx	lr

0800a02a <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800a02a:	b480      	push	{r7}
 800a02c:	b083      	sub	sp, #12
 800a02e:	af00      	add	r7, sp, #0
 800a030:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	695b      	ldr	r3, [r3, #20]
 800a036:	f003 0301 	and.w	r3, r3, #1
}
 800a03a:	4618      	mov	r0, r3
 800a03c:	370c      	adds	r7, #12
 800a03e:	46bd      	mov	sp, r7
 800a040:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a044:	4770      	bx	lr

0800a046 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800a046:	b480      	push	{r7}
 800a048:	b085      	sub	sp, #20
 800a04a:	af00      	add	r7, sp, #0
 800a04c:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a04e:	2300      	movs	r3, #0
 800a050:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a052:	68fb      	ldr	r3, [r7, #12]
 800a054:	3301      	adds	r3, #1
 800a056:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a058:	68fb      	ldr	r3, [r7, #12]
 800a05a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a05e:	d901      	bls.n	800a064 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800a060:	2303      	movs	r3, #3
 800a062:	e01b      	b.n	800a09c <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	691b      	ldr	r3, [r3, #16]
 800a068:	2b00      	cmp	r3, #0
 800a06a:	daf2      	bge.n	800a052 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800a06c:	2300      	movs	r3, #0
 800a06e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	691b      	ldr	r3, [r3, #16]
 800a074:	f043 0201 	orr.w	r2, r3, #1
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a07c:	68fb      	ldr	r3, [r7, #12]
 800a07e:	3301      	adds	r3, #1
 800a080:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a082:	68fb      	ldr	r3, [r7, #12]
 800a084:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a088:	d901      	bls.n	800a08e <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800a08a:	2303      	movs	r3, #3
 800a08c:	e006      	b.n	800a09c <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	691b      	ldr	r3, [r3, #16]
 800a092:	f003 0301 	and.w	r3, r3, #1
 800a096:	2b01      	cmp	r3, #1
 800a098:	d0f0      	beq.n	800a07c <USB_CoreReset+0x36>

  return HAL_OK;
 800a09a:	2300      	movs	r3, #0
}
 800a09c:	4618      	mov	r0, r3
 800a09e:	3714      	adds	r7, #20
 800a0a0:	46bd      	mov	sp, r7
 800a0a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0a6:	4770      	bx	lr

0800a0a8 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a0a8:	b084      	sub	sp, #16
 800a0aa:	b580      	push	{r7, lr}
 800a0ac:	b086      	sub	sp, #24
 800a0ae:	af00      	add	r7, sp, #0
 800a0b0:	6078      	str	r0, [r7, #4]
 800a0b2:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800a0b6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800a0ba:	2300      	movs	r3, #0
 800a0bc:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800a0c2:	68fb      	ldr	r3, [r7, #12]
 800a0c4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a0c8:	461a      	mov	r2, r3
 800a0ca:	2300      	movs	r3, #0
 800a0cc:	6013      	str	r3, [r2, #0]

  /* Disable VBUS sensing */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_VBDEN);
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a0d2:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a0de:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	639a      	str	r2, [r3, #56]	@ 0x38


  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	68db      	ldr	r3, [r3, #12]
 800a0ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a0ee:	2b00      	cmp	r3, #0
 800a0f0:	d119      	bne.n	800a126 <USB_HostInit+0x7e>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 800a0f2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a0f6:	2b01      	cmp	r3, #1
 800a0f8:	d10a      	bne.n	800a110 <USB_HostInit+0x68>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 800a0fa:	68fb      	ldr	r3, [r7, #12]
 800a0fc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a100:	681b      	ldr	r3, [r3, #0]
 800a102:	68fa      	ldr	r2, [r7, #12]
 800a104:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800a108:	f043 0304 	orr.w	r3, r3, #4
 800a10c:	6013      	str	r3, [r2, #0]
 800a10e:	e014      	b.n	800a13a <USB_HostInit+0x92>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800a110:	68fb      	ldr	r3, [r7, #12]
 800a112:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a116:	681b      	ldr	r3, [r3, #0]
 800a118:	68fa      	ldr	r2, [r7, #12]
 800a11a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800a11e:	f023 0304 	bic.w	r3, r3, #4
 800a122:	6013      	str	r3, [r2, #0]
 800a124:	e009      	b.n	800a13a <USB_HostInit+0x92>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800a126:	68fb      	ldr	r3, [r7, #12]
 800a128:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a12c:	681b      	ldr	r3, [r3, #0]
 800a12e:	68fa      	ldr	r2, [r7, #12]
 800a130:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800a134:	f023 0304 	bic.w	r3, r3, #4
 800a138:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800a13a:	2110      	movs	r1, #16
 800a13c:	6878      	ldr	r0, [r7, #4]
 800a13e:	f7ff ff14 	bl	8009f6a <USB_FlushTxFifo>
 800a142:	4603      	mov	r3, r0
 800a144:	2b00      	cmp	r3, #0
 800a146:	d001      	beq.n	800a14c <USB_HostInit+0xa4>
  {
    ret = HAL_ERROR;
 800a148:	2301      	movs	r3, #1
 800a14a:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800a14c:	6878      	ldr	r0, [r7, #4]
 800a14e:	f7ff ff3e 	bl	8009fce <USB_FlushRxFifo>
 800a152:	4603      	mov	r3, r0
 800a154:	2b00      	cmp	r3, #0
 800a156:	d001      	beq.n	800a15c <USB_HostInit+0xb4>
  {
    ret = HAL_ERROR;
 800a158:	2301      	movs	r3, #1
 800a15a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 800a15c:	2300      	movs	r3, #0
 800a15e:	613b      	str	r3, [r7, #16]
 800a160:	e015      	b.n	800a18e <USB_HostInit+0xe6>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 800a162:	693b      	ldr	r3, [r7, #16]
 800a164:	015a      	lsls	r2, r3, #5
 800a166:	68fb      	ldr	r3, [r7, #12]
 800a168:	4413      	add	r3, r2
 800a16a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a16e:	461a      	mov	r2, r3
 800a170:	f04f 33ff 	mov.w	r3, #4294967295
 800a174:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 800a176:	693b      	ldr	r3, [r7, #16]
 800a178:	015a      	lsls	r2, r3, #5
 800a17a:	68fb      	ldr	r3, [r7, #12]
 800a17c:	4413      	add	r3, r2
 800a17e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a182:	461a      	mov	r2, r3
 800a184:	2300      	movs	r3, #0
 800a186:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 800a188:	693b      	ldr	r3, [r7, #16]
 800a18a:	3301      	adds	r3, #1
 800a18c:	613b      	str	r3, [r7, #16]
 800a18e:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800a192:	461a      	mov	r2, r3
 800a194:	693b      	ldr	r3, [r7, #16]
 800a196:	4293      	cmp	r3, r2
 800a198:	d3e3      	bcc.n	800a162 <USB_HostInit+0xba>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	2200      	movs	r2, #0
 800a19e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	f04f 32ff 	mov.w	r2, #4294967295
 800a1a6:	615a      	str	r2, [r3, #20]
  /* set Rx FIFO size */
  USBx->GRXFSIZ  = 0x200U;
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a1ae:	625a      	str	r2, [r3, #36]	@ 0x24
  USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	4a0f      	ldr	r2, [pc, #60]	@ (800a1f0 <USB_HostInit+0x148>)
 800a1b4:	629a      	str	r2, [r3, #40]	@ 0x28
  USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	4a0e      	ldr	r2, [pc, #56]	@ (800a1f4 <USB_HostInit+0x14c>)
 800a1ba:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800a1be:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a1c2:	2b00      	cmp	r3, #0
 800a1c4:	d105      	bne.n	800a1d2 <USB_HostInit+0x12a>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	699b      	ldr	r3, [r3, #24]
 800a1ca:	f043 0210 	orr.w	r2, r3, #16
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	699a      	ldr	r2, [r3, #24]
 800a1d6:	4b08      	ldr	r3, [pc, #32]	@ (800a1f8 <USB_HostInit+0x150>)
 800a1d8:	4313      	orrs	r3, r2
 800a1da:	687a      	ldr	r2, [r7, #4]
 800a1dc:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 800a1de:	7dfb      	ldrb	r3, [r7, #23]
}
 800a1e0:	4618      	mov	r0, r3
 800a1e2:	3718      	adds	r7, #24
 800a1e4:	46bd      	mov	sp, r7
 800a1e6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a1ea:	b004      	add	sp, #16
 800a1ec:	4770      	bx	lr
 800a1ee:	bf00      	nop
 800a1f0:	01000200 	.word	0x01000200
 800a1f4:	00e00300 	.word	0x00e00300
 800a1f8:	a3200008 	.word	0xa3200008

0800a1fc <MX_ADC1_Init>:
ADC_HandleTypeDef hadc2;
ADC_HandleTypeDef hadc3;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800a1fc:	b580      	push	{r7, lr}
 800a1fe:	b08a      	sub	sp, #40	@ 0x28
 800a200:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800a202:	f107 031c 	add.w	r3, r7, #28
 800a206:	2200      	movs	r2, #0
 800a208:	601a      	str	r2, [r3, #0]
 800a20a:	605a      	str	r2, [r3, #4]
 800a20c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800a20e:	463b      	mov	r3, r7
 800a210:	2200      	movs	r2, #0
 800a212:	601a      	str	r2, [r3, #0]
 800a214:	605a      	str	r2, [r3, #4]
 800a216:	609a      	str	r2, [r3, #8]
 800a218:	60da      	str	r2, [r3, #12]
 800a21a:	611a      	str	r2, [r3, #16]
 800a21c:	615a      	str	r2, [r3, #20]
 800a21e:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800a220:	4b31      	ldr	r3, [pc, #196]	@ (800a2e8 <MX_ADC1_Init+0xec>)
 800a222:	4a32      	ldr	r2, [pc, #200]	@ (800a2ec <MX_ADC1_Init+0xf0>)
 800a224:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800a226:	4b30      	ldr	r3, [pc, #192]	@ (800a2e8 <MX_ADC1_Init+0xec>)
 800a228:	2200      	movs	r2, #0
 800a22a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 800a22c:	4b2e      	ldr	r3, [pc, #184]	@ (800a2e8 <MX_ADC1_Init+0xec>)
 800a22e:	2200      	movs	r2, #0
 800a230:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800a232:	4b2d      	ldr	r3, [pc, #180]	@ (800a2e8 <MX_ADC1_Init+0xec>)
 800a234:	2200      	movs	r2, #0
 800a236:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800a238:	4b2b      	ldr	r3, [pc, #172]	@ (800a2e8 <MX_ADC1_Init+0xec>)
 800a23a:	2204      	movs	r2, #4
 800a23c:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800a23e:	4b2a      	ldr	r3, [pc, #168]	@ (800a2e8 <MX_ADC1_Init+0xec>)
 800a240:	2200      	movs	r2, #0
 800a242:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800a244:	4b28      	ldr	r3, [pc, #160]	@ (800a2e8 <MX_ADC1_Init+0xec>)
 800a246:	2200      	movs	r2, #0
 800a248:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 1;
 800a24a:	4b27      	ldr	r3, [pc, #156]	@ (800a2e8 <MX_ADC1_Init+0xec>)
 800a24c:	2201      	movs	r2, #1
 800a24e:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800a250:	4b25      	ldr	r3, [pc, #148]	@ (800a2e8 <MX_ADC1_Init+0xec>)
 800a252:	2200      	movs	r2, #0
 800a254:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800a256:	4b24      	ldr	r3, [pc, #144]	@ (800a2e8 <MX_ADC1_Init+0xec>)
 800a258:	2200      	movs	r2, #0
 800a25a:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800a25c:	4b22      	ldr	r3, [pc, #136]	@ (800a2e8 <MX_ADC1_Init+0xec>)
 800a25e:	2200      	movs	r2, #0
 800a260:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 800a262:	4b21      	ldr	r3, [pc, #132]	@ (800a2e8 <MX_ADC1_Init+0xec>)
 800a264:	2200      	movs	r2, #0
 800a266:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800a268:	4b1f      	ldr	r3, [pc, #124]	@ (800a2e8 <MX_ADC1_Init+0xec>)
 800a26a:	2200      	movs	r2, #0
 800a26c:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 800a26e:	4b1e      	ldr	r3, [pc, #120]	@ (800a2e8 <MX_ADC1_Init+0xec>)
 800a270:	2200      	movs	r2, #0
 800a272:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 800a274:	4b1c      	ldr	r3, [pc, #112]	@ (800a2e8 <MX_ADC1_Init+0xec>)
 800a276:	2200      	movs	r2, #0
 800a278:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Oversampling.Ratio = 1;
 800a27c:	4b1a      	ldr	r3, [pc, #104]	@ (800a2e8 <MX_ADC1_Init+0xec>)
 800a27e:	2201      	movs	r2, #1
 800a280:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800a282:	4819      	ldr	r0, [pc, #100]	@ (800a2e8 <MX_ADC1_Init+0xec>)
 800a284:	f7f6 ff60 	bl	8001148 <HAL_ADC_Init>
 800a288:	4603      	mov	r3, r0
 800a28a:	2b00      	cmp	r3, #0
 800a28c:	d001      	beq.n	800a292 <MX_ADC1_Init+0x96>
  {
    Error_Handler();
 800a28e:	f001 f81b 	bl	800b2c8 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800a292:	2300      	movs	r3, #0
 800a294:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800a296:	f107 031c 	add.w	r3, r7, #28
 800a29a:	4619      	mov	r1, r3
 800a29c:	4812      	ldr	r0, [pc, #72]	@ (800a2e8 <MX_ADC1_Init+0xec>)
 800a29e:	f7f8 f8bd 	bl	800241c <HAL_ADCEx_MultiModeConfigChannel>
 800a2a2:	4603      	mov	r3, r0
 800a2a4:	2b00      	cmp	r3, #0
 800a2a6:	d001      	beq.n	800a2ac <MX_ADC1_Init+0xb0>
  {
    Error_Handler();
 800a2a8:	f001 f80e 	bl	800b2c8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_16;
 800a2ac:	4b10      	ldr	r3, [pc, #64]	@ (800a2f0 <MX_ADC1_Init+0xf4>)
 800a2ae:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800a2b0:	2306      	movs	r3, #6
 800a2b2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800a2b4:	2300      	movs	r3, #0
 800a2b6:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800a2b8:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 800a2bc:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800a2be:	2304      	movs	r3, #4
 800a2c0:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800a2c2:	2300      	movs	r3, #0
 800a2c4:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 800a2c6:	2300      	movs	r3, #0
 800a2c8:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800a2ca:	463b      	mov	r3, r7
 800a2cc:	4619      	mov	r1, r3
 800a2ce:	4806      	ldr	r0, [pc, #24]	@ (800a2e8 <MX_ADC1_Init+0xec>)
 800a2d0:	f7f7 fadc 	bl	800188c <HAL_ADC_ConfigChannel>
 800a2d4:	4603      	mov	r3, r0
 800a2d6:	2b00      	cmp	r3, #0
 800a2d8:	d001      	beq.n	800a2de <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 800a2da:	f000 fff5 	bl	800b2c8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800a2de:	bf00      	nop
 800a2e0:	3728      	adds	r7, #40	@ 0x28
 800a2e2:	46bd      	mov	sp, r7
 800a2e4:	bd80      	pop	{r7, pc}
 800a2e6:	bf00      	nop
 800a2e8:	240001f8 	.word	0x240001f8
 800a2ec:	40022000 	.word	0x40022000
 800a2f0:	43210000 	.word	0x43210000

0800a2f4 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 800a2f4:	b580      	push	{r7, lr}
 800a2f6:	b088      	sub	sp, #32
 800a2f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800a2fa:	1d3b      	adds	r3, r7, #4
 800a2fc:	2200      	movs	r2, #0
 800a2fe:	601a      	str	r2, [r3, #0]
 800a300:	605a      	str	r2, [r3, #4]
 800a302:	609a      	str	r2, [r3, #8]
 800a304:	60da      	str	r2, [r3, #12]
 800a306:	611a      	str	r2, [r3, #16]
 800a308:	615a      	str	r2, [r3, #20]
 800a30a:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 800a30c:	4b2a      	ldr	r3, [pc, #168]	@ (800a3b8 <MX_ADC2_Init+0xc4>)
 800a30e:	4a2b      	ldr	r2, [pc, #172]	@ (800a3bc <MX_ADC2_Init+0xc8>)
 800a310:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800a312:	4b29      	ldr	r3, [pc, #164]	@ (800a3b8 <MX_ADC2_Init+0xc4>)
 800a314:	2200      	movs	r2, #0
 800a316:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_16B;
 800a318:	4b27      	ldr	r3, [pc, #156]	@ (800a3b8 <MX_ADC2_Init+0xc4>)
 800a31a:	2200      	movs	r2, #0
 800a31c:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800a31e:	4b26      	ldr	r3, [pc, #152]	@ (800a3b8 <MX_ADC2_Init+0xc4>)
 800a320:	2200      	movs	r2, #0
 800a322:	60da      	str	r2, [r3, #12]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800a324:	4b24      	ldr	r3, [pc, #144]	@ (800a3b8 <MX_ADC2_Init+0xc4>)
 800a326:	2204      	movs	r2, #4
 800a328:	611a      	str	r2, [r3, #16]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 800a32a:	4b23      	ldr	r3, [pc, #140]	@ (800a3b8 <MX_ADC2_Init+0xc4>)
 800a32c:	2200      	movs	r2, #0
 800a32e:	751a      	strb	r2, [r3, #20]
  hadc2.Init.ContinuousConvMode = DISABLE;
 800a330:	4b21      	ldr	r3, [pc, #132]	@ (800a3b8 <MX_ADC2_Init+0xc4>)
 800a332:	2200      	movs	r2, #0
 800a334:	755a      	strb	r2, [r3, #21]
  hadc2.Init.NbrOfConversion = 1;
 800a336:	4b20      	ldr	r3, [pc, #128]	@ (800a3b8 <MX_ADC2_Init+0xc4>)
 800a338:	2201      	movs	r2, #1
 800a33a:	619a      	str	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800a33c:	4b1e      	ldr	r3, [pc, #120]	@ (800a3b8 <MX_ADC2_Init+0xc4>)
 800a33e:	2200      	movs	r2, #0
 800a340:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800a342:	4b1d      	ldr	r3, [pc, #116]	@ (800a3b8 <MX_ADC2_Init+0xc4>)
 800a344:	2200      	movs	r2, #0
 800a346:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800a348:	4b1b      	ldr	r3, [pc, #108]	@ (800a3b8 <MX_ADC2_Init+0xc4>)
 800a34a:	2200      	movs	r2, #0
 800a34c:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 800a34e:	4b1a      	ldr	r3, [pc, #104]	@ (800a3b8 <MX_ADC2_Init+0xc4>)
 800a350:	2200      	movs	r2, #0
 800a352:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800a354:	4b18      	ldr	r3, [pc, #96]	@ (800a3b8 <MX_ADC2_Init+0xc4>)
 800a356:	2200      	movs	r2, #0
 800a358:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 800a35a:	4b17      	ldr	r3, [pc, #92]	@ (800a3b8 <MX_ADC2_Init+0xc4>)
 800a35c:	2200      	movs	r2, #0
 800a35e:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc2.Init.OversamplingMode = DISABLE;
 800a360:	4b15      	ldr	r3, [pc, #84]	@ (800a3b8 <MX_ADC2_Init+0xc4>)
 800a362:	2200      	movs	r2, #0
 800a364:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Oversampling.Ratio = 1;
 800a368:	4b13      	ldr	r3, [pc, #76]	@ (800a3b8 <MX_ADC2_Init+0xc4>)
 800a36a:	2201      	movs	r2, #1
 800a36c:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800a36e:	4812      	ldr	r0, [pc, #72]	@ (800a3b8 <MX_ADC2_Init+0xc4>)
 800a370:	f7f6 feea 	bl	8001148 <HAL_ADC_Init>
 800a374:	4603      	mov	r3, r0
 800a376:	2b00      	cmp	r3, #0
 800a378:	d001      	beq.n	800a37e <MX_ADC2_Init+0x8a>
  {
    Error_Handler();
 800a37a:	f000 ffa5 	bl	800b2c8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 800a37e:	4b10      	ldr	r3, [pc, #64]	@ (800a3c0 <MX_ADC2_Init+0xcc>)
 800a380:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800a382:	2306      	movs	r3, #6
 800a384:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800a386:	2300      	movs	r3, #0
 800a388:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800a38a:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 800a38e:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800a390:	2304      	movs	r3, #4
 800a392:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800a394:	2300      	movs	r3, #0
 800a396:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSignedSaturation = DISABLE;
 800a398:	2300      	movs	r3, #0
 800a39a:	777b      	strb	r3, [r7, #29]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800a39c:	1d3b      	adds	r3, r7, #4
 800a39e:	4619      	mov	r1, r3
 800a3a0:	4805      	ldr	r0, [pc, #20]	@ (800a3b8 <MX_ADC2_Init+0xc4>)
 800a3a2:	f7f7 fa73 	bl	800188c <HAL_ADC_ConfigChannel>
 800a3a6:	4603      	mov	r3, r0
 800a3a8:	2b00      	cmp	r3, #0
 800a3aa:	d001      	beq.n	800a3b0 <MX_ADC2_Init+0xbc>
  {
    Error_Handler();
 800a3ac:	f000 ff8c 	bl	800b2c8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800a3b0:	bf00      	nop
 800a3b2:	3720      	adds	r7, #32
 800a3b4:	46bd      	mov	sp, r7
 800a3b6:	bd80      	pop	{r7, pc}
 800a3b8:	2400025c 	.word	0x2400025c
 800a3bc:	40022100 	.word	0x40022100
 800a3c0:	25b00200 	.word	0x25b00200

0800a3c4 <MX_ADC3_Init>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
 800a3c4:	b580      	push	{r7, lr}
 800a3c6:	b088      	sub	sp, #32
 800a3c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800a3ca:	1d3b      	adds	r3, r7, #4
 800a3cc:	2200      	movs	r2, #0
 800a3ce:	601a      	str	r2, [r3, #0]
 800a3d0:	605a      	str	r2, [r3, #4]
 800a3d2:	609a      	str	r2, [r3, #8]
 800a3d4:	60da      	str	r2, [r3, #12]
 800a3d6:	611a      	str	r2, [r3, #16]
 800a3d8:	615a      	str	r2, [r3, #20]
 800a3da:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 800a3dc:	4b29      	ldr	r3, [pc, #164]	@ (800a484 <MX_ADC3_Init+0xc0>)
 800a3de:	4a2a      	ldr	r2, [pc, #168]	@ (800a488 <MX_ADC3_Init+0xc4>)
 800a3e0:	601a      	str	r2, [r3, #0]
  hadc3.Init.Resolution = ADC_RESOLUTION_16B;
 800a3e2:	4b28      	ldr	r3, [pc, #160]	@ (800a484 <MX_ADC3_Init+0xc0>)
 800a3e4:	2200      	movs	r2, #0
 800a3e6:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800a3e8:	4b26      	ldr	r3, [pc, #152]	@ (800a484 <MX_ADC3_Init+0xc0>)
 800a3ea:	2200      	movs	r2, #0
 800a3ec:	60da      	str	r2, [r3, #12]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800a3ee:	4b25      	ldr	r3, [pc, #148]	@ (800a484 <MX_ADC3_Init+0xc0>)
 800a3f0:	2204      	movs	r2, #4
 800a3f2:	611a      	str	r2, [r3, #16]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 800a3f4:	4b23      	ldr	r3, [pc, #140]	@ (800a484 <MX_ADC3_Init+0xc0>)
 800a3f6:	2200      	movs	r2, #0
 800a3f8:	751a      	strb	r2, [r3, #20]
  hadc3.Init.ContinuousConvMode = DISABLE;
 800a3fa:	4b22      	ldr	r3, [pc, #136]	@ (800a484 <MX_ADC3_Init+0xc0>)
 800a3fc:	2200      	movs	r2, #0
 800a3fe:	755a      	strb	r2, [r3, #21]
  hadc3.Init.NbrOfConversion = 1;
 800a400:	4b20      	ldr	r3, [pc, #128]	@ (800a484 <MX_ADC3_Init+0xc0>)
 800a402:	2201      	movs	r2, #1
 800a404:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 800a406:	4b1f      	ldr	r3, [pc, #124]	@ (800a484 <MX_ADC3_Init+0xc0>)
 800a408:	2200      	movs	r2, #0
 800a40a:	771a      	strb	r2, [r3, #28]
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800a40c:	4b1d      	ldr	r3, [pc, #116]	@ (800a484 <MX_ADC3_Init+0xc0>)
 800a40e:	2200      	movs	r2, #0
 800a410:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800a412:	4b1c      	ldr	r3, [pc, #112]	@ (800a484 <MX_ADC3_Init+0xc0>)
 800a414:	2200      	movs	r2, #0
 800a416:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc3.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 800a418:	4b1a      	ldr	r3, [pc, #104]	@ (800a484 <MX_ADC3_Init+0xc0>)
 800a41a:	2200      	movs	r2, #0
 800a41c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800a41e:	4b19      	ldr	r3, [pc, #100]	@ (800a484 <MX_ADC3_Init+0xc0>)
 800a420:	2200      	movs	r2, #0
 800a422:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc3.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 800a424:	4b17      	ldr	r3, [pc, #92]	@ (800a484 <MX_ADC3_Init+0xc0>)
 800a426:	2200      	movs	r2, #0
 800a428:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc3.Init.OversamplingMode = DISABLE;
 800a42a:	4b16      	ldr	r3, [pc, #88]	@ (800a484 <MX_ADC3_Init+0xc0>)
 800a42c:	2200      	movs	r2, #0
 800a42e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc3.Init.Oversampling.Ratio = 1;
 800a432:	4b14      	ldr	r3, [pc, #80]	@ (800a484 <MX_ADC3_Init+0xc0>)
 800a434:	2201      	movs	r2, #1
 800a436:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 800a438:	4812      	ldr	r0, [pc, #72]	@ (800a484 <MX_ADC3_Init+0xc0>)
 800a43a:	f7f6 fe85 	bl	8001148 <HAL_ADC_Init>
 800a43e:	4603      	mov	r3, r0
 800a440:	2b00      	cmp	r3, #0
 800a442:	d001      	beq.n	800a448 <MX_ADC3_Init+0x84>
  {
    Error_Handler();
 800a444:	f000 ff40 	bl	800b2c8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 800a448:	4b10      	ldr	r3, [pc, #64]	@ (800a48c <MX_ADC3_Init+0xc8>)
 800a44a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800a44c:	2306      	movs	r3, #6
 800a44e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800a450:	2300      	movs	r3, #0
 800a452:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800a454:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 800a458:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800a45a:	2304      	movs	r3, #4
 800a45c:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800a45e:	2300      	movs	r3, #0
 800a460:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSignedSaturation = DISABLE;
 800a462:	2300      	movs	r3, #0
 800a464:	777b      	strb	r3, [r7, #29]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 800a466:	1d3b      	adds	r3, r7, #4
 800a468:	4619      	mov	r1, r3
 800a46a:	4806      	ldr	r0, [pc, #24]	@ (800a484 <MX_ADC3_Init+0xc0>)
 800a46c:	f7f7 fa0e 	bl	800188c <HAL_ADC_ConfigChannel>
 800a470:	4603      	mov	r3, r0
 800a472:	2b00      	cmp	r3, #0
 800a474:	d001      	beq.n	800a47a <MX_ADC3_Init+0xb6>
  {
    Error_Handler();
 800a476:	f000 ff27 	bl	800b2c8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 800a47a:	bf00      	nop
 800a47c:	3720      	adds	r7, #32
 800a47e:	46bd      	mov	sp, r7
 800a480:	bd80      	pop	{r7, pc}
 800a482:	bf00      	nop
 800a484:	240002c0 	.word	0x240002c0
 800a488:	58026000 	.word	0x58026000
 800a48c:	2e300800 	.word	0x2e300800

0800a490 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800a490:	b580      	push	{r7, lr}
 800a492:	b090      	sub	sp, #64	@ 0x40
 800a494:	af00      	add	r7, sp, #0
 800a496:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a498:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800a49c:	2200      	movs	r2, #0
 800a49e:	601a      	str	r2, [r3, #0]
 800a4a0:	605a      	str	r2, [r3, #4]
 800a4a2:	609a      	str	r2, [r3, #8]
 800a4a4:	60da      	str	r2, [r3, #12]
 800a4a6:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	681b      	ldr	r3, [r3, #0]
 800a4ac:	4a7f      	ldr	r2, [pc, #508]	@ (800a6ac <HAL_ADC_MspInit+0x21c>)
 800a4ae:	4293      	cmp	r3, r2
 800a4b0:	d169      	bne.n	800a586 <HAL_ADC_MspInit+0xf6>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 800a4b2:	4b7f      	ldr	r3, [pc, #508]	@ (800a6b0 <HAL_ADC_MspInit+0x220>)
 800a4b4:	681b      	ldr	r3, [r3, #0]
 800a4b6:	3301      	adds	r3, #1
 800a4b8:	4a7d      	ldr	r2, [pc, #500]	@ (800a6b0 <HAL_ADC_MspInit+0x220>)
 800a4ba:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800a4bc:	4b7c      	ldr	r3, [pc, #496]	@ (800a6b0 <HAL_ADC_MspInit+0x220>)
 800a4be:	681b      	ldr	r3, [r3, #0]
 800a4c0:	2b01      	cmp	r3, #1
 800a4c2:	d10e      	bne.n	800a4e2 <HAL_ADC_MspInit+0x52>
      __HAL_RCC_ADC12_CLK_ENABLE();
 800a4c4:	4b7b      	ldr	r3, [pc, #492]	@ (800a6b4 <HAL_ADC_MspInit+0x224>)
 800a4c6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800a4ca:	4a7a      	ldr	r2, [pc, #488]	@ (800a6b4 <HAL_ADC_MspInit+0x224>)
 800a4cc:	f043 0320 	orr.w	r3, r3, #32
 800a4d0:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800a4d4:	4b77      	ldr	r3, [pc, #476]	@ (800a6b4 <HAL_ADC_MspInit+0x224>)
 800a4d6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800a4da:	f003 0320 	and.w	r3, r3, #32
 800a4de:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a4e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800a4e2:	4b74      	ldr	r3, [pc, #464]	@ (800a6b4 <HAL_ADC_MspInit+0x224>)
 800a4e4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800a4e8:	4a72      	ldr	r2, [pc, #456]	@ (800a6b4 <HAL_ADC_MspInit+0x224>)
 800a4ea:	f043 0304 	orr.w	r3, r3, #4
 800a4ee:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800a4f2:	4b70      	ldr	r3, [pc, #448]	@ (800a6b4 <HAL_ADC_MspInit+0x224>)
 800a4f4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800a4f8:	f003 0304 	and.w	r3, r3, #4
 800a4fc:	627b      	str	r3, [r7, #36]	@ 0x24
 800a4fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a500:	4b6c      	ldr	r3, [pc, #432]	@ (800a6b4 <HAL_ADC_MspInit+0x224>)
 800a502:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800a506:	4a6b      	ldr	r2, [pc, #428]	@ (800a6b4 <HAL_ADC_MspInit+0x224>)
 800a508:	f043 0301 	orr.w	r3, r3, #1
 800a50c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800a510:	4b68      	ldr	r3, [pc, #416]	@ (800a6b4 <HAL_ADC_MspInit+0x224>)
 800a512:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800a516:	f003 0301 	and.w	r3, r3, #1
 800a51a:	623b      	str	r3, [r7, #32]
 800a51c:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800a51e:	4b65      	ldr	r3, [pc, #404]	@ (800a6b4 <HAL_ADC_MspInit+0x224>)
 800a520:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800a524:	4a63      	ldr	r2, [pc, #396]	@ (800a6b4 <HAL_ADC_MspInit+0x224>)
 800a526:	f043 0302 	orr.w	r3, r3, #2
 800a52a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800a52e:	4b61      	ldr	r3, [pc, #388]	@ (800a6b4 <HAL_ADC_MspInit+0x224>)
 800a530:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800a534:	f003 0302 	and.w	r3, r3, #2
 800a538:	61fb      	str	r3, [r7, #28]
 800a53a:	69fb      	ldr	r3, [r7, #28]
    PA5     ------> ADC1_INP19
    PA6     ------> ADC1_INP3
    PA7     ------> ADC1_INP7
    PB1     ------> ADC1_INP5
    */
    GPIO_InitStruct.Pin = IR_R_Pin;
 800a53c:	2301      	movs	r3, #1
 800a53e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800a540:	2303      	movs	r3, #3
 800a542:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a544:	2300      	movs	r3, #0
 800a546:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(IR_R_GPIO_Port, &GPIO_InitStruct);
 800a548:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800a54c:	4619      	mov	r1, r3
 800a54e:	485a      	ldr	r0, [pc, #360]	@ (800a6b8 <HAL_ADC_MspInit+0x228>)
 800a550:	f7f8 f9ca 	bl	80028e8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = IR_0_Pin|IR_1_Pin|IR_2_Pin|IR_3_Pin
 800a554:	23f3      	movs	r3, #243	@ 0xf3
 800a556:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |IR_4_Pin|ADC_BAT_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800a558:	2303      	movs	r3, #3
 800a55a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a55c:	2300      	movs	r3, #0
 800a55e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a560:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800a564:	4619      	mov	r1, r3
 800a566:	4855      	ldr	r0, [pc, #340]	@ (800a6bc <HAL_ADC_MspInit+0x22c>)
 800a568:	f7f8 f9be 	bl	80028e8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = IR_L_Pin;
 800a56c:	2302      	movs	r3, #2
 800a56e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800a570:	2303      	movs	r3, #3
 800a572:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a574:	2300      	movs	r3, #0
 800a576:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(IR_L_GPIO_Port, &GPIO_InitStruct);
 800a578:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800a57c:	4619      	mov	r1, r3
 800a57e:	4850      	ldr	r0, [pc, #320]	@ (800a6c0 <HAL_ADC_MspInit+0x230>)
 800a580:	f7f8 f9b2 	bl	80028e8 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 800a584:	e08e      	b.n	800a6a4 <HAL_ADC_MspInit+0x214>
  else if(adcHandle->Instance==ADC2)
 800a586:	687b      	ldr	r3, [r7, #4]
 800a588:	681b      	ldr	r3, [r3, #0]
 800a58a:	4a4e      	ldr	r2, [pc, #312]	@ (800a6c4 <HAL_ADC_MspInit+0x234>)
 800a58c:	4293      	cmp	r3, r2
 800a58e:	d14e      	bne.n	800a62e <HAL_ADC_MspInit+0x19e>
    HAL_RCC_ADC12_CLK_ENABLED++;
 800a590:	4b47      	ldr	r3, [pc, #284]	@ (800a6b0 <HAL_ADC_MspInit+0x220>)
 800a592:	681b      	ldr	r3, [r3, #0]
 800a594:	3301      	adds	r3, #1
 800a596:	4a46      	ldr	r2, [pc, #280]	@ (800a6b0 <HAL_ADC_MspInit+0x220>)
 800a598:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800a59a:	4b45      	ldr	r3, [pc, #276]	@ (800a6b0 <HAL_ADC_MspInit+0x220>)
 800a59c:	681b      	ldr	r3, [r3, #0]
 800a59e:	2b01      	cmp	r3, #1
 800a5a0:	d10e      	bne.n	800a5c0 <HAL_ADC_MspInit+0x130>
      __HAL_RCC_ADC12_CLK_ENABLE();
 800a5a2:	4b44      	ldr	r3, [pc, #272]	@ (800a6b4 <HAL_ADC_MspInit+0x224>)
 800a5a4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800a5a8:	4a42      	ldr	r2, [pc, #264]	@ (800a6b4 <HAL_ADC_MspInit+0x224>)
 800a5aa:	f043 0320 	orr.w	r3, r3, #32
 800a5ae:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800a5b2:	4b40      	ldr	r3, [pc, #256]	@ (800a6b4 <HAL_ADC_MspInit+0x224>)
 800a5b4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800a5b8:	f003 0320 	and.w	r3, r3, #32
 800a5bc:	61bb      	str	r3, [r7, #24]
 800a5be:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800a5c0:	4b3c      	ldr	r3, [pc, #240]	@ (800a6b4 <HAL_ADC_MspInit+0x224>)
 800a5c2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800a5c6:	4a3b      	ldr	r2, [pc, #236]	@ (800a6b4 <HAL_ADC_MspInit+0x224>)
 800a5c8:	f043 0304 	orr.w	r3, r3, #4
 800a5cc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800a5d0:	4b38      	ldr	r3, [pc, #224]	@ (800a6b4 <HAL_ADC_MspInit+0x224>)
 800a5d2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800a5d6:	f003 0304 	and.w	r3, r3, #4
 800a5da:	617b      	str	r3, [r7, #20]
 800a5dc:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800a5de:	4b35      	ldr	r3, [pc, #212]	@ (800a6b4 <HAL_ADC_MspInit+0x224>)
 800a5e0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800a5e4:	4a33      	ldr	r2, [pc, #204]	@ (800a6b4 <HAL_ADC_MspInit+0x224>)
 800a5e6:	f043 0302 	orr.w	r3, r3, #2
 800a5ea:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800a5ee:	4b31      	ldr	r3, [pc, #196]	@ (800a6b4 <HAL_ADC_MspInit+0x224>)
 800a5f0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800a5f4:	f003 0302 	and.w	r3, r3, #2
 800a5f8:	613b      	str	r3, [r7, #16]
 800a5fa:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = SOC_L_Pin|SOB_L_Pin;
 800a5fc:	2330      	movs	r3, #48	@ 0x30
 800a5fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800a600:	2303      	movs	r3, #3
 800a602:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a604:	2300      	movs	r3, #0
 800a606:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800a608:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800a60c:	4619      	mov	r1, r3
 800a60e:	482a      	ldr	r0, [pc, #168]	@ (800a6b8 <HAL_ADC_MspInit+0x228>)
 800a610:	f7f8 f96a 	bl	80028e8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SOA_L_Pin;
 800a614:	2301      	movs	r3, #1
 800a616:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800a618:	2303      	movs	r3, #3
 800a61a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a61c:	2300      	movs	r3, #0
 800a61e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(SOA_L_GPIO_Port, &GPIO_InitStruct);
 800a620:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800a624:	4619      	mov	r1, r3
 800a626:	4826      	ldr	r0, [pc, #152]	@ (800a6c0 <HAL_ADC_MspInit+0x230>)
 800a628:	f7f8 f95e 	bl	80028e8 <HAL_GPIO_Init>
}
 800a62c:	e03a      	b.n	800a6a4 <HAL_ADC_MspInit+0x214>
  else if(adcHandle->Instance==ADC3)
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	681b      	ldr	r3, [r3, #0]
 800a632:	4a25      	ldr	r2, [pc, #148]	@ (800a6c8 <HAL_ADC_MspInit+0x238>)
 800a634:	4293      	cmp	r3, r2
 800a636:	d135      	bne.n	800a6a4 <HAL_ADC_MspInit+0x214>
    __HAL_RCC_ADC3_CLK_ENABLE();
 800a638:	4b1e      	ldr	r3, [pc, #120]	@ (800a6b4 <HAL_ADC_MspInit+0x224>)
 800a63a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800a63e:	4a1d      	ldr	r2, [pc, #116]	@ (800a6b4 <HAL_ADC_MspInit+0x224>)
 800a640:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800a644:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800a648:	4b1a      	ldr	r3, [pc, #104]	@ (800a6b4 <HAL_ADC_MspInit+0x224>)
 800a64a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800a64e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800a652:	60fb      	str	r3, [r7, #12]
 800a654:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800a656:	4b17      	ldr	r3, [pc, #92]	@ (800a6b4 <HAL_ADC_MspInit+0x224>)
 800a658:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800a65c:	4a15      	ldr	r2, [pc, #84]	@ (800a6b4 <HAL_ADC_MspInit+0x224>)
 800a65e:	f043 0304 	orr.w	r3, r3, #4
 800a662:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800a666:	4b13      	ldr	r3, [pc, #76]	@ (800a6b4 <HAL_ADC_MspInit+0x224>)
 800a668:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800a66c:	f003 0304 	and.w	r3, r3, #4
 800a670:	60bb      	str	r3, [r7, #8]
 800a672:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = SOC_R_Pin;
 800a674:	2302      	movs	r3, #2
 800a676:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800a678:	2303      	movs	r3, #3
 800a67a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a67c:	2300      	movs	r3, #0
 800a67e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(SOC_R_GPIO_Port, &GPIO_InitStruct);
 800a680:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800a684:	4619      	mov	r1, r3
 800a686:	480c      	ldr	r0, [pc, #48]	@ (800a6b8 <HAL_ADC_MspInit+0x228>)
 800a688:	f7f8 f92e 	bl	80028e8 <HAL_GPIO_Init>
    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC2, SYSCFG_SWITCH_PC2_OPEN);
 800a68c:	f04f 6180 	mov.w	r1, #67108864	@ 0x4000000
 800a690:	f04f 6080 	mov.w	r0, #67108864	@ 0x4000000
 800a694:	f7f6 fadc 	bl	8000c50 <HAL_SYSCFG_AnalogSwitchConfig>
    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC3, SYSCFG_SWITCH_PC3_OPEN);
 800a698:	f04f 6100 	mov.w	r1, #134217728	@ 0x8000000
 800a69c:	f04f 6000 	mov.w	r0, #134217728	@ 0x8000000
 800a6a0:	f7f6 fad6 	bl	8000c50 <HAL_SYSCFG_AnalogSwitchConfig>
}
 800a6a4:	bf00      	nop
 800a6a6:	3740      	adds	r7, #64	@ 0x40
 800a6a8:	46bd      	mov	sp, r7
 800a6aa:	bd80      	pop	{r7, pc}
 800a6ac:	40022000 	.word	0x40022000
 800a6b0:	24000324 	.word	0x24000324
 800a6b4:	58024400 	.word	0x58024400
 800a6b8:	58020800 	.word	0x58020800
 800a6bc:	58020000 	.word	0x58020000
 800a6c0:	58020400 	.word	0x58020400
 800a6c4:	40022100 	.word	0x40022100
 800a6c8:	58026000 	.word	0x58026000

0800a6cc <DWT_Delay_Init>:
  * @brief DWT 사이클 카운터 초기화
  * @param None
  * @retval None
  */
void DWT_Delay_Init(void)
{
 800a6cc:	b480      	push	{r7}
 800a6ce:	af00      	add	r7, sp, #0
    // CoreDebug DWT 활성화 (TRCENA 비트 설정)
    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 800a6d0:	4b0b      	ldr	r3, [pc, #44]	@ (800a700 <DWT_Delay_Init+0x34>)
 800a6d2:	68db      	ldr	r3, [r3, #12]
 800a6d4:	4a0a      	ldr	r2, [pc, #40]	@ (800a700 <DWT_Delay_Init+0x34>)
 800a6d6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800a6da:	60d3      	str	r3, [r2, #12]

#ifdef STM32H7 // STM32H7 시리즈의 경우 DWT 레지스터 잠금 해제 필요
    DWT->LAR = 0xC5ACCE55; // DWT Lock Access Register
 800a6dc:	4b09      	ldr	r3, [pc, #36]	@ (800a704 <DWT_Delay_Init+0x38>)
 800a6de:	4a0a      	ldr	r2, [pc, #40]	@ (800a708 <DWT_Delay_Init+0x3c>)
 800a6e0:	f8c3 2fb0 	str.w	r2, [r3, #4016]	@ 0xfb0
#endif

    // DWT 사이클 카운터 활성화 (CYCCNTENA 비트 설정)
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 800a6e4:	4b07      	ldr	r3, [pc, #28]	@ (800a704 <DWT_Delay_Init+0x38>)
 800a6e6:	681b      	ldr	r3, [r3, #0]
 800a6e8:	4a06      	ldr	r2, [pc, #24]	@ (800a704 <DWT_Delay_Init+0x38>)
 800a6ea:	f043 0301 	orr.w	r3, r3, #1
 800a6ee:	6013      	str	r3, [r2, #0]

    // 사이클 카운터 리셋
    DWT->CYCCNT = 0;
 800a6f0:	4b04      	ldr	r3, [pc, #16]	@ (800a704 <DWT_Delay_Init+0x38>)
 800a6f2:	2200      	movs	r2, #0
 800a6f4:	605a      	str	r2, [r3, #4]
}
 800a6f6:	bf00      	nop
 800a6f8:	46bd      	mov	sp, r7
 800a6fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6fe:	4770      	bx	lr
 800a700:	e000edf0 	.word	0xe000edf0
 800a704:	e0001000 	.word	0xe0001000
 800a708:	c5acce55 	.word	0xc5acce55

0800a70c <MX_GPIO_Init>:
     PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
     PA13 (JTMS/SWDIO)   ------> DEBUG_JTMS-SWDIO
     PA14 (JTCK/SWCLK)   ------> DEBUG_JTCK-SWCLK
*/
void MX_GPIO_Init(void)
{
 800a70c:	b580      	push	{r7, lr}
 800a70e:	b08c      	sub	sp, #48	@ 0x30
 800a710:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a712:	f107 031c 	add.w	r3, r7, #28
 800a716:	2200      	movs	r2, #0
 800a718:	601a      	str	r2, [r3, #0]
 800a71a:	605a      	str	r2, [r3, #4]
 800a71c:	609a      	str	r2, [r3, #8]
 800a71e:	60da      	str	r2, [r3, #12]
 800a720:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800a722:	4b88      	ldr	r3, [pc, #544]	@ (800a944 <MX_GPIO_Init+0x238>)
 800a724:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800a728:	4a86      	ldr	r2, [pc, #536]	@ (800a944 <MX_GPIO_Init+0x238>)
 800a72a:	f043 0310 	orr.w	r3, r3, #16
 800a72e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800a732:	4b84      	ldr	r3, [pc, #528]	@ (800a944 <MX_GPIO_Init+0x238>)
 800a734:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800a738:	f003 0310 	and.w	r3, r3, #16
 800a73c:	61bb      	str	r3, [r7, #24]
 800a73e:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800a740:	4b80      	ldr	r3, [pc, #512]	@ (800a944 <MX_GPIO_Init+0x238>)
 800a742:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800a746:	4a7f      	ldr	r2, [pc, #508]	@ (800a944 <MX_GPIO_Init+0x238>)
 800a748:	f043 0304 	orr.w	r3, r3, #4
 800a74c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800a750:	4b7c      	ldr	r3, [pc, #496]	@ (800a944 <MX_GPIO_Init+0x238>)
 800a752:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800a756:	f003 0304 	and.w	r3, r3, #4
 800a75a:	617b      	str	r3, [r7, #20]
 800a75c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800a75e:	4b79      	ldr	r3, [pc, #484]	@ (800a944 <MX_GPIO_Init+0x238>)
 800a760:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800a764:	4a77      	ldr	r2, [pc, #476]	@ (800a944 <MX_GPIO_Init+0x238>)
 800a766:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a76a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800a76e:	4b75      	ldr	r3, [pc, #468]	@ (800a944 <MX_GPIO_Init+0x238>)
 800a770:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800a774:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a778:	613b      	str	r3, [r7, #16]
 800a77a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800a77c:	4b71      	ldr	r3, [pc, #452]	@ (800a944 <MX_GPIO_Init+0x238>)
 800a77e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800a782:	4a70      	ldr	r2, [pc, #448]	@ (800a944 <MX_GPIO_Init+0x238>)
 800a784:	f043 0301 	orr.w	r3, r3, #1
 800a788:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800a78c:	4b6d      	ldr	r3, [pc, #436]	@ (800a944 <MX_GPIO_Init+0x238>)
 800a78e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800a792:	f003 0301 	and.w	r3, r3, #1
 800a796:	60fb      	str	r3, [r7, #12]
 800a798:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800a79a:	4b6a      	ldr	r3, [pc, #424]	@ (800a944 <MX_GPIO_Init+0x238>)
 800a79c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800a7a0:	4a68      	ldr	r2, [pc, #416]	@ (800a944 <MX_GPIO_Init+0x238>)
 800a7a2:	f043 0302 	orr.w	r3, r3, #2
 800a7a6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800a7aa:	4b66      	ldr	r3, [pc, #408]	@ (800a944 <MX_GPIO_Init+0x238>)
 800a7ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800a7b0:	f003 0302 	and.w	r3, r3, #2
 800a7b4:	60bb      	str	r3, [r7, #8]
 800a7b6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800a7b8:	4b62      	ldr	r3, [pc, #392]	@ (800a944 <MX_GPIO_Init+0x238>)
 800a7ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800a7be:	4a61      	ldr	r2, [pc, #388]	@ (800a944 <MX_GPIO_Init+0x238>)
 800a7c0:	f043 0308 	orr.w	r3, r3, #8
 800a7c4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800a7c8:	4b5e      	ldr	r3, [pc, #376]	@ (800a944 <MX_GPIO_Init+0x238>)
 800a7ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800a7ce:	f003 0308 	and.w	r3, r3, #8
 800a7d2:	607b      	str	r3, [r7, #4]
 800a7d4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, E3_Pin|IR_R_EN_Pin|LED_R_Pin|IR_L_EN_Pin
 800a7d6:	2200      	movs	r2, #0
 800a7d8:	f44f 71ec 	mov.w	r1, #472	@ 0x1d8
 800a7dc:	485a      	ldr	r0, [pc, #360]	@ (800a948 <MX_GPIO_Init+0x23c>)
 800a7de:	f7f8 fa33 	bl	8002c48 <HAL_GPIO_WritePin>
                          |IR_CEN_EN_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_L_Pin|IMU_CS_Pin|MTR_R_CS_Pin|XSHUT_Pin, GPIO_PIN_RESET);
 800a7e2:	2200      	movs	r2, #0
 800a7e4:	f241 1124 	movw	r1, #4388	@ 0x1124
 800a7e8:	4858      	ldr	r0, [pc, #352]	@ (800a94c <MX_GPIO_Init+0x240>)
 800a7ea:	f7f8 fa2d 	bl	8002c48 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, LCD_CS_Pin|LCD_WR_RS_Pin, GPIO_PIN_SET);
 800a7ee:	2201      	movs	r2, #1
 800a7f0:	f44f 5120 	mov.w	r1, #10240	@ 0x2800
 800a7f4:	4854      	ldr	r0, [pc, #336]	@ (800a948 <MX_GPIO_Init+0x23c>)
 800a7f6:	f7f8 fa27 	bl	8002c48 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, MTR_L_DRVOFF_Pin|MTR_L_NSLEEP_Pin|ENC_R_CS_Pin|MTR_L_CS_Pin, GPIO_PIN_RESET);
 800a7fa:	2200      	movs	r2, #0
 800a7fc:	f240 3141 	movw	r1, #833	@ 0x341
 800a800:	4853      	ldr	r0, [pc, #332]	@ (800a950 <MX_GPIO_Init+0x244>)
 800a802:	f7f8 fa21 	bl	8002c48 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, MTR_R_NSLEEP_Pin|MTR_R_DRVOFF_Pin|MTR_INLx_Pin, GPIO_PIN_RESET);
 800a806:	2200      	movs	r2, #0
 800a808:	f44f 4106 	mov.w	r1, #34304	@ 0x8600
 800a80c:	4851      	ldr	r0, [pc, #324]	@ (800a954 <MX_GPIO_Init+0x248>)
 800a80e:	f7f8 fa1b 	bl	8002c48 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ENC_L_CS_GPIO_Port, ENC_L_CS_Pin, GPIO_PIN_RESET);
 800a812:	2200      	movs	r2, #0
 800a814:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800a818:	484f      	ldr	r0, [pc, #316]	@ (800a958 <MX_GPIO_Init+0x24c>)
 800a81a:	f7f8 fa15 	bl	8002c48 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : E3_Pin IR_R_EN_Pin LED_R_Pin IR_L_EN_Pin
                           IR_CEN_EN_Pin */
  GPIO_InitStruct.Pin = E3_Pin|IR_R_EN_Pin|LED_R_Pin|IR_L_EN_Pin
 800a81e:	f44f 73ec 	mov.w	r3, #472	@ 0x1d8
 800a822:	61fb      	str	r3, [r7, #28]
                          |IR_CEN_EN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800a824:	2301      	movs	r3, #1
 800a826:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a828:	2300      	movs	r3, #0
 800a82a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a82c:	2300      	movs	r3, #0
 800a82e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800a830:	f107 031c 	add.w	r3, r7, #28
 800a834:	4619      	mov	r1, r3
 800a836:	4844      	ldr	r0, [pc, #272]	@ (800a948 <MX_GPIO_Init+0x23c>)
 800a838:	f7f8 f856 	bl	80028e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : KEY_Pin */
  GPIO_InitStruct.Pin = KEY_Pin;
 800a83c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800a840:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800a842:	2300      	movs	r3, #0
 800a844:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800a846:	2302      	movs	r3, #2
 800a848:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(KEY_GPIO_Port, &GPIO_InitStruct);
 800a84a:	f107 031c 	add.w	r3, r7, #28
 800a84e:	4619      	mov	r1, r3
 800a850:	4841      	ldr	r0, [pc, #260]	@ (800a958 <MX_GPIO_Init+0x24c>)
 800a852:	f7f8 f849 	bl	80028e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_L_Pin IMU_CS_Pin MTR_R_CS_Pin XSHUT_Pin */
  GPIO_InitStruct.Pin = LED_L_Pin|IMU_CS_Pin|MTR_R_CS_Pin|XSHUT_Pin;
 800a856:	f241 1324 	movw	r3, #4388	@ 0x1124
 800a85a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800a85c:	2301      	movs	r3, #1
 800a85e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a860:	2300      	movs	r3, #0
 800a862:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a864:	2300      	movs	r3, #0
 800a866:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a868:	f107 031c 	add.w	r3, r7, #28
 800a86c:	4619      	mov	r1, r3
 800a86e:	4837      	ldr	r0, [pc, #220]	@ (800a94c <MX_GPIO_Init+0x240>)
 800a870:	f7f8 f83a 	bl	80028e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_CS_Pin LCD_WR_RS_Pin */
  GPIO_InitStruct.Pin = LCD_CS_Pin|LCD_WR_RS_Pin;
 800a874:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 800a878:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800a87a:	2301      	movs	r3, #1
 800a87c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a87e:	2300      	movs	r3, #0
 800a880:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a882:	2303      	movs	r3, #3
 800a884:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800a886:	f107 031c 	add.w	r3, r7, #28
 800a88a:	4619      	mov	r1, r3
 800a88c:	482e      	ldr	r0, [pc, #184]	@ (800a948 <MX_GPIO_Init+0x23c>)
 800a88e:	f7f8 f82b 	bl	80028e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : MTR_L_DRVOFF_Pin MTR_L_NSLEEP_Pin ENC_R_CS_Pin MTR_L_CS_Pin */
  GPIO_InitStruct.Pin = MTR_L_DRVOFF_Pin|MTR_L_NSLEEP_Pin|ENC_R_CS_Pin|MTR_L_CS_Pin;
 800a892:	f240 3341 	movw	r3, #833	@ 0x341
 800a896:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800a898:	2301      	movs	r3, #1
 800a89a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a89c:	2300      	movs	r3, #0
 800a89e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a8a0:	2300      	movs	r3, #0
 800a8a2:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800a8a4:	f107 031c 	add.w	r3, r7, #28
 800a8a8:	4619      	mov	r1, r3
 800a8aa:	4829      	ldr	r0, [pc, #164]	@ (800a950 <MX_GPIO_Init+0x244>)
 800a8ac:	f7f8 f81c 	bl	80028e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : MTR_L_NFAULT_Pin SWL_Pin SWR_Pin SWU_Pin
                           SWD_Pin */
  GPIO_InitStruct.Pin = MTR_L_NFAULT_Pin|SWL_Pin|SWR_Pin|SWU_Pin
 800a8b0:	f240 433a 	movw	r3, #1082	@ 0x43a
 800a8b4:	61fb      	str	r3, [r7, #28]
                          |SWD_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800a8b6:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800a8ba:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a8bc:	2300      	movs	r3, #0
 800a8be:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800a8c0:	f107 031c 	add.w	r3, r7, #28
 800a8c4:	4619      	mov	r1, r3
 800a8c6:	4822      	ldr	r0, [pc, #136]	@ (800a950 <MX_GPIO_Init+0x244>)
 800a8c8:	f7f8 f80e 	bl	80028e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : MTR_R_NFAULT_Pin */
  GPIO_InitStruct.Pin = MTR_R_NFAULT_Pin;
 800a8cc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a8d0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800a8d2:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800a8d6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a8d8:	2300      	movs	r3, #0
 800a8da:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MTR_R_NFAULT_GPIO_Port, &GPIO_InitStruct);
 800a8dc:	f107 031c 	add.w	r3, r7, #28
 800a8e0:	4619      	mov	r1, r3
 800a8e2:	481c      	ldr	r0, [pc, #112]	@ (800a954 <MX_GPIO_Init+0x248>)
 800a8e4:	f7f8 f800 	bl	80028e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : MTR_R_NSLEEP_Pin MTR_R_DRVOFF_Pin MTR_INLx_Pin */
  GPIO_InitStruct.Pin = MTR_R_NSLEEP_Pin|MTR_R_DRVOFF_Pin|MTR_INLx_Pin;
 800a8e8:	f44f 4306 	mov.w	r3, #34304	@ 0x8600
 800a8ec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800a8ee:	2301      	movs	r3, #1
 800a8f0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a8f2:	2300      	movs	r3, #0
 800a8f4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a8f6:	2300      	movs	r3, #0
 800a8f8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a8fa:	f107 031c 	add.w	r3, r7, #28
 800a8fe:	4619      	mov	r1, r3
 800a900:	4814      	ldr	r0, [pc, #80]	@ (800a954 <MX_GPIO_Init+0x248>)
 800a902:	f7f7 fff1 	bl	80028e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : ENC_L_CS_Pin */
  GPIO_InitStruct.Pin = ENC_L_CS_Pin;
 800a906:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a90a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800a90c:	2301      	movs	r3, #1
 800a90e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a910:	2300      	movs	r3, #0
 800a912:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a914:	2300      	movs	r3, #0
 800a916:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(ENC_L_CS_GPIO_Port, &GPIO_InitStruct);
 800a918:	f107 031c 	add.w	r3, r7, #28
 800a91c:	4619      	mov	r1, r3
 800a91e:	480e      	ldr	r0, [pc, #56]	@ (800a958 <MX_GPIO_Init+0x24c>)
 800a920:	f7f7 ffe2 	bl	80028e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : SWC_Pin */
  GPIO_InitStruct.Pin = SWC_Pin;
 800a924:	2301      	movs	r3, #1
 800a926:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800a928:	2300      	movs	r3, #0
 800a92a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a92c:	2300      	movs	r3, #0
 800a92e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(SWC_GPIO_Port, &GPIO_InitStruct);
 800a930:	f107 031c 	add.w	r3, r7, #28
 800a934:	4619      	mov	r1, r3
 800a936:	4804      	ldr	r0, [pc, #16]	@ (800a948 <MX_GPIO_Init+0x23c>)
 800a938:	f7f7 ffd6 	bl	80028e8 <HAL_GPIO_Init>

}
 800a93c:	bf00      	nop
 800a93e:	3730      	adds	r7, #48	@ 0x30
 800a940:	46bd      	mov	sp, r7
 800a942:	bd80      	pop	{r7, pc}
 800a944:	58024400 	.word	0x58024400
 800a948:	58021000 	.word	0x58021000
 800a94c:	58020400 	.word	0x58020400
 800a950:	58020c00 	.word	0x58020c00
 800a954:	58020000 	.word	0x58020000
 800a958:	58020800 	.word	0x58020800

0800a95c <MX_LPTIM1_Init>:
LPTIM_HandleTypeDef hlptim4;
LPTIM_HandleTypeDef hlptim5;

/* LPTIM1 init function */
void MX_LPTIM1_Init(void)
{
 800a95c:	b580      	push	{r7, lr}
 800a95e:	af00      	add	r7, sp, #0
  /* USER CODE END LPTIM1_Init 0 */

  /* USER CODE BEGIN LPTIM1_Init 1 */

  /* USER CODE END LPTIM1_Init 1 */
  hlptim1.Instance = LPTIM1;
 800a960:	4b16      	ldr	r3, [pc, #88]	@ (800a9bc <MX_LPTIM1_Init+0x60>)
 800a962:	4a17      	ldr	r2, [pc, #92]	@ (800a9c0 <MX_LPTIM1_Init+0x64>)
 800a964:	601a      	str	r2, [r3, #0]
  hlptim1.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 800a966:	4b15      	ldr	r3, [pc, #84]	@ (800a9bc <MX_LPTIM1_Init+0x60>)
 800a968:	2200      	movs	r2, #0
 800a96a:	605a      	str	r2, [r3, #4]
  hlptim1.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV1;
 800a96c:	4b13      	ldr	r3, [pc, #76]	@ (800a9bc <MX_LPTIM1_Init+0x60>)
 800a96e:	2200      	movs	r2, #0
 800a970:	609a      	str	r2, [r3, #8]
  hlptim1.Init.UltraLowPowerClock.Polarity = LPTIM_CLOCKPOLARITY_RISING;
 800a972:	4b12      	ldr	r3, [pc, #72]	@ (800a9bc <MX_LPTIM1_Init+0x60>)
 800a974:	2200      	movs	r2, #0
 800a976:	60da      	str	r2, [r3, #12]
  hlptim1.Init.UltraLowPowerClock.SampleTime = LPTIM_CLOCKSAMPLETIME_DIRECTTRANSITION;
 800a978:	4b10      	ldr	r3, [pc, #64]	@ (800a9bc <MX_LPTIM1_Init+0x60>)
 800a97a:	2200      	movs	r2, #0
 800a97c:	611a      	str	r2, [r3, #16]
  hlptim1.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 800a97e:	4b0f      	ldr	r3, [pc, #60]	@ (800a9bc <MX_LPTIM1_Init+0x60>)
 800a980:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800a984:	615a      	str	r2, [r3, #20]
  hlptim1.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 800a986:	4b0d      	ldr	r3, [pc, #52]	@ (800a9bc <MX_LPTIM1_Init+0x60>)
 800a988:	2200      	movs	r2, #0
 800a98a:	621a      	str	r2, [r3, #32]
  hlptim1.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 800a98c:	4b0b      	ldr	r3, [pc, #44]	@ (800a9bc <MX_LPTIM1_Init+0x60>)
 800a98e:	2200      	movs	r2, #0
 800a990:	625a      	str	r2, [r3, #36]	@ 0x24
  hlptim1.Init.CounterSource = LPTIM_COUNTERSOURCE_EXTERNAL;
 800a992:	4b0a      	ldr	r3, [pc, #40]	@ (800a9bc <MX_LPTIM1_Init+0x60>)
 800a994:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 800a998:	629a      	str	r2, [r3, #40]	@ 0x28
  hlptim1.Init.Input1Source = LPTIM_INPUT1SOURCE_GPIO;
 800a99a:	4b08      	ldr	r3, [pc, #32]	@ (800a9bc <MX_LPTIM1_Init+0x60>)
 800a99c:	2200      	movs	r2, #0
 800a99e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hlptim1.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 800a9a0:	4b06      	ldr	r3, [pc, #24]	@ (800a9bc <MX_LPTIM1_Init+0x60>)
 800a9a2:	2200      	movs	r2, #0
 800a9a4:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_LPTIM_Init(&hlptim1) != HAL_OK)
 800a9a6:	4805      	ldr	r0, [pc, #20]	@ (800a9bc <MX_LPTIM1_Init+0x60>)
 800a9a8:	f7f8 f9c4 	bl	8002d34 <HAL_LPTIM_Init>
 800a9ac:	4603      	mov	r3, r0
 800a9ae:	2b00      	cmp	r3, #0
 800a9b0:	d001      	beq.n	800a9b6 <MX_LPTIM1_Init+0x5a>
  {
    Error_Handler();
 800a9b2:	f000 fc89 	bl	800b2c8 <Error_Handler>
  }
  /* USER CODE BEGIN LPTIM1_Init 2 */

  /* USER CODE END LPTIM1_Init 2 */

}
 800a9b6:	bf00      	nop
 800a9b8:	bd80      	pop	{r7, pc}
 800a9ba:	bf00      	nop
 800a9bc:	24000328 	.word	0x24000328
 800a9c0:	40002400 	.word	0x40002400

0800a9c4 <MX_LPTIM2_Init>:
/* LPTIM2 init function */
void MX_LPTIM2_Init(void)
{
 800a9c4:	b580      	push	{r7, lr}
 800a9c6:	af00      	add	r7, sp, #0
  /* USER CODE END LPTIM2_Init 0 */

  /* USER CODE BEGIN LPTIM2_Init 1 */

  /* USER CODE END LPTIM2_Init 1 */
  hlptim2.Instance = LPTIM2;
 800a9c8:	4b16      	ldr	r3, [pc, #88]	@ (800aa24 <MX_LPTIM2_Init+0x60>)
 800a9ca:	4a17      	ldr	r2, [pc, #92]	@ (800aa28 <MX_LPTIM2_Init+0x64>)
 800a9cc:	601a      	str	r2, [r3, #0]
  hlptim2.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 800a9ce:	4b15      	ldr	r3, [pc, #84]	@ (800aa24 <MX_LPTIM2_Init+0x60>)
 800a9d0:	2200      	movs	r2, #0
 800a9d2:	605a      	str	r2, [r3, #4]
  hlptim2.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV1;
 800a9d4:	4b13      	ldr	r3, [pc, #76]	@ (800aa24 <MX_LPTIM2_Init+0x60>)
 800a9d6:	2200      	movs	r2, #0
 800a9d8:	609a      	str	r2, [r3, #8]
  hlptim2.Init.UltraLowPowerClock.Polarity = LPTIM_CLOCKPOLARITY_RISING;
 800a9da:	4b12      	ldr	r3, [pc, #72]	@ (800aa24 <MX_LPTIM2_Init+0x60>)
 800a9dc:	2200      	movs	r2, #0
 800a9de:	60da      	str	r2, [r3, #12]
  hlptim2.Init.UltraLowPowerClock.SampleTime = LPTIM_CLOCKSAMPLETIME_DIRECTTRANSITION;
 800a9e0:	4b10      	ldr	r3, [pc, #64]	@ (800aa24 <MX_LPTIM2_Init+0x60>)
 800a9e2:	2200      	movs	r2, #0
 800a9e4:	611a      	str	r2, [r3, #16]
  hlptim2.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 800a9e6:	4b0f      	ldr	r3, [pc, #60]	@ (800aa24 <MX_LPTIM2_Init+0x60>)
 800a9e8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800a9ec:	615a      	str	r2, [r3, #20]
  hlptim2.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 800a9ee:	4b0d      	ldr	r3, [pc, #52]	@ (800aa24 <MX_LPTIM2_Init+0x60>)
 800a9f0:	2200      	movs	r2, #0
 800a9f2:	621a      	str	r2, [r3, #32]
  hlptim2.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 800a9f4:	4b0b      	ldr	r3, [pc, #44]	@ (800aa24 <MX_LPTIM2_Init+0x60>)
 800a9f6:	2200      	movs	r2, #0
 800a9f8:	625a      	str	r2, [r3, #36]	@ 0x24
  hlptim2.Init.CounterSource = LPTIM_COUNTERSOURCE_EXTERNAL;
 800a9fa:	4b0a      	ldr	r3, [pc, #40]	@ (800aa24 <MX_LPTIM2_Init+0x60>)
 800a9fc:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 800aa00:	629a      	str	r2, [r3, #40]	@ 0x28
  hlptim2.Init.Input1Source = LPTIM_INPUT1SOURCE_GPIO;
 800aa02:	4b08      	ldr	r3, [pc, #32]	@ (800aa24 <MX_LPTIM2_Init+0x60>)
 800aa04:	2200      	movs	r2, #0
 800aa06:	62da      	str	r2, [r3, #44]	@ 0x2c
  hlptim2.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 800aa08:	4b06      	ldr	r3, [pc, #24]	@ (800aa24 <MX_LPTIM2_Init+0x60>)
 800aa0a:	2200      	movs	r2, #0
 800aa0c:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_LPTIM_Init(&hlptim2) != HAL_OK)
 800aa0e:	4805      	ldr	r0, [pc, #20]	@ (800aa24 <MX_LPTIM2_Init+0x60>)
 800aa10:	f7f8 f990 	bl	8002d34 <HAL_LPTIM_Init>
 800aa14:	4603      	mov	r3, r0
 800aa16:	2b00      	cmp	r3, #0
 800aa18:	d001      	beq.n	800aa1e <MX_LPTIM2_Init+0x5a>
  {
    Error_Handler();
 800aa1a:	f000 fc55 	bl	800b2c8 <Error_Handler>
  }
  /* USER CODE BEGIN LPTIM2_Init 2 */

  /* USER CODE END LPTIM2_Init 2 */

}
 800aa1e:	bf00      	nop
 800aa20:	bd80      	pop	{r7, pc}
 800aa22:	bf00      	nop
 800aa24:	24000360 	.word	0x24000360
 800aa28:	58002400 	.word	0x58002400

0800aa2c <MX_LPTIM3_Init>:
/* LPTIM3 init function */
void MX_LPTIM3_Init(void)
{
 800aa2c:	b580      	push	{r7, lr}
 800aa2e:	af00      	add	r7, sp, #0
  /* USER CODE END LPTIM3_Init 0 */

  /* USER CODE BEGIN LPTIM3_Init 1 */

  /* USER CODE END LPTIM3_Init 1 */
  hlptim3.Instance = LPTIM3;
 800aa30:	4b11      	ldr	r3, [pc, #68]	@ (800aa78 <MX_LPTIM3_Init+0x4c>)
 800aa32:	4a12      	ldr	r2, [pc, #72]	@ (800aa7c <MX_LPTIM3_Init+0x50>)
 800aa34:	601a      	str	r2, [r3, #0]
  hlptim3.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 800aa36:	4b10      	ldr	r3, [pc, #64]	@ (800aa78 <MX_LPTIM3_Init+0x4c>)
 800aa38:	2200      	movs	r2, #0
 800aa3a:	605a      	str	r2, [r3, #4]
  hlptim3.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV1;
 800aa3c:	4b0e      	ldr	r3, [pc, #56]	@ (800aa78 <MX_LPTIM3_Init+0x4c>)
 800aa3e:	2200      	movs	r2, #0
 800aa40:	609a      	str	r2, [r3, #8]
  hlptim3.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 800aa42:	4b0d      	ldr	r3, [pc, #52]	@ (800aa78 <MX_LPTIM3_Init+0x4c>)
 800aa44:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800aa48:	615a      	str	r2, [r3, #20]
  hlptim3.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 800aa4a:	4b0b      	ldr	r3, [pc, #44]	@ (800aa78 <MX_LPTIM3_Init+0x4c>)
 800aa4c:	2200      	movs	r2, #0
 800aa4e:	621a      	str	r2, [r3, #32]
  hlptim3.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 800aa50:	4b09      	ldr	r3, [pc, #36]	@ (800aa78 <MX_LPTIM3_Init+0x4c>)
 800aa52:	2200      	movs	r2, #0
 800aa54:	625a      	str	r2, [r3, #36]	@ 0x24
  hlptim3.Init.CounterSource = LPTIM_COUNTERSOURCE_INTERNAL;
 800aa56:	4b08      	ldr	r3, [pc, #32]	@ (800aa78 <MX_LPTIM3_Init+0x4c>)
 800aa58:	2200      	movs	r2, #0
 800aa5a:	629a      	str	r2, [r3, #40]	@ 0x28
  hlptim3.Init.Input1Source = LPTIM_INPUT1SOURCE_GPIO;
 800aa5c:	4b06      	ldr	r3, [pc, #24]	@ (800aa78 <MX_LPTIM3_Init+0x4c>)
 800aa5e:	2200      	movs	r2, #0
 800aa60:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_LPTIM_Init(&hlptim3) != HAL_OK)
 800aa62:	4805      	ldr	r0, [pc, #20]	@ (800aa78 <MX_LPTIM3_Init+0x4c>)
 800aa64:	f7f8 f966 	bl	8002d34 <HAL_LPTIM_Init>
 800aa68:	4603      	mov	r3, r0
 800aa6a:	2b00      	cmp	r3, #0
 800aa6c:	d001      	beq.n	800aa72 <MX_LPTIM3_Init+0x46>
  {
    Error_Handler();
 800aa6e:	f000 fc2b 	bl	800b2c8 <Error_Handler>
  }
  /* USER CODE BEGIN LPTIM3_Init 2 */

  /* USER CODE END LPTIM3_Init 2 */

}
 800aa72:	bf00      	nop
 800aa74:	bd80      	pop	{r7, pc}
 800aa76:	bf00      	nop
 800aa78:	24000398 	.word	0x24000398
 800aa7c:	58002800 	.word	0x58002800

0800aa80 <MX_LPTIM4_Init>:
/* LPTIM4 init function */
void MX_LPTIM4_Init(void)
{
 800aa80:	b580      	push	{r7, lr}
 800aa82:	af00      	add	r7, sp, #0
  /* USER CODE END LPTIM4_Init 0 */

  /* USER CODE BEGIN LPTIM4_Init 1 */

  /* USER CODE END LPTIM4_Init 1 */
  hlptim4.Instance = LPTIM4;
 800aa84:	4b10      	ldr	r3, [pc, #64]	@ (800aac8 <MX_LPTIM4_Init+0x48>)
 800aa86:	4a11      	ldr	r2, [pc, #68]	@ (800aacc <MX_LPTIM4_Init+0x4c>)
 800aa88:	601a      	str	r2, [r3, #0]
  hlptim4.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 800aa8a:	4b0f      	ldr	r3, [pc, #60]	@ (800aac8 <MX_LPTIM4_Init+0x48>)
 800aa8c:	2200      	movs	r2, #0
 800aa8e:	605a      	str	r2, [r3, #4]
  hlptim4.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV16;
 800aa90:	4b0d      	ldr	r3, [pc, #52]	@ (800aac8 <MX_LPTIM4_Init+0x48>)
 800aa92:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800aa96:	609a      	str	r2, [r3, #8]
  hlptim4.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 800aa98:	4b0b      	ldr	r3, [pc, #44]	@ (800aac8 <MX_LPTIM4_Init+0x48>)
 800aa9a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800aa9e:	615a      	str	r2, [r3, #20]
  hlptim4.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 800aaa0:	4b09      	ldr	r3, [pc, #36]	@ (800aac8 <MX_LPTIM4_Init+0x48>)
 800aaa2:	2200      	movs	r2, #0
 800aaa4:	621a      	str	r2, [r3, #32]
  hlptim4.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 800aaa6:	4b08      	ldr	r3, [pc, #32]	@ (800aac8 <MX_LPTIM4_Init+0x48>)
 800aaa8:	2200      	movs	r2, #0
 800aaaa:	625a      	str	r2, [r3, #36]	@ 0x24
  hlptim4.Init.CounterSource = LPTIM_COUNTERSOURCE_INTERNAL;
 800aaac:	4b06      	ldr	r3, [pc, #24]	@ (800aac8 <MX_LPTIM4_Init+0x48>)
 800aaae:	2200      	movs	r2, #0
 800aab0:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_LPTIM_Init(&hlptim4) != HAL_OK)
 800aab2:	4805      	ldr	r0, [pc, #20]	@ (800aac8 <MX_LPTIM4_Init+0x48>)
 800aab4:	f7f8 f93e 	bl	8002d34 <HAL_LPTIM_Init>
 800aab8:	4603      	mov	r3, r0
 800aaba:	2b00      	cmp	r3, #0
 800aabc:	d001      	beq.n	800aac2 <MX_LPTIM4_Init+0x42>
  {
    Error_Handler();
 800aabe:	f000 fc03 	bl	800b2c8 <Error_Handler>
  }
  /* USER CODE BEGIN LPTIM4_Init 2 */

  /* USER CODE END LPTIM4_Init 2 */

}
 800aac2:	bf00      	nop
 800aac4:	bd80      	pop	{r7, pc}
 800aac6:	bf00      	nop
 800aac8:	240003d0 	.word	0x240003d0
 800aacc:	58002c00 	.word	0x58002c00

0800aad0 <MX_LPTIM5_Init>:
/* LPTIM5 init function */
void MX_LPTIM5_Init(void)
{
 800aad0:	b580      	push	{r7, lr}
 800aad2:	af00      	add	r7, sp, #0
  /* USER CODE END LPTIM5_Init 0 */

  /* USER CODE BEGIN LPTIM5_Init 1 */

  /* USER CODE END LPTIM5_Init 1 */
  hlptim5.Instance = LPTIM5;
 800aad4:	4b10      	ldr	r3, [pc, #64]	@ (800ab18 <MX_LPTIM5_Init+0x48>)
 800aad6:	4a11      	ldr	r2, [pc, #68]	@ (800ab1c <MX_LPTIM5_Init+0x4c>)
 800aad8:	601a      	str	r2, [r3, #0]
  hlptim5.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 800aada:	4b0f      	ldr	r3, [pc, #60]	@ (800ab18 <MX_LPTIM5_Init+0x48>)
 800aadc:	2200      	movs	r2, #0
 800aade:	605a      	str	r2, [r3, #4]
  hlptim5.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV16;
 800aae0:	4b0d      	ldr	r3, [pc, #52]	@ (800ab18 <MX_LPTIM5_Init+0x48>)
 800aae2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800aae6:	609a      	str	r2, [r3, #8]
  hlptim5.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 800aae8:	4b0b      	ldr	r3, [pc, #44]	@ (800ab18 <MX_LPTIM5_Init+0x48>)
 800aaea:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800aaee:	615a      	str	r2, [r3, #20]
  hlptim5.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 800aaf0:	4b09      	ldr	r3, [pc, #36]	@ (800ab18 <MX_LPTIM5_Init+0x48>)
 800aaf2:	2200      	movs	r2, #0
 800aaf4:	621a      	str	r2, [r3, #32]
  hlptim5.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 800aaf6:	4b08      	ldr	r3, [pc, #32]	@ (800ab18 <MX_LPTIM5_Init+0x48>)
 800aaf8:	2200      	movs	r2, #0
 800aafa:	625a      	str	r2, [r3, #36]	@ 0x24
  hlptim5.Init.CounterSource = LPTIM_COUNTERSOURCE_INTERNAL;
 800aafc:	4b06      	ldr	r3, [pc, #24]	@ (800ab18 <MX_LPTIM5_Init+0x48>)
 800aafe:	2200      	movs	r2, #0
 800ab00:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_LPTIM_Init(&hlptim5) != HAL_OK)
 800ab02:	4805      	ldr	r0, [pc, #20]	@ (800ab18 <MX_LPTIM5_Init+0x48>)
 800ab04:	f7f8 f916 	bl	8002d34 <HAL_LPTIM_Init>
 800ab08:	4603      	mov	r3, r0
 800ab0a:	2b00      	cmp	r3, #0
 800ab0c:	d001      	beq.n	800ab12 <MX_LPTIM5_Init+0x42>
  {
    Error_Handler();
 800ab0e:	f000 fbdb 	bl	800b2c8 <Error_Handler>
  }
  /* USER CODE BEGIN LPTIM5_Init 2 */

  /* USER CODE END LPTIM5_Init 2 */

}
 800ab12:	bf00      	nop
 800ab14:	bd80      	pop	{r7, pc}
 800ab16:	bf00      	nop
 800ab18:	24000408 	.word	0x24000408
 800ab1c:	58003000 	.word	0x58003000

0800ab20 <HAL_LPTIM_MspInit>:

void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef* lptimHandle)
{
 800ab20:	b580      	push	{r7, lr}
 800ab22:	b0c2      	sub	sp, #264	@ 0x108
 800ab24:	af00      	add	r7, sp, #0
 800ab26:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800ab2a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800ab2e:	6018      	str	r0, [r3, #0]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ab30:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 800ab34:	2200      	movs	r2, #0
 800ab36:	601a      	str	r2, [r3, #0]
 800ab38:	605a      	str	r2, [r3, #4]
 800ab3a:	609a      	str	r2, [r3, #8]
 800ab3c:	60da      	str	r2, [r3, #12]
 800ab3e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800ab40:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800ab44:	22c0      	movs	r2, #192	@ 0xc0
 800ab46:	2100      	movs	r1, #0
 800ab48:	4618      	mov	r0, r3
 800ab4a:	f002 fe1c 	bl	800d786 <memset>
  if(lptimHandle->Instance==LPTIM1)
 800ab4e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800ab52:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800ab56:	681b      	ldr	r3, [r3, #0]
 800ab58:	681b      	ldr	r3, [r3, #0]
 800ab5a:	4ac4      	ldr	r2, [pc, #784]	@ (800ae6c <HAL_LPTIM_MspInit+0x34c>)
 800ab5c:	4293      	cmp	r3, r2
 800ab5e:	d16b      	bne.n	800ac38 <HAL_LPTIM_MspInit+0x118>

  /* USER CODE END LPTIM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPTIM1;
 800ab60:	f04f 0220 	mov.w	r2, #32
 800ab64:	f04f 0300 	mov.w	r3, #0
 800ab68:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.Lptim1ClockSelection = RCC_LPTIM1CLKSOURCE_D2PCLK1;
 800ab6c:	2300      	movs	r3, #0
 800ab6e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800ab72:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800ab76:	4618      	mov	r0, r3
 800ab78:	f7f9 faae 	bl	80040d8 <HAL_RCCEx_PeriphCLKConfig>
 800ab7c:	4603      	mov	r3, r0
 800ab7e:	2b00      	cmp	r3, #0
 800ab80:	d001      	beq.n	800ab86 <HAL_LPTIM_MspInit+0x66>
    {
      Error_Handler();
 800ab82:	f000 fba1 	bl	800b2c8 <Error_Handler>
    }

    /* LPTIM1 clock enable */
    __HAL_RCC_LPTIM1_CLK_ENABLE();
 800ab86:	4bba      	ldr	r3, [pc, #744]	@ (800ae70 <HAL_LPTIM_MspInit+0x350>)
 800ab88:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800ab8c:	4ab8      	ldr	r2, [pc, #736]	@ (800ae70 <HAL_LPTIM_MspInit+0x350>)
 800ab8e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800ab92:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800ab96:	4bb6      	ldr	r3, [pc, #728]	@ (800ae70 <HAL_LPTIM_MspInit+0x350>)
 800ab98:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800ab9c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800aba0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800aba2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800aba4:	4bb2      	ldr	r3, [pc, #712]	@ (800ae70 <HAL_LPTIM_MspInit+0x350>)
 800aba6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800abaa:	4ab1      	ldr	r2, [pc, #708]	@ (800ae70 <HAL_LPTIM_MspInit+0x350>)
 800abac:	f043 0308 	orr.w	r3, r3, #8
 800abb0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800abb4:	4bae      	ldr	r3, [pc, #696]	@ (800ae70 <HAL_LPTIM_MspInit+0x350>)
 800abb6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800abba:	f003 0308 	and.w	r3, r3, #8
 800abbe:	62bb      	str	r3, [r7, #40]	@ 0x28
 800abc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800abc2:	4bab      	ldr	r3, [pc, #684]	@ (800ae70 <HAL_LPTIM_MspInit+0x350>)
 800abc4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800abc8:	4aa9      	ldr	r2, [pc, #676]	@ (800ae70 <HAL_LPTIM_MspInit+0x350>)
 800abca:	f043 0310 	orr.w	r3, r3, #16
 800abce:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800abd2:	4ba7      	ldr	r3, [pc, #668]	@ (800ae70 <HAL_LPTIM_MspInit+0x350>)
 800abd4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800abd8:	f003 0310 	and.w	r3, r3, #16
 800abdc:	627b      	str	r3, [r7, #36]	@ 0x24
 800abde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**LPTIM1 GPIO Configuration
    PD12     ------> LPTIM1_IN1
    PE1     ------> LPTIM1_IN2
    */
    GPIO_InitStruct.Pin = ENC_R_IN1_Pin;
 800abe0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800abe4:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800abe8:	2302      	movs	r3, #2
 800abea:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800abee:	2300      	movs	r3, #0
 800abf0:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800abf4:	2300      	movs	r3, #0
 800abf6:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF1_LPTIM1;
 800abfa:	2301      	movs	r3, #1
 800abfc:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(ENC_R_IN1_GPIO_Port, &GPIO_InitStruct);
 800ac00:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 800ac04:	4619      	mov	r1, r3
 800ac06:	489b      	ldr	r0, [pc, #620]	@ (800ae74 <HAL_LPTIM_MspInit+0x354>)
 800ac08:	f7f7 fe6e 	bl	80028e8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ENC_R_IN2_Pin;
 800ac0c:	2302      	movs	r3, #2
 800ac0e:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ac12:	2302      	movs	r3, #2
 800ac14:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ac18:	2300      	movs	r3, #0
 800ac1a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800ac1e:	2300      	movs	r3, #0
 800ac20:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF1_LPTIM1;
 800ac24:	2301      	movs	r3, #1
 800ac26:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(ENC_R_IN2_GPIO_Port, &GPIO_InitStruct);
 800ac2a:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 800ac2e:	4619      	mov	r1, r3
 800ac30:	4891      	ldr	r0, [pc, #580]	@ (800ae78 <HAL_LPTIM_MspInit+0x358>)
 800ac32:	f7f7 fe59 	bl	80028e8 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(LPTIM5_IRQn);
  /* USER CODE BEGIN LPTIM5_MspInit 1 */

  /* USER CODE END LPTIM5_MspInit 1 */
  }
}
 800ac36:	e113      	b.n	800ae60 <HAL_LPTIM_MspInit+0x340>
  else if(lptimHandle->Instance==LPTIM2)
 800ac38:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800ac3c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800ac40:	681b      	ldr	r3, [r3, #0]
 800ac42:	681b      	ldr	r3, [r3, #0]
 800ac44:	4a8d      	ldr	r2, [pc, #564]	@ (800ae7c <HAL_LPTIM_MspInit+0x35c>)
 800ac46:	4293      	cmp	r3, r2
 800ac48:	d16c      	bne.n	800ad24 <HAL_LPTIM_MspInit+0x204>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPTIM2;
 800ac4a:	f04f 0240 	mov.w	r2, #64	@ 0x40
 800ac4e:	f04f 0300 	mov.w	r3, #0
 800ac52:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.Lptim2ClockSelection = RCC_LPTIM2CLKSOURCE_D3PCLK1;
 800ac56:	2300      	movs	r3, #0
 800ac58:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800ac5c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800ac60:	4618      	mov	r0, r3
 800ac62:	f7f9 fa39 	bl	80040d8 <HAL_RCCEx_PeriphCLKConfig>
 800ac66:	4603      	mov	r3, r0
 800ac68:	2b00      	cmp	r3, #0
 800ac6a:	d001      	beq.n	800ac70 <HAL_LPTIM_MspInit+0x150>
      Error_Handler();
 800ac6c:	f000 fb2c 	bl	800b2c8 <Error_Handler>
    __HAL_RCC_LPTIM2_CLK_ENABLE();
 800ac70:	4b7f      	ldr	r3, [pc, #508]	@ (800ae70 <HAL_LPTIM_MspInit+0x350>)
 800ac72:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800ac76:	4a7e      	ldr	r2, [pc, #504]	@ (800ae70 <HAL_LPTIM_MspInit+0x350>)
 800ac78:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800ac7c:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800ac80:	4b7b      	ldr	r3, [pc, #492]	@ (800ae70 <HAL_LPTIM_MspInit+0x350>)
 800ac82:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800ac86:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800ac8a:	623b      	str	r3, [r7, #32]
 800ac8c:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800ac8e:	4b78      	ldr	r3, [pc, #480]	@ (800ae70 <HAL_LPTIM_MspInit+0x350>)
 800ac90:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800ac94:	4a76      	ldr	r2, [pc, #472]	@ (800ae70 <HAL_LPTIM_MspInit+0x350>)
 800ac96:	f043 0302 	orr.w	r3, r3, #2
 800ac9a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800ac9e:	4b74      	ldr	r3, [pc, #464]	@ (800ae70 <HAL_LPTIM_MspInit+0x350>)
 800aca0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800aca4:	f003 0302 	and.w	r3, r3, #2
 800aca8:	61fb      	str	r3, [r7, #28]
 800acaa:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800acac:	4b70      	ldr	r3, [pc, #448]	@ (800ae70 <HAL_LPTIM_MspInit+0x350>)
 800acae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800acb2:	4a6f      	ldr	r2, [pc, #444]	@ (800ae70 <HAL_LPTIM_MspInit+0x350>)
 800acb4:	f043 0308 	orr.w	r3, r3, #8
 800acb8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800acbc:	4b6c      	ldr	r3, [pc, #432]	@ (800ae70 <HAL_LPTIM_MspInit+0x350>)
 800acbe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800acc2:	f003 0308 	and.w	r3, r3, #8
 800acc6:	61bb      	str	r3, [r7, #24]
 800acc8:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = ENC_L_IN1_Pin;
 800acca:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800acce:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800acd2:	2302      	movs	r3, #2
 800acd4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800acd8:	2300      	movs	r3, #0
 800acda:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800acde:	2300      	movs	r3, #0
 800ace0:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF3_LPTIM2;
 800ace4:	2303      	movs	r3, #3
 800ace6:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(ENC_L_IN1_GPIO_Port, &GPIO_InitStruct);
 800acea:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 800acee:	4619      	mov	r1, r3
 800acf0:	4863      	ldr	r0, [pc, #396]	@ (800ae80 <HAL_LPTIM_MspInit+0x360>)
 800acf2:	f7f7 fdf9 	bl	80028e8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = ENC_L_IN2_Pin;
 800acf6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800acfa:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800acfe:	2302      	movs	r3, #2
 800ad00:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ad04:	2300      	movs	r3, #0
 800ad06:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800ad0a:	2300      	movs	r3, #0
 800ad0c:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF3_LPTIM2;
 800ad10:	2303      	movs	r3, #3
 800ad12:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(ENC_L_IN2_GPIO_Port, &GPIO_InitStruct);
 800ad16:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 800ad1a:	4619      	mov	r1, r3
 800ad1c:	4855      	ldr	r0, [pc, #340]	@ (800ae74 <HAL_LPTIM_MspInit+0x354>)
 800ad1e:	f7f7 fde3 	bl	80028e8 <HAL_GPIO_Init>
}
 800ad22:	e09d      	b.n	800ae60 <HAL_LPTIM_MspInit+0x340>
  else if(lptimHandle->Instance==LPTIM3)
 800ad24:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800ad28:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800ad2c:	681b      	ldr	r3, [r3, #0]
 800ad2e:	681b      	ldr	r3, [r3, #0]
 800ad30:	4a54      	ldr	r2, [pc, #336]	@ (800ae84 <HAL_LPTIM_MspInit+0x364>)
 800ad32:	4293      	cmp	r3, r2
 800ad34:	d12b      	bne.n	800ad8e <HAL_LPTIM_MspInit+0x26e>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPTIM3;
 800ad36:	f04f 0280 	mov.w	r2, #128	@ 0x80
 800ad3a:	f04f 0300 	mov.w	r3, #0
 800ad3e:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.Lptim345ClockSelection = RCC_LPTIM345CLKSOURCE_LSI;
 800ad42:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ad46:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800ad4a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800ad4e:	4618      	mov	r0, r3
 800ad50:	f7f9 f9c2 	bl	80040d8 <HAL_RCCEx_PeriphCLKConfig>
 800ad54:	4603      	mov	r3, r0
 800ad56:	2b00      	cmp	r3, #0
 800ad58:	d001      	beq.n	800ad5e <HAL_LPTIM_MspInit+0x23e>
      Error_Handler();
 800ad5a:	f000 fab5 	bl	800b2c8 <Error_Handler>
    __HAL_RCC_LPTIM3_CLK_ENABLE();
 800ad5e:	4b44      	ldr	r3, [pc, #272]	@ (800ae70 <HAL_LPTIM_MspInit+0x350>)
 800ad60:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800ad64:	4a42      	ldr	r2, [pc, #264]	@ (800ae70 <HAL_LPTIM_MspInit+0x350>)
 800ad66:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800ad6a:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800ad6e:	4b40      	ldr	r3, [pc, #256]	@ (800ae70 <HAL_LPTIM_MspInit+0x350>)
 800ad70:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800ad74:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800ad78:	617b      	str	r3, [r7, #20]
 800ad7a:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(LPTIM3_IRQn, 0, 0);
 800ad7c:	2200      	movs	r2, #0
 800ad7e:	2100      	movs	r1, #0
 800ad80:	208b      	movs	r0, #139	@ 0x8b
 800ad82:	f7f7 fd04 	bl	800278e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPTIM3_IRQn);
 800ad86:	208b      	movs	r0, #139	@ 0x8b
 800ad88:	f7f7 fd1b 	bl	80027c2 <HAL_NVIC_EnableIRQ>
}
 800ad8c:	e068      	b.n	800ae60 <HAL_LPTIM_MspInit+0x340>
  else if(lptimHandle->Instance==LPTIM4)
 800ad8e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800ad92:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800ad96:	681b      	ldr	r3, [r3, #0]
 800ad98:	681b      	ldr	r3, [r3, #0]
 800ad9a:	4a3b      	ldr	r2, [pc, #236]	@ (800ae88 <HAL_LPTIM_MspInit+0x368>)
 800ad9c:	4293      	cmp	r3, r2
 800ad9e:	d12b      	bne.n	800adf8 <HAL_LPTIM_MspInit+0x2d8>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPTIM4;
 800ada0:	f04f 0280 	mov.w	r2, #128	@ 0x80
 800ada4:	f04f 0300 	mov.w	r3, #0
 800ada8:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.Lptim345ClockSelection = RCC_LPTIM345CLKSOURCE_LSI;
 800adac:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800adb0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800adb4:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800adb8:	4618      	mov	r0, r3
 800adba:	f7f9 f98d 	bl	80040d8 <HAL_RCCEx_PeriphCLKConfig>
 800adbe:	4603      	mov	r3, r0
 800adc0:	2b00      	cmp	r3, #0
 800adc2:	d001      	beq.n	800adc8 <HAL_LPTIM_MspInit+0x2a8>
      Error_Handler();
 800adc4:	f000 fa80 	bl	800b2c8 <Error_Handler>
    __HAL_RCC_LPTIM4_CLK_ENABLE();
 800adc8:	4b29      	ldr	r3, [pc, #164]	@ (800ae70 <HAL_LPTIM_MspInit+0x350>)
 800adca:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800adce:	4a28      	ldr	r2, [pc, #160]	@ (800ae70 <HAL_LPTIM_MspInit+0x350>)
 800add0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800add4:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800add8:	4b25      	ldr	r3, [pc, #148]	@ (800ae70 <HAL_LPTIM_MspInit+0x350>)
 800adda:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800adde:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800ade2:	613b      	str	r3, [r7, #16]
 800ade4:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(LPTIM4_IRQn, 0, 0);
 800ade6:	2200      	movs	r2, #0
 800ade8:	2100      	movs	r1, #0
 800adea:	208c      	movs	r0, #140	@ 0x8c
 800adec:	f7f7 fccf 	bl	800278e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPTIM4_IRQn);
 800adf0:	208c      	movs	r0, #140	@ 0x8c
 800adf2:	f7f7 fce6 	bl	80027c2 <HAL_NVIC_EnableIRQ>
}
 800adf6:	e033      	b.n	800ae60 <HAL_LPTIM_MspInit+0x340>
  else if(lptimHandle->Instance==LPTIM5)
 800adf8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800adfc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800ae00:	681b      	ldr	r3, [r3, #0]
 800ae02:	681b      	ldr	r3, [r3, #0]
 800ae04:	4a21      	ldr	r2, [pc, #132]	@ (800ae8c <HAL_LPTIM_MspInit+0x36c>)
 800ae06:	4293      	cmp	r3, r2
 800ae08:	d12a      	bne.n	800ae60 <HAL_LPTIM_MspInit+0x340>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPTIM5;
 800ae0a:	f04f 0280 	mov.w	r2, #128	@ 0x80
 800ae0e:	f04f 0300 	mov.w	r3, #0
 800ae12:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.Lptim345ClockSelection = RCC_LPTIM345CLKSOURCE_LSI;
 800ae16:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ae1a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800ae1e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800ae22:	4618      	mov	r0, r3
 800ae24:	f7f9 f958 	bl	80040d8 <HAL_RCCEx_PeriphCLKConfig>
 800ae28:	4603      	mov	r3, r0
 800ae2a:	2b00      	cmp	r3, #0
 800ae2c:	d001      	beq.n	800ae32 <HAL_LPTIM_MspInit+0x312>
      Error_Handler();
 800ae2e:	f000 fa4b 	bl	800b2c8 <Error_Handler>
    __HAL_RCC_LPTIM5_CLK_ENABLE();
 800ae32:	4b0f      	ldr	r3, [pc, #60]	@ (800ae70 <HAL_LPTIM_MspInit+0x350>)
 800ae34:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800ae38:	4a0d      	ldr	r2, [pc, #52]	@ (800ae70 <HAL_LPTIM_MspInit+0x350>)
 800ae3a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800ae3e:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800ae42:	4b0b      	ldr	r3, [pc, #44]	@ (800ae70 <HAL_LPTIM_MspInit+0x350>)
 800ae44:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800ae48:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800ae4c:	60fb      	str	r3, [r7, #12]
 800ae4e:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(LPTIM5_IRQn, 0, 0);
 800ae50:	2200      	movs	r2, #0
 800ae52:	2100      	movs	r1, #0
 800ae54:	208d      	movs	r0, #141	@ 0x8d
 800ae56:	f7f7 fc9a 	bl	800278e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPTIM5_IRQn);
 800ae5a:	208d      	movs	r0, #141	@ 0x8d
 800ae5c:	f7f7 fcb1 	bl	80027c2 <HAL_NVIC_EnableIRQ>
}
 800ae60:	bf00      	nop
 800ae62:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 800ae66:	46bd      	mov	sp, r7
 800ae68:	bd80      	pop	{r7, pc}
 800ae6a:	bf00      	nop
 800ae6c:	40002400 	.word	0x40002400
 800ae70:	58024400 	.word	0x58024400
 800ae74:	58020c00 	.word	0x58020c00
 800ae78:	58021000 	.word	0x58021000
 800ae7c:	58002400 	.word	0x58002400
 800ae80:	58020400 	.word	0x58020400
 800ae84:	58002800 	.word	0x58002800
 800ae88:	58002c00 	.word	0x58002c00
 800ae8c:	58003000 	.word	0x58003000

0800ae90 <MPU_Config>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
static void MPU_Config(void) {
 800ae90:	b580      	push	{r7, lr}
 800ae92:	b084      	sub	sp, #16
 800ae94:	af00      	add	r7, sp, #0
	MPU_Region_InitTypeDef MPU_InitStruct = { 0 };
 800ae96:	463b      	mov	r3, r7
 800ae98:	2200      	movs	r2, #0
 800ae9a:	601a      	str	r2, [r3, #0]
 800ae9c:	605a      	str	r2, [r3, #4]
 800ae9e:	609a      	str	r2, [r3, #8]
 800aea0:	60da      	str	r2, [r3, #12]

	/* Disables the MPU */
	HAL_MPU_Disable();
 800aea2:	f7f7 fca9 	bl	80027f8 <HAL_MPU_Disable>

	/* Configure the MPU attributes for the QSPI 256MB without instruction access */
	MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 800aea6:	2301      	movs	r3, #1
 800aea8:	703b      	strb	r3, [r7, #0]
	MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 800aeaa:	2300      	movs	r3, #0
 800aeac:	707b      	strb	r3, [r7, #1]
	MPU_InitStruct.BaseAddress = QSPI_BASE;
 800aeae:	f04f 4310 	mov.w	r3, #2415919104	@ 0x90000000
 800aeb2:	607b      	str	r3, [r7, #4]
	MPU_InitStruct.Size = MPU_REGION_SIZE_256MB;
 800aeb4:	231b      	movs	r3, #27
 800aeb6:	723b      	strb	r3, [r7, #8]
	MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 800aeb8:	2300      	movs	r3, #0
 800aeba:	72fb      	strb	r3, [r7, #11]
	MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 800aebc:	2300      	movs	r3, #0
 800aebe:	73fb      	strb	r3, [r7, #15]
	MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 800aec0:	2300      	movs	r3, #0
 800aec2:	73bb      	strb	r3, [r7, #14]
	MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 800aec4:	2300      	movs	r3, #0
 800aec6:	737b      	strb	r3, [r7, #13]
	MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 800aec8:	2301      	movs	r3, #1
 800aeca:	733b      	strb	r3, [r7, #12]
	MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL1;
 800aecc:	2301      	movs	r3, #1
 800aece:	72bb      	strb	r3, [r7, #10]
	MPU_InitStruct.SubRegionDisable = 0x00;
 800aed0:	2300      	movs	r3, #0
 800aed2:	727b      	strb	r3, [r7, #9]
	HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800aed4:	463b      	mov	r3, r7
 800aed6:	4618      	mov	r0, r3
 800aed8:	f7f7 fcc6 	bl	8002868 <HAL_MPU_ConfigRegion>

	/* Configure the MPU attributes for the QSPI 8MB (QSPI Flash Size) to Cacheable WT */
	MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 800aedc:	2301      	movs	r3, #1
 800aede:	703b      	strb	r3, [r7, #0]
	MPU_InitStruct.Number = MPU_REGION_NUMBER1;
 800aee0:	2301      	movs	r3, #1
 800aee2:	707b      	strb	r3, [r7, #1]
	MPU_InitStruct.BaseAddress = QSPI_BASE;
 800aee4:	f04f 4310 	mov.w	r3, #2415919104	@ 0x90000000
 800aee8:	607b      	str	r3, [r7, #4]
	MPU_InitStruct.Size = MPU_REGION_SIZE_8MB;
 800aeea:	2316      	movs	r3, #22
 800aeec:	723b      	strb	r3, [r7, #8]
	MPU_InitStruct.AccessPermission = MPU_REGION_PRIV_RO;
 800aeee:	2305      	movs	r3, #5
 800aef0:	72fb      	strb	r3, [r7, #11]
	MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;
 800aef2:	2301      	movs	r3, #1
 800aef4:	73fb      	strb	r3, [r7, #15]
	MPU_InitStruct.IsCacheable = MPU_ACCESS_CACHEABLE;
 800aef6:	2301      	movs	r3, #1
 800aef8:	73bb      	strb	r3, [r7, #14]
	MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 800aefa:	2300      	movs	r3, #0
 800aefc:	737b      	strb	r3, [r7, #13]
	MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 800aefe:	2300      	movs	r3, #0
 800af00:	733b      	strb	r3, [r7, #12]
	MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL1;
 800af02:	2301      	movs	r3, #1
 800af04:	72bb      	strb	r3, [r7, #10]
	MPU_InitStruct.SubRegionDisable = 0x00;
 800af06:	2300      	movs	r3, #0
 800af08:	727b      	strb	r3, [r7, #9]
	HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800af0a:	463b      	mov	r3, r7
 800af0c:	4618      	mov	r0, r3
 800af0e:	f7f7 fcab 	bl	8002868 <HAL_MPU_ConfigRegion>

	/* Enables the MPU */
	HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 800af12:	2004      	movs	r0, #4
 800af14:	f7f7 fc88 	bl	8002828 <HAL_MPU_Enable>
}
 800af18:	bf00      	nop
 800af1a:	3710      	adds	r7, #16
 800af1c:	46bd      	mov	sp, r7
 800af1e:	bd80      	pop	{r7, pc}

0800af20 <CPU_CACHE_Enable>:

static void CPU_CACHE_Enable(void) {
 800af20:	b480      	push	{r7}
 800af22:	b085      	sub	sp, #20
 800af24:	af00      	add	r7, sp, #0
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 800af26:	4b34      	ldr	r3, [pc, #208]	@ (800aff8 <CPU_CACHE_Enable+0xd8>)
 800af28:	695b      	ldr	r3, [r3, #20]
 800af2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800af2e:	2b00      	cmp	r3, #0
 800af30:	d11b      	bne.n	800af6a <CPU_CACHE_Enable+0x4a>
  __ASM volatile ("dsb 0xF":::"memory");
 800af32:	f3bf 8f4f 	dsb	sy
}
 800af36:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800af38:	f3bf 8f6f 	isb	sy
}
 800af3c:	bf00      	nop
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 800af3e:	4b2e      	ldr	r3, [pc, #184]	@ (800aff8 <CPU_CACHE_Enable+0xd8>)
 800af40:	2200      	movs	r2, #0
 800af42:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 800af46:	f3bf 8f4f 	dsb	sy
}
 800af4a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800af4c:	f3bf 8f6f 	isb	sy
}
 800af50:	bf00      	nop
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 800af52:	4b29      	ldr	r3, [pc, #164]	@ (800aff8 <CPU_CACHE_Enable+0xd8>)
 800af54:	695b      	ldr	r3, [r3, #20]
 800af56:	4a28      	ldr	r2, [pc, #160]	@ (800aff8 <CPU_CACHE_Enable+0xd8>)
 800af58:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800af5c:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 800af5e:	f3bf 8f4f 	dsb	sy
}
 800af62:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800af64:	f3bf 8f6f 	isb	sy
}
 800af68:	e000      	b.n	800af6c <CPU_CACHE_Enable+0x4c>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 800af6a:	bf00      	nop
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 800af6c:	4b22      	ldr	r3, [pc, #136]	@ (800aff8 <CPU_CACHE_Enable+0xd8>)
 800af6e:	695b      	ldr	r3, [r3, #20]
 800af70:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800af74:	2b00      	cmp	r3, #0
 800af76:	d138      	bne.n	800afea <CPU_CACHE_Enable+0xca>
    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 800af78:	4b1f      	ldr	r3, [pc, #124]	@ (800aff8 <CPU_CACHE_Enable+0xd8>)
 800af7a:	2200      	movs	r2, #0
 800af7c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 800af80:	f3bf 8f4f 	dsb	sy
}
 800af84:	bf00      	nop
    ccsidr = SCB->CCSIDR;
 800af86:	4b1c      	ldr	r3, [pc, #112]	@ (800aff8 <CPU_CACHE_Enable+0xd8>)
 800af88:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800af8c:	60fb      	str	r3, [r7, #12]
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 800af8e:	68fb      	ldr	r3, [r7, #12]
 800af90:	0b5b      	lsrs	r3, r3, #13
 800af92:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800af96:	60bb      	str	r3, [r7, #8]
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 800af98:	68fb      	ldr	r3, [r7, #12]
 800af9a:	08db      	lsrs	r3, r3, #3
 800af9c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800afa0:	607b      	str	r3, [r7, #4]
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800afa2:	68bb      	ldr	r3, [r7, #8]
 800afa4:	015a      	lsls	r2, r3, #5
 800afa6:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
 800afaa:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 800afac:	687a      	ldr	r2, [r7, #4]
 800afae:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800afb0:	4911      	ldr	r1, [pc, #68]	@ (800aff8 <CPU_CACHE_Enable+0xd8>)
 800afb2:	4313      	orrs	r3, r2
 800afb4:	f8c1 3260 	str.w	r3, [r1, #608]	@ 0x260
      } while (ways-- != 0U);
 800afb8:	687b      	ldr	r3, [r7, #4]
 800afba:	1e5a      	subs	r2, r3, #1
 800afbc:	607a      	str	r2, [r7, #4]
 800afbe:	2b00      	cmp	r3, #0
 800afc0:	d1ef      	bne.n	800afa2 <CPU_CACHE_Enable+0x82>
    } while(sets-- != 0U);
 800afc2:	68bb      	ldr	r3, [r7, #8]
 800afc4:	1e5a      	subs	r2, r3, #1
 800afc6:	60ba      	str	r2, [r7, #8]
 800afc8:	2b00      	cmp	r3, #0
 800afca:	d1e5      	bne.n	800af98 <CPU_CACHE_Enable+0x78>
  __ASM volatile ("dsb 0xF":::"memory");
 800afcc:	f3bf 8f4f 	dsb	sy
}
 800afd0:	bf00      	nop
    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 800afd2:	4b09      	ldr	r3, [pc, #36]	@ (800aff8 <CPU_CACHE_Enable+0xd8>)
 800afd4:	695b      	ldr	r3, [r3, #20]
 800afd6:	4a08      	ldr	r2, [pc, #32]	@ (800aff8 <CPU_CACHE_Enable+0xd8>)
 800afd8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800afdc:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 800afde:	f3bf 8f4f 	dsb	sy
}
 800afe2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800afe4:	f3bf 8f6f 	isb	sy
}
 800afe8:	e000      	b.n	800afec <CPU_CACHE_Enable+0xcc>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 800afea:	bf00      	nop
	/* Enable I-Cache */
	SCB_EnableICache();

	/* Enable D-Cache */
	SCB_EnableDCache();
}
 800afec:	bf00      	nop
 800afee:	3714      	adds	r7, #20
 800aff0:	46bd      	mov	sp, r7
 800aff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aff6:	4770      	bx	lr
 800aff8:	e000ed00 	.word	0xe000ed00

0800affc <LED_Blink>:

static void LED_Blink(uint32_t Hdelay, uint32_t Ldelay) {
 800affc:	b580      	push	{r7, lr}
 800affe:	b082      	sub	sp, #8
 800b000:	af00      	add	r7, sp, #0
 800b002:	6078      	str	r0, [r7, #4]
 800b004:	6039      	str	r1, [r7, #0]
	HAL_GPIO_WritePin(E3_GPIO_Port, E3_Pin, GPIO_PIN_SET);
 800b006:	2201      	movs	r2, #1
 800b008:	2108      	movs	r1, #8
 800b00a:	480b      	ldr	r0, [pc, #44]	@ (800b038 <LED_Blink+0x3c>)
 800b00c:	f7f7 fe1c 	bl	8002c48 <HAL_GPIO_WritePin>
	HAL_Delay(Hdelay - 1);
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	3b01      	subs	r3, #1
 800b014:	4618      	mov	r0, r3
 800b016:	f7f5 fdeb 	bl	8000bf0 <HAL_Delay>
	HAL_GPIO_WritePin(E3_GPIO_Port, E3_Pin, GPIO_PIN_RESET);
 800b01a:	2200      	movs	r2, #0
 800b01c:	2108      	movs	r1, #8
 800b01e:	4806      	ldr	r0, [pc, #24]	@ (800b038 <LED_Blink+0x3c>)
 800b020:	f7f7 fe12 	bl	8002c48 <HAL_GPIO_WritePin>
	HAL_Delay(Ldelay - 1);
 800b024:	683b      	ldr	r3, [r7, #0]
 800b026:	3b01      	subs	r3, #1
 800b028:	4618      	mov	r0, r3
 800b02a:	f7f5 fde1 	bl	8000bf0 <HAL_Delay>
}
 800b02e:	bf00      	nop
 800b030:	3708      	adds	r7, #8
 800b032:	46bd      	mov	sp, r7
 800b034:	bd80      	pop	{r7, pc}
 800b036:	bf00      	nop
 800b038:	58021000 	.word	0x58021000

0800b03c <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 800b03c:	b580      	push	{r7, lr}
 800b03e:	b082      	sub	sp, #8
 800b040:	af02      	add	r7, sp, #8
	/* USER CODE BEGIN 1 */

#ifdef W25Qxx
    SCB->VTOR = QSPI_BASE;
  #endif
	MPU_Config();
 800b042:	f7ff ff25 	bl	800ae90 <MPU_Config>
	CPU_CACHE_Enable();
 800b046:	f7ff ff6b 	bl	800af20 <CPU_CACHE_Enable>
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800b04a:	f7f5 fd3f 	bl	8000acc <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800b04e:	f000 f879 	bl	800b144 <SystemClock_Config>

	/* Configure the peripherals common clocks */
	PeriphCommonClock_Config();
 800b052:	f000 f907 	bl	800b264 <PeriphCommonClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800b056:	f7ff fb59 	bl	800a70c <MX_GPIO_Init>
	MX_RTC_Init();
 800b05a:	f000 f93f 	bl	800b2dc <MX_RTC_Init>
	MX_SPI4_Init();
 800b05e:	f000 fb1b 	bl	800b698 <MX_SPI4_Init>
	MX_TIM1_Init();
 800b062:	f000 fead 	bl	800bdc0 <MX_TIM1_Init>
	MX_ADC1_Init();
 800b066:	f7ff f8c9 	bl	800a1fc <MX_ADC1_Init>
	MX_LPTIM1_Init();
 800b06a:	f7ff fc77 	bl	800a95c <MX_LPTIM1_Init>
	MX_LPTIM2_Init();
 800b06e:	f7ff fca9 	bl	800a9c4 <MX_LPTIM2_Init>
	MX_SPI1_Init();
 800b072:	f000 fa15 	bl	800b4a0 <MX_SPI1_Init>
	MX_SPI2_Init();
 800b076:	f000 fa63 	bl	800b540 <MX_SPI2_Init>
	MX_TIM6_Init();
 800b07a:	f001 f82f 	bl	800c0dc <MX_TIM6_Init>
	MX_TIM16_Init();
 800b07e:	f001 f93d 	bl	800c2fc <MX_TIM16_Init>
	MX_TIM17_Init();
 800b082:	f001 f963 	bl	800c34c <MX_TIM17_Init>
	MX_LPTIM3_Init();
 800b086:	f7ff fcd1 	bl	800aa2c <MX_LPTIM3_Init>
	MX_LPTIM4_Init();
 800b08a:	f7ff fcf9 	bl	800aa80 <MX_LPTIM4_Init>
	MX_TIM7_Init();
 800b08e:	f001 f85b 	bl	800c148 <MX_TIM7_Init>
	MX_LPTIM5_Init();
 800b092:	f7ff fd1d 	bl	800aad0 <MX_LPTIM5_Init>
	MX_ADC3_Init();
 800b096:	f7ff f995 	bl	800a3c4 <MX_ADC3_Init>
	MX_TIM15_Init();
 800b09a:	f001 f88b 	bl	800c1b4 <MX_TIM15_Init>
	MX_ADC2_Init();
 800b09e:	f7ff f929 	bl	800a2f4 <MX_ADC2_Init>
	MX_TIM3_Init();
 800b0a2:	f000 ff3b 	bl	800bf1c <MX_TIM3_Init>
	MX_TIM4_Init();
 800b0a6:	f000 ffa9 	bl	800bffc <MX_TIM4_Init>
	MX_USB_OTG_FS_HCD_Init();
 800b0aa:	f001 fc33 	bl	800c914 <MX_USB_OTG_FS_HCD_Init>
	MX_USART2_UART_Init();
 800b0ae:	f001 fb7d 	bl	800c7ac <MX_USART2_UART_Init>
	MX_SPI3_Init();
 800b0b2:	f000 fa9b 	bl	800b5ec <MX_SPI3_Init>
	/* USER CODE BEGIN 2 */
	DWT_Delay_Init();
 800b0b6:	f7ff fb09 	bl	800a6cc <DWT_Delay_Init>
	ST7789_Init();
 800b0ba:	f7f5 fbc3 	bl	8000844 <ST7789_Init>

	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 800b0be:	2104      	movs	r1, #4
 800b0c0:	481b      	ldr	r0, [pc, #108]	@ (800b130 <main+0xf4>)
 800b0c2:	f7fd fb95 	bl	80087f0 <HAL_TIMEx_PWMN_Start>
	__HAL_TIM_SetCompare(&htim1,TIM_CHANNEL_2,300);
 800b0c6:	4b1a      	ldr	r3, [pc, #104]	@ (800b130 <main+0xf4>)
 800b0c8:	681b      	ldr	r3, [r3, #0]
 800b0ca:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800b0ce:	639a      	str	r2, [r3, #56]	@ 0x38

	ST7789_DrawUser8x16(0, 0, "Hello World", ST7789_WHITE, ST7789_BLACK);
 800b0d0:	2300      	movs	r3, #0
 800b0d2:	9300      	str	r3, [sp, #0]
 800b0d4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800b0d8:	4a16      	ldr	r2, [pc, #88]	@ (800b134 <main+0xf8>)
 800b0da:	2100      	movs	r1, #0
 800b0dc:	2000      	movs	r0, #0
 800b0de:	f7f5 fc3f 	bl	8000960 <ST7789_DrawUser8x16>
	HAL_GPIO_WritePin(XSHUT_GPIO_Port, XSHUT_Pin, GPIO_PIN_RESET); // 1. 센서 끄기 (Reset)
 800b0e2:	2200      	movs	r2, #0
 800b0e4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800b0e8:	4813      	ldr	r0, [pc, #76]	@ (800b138 <main+0xfc>)
 800b0ea:	f7f7 fdad 	bl	8002c48 <HAL_GPIO_WritePin>
	HAL_Delay(100);                                             // 2. 잠시 대기 (방전)
 800b0ee:	2064      	movs	r0, #100	@ 0x64
 800b0f0:	f7f5 fd7e 	bl	8000bf0 <HAL_Delay>
	HAL_GPIO_WritePin(XSHUT_GPIO_Port, XSHUT_Pin, GPIO_PIN_SET); // 3. 센서 켜기 (Boot)
 800b0f4:	2201      	movs	r2, #1
 800b0f6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800b0fa:	480f      	ldr	r0, [pc, #60]	@ (800b138 <main+0xfc>)
 800b0fc:	f7f7 fda4 	bl	8002c48 <HAL_GPIO_WritePin>
	HAL_Delay(100);                                             // 4. 부팅 대기 (필수)
 800b100:	2064      	movs	r0, #100	@ 0x64
 800b102:	f7f5 fd75 	bl	8000bf0 <HAL_Delay>

	HAL_Delay(2000); // 결과 확인할 시간 벌기
 800b106:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800b10a:	f7f5 fd71 	bl	8000bf0 <HAL_Delay>

	HAL_GPIO_WritePin(E3_GPIO_Port, E3_Pin, GPIO_PIN_RESET);
 800b10e:	2200      	movs	r2, #0
 800b110:	2108      	movs	r1, #8
 800b112:	480a      	ldr	r0, [pc, #40]	@ (800b13c <main+0x100>)
 800b114:	f7f7 fd98 	bl	8002c48 <HAL_GPIO_WritePin>
	ST7789_DrawUser8x16(0, 32, "TOF Ready", ST7789_GREEN, ST7789_BLACK);
 800b118:	2300      	movs	r3, #0
 800b11a:	9300      	str	r3, [sp, #0]
 800b11c:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 800b120:	4a07      	ldr	r2, [pc, #28]	@ (800b140 <main+0x104>)
 800b122:	2120      	movs	r1, #32
 800b124:	2000      	movs	r0, #0
 800b126:	f7f5 fc1b 	bl	8000960 <ST7789_DrawUser8x16>
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */

	while (1) {
 800b12a:	bf00      	nop
 800b12c:	e7fd      	b.n	800b12a <main+0xee>
 800b12e:	bf00      	nop
 800b130:	24000688 	.word	0x24000688
 800b134:	0800f3a0 	.word	0x0800f3a0
 800b138:	58020400 	.word	0x58020400
 800b13c:	58021000 	.word	0x58021000
 800b140:	0800f3ac 	.word	0x0800f3ac

0800b144 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 800b144:	b580      	push	{r7, lr}
 800b146:	b09c      	sub	sp, #112	@ 0x70
 800b148:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 800b14a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b14e:	224c      	movs	r2, #76	@ 0x4c
 800b150:	2100      	movs	r1, #0
 800b152:	4618      	mov	r0, r3
 800b154:	f002 fb17 	bl	800d786 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 800b158:	1d3b      	adds	r3, r7, #4
 800b15a:	2220      	movs	r2, #32
 800b15c:	2100      	movs	r1, #0
 800b15e:	4618      	mov	r0, r3
 800b160:	f002 fb11 	bl	800d786 <memset>

	/** Supply configuration update enable
	 */
	HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 800b164:	2002      	movs	r0, #2
 800b166:	f7f7 ff87 	bl	8003078 <HAL_PWREx_ConfigSupply>

	/** Configure the main internal regulator output voltage
	 */
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 800b16a:	2300      	movs	r3, #0
 800b16c:	603b      	str	r3, [r7, #0]
 800b16e:	4b3a      	ldr	r3, [pc, #232]	@ (800b258 <SystemClock_Config+0x114>)
 800b170:	699b      	ldr	r3, [r3, #24]
 800b172:	4a39      	ldr	r2, [pc, #228]	@ (800b258 <SystemClock_Config+0x114>)
 800b174:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800b178:	6193      	str	r3, [r2, #24]
 800b17a:	4b37      	ldr	r3, [pc, #220]	@ (800b258 <SystemClock_Config+0x114>)
 800b17c:	699b      	ldr	r3, [r3, #24]
 800b17e:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800b182:	603b      	str	r3, [r7, #0]
 800b184:	4b35      	ldr	r3, [pc, #212]	@ (800b25c <SystemClock_Config+0x118>)
 800b186:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b188:	4a34      	ldr	r2, [pc, #208]	@ (800b25c <SystemClock_Config+0x118>)
 800b18a:	f043 0301 	orr.w	r3, r3, #1
 800b18e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800b190:	4b32      	ldr	r3, [pc, #200]	@ (800b25c <SystemClock_Config+0x118>)
 800b192:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b194:	f003 0301 	and.w	r3, r3, #1
 800b198:	603b      	str	r3, [r7, #0]
 800b19a:	683b      	ldr	r3, [r7, #0]

	while (!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {
 800b19c:	bf00      	nop
 800b19e:	4b2e      	ldr	r3, [pc, #184]	@ (800b258 <SystemClock_Config+0x114>)
 800b1a0:	699b      	ldr	r3, [r3, #24]
 800b1a2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800b1a6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b1aa:	d1f8      	bne.n	800b19e <SystemClock_Config+0x5a>
	}

	/** Configure LSE Drive Capability
	 */
	HAL_PWR_EnableBkUpAccess();
 800b1ac:	f7f7 ff54 	bl	8003058 <HAL_PWR_EnableBkUpAccess>
	__HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 800b1b0:	f7f5 fd42 	bl	8000c38 <HAL_GetREVID>
 800b1b4:	4b2a      	ldr	r3, [pc, #168]	@ (800b260 <SystemClock_Config+0x11c>)
 800b1b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b1b8:	4a29      	ldr	r2, [pc, #164]	@ (800b260 <SystemClock_Config+0x11c>)
 800b1ba:	f023 0318 	bic.w	r3, r3, #24
 800b1be:	6713      	str	r3, [r2, #112]	@ 0x70

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48
 800b1c0:	232f      	movs	r3, #47	@ 0x2f
 800b1c2:	627b      	str	r3, [r7, #36]	@ 0x24
			| RCC_OSCILLATORTYPE_HSI | RCC_OSCILLATORTYPE_LSI
			| RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_LSE;
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800b1c4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800b1c8:	62bb      	str	r3, [r7, #40]	@ 0x28
	RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800b1ca:	2301      	movs	r3, #1
 800b1cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
	RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 800b1ce:	2301      	movs	r3, #1
 800b1d0:	633b      	str	r3, [r7, #48]	@ 0x30
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800b1d2:	2340      	movs	r3, #64	@ 0x40
 800b1d4:	637b      	str	r3, [r7, #52]	@ 0x34
	RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800b1d6:	2301      	movs	r3, #1
 800b1d8:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 800b1da:	2301      	movs	r3, #1
 800b1dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800b1de:	2302      	movs	r3, #2
 800b1e0:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800b1e2:	2302      	movs	r3, #2
 800b1e4:	64fb      	str	r3, [r7, #76]	@ 0x4c
	RCC_OscInitStruct.PLL.PLLM = 5;
 800b1e6:	2305      	movs	r3, #5
 800b1e8:	653b      	str	r3, [r7, #80]	@ 0x50
	RCC_OscInitStruct.PLL.PLLN = 192;
 800b1ea:	23c0      	movs	r3, #192	@ 0xc0
 800b1ec:	657b      	str	r3, [r7, #84]	@ 0x54
	RCC_OscInitStruct.PLL.PLLP = 2;
 800b1ee:	2302      	movs	r3, #2
 800b1f0:	65bb      	str	r3, [r7, #88]	@ 0x58
	RCC_OscInitStruct.PLL.PLLQ = 5;
 800b1f2:	2305      	movs	r3, #5
 800b1f4:	65fb      	str	r3, [r7, #92]	@ 0x5c
	RCC_OscInitStruct.PLL.PLLR = 2;
 800b1f6:	2302      	movs	r3, #2
 800b1f8:	663b      	str	r3, [r7, #96]	@ 0x60
	RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 800b1fa:	2308      	movs	r3, #8
 800b1fc:	667b      	str	r3, [r7, #100]	@ 0x64
	RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800b1fe:	2300      	movs	r3, #0
 800b200:	66bb      	str	r3, [r7, #104]	@ 0x68
	RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800b202:	2300      	movs	r3, #0
 800b204:	66fb      	str	r3, [r7, #108]	@ 0x6c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 800b206:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b20a:	4618      	mov	r0, r3
 800b20c:	f7f7 ff7e 	bl	800310c <HAL_RCC_OscConfig>
 800b210:	4603      	mov	r3, r0
 800b212:	2b00      	cmp	r3, #0
 800b214:	d001      	beq.n	800b21a <SystemClock_Config+0xd6>
		Error_Handler();
 800b216:	f000 f857 	bl	800b2c8 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 800b21a:	233f      	movs	r3, #63	@ 0x3f
 800b21c:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_D3PCLK1
			| RCC_CLOCKTYPE_D1PCLK1;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800b21e:	2303      	movs	r3, #3
 800b220:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800b222:	2300      	movs	r3, #0
 800b224:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 800b226:	2308      	movs	r3, #8
 800b228:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 800b22a:	2340      	movs	r3, #64	@ 0x40
 800b22c:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 800b22e:	2340      	movs	r3, #64	@ 0x40
 800b230:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 800b232:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b236:	61fb      	str	r3, [r7, #28]
	RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 800b238:	2340      	movs	r3, #64	@ 0x40
 800b23a:	623b      	str	r3, [r7, #32]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK) {
 800b23c:	1d3b      	adds	r3, r7, #4
 800b23e:	2104      	movs	r1, #4
 800b240:	4618      	mov	r0, r3
 800b242:	f7f8 fbbd 	bl	80039c0 <HAL_RCC_ClockConfig>
 800b246:	4603      	mov	r3, r0
 800b248:	2b00      	cmp	r3, #0
 800b24a:	d001      	beq.n	800b250 <SystemClock_Config+0x10c>
		Error_Handler();
 800b24c:	f000 f83c 	bl	800b2c8 <Error_Handler>
	}
}
 800b250:	bf00      	nop
 800b252:	3770      	adds	r7, #112	@ 0x70
 800b254:	46bd      	mov	sp, r7
 800b256:	bd80      	pop	{r7, pc}
 800b258:	58024800 	.word	0x58024800
 800b25c:	58000400 	.word	0x58000400
 800b260:	58024400 	.word	0x58024400

0800b264 <PeriphCommonClock_Config>:

/**
 * @brief Peripherals Common Clock Configuration
 * @retval None
 */
void PeriphCommonClock_Config(void) {
 800b264:	b580      	push	{r7, lr}
 800b266:	b0b0      	sub	sp, #192	@ 0xc0
 800b268:	af00      	add	r7, sp, #0
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = { 0 };
 800b26a:	463b      	mov	r3, r7
 800b26c:	22c0      	movs	r2, #192	@ 0xc0
 800b26e:	2100      	movs	r1, #0
 800b270:	4618      	mov	r0, r3
 800b272:	f002 fa88 	bl	800d786 <memset>

	/** Initializes the peripherals clock
	 */
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC
 800b276:	4a13      	ldr	r2, [pc, #76]	@ (800b2c4 <PeriphCommonClock_Config+0x60>)
 800b278:	f04f 0300 	mov.w	r3, #0
 800b27c:	e9c7 2300 	strd	r2, r3, [r7]
			| RCC_PERIPHCLK_CKPER;
	PeriphClkInitStruct.PLL2.PLL2M = 2;
 800b280:	2302      	movs	r3, #2
 800b282:	60bb      	str	r3, [r7, #8]
	PeriphClkInitStruct.PLL2.PLL2N = 12;
 800b284:	230c      	movs	r3, #12
 800b286:	60fb      	str	r3, [r7, #12]
	PeriphClkInitStruct.PLL2.PLL2P = 2;
 800b288:	2302      	movs	r3, #2
 800b28a:	613b      	str	r3, [r7, #16]
	PeriphClkInitStruct.PLL2.PLL2Q = 1;
 800b28c:	2301      	movs	r3, #1
 800b28e:	617b      	str	r3, [r7, #20]
	PeriphClkInitStruct.PLL2.PLL2R = 2;
 800b290:	2302      	movs	r3, #2
 800b292:	61bb      	str	r3, [r7, #24]
	PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 800b294:	23c0      	movs	r3, #192	@ 0xc0
 800b296:	61fb      	str	r3, [r7, #28]
	PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 800b298:	2320      	movs	r3, #32
 800b29a:	623b      	str	r3, [r7, #32]
	PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 800b29c:	2300      	movs	r3, #0
 800b29e:	627b      	str	r3, [r7, #36]	@ 0x24
	PeriphClkInitStruct.CkperClockSelection = RCC_CLKPSOURCE_HSI;
 800b2a0:	2300      	movs	r3, #0
 800b2a2:	657b      	str	r3, [r7, #84]	@ 0x54
	PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 800b2a4:	2300      	movs	r3, #0
 800b2a6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK) {
 800b2aa:	463b      	mov	r3, r7
 800b2ac:	4618      	mov	r0, r3
 800b2ae:	f7f8 ff13 	bl	80040d8 <HAL_RCCEx_PeriphCLKConfig>
 800b2b2:	4603      	mov	r3, r0
 800b2b4:	2b00      	cmp	r3, #0
 800b2b6:	d001      	beq.n	800b2bc <PeriphCommonClock_Config+0x58>
		Error_Handler();
 800b2b8:	f000 f806 	bl	800b2c8 <Error_Handler>
	}
}
 800b2bc:	bf00      	nop
 800b2be:	37c0      	adds	r7, #192	@ 0xc0
 800b2c0:	46bd      	mov	sp, r7
 800b2c2:	bd80      	pop	{r7, pc}
 800b2c4:	80080000 	.word	0x80080000

0800b2c8 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 800b2c8:	b580      	push	{r7, lr}
 800b2ca:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	while (1) {
		LED_Blink(500, 500);
 800b2cc:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800b2d0:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800b2d4:	f7ff fe92 	bl	800affc <LED_Blink>
 800b2d8:	e7f8      	b.n	800b2cc <Error_Handler+0x4>
	...

0800b2dc <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 800b2dc:	b580      	push	{r7, lr}
 800b2de:	b086      	sub	sp, #24
 800b2e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800b2e2:	1d3b      	adds	r3, r7, #4
 800b2e4:	2200      	movs	r2, #0
 800b2e6:	601a      	str	r2, [r3, #0]
 800b2e8:	605a      	str	r2, [r3, #4]
 800b2ea:	609a      	str	r2, [r3, #8]
 800b2ec:	60da      	str	r2, [r3, #12]
 800b2ee:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 800b2f0:	2300      	movs	r3, #0
 800b2f2:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800b2f4:	4b4d      	ldr	r3, [pc, #308]	@ (800b42c <MX_RTC_Init+0x150>)
 800b2f6:	4a4e      	ldr	r2, [pc, #312]	@ (800b430 <MX_RTC_Init+0x154>)
 800b2f8:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800b2fa:	4b4c      	ldr	r3, [pc, #304]	@ (800b42c <MX_RTC_Init+0x150>)
 800b2fc:	2200      	movs	r2, #0
 800b2fe:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 800b300:	4b4a      	ldr	r3, [pc, #296]	@ (800b42c <MX_RTC_Init+0x150>)
 800b302:	227f      	movs	r2, #127	@ 0x7f
 800b304:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800b306:	4b49      	ldr	r3, [pc, #292]	@ (800b42c <MX_RTC_Init+0x150>)
 800b308:	22ff      	movs	r2, #255	@ 0xff
 800b30a:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800b30c:	4b47      	ldr	r3, [pc, #284]	@ (800b42c <MX_RTC_Init+0x150>)
 800b30e:	2200      	movs	r2, #0
 800b310:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800b312:	4b46      	ldr	r3, [pc, #280]	@ (800b42c <MX_RTC_Init+0x150>)
 800b314:	2200      	movs	r2, #0
 800b316:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800b318:	4b44      	ldr	r3, [pc, #272]	@ (800b42c <MX_RTC_Init+0x150>)
 800b31a:	2200      	movs	r2, #0
 800b31c:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 800b31e:	4b43      	ldr	r3, [pc, #268]	@ (800b42c <MX_RTC_Init+0x150>)
 800b320:	2200      	movs	r2, #0
 800b322:	615a      	str	r2, [r3, #20]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800b324:	4841      	ldr	r0, [pc, #260]	@ (800b42c <MX_RTC_Init+0x150>)
 800b326:	f7fb fbd5 	bl	8006ad4 <HAL_RTC_Init>
 800b32a:	4603      	mov	r3, r0
 800b32c:	2b00      	cmp	r3, #0
 800b32e:	d001      	beq.n	800b334 <MX_RTC_Init+0x58>
  {
    Error_Handler();
 800b330:	f7ff ffca 	bl	800b2c8 <Error_Handler>
  }

  /* USER CODE BEGIN Check_RTC_BKUP */
  if (HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR1) != 0x32F2)
 800b334:	2101      	movs	r1, #1
 800b336:	483d      	ldr	r0, [pc, #244]	@ (800b42c <MX_RTC_Init+0x150>)
 800b338:	f7fb fe42 	bl	8006fc0 <HAL_RTCEx_BKUPRead>
 800b33c:	4603      	mov	r3, r0
 800b33e:	f243 22f2 	movw	r2, #13042	@ 0x32f2
 800b342:	4293      	cmp	r3, r2
 800b344:	d019      	beq.n	800b37a <MX_RTC_Init+0x9e>
  {
    /* Configure RTC Calendar */
	  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR1, 0x32F2);
 800b346:	f243 22f2 	movw	r2, #13042	@ 0x32f2
 800b34a:	2101      	movs	r1, #1
 800b34c:	4837      	ldr	r0, [pc, #220]	@ (800b42c <MX_RTC_Init+0x150>)
 800b34e:	f7fb fe1f 	bl	8006f90 <HAL_RTCEx_BKUPWrite>
  }
  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x12;
 800b352:	2312      	movs	r3, #18
 800b354:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 800b356:	2300      	movs	r3, #0
 800b358:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 800b35a:	2300      	movs	r3, #0
 800b35c:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800b35e:	2300      	movs	r3, #0
 800b360:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800b362:	2300      	movs	r3, #0
 800b364:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 800b366:	1d3b      	adds	r3, r7, #4
 800b368:	2201      	movs	r2, #1
 800b36a:	4619      	mov	r1, r3
 800b36c:	482f      	ldr	r0, [pc, #188]	@ (800b42c <MX_RTC_Init+0x150>)
 800b36e:	f7fb fc33 	bl	8006bd8 <HAL_RTC_SetTime>
 800b372:	4603      	mov	r3, r0
 800b374:	2b00      	cmp	r3, #0
 800b376:	d043      	beq.n	800b400 <MX_RTC_Init+0x124>
 800b378:	e040      	b.n	800b3fc <MX_RTC_Init+0x120>
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_PORRST) != RESET)
 800b37a:	4b2e      	ldr	r3, [pc, #184]	@ (800b434 <MX_RTC_Init+0x158>)
 800b37c:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 800b380:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b384:	2b00      	cmp	r3, #0
 800b386:	d00c      	beq.n	800b3a2 <MX_RTC_Init+0xc6>
		 HAL_GPIO_WritePin(E3_GPIO_Port,E3_Pin,GPIO_PIN_SET);
 800b388:	2201      	movs	r2, #1
 800b38a:	2108      	movs	r1, #8
 800b38c:	482a      	ldr	r0, [pc, #168]	@ (800b438 <MX_RTC_Init+0x15c>)
 800b38e:	f7f7 fc5b 	bl	8002c48 <HAL_GPIO_WritePin>
		 HAL_Delay(10-1);
 800b392:	2009      	movs	r0, #9
 800b394:	f7f5 fc2c 	bl	8000bf0 <HAL_Delay>
		 HAL_GPIO_WritePin(E3_GPIO_Port,E3_Pin,GPIO_PIN_RESET);
 800b398:	2200      	movs	r2, #0
 800b39a:	2108      	movs	r1, #8
 800b39c:	4826      	ldr	r0, [pc, #152]	@ (800b438 <MX_RTC_Init+0x15c>)
 800b39e:	f7f7 fc53 	bl	8002c48 <HAL_GPIO_WritePin>
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_PINRST) != RESET)
 800b3a2:	4b24      	ldr	r3, [pc, #144]	@ (800b434 <MX_RTC_Init+0x158>)
 800b3a4:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 800b3a8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b3ac:	2b00      	cmp	r3, #0
 800b3ae:	d01c      	beq.n	800b3ea <MX_RTC_Init+0x10e>
		 HAL_GPIO_WritePin(E3_GPIO_Port,E3_Pin,GPIO_PIN_SET);
 800b3b0:	2201      	movs	r2, #1
 800b3b2:	2108      	movs	r1, #8
 800b3b4:	4820      	ldr	r0, [pc, #128]	@ (800b438 <MX_RTC_Init+0x15c>)
 800b3b6:	f7f7 fc47 	bl	8002c48 <HAL_GPIO_WritePin>
		 HAL_Delay(10-1);
 800b3ba:	2009      	movs	r0, #9
 800b3bc:	f7f5 fc18 	bl	8000bf0 <HAL_Delay>
		 HAL_GPIO_WritePin(E3_GPIO_Port,E3_Pin,GPIO_PIN_RESET);
 800b3c0:	2200      	movs	r2, #0
 800b3c2:	2108      	movs	r1, #8
 800b3c4:	481c      	ldr	r0, [pc, #112]	@ (800b438 <MX_RTC_Init+0x15c>)
 800b3c6:	f7f7 fc3f 	bl	8002c48 <HAL_GPIO_WritePin>
		 HAL_Delay(100-1);
 800b3ca:	2063      	movs	r0, #99	@ 0x63
 800b3cc:	f7f5 fc10 	bl	8000bf0 <HAL_Delay>
		 HAL_GPIO_WritePin(E3_GPIO_Port,E3_Pin,GPIO_PIN_SET);
 800b3d0:	2201      	movs	r2, #1
 800b3d2:	2108      	movs	r1, #8
 800b3d4:	4818      	ldr	r0, [pc, #96]	@ (800b438 <MX_RTC_Init+0x15c>)
 800b3d6:	f7f7 fc37 	bl	8002c48 <HAL_GPIO_WritePin>
		 HAL_Delay(10-1);
 800b3da:	2009      	movs	r0, #9
 800b3dc:	f7f5 fc08 	bl	8000bf0 <HAL_Delay>
		 HAL_GPIO_WritePin(E3_GPIO_Port,E3_Pin,GPIO_PIN_RESET);
 800b3e0:	2200      	movs	r2, #0
 800b3e2:	2108      	movs	r1, #8
 800b3e4:	4814      	ldr	r0, [pc, #80]	@ (800b438 <MX_RTC_Init+0x15c>)
 800b3e6:	f7f7 fc2f 	bl	8002c48 <HAL_GPIO_WritePin>
    __HAL_RCC_CLEAR_RESET_FLAGS();
 800b3ea:	4b12      	ldr	r3, [pc, #72]	@ (800b434 <MX_RTC_Init+0x158>)
 800b3ec:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 800b3f0:	4a10      	ldr	r2, [pc, #64]	@ (800b434 <MX_RTC_Init+0x158>)
 800b3f2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b3f6:	f8c2 30d0 	str.w	r3, [r2, #208]	@ 0xd0
 800b3fa:	e014      	b.n	800b426 <MX_RTC_Init+0x14a>
  {
    Error_Handler();
 800b3fc:	f7ff ff64 	bl	800b2c8 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 800b400:	2301      	movs	r3, #1
 800b402:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JUNE;
 800b404:	2306      	movs	r3, #6
 800b406:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 800b408:	2301      	movs	r3, #1
 800b40a:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x20;
 800b40c:	2320      	movs	r3, #32
 800b40e:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 800b410:	463b      	mov	r3, r7
 800b412:	2201      	movs	r2, #1
 800b414:	4619      	mov	r1, r3
 800b416:	4805      	ldr	r0, [pc, #20]	@ (800b42c <MX_RTC_Init+0x150>)
 800b418:	f7fb fc7c 	bl	8006d14 <HAL_RTC_SetDate>
 800b41c:	4603      	mov	r3, r0
 800b41e:	2b00      	cmp	r3, #0
 800b420:	d001      	beq.n	800b426 <MX_RTC_Init+0x14a>
  {
    Error_Handler();
 800b422:	f7ff ff51 	bl	800b2c8 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800b426:	3718      	adds	r7, #24
 800b428:	46bd      	mov	sp, r7
 800b42a:	bd80      	pop	{r7, pc}
 800b42c:	24000440 	.word	0x24000440
 800b430:	58004000 	.word	0x58004000
 800b434:	58024400 	.word	0x58024400
 800b438:	58021000 	.word	0x58021000

0800b43c <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 800b43c:	b580      	push	{r7, lr}
 800b43e:	b0b2      	sub	sp, #200	@ 0xc8
 800b440:	af00      	add	r7, sp, #0
 800b442:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800b444:	f107 0308 	add.w	r3, r7, #8
 800b448:	22c0      	movs	r2, #192	@ 0xc0
 800b44a:	2100      	movs	r1, #0
 800b44c:	4618      	mov	r0, r3
 800b44e:	f002 f99a 	bl	800d786 <memset>
  if(rtcHandle->Instance==RTC)
 800b452:	687b      	ldr	r3, [r7, #4]
 800b454:	681b      	ldr	r3, [r3, #0]
 800b456:	4a10      	ldr	r2, [pc, #64]	@ (800b498 <HAL_RTC_MspInit+0x5c>)
 800b458:	4293      	cmp	r3, r2
 800b45a:	d119      	bne.n	800b490 <HAL_RTC_MspInit+0x54>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800b45c:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 800b460:	f04f 0300 	mov.w	r3, #0
 800b464:	e9c7 2302 	strd	r2, r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800b468:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800b46c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800b470:	f107 0308 	add.w	r3, r7, #8
 800b474:	4618      	mov	r0, r3
 800b476:	f7f8 fe2f 	bl	80040d8 <HAL_RCCEx_PeriphCLKConfig>
 800b47a:	4603      	mov	r3, r0
 800b47c:	2b00      	cmp	r3, #0
 800b47e:	d001      	beq.n	800b484 <HAL_RTC_MspInit+0x48>
    {
      Error_Handler();
 800b480:	f7ff ff22 	bl	800b2c8 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 800b484:	4b05      	ldr	r3, [pc, #20]	@ (800b49c <HAL_RTC_MspInit+0x60>)
 800b486:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b488:	4a04      	ldr	r2, [pc, #16]	@ (800b49c <HAL_RTC_MspInit+0x60>)
 800b48a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b48e:	6713      	str	r3, [r2, #112]	@ 0x70
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 800b490:	bf00      	nop
 800b492:	37c8      	adds	r7, #200	@ 0xc8
 800b494:	46bd      	mov	sp, r7
 800b496:	bd80      	pop	{r7, pc}
 800b498:	58004000 	.word	0x58004000
 800b49c:	58024400 	.word	0x58024400

0800b4a0 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi3;
SPI_HandleTypeDef hspi4;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 800b4a0:	b580      	push	{r7, lr}
 800b4a2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 800b4a4:	4b24      	ldr	r3, [pc, #144]	@ (800b538 <MX_SPI1_Init+0x98>)
 800b4a6:	4a25      	ldr	r2, [pc, #148]	@ (800b53c <MX_SPI1_Init+0x9c>)
 800b4a8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_SLAVE;
 800b4aa:	4b23      	ldr	r3, [pc, #140]	@ (800b538 <MX_SPI1_Init+0x98>)
 800b4ac:	2200      	movs	r2, #0
 800b4ae:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800b4b0:	4b21      	ldr	r3, [pc, #132]	@ (800b538 <MX_SPI1_Init+0x98>)
 800b4b2:	2200      	movs	r2, #0
 800b4b4:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800b4b6:	4b20      	ldr	r3, [pc, #128]	@ (800b538 <MX_SPI1_Init+0x98>)
 800b4b8:	2207      	movs	r2, #7
 800b4ba:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800b4bc:	4b1e      	ldr	r3, [pc, #120]	@ (800b538 <MX_SPI1_Init+0x98>)
 800b4be:	2200      	movs	r2, #0
 800b4c0:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800b4c2:	4b1d      	ldr	r3, [pc, #116]	@ (800b538 <MX_SPI1_Init+0x98>)
 800b4c4:	2200      	movs	r2, #0
 800b4c6:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800b4c8:	4b1b      	ldr	r3, [pc, #108]	@ (800b538 <MX_SPI1_Init+0x98>)
 800b4ca:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800b4ce:	619a      	str	r2, [r3, #24]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800b4d0:	4b19      	ldr	r3, [pc, #100]	@ (800b538 <MX_SPI1_Init+0x98>)
 800b4d2:	2200      	movs	r2, #0
 800b4d4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800b4d6:	4b18      	ldr	r3, [pc, #96]	@ (800b538 <MX_SPI1_Init+0x98>)
 800b4d8:	2200      	movs	r2, #0
 800b4da:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b4dc:	4b16      	ldr	r3, [pc, #88]	@ (800b538 <MX_SPI1_Init+0x98>)
 800b4de:	2200      	movs	r2, #0
 800b4e0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 800b4e2:	4b15      	ldr	r3, [pc, #84]	@ (800b538 <MX_SPI1_Init+0x98>)
 800b4e4:	2200      	movs	r2, #0
 800b4e6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 800b4e8:	4b13      	ldr	r3, [pc, #76]	@ (800b538 <MX_SPI1_Init+0x98>)
 800b4ea:	2200      	movs	r2, #0
 800b4ec:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 800b4ee:	4b12      	ldr	r3, [pc, #72]	@ (800b538 <MX_SPI1_Init+0x98>)
 800b4f0:	2200      	movs	r2, #0
 800b4f2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 800b4f4:	4b10      	ldr	r3, [pc, #64]	@ (800b538 <MX_SPI1_Init+0x98>)
 800b4f6:	2200      	movs	r2, #0
 800b4f8:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800b4fa:	4b0f      	ldr	r3, [pc, #60]	@ (800b538 <MX_SPI1_Init+0x98>)
 800b4fc:	2200      	movs	r2, #0
 800b4fe:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800b500:	4b0d      	ldr	r3, [pc, #52]	@ (800b538 <MX_SPI1_Init+0x98>)
 800b502:	2200      	movs	r2, #0
 800b504:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 800b506:	4b0c      	ldr	r3, [pc, #48]	@ (800b538 <MX_SPI1_Init+0x98>)
 800b508:	2200      	movs	r2, #0
 800b50a:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 800b50c:	4b0a      	ldr	r3, [pc, #40]	@ (800b538 <MX_SPI1_Init+0x98>)
 800b50e:	2200      	movs	r2, #0
 800b510:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 800b512:	4b09      	ldr	r3, [pc, #36]	@ (800b538 <MX_SPI1_Init+0x98>)
 800b514:	2200      	movs	r2, #0
 800b516:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 800b518:	4b07      	ldr	r3, [pc, #28]	@ (800b538 <MX_SPI1_Init+0x98>)
 800b51a:	2200      	movs	r2, #0
 800b51c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 800b51e:	4b06      	ldr	r3, [pc, #24]	@ (800b538 <MX_SPI1_Init+0x98>)
 800b520:	2200      	movs	r2, #0
 800b522:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800b524:	4804      	ldr	r0, [pc, #16]	@ (800b538 <MX_SPI1_Init+0x98>)
 800b526:	f7fb fd61 	bl	8006fec <HAL_SPI_Init>
 800b52a:	4603      	mov	r3, r0
 800b52c:	2b00      	cmp	r3, #0
 800b52e:	d001      	beq.n	800b534 <MX_SPI1_Init+0x94>
  {
    Error_Handler();
 800b530:	f7ff feca 	bl	800b2c8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800b534:	bf00      	nop
 800b536:	bd80      	pop	{r7, pc}
 800b538:	24000464 	.word	0x24000464
 800b53c:	40013000 	.word	0x40013000

0800b540 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 800b540:	b580      	push	{r7, lr}
 800b542:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 800b544:	4b27      	ldr	r3, [pc, #156]	@ (800b5e4 <MX_SPI2_Init+0xa4>)
 800b546:	4a28      	ldr	r2, [pc, #160]	@ (800b5e8 <MX_SPI2_Init+0xa8>)
 800b548:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800b54a:	4b26      	ldr	r3, [pc, #152]	@ (800b5e4 <MX_SPI2_Init+0xa4>)
 800b54c:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 800b550:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800b552:	4b24      	ldr	r3, [pc, #144]	@ (800b5e4 <MX_SPI2_Init+0xa4>)
 800b554:	2200      	movs	r2, #0
 800b556:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800b558:	4b22      	ldr	r3, [pc, #136]	@ (800b5e4 <MX_SPI2_Init+0xa4>)
 800b55a:	2207      	movs	r2, #7
 800b55c:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800b55e:	4b21      	ldr	r3, [pc, #132]	@ (800b5e4 <MX_SPI2_Init+0xa4>)
 800b560:	2200      	movs	r2, #0
 800b562:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800b564:	4b1f      	ldr	r3, [pc, #124]	@ (800b5e4 <MX_SPI2_Init+0xa4>)
 800b566:	2200      	movs	r2, #0
 800b568:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800b56a:	4b1e      	ldr	r3, [pc, #120]	@ (800b5e4 <MX_SPI2_Init+0xa4>)
 800b56c:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800b570:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800b572:	4b1c      	ldr	r3, [pc, #112]	@ (800b5e4 <MX_SPI2_Init+0xa4>)
 800b574:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 800b578:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800b57a:	4b1a      	ldr	r3, [pc, #104]	@ (800b5e4 <MX_SPI2_Init+0xa4>)
 800b57c:	2200      	movs	r2, #0
 800b57e:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800b580:	4b18      	ldr	r3, [pc, #96]	@ (800b5e4 <MX_SPI2_Init+0xa4>)
 800b582:	2200      	movs	r2, #0
 800b584:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b586:	4b17      	ldr	r3, [pc, #92]	@ (800b5e4 <MX_SPI2_Init+0xa4>)
 800b588:	2200      	movs	r2, #0
 800b58a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 0x0;
 800b58c:	4b15      	ldr	r3, [pc, #84]	@ (800b5e4 <MX_SPI2_Init+0xa4>)
 800b58e:	2200      	movs	r2, #0
 800b590:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800b592:	4b14      	ldr	r3, [pc, #80]	@ (800b5e4 <MX_SPI2_Init+0xa4>)
 800b594:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800b598:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 800b59a:	4b12      	ldr	r3, [pc, #72]	@ (800b5e4 <MX_SPI2_Init+0xa4>)
 800b59c:	2200      	movs	r2, #0
 800b59e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 800b5a0:	4b10      	ldr	r3, [pc, #64]	@ (800b5e4 <MX_SPI2_Init+0xa4>)
 800b5a2:	2200      	movs	r2, #0
 800b5a4:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800b5a6:	4b0f      	ldr	r3, [pc, #60]	@ (800b5e4 <MX_SPI2_Init+0xa4>)
 800b5a8:	2200      	movs	r2, #0
 800b5aa:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800b5ac:	4b0d      	ldr	r3, [pc, #52]	@ (800b5e4 <MX_SPI2_Init+0xa4>)
 800b5ae:	2200      	movs	r2, #0
 800b5b0:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 800b5b2:	4b0c      	ldr	r3, [pc, #48]	@ (800b5e4 <MX_SPI2_Init+0xa4>)
 800b5b4:	2200      	movs	r2, #0
 800b5b6:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 800b5b8:	4b0a      	ldr	r3, [pc, #40]	@ (800b5e4 <MX_SPI2_Init+0xa4>)
 800b5ba:	2200      	movs	r2, #0
 800b5bc:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 800b5be:	4b09      	ldr	r3, [pc, #36]	@ (800b5e4 <MX_SPI2_Init+0xa4>)
 800b5c0:	2200      	movs	r2, #0
 800b5c2:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 800b5c4:	4b07      	ldr	r3, [pc, #28]	@ (800b5e4 <MX_SPI2_Init+0xa4>)
 800b5c6:	2200      	movs	r2, #0
 800b5c8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 800b5ca:	4b06      	ldr	r3, [pc, #24]	@ (800b5e4 <MX_SPI2_Init+0xa4>)
 800b5cc:	2200      	movs	r2, #0
 800b5ce:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800b5d0:	4804      	ldr	r0, [pc, #16]	@ (800b5e4 <MX_SPI2_Init+0xa4>)
 800b5d2:	f7fb fd0b 	bl	8006fec <HAL_SPI_Init>
 800b5d6:	4603      	mov	r3, r0
 800b5d8:	2b00      	cmp	r3, #0
 800b5da:	d001      	beq.n	800b5e0 <MX_SPI2_Init+0xa0>
  {
    Error_Handler();
 800b5dc:	f7ff fe74 	bl	800b2c8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800b5e0:	bf00      	nop
 800b5e2:	bd80      	pop	{r7, pc}
 800b5e4:	240004ec 	.word	0x240004ec
 800b5e8:	40003800 	.word	0x40003800

0800b5ec <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 800b5ec:	b580      	push	{r7, lr}
 800b5ee:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 800b5f0:	4b27      	ldr	r3, [pc, #156]	@ (800b690 <MX_SPI3_Init+0xa4>)
 800b5f2:	4a28      	ldr	r2, [pc, #160]	@ (800b694 <MX_SPI3_Init+0xa8>)
 800b5f4:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800b5f6:	4b26      	ldr	r3, [pc, #152]	@ (800b690 <MX_SPI3_Init+0xa4>)
 800b5f8:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 800b5fc:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 800b5fe:	4b24      	ldr	r3, [pc, #144]	@ (800b690 <MX_SPI3_Init+0xa4>)
 800b600:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800b604:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 800b606:	4b22      	ldr	r3, [pc, #136]	@ (800b690 <MX_SPI3_Init+0xa4>)
 800b608:	2203      	movs	r2, #3
 800b60a:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800b60c:	4b20      	ldr	r3, [pc, #128]	@ (800b690 <MX_SPI3_Init+0xa4>)
 800b60e:	2200      	movs	r2, #0
 800b610:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800b612:	4b1f      	ldr	r3, [pc, #124]	@ (800b690 <MX_SPI3_Init+0xa4>)
 800b614:	2200      	movs	r2, #0
 800b616:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800b618:	4b1d      	ldr	r3, [pc, #116]	@ (800b690 <MX_SPI3_Init+0xa4>)
 800b61a:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800b61e:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800b620:	4b1b      	ldr	r3, [pc, #108]	@ (800b690 <MX_SPI3_Init+0xa4>)
 800b622:	2200      	movs	r2, #0
 800b624:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800b626:	4b1a      	ldr	r3, [pc, #104]	@ (800b690 <MX_SPI3_Init+0xa4>)
 800b628:	2200      	movs	r2, #0
 800b62a:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800b62c:	4b18      	ldr	r3, [pc, #96]	@ (800b690 <MX_SPI3_Init+0xa4>)
 800b62e:	2200      	movs	r2, #0
 800b630:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b632:	4b17      	ldr	r3, [pc, #92]	@ (800b690 <MX_SPI3_Init+0xa4>)
 800b634:	2200      	movs	r2, #0
 800b636:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 0x0;
 800b638:	4b15      	ldr	r3, [pc, #84]	@ (800b690 <MX_SPI3_Init+0xa4>)
 800b63a:	2200      	movs	r2, #0
 800b63c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800b63e:	4b14      	ldr	r3, [pc, #80]	@ (800b690 <MX_SPI3_Init+0xa4>)
 800b640:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800b644:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 800b646:	4b12      	ldr	r3, [pc, #72]	@ (800b690 <MX_SPI3_Init+0xa4>)
 800b648:	2200      	movs	r2, #0
 800b64a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 800b64c:	4b10      	ldr	r3, [pc, #64]	@ (800b690 <MX_SPI3_Init+0xa4>)
 800b64e:	2200      	movs	r2, #0
 800b650:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi3.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800b652:	4b0f      	ldr	r3, [pc, #60]	@ (800b690 <MX_SPI3_Init+0xa4>)
 800b654:	2200      	movs	r2, #0
 800b656:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi3.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800b658:	4b0d      	ldr	r3, [pc, #52]	@ (800b690 <MX_SPI3_Init+0xa4>)
 800b65a:	2200      	movs	r2, #0
 800b65c:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 800b65e:	4b0c      	ldr	r3, [pc, #48]	@ (800b690 <MX_SPI3_Init+0xa4>)
 800b660:	2200      	movs	r2, #0
 800b662:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 800b664:	4b0a      	ldr	r3, [pc, #40]	@ (800b690 <MX_SPI3_Init+0xa4>)
 800b666:	2200      	movs	r2, #0
 800b668:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 800b66a:	4b09      	ldr	r3, [pc, #36]	@ (800b690 <MX_SPI3_Init+0xa4>)
 800b66c:	2200      	movs	r2, #0
 800b66e:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 800b670:	4b07      	ldr	r3, [pc, #28]	@ (800b690 <MX_SPI3_Init+0xa4>)
 800b672:	2200      	movs	r2, #0
 800b674:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 800b676:	4b06      	ldr	r3, [pc, #24]	@ (800b690 <MX_SPI3_Init+0xa4>)
 800b678:	2200      	movs	r2, #0
 800b67a:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800b67c:	4804      	ldr	r0, [pc, #16]	@ (800b690 <MX_SPI3_Init+0xa4>)
 800b67e:	f7fb fcb5 	bl	8006fec <HAL_SPI_Init>
 800b682:	4603      	mov	r3, r0
 800b684:	2b00      	cmp	r3, #0
 800b686:	d001      	beq.n	800b68c <MX_SPI3_Init+0xa0>
  {
    Error_Handler();
 800b688:	f7ff fe1e 	bl	800b2c8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800b68c:	bf00      	nop
 800b68e:	bd80      	pop	{r7, pc}
 800b690:	24000574 	.word	0x24000574
 800b694:	40003c00 	.word	0x40003c00

0800b698 <MX_SPI4_Init>:
/* SPI4 init function */
void MX_SPI4_Init(void)
{
 800b698:	b580      	push	{r7, lr}
 800b69a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI4_Init 0 */

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  hspi4.Instance = SPI4;
 800b69c:	4b28      	ldr	r3, [pc, #160]	@ (800b740 <MX_SPI4_Init+0xa8>)
 800b69e:	4a29      	ldr	r2, [pc, #164]	@ (800b744 <MX_SPI4_Init+0xac>)
 800b6a0:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 800b6a2:	4b27      	ldr	r3, [pc, #156]	@ (800b740 <MX_SPI4_Init+0xa8>)
 800b6a4:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 800b6a8:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_1LINE;
 800b6aa:	4b25      	ldr	r3, [pc, #148]	@ (800b740 <MX_SPI4_Init+0xa8>)
 800b6ac:	f44f 22c0 	mov.w	r2, #393216	@ 0x60000
 800b6b0:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 800b6b2:	4b23      	ldr	r3, [pc, #140]	@ (800b740 <MX_SPI4_Init+0xa8>)
 800b6b4:	2207      	movs	r2, #7
 800b6b6:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 800b6b8:	4b21      	ldr	r3, [pc, #132]	@ (800b740 <MX_SPI4_Init+0xa8>)
 800b6ba:	2200      	movs	r2, #0
 800b6bc:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 800b6be:	4b20      	ldr	r3, [pc, #128]	@ (800b740 <MX_SPI4_Init+0xa8>)
 800b6c0:	2200      	movs	r2, #0
 800b6c2:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 800b6c4:	4b1e      	ldr	r3, [pc, #120]	@ (800b740 <MX_SPI4_Init+0xa8>)
 800b6c6:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800b6ca:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800b6cc:	4b1c      	ldr	r3, [pc, #112]	@ (800b740 <MX_SPI4_Init+0xa8>)
 800b6ce:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 800b6d2:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800b6d4:	4b1a      	ldr	r3, [pc, #104]	@ (800b740 <MX_SPI4_Init+0xa8>)
 800b6d6:	2200      	movs	r2, #0
 800b6d8:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 800b6da:	4b19      	ldr	r3, [pc, #100]	@ (800b740 <MX_SPI4_Init+0xa8>)
 800b6dc:	2200      	movs	r2, #0
 800b6de:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b6e0:	4b17      	ldr	r3, [pc, #92]	@ (800b740 <MX_SPI4_Init+0xa8>)
 800b6e2:	2200      	movs	r2, #0
 800b6e4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi4.Init.CRCPolynomial = 0x0;
 800b6e6:	4b16      	ldr	r3, [pc, #88]	@ (800b740 <MX_SPI4_Init+0xa8>)
 800b6e8:	2200      	movs	r2, #0
 800b6ea:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800b6ec:	4b14      	ldr	r3, [pc, #80]	@ (800b740 <MX_SPI4_Init+0xa8>)
 800b6ee:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800b6f2:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi4.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 800b6f4:	4b12      	ldr	r3, [pc, #72]	@ (800b740 <MX_SPI4_Init+0xa8>)
 800b6f6:	2200      	movs	r2, #0
 800b6f8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi4.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 800b6fa:	4b11      	ldr	r3, [pc, #68]	@ (800b740 <MX_SPI4_Init+0xa8>)
 800b6fc:	2200      	movs	r2, #0
 800b6fe:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi4.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800b700:	4b0f      	ldr	r3, [pc, #60]	@ (800b740 <MX_SPI4_Init+0xa8>)
 800b702:	2200      	movs	r2, #0
 800b704:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi4.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800b706:	4b0e      	ldr	r3, [pc, #56]	@ (800b740 <MX_SPI4_Init+0xa8>)
 800b708:	2200      	movs	r2, #0
 800b70a:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi4.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 800b70c:	4b0c      	ldr	r3, [pc, #48]	@ (800b740 <MX_SPI4_Init+0xa8>)
 800b70e:	2200      	movs	r2, #0
 800b710:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi4.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 800b712:	4b0b      	ldr	r3, [pc, #44]	@ (800b740 <MX_SPI4_Init+0xa8>)
 800b714:	2200      	movs	r2, #0
 800b716:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi4.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 800b718:	4b09      	ldr	r3, [pc, #36]	@ (800b740 <MX_SPI4_Init+0xa8>)
 800b71a:	2200      	movs	r2, #0
 800b71c:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi4.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 800b71e:	4b08      	ldr	r3, [pc, #32]	@ (800b740 <MX_SPI4_Init+0xa8>)
 800b720:	2200      	movs	r2, #0
 800b722:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi4.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 800b724:	4b06      	ldr	r3, [pc, #24]	@ (800b740 <MX_SPI4_Init+0xa8>)
 800b726:	2200      	movs	r2, #0
 800b728:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 800b72a:	4805      	ldr	r0, [pc, #20]	@ (800b740 <MX_SPI4_Init+0xa8>)
 800b72c:	f7fb fc5e 	bl	8006fec <HAL_SPI_Init>
 800b730:	4603      	mov	r3, r0
 800b732:	2b00      	cmp	r3, #0
 800b734:	d001      	beq.n	800b73a <MX_SPI4_Init+0xa2>
  {
    Error_Handler();
 800b736:	f7ff fdc7 	bl	800b2c8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 800b73a:	bf00      	nop
 800b73c:	bd80      	pop	{r7, pc}
 800b73e:	bf00      	nop
 800b740:	240005fc 	.word	0x240005fc
 800b744:	40013400 	.word	0x40013400

0800b748 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800b748:	b580      	push	{r7, lr}
 800b74a:	b0c2      	sub	sp, #264	@ 0x108
 800b74c:	af00      	add	r7, sp, #0
 800b74e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800b752:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800b756:	6018      	str	r0, [r3, #0]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b758:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 800b75c:	2200      	movs	r2, #0
 800b75e:	601a      	str	r2, [r3, #0]
 800b760:	605a      	str	r2, [r3, #4]
 800b762:	609a      	str	r2, [r3, #8]
 800b764:	60da      	str	r2, [r3, #12]
 800b766:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800b768:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800b76c:	22c0      	movs	r2, #192	@ 0xc0
 800b76e:	2100      	movs	r1, #0
 800b770:	4618      	mov	r0, r3
 800b772:	f002 f808 	bl	800d786 <memset>
  if(spiHandle->Instance==SPI1)
 800b776:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800b77a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800b77e:	681b      	ldr	r3, [r3, #0]
 800b780:	681b      	ldr	r3, [r3, #0]
 800b782:	4ab4      	ldr	r2, [pc, #720]	@ (800ba54 <HAL_SPI_MspInit+0x30c>)
 800b784:	4293      	cmp	r3, r2
 800b786:	d16b      	bne.n	800b860 <HAL_SPI_MspInit+0x118>

  /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 800b788:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800b78c:	f04f 0300 	mov.w	r3, #0
 800b790:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_CLKP;
 800b794:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800b798:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800b79c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800b7a0:	4618      	mov	r0, r3
 800b7a2:	f7f8 fc99 	bl	80040d8 <HAL_RCCEx_PeriphCLKConfig>
 800b7a6:	4603      	mov	r3, r0
 800b7a8:	2b00      	cmp	r3, #0
 800b7aa:	d001      	beq.n	800b7b0 <HAL_SPI_MspInit+0x68>
    {
      Error_Handler();
 800b7ac:	f7ff fd8c 	bl	800b2c8 <Error_Handler>
    }

    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800b7b0:	4ba9      	ldr	r3, [pc, #676]	@ (800ba58 <HAL_SPI_MspInit+0x310>)
 800b7b2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800b7b6:	4aa8      	ldr	r2, [pc, #672]	@ (800ba58 <HAL_SPI_MspInit+0x310>)
 800b7b8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800b7bc:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800b7c0:	4ba5      	ldr	r3, [pc, #660]	@ (800ba58 <HAL_SPI_MspInit+0x310>)
 800b7c2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800b7c6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800b7ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b7cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800b7ce:	4ba2      	ldr	r3, [pc, #648]	@ (800ba58 <HAL_SPI_MspInit+0x310>)
 800b7d0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800b7d4:	4aa0      	ldr	r2, [pc, #640]	@ (800ba58 <HAL_SPI_MspInit+0x310>)
 800b7d6:	f043 0308 	orr.w	r3, r3, #8
 800b7da:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800b7de:	4b9e      	ldr	r3, [pc, #632]	@ (800ba58 <HAL_SPI_MspInit+0x310>)
 800b7e0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800b7e4:	f003 0308 	and.w	r3, r3, #8
 800b7e8:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b7ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800b7ec:	4b9a      	ldr	r3, [pc, #616]	@ (800ba58 <HAL_SPI_MspInit+0x310>)
 800b7ee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800b7f2:	4a99      	ldr	r2, [pc, #612]	@ (800ba58 <HAL_SPI_MspInit+0x310>)
 800b7f4:	f043 0302 	orr.w	r3, r3, #2
 800b7f8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800b7fc:	4b96      	ldr	r3, [pc, #600]	@ (800ba58 <HAL_SPI_MspInit+0x310>)
 800b7fe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800b802:	f003 0302 	and.w	r3, r3, #2
 800b806:	627b      	str	r3, [r7, #36]	@ 0x24
 800b808:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**SPI1 GPIO Configuration
    PD7     ------> SPI1_MOSI
    PB3 (JTDO/TRACESWO)     ------> SPI1_SCK
    PB4 (NJTRST)     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = MTR_MOSI_Pin;
 800b80a:	2380      	movs	r3, #128	@ 0x80
 800b80c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b810:	2302      	movs	r3, #2
 800b812:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b816:	2300      	movs	r3, #0
 800b818:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800b81c:	2300      	movs	r3, #0
 800b81e:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800b822:	2305      	movs	r3, #5
 800b824:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(MTR_MOSI_GPIO_Port, &GPIO_InitStruct);
 800b828:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 800b82c:	4619      	mov	r1, r3
 800b82e:	488b      	ldr	r0, [pc, #556]	@ (800ba5c <HAL_SPI_MspInit+0x314>)
 800b830:	f7f7 f85a 	bl	80028e8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MTR_SCK_Pin|MTR_MISO_Pin;
 800b834:	2318      	movs	r3, #24
 800b836:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b83a:	2302      	movs	r3, #2
 800b83c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b840:	2300      	movs	r3, #0
 800b842:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800b846:	2300      	movs	r3, #0
 800b848:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800b84c:	2305      	movs	r3, #5
 800b84e:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800b852:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 800b856:	4619      	mov	r1, r3
 800b858:	4881      	ldr	r0, [pc, #516]	@ (800ba60 <HAL_SPI_MspInit+0x318>)
 800b85a:	f7f7 f845 	bl	80028e8 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }
}
 800b85e:	e0f3      	b.n	800ba48 <HAL_SPI_MspInit+0x300>
  else if(spiHandle->Instance==SPI2)
 800b860:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800b864:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800b868:	681b      	ldr	r3, [r3, #0]
 800b86a:	681b      	ldr	r3, [r3, #0]
 800b86c:	4a7d      	ldr	r2, [pc, #500]	@ (800ba64 <HAL_SPI_MspInit+0x31c>)
 800b86e:	4293      	cmp	r3, r2
 800b870:	d148      	bne.n	800b904 <HAL_SPI_MspInit+0x1bc>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 800b872:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800b876:	f04f 0300 	mov.w	r3, #0
 800b87a:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_CLKP;
 800b87e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800b882:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800b886:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800b88a:	4618      	mov	r0, r3
 800b88c:	f7f8 fc24 	bl	80040d8 <HAL_RCCEx_PeriphCLKConfig>
 800b890:	4603      	mov	r3, r0
 800b892:	2b00      	cmp	r3, #0
 800b894:	d001      	beq.n	800b89a <HAL_SPI_MspInit+0x152>
      Error_Handler();
 800b896:	f7ff fd17 	bl	800b2c8 <Error_Handler>
    __HAL_RCC_SPI2_CLK_ENABLE();
 800b89a:	4b6f      	ldr	r3, [pc, #444]	@ (800ba58 <HAL_SPI_MspInit+0x310>)
 800b89c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800b8a0:	4a6d      	ldr	r2, [pc, #436]	@ (800ba58 <HAL_SPI_MspInit+0x310>)
 800b8a2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800b8a6:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800b8aa:	4b6b      	ldr	r3, [pc, #428]	@ (800ba58 <HAL_SPI_MspInit+0x310>)
 800b8ac:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800b8b0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b8b4:	623b      	str	r3, [r7, #32]
 800b8b6:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800b8b8:	4b67      	ldr	r3, [pc, #412]	@ (800ba58 <HAL_SPI_MspInit+0x310>)
 800b8ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800b8be:	4a66      	ldr	r2, [pc, #408]	@ (800ba58 <HAL_SPI_MspInit+0x310>)
 800b8c0:	f043 0302 	orr.w	r3, r3, #2
 800b8c4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800b8c8:	4b63      	ldr	r3, [pc, #396]	@ (800ba58 <HAL_SPI_MspInit+0x310>)
 800b8ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800b8ce:	f003 0302 	and.w	r3, r3, #2
 800b8d2:	61fb      	str	r3, [r7, #28]
 800b8d4:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = IMU_SCK_Pin|IMU_MISO_Pin|IMU_MOSI_Pin;
 800b8d6:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 800b8da:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b8de:	2302      	movs	r3, #2
 800b8e0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b8e4:	2300      	movs	r3, #0
 800b8e6:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800b8ea:	2300      	movs	r3, #0
 800b8ec:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800b8f0:	2305      	movs	r3, #5
 800b8f2:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800b8f6:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 800b8fa:	4619      	mov	r1, r3
 800b8fc:	4858      	ldr	r0, [pc, #352]	@ (800ba60 <HAL_SPI_MspInit+0x318>)
 800b8fe:	f7f6 fff3 	bl	80028e8 <HAL_GPIO_Init>
}
 800b902:	e0a1      	b.n	800ba48 <HAL_SPI_MspInit+0x300>
  else if(spiHandle->Instance==SPI3)
 800b904:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800b908:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800b90c:	681b      	ldr	r3, [r3, #0]
 800b90e:	681b      	ldr	r3, [r3, #0]
 800b910:	4a55      	ldr	r2, [pc, #340]	@ (800ba68 <HAL_SPI_MspInit+0x320>)
 800b912:	4293      	cmp	r3, r2
 800b914:	d148      	bne.n	800b9a8 <HAL_SPI_MspInit+0x260>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI3;
 800b916:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800b91a:	f04f 0300 	mov.w	r3, #0
 800b91e:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_CLKP;
 800b922:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800b926:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800b92a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800b92e:	4618      	mov	r0, r3
 800b930:	f7f8 fbd2 	bl	80040d8 <HAL_RCCEx_PeriphCLKConfig>
 800b934:	4603      	mov	r3, r0
 800b936:	2b00      	cmp	r3, #0
 800b938:	d001      	beq.n	800b93e <HAL_SPI_MspInit+0x1f6>
      Error_Handler();
 800b93a:	f7ff fcc5 	bl	800b2c8 <Error_Handler>
    __HAL_RCC_SPI3_CLK_ENABLE();
 800b93e:	4b46      	ldr	r3, [pc, #280]	@ (800ba58 <HAL_SPI_MspInit+0x310>)
 800b940:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800b944:	4a44      	ldr	r2, [pc, #272]	@ (800ba58 <HAL_SPI_MspInit+0x310>)
 800b946:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b94a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800b94e:	4b42      	ldr	r3, [pc, #264]	@ (800ba58 <HAL_SPI_MspInit+0x310>)
 800b950:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800b954:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b958:	61bb      	str	r3, [r7, #24]
 800b95a:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800b95c:	4b3e      	ldr	r3, [pc, #248]	@ (800ba58 <HAL_SPI_MspInit+0x310>)
 800b95e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800b962:	4a3d      	ldr	r2, [pc, #244]	@ (800ba58 <HAL_SPI_MspInit+0x310>)
 800b964:	f043 0304 	orr.w	r3, r3, #4
 800b968:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800b96c:	4b3a      	ldr	r3, [pc, #232]	@ (800ba58 <HAL_SPI_MspInit+0x310>)
 800b96e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800b972:	f003 0304 	and.w	r3, r3, #4
 800b976:	617b      	str	r3, [r7, #20]
 800b978:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = ENC_SCK_Pin|ENC_MISO_Pin;
 800b97a:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800b97e:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b982:	2302      	movs	r3, #2
 800b984:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b988:	2300      	movs	r3, #0
 800b98a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800b98e:	2300      	movs	r3, #0
 800b990:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800b994:	2306      	movs	r3, #6
 800b996:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800b99a:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 800b99e:	4619      	mov	r1, r3
 800b9a0:	4832      	ldr	r0, [pc, #200]	@ (800ba6c <HAL_SPI_MspInit+0x324>)
 800b9a2:	f7f6 ffa1 	bl	80028e8 <HAL_GPIO_Init>
}
 800b9a6:	e04f      	b.n	800ba48 <HAL_SPI_MspInit+0x300>
  else if(spiHandle->Instance==SPI4)
 800b9a8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800b9ac:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800b9b0:	681b      	ldr	r3, [r3, #0]
 800b9b2:	681b      	ldr	r3, [r3, #0]
 800b9b4:	4a2e      	ldr	r2, [pc, #184]	@ (800ba70 <HAL_SPI_MspInit+0x328>)
 800b9b6:	4293      	cmp	r3, r2
 800b9b8:	d146      	bne.n	800ba48 <HAL_SPI_MspInit+0x300>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI4;
 800b9ba:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800b9be:	f04f 0300 	mov.w	r3, #0
 800b9c2:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.Spi45ClockSelection = RCC_SPI45CLKSOURCE_D2PCLK1;
 800b9c6:	2300      	movs	r3, #0
 800b9c8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800b9cc:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800b9d0:	4618      	mov	r0, r3
 800b9d2:	f7f8 fb81 	bl	80040d8 <HAL_RCCEx_PeriphCLKConfig>
 800b9d6:	4603      	mov	r3, r0
 800b9d8:	2b00      	cmp	r3, #0
 800b9da:	d001      	beq.n	800b9e0 <HAL_SPI_MspInit+0x298>
      Error_Handler();
 800b9dc:	f7ff fc74 	bl	800b2c8 <Error_Handler>
    __HAL_RCC_SPI4_CLK_ENABLE();
 800b9e0:	4b1d      	ldr	r3, [pc, #116]	@ (800ba58 <HAL_SPI_MspInit+0x310>)
 800b9e2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800b9e6:	4a1c      	ldr	r2, [pc, #112]	@ (800ba58 <HAL_SPI_MspInit+0x310>)
 800b9e8:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800b9ec:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800b9f0:	4b19      	ldr	r3, [pc, #100]	@ (800ba58 <HAL_SPI_MspInit+0x310>)
 800b9f2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800b9f6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800b9fa:	613b      	str	r3, [r7, #16]
 800b9fc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800b9fe:	4b16      	ldr	r3, [pc, #88]	@ (800ba58 <HAL_SPI_MspInit+0x310>)
 800ba00:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800ba04:	4a14      	ldr	r2, [pc, #80]	@ (800ba58 <HAL_SPI_MspInit+0x310>)
 800ba06:	f043 0310 	orr.w	r3, r3, #16
 800ba0a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800ba0e:	4b12      	ldr	r3, [pc, #72]	@ (800ba58 <HAL_SPI_MspInit+0x310>)
 800ba10:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800ba14:	f003 0310 	and.w	r3, r3, #16
 800ba18:	60fb      	str	r3, [r7, #12]
 800ba1a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_14;
 800ba1c:	f44f 43a0 	mov.w	r3, #20480	@ 0x5000
 800ba20:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ba24:	2302      	movs	r3, #2
 800ba26:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ba2a:	2300      	movs	r3, #0
 800ba2c:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800ba30:	2302      	movs	r3, #2
 800ba32:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 800ba36:	2305      	movs	r3, #5
 800ba38:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800ba3c:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 800ba40:	4619      	mov	r1, r3
 800ba42:	480c      	ldr	r0, [pc, #48]	@ (800ba74 <HAL_SPI_MspInit+0x32c>)
 800ba44:	f7f6 ff50 	bl	80028e8 <HAL_GPIO_Init>
}
 800ba48:	bf00      	nop
 800ba4a:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 800ba4e:	46bd      	mov	sp, r7
 800ba50:	bd80      	pop	{r7, pc}
 800ba52:	bf00      	nop
 800ba54:	40013000 	.word	0x40013000
 800ba58:	58024400 	.word	0x58024400
 800ba5c:	58020c00 	.word	0x58020c00
 800ba60:	58020400 	.word	0x58020400
 800ba64:	40003800 	.word	0x40003800
 800ba68:	40003c00 	.word	0x40003c00
 800ba6c:	58020800 	.word	0x58020800
 800ba70:	40013400 	.word	0x40013400
 800ba74:	58021000 	.word	0x58021000

0800ba78 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800ba78:	b480      	push	{r7}
 800ba7a:	b083      	sub	sp, #12
 800ba7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800ba7e:	4b0a      	ldr	r3, [pc, #40]	@ (800baa8 <HAL_MspInit+0x30>)
 800ba80:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800ba84:	4a08      	ldr	r2, [pc, #32]	@ (800baa8 <HAL_MspInit+0x30>)
 800ba86:	f043 0302 	orr.w	r3, r3, #2
 800ba8a:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800ba8e:	4b06      	ldr	r3, [pc, #24]	@ (800baa8 <HAL_MspInit+0x30>)
 800ba90:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800ba94:	f003 0302 	and.w	r3, r3, #2
 800ba98:	607b      	str	r3, [r7, #4]
 800ba9a:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800ba9c:	bf00      	nop
 800ba9e:	370c      	adds	r7, #12
 800baa0:	46bd      	mov	sp, r7
 800baa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baa6:	4770      	bx	lr
 800baa8:	58024400 	.word	0x58024400

0800baac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800baac:	b480      	push	{r7}
 800baae:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800bab0:	bf00      	nop
 800bab2:	46bd      	mov	sp, r7
 800bab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bab8:	4770      	bx	lr

0800baba <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800baba:	b480      	push	{r7}
 800babc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800babe:	bf00      	nop
 800bac0:	e7fd      	b.n	800babe <HardFault_Handler+0x4>

0800bac2 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800bac2:	b480      	push	{r7}
 800bac4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800bac6:	bf00      	nop
 800bac8:	e7fd      	b.n	800bac6 <MemManage_Handler+0x4>

0800baca <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800baca:	b480      	push	{r7}
 800bacc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800bace:	bf00      	nop
 800bad0:	e7fd      	b.n	800bace <BusFault_Handler+0x4>

0800bad2 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800bad2:	b480      	push	{r7}
 800bad4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800bad6:	bf00      	nop
 800bad8:	e7fd      	b.n	800bad6 <UsageFault_Handler+0x4>

0800bada <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800bada:	b480      	push	{r7}
 800badc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800bade:	bf00      	nop
 800bae0:	46bd      	mov	sp, r7
 800bae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bae6:	4770      	bx	lr

0800bae8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800bae8:	b480      	push	{r7}
 800baea:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800baec:	bf00      	nop
 800baee:	46bd      	mov	sp, r7
 800baf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baf4:	4770      	bx	lr

0800baf6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800baf6:	b480      	push	{r7}
 800baf8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800bafa:	bf00      	nop
 800bafc:	46bd      	mov	sp, r7
 800bafe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb02:	4770      	bx	lr

0800bb04 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800bb04:	b580      	push	{r7, lr}
 800bb06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800bb08:	f7f5 f852 	bl	8000bb0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800bb0c:	bf00      	nop
 800bb0e:	bd80      	pop	{r7, pc}

0800bb10 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1_CH1 and DAC1_CH2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800bb10:	b580      	push	{r7, lr}
 800bb12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */
	TIM6_Sensor_IRQ();
 800bb14:	f001 f814 	bl	800cb40 <TIM6_Sensor_IRQ>
  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800bb18:	4802      	ldr	r0, [pc, #8]	@ (800bb24 <TIM6_DAC_IRQHandler+0x14>)
 800bb1a:	f7fb ff10 	bl	800793e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800bb1e:	bf00      	nop
 800bb20:	bd80      	pop	{r7, pc}
 800bb22:	bf00      	nop
 800bb24:	2400076c 	.word	0x2400076c

0800bb28 <LPTIM3_IRQHandler>:

/**
  * @brief This function handles LPTIM3 global interrupt.
  */
void LPTIM3_IRQHandler(void)
{
 800bb28:	b580      	push	{r7, lr}
 800bb2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPTIM3_IRQn 0 */
  /* USER CODE END LPTIM3_IRQn 0 */
  HAL_LPTIM_IRQHandler(&hlptim3);
 800bb2c:	4803      	ldr	r0, [pc, #12]	@ (800bb3c <LPTIM3_IRQHandler+0x14>)
 800bb2e:	f7f7 f9b1 	bl	8002e94 <HAL_LPTIM_IRQHandler>
  /* USER CODE BEGIN LPTIM3_IRQn 1 */
  Battery_LPTIM3_IRQ();
 800bb32:	f000 ffd7 	bl	800cae4 <Battery_LPTIM3_IRQ>


  /* USER CODE END LPTIM3_IRQn 1 */
}
 800bb36:	bf00      	nop
 800bb38:	bd80      	pop	{r7, pc}
 800bb3a:	bf00      	nop
 800bb3c:	24000398 	.word	0x24000398

0800bb40 <LPTIM4_IRQHandler>:

/**
  * @brief This function handles LPTIM4 global interrupt.
  */
void LPTIM4_IRQHandler(void)
{
 800bb40:	b580      	push	{r7, lr}
 800bb42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPTIM4_IRQn 0 */

  /* USER CODE END LPTIM4_IRQn 0 */
  HAL_LPTIM_IRQHandler(&hlptim4);
 800bb44:	4803      	ldr	r0, [pc, #12]	@ (800bb54 <LPTIM4_IRQHandler+0x14>)
 800bb46:	f7f7 f9a5 	bl	8002e94 <HAL_LPTIM_IRQHandler>
  /* USER CODE BEGIN LPTIM4_IRQn 1 */
  Motor_LPTIM4_IRQ();
 800bb4a:	f000 ffa1 	bl	800ca90 <Motor_LPTIM4_IRQ>
  /* USER CODE END LPTIM4_IRQn 1 */
}
 800bb4e:	bf00      	nop
 800bb50:	bd80      	pop	{r7, pc}
 800bb52:	bf00      	nop
 800bb54:	240003d0 	.word	0x240003d0

0800bb58 <LPTIM5_IRQHandler>:

/**
  * @brief This function handles LPTIM5 global interrupt.
  */
void LPTIM5_IRQHandler(void)
{
 800bb58:	b580      	push	{r7, lr}
 800bb5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPTIM5_IRQn 0 */

  /* USER CODE END LPTIM5_IRQn 0 */
  HAL_LPTIM_IRQHandler(&hlptim5);
 800bb5c:	4803      	ldr	r0, [pc, #12]	@ (800bb6c <LPTIM5_IRQHandler+0x14>)
 800bb5e:	f7f7 f999 	bl	8002e94 <HAL_LPTIM_IRQHandler>
  /* USER CODE BEGIN LPTIM5_IRQn 1 */
  Drive_LPTIM5_IRQ();
 800bb62:	f000 ff8e 	bl	800ca82 <Drive_LPTIM5_IRQ>
  /* USER CODE END LPTIM5_IRQn 1 */
}
 800bb66:	bf00      	nop
 800bb68:	bd80      	pop	{r7, pc}
 800bb6a:	bf00      	nop
 800bb6c:	24000408 	.word	0x24000408

0800bb70 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800bb70:	b480      	push	{r7}
 800bb72:	af00      	add	r7, sp, #0
  return 1;
 800bb74:	2301      	movs	r3, #1
}
 800bb76:	4618      	mov	r0, r3
 800bb78:	46bd      	mov	sp, r7
 800bb7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb7e:	4770      	bx	lr

0800bb80 <_kill>:

int _kill(int pid, int sig)
{
 800bb80:	b580      	push	{r7, lr}
 800bb82:	b082      	sub	sp, #8
 800bb84:	af00      	add	r7, sp, #0
 800bb86:	6078      	str	r0, [r7, #4]
 800bb88:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800bb8a:	f001 fe5f 	bl	800d84c <__errno>
 800bb8e:	4603      	mov	r3, r0
 800bb90:	2216      	movs	r2, #22
 800bb92:	601a      	str	r2, [r3, #0]
  return -1;
 800bb94:	f04f 33ff 	mov.w	r3, #4294967295
}
 800bb98:	4618      	mov	r0, r3
 800bb9a:	3708      	adds	r7, #8
 800bb9c:	46bd      	mov	sp, r7
 800bb9e:	bd80      	pop	{r7, pc}

0800bba0 <_exit>:

void _exit (int status)
{
 800bba0:	b580      	push	{r7, lr}
 800bba2:	b082      	sub	sp, #8
 800bba4:	af00      	add	r7, sp, #0
 800bba6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800bba8:	f04f 31ff 	mov.w	r1, #4294967295
 800bbac:	6878      	ldr	r0, [r7, #4]
 800bbae:	f7ff ffe7 	bl	800bb80 <_kill>
  while (1) {}    /* Make sure we hang here */
 800bbb2:	bf00      	nop
 800bbb4:	e7fd      	b.n	800bbb2 <_exit+0x12>

0800bbb6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800bbb6:	b580      	push	{r7, lr}
 800bbb8:	b086      	sub	sp, #24
 800bbba:	af00      	add	r7, sp, #0
 800bbbc:	60f8      	str	r0, [r7, #12]
 800bbbe:	60b9      	str	r1, [r7, #8]
 800bbc0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800bbc2:	2300      	movs	r3, #0
 800bbc4:	617b      	str	r3, [r7, #20]
 800bbc6:	e00a      	b.n	800bbde <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800bbc8:	f3af 8000 	nop.w
 800bbcc:	4601      	mov	r1, r0
 800bbce:	68bb      	ldr	r3, [r7, #8]
 800bbd0:	1c5a      	adds	r2, r3, #1
 800bbd2:	60ba      	str	r2, [r7, #8]
 800bbd4:	b2ca      	uxtb	r2, r1
 800bbd6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800bbd8:	697b      	ldr	r3, [r7, #20]
 800bbda:	3301      	adds	r3, #1
 800bbdc:	617b      	str	r3, [r7, #20]
 800bbde:	697a      	ldr	r2, [r7, #20]
 800bbe0:	687b      	ldr	r3, [r7, #4]
 800bbe2:	429a      	cmp	r2, r3
 800bbe4:	dbf0      	blt.n	800bbc8 <_read+0x12>
  }

  return len;
 800bbe6:	687b      	ldr	r3, [r7, #4]
}
 800bbe8:	4618      	mov	r0, r3
 800bbea:	3718      	adds	r7, #24
 800bbec:	46bd      	mov	sp, r7
 800bbee:	bd80      	pop	{r7, pc}

0800bbf0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800bbf0:	b580      	push	{r7, lr}
 800bbf2:	b086      	sub	sp, #24
 800bbf4:	af00      	add	r7, sp, #0
 800bbf6:	60f8      	str	r0, [r7, #12]
 800bbf8:	60b9      	str	r1, [r7, #8]
 800bbfa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800bbfc:	2300      	movs	r3, #0
 800bbfe:	617b      	str	r3, [r7, #20]
 800bc00:	e009      	b.n	800bc16 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800bc02:	68bb      	ldr	r3, [r7, #8]
 800bc04:	1c5a      	adds	r2, r3, #1
 800bc06:	60ba      	str	r2, [r7, #8]
 800bc08:	781b      	ldrb	r3, [r3, #0]
 800bc0a:	4618      	mov	r0, r3
 800bc0c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800bc10:	697b      	ldr	r3, [r7, #20]
 800bc12:	3301      	adds	r3, #1
 800bc14:	617b      	str	r3, [r7, #20]
 800bc16:	697a      	ldr	r2, [r7, #20]
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	429a      	cmp	r2, r3
 800bc1c:	dbf1      	blt.n	800bc02 <_write+0x12>
  }
  return len;
 800bc1e:	687b      	ldr	r3, [r7, #4]
}
 800bc20:	4618      	mov	r0, r3
 800bc22:	3718      	adds	r7, #24
 800bc24:	46bd      	mov	sp, r7
 800bc26:	bd80      	pop	{r7, pc}

0800bc28 <_close>:

int _close(int file)
{
 800bc28:	b480      	push	{r7}
 800bc2a:	b083      	sub	sp, #12
 800bc2c:	af00      	add	r7, sp, #0
 800bc2e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800bc30:	f04f 33ff 	mov.w	r3, #4294967295
}
 800bc34:	4618      	mov	r0, r3
 800bc36:	370c      	adds	r7, #12
 800bc38:	46bd      	mov	sp, r7
 800bc3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc3e:	4770      	bx	lr

0800bc40 <_fstat>:


int _fstat(int file, struct stat *st)
{
 800bc40:	b480      	push	{r7}
 800bc42:	b083      	sub	sp, #12
 800bc44:	af00      	add	r7, sp, #0
 800bc46:	6078      	str	r0, [r7, #4]
 800bc48:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800bc4a:	683b      	ldr	r3, [r7, #0]
 800bc4c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800bc50:	605a      	str	r2, [r3, #4]
  return 0;
 800bc52:	2300      	movs	r3, #0
}
 800bc54:	4618      	mov	r0, r3
 800bc56:	370c      	adds	r7, #12
 800bc58:	46bd      	mov	sp, r7
 800bc5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc5e:	4770      	bx	lr

0800bc60 <_isatty>:

int _isatty(int file)
{
 800bc60:	b480      	push	{r7}
 800bc62:	b083      	sub	sp, #12
 800bc64:	af00      	add	r7, sp, #0
 800bc66:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800bc68:	2301      	movs	r3, #1
}
 800bc6a:	4618      	mov	r0, r3
 800bc6c:	370c      	adds	r7, #12
 800bc6e:	46bd      	mov	sp, r7
 800bc70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc74:	4770      	bx	lr

0800bc76 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800bc76:	b480      	push	{r7}
 800bc78:	b085      	sub	sp, #20
 800bc7a:	af00      	add	r7, sp, #0
 800bc7c:	60f8      	str	r0, [r7, #12]
 800bc7e:	60b9      	str	r1, [r7, #8]
 800bc80:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800bc82:	2300      	movs	r3, #0
}
 800bc84:	4618      	mov	r0, r3
 800bc86:	3714      	adds	r7, #20
 800bc88:	46bd      	mov	sp, r7
 800bc8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc8e:	4770      	bx	lr

0800bc90 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800bc90:	b580      	push	{r7, lr}
 800bc92:	b086      	sub	sp, #24
 800bc94:	af00      	add	r7, sp, #0
 800bc96:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800bc98:	4a14      	ldr	r2, [pc, #80]	@ (800bcec <_sbrk+0x5c>)
 800bc9a:	4b15      	ldr	r3, [pc, #84]	@ (800bcf0 <_sbrk+0x60>)
 800bc9c:	1ad3      	subs	r3, r2, r3
 800bc9e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800bca0:	697b      	ldr	r3, [r7, #20]
 800bca2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800bca4:	4b13      	ldr	r3, [pc, #76]	@ (800bcf4 <_sbrk+0x64>)
 800bca6:	681b      	ldr	r3, [r3, #0]
 800bca8:	2b00      	cmp	r3, #0
 800bcaa:	d102      	bne.n	800bcb2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800bcac:	4b11      	ldr	r3, [pc, #68]	@ (800bcf4 <_sbrk+0x64>)
 800bcae:	4a12      	ldr	r2, [pc, #72]	@ (800bcf8 <_sbrk+0x68>)
 800bcb0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800bcb2:	4b10      	ldr	r3, [pc, #64]	@ (800bcf4 <_sbrk+0x64>)
 800bcb4:	681a      	ldr	r2, [r3, #0]
 800bcb6:	687b      	ldr	r3, [r7, #4]
 800bcb8:	4413      	add	r3, r2
 800bcba:	693a      	ldr	r2, [r7, #16]
 800bcbc:	429a      	cmp	r2, r3
 800bcbe:	d207      	bcs.n	800bcd0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 800bcc0:	f001 fdc4 	bl	800d84c <__errno>
 800bcc4:	4603      	mov	r3, r0
 800bcc6:	220c      	movs	r2, #12
 800bcc8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800bcca:	f04f 33ff 	mov.w	r3, #4294967295
 800bcce:	e009      	b.n	800bce4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800bcd0:	4b08      	ldr	r3, [pc, #32]	@ (800bcf4 <_sbrk+0x64>)
 800bcd2:	681b      	ldr	r3, [r3, #0]
 800bcd4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800bcd6:	4b07      	ldr	r3, [pc, #28]	@ (800bcf4 <_sbrk+0x64>)
 800bcd8:	681a      	ldr	r2, [r3, #0]
 800bcda:	687b      	ldr	r3, [r7, #4]
 800bcdc:	4413      	add	r3, r2
 800bcde:	4a05      	ldr	r2, [pc, #20]	@ (800bcf4 <_sbrk+0x64>)
 800bce0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800bce2:	68fb      	ldr	r3, [r7, #12]
}
 800bce4:	4618      	mov	r0, r3
 800bce6:	3718      	adds	r7, #24
 800bce8:	46bd      	mov	sp, r7
 800bcea:	bd80      	pop	{r7, pc}
 800bcec:	24080000 	.word	0x24080000
 800bcf0:	00000400 	.word	0x00000400
 800bcf4:	24000684 	.word	0x24000684
 800bcf8:	24000eb8 	.word	0x24000eb8

0800bcfc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800bcfc:	b480      	push	{r7}
 800bcfe:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800bd00:	4b29      	ldr	r3, [pc, #164]	@ (800bda8 <SystemInit+0xac>)
 800bd02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bd06:	4a28      	ldr	r2, [pc, #160]	@ (800bda8 <SystemInit+0xac>)
 800bd08:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800bd0c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 800bd10:	4b26      	ldr	r3, [pc, #152]	@ (800bdac <SystemInit+0xb0>)
 800bd12:	681b      	ldr	r3, [r3, #0]
 800bd14:	4a25      	ldr	r2, [pc, #148]	@ (800bdac <SystemInit+0xb0>)
 800bd16:	f043 0301 	orr.w	r3, r3, #1
 800bd1a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800bd1c:	4b23      	ldr	r3, [pc, #140]	@ (800bdac <SystemInit+0xb0>)
 800bd1e:	2200      	movs	r2, #0
 800bd20:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, CSSON , CSION,RC48ON, CSIKERON PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800bd22:	4b22      	ldr	r3, [pc, #136]	@ (800bdac <SystemInit+0xb0>)
 800bd24:	681a      	ldr	r2, [r3, #0]
 800bd26:	4921      	ldr	r1, [pc, #132]	@ (800bdac <SystemInit+0xb0>)
 800bd28:	4b21      	ldr	r3, [pc, #132]	@ (800bdb0 <SystemInit+0xb4>)
 800bd2a:	4013      	ands	r3, r2
 800bd2c:	600b      	str	r3, [r1, #0]

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800bd2e:	4b1f      	ldr	r3, [pc, #124]	@ (800bdac <SystemInit+0xb0>)
 800bd30:	2200      	movs	r2, #0
 800bd32:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 800bd34:	4b1d      	ldr	r3, [pc, #116]	@ (800bdac <SystemInit+0xb0>)
 800bd36:	2200      	movs	r2, #0
 800bd38:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800bd3a:	4b1c      	ldr	r3, [pc, #112]	@ (800bdac <SystemInit+0xb0>)
 800bd3c:	2200      	movs	r2, #0
 800bd3e:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x00000000;
 800bd40:	4b1a      	ldr	r3, [pc, #104]	@ (800bdac <SystemInit+0xb0>)
 800bd42:	2200      	movs	r2, #0
 800bd44:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00000000;
 800bd46:	4b19      	ldr	r3, [pc, #100]	@ (800bdac <SystemInit+0xb0>)
 800bd48:	2200      	movs	r2, #0
 800bd4a:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x00000000;
 800bd4c:	4b17      	ldr	r3, [pc, #92]	@ (800bdac <SystemInit+0xb0>)
 800bd4e:	2200      	movs	r2, #0
 800bd50:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800bd52:	4b16      	ldr	r3, [pc, #88]	@ (800bdac <SystemInit+0xb0>)
 800bd54:	2200      	movs	r2, #0
 800bd56:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x00000000;
 800bd58:	4b14      	ldr	r3, [pc, #80]	@ (800bdac <SystemInit+0xb0>)
 800bd5a:	2200      	movs	r2, #0
 800bd5c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800bd5e:	4b13      	ldr	r3, [pc, #76]	@ (800bdac <SystemInit+0xb0>)
 800bd60:	2200      	movs	r2, #0
 800bd62:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x00000000;
 800bd64:	4b11      	ldr	r3, [pc, #68]	@ (800bdac <SystemInit+0xb0>)
 800bd66:	2200      	movs	r2, #0
 800bd68:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800bd6a:	4b10      	ldr	r3, [pc, #64]	@ (800bdac <SystemInit+0xb0>)
 800bd6c:	2200      	movs	r2, #0
 800bd6e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800bd70:	4b0e      	ldr	r3, [pc, #56]	@ (800bdac <SystemInit+0xb0>)
 800bd72:	681b      	ldr	r3, [r3, #0]
 800bd74:	4a0d      	ldr	r2, [pc, #52]	@ (800bdac <SystemInit+0xb0>)
 800bd76:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800bd7a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800bd7c:	4b0b      	ldr	r3, [pc, #44]	@ (800bdac <SystemInit+0xb0>)
 800bd7e:	2200      	movs	r2, #0
 800bd80:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 800bd82:	4b0c      	ldr	r3, [pc, #48]	@ (800bdb4 <SystemInit+0xb8>)
 800bd84:	681a      	ldr	r2, [r3, #0]
 800bd86:	4b0c      	ldr	r3, [pc, #48]	@ (800bdb8 <SystemInit+0xbc>)
 800bd88:	4013      	ands	r3, r2
 800bd8a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bd8e:	d202      	bcs.n	800bd96 <SystemInit+0x9a>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 800bd90:	4b0a      	ldr	r3, [pc, #40]	@ (800bdbc <SystemInit+0xc0>)
 800bd92:	2201      	movs	r2, #1
 800bd94:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address for cortex-M7 ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800bd96:	4b04      	ldr	r3, [pc, #16]	@ (800bda8 <SystemInit+0xac>)
 800bd98:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800bd9c:	609a      	str	r2, [r3, #8]
#endif

#endif /*DUAL_CORE && CORE_CM4*/

}
 800bd9e:	bf00      	nop
 800bda0:	46bd      	mov	sp, r7
 800bda2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bda6:	4770      	bx	lr
 800bda8:	e000ed00 	.word	0xe000ed00
 800bdac:	58024400 	.word	0x58024400
 800bdb0:	eaf6ed7f 	.word	0xeaf6ed7f
 800bdb4:	5c001000 	.word	0x5c001000
 800bdb8:	ffff0000 	.word	0xffff0000
 800bdbc:	51008108 	.word	0x51008108

0800bdc0 <MX_TIM1_Init>:
TIM_HandleTypeDef htim16;
TIM_HandleTypeDef htim17;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 800bdc0:	b580      	push	{r7, lr}
 800bdc2:	b09a      	sub	sp, #104	@ 0x68
 800bdc4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800bdc6:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800bdca:	2200      	movs	r2, #0
 800bdcc:	601a      	str	r2, [r3, #0]
 800bdce:	605a      	str	r2, [r3, #4]
 800bdd0:	609a      	str	r2, [r3, #8]
 800bdd2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800bdd4:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 800bdd8:	2200      	movs	r2, #0
 800bdda:	601a      	str	r2, [r3, #0]
 800bddc:	605a      	str	r2, [r3, #4]
 800bdde:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800bde0:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800bde4:	2200      	movs	r2, #0
 800bde6:	601a      	str	r2, [r3, #0]
 800bde8:	605a      	str	r2, [r3, #4]
 800bdea:	609a      	str	r2, [r3, #8]
 800bdec:	60da      	str	r2, [r3, #12]
 800bdee:	611a      	str	r2, [r3, #16]
 800bdf0:	615a      	str	r2, [r3, #20]
 800bdf2:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800bdf4:	1d3b      	adds	r3, r7, #4
 800bdf6:	222c      	movs	r2, #44	@ 0x2c
 800bdf8:	2100      	movs	r1, #0
 800bdfa:	4618      	mov	r0, r3
 800bdfc:	f001 fcc3 	bl	800d786 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */
  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800be00:	4b44      	ldr	r3, [pc, #272]	@ (800bf14 <MX_TIM1_Init+0x154>)
 800be02:	4a45      	ldr	r2, [pc, #276]	@ (800bf18 <MX_TIM1_Init+0x158>)
 800be04:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 11;
 800be06:	4b43      	ldr	r3, [pc, #268]	@ (800bf14 <MX_TIM1_Init+0x154>)
 800be08:	220b      	movs	r2, #11
 800be0a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800be0c:	4b41      	ldr	r3, [pc, #260]	@ (800bf14 <MX_TIM1_Init+0x154>)
 800be0e:	2200      	movs	r2, #0
 800be10:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 800be12:	4b40      	ldr	r3, [pc, #256]	@ (800bf14 <MX_TIM1_Init+0x154>)
 800be14:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800be18:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800be1a:	4b3e      	ldr	r3, [pc, #248]	@ (800bf14 <MX_TIM1_Init+0x154>)
 800be1c:	2200      	movs	r2, #0
 800be1e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800be20:	4b3c      	ldr	r3, [pc, #240]	@ (800bf14 <MX_TIM1_Init+0x154>)
 800be22:	2200      	movs	r2, #0
 800be24:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800be26:	4b3b      	ldr	r3, [pc, #236]	@ (800bf14 <MX_TIM1_Init+0x154>)
 800be28:	2280      	movs	r2, #128	@ 0x80
 800be2a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800be2c:	4839      	ldr	r0, [pc, #228]	@ (800bf14 <MX_TIM1_Init+0x154>)
 800be2e:	f7fb fcd8 	bl	80077e2 <HAL_TIM_Base_Init>
 800be32:	4603      	mov	r3, r0
 800be34:	2b00      	cmp	r3, #0
 800be36:	d001      	beq.n	800be3c <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 800be38:	f7ff fa46 	bl	800b2c8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800be3c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800be40:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800be42:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800be46:	4619      	mov	r1, r3
 800be48:	4832      	ldr	r0, [pc, #200]	@ (800bf14 <MX_TIM1_Init+0x154>)
 800be4a:	f7fb ff93 	bl	8007d74 <HAL_TIM_ConfigClockSource>
 800be4e:	4603      	mov	r3, r0
 800be50:	2b00      	cmp	r3, #0
 800be52:	d001      	beq.n	800be58 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 800be54:	f7ff fa38 	bl	800b2c8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800be58:	482e      	ldr	r0, [pc, #184]	@ (800bf14 <MX_TIM1_Init+0x154>)
 800be5a:	f7fb fd19 	bl	8007890 <HAL_TIM_PWM_Init>
 800be5e:	4603      	mov	r3, r0
 800be60:	2b00      	cmp	r3, #0
 800be62:	d001      	beq.n	800be68 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 800be64:	f7ff fa30 	bl	800b2c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800be68:	2300      	movs	r3, #0
 800be6a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800be6c:	2300      	movs	r3, #0
 800be6e:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800be70:	2300      	movs	r3, #0
 800be72:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800be74:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 800be78:	4619      	mov	r1, r3
 800be7a:	4826      	ldr	r0, [pc, #152]	@ (800bf14 <MX_TIM1_Init+0x154>)
 800be7c:	f7fc fd7a 	bl	8008974 <HAL_TIMEx_MasterConfigSynchronization>
 800be80:	4603      	mov	r3, r0
 800be82:	2b00      	cmp	r3, #0
 800be84:	d001      	beq.n	800be8a <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 800be86:	f7ff fa1f 	bl	800b2c8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 800be8a:	2370      	movs	r3, #112	@ 0x70
 800be8c:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 800be8e:	2300      	movs	r3, #0
 800be90:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800be92:	2300      	movs	r3, #0
 800be94:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800be96:	2300      	movs	r3, #0
 800be98:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800be9a:	2300      	movs	r3, #0
 800be9c:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800be9e:	2300      	movs	r3, #0
 800bea0:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800bea2:	2300      	movs	r3, #0
 800bea4:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800bea6:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800beaa:	2204      	movs	r2, #4
 800beac:	4619      	mov	r1, r3
 800beae:	4819      	ldr	r0, [pc, #100]	@ (800bf14 <MX_TIM1_Init+0x154>)
 800beb0:	f7fb fe4c 	bl	8007b4c <HAL_TIM_PWM_ConfigChannel>
 800beb4:	4603      	mov	r3, r0
 800beb6:	2b00      	cmp	r3, #0
 800beb8:	d001      	beq.n	800bebe <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 800beba:	f7ff fa05 	bl	800b2c8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800bebe:	2300      	movs	r3, #0
 800bec0:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800bec2:	2300      	movs	r3, #0
 800bec4:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800bec6:	2300      	movs	r3, #0
 800bec8:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800beca:	2300      	movs	r3, #0
 800becc:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800bece:	2300      	movs	r3, #0
 800bed0:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800bed2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800bed6:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800bed8:	2300      	movs	r3, #0
 800beda:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800bedc:	2300      	movs	r3, #0
 800bede:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800bee0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800bee4:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 800bee6:	2300      	movs	r3, #0
 800bee8:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_ENABLE;
 800beea:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800beee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800bef0:	1d3b      	adds	r3, r7, #4
 800bef2:	4619      	mov	r1, r3
 800bef4:	4807      	ldr	r0, [pc, #28]	@ (800bf14 <MX_TIM1_Init+0x154>)
 800bef6:	f7fc fdcb 	bl	8008a90 <HAL_TIMEx_ConfigBreakDeadTime>
 800befa:	4603      	mov	r3, r0
 800befc:	2b00      	cmp	r3, #0
 800befe:	d001      	beq.n	800bf04 <MX_TIM1_Init+0x144>
  {
    Error_Handler();
 800bf00:	f7ff f9e2 	bl	800b2c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800bf04:	4803      	ldr	r0, [pc, #12]	@ (800bf14 <MX_TIM1_Init+0x154>)
 800bf06:	f000 fb71 	bl	800c5ec <HAL_TIM_MspPostInit>

}
 800bf0a:	bf00      	nop
 800bf0c:	3768      	adds	r7, #104	@ 0x68
 800bf0e:	46bd      	mov	sp, r7
 800bf10:	bd80      	pop	{r7, pc}
 800bf12:	bf00      	nop
 800bf14:	24000688 	.word	0x24000688
 800bf18:	40010000 	.word	0x40010000

0800bf1c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 800bf1c:	b580      	push	{r7, lr}
 800bf1e:	b08a      	sub	sp, #40	@ 0x28
 800bf20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800bf22:	f107 031c 	add.w	r3, r7, #28
 800bf26:	2200      	movs	r2, #0
 800bf28:	601a      	str	r2, [r3, #0]
 800bf2a:	605a      	str	r2, [r3, #4]
 800bf2c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800bf2e:	463b      	mov	r3, r7
 800bf30:	2200      	movs	r2, #0
 800bf32:	601a      	str	r2, [r3, #0]
 800bf34:	605a      	str	r2, [r3, #4]
 800bf36:	609a      	str	r2, [r3, #8]
 800bf38:	60da      	str	r2, [r3, #12]
 800bf3a:	611a      	str	r2, [r3, #16]
 800bf3c:	615a      	str	r2, [r3, #20]
 800bf3e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800bf40:	4b2c      	ldr	r3, [pc, #176]	@ (800bff4 <MX_TIM3_Init+0xd8>)
 800bf42:	4a2d      	ldr	r2, [pc, #180]	@ (800bff8 <MX_TIM3_Init+0xdc>)
 800bf44:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800bf46:	4b2b      	ldr	r3, [pc, #172]	@ (800bff4 <MX_TIM3_Init+0xd8>)
 800bf48:	2200      	movs	r2, #0
 800bf4a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800bf4c:	4b29      	ldr	r3, [pc, #164]	@ (800bff4 <MX_TIM3_Init+0xd8>)
 800bf4e:	2200      	movs	r2, #0
 800bf50:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800bf52:	4b28      	ldr	r3, [pc, #160]	@ (800bff4 <MX_TIM3_Init+0xd8>)
 800bf54:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800bf58:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800bf5a:	4b26      	ldr	r3, [pc, #152]	@ (800bff4 <MX_TIM3_Init+0xd8>)
 800bf5c:	2200      	movs	r2, #0
 800bf5e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800bf60:	4b24      	ldr	r3, [pc, #144]	@ (800bff4 <MX_TIM3_Init+0xd8>)
 800bf62:	2200      	movs	r2, #0
 800bf64:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800bf66:	4823      	ldr	r0, [pc, #140]	@ (800bff4 <MX_TIM3_Init+0xd8>)
 800bf68:	f7fb fc92 	bl	8007890 <HAL_TIM_PWM_Init>
 800bf6c:	4603      	mov	r3, r0
 800bf6e:	2b00      	cmp	r3, #0
 800bf70:	d001      	beq.n	800bf76 <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 800bf72:	f7ff f9a9 	bl	800b2c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800bf76:	2300      	movs	r3, #0
 800bf78:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800bf7a:	2300      	movs	r3, #0
 800bf7c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800bf7e:	f107 031c 	add.w	r3, r7, #28
 800bf82:	4619      	mov	r1, r3
 800bf84:	481b      	ldr	r0, [pc, #108]	@ (800bff4 <MX_TIM3_Init+0xd8>)
 800bf86:	f7fc fcf5 	bl	8008974 <HAL_TIMEx_MasterConfigSynchronization>
 800bf8a:	4603      	mov	r3, r0
 800bf8c:	2b00      	cmp	r3, #0
 800bf8e:	d001      	beq.n	800bf94 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 800bf90:	f7ff f99a 	bl	800b2c8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800bf94:	2360      	movs	r3, #96	@ 0x60
 800bf96:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800bf98:	2300      	movs	r3, #0
 800bf9a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800bf9c:	2300      	movs	r3, #0
 800bf9e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800bfa0:	2300      	movs	r3, #0
 800bfa2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800bfa4:	463b      	mov	r3, r7
 800bfa6:	2200      	movs	r2, #0
 800bfa8:	4619      	mov	r1, r3
 800bfaa:	4812      	ldr	r0, [pc, #72]	@ (800bff4 <MX_TIM3_Init+0xd8>)
 800bfac:	f7fb fdce 	bl	8007b4c <HAL_TIM_PWM_ConfigChannel>
 800bfb0:	4603      	mov	r3, r0
 800bfb2:	2b00      	cmp	r3, #0
 800bfb4:	d001      	beq.n	800bfba <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 800bfb6:	f7ff f987 	bl	800b2c8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800bfba:	463b      	mov	r3, r7
 800bfbc:	2204      	movs	r2, #4
 800bfbe:	4619      	mov	r1, r3
 800bfc0:	480c      	ldr	r0, [pc, #48]	@ (800bff4 <MX_TIM3_Init+0xd8>)
 800bfc2:	f7fb fdc3 	bl	8007b4c <HAL_TIM_PWM_ConfigChannel>
 800bfc6:	4603      	mov	r3, r0
 800bfc8:	2b00      	cmp	r3, #0
 800bfca:	d001      	beq.n	800bfd0 <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 800bfcc:	f7ff f97c 	bl	800b2c8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800bfd0:	463b      	mov	r3, r7
 800bfd2:	2208      	movs	r2, #8
 800bfd4:	4619      	mov	r1, r3
 800bfd6:	4807      	ldr	r0, [pc, #28]	@ (800bff4 <MX_TIM3_Init+0xd8>)
 800bfd8:	f7fb fdb8 	bl	8007b4c <HAL_TIM_PWM_ConfigChannel>
 800bfdc:	4603      	mov	r3, r0
 800bfde:	2b00      	cmp	r3, #0
 800bfe0:	d001      	beq.n	800bfe6 <MX_TIM3_Init+0xca>
  {
    Error_Handler();
 800bfe2:	f7ff f971 	bl	800b2c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800bfe6:	4803      	ldr	r0, [pc, #12]	@ (800bff4 <MX_TIM3_Init+0xd8>)
 800bfe8:	f000 fb00 	bl	800c5ec <HAL_TIM_MspPostInit>

}
 800bfec:	bf00      	nop
 800bfee:	3728      	adds	r7, #40	@ 0x28
 800bff0:	46bd      	mov	sp, r7
 800bff2:	bd80      	pop	{r7, pc}
 800bff4:	240006d4 	.word	0x240006d4
 800bff8:	40000400 	.word	0x40000400

0800bffc <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 800bffc:	b580      	push	{r7, lr}
 800bffe:	b08a      	sub	sp, #40	@ 0x28
 800c000:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800c002:	f107 031c 	add.w	r3, r7, #28
 800c006:	2200      	movs	r2, #0
 800c008:	601a      	str	r2, [r3, #0]
 800c00a:	605a      	str	r2, [r3, #4]
 800c00c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800c00e:	463b      	mov	r3, r7
 800c010:	2200      	movs	r2, #0
 800c012:	601a      	str	r2, [r3, #0]
 800c014:	605a      	str	r2, [r3, #4]
 800c016:	609a      	str	r2, [r3, #8]
 800c018:	60da      	str	r2, [r3, #12]
 800c01a:	611a      	str	r2, [r3, #16]
 800c01c:	615a      	str	r2, [r3, #20]
 800c01e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800c020:	4b2c      	ldr	r3, [pc, #176]	@ (800c0d4 <MX_TIM4_Init+0xd8>)
 800c022:	4a2d      	ldr	r2, [pc, #180]	@ (800c0d8 <MX_TIM4_Init+0xdc>)
 800c024:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 800c026:	4b2b      	ldr	r3, [pc, #172]	@ (800c0d4 <MX_TIM4_Init+0xd8>)
 800c028:	2200      	movs	r2, #0
 800c02a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800c02c:	4b29      	ldr	r3, [pc, #164]	@ (800c0d4 <MX_TIM4_Init+0xd8>)
 800c02e:	2200      	movs	r2, #0
 800c030:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 800c032:	4b28      	ldr	r3, [pc, #160]	@ (800c0d4 <MX_TIM4_Init+0xd8>)
 800c034:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800c038:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800c03a:	4b26      	ldr	r3, [pc, #152]	@ (800c0d4 <MX_TIM4_Init+0xd8>)
 800c03c:	2200      	movs	r2, #0
 800c03e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800c040:	4b24      	ldr	r3, [pc, #144]	@ (800c0d4 <MX_TIM4_Init+0xd8>)
 800c042:	2200      	movs	r2, #0
 800c044:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 800c046:	4823      	ldr	r0, [pc, #140]	@ (800c0d4 <MX_TIM4_Init+0xd8>)
 800c048:	f7fb fc22 	bl	8007890 <HAL_TIM_PWM_Init>
 800c04c:	4603      	mov	r3, r0
 800c04e:	2b00      	cmp	r3, #0
 800c050:	d001      	beq.n	800c056 <MX_TIM4_Init+0x5a>
  {
    Error_Handler();
 800c052:	f7ff f939 	bl	800b2c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800c056:	2300      	movs	r3, #0
 800c058:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800c05a:	2300      	movs	r3, #0
 800c05c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800c05e:	f107 031c 	add.w	r3, r7, #28
 800c062:	4619      	mov	r1, r3
 800c064:	481b      	ldr	r0, [pc, #108]	@ (800c0d4 <MX_TIM4_Init+0xd8>)
 800c066:	f7fc fc85 	bl	8008974 <HAL_TIMEx_MasterConfigSynchronization>
 800c06a:	4603      	mov	r3, r0
 800c06c:	2b00      	cmp	r3, #0
 800c06e:	d001      	beq.n	800c074 <MX_TIM4_Init+0x78>
  {
    Error_Handler();
 800c070:	f7ff f92a 	bl	800b2c8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800c074:	2360      	movs	r3, #96	@ 0x60
 800c076:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800c078:	2300      	movs	r3, #0
 800c07a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800c07c:	2300      	movs	r3, #0
 800c07e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800c080:	2300      	movs	r3, #0
 800c082:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800c084:	463b      	mov	r3, r7
 800c086:	2204      	movs	r2, #4
 800c088:	4619      	mov	r1, r3
 800c08a:	4812      	ldr	r0, [pc, #72]	@ (800c0d4 <MX_TIM4_Init+0xd8>)
 800c08c:	f7fb fd5e 	bl	8007b4c <HAL_TIM_PWM_ConfigChannel>
 800c090:	4603      	mov	r3, r0
 800c092:	2b00      	cmp	r3, #0
 800c094:	d001      	beq.n	800c09a <MX_TIM4_Init+0x9e>
  {
    Error_Handler();
 800c096:	f7ff f917 	bl	800b2c8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800c09a:	463b      	mov	r3, r7
 800c09c:	2208      	movs	r2, #8
 800c09e:	4619      	mov	r1, r3
 800c0a0:	480c      	ldr	r0, [pc, #48]	@ (800c0d4 <MX_TIM4_Init+0xd8>)
 800c0a2:	f7fb fd53 	bl	8007b4c <HAL_TIM_PWM_ConfigChannel>
 800c0a6:	4603      	mov	r3, r0
 800c0a8:	2b00      	cmp	r3, #0
 800c0aa:	d001      	beq.n	800c0b0 <MX_TIM4_Init+0xb4>
  {
    Error_Handler();
 800c0ac:	f7ff f90c 	bl	800b2c8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800c0b0:	463b      	mov	r3, r7
 800c0b2:	220c      	movs	r2, #12
 800c0b4:	4619      	mov	r1, r3
 800c0b6:	4807      	ldr	r0, [pc, #28]	@ (800c0d4 <MX_TIM4_Init+0xd8>)
 800c0b8:	f7fb fd48 	bl	8007b4c <HAL_TIM_PWM_ConfigChannel>
 800c0bc:	4603      	mov	r3, r0
 800c0be:	2b00      	cmp	r3, #0
 800c0c0:	d001      	beq.n	800c0c6 <MX_TIM4_Init+0xca>
  {
    Error_Handler();
 800c0c2:	f7ff f901 	bl	800b2c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 800c0c6:	4803      	ldr	r0, [pc, #12]	@ (800c0d4 <MX_TIM4_Init+0xd8>)
 800c0c8:	f000 fa90 	bl	800c5ec <HAL_TIM_MspPostInit>

}
 800c0cc:	bf00      	nop
 800c0ce:	3728      	adds	r7, #40	@ 0x28
 800c0d0:	46bd      	mov	sp, r7
 800c0d2:	bd80      	pop	{r7, pc}
 800c0d4:	24000720 	.word	0x24000720
 800c0d8:	40000800 	.word	0x40000800

0800c0dc <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 800c0dc:	b580      	push	{r7, lr}
 800c0de:	b084      	sub	sp, #16
 800c0e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800c0e2:	1d3b      	adds	r3, r7, #4
 800c0e4:	2200      	movs	r2, #0
 800c0e6:	601a      	str	r2, [r3, #0]
 800c0e8:	605a      	str	r2, [r3, #4]
 800c0ea:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800c0ec:	4b14      	ldr	r3, [pc, #80]	@ (800c140 <MX_TIM6_Init+0x64>)
 800c0ee:	4a15      	ldr	r2, [pc, #84]	@ (800c144 <MX_TIM6_Init+0x68>)
 800c0f0:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 0;
 800c0f2:	4b13      	ldr	r3, [pc, #76]	@ (800c140 <MX_TIM6_Init+0x64>)
 800c0f4:	2200      	movs	r2, #0
 800c0f6:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800c0f8:	4b11      	ldr	r3, [pc, #68]	@ (800c140 <MX_TIM6_Init+0x64>)
 800c0fa:	2200      	movs	r2, #0
 800c0fc:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 800c0fe:	4b10      	ldr	r3, [pc, #64]	@ (800c140 <MX_TIM6_Init+0x64>)
 800c100:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800c104:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800c106:	4b0e      	ldr	r3, [pc, #56]	@ (800c140 <MX_TIM6_Init+0x64>)
 800c108:	2200      	movs	r2, #0
 800c10a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800c10c:	480c      	ldr	r0, [pc, #48]	@ (800c140 <MX_TIM6_Init+0x64>)
 800c10e:	f7fb fb68 	bl	80077e2 <HAL_TIM_Base_Init>
 800c112:	4603      	mov	r3, r0
 800c114:	2b00      	cmp	r3, #0
 800c116:	d001      	beq.n	800c11c <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 800c118:	f7ff f8d6 	bl	800b2c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800c11c:	2300      	movs	r3, #0
 800c11e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800c120:	2300      	movs	r3, #0
 800c122:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800c124:	1d3b      	adds	r3, r7, #4
 800c126:	4619      	mov	r1, r3
 800c128:	4805      	ldr	r0, [pc, #20]	@ (800c140 <MX_TIM6_Init+0x64>)
 800c12a:	f7fc fc23 	bl	8008974 <HAL_TIMEx_MasterConfigSynchronization>
 800c12e:	4603      	mov	r3, r0
 800c130:	2b00      	cmp	r3, #0
 800c132:	d001      	beq.n	800c138 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 800c134:	f7ff f8c8 	bl	800b2c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800c138:	bf00      	nop
 800c13a:	3710      	adds	r7, #16
 800c13c:	46bd      	mov	sp, r7
 800c13e:	bd80      	pop	{r7, pc}
 800c140:	2400076c 	.word	0x2400076c
 800c144:	40001000 	.word	0x40001000

0800c148 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 800c148:	b580      	push	{r7, lr}
 800c14a:	b084      	sub	sp, #16
 800c14c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800c14e:	1d3b      	adds	r3, r7, #4
 800c150:	2200      	movs	r2, #0
 800c152:	601a      	str	r2, [r3, #0]
 800c154:	605a      	str	r2, [r3, #4]
 800c156:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */
  void Drive_TIM7_IRQ();
  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 800c158:	4b14      	ldr	r3, [pc, #80]	@ (800c1ac <MX_TIM7_Init+0x64>)
 800c15a:	4a15      	ldr	r2, [pc, #84]	@ (800c1b0 <MX_TIM7_Init+0x68>)
 800c15c:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 0;
 800c15e:	4b13      	ldr	r3, [pc, #76]	@ (800c1ac <MX_TIM7_Init+0x64>)
 800c160:	2200      	movs	r2, #0
 800c162:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800c164:	4b11      	ldr	r3, [pc, #68]	@ (800c1ac <MX_TIM7_Init+0x64>)
 800c166:	2200      	movs	r2, #0
 800c168:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 65535;
 800c16a:	4b10      	ldr	r3, [pc, #64]	@ (800c1ac <MX_TIM7_Init+0x64>)
 800c16c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800c170:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800c172:	4b0e      	ldr	r3, [pc, #56]	@ (800c1ac <MX_TIM7_Init+0x64>)
 800c174:	2200      	movs	r2, #0
 800c176:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 800c178:	480c      	ldr	r0, [pc, #48]	@ (800c1ac <MX_TIM7_Init+0x64>)
 800c17a:	f7fb fb32 	bl	80077e2 <HAL_TIM_Base_Init>
 800c17e:	4603      	mov	r3, r0
 800c180:	2b00      	cmp	r3, #0
 800c182:	d001      	beq.n	800c188 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 800c184:	f7ff f8a0 	bl	800b2c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800c188:	2300      	movs	r3, #0
 800c18a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800c18c:	2300      	movs	r3, #0
 800c18e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800c190:	1d3b      	adds	r3, r7, #4
 800c192:	4619      	mov	r1, r3
 800c194:	4805      	ldr	r0, [pc, #20]	@ (800c1ac <MX_TIM7_Init+0x64>)
 800c196:	f7fc fbed 	bl	8008974 <HAL_TIMEx_MasterConfigSynchronization>
 800c19a:	4603      	mov	r3, r0
 800c19c:	2b00      	cmp	r3, #0
 800c19e:	d001      	beq.n	800c1a4 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 800c1a0:	f7ff f892 	bl	800b2c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 800c1a4:	bf00      	nop
 800c1a6:	3710      	adds	r7, #16
 800c1a8:	46bd      	mov	sp, r7
 800c1aa:	bd80      	pop	{r7, pc}
 800c1ac:	240007b8 	.word	0x240007b8
 800c1b0:	40001400 	.word	0x40001400

0800c1b4 <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 800c1b4:	b580      	push	{r7, lr}
 800c1b6:	b09a      	sub	sp, #104	@ 0x68
 800c1b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800c1ba:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800c1be:	2200      	movs	r2, #0
 800c1c0:	601a      	str	r2, [r3, #0]
 800c1c2:	605a      	str	r2, [r3, #4]
 800c1c4:	609a      	str	r2, [r3, #8]
 800c1c6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800c1c8:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 800c1cc:	2200      	movs	r2, #0
 800c1ce:	601a      	str	r2, [r3, #0]
 800c1d0:	605a      	str	r2, [r3, #4]
 800c1d2:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800c1d4:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800c1d8:	2200      	movs	r2, #0
 800c1da:	601a      	str	r2, [r3, #0]
 800c1dc:	605a      	str	r2, [r3, #4]
 800c1de:	609a      	str	r2, [r3, #8]
 800c1e0:	60da      	str	r2, [r3, #12]
 800c1e2:	611a      	str	r2, [r3, #16]
 800c1e4:	615a      	str	r2, [r3, #20]
 800c1e6:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800c1e8:	1d3b      	adds	r3, r7, #4
 800c1ea:	222c      	movs	r2, #44	@ 0x2c
 800c1ec:	2100      	movs	r1, #0
 800c1ee:	4618      	mov	r0, r3
 800c1f0:	f001 fac9 	bl	800d786 <memset>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 800c1f4:	4b3f      	ldr	r3, [pc, #252]	@ (800c2f4 <MX_TIM15_Init+0x140>)
 800c1f6:	4a40      	ldr	r2, [pc, #256]	@ (800c2f8 <MX_TIM15_Init+0x144>)
 800c1f8:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 239;
 800c1fa:	4b3e      	ldr	r3, [pc, #248]	@ (800c2f4 <MX_TIM15_Init+0x140>)
 800c1fc:	22ef      	movs	r2, #239	@ 0xef
 800c1fe:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 800c200:	4b3c      	ldr	r3, [pc, #240]	@ (800c2f4 <MX_TIM15_Init+0x140>)
 800c202:	2200      	movs	r2, #0
 800c204:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 319;
 800c206:	4b3b      	ldr	r3, [pc, #236]	@ (800c2f4 <MX_TIM15_Init+0x140>)
 800c208:	f240 123f 	movw	r2, #319	@ 0x13f
 800c20c:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800c20e:	4b39      	ldr	r3, [pc, #228]	@ (800c2f4 <MX_TIM15_Init+0x140>)
 800c210:	2200      	movs	r2, #0
 800c212:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 800c214:	4b37      	ldr	r3, [pc, #220]	@ (800c2f4 <MX_TIM15_Init+0x140>)
 800c216:	2200      	movs	r2, #0
 800c218:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800c21a:	4b36      	ldr	r3, [pc, #216]	@ (800c2f4 <MX_TIM15_Init+0x140>)
 800c21c:	2200      	movs	r2, #0
 800c21e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 800c220:	4834      	ldr	r0, [pc, #208]	@ (800c2f4 <MX_TIM15_Init+0x140>)
 800c222:	f7fb fade 	bl	80077e2 <HAL_TIM_Base_Init>
 800c226:	4603      	mov	r3, r0
 800c228:	2b00      	cmp	r3, #0
 800c22a:	d001      	beq.n	800c230 <MX_TIM15_Init+0x7c>
  {
    Error_Handler();
 800c22c:	f7ff f84c 	bl	800b2c8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800c230:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800c234:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 800c236:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800c23a:	4619      	mov	r1, r3
 800c23c:	482d      	ldr	r0, [pc, #180]	@ (800c2f4 <MX_TIM15_Init+0x140>)
 800c23e:	f7fb fd99 	bl	8007d74 <HAL_TIM_ConfigClockSource>
 800c242:	4603      	mov	r3, r0
 800c244:	2b00      	cmp	r3, #0
 800c246:	d001      	beq.n	800c24c <MX_TIM15_Init+0x98>
  {
    Error_Handler();
 800c248:	f7ff f83e 	bl	800b2c8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 800c24c:	4829      	ldr	r0, [pc, #164]	@ (800c2f4 <MX_TIM15_Init+0x140>)
 800c24e:	f7fb fb1f 	bl	8007890 <HAL_TIM_PWM_Init>
 800c252:	4603      	mov	r3, r0
 800c254:	2b00      	cmp	r3, #0
 800c256:	d001      	beq.n	800c25c <MX_TIM15_Init+0xa8>
  {
    Error_Handler();
 800c258:	f7ff f836 	bl	800b2c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800c25c:	2300      	movs	r3, #0
 800c25e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800c260:	2300      	movs	r3, #0
 800c262:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 800c264:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 800c268:	4619      	mov	r1, r3
 800c26a:	4822      	ldr	r0, [pc, #136]	@ (800c2f4 <MX_TIM15_Init+0x140>)
 800c26c:	f7fc fb82 	bl	8008974 <HAL_TIMEx_MasterConfigSynchronization>
 800c270:	4603      	mov	r3, r0
 800c272:	2b00      	cmp	r3, #0
 800c274:	d001      	beq.n	800c27a <MX_TIM15_Init+0xc6>
  {
    Error_Handler();
 800c276:	f7ff f827 	bl	800b2c8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800c27a:	2360      	movs	r3, #96	@ 0x60
 800c27c:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 800c27e:	2300      	movs	r3, #0
 800c280:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800c282:	2300      	movs	r3, #0
 800c284:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800c286:	2300      	movs	r3, #0
 800c288:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800c28a:	2300      	movs	r3, #0
 800c28c:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800c28e:	2300      	movs	r3, #0
 800c290:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800c292:	2300      	movs	r3, #0
 800c294:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800c296:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800c29a:	2200      	movs	r2, #0
 800c29c:	4619      	mov	r1, r3
 800c29e:	4815      	ldr	r0, [pc, #84]	@ (800c2f4 <MX_TIM15_Init+0x140>)
 800c2a0:	f7fb fc54 	bl	8007b4c <HAL_TIM_PWM_ConfigChannel>
 800c2a4:	4603      	mov	r3, r0
 800c2a6:	2b00      	cmp	r3, #0
 800c2a8:	d001      	beq.n	800c2ae <MX_TIM15_Init+0xfa>
  {
    Error_Handler();
 800c2aa:	f7ff f80d 	bl	800b2c8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800c2ae:	2300      	movs	r3, #0
 800c2b0:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800c2b2:	2300      	movs	r3, #0
 800c2b4:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800c2b6:	2300      	movs	r3, #0
 800c2b8:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800c2ba:	2300      	movs	r3, #0
 800c2bc:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800c2be:	2300      	movs	r3, #0
 800c2c0:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800c2c2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800c2c6:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800c2c8:	2300      	movs	r3, #0
 800c2ca:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800c2cc:	2300      	movs	r3, #0
 800c2ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 800c2d0:	1d3b      	adds	r3, r7, #4
 800c2d2:	4619      	mov	r1, r3
 800c2d4:	4807      	ldr	r0, [pc, #28]	@ (800c2f4 <MX_TIM15_Init+0x140>)
 800c2d6:	f7fc fbdb 	bl	8008a90 <HAL_TIMEx_ConfigBreakDeadTime>
 800c2da:	4603      	mov	r3, r0
 800c2dc:	2b00      	cmp	r3, #0
 800c2de:	d001      	beq.n	800c2e4 <MX_TIM15_Init+0x130>
  {
    Error_Handler();
 800c2e0:	f7fe fff2 	bl	800b2c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */
  HAL_TIM_MspPostInit(&htim15);
 800c2e4:	4803      	ldr	r0, [pc, #12]	@ (800c2f4 <MX_TIM15_Init+0x140>)
 800c2e6:	f000 f981 	bl	800c5ec <HAL_TIM_MspPostInit>

}
 800c2ea:	bf00      	nop
 800c2ec:	3768      	adds	r7, #104	@ 0x68
 800c2ee:	46bd      	mov	sp, r7
 800c2f0:	bd80      	pop	{r7, pc}
 800c2f2:	bf00      	nop
 800c2f4:	24000804 	.word	0x24000804
 800c2f8:	40014000 	.word	0x40014000

0800c2fc <MX_TIM16_Init>:
/* TIM16 init function */
void MX_TIM16_Init(void)
{
 800c2fc:	b580      	push	{r7, lr}
 800c2fe:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 800c300:	4b10      	ldr	r3, [pc, #64]	@ (800c344 <MX_TIM16_Init+0x48>)
 800c302:	4a11      	ldr	r2, [pc, #68]	@ (800c348 <MX_TIM16_Init+0x4c>)
 800c304:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 599;
 800c306:	4b0f      	ldr	r3, [pc, #60]	@ (800c344 <MX_TIM16_Init+0x48>)
 800c308:	f240 2257 	movw	r2, #599	@ 0x257
 800c30c:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 800c30e:	4b0d      	ldr	r3, [pc, #52]	@ (800c344 <MX_TIM16_Init+0x48>)
 800c310:	2200      	movs	r2, #0
 800c312:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 65535;
 800c314:	4b0b      	ldr	r3, [pc, #44]	@ (800c344 <MX_TIM16_Init+0x48>)
 800c316:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800c31a:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800c31c:	4b09      	ldr	r3, [pc, #36]	@ (800c344 <MX_TIM16_Init+0x48>)
 800c31e:	2200      	movs	r2, #0
 800c320:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 800c322:	4b08      	ldr	r3, [pc, #32]	@ (800c344 <MX_TIM16_Init+0x48>)
 800c324:	2200      	movs	r2, #0
 800c326:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800c328:	4b06      	ldr	r3, [pc, #24]	@ (800c344 <MX_TIM16_Init+0x48>)
 800c32a:	2200      	movs	r2, #0
 800c32c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 800c32e:	4805      	ldr	r0, [pc, #20]	@ (800c344 <MX_TIM16_Init+0x48>)
 800c330:	f7fb fa57 	bl	80077e2 <HAL_TIM_Base_Init>
 800c334:	4603      	mov	r3, r0
 800c336:	2b00      	cmp	r3, #0
 800c338:	d001      	beq.n	800c33e <MX_TIM16_Init+0x42>
  {
    Error_Handler();
 800c33a:	f7fe ffc5 	bl	800b2c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 800c33e:	bf00      	nop
 800c340:	bd80      	pop	{r7, pc}
 800c342:	bf00      	nop
 800c344:	24000850 	.word	0x24000850
 800c348:	40014400 	.word	0x40014400

0800c34c <MX_TIM17_Init>:
/* TIM17 init function */
void MX_TIM17_Init(void)
{
 800c34c:	b580      	push	{r7, lr}
 800c34e:	b092      	sub	sp, #72	@ 0x48
 800c350:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM17_Init 0 */

  /* USER CODE END TIM17_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 800c352:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800c356:	2200      	movs	r2, #0
 800c358:	601a      	str	r2, [r3, #0]
 800c35a:	605a      	str	r2, [r3, #4]
 800c35c:	609a      	str	r2, [r3, #8]
 800c35e:	60da      	str	r2, [r3, #12]
 800c360:	611a      	str	r2, [r3, #16]
 800c362:	615a      	str	r2, [r3, #20]
 800c364:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800c366:	463b      	mov	r3, r7
 800c368:	222c      	movs	r2, #44	@ 0x2c
 800c36a:	2100      	movs	r1, #0
 800c36c:	4618      	mov	r0, r3
 800c36e:	f001 fa0a 	bl	800d786 <memset>

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 800c372:	4b31      	ldr	r3, [pc, #196]	@ (800c438 <MX_TIM17_Init+0xec>)
 800c374:	4a31      	ldr	r2, [pc, #196]	@ (800c43c <MX_TIM17_Init+0xf0>)
 800c376:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 11;
 800c378:	4b2f      	ldr	r3, [pc, #188]	@ (800c438 <MX_TIM17_Init+0xec>)
 800c37a:	220b      	movs	r2, #11
 800c37c:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 800c37e:	4b2e      	ldr	r3, [pc, #184]	@ (800c438 <MX_TIM17_Init+0xec>)
 800c380:	2200      	movs	r2, #0
 800c382:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 999;
 800c384:	4b2c      	ldr	r3, [pc, #176]	@ (800c438 <MX_TIM17_Init+0xec>)
 800c386:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800c38a:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800c38c:	4b2a      	ldr	r3, [pc, #168]	@ (800c438 <MX_TIM17_Init+0xec>)
 800c38e:	2200      	movs	r2, #0
 800c390:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 800c392:	4b29      	ldr	r3, [pc, #164]	@ (800c438 <MX_TIM17_Init+0xec>)
 800c394:	2200      	movs	r2, #0
 800c396:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800c398:	4b27      	ldr	r3, [pc, #156]	@ (800c438 <MX_TIM17_Init+0xec>)
 800c39a:	2200      	movs	r2, #0
 800c39c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 800c39e:	4826      	ldr	r0, [pc, #152]	@ (800c438 <MX_TIM17_Init+0xec>)
 800c3a0:	f7fb fa1f 	bl	80077e2 <HAL_TIM_Base_Init>
 800c3a4:	4603      	mov	r3, r0
 800c3a6:	2b00      	cmp	r3, #0
 800c3a8:	d001      	beq.n	800c3ae <MX_TIM17_Init+0x62>
  {
    Error_Handler();
 800c3aa:	f7fe ff8d 	bl	800b2c8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim17) != HAL_OK)
 800c3ae:	4822      	ldr	r0, [pc, #136]	@ (800c438 <MX_TIM17_Init+0xec>)
 800c3b0:	f7fb fa6e 	bl	8007890 <HAL_TIM_PWM_Init>
 800c3b4:	4603      	mov	r3, r0
 800c3b6:	2b00      	cmp	r3, #0
 800c3b8:	d001      	beq.n	800c3be <MX_TIM17_Init+0x72>
  {
    Error_Handler();
 800c3ba:	f7fe ff85 	bl	800b2c8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800c3be:	2360      	movs	r3, #96	@ 0x60
 800c3c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.Pulse = 0;
 800c3c2:	2300      	movs	r3, #0
 800c3c4:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800c3c6:	2300      	movs	r3, #0
 800c3c8:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800c3ca:	2300      	movs	r3, #0
 800c3cc:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800c3ce:	2300      	movs	r3, #0
 800c3d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800c3d2:	2300      	movs	r3, #0
 800c3d4:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800c3d6:	2300      	movs	r3, #0
 800c3d8:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIM_PWM_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800c3da:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800c3de:	2200      	movs	r2, #0
 800c3e0:	4619      	mov	r1, r3
 800c3e2:	4815      	ldr	r0, [pc, #84]	@ (800c438 <MX_TIM17_Init+0xec>)
 800c3e4:	f7fb fbb2 	bl	8007b4c <HAL_TIM_PWM_ConfigChannel>
 800c3e8:	4603      	mov	r3, r0
 800c3ea:	2b00      	cmp	r3, #0
 800c3ec:	d001      	beq.n	800c3f2 <MX_TIM17_Init+0xa6>
  {
    Error_Handler();
 800c3ee:	f7fe ff6b 	bl	800b2c8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800c3f2:	2300      	movs	r3, #0
 800c3f4:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800c3f6:	2300      	movs	r3, #0
 800c3f8:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800c3fa:	2300      	movs	r3, #0
 800c3fc:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 800c3fe:	2300      	movs	r3, #0
 800c400:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800c402:	2300      	movs	r3, #0
 800c404:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800c406:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800c40a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800c40c:	2300      	movs	r3, #0
 800c40e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800c410:	2300      	movs	r3, #0
 800c412:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 800c414:	463b      	mov	r3, r7
 800c416:	4619      	mov	r1, r3
 800c418:	4807      	ldr	r0, [pc, #28]	@ (800c438 <MX_TIM17_Init+0xec>)
 800c41a:	f7fc fb39 	bl	8008a90 <HAL_TIMEx_ConfigBreakDeadTime>
 800c41e:	4603      	mov	r3, r0
 800c420:	2b00      	cmp	r3, #0
 800c422:	d001      	beq.n	800c428 <MX_TIM17_Init+0xdc>
  {
    Error_Handler();
 800c424:	f7fe ff50 	bl	800b2c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */
  HAL_TIM_MspPostInit(&htim17);
 800c428:	4803      	ldr	r0, [pc, #12]	@ (800c438 <MX_TIM17_Init+0xec>)
 800c42a:	f000 f8df 	bl	800c5ec <HAL_TIM_MspPostInit>

}
 800c42e:	bf00      	nop
 800c430:	3748      	adds	r7, #72	@ 0x48
 800c432:	46bd      	mov	sp, r7
 800c434:	bd80      	pop	{r7, pc}
 800c436:	bf00      	nop
 800c438:	2400089c 	.word	0x2400089c
 800c43c:	40014800 	.word	0x40014800

0800c440 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800c440:	b580      	push	{r7, lr}
 800c442:	b088      	sub	sp, #32
 800c444:	af00      	add	r7, sp, #0
 800c446:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 800c448:	687b      	ldr	r3, [r7, #4]
 800c44a:	681b      	ldr	r3, [r3, #0]
 800c44c:	4a43      	ldr	r2, [pc, #268]	@ (800c55c <HAL_TIM_Base_MspInit+0x11c>)
 800c44e:	4293      	cmp	r3, r2
 800c450:	d10f      	bne.n	800c472 <HAL_TIM_Base_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800c452:	4b43      	ldr	r3, [pc, #268]	@ (800c560 <HAL_TIM_Base_MspInit+0x120>)
 800c454:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800c458:	4a41      	ldr	r2, [pc, #260]	@ (800c560 <HAL_TIM_Base_MspInit+0x120>)
 800c45a:	f043 0301 	orr.w	r3, r3, #1
 800c45e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800c462:	4b3f      	ldr	r3, [pc, #252]	@ (800c560 <HAL_TIM_Base_MspInit+0x120>)
 800c464:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800c468:	f003 0301 	and.w	r3, r3, #1
 800c46c:	61fb      	str	r3, [r7, #28]
 800c46e:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_TIM17_CLK_ENABLE();
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }
}
 800c470:	e06f      	b.n	800c552 <HAL_TIM_Base_MspInit+0x112>
  else if(tim_baseHandle->Instance==TIM6)
 800c472:	687b      	ldr	r3, [r7, #4]
 800c474:	681b      	ldr	r3, [r3, #0]
 800c476:	4a3b      	ldr	r2, [pc, #236]	@ (800c564 <HAL_TIM_Base_MspInit+0x124>)
 800c478:	4293      	cmp	r3, r2
 800c47a:	d117      	bne.n	800c4ac <HAL_TIM_Base_MspInit+0x6c>
    __HAL_RCC_TIM6_CLK_ENABLE();
 800c47c:	4b38      	ldr	r3, [pc, #224]	@ (800c560 <HAL_TIM_Base_MspInit+0x120>)
 800c47e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800c482:	4a37      	ldr	r2, [pc, #220]	@ (800c560 <HAL_TIM_Base_MspInit+0x120>)
 800c484:	f043 0310 	orr.w	r3, r3, #16
 800c488:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800c48c:	4b34      	ldr	r3, [pc, #208]	@ (800c560 <HAL_TIM_Base_MspInit+0x120>)
 800c48e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800c492:	f003 0310 	and.w	r3, r3, #16
 800c496:	61bb      	str	r3, [r7, #24]
 800c498:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 800c49a:	2200      	movs	r2, #0
 800c49c:	2100      	movs	r1, #0
 800c49e:	2036      	movs	r0, #54	@ 0x36
 800c4a0:	f7f6 f975 	bl	800278e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800c4a4:	2036      	movs	r0, #54	@ 0x36
 800c4a6:	f7f6 f98c 	bl	80027c2 <HAL_NVIC_EnableIRQ>
}
 800c4aa:	e052      	b.n	800c552 <HAL_TIM_Base_MspInit+0x112>
  else if(tim_baseHandle->Instance==TIM7)
 800c4ac:	687b      	ldr	r3, [r7, #4]
 800c4ae:	681b      	ldr	r3, [r3, #0]
 800c4b0:	4a2d      	ldr	r2, [pc, #180]	@ (800c568 <HAL_TIM_Base_MspInit+0x128>)
 800c4b2:	4293      	cmp	r3, r2
 800c4b4:	d10f      	bne.n	800c4d6 <HAL_TIM_Base_MspInit+0x96>
    __HAL_RCC_TIM7_CLK_ENABLE();
 800c4b6:	4b2a      	ldr	r3, [pc, #168]	@ (800c560 <HAL_TIM_Base_MspInit+0x120>)
 800c4b8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800c4bc:	4a28      	ldr	r2, [pc, #160]	@ (800c560 <HAL_TIM_Base_MspInit+0x120>)
 800c4be:	f043 0320 	orr.w	r3, r3, #32
 800c4c2:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800c4c6:	4b26      	ldr	r3, [pc, #152]	@ (800c560 <HAL_TIM_Base_MspInit+0x120>)
 800c4c8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800c4cc:	f003 0320 	and.w	r3, r3, #32
 800c4d0:	617b      	str	r3, [r7, #20]
 800c4d2:	697b      	ldr	r3, [r7, #20]
}
 800c4d4:	e03d      	b.n	800c552 <HAL_TIM_Base_MspInit+0x112>
  else if(tim_baseHandle->Instance==TIM15)
 800c4d6:	687b      	ldr	r3, [r7, #4]
 800c4d8:	681b      	ldr	r3, [r3, #0]
 800c4da:	4a24      	ldr	r2, [pc, #144]	@ (800c56c <HAL_TIM_Base_MspInit+0x12c>)
 800c4dc:	4293      	cmp	r3, r2
 800c4de:	d10f      	bne.n	800c500 <HAL_TIM_Base_MspInit+0xc0>
    __HAL_RCC_TIM15_CLK_ENABLE();
 800c4e0:	4b1f      	ldr	r3, [pc, #124]	@ (800c560 <HAL_TIM_Base_MspInit+0x120>)
 800c4e2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800c4e6:	4a1e      	ldr	r2, [pc, #120]	@ (800c560 <HAL_TIM_Base_MspInit+0x120>)
 800c4e8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800c4ec:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800c4f0:	4b1b      	ldr	r3, [pc, #108]	@ (800c560 <HAL_TIM_Base_MspInit+0x120>)
 800c4f2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800c4f6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800c4fa:	613b      	str	r3, [r7, #16]
 800c4fc:	693b      	ldr	r3, [r7, #16]
}
 800c4fe:	e028      	b.n	800c552 <HAL_TIM_Base_MspInit+0x112>
  else if(tim_baseHandle->Instance==TIM16)
 800c500:	687b      	ldr	r3, [r7, #4]
 800c502:	681b      	ldr	r3, [r3, #0]
 800c504:	4a1a      	ldr	r2, [pc, #104]	@ (800c570 <HAL_TIM_Base_MspInit+0x130>)
 800c506:	4293      	cmp	r3, r2
 800c508:	d10f      	bne.n	800c52a <HAL_TIM_Base_MspInit+0xea>
    __HAL_RCC_TIM16_CLK_ENABLE();
 800c50a:	4b15      	ldr	r3, [pc, #84]	@ (800c560 <HAL_TIM_Base_MspInit+0x120>)
 800c50c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800c510:	4a13      	ldr	r2, [pc, #76]	@ (800c560 <HAL_TIM_Base_MspInit+0x120>)
 800c512:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c516:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800c51a:	4b11      	ldr	r3, [pc, #68]	@ (800c560 <HAL_TIM_Base_MspInit+0x120>)
 800c51c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800c520:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c524:	60fb      	str	r3, [r7, #12]
 800c526:	68fb      	ldr	r3, [r7, #12]
}
 800c528:	e013      	b.n	800c552 <HAL_TIM_Base_MspInit+0x112>
  else if(tim_baseHandle->Instance==TIM17)
 800c52a:	687b      	ldr	r3, [r7, #4]
 800c52c:	681b      	ldr	r3, [r3, #0]
 800c52e:	4a11      	ldr	r2, [pc, #68]	@ (800c574 <HAL_TIM_Base_MspInit+0x134>)
 800c530:	4293      	cmp	r3, r2
 800c532:	d10e      	bne.n	800c552 <HAL_TIM_Base_MspInit+0x112>
    __HAL_RCC_TIM17_CLK_ENABLE();
 800c534:	4b0a      	ldr	r3, [pc, #40]	@ (800c560 <HAL_TIM_Base_MspInit+0x120>)
 800c536:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800c53a:	4a09      	ldr	r2, [pc, #36]	@ (800c560 <HAL_TIM_Base_MspInit+0x120>)
 800c53c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800c540:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800c544:	4b06      	ldr	r3, [pc, #24]	@ (800c560 <HAL_TIM_Base_MspInit+0x120>)
 800c546:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800c54a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800c54e:	60bb      	str	r3, [r7, #8]
 800c550:	68bb      	ldr	r3, [r7, #8]
}
 800c552:	bf00      	nop
 800c554:	3720      	adds	r7, #32
 800c556:	46bd      	mov	sp, r7
 800c558:	bd80      	pop	{r7, pc}
 800c55a:	bf00      	nop
 800c55c:	40010000 	.word	0x40010000
 800c560:	58024400 	.word	0x58024400
 800c564:	40001000 	.word	0x40001000
 800c568:	40001400 	.word	0x40001400
 800c56c:	40014000 	.word	0x40014000
 800c570:	40014400 	.word	0x40014400
 800c574:	40014800 	.word	0x40014800

0800c578 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 800c578:	b480      	push	{r7}
 800c57a:	b085      	sub	sp, #20
 800c57c:	af00      	add	r7, sp, #0
 800c57e:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM3)
 800c580:	687b      	ldr	r3, [r7, #4]
 800c582:	681b      	ldr	r3, [r3, #0]
 800c584:	4a16      	ldr	r2, [pc, #88]	@ (800c5e0 <HAL_TIM_PWM_MspInit+0x68>)
 800c586:	4293      	cmp	r3, r2
 800c588:	d10f      	bne.n	800c5aa <HAL_TIM_PWM_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800c58a:	4b16      	ldr	r3, [pc, #88]	@ (800c5e4 <HAL_TIM_PWM_MspInit+0x6c>)
 800c58c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800c590:	4a14      	ldr	r2, [pc, #80]	@ (800c5e4 <HAL_TIM_PWM_MspInit+0x6c>)
 800c592:	f043 0302 	orr.w	r3, r3, #2
 800c596:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800c59a:	4b12      	ldr	r3, [pc, #72]	@ (800c5e4 <HAL_TIM_PWM_MspInit+0x6c>)
 800c59c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800c5a0:	f003 0302 	and.w	r3, r3, #2
 800c5a4:	60fb      	str	r3, [r7, #12]
 800c5a6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM4_CLK_ENABLE();
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 800c5a8:	e013      	b.n	800c5d2 <HAL_TIM_PWM_MspInit+0x5a>
  else if(tim_pwmHandle->Instance==TIM4)
 800c5aa:	687b      	ldr	r3, [r7, #4]
 800c5ac:	681b      	ldr	r3, [r3, #0]
 800c5ae:	4a0e      	ldr	r2, [pc, #56]	@ (800c5e8 <HAL_TIM_PWM_MspInit+0x70>)
 800c5b0:	4293      	cmp	r3, r2
 800c5b2:	d10e      	bne.n	800c5d2 <HAL_TIM_PWM_MspInit+0x5a>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800c5b4:	4b0b      	ldr	r3, [pc, #44]	@ (800c5e4 <HAL_TIM_PWM_MspInit+0x6c>)
 800c5b6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800c5ba:	4a0a      	ldr	r2, [pc, #40]	@ (800c5e4 <HAL_TIM_PWM_MspInit+0x6c>)
 800c5bc:	f043 0304 	orr.w	r3, r3, #4
 800c5c0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800c5c4:	4b07      	ldr	r3, [pc, #28]	@ (800c5e4 <HAL_TIM_PWM_MspInit+0x6c>)
 800c5c6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800c5ca:	f003 0304 	and.w	r3, r3, #4
 800c5ce:	60bb      	str	r3, [r7, #8]
 800c5d0:	68bb      	ldr	r3, [r7, #8]
}
 800c5d2:	bf00      	nop
 800c5d4:	3714      	adds	r7, #20
 800c5d6:	46bd      	mov	sp, r7
 800c5d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5dc:	4770      	bx	lr
 800c5de:	bf00      	nop
 800c5e0:	40000400 	.word	0x40000400
 800c5e4:	58024400 	.word	0x58024400
 800c5e8:	40000800 	.word	0x40000800

0800c5ec <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800c5ec:	b580      	push	{r7, lr}
 800c5ee:	b08c      	sub	sp, #48	@ 0x30
 800c5f0:	af00      	add	r7, sp, #0
 800c5f2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c5f4:	f107 031c 	add.w	r3, r7, #28
 800c5f8:	2200      	movs	r2, #0
 800c5fa:	601a      	str	r2, [r3, #0]
 800c5fc:	605a      	str	r2, [r3, #4]
 800c5fe:	609a      	str	r2, [r3, #8]
 800c600:	60da      	str	r2, [r3, #12]
 800c602:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 800c604:	687b      	ldr	r3, [r7, #4]
 800c606:	681b      	ldr	r3, [r3, #0]
 800c608:	4a5e      	ldr	r2, [pc, #376]	@ (800c784 <HAL_TIM_MspPostInit+0x198>)
 800c60a:	4293      	cmp	r3, r2
 800c60c:	d120      	bne.n	800c650 <HAL_TIM_MspPostInit+0x64>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800c60e:	4b5e      	ldr	r3, [pc, #376]	@ (800c788 <HAL_TIM_MspPostInit+0x19c>)
 800c610:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800c614:	4a5c      	ldr	r2, [pc, #368]	@ (800c788 <HAL_TIM_MspPostInit+0x19c>)
 800c616:	f043 0310 	orr.w	r3, r3, #16
 800c61a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800c61e:	4b5a      	ldr	r3, [pc, #360]	@ (800c788 <HAL_TIM_MspPostInit+0x19c>)
 800c620:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800c624:	f003 0310 	and.w	r3, r3, #16
 800c628:	61bb      	str	r3, [r7, #24]
 800c62a:	69bb      	ldr	r3, [r7, #24]
    /**TIM1 GPIO Configuration
    PE10     ------> TIM1_CH2N
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800c62c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c630:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c632:	2302      	movs	r3, #2
 800c634:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c636:	2300      	movs	r3, #0
 800c638:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800c63a:	2300      	movs	r3, #0
 800c63c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800c63e:	2301      	movs	r3, #1
 800c640:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800c642:	f107 031c 	add.w	r3, r7, #28
 800c646:	4619      	mov	r1, r3
 800c648:	4850      	ldr	r0, [pc, #320]	@ (800c78c <HAL_TIM_MspPostInit+0x1a0>)
 800c64a:	f7f6 f94d 	bl	80028e8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM17_MspPostInit 1 */

  /* USER CODE END TIM17_MspPostInit 1 */
  }

}
 800c64e:	e095      	b.n	800c77c <HAL_TIM_MspPostInit+0x190>
  else if(timHandle->Instance==TIM3)
 800c650:	687b      	ldr	r3, [r7, #4]
 800c652:	681b      	ldr	r3, [r3, #0]
 800c654:	4a4e      	ldr	r2, [pc, #312]	@ (800c790 <HAL_TIM_MspPostInit+0x1a4>)
 800c656:	4293      	cmp	r3, r2
 800c658:	d120      	bne.n	800c69c <HAL_TIM_MspPostInit+0xb0>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800c65a:	4b4b      	ldr	r3, [pc, #300]	@ (800c788 <HAL_TIM_MspPostInit+0x19c>)
 800c65c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800c660:	4a49      	ldr	r2, [pc, #292]	@ (800c788 <HAL_TIM_MspPostInit+0x19c>)
 800c662:	f043 0304 	orr.w	r3, r3, #4
 800c666:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800c66a:	4b47      	ldr	r3, [pc, #284]	@ (800c788 <HAL_TIM_MspPostInit+0x19c>)
 800c66c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800c670:	f003 0304 	and.w	r3, r3, #4
 800c674:	617b      	str	r3, [r7, #20]
 800c676:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = MTR_R_INH1_Pin|MTR_R_INH2_Pin|MTR_R_INH3_Pin;
 800c678:	f44f 73e0 	mov.w	r3, #448	@ 0x1c0
 800c67c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c67e:	2302      	movs	r3, #2
 800c680:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c682:	2300      	movs	r3, #0
 800c684:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800c686:	2300      	movs	r3, #0
 800c688:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800c68a:	2302      	movs	r3, #2
 800c68c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800c68e:	f107 031c 	add.w	r3, r7, #28
 800c692:	4619      	mov	r1, r3
 800c694:	483f      	ldr	r0, [pc, #252]	@ (800c794 <HAL_TIM_MspPostInit+0x1a8>)
 800c696:	f7f6 f927 	bl	80028e8 <HAL_GPIO_Init>
}
 800c69a:	e06f      	b.n	800c77c <HAL_TIM_MspPostInit+0x190>
  else if(timHandle->Instance==TIM4)
 800c69c:	687b      	ldr	r3, [r7, #4]
 800c69e:	681b      	ldr	r3, [r3, #0]
 800c6a0:	4a3d      	ldr	r2, [pc, #244]	@ (800c798 <HAL_TIM_MspPostInit+0x1ac>)
 800c6a2:	4293      	cmp	r3, r2
 800c6a4:	d120      	bne.n	800c6e8 <HAL_TIM_MspPostInit+0xfc>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800c6a6:	4b38      	ldr	r3, [pc, #224]	@ (800c788 <HAL_TIM_MspPostInit+0x19c>)
 800c6a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800c6ac:	4a36      	ldr	r2, [pc, #216]	@ (800c788 <HAL_TIM_MspPostInit+0x19c>)
 800c6ae:	f043 0308 	orr.w	r3, r3, #8
 800c6b2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800c6b6:	4b34      	ldr	r3, [pc, #208]	@ (800c788 <HAL_TIM_MspPostInit+0x19c>)
 800c6b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800c6bc:	f003 0308 	and.w	r3, r3, #8
 800c6c0:	613b      	str	r3, [r7, #16]
 800c6c2:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = MTR_L_INH1_Pin|MTR_L_INH2_Pin|MTR_L_INH3_Pin;
 800c6c4:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 800c6c8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c6ca:	2302      	movs	r3, #2
 800c6cc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c6ce:	2300      	movs	r3, #0
 800c6d0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800c6d2:	2300      	movs	r3, #0
 800c6d4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800c6d6:	2302      	movs	r3, #2
 800c6d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800c6da:	f107 031c 	add.w	r3, r7, #28
 800c6de:	4619      	mov	r1, r3
 800c6e0:	482e      	ldr	r0, [pc, #184]	@ (800c79c <HAL_TIM_MspPostInit+0x1b0>)
 800c6e2:	f7f6 f901 	bl	80028e8 <HAL_GPIO_Init>
}
 800c6e6:	e049      	b.n	800c77c <HAL_TIM_MspPostInit+0x190>
  else if(timHandle->Instance==TIM15)
 800c6e8:	687b      	ldr	r3, [r7, #4]
 800c6ea:	681b      	ldr	r3, [r3, #0]
 800c6ec:	4a2c      	ldr	r2, [pc, #176]	@ (800c7a0 <HAL_TIM_MspPostInit+0x1b4>)
 800c6ee:	4293      	cmp	r3, r2
 800c6f0:	d11f      	bne.n	800c732 <HAL_TIM_MspPostInit+0x146>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800c6f2:	4b25      	ldr	r3, [pc, #148]	@ (800c788 <HAL_TIM_MspPostInit+0x19c>)
 800c6f4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800c6f8:	4a23      	ldr	r2, [pc, #140]	@ (800c788 <HAL_TIM_MspPostInit+0x19c>)
 800c6fa:	f043 0310 	orr.w	r3, r3, #16
 800c6fe:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800c702:	4b21      	ldr	r3, [pc, #132]	@ (800c788 <HAL_TIM_MspPostInit+0x19c>)
 800c704:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800c708:	f003 0310 	and.w	r3, r3, #16
 800c70c:	60fb      	str	r3, [r7, #12]
 800c70e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = FAN_Pin;
 800c710:	2320      	movs	r3, #32
 800c712:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c714:	2302      	movs	r3, #2
 800c716:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c718:	2300      	movs	r3, #0
 800c71a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800c71c:	2300      	movs	r3, #0
 800c71e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM15;
 800c720:	2304      	movs	r3, #4
 800c722:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(FAN_GPIO_Port, &GPIO_InitStruct);
 800c724:	f107 031c 	add.w	r3, r7, #28
 800c728:	4619      	mov	r1, r3
 800c72a:	4818      	ldr	r0, [pc, #96]	@ (800c78c <HAL_TIM_MspPostInit+0x1a0>)
 800c72c:	f7f6 f8dc 	bl	80028e8 <HAL_GPIO_Init>
}
 800c730:	e024      	b.n	800c77c <HAL_TIM_MspPostInit+0x190>
  else if(timHandle->Instance==TIM17)
 800c732:	687b      	ldr	r3, [r7, #4]
 800c734:	681b      	ldr	r3, [r3, #0]
 800c736:	4a1b      	ldr	r2, [pc, #108]	@ (800c7a4 <HAL_TIM_MspPostInit+0x1b8>)
 800c738:	4293      	cmp	r3, r2
 800c73a:	d11f      	bne.n	800c77c <HAL_TIM_MspPostInit+0x190>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800c73c:	4b12      	ldr	r3, [pc, #72]	@ (800c788 <HAL_TIM_MspPostInit+0x19c>)
 800c73e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800c742:	4a11      	ldr	r2, [pc, #68]	@ (800c788 <HAL_TIM_MspPostInit+0x19c>)
 800c744:	f043 0302 	orr.w	r3, r3, #2
 800c748:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800c74c:	4b0e      	ldr	r3, [pc, #56]	@ (800c788 <HAL_TIM_MspPostInit+0x19c>)
 800c74e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800c752:	f003 0302 	and.w	r3, r3, #2
 800c756:	60bb      	str	r3, [r7, #8]
 800c758:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = BUZZER_Pin;
 800c75a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c75e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c760:	2302      	movs	r3, #2
 800c762:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c764:	2300      	movs	r3, #0
 800c766:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800c768:	2300      	movs	r3, #0
 800c76a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM17;
 800c76c:	2301      	movs	r3, #1
 800c76e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(BUZZER_GPIO_Port, &GPIO_InitStruct);
 800c770:	f107 031c 	add.w	r3, r7, #28
 800c774:	4619      	mov	r1, r3
 800c776:	480c      	ldr	r0, [pc, #48]	@ (800c7a8 <HAL_TIM_MspPostInit+0x1bc>)
 800c778:	f7f6 f8b6 	bl	80028e8 <HAL_GPIO_Init>
}
 800c77c:	bf00      	nop
 800c77e:	3730      	adds	r7, #48	@ 0x30
 800c780:	46bd      	mov	sp, r7
 800c782:	bd80      	pop	{r7, pc}
 800c784:	40010000 	.word	0x40010000
 800c788:	58024400 	.word	0x58024400
 800c78c:	58021000 	.word	0x58021000
 800c790:	40000400 	.word	0x40000400
 800c794:	58020800 	.word	0x58020800
 800c798:	40000800 	.word	0x40000800
 800c79c:	58020c00 	.word	0x58020c00
 800c7a0:	40014000 	.word	0x40014000
 800c7a4:	40014800 	.word	0x40014800
 800c7a8:	58020400 	.word	0x58020400

0800c7ac <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800c7ac:	b580      	push	{r7, lr}
 800c7ae:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800c7b0:	4b22      	ldr	r3, [pc, #136]	@ (800c83c <MX_USART2_UART_Init+0x90>)
 800c7b2:	4a23      	ldr	r2, [pc, #140]	@ (800c840 <MX_USART2_UART_Init+0x94>)
 800c7b4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800c7b6:	4b21      	ldr	r3, [pc, #132]	@ (800c83c <MX_USART2_UART_Init+0x90>)
 800c7b8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800c7bc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800c7be:	4b1f      	ldr	r3, [pc, #124]	@ (800c83c <MX_USART2_UART_Init+0x90>)
 800c7c0:	2200      	movs	r2, #0
 800c7c2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800c7c4:	4b1d      	ldr	r3, [pc, #116]	@ (800c83c <MX_USART2_UART_Init+0x90>)
 800c7c6:	2200      	movs	r2, #0
 800c7c8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800c7ca:	4b1c      	ldr	r3, [pc, #112]	@ (800c83c <MX_USART2_UART_Init+0x90>)
 800c7cc:	2200      	movs	r2, #0
 800c7ce:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800c7d0:	4b1a      	ldr	r3, [pc, #104]	@ (800c83c <MX_USART2_UART_Init+0x90>)
 800c7d2:	220c      	movs	r2, #12
 800c7d4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800c7d6:	4b19      	ldr	r3, [pc, #100]	@ (800c83c <MX_USART2_UART_Init+0x90>)
 800c7d8:	2200      	movs	r2, #0
 800c7da:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800c7dc:	4b17      	ldr	r3, [pc, #92]	@ (800c83c <MX_USART2_UART_Init+0x90>)
 800c7de:	2200      	movs	r2, #0
 800c7e0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800c7e2:	4b16      	ldr	r3, [pc, #88]	@ (800c83c <MX_USART2_UART_Init+0x90>)
 800c7e4:	2200      	movs	r2, #0
 800c7e6:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800c7e8:	4b14      	ldr	r3, [pc, #80]	@ (800c83c <MX_USART2_UART_Init+0x90>)
 800c7ea:	2200      	movs	r2, #0
 800c7ec:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800c7ee:	4b13      	ldr	r3, [pc, #76]	@ (800c83c <MX_USART2_UART_Init+0x90>)
 800c7f0:	2200      	movs	r2, #0
 800c7f2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800c7f4:	4811      	ldr	r0, [pc, #68]	@ (800c83c <MX_USART2_UART_Init+0x90>)
 800c7f6:	f7fc fa0c 	bl	8008c12 <HAL_UART_Init>
 800c7fa:	4603      	mov	r3, r0
 800c7fc:	2b00      	cmp	r3, #0
 800c7fe:	d001      	beq.n	800c804 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 800c800:	f7fe fd62 	bl	800b2c8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800c804:	2100      	movs	r1, #0
 800c806:	480d      	ldr	r0, [pc, #52]	@ (800c83c <MX_USART2_UART_Init+0x90>)
 800c808:	f7fd fa15 	bl	8009c36 <HAL_UARTEx_SetTxFifoThreshold>
 800c80c:	4603      	mov	r3, r0
 800c80e:	2b00      	cmp	r3, #0
 800c810:	d001      	beq.n	800c816 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 800c812:	f7fe fd59 	bl	800b2c8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800c816:	2100      	movs	r1, #0
 800c818:	4808      	ldr	r0, [pc, #32]	@ (800c83c <MX_USART2_UART_Init+0x90>)
 800c81a:	f7fd fa4a 	bl	8009cb2 <HAL_UARTEx_SetRxFifoThreshold>
 800c81e:	4603      	mov	r3, r0
 800c820:	2b00      	cmp	r3, #0
 800c822:	d001      	beq.n	800c828 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 800c824:	f7fe fd50 	bl	800b2c8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 800c828:	4804      	ldr	r0, [pc, #16]	@ (800c83c <MX_USART2_UART_Init+0x90>)
 800c82a:	f7fd f9cb 	bl	8009bc4 <HAL_UARTEx_DisableFifoMode>
 800c82e:	4603      	mov	r3, r0
 800c830:	2b00      	cmp	r3, #0
 800c832:	d001      	beq.n	800c838 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 800c834:	f7fe fd48 	bl	800b2c8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800c838:	bf00      	nop
 800c83a:	bd80      	pop	{r7, pc}
 800c83c:	240008e8 	.word	0x240008e8
 800c840:	40004400 	.word	0x40004400

0800c844 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800c844:	b580      	push	{r7, lr}
 800c846:	b0ba      	sub	sp, #232	@ 0xe8
 800c848:	af00      	add	r7, sp, #0
 800c84a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c84c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800c850:	2200      	movs	r2, #0
 800c852:	601a      	str	r2, [r3, #0]
 800c854:	605a      	str	r2, [r3, #4]
 800c856:	609a      	str	r2, [r3, #8]
 800c858:	60da      	str	r2, [r3, #12]
 800c85a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800c85c:	f107 0310 	add.w	r3, r7, #16
 800c860:	22c0      	movs	r2, #192	@ 0xc0
 800c862:	2100      	movs	r1, #0
 800c864:	4618      	mov	r0, r3
 800c866:	f000 ff8e 	bl	800d786 <memset>
  if(uartHandle->Instance==USART2)
 800c86a:	687b      	ldr	r3, [r7, #4]
 800c86c:	681b      	ldr	r3, [r3, #0]
 800c86e:	4a26      	ldr	r2, [pc, #152]	@ (800c908 <HAL_UART_MspInit+0xc4>)
 800c870:	4293      	cmp	r3, r2
 800c872:	d145      	bne.n	800c900 <HAL_UART_MspInit+0xbc>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800c874:	f04f 0202 	mov.w	r2, #2
 800c878:	f04f 0300 	mov.w	r3, #0
 800c87c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 800c880:	2300      	movs	r3, #0
 800c882:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800c886:	f107 0310 	add.w	r3, r7, #16
 800c88a:	4618      	mov	r0, r3
 800c88c:	f7f7 fc24 	bl	80040d8 <HAL_RCCEx_PeriphCLKConfig>
 800c890:	4603      	mov	r3, r0
 800c892:	2b00      	cmp	r3, #0
 800c894:	d001      	beq.n	800c89a <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 800c896:	f7fe fd17 	bl	800b2c8 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800c89a:	4b1c      	ldr	r3, [pc, #112]	@ (800c90c <HAL_UART_MspInit+0xc8>)
 800c89c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800c8a0:	4a1a      	ldr	r2, [pc, #104]	@ (800c90c <HAL_UART_MspInit+0xc8>)
 800c8a2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c8a6:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800c8aa:	4b18      	ldr	r3, [pc, #96]	@ (800c90c <HAL_UART_MspInit+0xc8>)
 800c8ac:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800c8b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c8b4:	60fb      	str	r3, [r7, #12]
 800c8b6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800c8b8:	4b14      	ldr	r3, [pc, #80]	@ (800c90c <HAL_UART_MspInit+0xc8>)
 800c8ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800c8be:	4a13      	ldr	r2, [pc, #76]	@ (800c90c <HAL_UART_MspInit+0xc8>)
 800c8c0:	f043 0301 	orr.w	r3, r3, #1
 800c8c4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800c8c8:	4b10      	ldr	r3, [pc, #64]	@ (800c90c <HAL_UART_MspInit+0xc8>)
 800c8ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800c8ce:	f003 0301 	and.w	r3, r3, #1
 800c8d2:	60bb      	str	r3, [r7, #8]
 800c8d4:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800c8d6:	230c      	movs	r3, #12
 800c8d8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c8dc:	2302      	movs	r3, #2
 800c8de:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c8e2:	2300      	movs	r3, #0
 800c8e4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800c8e8:	2300      	movs	r3, #0
 800c8ea:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800c8ee:	2307      	movs	r3, #7
 800c8f0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c8f4:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800c8f8:	4619      	mov	r1, r3
 800c8fa:	4805      	ldr	r0, [pc, #20]	@ (800c910 <HAL_UART_MspInit+0xcc>)
 800c8fc:	f7f5 fff4 	bl	80028e8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800c900:	bf00      	nop
 800c902:	37e8      	adds	r7, #232	@ 0xe8
 800c904:	46bd      	mov	sp, r7
 800c906:	bd80      	pop	{r7, pc}
 800c908:	40004400 	.word	0x40004400
 800c90c:	58024400 	.word	0x58024400
 800c910:	58020000 	.word	0x58020000

0800c914 <MX_USB_OTG_FS_HCD_Init>:
HCD_HandleTypeDef hhcd_USB_OTG_FS;

/* USB_OTG_FS init function */

void MX_USB_OTG_FS_HCD_Init(void)
{
 800c914:	b580      	push	{r7, lr}
 800c916:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800c918:	4b0d      	ldr	r3, [pc, #52]	@ (800c950 <MX_USB_OTG_FS_HCD_Init+0x3c>)
 800c91a:	4a0e      	ldr	r2, [pc, #56]	@ (800c954 <MX_USB_OTG_FS_HCD_Init+0x40>)
 800c91c:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 16;
 800c91e:	4b0c      	ldr	r3, [pc, #48]	@ (800c950 <MX_USB_OTG_FS_HCD_Init+0x3c>)
 800c920:	2210      	movs	r2, #16
 800c922:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800c924:	4b0a      	ldr	r3, [pc, #40]	@ (800c950 <MX_USB_OTG_FS_HCD_Init+0x3c>)
 800c926:	2201      	movs	r2, #1
 800c928:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800c92a:	4b09      	ldr	r3, [pc, #36]	@ (800c950 <MX_USB_OTG_FS_HCD_Init+0x3c>)
 800c92c:	2200      	movs	r2, #0
 800c92e:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800c930:	4b07      	ldr	r3, [pc, #28]	@ (800c950 <MX_USB_OTG_FS_HCD_Init+0x3c>)
 800c932:	2202      	movs	r2, #2
 800c934:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800c936:	4b06      	ldr	r3, [pc, #24]	@ (800c950 <MX_USB_OTG_FS_HCD_Init+0x3c>)
 800c938:	2200      	movs	r2, #0
 800c93a:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800c93c:	4804      	ldr	r0, [pc, #16]	@ (800c950 <MX_USB_OTG_FS_HCD_Init+0x3c>)
 800c93e:	f7f6 f99c 	bl	8002c7a <HAL_HCD_Init>
 800c942:	4603      	mov	r3, r0
 800c944:	2b00      	cmp	r3, #0
 800c946:	d001      	beq.n	800c94c <MX_USB_OTG_FS_HCD_Init+0x38>
  {
    Error_Handler();
 800c948:	f7fe fcbe 	bl	800b2c8 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 800c94c:	bf00      	nop
 800c94e:	bd80      	pop	{r7, pc}
 800c950:	2400097c 	.word	0x2400097c
 800c954:	40080000 	.word	0x40080000

0800c958 <HAL_HCD_MspInit>:

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800c958:	b580      	push	{r7, lr}
 800c95a:	b0ba      	sub	sp, #232	@ 0xe8
 800c95c:	af00      	add	r7, sp, #0
 800c95e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c960:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800c964:	2200      	movs	r2, #0
 800c966:	601a      	str	r2, [r3, #0]
 800c968:	605a      	str	r2, [r3, #4]
 800c96a:	609a      	str	r2, [r3, #8]
 800c96c:	60da      	str	r2, [r3, #12]
 800c96e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800c970:	f107 0310 	add.w	r3, r7, #16
 800c974:	22c0      	movs	r2, #192	@ 0xc0
 800c976:	2100      	movs	r1, #0
 800c978:	4618      	mov	r0, r3
 800c97a:	f000 ff04 	bl	800d786 <memset>
  if(hcdHandle->Instance==USB_OTG_FS)
 800c97e:	687b      	ldr	r3, [r7, #4]
 800c980:	681b      	ldr	r3, [r3, #0]
 800c982:	4a28      	ldr	r2, [pc, #160]	@ (800ca24 <HAL_HCD_MspInit+0xcc>)
 800c984:	4293      	cmp	r3, r2
 800c986:	d149      	bne.n	800ca1c <HAL_HCD_MspInit+0xc4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800c988:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800c98c:	f04f 0300 	mov.w	r3, #0
 800c990:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 800c994:	f44f 1340 	mov.w	r3, #3145728	@ 0x300000
 800c998:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800c99c:	f107 0310 	add.w	r3, r7, #16
 800c9a0:	4618      	mov	r0, r3
 800c9a2:	f7f7 fb99 	bl	80040d8 <HAL_RCCEx_PeriphCLKConfig>
 800c9a6:	4603      	mov	r3, r0
 800c9a8:	2b00      	cmp	r3, #0
 800c9aa:	d001      	beq.n	800c9b0 <HAL_HCD_MspInit+0x58>
    {
      Error_Handler();
 800c9ac:	f7fe fc8c 	bl	800b2c8 <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 800c9b0:	f7f6 fb9c 	bl	80030ec <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800c9b4:	4b1c      	ldr	r3, [pc, #112]	@ (800ca28 <HAL_HCD_MspInit+0xd0>)
 800c9b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800c9ba:	4a1b      	ldr	r2, [pc, #108]	@ (800ca28 <HAL_HCD_MspInit+0xd0>)
 800c9bc:	f043 0301 	orr.w	r3, r3, #1
 800c9c0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800c9c4:	4b18      	ldr	r3, [pc, #96]	@ (800ca28 <HAL_HCD_MspInit+0xd0>)
 800c9c6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800c9ca:	f003 0301 	and.w	r3, r3, #1
 800c9ce:	60fb      	str	r3, [r7, #12]
 800c9d0:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800c9d2:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800c9d6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c9da:	2302      	movs	r3, #2
 800c9dc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c9e0:	2300      	movs	r3, #0
 800c9e2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800c9e6:	2300      	movs	r3, #0
 800c9e8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 800c9ec:	230a      	movs	r3, #10
 800c9ee:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c9f2:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800c9f6:	4619      	mov	r1, r3
 800c9f8:	480c      	ldr	r0, [pc, #48]	@ (800ca2c <HAL_HCD_MspInit+0xd4>)
 800c9fa:	f7f5 ff75 	bl	80028e8 <HAL_GPIO_Init>

    /* USB_OTG_FS clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800c9fe:	4b0a      	ldr	r3, [pc, #40]	@ (800ca28 <HAL_HCD_MspInit+0xd0>)
 800ca00:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800ca04:	4a08      	ldr	r2, [pc, #32]	@ (800ca28 <HAL_HCD_MspInit+0xd0>)
 800ca06:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800ca0a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800ca0e:	4b06      	ldr	r3, [pc, #24]	@ (800ca28 <HAL_HCD_MspInit+0xd0>)
 800ca10:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800ca14:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ca18:	60bb      	str	r3, [r7, #8]
 800ca1a:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800ca1c:	bf00      	nop
 800ca1e:	37e8      	adds	r7, #232	@ 0xe8
 800ca20:	46bd      	mov	sp, r7
 800ca22:	bd80      	pop	{r7, pc}
 800ca24:	40080000 	.word	0x40080000
 800ca28:	58024400 	.word	0x58024400
 800ca2c:	58020000 	.word	0x58020000

0800ca30 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 800ca30:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800ca68 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 800ca34:	f7ff f962 	bl	800bcfc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800ca38:	480c      	ldr	r0, [pc, #48]	@ (800ca6c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800ca3a:	490d      	ldr	r1, [pc, #52]	@ (800ca70 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800ca3c:	4a0d      	ldr	r2, [pc, #52]	@ (800ca74 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800ca3e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800ca40:	e002      	b.n	800ca48 <LoopCopyDataInit>

0800ca42 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800ca42:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800ca44:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800ca46:	3304      	adds	r3, #4

0800ca48 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800ca48:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800ca4a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800ca4c:	d3f9      	bcc.n	800ca42 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800ca4e:	4a0a      	ldr	r2, [pc, #40]	@ (800ca78 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800ca50:	4c0a      	ldr	r4, [pc, #40]	@ (800ca7c <LoopFillZerobss+0x22>)
  movs r3, #0
 800ca52:	2300      	movs	r3, #0
  b LoopFillZerobss
 800ca54:	e001      	b.n	800ca5a <LoopFillZerobss>

0800ca56 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800ca56:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800ca58:	3204      	adds	r2, #4

0800ca5a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800ca5a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800ca5c:	d3fb      	bcc.n	800ca56 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800ca5e:	f000 fefb 	bl	800d858 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800ca62:	f7fe faeb 	bl	800b03c <main>
  bx  lr
 800ca66:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800ca68:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 800ca6c:	24000000 	.word	0x24000000
  ldr r1, =_edata
 800ca70:	240001d8 	.word	0x240001d8
  ldr r2, =_sidata
 800ca74:	0800fd64 	.word	0x0800fd64
  ldr r2, =_sbss
 800ca78:	240001d8 	.word	0x240001d8
  ldr r4, =_ebss
 800ca7c:	24000eb8 	.word	0x24000eb8

0800ca80 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800ca80:	e7fe      	b.n	800ca80 <ADC3_IRQHandler>

0800ca82 <Drive_LPTIM5_IRQ>:
	// =================================================================
}

// ★★★ 핵심: 주행 제어 인터럽트 (Control Loop) ★★★
// LPTIM5 인터럽트 CUBEMX설정필요
void Drive_LPTIM5_IRQ() {
 800ca82:	b480      	push	{r7}
 800ca84:	af00      	add	r7, sp, #0
	// 가/감속 프로파일 처리:
	//    - 현재 속도 < 목표 속도: 가속도(accel) 만큼 증가
	//    - 현재 속도 > 목표 속도: 감속도(decel) 만큼 감소
	//
	// =================================================================
}
 800ca86:	bf00      	nop
 800ca88:	46bd      	mov	sp, r7
 800ca8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca8e:	4770      	bx	lr

0800ca90 <Motor_LPTIM4_IRQ>:
}


// ★★★ 핵심 제어 루프 (Interrupt Service Routine) ★★★
// CONTROL_PERIOD(예: 0.5ms) 마다 실행됨
void Motor_LPTIM4_IRQ() {
 800ca90:	b480      	push	{r7}
 800ca92:	af00      	add	r7, sp, #0
	// 2. 전압의 부호(+/-)에 따라 방향 핀(PH Pin) High/Low 제어
	// 3. 전압의 크기(절대값)를 PWM Duty(0 ~ ARR)로 변환하여 타이머에 설정
	//    수식: Duty = (Voltage / Battery_Voltage) * Timer_Period
	// ============================================================

}
 800ca94:	bf00      	nop
 800ca96:	46bd      	mov	sp, r7
 800ca98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca9c:	4770      	bx	lr
	...

0800caa0 <Battery_ADC_Read>:
		0x000F, 0x000F //
		};



__STATIC_INLINE uint32_t Battery_ADC_Read() {
 800caa0:	b580      	push	{r7, lr}
 800caa2:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800caa4:	b672      	cpsid	i
}
 800caa6:	bf00      	nop

	static uint32_t adcValue = 0;
	__disable_irq();
	HAL_ADC_Start(&hadc2);
 800caa8:	480c      	ldr	r0, [pc, #48]	@ (800cadc <Battery_ADC_Read+0x3c>)
 800caaa:	f7f4 fcef 	bl	800148c <HAL_ADC_Start>

	if (HAL_ADC_PollForConversion(&hadc2, HAL_MAX_DELAY) == HAL_OK) {
 800caae:	f04f 31ff 	mov.w	r1, #4294967295
 800cab2:	480a      	ldr	r0, [pc, #40]	@ (800cadc <Battery_ADC_Read+0x3c>)
 800cab4:	f7f4 fde8 	bl	8001688 <HAL_ADC_PollForConversion>
 800cab8:	4603      	mov	r3, r0
 800caba:	2b00      	cmp	r3, #0
 800cabc:	d105      	bne.n	800caca <Battery_ADC_Read+0x2a>
		adcValue = HAL_ADC_GetValue(&hadc2);
 800cabe:	4807      	ldr	r0, [pc, #28]	@ (800cadc <Battery_ADC_Read+0x3c>)
 800cac0:	f7f4 fed6 	bl	8001870 <HAL_ADC_GetValue>
 800cac4:	4603      	mov	r3, r0
 800cac6:	4a06      	ldr	r2, [pc, #24]	@ (800cae0 <Battery_ADC_Read+0x40>)
 800cac8:	6013      	str	r3, [r2, #0]

	}

	HAL_ADC_Stop(&hadc2);
 800caca:	4804      	ldr	r0, [pc, #16]	@ (800cadc <Battery_ADC_Read+0x3c>)
 800cacc:	f7f4 fda8 	bl	8001620 <HAL_ADC_Stop>
  __ASM volatile ("cpsie i" : : : "memory");
 800cad0:	b662      	cpsie	i
}
 800cad2:	bf00      	nop
	__enable_irq();
	return adcValue;
 800cad4:	4b02      	ldr	r3, [pc, #8]	@ (800cae0 <Battery_ADC_Read+0x40>)
 800cad6:	681b      	ldr	r3, [r3, #0]
}
 800cad8:	4618      	mov	r0, r3
 800cada:	bd80      	pop	{r7, pc}
 800cadc:	2400025c 	.word	0x2400025c
 800cae0:	24000d64 	.word	0x24000d64

0800cae4 <Battery_LPTIM3_IRQ>:




void Battery_LPTIM3_IRQ() {
 800cae4:	b580      	push	{r7, lr}
 800cae6:	af00      	add	r7, sp, #0
	battery_adc_raw = Battery_ADC_Read();
 800cae8:	f7ff ffda 	bl	800caa0 <Battery_ADC_Read>
 800caec:	4603      	mov	r3, r0
 800caee:	4a0e      	ldr	r2, [pc, #56]	@ (800cb28 <Battery_LPTIM3_IRQ+0x44>)
 800caf0:	6013      	str	r3, [r2, #0]
    // 수식: (ADC / Max) * Ref * Slope + Offset
    batteryVolt = (((float)battery_adc_raw) / ADC_RESOLUTION_MAX) * ADC_REF_VOLTAGE * BATTERY_CALIB_SLOPE + BATTERY_CALIB_OFFSET;
 800caf2:	4b0d      	ldr	r3, [pc, #52]	@ (800cb28 <Battery_LPTIM3_IRQ+0x44>)
 800caf4:	681b      	ldr	r3, [r3, #0]
 800caf6:	ee07 3a90 	vmov	s15, r3
 800cafa:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800cafe:	eddf 6a0b 	vldr	s13, [pc, #44]	@ 800cb2c <Battery_LPTIM3_IRQ+0x48>
 800cb02:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800cb06:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 800cb30 <Battery_LPTIM3_IRQ+0x4c>
 800cb0a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800cb0e:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 800cb34 <Battery_LPTIM3_IRQ+0x50>
 800cb12:	ee67 7a87 	vmul.f32	s15, s15, s14
 800cb16:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 800cb38 <Battery_LPTIM3_IRQ+0x54>
 800cb1a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800cb1e:	4b07      	ldr	r3, [pc, #28]	@ (800cb3c <Battery_LPTIM3_IRQ+0x58>)
 800cb20:	edc3 7a00 	vstr	s15, [r3]
}
 800cb24:	bf00      	nop
 800cb26:	bd80      	pop	{r7, pc}
 800cb28:	24000d60 	.word	0x24000d60
 800cb2c:	477fff00 	.word	0x477fff00
 800cb30:	40533333 	.word	0x40533333
 800cb34:	4130f5c3 	.word	0x4130f5c3
 800cb38:	4013c6a8 	.word	0x4013c6a8
 800cb3c:	24000d5c 	.word	0x24000d5c

0800cb40 <TIM6_Sensor_IRQ>:

}



void TIM6_Sensor_IRQ() {
 800cb40:	b580      	push	{r7, lr}
 800cb42:	b086      	sub	sp, #24
 800cb44:	af00      	add	r7, sp, #0
    static uint8_t i = 0;
    uint32_t rawValue = 0;
 800cb46:	2300      	movs	r3, #0
 800cb48:	613b      	str	r3, [r7, #16]

    // 1. 하드웨어 MUX 제어 (생략 없이 제공)
    HAL_ADC_Start(&hadc1);
 800cb4a:	4815      	ldr	r0, [pc, #84]	@ (800cba0 <TIM6_Sensor_IRQ+0x60>)
 800cb4c:	f7f4 fc9e 	bl	800148c <HAL_ADC_Start>

    // ============================================================
    // [TODO 1] 노이즈 제거 (Median Filter)
    // - ADC를 3회 측정하여 중간값 추출
    // ============================================================
    if (HAL_ADC_PollForConversion(&hadc1, 1) == HAL_OK) {
 800cb50:	2101      	movs	r1, #1
 800cb52:	4813      	ldr	r0, [pc, #76]	@ (800cba0 <TIM6_Sensor_IRQ+0x60>)
 800cb54:	f7f4 fd98 	bl	8001688 <HAL_ADC_PollForConversion>
 800cb58:	4603      	mov	r3, r0
 800cb5a:	2b00      	cmp	r3, #0
 800cb5c:	d103      	bne.n	800cb66 <TIM6_Sensor_IRQ+0x26>
        rawValue = HAL_ADC_GetValue(&hadc1); // 현재는 1회만 읽음 -> 3회로 변경 필요
 800cb5e:	4810      	ldr	r0, [pc, #64]	@ (800cba0 <TIM6_Sensor_IRQ+0x60>)
 800cb60:	f7f4 fe86 	bl	8001870 <HAL_ADC_GetValue>
 800cb64:	6138      	str	r0, [r7, #16]
    }

    HAL_ADC_Stop(&hadc1);
 800cb66:	480e      	ldr	r0, [pc, #56]	@ (800cba0 <TIM6_Sensor_IRQ+0x60>)
 800cb68:	f7f4 fd5a 	bl	8001620 <HAL_ADC_Stop>
    // - 보정된 Min(Black)/Max(White) 값 활용
    // ============================================================


    // 3. 탐색 완료 시 위치 계산 (가장 중요한 부분)
    if (i == 15) {
 800cb6c:	4b0d      	ldr	r3, [pc, #52]	@ (800cba4 <TIM6_Sensor_IRQ+0x64>)
 800cb6e:	781b      	ldrb	r3, [r3, #0]
 800cb70:	2b0f      	cmp	r3, #15
 800cb72:	d111      	bne.n	800cb98 <TIM6_Sensor_IRQ+0x58>
        int32_t weightedSum = 0;
 800cb74:	2300      	movs	r3, #0
 800cb76:	60fb      	str	r3, [r7, #12]
        int32_t sumOfSensorValues = 0;
 800cb78:	2300      	movs	r3, #0
 800cb7a:	60bb      	str	r3, [r7, #8]

        int startIdx = 0;
 800cb7c:	2300      	movs	r3, #0
 800cb7e:	607b      	str	r3, [r7, #4]
        int endIdx = 15;
 800cb80:	230f      	movs	r3, #15
 800cb82:	603b      	str	r3, [r7, #0]
        // ============================================================
        // [TODO 4] 가중 평균 계산 (Weighted Average)
        // 과제: 위에서 구한 startIdx ~ endIdx 범위 내의 센서값만 사용하여 위치를 계산하세요.
        // 수식: Position = Sum(Val * Pos_Weight) / Sum(Val)
        // ============================================================
        for (int k = startIdx; k <= endIdx; k++) {
 800cb84:	687b      	ldr	r3, [r7, #4]
 800cb86:	617b      	str	r3, [r7, #20]
 800cb88:	e002      	b.n	800cb90 <TIM6_Sensor_IRQ+0x50>
 800cb8a:	697b      	ldr	r3, [r7, #20]
 800cb8c:	3301      	adds	r3, #1
 800cb8e:	617b      	str	r3, [r7, #20]
 800cb90:	697a      	ldr	r2, [r7, #20]
 800cb92:	683b      	ldr	r3, [r7, #0]
 800cb94:	429a      	cmp	r2, r3
 800cb96:	ddf8      	ble.n	800cb8a <TIM6_Sensor_IRQ+0x4a>


    }


}
 800cb98:	bf00      	nop
 800cb9a:	3718      	adds	r7, #24
 800cb9c:	46bd      	mov	sp, r7
 800cb9e:	bd80      	pop	{r7, pc}
 800cba0:	240001f8 	.word	0x240001f8
 800cba4:	24000d68 	.word	0x24000d68

0800cba8 <malloc>:
 800cba8:	4b02      	ldr	r3, [pc, #8]	@ (800cbb4 <malloc+0xc>)
 800cbaa:	4601      	mov	r1, r0
 800cbac:	6818      	ldr	r0, [r3, #0]
 800cbae:	f000 b825 	b.w	800cbfc <_malloc_r>
 800cbb2:	bf00      	nop
 800cbb4:	2400001c 	.word	0x2400001c

0800cbb8 <sbrk_aligned>:
 800cbb8:	b570      	push	{r4, r5, r6, lr}
 800cbba:	4e0f      	ldr	r6, [pc, #60]	@ (800cbf8 <sbrk_aligned+0x40>)
 800cbbc:	460c      	mov	r4, r1
 800cbbe:	6831      	ldr	r1, [r6, #0]
 800cbc0:	4605      	mov	r5, r0
 800cbc2:	b911      	cbnz	r1, 800cbca <sbrk_aligned+0x12>
 800cbc4:	f000 fe20 	bl	800d808 <_sbrk_r>
 800cbc8:	6030      	str	r0, [r6, #0]
 800cbca:	4621      	mov	r1, r4
 800cbcc:	4628      	mov	r0, r5
 800cbce:	f000 fe1b 	bl	800d808 <_sbrk_r>
 800cbd2:	1c43      	adds	r3, r0, #1
 800cbd4:	d103      	bne.n	800cbde <sbrk_aligned+0x26>
 800cbd6:	f04f 34ff 	mov.w	r4, #4294967295
 800cbda:	4620      	mov	r0, r4
 800cbdc:	bd70      	pop	{r4, r5, r6, pc}
 800cbde:	1cc4      	adds	r4, r0, #3
 800cbe0:	f024 0403 	bic.w	r4, r4, #3
 800cbe4:	42a0      	cmp	r0, r4
 800cbe6:	d0f8      	beq.n	800cbda <sbrk_aligned+0x22>
 800cbe8:	1a21      	subs	r1, r4, r0
 800cbea:	4628      	mov	r0, r5
 800cbec:	f000 fe0c 	bl	800d808 <_sbrk_r>
 800cbf0:	3001      	adds	r0, #1
 800cbf2:	d1f2      	bne.n	800cbda <sbrk_aligned+0x22>
 800cbf4:	e7ef      	b.n	800cbd6 <sbrk_aligned+0x1e>
 800cbf6:	bf00      	nop
 800cbf8:	24000d6c 	.word	0x24000d6c

0800cbfc <_malloc_r>:
 800cbfc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cc00:	1ccd      	adds	r5, r1, #3
 800cc02:	f025 0503 	bic.w	r5, r5, #3
 800cc06:	3508      	adds	r5, #8
 800cc08:	2d0c      	cmp	r5, #12
 800cc0a:	bf38      	it	cc
 800cc0c:	250c      	movcc	r5, #12
 800cc0e:	2d00      	cmp	r5, #0
 800cc10:	4606      	mov	r6, r0
 800cc12:	db01      	blt.n	800cc18 <_malloc_r+0x1c>
 800cc14:	42a9      	cmp	r1, r5
 800cc16:	d904      	bls.n	800cc22 <_malloc_r+0x26>
 800cc18:	230c      	movs	r3, #12
 800cc1a:	6033      	str	r3, [r6, #0]
 800cc1c:	2000      	movs	r0, #0
 800cc1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cc22:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800ccf8 <_malloc_r+0xfc>
 800cc26:	f000 f869 	bl	800ccfc <__malloc_lock>
 800cc2a:	f8d8 3000 	ldr.w	r3, [r8]
 800cc2e:	461c      	mov	r4, r3
 800cc30:	bb44      	cbnz	r4, 800cc84 <_malloc_r+0x88>
 800cc32:	4629      	mov	r1, r5
 800cc34:	4630      	mov	r0, r6
 800cc36:	f7ff ffbf 	bl	800cbb8 <sbrk_aligned>
 800cc3a:	1c43      	adds	r3, r0, #1
 800cc3c:	4604      	mov	r4, r0
 800cc3e:	d158      	bne.n	800ccf2 <_malloc_r+0xf6>
 800cc40:	f8d8 4000 	ldr.w	r4, [r8]
 800cc44:	4627      	mov	r7, r4
 800cc46:	2f00      	cmp	r7, #0
 800cc48:	d143      	bne.n	800ccd2 <_malloc_r+0xd6>
 800cc4a:	2c00      	cmp	r4, #0
 800cc4c:	d04b      	beq.n	800cce6 <_malloc_r+0xea>
 800cc4e:	6823      	ldr	r3, [r4, #0]
 800cc50:	4639      	mov	r1, r7
 800cc52:	4630      	mov	r0, r6
 800cc54:	eb04 0903 	add.w	r9, r4, r3
 800cc58:	f000 fdd6 	bl	800d808 <_sbrk_r>
 800cc5c:	4581      	cmp	r9, r0
 800cc5e:	d142      	bne.n	800cce6 <_malloc_r+0xea>
 800cc60:	6821      	ldr	r1, [r4, #0]
 800cc62:	1a6d      	subs	r5, r5, r1
 800cc64:	4629      	mov	r1, r5
 800cc66:	4630      	mov	r0, r6
 800cc68:	f7ff ffa6 	bl	800cbb8 <sbrk_aligned>
 800cc6c:	3001      	adds	r0, #1
 800cc6e:	d03a      	beq.n	800cce6 <_malloc_r+0xea>
 800cc70:	6823      	ldr	r3, [r4, #0]
 800cc72:	442b      	add	r3, r5
 800cc74:	6023      	str	r3, [r4, #0]
 800cc76:	f8d8 3000 	ldr.w	r3, [r8]
 800cc7a:	685a      	ldr	r2, [r3, #4]
 800cc7c:	bb62      	cbnz	r2, 800ccd8 <_malloc_r+0xdc>
 800cc7e:	f8c8 7000 	str.w	r7, [r8]
 800cc82:	e00f      	b.n	800cca4 <_malloc_r+0xa8>
 800cc84:	6822      	ldr	r2, [r4, #0]
 800cc86:	1b52      	subs	r2, r2, r5
 800cc88:	d420      	bmi.n	800cccc <_malloc_r+0xd0>
 800cc8a:	2a0b      	cmp	r2, #11
 800cc8c:	d917      	bls.n	800ccbe <_malloc_r+0xc2>
 800cc8e:	1961      	adds	r1, r4, r5
 800cc90:	42a3      	cmp	r3, r4
 800cc92:	6025      	str	r5, [r4, #0]
 800cc94:	bf18      	it	ne
 800cc96:	6059      	strne	r1, [r3, #4]
 800cc98:	6863      	ldr	r3, [r4, #4]
 800cc9a:	bf08      	it	eq
 800cc9c:	f8c8 1000 	streq.w	r1, [r8]
 800cca0:	5162      	str	r2, [r4, r5]
 800cca2:	604b      	str	r3, [r1, #4]
 800cca4:	4630      	mov	r0, r6
 800cca6:	f000 f82f 	bl	800cd08 <__malloc_unlock>
 800ccaa:	f104 000b 	add.w	r0, r4, #11
 800ccae:	1d23      	adds	r3, r4, #4
 800ccb0:	f020 0007 	bic.w	r0, r0, #7
 800ccb4:	1ac2      	subs	r2, r0, r3
 800ccb6:	bf1c      	itt	ne
 800ccb8:	1a1b      	subne	r3, r3, r0
 800ccba:	50a3      	strne	r3, [r4, r2]
 800ccbc:	e7af      	b.n	800cc1e <_malloc_r+0x22>
 800ccbe:	6862      	ldr	r2, [r4, #4]
 800ccc0:	42a3      	cmp	r3, r4
 800ccc2:	bf0c      	ite	eq
 800ccc4:	f8c8 2000 	streq.w	r2, [r8]
 800ccc8:	605a      	strne	r2, [r3, #4]
 800ccca:	e7eb      	b.n	800cca4 <_malloc_r+0xa8>
 800cccc:	4623      	mov	r3, r4
 800ccce:	6864      	ldr	r4, [r4, #4]
 800ccd0:	e7ae      	b.n	800cc30 <_malloc_r+0x34>
 800ccd2:	463c      	mov	r4, r7
 800ccd4:	687f      	ldr	r7, [r7, #4]
 800ccd6:	e7b6      	b.n	800cc46 <_malloc_r+0x4a>
 800ccd8:	461a      	mov	r2, r3
 800ccda:	685b      	ldr	r3, [r3, #4]
 800ccdc:	42a3      	cmp	r3, r4
 800ccde:	d1fb      	bne.n	800ccd8 <_malloc_r+0xdc>
 800cce0:	2300      	movs	r3, #0
 800cce2:	6053      	str	r3, [r2, #4]
 800cce4:	e7de      	b.n	800cca4 <_malloc_r+0xa8>
 800cce6:	230c      	movs	r3, #12
 800cce8:	6033      	str	r3, [r6, #0]
 800ccea:	4630      	mov	r0, r6
 800ccec:	f000 f80c 	bl	800cd08 <__malloc_unlock>
 800ccf0:	e794      	b.n	800cc1c <_malloc_r+0x20>
 800ccf2:	6005      	str	r5, [r0, #0]
 800ccf4:	e7d6      	b.n	800cca4 <_malloc_r+0xa8>
 800ccf6:	bf00      	nop
 800ccf8:	24000d70 	.word	0x24000d70

0800ccfc <__malloc_lock>:
 800ccfc:	4801      	ldr	r0, [pc, #4]	@ (800cd04 <__malloc_lock+0x8>)
 800ccfe:	f000 bdd0 	b.w	800d8a2 <__retarget_lock_acquire_recursive>
 800cd02:	bf00      	nop
 800cd04:	24000eb4 	.word	0x24000eb4

0800cd08 <__malloc_unlock>:
 800cd08:	4801      	ldr	r0, [pc, #4]	@ (800cd10 <__malloc_unlock+0x8>)
 800cd0a:	f000 bdcb 	b.w	800d8a4 <__retarget_lock_release_recursive>
 800cd0e:	bf00      	nop
 800cd10:	24000eb4 	.word	0x24000eb4

0800cd14 <__cvt>:
 800cd14:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cd16:	ed2d 8b02 	vpush	{d8}
 800cd1a:	eeb0 8b40 	vmov.f64	d8, d0
 800cd1e:	b085      	sub	sp, #20
 800cd20:	4617      	mov	r7, r2
 800cd22:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 800cd24:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800cd26:	ee18 2a90 	vmov	r2, s17
 800cd2a:	f025 0520 	bic.w	r5, r5, #32
 800cd2e:	2a00      	cmp	r2, #0
 800cd30:	bfb6      	itet	lt
 800cd32:	222d      	movlt	r2, #45	@ 0x2d
 800cd34:	2200      	movge	r2, #0
 800cd36:	eeb1 8b40 	vneglt.f64	d8, d0
 800cd3a:	2d46      	cmp	r5, #70	@ 0x46
 800cd3c:	460c      	mov	r4, r1
 800cd3e:	701a      	strb	r2, [r3, #0]
 800cd40:	d004      	beq.n	800cd4c <__cvt+0x38>
 800cd42:	2d45      	cmp	r5, #69	@ 0x45
 800cd44:	d100      	bne.n	800cd48 <__cvt+0x34>
 800cd46:	3401      	adds	r4, #1
 800cd48:	2102      	movs	r1, #2
 800cd4a:	e000      	b.n	800cd4e <__cvt+0x3a>
 800cd4c:	2103      	movs	r1, #3
 800cd4e:	ab03      	add	r3, sp, #12
 800cd50:	9301      	str	r3, [sp, #4]
 800cd52:	ab02      	add	r3, sp, #8
 800cd54:	9300      	str	r3, [sp, #0]
 800cd56:	4622      	mov	r2, r4
 800cd58:	4633      	mov	r3, r6
 800cd5a:	eeb0 0b48 	vmov.f64	d0, d8
 800cd5e:	f000 fe3b 	bl	800d9d8 <_dtoa_r>
 800cd62:	2d47      	cmp	r5, #71	@ 0x47
 800cd64:	d114      	bne.n	800cd90 <__cvt+0x7c>
 800cd66:	07fb      	lsls	r3, r7, #31
 800cd68:	d50a      	bpl.n	800cd80 <__cvt+0x6c>
 800cd6a:	1902      	adds	r2, r0, r4
 800cd6c:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800cd70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cd74:	bf08      	it	eq
 800cd76:	9203      	streq	r2, [sp, #12]
 800cd78:	2130      	movs	r1, #48	@ 0x30
 800cd7a:	9b03      	ldr	r3, [sp, #12]
 800cd7c:	4293      	cmp	r3, r2
 800cd7e:	d319      	bcc.n	800cdb4 <__cvt+0xa0>
 800cd80:	9b03      	ldr	r3, [sp, #12]
 800cd82:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800cd84:	1a1b      	subs	r3, r3, r0
 800cd86:	6013      	str	r3, [r2, #0]
 800cd88:	b005      	add	sp, #20
 800cd8a:	ecbd 8b02 	vpop	{d8}
 800cd8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cd90:	2d46      	cmp	r5, #70	@ 0x46
 800cd92:	eb00 0204 	add.w	r2, r0, r4
 800cd96:	d1e9      	bne.n	800cd6c <__cvt+0x58>
 800cd98:	7803      	ldrb	r3, [r0, #0]
 800cd9a:	2b30      	cmp	r3, #48	@ 0x30
 800cd9c:	d107      	bne.n	800cdae <__cvt+0x9a>
 800cd9e:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800cda2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cda6:	bf1c      	itt	ne
 800cda8:	f1c4 0401 	rsbne	r4, r4, #1
 800cdac:	6034      	strne	r4, [r6, #0]
 800cdae:	6833      	ldr	r3, [r6, #0]
 800cdb0:	441a      	add	r2, r3
 800cdb2:	e7db      	b.n	800cd6c <__cvt+0x58>
 800cdb4:	1c5c      	adds	r4, r3, #1
 800cdb6:	9403      	str	r4, [sp, #12]
 800cdb8:	7019      	strb	r1, [r3, #0]
 800cdba:	e7de      	b.n	800cd7a <__cvt+0x66>

0800cdbc <__exponent>:
 800cdbc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cdbe:	2900      	cmp	r1, #0
 800cdc0:	bfba      	itte	lt
 800cdc2:	4249      	neglt	r1, r1
 800cdc4:	232d      	movlt	r3, #45	@ 0x2d
 800cdc6:	232b      	movge	r3, #43	@ 0x2b
 800cdc8:	2909      	cmp	r1, #9
 800cdca:	7002      	strb	r2, [r0, #0]
 800cdcc:	7043      	strb	r3, [r0, #1]
 800cdce:	dd29      	ble.n	800ce24 <__exponent+0x68>
 800cdd0:	f10d 0307 	add.w	r3, sp, #7
 800cdd4:	461d      	mov	r5, r3
 800cdd6:	270a      	movs	r7, #10
 800cdd8:	461a      	mov	r2, r3
 800cdda:	fbb1 f6f7 	udiv	r6, r1, r7
 800cdde:	fb07 1416 	mls	r4, r7, r6, r1
 800cde2:	3430      	adds	r4, #48	@ 0x30
 800cde4:	f802 4c01 	strb.w	r4, [r2, #-1]
 800cde8:	460c      	mov	r4, r1
 800cdea:	2c63      	cmp	r4, #99	@ 0x63
 800cdec:	f103 33ff 	add.w	r3, r3, #4294967295
 800cdf0:	4631      	mov	r1, r6
 800cdf2:	dcf1      	bgt.n	800cdd8 <__exponent+0x1c>
 800cdf4:	3130      	adds	r1, #48	@ 0x30
 800cdf6:	1e94      	subs	r4, r2, #2
 800cdf8:	f803 1c01 	strb.w	r1, [r3, #-1]
 800cdfc:	1c41      	adds	r1, r0, #1
 800cdfe:	4623      	mov	r3, r4
 800ce00:	42ab      	cmp	r3, r5
 800ce02:	d30a      	bcc.n	800ce1a <__exponent+0x5e>
 800ce04:	f10d 0309 	add.w	r3, sp, #9
 800ce08:	1a9b      	subs	r3, r3, r2
 800ce0a:	42ac      	cmp	r4, r5
 800ce0c:	bf88      	it	hi
 800ce0e:	2300      	movhi	r3, #0
 800ce10:	3302      	adds	r3, #2
 800ce12:	4403      	add	r3, r0
 800ce14:	1a18      	subs	r0, r3, r0
 800ce16:	b003      	add	sp, #12
 800ce18:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ce1a:	f813 6b01 	ldrb.w	r6, [r3], #1
 800ce1e:	f801 6f01 	strb.w	r6, [r1, #1]!
 800ce22:	e7ed      	b.n	800ce00 <__exponent+0x44>
 800ce24:	2330      	movs	r3, #48	@ 0x30
 800ce26:	3130      	adds	r1, #48	@ 0x30
 800ce28:	7083      	strb	r3, [r0, #2]
 800ce2a:	70c1      	strb	r1, [r0, #3]
 800ce2c:	1d03      	adds	r3, r0, #4
 800ce2e:	e7f1      	b.n	800ce14 <__exponent+0x58>

0800ce30 <_printf_float>:
 800ce30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce34:	b08d      	sub	sp, #52	@ 0x34
 800ce36:	460c      	mov	r4, r1
 800ce38:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800ce3c:	4616      	mov	r6, r2
 800ce3e:	461f      	mov	r7, r3
 800ce40:	4605      	mov	r5, r0
 800ce42:	f000 fca9 	bl	800d798 <_localeconv_r>
 800ce46:	f8d0 b000 	ldr.w	fp, [r0]
 800ce4a:	4658      	mov	r0, fp
 800ce4c:	f7f3 fa98 	bl	8000380 <strlen>
 800ce50:	2300      	movs	r3, #0
 800ce52:	930a      	str	r3, [sp, #40]	@ 0x28
 800ce54:	f8d8 3000 	ldr.w	r3, [r8]
 800ce58:	f894 9018 	ldrb.w	r9, [r4, #24]
 800ce5c:	6822      	ldr	r2, [r4, #0]
 800ce5e:	9005      	str	r0, [sp, #20]
 800ce60:	3307      	adds	r3, #7
 800ce62:	f023 0307 	bic.w	r3, r3, #7
 800ce66:	f103 0108 	add.w	r1, r3, #8
 800ce6a:	f8c8 1000 	str.w	r1, [r8]
 800ce6e:	ed93 0b00 	vldr	d0, [r3]
 800ce72:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 800d0d0 <_printf_float+0x2a0>
 800ce76:	eeb0 7bc0 	vabs.f64	d7, d0
 800ce7a:	eeb4 7b46 	vcmp.f64	d7, d6
 800ce7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ce82:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 800ce86:	dd24      	ble.n	800ced2 <_printf_float+0xa2>
 800ce88:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800ce8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ce90:	d502      	bpl.n	800ce98 <_printf_float+0x68>
 800ce92:	232d      	movs	r3, #45	@ 0x2d
 800ce94:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ce98:	498f      	ldr	r1, [pc, #572]	@ (800d0d8 <_printf_float+0x2a8>)
 800ce9a:	4b90      	ldr	r3, [pc, #576]	@ (800d0dc <_printf_float+0x2ac>)
 800ce9c:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 800cea0:	bf8c      	ite	hi
 800cea2:	4688      	movhi	r8, r1
 800cea4:	4698      	movls	r8, r3
 800cea6:	f022 0204 	bic.w	r2, r2, #4
 800ceaa:	2303      	movs	r3, #3
 800ceac:	6123      	str	r3, [r4, #16]
 800ceae:	6022      	str	r2, [r4, #0]
 800ceb0:	f04f 0a00 	mov.w	sl, #0
 800ceb4:	9700      	str	r7, [sp, #0]
 800ceb6:	4633      	mov	r3, r6
 800ceb8:	aa0b      	add	r2, sp, #44	@ 0x2c
 800ceba:	4621      	mov	r1, r4
 800cebc:	4628      	mov	r0, r5
 800cebe:	f000 f9d1 	bl	800d264 <_printf_common>
 800cec2:	3001      	adds	r0, #1
 800cec4:	f040 8089 	bne.w	800cfda <_printf_float+0x1aa>
 800cec8:	f04f 30ff 	mov.w	r0, #4294967295
 800cecc:	b00d      	add	sp, #52	@ 0x34
 800cece:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ced2:	eeb4 0b40 	vcmp.f64	d0, d0
 800ced6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ceda:	d709      	bvc.n	800cef0 <_printf_float+0xc0>
 800cedc:	ee10 3a90 	vmov	r3, s1
 800cee0:	2b00      	cmp	r3, #0
 800cee2:	bfbc      	itt	lt
 800cee4:	232d      	movlt	r3, #45	@ 0x2d
 800cee6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800ceea:	497d      	ldr	r1, [pc, #500]	@ (800d0e0 <_printf_float+0x2b0>)
 800ceec:	4b7d      	ldr	r3, [pc, #500]	@ (800d0e4 <_printf_float+0x2b4>)
 800ceee:	e7d5      	b.n	800ce9c <_printf_float+0x6c>
 800cef0:	6863      	ldr	r3, [r4, #4]
 800cef2:	1c59      	adds	r1, r3, #1
 800cef4:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 800cef8:	d139      	bne.n	800cf6e <_printf_float+0x13e>
 800cefa:	2306      	movs	r3, #6
 800cefc:	6063      	str	r3, [r4, #4]
 800cefe:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800cf02:	2300      	movs	r3, #0
 800cf04:	6022      	str	r2, [r4, #0]
 800cf06:	9303      	str	r3, [sp, #12]
 800cf08:	ab0a      	add	r3, sp, #40	@ 0x28
 800cf0a:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800cf0e:	ab09      	add	r3, sp, #36	@ 0x24
 800cf10:	9300      	str	r3, [sp, #0]
 800cf12:	6861      	ldr	r1, [r4, #4]
 800cf14:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800cf18:	4628      	mov	r0, r5
 800cf1a:	f7ff fefb 	bl	800cd14 <__cvt>
 800cf1e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800cf22:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800cf24:	4680      	mov	r8, r0
 800cf26:	d129      	bne.n	800cf7c <_printf_float+0x14c>
 800cf28:	1cc8      	adds	r0, r1, #3
 800cf2a:	db02      	blt.n	800cf32 <_printf_float+0x102>
 800cf2c:	6863      	ldr	r3, [r4, #4]
 800cf2e:	4299      	cmp	r1, r3
 800cf30:	dd41      	ble.n	800cfb6 <_printf_float+0x186>
 800cf32:	f1a9 0902 	sub.w	r9, r9, #2
 800cf36:	fa5f f989 	uxtb.w	r9, r9
 800cf3a:	3901      	subs	r1, #1
 800cf3c:	464a      	mov	r2, r9
 800cf3e:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800cf42:	9109      	str	r1, [sp, #36]	@ 0x24
 800cf44:	f7ff ff3a 	bl	800cdbc <__exponent>
 800cf48:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800cf4a:	1813      	adds	r3, r2, r0
 800cf4c:	2a01      	cmp	r2, #1
 800cf4e:	4682      	mov	sl, r0
 800cf50:	6123      	str	r3, [r4, #16]
 800cf52:	dc02      	bgt.n	800cf5a <_printf_float+0x12a>
 800cf54:	6822      	ldr	r2, [r4, #0]
 800cf56:	07d2      	lsls	r2, r2, #31
 800cf58:	d501      	bpl.n	800cf5e <_printf_float+0x12e>
 800cf5a:	3301      	adds	r3, #1
 800cf5c:	6123      	str	r3, [r4, #16]
 800cf5e:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800cf62:	2b00      	cmp	r3, #0
 800cf64:	d0a6      	beq.n	800ceb4 <_printf_float+0x84>
 800cf66:	232d      	movs	r3, #45	@ 0x2d
 800cf68:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800cf6c:	e7a2      	b.n	800ceb4 <_printf_float+0x84>
 800cf6e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800cf72:	d1c4      	bne.n	800cefe <_printf_float+0xce>
 800cf74:	2b00      	cmp	r3, #0
 800cf76:	d1c2      	bne.n	800cefe <_printf_float+0xce>
 800cf78:	2301      	movs	r3, #1
 800cf7a:	e7bf      	b.n	800cefc <_printf_float+0xcc>
 800cf7c:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800cf80:	d9db      	bls.n	800cf3a <_printf_float+0x10a>
 800cf82:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 800cf86:	d118      	bne.n	800cfba <_printf_float+0x18a>
 800cf88:	2900      	cmp	r1, #0
 800cf8a:	6863      	ldr	r3, [r4, #4]
 800cf8c:	dd0b      	ble.n	800cfa6 <_printf_float+0x176>
 800cf8e:	6121      	str	r1, [r4, #16]
 800cf90:	b913      	cbnz	r3, 800cf98 <_printf_float+0x168>
 800cf92:	6822      	ldr	r2, [r4, #0]
 800cf94:	07d0      	lsls	r0, r2, #31
 800cf96:	d502      	bpl.n	800cf9e <_printf_float+0x16e>
 800cf98:	3301      	adds	r3, #1
 800cf9a:	440b      	add	r3, r1
 800cf9c:	6123      	str	r3, [r4, #16]
 800cf9e:	65a1      	str	r1, [r4, #88]	@ 0x58
 800cfa0:	f04f 0a00 	mov.w	sl, #0
 800cfa4:	e7db      	b.n	800cf5e <_printf_float+0x12e>
 800cfa6:	b913      	cbnz	r3, 800cfae <_printf_float+0x17e>
 800cfa8:	6822      	ldr	r2, [r4, #0]
 800cfaa:	07d2      	lsls	r2, r2, #31
 800cfac:	d501      	bpl.n	800cfb2 <_printf_float+0x182>
 800cfae:	3302      	adds	r3, #2
 800cfb0:	e7f4      	b.n	800cf9c <_printf_float+0x16c>
 800cfb2:	2301      	movs	r3, #1
 800cfb4:	e7f2      	b.n	800cf9c <_printf_float+0x16c>
 800cfb6:	f04f 0967 	mov.w	r9, #103	@ 0x67
 800cfba:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cfbc:	4299      	cmp	r1, r3
 800cfbe:	db05      	blt.n	800cfcc <_printf_float+0x19c>
 800cfc0:	6823      	ldr	r3, [r4, #0]
 800cfc2:	6121      	str	r1, [r4, #16]
 800cfc4:	07d8      	lsls	r0, r3, #31
 800cfc6:	d5ea      	bpl.n	800cf9e <_printf_float+0x16e>
 800cfc8:	1c4b      	adds	r3, r1, #1
 800cfca:	e7e7      	b.n	800cf9c <_printf_float+0x16c>
 800cfcc:	2900      	cmp	r1, #0
 800cfce:	bfd4      	ite	le
 800cfd0:	f1c1 0202 	rsble	r2, r1, #2
 800cfd4:	2201      	movgt	r2, #1
 800cfd6:	4413      	add	r3, r2
 800cfd8:	e7e0      	b.n	800cf9c <_printf_float+0x16c>
 800cfda:	6823      	ldr	r3, [r4, #0]
 800cfdc:	055a      	lsls	r2, r3, #21
 800cfde:	d407      	bmi.n	800cff0 <_printf_float+0x1c0>
 800cfe0:	6923      	ldr	r3, [r4, #16]
 800cfe2:	4642      	mov	r2, r8
 800cfe4:	4631      	mov	r1, r6
 800cfe6:	4628      	mov	r0, r5
 800cfe8:	47b8      	blx	r7
 800cfea:	3001      	adds	r0, #1
 800cfec:	d12a      	bne.n	800d044 <_printf_float+0x214>
 800cfee:	e76b      	b.n	800cec8 <_printf_float+0x98>
 800cff0:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800cff4:	f240 80e0 	bls.w	800d1b8 <_printf_float+0x388>
 800cff8:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800cffc:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800d000:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d004:	d133      	bne.n	800d06e <_printf_float+0x23e>
 800d006:	4a38      	ldr	r2, [pc, #224]	@ (800d0e8 <_printf_float+0x2b8>)
 800d008:	2301      	movs	r3, #1
 800d00a:	4631      	mov	r1, r6
 800d00c:	4628      	mov	r0, r5
 800d00e:	47b8      	blx	r7
 800d010:	3001      	adds	r0, #1
 800d012:	f43f af59 	beq.w	800cec8 <_printf_float+0x98>
 800d016:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800d01a:	4543      	cmp	r3, r8
 800d01c:	db02      	blt.n	800d024 <_printf_float+0x1f4>
 800d01e:	6823      	ldr	r3, [r4, #0]
 800d020:	07d8      	lsls	r0, r3, #31
 800d022:	d50f      	bpl.n	800d044 <_printf_float+0x214>
 800d024:	9b05      	ldr	r3, [sp, #20]
 800d026:	465a      	mov	r2, fp
 800d028:	4631      	mov	r1, r6
 800d02a:	4628      	mov	r0, r5
 800d02c:	47b8      	blx	r7
 800d02e:	3001      	adds	r0, #1
 800d030:	f43f af4a 	beq.w	800cec8 <_printf_float+0x98>
 800d034:	f04f 0900 	mov.w	r9, #0
 800d038:	f108 38ff 	add.w	r8, r8, #4294967295
 800d03c:	f104 0a1a 	add.w	sl, r4, #26
 800d040:	45c8      	cmp	r8, r9
 800d042:	dc09      	bgt.n	800d058 <_printf_float+0x228>
 800d044:	6823      	ldr	r3, [r4, #0]
 800d046:	079b      	lsls	r3, r3, #30
 800d048:	f100 8107 	bmi.w	800d25a <_printf_float+0x42a>
 800d04c:	68e0      	ldr	r0, [r4, #12]
 800d04e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d050:	4298      	cmp	r0, r3
 800d052:	bfb8      	it	lt
 800d054:	4618      	movlt	r0, r3
 800d056:	e739      	b.n	800cecc <_printf_float+0x9c>
 800d058:	2301      	movs	r3, #1
 800d05a:	4652      	mov	r2, sl
 800d05c:	4631      	mov	r1, r6
 800d05e:	4628      	mov	r0, r5
 800d060:	47b8      	blx	r7
 800d062:	3001      	adds	r0, #1
 800d064:	f43f af30 	beq.w	800cec8 <_printf_float+0x98>
 800d068:	f109 0901 	add.w	r9, r9, #1
 800d06c:	e7e8      	b.n	800d040 <_printf_float+0x210>
 800d06e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d070:	2b00      	cmp	r3, #0
 800d072:	dc3b      	bgt.n	800d0ec <_printf_float+0x2bc>
 800d074:	4a1c      	ldr	r2, [pc, #112]	@ (800d0e8 <_printf_float+0x2b8>)
 800d076:	2301      	movs	r3, #1
 800d078:	4631      	mov	r1, r6
 800d07a:	4628      	mov	r0, r5
 800d07c:	47b8      	blx	r7
 800d07e:	3001      	adds	r0, #1
 800d080:	f43f af22 	beq.w	800cec8 <_printf_float+0x98>
 800d084:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800d088:	ea59 0303 	orrs.w	r3, r9, r3
 800d08c:	d102      	bne.n	800d094 <_printf_float+0x264>
 800d08e:	6823      	ldr	r3, [r4, #0]
 800d090:	07d9      	lsls	r1, r3, #31
 800d092:	d5d7      	bpl.n	800d044 <_printf_float+0x214>
 800d094:	9b05      	ldr	r3, [sp, #20]
 800d096:	465a      	mov	r2, fp
 800d098:	4631      	mov	r1, r6
 800d09a:	4628      	mov	r0, r5
 800d09c:	47b8      	blx	r7
 800d09e:	3001      	adds	r0, #1
 800d0a0:	f43f af12 	beq.w	800cec8 <_printf_float+0x98>
 800d0a4:	f04f 0a00 	mov.w	sl, #0
 800d0a8:	f104 0b1a 	add.w	fp, r4, #26
 800d0ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d0ae:	425b      	negs	r3, r3
 800d0b0:	4553      	cmp	r3, sl
 800d0b2:	dc01      	bgt.n	800d0b8 <_printf_float+0x288>
 800d0b4:	464b      	mov	r3, r9
 800d0b6:	e794      	b.n	800cfe2 <_printf_float+0x1b2>
 800d0b8:	2301      	movs	r3, #1
 800d0ba:	465a      	mov	r2, fp
 800d0bc:	4631      	mov	r1, r6
 800d0be:	4628      	mov	r0, r5
 800d0c0:	47b8      	blx	r7
 800d0c2:	3001      	adds	r0, #1
 800d0c4:	f43f af00 	beq.w	800cec8 <_printf_float+0x98>
 800d0c8:	f10a 0a01 	add.w	sl, sl, #1
 800d0cc:	e7ee      	b.n	800d0ac <_printf_float+0x27c>
 800d0ce:	bf00      	nop
 800d0d0:	ffffffff 	.word	0xffffffff
 800d0d4:	7fefffff 	.word	0x7fefffff
 800d0d8:	0800f9e4 	.word	0x0800f9e4
 800d0dc:	0800f9e0 	.word	0x0800f9e0
 800d0e0:	0800f9ec 	.word	0x0800f9ec
 800d0e4:	0800f9e8 	.word	0x0800f9e8
 800d0e8:	0800f9f0 	.word	0x0800f9f0
 800d0ec:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800d0ee:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800d0f2:	4553      	cmp	r3, sl
 800d0f4:	bfa8      	it	ge
 800d0f6:	4653      	movge	r3, sl
 800d0f8:	2b00      	cmp	r3, #0
 800d0fa:	4699      	mov	r9, r3
 800d0fc:	dc37      	bgt.n	800d16e <_printf_float+0x33e>
 800d0fe:	2300      	movs	r3, #0
 800d100:	9307      	str	r3, [sp, #28]
 800d102:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d106:	f104 021a 	add.w	r2, r4, #26
 800d10a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800d10c:	9907      	ldr	r1, [sp, #28]
 800d10e:	9306      	str	r3, [sp, #24]
 800d110:	eba3 0309 	sub.w	r3, r3, r9
 800d114:	428b      	cmp	r3, r1
 800d116:	dc31      	bgt.n	800d17c <_printf_float+0x34c>
 800d118:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d11a:	459a      	cmp	sl, r3
 800d11c:	dc3b      	bgt.n	800d196 <_printf_float+0x366>
 800d11e:	6823      	ldr	r3, [r4, #0]
 800d120:	07da      	lsls	r2, r3, #31
 800d122:	d438      	bmi.n	800d196 <_printf_float+0x366>
 800d124:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d126:	ebaa 0903 	sub.w	r9, sl, r3
 800d12a:	9b06      	ldr	r3, [sp, #24]
 800d12c:	ebaa 0303 	sub.w	r3, sl, r3
 800d130:	4599      	cmp	r9, r3
 800d132:	bfa8      	it	ge
 800d134:	4699      	movge	r9, r3
 800d136:	f1b9 0f00 	cmp.w	r9, #0
 800d13a:	dc34      	bgt.n	800d1a6 <_printf_float+0x376>
 800d13c:	f04f 0800 	mov.w	r8, #0
 800d140:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d144:	f104 0b1a 	add.w	fp, r4, #26
 800d148:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d14a:	ebaa 0303 	sub.w	r3, sl, r3
 800d14e:	eba3 0309 	sub.w	r3, r3, r9
 800d152:	4543      	cmp	r3, r8
 800d154:	f77f af76 	ble.w	800d044 <_printf_float+0x214>
 800d158:	2301      	movs	r3, #1
 800d15a:	465a      	mov	r2, fp
 800d15c:	4631      	mov	r1, r6
 800d15e:	4628      	mov	r0, r5
 800d160:	47b8      	blx	r7
 800d162:	3001      	adds	r0, #1
 800d164:	f43f aeb0 	beq.w	800cec8 <_printf_float+0x98>
 800d168:	f108 0801 	add.w	r8, r8, #1
 800d16c:	e7ec      	b.n	800d148 <_printf_float+0x318>
 800d16e:	4642      	mov	r2, r8
 800d170:	4631      	mov	r1, r6
 800d172:	4628      	mov	r0, r5
 800d174:	47b8      	blx	r7
 800d176:	3001      	adds	r0, #1
 800d178:	d1c1      	bne.n	800d0fe <_printf_float+0x2ce>
 800d17a:	e6a5      	b.n	800cec8 <_printf_float+0x98>
 800d17c:	2301      	movs	r3, #1
 800d17e:	4631      	mov	r1, r6
 800d180:	4628      	mov	r0, r5
 800d182:	9206      	str	r2, [sp, #24]
 800d184:	47b8      	blx	r7
 800d186:	3001      	adds	r0, #1
 800d188:	f43f ae9e 	beq.w	800cec8 <_printf_float+0x98>
 800d18c:	9b07      	ldr	r3, [sp, #28]
 800d18e:	9a06      	ldr	r2, [sp, #24]
 800d190:	3301      	adds	r3, #1
 800d192:	9307      	str	r3, [sp, #28]
 800d194:	e7b9      	b.n	800d10a <_printf_float+0x2da>
 800d196:	9b05      	ldr	r3, [sp, #20]
 800d198:	465a      	mov	r2, fp
 800d19a:	4631      	mov	r1, r6
 800d19c:	4628      	mov	r0, r5
 800d19e:	47b8      	blx	r7
 800d1a0:	3001      	adds	r0, #1
 800d1a2:	d1bf      	bne.n	800d124 <_printf_float+0x2f4>
 800d1a4:	e690      	b.n	800cec8 <_printf_float+0x98>
 800d1a6:	9a06      	ldr	r2, [sp, #24]
 800d1a8:	464b      	mov	r3, r9
 800d1aa:	4442      	add	r2, r8
 800d1ac:	4631      	mov	r1, r6
 800d1ae:	4628      	mov	r0, r5
 800d1b0:	47b8      	blx	r7
 800d1b2:	3001      	adds	r0, #1
 800d1b4:	d1c2      	bne.n	800d13c <_printf_float+0x30c>
 800d1b6:	e687      	b.n	800cec8 <_printf_float+0x98>
 800d1b8:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 800d1bc:	f1b9 0f01 	cmp.w	r9, #1
 800d1c0:	dc01      	bgt.n	800d1c6 <_printf_float+0x396>
 800d1c2:	07db      	lsls	r3, r3, #31
 800d1c4:	d536      	bpl.n	800d234 <_printf_float+0x404>
 800d1c6:	2301      	movs	r3, #1
 800d1c8:	4642      	mov	r2, r8
 800d1ca:	4631      	mov	r1, r6
 800d1cc:	4628      	mov	r0, r5
 800d1ce:	47b8      	blx	r7
 800d1d0:	3001      	adds	r0, #1
 800d1d2:	f43f ae79 	beq.w	800cec8 <_printf_float+0x98>
 800d1d6:	9b05      	ldr	r3, [sp, #20]
 800d1d8:	465a      	mov	r2, fp
 800d1da:	4631      	mov	r1, r6
 800d1dc:	4628      	mov	r0, r5
 800d1de:	47b8      	blx	r7
 800d1e0:	3001      	adds	r0, #1
 800d1e2:	f43f ae71 	beq.w	800cec8 <_printf_float+0x98>
 800d1e6:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800d1ea:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800d1ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d1f2:	f109 39ff 	add.w	r9, r9, #4294967295
 800d1f6:	d018      	beq.n	800d22a <_printf_float+0x3fa>
 800d1f8:	464b      	mov	r3, r9
 800d1fa:	f108 0201 	add.w	r2, r8, #1
 800d1fe:	4631      	mov	r1, r6
 800d200:	4628      	mov	r0, r5
 800d202:	47b8      	blx	r7
 800d204:	3001      	adds	r0, #1
 800d206:	d10c      	bne.n	800d222 <_printf_float+0x3f2>
 800d208:	e65e      	b.n	800cec8 <_printf_float+0x98>
 800d20a:	2301      	movs	r3, #1
 800d20c:	465a      	mov	r2, fp
 800d20e:	4631      	mov	r1, r6
 800d210:	4628      	mov	r0, r5
 800d212:	47b8      	blx	r7
 800d214:	3001      	adds	r0, #1
 800d216:	f43f ae57 	beq.w	800cec8 <_printf_float+0x98>
 800d21a:	f108 0801 	add.w	r8, r8, #1
 800d21e:	45c8      	cmp	r8, r9
 800d220:	dbf3      	blt.n	800d20a <_printf_float+0x3da>
 800d222:	4653      	mov	r3, sl
 800d224:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800d228:	e6dc      	b.n	800cfe4 <_printf_float+0x1b4>
 800d22a:	f04f 0800 	mov.w	r8, #0
 800d22e:	f104 0b1a 	add.w	fp, r4, #26
 800d232:	e7f4      	b.n	800d21e <_printf_float+0x3ee>
 800d234:	2301      	movs	r3, #1
 800d236:	4642      	mov	r2, r8
 800d238:	e7e1      	b.n	800d1fe <_printf_float+0x3ce>
 800d23a:	2301      	movs	r3, #1
 800d23c:	464a      	mov	r2, r9
 800d23e:	4631      	mov	r1, r6
 800d240:	4628      	mov	r0, r5
 800d242:	47b8      	blx	r7
 800d244:	3001      	adds	r0, #1
 800d246:	f43f ae3f 	beq.w	800cec8 <_printf_float+0x98>
 800d24a:	f108 0801 	add.w	r8, r8, #1
 800d24e:	68e3      	ldr	r3, [r4, #12]
 800d250:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800d252:	1a5b      	subs	r3, r3, r1
 800d254:	4543      	cmp	r3, r8
 800d256:	dcf0      	bgt.n	800d23a <_printf_float+0x40a>
 800d258:	e6f8      	b.n	800d04c <_printf_float+0x21c>
 800d25a:	f04f 0800 	mov.w	r8, #0
 800d25e:	f104 0919 	add.w	r9, r4, #25
 800d262:	e7f4      	b.n	800d24e <_printf_float+0x41e>

0800d264 <_printf_common>:
 800d264:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d268:	4616      	mov	r6, r2
 800d26a:	4698      	mov	r8, r3
 800d26c:	688a      	ldr	r2, [r1, #8]
 800d26e:	690b      	ldr	r3, [r1, #16]
 800d270:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800d274:	4293      	cmp	r3, r2
 800d276:	bfb8      	it	lt
 800d278:	4613      	movlt	r3, r2
 800d27a:	6033      	str	r3, [r6, #0]
 800d27c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800d280:	4607      	mov	r7, r0
 800d282:	460c      	mov	r4, r1
 800d284:	b10a      	cbz	r2, 800d28a <_printf_common+0x26>
 800d286:	3301      	adds	r3, #1
 800d288:	6033      	str	r3, [r6, #0]
 800d28a:	6823      	ldr	r3, [r4, #0]
 800d28c:	0699      	lsls	r1, r3, #26
 800d28e:	bf42      	ittt	mi
 800d290:	6833      	ldrmi	r3, [r6, #0]
 800d292:	3302      	addmi	r3, #2
 800d294:	6033      	strmi	r3, [r6, #0]
 800d296:	6825      	ldr	r5, [r4, #0]
 800d298:	f015 0506 	ands.w	r5, r5, #6
 800d29c:	d106      	bne.n	800d2ac <_printf_common+0x48>
 800d29e:	f104 0a19 	add.w	sl, r4, #25
 800d2a2:	68e3      	ldr	r3, [r4, #12]
 800d2a4:	6832      	ldr	r2, [r6, #0]
 800d2a6:	1a9b      	subs	r3, r3, r2
 800d2a8:	42ab      	cmp	r3, r5
 800d2aa:	dc26      	bgt.n	800d2fa <_printf_common+0x96>
 800d2ac:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800d2b0:	6822      	ldr	r2, [r4, #0]
 800d2b2:	3b00      	subs	r3, #0
 800d2b4:	bf18      	it	ne
 800d2b6:	2301      	movne	r3, #1
 800d2b8:	0692      	lsls	r2, r2, #26
 800d2ba:	d42b      	bmi.n	800d314 <_printf_common+0xb0>
 800d2bc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800d2c0:	4641      	mov	r1, r8
 800d2c2:	4638      	mov	r0, r7
 800d2c4:	47c8      	blx	r9
 800d2c6:	3001      	adds	r0, #1
 800d2c8:	d01e      	beq.n	800d308 <_printf_common+0xa4>
 800d2ca:	6823      	ldr	r3, [r4, #0]
 800d2cc:	6922      	ldr	r2, [r4, #16]
 800d2ce:	f003 0306 	and.w	r3, r3, #6
 800d2d2:	2b04      	cmp	r3, #4
 800d2d4:	bf02      	ittt	eq
 800d2d6:	68e5      	ldreq	r5, [r4, #12]
 800d2d8:	6833      	ldreq	r3, [r6, #0]
 800d2da:	1aed      	subeq	r5, r5, r3
 800d2dc:	68a3      	ldr	r3, [r4, #8]
 800d2de:	bf0c      	ite	eq
 800d2e0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d2e4:	2500      	movne	r5, #0
 800d2e6:	4293      	cmp	r3, r2
 800d2e8:	bfc4      	itt	gt
 800d2ea:	1a9b      	subgt	r3, r3, r2
 800d2ec:	18ed      	addgt	r5, r5, r3
 800d2ee:	2600      	movs	r6, #0
 800d2f0:	341a      	adds	r4, #26
 800d2f2:	42b5      	cmp	r5, r6
 800d2f4:	d11a      	bne.n	800d32c <_printf_common+0xc8>
 800d2f6:	2000      	movs	r0, #0
 800d2f8:	e008      	b.n	800d30c <_printf_common+0xa8>
 800d2fa:	2301      	movs	r3, #1
 800d2fc:	4652      	mov	r2, sl
 800d2fe:	4641      	mov	r1, r8
 800d300:	4638      	mov	r0, r7
 800d302:	47c8      	blx	r9
 800d304:	3001      	adds	r0, #1
 800d306:	d103      	bne.n	800d310 <_printf_common+0xac>
 800d308:	f04f 30ff 	mov.w	r0, #4294967295
 800d30c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d310:	3501      	adds	r5, #1
 800d312:	e7c6      	b.n	800d2a2 <_printf_common+0x3e>
 800d314:	18e1      	adds	r1, r4, r3
 800d316:	1c5a      	adds	r2, r3, #1
 800d318:	2030      	movs	r0, #48	@ 0x30
 800d31a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800d31e:	4422      	add	r2, r4
 800d320:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800d324:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800d328:	3302      	adds	r3, #2
 800d32a:	e7c7      	b.n	800d2bc <_printf_common+0x58>
 800d32c:	2301      	movs	r3, #1
 800d32e:	4622      	mov	r2, r4
 800d330:	4641      	mov	r1, r8
 800d332:	4638      	mov	r0, r7
 800d334:	47c8      	blx	r9
 800d336:	3001      	adds	r0, #1
 800d338:	d0e6      	beq.n	800d308 <_printf_common+0xa4>
 800d33a:	3601      	adds	r6, #1
 800d33c:	e7d9      	b.n	800d2f2 <_printf_common+0x8e>
	...

0800d340 <_printf_i>:
 800d340:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d344:	7e0f      	ldrb	r7, [r1, #24]
 800d346:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800d348:	2f78      	cmp	r7, #120	@ 0x78
 800d34a:	4691      	mov	r9, r2
 800d34c:	4680      	mov	r8, r0
 800d34e:	460c      	mov	r4, r1
 800d350:	469a      	mov	sl, r3
 800d352:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800d356:	d807      	bhi.n	800d368 <_printf_i+0x28>
 800d358:	2f62      	cmp	r7, #98	@ 0x62
 800d35a:	d80a      	bhi.n	800d372 <_printf_i+0x32>
 800d35c:	2f00      	cmp	r7, #0
 800d35e:	f000 80d1 	beq.w	800d504 <_printf_i+0x1c4>
 800d362:	2f58      	cmp	r7, #88	@ 0x58
 800d364:	f000 80b8 	beq.w	800d4d8 <_printf_i+0x198>
 800d368:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d36c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800d370:	e03a      	b.n	800d3e8 <_printf_i+0xa8>
 800d372:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800d376:	2b15      	cmp	r3, #21
 800d378:	d8f6      	bhi.n	800d368 <_printf_i+0x28>
 800d37a:	a101      	add	r1, pc, #4	@ (adr r1, 800d380 <_printf_i+0x40>)
 800d37c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800d380:	0800d3d9 	.word	0x0800d3d9
 800d384:	0800d3ed 	.word	0x0800d3ed
 800d388:	0800d369 	.word	0x0800d369
 800d38c:	0800d369 	.word	0x0800d369
 800d390:	0800d369 	.word	0x0800d369
 800d394:	0800d369 	.word	0x0800d369
 800d398:	0800d3ed 	.word	0x0800d3ed
 800d39c:	0800d369 	.word	0x0800d369
 800d3a0:	0800d369 	.word	0x0800d369
 800d3a4:	0800d369 	.word	0x0800d369
 800d3a8:	0800d369 	.word	0x0800d369
 800d3ac:	0800d4eb 	.word	0x0800d4eb
 800d3b0:	0800d417 	.word	0x0800d417
 800d3b4:	0800d4a5 	.word	0x0800d4a5
 800d3b8:	0800d369 	.word	0x0800d369
 800d3bc:	0800d369 	.word	0x0800d369
 800d3c0:	0800d50d 	.word	0x0800d50d
 800d3c4:	0800d369 	.word	0x0800d369
 800d3c8:	0800d417 	.word	0x0800d417
 800d3cc:	0800d369 	.word	0x0800d369
 800d3d0:	0800d369 	.word	0x0800d369
 800d3d4:	0800d4ad 	.word	0x0800d4ad
 800d3d8:	6833      	ldr	r3, [r6, #0]
 800d3da:	1d1a      	adds	r2, r3, #4
 800d3dc:	681b      	ldr	r3, [r3, #0]
 800d3de:	6032      	str	r2, [r6, #0]
 800d3e0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d3e4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800d3e8:	2301      	movs	r3, #1
 800d3ea:	e09c      	b.n	800d526 <_printf_i+0x1e6>
 800d3ec:	6833      	ldr	r3, [r6, #0]
 800d3ee:	6820      	ldr	r0, [r4, #0]
 800d3f0:	1d19      	adds	r1, r3, #4
 800d3f2:	6031      	str	r1, [r6, #0]
 800d3f4:	0606      	lsls	r6, r0, #24
 800d3f6:	d501      	bpl.n	800d3fc <_printf_i+0xbc>
 800d3f8:	681d      	ldr	r5, [r3, #0]
 800d3fa:	e003      	b.n	800d404 <_printf_i+0xc4>
 800d3fc:	0645      	lsls	r5, r0, #25
 800d3fe:	d5fb      	bpl.n	800d3f8 <_printf_i+0xb8>
 800d400:	f9b3 5000 	ldrsh.w	r5, [r3]
 800d404:	2d00      	cmp	r5, #0
 800d406:	da03      	bge.n	800d410 <_printf_i+0xd0>
 800d408:	232d      	movs	r3, #45	@ 0x2d
 800d40a:	426d      	negs	r5, r5
 800d40c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d410:	4858      	ldr	r0, [pc, #352]	@ (800d574 <_printf_i+0x234>)
 800d412:	230a      	movs	r3, #10
 800d414:	e011      	b.n	800d43a <_printf_i+0xfa>
 800d416:	6821      	ldr	r1, [r4, #0]
 800d418:	6833      	ldr	r3, [r6, #0]
 800d41a:	0608      	lsls	r0, r1, #24
 800d41c:	f853 5b04 	ldr.w	r5, [r3], #4
 800d420:	d402      	bmi.n	800d428 <_printf_i+0xe8>
 800d422:	0649      	lsls	r1, r1, #25
 800d424:	bf48      	it	mi
 800d426:	b2ad      	uxthmi	r5, r5
 800d428:	2f6f      	cmp	r7, #111	@ 0x6f
 800d42a:	4852      	ldr	r0, [pc, #328]	@ (800d574 <_printf_i+0x234>)
 800d42c:	6033      	str	r3, [r6, #0]
 800d42e:	bf14      	ite	ne
 800d430:	230a      	movne	r3, #10
 800d432:	2308      	moveq	r3, #8
 800d434:	2100      	movs	r1, #0
 800d436:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800d43a:	6866      	ldr	r6, [r4, #4]
 800d43c:	60a6      	str	r6, [r4, #8]
 800d43e:	2e00      	cmp	r6, #0
 800d440:	db05      	blt.n	800d44e <_printf_i+0x10e>
 800d442:	6821      	ldr	r1, [r4, #0]
 800d444:	432e      	orrs	r6, r5
 800d446:	f021 0104 	bic.w	r1, r1, #4
 800d44a:	6021      	str	r1, [r4, #0]
 800d44c:	d04b      	beq.n	800d4e6 <_printf_i+0x1a6>
 800d44e:	4616      	mov	r6, r2
 800d450:	fbb5 f1f3 	udiv	r1, r5, r3
 800d454:	fb03 5711 	mls	r7, r3, r1, r5
 800d458:	5dc7      	ldrb	r7, [r0, r7]
 800d45a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800d45e:	462f      	mov	r7, r5
 800d460:	42bb      	cmp	r3, r7
 800d462:	460d      	mov	r5, r1
 800d464:	d9f4      	bls.n	800d450 <_printf_i+0x110>
 800d466:	2b08      	cmp	r3, #8
 800d468:	d10b      	bne.n	800d482 <_printf_i+0x142>
 800d46a:	6823      	ldr	r3, [r4, #0]
 800d46c:	07df      	lsls	r7, r3, #31
 800d46e:	d508      	bpl.n	800d482 <_printf_i+0x142>
 800d470:	6923      	ldr	r3, [r4, #16]
 800d472:	6861      	ldr	r1, [r4, #4]
 800d474:	4299      	cmp	r1, r3
 800d476:	bfde      	ittt	le
 800d478:	2330      	movle	r3, #48	@ 0x30
 800d47a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800d47e:	f106 36ff 	addle.w	r6, r6, #4294967295
 800d482:	1b92      	subs	r2, r2, r6
 800d484:	6122      	str	r2, [r4, #16]
 800d486:	f8cd a000 	str.w	sl, [sp]
 800d48a:	464b      	mov	r3, r9
 800d48c:	aa03      	add	r2, sp, #12
 800d48e:	4621      	mov	r1, r4
 800d490:	4640      	mov	r0, r8
 800d492:	f7ff fee7 	bl	800d264 <_printf_common>
 800d496:	3001      	adds	r0, #1
 800d498:	d14a      	bne.n	800d530 <_printf_i+0x1f0>
 800d49a:	f04f 30ff 	mov.w	r0, #4294967295
 800d49e:	b004      	add	sp, #16
 800d4a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d4a4:	6823      	ldr	r3, [r4, #0]
 800d4a6:	f043 0320 	orr.w	r3, r3, #32
 800d4aa:	6023      	str	r3, [r4, #0]
 800d4ac:	4832      	ldr	r0, [pc, #200]	@ (800d578 <_printf_i+0x238>)
 800d4ae:	2778      	movs	r7, #120	@ 0x78
 800d4b0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800d4b4:	6823      	ldr	r3, [r4, #0]
 800d4b6:	6831      	ldr	r1, [r6, #0]
 800d4b8:	061f      	lsls	r7, r3, #24
 800d4ba:	f851 5b04 	ldr.w	r5, [r1], #4
 800d4be:	d402      	bmi.n	800d4c6 <_printf_i+0x186>
 800d4c0:	065f      	lsls	r7, r3, #25
 800d4c2:	bf48      	it	mi
 800d4c4:	b2ad      	uxthmi	r5, r5
 800d4c6:	6031      	str	r1, [r6, #0]
 800d4c8:	07d9      	lsls	r1, r3, #31
 800d4ca:	bf44      	itt	mi
 800d4cc:	f043 0320 	orrmi.w	r3, r3, #32
 800d4d0:	6023      	strmi	r3, [r4, #0]
 800d4d2:	b11d      	cbz	r5, 800d4dc <_printf_i+0x19c>
 800d4d4:	2310      	movs	r3, #16
 800d4d6:	e7ad      	b.n	800d434 <_printf_i+0xf4>
 800d4d8:	4826      	ldr	r0, [pc, #152]	@ (800d574 <_printf_i+0x234>)
 800d4da:	e7e9      	b.n	800d4b0 <_printf_i+0x170>
 800d4dc:	6823      	ldr	r3, [r4, #0]
 800d4de:	f023 0320 	bic.w	r3, r3, #32
 800d4e2:	6023      	str	r3, [r4, #0]
 800d4e4:	e7f6      	b.n	800d4d4 <_printf_i+0x194>
 800d4e6:	4616      	mov	r6, r2
 800d4e8:	e7bd      	b.n	800d466 <_printf_i+0x126>
 800d4ea:	6833      	ldr	r3, [r6, #0]
 800d4ec:	6825      	ldr	r5, [r4, #0]
 800d4ee:	6961      	ldr	r1, [r4, #20]
 800d4f0:	1d18      	adds	r0, r3, #4
 800d4f2:	6030      	str	r0, [r6, #0]
 800d4f4:	062e      	lsls	r6, r5, #24
 800d4f6:	681b      	ldr	r3, [r3, #0]
 800d4f8:	d501      	bpl.n	800d4fe <_printf_i+0x1be>
 800d4fa:	6019      	str	r1, [r3, #0]
 800d4fc:	e002      	b.n	800d504 <_printf_i+0x1c4>
 800d4fe:	0668      	lsls	r0, r5, #25
 800d500:	d5fb      	bpl.n	800d4fa <_printf_i+0x1ba>
 800d502:	8019      	strh	r1, [r3, #0]
 800d504:	2300      	movs	r3, #0
 800d506:	6123      	str	r3, [r4, #16]
 800d508:	4616      	mov	r6, r2
 800d50a:	e7bc      	b.n	800d486 <_printf_i+0x146>
 800d50c:	6833      	ldr	r3, [r6, #0]
 800d50e:	1d1a      	adds	r2, r3, #4
 800d510:	6032      	str	r2, [r6, #0]
 800d512:	681e      	ldr	r6, [r3, #0]
 800d514:	6862      	ldr	r2, [r4, #4]
 800d516:	2100      	movs	r1, #0
 800d518:	4630      	mov	r0, r6
 800d51a:	f7f2 fee1 	bl	80002e0 <memchr>
 800d51e:	b108      	cbz	r0, 800d524 <_printf_i+0x1e4>
 800d520:	1b80      	subs	r0, r0, r6
 800d522:	6060      	str	r0, [r4, #4]
 800d524:	6863      	ldr	r3, [r4, #4]
 800d526:	6123      	str	r3, [r4, #16]
 800d528:	2300      	movs	r3, #0
 800d52a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d52e:	e7aa      	b.n	800d486 <_printf_i+0x146>
 800d530:	6923      	ldr	r3, [r4, #16]
 800d532:	4632      	mov	r2, r6
 800d534:	4649      	mov	r1, r9
 800d536:	4640      	mov	r0, r8
 800d538:	47d0      	blx	sl
 800d53a:	3001      	adds	r0, #1
 800d53c:	d0ad      	beq.n	800d49a <_printf_i+0x15a>
 800d53e:	6823      	ldr	r3, [r4, #0]
 800d540:	079b      	lsls	r3, r3, #30
 800d542:	d413      	bmi.n	800d56c <_printf_i+0x22c>
 800d544:	68e0      	ldr	r0, [r4, #12]
 800d546:	9b03      	ldr	r3, [sp, #12]
 800d548:	4298      	cmp	r0, r3
 800d54a:	bfb8      	it	lt
 800d54c:	4618      	movlt	r0, r3
 800d54e:	e7a6      	b.n	800d49e <_printf_i+0x15e>
 800d550:	2301      	movs	r3, #1
 800d552:	4632      	mov	r2, r6
 800d554:	4649      	mov	r1, r9
 800d556:	4640      	mov	r0, r8
 800d558:	47d0      	blx	sl
 800d55a:	3001      	adds	r0, #1
 800d55c:	d09d      	beq.n	800d49a <_printf_i+0x15a>
 800d55e:	3501      	adds	r5, #1
 800d560:	68e3      	ldr	r3, [r4, #12]
 800d562:	9903      	ldr	r1, [sp, #12]
 800d564:	1a5b      	subs	r3, r3, r1
 800d566:	42ab      	cmp	r3, r5
 800d568:	dcf2      	bgt.n	800d550 <_printf_i+0x210>
 800d56a:	e7eb      	b.n	800d544 <_printf_i+0x204>
 800d56c:	2500      	movs	r5, #0
 800d56e:	f104 0619 	add.w	r6, r4, #25
 800d572:	e7f5      	b.n	800d560 <_printf_i+0x220>
 800d574:	0800f9f2 	.word	0x0800f9f2
 800d578:	0800fa03 	.word	0x0800fa03

0800d57c <std>:
 800d57c:	2300      	movs	r3, #0
 800d57e:	b510      	push	{r4, lr}
 800d580:	4604      	mov	r4, r0
 800d582:	e9c0 3300 	strd	r3, r3, [r0]
 800d586:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800d58a:	6083      	str	r3, [r0, #8]
 800d58c:	8181      	strh	r1, [r0, #12]
 800d58e:	6643      	str	r3, [r0, #100]	@ 0x64
 800d590:	81c2      	strh	r2, [r0, #14]
 800d592:	6183      	str	r3, [r0, #24]
 800d594:	4619      	mov	r1, r3
 800d596:	2208      	movs	r2, #8
 800d598:	305c      	adds	r0, #92	@ 0x5c
 800d59a:	f000 f8f4 	bl	800d786 <memset>
 800d59e:	4b0d      	ldr	r3, [pc, #52]	@ (800d5d4 <std+0x58>)
 800d5a0:	6263      	str	r3, [r4, #36]	@ 0x24
 800d5a2:	4b0d      	ldr	r3, [pc, #52]	@ (800d5d8 <std+0x5c>)
 800d5a4:	62a3      	str	r3, [r4, #40]	@ 0x28
 800d5a6:	4b0d      	ldr	r3, [pc, #52]	@ (800d5dc <std+0x60>)
 800d5a8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800d5aa:	4b0d      	ldr	r3, [pc, #52]	@ (800d5e0 <std+0x64>)
 800d5ac:	6323      	str	r3, [r4, #48]	@ 0x30
 800d5ae:	4b0d      	ldr	r3, [pc, #52]	@ (800d5e4 <std+0x68>)
 800d5b0:	6224      	str	r4, [r4, #32]
 800d5b2:	429c      	cmp	r4, r3
 800d5b4:	d006      	beq.n	800d5c4 <std+0x48>
 800d5b6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800d5ba:	4294      	cmp	r4, r2
 800d5bc:	d002      	beq.n	800d5c4 <std+0x48>
 800d5be:	33d0      	adds	r3, #208	@ 0xd0
 800d5c0:	429c      	cmp	r4, r3
 800d5c2:	d105      	bne.n	800d5d0 <std+0x54>
 800d5c4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800d5c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d5cc:	f000 b968 	b.w	800d8a0 <__retarget_lock_init_recursive>
 800d5d0:	bd10      	pop	{r4, pc}
 800d5d2:	bf00      	nop
 800d5d4:	0800d701 	.word	0x0800d701
 800d5d8:	0800d723 	.word	0x0800d723
 800d5dc:	0800d75b 	.word	0x0800d75b
 800d5e0:	0800d77f 	.word	0x0800d77f
 800d5e4:	24000d74 	.word	0x24000d74

0800d5e8 <stdio_exit_handler>:
 800d5e8:	4a02      	ldr	r2, [pc, #8]	@ (800d5f4 <stdio_exit_handler+0xc>)
 800d5ea:	4903      	ldr	r1, [pc, #12]	@ (800d5f8 <stdio_exit_handler+0x10>)
 800d5ec:	4803      	ldr	r0, [pc, #12]	@ (800d5fc <stdio_exit_handler+0x14>)
 800d5ee:	f000 b869 	b.w	800d6c4 <_fwalk_sglue>
 800d5f2:	bf00      	nop
 800d5f4:	24000010 	.word	0x24000010
 800d5f8:	0800ed25 	.word	0x0800ed25
 800d5fc:	24000020 	.word	0x24000020

0800d600 <cleanup_stdio>:
 800d600:	6841      	ldr	r1, [r0, #4]
 800d602:	4b0c      	ldr	r3, [pc, #48]	@ (800d634 <cleanup_stdio+0x34>)
 800d604:	4299      	cmp	r1, r3
 800d606:	b510      	push	{r4, lr}
 800d608:	4604      	mov	r4, r0
 800d60a:	d001      	beq.n	800d610 <cleanup_stdio+0x10>
 800d60c:	f001 fb8a 	bl	800ed24 <_fflush_r>
 800d610:	68a1      	ldr	r1, [r4, #8]
 800d612:	4b09      	ldr	r3, [pc, #36]	@ (800d638 <cleanup_stdio+0x38>)
 800d614:	4299      	cmp	r1, r3
 800d616:	d002      	beq.n	800d61e <cleanup_stdio+0x1e>
 800d618:	4620      	mov	r0, r4
 800d61a:	f001 fb83 	bl	800ed24 <_fflush_r>
 800d61e:	68e1      	ldr	r1, [r4, #12]
 800d620:	4b06      	ldr	r3, [pc, #24]	@ (800d63c <cleanup_stdio+0x3c>)
 800d622:	4299      	cmp	r1, r3
 800d624:	d004      	beq.n	800d630 <cleanup_stdio+0x30>
 800d626:	4620      	mov	r0, r4
 800d628:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d62c:	f001 bb7a 	b.w	800ed24 <_fflush_r>
 800d630:	bd10      	pop	{r4, pc}
 800d632:	bf00      	nop
 800d634:	24000d74 	.word	0x24000d74
 800d638:	24000ddc 	.word	0x24000ddc
 800d63c:	24000e44 	.word	0x24000e44

0800d640 <global_stdio_init.part.0>:
 800d640:	b510      	push	{r4, lr}
 800d642:	4b0b      	ldr	r3, [pc, #44]	@ (800d670 <global_stdio_init.part.0+0x30>)
 800d644:	4c0b      	ldr	r4, [pc, #44]	@ (800d674 <global_stdio_init.part.0+0x34>)
 800d646:	4a0c      	ldr	r2, [pc, #48]	@ (800d678 <global_stdio_init.part.0+0x38>)
 800d648:	601a      	str	r2, [r3, #0]
 800d64a:	4620      	mov	r0, r4
 800d64c:	2200      	movs	r2, #0
 800d64e:	2104      	movs	r1, #4
 800d650:	f7ff ff94 	bl	800d57c <std>
 800d654:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800d658:	2201      	movs	r2, #1
 800d65a:	2109      	movs	r1, #9
 800d65c:	f7ff ff8e 	bl	800d57c <std>
 800d660:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800d664:	2202      	movs	r2, #2
 800d666:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d66a:	2112      	movs	r1, #18
 800d66c:	f7ff bf86 	b.w	800d57c <std>
 800d670:	24000eac 	.word	0x24000eac
 800d674:	24000d74 	.word	0x24000d74
 800d678:	0800d5e9 	.word	0x0800d5e9

0800d67c <__sfp_lock_acquire>:
 800d67c:	4801      	ldr	r0, [pc, #4]	@ (800d684 <__sfp_lock_acquire+0x8>)
 800d67e:	f000 b910 	b.w	800d8a2 <__retarget_lock_acquire_recursive>
 800d682:	bf00      	nop
 800d684:	24000eb5 	.word	0x24000eb5

0800d688 <__sfp_lock_release>:
 800d688:	4801      	ldr	r0, [pc, #4]	@ (800d690 <__sfp_lock_release+0x8>)
 800d68a:	f000 b90b 	b.w	800d8a4 <__retarget_lock_release_recursive>
 800d68e:	bf00      	nop
 800d690:	24000eb5 	.word	0x24000eb5

0800d694 <__sinit>:
 800d694:	b510      	push	{r4, lr}
 800d696:	4604      	mov	r4, r0
 800d698:	f7ff fff0 	bl	800d67c <__sfp_lock_acquire>
 800d69c:	6a23      	ldr	r3, [r4, #32]
 800d69e:	b11b      	cbz	r3, 800d6a8 <__sinit+0x14>
 800d6a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d6a4:	f7ff bff0 	b.w	800d688 <__sfp_lock_release>
 800d6a8:	4b04      	ldr	r3, [pc, #16]	@ (800d6bc <__sinit+0x28>)
 800d6aa:	6223      	str	r3, [r4, #32]
 800d6ac:	4b04      	ldr	r3, [pc, #16]	@ (800d6c0 <__sinit+0x2c>)
 800d6ae:	681b      	ldr	r3, [r3, #0]
 800d6b0:	2b00      	cmp	r3, #0
 800d6b2:	d1f5      	bne.n	800d6a0 <__sinit+0xc>
 800d6b4:	f7ff ffc4 	bl	800d640 <global_stdio_init.part.0>
 800d6b8:	e7f2      	b.n	800d6a0 <__sinit+0xc>
 800d6ba:	bf00      	nop
 800d6bc:	0800d601 	.word	0x0800d601
 800d6c0:	24000eac 	.word	0x24000eac

0800d6c4 <_fwalk_sglue>:
 800d6c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d6c8:	4607      	mov	r7, r0
 800d6ca:	4688      	mov	r8, r1
 800d6cc:	4614      	mov	r4, r2
 800d6ce:	2600      	movs	r6, #0
 800d6d0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d6d4:	f1b9 0901 	subs.w	r9, r9, #1
 800d6d8:	d505      	bpl.n	800d6e6 <_fwalk_sglue+0x22>
 800d6da:	6824      	ldr	r4, [r4, #0]
 800d6dc:	2c00      	cmp	r4, #0
 800d6de:	d1f7      	bne.n	800d6d0 <_fwalk_sglue+0xc>
 800d6e0:	4630      	mov	r0, r6
 800d6e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d6e6:	89ab      	ldrh	r3, [r5, #12]
 800d6e8:	2b01      	cmp	r3, #1
 800d6ea:	d907      	bls.n	800d6fc <_fwalk_sglue+0x38>
 800d6ec:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d6f0:	3301      	adds	r3, #1
 800d6f2:	d003      	beq.n	800d6fc <_fwalk_sglue+0x38>
 800d6f4:	4629      	mov	r1, r5
 800d6f6:	4638      	mov	r0, r7
 800d6f8:	47c0      	blx	r8
 800d6fa:	4306      	orrs	r6, r0
 800d6fc:	3568      	adds	r5, #104	@ 0x68
 800d6fe:	e7e9      	b.n	800d6d4 <_fwalk_sglue+0x10>

0800d700 <__sread>:
 800d700:	b510      	push	{r4, lr}
 800d702:	460c      	mov	r4, r1
 800d704:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d708:	f000 f86c 	bl	800d7e4 <_read_r>
 800d70c:	2800      	cmp	r0, #0
 800d70e:	bfab      	itete	ge
 800d710:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800d712:	89a3      	ldrhlt	r3, [r4, #12]
 800d714:	181b      	addge	r3, r3, r0
 800d716:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800d71a:	bfac      	ite	ge
 800d71c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800d71e:	81a3      	strhlt	r3, [r4, #12]
 800d720:	bd10      	pop	{r4, pc}

0800d722 <__swrite>:
 800d722:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d726:	461f      	mov	r7, r3
 800d728:	898b      	ldrh	r3, [r1, #12]
 800d72a:	05db      	lsls	r3, r3, #23
 800d72c:	4605      	mov	r5, r0
 800d72e:	460c      	mov	r4, r1
 800d730:	4616      	mov	r6, r2
 800d732:	d505      	bpl.n	800d740 <__swrite+0x1e>
 800d734:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d738:	2302      	movs	r3, #2
 800d73a:	2200      	movs	r2, #0
 800d73c:	f000 f840 	bl	800d7c0 <_lseek_r>
 800d740:	89a3      	ldrh	r3, [r4, #12]
 800d742:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d746:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800d74a:	81a3      	strh	r3, [r4, #12]
 800d74c:	4632      	mov	r2, r6
 800d74e:	463b      	mov	r3, r7
 800d750:	4628      	mov	r0, r5
 800d752:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d756:	f000 b867 	b.w	800d828 <_write_r>

0800d75a <__sseek>:
 800d75a:	b510      	push	{r4, lr}
 800d75c:	460c      	mov	r4, r1
 800d75e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d762:	f000 f82d 	bl	800d7c0 <_lseek_r>
 800d766:	1c43      	adds	r3, r0, #1
 800d768:	89a3      	ldrh	r3, [r4, #12]
 800d76a:	bf15      	itete	ne
 800d76c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800d76e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800d772:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800d776:	81a3      	strheq	r3, [r4, #12]
 800d778:	bf18      	it	ne
 800d77a:	81a3      	strhne	r3, [r4, #12]
 800d77c:	bd10      	pop	{r4, pc}

0800d77e <__sclose>:
 800d77e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d782:	f000 b80d 	b.w	800d7a0 <_close_r>

0800d786 <memset>:
 800d786:	4402      	add	r2, r0
 800d788:	4603      	mov	r3, r0
 800d78a:	4293      	cmp	r3, r2
 800d78c:	d100      	bne.n	800d790 <memset+0xa>
 800d78e:	4770      	bx	lr
 800d790:	f803 1b01 	strb.w	r1, [r3], #1
 800d794:	e7f9      	b.n	800d78a <memset+0x4>
	...

0800d798 <_localeconv_r>:
 800d798:	4800      	ldr	r0, [pc, #0]	@ (800d79c <_localeconv_r+0x4>)
 800d79a:	4770      	bx	lr
 800d79c:	2400015c 	.word	0x2400015c

0800d7a0 <_close_r>:
 800d7a0:	b538      	push	{r3, r4, r5, lr}
 800d7a2:	4d06      	ldr	r5, [pc, #24]	@ (800d7bc <_close_r+0x1c>)
 800d7a4:	2300      	movs	r3, #0
 800d7a6:	4604      	mov	r4, r0
 800d7a8:	4608      	mov	r0, r1
 800d7aa:	602b      	str	r3, [r5, #0]
 800d7ac:	f7fe fa3c 	bl	800bc28 <_close>
 800d7b0:	1c43      	adds	r3, r0, #1
 800d7b2:	d102      	bne.n	800d7ba <_close_r+0x1a>
 800d7b4:	682b      	ldr	r3, [r5, #0]
 800d7b6:	b103      	cbz	r3, 800d7ba <_close_r+0x1a>
 800d7b8:	6023      	str	r3, [r4, #0]
 800d7ba:	bd38      	pop	{r3, r4, r5, pc}
 800d7bc:	24000eb0 	.word	0x24000eb0

0800d7c0 <_lseek_r>:
 800d7c0:	b538      	push	{r3, r4, r5, lr}
 800d7c2:	4d07      	ldr	r5, [pc, #28]	@ (800d7e0 <_lseek_r+0x20>)
 800d7c4:	4604      	mov	r4, r0
 800d7c6:	4608      	mov	r0, r1
 800d7c8:	4611      	mov	r1, r2
 800d7ca:	2200      	movs	r2, #0
 800d7cc:	602a      	str	r2, [r5, #0]
 800d7ce:	461a      	mov	r2, r3
 800d7d0:	f7fe fa51 	bl	800bc76 <_lseek>
 800d7d4:	1c43      	adds	r3, r0, #1
 800d7d6:	d102      	bne.n	800d7de <_lseek_r+0x1e>
 800d7d8:	682b      	ldr	r3, [r5, #0]
 800d7da:	b103      	cbz	r3, 800d7de <_lseek_r+0x1e>
 800d7dc:	6023      	str	r3, [r4, #0]
 800d7de:	bd38      	pop	{r3, r4, r5, pc}
 800d7e0:	24000eb0 	.word	0x24000eb0

0800d7e4 <_read_r>:
 800d7e4:	b538      	push	{r3, r4, r5, lr}
 800d7e6:	4d07      	ldr	r5, [pc, #28]	@ (800d804 <_read_r+0x20>)
 800d7e8:	4604      	mov	r4, r0
 800d7ea:	4608      	mov	r0, r1
 800d7ec:	4611      	mov	r1, r2
 800d7ee:	2200      	movs	r2, #0
 800d7f0:	602a      	str	r2, [r5, #0]
 800d7f2:	461a      	mov	r2, r3
 800d7f4:	f7fe f9df 	bl	800bbb6 <_read>
 800d7f8:	1c43      	adds	r3, r0, #1
 800d7fa:	d102      	bne.n	800d802 <_read_r+0x1e>
 800d7fc:	682b      	ldr	r3, [r5, #0]
 800d7fe:	b103      	cbz	r3, 800d802 <_read_r+0x1e>
 800d800:	6023      	str	r3, [r4, #0]
 800d802:	bd38      	pop	{r3, r4, r5, pc}
 800d804:	24000eb0 	.word	0x24000eb0

0800d808 <_sbrk_r>:
 800d808:	b538      	push	{r3, r4, r5, lr}
 800d80a:	4d06      	ldr	r5, [pc, #24]	@ (800d824 <_sbrk_r+0x1c>)
 800d80c:	2300      	movs	r3, #0
 800d80e:	4604      	mov	r4, r0
 800d810:	4608      	mov	r0, r1
 800d812:	602b      	str	r3, [r5, #0]
 800d814:	f7fe fa3c 	bl	800bc90 <_sbrk>
 800d818:	1c43      	adds	r3, r0, #1
 800d81a:	d102      	bne.n	800d822 <_sbrk_r+0x1a>
 800d81c:	682b      	ldr	r3, [r5, #0]
 800d81e:	b103      	cbz	r3, 800d822 <_sbrk_r+0x1a>
 800d820:	6023      	str	r3, [r4, #0]
 800d822:	bd38      	pop	{r3, r4, r5, pc}
 800d824:	24000eb0 	.word	0x24000eb0

0800d828 <_write_r>:
 800d828:	b538      	push	{r3, r4, r5, lr}
 800d82a:	4d07      	ldr	r5, [pc, #28]	@ (800d848 <_write_r+0x20>)
 800d82c:	4604      	mov	r4, r0
 800d82e:	4608      	mov	r0, r1
 800d830:	4611      	mov	r1, r2
 800d832:	2200      	movs	r2, #0
 800d834:	602a      	str	r2, [r5, #0]
 800d836:	461a      	mov	r2, r3
 800d838:	f7fe f9da 	bl	800bbf0 <_write>
 800d83c:	1c43      	adds	r3, r0, #1
 800d83e:	d102      	bne.n	800d846 <_write_r+0x1e>
 800d840:	682b      	ldr	r3, [r5, #0]
 800d842:	b103      	cbz	r3, 800d846 <_write_r+0x1e>
 800d844:	6023      	str	r3, [r4, #0]
 800d846:	bd38      	pop	{r3, r4, r5, pc}
 800d848:	24000eb0 	.word	0x24000eb0

0800d84c <__errno>:
 800d84c:	4b01      	ldr	r3, [pc, #4]	@ (800d854 <__errno+0x8>)
 800d84e:	6818      	ldr	r0, [r3, #0]
 800d850:	4770      	bx	lr
 800d852:	bf00      	nop
 800d854:	2400001c 	.word	0x2400001c

0800d858 <__libc_init_array>:
 800d858:	b570      	push	{r4, r5, r6, lr}
 800d85a:	4d0d      	ldr	r5, [pc, #52]	@ (800d890 <__libc_init_array+0x38>)
 800d85c:	4c0d      	ldr	r4, [pc, #52]	@ (800d894 <__libc_init_array+0x3c>)
 800d85e:	1b64      	subs	r4, r4, r5
 800d860:	10a4      	asrs	r4, r4, #2
 800d862:	2600      	movs	r6, #0
 800d864:	42a6      	cmp	r6, r4
 800d866:	d109      	bne.n	800d87c <__libc_init_array+0x24>
 800d868:	4d0b      	ldr	r5, [pc, #44]	@ (800d898 <__libc_init_array+0x40>)
 800d86a:	4c0c      	ldr	r4, [pc, #48]	@ (800d89c <__libc_init_array+0x44>)
 800d86c:	f001 fd8a 	bl	800f384 <_init>
 800d870:	1b64      	subs	r4, r4, r5
 800d872:	10a4      	asrs	r4, r4, #2
 800d874:	2600      	movs	r6, #0
 800d876:	42a6      	cmp	r6, r4
 800d878:	d105      	bne.n	800d886 <__libc_init_array+0x2e>
 800d87a:	bd70      	pop	{r4, r5, r6, pc}
 800d87c:	f855 3b04 	ldr.w	r3, [r5], #4
 800d880:	4798      	blx	r3
 800d882:	3601      	adds	r6, #1
 800d884:	e7ee      	b.n	800d864 <__libc_init_array+0xc>
 800d886:	f855 3b04 	ldr.w	r3, [r5], #4
 800d88a:	4798      	blx	r3
 800d88c:	3601      	adds	r6, #1
 800d88e:	e7f2      	b.n	800d876 <__libc_init_array+0x1e>
 800d890:	0800fd5c 	.word	0x0800fd5c
 800d894:	0800fd5c 	.word	0x0800fd5c
 800d898:	0800fd5c 	.word	0x0800fd5c
 800d89c:	0800fd60 	.word	0x0800fd60

0800d8a0 <__retarget_lock_init_recursive>:
 800d8a0:	4770      	bx	lr

0800d8a2 <__retarget_lock_acquire_recursive>:
 800d8a2:	4770      	bx	lr

0800d8a4 <__retarget_lock_release_recursive>:
 800d8a4:	4770      	bx	lr

0800d8a6 <memcpy>:
 800d8a6:	440a      	add	r2, r1
 800d8a8:	4291      	cmp	r1, r2
 800d8aa:	f100 33ff 	add.w	r3, r0, #4294967295
 800d8ae:	d100      	bne.n	800d8b2 <memcpy+0xc>
 800d8b0:	4770      	bx	lr
 800d8b2:	b510      	push	{r4, lr}
 800d8b4:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d8b8:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d8bc:	4291      	cmp	r1, r2
 800d8be:	d1f9      	bne.n	800d8b4 <memcpy+0xe>
 800d8c0:	bd10      	pop	{r4, pc}

0800d8c2 <quorem>:
 800d8c2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d8c6:	6903      	ldr	r3, [r0, #16]
 800d8c8:	690c      	ldr	r4, [r1, #16]
 800d8ca:	42a3      	cmp	r3, r4
 800d8cc:	4607      	mov	r7, r0
 800d8ce:	db7e      	blt.n	800d9ce <quorem+0x10c>
 800d8d0:	3c01      	subs	r4, #1
 800d8d2:	f101 0814 	add.w	r8, r1, #20
 800d8d6:	00a3      	lsls	r3, r4, #2
 800d8d8:	f100 0514 	add.w	r5, r0, #20
 800d8dc:	9300      	str	r3, [sp, #0]
 800d8de:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d8e2:	9301      	str	r3, [sp, #4]
 800d8e4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800d8e8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d8ec:	3301      	adds	r3, #1
 800d8ee:	429a      	cmp	r2, r3
 800d8f0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800d8f4:	fbb2 f6f3 	udiv	r6, r2, r3
 800d8f8:	d32e      	bcc.n	800d958 <quorem+0x96>
 800d8fa:	f04f 0a00 	mov.w	sl, #0
 800d8fe:	46c4      	mov	ip, r8
 800d900:	46ae      	mov	lr, r5
 800d902:	46d3      	mov	fp, sl
 800d904:	f85c 3b04 	ldr.w	r3, [ip], #4
 800d908:	b298      	uxth	r0, r3
 800d90a:	fb06 a000 	mla	r0, r6, r0, sl
 800d90e:	0c02      	lsrs	r2, r0, #16
 800d910:	0c1b      	lsrs	r3, r3, #16
 800d912:	fb06 2303 	mla	r3, r6, r3, r2
 800d916:	f8de 2000 	ldr.w	r2, [lr]
 800d91a:	b280      	uxth	r0, r0
 800d91c:	b292      	uxth	r2, r2
 800d91e:	1a12      	subs	r2, r2, r0
 800d920:	445a      	add	r2, fp
 800d922:	f8de 0000 	ldr.w	r0, [lr]
 800d926:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d92a:	b29b      	uxth	r3, r3
 800d92c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800d930:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800d934:	b292      	uxth	r2, r2
 800d936:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800d93a:	45e1      	cmp	r9, ip
 800d93c:	f84e 2b04 	str.w	r2, [lr], #4
 800d940:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800d944:	d2de      	bcs.n	800d904 <quorem+0x42>
 800d946:	9b00      	ldr	r3, [sp, #0]
 800d948:	58eb      	ldr	r3, [r5, r3]
 800d94a:	b92b      	cbnz	r3, 800d958 <quorem+0x96>
 800d94c:	9b01      	ldr	r3, [sp, #4]
 800d94e:	3b04      	subs	r3, #4
 800d950:	429d      	cmp	r5, r3
 800d952:	461a      	mov	r2, r3
 800d954:	d32f      	bcc.n	800d9b6 <quorem+0xf4>
 800d956:	613c      	str	r4, [r7, #16]
 800d958:	4638      	mov	r0, r7
 800d95a:	f001 f857 	bl	800ea0c <__mcmp>
 800d95e:	2800      	cmp	r0, #0
 800d960:	db25      	blt.n	800d9ae <quorem+0xec>
 800d962:	4629      	mov	r1, r5
 800d964:	2000      	movs	r0, #0
 800d966:	f858 2b04 	ldr.w	r2, [r8], #4
 800d96a:	f8d1 c000 	ldr.w	ip, [r1]
 800d96e:	fa1f fe82 	uxth.w	lr, r2
 800d972:	fa1f f38c 	uxth.w	r3, ip
 800d976:	eba3 030e 	sub.w	r3, r3, lr
 800d97a:	4403      	add	r3, r0
 800d97c:	0c12      	lsrs	r2, r2, #16
 800d97e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800d982:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800d986:	b29b      	uxth	r3, r3
 800d988:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d98c:	45c1      	cmp	r9, r8
 800d98e:	f841 3b04 	str.w	r3, [r1], #4
 800d992:	ea4f 4022 	mov.w	r0, r2, asr #16
 800d996:	d2e6      	bcs.n	800d966 <quorem+0xa4>
 800d998:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d99c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d9a0:	b922      	cbnz	r2, 800d9ac <quorem+0xea>
 800d9a2:	3b04      	subs	r3, #4
 800d9a4:	429d      	cmp	r5, r3
 800d9a6:	461a      	mov	r2, r3
 800d9a8:	d30b      	bcc.n	800d9c2 <quorem+0x100>
 800d9aa:	613c      	str	r4, [r7, #16]
 800d9ac:	3601      	adds	r6, #1
 800d9ae:	4630      	mov	r0, r6
 800d9b0:	b003      	add	sp, #12
 800d9b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d9b6:	6812      	ldr	r2, [r2, #0]
 800d9b8:	3b04      	subs	r3, #4
 800d9ba:	2a00      	cmp	r2, #0
 800d9bc:	d1cb      	bne.n	800d956 <quorem+0x94>
 800d9be:	3c01      	subs	r4, #1
 800d9c0:	e7c6      	b.n	800d950 <quorem+0x8e>
 800d9c2:	6812      	ldr	r2, [r2, #0]
 800d9c4:	3b04      	subs	r3, #4
 800d9c6:	2a00      	cmp	r2, #0
 800d9c8:	d1ef      	bne.n	800d9aa <quorem+0xe8>
 800d9ca:	3c01      	subs	r4, #1
 800d9cc:	e7ea      	b.n	800d9a4 <quorem+0xe2>
 800d9ce:	2000      	movs	r0, #0
 800d9d0:	e7ee      	b.n	800d9b0 <quorem+0xee>
 800d9d2:	0000      	movs	r0, r0
 800d9d4:	0000      	movs	r0, r0
	...

0800d9d8 <_dtoa_r>:
 800d9d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d9dc:	ed2d 8b02 	vpush	{d8}
 800d9e0:	69c7      	ldr	r7, [r0, #28]
 800d9e2:	b091      	sub	sp, #68	@ 0x44
 800d9e4:	ed8d 0b02 	vstr	d0, [sp, #8]
 800d9e8:	ec55 4b10 	vmov	r4, r5, d0
 800d9ec:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 800d9ee:	9107      	str	r1, [sp, #28]
 800d9f0:	4681      	mov	r9, r0
 800d9f2:	9209      	str	r2, [sp, #36]	@ 0x24
 800d9f4:	930d      	str	r3, [sp, #52]	@ 0x34
 800d9f6:	b97f      	cbnz	r7, 800da18 <_dtoa_r+0x40>
 800d9f8:	2010      	movs	r0, #16
 800d9fa:	f7ff f8d5 	bl	800cba8 <malloc>
 800d9fe:	4602      	mov	r2, r0
 800da00:	f8c9 001c 	str.w	r0, [r9, #28]
 800da04:	b920      	cbnz	r0, 800da10 <_dtoa_r+0x38>
 800da06:	4ba0      	ldr	r3, [pc, #640]	@ (800dc88 <_dtoa_r+0x2b0>)
 800da08:	21ef      	movs	r1, #239	@ 0xef
 800da0a:	48a0      	ldr	r0, [pc, #640]	@ (800dc8c <_dtoa_r+0x2b4>)
 800da0c:	f001 f9b2 	bl	800ed74 <__assert_func>
 800da10:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800da14:	6007      	str	r7, [r0, #0]
 800da16:	60c7      	str	r7, [r0, #12]
 800da18:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800da1c:	6819      	ldr	r1, [r3, #0]
 800da1e:	b159      	cbz	r1, 800da38 <_dtoa_r+0x60>
 800da20:	685a      	ldr	r2, [r3, #4]
 800da22:	604a      	str	r2, [r1, #4]
 800da24:	2301      	movs	r3, #1
 800da26:	4093      	lsls	r3, r2
 800da28:	608b      	str	r3, [r1, #8]
 800da2a:	4648      	mov	r0, r9
 800da2c:	f000 fdbc 	bl	800e5a8 <_Bfree>
 800da30:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800da34:	2200      	movs	r2, #0
 800da36:	601a      	str	r2, [r3, #0]
 800da38:	1e2b      	subs	r3, r5, #0
 800da3a:	bfbb      	ittet	lt
 800da3c:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800da40:	9303      	strlt	r3, [sp, #12]
 800da42:	2300      	movge	r3, #0
 800da44:	2201      	movlt	r2, #1
 800da46:	bfac      	ite	ge
 800da48:	6033      	strge	r3, [r6, #0]
 800da4a:	6032      	strlt	r2, [r6, #0]
 800da4c:	4b90      	ldr	r3, [pc, #576]	@ (800dc90 <_dtoa_r+0x2b8>)
 800da4e:	9e03      	ldr	r6, [sp, #12]
 800da50:	43b3      	bics	r3, r6
 800da52:	d110      	bne.n	800da76 <_dtoa_r+0x9e>
 800da54:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800da56:	f242 730f 	movw	r3, #9999	@ 0x270f
 800da5a:	6013      	str	r3, [r2, #0]
 800da5c:	f3c6 0313 	ubfx	r3, r6, #0, #20
 800da60:	4323      	orrs	r3, r4
 800da62:	f000 84e6 	beq.w	800e432 <_dtoa_r+0xa5a>
 800da66:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800da68:	4f8a      	ldr	r7, [pc, #552]	@ (800dc94 <_dtoa_r+0x2bc>)
 800da6a:	2b00      	cmp	r3, #0
 800da6c:	f000 84e8 	beq.w	800e440 <_dtoa_r+0xa68>
 800da70:	1cfb      	adds	r3, r7, #3
 800da72:	f000 bce3 	b.w	800e43c <_dtoa_r+0xa64>
 800da76:	ed9d 8b02 	vldr	d8, [sp, #8]
 800da7a:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800da7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800da82:	d10a      	bne.n	800da9a <_dtoa_r+0xc2>
 800da84:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800da86:	2301      	movs	r3, #1
 800da88:	6013      	str	r3, [r2, #0]
 800da8a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800da8c:	b113      	cbz	r3, 800da94 <_dtoa_r+0xbc>
 800da8e:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800da90:	4b81      	ldr	r3, [pc, #516]	@ (800dc98 <_dtoa_r+0x2c0>)
 800da92:	6013      	str	r3, [r2, #0]
 800da94:	4f81      	ldr	r7, [pc, #516]	@ (800dc9c <_dtoa_r+0x2c4>)
 800da96:	f000 bcd3 	b.w	800e440 <_dtoa_r+0xa68>
 800da9a:	aa0e      	add	r2, sp, #56	@ 0x38
 800da9c:	a90f      	add	r1, sp, #60	@ 0x3c
 800da9e:	4648      	mov	r0, r9
 800daa0:	eeb0 0b48 	vmov.f64	d0, d8
 800daa4:	f001 f862 	bl	800eb6c <__d2b>
 800daa8:	f3c6 530a 	ubfx	r3, r6, #20, #11
 800daac:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800daae:	9001      	str	r0, [sp, #4]
 800dab0:	2b00      	cmp	r3, #0
 800dab2:	d045      	beq.n	800db40 <_dtoa_r+0x168>
 800dab4:	eeb0 7b48 	vmov.f64	d7, d8
 800dab8:	ee18 1a90 	vmov	r1, s17
 800dabc:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800dac0:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 800dac4:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800dac8:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800dacc:	2500      	movs	r5, #0
 800dace:	ee07 1a90 	vmov	s15, r1
 800dad2:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 800dad6:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800dc70 <_dtoa_r+0x298>
 800dada:	ee37 7b46 	vsub.f64	d7, d7, d6
 800dade:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 800dc78 <_dtoa_r+0x2a0>
 800dae2:	eea7 6b05 	vfma.f64	d6, d7, d5
 800dae6:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800dc80 <_dtoa_r+0x2a8>
 800daea:	ee07 3a90 	vmov	s15, r3
 800daee:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 800daf2:	eeb0 7b46 	vmov.f64	d7, d6
 800daf6:	eea4 7b05 	vfma.f64	d7, d4, d5
 800dafa:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800dafe:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800db02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800db06:	ee16 8a90 	vmov	r8, s13
 800db0a:	d508      	bpl.n	800db1e <_dtoa_r+0x146>
 800db0c:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800db10:	eeb4 6b47 	vcmp.f64	d6, d7
 800db14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800db18:	bf18      	it	ne
 800db1a:	f108 38ff 	addne.w	r8, r8, #4294967295
 800db1e:	f1b8 0f16 	cmp.w	r8, #22
 800db22:	d82b      	bhi.n	800db7c <_dtoa_r+0x1a4>
 800db24:	495e      	ldr	r1, [pc, #376]	@ (800dca0 <_dtoa_r+0x2c8>)
 800db26:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 800db2a:	ed91 7b00 	vldr	d7, [r1]
 800db2e:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800db32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800db36:	d501      	bpl.n	800db3c <_dtoa_r+0x164>
 800db38:	f108 38ff 	add.w	r8, r8, #4294967295
 800db3c:	2100      	movs	r1, #0
 800db3e:	e01e      	b.n	800db7e <_dtoa_r+0x1a6>
 800db40:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800db42:	4413      	add	r3, r2
 800db44:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 800db48:	2920      	cmp	r1, #32
 800db4a:	bfc1      	itttt	gt
 800db4c:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 800db50:	408e      	lslgt	r6, r1
 800db52:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 800db56:	fa24 f101 	lsrgt.w	r1, r4, r1
 800db5a:	bfd6      	itet	le
 800db5c:	f1c1 0120 	rsble	r1, r1, #32
 800db60:	4331      	orrgt	r1, r6
 800db62:	fa04 f101 	lslle.w	r1, r4, r1
 800db66:	ee07 1a90 	vmov	s15, r1
 800db6a:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800db6e:	3b01      	subs	r3, #1
 800db70:	ee17 1a90 	vmov	r1, s15
 800db74:	2501      	movs	r5, #1
 800db76:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 800db7a:	e7a8      	b.n	800dace <_dtoa_r+0xf6>
 800db7c:	2101      	movs	r1, #1
 800db7e:	1ad2      	subs	r2, r2, r3
 800db80:	1e53      	subs	r3, r2, #1
 800db82:	9306      	str	r3, [sp, #24]
 800db84:	bf45      	ittet	mi
 800db86:	f1c2 0301 	rsbmi	r3, r2, #1
 800db8a:	9304      	strmi	r3, [sp, #16]
 800db8c:	2300      	movpl	r3, #0
 800db8e:	2300      	movmi	r3, #0
 800db90:	bf4c      	ite	mi
 800db92:	9306      	strmi	r3, [sp, #24]
 800db94:	9304      	strpl	r3, [sp, #16]
 800db96:	f1b8 0f00 	cmp.w	r8, #0
 800db9a:	910c      	str	r1, [sp, #48]	@ 0x30
 800db9c:	db18      	blt.n	800dbd0 <_dtoa_r+0x1f8>
 800db9e:	9b06      	ldr	r3, [sp, #24]
 800dba0:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800dba4:	4443      	add	r3, r8
 800dba6:	9306      	str	r3, [sp, #24]
 800dba8:	2300      	movs	r3, #0
 800dbaa:	9a07      	ldr	r2, [sp, #28]
 800dbac:	2a09      	cmp	r2, #9
 800dbae:	d845      	bhi.n	800dc3c <_dtoa_r+0x264>
 800dbb0:	2a05      	cmp	r2, #5
 800dbb2:	bfc4      	itt	gt
 800dbb4:	3a04      	subgt	r2, #4
 800dbb6:	9207      	strgt	r2, [sp, #28]
 800dbb8:	9a07      	ldr	r2, [sp, #28]
 800dbba:	f1a2 0202 	sub.w	r2, r2, #2
 800dbbe:	bfcc      	ite	gt
 800dbc0:	2400      	movgt	r4, #0
 800dbc2:	2401      	movle	r4, #1
 800dbc4:	2a03      	cmp	r2, #3
 800dbc6:	d844      	bhi.n	800dc52 <_dtoa_r+0x27a>
 800dbc8:	e8df f002 	tbb	[pc, r2]
 800dbcc:	0b173634 	.word	0x0b173634
 800dbd0:	9b04      	ldr	r3, [sp, #16]
 800dbd2:	2200      	movs	r2, #0
 800dbd4:	eba3 0308 	sub.w	r3, r3, r8
 800dbd8:	9304      	str	r3, [sp, #16]
 800dbda:	920a      	str	r2, [sp, #40]	@ 0x28
 800dbdc:	f1c8 0300 	rsb	r3, r8, #0
 800dbe0:	e7e3      	b.n	800dbaa <_dtoa_r+0x1d2>
 800dbe2:	2201      	movs	r2, #1
 800dbe4:	9208      	str	r2, [sp, #32]
 800dbe6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800dbe8:	eb08 0b02 	add.w	fp, r8, r2
 800dbec:	f10b 0a01 	add.w	sl, fp, #1
 800dbf0:	4652      	mov	r2, sl
 800dbf2:	2a01      	cmp	r2, #1
 800dbf4:	bfb8      	it	lt
 800dbf6:	2201      	movlt	r2, #1
 800dbf8:	e006      	b.n	800dc08 <_dtoa_r+0x230>
 800dbfa:	2201      	movs	r2, #1
 800dbfc:	9208      	str	r2, [sp, #32]
 800dbfe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800dc00:	2a00      	cmp	r2, #0
 800dc02:	dd29      	ble.n	800dc58 <_dtoa_r+0x280>
 800dc04:	4693      	mov	fp, r2
 800dc06:	4692      	mov	sl, r2
 800dc08:	f8d9 701c 	ldr.w	r7, [r9, #28]
 800dc0c:	2100      	movs	r1, #0
 800dc0e:	2004      	movs	r0, #4
 800dc10:	f100 0614 	add.w	r6, r0, #20
 800dc14:	4296      	cmp	r6, r2
 800dc16:	d926      	bls.n	800dc66 <_dtoa_r+0x28e>
 800dc18:	6079      	str	r1, [r7, #4]
 800dc1a:	4648      	mov	r0, r9
 800dc1c:	9305      	str	r3, [sp, #20]
 800dc1e:	f000 fc83 	bl	800e528 <_Balloc>
 800dc22:	9b05      	ldr	r3, [sp, #20]
 800dc24:	4607      	mov	r7, r0
 800dc26:	2800      	cmp	r0, #0
 800dc28:	d13e      	bne.n	800dca8 <_dtoa_r+0x2d0>
 800dc2a:	4b1e      	ldr	r3, [pc, #120]	@ (800dca4 <_dtoa_r+0x2cc>)
 800dc2c:	4602      	mov	r2, r0
 800dc2e:	f240 11af 	movw	r1, #431	@ 0x1af
 800dc32:	e6ea      	b.n	800da0a <_dtoa_r+0x32>
 800dc34:	2200      	movs	r2, #0
 800dc36:	e7e1      	b.n	800dbfc <_dtoa_r+0x224>
 800dc38:	2200      	movs	r2, #0
 800dc3a:	e7d3      	b.n	800dbe4 <_dtoa_r+0x20c>
 800dc3c:	2401      	movs	r4, #1
 800dc3e:	2200      	movs	r2, #0
 800dc40:	e9cd 2407 	strd	r2, r4, [sp, #28]
 800dc44:	f04f 3bff 	mov.w	fp, #4294967295
 800dc48:	2100      	movs	r1, #0
 800dc4a:	46da      	mov	sl, fp
 800dc4c:	2212      	movs	r2, #18
 800dc4e:	9109      	str	r1, [sp, #36]	@ 0x24
 800dc50:	e7da      	b.n	800dc08 <_dtoa_r+0x230>
 800dc52:	2201      	movs	r2, #1
 800dc54:	9208      	str	r2, [sp, #32]
 800dc56:	e7f5      	b.n	800dc44 <_dtoa_r+0x26c>
 800dc58:	f04f 0b01 	mov.w	fp, #1
 800dc5c:	46da      	mov	sl, fp
 800dc5e:	465a      	mov	r2, fp
 800dc60:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 800dc64:	e7d0      	b.n	800dc08 <_dtoa_r+0x230>
 800dc66:	3101      	adds	r1, #1
 800dc68:	0040      	lsls	r0, r0, #1
 800dc6a:	e7d1      	b.n	800dc10 <_dtoa_r+0x238>
 800dc6c:	f3af 8000 	nop.w
 800dc70:	636f4361 	.word	0x636f4361
 800dc74:	3fd287a7 	.word	0x3fd287a7
 800dc78:	8b60c8b3 	.word	0x8b60c8b3
 800dc7c:	3fc68a28 	.word	0x3fc68a28
 800dc80:	509f79fb 	.word	0x509f79fb
 800dc84:	3fd34413 	.word	0x3fd34413
 800dc88:	0800fa21 	.word	0x0800fa21
 800dc8c:	0800fa38 	.word	0x0800fa38
 800dc90:	7ff00000 	.word	0x7ff00000
 800dc94:	0800fa1d 	.word	0x0800fa1d
 800dc98:	0800f9f1 	.word	0x0800f9f1
 800dc9c:	0800f9f0 	.word	0x0800f9f0
 800dca0:	0800fb88 	.word	0x0800fb88
 800dca4:	0800fa90 	.word	0x0800fa90
 800dca8:	f8d9 201c 	ldr.w	r2, [r9, #28]
 800dcac:	f1ba 0f0e 	cmp.w	sl, #14
 800dcb0:	6010      	str	r0, [r2, #0]
 800dcb2:	d86e      	bhi.n	800dd92 <_dtoa_r+0x3ba>
 800dcb4:	2c00      	cmp	r4, #0
 800dcb6:	d06c      	beq.n	800dd92 <_dtoa_r+0x3ba>
 800dcb8:	f1b8 0f00 	cmp.w	r8, #0
 800dcbc:	f340 80b4 	ble.w	800de28 <_dtoa_r+0x450>
 800dcc0:	4ac8      	ldr	r2, [pc, #800]	@ (800dfe4 <_dtoa_r+0x60c>)
 800dcc2:	f008 010f 	and.w	r1, r8, #15
 800dcc6:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800dcca:	f418 7f80 	tst.w	r8, #256	@ 0x100
 800dcce:	ed92 7b00 	vldr	d7, [r2]
 800dcd2:	ea4f 1128 	mov.w	r1, r8, asr #4
 800dcd6:	f000 809b 	beq.w	800de10 <_dtoa_r+0x438>
 800dcda:	4ac3      	ldr	r2, [pc, #780]	@ (800dfe8 <_dtoa_r+0x610>)
 800dcdc:	ed92 6b08 	vldr	d6, [r2, #32]
 800dce0:	ee88 6b06 	vdiv.f64	d6, d8, d6
 800dce4:	ed8d 6b02 	vstr	d6, [sp, #8]
 800dce8:	f001 010f 	and.w	r1, r1, #15
 800dcec:	2203      	movs	r2, #3
 800dcee:	48be      	ldr	r0, [pc, #760]	@ (800dfe8 <_dtoa_r+0x610>)
 800dcf0:	2900      	cmp	r1, #0
 800dcf2:	f040 808f 	bne.w	800de14 <_dtoa_r+0x43c>
 800dcf6:	ed9d 6b02 	vldr	d6, [sp, #8]
 800dcfa:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800dcfe:	ed8d 7b02 	vstr	d7, [sp, #8]
 800dd02:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800dd04:	ed9d 7b02 	vldr	d7, [sp, #8]
 800dd08:	2900      	cmp	r1, #0
 800dd0a:	f000 80b3 	beq.w	800de74 <_dtoa_r+0x49c>
 800dd0e:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 800dd12:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800dd16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dd1a:	f140 80ab 	bpl.w	800de74 <_dtoa_r+0x49c>
 800dd1e:	f1ba 0f00 	cmp.w	sl, #0
 800dd22:	f000 80a7 	beq.w	800de74 <_dtoa_r+0x49c>
 800dd26:	f1bb 0f00 	cmp.w	fp, #0
 800dd2a:	dd30      	ble.n	800dd8e <_dtoa_r+0x3b6>
 800dd2c:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 800dd30:	ee27 7b06 	vmul.f64	d7, d7, d6
 800dd34:	ed8d 7b02 	vstr	d7, [sp, #8]
 800dd38:	f108 31ff 	add.w	r1, r8, #4294967295
 800dd3c:	9105      	str	r1, [sp, #20]
 800dd3e:	3201      	adds	r2, #1
 800dd40:	465c      	mov	r4, fp
 800dd42:	ed9d 6b02 	vldr	d6, [sp, #8]
 800dd46:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 800dd4a:	ee07 2a90 	vmov	s15, r2
 800dd4e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800dd52:	eea7 5b06 	vfma.f64	d5, d7, d6
 800dd56:	ee15 2a90 	vmov	r2, s11
 800dd5a:	ec51 0b15 	vmov	r0, r1, d5
 800dd5e:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 800dd62:	2c00      	cmp	r4, #0
 800dd64:	f040 808a 	bne.w	800de7c <_dtoa_r+0x4a4>
 800dd68:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800dd6c:	ee36 6b47 	vsub.f64	d6, d6, d7
 800dd70:	ec41 0b17 	vmov	d7, r0, r1
 800dd74:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800dd78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dd7c:	f300 826a 	bgt.w	800e254 <_dtoa_r+0x87c>
 800dd80:	eeb1 7b47 	vneg.f64	d7, d7
 800dd84:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800dd88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dd8c:	d423      	bmi.n	800ddd6 <_dtoa_r+0x3fe>
 800dd8e:	ed8d 8b02 	vstr	d8, [sp, #8]
 800dd92:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800dd94:	2a00      	cmp	r2, #0
 800dd96:	f2c0 8129 	blt.w	800dfec <_dtoa_r+0x614>
 800dd9a:	f1b8 0f0e 	cmp.w	r8, #14
 800dd9e:	f300 8125 	bgt.w	800dfec <_dtoa_r+0x614>
 800dda2:	4b90      	ldr	r3, [pc, #576]	@ (800dfe4 <_dtoa_r+0x60c>)
 800dda4:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800dda8:	ed93 6b00 	vldr	d6, [r3]
 800ddac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ddae:	2b00      	cmp	r3, #0
 800ddb0:	f280 80c8 	bge.w	800df44 <_dtoa_r+0x56c>
 800ddb4:	f1ba 0f00 	cmp.w	sl, #0
 800ddb8:	f300 80c4 	bgt.w	800df44 <_dtoa_r+0x56c>
 800ddbc:	d10b      	bne.n	800ddd6 <_dtoa_r+0x3fe>
 800ddbe:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800ddc2:	ee26 6b07 	vmul.f64	d6, d6, d7
 800ddc6:	ed9d 7b02 	vldr	d7, [sp, #8]
 800ddca:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800ddce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ddd2:	f2c0 823c 	blt.w	800e24e <_dtoa_r+0x876>
 800ddd6:	2400      	movs	r4, #0
 800ddd8:	4625      	mov	r5, r4
 800ddda:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dddc:	43db      	mvns	r3, r3
 800ddde:	9305      	str	r3, [sp, #20]
 800dde0:	463e      	mov	r6, r7
 800dde2:	f04f 0800 	mov.w	r8, #0
 800dde6:	4621      	mov	r1, r4
 800dde8:	4648      	mov	r0, r9
 800ddea:	f000 fbdd 	bl	800e5a8 <_Bfree>
 800ddee:	2d00      	cmp	r5, #0
 800ddf0:	f000 80a2 	beq.w	800df38 <_dtoa_r+0x560>
 800ddf4:	f1b8 0f00 	cmp.w	r8, #0
 800ddf8:	d005      	beq.n	800de06 <_dtoa_r+0x42e>
 800ddfa:	45a8      	cmp	r8, r5
 800ddfc:	d003      	beq.n	800de06 <_dtoa_r+0x42e>
 800ddfe:	4641      	mov	r1, r8
 800de00:	4648      	mov	r0, r9
 800de02:	f000 fbd1 	bl	800e5a8 <_Bfree>
 800de06:	4629      	mov	r1, r5
 800de08:	4648      	mov	r0, r9
 800de0a:	f000 fbcd 	bl	800e5a8 <_Bfree>
 800de0e:	e093      	b.n	800df38 <_dtoa_r+0x560>
 800de10:	2202      	movs	r2, #2
 800de12:	e76c      	b.n	800dcee <_dtoa_r+0x316>
 800de14:	07cc      	lsls	r4, r1, #31
 800de16:	d504      	bpl.n	800de22 <_dtoa_r+0x44a>
 800de18:	ed90 6b00 	vldr	d6, [r0]
 800de1c:	3201      	adds	r2, #1
 800de1e:	ee27 7b06 	vmul.f64	d7, d7, d6
 800de22:	1049      	asrs	r1, r1, #1
 800de24:	3008      	adds	r0, #8
 800de26:	e763      	b.n	800dcf0 <_dtoa_r+0x318>
 800de28:	d022      	beq.n	800de70 <_dtoa_r+0x498>
 800de2a:	f1c8 0100 	rsb	r1, r8, #0
 800de2e:	4a6d      	ldr	r2, [pc, #436]	@ (800dfe4 <_dtoa_r+0x60c>)
 800de30:	f001 000f 	and.w	r0, r1, #15
 800de34:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800de38:	ed92 7b00 	vldr	d7, [r2]
 800de3c:	ee28 7b07 	vmul.f64	d7, d8, d7
 800de40:	ed8d 7b02 	vstr	d7, [sp, #8]
 800de44:	4868      	ldr	r0, [pc, #416]	@ (800dfe8 <_dtoa_r+0x610>)
 800de46:	1109      	asrs	r1, r1, #4
 800de48:	2400      	movs	r4, #0
 800de4a:	2202      	movs	r2, #2
 800de4c:	b929      	cbnz	r1, 800de5a <_dtoa_r+0x482>
 800de4e:	2c00      	cmp	r4, #0
 800de50:	f43f af57 	beq.w	800dd02 <_dtoa_r+0x32a>
 800de54:	ed8d 7b02 	vstr	d7, [sp, #8]
 800de58:	e753      	b.n	800dd02 <_dtoa_r+0x32a>
 800de5a:	07ce      	lsls	r6, r1, #31
 800de5c:	d505      	bpl.n	800de6a <_dtoa_r+0x492>
 800de5e:	ed90 6b00 	vldr	d6, [r0]
 800de62:	3201      	adds	r2, #1
 800de64:	2401      	movs	r4, #1
 800de66:	ee27 7b06 	vmul.f64	d7, d7, d6
 800de6a:	1049      	asrs	r1, r1, #1
 800de6c:	3008      	adds	r0, #8
 800de6e:	e7ed      	b.n	800de4c <_dtoa_r+0x474>
 800de70:	2202      	movs	r2, #2
 800de72:	e746      	b.n	800dd02 <_dtoa_r+0x32a>
 800de74:	f8cd 8014 	str.w	r8, [sp, #20]
 800de78:	4654      	mov	r4, sl
 800de7a:	e762      	b.n	800dd42 <_dtoa_r+0x36a>
 800de7c:	4a59      	ldr	r2, [pc, #356]	@ (800dfe4 <_dtoa_r+0x60c>)
 800de7e:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 800de82:	ed12 4b02 	vldr	d4, [r2, #-8]
 800de86:	9a08      	ldr	r2, [sp, #32]
 800de88:	ec41 0b17 	vmov	d7, r0, r1
 800de8c:	443c      	add	r4, r7
 800de8e:	b34a      	cbz	r2, 800dee4 <_dtoa_r+0x50c>
 800de90:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 800de94:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 800de98:	463e      	mov	r6, r7
 800de9a:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800de9e:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800dea2:	ee35 7b47 	vsub.f64	d7, d5, d7
 800dea6:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800deaa:	ee14 2a90 	vmov	r2, s9
 800deae:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800deb2:	3230      	adds	r2, #48	@ 0x30
 800deb4:	ee36 6b45 	vsub.f64	d6, d6, d5
 800deb8:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800debc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dec0:	f806 2b01 	strb.w	r2, [r6], #1
 800dec4:	d438      	bmi.n	800df38 <_dtoa_r+0x560>
 800dec6:	ee32 5b46 	vsub.f64	d5, d2, d6
 800deca:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800dece:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ded2:	d46e      	bmi.n	800dfb2 <_dtoa_r+0x5da>
 800ded4:	42a6      	cmp	r6, r4
 800ded6:	f43f af5a 	beq.w	800dd8e <_dtoa_r+0x3b6>
 800deda:	ee27 7b03 	vmul.f64	d7, d7, d3
 800dede:	ee26 6b03 	vmul.f64	d6, d6, d3
 800dee2:	e7e0      	b.n	800dea6 <_dtoa_r+0x4ce>
 800dee4:	4621      	mov	r1, r4
 800dee6:	463e      	mov	r6, r7
 800dee8:	ee27 7b04 	vmul.f64	d7, d7, d4
 800deec:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800def0:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800def4:	ee14 2a90 	vmov	r2, s9
 800def8:	3230      	adds	r2, #48	@ 0x30
 800defa:	f806 2b01 	strb.w	r2, [r6], #1
 800defe:	42a6      	cmp	r6, r4
 800df00:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800df04:	ee36 6b45 	vsub.f64	d6, d6, d5
 800df08:	d119      	bne.n	800df3e <_dtoa_r+0x566>
 800df0a:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 800df0e:	ee37 4b05 	vadd.f64	d4, d7, d5
 800df12:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800df16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800df1a:	dc4a      	bgt.n	800dfb2 <_dtoa_r+0x5da>
 800df1c:	ee35 5b47 	vsub.f64	d5, d5, d7
 800df20:	eeb4 6bc5 	vcmpe.f64	d6, d5
 800df24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800df28:	f57f af31 	bpl.w	800dd8e <_dtoa_r+0x3b6>
 800df2c:	460e      	mov	r6, r1
 800df2e:	3901      	subs	r1, #1
 800df30:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800df34:	2b30      	cmp	r3, #48	@ 0x30
 800df36:	d0f9      	beq.n	800df2c <_dtoa_r+0x554>
 800df38:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800df3c:	e027      	b.n	800df8e <_dtoa_r+0x5b6>
 800df3e:	ee26 6b03 	vmul.f64	d6, d6, d3
 800df42:	e7d5      	b.n	800def0 <_dtoa_r+0x518>
 800df44:	ed9d 7b02 	vldr	d7, [sp, #8]
 800df48:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 800df4c:	463e      	mov	r6, r7
 800df4e:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800df52:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800df56:	ee15 3a10 	vmov	r3, s10
 800df5a:	3330      	adds	r3, #48	@ 0x30
 800df5c:	f806 3b01 	strb.w	r3, [r6], #1
 800df60:	1bf3      	subs	r3, r6, r7
 800df62:	459a      	cmp	sl, r3
 800df64:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800df68:	eea3 7b46 	vfms.f64	d7, d3, d6
 800df6c:	d132      	bne.n	800dfd4 <_dtoa_r+0x5fc>
 800df6e:	ee37 7b07 	vadd.f64	d7, d7, d7
 800df72:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800df76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800df7a:	dc18      	bgt.n	800dfae <_dtoa_r+0x5d6>
 800df7c:	eeb4 7b46 	vcmp.f64	d7, d6
 800df80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800df84:	d103      	bne.n	800df8e <_dtoa_r+0x5b6>
 800df86:	ee15 3a10 	vmov	r3, s10
 800df8a:	07db      	lsls	r3, r3, #31
 800df8c:	d40f      	bmi.n	800dfae <_dtoa_r+0x5d6>
 800df8e:	9901      	ldr	r1, [sp, #4]
 800df90:	4648      	mov	r0, r9
 800df92:	f000 fb09 	bl	800e5a8 <_Bfree>
 800df96:	2300      	movs	r3, #0
 800df98:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800df9a:	7033      	strb	r3, [r6, #0]
 800df9c:	f108 0301 	add.w	r3, r8, #1
 800dfa0:	6013      	str	r3, [r2, #0]
 800dfa2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800dfa4:	2b00      	cmp	r3, #0
 800dfa6:	f000 824b 	beq.w	800e440 <_dtoa_r+0xa68>
 800dfaa:	601e      	str	r6, [r3, #0]
 800dfac:	e248      	b.n	800e440 <_dtoa_r+0xa68>
 800dfae:	f8cd 8014 	str.w	r8, [sp, #20]
 800dfb2:	4633      	mov	r3, r6
 800dfb4:	461e      	mov	r6, r3
 800dfb6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800dfba:	2a39      	cmp	r2, #57	@ 0x39
 800dfbc:	d106      	bne.n	800dfcc <_dtoa_r+0x5f4>
 800dfbe:	429f      	cmp	r7, r3
 800dfc0:	d1f8      	bne.n	800dfb4 <_dtoa_r+0x5dc>
 800dfc2:	9a05      	ldr	r2, [sp, #20]
 800dfc4:	3201      	adds	r2, #1
 800dfc6:	9205      	str	r2, [sp, #20]
 800dfc8:	2230      	movs	r2, #48	@ 0x30
 800dfca:	703a      	strb	r2, [r7, #0]
 800dfcc:	781a      	ldrb	r2, [r3, #0]
 800dfce:	3201      	adds	r2, #1
 800dfd0:	701a      	strb	r2, [r3, #0]
 800dfd2:	e7b1      	b.n	800df38 <_dtoa_r+0x560>
 800dfd4:	ee27 7b04 	vmul.f64	d7, d7, d4
 800dfd8:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800dfdc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dfe0:	d1b5      	bne.n	800df4e <_dtoa_r+0x576>
 800dfe2:	e7d4      	b.n	800df8e <_dtoa_r+0x5b6>
 800dfe4:	0800fb88 	.word	0x0800fb88
 800dfe8:	0800fb60 	.word	0x0800fb60
 800dfec:	9908      	ldr	r1, [sp, #32]
 800dfee:	2900      	cmp	r1, #0
 800dff0:	f000 80e9 	beq.w	800e1c6 <_dtoa_r+0x7ee>
 800dff4:	9907      	ldr	r1, [sp, #28]
 800dff6:	2901      	cmp	r1, #1
 800dff8:	f300 80cb 	bgt.w	800e192 <_dtoa_r+0x7ba>
 800dffc:	2d00      	cmp	r5, #0
 800dffe:	f000 80c4 	beq.w	800e18a <_dtoa_r+0x7b2>
 800e002:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800e006:	9e04      	ldr	r6, [sp, #16]
 800e008:	461c      	mov	r4, r3
 800e00a:	9305      	str	r3, [sp, #20]
 800e00c:	9b04      	ldr	r3, [sp, #16]
 800e00e:	4413      	add	r3, r2
 800e010:	9304      	str	r3, [sp, #16]
 800e012:	9b06      	ldr	r3, [sp, #24]
 800e014:	2101      	movs	r1, #1
 800e016:	4413      	add	r3, r2
 800e018:	4648      	mov	r0, r9
 800e01a:	9306      	str	r3, [sp, #24]
 800e01c:	f000 fb78 	bl	800e710 <__i2b>
 800e020:	9b05      	ldr	r3, [sp, #20]
 800e022:	4605      	mov	r5, r0
 800e024:	b166      	cbz	r6, 800e040 <_dtoa_r+0x668>
 800e026:	9a06      	ldr	r2, [sp, #24]
 800e028:	2a00      	cmp	r2, #0
 800e02a:	dd09      	ble.n	800e040 <_dtoa_r+0x668>
 800e02c:	42b2      	cmp	r2, r6
 800e02e:	9904      	ldr	r1, [sp, #16]
 800e030:	bfa8      	it	ge
 800e032:	4632      	movge	r2, r6
 800e034:	1a89      	subs	r1, r1, r2
 800e036:	9104      	str	r1, [sp, #16]
 800e038:	9906      	ldr	r1, [sp, #24]
 800e03a:	1ab6      	subs	r6, r6, r2
 800e03c:	1a8a      	subs	r2, r1, r2
 800e03e:	9206      	str	r2, [sp, #24]
 800e040:	b30b      	cbz	r3, 800e086 <_dtoa_r+0x6ae>
 800e042:	9a08      	ldr	r2, [sp, #32]
 800e044:	2a00      	cmp	r2, #0
 800e046:	f000 80c5 	beq.w	800e1d4 <_dtoa_r+0x7fc>
 800e04a:	2c00      	cmp	r4, #0
 800e04c:	f000 80bf 	beq.w	800e1ce <_dtoa_r+0x7f6>
 800e050:	4629      	mov	r1, r5
 800e052:	4622      	mov	r2, r4
 800e054:	4648      	mov	r0, r9
 800e056:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e058:	f000 fc12 	bl	800e880 <__pow5mult>
 800e05c:	9a01      	ldr	r2, [sp, #4]
 800e05e:	4601      	mov	r1, r0
 800e060:	4605      	mov	r5, r0
 800e062:	4648      	mov	r0, r9
 800e064:	f000 fb6a 	bl	800e73c <__multiply>
 800e068:	9901      	ldr	r1, [sp, #4]
 800e06a:	9005      	str	r0, [sp, #20]
 800e06c:	4648      	mov	r0, r9
 800e06e:	f000 fa9b 	bl	800e5a8 <_Bfree>
 800e072:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e074:	1b1b      	subs	r3, r3, r4
 800e076:	f000 80b0 	beq.w	800e1da <_dtoa_r+0x802>
 800e07a:	9905      	ldr	r1, [sp, #20]
 800e07c:	461a      	mov	r2, r3
 800e07e:	4648      	mov	r0, r9
 800e080:	f000 fbfe 	bl	800e880 <__pow5mult>
 800e084:	9001      	str	r0, [sp, #4]
 800e086:	2101      	movs	r1, #1
 800e088:	4648      	mov	r0, r9
 800e08a:	f000 fb41 	bl	800e710 <__i2b>
 800e08e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e090:	4604      	mov	r4, r0
 800e092:	2b00      	cmp	r3, #0
 800e094:	f000 81da 	beq.w	800e44c <_dtoa_r+0xa74>
 800e098:	461a      	mov	r2, r3
 800e09a:	4601      	mov	r1, r0
 800e09c:	4648      	mov	r0, r9
 800e09e:	f000 fbef 	bl	800e880 <__pow5mult>
 800e0a2:	9b07      	ldr	r3, [sp, #28]
 800e0a4:	2b01      	cmp	r3, #1
 800e0a6:	4604      	mov	r4, r0
 800e0a8:	f300 80a0 	bgt.w	800e1ec <_dtoa_r+0x814>
 800e0ac:	9b02      	ldr	r3, [sp, #8]
 800e0ae:	2b00      	cmp	r3, #0
 800e0b0:	f040 8096 	bne.w	800e1e0 <_dtoa_r+0x808>
 800e0b4:	9b03      	ldr	r3, [sp, #12]
 800e0b6:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800e0ba:	2a00      	cmp	r2, #0
 800e0bc:	f040 8092 	bne.w	800e1e4 <_dtoa_r+0x80c>
 800e0c0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800e0c4:	0d12      	lsrs	r2, r2, #20
 800e0c6:	0512      	lsls	r2, r2, #20
 800e0c8:	2a00      	cmp	r2, #0
 800e0ca:	f000 808d 	beq.w	800e1e8 <_dtoa_r+0x810>
 800e0ce:	9b04      	ldr	r3, [sp, #16]
 800e0d0:	3301      	adds	r3, #1
 800e0d2:	9304      	str	r3, [sp, #16]
 800e0d4:	9b06      	ldr	r3, [sp, #24]
 800e0d6:	3301      	adds	r3, #1
 800e0d8:	9306      	str	r3, [sp, #24]
 800e0da:	2301      	movs	r3, #1
 800e0dc:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e0de:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e0e0:	2b00      	cmp	r3, #0
 800e0e2:	f000 81b9 	beq.w	800e458 <_dtoa_r+0xa80>
 800e0e6:	6922      	ldr	r2, [r4, #16]
 800e0e8:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800e0ec:	6910      	ldr	r0, [r2, #16]
 800e0ee:	f000 fac3 	bl	800e678 <__hi0bits>
 800e0f2:	f1c0 0020 	rsb	r0, r0, #32
 800e0f6:	9b06      	ldr	r3, [sp, #24]
 800e0f8:	4418      	add	r0, r3
 800e0fa:	f010 001f 	ands.w	r0, r0, #31
 800e0fe:	f000 8081 	beq.w	800e204 <_dtoa_r+0x82c>
 800e102:	f1c0 0220 	rsb	r2, r0, #32
 800e106:	2a04      	cmp	r2, #4
 800e108:	dd73      	ble.n	800e1f2 <_dtoa_r+0x81a>
 800e10a:	9b04      	ldr	r3, [sp, #16]
 800e10c:	f1c0 001c 	rsb	r0, r0, #28
 800e110:	4403      	add	r3, r0
 800e112:	9304      	str	r3, [sp, #16]
 800e114:	9b06      	ldr	r3, [sp, #24]
 800e116:	4406      	add	r6, r0
 800e118:	4403      	add	r3, r0
 800e11a:	9306      	str	r3, [sp, #24]
 800e11c:	9b04      	ldr	r3, [sp, #16]
 800e11e:	2b00      	cmp	r3, #0
 800e120:	dd05      	ble.n	800e12e <_dtoa_r+0x756>
 800e122:	9901      	ldr	r1, [sp, #4]
 800e124:	461a      	mov	r2, r3
 800e126:	4648      	mov	r0, r9
 800e128:	f000 fc04 	bl	800e934 <__lshift>
 800e12c:	9001      	str	r0, [sp, #4]
 800e12e:	9b06      	ldr	r3, [sp, #24]
 800e130:	2b00      	cmp	r3, #0
 800e132:	dd05      	ble.n	800e140 <_dtoa_r+0x768>
 800e134:	4621      	mov	r1, r4
 800e136:	461a      	mov	r2, r3
 800e138:	4648      	mov	r0, r9
 800e13a:	f000 fbfb 	bl	800e934 <__lshift>
 800e13e:	4604      	mov	r4, r0
 800e140:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e142:	2b00      	cmp	r3, #0
 800e144:	d060      	beq.n	800e208 <_dtoa_r+0x830>
 800e146:	9801      	ldr	r0, [sp, #4]
 800e148:	4621      	mov	r1, r4
 800e14a:	f000 fc5f 	bl	800ea0c <__mcmp>
 800e14e:	2800      	cmp	r0, #0
 800e150:	da5a      	bge.n	800e208 <_dtoa_r+0x830>
 800e152:	f108 33ff 	add.w	r3, r8, #4294967295
 800e156:	9305      	str	r3, [sp, #20]
 800e158:	9901      	ldr	r1, [sp, #4]
 800e15a:	2300      	movs	r3, #0
 800e15c:	220a      	movs	r2, #10
 800e15e:	4648      	mov	r0, r9
 800e160:	f000 fa44 	bl	800e5ec <__multadd>
 800e164:	9b08      	ldr	r3, [sp, #32]
 800e166:	9001      	str	r0, [sp, #4]
 800e168:	2b00      	cmp	r3, #0
 800e16a:	f000 8177 	beq.w	800e45c <_dtoa_r+0xa84>
 800e16e:	4629      	mov	r1, r5
 800e170:	2300      	movs	r3, #0
 800e172:	220a      	movs	r2, #10
 800e174:	4648      	mov	r0, r9
 800e176:	f000 fa39 	bl	800e5ec <__multadd>
 800e17a:	f1bb 0f00 	cmp.w	fp, #0
 800e17e:	4605      	mov	r5, r0
 800e180:	dc6e      	bgt.n	800e260 <_dtoa_r+0x888>
 800e182:	9b07      	ldr	r3, [sp, #28]
 800e184:	2b02      	cmp	r3, #2
 800e186:	dc48      	bgt.n	800e21a <_dtoa_r+0x842>
 800e188:	e06a      	b.n	800e260 <_dtoa_r+0x888>
 800e18a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e18c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800e190:	e739      	b.n	800e006 <_dtoa_r+0x62e>
 800e192:	f10a 34ff 	add.w	r4, sl, #4294967295
 800e196:	42a3      	cmp	r3, r4
 800e198:	db07      	blt.n	800e1aa <_dtoa_r+0x7d2>
 800e19a:	f1ba 0f00 	cmp.w	sl, #0
 800e19e:	eba3 0404 	sub.w	r4, r3, r4
 800e1a2:	db0b      	blt.n	800e1bc <_dtoa_r+0x7e4>
 800e1a4:	9e04      	ldr	r6, [sp, #16]
 800e1a6:	4652      	mov	r2, sl
 800e1a8:	e72f      	b.n	800e00a <_dtoa_r+0x632>
 800e1aa:	1ae2      	subs	r2, r4, r3
 800e1ac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e1ae:	9e04      	ldr	r6, [sp, #16]
 800e1b0:	4413      	add	r3, r2
 800e1b2:	930a      	str	r3, [sp, #40]	@ 0x28
 800e1b4:	4652      	mov	r2, sl
 800e1b6:	4623      	mov	r3, r4
 800e1b8:	2400      	movs	r4, #0
 800e1ba:	e726      	b.n	800e00a <_dtoa_r+0x632>
 800e1bc:	9a04      	ldr	r2, [sp, #16]
 800e1be:	eba2 060a 	sub.w	r6, r2, sl
 800e1c2:	2200      	movs	r2, #0
 800e1c4:	e721      	b.n	800e00a <_dtoa_r+0x632>
 800e1c6:	9e04      	ldr	r6, [sp, #16]
 800e1c8:	9d08      	ldr	r5, [sp, #32]
 800e1ca:	461c      	mov	r4, r3
 800e1cc:	e72a      	b.n	800e024 <_dtoa_r+0x64c>
 800e1ce:	9a01      	ldr	r2, [sp, #4]
 800e1d0:	9205      	str	r2, [sp, #20]
 800e1d2:	e752      	b.n	800e07a <_dtoa_r+0x6a2>
 800e1d4:	9901      	ldr	r1, [sp, #4]
 800e1d6:	461a      	mov	r2, r3
 800e1d8:	e751      	b.n	800e07e <_dtoa_r+0x6a6>
 800e1da:	9b05      	ldr	r3, [sp, #20]
 800e1dc:	9301      	str	r3, [sp, #4]
 800e1de:	e752      	b.n	800e086 <_dtoa_r+0x6ae>
 800e1e0:	2300      	movs	r3, #0
 800e1e2:	e77b      	b.n	800e0dc <_dtoa_r+0x704>
 800e1e4:	9b02      	ldr	r3, [sp, #8]
 800e1e6:	e779      	b.n	800e0dc <_dtoa_r+0x704>
 800e1e8:	920b      	str	r2, [sp, #44]	@ 0x2c
 800e1ea:	e778      	b.n	800e0de <_dtoa_r+0x706>
 800e1ec:	2300      	movs	r3, #0
 800e1ee:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e1f0:	e779      	b.n	800e0e6 <_dtoa_r+0x70e>
 800e1f2:	d093      	beq.n	800e11c <_dtoa_r+0x744>
 800e1f4:	9b04      	ldr	r3, [sp, #16]
 800e1f6:	321c      	adds	r2, #28
 800e1f8:	4413      	add	r3, r2
 800e1fa:	9304      	str	r3, [sp, #16]
 800e1fc:	9b06      	ldr	r3, [sp, #24]
 800e1fe:	4416      	add	r6, r2
 800e200:	4413      	add	r3, r2
 800e202:	e78a      	b.n	800e11a <_dtoa_r+0x742>
 800e204:	4602      	mov	r2, r0
 800e206:	e7f5      	b.n	800e1f4 <_dtoa_r+0x81c>
 800e208:	f1ba 0f00 	cmp.w	sl, #0
 800e20c:	f8cd 8014 	str.w	r8, [sp, #20]
 800e210:	46d3      	mov	fp, sl
 800e212:	dc21      	bgt.n	800e258 <_dtoa_r+0x880>
 800e214:	9b07      	ldr	r3, [sp, #28]
 800e216:	2b02      	cmp	r3, #2
 800e218:	dd1e      	ble.n	800e258 <_dtoa_r+0x880>
 800e21a:	f1bb 0f00 	cmp.w	fp, #0
 800e21e:	f47f addc 	bne.w	800ddda <_dtoa_r+0x402>
 800e222:	4621      	mov	r1, r4
 800e224:	465b      	mov	r3, fp
 800e226:	2205      	movs	r2, #5
 800e228:	4648      	mov	r0, r9
 800e22a:	f000 f9df 	bl	800e5ec <__multadd>
 800e22e:	4601      	mov	r1, r0
 800e230:	4604      	mov	r4, r0
 800e232:	9801      	ldr	r0, [sp, #4]
 800e234:	f000 fbea 	bl	800ea0c <__mcmp>
 800e238:	2800      	cmp	r0, #0
 800e23a:	f77f adce 	ble.w	800ddda <_dtoa_r+0x402>
 800e23e:	463e      	mov	r6, r7
 800e240:	2331      	movs	r3, #49	@ 0x31
 800e242:	f806 3b01 	strb.w	r3, [r6], #1
 800e246:	9b05      	ldr	r3, [sp, #20]
 800e248:	3301      	adds	r3, #1
 800e24a:	9305      	str	r3, [sp, #20]
 800e24c:	e5c9      	b.n	800dde2 <_dtoa_r+0x40a>
 800e24e:	f8cd 8014 	str.w	r8, [sp, #20]
 800e252:	4654      	mov	r4, sl
 800e254:	4625      	mov	r5, r4
 800e256:	e7f2      	b.n	800e23e <_dtoa_r+0x866>
 800e258:	9b08      	ldr	r3, [sp, #32]
 800e25a:	2b00      	cmp	r3, #0
 800e25c:	f000 8102 	beq.w	800e464 <_dtoa_r+0xa8c>
 800e260:	2e00      	cmp	r6, #0
 800e262:	dd05      	ble.n	800e270 <_dtoa_r+0x898>
 800e264:	4629      	mov	r1, r5
 800e266:	4632      	mov	r2, r6
 800e268:	4648      	mov	r0, r9
 800e26a:	f000 fb63 	bl	800e934 <__lshift>
 800e26e:	4605      	mov	r5, r0
 800e270:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e272:	2b00      	cmp	r3, #0
 800e274:	d058      	beq.n	800e328 <_dtoa_r+0x950>
 800e276:	6869      	ldr	r1, [r5, #4]
 800e278:	4648      	mov	r0, r9
 800e27a:	f000 f955 	bl	800e528 <_Balloc>
 800e27e:	4606      	mov	r6, r0
 800e280:	b928      	cbnz	r0, 800e28e <_dtoa_r+0x8b6>
 800e282:	4b82      	ldr	r3, [pc, #520]	@ (800e48c <_dtoa_r+0xab4>)
 800e284:	4602      	mov	r2, r0
 800e286:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800e28a:	f7ff bbbe 	b.w	800da0a <_dtoa_r+0x32>
 800e28e:	692a      	ldr	r2, [r5, #16]
 800e290:	3202      	adds	r2, #2
 800e292:	0092      	lsls	r2, r2, #2
 800e294:	f105 010c 	add.w	r1, r5, #12
 800e298:	300c      	adds	r0, #12
 800e29a:	f7ff fb04 	bl	800d8a6 <memcpy>
 800e29e:	2201      	movs	r2, #1
 800e2a0:	4631      	mov	r1, r6
 800e2a2:	4648      	mov	r0, r9
 800e2a4:	f000 fb46 	bl	800e934 <__lshift>
 800e2a8:	1c7b      	adds	r3, r7, #1
 800e2aa:	9304      	str	r3, [sp, #16]
 800e2ac:	eb07 030b 	add.w	r3, r7, fp
 800e2b0:	9309      	str	r3, [sp, #36]	@ 0x24
 800e2b2:	9b02      	ldr	r3, [sp, #8]
 800e2b4:	f003 0301 	and.w	r3, r3, #1
 800e2b8:	46a8      	mov	r8, r5
 800e2ba:	9308      	str	r3, [sp, #32]
 800e2bc:	4605      	mov	r5, r0
 800e2be:	9b04      	ldr	r3, [sp, #16]
 800e2c0:	9801      	ldr	r0, [sp, #4]
 800e2c2:	4621      	mov	r1, r4
 800e2c4:	f103 3bff 	add.w	fp, r3, #4294967295
 800e2c8:	f7ff fafb 	bl	800d8c2 <quorem>
 800e2cc:	4641      	mov	r1, r8
 800e2ce:	9002      	str	r0, [sp, #8]
 800e2d0:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800e2d4:	9801      	ldr	r0, [sp, #4]
 800e2d6:	f000 fb99 	bl	800ea0c <__mcmp>
 800e2da:	462a      	mov	r2, r5
 800e2dc:	9006      	str	r0, [sp, #24]
 800e2de:	4621      	mov	r1, r4
 800e2e0:	4648      	mov	r0, r9
 800e2e2:	f000 fbaf 	bl	800ea44 <__mdiff>
 800e2e6:	68c2      	ldr	r2, [r0, #12]
 800e2e8:	4606      	mov	r6, r0
 800e2ea:	b9fa      	cbnz	r2, 800e32c <_dtoa_r+0x954>
 800e2ec:	4601      	mov	r1, r0
 800e2ee:	9801      	ldr	r0, [sp, #4]
 800e2f0:	f000 fb8c 	bl	800ea0c <__mcmp>
 800e2f4:	4602      	mov	r2, r0
 800e2f6:	4631      	mov	r1, r6
 800e2f8:	4648      	mov	r0, r9
 800e2fa:	920a      	str	r2, [sp, #40]	@ 0x28
 800e2fc:	f000 f954 	bl	800e5a8 <_Bfree>
 800e300:	9b07      	ldr	r3, [sp, #28]
 800e302:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e304:	9e04      	ldr	r6, [sp, #16]
 800e306:	ea42 0103 	orr.w	r1, r2, r3
 800e30a:	9b08      	ldr	r3, [sp, #32]
 800e30c:	4319      	orrs	r1, r3
 800e30e:	d10f      	bne.n	800e330 <_dtoa_r+0x958>
 800e310:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800e314:	d028      	beq.n	800e368 <_dtoa_r+0x990>
 800e316:	9b06      	ldr	r3, [sp, #24]
 800e318:	2b00      	cmp	r3, #0
 800e31a:	dd02      	ble.n	800e322 <_dtoa_r+0x94a>
 800e31c:	9b02      	ldr	r3, [sp, #8]
 800e31e:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 800e322:	f88b a000 	strb.w	sl, [fp]
 800e326:	e55e      	b.n	800dde6 <_dtoa_r+0x40e>
 800e328:	4628      	mov	r0, r5
 800e32a:	e7bd      	b.n	800e2a8 <_dtoa_r+0x8d0>
 800e32c:	2201      	movs	r2, #1
 800e32e:	e7e2      	b.n	800e2f6 <_dtoa_r+0x91e>
 800e330:	9b06      	ldr	r3, [sp, #24]
 800e332:	2b00      	cmp	r3, #0
 800e334:	db04      	blt.n	800e340 <_dtoa_r+0x968>
 800e336:	9907      	ldr	r1, [sp, #28]
 800e338:	430b      	orrs	r3, r1
 800e33a:	9908      	ldr	r1, [sp, #32]
 800e33c:	430b      	orrs	r3, r1
 800e33e:	d120      	bne.n	800e382 <_dtoa_r+0x9aa>
 800e340:	2a00      	cmp	r2, #0
 800e342:	ddee      	ble.n	800e322 <_dtoa_r+0x94a>
 800e344:	9901      	ldr	r1, [sp, #4]
 800e346:	2201      	movs	r2, #1
 800e348:	4648      	mov	r0, r9
 800e34a:	f000 faf3 	bl	800e934 <__lshift>
 800e34e:	4621      	mov	r1, r4
 800e350:	9001      	str	r0, [sp, #4]
 800e352:	f000 fb5b 	bl	800ea0c <__mcmp>
 800e356:	2800      	cmp	r0, #0
 800e358:	dc03      	bgt.n	800e362 <_dtoa_r+0x98a>
 800e35a:	d1e2      	bne.n	800e322 <_dtoa_r+0x94a>
 800e35c:	f01a 0f01 	tst.w	sl, #1
 800e360:	d0df      	beq.n	800e322 <_dtoa_r+0x94a>
 800e362:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800e366:	d1d9      	bne.n	800e31c <_dtoa_r+0x944>
 800e368:	2339      	movs	r3, #57	@ 0x39
 800e36a:	f88b 3000 	strb.w	r3, [fp]
 800e36e:	4633      	mov	r3, r6
 800e370:	461e      	mov	r6, r3
 800e372:	3b01      	subs	r3, #1
 800e374:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800e378:	2a39      	cmp	r2, #57	@ 0x39
 800e37a:	d052      	beq.n	800e422 <_dtoa_r+0xa4a>
 800e37c:	3201      	adds	r2, #1
 800e37e:	701a      	strb	r2, [r3, #0]
 800e380:	e531      	b.n	800dde6 <_dtoa_r+0x40e>
 800e382:	2a00      	cmp	r2, #0
 800e384:	dd07      	ble.n	800e396 <_dtoa_r+0x9be>
 800e386:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800e38a:	d0ed      	beq.n	800e368 <_dtoa_r+0x990>
 800e38c:	f10a 0301 	add.w	r3, sl, #1
 800e390:	f88b 3000 	strb.w	r3, [fp]
 800e394:	e527      	b.n	800dde6 <_dtoa_r+0x40e>
 800e396:	9b04      	ldr	r3, [sp, #16]
 800e398:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e39a:	f803 ac01 	strb.w	sl, [r3, #-1]
 800e39e:	4293      	cmp	r3, r2
 800e3a0:	d029      	beq.n	800e3f6 <_dtoa_r+0xa1e>
 800e3a2:	9901      	ldr	r1, [sp, #4]
 800e3a4:	2300      	movs	r3, #0
 800e3a6:	220a      	movs	r2, #10
 800e3a8:	4648      	mov	r0, r9
 800e3aa:	f000 f91f 	bl	800e5ec <__multadd>
 800e3ae:	45a8      	cmp	r8, r5
 800e3b0:	9001      	str	r0, [sp, #4]
 800e3b2:	f04f 0300 	mov.w	r3, #0
 800e3b6:	f04f 020a 	mov.w	r2, #10
 800e3ba:	4641      	mov	r1, r8
 800e3bc:	4648      	mov	r0, r9
 800e3be:	d107      	bne.n	800e3d0 <_dtoa_r+0x9f8>
 800e3c0:	f000 f914 	bl	800e5ec <__multadd>
 800e3c4:	4680      	mov	r8, r0
 800e3c6:	4605      	mov	r5, r0
 800e3c8:	9b04      	ldr	r3, [sp, #16]
 800e3ca:	3301      	adds	r3, #1
 800e3cc:	9304      	str	r3, [sp, #16]
 800e3ce:	e776      	b.n	800e2be <_dtoa_r+0x8e6>
 800e3d0:	f000 f90c 	bl	800e5ec <__multadd>
 800e3d4:	4629      	mov	r1, r5
 800e3d6:	4680      	mov	r8, r0
 800e3d8:	2300      	movs	r3, #0
 800e3da:	220a      	movs	r2, #10
 800e3dc:	4648      	mov	r0, r9
 800e3de:	f000 f905 	bl	800e5ec <__multadd>
 800e3e2:	4605      	mov	r5, r0
 800e3e4:	e7f0      	b.n	800e3c8 <_dtoa_r+0x9f0>
 800e3e6:	f1bb 0f00 	cmp.w	fp, #0
 800e3ea:	bfcc      	ite	gt
 800e3ec:	465e      	movgt	r6, fp
 800e3ee:	2601      	movle	r6, #1
 800e3f0:	443e      	add	r6, r7
 800e3f2:	f04f 0800 	mov.w	r8, #0
 800e3f6:	9901      	ldr	r1, [sp, #4]
 800e3f8:	2201      	movs	r2, #1
 800e3fa:	4648      	mov	r0, r9
 800e3fc:	f000 fa9a 	bl	800e934 <__lshift>
 800e400:	4621      	mov	r1, r4
 800e402:	9001      	str	r0, [sp, #4]
 800e404:	f000 fb02 	bl	800ea0c <__mcmp>
 800e408:	2800      	cmp	r0, #0
 800e40a:	dcb0      	bgt.n	800e36e <_dtoa_r+0x996>
 800e40c:	d102      	bne.n	800e414 <_dtoa_r+0xa3c>
 800e40e:	f01a 0f01 	tst.w	sl, #1
 800e412:	d1ac      	bne.n	800e36e <_dtoa_r+0x996>
 800e414:	4633      	mov	r3, r6
 800e416:	461e      	mov	r6, r3
 800e418:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e41c:	2a30      	cmp	r2, #48	@ 0x30
 800e41e:	d0fa      	beq.n	800e416 <_dtoa_r+0xa3e>
 800e420:	e4e1      	b.n	800dde6 <_dtoa_r+0x40e>
 800e422:	429f      	cmp	r7, r3
 800e424:	d1a4      	bne.n	800e370 <_dtoa_r+0x998>
 800e426:	9b05      	ldr	r3, [sp, #20]
 800e428:	3301      	adds	r3, #1
 800e42a:	9305      	str	r3, [sp, #20]
 800e42c:	2331      	movs	r3, #49	@ 0x31
 800e42e:	703b      	strb	r3, [r7, #0]
 800e430:	e4d9      	b.n	800dde6 <_dtoa_r+0x40e>
 800e432:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800e434:	4f16      	ldr	r7, [pc, #88]	@ (800e490 <_dtoa_r+0xab8>)
 800e436:	b11b      	cbz	r3, 800e440 <_dtoa_r+0xa68>
 800e438:	f107 0308 	add.w	r3, r7, #8
 800e43c:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800e43e:	6013      	str	r3, [r2, #0]
 800e440:	4638      	mov	r0, r7
 800e442:	b011      	add	sp, #68	@ 0x44
 800e444:	ecbd 8b02 	vpop	{d8}
 800e448:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e44c:	9b07      	ldr	r3, [sp, #28]
 800e44e:	2b01      	cmp	r3, #1
 800e450:	f77f ae2c 	ble.w	800e0ac <_dtoa_r+0x6d4>
 800e454:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e456:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e458:	2001      	movs	r0, #1
 800e45a:	e64c      	b.n	800e0f6 <_dtoa_r+0x71e>
 800e45c:	f1bb 0f00 	cmp.w	fp, #0
 800e460:	f77f aed8 	ble.w	800e214 <_dtoa_r+0x83c>
 800e464:	463e      	mov	r6, r7
 800e466:	9801      	ldr	r0, [sp, #4]
 800e468:	4621      	mov	r1, r4
 800e46a:	f7ff fa2a 	bl	800d8c2 <quorem>
 800e46e:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800e472:	f806 ab01 	strb.w	sl, [r6], #1
 800e476:	1bf2      	subs	r2, r6, r7
 800e478:	4593      	cmp	fp, r2
 800e47a:	ddb4      	ble.n	800e3e6 <_dtoa_r+0xa0e>
 800e47c:	9901      	ldr	r1, [sp, #4]
 800e47e:	2300      	movs	r3, #0
 800e480:	220a      	movs	r2, #10
 800e482:	4648      	mov	r0, r9
 800e484:	f000 f8b2 	bl	800e5ec <__multadd>
 800e488:	9001      	str	r0, [sp, #4]
 800e48a:	e7ec      	b.n	800e466 <_dtoa_r+0xa8e>
 800e48c:	0800fa90 	.word	0x0800fa90
 800e490:	0800fa14 	.word	0x0800fa14

0800e494 <_free_r>:
 800e494:	b538      	push	{r3, r4, r5, lr}
 800e496:	4605      	mov	r5, r0
 800e498:	2900      	cmp	r1, #0
 800e49a:	d041      	beq.n	800e520 <_free_r+0x8c>
 800e49c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e4a0:	1f0c      	subs	r4, r1, #4
 800e4a2:	2b00      	cmp	r3, #0
 800e4a4:	bfb8      	it	lt
 800e4a6:	18e4      	addlt	r4, r4, r3
 800e4a8:	f7fe fc28 	bl	800ccfc <__malloc_lock>
 800e4ac:	4a1d      	ldr	r2, [pc, #116]	@ (800e524 <_free_r+0x90>)
 800e4ae:	6813      	ldr	r3, [r2, #0]
 800e4b0:	b933      	cbnz	r3, 800e4c0 <_free_r+0x2c>
 800e4b2:	6063      	str	r3, [r4, #4]
 800e4b4:	6014      	str	r4, [r2, #0]
 800e4b6:	4628      	mov	r0, r5
 800e4b8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e4bc:	f7fe bc24 	b.w	800cd08 <__malloc_unlock>
 800e4c0:	42a3      	cmp	r3, r4
 800e4c2:	d908      	bls.n	800e4d6 <_free_r+0x42>
 800e4c4:	6820      	ldr	r0, [r4, #0]
 800e4c6:	1821      	adds	r1, r4, r0
 800e4c8:	428b      	cmp	r3, r1
 800e4ca:	bf01      	itttt	eq
 800e4cc:	6819      	ldreq	r1, [r3, #0]
 800e4ce:	685b      	ldreq	r3, [r3, #4]
 800e4d0:	1809      	addeq	r1, r1, r0
 800e4d2:	6021      	streq	r1, [r4, #0]
 800e4d4:	e7ed      	b.n	800e4b2 <_free_r+0x1e>
 800e4d6:	461a      	mov	r2, r3
 800e4d8:	685b      	ldr	r3, [r3, #4]
 800e4da:	b10b      	cbz	r3, 800e4e0 <_free_r+0x4c>
 800e4dc:	42a3      	cmp	r3, r4
 800e4de:	d9fa      	bls.n	800e4d6 <_free_r+0x42>
 800e4e0:	6811      	ldr	r1, [r2, #0]
 800e4e2:	1850      	adds	r0, r2, r1
 800e4e4:	42a0      	cmp	r0, r4
 800e4e6:	d10b      	bne.n	800e500 <_free_r+0x6c>
 800e4e8:	6820      	ldr	r0, [r4, #0]
 800e4ea:	4401      	add	r1, r0
 800e4ec:	1850      	adds	r0, r2, r1
 800e4ee:	4283      	cmp	r3, r0
 800e4f0:	6011      	str	r1, [r2, #0]
 800e4f2:	d1e0      	bne.n	800e4b6 <_free_r+0x22>
 800e4f4:	6818      	ldr	r0, [r3, #0]
 800e4f6:	685b      	ldr	r3, [r3, #4]
 800e4f8:	6053      	str	r3, [r2, #4]
 800e4fa:	4408      	add	r0, r1
 800e4fc:	6010      	str	r0, [r2, #0]
 800e4fe:	e7da      	b.n	800e4b6 <_free_r+0x22>
 800e500:	d902      	bls.n	800e508 <_free_r+0x74>
 800e502:	230c      	movs	r3, #12
 800e504:	602b      	str	r3, [r5, #0]
 800e506:	e7d6      	b.n	800e4b6 <_free_r+0x22>
 800e508:	6820      	ldr	r0, [r4, #0]
 800e50a:	1821      	adds	r1, r4, r0
 800e50c:	428b      	cmp	r3, r1
 800e50e:	bf04      	itt	eq
 800e510:	6819      	ldreq	r1, [r3, #0]
 800e512:	685b      	ldreq	r3, [r3, #4]
 800e514:	6063      	str	r3, [r4, #4]
 800e516:	bf04      	itt	eq
 800e518:	1809      	addeq	r1, r1, r0
 800e51a:	6021      	streq	r1, [r4, #0]
 800e51c:	6054      	str	r4, [r2, #4]
 800e51e:	e7ca      	b.n	800e4b6 <_free_r+0x22>
 800e520:	bd38      	pop	{r3, r4, r5, pc}
 800e522:	bf00      	nop
 800e524:	24000d70 	.word	0x24000d70

0800e528 <_Balloc>:
 800e528:	b570      	push	{r4, r5, r6, lr}
 800e52a:	69c6      	ldr	r6, [r0, #28]
 800e52c:	4604      	mov	r4, r0
 800e52e:	460d      	mov	r5, r1
 800e530:	b976      	cbnz	r6, 800e550 <_Balloc+0x28>
 800e532:	2010      	movs	r0, #16
 800e534:	f7fe fb38 	bl	800cba8 <malloc>
 800e538:	4602      	mov	r2, r0
 800e53a:	61e0      	str	r0, [r4, #28]
 800e53c:	b920      	cbnz	r0, 800e548 <_Balloc+0x20>
 800e53e:	4b18      	ldr	r3, [pc, #96]	@ (800e5a0 <_Balloc+0x78>)
 800e540:	4818      	ldr	r0, [pc, #96]	@ (800e5a4 <_Balloc+0x7c>)
 800e542:	216b      	movs	r1, #107	@ 0x6b
 800e544:	f000 fc16 	bl	800ed74 <__assert_func>
 800e548:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e54c:	6006      	str	r6, [r0, #0]
 800e54e:	60c6      	str	r6, [r0, #12]
 800e550:	69e6      	ldr	r6, [r4, #28]
 800e552:	68f3      	ldr	r3, [r6, #12]
 800e554:	b183      	cbz	r3, 800e578 <_Balloc+0x50>
 800e556:	69e3      	ldr	r3, [r4, #28]
 800e558:	68db      	ldr	r3, [r3, #12]
 800e55a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800e55e:	b9b8      	cbnz	r0, 800e590 <_Balloc+0x68>
 800e560:	2101      	movs	r1, #1
 800e562:	fa01 f605 	lsl.w	r6, r1, r5
 800e566:	1d72      	adds	r2, r6, #5
 800e568:	0092      	lsls	r2, r2, #2
 800e56a:	4620      	mov	r0, r4
 800e56c:	f000 fc20 	bl	800edb0 <_calloc_r>
 800e570:	b160      	cbz	r0, 800e58c <_Balloc+0x64>
 800e572:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800e576:	e00e      	b.n	800e596 <_Balloc+0x6e>
 800e578:	2221      	movs	r2, #33	@ 0x21
 800e57a:	2104      	movs	r1, #4
 800e57c:	4620      	mov	r0, r4
 800e57e:	f000 fc17 	bl	800edb0 <_calloc_r>
 800e582:	69e3      	ldr	r3, [r4, #28]
 800e584:	60f0      	str	r0, [r6, #12]
 800e586:	68db      	ldr	r3, [r3, #12]
 800e588:	2b00      	cmp	r3, #0
 800e58a:	d1e4      	bne.n	800e556 <_Balloc+0x2e>
 800e58c:	2000      	movs	r0, #0
 800e58e:	bd70      	pop	{r4, r5, r6, pc}
 800e590:	6802      	ldr	r2, [r0, #0]
 800e592:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800e596:	2300      	movs	r3, #0
 800e598:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e59c:	e7f7      	b.n	800e58e <_Balloc+0x66>
 800e59e:	bf00      	nop
 800e5a0:	0800fa21 	.word	0x0800fa21
 800e5a4:	0800faa1 	.word	0x0800faa1

0800e5a8 <_Bfree>:
 800e5a8:	b570      	push	{r4, r5, r6, lr}
 800e5aa:	69c6      	ldr	r6, [r0, #28]
 800e5ac:	4605      	mov	r5, r0
 800e5ae:	460c      	mov	r4, r1
 800e5b0:	b976      	cbnz	r6, 800e5d0 <_Bfree+0x28>
 800e5b2:	2010      	movs	r0, #16
 800e5b4:	f7fe faf8 	bl	800cba8 <malloc>
 800e5b8:	4602      	mov	r2, r0
 800e5ba:	61e8      	str	r0, [r5, #28]
 800e5bc:	b920      	cbnz	r0, 800e5c8 <_Bfree+0x20>
 800e5be:	4b09      	ldr	r3, [pc, #36]	@ (800e5e4 <_Bfree+0x3c>)
 800e5c0:	4809      	ldr	r0, [pc, #36]	@ (800e5e8 <_Bfree+0x40>)
 800e5c2:	218f      	movs	r1, #143	@ 0x8f
 800e5c4:	f000 fbd6 	bl	800ed74 <__assert_func>
 800e5c8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e5cc:	6006      	str	r6, [r0, #0]
 800e5ce:	60c6      	str	r6, [r0, #12]
 800e5d0:	b13c      	cbz	r4, 800e5e2 <_Bfree+0x3a>
 800e5d2:	69eb      	ldr	r3, [r5, #28]
 800e5d4:	6862      	ldr	r2, [r4, #4]
 800e5d6:	68db      	ldr	r3, [r3, #12]
 800e5d8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e5dc:	6021      	str	r1, [r4, #0]
 800e5de:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800e5e2:	bd70      	pop	{r4, r5, r6, pc}
 800e5e4:	0800fa21 	.word	0x0800fa21
 800e5e8:	0800faa1 	.word	0x0800faa1

0800e5ec <__multadd>:
 800e5ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e5f0:	690d      	ldr	r5, [r1, #16]
 800e5f2:	4607      	mov	r7, r0
 800e5f4:	460c      	mov	r4, r1
 800e5f6:	461e      	mov	r6, r3
 800e5f8:	f101 0c14 	add.w	ip, r1, #20
 800e5fc:	2000      	movs	r0, #0
 800e5fe:	f8dc 3000 	ldr.w	r3, [ip]
 800e602:	b299      	uxth	r1, r3
 800e604:	fb02 6101 	mla	r1, r2, r1, r6
 800e608:	0c1e      	lsrs	r6, r3, #16
 800e60a:	0c0b      	lsrs	r3, r1, #16
 800e60c:	fb02 3306 	mla	r3, r2, r6, r3
 800e610:	b289      	uxth	r1, r1
 800e612:	3001      	adds	r0, #1
 800e614:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800e618:	4285      	cmp	r5, r0
 800e61a:	f84c 1b04 	str.w	r1, [ip], #4
 800e61e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800e622:	dcec      	bgt.n	800e5fe <__multadd+0x12>
 800e624:	b30e      	cbz	r6, 800e66a <__multadd+0x7e>
 800e626:	68a3      	ldr	r3, [r4, #8]
 800e628:	42ab      	cmp	r3, r5
 800e62a:	dc19      	bgt.n	800e660 <__multadd+0x74>
 800e62c:	6861      	ldr	r1, [r4, #4]
 800e62e:	4638      	mov	r0, r7
 800e630:	3101      	adds	r1, #1
 800e632:	f7ff ff79 	bl	800e528 <_Balloc>
 800e636:	4680      	mov	r8, r0
 800e638:	b928      	cbnz	r0, 800e646 <__multadd+0x5a>
 800e63a:	4602      	mov	r2, r0
 800e63c:	4b0c      	ldr	r3, [pc, #48]	@ (800e670 <__multadd+0x84>)
 800e63e:	480d      	ldr	r0, [pc, #52]	@ (800e674 <__multadd+0x88>)
 800e640:	21ba      	movs	r1, #186	@ 0xba
 800e642:	f000 fb97 	bl	800ed74 <__assert_func>
 800e646:	6922      	ldr	r2, [r4, #16]
 800e648:	3202      	adds	r2, #2
 800e64a:	f104 010c 	add.w	r1, r4, #12
 800e64e:	0092      	lsls	r2, r2, #2
 800e650:	300c      	adds	r0, #12
 800e652:	f7ff f928 	bl	800d8a6 <memcpy>
 800e656:	4621      	mov	r1, r4
 800e658:	4638      	mov	r0, r7
 800e65a:	f7ff ffa5 	bl	800e5a8 <_Bfree>
 800e65e:	4644      	mov	r4, r8
 800e660:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800e664:	3501      	adds	r5, #1
 800e666:	615e      	str	r6, [r3, #20]
 800e668:	6125      	str	r5, [r4, #16]
 800e66a:	4620      	mov	r0, r4
 800e66c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e670:	0800fa90 	.word	0x0800fa90
 800e674:	0800faa1 	.word	0x0800faa1

0800e678 <__hi0bits>:
 800e678:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800e67c:	4603      	mov	r3, r0
 800e67e:	bf36      	itet	cc
 800e680:	0403      	lslcc	r3, r0, #16
 800e682:	2000      	movcs	r0, #0
 800e684:	2010      	movcc	r0, #16
 800e686:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800e68a:	bf3c      	itt	cc
 800e68c:	021b      	lslcc	r3, r3, #8
 800e68e:	3008      	addcc	r0, #8
 800e690:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e694:	bf3c      	itt	cc
 800e696:	011b      	lslcc	r3, r3, #4
 800e698:	3004      	addcc	r0, #4
 800e69a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e69e:	bf3c      	itt	cc
 800e6a0:	009b      	lslcc	r3, r3, #2
 800e6a2:	3002      	addcc	r0, #2
 800e6a4:	2b00      	cmp	r3, #0
 800e6a6:	db05      	blt.n	800e6b4 <__hi0bits+0x3c>
 800e6a8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800e6ac:	f100 0001 	add.w	r0, r0, #1
 800e6b0:	bf08      	it	eq
 800e6b2:	2020      	moveq	r0, #32
 800e6b4:	4770      	bx	lr

0800e6b6 <__lo0bits>:
 800e6b6:	6803      	ldr	r3, [r0, #0]
 800e6b8:	4602      	mov	r2, r0
 800e6ba:	f013 0007 	ands.w	r0, r3, #7
 800e6be:	d00b      	beq.n	800e6d8 <__lo0bits+0x22>
 800e6c0:	07d9      	lsls	r1, r3, #31
 800e6c2:	d421      	bmi.n	800e708 <__lo0bits+0x52>
 800e6c4:	0798      	lsls	r0, r3, #30
 800e6c6:	bf49      	itett	mi
 800e6c8:	085b      	lsrmi	r3, r3, #1
 800e6ca:	089b      	lsrpl	r3, r3, #2
 800e6cc:	2001      	movmi	r0, #1
 800e6ce:	6013      	strmi	r3, [r2, #0]
 800e6d0:	bf5c      	itt	pl
 800e6d2:	6013      	strpl	r3, [r2, #0]
 800e6d4:	2002      	movpl	r0, #2
 800e6d6:	4770      	bx	lr
 800e6d8:	b299      	uxth	r1, r3
 800e6da:	b909      	cbnz	r1, 800e6e0 <__lo0bits+0x2a>
 800e6dc:	0c1b      	lsrs	r3, r3, #16
 800e6de:	2010      	movs	r0, #16
 800e6e0:	b2d9      	uxtb	r1, r3
 800e6e2:	b909      	cbnz	r1, 800e6e8 <__lo0bits+0x32>
 800e6e4:	3008      	adds	r0, #8
 800e6e6:	0a1b      	lsrs	r3, r3, #8
 800e6e8:	0719      	lsls	r1, r3, #28
 800e6ea:	bf04      	itt	eq
 800e6ec:	091b      	lsreq	r3, r3, #4
 800e6ee:	3004      	addeq	r0, #4
 800e6f0:	0799      	lsls	r1, r3, #30
 800e6f2:	bf04      	itt	eq
 800e6f4:	089b      	lsreq	r3, r3, #2
 800e6f6:	3002      	addeq	r0, #2
 800e6f8:	07d9      	lsls	r1, r3, #31
 800e6fa:	d403      	bmi.n	800e704 <__lo0bits+0x4e>
 800e6fc:	085b      	lsrs	r3, r3, #1
 800e6fe:	f100 0001 	add.w	r0, r0, #1
 800e702:	d003      	beq.n	800e70c <__lo0bits+0x56>
 800e704:	6013      	str	r3, [r2, #0]
 800e706:	4770      	bx	lr
 800e708:	2000      	movs	r0, #0
 800e70a:	4770      	bx	lr
 800e70c:	2020      	movs	r0, #32
 800e70e:	4770      	bx	lr

0800e710 <__i2b>:
 800e710:	b510      	push	{r4, lr}
 800e712:	460c      	mov	r4, r1
 800e714:	2101      	movs	r1, #1
 800e716:	f7ff ff07 	bl	800e528 <_Balloc>
 800e71a:	4602      	mov	r2, r0
 800e71c:	b928      	cbnz	r0, 800e72a <__i2b+0x1a>
 800e71e:	4b05      	ldr	r3, [pc, #20]	@ (800e734 <__i2b+0x24>)
 800e720:	4805      	ldr	r0, [pc, #20]	@ (800e738 <__i2b+0x28>)
 800e722:	f240 1145 	movw	r1, #325	@ 0x145
 800e726:	f000 fb25 	bl	800ed74 <__assert_func>
 800e72a:	2301      	movs	r3, #1
 800e72c:	6144      	str	r4, [r0, #20]
 800e72e:	6103      	str	r3, [r0, #16]
 800e730:	bd10      	pop	{r4, pc}
 800e732:	bf00      	nop
 800e734:	0800fa90 	.word	0x0800fa90
 800e738:	0800faa1 	.word	0x0800faa1

0800e73c <__multiply>:
 800e73c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e740:	4617      	mov	r7, r2
 800e742:	690a      	ldr	r2, [r1, #16]
 800e744:	693b      	ldr	r3, [r7, #16]
 800e746:	429a      	cmp	r2, r3
 800e748:	bfa8      	it	ge
 800e74a:	463b      	movge	r3, r7
 800e74c:	4689      	mov	r9, r1
 800e74e:	bfa4      	itt	ge
 800e750:	460f      	movge	r7, r1
 800e752:	4699      	movge	r9, r3
 800e754:	693d      	ldr	r5, [r7, #16]
 800e756:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800e75a:	68bb      	ldr	r3, [r7, #8]
 800e75c:	6879      	ldr	r1, [r7, #4]
 800e75e:	eb05 060a 	add.w	r6, r5, sl
 800e762:	42b3      	cmp	r3, r6
 800e764:	b085      	sub	sp, #20
 800e766:	bfb8      	it	lt
 800e768:	3101      	addlt	r1, #1
 800e76a:	f7ff fedd 	bl	800e528 <_Balloc>
 800e76e:	b930      	cbnz	r0, 800e77e <__multiply+0x42>
 800e770:	4602      	mov	r2, r0
 800e772:	4b41      	ldr	r3, [pc, #260]	@ (800e878 <__multiply+0x13c>)
 800e774:	4841      	ldr	r0, [pc, #260]	@ (800e87c <__multiply+0x140>)
 800e776:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800e77a:	f000 fafb 	bl	800ed74 <__assert_func>
 800e77e:	f100 0414 	add.w	r4, r0, #20
 800e782:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800e786:	4623      	mov	r3, r4
 800e788:	2200      	movs	r2, #0
 800e78a:	4573      	cmp	r3, lr
 800e78c:	d320      	bcc.n	800e7d0 <__multiply+0x94>
 800e78e:	f107 0814 	add.w	r8, r7, #20
 800e792:	f109 0114 	add.w	r1, r9, #20
 800e796:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800e79a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800e79e:	9302      	str	r3, [sp, #8]
 800e7a0:	1beb      	subs	r3, r5, r7
 800e7a2:	3b15      	subs	r3, #21
 800e7a4:	f023 0303 	bic.w	r3, r3, #3
 800e7a8:	3304      	adds	r3, #4
 800e7aa:	3715      	adds	r7, #21
 800e7ac:	42bd      	cmp	r5, r7
 800e7ae:	bf38      	it	cc
 800e7b0:	2304      	movcc	r3, #4
 800e7b2:	9301      	str	r3, [sp, #4]
 800e7b4:	9b02      	ldr	r3, [sp, #8]
 800e7b6:	9103      	str	r1, [sp, #12]
 800e7b8:	428b      	cmp	r3, r1
 800e7ba:	d80c      	bhi.n	800e7d6 <__multiply+0x9a>
 800e7bc:	2e00      	cmp	r6, #0
 800e7be:	dd03      	ble.n	800e7c8 <__multiply+0x8c>
 800e7c0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800e7c4:	2b00      	cmp	r3, #0
 800e7c6:	d055      	beq.n	800e874 <__multiply+0x138>
 800e7c8:	6106      	str	r6, [r0, #16]
 800e7ca:	b005      	add	sp, #20
 800e7cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e7d0:	f843 2b04 	str.w	r2, [r3], #4
 800e7d4:	e7d9      	b.n	800e78a <__multiply+0x4e>
 800e7d6:	f8b1 a000 	ldrh.w	sl, [r1]
 800e7da:	f1ba 0f00 	cmp.w	sl, #0
 800e7de:	d01f      	beq.n	800e820 <__multiply+0xe4>
 800e7e0:	46c4      	mov	ip, r8
 800e7e2:	46a1      	mov	r9, r4
 800e7e4:	2700      	movs	r7, #0
 800e7e6:	f85c 2b04 	ldr.w	r2, [ip], #4
 800e7ea:	f8d9 3000 	ldr.w	r3, [r9]
 800e7ee:	fa1f fb82 	uxth.w	fp, r2
 800e7f2:	b29b      	uxth	r3, r3
 800e7f4:	fb0a 330b 	mla	r3, sl, fp, r3
 800e7f8:	443b      	add	r3, r7
 800e7fa:	f8d9 7000 	ldr.w	r7, [r9]
 800e7fe:	0c12      	lsrs	r2, r2, #16
 800e800:	0c3f      	lsrs	r7, r7, #16
 800e802:	fb0a 7202 	mla	r2, sl, r2, r7
 800e806:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800e80a:	b29b      	uxth	r3, r3
 800e80c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e810:	4565      	cmp	r5, ip
 800e812:	f849 3b04 	str.w	r3, [r9], #4
 800e816:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800e81a:	d8e4      	bhi.n	800e7e6 <__multiply+0xaa>
 800e81c:	9b01      	ldr	r3, [sp, #4]
 800e81e:	50e7      	str	r7, [r4, r3]
 800e820:	9b03      	ldr	r3, [sp, #12]
 800e822:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800e826:	3104      	adds	r1, #4
 800e828:	f1b9 0f00 	cmp.w	r9, #0
 800e82c:	d020      	beq.n	800e870 <__multiply+0x134>
 800e82e:	6823      	ldr	r3, [r4, #0]
 800e830:	4647      	mov	r7, r8
 800e832:	46a4      	mov	ip, r4
 800e834:	f04f 0a00 	mov.w	sl, #0
 800e838:	f8b7 b000 	ldrh.w	fp, [r7]
 800e83c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800e840:	fb09 220b 	mla	r2, r9, fp, r2
 800e844:	4452      	add	r2, sl
 800e846:	b29b      	uxth	r3, r3
 800e848:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e84c:	f84c 3b04 	str.w	r3, [ip], #4
 800e850:	f857 3b04 	ldr.w	r3, [r7], #4
 800e854:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e858:	f8bc 3000 	ldrh.w	r3, [ip]
 800e85c:	fb09 330a 	mla	r3, r9, sl, r3
 800e860:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800e864:	42bd      	cmp	r5, r7
 800e866:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e86a:	d8e5      	bhi.n	800e838 <__multiply+0xfc>
 800e86c:	9a01      	ldr	r2, [sp, #4]
 800e86e:	50a3      	str	r3, [r4, r2]
 800e870:	3404      	adds	r4, #4
 800e872:	e79f      	b.n	800e7b4 <__multiply+0x78>
 800e874:	3e01      	subs	r6, #1
 800e876:	e7a1      	b.n	800e7bc <__multiply+0x80>
 800e878:	0800fa90 	.word	0x0800fa90
 800e87c:	0800faa1 	.word	0x0800faa1

0800e880 <__pow5mult>:
 800e880:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e884:	4615      	mov	r5, r2
 800e886:	f012 0203 	ands.w	r2, r2, #3
 800e88a:	4607      	mov	r7, r0
 800e88c:	460e      	mov	r6, r1
 800e88e:	d007      	beq.n	800e8a0 <__pow5mult+0x20>
 800e890:	4c25      	ldr	r4, [pc, #148]	@ (800e928 <__pow5mult+0xa8>)
 800e892:	3a01      	subs	r2, #1
 800e894:	2300      	movs	r3, #0
 800e896:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e89a:	f7ff fea7 	bl	800e5ec <__multadd>
 800e89e:	4606      	mov	r6, r0
 800e8a0:	10ad      	asrs	r5, r5, #2
 800e8a2:	d03d      	beq.n	800e920 <__pow5mult+0xa0>
 800e8a4:	69fc      	ldr	r4, [r7, #28]
 800e8a6:	b97c      	cbnz	r4, 800e8c8 <__pow5mult+0x48>
 800e8a8:	2010      	movs	r0, #16
 800e8aa:	f7fe f97d 	bl	800cba8 <malloc>
 800e8ae:	4602      	mov	r2, r0
 800e8b0:	61f8      	str	r0, [r7, #28]
 800e8b2:	b928      	cbnz	r0, 800e8c0 <__pow5mult+0x40>
 800e8b4:	4b1d      	ldr	r3, [pc, #116]	@ (800e92c <__pow5mult+0xac>)
 800e8b6:	481e      	ldr	r0, [pc, #120]	@ (800e930 <__pow5mult+0xb0>)
 800e8b8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800e8bc:	f000 fa5a 	bl	800ed74 <__assert_func>
 800e8c0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e8c4:	6004      	str	r4, [r0, #0]
 800e8c6:	60c4      	str	r4, [r0, #12]
 800e8c8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800e8cc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e8d0:	b94c      	cbnz	r4, 800e8e6 <__pow5mult+0x66>
 800e8d2:	f240 2171 	movw	r1, #625	@ 0x271
 800e8d6:	4638      	mov	r0, r7
 800e8d8:	f7ff ff1a 	bl	800e710 <__i2b>
 800e8dc:	2300      	movs	r3, #0
 800e8de:	f8c8 0008 	str.w	r0, [r8, #8]
 800e8e2:	4604      	mov	r4, r0
 800e8e4:	6003      	str	r3, [r0, #0]
 800e8e6:	f04f 0900 	mov.w	r9, #0
 800e8ea:	07eb      	lsls	r3, r5, #31
 800e8ec:	d50a      	bpl.n	800e904 <__pow5mult+0x84>
 800e8ee:	4631      	mov	r1, r6
 800e8f0:	4622      	mov	r2, r4
 800e8f2:	4638      	mov	r0, r7
 800e8f4:	f7ff ff22 	bl	800e73c <__multiply>
 800e8f8:	4631      	mov	r1, r6
 800e8fa:	4680      	mov	r8, r0
 800e8fc:	4638      	mov	r0, r7
 800e8fe:	f7ff fe53 	bl	800e5a8 <_Bfree>
 800e902:	4646      	mov	r6, r8
 800e904:	106d      	asrs	r5, r5, #1
 800e906:	d00b      	beq.n	800e920 <__pow5mult+0xa0>
 800e908:	6820      	ldr	r0, [r4, #0]
 800e90a:	b938      	cbnz	r0, 800e91c <__pow5mult+0x9c>
 800e90c:	4622      	mov	r2, r4
 800e90e:	4621      	mov	r1, r4
 800e910:	4638      	mov	r0, r7
 800e912:	f7ff ff13 	bl	800e73c <__multiply>
 800e916:	6020      	str	r0, [r4, #0]
 800e918:	f8c0 9000 	str.w	r9, [r0]
 800e91c:	4604      	mov	r4, r0
 800e91e:	e7e4      	b.n	800e8ea <__pow5mult+0x6a>
 800e920:	4630      	mov	r0, r6
 800e922:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e926:	bf00      	nop
 800e928:	0800fb54 	.word	0x0800fb54
 800e92c:	0800fa21 	.word	0x0800fa21
 800e930:	0800faa1 	.word	0x0800faa1

0800e934 <__lshift>:
 800e934:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e938:	460c      	mov	r4, r1
 800e93a:	6849      	ldr	r1, [r1, #4]
 800e93c:	6923      	ldr	r3, [r4, #16]
 800e93e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800e942:	68a3      	ldr	r3, [r4, #8]
 800e944:	4607      	mov	r7, r0
 800e946:	4691      	mov	r9, r2
 800e948:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e94c:	f108 0601 	add.w	r6, r8, #1
 800e950:	42b3      	cmp	r3, r6
 800e952:	db0b      	blt.n	800e96c <__lshift+0x38>
 800e954:	4638      	mov	r0, r7
 800e956:	f7ff fde7 	bl	800e528 <_Balloc>
 800e95a:	4605      	mov	r5, r0
 800e95c:	b948      	cbnz	r0, 800e972 <__lshift+0x3e>
 800e95e:	4602      	mov	r2, r0
 800e960:	4b28      	ldr	r3, [pc, #160]	@ (800ea04 <__lshift+0xd0>)
 800e962:	4829      	ldr	r0, [pc, #164]	@ (800ea08 <__lshift+0xd4>)
 800e964:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800e968:	f000 fa04 	bl	800ed74 <__assert_func>
 800e96c:	3101      	adds	r1, #1
 800e96e:	005b      	lsls	r3, r3, #1
 800e970:	e7ee      	b.n	800e950 <__lshift+0x1c>
 800e972:	2300      	movs	r3, #0
 800e974:	f100 0114 	add.w	r1, r0, #20
 800e978:	f100 0210 	add.w	r2, r0, #16
 800e97c:	4618      	mov	r0, r3
 800e97e:	4553      	cmp	r3, sl
 800e980:	db33      	blt.n	800e9ea <__lshift+0xb6>
 800e982:	6920      	ldr	r0, [r4, #16]
 800e984:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e988:	f104 0314 	add.w	r3, r4, #20
 800e98c:	f019 091f 	ands.w	r9, r9, #31
 800e990:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e994:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800e998:	d02b      	beq.n	800e9f2 <__lshift+0xbe>
 800e99a:	f1c9 0e20 	rsb	lr, r9, #32
 800e99e:	468a      	mov	sl, r1
 800e9a0:	2200      	movs	r2, #0
 800e9a2:	6818      	ldr	r0, [r3, #0]
 800e9a4:	fa00 f009 	lsl.w	r0, r0, r9
 800e9a8:	4310      	orrs	r0, r2
 800e9aa:	f84a 0b04 	str.w	r0, [sl], #4
 800e9ae:	f853 2b04 	ldr.w	r2, [r3], #4
 800e9b2:	459c      	cmp	ip, r3
 800e9b4:	fa22 f20e 	lsr.w	r2, r2, lr
 800e9b8:	d8f3      	bhi.n	800e9a2 <__lshift+0x6e>
 800e9ba:	ebac 0304 	sub.w	r3, ip, r4
 800e9be:	3b15      	subs	r3, #21
 800e9c0:	f023 0303 	bic.w	r3, r3, #3
 800e9c4:	3304      	adds	r3, #4
 800e9c6:	f104 0015 	add.w	r0, r4, #21
 800e9ca:	4560      	cmp	r0, ip
 800e9cc:	bf88      	it	hi
 800e9ce:	2304      	movhi	r3, #4
 800e9d0:	50ca      	str	r2, [r1, r3]
 800e9d2:	b10a      	cbz	r2, 800e9d8 <__lshift+0xa4>
 800e9d4:	f108 0602 	add.w	r6, r8, #2
 800e9d8:	3e01      	subs	r6, #1
 800e9da:	4638      	mov	r0, r7
 800e9dc:	612e      	str	r6, [r5, #16]
 800e9de:	4621      	mov	r1, r4
 800e9e0:	f7ff fde2 	bl	800e5a8 <_Bfree>
 800e9e4:	4628      	mov	r0, r5
 800e9e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e9ea:	f842 0f04 	str.w	r0, [r2, #4]!
 800e9ee:	3301      	adds	r3, #1
 800e9f0:	e7c5      	b.n	800e97e <__lshift+0x4a>
 800e9f2:	3904      	subs	r1, #4
 800e9f4:	f853 2b04 	ldr.w	r2, [r3], #4
 800e9f8:	f841 2f04 	str.w	r2, [r1, #4]!
 800e9fc:	459c      	cmp	ip, r3
 800e9fe:	d8f9      	bhi.n	800e9f4 <__lshift+0xc0>
 800ea00:	e7ea      	b.n	800e9d8 <__lshift+0xa4>
 800ea02:	bf00      	nop
 800ea04:	0800fa90 	.word	0x0800fa90
 800ea08:	0800faa1 	.word	0x0800faa1

0800ea0c <__mcmp>:
 800ea0c:	690a      	ldr	r2, [r1, #16]
 800ea0e:	4603      	mov	r3, r0
 800ea10:	6900      	ldr	r0, [r0, #16]
 800ea12:	1a80      	subs	r0, r0, r2
 800ea14:	b530      	push	{r4, r5, lr}
 800ea16:	d10e      	bne.n	800ea36 <__mcmp+0x2a>
 800ea18:	3314      	adds	r3, #20
 800ea1a:	3114      	adds	r1, #20
 800ea1c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800ea20:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800ea24:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800ea28:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800ea2c:	4295      	cmp	r5, r2
 800ea2e:	d003      	beq.n	800ea38 <__mcmp+0x2c>
 800ea30:	d205      	bcs.n	800ea3e <__mcmp+0x32>
 800ea32:	f04f 30ff 	mov.w	r0, #4294967295
 800ea36:	bd30      	pop	{r4, r5, pc}
 800ea38:	42a3      	cmp	r3, r4
 800ea3a:	d3f3      	bcc.n	800ea24 <__mcmp+0x18>
 800ea3c:	e7fb      	b.n	800ea36 <__mcmp+0x2a>
 800ea3e:	2001      	movs	r0, #1
 800ea40:	e7f9      	b.n	800ea36 <__mcmp+0x2a>
	...

0800ea44 <__mdiff>:
 800ea44:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ea48:	4689      	mov	r9, r1
 800ea4a:	4606      	mov	r6, r0
 800ea4c:	4611      	mov	r1, r2
 800ea4e:	4648      	mov	r0, r9
 800ea50:	4614      	mov	r4, r2
 800ea52:	f7ff ffdb 	bl	800ea0c <__mcmp>
 800ea56:	1e05      	subs	r5, r0, #0
 800ea58:	d112      	bne.n	800ea80 <__mdiff+0x3c>
 800ea5a:	4629      	mov	r1, r5
 800ea5c:	4630      	mov	r0, r6
 800ea5e:	f7ff fd63 	bl	800e528 <_Balloc>
 800ea62:	4602      	mov	r2, r0
 800ea64:	b928      	cbnz	r0, 800ea72 <__mdiff+0x2e>
 800ea66:	4b3f      	ldr	r3, [pc, #252]	@ (800eb64 <__mdiff+0x120>)
 800ea68:	f240 2137 	movw	r1, #567	@ 0x237
 800ea6c:	483e      	ldr	r0, [pc, #248]	@ (800eb68 <__mdiff+0x124>)
 800ea6e:	f000 f981 	bl	800ed74 <__assert_func>
 800ea72:	2301      	movs	r3, #1
 800ea74:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800ea78:	4610      	mov	r0, r2
 800ea7a:	b003      	add	sp, #12
 800ea7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ea80:	bfbc      	itt	lt
 800ea82:	464b      	movlt	r3, r9
 800ea84:	46a1      	movlt	r9, r4
 800ea86:	4630      	mov	r0, r6
 800ea88:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800ea8c:	bfba      	itte	lt
 800ea8e:	461c      	movlt	r4, r3
 800ea90:	2501      	movlt	r5, #1
 800ea92:	2500      	movge	r5, #0
 800ea94:	f7ff fd48 	bl	800e528 <_Balloc>
 800ea98:	4602      	mov	r2, r0
 800ea9a:	b918      	cbnz	r0, 800eaa4 <__mdiff+0x60>
 800ea9c:	4b31      	ldr	r3, [pc, #196]	@ (800eb64 <__mdiff+0x120>)
 800ea9e:	f240 2145 	movw	r1, #581	@ 0x245
 800eaa2:	e7e3      	b.n	800ea6c <__mdiff+0x28>
 800eaa4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800eaa8:	6926      	ldr	r6, [r4, #16]
 800eaaa:	60c5      	str	r5, [r0, #12]
 800eaac:	f109 0310 	add.w	r3, r9, #16
 800eab0:	f109 0514 	add.w	r5, r9, #20
 800eab4:	f104 0e14 	add.w	lr, r4, #20
 800eab8:	f100 0b14 	add.w	fp, r0, #20
 800eabc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800eac0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800eac4:	9301      	str	r3, [sp, #4]
 800eac6:	46d9      	mov	r9, fp
 800eac8:	f04f 0c00 	mov.w	ip, #0
 800eacc:	9b01      	ldr	r3, [sp, #4]
 800eace:	f85e 0b04 	ldr.w	r0, [lr], #4
 800ead2:	f853 af04 	ldr.w	sl, [r3, #4]!
 800ead6:	9301      	str	r3, [sp, #4]
 800ead8:	fa1f f38a 	uxth.w	r3, sl
 800eadc:	4619      	mov	r1, r3
 800eade:	b283      	uxth	r3, r0
 800eae0:	1acb      	subs	r3, r1, r3
 800eae2:	0c00      	lsrs	r0, r0, #16
 800eae4:	4463      	add	r3, ip
 800eae6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800eaea:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800eaee:	b29b      	uxth	r3, r3
 800eaf0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800eaf4:	4576      	cmp	r6, lr
 800eaf6:	f849 3b04 	str.w	r3, [r9], #4
 800eafa:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800eafe:	d8e5      	bhi.n	800eacc <__mdiff+0x88>
 800eb00:	1b33      	subs	r3, r6, r4
 800eb02:	3b15      	subs	r3, #21
 800eb04:	f023 0303 	bic.w	r3, r3, #3
 800eb08:	3415      	adds	r4, #21
 800eb0a:	3304      	adds	r3, #4
 800eb0c:	42a6      	cmp	r6, r4
 800eb0e:	bf38      	it	cc
 800eb10:	2304      	movcc	r3, #4
 800eb12:	441d      	add	r5, r3
 800eb14:	445b      	add	r3, fp
 800eb16:	461e      	mov	r6, r3
 800eb18:	462c      	mov	r4, r5
 800eb1a:	4544      	cmp	r4, r8
 800eb1c:	d30e      	bcc.n	800eb3c <__mdiff+0xf8>
 800eb1e:	f108 0103 	add.w	r1, r8, #3
 800eb22:	1b49      	subs	r1, r1, r5
 800eb24:	f021 0103 	bic.w	r1, r1, #3
 800eb28:	3d03      	subs	r5, #3
 800eb2a:	45a8      	cmp	r8, r5
 800eb2c:	bf38      	it	cc
 800eb2e:	2100      	movcc	r1, #0
 800eb30:	440b      	add	r3, r1
 800eb32:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800eb36:	b191      	cbz	r1, 800eb5e <__mdiff+0x11a>
 800eb38:	6117      	str	r7, [r2, #16]
 800eb3a:	e79d      	b.n	800ea78 <__mdiff+0x34>
 800eb3c:	f854 1b04 	ldr.w	r1, [r4], #4
 800eb40:	46e6      	mov	lr, ip
 800eb42:	0c08      	lsrs	r0, r1, #16
 800eb44:	fa1c fc81 	uxtah	ip, ip, r1
 800eb48:	4471      	add	r1, lr
 800eb4a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800eb4e:	b289      	uxth	r1, r1
 800eb50:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800eb54:	f846 1b04 	str.w	r1, [r6], #4
 800eb58:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800eb5c:	e7dd      	b.n	800eb1a <__mdiff+0xd6>
 800eb5e:	3f01      	subs	r7, #1
 800eb60:	e7e7      	b.n	800eb32 <__mdiff+0xee>
 800eb62:	bf00      	nop
 800eb64:	0800fa90 	.word	0x0800fa90
 800eb68:	0800faa1 	.word	0x0800faa1

0800eb6c <__d2b>:
 800eb6c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800eb70:	460f      	mov	r7, r1
 800eb72:	2101      	movs	r1, #1
 800eb74:	ec59 8b10 	vmov	r8, r9, d0
 800eb78:	4616      	mov	r6, r2
 800eb7a:	f7ff fcd5 	bl	800e528 <_Balloc>
 800eb7e:	4604      	mov	r4, r0
 800eb80:	b930      	cbnz	r0, 800eb90 <__d2b+0x24>
 800eb82:	4602      	mov	r2, r0
 800eb84:	4b23      	ldr	r3, [pc, #140]	@ (800ec14 <__d2b+0xa8>)
 800eb86:	4824      	ldr	r0, [pc, #144]	@ (800ec18 <__d2b+0xac>)
 800eb88:	f240 310f 	movw	r1, #783	@ 0x30f
 800eb8c:	f000 f8f2 	bl	800ed74 <__assert_func>
 800eb90:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800eb94:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800eb98:	b10d      	cbz	r5, 800eb9e <__d2b+0x32>
 800eb9a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800eb9e:	9301      	str	r3, [sp, #4]
 800eba0:	f1b8 0300 	subs.w	r3, r8, #0
 800eba4:	d023      	beq.n	800ebee <__d2b+0x82>
 800eba6:	4668      	mov	r0, sp
 800eba8:	9300      	str	r3, [sp, #0]
 800ebaa:	f7ff fd84 	bl	800e6b6 <__lo0bits>
 800ebae:	e9dd 1200 	ldrd	r1, r2, [sp]
 800ebb2:	b1d0      	cbz	r0, 800ebea <__d2b+0x7e>
 800ebb4:	f1c0 0320 	rsb	r3, r0, #32
 800ebb8:	fa02 f303 	lsl.w	r3, r2, r3
 800ebbc:	430b      	orrs	r3, r1
 800ebbe:	40c2      	lsrs	r2, r0
 800ebc0:	6163      	str	r3, [r4, #20]
 800ebc2:	9201      	str	r2, [sp, #4]
 800ebc4:	9b01      	ldr	r3, [sp, #4]
 800ebc6:	61a3      	str	r3, [r4, #24]
 800ebc8:	2b00      	cmp	r3, #0
 800ebca:	bf0c      	ite	eq
 800ebcc:	2201      	moveq	r2, #1
 800ebce:	2202      	movne	r2, #2
 800ebd0:	6122      	str	r2, [r4, #16]
 800ebd2:	b1a5      	cbz	r5, 800ebfe <__d2b+0x92>
 800ebd4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800ebd8:	4405      	add	r5, r0
 800ebda:	603d      	str	r5, [r7, #0]
 800ebdc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800ebe0:	6030      	str	r0, [r6, #0]
 800ebe2:	4620      	mov	r0, r4
 800ebe4:	b003      	add	sp, #12
 800ebe6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ebea:	6161      	str	r1, [r4, #20]
 800ebec:	e7ea      	b.n	800ebc4 <__d2b+0x58>
 800ebee:	a801      	add	r0, sp, #4
 800ebf0:	f7ff fd61 	bl	800e6b6 <__lo0bits>
 800ebf4:	9b01      	ldr	r3, [sp, #4]
 800ebf6:	6163      	str	r3, [r4, #20]
 800ebf8:	3020      	adds	r0, #32
 800ebfa:	2201      	movs	r2, #1
 800ebfc:	e7e8      	b.n	800ebd0 <__d2b+0x64>
 800ebfe:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ec02:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800ec06:	6038      	str	r0, [r7, #0]
 800ec08:	6918      	ldr	r0, [r3, #16]
 800ec0a:	f7ff fd35 	bl	800e678 <__hi0bits>
 800ec0e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800ec12:	e7e5      	b.n	800ebe0 <__d2b+0x74>
 800ec14:	0800fa90 	.word	0x0800fa90
 800ec18:	0800faa1 	.word	0x0800faa1

0800ec1c <__sflush_r>:
 800ec1c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ec20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ec24:	0716      	lsls	r6, r2, #28
 800ec26:	4605      	mov	r5, r0
 800ec28:	460c      	mov	r4, r1
 800ec2a:	d454      	bmi.n	800ecd6 <__sflush_r+0xba>
 800ec2c:	684b      	ldr	r3, [r1, #4]
 800ec2e:	2b00      	cmp	r3, #0
 800ec30:	dc02      	bgt.n	800ec38 <__sflush_r+0x1c>
 800ec32:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800ec34:	2b00      	cmp	r3, #0
 800ec36:	dd48      	ble.n	800ecca <__sflush_r+0xae>
 800ec38:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ec3a:	2e00      	cmp	r6, #0
 800ec3c:	d045      	beq.n	800ecca <__sflush_r+0xae>
 800ec3e:	2300      	movs	r3, #0
 800ec40:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800ec44:	682f      	ldr	r7, [r5, #0]
 800ec46:	6a21      	ldr	r1, [r4, #32]
 800ec48:	602b      	str	r3, [r5, #0]
 800ec4a:	d030      	beq.n	800ecae <__sflush_r+0x92>
 800ec4c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800ec4e:	89a3      	ldrh	r3, [r4, #12]
 800ec50:	0759      	lsls	r1, r3, #29
 800ec52:	d505      	bpl.n	800ec60 <__sflush_r+0x44>
 800ec54:	6863      	ldr	r3, [r4, #4]
 800ec56:	1ad2      	subs	r2, r2, r3
 800ec58:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800ec5a:	b10b      	cbz	r3, 800ec60 <__sflush_r+0x44>
 800ec5c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800ec5e:	1ad2      	subs	r2, r2, r3
 800ec60:	2300      	movs	r3, #0
 800ec62:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ec64:	6a21      	ldr	r1, [r4, #32]
 800ec66:	4628      	mov	r0, r5
 800ec68:	47b0      	blx	r6
 800ec6a:	1c43      	adds	r3, r0, #1
 800ec6c:	89a3      	ldrh	r3, [r4, #12]
 800ec6e:	d106      	bne.n	800ec7e <__sflush_r+0x62>
 800ec70:	6829      	ldr	r1, [r5, #0]
 800ec72:	291d      	cmp	r1, #29
 800ec74:	d82b      	bhi.n	800ecce <__sflush_r+0xb2>
 800ec76:	4a2a      	ldr	r2, [pc, #168]	@ (800ed20 <__sflush_r+0x104>)
 800ec78:	40ca      	lsrs	r2, r1
 800ec7a:	07d6      	lsls	r6, r2, #31
 800ec7c:	d527      	bpl.n	800ecce <__sflush_r+0xb2>
 800ec7e:	2200      	movs	r2, #0
 800ec80:	6062      	str	r2, [r4, #4]
 800ec82:	04d9      	lsls	r1, r3, #19
 800ec84:	6922      	ldr	r2, [r4, #16]
 800ec86:	6022      	str	r2, [r4, #0]
 800ec88:	d504      	bpl.n	800ec94 <__sflush_r+0x78>
 800ec8a:	1c42      	adds	r2, r0, #1
 800ec8c:	d101      	bne.n	800ec92 <__sflush_r+0x76>
 800ec8e:	682b      	ldr	r3, [r5, #0]
 800ec90:	b903      	cbnz	r3, 800ec94 <__sflush_r+0x78>
 800ec92:	6560      	str	r0, [r4, #84]	@ 0x54
 800ec94:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ec96:	602f      	str	r7, [r5, #0]
 800ec98:	b1b9      	cbz	r1, 800ecca <__sflush_r+0xae>
 800ec9a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ec9e:	4299      	cmp	r1, r3
 800eca0:	d002      	beq.n	800eca8 <__sflush_r+0x8c>
 800eca2:	4628      	mov	r0, r5
 800eca4:	f7ff fbf6 	bl	800e494 <_free_r>
 800eca8:	2300      	movs	r3, #0
 800ecaa:	6363      	str	r3, [r4, #52]	@ 0x34
 800ecac:	e00d      	b.n	800ecca <__sflush_r+0xae>
 800ecae:	2301      	movs	r3, #1
 800ecb0:	4628      	mov	r0, r5
 800ecb2:	47b0      	blx	r6
 800ecb4:	4602      	mov	r2, r0
 800ecb6:	1c50      	adds	r0, r2, #1
 800ecb8:	d1c9      	bne.n	800ec4e <__sflush_r+0x32>
 800ecba:	682b      	ldr	r3, [r5, #0]
 800ecbc:	2b00      	cmp	r3, #0
 800ecbe:	d0c6      	beq.n	800ec4e <__sflush_r+0x32>
 800ecc0:	2b1d      	cmp	r3, #29
 800ecc2:	d001      	beq.n	800ecc8 <__sflush_r+0xac>
 800ecc4:	2b16      	cmp	r3, #22
 800ecc6:	d11e      	bne.n	800ed06 <__sflush_r+0xea>
 800ecc8:	602f      	str	r7, [r5, #0]
 800ecca:	2000      	movs	r0, #0
 800eccc:	e022      	b.n	800ed14 <__sflush_r+0xf8>
 800ecce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ecd2:	b21b      	sxth	r3, r3
 800ecd4:	e01b      	b.n	800ed0e <__sflush_r+0xf2>
 800ecd6:	690f      	ldr	r7, [r1, #16]
 800ecd8:	2f00      	cmp	r7, #0
 800ecda:	d0f6      	beq.n	800ecca <__sflush_r+0xae>
 800ecdc:	0793      	lsls	r3, r2, #30
 800ecde:	680e      	ldr	r6, [r1, #0]
 800ece0:	bf08      	it	eq
 800ece2:	694b      	ldreq	r3, [r1, #20]
 800ece4:	600f      	str	r7, [r1, #0]
 800ece6:	bf18      	it	ne
 800ece8:	2300      	movne	r3, #0
 800ecea:	eba6 0807 	sub.w	r8, r6, r7
 800ecee:	608b      	str	r3, [r1, #8]
 800ecf0:	f1b8 0f00 	cmp.w	r8, #0
 800ecf4:	dde9      	ble.n	800ecca <__sflush_r+0xae>
 800ecf6:	6a21      	ldr	r1, [r4, #32]
 800ecf8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800ecfa:	4643      	mov	r3, r8
 800ecfc:	463a      	mov	r2, r7
 800ecfe:	4628      	mov	r0, r5
 800ed00:	47b0      	blx	r6
 800ed02:	2800      	cmp	r0, #0
 800ed04:	dc08      	bgt.n	800ed18 <__sflush_r+0xfc>
 800ed06:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ed0a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ed0e:	81a3      	strh	r3, [r4, #12]
 800ed10:	f04f 30ff 	mov.w	r0, #4294967295
 800ed14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ed18:	4407      	add	r7, r0
 800ed1a:	eba8 0800 	sub.w	r8, r8, r0
 800ed1e:	e7e7      	b.n	800ecf0 <__sflush_r+0xd4>
 800ed20:	20400001 	.word	0x20400001

0800ed24 <_fflush_r>:
 800ed24:	b538      	push	{r3, r4, r5, lr}
 800ed26:	690b      	ldr	r3, [r1, #16]
 800ed28:	4605      	mov	r5, r0
 800ed2a:	460c      	mov	r4, r1
 800ed2c:	b913      	cbnz	r3, 800ed34 <_fflush_r+0x10>
 800ed2e:	2500      	movs	r5, #0
 800ed30:	4628      	mov	r0, r5
 800ed32:	bd38      	pop	{r3, r4, r5, pc}
 800ed34:	b118      	cbz	r0, 800ed3e <_fflush_r+0x1a>
 800ed36:	6a03      	ldr	r3, [r0, #32]
 800ed38:	b90b      	cbnz	r3, 800ed3e <_fflush_r+0x1a>
 800ed3a:	f7fe fcab 	bl	800d694 <__sinit>
 800ed3e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ed42:	2b00      	cmp	r3, #0
 800ed44:	d0f3      	beq.n	800ed2e <_fflush_r+0xa>
 800ed46:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800ed48:	07d0      	lsls	r0, r2, #31
 800ed4a:	d404      	bmi.n	800ed56 <_fflush_r+0x32>
 800ed4c:	0599      	lsls	r1, r3, #22
 800ed4e:	d402      	bmi.n	800ed56 <_fflush_r+0x32>
 800ed50:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ed52:	f7fe fda6 	bl	800d8a2 <__retarget_lock_acquire_recursive>
 800ed56:	4628      	mov	r0, r5
 800ed58:	4621      	mov	r1, r4
 800ed5a:	f7ff ff5f 	bl	800ec1c <__sflush_r>
 800ed5e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ed60:	07da      	lsls	r2, r3, #31
 800ed62:	4605      	mov	r5, r0
 800ed64:	d4e4      	bmi.n	800ed30 <_fflush_r+0xc>
 800ed66:	89a3      	ldrh	r3, [r4, #12]
 800ed68:	059b      	lsls	r3, r3, #22
 800ed6a:	d4e1      	bmi.n	800ed30 <_fflush_r+0xc>
 800ed6c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ed6e:	f7fe fd99 	bl	800d8a4 <__retarget_lock_release_recursive>
 800ed72:	e7dd      	b.n	800ed30 <_fflush_r+0xc>

0800ed74 <__assert_func>:
 800ed74:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ed76:	4614      	mov	r4, r2
 800ed78:	461a      	mov	r2, r3
 800ed7a:	4b09      	ldr	r3, [pc, #36]	@ (800eda0 <__assert_func+0x2c>)
 800ed7c:	681b      	ldr	r3, [r3, #0]
 800ed7e:	4605      	mov	r5, r0
 800ed80:	68d8      	ldr	r0, [r3, #12]
 800ed82:	b14c      	cbz	r4, 800ed98 <__assert_func+0x24>
 800ed84:	4b07      	ldr	r3, [pc, #28]	@ (800eda4 <__assert_func+0x30>)
 800ed86:	9100      	str	r1, [sp, #0]
 800ed88:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ed8c:	4906      	ldr	r1, [pc, #24]	@ (800eda8 <__assert_func+0x34>)
 800ed8e:	462b      	mov	r3, r5
 800ed90:	f000 f842 	bl	800ee18 <fiprintf>
 800ed94:	f000 f852 	bl	800ee3c <abort>
 800ed98:	4b04      	ldr	r3, [pc, #16]	@ (800edac <__assert_func+0x38>)
 800ed9a:	461c      	mov	r4, r3
 800ed9c:	e7f3      	b.n	800ed86 <__assert_func+0x12>
 800ed9e:	bf00      	nop
 800eda0:	2400001c 	.word	0x2400001c
 800eda4:	0800fb04 	.word	0x0800fb04
 800eda8:	0800fb11 	.word	0x0800fb11
 800edac:	0800fb3f 	.word	0x0800fb3f

0800edb0 <_calloc_r>:
 800edb0:	b570      	push	{r4, r5, r6, lr}
 800edb2:	fba1 5402 	umull	r5, r4, r1, r2
 800edb6:	b934      	cbnz	r4, 800edc6 <_calloc_r+0x16>
 800edb8:	4629      	mov	r1, r5
 800edba:	f7fd ff1f 	bl	800cbfc <_malloc_r>
 800edbe:	4606      	mov	r6, r0
 800edc0:	b928      	cbnz	r0, 800edce <_calloc_r+0x1e>
 800edc2:	4630      	mov	r0, r6
 800edc4:	bd70      	pop	{r4, r5, r6, pc}
 800edc6:	220c      	movs	r2, #12
 800edc8:	6002      	str	r2, [r0, #0]
 800edca:	2600      	movs	r6, #0
 800edcc:	e7f9      	b.n	800edc2 <_calloc_r+0x12>
 800edce:	462a      	mov	r2, r5
 800edd0:	4621      	mov	r1, r4
 800edd2:	f7fe fcd8 	bl	800d786 <memset>
 800edd6:	e7f4      	b.n	800edc2 <_calloc_r+0x12>

0800edd8 <__ascii_mbtowc>:
 800edd8:	b082      	sub	sp, #8
 800edda:	b901      	cbnz	r1, 800edde <__ascii_mbtowc+0x6>
 800eddc:	a901      	add	r1, sp, #4
 800edde:	b142      	cbz	r2, 800edf2 <__ascii_mbtowc+0x1a>
 800ede0:	b14b      	cbz	r3, 800edf6 <__ascii_mbtowc+0x1e>
 800ede2:	7813      	ldrb	r3, [r2, #0]
 800ede4:	600b      	str	r3, [r1, #0]
 800ede6:	7812      	ldrb	r2, [r2, #0]
 800ede8:	1e10      	subs	r0, r2, #0
 800edea:	bf18      	it	ne
 800edec:	2001      	movne	r0, #1
 800edee:	b002      	add	sp, #8
 800edf0:	4770      	bx	lr
 800edf2:	4610      	mov	r0, r2
 800edf4:	e7fb      	b.n	800edee <__ascii_mbtowc+0x16>
 800edf6:	f06f 0001 	mvn.w	r0, #1
 800edfa:	e7f8      	b.n	800edee <__ascii_mbtowc+0x16>

0800edfc <__ascii_wctomb>:
 800edfc:	4603      	mov	r3, r0
 800edfe:	4608      	mov	r0, r1
 800ee00:	b141      	cbz	r1, 800ee14 <__ascii_wctomb+0x18>
 800ee02:	2aff      	cmp	r2, #255	@ 0xff
 800ee04:	d904      	bls.n	800ee10 <__ascii_wctomb+0x14>
 800ee06:	228a      	movs	r2, #138	@ 0x8a
 800ee08:	601a      	str	r2, [r3, #0]
 800ee0a:	f04f 30ff 	mov.w	r0, #4294967295
 800ee0e:	4770      	bx	lr
 800ee10:	700a      	strb	r2, [r1, #0]
 800ee12:	2001      	movs	r0, #1
 800ee14:	4770      	bx	lr
	...

0800ee18 <fiprintf>:
 800ee18:	b40e      	push	{r1, r2, r3}
 800ee1a:	b503      	push	{r0, r1, lr}
 800ee1c:	4601      	mov	r1, r0
 800ee1e:	ab03      	add	r3, sp, #12
 800ee20:	4805      	ldr	r0, [pc, #20]	@ (800ee38 <fiprintf+0x20>)
 800ee22:	f853 2b04 	ldr.w	r2, [r3], #4
 800ee26:	6800      	ldr	r0, [r0, #0]
 800ee28:	9301      	str	r3, [sp, #4]
 800ee2a:	f000 f837 	bl	800ee9c <_vfiprintf_r>
 800ee2e:	b002      	add	sp, #8
 800ee30:	f85d eb04 	ldr.w	lr, [sp], #4
 800ee34:	b003      	add	sp, #12
 800ee36:	4770      	bx	lr
 800ee38:	2400001c 	.word	0x2400001c

0800ee3c <abort>:
 800ee3c:	b508      	push	{r3, lr}
 800ee3e:	2006      	movs	r0, #6
 800ee40:	f000 fa00 	bl	800f244 <raise>
 800ee44:	2001      	movs	r0, #1
 800ee46:	f7fc feab 	bl	800bba0 <_exit>

0800ee4a <__sfputc_r>:
 800ee4a:	6893      	ldr	r3, [r2, #8]
 800ee4c:	3b01      	subs	r3, #1
 800ee4e:	2b00      	cmp	r3, #0
 800ee50:	b410      	push	{r4}
 800ee52:	6093      	str	r3, [r2, #8]
 800ee54:	da08      	bge.n	800ee68 <__sfputc_r+0x1e>
 800ee56:	6994      	ldr	r4, [r2, #24]
 800ee58:	42a3      	cmp	r3, r4
 800ee5a:	db01      	blt.n	800ee60 <__sfputc_r+0x16>
 800ee5c:	290a      	cmp	r1, #10
 800ee5e:	d103      	bne.n	800ee68 <__sfputc_r+0x1e>
 800ee60:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ee64:	f000 b932 	b.w	800f0cc <__swbuf_r>
 800ee68:	6813      	ldr	r3, [r2, #0]
 800ee6a:	1c58      	adds	r0, r3, #1
 800ee6c:	6010      	str	r0, [r2, #0]
 800ee6e:	7019      	strb	r1, [r3, #0]
 800ee70:	4608      	mov	r0, r1
 800ee72:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ee76:	4770      	bx	lr

0800ee78 <__sfputs_r>:
 800ee78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ee7a:	4606      	mov	r6, r0
 800ee7c:	460f      	mov	r7, r1
 800ee7e:	4614      	mov	r4, r2
 800ee80:	18d5      	adds	r5, r2, r3
 800ee82:	42ac      	cmp	r4, r5
 800ee84:	d101      	bne.n	800ee8a <__sfputs_r+0x12>
 800ee86:	2000      	movs	r0, #0
 800ee88:	e007      	b.n	800ee9a <__sfputs_r+0x22>
 800ee8a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ee8e:	463a      	mov	r2, r7
 800ee90:	4630      	mov	r0, r6
 800ee92:	f7ff ffda 	bl	800ee4a <__sfputc_r>
 800ee96:	1c43      	adds	r3, r0, #1
 800ee98:	d1f3      	bne.n	800ee82 <__sfputs_r+0xa>
 800ee9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ee9c <_vfiprintf_r>:
 800ee9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eea0:	460d      	mov	r5, r1
 800eea2:	b09d      	sub	sp, #116	@ 0x74
 800eea4:	4614      	mov	r4, r2
 800eea6:	4698      	mov	r8, r3
 800eea8:	4606      	mov	r6, r0
 800eeaa:	b118      	cbz	r0, 800eeb4 <_vfiprintf_r+0x18>
 800eeac:	6a03      	ldr	r3, [r0, #32]
 800eeae:	b90b      	cbnz	r3, 800eeb4 <_vfiprintf_r+0x18>
 800eeb0:	f7fe fbf0 	bl	800d694 <__sinit>
 800eeb4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800eeb6:	07d9      	lsls	r1, r3, #31
 800eeb8:	d405      	bmi.n	800eec6 <_vfiprintf_r+0x2a>
 800eeba:	89ab      	ldrh	r3, [r5, #12]
 800eebc:	059a      	lsls	r2, r3, #22
 800eebe:	d402      	bmi.n	800eec6 <_vfiprintf_r+0x2a>
 800eec0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800eec2:	f7fe fcee 	bl	800d8a2 <__retarget_lock_acquire_recursive>
 800eec6:	89ab      	ldrh	r3, [r5, #12]
 800eec8:	071b      	lsls	r3, r3, #28
 800eeca:	d501      	bpl.n	800eed0 <_vfiprintf_r+0x34>
 800eecc:	692b      	ldr	r3, [r5, #16]
 800eece:	b99b      	cbnz	r3, 800eef8 <_vfiprintf_r+0x5c>
 800eed0:	4629      	mov	r1, r5
 800eed2:	4630      	mov	r0, r6
 800eed4:	f000 f938 	bl	800f148 <__swsetup_r>
 800eed8:	b170      	cbz	r0, 800eef8 <_vfiprintf_r+0x5c>
 800eeda:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800eedc:	07dc      	lsls	r4, r3, #31
 800eede:	d504      	bpl.n	800eeea <_vfiprintf_r+0x4e>
 800eee0:	f04f 30ff 	mov.w	r0, #4294967295
 800eee4:	b01d      	add	sp, #116	@ 0x74
 800eee6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eeea:	89ab      	ldrh	r3, [r5, #12]
 800eeec:	0598      	lsls	r0, r3, #22
 800eeee:	d4f7      	bmi.n	800eee0 <_vfiprintf_r+0x44>
 800eef0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800eef2:	f7fe fcd7 	bl	800d8a4 <__retarget_lock_release_recursive>
 800eef6:	e7f3      	b.n	800eee0 <_vfiprintf_r+0x44>
 800eef8:	2300      	movs	r3, #0
 800eefa:	9309      	str	r3, [sp, #36]	@ 0x24
 800eefc:	2320      	movs	r3, #32
 800eefe:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ef02:	f8cd 800c 	str.w	r8, [sp, #12]
 800ef06:	2330      	movs	r3, #48	@ 0x30
 800ef08:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800f0b8 <_vfiprintf_r+0x21c>
 800ef0c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ef10:	f04f 0901 	mov.w	r9, #1
 800ef14:	4623      	mov	r3, r4
 800ef16:	469a      	mov	sl, r3
 800ef18:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ef1c:	b10a      	cbz	r2, 800ef22 <_vfiprintf_r+0x86>
 800ef1e:	2a25      	cmp	r2, #37	@ 0x25
 800ef20:	d1f9      	bne.n	800ef16 <_vfiprintf_r+0x7a>
 800ef22:	ebba 0b04 	subs.w	fp, sl, r4
 800ef26:	d00b      	beq.n	800ef40 <_vfiprintf_r+0xa4>
 800ef28:	465b      	mov	r3, fp
 800ef2a:	4622      	mov	r2, r4
 800ef2c:	4629      	mov	r1, r5
 800ef2e:	4630      	mov	r0, r6
 800ef30:	f7ff ffa2 	bl	800ee78 <__sfputs_r>
 800ef34:	3001      	adds	r0, #1
 800ef36:	f000 80a7 	beq.w	800f088 <_vfiprintf_r+0x1ec>
 800ef3a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ef3c:	445a      	add	r2, fp
 800ef3e:	9209      	str	r2, [sp, #36]	@ 0x24
 800ef40:	f89a 3000 	ldrb.w	r3, [sl]
 800ef44:	2b00      	cmp	r3, #0
 800ef46:	f000 809f 	beq.w	800f088 <_vfiprintf_r+0x1ec>
 800ef4a:	2300      	movs	r3, #0
 800ef4c:	f04f 32ff 	mov.w	r2, #4294967295
 800ef50:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ef54:	f10a 0a01 	add.w	sl, sl, #1
 800ef58:	9304      	str	r3, [sp, #16]
 800ef5a:	9307      	str	r3, [sp, #28]
 800ef5c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ef60:	931a      	str	r3, [sp, #104]	@ 0x68
 800ef62:	4654      	mov	r4, sl
 800ef64:	2205      	movs	r2, #5
 800ef66:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ef6a:	4853      	ldr	r0, [pc, #332]	@ (800f0b8 <_vfiprintf_r+0x21c>)
 800ef6c:	f7f1 f9b8 	bl	80002e0 <memchr>
 800ef70:	9a04      	ldr	r2, [sp, #16]
 800ef72:	b9d8      	cbnz	r0, 800efac <_vfiprintf_r+0x110>
 800ef74:	06d1      	lsls	r1, r2, #27
 800ef76:	bf44      	itt	mi
 800ef78:	2320      	movmi	r3, #32
 800ef7a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ef7e:	0713      	lsls	r3, r2, #28
 800ef80:	bf44      	itt	mi
 800ef82:	232b      	movmi	r3, #43	@ 0x2b
 800ef84:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ef88:	f89a 3000 	ldrb.w	r3, [sl]
 800ef8c:	2b2a      	cmp	r3, #42	@ 0x2a
 800ef8e:	d015      	beq.n	800efbc <_vfiprintf_r+0x120>
 800ef90:	9a07      	ldr	r2, [sp, #28]
 800ef92:	4654      	mov	r4, sl
 800ef94:	2000      	movs	r0, #0
 800ef96:	f04f 0c0a 	mov.w	ip, #10
 800ef9a:	4621      	mov	r1, r4
 800ef9c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800efa0:	3b30      	subs	r3, #48	@ 0x30
 800efa2:	2b09      	cmp	r3, #9
 800efa4:	d94b      	bls.n	800f03e <_vfiprintf_r+0x1a2>
 800efa6:	b1b0      	cbz	r0, 800efd6 <_vfiprintf_r+0x13a>
 800efa8:	9207      	str	r2, [sp, #28]
 800efaa:	e014      	b.n	800efd6 <_vfiprintf_r+0x13a>
 800efac:	eba0 0308 	sub.w	r3, r0, r8
 800efb0:	fa09 f303 	lsl.w	r3, r9, r3
 800efb4:	4313      	orrs	r3, r2
 800efb6:	9304      	str	r3, [sp, #16]
 800efb8:	46a2      	mov	sl, r4
 800efba:	e7d2      	b.n	800ef62 <_vfiprintf_r+0xc6>
 800efbc:	9b03      	ldr	r3, [sp, #12]
 800efbe:	1d19      	adds	r1, r3, #4
 800efc0:	681b      	ldr	r3, [r3, #0]
 800efc2:	9103      	str	r1, [sp, #12]
 800efc4:	2b00      	cmp	r3, #0
 800efc6:	bfbb      	ittet	lt
 800efc8:	425b      	neglt	r3, r3
 800efca:	f042 0202 	orrlt.w	r2, r2, #2
 800efce:	9307      	strge	r3, [sp, #28]
 800efd0:	9307      	strlt	r3, [sp, #28]
 800efd2:	bfb8      	it	lt
 800efd4:	9204      	strlt	r2, [sp, #16]
 800efd6:	7823      	ldrb	r3, [r4, #0]
 800efd8:	2b2e      	cmp	r3, #46	@ 0x2e
 800efda:	d10a      	bne.n	800eff2 <_vfiprintf_r+0x156>
 800efdc:	7863      	ldrb	r3, [r4, #1]
 800efde:	2b2a      	cmp	r3, #42	@ 0x2a
 800efe0:	d132      	bne.n	800f048 <_vfiprintf_r+0x1ac>
 800efe2:	9b03      	ldr	r3, [sp, #12]
 800efe4:	1d1a      	adds	r2, r3, #4
 800efe6:	681b      	ldr	r3, [r3, #0]
 800efe8:	9203      	str	r2, [sp, #12]
 800efea:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800efee:	3402      	adds	r4, #2
 800eff0:	9305      	str	r3, [sp, #20]
 800eff2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800f0c8 <_vfiprintf_r+0x22c>
 800eff6:	7821      	ldrb	r1, [r4, #0]
 800eff8:	2203      	movs	r2, #3
 800effa:	4650      	mov	r0, sl
 800effc:	f7f1 f970 	bl	80002e0 <memchr>
 800f000:	b138      	cbz	r0, 800f012 <_vfiprintf_r+0x176>
 800f002:	9b04      	ldr	r3, [sp, #16]
 800f004:	eba0 000a 	sub.w	r0, r0, sl
 800f008:	2240      	movs	r2, #64	@ 0x40
 800f00a:	4082      	lsls	r2, r0
 800f00c:	4313      	orrs	r3, r2
 800f00e:	3401      	adds	r4, #1
 800f010:	9304      	str	r3, [sp, #16]
 800f012:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f016:	4829      	ldr	r0, [pc, #164]	@ (800f0bc <_vfiprintf_r+0x220>)
 800f018:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800f01c:	2206      	movs	r2, #6
 800f01e:	f7f1 f95f 	bl	80002e0 <memchr>
 800f022:	2800      	cmp	r0, #0
 800f024:	d03f      	beq.n	800f0a6 <_vfiprintf_r+0x20a>
 800f026:	4b26      	ldr	r3, [pc, #152]	@ (800f0c0 <_vfiprintf_r+0x224>)
 800f028:	bb1b      	cbnz	r3, 800f072 <_vfiprintf_r+0x1d6>
 800f02a:	9b03      	ldr	r3, [sp, #12]
 800f02c:	3307      	adds	r3, #7
 800f02e:	f023 0307 	bic.w	r3, r3, #7
 800f032:	3308      	adds	r3, #8
 800f034:	9303      	str	r3, [sp, #12]
 800f036:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f038:	443b      	add	r3, r7
 800f03a:	9309      	str	r3, [sp, #36]	@ 0x24
 800f03c:	e76a      	b.n	800ef14 <_vfiprintf_r+0x78>
 800f03e:	fb0c 3202 	mla	r2, ip, r2, r3
 800f042:	460c      	mov	r4, r1
 800f044:	2001      	movs	r0, #1
 800f046:	e7a8      	b.n	800ef9a <_vfiprintf_r+0xfe>
 800f048:	2300      	movs	r3, #0
 800f04a:	3401      	adds	r4, #1
 800f04c:	9305      	str	r3, [sp, #20]
 800f04e:	4619      	mov	r1, r3
 800f050:	f04f 0c0a 	mov.w	ip, #10
 800f054:	4620      	mov	r0, r4
 800f056:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f05a:	3a30      	subs	r2, #48	@ 0x30
 800f05c:	2a09      	cmp	r2, #9
 800f05e:	d903      	bls.n	800f068 <_vfiprintf_r+0x1cc>
 800f060:	2b00      	cmp	r3, #0
 800f062:	d0c6      	beq.n	800eff2 <_vfiprintf_r+0x156>
 800f064:	9105      	str	r1, [sp, #20]
 800f066:	e7c4      	b.n	800eff2 <_vfiprintf_r+0x156>
 800f068:	fb0c 2101 	mla	r1, ip, r1, r2
 800f06c:	4604      	mov	r4, r0
 800f06e:	2301      	movs	r3, #1
 800f070:	e7f0      	b.n	800f054 <_vfiprintf_r+0x1b8>
 800f072:	ab03      	add	r3, sp, #12
 800f074:	9300      	str	r3, [sp, #0]
 800f076:	462a      	mov	r2, r5
 800f078:	4b12      	ldr	r3, [pc, #72]	@ (800f0c4 <_vfiprintf_r+0x228>)
 800f07a:	a904      	add	r1, sp, #16
 800f07c:	4630      	mov	r0, r6
 800f07e:	f7fd fed7 	bl	800ce30 <_printf_float>
 800f082:	4607      	mov	r7, r0
 800f084:	1c78      	adds	r0, r7, #1
 800f086:	d1d6      	bne.n	800f036 <_vfiprintf_r+0x19a>
 800f088:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f08a:	07d9      	lsls	r1, r3, #31
 800f08c:	d405      	bmi.n	800f09a <_vfiprintf_r+0x1fe>
 800f08e:	89ab      	ldrh	r3, [r5, #12]
 800f090:	059a      	lsls	r2, r3, #22
 800f092:	d402      	bmi.n	800f09a <_vfiprintf_r+0x1fe>
 800f094:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f096:	f7fe fc05 	bl	800d8a4 <__retarget_lock_release_recursive>
 800f09a:	89ab      	ldrh	r3, [r5, #12]
 800f09c:	065b      	lsls	r3, r3, #25
 800f09e:	f53f af1f 	bmi.w	800eee0 <_vfiprintf_r+0x44>
 800f0a2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f0a4:	e71e      	b.n	800eee4 <_vfiprintf_r+0x48>
 800f0a6:	ab03      	add	r3, sp, #12
 800f0a8:	9300      	str	r3, [sp, #0]
 800f0aa:	462a      	mov	r2, r5
 800f0ac:	4b05      	ldr	r3, [pc, #20]	@ (800f0c4 <_vfiprintf_r+0x228>)
 800f0ae:	a904      	add	r1, sp, #16
 800f0b0:	4630      	mov	r0, r6
 800f0b2:	f7fe f945 	bl	800d340 <_printf_i>
 800f0b6:	e7e4      	b.n	800f082 <_vfiprintf_r+0x1e6>
 800f0b8:	0800fb40 	.word	0x0800fb40
 800f0bc:	0800fb4a 	.word	0x0800fb4a
 800f0c0:	0800ce31 	.word	0x0800ce31
 800f0c4:	0800ee79 	.word	0x0800ee79
 800f0c8:	0800fb46 	.word	0x0800fb46

0800f0cc <__swbuf_r>:
 800f0cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f0ce:	460e      	mov	r6, r1
 800f0d0:	4614      	mov	r4, r2
 800f0d2:	4605      	mov	r5, r0
 800f0d4:	b118      	cbz	r0, 800f0de <__swbuf_r+0x12>
 800f0d6:	6a03      	ldr	r3, [r0, #32]
 800f0d8:	b90b      	cbnz	r3, 800f0de <__swbuf_r+0x12>
 800f0da:	f7fe fadb 	bl	800d694 <__sinit>
 800f0de:	69a3      	ldr	r3, [r4, #24]
 800f0e0:	60a3      	str	r3, [r4, #8]
 800f0e2:	89a3      	ldrh	r3, [r4, #12]
 800f0e4:	071a      	lsls	r2, r3, #28
 800f0e6:	d501      	bpl.n	800f0ec <__swbuf_r+0x20>
 800f0e8:	6923      	ldr	r3, [r4, #16]
 800f0ea:	b943      	cbnz	r3, 800f0fe <__swbuf_r+0x32>
 800f0ec:	4621      	mov	r1, r4
 800f0ee:	4628      	mov	r0, r5
 800f0f0:	f000 f82a 	bl	800f148 <__swsetup_r>
 800f0f4:	b118      	cbz	r0, 800f0fe <__swbuf_r+0x32>
 800f0f6:	f04f 37ff 	mov.w	r7, #4294967295
 800f0fa:	4638      	mov	r0, r7
 800f0fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f0fe:	6823      	ldr	r3, [r4, #0]
 800f100:	6922      	ldr	r2, [r4, #16]
 800f102:	1a98      	subs	r0, r3, r2
 800f104:	6963      	ldr	r3, [r4, #20]
 800f106:	b2f6      	uxtb	r6, r6
 800f108:	4283      	cmp	r3, r0
 800f10a:	4637      	mov	r7, r6
 800f10c:	dc05      	bgt.n	800f11a <__swbuf_r+0x4e>
 800f10e:	4621      	mov	r1, r4
 800f110:	4628      	mov	r0, r5
 800f112:	f7ff fe07 	bl	800ed24 <_fflush_r>
 800f116:	2800      	cmp	r0, #0
 800f118:	d1ed      	bne.n	800f0f6 <__swbuf_r+0x2a>
 800f11a:	68a3      	ldr	r3, [r4, #8]
 800f11c:	3b01      	subs	r3, #1
 800f11e:	60a3      	str	r3, [r4, #8]
 800f120:	6823      	ldr	r3, [r4, #0]
 800f122:	1c5a      	adds	r2, r3, #1
 800f124:	6022      	str	r2, [r4, #0]
 800f126:	701e      	strb	r6, [r3, #0]
 800f128:	6962      	ldr	r2, [r4, #20]
 800f12a:	1c43      	adds	r3, r0, #1
 800f12c:	429a      	cmp	r2, r3
 800f12e:	d004      	beq.n	800f13a <__swbuf_r+0x6e>
 800f130:	89a3      	ldrh	r3, [r4, #12]
 800f132:	07db      	lsls	r3, r3, #31
 800f134:	d5e1      	bpl.n	800f0fa <__swbuf_r+0x2e>
 800f136:	2e0a      	cmp	r6, #10
 800f138:	d1df      	bne.n	800f0fa <__swbuf_r+0x2e>
 800f13a:	4621      	mov	r1, r4
 800f13c:	4628      	mov	r0, r5
 800f13e:	f7ff fdf1 	bl	800ed24 <_fflush_r>
 800f142:	2800      	cmp	r0, #0
 800f144:	d0d9      	beq.n	800f0fa <__swbuf_r+0x2e>
 800f146:	e7d6      	b.n	800f0f6 <__swbuf_r+0x2a>

0800f148 <__swsetup_r>:
 800f148:	b538      	push	{r3, r4, r5, lr}
 800f14a:	4b29      	ldr	r3, [pc, #164]	@ (800f1f0 <__swsetup_r+0xa8>)
 800f14c:	4605      	mov	r5, r0
 800f14e:	6818      	ldr	r0, [r3, #0]
 800f150:	460c      	mov	r4, r1
 800f152:	b118      	cbz	r0, 800f15c <__swsetup_r+0x14>
 800f154:	6a03      	ldr	r3, [r0, #32]
 800f156:	b90b      	cbnz	r3, 800f15c <__swsetup_r+0x14>
 800f158:	f7fe fa9c 	bl	800d694 <__sinit>
 800f15c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f160:	0719      	lsls	r1, r3, #28
 800f162:	d422      	bmi.n	800f1aa <__swsetup_r+0x62>
 800f164:	06da      	lsls	r2, r3, #27
 800f166:	d407      	bmi.n	800f178 <__swsetup_r+0x30>
 800f168:	2209      	movs	r2, #9
 800f16a:	602a      	str	r2, [r5, #0]
 800f16c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f170:	81a3      	strh	r3, [r4, #12]
 800f172:	f04f 30ff 	mov.w	r0, #4294967295
 800f176:	e033      	b.n	800f1e0 <__swsetup_r+0x98>
 800f178:	0758      	lsls	r0, r3, #29
 800f17a:	d512      	bpl.n	800f1a2 <__swsetup_r+0x5a>
 800f17c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f17e:	b141      	cbz	r1, 800f192 <__swsetup_r+0x4a>
 800f180:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f184:	4299      	cmp	r1, r3
 800f186:	d002      	beq.n	800f18e <__swsetup_r+0x46>
 800f188:	4628      	mov	r0, r5
 800f18a:	f7ff f983 	bl	800e494 <_free_r>
 800f18e:	2300      	movs	r3, #0
 800f190:	6363      	str	r3, [r4, #52]	@ 0x34
 800f192:	89a3      	ldrh	r3, [r4, #12]
 800f194:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800f198:	81a3      	strh	r3, [r4, #12]
 800f19a:	2300      	movs	r3, #0
 800f19c:	6063      	str	r3, [r4, #4]
 800f19e:	6923      	ldr	r3, [r4, #16]
 800f1a0:	6023      	str	r3, [r4, #0]
 800f1a2:	89a3      	ldrh	r3, [r4, #12]
 800f1a4:	f043 0308 	orr.w	r3, r3, #8
 800f1a8:	81a3      	strh	r3, [r4, #12]
 800f1aa:	6923      	ldr	r3, [r4, #16]
 800f1ac:	b94b      	cbnz	r3, 800f1c2 <__swsetup_r+0x7a>
 800f1ae:	89a3      	ldrh	r3, [r4, #12]
 800f1b0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800f1b4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f1b8:	d003      	beq.n	800f1c2 <__swsetup_r+0x7a>
 800f1ba:	4621      	mov	r1, r4
 800f1bc:	4628      	mov	r0, r5
 800f1be:	f000 f883 	bl	800f2c8 <__smakebuf_r>
 800f1c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f1c6:	f013 0201 	ands.w	r2, r3, #1
 800f1ca:	d00a      	beq.n	800f1e2 <__swsetup_r+0x9a>
 800f1cc:	2200      	movs	r2, #0
 800f1ce:	60a2      	str	r2, [r4, #8]
 800f1d0:	6962      	ldr	r2, [r4, #20]
 800f1d2:	4252      	negs	r2, r2
 800f1d4:	61a2      	str	r2, [r4, #24]
 800f1d6:	6922      	ldr	r2, [r4, #16]
 800f1d8:	b942      	cbnz	r2, 800f1ec <__swsetup_r+0xa4>
 800f1da:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800f1de:	d1c5      	bne.n	800f16c <__swsetup_r+0x24>
 800f1e0:	bd38      	pop	{r3, r4, r5, pc}
 800f1e2:	0799      	lsls	r1, r3, #30
 800f1e4:	bf58      	it	pl
 800f1e6:	6962      	ldrpl	r2, [r4, #20]
 800f1e8:	60a2      	str	r2, [r4, #8]
 800f1ea:	e7f4      	b.n	800f1d6 <__swsetup_r+0x8e>
 800f1ec:	2000      	movs	r0, #0
 800f1ee:	e7f7      	b.n	800f1e0 <__swsetup_r+0x98>
 800f1f0:	2400001c 	.word	0x2400001c

0800f1f4 <_raise_r>:
 800f1f4:	291f      	cmp	r1, #31
 800f1f6:	b538      	push	{r3, r4, r5, lr}
 800f1f8:	4605      	mov	r5, r0
 800f1fa:	460c      	mov	r4, r1
 800f1fc:	d904      	bls.n	800f208 <_raise_r+0x14>
 800f1fe:	2316      	movs	r3, #22
 800f200:	6003      	str	r3, [r0, #0]
 800f202:	f04f 30ff 	mov.w	r0, #4294967295
 800f206:	bd38      	pop	{r3, r4, r5, pc}
 800f208:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800f20a:	b112      	cbz	r2, 800f212 <_raise_r+0x1e>
 800f20c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f210:	b94b      	cbnz	r3, 800f226 <_raise_r+0x32>
 800f212:	4628      	mov	r0, r5
 800f214:	f000 f830 	bl	800f278 <_getpid_r>
 800f218:	4622      	mov	r2, r4
 800f21a:	4601      	mov	r1, r0
 800f21c:	4628      	mov	r0, r5
 800f21e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f222:	f000 b817 	b.w	800f254 <_kill_r>
 800f226:	2b01      	cmp	r3, #1
 800f228:	d00a      	beq.n	800f240 <_raise_r+0x4c>
 800f22a:	1c59      	adds	r1, r3, #1
 800f22c:	d103      	bne.n	800f236 <_raise_r+0x42>
 800f22e:	2316      	movs	r3, #22
 800f230:	6003      	str	r3, [r0, #0]
 800f232:	2001      	movs	r0, #1
 800f234:	e7e7      	b.n	800f206 <_raise_r+0x12>
 800f236:	2100      	movs	r1, #0
 800f238:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800f23c:	4620      	mov	r0, r4
 800f23e:	4798      	blx	r3
 800f240:	2000      	movs	r0, #0
 800f242:	e7e0      	b.n	800f206 <_raise_r+0x12>

0800f244 <raise>:
 800f244:	4b02      	ldr	r3, [pc, #8]	@ (800f250 <raise+0xc>)
 800f246:	4601      	mov	r1, r0
 800f248:	6818      	ldr	r0, [r3, #0]
 800f24a:	f7ff bfd3 	b.w	800f1f4 <_raise_r>
 800f24e:	bf00      	nop
 800f250:	2400001c 	.word	0x2400001c

0800f254 <_kill_r>:
 800f254:	b538      	push	{r3, r4, r5, lr}
 800f256:	4d07      	ldr	r5, [pc, #28]	@ (800f274 <_kill_r+0x20>)
 800f258:	2300      	movs	r3, #0
 800f25a:	4604      	mov	r4, r0
 800f25c:	4608      	mov	r0, r1
 800f25e:	4611      	mov	r1, r2
 800f260:	602b      	str	r3, [r5, #0]
 800f262:	f7fc fc8d 	bl	800bb80 <_kill>
 800f266:	1c43      	adds	r3, r0, #1
 800f268:	d102      	bne.n	800f270 <_kill_r+0x1c>
 800f26a:	682b      	ldr	r3, [r5, #0]
 800f26c:	b103      	cbz	r3, 800f270 <_kill_r+0x1c>
 800f26e:	6023      	str	r3, [r4, #0]
 800f270:	bd38      	pop	{r3, r4, r5, pc}
 800f272:	bf00      	nop
 800f274:	24000eb0 	.word	0x24000eb0

0800f278 <_getpid_r>:
 800f278:	f7fc bc7a 	b.w	800bb70 <_getpid>

0800f27c <__swhatbuf_r>:
 800f27c:	b570      	push	{r4, r5, r6, lr}
 800f27e:	460c      	mov	r4, r1
 800f280:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f284:	2900      	cmp	r1, #0
 800f286:	b096      	sub	sp, #88	@ 0x58
 800f288:	4615      	mov	r5, r2
 800f28a:	461e      	mov	r6, r3
 800f28c:	da0d      	bge.n	800f2aa <__swhatbuf_r+0x2e>
 800f28e:	89a3      	ldrh	r3, [r4, #12]
 800f290:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800f294:	f04f 0100 	mov.w	r1, #0
 800f298:	bf14      	ite	ne
 800f29a:	2340      	movne	r3, #64	@ 0x40
 800f29c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800f2a0:	2000      	movs	r0, #0
 800f2a2:	6031      	str	r1, [r6, #0]
 800f2a4:	602b      	str	r3, [r5, #0]
 800f2a6:	b016      	add	sp, #88	@ 0x58
 800f2a8:	bd70      	pop	{r4, r5, r6, pc}
 800f2aa:	466a      	mov	r2, sp
 800f2ac:	f000 f848 	bl	800f340 <_fstat_r>
 800f2b0:	2800      	cmp	r0, #0
 800f2b2:	dbec      	blt.n	800f28e <__swhatbuf_r+0x12>
 800f2b4:	9901      	ldr	r1, [sp, #4]
 800f2b6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800f2ba:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800f2be:	4259      	negs	r1, r3
 800f2c0:	4159      	adcs	r1, r3
 800f2c2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800f2c6:	e7eb      	b.n	800f2a0 <__swhatbuf_r+0x24>

0800f2c8 <__smakebuf_r>:
 800f2c8:	898b      	ldrh	r3, [r1, #12]
 800f2ca:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f2cc:	079d      	lsls	r5, r3, #30
 800f2ce:	4606      	mov	r6, r0
 800f2d0:	460c      	mov	r4, r1
 800f2d2:	d507      	bpl.n	800f2e4 <__smakebuf_r+0x1c>
 800f2d4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800f2d8:	6023      	str	r3, [r4, #0]
 800f2da:	6123      	str	r3, [r4, #16]
 800f2dc:	2301      	movs	r3, #1
 800f2de:	6163      	str	r3, [r4, #20]
 800f2e0:	b003      	add	sp, #12
 800f2e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f2e4:	ab01      	add	r3, sp, #4
 800f2e6:	466a      	mov	r2, sp
 800f2e8:	f7ff ffc8 	bl	800f27c <__swhatbuf_r>
 800f2ec:	9f00      	ldr	r7, [sp, #0]
 800f2ee:	4605      	mov	r5, r0
 800f2f0:	4639      	mov	r1, r7
 800f2f2:	4630      	mov	r0, r6
 800f2f4:	f7fd fc82 	bl	800cbfc <_malloc_r>
 800f2f8:	b948      	cbnz	r0, 800f30e <__smakebuf_r+0x46>
 800f2fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f2fe:	059a      	lsls	r2, r3, #22
 800f300:	d4ee      	bmi.n	800f2e0 <__smakebuf_r+0x18>
 800f302:	f023 0303 	bic.w	r3, r3, #3
 800f306:	f043 0302 	orr.w	r3, r3, #2
 800f30a:	81a3      	strh	r3, [r4, #12]
 800f30c:	e7e2      	b.n	800f2d4 <__smakebuf_r+0xc>
 800f30e:	89a3      	ldrh	r3, [r4, #12]
 800f310:	6020      	str	r0, [r4, #0]
 800f312:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f316:	81a3      	strh	r3, [r4, #12]
 800f318:	9b01      	ldr	r3, [sp, #4]
 800f31a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800f31e:	b15b      	cbz	r3, 800f338 <__smakebuf_r+0x70>
 800f320:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f324:	4630      	mov	r0, r6
 800f326:	f000 f81d 	bl	800f364 <_isatty_r>
 800f32a:	b128      	cbz	r0, 800f338 <__smakebuf_r+0x70>
 800f32c:	89a3      	ldrh	r3, [r4, #12]
 800f32e:	f023 0303 	bic.w	r3, r3, #3
 800f332:	f043 0301 	orr.w	r3, r3, #1
 800f336:	81a3      	strh	r3, [r4, #12]
 800f338:	89a3      	ldrh	r3, [r4, #12]
 800f33a:	431d      	orrs	r5, r3
 800f33c:	81a5      	strh	r5, [r4, #12]
 800f33e:	e7cf      	b.n	800f2e0 <__smakebuf_r+0x18>

0800f340 <_fstat_r>:
 800f340:	b538      	push	{r3, r4, r5, lr}
 800f342:	4d07      	ldr	r5, [pc, #28]	@ (800f360 <_fstat_r+0x20>)
 800f344:	2300      	movs	r3, #0
 800f346:	4604      	mov	r4, r0
 800f348:	4608      	mov	r0, r1
 800f34a:	4611      	mov	r1, r2
 800f34c:	602b      	str	r3, [r5, #0]
 800f34e:	f7fc fc77 	bl	800bc40 <_fstat>
 800f352:	1c43      	adds	r3, r0, #1
 800f354:	d102      	bne.n	800f35c <_fstat_r+0x1c>
 800f356:	682b      	ldr	r3, [r5, #0]
 800f358:	b103      	cbz	r3, 800f35c <_fstat_r+0x1c>
 800f35a:	6023      	str	r3, [r4, #0]
 800f35c:	bd38      	pop	{r3, r4, r5, pc}
 800f35e:	bf00      	nop
 800f360:	24000eb0 	.word	0x24000eb0

0800f364 <_isatty_r>:
 800f364:	b538      	push	{r3, r4, r5, lr}
 800f366:	4d06      	ldr	r5, [pc, #24]	@ (800f380 <_isatty_r+0x1c>)
 800f368:	2300      	movs	r3, #0
 800f36a:	4604      	mov	r4, r0
 800f36c:	4608      	mov	r0, r1
 800f36e:	602b      	str	r3, [r5, #0]
 800f370:	f7fc fc76 	bl	800bc60 <_isatty>
 800f374:	1c43      	adds	r3, r0, #1
 800f376:	d102      	bne.n	800f37e <_isatty_r+0x1a>
 800f378:	682b      	ldr	r3, [r5, #0]
 800f37a:	b103      	cbz	r3, 800f37e <_isatty_r+0x1a>
 800f37c:	6023      	str	r3, [r4, #0]
 800f37e:	bd38      	pop	{r3, r4, r5, pc}
 800f380:	24000eb0 	.word	0x24000eb0

0800f384 <_init>:
 800f384:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f386:	bf00      	nop
 800f388:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f38a:	bc08      	pop	{r3}
 800f38c:	469e      	mov	lr, r3
 800f38e:	4770      	bx	lr

0800f390 <_fini>:
 800f390:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f392:	bf00      	nop
 800f394:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f396:	bc08      	pop	{r3}
 800f398:	469e      	mov	lr, r3
 800f39a:	4770      	bx	lr
