##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for GPS_UART_IntClock
		4.3::Critical Path Report for OUTPUT_UART_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. GPS_UART_IntClock:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. OUTPUT_UART_IntClock:R)
		5.3::Critical Path Report for (GPS_UART_IntClock:R vs. GPS_UART_IntClock:R)
		5.4::Critical Path Report for (OUTPUT_UART_IntClock:R vs. OUTPUT_UART_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 7
Clock: CyBUS_CLK             | Frequency: 49.81 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                 | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                 | N/A                   | Target: 48.00 MHz  | 
Clock: CyMASTER_CLK          | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT             | N/A                   | Target: 24.00 MHz  | 
Clock: GPS_UART_IntClock     | Frequency: 49.81 MHz  | Target: 0.15 MHz   | 
Clock: OUTPUT_UART_IntClock  | Frequency: 38.66 MHz  | Target: 0.15 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock          Capture Clock         Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------------  --------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK             GPS_UART_IntClock     41666.7          21590       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK             OUTPUT_UART_IntClock  41666.7          22437       N/A              N/A         N/A              N/A         N/A              N/A         
GPS_UART_IntClock     GPS_UART_IntClock     6.5e+006         6480781     N/A              N/A         N/A              N/A         N/A              N/A         
OUTPUT_UART_IntClock  OUTPUT_UART_IntClock  6.5e+006         6474133     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name    Clock to Out  Clock Name:Phase        
-----------  ------------  ----------------------  
Tx_1(0)_PAD  29131         GPS_UART_IntClock:R     
Tx_2(0)_PAD  28776         OUTPUT_UART_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 49.81 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \GPS_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \GPS_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21590p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#156 vs. GPS_UART_IntClock:R#2)   41667
- Setup time                                                 -3470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16607
-------------------------------------   ----- 
End-of-path arrival time (ps)           16607
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                  iocell1         2064   2064  21590  RISE       1
\GPS_UART:BUART:rx_postpoll\/main_0         macrocell7      8283  10347  21590  RISE       1
\GPS_UART:BUART:rx_postpoll\/q              macrocell7      3350  13697  21590  RISE       1
\GPS_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2909  16607  21590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for GPS_UART_IntClock
***********************************************
Clock: GPS_UART_IntClock
Frequency: 49.81 MHz | Target: 0.15 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \GPS_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \GPS_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21590p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#156 vs. GPS_UART_IntClock:R#2)   41667
- Setup time                                                 -3470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16607
-------------------------------------   ----- 
End-of-path arrival time (ps)           16607
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                  iocell1         2064   2064  21590  RISE       1
\GPS_UART:BUART:rx_postpoll\/main_0         macrocell7      8283  10347  21590  RISE       1
\GPS_UART:BUART:rx_postpoll\/q              macrocell7      3350  13697  21590  RISE       1
\GPS_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2909  16607  21590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for OUTPUT_UART_IntClock
**************************************************
Clock: OUTPUT_UART_IntClock
Frequency: 38.66 MHz | Target: 0.15 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:tx_state_1\/q
Path End       : \OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 6474133p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -6190
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6493810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19677
-------------------------------------   ----- 
End-of-path arrival time (ps)           19677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_1\/clock_0                     macrocell36         0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:tx_state_1\/q                      macrocell36     1250   1250  6474133  RISE       1
\OUTPUT_UART:BUART:counter_load_not\/main_0           macrocell11     8461   9711  6474133  RISE       1
\OUTPUT_UART:BUART:counter_load_not\/q                macrocell11     3350  13061  6474133  RISE       1
\OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   6616  19677  6474133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. GPS_UART_IntClock:R)
*******************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \GPS_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \GPS_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21590p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#156 vs. GPS_UART_IntClock:R#2)   41667
- Setup time                                                 -3470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16607
-------------------------------------   ----- 
End-of-path arrival time (ps)           16607
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                  iocell1         2064   2064  21590  RISE       1
\GPS_UART:BUART:rx_postpoll\/main_0         macrocell7      8283  10347  21590  RISE       1
\GPS_UART:BUART:rx_postpoll\/q              macrocell7      3350  13697  21590  RISE       1
\GPS_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2909  16607  21590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. OUTPUT_UART_IntClock:R)
**********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \OUTPUT_UART:BUART:pollcount_1\/main_6
Capture Clock  : \OUTPUT_UART:BUART:pollcount_1\/clock_0
Path slack     : 22437p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#156 vs. OUTPUT_UART_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15720
-------------------------------------   ----- 
End-of-path arrival time (ps)           15720
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                                    iocell3       2685   2685  22437  RISE       1
\OUTPUT_UART:BUART:pollcount_1_split\/main_6  macrocell50   7402  10087  22437  RISE       1
\OUTPUT_UART:BUART:pollcount_1_split\/q       macrocell50   3350  13437  22437  RISE       1
\OUTPUT_UART:BUART:pollcount_1\/main_6        macrocell48   2283  15720  22437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:pollcount_1\/clock_0                    macrocell48         0      0  RISE       1


5.3::Critical Path Report for (GPS_UART_IntClock:R vs. GPS_UART_IntClock:R)
***************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_state_0\/q
Path End       : \GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 6480781p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -6190
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6493810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13029
-------------------------------------   ----- 
End-of-path arrival time (ps)           13029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_0\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\GPS_UART:BUART:tx_state_0\/q                      macrocell20     1250   1250  6480781  RISE       1
\GPS_UART:BUART:counter_load_not\/main_1           macrocell3      6127   7377  6480781  RISE       1
\GPS_UART:BUART:counter_load_not\/q                macrocell3      3350  10727  6480781  RISE       1
\GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2302  13029  6480781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1


5.4::Critical Path Report for (OUTPUT_UART_IntClock:R vs. OUTPUT_UART_IntClock:R)
*********************************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:tx_state_1\/q
Path End       : \OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 6474133p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -6190
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6493810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19677
-------------------------------------   ----- 
End-of-path arrival time (ps)           19677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_1\/clock_0                     macrocell36         0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:tx_state_1\/q                      macrocell36     1250   1250  6474133  RISE       1
\OUTPUT_UART:BUART:counter_load_not\/main_0           macrocell11     8461   9711  6474133  RISE       1
\OUTPUT_UART:BUART:counter_load_not\/q                macrocell11     3350  13061  6474133  RISE       1
\OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   6616  19677  6474133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \GPS_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \GPS_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21590p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#156 vs. GPS_UART_IntClock:R#2)   41667
- Setup time                                                 -3470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16607
-------------------------------------   ----- 
End-of-path arrival time (ps)           16607
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                  iocell1         2064   2064  21590  RISE       1
\GPS_UART:BUART:rx_postpoll\/main_0         macrocell7      8283  10347  21590  RISE       1
\GPS_UART:BUART:rx_postpoll\/q              macrocell7      3350  13697  21590  RISE       1
\GPS_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2909  16607  21590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \OUTPUT_UART:BUART:pollcount_1\/main_6
Capture Clock  : \OUTPUT_UART:BUART:pollcount_1\/clock_0
Path slack     : 22437p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#156 vs. OUTPUT_UART_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15720
-------------------------------------   ----- 
End-of-path arrival time (ps)           15720
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                                    iocell3       2685   2685  22437  RISE       1
\OUTPUT_UART:BUART:pollcount_1_split\/main_6  macrocell50   7402  10087  22437  RISE       1
\OUTPUT_UART:BUART:pollcount_1_split\/q       macrocell50   3350  13437  22437  RISE       1
\OUTPUT_UART:BUART:pollcount_1\/main_6        macrocell48   2283  15720  22437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:pollcount_1\/clock_0                    macrocell48         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \OUTPUT_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \OUTPUT_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23831p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#156 vs. OUTPUT_UART_IntClock:R#2)   41667
- Setup time                                                    -3470
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14365
-------------------------------------   ----- 
End-of-path arrival time (ps)           14365
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_2(0)/fb                                     iocell3         2685   2685  22437  RISE       1
\OUTPUT_UART:BUART:rx_postpoll\/main_1         macrocell15     5461   8146  23831  RISE       1
\OUTPUT_UART:BUART:rx_postpoll\/q              macrocell15     3350  11496  23831  RISE       1
\OUTPUT_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2869  14365  23831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : MODIN1_1/main_6
Capture Clock  : MODIN1_1/clock_0
Path slack     : 25382p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#156 vs. GPS_UART_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12775
-------------------------------------   ----- 
End-of-path arrival time (ps)           12775
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb             iocell1       2064   2064  21590  RISE       1
MODIN1_1_split/main_5  macrocell1    5135   7199  25382  RISE       1
MODIN1_1_split/q       macrocell1    3350  10549  25382  RISE       1
MODIN1_1/main_6        macrocell31   2226  12775  25382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell31         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \GPS_UART:BUART:rx_state_0\/main_6
Capture Clock  : \GPS_UART:BUART:rx_state_0\/clock_0
Path slack     : 26502p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#156 vs. GPS_UART_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11655
-------------------------------------   ----- 
End-of-path arrival time (ps)           11655
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                          iocell1       2064   2064  21590  RISE       1
\GPS_UART:BUART:rx_state_0\/main_6  macrocell24   9591  11655  26502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \GPS_UART:BUART:rx_state_2\/main_6
Capture Clock  : \GPS_UART:BUART:rx_state_2\/clock_0
Path slack     : 27174p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#156 vs. GPS_UART_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10983
-------------------------------------   ----- 
End-of-path arrival time (ps)           10983
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                          iocell1       2064   2064  21590  RISE       1
\GPS_UART:BUART:rx_state_2\/main_6  macrocell27   8919  10983  27174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_2\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \GPS_UART:BUART:rx_status_3\/main_5
Capture Clock  : \GPS_UART:BUART:rx_status_3\/clock_0
Path slack     : 27809p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#156 vs. GPS_UART_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10347
-------------------------------------   ----- 
End-of-path arrival time (ps)           10347
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                           iocell1       2064   2064  21590  RISE       1
\GPS_UART:BUART:rx_status_3\/main_5  macrocell33   8283  10347  27809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_status_3\/clock_0                       macrocell33         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \OUTPUT_UART:BUART:pollcount_1\/main_5
Capture Clock  : \OUTPUT_UART:BUART:pollcount_1\/clock_0
Path slack     : 28089p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#156 vs. OUTPUT_UART_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10068
-------------------------------------   ----- 
End-of-path arrival time (ps)           10068
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                              iocell3       2685   2685  22437  RISE       1
\OUTPUT_UART:BUART:pollcount_1\/main_5  macrocell48   7383  10068  28089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:pollcount_1\/clock_0                    macrocell48         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \OUTPUT_UART:BUART:pollcount_0\/main_5
Capture Clock  : \OUTPUT_UART:BUART:pollcount_0\/clock_0
Path slack     : 28089p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#156 vs. OUTPUT_UART_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10068
-------------------------------------   ----- 
End-of-path arrival time (ps)           10068
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                              iocell3       2685   2685  22437  RISE       1
\OUTPUT_UART:BUART:pollcount_0\/main_5  macrocell49   7383  10068  28089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:pollcount_0\/clock_0                    macrocell49         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \OUTPUT_UART:BUART:rx_state_0\/main_9
Capture Clock  : \OUTPUT_UART:BUART:rx_state_0\/clock_0
Path slack     : 29159p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#156 vs. OUTPUT_UART_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8997
-------------------------------------   ---- 
End-of-path arrival time (ps)           8997
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                             iocell3       2685   2685  22437  RISE       1
\OUTPUT_UART:BUART:rx_state_0\/main_9  macrocell41   6312   8997  29159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_0\/clock_0                     macrocell41         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \OUTPUT_UART:BUART:rx_status_3\/main_6
Capture Clock  : \OUTPUT_UART:BUART:rx_status_3\/clock_0
Path slack     : 29159p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#156 vs. OUTPUT_UART_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8997
-------------------------------------   ---- 
End-of-path arrival time (ps)           8997
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                              iocell3       2685   2685  22437  RISE       1
\OUTPUT_UART:BUART:rx_status_3\/main_6  macrocell51   6312   8997  29159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_status_3\/clock_0                    macrocell51         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \OUTPUT_UART:BUART:rx_state_2\/main_8
Capture Clock  : \OUTPUT_UART:BUART:rx_state_2\/clock_0
Path slack     : 29250p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#156 vs. OUTPUT_UART_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8906
-------------------------------------   ---- 
End-of-path arrival time (ps)           8906
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                             iocell3       2685   2685  22437  RISE       1
\OUTPUT_UART:BUART:rx_state_2\/main_8  macrocell44   6221   8906  29250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_2\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \OUTPUT_UART:BUART:rx_last\/main_0
Capture Clock  : \OUTPUT_UART:BUART:rx_last\/clock_0
Path slack     : 30008p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#156 vs. OUTPUT_UART_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8149
-------------------------------------   ---- 
End-of-path arrival time (ps)           8149
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                          iocell3       2685   2685  22437  RISE       1
\OUTPUT_UART:BUART:rx_last\/main_0  macrocell52   5464   8149  30008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_last\/clock_0                        macrocell52         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \GPS_UART:BUART:rx_last\/main_0
Capture Clock  : \GPS_UART:BUART:rx_last\/clock_0
Path slack     : 30086p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#156 vs. GPS_UART_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8071
-------------------------------------   ---- 
End-of-path arrival time (ps)           8071
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell1       2064   2064  21590  RISE       1
\GPS_UART:BUART:rx_last\/main_0  macrocell34   6007   8071  30086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_last\/clock_0                           macrocell34         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 30940p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#156 vs. GPS_UART_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7217
-------------------------------------   ---- 
End-of-path arrival time (ps)           7217
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb       iocell1       2064   2064  21590  RISE       1
MODIN1_1/main_4  macrocell31   5153   7217  30940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell31         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : MODIN1_0/main_5
Capture Clock  : MODIN1_0/clock_0
Path slack     : 30940p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#156 vs. GPS_UART_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7217
-------------------------------------   ---- 
End-of-path arrival time (ps)           7217
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb       iocell1       2064   2064  21590  RISE       1
MODIN1_0/main_5  macrocell32   5153   7217  30940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell32         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:tx_state_1\/q
Path End       : \OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 6474133p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -6190
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6493810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19677
-------------------------------------   ----- 
End-of-path arrival time (ps)           19677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_1\/clock_0                     macrocell36         0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:tx_state_1\/q                      macrocell36     1250   1250  6474133  RISE       1
\OUTPUT_UART:BUART:counter_load_not\/main_0           macrocell11     8461   9711  6474133  RISE       1
\OUTPUT_UART:BUART:counter_load_not\/q                macrocell11     3350  13061  6474133  RISE       1
\OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   6616  19677  6474133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_state_2\/q
Path End       : \OUTPUT_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \OUTPUT_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 6479985p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -5360
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6494640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14655
-------------------------------------   ----- 
End-of-path arrival time (ps)           14655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_2\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:rx_state_2\/q            macrocell44   1250   1250  6479985  RISE       1
\OUTPUT_UART:BUART:rx_counter_load\/main_3  macrocell14   7741   8991  6479985  RISE       1
\OUTPUT_UART:BUART:rx_counter_load\/q       macrocell14   3350  12341  6479985  RISE       1
\OUTPUT_UART:BUART:sRX:RxBitCounter\/load   count7cell    2314  14655  6479985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_state_0\/q
Path End       : \GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 6480781p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -6190
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6493810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13029
-------------------------------------   ----- 
End-of-path arrival time (ps)           13029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_0\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\GPS_UART:BUART:tx_state_0\/q                      macrocell20     1250   1250  6480781  RISE       1
\GPS_UART:BUART:counter_load_not\/main_1           macrocell3      6127   7377  6480781  RISE       1
\GPS_UART:BUART:counter_load_not\/q                macrocell3      3350  10727  6480781  RISE       1
\GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2302  13029  6480781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:tx_state_1\/q
Path End       : \OUTPUT_UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \OUTPUT_UART:BUART:sTX:TxSts\/clock
Path slack     : 6481102p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                                -500
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18398
-------------------------------------   ----- 
End-of-path arrival time (ps)           18398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_1\/clock_0                     macrocell36         0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:tx_state_1\/q        macrocell36    1250   1250  6474133  RISE       1
\OUTPUT_UART:BUART:tx_status_0\/main_0  macrocell12   11550  12800  6481102  RISE       1
\OUTPUT_UART:BUART:tx_status_0\/q       macrocell12    3350  16150  6481102  RISE       1
\OUTPUT_UART:BUART:sTX:TxSts\/status_0  statusicell3   2248  18398  6481102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sTX:TxSts\/clock                        statusicell3        0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \GPS_UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \GPS_UART:BUART:sTX:TxSts\/clock
Path slack     : 6483452p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16048
-------------------------------------   ----- 
End-of-path arrival time (ps)           16048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\GPS_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  6483452  RISE       1
\GPS_UART:BUART:tx_status_0\/main_3                 macrocell4      6792  10372  6483452  RISE       1
\GPS_UART:BUART:tx_status_0\/q                      macrocell4      3350  13722  6483452  RISE       1
\GPS_UART:BUART:sTX:TxSts\/status_0                 statusicell1    2327  16048  6483452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sTX:TxSts\/clock                           statusicell1        0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \GPS_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \GPS_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 6483598p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -5360
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6494640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11042
-------------------------------------   ----- 
End-of-path arrival time (ps)           11042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_ctrl_mark_last\/clock_0                 macrocell23         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:tx_ctrl_mark_last\/q     macrocell23   1250   1250  6483598  RISE       1
\GPS_UART:BUART:rx_counter_load\/main_0  macrocell6    4128   5378  6483598  RISE       1
\GPS_UART:BUART:rx_counter_load\/q       macrocell6    3350   8728  6483598  RISE       1
\GPS_UART:BUART:sRX:RxBitCounter\/load   count7cell    2314  11042  6483598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:tx_state_1\/q
Path End       : \OUTPUT_UART:BUART:txn\/main_1
Capture Clock  : \OUTPUT_UART:BUART:txn\/clock_0
Path slack     : 6483690p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12800
-------------------------------------   ----- 
End-of-path arrival time (ps)           12800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_1\/clock_0                     macrocell36         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:tx_state_1\/q  macrocell36   1250   1250  6474133  RISE       1
\OUTPUT_UART:BUART:txn\/main_1    macrocell35  11550  12800  6483690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:txn\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_state_0\/q
Path End       : \OUTPUT_UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \OUTPUT_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6484494p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6493990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9496
-------------------------------------   ---- 
End-of-path arrival time (ps)           9496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_0\/clock_0                     macrocell41         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:rx_state_0\/q                macrocell41     1250   1250  6483517  RISE       1
\OUTPUT_UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell6   8246   9496  6484494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \GPS_UART:BUART:rx_state_0\/main_8
Capture Clock  : \GPS_UART:BUART:rx_state_0\/clock_0
Path slack     : 6485123p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11367
-------------------------------------   ----- 
End-of-path arrival time (ps)           11367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell32         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q                          macrocell32   1250   1250  6480987  RISE       1
\GPS_UART:BUART:rx_state_0\/main_8  macrocell24  10117  11367  6485123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_state_0\/q
Path End       : \GPS_UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \GPS_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 6485282p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6493990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8708
-------------------------------------   ---- 
End-of-path arrival time (ps)           8708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_0\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\GPS_UART:BUART:tx_state_0\/q                macrocell20     1250   1250  6480781  RISE       1
\GPS_UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   7458   8708  6485282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \OUTPUT_UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \OUTPUT_UART:BUART:sRX:RxSts\/clock
Path slack     : 6485874p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                                -500
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13626
-------------------------------------   ----- 
End-of-path arrival time (ps)           13626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  6485874  RISE       1
\OUTPUT_UART:BUART:rx_status_4\/main_1                 macrocell16     4386   7966  6485874  RISE       1
\OUTPUT_UART:BUART:rx_status_4\/q                      macrocell16     3350  11316  6485874  RISE       1
\OUTPUT_UART:BUART:sRX:RxSts\/status_4                 statusicell4    2311  13626  6485874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sRX:RxSts\/clock                        statusicell4        0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \GPS_UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \GPS_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 6486099p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6493990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7891
-------------------------------------   ---- 
End-of-path arrival time (ps)           7891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  6484323  RISE       1
\GPS_UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   7701   7891  6486099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_state_0\/q
Path End       : \OUTPUT_UART:BUART:rx_state_0\/main_1
Capture Clock  : \OUTPUT_UART:BUART:rx_state_0\/clock_0
Path slack     : 6486430p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10060
-------------------------------------   ----- 
End-of-path arrival time (ps)           10060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_0\/clock_0                     macrocell41         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:rx_state_0\/q       macrocell41   1250   1250  6483517  RISE       1
\OUTPUT_UART:BUART:rx_state_0\/main_1  macrocell41   8810  10060  6486430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_0\/clock_0                     macrocell41         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_state_0\/q
Path End       : \OUTPUT_UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \OUTPUT_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 6486430p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10060
-------------------------------------   ----- 
End-of-path arrival time (ps)           10060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_0\/clock_0                     macrocell41         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:rx_state_0\/q         macrocell41   1250   1250  6483517  RISE       1
\OUTPUT_UART:BUART:rx_load_fifo\/main_1  macrocell42   8810  10060  6486430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_load_fifo\/clock_0                   macrocell42         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_state_0\/q
Path End       : \OUTPUT_UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \OUTPUT_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 6486430p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10060
-------------------------------------   ----- 
End-of-path arrival time (ps)           10060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_0\/clock_0                     macrocell41         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:rx_state_0\/q               macrocell41   1250   1250  6483517  RISE       1
\OUTPUT_UART:BUART:rx_state_stop1_reg\/main_1  macrocell47   8810  10060  6486430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_stop1_reg\/clock_0             macrocell47         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_state_0\/q
Path End       : \OUTPUT_UART:BUART:rx_status_3\/main_1
Capture Clock  : \OUTPUT_UART:BUART:rx_status_3\/clock_0
Path slack     : 6486430p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10060
-------------------------------------   ----- 
End-of-path arrival time (ps)           10060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_0\/clock_0                     macrocell41         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:rx_state_0\/q        macrocell41   1250   1250  6483517  RISE       1
\OUTPUT_UART:BUART:rx_status_3\/main_1  macrocell51   8810  10060  6486430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_status_3\/clock_0                    macrocell51         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \GPS_UART:BUART:tx_state_0\/main_3
Capture Clock  : \GPS_UART:BUART:tx_state_0\/clock_0
Path slack     : 6486743p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9747
-------------------------------------   ---- 
End-of-path arrival time (ps)           9747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\GPS_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  6483452  RISE       1
\GPS_UART:BUART:tx_state_0\/main_3                  macrocell20     6167   9747  6486743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_0\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:tx_state_1\/q
Path End       : \OUTPUT_UART:BUART:tx_bitclk\/main_0
Capture Clock  : \OUTPUT_UART:BUART:tx_bitclk\/clock_0
Path slack     : 6486779p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9711
-------------------------------------   ---- 
End-of-path arrival time (ps)           9711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_1\/clock_0                     macrocell36         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:tx_state_1\/q      macrocell36   1250   1250  6474133  RISE       1
\OUTPUT_UART:BUART:tx_bitclk\/main_0  macrocell39   8461   9711  6486779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_bitclk\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_bitclk_enable\/q
Path End       : \GPS_UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \GPS_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6486781p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6493990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7209
-------------------------------------   ---- 
End-of-path arrival time (ps)           7209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell29         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\GPS_UART:BUART:rx_bitclk_enable\/q          macrocell29     1250   1250  6486781  RISE       1
\GPS_UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   5959   7209  6486781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_state_2\/q
Path End       : \OUTPUT_UART:BUART:rx_state_0\/main_4
Capture Clock  : \OUTPUT_UART:BUART:rx_state_0\/clock_0
Path slack     : 6486933p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9557
-------------------------------------   ---- 
End-of-path arrival time (ps)           9557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_2\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:rx_state_2\/q       macrocell44   1250   1250  6479985  RISE       1
\OUTPUT_UART:BUART:rx_state_0\/main_4  macrocell41   8307   9557  6486933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_0\/clock_0                     macrocell41         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_state_2\/q
Path End       : \OUTPUT_UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \OUTPUT_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 6486933p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9557
-------------------------------------   ---- 
End-of-path arrival time (ps)           9557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_2\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:rx_state_2\/q         macrocell44   1250   1250  6479985  RISE       1
\OUTPUT_UART:BUART:rx_load_fifo\/main_4  macrocell42   8307   9557  6486933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_load_fifo\/clock_0                   macrocell42         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_state_2\/q
Path End       : \OUTPUT_UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \OUTPUT_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 6486933p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9557
-------------------------------------   ---- 
End-of-path arrival time (ps)           9557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_2\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:rx_state_2\/q               macrocell44   1250   1250  6479985  RISE       1
\OUTPUT_UART:BUART:rx_state_stop1_reg\/main_3  macrocell47   8307   9557  6486933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_stop1_reg\/clock_0             macrocell47         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_state_2\/q
Path End       : \OUTPUT_UART:BUART:rx_status_3\/main_4
Capture Clock  : \OUTPUT_UART:BUART:rx_status_3\/clock_0
Path slack     : 6486933p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9557
-------------------------------------   ---- 
End-of-path arrival time (ps)           9557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_2\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:rx_state_2\/q        macrocell44   1250   1250  6479985  RISE       1
\OUTPUT_UART:BUART:rx_status_3\/main_4  macrocell51   8307   9557  6486933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_status_3\/clock_0                    macrocell51         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \GPS_UART:BUART:rx_status_3\/main_7
Capture Clock  : \GPS_UART:BUART:rx_status_3\/clock_0
Path slack     : 6487206p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9284
-------------------------------------   ---- 
End-of-path arrival time (ps)           9284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell32         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q                           macrocell32   1250   1250  6480987  RISE       1
\GPS_UART:BUART:rx_status_3\/main_7  macrocell33   8034   9284  6487206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_status_3\/clock_0                       macrocell33         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \GPS_UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \GPS_UART:BUART:sRX:RxSts\/clock
Path slack     : 6487313p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12187
-------------------------------------   ----- 
End-of-path arrival time (ps)           12187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\GPS_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  6487313  RISE       1
\GPS_UART:BUART:rx_status_4\/main_1                 macrocell8      2926   6506  6487313  RISE       1
\GPS_UART:BUART:rx_status_4\/q                      macrocell8      3350   9856  6487313  RISE       1
\GPS_UART:BUART:sRX:RxSts\/status_4                 statusicell2    2331  12187  6487313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxSts\/clock                           statusicell2        0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_state_2\/q
Path End       : \OUTPUT_UART:BUART:rx_state_3\/main_4
Capture Clock  : \OUTPUT_UART:BUART:rx_state_3\/clock_0
Path slack     : 6487499p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8991
-------------------------------------   ---- 
End-of-path arrival time (ps)           8991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_2\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:rx_state_2\/q       macrocell44   1250   1250  6479985  RISE       1
\OUTPUT_UART:BUART:rx_state_3\/main_4  macrocell43   7741   8991  6487499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_3\/clock_0                     macrocell43         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_state_2\/q
Path End       : \OUTPUT_UART:BUART:rx_state_2\/main_4
Capture Clock  : \OUTPUT_UART:BUART:rx_state_2\/clock_0
Path slack     : 6487499p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8991
-------------------------------------   ---- 
End-of-path arrival time (ps)           8991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_2\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:rx_state_2\/q       macrocell44   1250   1250  6479985  RISE       1
\OUTPUT_UART:BUART:rx_state_2\/main_4  macrocell44   7741   8991  6487499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_2\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_state_2\/q
Path End       : \OUTPUT_UART:BUART:rx_count7_bit8_wire\/main_3
Capture Clock  : \OUTPUT_UART:BUART:rx_count7_bit8_wire\/clock_0
Path slack     : 6487499p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8991
-------------------------------------   ---- 
End-of-path arrival time (ps)           8991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_2\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:rx_state_2\/q                macrocell44   1250   1250  6479985  RISE       1
\OUTPUT_UART:BUART:rx_count7_bit8_wire\/main_3  macrocell45   7741   8991  6487499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_count7_bit8_wire\/clock_0            macrocell45         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \GPS_UART:BUART:rx_state_0\/main_7
Capture Clock  : \GPS_UART:BUART:rx_state_0\/clock_0
Path slack     : 6487801p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8689
-------------------------------------   ---- 
End-of-path arrival time (ps)           8689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell31         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q                          macrocell31   1250   1250  6482892  RISE       1
\GPS_UART:BUART:rx_state_0\/main_7  macrocell24   7439   8689  6487801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sRX:RxBitCounter\/count_3
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 6487805p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8685
-------------------------------------   ---- 
End-of-path arrival time (ps)           8685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:sRX:RxBitCounter\/count_3  count7cell    1940   1940  6482753  RISE       1
MODIN1_1/main_0                            macrocell31   6745   8685  6487805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell31         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sRX:RxBitCounter\/count_3
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 6487805p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8685
-------------------------------------   ---- 
End-of-path arrival time (ps)           8685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:sRX:RxBitCounter\/count_3  count7cell    1940   1940  6482753  RISE       1
MODIN1_0/main_0                            macrocell32   6745   8685  6487805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell32         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \OUTPUT_UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \OUTPUT_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6487952p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6493990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6038
-------------------------------------   ---- 
End-of-path arrival time (ps)           6038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_ctrl_mark_last\/clock_0              macrocell40         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:tx_ctrl_mark_last\/q         macrocell40     1250   1250  6483660  RISE       1
\OUTPUT_UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell6   4788   6038  6487952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:tx_state_1\/q
Path End       : \OUTPUT_UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \OUTPUT_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 6487995p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6493990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5995
-------------------------------------   ---- 
End-of-path arrival time (ps)           5995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_1\/clock_0                     macrocell36         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:tx_state_1\/q                macrocell36     1250   1250  6474133  RISE       1
\OUTPUT_UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell4   4745   5995  6487995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:tx_state_0\/q
Path End       : \OUTPUT_UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \OUTPUT_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 6488018p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6493990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5972
-------------------------------------   ---- 
End-of-path arrival time (ps)           5972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_0\/clock_0                     macrocell37         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:tx_state_0\/q                macrocell37     1250   1250  6477028  RISE       1
\OUTPUT_UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell4   4722   5972  6488018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \OUTPUT_UART:BUART:txn\/main_3
Capture Clock  : \OUTPUT_UART:BUART:txn\/clock_0
Path slack     : 6488489p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8001
-------------------------------------   ---- 
End-of-path arrival time (ps)           8001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell4   4370   4370  6488489  RISE       1
\OUTPUT_UART:BUART:txn\/main_3                macrocell35     3631   8001  6488489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:txn\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_bitclk_enable\/q
Path End       : \GPS_UART:BUART:rx_state_2\/main_2
Capture Clock  : \GPS_UART:BUART:rx_state_2\/clock_0
Path slack     : 6488727p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7763
-------------------------------------   ---- 
End-of-path arrival time (ps)           7763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell29         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:rx_bitclk_enable\/q  macrocell29   1250   1250  6486781  RISE       1
\GPS_UART:BUART:rx_state_2\/main_2   macrocell27   6513   7763  6488727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_2\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_bitclk_enable\/q
Path End       : \OUTPUT_UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \OUTPUT_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6488735p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6493990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5255
-------------------------------------   ---- 
End-of-path arrival time (ps)           5255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_bitclk_enable\/clock_0               macrocell46         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:rx_bitclk_enable\/q          macrocell46     1250   1250  6488735  RISE       1
\OUTPUT_UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell6   4005   5255  6488735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_state_1\/q
Path End       : \GPS_UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \GPS_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 6488876p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6493990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5114
-------------------------------------   ---- 
End-of-path arrival time (ps)           5114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_1\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\GPS_UART:BUART:tx_state_1\/q                macrocell19     1250   1250  6483648  RISE       1
\GPS_UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   3864   5114  6488876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sRX:RxBitCounter\/count_0
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 6489058p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7432
-------------------------------------   ---- 
End-of-path arrival time (ps)           7432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  6483490  RISE       1
MODIN1_0/main_3                            macrocell32   5492   7432  6489058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell32         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 6489061p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7429
-------------------------------------   ---- 
End-of-path arrival time (ps)           7429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  6483495  RISE       1
MODIN1_1/main_2                            macrocell31   5489   7429  6489061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell31         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 6489061p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7429
-------------------------------------   ---- 
End-of-path arrival time (ps)           7429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  6483495  RISE       1
MODIN1_0/main_2                            macrocell32   5489   7429  6489061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell32         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 6489062p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7428
-------------------------------------   ---- 
End-of-path arrival time (ps)           7428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  6483497  RISE       1
MODIN1_1/main_1                            macrocell31   5488   7428  6489062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell31         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 6489062p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7428
-------------------------------------   ---- 
End-of-path arrival time (ps)           7428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  6483497  RISE       1
MODIN1_0/main_1                            macrocell32   5488   7428  6489062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell32         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \GPS_UART:BUART:rx_status_3\/main_6
Capture Clock  : \GPS_UART:BUART:rx_status_3\/clock_0
Path slack     : 6489112p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7378
-------------------------------------   ---- 
End-of-path arrival time (ps)           7378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell31         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q                           macrocell31   1250   1250  6482892  RISE       1
\GPS_UART:BUART:rx_status_3\/main_6  macrocell33   6128   7378  6489112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_status_3\/clock_0                       macrocell33         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_state_0\/q
Path End       : \GPS_UART:BUART:tx_bitclk\/main_1
Capture Clock  : \GPS_UART:BUART:tx_bitclk\/clock_0
Path slack     : 6489113p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7377
-------------------------------------   ---- 
End-of-path arrival time (ps)           7377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_0\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:tx_state_0\/q      macrocell20   1250   1250  6480781  RISE       1
\GPS_UART:BUART:tx_bitclk\/main_1  macrocell22   6127   7377  6489113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_bitclk\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_count7_bit8_wire\/q
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 6489149p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7341
-------------------------------------   ---- 
End-of-path arrival time (ps)           7341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_count7_bit8_wire\/clock_0               macrocell28         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:rx_count7_bit8_wire\/q  macrocell28   1250   1250  6483584  RISE       1
MODIN1_1/main_3                         macrocell31   6091   7341  6489149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell31         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_count7_bit8_wire\/q
Path End       : MODIN1_0/main_4
Capture Clock  : MODIN1_0/clock_0
Path slack     : 6489149p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7341
-------------------------------------   ---- 
End-of-path arrival time (ps)           7341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_count7_bit8_wire\/clock_0               macrocell28         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:rx_count7_bit8_wire\/q  macrocell28   1250   1250  6483584  RISE       1
MODIN1_0/main_4                         macrocell32   6091   7341  6489149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell32         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_state_0\/q
Path End       : \GPS_UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \GPS_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6489489p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6493990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4501
-------------------------------------   ---- 
End-of-path arrival time (ps)           4501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\GPS_UART:BUART:rx_state_0\/q                macrocell24     1250   1250  6483613  RISE       1
\GPS_UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   3251   4501  6489489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \GPS_UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \GPS_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6489492p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6493990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4498
-------------------------------------   ---- 
End-of-path arrival time (ps)           4498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_ctrl_mark_last\/clock_0                 macrocell23         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\GPS_UART:BUART:tx_ctrl_mark_last\/q         macrocell23     1250   1250  6483598  RISE       1
\GPS_UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   3248   4498  6489492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \GPS_UART:BUART:rx_status_3\/main_0
Capture Clock  : \GPS_UART:BUART:rx_status_3\/clock_0
Path slack     : 6489651p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6839
-------------------------------------   ---- 
End-of-path arrival time (ps)           6839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_ctrl_mark_last\/clock_0                 macrocell23         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:tx_ctrl_mark_last\/q  macrocell23   1250   1250  6483598  RISE       1
\GPS_UART:BUART:rx_status_3\/main_0   macrocell33   5589   6839  6489651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_status_3\/clock_0                       macrocell33         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:tx_state_0\/q
Path End       : \OUTPUT_UART:BUART:tx_bitclk\/main_1
Capture Clock  : \OUTPUT_UART:BUART:tx_bitclk\/clock_0
Path slack     : 6489674p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6816
-------------------------------------   ---- 
End-of-path arrival time (ps)           6816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_0\/clock_0                     macrocell37         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:tx_state_0\/q      macrocell37   1250   1250  6477028  RISE       1
\OUTPUT_UART:BUART:tx_bitclk\/main_1  macrocell39   5566   6816  6489674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_bitclk\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:tx_state_0\/q
Path End       : \OUTPUT_UART:BUART:txn\/main_2
Capture Clock  : \OUTPUT_UART:BUART:txn\/clock_0
Path slack     : 6489684p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6806
-------------------------------------   ---- 
End-of-path arrival time (ps)           6806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_0\/clock_0                     macrocell37         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:tx_state_0\/q  macrocell37   1250   1250  6477028  RISE       1
\OUTPUT_UART:BUART:txn\/main_2    macrocell35   5556   6806  6489684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:txn\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \OUTPUT_UART:BUART:tx_state_0\/main_3
Capture Clock  : \OUTPUT_UART:BUART:tx_state_0\/clock_0
Path slack     : 6489688p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6802
-------------------------------------   ---- 
End-of-path arrival time (ps)           6802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  6485464  RISE       1
\OUTPUT_UART:BUART:tx_state_0\/main_3                  macrocell37     3222   6802  6489688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_0\/clock_0                     macrocell37         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_bitclk_enable\/q
Path End       : \GPS_UART:BUART:rx_state_0\/main_2
Capture Clock  : \GPS_UART:BUART:rx_state_0\/clock_0
Path slack     : 6489761p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6729
-------------------------------------   ---- 
End-of-path arrival time (ps)           6729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell29         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:rx_bitclk_enable\/q  macrocell29   1250   1250  6486781  RISE       1
\GPS_UART:BUART:rx_state_0\/main_2   macrocell24   5479   6729  6489761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_bitclk_enable\/q
Path End       : \GPS_UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \GPS_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 6489761p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6729
-------------------------------------   ---- 
End-of-path arrival time (ps)           6729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:rx_bitclk_enable\/q   macrocell29   1250   1250  6486781  RISE       1
\GPS_UART:BUART:rx_load_fifo\/main_2  macrocell25   5479   6729  6489761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_load_fifo\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_bitclk_enable\/q
Path End       : \GPS_UART:BUART:rx_state_3\/main_2
Capture Clock  : \GPS_UART:BUART:rx_state_3\/clock_0
Path slack     : 6489761p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6729
-------------------------------------   ---- 
End-of-path arrival time (ps)           6729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell29         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:rx_bitclk_enable\/q  macrocell29   1250   1250  6486781  RISE       1
\GPS_UART:BUART:rx_state_3\/main_2   macrocell26   5479   6729  6489761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_3\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \GPS_UART:BUART:txn\/main_3
Capture Clock  : \GPS_UART:BUART:txn\/clock_0
Path slack     : 6489808p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6682
-------------------------------------   ---- 
End-of-path arrival time (ps)           6682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\GPS_UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  6489808  RISE       1
\GPS_UART:BUART:txn\/main_3                macrocell18     2312   6682  6489808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:txn\/clock_0                               macrocell18         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \OUTPUT_UART:BUART:tx_bitclk\/main_2
Capture Clock  : \OUTPUT_UART:BUART:tx_bitclk\/clock_0
Path slack     : 6489923p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6567
-------------------------------------   ---- 
End-of-path arrival time (ps)           6567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  6477277  RISE       1
\OUTPUT_UART:BUART:tx_bitclk\/main_2                macrocell39     6377   6567  6489923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_bitclk\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \OUTPUT_UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \OUTPUT_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 6489963p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6493990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  6477277  RISE       1
\OUTPUT_UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell4   3837   4027  6489963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \OUTPUT_UART:BUART:pollcount_1\/main_1
Capture Clock  : \OUTPUT_UART:BUART:pollcount_1\/clock_0
Path slack     : 6490008p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6482
-------------------------------------   ---- 
End-of-path arrival time (ps)           6482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  6484940  RISE       1
\OUTPUT_UART:BUART:pollcount_1\/main_1        macrocell48   4542   6482  6490008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:pollcount_1\/clock_0                    macrocell48         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \OUTPUT_UART:BUART:pollcount_0\/main_1
Capture Clock  : \OUTPUT_UART:BUART:pollcount_0\/clock_0
Path slack     : 6490008p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6482
-------------------------------------   ---- 
End-of-path arrival time (ps)           6482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  6484940  RISE       1
\OUTPUT_UART:BUART:pollcount_0\/main_1        macrocell49   4542   6482  6490008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:pollcount_0\/clock_0                    macrocell49         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \OUTPUT_UART:BUART:pollcount_1\/main_2
Capture Clock  : \OUTPUT_UART:BUART:pollcount_1\/clock_0
Path slack     : 6490011p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6479
-------------------------------------   ---- 
End-of-path arrival time (ps)           6479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  6485349  RISE       1
\OUTPUT_UART:BUART:pollcount_1\/main_2        macrocell48   4539   6479  6490011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:pollcount_1\/clock_0                    macrocell48         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \OUTPUT_UART:BUART:pollcount_0\/main_2
Capture Clock  : \OUTPUT_UART:BUART:pollcount_0\/clock_0
Path slack     : 6490011p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6479
-------------------------------------   ---- 
End-of-path arrival time (ps)           6479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  6485349  RISE       1
\OUTPUT_UART:BUART:pollcount_0\/main_2        macrocell49   4539   6479  6490011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:pollcount_0\/clock_0                    macrocell49         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \OUTPUT_UART:BUART:rx_bitclk_enable\/main_3
Capture Clock  : \OUTPUT_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 6490025p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6465
-------------------------------------   ---- 
End-of-path arrival time (ps)           6465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  6484943  RISE       1
\OUTPUT_UART:BUART:rx_bitclk_enable\/main_3   macrocell46   4525   6465  6490025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_bitclk_enable\/clock_0               macrocell46         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_count7_bit8_wire\/q
Path End       : \OUTPUT_UART:BUART:pollcount_1\/main_3
Capture Clock  : \OUTPUT_UART:BUART:pollcount_1\/clock_0
Path slack     : 6490028p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6462
-------------------------------------   ---- 
End-of-path arrival time (ps)           6462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_count7_bit8_wire\/clock_0            macrocell45         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:rx_count7_bit8_wire\/q  macrocell45   1250   1250  6485376  RISE       1
\OUTPUT_UART:BUART:pollcount_1\/main_3     macrocell48   5212   6462  6490028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:pollcount_1\/clock_0                    macrocell48         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_count7_bit8_wire\/q
Path End       : \OUTPUT_UART:BUART:pollcount_0\/main_4
Capture Clock  : \OUTPUT_UART:BUART:pollcount_0\/clock_0
Path slack     : 6490028p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6462
-------------------------------------   ---- 
End-of-path arrival time (ps)           6462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_count7_bit8_wire\/clock_0            macrocell45         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:rx_count7_bit8_wire\/q  macrocell45   1250   1250  6485376  RISE       1
\OUTPUT_UART:BUART:pollcount_0\/main_4     macrocell49   5212   6462  6490028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:pollcount_0\/clock_0                    macrocell49         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:sRX:RxBitCounter\/tc
Path End       : \OUTPUT_UART:BUART:rx_count7_bit8_wire\/main_4
Capture Clock  : \OUTPUT_UART:BUART:rx_count7_bit8_wire\/clock_0
Path slack     : 6490230p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6260
-------------------------------------   ---- 
End-of-path arrival time (ps)           6260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:sRX:RxBitCounter\/tc         count7cell    2050   2050  6490230  RISE       1
\OUTPUT_UART:BUART:rx_count7_bit8_wire\/main_4  macrocell45   4210   6260  6490230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_count7_bit8_wire\/clock_0            macrocell45         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:tx_state_2\/q
Path End       : \OUTPUT_UART:BUART:tx_bitclk\/main_3
Capture Clock  : \OUTPUT_UART:BUART:tx_bitclk\/clock_0
Path slack     : 6490375p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6115
-------------------------------------   ---- 
End-of-path arrival time (ps)           6115
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_2\/clock_0                     macrocell38         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:tx_state_2\/q      macrocell38   1250   1250  6477729  RISE       1
\OUTPUT_UART:BUART:tx_bitclk\/main_3  macrocell39   4865   6115  6490375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_bitclk\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:tx_state_2\/q
Path End       : \OUTPUT_UART:BUART:txn\/main_4
Capture Clock  : \OUTPUT_UART:BUART:txn\/clock_0
Path slack     : 6490386p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6104
-------------------------------------   ---- 
End-of-path arrival time (ps)           6104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_2\/clock_0                     macrocell38         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:tx_state_2\/q  macrocell38   1250   1250  6477729  RISE       1
\OUTPUT_UART:BUART:txn\/main_4    macrocell35   4854   6104  6490386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:txn\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \OUTPUT_UART:BUART:rx_state_0\/main_0
Capture Clock  : \OUTPUT_UART:BUART:rx_state_0\/clock_0
Path slack     : 6490452p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6038
-------------------------------------   ---- 
End-of-path arrival time (ps)           6038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_ctrl_mark_last\/clock_0              macrocell40         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:tx_ctrl_mark_last\/q  macrocell40   1250   1250  6483660  RISE       1
\OUTPUT_UART:BUART:rx_state_0\/main_0    macrocell41   4788   6038  6490452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_0\/clock_0                     macrocell41         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \OUTPUT_UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \OUTPUT_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 6490452p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6038
-------------------------------------   ---- 
End-of-path arrival time (ps)           6038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_ctrl_mark_last\/clock_0              macrocell40         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:tx_ctrl_mark_last\/q  macrocell40   1250   1250  6483660  RISE       1
\OUTPUT_UART:BUART:rx_load_fifo\/main_0  macrocell42   4788   6038  6490452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_load_fifo\/clock_0                   macrocell42         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \OUTPUT_UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \OUTPUT_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 6490452p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6038
-------------------------------------   ---- 
End-of-path arrival time (ps)           6038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_ctrl_mark_last\/clock_0              macrocell40         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:tx_ctrl_mark_last\/q        macrocell40   1250   1250  6483660  RISE       1
\OUTPUT_UART:BUART:rx_state_stop1_reg\/main_0  macrocell47   4788   6038  6490452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_stop1_reg\/clock_0             macrocell47         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \OUTPUT_UART:BUART:rx_status_3\/main_0
Capture Clock  : \OUTPUT_UART:BUART:rx_status_3\/clock_0
Path slack     : 6490452p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6038
-------------------------------------   ---- 
End-of-path arrival time (ps)           6038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_ctrl_mark_last\/clock_0              macrocell40         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:tx_ctrl_mark_last\/q  macrocell40   1250   1250  6483660  RISE       1
\OUTPUT_UART:BUART:rx_status_3\/main_0   macrocell51   4788   6038  6490452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_status_3\/clock_0                    macrocell51         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \GPS_UART:BUART:rx_state_2\/main_0
Capture Clock  : \GPS_UART:BUART:rx_state_2\/clock_0
Path slack     : 6490556p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5934
-------------------------------------   ---- 
End-of-path arrival time (ps)           5934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_ctrl_mark_last\/clock_0                 macrocell23         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:tx_ctrl_mark_last\/q  macrocell23   1250   1250  6483598  RISE       1
\GPS_UART:BUART:rx_state_2\/main_0    macrocell27   4684   5934  6490556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_2\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \GPS_UART:BUART:rx_count7_bit8_wire\/main_0
Capture Clock  : \GPS_UART:BUART:rx_count7_bit8_wire\/clock_0
Path slack     : 6490556p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5934
-------------------------------------   ---- 
End-of-path arrival time (ps)           5934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_ctrl_mark_last\/clock_0                 macrocell23         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:tx_ctrl_mark_last\/q         macrocell23   1250   1250  6483598  RISE       1
\GPS_UART:BUART:rx_count7_bit8_wire\/main_0  macrocell28   4684   5934  6490556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_count7_bit8_wire\/clock_0               macrocell28         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \GPS_UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \GPS_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 6490556p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5934
-------------------------------------   ---- 
End-of-path arrival time (ps)           5934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_ctrl_mark_last\/clock_0                 macrocell23         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:tx_ctrl_mark_last\/q        macrocell23   1250   1250  6483598  RISE       1
\GPS_UART:BUART:rx_state_stop1_reg\/main_0  macrocell30   4684   5934  6490556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_stop1_reg\/clock_0                macrocell30         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \OUTPUT_UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \OUTPUT_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 6490561p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5929
-------------------------------------   ---- 
End-of-path arrival time (ps)           5929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  6485349  RISE       1
\OUTPUT_UART:BUART:rx_bitclk_enable\/main_2   macrocell46   3989   5929  6490561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_bitclk_enable\/clock_0               macrocell46         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_state_0\/q
Path End       : \GPS_UART:BUART:rx_state_2\/main_1
Capture Clock  : \GPS_UART:BUART:rx_state_2\/clock_0
Path slack     : 6490571p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5919
-------------------------------------   ---- 
End-of-path arrival time (ps)           5919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:rx_state_0\/q       macrocell24   1250   1250  6483613  RISE       1
\GPS_UART:BUART:rx_state_2\/main_1  macrocell27   4669   5919  6490571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_2\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_state_0\/q
Path End       : \GPS_UART:BUART:rx_count7_bit8_wire\/main_1
Capture Clock  : \GPS_UART:BUART:rx_count7_bit8_wire\/clock_0
Path slack     : 6490571p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5919
-------------------------------------   ---- 
End-of-path arrival time (ps)           5919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:rx_state_0\/q                macrocell24   1250   1250  6483613  RISE       1
\GPS_UART:BUART:rx_count7_bit8_wire\/main_1  macrocell28   4669   5919  6490571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_count7_bit8_wire\/clock_0               macrocell28         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_state_0\/q
Path End       : \GPS_UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \GPS_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 6490571p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5919
-------------------------------------   ---- 
End-of-path arrival time (ps)           5919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:rx_state_0\/q               macrocell24   1250   1250  6483613  RISE       1
\GPS_UART:BUART:rx_state_stop1_reg\/main_1  macrocell30   4669   5919  6490571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_stop1_reg\/clock_0                macrocell30         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_6
Capture Clock  : MODIN1_0/clock_0
Path slack     : 6490582p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5908
-------------------------------------   ---- 
End-of-path arrival time (ps)           5908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell32         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell32   1250   1250  6480987  RISE       1
MODIN1_0/main_6  macrocell32   4658   5908  6490582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell32         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_count7_bit8_wire\/q
Path End       : \OUTPUT_UART:BUART:rx_bitclk_enable\/main_4
Capture Clock  : \OUTPUT_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 6490583p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5907
-------------------------------------   ---- 
End-of-path arrival time (ps)           5907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_count7_bit8_wire\/clock_0            macrocell45         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:rx_count7_bit8_wire\/q    macrocell45   1250   1250  6485376  RISE       1
\OUTPUT_UART:BUART:rx_bitclk_enable\/main_4  macrocell46   4657   5907  6490583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_bitclk_enable\/clock_0               macrocell46         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:tx_bitclk\/q
Path End       : \OUTPUT_UART:BUART:tx_state_1\/main_5
Capture Clock  : \OUTPUT_UART:BUART:tx_state_1\/clock_0
Path slack     : 6490598p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5892
-------------------------------------   ---- 
End-of-path arrival time (ps)           5892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_bitclk\/clock_0                      macrocell39         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:tx_bitclk\/q        macrocell39   1250   1250  6490598  RISE       1
\OUTPUT_UART:BUART:tx_state_1\/main_5  macrocell36   4642   5892  6490598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_1\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:tx_bitclk\/q
Path End       : \OUTPUT_UART:BUART:tx_state_0\/main_5
Capture Clock  : \OUTPUT_UART:BUART:tx_state_0\/clock_0
Path slack     : 6490598p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5892
-------------------------------------   ---- 
End-of-path arrival time (ps)           5892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_bitclk\/clock_0                      macrocell39         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:tx_bitclk\/q        macrocell39   1250   1250  6490598  RISE       1
\OUTPUT_UART:BUART:tx_state_0\/main_5  macrocell37   4642   5892  6490598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_0\/clock_0                     macrocell37         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:tx_bitclk\/q
Path End       : \OUTPUT_UART:BUART:tx_state_2\/main_5
Capture Clock  : \OUTPUT_UART:BUART:tx_state_2\/clock_0
Path slack     : 6490598p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5892
-------------------------------------   ---- 
End-of-path arrival time (ps)           5892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_bitclk\/clock_0                      macrocell39         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:tx_bitclk\/q        macrocell39   1250   1250  6490598  RISE       1
\OUTPUT_UART:BUART:tx_state_2\/main_5  macrocell38   4642   5892  6490598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_2\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_state_0\/q
Path End       : \GPS_UART:BUART:rx_status_3\/main_1
Capture Clock  : \GPS_UART:BUART:rx_status_3\/clock_0
Path slack     : 6490633p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5857
-------------------------------------   ---- 
End-of-path arrival time (ps)           5857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:rx_state_0\/q        macrocell24   1250   1250  6483613  RISE       1
\GPS_UART:BUART:rx_status_3\/main_1  macrocell33   4607   5857  6490633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_status_3\/clock_0                       macrocell33         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_bitclk_enable\/q
Path End       : \OUTPUT_UART:BUART:rx_state_0\/main_2
Capture Clock  : \OUTPUT_UART:BUART:rx_state_0\/clock_0
Path slack     : 6490642p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5848
-------------------------------------   ---- 
End-of-path arrival time (ps)           5848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_bitclk_enable\/clock_0               macrocell46         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:rx_bitclk_enable\/q  macrocell46   1250   1250  6488735  RISE       1
\OUTPUT_UART:BUART:rx_state_0\/main_2   macrocell41   4598   5848  6490642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_0\/clock_0                     macrocell41         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_bitclk_enable\/q
Path End       : \OUTPUT_UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \OUTPUT_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 6490642p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5848
-------------------------------------   ---- 
End-of-path arrival time (ps)           5848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_bitclk_enable\/clock_0               macrocell46         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:rx_bitclk_enable\/q   macrocell46   1250   1250  6488735  RISE       1
\OUTPUT_UART:BUART:rx_load_fifo\/main_2  macrocell42   4598   5848  6490642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_load_fifo\/clock_0                   macrocell42         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_bitclk_enable\/q
Path End       : \OUTPUT_UART:BUART:rx_status_3\/main_2
Capture Clock  : \OUTPUT_UART:BUART:rx_status_3\/clock_0
Path slack     : 6490642p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5848
-------------------------------------   ---- 
End-of-path arrival time (ps)           5848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_bitclk_enable\/clock_0               macrocell46         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:rx_bitclk_enable\/q  macrocell46   1250   1250  6488735  RISE       1
\OUTPUT_UART:BUART:rx_status_3\/main_2  macrocell51   4598   5848  6490642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_status_3\/clock_0                    macrocell51         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_state_0\/q
Path End       : \GPS_UART:BUART:txn\/main_2
Capture Clock  : \GPS_UART:BUART:txn\/clock_0
Path slack     : 6490705p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5785
-------------------------------------   ---- 
End-of-path arrival time (ps)           5785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_0\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:tx_state_0\/q  macrocell20   1250   1250  6480781  RISE       1
\GPS_UART:BUART:txn\/main_2    macrocell18   4535   5785  6490705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:txn\/clock_0                               macrocell18         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_last\/q
Path End       : \GPS_UART:BUART:rx_state_2\/main_7
Capture Clock  : \GPS_UART:BUART:rx_state_2\/clock_0
Path slack     : 6490824p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5666
-------------------------------------   ---- 
End-of-path arrival time (ps)           5666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_last\/clock_0                           macrocell34         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:rx_last\/q          macrocell34   1250   1250  6490824  RISE       1
\GPS_UART:BUART:rx_state_2\/main_7  macrocell27   4416   5666  6490824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_2\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \OUTPUT_UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \OUTPUT_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 6490976p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5514
-------------------------------------   ---- 
End-of-path arrival time (ps)           5514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  6484940  RISE       1
\OUTPUT_UART:BUART:rx_bitclk_enable\/main_1   macrocell46   3574   5514  6490976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_bitclk_enable\/clock_0               macrocell46         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \OUTPUT_UART:BUART:txn\/main_5
Capture Clock  : \OUTPUT_UART:BUART:txn\/clock_0
Path slack     : 6490992p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5498
-------------------------------------   ---- 
End-of-path arrival time (ps)           5498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  6490992  RISE       1
\OUTPUT_UART:BUART:txn\/main_5                      macrocell35     5308   5498  6490992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:txn\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \OUTPUT_UART:BUART:pollcount_0\/main_3
Capture Clock  : \OUTPUT_UART:BUART:pollcount_0\/clock_0
Path slack     : 6491015p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5475
-------------------------------------   ---- 
End-of-path arrival time (ps)           5475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  6484943  RISE       1
\OUTPUT_UART:BUART:pollcount_0\/main_3        macrocell49   3535   5475  6491015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:pollcount_0\/clock_0                    macrocell49         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_state_0\/q
Path End       : \OUTPUT_UART:BUART:rx_state_3\/main_1
Capture Clock  : \OUTPUT_UART:BUART:rx_state_3\/clock_0
Path slack     : 6491031p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5459
-------------------------------------   ---- 
End-of-path arrival time (ps)           5459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_0\/clock_0                     macrocell41         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:rx_state_0\/q       macrocell41   1250   1250  6483517  RISE       1
\OUTPUT_UART:BUART:rx_state_3\/main_1  macrocell43   4209   5459  6491031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_3\/clock_0                     macrocell43         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_state_0\/q
Path End       : \OUTPUT_UART:BUART:rx_state_2\/main_1
Capture Clock  : \OUTPUT_UART:BUART:rx_state_2\/clock_0
Path slack     : 6491031p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5459
-------------------------------------   ---- 
End-of-path arrival time (ps)           5459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_0\/clock_0                     macrocell41         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:rx_state_0\/q       macrocell41   1250   1250  6483517  RISE       1
\OUTPUT_UART:BUART:rx_state_2\/main_1  macrocell44   4209   5459  6491031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_2\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_state_0\/q
Path End       : \OUTPUT_UART:BUART:rx_count7_bit8_wire\/main_1
Capture Clock  : \OUTPUT_UART:BUART:rx_count7_bit8_wire\/clock_0
Path slack     : 6491031p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5459
-------------------------------------   ---- 
End-of-path arrival time (ps)           5459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_0\/clock_0                     macrocell41         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:rx_state_0\/q                macrocell41   1250   1250  6483517  RISE       1
\OUTPUT_UART:BUART:rx_count7_bit8_wire\/main_1  macrocell45   4209   5459  6491031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_count7_bit8_wire\/clock_0            macrocell45         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \GPS_UART:BUART:rx_state_0\/main_0
Capture Clock  : \GPS_UART:BUART:rx_state_0\/clock_0
Path slack     : 6491112p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5378
-------------------------------------   ---- 
End-of-path arrival time (ps)           5378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_ctrl_mark_last\/clock_0                 macrocell23         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:tx_ctrl_mark_last\/q  macrocell23   1250   1250  6483598  RISE       1
\GPS_UART:BUART:rx_state_0\/main_0    macrocell24   4128   5378  6491112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \GPS_UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \GPS_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 6491112p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5378
-------------------------------------   ---- 
End-of-path arrival time (ps)           5378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_ctrl_mark_last\/clock_0                 macrocell23         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:tx_ctrl_mark_last\/q  macrocell23   1250   1250  6483598  RISE       1
\GPS_UART:BUART:rx_load_fifo\/main_0  macrocell25   4128   5378  6491112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_load_fifo\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \GPS_UART:BUART:rx_state_3\/main_0
Capture Clock  : \GPS_UART:BUART:rx_state_3\/clock_0
Path slack     : 6491112p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5378
-------------------------------------   ---- 
End-of-path arrival time (ps)           5378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_ctrl_mark_last\/clock_0                 macrocell23         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:tx_ctrl_mark_last\/q  macrocell23   1250   1250  6483598  RISE       1
\GPS_UART:BUART:rx_state_3\/main_0    macrocell26   4128   5378  6491112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_3\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_state_0\/q
Path End       : \GPS_UART:BUART:rx_state_0\/main_1
Capture Clock  : \GPS_UART:BUART:rx_state_0\/clock_0
Path slack     : 6491128p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5362
-------------------------------------   ---- 
End-of-path arrival time (ps)           5362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:rx_state_0\/q       macrocell24   1250   1250  6483613  RISE       1
\GPS_UART:BUART:rx_state_0\/main_1  macrocell24   4112   5362  6491128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_state_0\/q
Path End       : \GPS_UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \GPS_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 6491128p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5362
-------------------------------------   ---- 
End-of-path arrival time (ps)           5362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:rx_state_0\/q         macrocell24   1250   1250  6483613  RISE       1
\GPS_UART:BUART:rx_load_fifo\/main_1  macrocell25   4112   5362  6491128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_load_fifo\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_state_0\/q
Path End       : \GPS_UART:BUART:rx_state_3\/main_1
Capture Clock  : \GPS_UART:BUART:rx_state_3\/clock_0
Path slack     : 6491128p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5362
-------------------------------------   ---- 
End-of-path arrival time (ps)           5362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:rx_state_0\/q       macrocell24   1250   1250  6483613  RISE       1
\GPS_UART:BUART:rx_state_3\/main_1  macrocell26   4112   5362  6491128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_3\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \OUTPUT_UART:BUART:rx_state_3\/main_0
Capture Clock  : \OUTPUT_UART:BUART:rx_state_3\/clock_0
Path slack     : 6491174p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5316
-------------------------------------   ---- 
End-of-path arrival time (ps)           5316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_ctrl_mark_last\/clock_0              macrocell40         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:tx_ctrl_mark_last\/q  macrocell40   1250   1250  6483660  RISE       1
\OUTPUT_UART:BUART:rx_state_3\/main_0    macrocell43   4066   5316  6491174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_3\/clock_0                     macrocell43         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \OUTPUT_UART:BUART:rx_state_2\/main_0
Capture Clock  : \OUTPUT_UART:BUART:rx_state_2\/clock_0
Path slack     : 6491174p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5316
-------------------------------------   ---- 
End-of-path arrival time (ps)           5316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_ctrl_mark_last\/clock_0              macrocell40         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:tx_ctrl_mark_last\/q  macrocell40   1250   1250  6483660  RISE       1
\OUTPUT_UART:BUART:rx_state_2\/main_0    macrocell44   4066   5316  6491174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_2\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \OUTPUT_UART:BUART:rx_count7_bit8_wire\/main_0
Capture Clock  : \OUTPUT_UART:BUART:rx_count7_bit8_wire\/clock_0
Path slack     : 6491174p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5316
-------------------------------------   ---- 
End-of-path arrival time (ps)           5316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_ctrl_mark_last\/clock_0              macrocell40         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:tx_ctrl_mark_last\/q         macrocell40   1250   1250  6483660  RISE       1
\OUTPUT_UART:BUART:rx_count7_bit8_wire\/main_0  macrocell45   4066   5316  6491174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_count7_bit8_wire\/clock_0            macrocell45         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_5
Capture Clock  : MODIN1_1/clock_0
Path slack     : 6491226p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5264
-------------------------------------   ---- 
End-of-path arrival time (ps)           5264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell31         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q       macrocell31   1250   1250  6482892  RISE       1
MODIN1_1/main_5  macrocell31   4014   5264  6491226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell31         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:sRX:RxBitCounter\/count_3
Path End       : \OUTPUT_UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \OUTPUT_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 6491302p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5188
-------------------------------------   ---- 
End-of-path arrival time (ps)           5188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:sRX:RxBitCounter\/count_3  count7cell    1940   1940  6485666  RISE       1
\OUTPUT_UART:BUART:rx_bitclk_enable\/main_0   macrocell46   3248   5188  6491302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_bitclk_enable\/clock_0               macrocell46         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:sRX:RxBitCounter\/count_3
Path End       : \OUTPUT_UART:BUART:pollcount_1\/main_0
Capture Clock  : \OUTPUT_UART:BUART:pollcount_1\/clock_0
Path slack     : 6491325p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5165
-------------------------------------   ---- 
End-of-path arrival time (ps)           5165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:sRX:RxBitCounter\/count_3  count7cell    1940   1940  6485666  RISE       1
\OUTPUT_UART:BUART:pollcount_1\/main_0        macrocell48   3225   5165  6491325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:pollcount_1\/clock_0                    macrocell48         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:sRX:RxBitCounter\/count_3
Path End       : \OUTPUT_UART:BUART:pollcount_0\/main_0
Capture Clock  : \OUTPUT_UART:BUART:pollcount_0\/clock_0
Path slack     : 6491325p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5165
-------------------------------------   ---- 
End-of-path arrival time (ps)           5165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:sRX:RxBitCounter\/count_3  count7cell    1940   1940  6485666  RISE       1
\OUTPUT_UART:BUART:pollcount_0\/main_0        macrocell49   3225   5165  6491325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:pollcount_0\/clock_0                    macrocell49         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_state_1\/q
Path End       : \GPS_UART:BUART:txn\/main_1
Capture Clock  : \GPS_UART:BUART:txn\/clock_0
Path slack     : 6491364p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5126
-------------------------------------   ---- 
End-of-path arrival time (ps)           5126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_1\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:tx_state_1\/q  macrocell19   1250   1250  6483648  RISE       1
\GPS_UART:BUART:txn\/main_1    macrocell18   3876   5126  6491364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:txn\/clock_0                               macrocell18         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_state_2\/q
Path End       : \GPS_UART:BUART:rx_status_3\/main_4
Capture Clock  : \GPS_UART:BUART:rx_status_3\/clock_0
Path slack     : 6491520p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4970
-------------------------------------   ---- 
End-of-path arrival time (ps)           4970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_2\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:rx_state_2\/q        macrocell27   1250   1250  6484932  RISE       1
\GPS_UART:BUART:rx_status_3\/main_4  macrocell33   3720   4970  6491520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_status_3\/clock_0                       macrocell33         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_state_3\/q
Path End       : \GPS_UART:BUART:rx_status_3\/main_3
Capture Clock  : \GPS_UART:BUART:rx_status_3\/clock_0
Path slack     : 6491523p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4967
-------------------------------------   ---- 
End-of-path arrival time (ps)           4967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_3\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:rx_state_3\/q        macrocell26   1250   1250  6484924  RISE       1
\GPS_UART:BUART:rx_status_3\/main_3  macrocell33   3717   4967  6491523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_status_3\/clock_0                       macrocell33         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sRX:RxBitCounter\/count_3
Path End       : \GPS_UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \GPS_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 6491594p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4896
-------------------------------------   ---- 
End-of-path arrival time (ps)           4896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:sRX:RxBitCounter\/count_3  count7cell    1940   1940  6482753  RISE       1
\GPS_UART:BUART:rx_bitclk_enable\/main_0   macrocell29   2956   4896  6491594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell29         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \GPS_UART:BUART:rx_bitclk_enable\/main_3
Capture Clock  : \GPS_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 6491611p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4879
-------------------------------------   ---- 
End-of-path arrival time (ps)           4879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  6483490  RISE       1
\GPS_UART:BUART:rx_bitclk_enable\/main_3   macrocell29   2939   4879  6491611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell29         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \GPS_UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \GPS_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 6491615p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4875
-------------------------------------   ---- 
End-of-path arrival time (ps)           4875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  6483495  RISE       1
\GPS_UART:BUART:rx_bitclk_enable\/main_2   macrocell29   2935   4875  6491615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell29         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \GPS_UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \GPS_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 6491616p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4874
-------------------------------------   ---- 
End-of-path arrival time (ps)           4874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  6483497  RISE       1
\GPS_UART:BUART:rx_bitclk_enable\/main_1   macrocell29   2934   4874  6491616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell29         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_state_0\/q
Path End       : \GPS_UART:BUART:tx_state_1\/main_1
Capture Clock  : \GPS_UART:BUART:tx_state_1\/clock_0
Path slack     : 6491622p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4868
-------------------------------------   ---- 
End-of-path arrival time (ps)           4868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_0\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:tx_state_0\/q       macrocell20   1250   1250  6480781  RISE       1
\GPS_UART:BUART:tx_state_1\/main_1  macrocell19   3618   4868  6491622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_1\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_state_0\/q
Path End       : \GPS_UART:BUART:tx_state_0\/main_1
Capture Clock  : \GPS_UART:BUART:tx_state_0\/clock_0
Path slack     : 6491622p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4868
-------------------------------------   ---- 
End-of-path arrival time (ps)           4868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_0\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:tx_state_0\/q       macrocell20   1250   1250  6480781  RISE       1
\GPS_UART:BUART:tx_state_0\/main_1  macrocell20   3618   4868  6491622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_0\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_state_0\/q
Path End       : \GPS_UART:BUART:tx_state_2\/main_1
Capture Clock  : \GPS_UART:BUART:tx_state_2\/clock_0
Path slack     : 6491622p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4868
-------------------------------------   ---- 
End-of-path arrival time (ps)           4868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_0\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:tx_state_0\/q       macrocell20   1250   1250  6480781  RISE       1
\GPS_UART:BUART:tx_state_2\/main_1  macrocell21   3618   4868  6491622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_2\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_bitclk_enable\/q
Path End       : \OUTPUT_UART:BUART:rx_state_3\/main_2
Capture Clock  : \OUTPUT_UART:BUART:rx_state_3\/clock_0
Path slack     : 6491638p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4852
-------------------------------------   ---- 
End-of-path arrival time (ps)           4852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_bitclk_enable\/clock_0               macrocell46         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:rx_bitclk_enable\/q  macrocell46   1250   1250  6488735  RISE       1
\OUTPUT_UART:BUART:rx_state_3\/main_2   macrocell43   3602   4852  6491638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_3\/clock_0                     macrocell43         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_bitclk_enable\/q
Path End       : \OUTPUT_UART:BUART:rx_state_2\/main_2
Capture Clock  : \OUTPUT_UART:BUART:rx_state_2\/clock_0
Path slack     : 6491638p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4852
-------------------------------------   ---- 
End-of-path arrival time (ps)           4852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_bitclk_enable\/clock_0               macrocell46         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:rx_bitclk_enable\/q  macrocell46   1250   1250  6488735  RISE       1
\OUTPUT_UART:BUART:rx_state_2\/main_2   macrocell44   3602   4852  6491638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_2\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:pollcount_1\/q
Path End       : \OUTPUT_UART:BUART:rx_state_0\/main_8
Capture Clock  : \OUTPUT_UART:BUART:rx_state_0\/clock_0
Path slack     : 6491701p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4789
-------------------------------------   ---- 
End-of-path arrival time (ps)           4789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:pollcount_1\/clock_0                    macrocell48         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:pollcount_1\/q      macrocell48   1250   1250  6484632  RISE       1
\OUTPUT_UART:BUART:rx_state_0\/main_8  macrocell41   3539   4789  6491701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_0\/clock_0                     macrocell41         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:pollcount_1\/q
Path End       : \OUTPUT_UART:BUART:rx_status_3\/main_5
Capture Clock  : \OUTPUT_UART:BUART:rx_status_3\/clock_0
Path slack     : 6491701p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4789
-------------------------------------   ---- 
End-of-path arrival time (ps)           4789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:pollcount_1\/clock_0                    macrocell48         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:pollcount_1\/q       macrocell48   1250   1250  6484632  RISE       1
\OUTPUT_UART:BUART:rx_status_3\/main_5  macrocell51   3539   4789  6491701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_status_3\/clock_0                    macrocell51         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_count7_bit8_wire\/q
Path End       : \GPS_UART:BUART:rx_bitclk_enable\/main_4
Capture Clock  : \GPS_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 6491706p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4784
-------------------------------------   ---- 
End-of-path arrival time (ps)           4784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_count7_bit8_wire\/clock_0               macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:rx_count7_bit8_wire\/q    macrocell28   1250   1250  6483584  RISE       1
\GPS_UART:BUART:rx_bitclk_enable\/main_4  macrocell29   3534   4784  6491706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell29         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:pollcount_0\/q
Path End       : \OUTPUT_UART:BUART:rx_state_0\/main_10
Capture Clock  : \OUTPUT_UART:BUART:rx_state_0\/clock_0
Path slack     : 6491721p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4769
-------------------------------------   ---- 
End-of-path arrival time (ps)           4769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:pollcount_0\/clock_0                    macrocell49         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:pollcount_0\/q       macrocell49   1250   1250  6484652  RISE       1
\OUTPUT_UART:BUART:rx_state_0\/main_10  macrocell41   3519   4769  6491721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_0\/clock_0                     macrocell41         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:pollcount_0\/q
Path End       : \OUTPUT_UART:BUART:rx_status_3\/main_7
Capture Clock  : \OUTPUT_UART:BUART:rx_status_3\/clock_0
Path slack     : 6491721p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4769
-------------------------------------   ---- 
End-of-path arrival time (ps)           4769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:pollcount_0\/clock_0                    macrocell49         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:pollcount_0\/q       macrocell49   1250   1250  6484652  RISE       1
\OUTPUT_UART:BUART:rx_status_3\/main_7  macrocell51   3519   4769  6491721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_status_3\/clock_0                    macrocell51         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \GPS_UART:BUART:rx_state_0\/main_9
Capture Clock  : \GPS_UART:BUART:rx_state_0\/clock_0
Path slack     : 6491726p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4764
-------------------------------------   ---- 
End-of-path arrival time (ps)           4764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  6491726  RISE       1
\GPS_UART:BUART:rx_state_0\/main_9         macrocell24   2824   4764  6491726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \GPS_UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \GPS_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 6491726p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4764
-------------------------------------   ---- 
End-of-path arrival time (ps)           4764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  6491726  RISE       1
\GPS_UART:BUART:rx_load_fifo\/main_6       macrocell25   2824   4764  6491726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_load_fifo\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \GPS_UART:BUART:rx_state_3\/main_6
Capture Clock  : \GPS_UART:BUART:rx_state_3\/clock_0
Path slack     : 6491726p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4764
-------------------------------------   ---- 
End-of-path arrival time (ps)           4764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  6491726  RISE       1
\GPS_UART:BUART:rx_state_3\/main_6         macrocell26   2824   4764  6491726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_3\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_state_2\/q
Path End       : \GPS_UART:BUART:txn\/main_4
Capture Clock  : \GPS_UART:BUART:txn\/clock_0
Path slack     : 6491727p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4763
-------------------------------------   ---- 
End-of-path arrival time (ps)           4763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_2\/clock_0                        macrocell21         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:tx_state_2\/q  macrocell21   1250   1250  6484313  RISE       1
\GPS_UART:BUART:txn\/main_4    macrocell18   3513   4763  6491727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:txn\/clock_0                               macrocell18         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \GPS_UART:BUART:rx_state_0\/main_10
Capture Clock  : \GPS_UART:BUART:rx_state_0\/clock_0
Path slack     : 6491727p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4763
-------------------------------------   ---- 
End-of-path arrival time (ps)           4763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  6491727  RISE       1
\GPS_UART:BUART:rx_state_0\/main_10        macrocell24   2823   4763  6491727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \GPS_UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \GPS_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 6491727p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4763
-------------------------------------   ---- 
End-of-path arrival time (ps)           4763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  6491727  RISE       1
\GPS_UART:BUART:rx_load_fifo\/main_7       macrocell25   2823   4763  6491727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_load_fifo\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \GPS_UART:BUART:rx_state_3\/main_7
Capture Clock  : \GPS_UART:BUART:rx_state_3\/clock_0
Path slack     : 6491727p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4763
-------------------------------------   ---- 
End-of-path arrival time (ps)           4763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  6491727  RISE       1
\GPS_UART:BUART:rx_state_3\/main_7         macrocell26   2823   4763  6491727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_3\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \OUTPUT_UART:BUART:rx_state_3\/main_6
Capture Clock  : \OUTPUT_UART:BUART:rx_state_3\/clock_0
Path slack     : 6491751p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4739
-------------------------------------   ---- 
End-of-path arrival time (ps)           4739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  6491751  RISE       1
\OUTPUT_UART:BUART:rx_state_3\/main_6         macrocell43   2799   4739  6491751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_3\/clock_0                     macrocell43         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \OUTPUT_UART:BUART:rx_state_2\/main_6
Capture Clock  : \OUTPUT_UART:BUART:rx_state_2\/clock_0
Path slack     : 6491751p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4739
-------------------------------------   ---- 
End-of-path arrival time (ps)           4739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  6491751  RISE       1
\OUTPUT_UART:BUART:rx_state_2\/main_6         macrocell44   2799   4739  6491751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_2\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \OUTPUT_UART:BUART:rx_state_0\/main_6
Capture Clock  : \OUTPUT_UART:BUART:rx_state_0\/clock_0
Path slack     : 6491753p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4737
-------------------------------------   ---- 
End-of-path arrival time (ps)           4737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  6491751  RISE       1
\OUTPUT_UART:BUART:rx_state_0\/main_6         macrocell41   2797   4737  6491753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_0\/clock_0                     macrocell41         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \OUTPUT_UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \OUTPUT_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 6491753p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4737
-------------------------------------   ---- 
End-of-path arrival time (ps)           4737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  6491751  RISE       1
\OUTPUT_UART:BUART:rx_load_fifo\/main_6       macrocell42   2797   4737  6491753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_load_fifo\/clock_0                   macrocell42         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \GPS_UART:BUART:rx_state_2\/main_9
Capture Clock  : \GPS_UART:BUART:rx_state_2\/clock_0
Path slack     : 6491764p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  6491727  RISE       1
\GPS_UART:BUART:rx_state_2\/main_9         macrocell27   2786   4726  6491764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_2\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \GPS_UART:BUART:rx_state_2\/main_8
Capture Clock  : \GPS_UART:BUART:rx_state_2\/clock_0
Path slack     : 6491768p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  6491726  RISE       1
\GPS_UART:BUART:rx_state_2\/main_8         macrocell27   2782   4722  6491768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_2\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_bitclk\/q
Path End       : \GPS_UART:BUART:txn\/main_6
Capture Clock  : \GPS_UART:BUART:txn\/clock_0
Path slack     : 6491827p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4663
-------------------------------------   ---- 
End-of-path arrival time (ps)           4663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_bitclk\/clock_0                         macrocell22         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:tx_bitclk\/q  macrocell22   1250   1250  6491827  RISE       1
\GPS_UART:BUART:txn\/main_6   macrocell18   3413   4663  6491827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:txn\/clock_0                               macrocell18         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \OUTPUT_UART:BUART:rx_state_0\/main_5
Capture Clock  : \OUTPUT_UART:BUART:rx_state_0\/clock_0
Path slack     : 6491931p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4559
-------------------------------------   ---- 
End-of-path arrival time (ps)           4559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  6491931  RISE       1
\OUTPUT_UART:BUART:rx_state_0\/main_5         macrocell41   2619   4559  6491931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_0\/clock_0                     macrocell41         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \OUTPUT_UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \OUTPUT_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 6491931p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4559
-------------------------------------   ---- 
End-of-path arrival time (ps)           4559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  6491931  RISE       1
\OUTPUT_UART:BUART:rx_load_fifo\/main_5       macrocell42   2619   4559  6491931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_load_fifo\/clock_0                   macrocell42         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \OUTPUT_UART:BUART:rx_state_3\/main_5
Capture Clock  : \OUTPUT_UART:BUART:rx_state_3\/clock_0
Path slack     : 6491940p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4550
-------------------------------------   ---- 
End-of-path arrival time (ps)           4550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  6491931  RISE       1
\OUTPUT_UART:BUART:rx_state_3\/main_5         macrocell43   2610   4550  6491940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_3\/clock_0                     macrocell43         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \OUTPUT_UART:BUART:rx_state_2\/main_5
Capture Clock  : \OUTPUT_UART:BUART:rx_state_2\/clock_0
Path slack     : 6491940p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4550
-------------------------------------   ---- 
End-of-path arrival time (ps)           4550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  6491931  RISE       1
\OUTPUT_UART:BUART:rx_state_2\/main_5         macrocell44   2610   4550  6491940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_2\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_state_1\/q
Path End       : \GPS_UART:BUART:tx_state_1\/main_0
Capture Clock  : \GPS_UART:BUART:tx_state_1\/clock_0
Path slack     : 6491976p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4514
-------------------------------------   ---- 
End-of-path arrival time (ps)           4514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_1\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:tx_state_1\/q       macrocell19   1250   1250  6483648  RISE       1
\GPS_UART:BUART:tx_state_1\/main_0  macrocell19   3264   4514  6491976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_1\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_state_1\/q
Path End       : \GPS_UART:BUART:tx_state_0\/main_0
Capture Clock  : \GPS_UART:BUART:tx_state_0\/clock_0
Path slack     : 6491976p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4514
-------------------------------------   ---- 
End-of-path arrival time (ps)           4514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_1\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:tx_state_1\/q       macrocell19   1250   1250  6483648  RISE       1
\GPS_UART:BUART:tx_state_0\/main_0  macrocell20   3264   4514  6491976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_0\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_state_1\/q
Path End       : \GPS_UART:BUART:tx_state_2\/main_0
Capture Clock  : \GPS_UART:BUART:tx_state_2\/clock_0
Path slack     : 6491976p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4514
-------------------------------------   ---- 
End-of-path arrival time (ps)           4514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_1\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:tx_state_1\/q       macrocell19   1250   1250  6483648  RISE       1
\GPS_UART:BUART:tx_state_2\/main_0  macrocell21   3264   4514  6491976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_2\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_state_1\/q
Path End       : \GPS_UART:BUART:tx_bitclk\/main_0
Capture Clock  : \GPS_UART:BUART:tx_bitclk\/clock_0
Path slack     : 6491980p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4510
-------------------------------------   ---- 
End-of-path arrival time (ps)           4510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_1\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:tx_state_1\/q      macrocell19   1250   1250  6483648  RISE       1
\GPS_UART:BUART:tx_bitclk\/main_0  macrocell22   3260   4510  6491980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_bitclk\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_bitclk_enable\/q
Path End       : \GPS_UART:BUART:rx_status_3\/main_2
Capture Clock  : \GPS_UART:BUART:rx_status_3\/clock_0
Path slack     : 6492038p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4452
-------------------------------------   ---- 
End-of-path arrival time (ps)           4452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell29         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:rx_bitclk_enable\/q  macrocell29   1250   1250  6486781  RISE       1
\GPS_UART:BUART:rx_status_3\/main_2  macrocell33   3202   4452  6492038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_status_3\/clock_0                       macrocell33         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sRX:RxBitCounter\/tc
Path End       : \GPS_UART:BUART:rx_count7_bit8_wire\/main_4
Capture Clock  : \GPS_UART:BUART:rx_count7_bit8_wire\/clock_0
Path slack     : 6492139p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4351
-------------------------------------   ---- 
End-of-path arrival time (ps)           4351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:sRX:RxBitCounter\/tc         count7cell    2050   2050  6492139  RISE       1
\GPS_UART:BUART:rx_count7_bit8_wire\/main_4  macrocell28   2301   4351  6492139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_count7_bit8_wire\/clock_0               macrocell28         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_status_3\/q
Path End       : \OUTPUT_UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \OUTPUT_UART:BUART:sRX:RxSts\/clock
Path slack     : 6492209p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                                -500
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6499500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7291
-------------------------------------   ---- 
End-of-path arrival time (ps)           7291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_status_3\/clock_0                    macrocell51         0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:rx_status_3\/q       macrocell51    1250   1250  6492209  RISE       1
\OUTPUT_UART:BUART:sRX:RxSts\/status_3  statusicell4   6041   7291  6492209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sRX:RxSts\/clock                        statusicell4        0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_count7_bit8_wire\/q
Path End       : \OUTPUT_UART:BUART:rx_state_3\/main_7
Capture Clock  : \OUTPUT_UART:BUART:rx_state_3\/clock_0
Path slack     : 6492327p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4163
-------------------------------------   ---- 
End-of-path arrival time (ps)           4163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_count7_bit8_wire\/clock_0            macrocell45         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:rx_count7_bit8_wire\/q  macrocell45   1250   1250  6485376  RISE       1
\OUTPUT_UART:BUART:rx_state_3\/main_7      macrocell43   2913   4163  6492327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_3\/clock_0                     macrocell43         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_count7_bit8_wire\/q
Path End       : \OUTPUT_UART:BUART:rx_state_2\/main_7
Capture Clock  : \OUTPUT_UART:BUART:rx_state_2\/clock_0
Path slack     : 6492327p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4163
-------------------------------------   ---- 
End-of-path arrival time (ps)           4163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_count7_bit8_wire\/clock_0            macrocell45         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:rx_count7_bit8_wire\/q  macrocell45   1250   1250  6485376  RISE       1
\OUTPUT_UART:BUART:rx_state_2\/main_7      macrocell44   2913   4163  6492327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_2\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_count7_bit8_wire\/q
Path End       : \OUTPUT_UART:BUART:rx_count7_bit8_wire\/main_5
Capture Clock  : \OUTPUT_UART:BUART:rx_count7_bit8_wire\/clock_0
Path slack     : 6492327p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4163
-------------------------------------   ---- 
End-of-path arrival time (ps)           4163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_count7_bit8_wire\/clock_0            macrocell45         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:rx_count7_bit8_wire\/q       macrocell45   1250   1250  6485376  RISE       1
\OUTPUT_UART:BUART:rx_count7_bit8_wire\/main_5  macrocell45   2913   4163  6492327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_count7_bit8_wire\/clock_0            macrocell45         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_count7_bit8_wire\/q
Path End       : \OUTPUT_UART:BUART:rx_state_0\/main_7
Capture Clock  : \OUTPUT_UART:BUART:rx_state_0\/clock_0
Path slack     : 6492331p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4159
-------------------------------------   ---- 
End-of-path arrival time (ps)           4159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_count7_bit8_wire\/clock_0            macrocell45         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:rx_count7_bit8_wire\/q  macrocell45   1250   1250  6485376  RISE       1
\OUTPUT_UART:BUART:rx_state_0\/main_7      macrocell41   2909   4159  6492331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_0\/clock_0                     macrocell41         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_count7_bit8_wire\/q
Path End       : \OUTPUT_UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \OUTPUT_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 6492331p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4159
-------------------------------------   ---- 
End-of-path arrival time (ps)           4159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_count7_bit8_wire\/clock_0            macrocell45         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:rx_count7_bit8_wire\/q  macrocell45   1250   1250  6485376  RISE       1
\OUTPUT_UART:BUART:rx_load_fifo\/main_7    macrocell42   2909   4159  6492331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_load_fifo\/clock_0                   macrocell42         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_last\/q
Path End       : \OUTPUT_UART:BUART:rx_state_2\/main_9
Capture Clock  : \OUTPUT_UART:BUART:rx_state_2\/clock_0
Path slack     : 6492368p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4122
-------------------------------------   ---- 
End-of-path arrival time (ps)           4122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_last\/clock_0                        macrocell52         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:rx_last\/q          macrocell52   1250   1250  6492368  RISE       1
\OUTPUT_UART:BUART:rx_state_2\/main_9  macrocell44   2872   4122  6492368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_2\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_load_fifo\/q
Path End       : \GPS_UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \GPS_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6492378p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3130
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496870

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4492
-------------------------------------   ---- 
End-of-path arrival time (ps)           4492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_load_fifo\/clock_0                      macrocell25         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\GPS_UART:BUART:rx_load_fifo\/q            macrocell25     1250   1250  6487724  RISE       1
\GPS_UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   3242   4492  6492378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_state_2\/q
Path End       : \GPS_UART:BUART:rx_state_2\/main_4
Capture Clock  : \GPS_UART:BUART:rx_state_2\/clock_0
Path slack     : 6492430p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4060
-------------------------------------   ---- 
End-of-path arrival time (ps)           4060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_2\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:rx_state_2\/q       macrocell27   1250   1250  6484932  RISE       1
\GPS_UART:BUART:rx_state_2\/main_4  macrocell27   2810   4060  6492430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_2\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_state_2\/q
Path End       : \GPS_UART:BUART:rx_count7_bit8_wire\/main_3
Capture Clock  : \GPS_UART:BUART:rx_count7_bit8_wire\/clock_0
Path slack     : 6492430p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4060
-------------------------------------   ---- 
End-of-path arrival time (ps)           4060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_2\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:rx_state_2\/q                macrocell27   1250   1250  6484932  RISE       1
\GPS_UART:BUART:rx_count7_bit8_wire\/main_3  macrocell28   2810   4060  6492430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_count7_bit8_wire\/clock_0               macrocell28         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_state_2\/q
Path End       : \GPS_UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \GPS_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 6492430p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4060
-------------------------------------   ---- 
End-of-path arrival time (ps)           4060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_2\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:rx_state_2\/q               macrocell27   1250   1250  6484932  RISE       1
\GPS_UART:BUART:rx_state_stop1_reg\/main_3  macrocell30   2810   4060  6492430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_stop1_reg\/clock_0                macrocell30         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_state_3\/q
Path End       : \GPS_UART:BUART:rx_state_2\/main_3
Capture Clock  : \GPS_UART:BUART:rx_state_2\/clock_0
Path slack     : 6492431p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4059
-------------------------------------   ---- 
End-of-path arrival time (ps)           4059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_3\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:rx_state_3\/q       macrocell26   1250   1250  6484924  RISE       1
\GPS_UART:BUART:rx_state_2\/main_3  macrocell27   2809   4059  6492431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_2\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_state_3\/q
Path End       : \GPS_UART:BUART:rx_count7_bit8_wire\/main_2
Capture Clock  : \GPS_UART:BUART:rx_count7_bit8_wire\/clock_0
Path slack     : 6492431p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4059
-------------------------------------   ---- 
End-of-path arrival time (ps)           4059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_3\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:rx_state_3\/q                macrocell26   1250   1250  6484924  RISE       1
\GPS_UART:BUART:rx_count7_bit8_wire\/main_2  macrocell28   2809   4059  6492431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_count7_bit8_wire\/clock_0               macrocell28         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_state_3\/q
Path End       : \GPS_UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \GPS_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 6492431p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4059
-------------------------------------   ---- 
End-of-path arrival time (ps)           4059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_3\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:rx_state_3\/q               macrocell26   1250   1250  6484924  RISE       1
\GPS_UART:BUART:rx_state_stop1_reg\/main_2  macrocell30   2809   4059  6492431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_stop1_reg\/clock_0                macrocell30         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_state_3\/q
Path End       : \GPS_UART:BUART:rx_state_0\/main_3
Capture Clock  : \GPS_UART:BUART:rx_state_0\/clock_0
Path slack     : 6492438p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           4052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_3\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:rx_state_3\/q       macrocell26   1250   1250  6484924  RISE       1
\GPS_UART:BUART:rx_state_0\/main_3  macrocell24   2802   4052  6492438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_state_3\/q
Path End       : \GPS_UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \GPS_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 6492438p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           4052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_3\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:rx_state_3\/q         macrocell26   1250   1250  6484924  RISE       1
\GPS_UART:BUART:rx_load_fifo\/main_3  macrocell25   2802   4052  6492438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_load_fifo\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_state_3\/q
Path End       : \GPS_UART:BUART:rx_state_3\/main_3
Capture Clock  : \GPS_UART:BUART:rx_state_3\/clock_0
Path slack     : 6492438p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           4052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_3\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:rx_state_3\/q       macrocell26   1250   1250  6484924  RISE       1
\GPS_UART:BUART:rx_state_3\/main_3  macrocell26   2802   4052  6492438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_3\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_state_2\/q
Path End       : \GPS_UART:BUART:rx_state_0\/main_4
Capture Clock  : \GPS_UART:BUART:rx_state_0\/clock_0
Path slack     : 6492446p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4044
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_2\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:rx_state_2\/q       macrocell27   1250   1250  6484932  RISE       1
\GPS_UART:BUART:rx_state_0\/main_4  macrocell24   2794   4044  6492446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_state_2\/q
Path End       : \GPS_UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \GPS_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 6492446p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4044
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_2\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:rx_state_2\/q         macrocell27   1250   1250  6484932  RISE       1
\GPS_UART:BUART:rx_load_fifo\/main_4  macrocell25   2794   4044  6492446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_load_fifo\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_state_2\/q
Path End       : \GPS_UART:BUART:rx_state_3\/main_4
Capture Clock  : \GPS_UART:BUART:rx_state_3\/clock_0
Path slack     : 6492446p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4044
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_2\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:rx_state_2\/q       macrocell27   1250   1250  6484932  RISE       1
\GPS_UART:BUART:rx_state_3\/main_4  macrocell26   2794   4044  6492446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_3\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_bitclk\/q
Path End       : \GPS_UART:BUART:tx_state_1\/main_5
Capture Clock  : \GPS_UART:BUART:tx_state_1\/clock_0
Path slack     : 6492600p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3890
-------------------------------------   ---- 
End-of-path arrival time (ps)           3890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_bitclk\/clock_0                         macrocell22         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:tx_bitclk\/q        macrocell22   1250   1250  6491827  RISE       1
\GPS_UART:BUART:tx_state_1\/main_5  macrocell19   2640   3890  6492600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_1\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_bitclk\/q
Path End       : \GPS_UART:BUART:tx_state_0\/main_5
Capture Clock  : \GPS_UART:BUART:tx_state_0\/clock_0
Path slack     : 6492600p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3890
-------------------------------------   ---- 
End-of-path arrival time (ps)           3890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_bitclk\/clock_0                         macrocell22         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:tx_bitclk\/q        macrocell22   1250   1250  6491827  RISE       1
\GPS_UART:BUART:tx_state_0\/main_5  macrocell20   2640   3890  6492600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_0\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_bitclk\/q
Path End       : \GPS_UART:BUART:tx_state_2\/main_5
Capture Clock  : \GPS_UART:BUART:tx_state_2\/clock_0
Path slack     : 6492600p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3890
-------------------------------------   ---- 
End-of-path arrival time (ps)           3890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_bitclk\/clock_0                         macrocell22         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:tx_bitclk\/q        macrocell22   1250   1250  6491827  RISE       1
\GPS_UART:BUART:tx_state_2\/main_5  macrocell21   2640   3890  6492600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_2\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:pollcount_1\/q
Path End       : \OUTPUT_UART:BUART:pollcount_1\/main_4
Capture Clock  : \OUTPUT_UART:BUART:pollcount_1\/clock_0
Path slack     : 6492629p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3861
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:pollcount_1\/clock_0                    macrocell48         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:pollcount_1\/q       macrocell48   1250   1250  6484632  RISE       1
\OUTPUT_UART:BUART:pollcount_1\/main_4  macrocell48   2611   3861  6492629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:pollcount_1\/clock_0                    macrocell48         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_count7_bit8_wire\/q
Path End       : \GPS_UART:BUART:rx_state_0\/main_5
Capture Clock  : \GPS_UART:BUART:rx_state_0\/clock_0
Path slack     : 6492634p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3856
-------------------------------------   ---- 
End-of-path arrival time (ps)           3856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_count7_bit8_wire\/clock_0               macrocell28         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:rx_count7_bit8_wire\/q  macrocell28   1250   1250  6483584  RISE       1
\GPS_UART:BUART:rx_state_0\/main_5      macrocell24   2606   3856  6492634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_count7_bit8_wire\/q
Path End       : \GPS_UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \GPS_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 6492634p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3856
-------------------------------------   ---- 
End-of-path arrival time (ps)           3856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_count7_bit8_wire\/clock_0               macrocell28         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:rx_count7_bit8_wire\/q  macrocell28   1250   1250  6483584  RISE       1
\GPS_UART:BUART:rx_load_fifo\/main_5    macrocell25   2606   3856  6492634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_load_fifo\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_count7_bit8_wire\/q
Path End       : \GPS_UART:BUART:rx_state_3\/main_5
Capture Clock  : \GPS_UART:BUART:rx_state_3\/clock_0
Path slack     : 6492634p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3856
-------------------------------------   ---- 
End-of-path arrival time (ps)           3856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_count7_bit8_wire\/clock_0               macrocell28         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:rx_count7_bit8_wire\/q  macrocell28   1250   1250  6483584  RISE       1
\GPS_UART:BUART:rx_state_3\/main_5      macrocell26   2606   3856  6492634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_3\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_count7_bit8_wire\/q
Path End       : \GPS_UART:BUART:rx_state_2\/main_5
Capture Clock  : \GPS_UART:BUART:rx_state_2\/clock_0
Path slack     : 6492636p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_count7_bit8_wire\/clock_0               macrocell28         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:rx_count7_bit8_wire\/q  macrocell28   1250   1250  6483584  RISE       1
\GPS_UART:BUART:rx_state_2\/main_5      macrocell27   2604   3854  6492636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_2\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_count7_bit8_wire\/q
Path End       : \GPS_UART:BUART:rx_count7_bit8_wire\/main_5
Capture Clock  : \GPS_UART:BUART:rx_count7_bit8_wire\/clock_0
Path slack     : 6492636p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_count7_bit8_wire\/clock_0               macrocell28         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:rx_count7_bit8_wire\/q       macrocell28   1250   1250  6483584  RISE       1
\GPS_UART:BUART:rx_count7_bit8_wire\/main_5  macrocell28   2604   3854  6492636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_count7_bit8_wire\/clock_0               macrocell28         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_state_2\/q
Path End       : \GPS_UART:BUART:tx_bitclk\/main_3
Capture Clock  : \GPS_UART:BUART:tx_bitclk\/clock_0
Path slack     : 6492645p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_2\/clock_0                        macrocell21         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:tx_state_2\/q      macrocell21   1250   1250  6484313  RISE       1
\GPS_UART:BUART:tx_bitclk\/main_3  macrocell22   2595   3845  6492645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_bitclk\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:pollcount_0\/q
Path End       : \OUTPUT_UART:BUART:pollcount_0\/main_6
Capture Clock  : \OUTPUT_UART:BUART:pollcount_0\/clock_0
Path slack     : 6492647p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:pollcount_0\/clock_0                    macrocell49         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:pollcount_0\/q       macrocell49   1250   1250  6484652  RISE       1
\OUTPUT_UART:BUART:pollcount_0\/main_6  macrocell49   2593   3843  6492647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:pollcount_0\/clock_0                    macrocell49         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_state_2\/q
Path End       : \GPS_UART:BUART:tx_state_1\/main_3
Capture Clock  : \GPS_UART:BUART:tx_state_1\/clock_0
Path slack     : 6492647p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_2\/clock_0                        macrocell21         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:tx_state_2\/q       macrocell21   1250   1250  6484313  RISE       1
\GPS_UART:BUART:tx_state_1\/main_3  macrocell19   2593   3843  6492647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_1\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_state_2\/q
Path End       : \GPS_UART:BUART:tx_state_0\/main_4
Capture Clock  : \GPS_UART:BUART:tx_state_0\/clock_0
Path slack     : 6492647p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_2\/clock_0                        macrocell21         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:tx_state_2\/q       macrocell21   1250   1250  6484313  RISE       1
\GPS_UART:BUART:tx_state_0\/main_4  macrocell20   2593   3843  6492647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_0\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_state_2\/q
Path End       : \GPS_UART:BUART:tx_state_2\/main_3
Capture Clock  : \GPS_UART:BUART:tx_state_2\/clock_0
Path slack     : 6492647p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_2\/clock_0                        macrocell21         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:tx_state_2\/q       macrocell21   1250   1250  6484313  RISE       1
\GPS_UART:BUART:tx_state_2\/main_3  macrocell21   2593   3843  6492647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_2\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_state_3\/q
Path End       : \OUTPUT_UART:BUART:rx_state_0\/main_3
Capture Clock  : \OUTPUT_UART:BUART:rx_state_0\/clock_0
Path slack     : 6492654p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3836
-------------------------------------   ---- 
End-of-path arrival time (ps)           3836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_3\/clock_0                     macrocell43         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:rx_state_3\/q       macrocell43   1250   1250  6485141  RISE       1
\OUTPUT_UART:BUART:rx_state_0\/main_3  macrocell41   2586   3836  6492654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_0\/clock_0                     macrocell41         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_state_3\/q
Path End       : \OUTPUT_UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \OUTPUT_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 6492654p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3836
-------------------------------------   ---- 
End-of-path arrival time (ps)           3836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_3\/clock_0                     macrocell43         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:rx_state_3\/q         macrocell43   1250   1250  6485141  RISE       1
\OUTPUT_UART:BUART:rx_load_fifo\/main_3  macrocell42   2586   3836  6492654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_load_fifo\/clock_0                   macrocell42         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_state_3\/q
Path End       : \OUTPUT_UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \OUTPUT_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 6492654p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3836
-------------------------------------   ---- 
End-of-path arrival time (ps)           3836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_3\/clock_0                     macrocell43         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:rx_state_3\/q               macrocell43   1250   1250  6485141  RISE       1
\OUTPUT_UART:BUART:rx_state_stop1_reg\/main_2  macrocell47   2586   3836  6492654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_stop1_reg\/clock_0             macrocell47         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_state_3\/q
Path End       : \OUTPUT_UART:BUART:rx_status_3\/main_3
Capture Clock  : \OUTPUT_UART:BUART:rx_status_3\/clock_0
Path slack     : 6492654p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3836
-------------------------------------   ---- 
End-of-path arrival time (ps)           3836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_3\/clock_0                     macrocell43         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:rx_state_3\/q        macrocell43   1250   1250  6485141  RISE       1
\OUTPUT_UART:BUART:rx_status_3\/main_3  macrocell51   2586   3836  6492654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_status_3\/clock_0                    macrocell51         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \GPS_UART:BUART:tx_bitclk\/main_2
Capture Clock  : \GPS_UART:BUART:tx_bitclk\/clock_0
Path slack     : 6492655p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  6484323  RISE       1
\GPS_UART:BUART:tx_bitclk\/main_2                macrocell22     3645   3835  6492655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_bitclk\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_state_3\/q
Path End       : \OUTPUT_UART:BUART:rx_state_3\/main_3
Capture Clock  : \OUTPUT_UART:BUART:rx_state_3\/clock_0
Path slack     : 6492655p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_3\/clock_0                     macrocell43         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:rx_state_3\/q       macrocell43   1250   1250  6485141  RISE       1
\OUTPUT_UART:BUART:rx_state_3\/main_3  macrocell43   2585   3835  6492655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_3\/clock_0                     macrocell43         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_state_3\/q
Path End       : \OUTPUT_UART:BUART:rx_state_2\/main_3
Capture Clock  : \OUTPUT_UART:BUART:rx_state_2\/clock_0
Path slack     : 6492655p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_3\/clock_0                     macrocell43         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:rx_state_3\/q       macrocell43   1250   1250  6485141  RISE       1
\OUTPUT_UART:BUART:rx_state_2\/main_3  macrocell44   2585   3835  6492655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_2\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_state_3\/q
Path End       : \OUTPUT_UART:BUART:rx_count7_bit8_wire\/main_2
Capture Clock  : \OUTPUT_UART:BUART:rx_count7_bit8_wire\/clock_0
Path slack     : 6492655p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_3\/clock_0                     macrocell43         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:rx_state_3\/q                macrocell43   1250   1250  6485141  RISE       1
\OUTPUT_UART:BUART:rx_count7_bit8_wire\/main_2  macrocell45   2585   3835  6492655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_count7_bit8_wire\/clock_0            macrocell45         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \GPS_UART:BUART:txn\/main_5
Capture Clock  : \GPS_UART:BUART:txn\/clock_0
Path slack     : 6492884p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3606
-------------------------------------   ---- 
End-of-path arrival time (ps)           3606
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  6492884  RISE       1
\GPS_UART:BUART:txn\/main_5                      macrocell18     3416   3606  6492884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:txn\/clock_0                               macrocell18         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:tx_state_2\/q
Path End       : \OUTPUT_UART:BUART:tx_state_1\/main_3
Capture Clock  : \OUTPUT_UART:BUART:tx_state_1\/clock_0
Path slack     : 6492932p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_2\/clock_0                     macrocell38         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:tx_state_2\/q       macrocell38   1250   1250  6477729  RISE       1
\OUTPUT_UART:BUART:tx_state_1\/main_3  macrocell36   2308   3558  6492932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_1\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:tx_state_2\/q
Path End       : \OUTPUT_UART:BUART:tx_state_0\/main_4
Capture Clock  : \OUTPUT_UART:BUART:tx_state_0\/clock_0
Path slack     : 6492932p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_2\/clock_0                     macrocell38         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:tx_state_2\/q       macrocell38   1250   1250  6477729  RISE       1
\OUTPUT_UART:BUART:tx_state_0\/main_4  macrocell37   2308   3558  6492932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_0\/clock_0                     macrocell37         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:tx_state_2\/q
Path End       : \OUTPUT_UART:BUART:tx_state_2\/main_3
Capture Clock  : \OUTPUT_UART:BUART:tx_state_2\/clock_0
Path slack     : 6492932p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_2\/clock_0                     macrocell38         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:tx_state_2\/q       macrocell38   1250   1250  6477729  RISE       1
\OUTPUT_UART:BUART:tx_state_2\/main_3  macrocell38   2308   3558  6492932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_2\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:tx_state_0\/q
Path End       : \OUTPUT_UART:BUART:tx_state_1\/main_1
Capture Clock  : \OUTPUT_UART:BUART:tx_state_1\/clock_0
Path slack     : 6492934p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_0\/clock_0                     macrocell37         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:tx_state_0\/q       macrocell37   1250   1250  6477028  RISE       1
\OUTPUT_UART:BUART:tx_state_1\/main_1  macrocell36   2306   3556  6492934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_1\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:tx_state_0\/q
Path End       : \OUTPUT_UART:BUART:tx_state_0\/main_1
Capture Clock  : \OUTPUT_UART:BUART:tx_state_0\/clock_0
Path slack     : 6492934p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_0\/clock_0                     macrocell37         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:tx_state_0\/q       macrocell37   1250   1250  6477028  RISE       1
\OUTPUT_UART:BUART:tx_state_0\/main_1  macrocell37   2306   3556  6492934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_0\/clock_0                     macrocell37         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:tx_state_0\/q
Path End       : \OUTPUT_UART:BUART:tx_state_2\/main_1
Capture Clock  : \OUTPUT_UART:BUART:tx_state_2\/clock_0
Path slack     : 6492934p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_0\/clock_0                     macrocell37         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:tx_state_0\/q       macrocell37   1250   1250  6477028  RISE       1
\OUTPUT_UART:BUART:tx_state_2\/main_1  macrocell38   2306   3556  6492934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_2\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:tx_state_1\/q
Path End       : \OUTPUT_UART:BUART:tx_state_1\/main_0
Capture Clock  : \OUTPUT_UART:BUART:tx_state_1\/clock_0
Path slack     : 6492940p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_1\/clock_0                     macrocell36         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:tx_state_1\/q       macrocell36   1250   1250  6474133  RISE       1
\OUTPUT_UART:BUART:tx_state_1\/main_0  macrocell36   2300   3550  6492940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_1\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:tx_state_1\/q
Path End       : \OUTPUT_UART:BUART:tx_state_0\/main_0
Capture Clock  : \OUTPUT_UART:BUART:tx_state_0\/clock_0
Path slack     : 6492940p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_1\/clock_0                     macrocell36         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:tx_state_1\/q       macrocell36   1250   1250  6474133  RISE       1
\OUTPUT_UART:BUART:tx_state_0\/main_0  macrocell37   2300   3550  6492940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_0\/clock_0                     macrocell37         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:tx_state_1\/q
Path End       : \OUTPUT_UART:BUART:tx_state_2\/main_0
Capture Clock  : \OUTPUT_UART:BUART:tx_state_2\/clock_0
Path slack     : 6492940p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_1\/clock_0                     macrocell36         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:tx_state_1\/q       macrocell36   1250   1250  6474133  RISE       1
\OUTPUT_UART:BUART:tx_state_2\/main_0  macrocell38   2300   3550  6492940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_2\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:txn\/q
Path End       : \GPS_UART:BUART:txn\/main_0
Capture Clock  : \GPS_UART:BUART:txn\/clock_0
Path slack     : 6492952p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:txn\/clock_0                               macrocell18         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\GPS_UART:BUART:txn\/q       macrocell18   1250   1250  6492952  RISE       1
\GPS_UART:BUART:txn\/main_0  macrocell18   2288   3538  6492952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:txn\/clock_0                               macrocell18         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_load_fifo\/q
Path End       : \OUTPUT_UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \OUTPUT_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6492980p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3130
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496870

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3890
-------------------------------------   ---- 
End-of-path arrival time (ps)           3890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_load_fifo\/clock_0                   macrocell42         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:rx_load_fifo\/q            macrocell42     1250   1250  6487706  RISE       1
\OUTPUT_UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell6   2640   3890  6492980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:tx_bitclk\/q
Path End       : \OUTPUT_UART:BUART:txn\/main_6
Capture Clock  : \OUTPUT_UART:BUART:txn\/clock_0
Path slack     : 6492984p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3506
-------------------------------------   ---- 
End-of-path arrival time (ps)           3506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_bitclk\/clock_0                      macrocell39         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:tx_bitclk\/q  macrocell39   1250   1250  6490598  RISE       1
\OUTPUT_UART:BUART:txn\/main_6   macrocell35   2256   3506  6492984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:txn\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:txn\/q
Path End       : \OUTPUT_UART:BUART:txn\/main_0
Capture Clock  : \OUTPUT_UART:BUART:txn\/clock_0
Path slack     : 6493017p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3473
-------------------------------------   ---- 
End-of-path arrival time (ps)           3473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:txn\/clock_0                            macrocell35         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:txn\/q       macrocell35   1250   1250  6493017  RISE       1
\OUTPUT_UART:BUART:txn\/main_0  macrocell35   2223   3473  6493017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:txn\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \GPS_UART:BUART:tx_state_1\/main_2
Capture Clock  : \GPS_UART:BUART:tx_state_1\/clock_0
Path slack     : 6493180p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3310
-------------------------------------   ---- 
End-of-path arrival time (ps)           3310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  6484323  RISE       1
\GPS_UART:BUART:tx_state_1\/main_2               macrocell19     3120   3310  6493180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_1\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \GPS_UART:BUART:tx_state_0\/main_2
Capture Clock  : \GPS_UART:BUART:tx_state_0\/clock_0
Path slack     : 6493180p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3310
-------------------------------------   ---- 
End-of-path arrival time (ps)           3310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  6484323  RISE       1
\GPS_UART:BUART:tx_state_0\/main_2               macrocell20     3120   3310  6493180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_0\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \GPS_UART:BUART:tx_state_2\/main_2
Capture Clock  : \GPS_UART:BUART:tx_state_2\/clock_0
Path slack     : 6493180p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3310
-------------------------------------   ---- 
End-of-path arrival time (ps)           3310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  6484323  RISE       1
\GPS_UART:BUART:tx_state_2\/main_2               macrocell21     3120   3310  6493180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_2\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \OUTPUT_UART:BUART:tx_state_1\/main_4
Capture Clock  : \OUTPUT_UART:BUART:tx_state_1\/clock_0
Path slack     : 6493368p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3122
-------------------------------------   ---- 
End-of-path arrival time (ps)           3122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  6490992  RISE       1
\OUTPUT_UART:BUART:tx_state_1\/main_4               macrocell36     2932   3122  6493368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_1\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \OUTPUT_UART:BUART:tx_state_2\/main_4
Capture Clock  : \OUTPUT_UART:BUART:tx_state_2\/clock_0
Path slack     : 6493368p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3122
-------------------------------------   ---- 
End-of-path arrival time (ps)           3122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  6490992  RISE       1
\OUTPUT_UART:BUART:tx_state_2\/main_4               macrocell38     2932   3122  6493368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_2\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \OUTPUT_UART:BUART:tx_state_1\/main_2
Capture Clock  : \OUTPUT_UART:BUART:tx_state_1\/clock_0
Path slack     : 6493372p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3118
-------------------------------------   ---- 
End-of-path arrival time (ps)           3118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  6477277  RISE       1
\OUTPUT_UART:BUART:tx_state_1\/main_2               macrocell36     2928   3118  6493372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_1\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \OUTPUT_UART:BUART:tx_state_0\/main_2
Capture Clock  : \OUTPUT_UART:BUART:tx_state_0\/clock_0
Path slack     : 6493372p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3118
-------------------------------------   ---- 
End-of-path arrival time (ps)           3118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  6477277  RISE       1
\OUTPUT_UART:BUART:tx_state_0\/main_2               macrocell37     2928   3118  6493372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_0\/clock_0                     macrocell37         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \OUTPUT_UART:BUART:tx_state_2\/main_2
Capture Clock  : \OUTPUT_UART:BUART:tx_state_2\/clock_0
Path slack     : 6493372p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   6500000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3118
-------------------------------------   ---- 
End-of-path arrival time (ps)           3118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  6477277  RISE       1
\OUTPUT_UART:BUART:tx_state_2\/main_2               macrocell38     2928   3118  6493372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_2\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \GPS_UART:BUART:tx_state_1\/main_4
Capture Clock  : \GPS_UART:BUART:tx_state_1\/clock_0
Path slack     : 6493656p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2834
-------------------------------------   ---- 
End-of-path arrival time (ps)           2834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  6492884  RISE       1
\GPS_UART:BUART:tx_state_1\/main_4               macrocell19     2644   2834  6493656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_1\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \GPS_UART:BUART:tx_state_2\/main_4
Capture Clock  : \GPS_UART:BUART:tx_state_2\/clock_0
Path slack     : 6493656p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2834
-------------------------------------   ---- 
End-of-path arrival time (ps)           2834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  6492884  RISE       1
\GPS_UART:BUART:tx_state_2\/main_4               macrocell21     2644   2834  6493656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_2\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_status_3\/q
Path End       : \GPS_UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \GPS_UART:BUART:sRX:RxSts\/clock
Path slack     : 6495934p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   6500000
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     6499500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3566
-------------------------------------   ---- 
End-of-path arrival time (ps)           3566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_status_3\/clock_0                       macrocell33         0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\GPS_UART:BUART:rx_status_3\/q       macrocell33    1250   1250  6495934  RISE       1
\GPS_UART:BUART:sRX:RxSts\/status_3  statusicell2   2316   3566  6495934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxSts\/clock                           statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

