m255
K4
z2
!s12c _opt
Z0 !s99 nomlopt
!s11f vlog 2023.3 2023.07, Jul 17 2023
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 dC:/FPGA_Laboratory/Lab1/6_Decoder2_4/Sim/questa
T_opt
!s110 1728979186
VJRKPM7AWzETG^_4f;EZfg0
04 13 4 work tb_decoder2_4 fast 0
=1-a029422e883a-670e20f1-3c8-ed8
R0
!s12b OEM100
!s124 OEM10U2 
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
Z2 tCvgOpt 0
n@_opt
OL;O;2023.3;77
vdecoder2_4
2C:/FPGA_Laboratory/Lab1/6_Decoder2_4/RTL/decoder2_4.v
Z3 !s110 1728979185
!i10b 1
!s100 ZT;U7lB;TJMDRJL=QFL9n0
I:lMlPP2P21haQel?QE:^o1
R1
w1728977515
8C:/FPGA_Laboratory/Lab1/6_Decoder2_4/RTL/decoder2_4.v
FC:/FPGA_Laboratory/Lab1/6_Decoder2_4/RTL/decoder2_4.v
!i122 0
L0 1 19
Z4 VDg1SIo80bB@j0V0VzS_@n1
Z5 OL;L;2023.3;77
r1
!s85 0
31
Z6 !s108 1728979185.000000
!s107 C:/FPGA_Laboratory/Lab1/6_Decoder2_4/RTL/decoder2_4.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/FPGA_Laboratory/Lab1/6_Decoder2_4/RTL|C:/FPGA_Laboratory/Lab1/6_Decoder2_4/RTL/decoder2_4.v|
!i113 0
Z7 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
!s92 -vlog01compat -work work +incdir+C:/FPGA_Laboratory/Lab1/6_Decoder2_4/RTL -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
vtb_decoder2_4
2C:/FPGA_Laboratory/Lab1/6_Decoder2_4/Quartus_prj/../Sim/tb_decoder2_4.v
R3
!i10b 1
!s100 o9g480^5@Y4;>loA`1NGF2
I;Zf;OGV[`^biOEa9F7]4n2
R1
w1728978938
8C:/FPGA_Laboratory/Lab1/6_Decoder2_4/Quartus_prj/../Sim/tb_decoder2_4.v
FC:/FPGA_Laboratory/Lab1/6_Decoder2_4/Quartus_prj/../Sim/tb_decoder2_4.v
!i122 1
L0 2 22
R4
R5
r1
!s85 0
31
R6
!s107 C:/FPGA_Laboratory/Lab1/6_Decoder2_4/Quartus_prj/../Sim/tb_decoder2_4.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/FPGA_Laboratory/Lab1/6_Decoder2_4/Quartus_prj/../Sim|C:/FPGA_Laboratory/Lab1/6_Decoder2_4/Quartus_prj/../Sim/tb_decoder2_4.v|
!i113 0
R7
!s92 -vlog01compat -work work +incdir+C:/FPGA_Laboratory/Lab1/6_Decoder2_4/Quartus_prj/../Sim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
