# 100-Days-RTL-Challenge
A 100-day RTL design challenge documenting consistent practice in Verilog/SystemVerilog, focusing on digital logic, timing-aware design, and hardware implementation.
