Determining the location of the ModelSim executable...

Using: /home/deku/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off Projeto2 -c Projeto2 --vector_source="/home/deku/Facul/DesignComputadores/DesComp/Projeto2/Waveform4.vwf" --testbench_file="/home/deku/Facul/DesignComputadores/DesComp/Projeto2/simulation/qsim/Waveform4.vwf.vht"

Info: *******************************************************************Info: Running Quartus Prime EDA Netlist Writer    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.    Info: Your use of Intel Corporation's design tools, logic functions     Info: and other software and tools, and any partner logic     Info: functions, and any output files from any of the foregoing     Info: (including device programming or simulation files), and any     Info: associated documentation or information are expressly subject     Info: to the terms and conditions of the Intel Program License     Info: Subscription Agreement, the Intel Quartus Prime License Agreement,    Info: the Intel FPGA IP License Agreement, or other applicable license    Info: agreement, including, without limitation, that your use is for    Info: the sole purpose of programming logic devices manufactured by    Info: Intel and sold by Intel or its authorized distributors.  Please    Info: refer to the applicable agreement for further details, at    Info: https://fpgasoftware.intel.com/eula.    Info: Processing started: Sun Dec 12 01:40:11 2021Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off Projeto2 -c Projeto2 --vector_source=/home/deku/Facul/DesignComputadores/DesComp/Projeto2/Waveform4.vwf --testbench_file=/home/deku/Facul/DesignComputadores/DesComp/Projeto2/simulation/qsim/Waveform4.vwf.vht
t pin "A[6]" in vector source file when writing test bench files
eg2ULA[24]" in vector source file when writing test bench files
Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory="/home/deku/Facul/DesignComputadores/DesComp/Projeto2/simulation/qsim/" Projeto2 -c Projeto2

Info: *******************************************************************Info: Running Quartus Prime EDA Netlist Writer    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.    Info: Your use of Intel Corporation's design tools, logic functions     Info: and other software and tools, and any partner logic     Info: functions, and any output files from any of the foregoing     Info: (including device programming or simulation files), and any     Info: associated documentation or information are expressly subject     Info: to the terms and conditions of the Intel Program License     Info: Subscription Agreement, the Intel Quartus Prime License Agreement,    Info: the Intel FPGA IP License Agreement, or other applicable license    Info: agreement, including, without limitation, that your use is for    Info: the sole purpose of programming logic devices manufactured by    Info: Intel and sold by Intel or its authorized distributors.  Please    Info: refer to the applicable agreement for further details, at    Info: https://fpgasoftware.intel.com/eula.    Info: Processing started: Sun Dec 12 01:40:13 2021Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory=/home/deku/Facul/DesignComputadores/DesComp/Projeto2/simulation/qsim/ Projeto2 -c Projeto2Info (204019): Generated file Projeto2.vho in folder "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/simulation/qsim//" for EDA simulation toolInfo: Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings    Info: Peak virtual memory: 692 megabytes    Info: Processing ended: Sun Dec 12 01:40:14 2021    Info: Elapsed time: 00:00:01    Info: Total CPU time (on all processors): 00:00:01
Completed successfully. 

**** Generating the ModelSim .do script ****

/home/deku/Facul/DesignComputadores/DesComp/Projeto2/simulation/qsim/Projeto2.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

/home/deku/intelFPGA_lite/20.1/modelsim_ase/linuxaloem//vsim -c -do Projeto2.do

Reading pref.tcl
# 2020.1
# do Projeto2.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:40:14 on Dec 12,2021# vcom -work work Projeto2.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack# -- Loading package altera_primitives_components# -- Loading package altera_lnsim_components
# -- Loading package cyclonev_atom_pack
# -- Loading package cyclonev_components
# -- Compiling entity Projeto2
# -- Compiling architecture structure of Projeto2
# End time: 01:40:15 on Dec 12,2021, Elapsed time: 0:00:01# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:40:15 on Dec 12,2021# vcom -work work Waveform4.vwf.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO# -- Loading package std_logic_1164
# -- Compiling entity Projeto2_vhd_vec_tst
# -- Compiling architecture Projeto2_arch of Projeto2_vhd_vec_tst
# End time: 01:40:16 on Dec 12,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L cyclonev -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.Projeto2_vhd_vec_tst # Start time: 01:40:16 on Dec 12,2021# Loading std.standard# Loading std.textio(body)# Loading ieee.std_logic_1164(body)# Loading work.projeto2_vhd_vec_tst(projeto2_arch)# Loading ieee.vital_timing(body)# Loading ieee.vital_primitives(body)# Loading altera.dffeas_pack# Loading altera.altera_primitives_components# Loading altera_lnsim.altera_lnsim_components# Loading cyclonev.cyclonev_atom_pack(body)# Loading cyclonev.cyclonev_components# Loading work.projeto2(structure)# Loading ieee.std_logic_arith(body)# Loading cyclonev.cyclonev_io_obuf(arch)# Loading cyclonev.cyclonev_io_ibuf(arch)# Loading cyclonev.cyclonev_clkena(behavior)# Loading altera.dffeas(vital_dffeas)# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)# ** Warning: Design size of 868114 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.# Expect performance to be adversely affected.
# after#34
# Simulation time: 0 ps
# Simulation time: 0 ps
# End time: 01:40:22 on Dec 12,2021, Elapsed time: 0:00:06# Errors: 0, Warnings: 1
Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading /home/deku/Facul/DesignComputadores/DesComp/Projeto2/Waveform4.vwf...

Reading /home/deku/Facul/DesignComputadores/DesComp/Projeto2/simulation/qsim/Projeto2.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to /home/deku/Facul/DesignComputadores/DesComp/Projeto2/simulation/qsim/Projeto2_20211212014022.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.