In archive libpi.a:

reboot.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <reboot>:
   0:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
   4:	910003fd 	mov	x29, sp
   8:	f9000bf3 	str	x19, [sp, #16]
   c:	5290d413 	mov	w19, #0x86a0                	// #34464
  10:	72a00033 	movk	w19, #0x1, lsl #16
  14:	d503201f 	nop
  18:	94000000 	bl	0 <DUMMY>
  1c:	71000673 	subs	w19, w19, #0x1
  20:	54ffffc1 	b.ne	18 <reboot+0x18>  // b.any
  24:	52800021 	mov	w1, #0x1                   	// #1
  28:	52800480 	mov	w0, #0x24                  	// #36
  2c:	72ab4001 	movk	w1, #0x5a00, lsl #16
  30:	72a7e200 	movk	w0, #0x3f10, lsl #16
  34:	94000000 	bl	0 <PUT32>
  38:	52800401 	mov	w1, #0x20                  	// #32
  3c:	52800380 	mov	w0, #0x1c                  	// #28
  40:	72ab4001 	movk	w1, #0x5a00, lsl #16
  44:	72a7e200 	movk	w0, #0x3f10, lsl #16
  48:	94000000 	bl	0 <PUT32>
  4c:	14000000 	b	4c <reboot+0x4c>

Disassembly of section .comment:

0000000000000000 <.comment>:
   0:	43434700 	.inst	0x43434700 ; undefined
   4:	4c28203a 	.inst	0x4c28203a ; undefined
   8:	72616e69 	.inst	0x72616e69 ; undefined
   c:	4347206f 	.inst	0x4347206f ; undefined
  10:	2e372043 	usubl	v3.8h, v2.8b, v23.8b
  14:	30322d32 	adr	x18, 645b9 <reboot+0x645b9>
  18:	312e3731 	adds	w17, w25, #0xb8d
  1c:	37202931 	tbnz	w17, #4, 540 <reboot+0x540>
  20:	312e322e 	adds	w14, w17, #0xb8c
  24:	31303220 	adds	w0, w17, #0xc0c
  28:	31303137 	adds	w23, w9, #0xc0c
  2c:	Address 0x000000000000002c is out of bounds.


timer.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <delay>:
   0:	14000000 	b	0 <CYCLE_DELAY>
   4:	d503201f 	nop

0000000000000008 <timer_get_time>:
   8:	52860080 	mov	w0, #0x3004                	// #12292
   c:	72a7e000 	movk	w0, #0x3f00, lsl #16
  10:	14000000 	b	0 <GET32>
  14:	d503201f 	nop

0000000000000018 <delay_us>:
  18:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
  1c:	910003fd 	mov	x29, sp
  20:	f90013f5 	str	x21, [sp, #32]
  24:	2a0003f5 	mov	w21, w0
  28:	52860080 	mov	w0, #0x3004                	// #12292
  2c:	a90153f3 	stp	x19, x20, [sp, #16]
  30:	72a7e000 	movk	w0, #0x3f00, lsl #16
  34:	52860093 	mov	w19, #0x3004                	// #12292
  38:	94000000 	bl	0 <GET32>
  3c:	2a0003f4 	mov	w20, w0
  40:	72a7e013 	movk	w19, #0x3f00, lsl #16
  44:	d503201f 	nop
  48:	2a1303e0 	mov	w0, w19
  4c:	94000000 	bl	0 <GET32>
  50:	4b140000 	sub	w0, w0, w20
  54:	6b15001f 	cmp	w0, w21
  58:	54ffff83 	b.cc	48 <delay_us+0x30>  // b.lo, b.ul, b.last
  5c:	a94153f3 	ldp	x19, x20, [sp, #16]
  60:	f94013f5 	ldr	x21, [sp, #32]
  64:	a8c37bfd 	ldp	x29, x30, [sp], #48
  68:	d65f03c0 	ret
  6c:	d503201f 	nop

0000000000000070 <delay_ms>:
  70:	52807d01 	mov	w1, #0x3e8                 	// #1000
  74:	1b017c00 	mul	w0, w0, w1
  78:	14000000 	b	18 <delay_us>

Disassembly of section .comment:

0000000000000000 <.comment>:
   0:	43434700 	.inst	0x43434700 ; undefined
   4:	4c28203a 	.inst	0x4c28203a ; undefined
   8:	72616e69 	.inst	0x72616e69 ; undefined
   c:	4347206f 	.inst	0x4347206f ; undefined
  10:	2e372043 	usubl	v3.8h, v2.8b, v23.8b
  14:	30322d32 	adr	x18, 645b9 <delay_ms+0x64549>
  18:	312e3731 	adds	w17, w25, #0xb8d
  1c:	37202931 	tbnz	w17, #4, 540 <delay_ms+0x4d0>
  20:	312e322e 	adds	w14, w17, #0xb8c
  24:	31303220 	adds	w0, w17, #0xc0c
  28:	31303137 	adds	w23, w9, #0xc0c
  2c:	Address 0x000000000000002c is out of bounds.


helpers.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <PUT32>:
   0:	b9000001 	str	w1, [x0]
   4:	d65f03c0 	ret

0000000000000008 <PUT8>:
   8:	39000001 	strb	w1, [x0]
   c:	d65f03c0 	ret

0000000000000010 <GET32>:
  10:	b9400000 	ldr	w0, [x0]
  14:	d65f03c0 	ret

0000000000000018 <GET8>:
  18:	39400000 	ldrb	w0, [x0]
  1c:	d65f03c0 	ret

0000000000000020 <GETPC>:
  20:	aa1e03e0 	mov	x0, x30
  24:	d65f03c0 	ret

0000000000000028 <BRANCHTO>:
  28:	2a0003fe 	mov	w30, w0
  2c:	d65f03c0 	ret

0000000000000030 <DUMMY>:
  30:	d65f03c0 	ret

0000000000000034 <CYCLE_DELAY>:
  34:	f1000400 	subs	x0, x0, #0x1
  38:	54000001 	b.ne	34 <CYCLE_DELAY>  // b.any
  3c:	d65f03c0 	ret

memorybarrier.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <DSB>:
   0:	d5033f9f 	dsb	sy
   4:	d65f03c0 	ret

0000000000000008 <DMB>:
   8:	d5033fbf 	dmb	sy
   c:	d65f03c0 	ret

0000000000000010 <ISB>:
  10:	d5033fdf 	isb
  14:	d65f03c0 	ret

gpio.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <gpio_init>:
   0:	52800020 	mov	w0, #0x1                   	// #1
   4:	d65f03c0 	ret

0000000000000008 <put_in_register>:
   8:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
   c:	910003fd 	mov	x29, sp
  10:	a90153f3 	stp	x19, x20, [sp, #16]
  14:	53057c33 	lsr	w19, w1, #5
  18:	f90013f5 	str	x21, [sp, #32]
  1c:	12001034 	and	w20, w1, #0x1f
  20:	2a0203f5 	mov	w21, w2
  24:	0b130813 	add	w19, w0, w19, lsl #2
  28:	2a1303e0 	mov	w0, w19
  2c:	94000000 	bl	0 <GET32>
  30:	1ad422b4 	lsl	w20, w21, w20
  34:	f94013f5 	ldr	x21, [sp, #32]
  38:	2a000281 	orr	w1, w20, w0
  3c:	2a1303e0 	mov	w0, w19
  40:	a94153f3 	ldp	x19, x20, [sp, #16]
  44:	a8c37bfd 	ldp	x29, x30, [sp], #48
  48:	14000000 	b	0 <PUT32>
  4c:	d503201f 	nop

0000000000000050 <gpio_set_function>:
  50:	7100d41f 	cmp	w0, #0x35
  54:	7a479822 	ccmp	w1, #0x7, #0x2, ls  // ls = plast
  58:	540003e8 	b.hi	d4 <gpio_set_function+0x84>  // b.pmore
  5c:	529999a2 	mov	w2, #0xcccd                	// #52429
  60:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
  64:	72b99982 	movk	w2, #0xcccc, lsl #16
  68:	910003fd 	mov	x29, sp
  6c:	9ba27c02 	umull	x2, w0, w2
  70:	a90153f3 	stp	x19, x20, [sp, #16]
  74:	a9025bf5 	stp	x21, x22, [sp, #32]
  78:	52a1f915 	mov	w21, #0xfc80000             	// #264765440
  7c:	2a0003f6 	mov	w22, w0
  80:	2a0103f4 	mov	w20, w1
  84:	d363fc53 	lsr	x19, x2, #35
  88:	0b150275 	add	w21, w19, w21
  8c:	0b130a73 	add	w19, w19, w19, lsl #2
  90:	531e76b5 	lsl	w21, w21, #2
  94:	4b1306d3 	sub	w19, w22, w19, lsl #1
  98:	2a1503e0 	mov	w0, w21
  9c:	94000000 	bl	0 <GET32>
  a0:	0b130673 	add	w19, w19, w19, lsl #1
  a4:	528000e2 	mov	w2, #0x7                   	// #7
  a8:	1ad32042 	lsl	w2, w2, w19
  ac:	0a220002 	bic	w2, w0, w2
  b0:	1ad32281 	lsl	w1, w20, w19
  b4:	2a1503e0 	mov	w0, w21
  b8:	2a020021 	orr	w1, w1, w2
  bc:	94000000 	bl	0 <PUT32>
  c0:	52800020 	mov	w0, #0x1                   	// #1
  c4:	a94153f3 	ldp	x19, x20, [sp, #16]
  c8:	a9425bf5 	ldp	x21, x22, [sp, #32]
  cc:	a8c37bfd 	ldp	x29, x30, [sp], #48
  d0:	d65f03c0 	ret
  d4:	12800000 	mov	w0, #0xffffffff            	// #-1
  d8:	d65f03c0 	ret
  dc:	d503201f 	nop

00000000000000e0 <gpio_set_input>:
  e0:	52800001 	mov	w1, #0x0                   	// #0
  e4:	14000000 	b	50 <gpio_set_function>

00000000000000e8 <gpio_set_output>:
  e8:	52800021 	mov	w1, #0x1                   	// #1
  ec:	14000000 	b	50 <gpio_set_function>

00000000000000f0 <gpio_read>:
  f0:	7100d41f 	cmp	w0, #0x35
  f4:	54000208 	b.hi	134 <gpio_read+0x44>  // b.pmore
  f8:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  fc:	910003fd 	mov	x29, sp
 100:	f9000bf3 	str	x19, [sp, #16]
 104:	2a0003f3 	mov	w19, w0
 108:	528001a0 	mov	w0, #0xd                   	// #13
 10c:	72a1f900 	movk	w0, #0xfc8, lsl #16
 110:	0b531400 	add	w0, w0, w19, lsr #5
 114:	12001273 	and	w19, w19, #0x1f
 118:	531e7400 	lsl	w0, w0, #2
 11c:	94000000 	bl	0 <GET32>
 120:	1ad32400 	lsr	w0, w0, w19
 124:	f9400bf3 	ldr	x19, [sp, #16]
 128:	12000000 	and	w0, w0, #0x1
 12c:	a8c27bfd 	ldp	x29, x30, [sp], #32
 130:	d65f03c0 	ret
 134:	12800000 	mov	w0, #0xffffffff            	// #-1
 138:	d65f03c0 	ret
 13c:	d503201f 	nop

0000000000000140 <gpio_write>:
 140:	7100d41f 	cmp	w0, #0x35
 144:	540005c8 	b.hi	1fc <gpio_write+0xbc>  // b.pmore
 148:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
 14c:	529999a2 	mov	w2, #0xcccd                	// #52429
 150:	72b99982 	movk	w2, #0xcccc, lsl #16
 154:	910003fd 	mov	x29, sp
 158:	a90153f3 	stp	x19, x20, [sp, #16]
 15c:	2a0003f4 	mov	w20, w0
 160:	52a1f900 	mov	w0, #0xfc80000             	// #264765440
 164:	f90013f5 	str	x21, [sp, #32]
 168:	2a0103f5 	mov	w21, w1
 16c:	9ba27e82 	umull	x2, w20, w2
 170:	d363fc53 	lsr	x19, x2, #35
 174:	0b000260 	add	w0, w19, w0
 178:	0b130a73 	add	w19, w19, w19, lsl #2
 17c:	531e7400 	lsl	w0, w0, #2
 180:	94000000 	bl	0 <GET32>
 184:	4b130693 	sub	w19, w20, w19, lsl #1
 188:	0b130673 	add	w19, w19, w19, lsl #1
 18c:	1ad32413 	lsr	w19, w0, w19
 190:	12000a73 	and	w19, w19, #0x7
 194:	7100067f 	cmp	w19, #0x1
 198:	540002e1 	b.ne	1f4 <gpio_write+0xb4>  // b.any
 19c:	710006bf 	cmp	w21, #0x1
 1a0:	54000160 	b.eq	1cc <gpio_write+0x8c>  // b.none
 1a4:	52800500 	mov	w0, #0x28                  	// #40
 1a8:	2a1303e2 	mov	w2, w19
 1ac:	72a7e400 	movk	w0, #0x3f20, lsl #16
 1b0:	2a1403e1 	mov	w1, w20
 1b4:	94000000 	bl	8 <put_in_register>
 1b8:	2a1303e0 	mov	w0, w19
 1bc:	a94153f3 	ldp	x19, x20, [sp, #16]
 1c0:	f94013f5 	ldr	x21, [sp, #32]
 1c4:	a8c37bfd 	ldp	x29, x30, [sp], #48
 1c8:	d65f03c0 	ret
 1cc:	52800380 	mov	w0, #0x1c                  	// #28
 1d0:	2a1503e2 	mov	w2, w21
 1d4:	2a1403e1 	mov	w1, w20
 1d8:	72a7e400 	movk	w0, #0x3f20, lsl #16
 1dc:	94000000 	bl	8 <put_in_register>
 1e0:	2a1503e0 	mov	w0, w21
 1e4:	f94013f5 	ldr	x21, [sp, #32]
 1e8:	a94153f3 	ldp	x19, x20, [sp, #16]
 1ec:	a8c37bfd 	ldp	x29, x30, [sp], #48
 1f0:	d65f03c0 	ret
 1f4:	12800000 	mov	w0, #0xffffffff            	// #-1
 1f8:	17fffff1 	b	1bc <gpio_write+0x7c>
 1fc:	12800000 	mov	w0, #0xffffffff            	// #-1
 200:	d65f03c0 	ret
 204:	d503201f 	nop

0000000000000208 <gpio_set_on>:
 208:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
 20c:	2a0003e1 	mov	w1, w0
 210:	52800380 	mov	w0, #0x1c                  	// #28
 214:	52800022 	mov	w2, #0x1                   	// #1
 218:	910003fd 	mov	x29, sp
 21c:	72a7e400 	movk	w0, #0x3f20, lsl #16
 220:	94000000 	bl	8 <put_in_register>
 224:	52800020 	mov	w0, #0x1                   	// #1
 228:	a8c17bfd 	ldp	x29, x30, [sp], #16
 22c:	d65f03c0 	ret

0000000000000230 <gpio_set_off>:
 230:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
 234:	2a0003e1 	mov	w1, w0
 238:	52800500 	mov	w0, #0x28                  	// #40
 23c:	52800022 	mov	w2, #0x1                   	// #1
 240:	910003fd 	mov	x29, sp
 244:	72a7e400 	movk	w0, #0x3f20, lsl #16
 248:	94000000 	bl	8 <put_in_register>
 24c:	52800020 	mov	w0, #0x1                   	// #1
 250:	a8c17bfd 	ldp	x29, x30, [sp], #16
 254:	d65f03c0 	ret

0000000000000258 <gpio_set_pullupdownoff>:
 258:	7100d41f 	cmp	w0, #0x35
 25c:	54000408 	b.hi	2dc <gpio_set_pullupdownoff+0x84>  // b.pmore
 260:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
 264:	910003fd 	mov	x29, sp
 268:	a90153f3 	stp	x19, x20, [sp, #16]
 26c:	2a0003f3 	mov	w19, w0
 270:	52801280 	mov	w0, #0x94                  	// #148
 274:	52800034 	mov	w20, #0x1                   	// #1
 278:	72a7e400 	movk	w0, #0x3f20, lsl #16
 27c:	94000000 	bl	0 <PUT32>
 280:	528015e0 	mov	w0, #0xaf                  	// #175
 284:	94000000 	bl	0 <CYCLE_DELAY>
 288:	528004c0 	mov	w0, #0x26                  	// #38
 28c:	12001261 	and	w1, w19, #0x1f
 290:	72a1f900 	movk	w0, #0xfc8, lsl #16
 294:	0b531413 	add	w19, w0, w19, lsr #5
 298:	1ac12281 	lsl	w1, w20, w1
 29c:	531e7673 	lsl	w19, w19, #2
 2a0:	2a1303e0 	mov	w0, w19
 2a4:	94000000 	bl	0 <PUT32>
 2a8:	528015e0 	mov	w0, #0xaf                  	// #175
 2ac:	94000000 	bl	0 <CYCLE_DELAY>
 2b0:	52801280 	mov	w0, #0x94                  	// #148
 2b4:	52800001 	mov	w1, #0x0                   	// #0
 2b8:	72a7e400 	movk	w0, #0x3f20, lsl #16
 2bc:	94000000 	bl	0 <PUT32>
 2c0:	2a1303e0 	mov	w0, w19
 2c4:	52800001 	mov	w1, #0x0                   	// #0
 2c8:	94000000 	bl	0 <PUT32>
 2cc:	2a1403e0 	mov	w0, w20
 2d0:	a94153f3 	ldp	x19, x20, [sp, #16]
 2d4:	a8c27bfd 	ldp	x29, x30, [sp], #32
 2d8:	d65f03c0 	ret
 2dc:	12800000 	mov	w0, #0xffffffff            	// #-1
 2e0:	d65f03c0 	ret
 2e4:	d503201f 	nop

00000000000002e8 <gpio_set_pullup>:
 2e8:	52800041 	mov	w1, #0x2                   	// #2
 2ec:	14000000 	b	258 <gpio_set_pullupdownoff>

00000000000002f0 <gpio_set_pulldown>:
 2f0:	52800021 	mov	w1, #0x1                   	// #1
 2f4:	14000000 	b	258 <gpio_set_pullupdownoff>

00000000000002f8 <gpio_pud_off>:
 2f8:	52800001 	mov	w1, #0x0                   	// #0
 2fc:	14000000 	b	258 <gpio_set_pullupdownoff>

0000000000000300 <gpio_event_rising_edge_sync>:
 300:	7100d41f 	cmp	w0, #0x35
 304:	54000168 	b.hi	330 <gpio_event_rising_edge_sync+0x30>  // b.pmore
 308:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
 30c:	2a0103e2 	mov	w2, w1
 310:	2a0003e1 	mov	w1, w0
 314:	52800980 	mov	w0, #0x4c                  	// #76
 318:	910003fd 	mov	x29, sp
 31c:	72a7e400 	movk	w0, #0x3f20, lsl #16
 320:	94000000 	bl	8 <put_in_register>
 324:	52800020 	mov	w0, #0x1                   	// #1
 328:	a8c17bfd 	ldp	x29, x30, [sp], #16
 32c:	d65f03c0 	ret
 330:	12800000 	mov	w0, #0xffffffff            	// #-1
 334:	d65f03c0 	ret

0000000000000338 <gpio_event_falling_edge_sync>:
 338:	7100d41f 	cmp	w0, #0x35
 33c:	54000168 	b.hi	368 <gpio_event_falling_edge_sync+0x30>  // b.pmore
 340:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
 344:	2a0103e2 	mov	w2, w1
 348:	2a0003e1 	mov	w1, w0
 34c:	52800b00 	mov	w0, #0x58                  	// #88
 350:	910003fd 	mov	x29, sp
 354:	72a7e400 	movk	w0, #0x3f20, lsl #16
 358:	94000000 	bl	8 <put_in_register>
 35c:	52800020 	mov	w0, #0x1                   	// #1
 360:	a8c17bfd 	ldp	x29, x30, [sp], #16
 364:	d65f03c0 	ret
 368:	12800000 	mov	w0, #0xffffffff            	// #-1
 36c:	d65f03c0 	ret

0000000000000370 <gpio_event_rising_edge_async>:
 370:	7100d41f 	cmp	w0, #0x35
 374:	54000168 	b.hi	3a0 <gpio_event_rising_edge_async+0x30>  // b.pmore
 378:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
 37c:	2a0103e2 	mov	w2, w1
 380:	2a0003e1 	mov	w1, w0
 384:	52800f80 	mov	w0, #0x7c                  	// #124
 388:	910003fd 	mov	x29, sp
 38c:	72a7e400 	movk	w0, #0x3f20, lsl #16
 390:	94000000 	bl	8 <put_in_register>
 394:	52800020 	mov	w0, #0x1                   	// #1
 398:	a8c17bfd 	ldp	x29, x30, [sp], #16
 39c:	d65f03c0 	ret
 3a0:	12800000 	mov	w0, #0xffffffff            	// #-1
 3a4:	d65f03c0 	ret

00000000000003a8 <gpio_event_falling_edge_async>:
 3a8:	7100d41f 	cmp	w0, #0x35
 3ac:	54000168 	b.hi	3d8 <gpio_event_falling_edge_async+0x30>  // b.pmore
 3b0:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
 3b4:	2a0103e2 	mov	w2, w1
 3b8:	2a0003e1 	mov	w1, w0
 3bc:	52801100 	mov	w0, #0x88                  	// #136
 3c0:	910003fd 	mov	x29, sp
 3c4:	72a7e400 	movk	w0, #0x3f20, lsl #16
 3c8:	94000000 	bl	8 <put_in_register>
 3cc:	52800020 	mov	w0, #0x1                   	// #1
 3d0:	a8c17bfd 	ldp	x29, x30, [sp], #16
 3d4:	d65f03c0 	ret
 3d8:	12800000 	mov	w0, #0xffffffff            	// #-1
 3dc:	d65f03c0 	ret

00000000000003e0 <gpio_event_highlevel>:
 3e0:	7100d41f 	cmp	w0, #0x35
 3e4:	54000168 	b.hi	410 <gpio_event_highlevel+0x30>  // b.pmore
 3e8:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
 3ec:	2a0103e2 	mov	w2, w1
 3f0:	2a0003e1 	mov	w1, w0
 3f4:	52800c80 	mov	w0, #0x64                  	// #100
 3f8:	910003fd 	mov	x29, sp
 3fc:	72a7e400 	movk	w0, #0x3f20, lsl #16
 400:	94000000 	bl	8 <put_in_register>
 404:	52800020 	mov	w0, #0x1                   	// #1
 408:	a8c17bfd 	ldp	x29, x30, [sp], #16
 40c:	d65f03c0 	ret
 410:	12800000 	mov	w0, #0xffffffff            	// #-1
 414:	d65f03c0 	ret

0000000000000418 <gpio_event_lowlevel>:
 418:	14000000 	b	300 <gpio_event_rising_edge_sync>
 41c:	d503201f 	nop

0000000000000420 <gpio_event_detected>:
 420:	7100d41f 	cmp	w0, #0x35
 424:	54000208 	b.hi	464 <gpio_event_detected+0x44>  // b.pmore
 428:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
 42c:	910003fd 	mov	x29, sp
 430:	f9000bf3 	str	x19, [sp, #16]
 434:	2a0003f3 	mov	w19, w0
 438:	52800200 	mov	w0, #0x10                  	// #16
 43c:	72a1f900 	movk	w0, #0xfc8, lsl #16
 440:	0b531400 	add	w0, w0, w19, lsr #5
 444:	12001273 	and	w19, w19, #0x1f
 448:	531e7400 	lsl	w0, w0, #2
 44c:	94000000 	bl	0 <GET32>
 450:	1ad32400 	lsr	w0, w0, w19
 454:	f9400bf3 	ldr	x19, [sp, #16]
 458:	12000000 	and	w0, w0, #0x1
 45c:	a8c27bfd 	ldp	x29, x30, [sp], #32
 460:	d65f03c0 	ret
 464:	12800000 	mov	w0, #0xffffffff            	// #-1
 468:	d65f03c0 	ret
 46c:	d503201f 	nop

0000000000000470 <gpio_event_clear>:
 470:	7100d41f 	cmp	w0, #0x35
 474:	54000168 	b.hi	4a0 <gpio_event_clear+0x30>  // b.pmore
 478:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
 47c:	2a0003e1 	mov	w1, w0
 480:	52800800 	mov	w0, #0x40                  	// #64
 484:	52800022 	mov	w2, #0x1                   	// #1
 488:	910003fd 	mov	x29, sp
 48c:	72a7e400 	movk	w0, #0x3f20, lsl #16
 490:	94000000 	bl	8 <put_in_register>
 494:	52800020 	mov	w0, #0x1                   	// #1
 498:	a8c17bfd 	ldp	x29, x30, [sp], #16
 49c:	d65f03c0 	ret
 4a0:	12800000 	mov	w0, #0xffffffff            	// #-1
 4a4:	d65f03c0 	ret

Disassembly of section .comment:

0000000000000000 <.comment>:
   0:	43434700 	.inst	0x43434700 ; undefined
   4:	4c28203a 	.inst	0x4c28203a ; undefined
   8:	72616e69 	.inst	0x72616e69 ; undefined
   c:	4347206f 	.inst	0x4347206f ; undefined
  10:	2e372043 	usubl	v3.8h, v2.8b, v23.8b
  14:	30322d32 	adr	x18, 645b9 <gpio_event_clear+0x64149>
  18:	312e3731 	adds	w17, w25, #0xb8d
  1c:	37202931 	tbnz	w17, #4, 540 <gpio_event_clear+0xd0>
  20:	312e322e 	adds	w14, w17, #0xb8c
  24:	31303220 	adds	w0, w17, #0xc0c
  28:	31303137 	adds	w23, w9, #0xc0c
  2c:	Address 0x000000000000002c is out of bounds.


mini_uart.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <uart_can_getc>:
   0:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
   4:	528a0a80 	mov	w0, #0x5054                	// #20564
   8:	72a7e420 	movk	w0, #0x3f21, lsl #16
   c:	910003fd 	mov	x29, sp
  10:	94000000 	bl	0 <GET32>
  14:	12000000 	and	w0, w0, #0x1
  18:	a8c17bfd 	ldp	x29, x30, [sp], #16
  1c:	d65f03c0 	ret

0000000000000020 <uart_can_putc>:
  20:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  24:	528a0a80 	mov	w0, #0x5054                	// #20564
  28:	72a7e420 	movk	w0, #0x3f21, lsl #16
  2c:	910003fd 	mov	x29, sp
  30:	94000000 	bl	0 <GET32>
  34:	121b0000 	and	w0, w0, #0x20
  38:	a8c17bfd 	ldp	x29, x30, [sp], #16
  3c:	d65f03c0 	ret

0000000000000040 <uart_getc>:
  40:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  44:	910003fd 	mov	x29, sp
  48:	f9000bf3 	str	x19, [sp, #16]
  4c:	528a0a93 	mov	w19, #0x5054                	// #20564
  50:	72a7e433 	movk	w19, #0x3f21, lsl #16
  54:	d503201f 	nop
  58:	2a1303e0 	mov	w0, w19
  5c:	94000000 	bl	0 <GET32>
  60:	7200001f 	tst	w0, #0x1
  64:	54ffffa0 	b.eq	58 <uart_getc+0x18>  // b.none
  68:	528a0800 	mov	w0, #0x5040                	// #20544
  6c:	72a7e420 	movk	w0, #0x3f21, lsl #16
  70:	94000000 	bl	0 <GET32>
  74:	f9400bf3 	ldr	x19, [sp, #16]
  78:	12001c00 	and	w0, w0, #0xff
  7c:	a8c27bfd 	ldp	x29, x30, [sp], #32
  80:	d65f03c0 	ret
  84:	d503201f 	nop

0000000000000088 <uart_putc>:
  88:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  8c:	910003fd 	mov	x29, sp
  90:	a90153f3 	stp	x19, x20, [sp, #16]
  94:	528a0a93 	mov	w19, #0x5054                	// #20564
  98:	2a0003f4 	mov	w20, w0
  9c:	72a7e433 	movk	w19, #0x3f21, lsl #16
  a0:	2a1303e0 	mov	w0, w19
  a4:	94000000 	bl	0 <GET32>
  a8:	721b001f 	tst	w0, #0x20
  ac:	54ffffa0 	b.eq	a0 <uart_putc+0x18>  // b.none
  b0:	2a1403e1 	mov	w1, w20
  b4:	528a0800 	mov	w0, #0x5040                	// #20544
  b8:	a94153f3 	ldp	x19, x20, [sp, #16]
  bc:	72a7e420 	movk	w0, #0x3f21, lsl #16
  c0:	a8c27bfd 	ldp	x29, x30, [sp], #32
  c4:	14000000 	b	0 <PUT32>

00000000000000c8 <uart_init>:
  c8:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  cc:	52800021 	mov	w1, #0x1                   	// #1
  d0:	910003fd 	mov	x29, sp
  d4:	a90153f3 	stp	x19, x20, [sp, #16]
  d8:	2a0003f3 	mov	w19, w0
  dc:	528a0080 	mov	w0, #0x5004                	// #20484
  e0:	528a0c14 	mov	w20, #0x5060                	// #20576
  e4:	72a7e420 	movk	w0, #0x3f21, lsl #16
  e8:	94000000 	bl	0 <PUT32>
  ec:	72a7e434 	movk	w20, #0x3f21, lsl #16
  f0:	11000673 	add	w19, w19, #0x1
  f4:	94000000 	bl	0 <DSB>
  f8:	528a0880 	mov	w0, #0x5044                	// #20548
  fc:	52800001 	mov	w1, #0x0                   	// #0
 100:	72a7e420 	movk	w0, #0x3f21, lsl #16
 104:	94000000 	bl	0 <PUT32>
 108:	2a1403e0 	mov	w0, w20
 10c:	52800001 	mov	w1, #0x0                   	// #0
 110:	94000000 	bl	0 <PUT32>
 114:	531d7273 	lsl	w19, w19, #3
 118:	528a0980 	mov	w0, #0x504c                	// #20556
 11c:	52800061 	mov	w1, #0x3                   	// #3
 120:	72a7e420 	movk	w0, #0x3f21, lsl #16
 124:	94000000 	bl	0 <PUT32>
 128:	528a0a00 	mov	w0, #0x5050                	// #20560
 12c:	52800001 	mov	w1, #0x0                   	// #0
 130:	72a7e420 	movk	w0, #0x3f21, lsl #16
 134:	94000000 	bl	0 <PUT32>
 138:	528a0900 	mov	w0, #0x5048                	// #20552
 13c:	528000c1 	mov	w1, #0x6                   	// #6
 140:	72a7e420 	movk	w0, #0x3f21, lsl #16
 144:	94000000 	bl	0 <PUT32>
 148:	52965001 	mov	w1, #0xb280                	// #45696
 14c:	528a0d00 	mov	w0, #0x5068                	// #20584
 150:	72a1dcc1 	movk	w1, #0xee6, lsl #16
 154:	72a7e420 	movk	w0, #0x3f21, lsl #16
 158:	1ad30821 	udiv	w1, w1, w19
 15c:	94000000 	bl	0 <PUT32>
 160:	52800041 	mov	w1, #0x2                   	// #2
 164:	528001c0 	mov	w0, #0xe                   	// #14
 168:	94000000 	bl	0 <gpio_set_function>
 16c:	52800041 	mov	w1, #0x2                   	// #2
 170:	528001e0 	mov	w0, #0xf                   	// #15
 174:	94000000 	bl	0 <gpio_set_function>
 178:	52800001 	mov	w1, #0x0                   	// #0
 17c:	528001c0 	mov	w0, #0xe                   	// #14
 180:	94000000 	bl	0 <gpio_set_pullupdownoff>
 184:	52800001 	mov	w1, #0x0                   	// #0
 188:	528001e0 	mov	w0, #0xf                   	// #15
 18c:	94000000 	bl	0 <gpio_set_pullupdownoff>
 190:	2a1403e0 	mov	w0, w20
 194:	52800061 	mov	w1, #0x3                   	// #3
 198:	a94153f3 	ldp	x19, x20, [sp, #16]
 19c:	a8c27bfd 	ldp	x29, x30, [sp], #32
 1a0:	14000000 	b	0 <PUT32>

Disassembly of section .comment:

0000000000000000 <.comment>:
   0:	43434700 	.inst	0x43434700 ; undefined
   4:	4c28203a 	.inst	0x4c28203a ; undefined
   8:	72616e69 	.inst	0x72616e69 ; undefined
   c:	4347206f 	.inst	0x4347206f ; undefined
  10:	2e372043 	usubl	v3.8h, v2.8b, v23.8b
  14:	30322d32 	adr	x18, 645b9 <uart_init+0x644f1>
  18:	312e3731 	adds	w17, w25, #0xb8d
  1c:	37202931 	tbnz	w17, #4, 540 <uart_init+0x478>
  20:	312e322e 	adds	w14, w17, #0xb8c
  24:	31303220 	adds	w0, w17, #0xc0c
  28:	31303137 	adds	w23, w9, #0xc0c
  2c:	Address 0x000000000000002c is out of bounds.

