{
  "name": "@sifive/devices",
  "version": "0.1.0",
  "description": "An xPack with the ÂµOS++ support for the SiFive Core Complex devices",
  "main": "",
  "scripts": {
    "test": "echo \"Error: no test specified\" && exit 1"
  },
  "repository": {
    "type": "git",
    "url": "git+https://github.com/micro-os-plus/sifive-devices-xpack.git"
  },
  "homepage": "https://github.com/micro-os-plus/sifive-devices-xpack",
  "keywords": [
    "xpack",
    "c++",
    "micro-os-plus",
    "sifive",
    "corecomplex",
    "risc-v",
    "riscv"
  ],
  "author": {
    "name": "Liviu Ionescu",
    "email": "ilg@livius.net",
    "url": "http://liviusdotnet.wordpress.com"
  },
  "license": "MIT",
  "bugs": {
    "url": "https://github.com/micro-os-plus/sifive-devices-xpack/issues"
  },
  "config": {},
  "dependencies": {},
  "xpack": {
    "dependencies": {
      "@micro-os-plus/riscv-arch": "~0.0.4"
    }
  }
}
