Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,274
design__instance__area,4791.83
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0004018208710476756
power__switching__total,0.00011001661187037826
power__leakage__total,0.0000015494561012019403
power__total,0.0005133869126439095
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2538030135672588
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2539695470256625
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.11751500105637724
timing__setup__ws__corner:nom_fast_1p32V_m40C,15.082261200179989
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.117515
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,18.619595
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2584015297097355
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2584957598916156
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6327571978813835
timing__setup__ws__corner:nom_slow_1p08V_125C,14.143839388915467
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.632757
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,17.081415
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.25544692084631415
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2555532247039285
timing__hold__ws__corner:nom_typ_1p20V_25C,0.31535930315295574
timing__setup__ws__corner:nom_typ_1p20V_25C,14.732996573074493
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.315359
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,18.075150
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2538030135672588
clock__skew__worst_setup,0.2539695470256625
timing__hold__ws,0.11751500105637724
timing__setup__ws,14.143839388915467
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.117515
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,17.081415
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,274
design__instance__area__stdcell,4791.83
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.16557
design__instance__utilization__stdcell,0.16557
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,3
design__instance__area__class:buffer,23.5872
design__instance__count__class:inverter,3
design__instance__area__class:inverter,16.3296
design__instance__count__class:sequential_cell,38
design__instance__area__class:sequential_cell,1792.63
design__instance__count__class:multi_input_combinational_cell,138
design__instance__area__class:multi_input_combinational_cell,1652.92
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,81
design__instance__area__class:timing_repair_buffer,1213.83
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,5726.77
design__violations,0
design__instance__count__class:clock_buffer,9
design__instance__area__class:clock_buffer,81.648
design__instance__count__class:clock_inverter,2
design__instance__area__class:clock_inverter,10.8864
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,68
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,329
route__net__special,2
route__drc_errors__iter:0,60
route__wirelength__iter:0,5574
route__drc_errors__iter:1,24
route__wirelength__iter:1,5519
route__drc_errors__iter:2,11
route__wirelength__iter:2,5527
route__drc_errors__iter:3,0
route__wirelength__iter:3,5514
route__drc_errors,0
route__wirelength,5514
route__vias,1402
route__vias__singlecut,1402
route__vias__multicut,0
design__disconnected_pin__count,6
design__critical_disconnected_pin__count,0
route__wirelength__max,220.95
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,40
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,40
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,40
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,40
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19998
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000248726
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000279256
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000520432
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000279256
design_powergrid__voltage__worst,0.0000279256
design_powergrid__voltage__worst__net:VPWR,1.19998
design_powergrid__drop__worst,0.0000279256
design_powergrid__drop__worst__net:VPWR,0.0000248726
design_powergrid__voltage__worst__net:VGND,0.0000279256
design_powergrid__drop__worst__net:VGND,0.0000279256
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0000059800000000000003434925954781675727645051665604114532470703125
ir__drop__worst,0.00002489999999999999876734886605778029888824676163494586944580078125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
