
#define PRIME 2147483647

#define SW1_H_P1 28    //port 13/0
#define SW1_H_P2 24    //port 19/0

#define SW1_SW3_P1 12  //port 15/0
#define SW1_SW4_P1 0   //port 17/0

#define SW2_SW3_P1 4   //port 16/0
#define SW2_SW4_P1 8   //port 18/0

#define SW3_SW1_P1 40   //port 21/0
#define SW3_SW2_P1 32   //port 22/0

#define SW4_SW1_P1 56   //port 23/0
#define SW4_SW2_P1 48   //port 24/0

#define SW2_H_P1 20    //port 14/0
#define SW2_H_P2 16    //port 20/0

#define DEBUG_ENABLED
