#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Sep  5 16:19:09 2023
# Process ID: 4400
# Current directory: C:/Users/Xuefeng/Desktop/5stage pipeline cpu design/cpu design/sys 3.0
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11500 C:\Users\Xuefeng\Desktop\5stage pipeline cpu design\cpu design\sys 3.0\new.xpr
# Log file: C:/Users/Xuefeng/Desktop/5stage pipeline cpu design/cpu design/sys 3.0/vivado.log
# Journal file: C:/Users/Xuefeng/Desktop/5stage pipeline cpu design/cpu design/sys 3.0\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Xuefeng/Desktop/5stage pipeline cpu design/cpu design/sys 3.0/new.xpr}
INFO: [Project 1-313] Project file moved from 'E:/Vivado_project/final/new' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Users/Xuefeng/Desktop/5stage pipeline cpu design/cpu design/data_memory1/data_memory1.srcs/sources_1/new', nor could it be found using path 'E:/Vivado_project/final/data_memory1/data_memory1.srcs/sources_1/new'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Xuefeng/Desktop/5stage pipeline cpu design/cpu design/data_memory1/data_memory1.srcs/sources_1/new'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/ProgramData/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'data_memory1' is locked:
* IP definition 'data_memory (1.0)' for IP 'data_memory1' (customized with software release 2019.2) was not found in the IP Catalog.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 767.559 ; gain = 148.016
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Xuefeng/Desktop/5stage pipeline cpu design/cpu design/sys 3.0/new.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/ProgramData/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Xuefeng/Desktop/5stage pipeline cpu design/cpu design/sys 3.0/new.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_riscv_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Xuefeng/Desktop/5stage pipeline cpu design/cpu design/sys 3.0/new.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Xuefeng/Desktop/5stage pipeline cpu design/cpu design/sys 3.0/new.sim/sim_1/behav/xsim/instr_memory.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Xuefeng/Desktop/5stage pipeline cpu design/cpu design/sys 3.0/new.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_riscv_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Xuefeng/Desktop/5stage pipeline cpu design/cpu design/sys 3.0/new.srcs/sources_1/ip/clk_wiz/clk_wiz_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Xuefeng/Desktop/5stage pipeline cpu design/cpu design/sys 3.0/new.srcs/sources_1/ip/clk_wiz/clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Xuefeng/Desktop/5stage pipeline cpu design/cpu design/sys 3.0/new.srcs/sources_1/ip/data_memory1/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Xuefeng/Desktop/5stage pipeline cpu design/cpu design/sys 3.0/new.srcs/sources_1/ip/data_memory1/sim/data_memory1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Xuefeng/Desktop/5stage pipeline cpu design/cpu design/sys 3.0/new.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Xuefeng/Desktop/5stage pipeline cpu design/cpu design/sys 3.0/new.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module Shifter
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-311] analyzing module cla_adder32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Xuefeng/Desktop/5stage pipeline cpu design/cpu design/sys 3.0/new.srcs/sources_1/new/branch_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Xuefeng/Desktop/5stage pipeline cpu design/cpu design/sys 3.0/new.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Xuefeng/Desktop/5stage pipeline cpu design/cpu design/sys 3.0/new.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Xuefeng/Desktop/5stage pipeline cpu design/cpu design/sys 3.0/new.srcs/sources_1/new/ex_mem_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Xuefeng/Desktop/5stage pipeline cpu design/cpu design/sys 3.0/new.srcs/sources_1/new/ex_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Xuefeng/Desktop/5stage pipeline cpu design/cpu design/sys 3.0/new.srcs/sources_1/new/forward_units.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_units
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Xuefeng/Desktop/5stage pipeline cpu design/cpu design/sys 3.0/new.srcs/sources_1/new/id_ex_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Xuefeng/Desktop/5stage pipeline cpu design/cpu design/sys 3.0/new.srcs/sources_1/new/id_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Xuefeng/Desktop/5stage pipeline cpu design/cpu design/sys 3.0/new.srcs/sources_1/new/if_id_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Xuefeng/Desktop/5stage pipeline cpu design/cpu design/sys 3.0/new.srcs/sources_1/new/if_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Xuefeng/Desktop/5stage pipeline cpu design/cpu design/sys 3.0/new.srcs/sources_1/new/instr_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Xuefeng/Desktop/5stage pipeline cpu design/cpu design/sys 3.0/new.srcs/sources_1/new/mem_wb_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Xuefeng/Desktop/5stage pipeline cpu design/cpu design/sys 3.0/new.srcs/sources_1/new/men_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Xuefeng/Desktop/5stage pipeline cpu design/cpu design/sys 3.0/new.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Xuefeng/Desktop/5stage pipeline cpu design/cpu design/sys 3.0/new.srcs/sources_1/new/mux3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Xuefeng/Desktop/5stage pipeline cpu design/cpu design/sys 3.0/new.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Xuefeng/Desktop/5stage pipeline cpu design/cpu design/sys 3.0/new.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Xuefeng/Desktop/5stage pipeline cpu design/cpu design/sys 3.0/new.srcs/sources_1/new/riscv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Xuefeng/Desktop/5stage pipeline cpu design/cpu design/sys 3.0/new.srcs/sources_1/new/riscv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Xuefeng/Desktop/5stage pipeline cpu design/cpu design/sys 3.0/new.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Xuefeng/Desktop/5stage pipeline cpu design/cpu design/sys 3.0/new.srcs/sources_1/new/wb_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Xuefeng/Desktop/5stage pipeline cpu design/cpu design/sys 3.0/new.srcs/sim_1/new/tb_riscv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_riscv_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Xuefeng/Desktop/5stage pipeline cpu design/cpu design/sys 3.0/new.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Xuefeng/Desktop/5stage pipeline cpu design/cpu design/sys 3.0/new.sim/sim_1/behav/xsim'
"xelab -wto c5a45b68a1bf4115948ade475b14fa4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_riscv_top_behav xil_defaultlib.tb_riscv_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/ProgramData/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c5a45b68a1bf4115948ade475b14fa4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_riscv_top_behav xil_defaultlib.tb_riscv_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'MemWrite_mem_wb_i' is not connected on this instance [C:/Users/Xuefeng/Desktop/5stage pipeline cpu design/cpu design/sys 3.0/new.srcs/sources_1/new/datapath.v:315]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data1' [C:/Users/Xuefeng/Desktop/5stage pipeline cpu design/cpu design/sys 3.0/new.srcs/sources_1/new/ex_stage.v:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_stage
Compiling module xil_defaultlib.if_id_regs
Compiling module xil_defaultlib.instr_decode
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.id_stage
Compiling module xil_defaultlib.id_ex_regs
Compiling module xil_defaultlib.Shifter
Compiling module xil_defaultlib.cla_4
Compiling module xil_defaultlib.cla_adder32
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_judge
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.forward_units
Compiling module xil_defaultlib.mux3_1
Compiling module xil_defaultlib.ex_stage
Compiling module xil_defaultlib.ex_mem_regs
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.mem_wb_regs
Compiling module xil_defaultlib.wb_stage
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.riscv
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.data_memory1
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=50.37...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_clk_wiz
Compiling module xil_defaultlib.clk_wiz
Compiling module xil_defaultlib.vga
Compiling module xil_defaultlib.riscv_top
Compiling module xil_defaultlib.tb_riscv_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_riscv_top_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Xuefeng/Desktop/5stage -notrace
couldn't read file "C:/Users/Xuefeng/Desktop/5stage": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Tue Sep  5 16:24:47 2023...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 897.348 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Xuefeng/Desktop/5stage pipeline cpu design/cpu design/sys 3.0/new.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_riscv_top_behav -key {Behavioral:sim_1:Functional:tb_riscv_top} -tclbatch {tb_riscv_top.tcl} -view {{C:/Users/Xuefeng/Desktop/5stage pipeline cpu design/cpu design/sys 3.0/tb_riscv_top_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config {C:/Users/Xuefeng/Desktop/5stage pipeline cpu design/cpu design/sys 3.0/tb_riscv_top_behav.wcfg}
WARNING: Simulation object /tb_riscv_top/uut/CLK was not found in the design.
WARNING: Simulation object /tb_riscv_top/uut/CLK was not found in the design.
source tb_riscv_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_riscv_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 897.348 ; gain = 0.000
