

================================================================
== Vivado HLS Report for 'relu_me_ap_fixed_ap_fixed_16_4_5_3_0_relu_config4_s'
================================================================
* Date:           Wed Aug 10 16:30:17 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.183 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    98305|    98305| 0.492 ms | 0.492 ms |  98305|  98305|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |    98304|    98304|         3|          -|          -|  32768|    no    |
        +----------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     73|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     72|    -|
|Register         |        -|      -|      84|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      84|    145|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |i_fu_62_p2            |     +    |      0|  0|  23|          16|           1|
    |ap_block_state2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1494_fu_72_p2  |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln60_fu_56_p2    |   icmp   |      0|  0|  18|          16|          17|
    |ap_block_state1       |    or    |      0|  0|   2|           1|           1|
    |out_data_V_fu_77_p3   |  select  |      0|  0|  15|           1|          15|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0|  73|          51|          36|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  27|          5|    1|          5|
    |ap_done         |   9|          2|    1|          2|
    |data_V_V_blk_n  |   9|          2|    1|          2|
    |i_0_reg_45      |   9|          2|   16|         32|
    |real_start      |   9|          2|    1|          2|
    |res_V_V_blk_n   |   9|          2|    1|          2|
    +----------------+----+-----------+-----+-----------+
    |Total           |  72|         15|   21|         45|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |   4|   0|    4|          0|
    |ap_done_reg           |   1|   0|    1|          0|
    |i_0_reg_45            |  16|   0|   16|          0|
    |i_reg_91              |  16|   0|   16|          0|
    |out_data_V_reg_106    |  15|   0|   15|          0|
    |start_once_reg        |   1|   0|    1|          0|
    |tmp_V_reg_96          |  16|   0|   16|          0|
    |trunc_ln1494_reg_101  |  15|   0|   15|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 |  84|   0|   84|          0|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |                    Source Object                    |    C Type    |
+------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | relu_me<ap_fixed,ap_fixed<16,4,5,3,0>,relu_config4> | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | relu_me<ap_fixed,ap_fixed<16,4,5,3,0>,relu_config4> | return value |
|ap_start          |  in |    1| ap_ctrl_hs | relu_me<ap_fixed,ap_fixed<16,4,5,3,0>,relu_config4> | return value |
|start_full_n      |  in |    1| ap_ctrl_hs | relu_me<ap_fixed,ap_fixed<16,4,5,3,0>,relu_config4> | return value |
|ap_done           | out |    1| ap_ctrl_hs | relu_me<ap_fixed,ap_fixed<16,4,5,3,0>,relu_config4> | return value |
|ap_continue       |  in |    1| ap_ctrl_hs | relu_me<ap_fixed,ap_fixed<16,4,5,3,0>,relu_config4> | return value |
|ap_idle           | out |    1| ap_ctrl_hs | relu_me<ap_fixed,ap_fixed<16,4,5,3,0>,relu_config4> | return value |
|ap_ready          | out |    1| ap_ctrl_hs | relu_me<ap_fixed,ap_fixed<16,4,5,3,0>,relu_config4> | return value |
|start_out         | out |    1| ap_ctrl_hs | relu_me<ap_fixed,ap_fixed<16,4,5,3,0>,relu_config4> | return value |
|start_write       | out |    1| ap_ctrl_hs | relu_me<ap_fixed,ap_fixed<16,4,5,3,0>,relu_config4> | return value |
|data_V_V_dout     |  in |   16|   ap_fifo  |                       data_V_V                      |    pointer   |
|data_V_V_empty_n  |  in |    1|   ap_fifo  |                       data_V_V                      |    pointer   |
|data_V_V_read     | out |    1|   ap_fifo  |                       data_V_V                      |    pointer   |
|res_V_V_din       | out |   16|   ap_fifo  |                       res_V_V                       |    pointer   |
|res_V_V_full_n    |  in |    1|   ap_fifo  |                       res_V_V                       |    pointer   |
|res_V_V_write     | out |    1|   ap_fifo  |                       res_V_V                       |    pointer   |
+------------------+-----+-----+------------+-----------------------------------------------------+--------------+

