# RISC-V_CPU
Korea Univ./ 2020 Autumn / COSE222 Computer Architecture

Single-cycle &amp; 5-stage Pipelined Processor Design



