# ğŸ” AES Encryption in Verilog
A Verilog-based implementation of the Advanced Encryption Standard (AES) designed for synthesis and simulation using Xilinx Vivado. This implementation supports a 128-bit key. AES-128 bit requires 10 rounds to complete the full operation. The input data is 128 bits and the input key is also 128-bit.

# ğŸš€ Features
### âœ… AES-128 encryption (ECB mode)
### âœ… Synthesizable Verilog RTL
### âœ… Structured modular design:
Key Expansion
SubBytes
ShiftRows
MixColumns
AddRoundKey
### âœ… Testbench for functional verification
### âœ… Optimized for FPGA synthesis (Vivado)

# ğŸ“ Project Structure

AES/

â”œâ”€â”€ src/

â”‚   â”œâ”€â”€ aes.v

â”‚   â”œâ”€â”€ key_generation.v

â”‚   â”œâ”€â”€ sub_bytes.v

â”‚   â”œâ”€â”€ shift_rows.v

â”‚   â”œâ”€â”€ mix_columns.v

â”‚   â”œâ”€â”€ last_round.v

â”‚   â””â”€â”€ round.v

â”œâ”€â”€ tb/

â”‚   â””â”€â”€ tb_aes.v

â”œâ”€â”€ README.md
