# TCL File Generated by Component Editor 18.1
# Thu Apr 14 20:04:42 EEST 2022
# DO NOT MODIFY


# 
# avalon_ST_export_bridge "avalon_ST_export_bridge" v1.0
#  2022.04.14.20:04:42
# 
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module avalon_ST_export_bridge
# 
set_module_property DESCRIPTION ""
set_module_property NAME avalon_ST_export_bridge
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME avalon_ST_export_bridge
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL avalon_ST_export_bridge
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file avalon_ST_export_bridge.vhd VHDL PATH avalon_ST_export_bridge.vhd TOP_LEVEL_FILE

add_fileset SIM_VHDL SIM_VHDL "" ""
set_fileset_property SIM_VHDL TOP_LEVEL avalon_ST_export_bridge
set_fileset_property SIM_VHDL ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property SIM_VHDL ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file avalon_ST_export_bridge.vhd VHDL PATH avalon_ST_export_bridge.vhd


# 
# parameters
# 
add_parameter data_width NATURAL 32
set_parameter_property data_width DEFAULT_VALUE 32
set_parameter_property data_width DISPLAY_NAME data_width
set_parameter_property data_width TYPE NATURAL
set_parameter_property data_width UNITS None
set_parameter_property data_width ALLOWED_RANGES 0:2147483647
set_parameter_property data_width HDL_PARAMETER true


# 
# display items
# 


# 
# connection point sti
# 
add_interface sti avalon_streaming end
set_interface_property sti associatedClock clock
set_interface_property sti associatedReset sti_reset
set_interface_property sti dataBitsPerSymbol 8
set_interface_property sti errorDescriptor ""
set_interface_property sti firstSymbolInHighOrderBits true
set_interface_property sti maxChannel 0
set_interface_property sti readyLatency 0
set_interface_property sti ENABLED true
set_interface_property sti EXPORT_OF ""
set_interface_property sti PORT_NAME_MAP ""
set_interface_property sti CMSIS_SVD_VARIABLES ""
set_interface_property sti SVD_ADDRESS_GROUP ""

add_interface_port sti i_sti_data data Input data_width
add_interface_port sti i_sti_valid valid Input 1
add_interface_port sti o_sti_ready ready Output 1
add_interface_port sti i_sti_sof startofpacket Input 1
add_interface_port sti i_sti_eof endofpacket Input 1


# 
# connection point sto
# 
add_interface sto avalon_streaming start
set_interface_property sto associatedClock clock
set_interface_property sto associatedReset sto_reset
set_interface_property sto dataBitsPerSymbol 8
set_interface_property sto errorDescriptor ""
set_interface_property sto firstSymbolInHighOrderBits true
set_interface_property sto maxChannel 0
set_interface_property sto readyLatency 0
set_interface_property sto ENABLED true
set_interface_property sto EXPORT_OF ""
set_interface_property sto PORT_NAME_MAP ""
set_interface_property sto CMSIS_SVD_VARIABLES ""
set_interface_property sto SVD_ADDRESS_GROUP ""

add_interface_port sto i_sto_ready ready Input 1
add_interface_port sto o_sto_valid valid Output 1
add_interface_port sto o_sto_data data Output data_width
add_interface_port sto o_sto_eof endofpacket Output 1
add_interface_port sto o_sto_sof startofpacket Output 1


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 0
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""

add_interface_port clock clk_i clk Input 1


# 
# connection point sti_reset
# 
add_interface sti_reset reset end
set_interface_property sti_reset associatedClock clock
set_interface_property sti_reset synchronousEdges DEASSERT
set_interface_property sti_reset ENABLED true
set_interface_property sti_reset EXPORT_OF ""
set_interface_property sti_reset PORT_NAME_MAP ""
set_interface_property sti_reset CMSIS_SVD_VARIABLES ""
set_interface_property sti_reset SVD_ADDRESS_GROUP ""

add_interface_port sti_reset i_sti_reset reset Input 1


# 
# connection point sto_reset
# 
add_interface sto_reset reset end
set_interface_property sto_reset associatedClock clock
set_interface_property sto_reset synchronousEdges DEASSERT
set_interface_property sto_reset ENABLED true
set_interface_property sto_reset EXPORT_OF ""
set_interface_property sto_reset PORT_NAME_MAP ""
set_interface_property sto_reset CMSIS_SVD_VARIABLES ""
set_interface_property sto_reset SVD_ADDRESS_GROUP ""

add_interface_port sto_reset i_sto_reset reset Input 1


# 
# connection point sti_reset_exp
# 
add_interface sti_reset_exp conduit end
set_interface_property sti_reset_exp associatedClock clock
set_interface_property sti_reset_exp associatedReset sti_reset
set_interface_property sti_reset_exp ENABLED true
set_interface_property sti_reset_exp EXPORT_OF ""
set_interface_property sti_reset_exp PORT_NAME_MAP ""
set_interface_property sti_reset_exp CMSIS_SVD_VARIABLES ""
set_interface_property sti_reset_exp SVD_ADDRESS_GROUP ""

add_interface_port sti_reset_exp o_sti_reset o_sti_reset Output 1


# 
# connection point sto_reset_exp
# 
add_interface sto_reset_exp conduit end
set_interface_property sto_reset_exp associatedClock clock
set_interface_property sto_reset_exp associatedReset sto_reset
set_interface_property sto_reset_exp ENABLED true
set_interface_property sto_reset_exp EXPORT_OF ""
set_interface_property sto_reset_exp PORT_NAME_MAP ""
set_interface_property sto_reset_exp CMSIS_SVD_VARIABLES ""
set_interface_property sto_reset_exp SVD_ADDRESS_GROUP ""

add_interface_port sto_reset_exp o_sto_reset o_sto_reset Output 1

