arch                	circuit        	vpr_revision	vpr_status	error	num_pre_packed_nets	num_pre_packed_blocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	num_clb	num_io	num_outputs	num_memories	num_mult	placed_wirelength_est	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	crit_path_routed_wirelength	crit_path_route_success_iteration	critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	crit_path_routing_area_total	crit_path_routing_area_per_tile	pack_time	place_time	min_chan_width_route_time	crit_path_route_time	max_vpr_mem	max_odin_mem	max_abc_mem
k6_frac_N10_40nm.xml	stereovision3.v	13ad12d     	success   	     	287                	317                  	115                 	53                    	6           	6            	12     	11    	30         	-1          	-1      	581                  	2.43222       	-149.058            	-2.43222            	38            	677              	19                                    	611                        	11                               	2.87549            	-167.716 	-2.87549 	0       	0       	862304                	646728               	67686.0                          	1880.17                             	86201.2                     	2394.48                        	0.24     	0.04      	0.21                     	0.02                	-1         	-1          	-1         
