---
id: IEC625302007
type: standard
schema_version: v1.4.1
title:
- language: en
  script: Latn
  content: Standard for SystemVerilog
  type: title-intro
- language: en
  script: Latn
  content: Unified Hardware Design, Specification, and Verification Language
  type: title-main
- language: en
  script: Latn
  content: Standard for SystemVerilog - Unified Hardware Design, Specification, and
    Verification Language
  type: main
source:
- type: src
  content: https://webstore.iec.ch/publication/20504
- type: obp
  content: https://webstore.iec.ch/preview/info_iec62530{ed1.0}en.pdf
docidentifier:
- content: IEC 62530:2007
  type: IEC
  primary: true
- content: 'urn:iec:std:iec:62530:2007-11:::'
  type: URN
date:
- type: published
  at: '2007-11-07'
- type: stable-until
  at: '2011-05-19'
- type: obsoleted
  at: '2011-05-19'
contributor:
- role:
  - type: publisher
  organization:
    uri:
    - type: org
      content: www.iec.ch
    name:
    - language: en
      script: Latn
      content: International Electrotechnical Commission
    abbreviation:
      language: en
      script: Latn
      content: IEC
- role:
  - type: author
    description:
    - content: committee
  organization:
    name:
    - language: en
      script: Latn
      content: International Electrotechnical Commission
    subdivision:
    - name:
      - language: en
        script: Latn
        content: TC 91
      identifier:
      - content: '91'
      type: technical-committee
    abbreviation:
      language: en
      script: Latn
      content: IEC
edition:
  content: '1'
language:
- en
script:
- Latn
abstract:
- language: en
  script: Latn
  content: Specifies extensions for a higher level of abstraction for modeling and
    verification with the Verilog hardware description language (HDL). This standard
    includes design specification methods, embedded assertions language, testbench
    language including coverage and assertions application programming interface (API),
    and a direct programming interface (DPI)>
status:
  stage:
    content: REVISED
copyright:
- from: '2007'
  owner:
  - organization:
      uri:
      - type: org
        content: www.iec.ch
      name:
      - language: en
        script: Latn
        content: International Electrotechnical Commission
      abbreviation:
        language: en
        script: Latn
        content: IEC
place:
- city: Geneva
ext:
  schema_version: v1.0.0
  doctype:
    content: international-standard
  flavor: iec
  ics:
  - code: 25.040.01
    text: Industrial automation systems in general
  structuredidentifier:
    type: IEC
    project_number:
      content: '16297'
  price_code: iec:P
