<dec f='llvm/llvm/include/llvm/CodeGen/RegisterPressure.h' l='50' type='std::vector&lt;unsigned int&gt;'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='1571' u='r' c='_ZN4llvm17SwingSchedulerDAG22registerPressureFilterERNS_11SmallVectorINS_7NodeSetELj8EEE'/>
<offset>0</offset>
<doc f='llvm/llvm/include/llvm/CodeGen/RegisterPressure.h' l='49'>/// Map of max reg pressure indexed by pressure set ID, not class ID.</doc>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1048' u='r' c='_ZN4llvm17ScheduleDAGMILive15initRegPressureEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1415' u='r' c='_ZN4llvm17ScheduleDAGMILive10scheduleMIEPNS_5SUnitEb'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1452' u='r' c='_ZN4llvm17ScheduleDAGMILive10scheduleMIEPNS_5SUnitEb'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='2960' u='r' c='_ZN4llvm16GenericScheduler13initCandidateERNS_20GenericSchedulerBase14SchedCandidateEPNS_5SUnitEbRKNS_18RegPressureTrackerERS6_'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='2968' u='r' c='_ZN4llvm16GenericScheduler13initCandidateERNS_20GenericSchedulerBase14SchedCandidateEPNS_5SUnitEbRKNS_18RegPressureTrackerERS6_'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='2975' u='r' c='_ZN4llvm16GenericScheduler13initCandidateERNS_20GenericSchedulerBase14SchedCandidateEPNS_5SUnitEbRKNS_18RegPressureTrackerERS6_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='97' u='r' c='_ZNK4llvm16RegisterPressure4dumpEPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='149' u='m' c='_ZN4llvm18RegPressureTracker19increaseRegPressureEjNS_11LaneBitmaskES1_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='150' u='m' c='_ZN4llvm18RegPressureTracker19increaseRegPressureEjNS_11LaneBitmaskES1_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='163' u='m' c='_ZN4llvm16IntervalPressure5resetEv'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='171' u='m' c='_ZN4llvm14RegionPressure5resetEv'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='233' u='m' c='_ZN4llvm18RegPressureTracker5resetEv'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='271' u='w' c='_ZN4llvm18RegPressureTracker4initEPKNS_15MachineFunctionEPKNS_17RegisterClassInfoEPKNS_13LiveIntervalsEPKNS_17MachineBasicBlockENS_26MachineInstrBundl9302404'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='716' u='a' c='_ZN4llvm18RegPressureTracker19discoverLiveInOrOutENS_16RegisterMaskPairERNS_15SmallVectorImplIS1_EE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='1085' u='r' c='_ZN4llvm18RegPressureTracker25getMaxUpwardPressureDeltaEPKNS_12MachineInstrEPNS_12PressureDiffERNS_16RegPressureDeltaENS_8ArrayRefINS_14PressureChangeEEENS8_IjEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='1091' u='r' c='_ZN4llvm18RegPressureTracker25getMaxUpwardPressureDeltaEPKNS_12MachineInstrEPNS_12PressureDiffERNS_16RegPressureDeltaENS_8ArrayRefINS_14PressureChangeEEENS8_IjEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='1097' u='m' c='_ZN4llvm18RegPressureTracker25getMaxUpwardPressureDeltaEPKNS_12MachineInstrEPNS_12PressureDiffERNS_16RegPressureDeltaENS_8ArrayRefINS_14PressureChangeEEENS8_IjEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='1160' u='m' c='_ZNK4llvm18RegPressureTracker22getUpwardPressureDeltaEPKNS_12MachineInstrERNS_12PressureDiffERNS_16RegPressureDeltaENS_8ArrayRefINS_14PressureChangeEEENS8_IjEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='1331' u='r' c='_ZN4llvm18RegPressureTracker27getMaxDownwardPressureDeltaEPKNS_12MachineInstrERNS_16RegPressureDeltaENS_8ArrayRefINS_14PressureChangeEEENS6_IjEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='1337' u='r' c='_ZN4llvm18RegPressureTracker27getMaxDownwardPressureDeltaEPKNS_12MachineInstrERNS_16RegPressureDeltaENS_8ArrayRefINS_14PressureChangeEEENS6_IjEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='1343' u='m' c='_ZN4llvm18RegPressureTracker27getMaxDownwardPressureDeltaEPKNS_12MachineInstrERNS_16RegPressureDeltaENS_8ArrayRefINS_14PressureChangeEEENS6_IjEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='1354' u='r' c='_ZN4llvm18RegPressureTracker17getUpwardPressureEPKNS_12MachineInstrERSt6vectorIjSaIjEES7_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='1359' u='m' c='_ZN4llvm18RegPressureTracker17getUpwardPressureEPKNS_12MachineInstrERSt6vectorIjSaIjEES7_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='1370' u='r' c='_ZN4llvm18RegPressureTracker19getDownwardPressureEPKNS_12MachineInstrERSt6vectorIjSaIjEES7_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='1375' u='m' c='_ZN4llvm18RegPressureTracker19getDownwardPressureEPKNS_12MachineInstrERSt6vectorIjSaIjEES7_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='391' u='r' c='_ZN4llvm15SIScheduleBlock15initRegPressureENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES3_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='392' u='r' c='_ZN4llvm15SIScheduleBlock15initRegPressureENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES3_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='425' u='m' c='_ZN4llvm15SIScheduleBlock8scheduleENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES3_'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonMachineScheduler.cpp' l='276' u='r' c='_ZN4llvm23ConvergingVLIWScheduler10initializeEPNS_13ScheduleDAGMIE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonMachineScheduler.cpp' l='507' u='r' c='_ZN4llvm23ConvergingVLIWScheduler21readyQueueVerboseDumpERKNS_18RegPressureTrackerERNS0_14SchedCandidateERNS_10ReadyQueueE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonMachineScheduler.cpp' l='781' u='r' c='_ZN4llvm23ConvergingVLIWScheduler17pickNodeFromQueueERNS0_17VLIWSchedBoundaryERKNS_18RegPressureTrackerERNS0_14SchedCandidateE'/>
