
AVRASM ver. 2.2.6  C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm Fri May 24 22:57:14 2024

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.1.130\avrasm\inc\m128def.inc'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(1): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\definitions.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(2): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\macros.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(3): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.1.130\avrasm\inc\m128def.inc'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(12): warning: Register r2 already defined by the .DEF directive
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(13): warning: Register r1 already defined by the .DEF directive
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(14): warning: Register r14 already defined by the .DEF directive
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(15): warning: Register r15 already defined by the .DEF directive
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(110): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\kpd4x4bis.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(111): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\lcd.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(112): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\subroutines.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(114): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\printf.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(115): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\songs.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(116): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\sound.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(117): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\wire1.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(118): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\wire1_temp2.asm'
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.1.130\avrasm\inc\m128def.inc'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(1): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\definitions.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(2): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\macros.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(3): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.1.130\avrasm\inc\m128def.inc'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(110): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\kpd4x4bis.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(111): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\lcd.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(112): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\subroutines.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(114): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\printf.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(115): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\songs.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(116): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\sound.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(117): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\wire1.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(118): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\wire1_temp2.asm'
                                 
                                 .include "definitions.asm"
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega128.xml ***********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m128def.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega128
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega128
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M128DEF_INC_
                                 #define _M128DEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega128
                                 #pragma AVRPART ADMIN PART_NAME ATmega128
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x97
                                 .equ	SIGNATURE_002	= 0x02
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2E
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	UCSR1C	= 0x9d	; MEMORY MAPPED
                                 .equ	UDR1	= 0x9c	; MEMORY MAPPED
                                 .equ	UCSR1A	= 0x9b	; MEMORY MAPPED
                                 .equ	UCSR1B	= 0x9a	; MEMORY MAPPED
                                 .equ	UBRR1H	= 0x98	; MEMORY MAPPED
                                 .equ	UBRR1L	= 0x99	; MEMORY MAPPED
                                 .equ	UCSR0C	= 0x95	; MEMORY MAPPED
                                 .equ	UBRR0H	= 0x90	; MEMORY MAPPED
                                 .equ	TCCR3C	= 0x8c	; MEMORY MAPPED
                                 .equ	TCCR3A	= 0x8b	; MEMORY MAPPED
                                 .equ	TCCR3B	= 0x8a	; MEMORY MAPPED
                                 .equ	TCNT3L	= 0x88	; MEMORY MAPPED
                                 .equ	TCNT3H	= 0x89	; MEMORY MAPPED
                                 .equ	OCR3AL	= 0x86	; MEMORY MAPPED
                                 .equ	OCR3AH	= 0x87	; MEMORY MAPPED
                                 .equ	OCR3BL	= 0x84	; MEMORY MAPPED
                                 .equ	OCR3BH	= 0x85	; MEMORY MAPPED
                                 .equ	OCR3CL	= 0x82	; MEMORY MAPPED
                                 .equ	OCR3CH	= 0x83	; MEMORY MAPPED
                                 .equ	ICR3L	= 0x80	; MEMORY MAPPED
                                 .equ	ICR3H	= 0x81	; MEMORY MAPPED
                                 .equ	ETIMSK	= 0x7d	; MEMORY MAPPED
                                 .equ	ETIFR	= 0x7c	; MEMORY MAPPED
                                 .equ	TCCR1C	= 0x7a	; MEMORY MAPPED
                                 .equ	OCR1CL	= 0x78	; MEMORY MAPPED
                                 .equ	OCR1CH	= 0x79	; MEMORY MAPPED
                                 .equ	TWCR	= 0x74	; MEMORY MAPPED
                                 .equ	TWDR	= 0x73	; MEMORY MAPPED
                                 .equ	TWAR	= 0x72	; MEMORY MAPPED
                                 .equ	TWSR	= 0x71	; MEMORY MAPPED
                                 .equ	TWBR	= 0x70	; MEMORY MAPPED
                                 .equ	OSCCAL	= 0x6f	; MEMORY MAPPED
                                 .equ	XMCRA	= 0x6d	; MEMORY MAPPED
                                 .equ	XMCRB	= 0x6c	; MEMORY MAPPED
                                 .equ	EICRA	= 0x6a	; MEMORY MAPPED
                                 .equ	SPMCSR	= 0x68	; MEMORY MAPPED
                                 .equ	PORTG	= 0x65	; MEMORY MAPPED
                                 .equ	DDRG	= 0x64	; MEMORY MAPPED
                                 .equ	PING	= 0x63	; MEMORY MAPPED
                                 .equ	PORTF	= 0x62	; MEMORY MAPPED
                                 .equ	DDRF	= 0x61	; MEMORY MAPPED
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	XDIV	= 0x3c
                                 .equ	RAMPZ	= 0x3b
                                 .equ	EICRB	= 0x3a
                                 .equ	EIMSK	= 0x39
                                 .equ	EIFR	= 0x38
                                 .equ	TIMSK	= 0x37
                                 .equ	TIFR	= 0x36
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUCSR	= 0x34
                                 .equ	TCCR0	= 0x33
                                 .equ	TCNT0	= 0x32
                                 .equ	OCR0	= 0x31
                                 .equ	ASSR	= 0x30
                                 .equ	TCCR1A	= 0x2f
                                 .equ	TCCR1B	= 0x2e
                                 .equ	TCNT1L	= 0x2c
                                 .equ	TCNT1H	= 0x2d
                                 .equ	OCR1AL	= 0x2a
                                 .equ	OCR1AH	= 0x2b
                                 .equ	OCR1BL	= 0x28
                                 .equ	OCR1BH	= 0x29
                                 .equ	ICR1L	= 0x26
                                 .equ	ICR1H	= 0x27
                                 .equ	TCCR2	= 0x25
                                 .equ	TCNT2	= 0x24
                                 .equ	OCR2	= 0x23
                                 .equ	OCDR	= 0x22
                                 .equ	WDTCR	= 0x21
                                 .equ	SFIOR	= 0x20
                                 .equ	EEARL	= 0x1e
                                 .equ	EEARH	= 0x1f
                                 .equ	EEDR	= 0x1d
                                 .equ	EECR	= 0x1c
                                 .equ	PORTA	= 0x1b
                                 .equ	DDRA	= 0x1a
                                 .equ	PINA	= 0x19
                                 .equ	PORTB	= 0x18
                                 .equ	DDRB	= 0x17
                                 .equ	PINB	= 0x16
                                 .equ	PORTC	= 0x15
                                 .equ	DDRC	= 0x14
                                 .equ	PINC	= 0x13
                                 .equ	PORTD	= 0x12
                                 .equ	DDRD	= 0x11
                                 .equ	PIND	= 0x10
                                 .equ	SPDR	= 0x0f
                                 .equ	SPSR	= 0x0e
                                 .equ	SPCR	= 0x0d
                                 .equ	UDR0	= 0x0c
                                 .equ	UCSR0A	= 0x0b
                                 .equ	UCSR0B	= 0x0a
                                 .equ	UBRR0L	= 0x09
                                 .equ	ACSR	= 0x08
                                 .equ	ADMUX	= 0x07
                                 .equ	ADCSRA	= 0x06
                                 .equ	ADCH	= 0x05
                                 .equ	ADCL	= 0x04
                                 .equ	PORTE	= 0x03
                                 .equ	DDRE	= 0x02
                                 .equ	PINE	= 0x01
                                 .equ	PINF	= 0x00
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; SFIOR - Special Function IO Register
                                 .equ	ACME	= 3	; Analog Comparator Multiplexer Enable
                                 
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** TWI **************************
                                 ; TWBR - TWI Bit Rate register
                                 .equ	I2BR	= TWBR	; For compatibility
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	I2CR	= TWCR	; For compatibility
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	I2IE	= TWIE	; For compatibility
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	I2EN	= TWEN	; For compatibility
                                 .equ	ENI2C	= TWEN	; For compatibility
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	I2WC	= TWWC	; For compatibility
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	I2STO	= TWSTO	; For compatibility
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	I2STA	= TWSTA	; For compatibility
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	I2EA	= TWEA	; For compatibility
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 .equ	I2INT	= TWINT	; For compatibility
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	I2SR	= TWSR	; For compatibility
                                 .equ	TWPS0	= 0	; TWI Prescaler
                                 .equ	TWS0	= TWPS0	; For compatibility
                                 .equ	I2GCE	= TWPS0	; For compatibility
                                 .equ	TWPS1	= 1	; TWI Prescaler
                                 .equ	TWS1	= TWPS1	; For compatibility
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	I2S3	= TWS3	; For compatibility
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	I2S4	= TWS4	; For compatibility
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	I2S5	= TWS5	; For compatibility
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	I2S6	= TWS6	; For compatibility
                                 .equ	TWS7	= 7	; TWI Status
                                 .equ	I2S7	= TWS7	; For compatibility
                                 
                                 ; TWDR - TWI Data register
                                 .equ	I2DR	= TWDR	; For compatibility
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	I2AR	= TWAR	; For compatibility
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 ; ***** USART0 ***********************
                                 ; UDR0 - USART I/O Data Register
                                 .equ	UDR00	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR01	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR02	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR03	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR04	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR05	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR06	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR07	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR0A - USART Control and Status Register A
                                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                                 .equ	U2X0	= 1	; Double the USART transmission speed
                                 .equ	UPE0	= 2	; Parity Error
                                 .equ	DOR0	= 3	; Data overRun
                                 .equ	FE0	= 4	; Framing Error
                                 .equ	UDRE0	= 5	; USART Data Register Empty
                                 .equ	TXC0	= 6	; USART Transmitt Complete
                                 .equ	RXC0	= 7	; USART Receive Complete
                                 
                                 ; UCSR0B - USART Control and Status Register B
                                 .equ	TXB80	= 0	; Transmit Data Bit 8
                                 .equ	RXB80	= 1	; Receive Data Bit 8
                                 .equ	UCSZ02	= 2	; Character Size
                                 .equ	UCSZ2	= UCSZ02	; For compatibility
                                 .equ	TXEN0	= 3	; Transmitter Enable
                                 .equ	RXEN0	= 4	; Receiver Enable
                                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR0C - USART Control and Status Register C
                                 .equ	UCPOL0	= 0	; Clock Polarity
                                 .equ	UCSZ00	= 1	; Character Size
                                 .equ	UCSZ01	= 2	; Character Size
                                 .equ	USBS0	= 3	; Stop Bit Select
                                 .equ	UPM00	= 4	; Parity Mode Bit 0
                                 .equ	UPM01	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL0	= 6	; USART Mode Select
                                 
                                 ; UBRR0H - USART Baud Rate Register Hight Byte
                                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR0L - USART Baud Rate Register Low Byte
                                 .equ	UBRR0	= 0	; USART Baud Rate Register bit 0
                                 .equ	UBRR1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** USART1 ***********************
                                 ; UDR1 - USART I/O Data Register
                                 .equ	UDR10	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR11	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR12	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR13	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR14	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR15	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR16	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR17	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR1A - USART Control and Status Register A
                                 .equ	MPCM1	= 0	; Multi-processor Communication Mode
                                 .equ	U2X1	= 1	; Double the USART transmission speed
                                 .equ	UPE1	= 2	; Parity Error
                                 .equ	DOR1	= 3	; Data overRun
                                 .equ	FE1	= 4	; Framing Error
                                 .equ	UDRE1	= 5	; USART Data Register Empty
                                 .equ	TXC1	= 6	; USART Transmitt Complete
                                 .equ	RXC1	= 7	; USART Receive Complete
                                 
                                 ; UCSR1B - USART Control and Status Register B
                                 .equ	TXB81	= 0	; Transmit Data Bit 8
                                 .equ	RXB81	= 1	; Receive Data Bit 8
                                 .equ	UCSZ12	= 2	; Character Size
                                 .equ	TXEN1	= 3	; Transmitter Enable
                                 .equ	RXEN1	= 4	; Receiver Enable
                                 .equ	UDRIE1	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE1	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE1	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR1C - USART Control and Status Register C
                                 .equ	UCPOL1	= 0	; Clock Polarity
                                 .equ	UCSZ10	= 1	; Character Size
                                 .equ	UCSZ11	= 2	; Character Size
                                 .equ	USBS1	= 3	; Stop Bit Select
                                 .equ	UPM10	= 4	; Parity Mode Bit 0
                                 .equ	UPM11	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL1	= 6	; USART Mode Select
                                 
                                 ; UBRR1H - USART Baud Rate Register Hight Byte
                                 ;.equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 ;.equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 ;.equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 ;.equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR1L - USART Baud Rate Register Low Byte
                                 ;.equ	UBRR0	= 0	; USART Baud Rate Register bit 0
                                 ;.equ	UBRR1	= 1	; USART Baud Rate Register bit 1
                                 ;.equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 ;.equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 ;.equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 ;.equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 ;.equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 ;.equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	IVCE	= 0	; Interrupt Vector Change Enable
                                 .equ	IVSEL	= 1	; Interrupt Vector Select
                                 .equ	SM2	= 2	; Sleep Mode Select
                                 .equ	SM0	= 3	; Sleep Mode Select
                                 .equ	SM1	= 4	; Sleep Mode Select
                                 .equ	SE	= 5	; Sleep Enable
                                 .equ	SRW10	= 6	; External SRAM Wait State Select
                                 .equ	SRE	= 7	; External SRAM Enable
                                 
                                 ; XMCRA - External Memory Control Register A
                                 .equ	SRW11	= 1	; Wait state select bit upper page
                                 .equ	SRW00	= 2	; Wait state select bit lower page
                                 .equ	SRW01	= 3	; Wait state select bit lower page
                                 .equ	SRL0	= 4	; Wait state page limit
                                 .equ	SRL1	= 5	; Wait state page limit
                                 .equ	SRL2	= 6	; Wait state page limit
                                 
                                 ; XMCRB - External Memory Control Register B
                                 .equ	XMM0	= 0	; External Memory High Mask
                                 .equ	XMM1	= 1	; External Memory High Mask
                                 .equ	XMM2	= 2	; External Memory High Mask
                                 .equ	XMBK	= 7	; External Memory Bus Keeper Enable
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value
                                 .equ	CAL1	= 1	; Oscillator Calibration Value
                                 .equ	CAL2	= 2	; Oscillator Calibration Value
                                 .equ	CAL3	= 3	; Oscillator Calibration Value
                                 .equ	CAL4	= 4	; Oscillator Calibration Value
                                 .equ	CAL5	= 5	; Oscillator Calibration Value
                                 .equ	CAL6	= 6	; Oscillator Calibration Value
                                 .equ	CAL7	= 7	; Oscillator Calibration Value
                                 
                                 ; XDIV - XTAL Divide Control Register
                                 .equ	XDIV0	= 0	; XTAl Divide Select Bit 0
                                 .equ	XDIV1	= 1	; XTAl Divide Select Bit 1
                                 .equ	XDIV2	= 2	; XTAl Divide Select Bit 2
                                 .equ	XDIV3	= 3	; XTAl Divide Select Bit 3
                                 .equ	XDIV4	= 4	; XTAl Divide Select Bit 4
                                 .equ	XDIV5	= 5	; XTAl Divide Select Bit 5
                                 .equ	XDIV6	= 6	; XTAl Divide Select Bit 6
                                 .equ	XDIVEN	= 7	; XTAL Divide Enable
                                 
                                 ; MCUCSR - MCU Control And Status Register
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 .equ	JTRF	= 4	; JTAG Reset Flag
                                 .equ	JTD	= 7	; JTAG Interface Disable
                                 
                                 ; RAMPZ - RAM Page Z Select Register
                                 .equ	RAMPZ0	= 0	; RAM Page Z Select Register Bit 0
                                 
                                 
                                 ; ***** BOOT_LOAD ********************
                                 ; SPMCSR - Store Program Memory Control Register
                                 .equ	SPMCR	= SPMCSR	; For compatibility
                                 .equ	SPMEN	= 0	; Store Program Memory Enable
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read While Write section read enable
                                 .equ	ASRE	= RWWSRE	; For compatibility
                                 .equ	RWWSB	= 6	; Read While Write Section Busy
                                 .equ	ASB	= RWWSB	; For compatibility
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 
                                 ; ***** JTAG *************************
                                 ; OCDR - On-Chip Debug Related Register in I/O Memory
                                 .equ	OCDR0	= 0	; On-Chip Debug Register Bit 0
                                 .equ	OCDR1	= 1	; On-Chip Debug Register Bit 1
                                 .equ	OCDR2	= 2	; On-Chip Debug Register Bit 2
                                 .equ	OCDR3	= 3	; On-Chip Debug Register Bit 3
                                 .equ	OCDR4	= 4	; On-Chip Debug Register Bit 4
                                 .equ	OCDR5	= 5	; On-Chip Debug Register Bit 5
                                 .equ	OCDR6	= 6	; On-Chip Debug Register Bit 6
                                 .equ	OCDR7	= 7	; On-Chip Debug Register Bit 7
                                 .equ	IDRD	= OCDR7	; For compatibility
                                 
                                 ; MCUCSR - MCU Control And Status Register
                                 ;.equ	JTRF	= 4	; JTAG Reset Flag
                                 ;.equ	JTD	= 7	; JTAG Interface Disable
                                 
                                 
                                 ; ***** MISC *************************
                                 ; SFIOR - Special Function IO Register
                                 .equ	PSR321	= 0	; Prescaler Reset Timer/Counter3, Timer/Counter2, and Timer/Counter1
                                 .equ	PSR1	= PSR321	; For compatibility
                                 .equ	PSR2	= PSR321	; For compatibility
                                 .equ	PSR3	= PSR321	; For compatibility
                                 .equ	PSR0	= 1	; Prescaler Reset Timer/Counter0
                                 .equ	PUD	= 2	; Pull Up Disable
                                 ;.equ	ACME	= 3	; Analog Comparator Multiplexer Enable
                                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; EICRA - External Interrupt Control Register A
                                 .equ	ISC00	= 0	; External Interrupt Sense Control Bit
                                 .equ	ISC01	= 1	; External Interrupt Sense Control Bit
                                 .equ	ISC10	= 2	; External Interrupt Sense Control Bit
                                 .equ	ISC11	= 3	; External Interrupt Sense Control Bit
                                 .equ	ISC20	= 4	; External Interrupt Sense Control Bit
                                 .equ	ISC21	= 5	; External Interrupt Sense Control Bit
                                 .equ	ISC30	= 6	; External Interrupt Sense Control Bit
                                 .equ	ISC31	= 7	; External Interrupt Sense Control Bit
                                 
                                 ; EICRB - External Interrupt Control Register B
                                 .equ	ISC40	= 0	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC41	= 1	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC50	= 2	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC51	= 3	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC60	= 4	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC61	= 5	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC70	= 6	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC71	= 7	; External Interrupt 7-4 Sense Control Bit
                                 
                                 ; EIMSK - External Interrupt Mask Register
                                 .equ	GICR	= EIMSK	; For compatibility
                                 .equ	GIMSK	= EIMSK	; For compatibility
                                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                                 .equ	INT2	= 2	; External Interrupt Request 2 Enable
                                 .equ	INT3	= 3	; External Interrupt Request 3 Enable
                                 .equ	INT4	= 4	; External Interrupt Request 4 Enable
                                 .equ	INT5	= 5	; External Interrupt Request 5 Enable
                                 .equ	INT6	= 6	; External Interrupt Request 6 Enable
                                 .equ	INT7	= 7	; External Interrupt Request 7 Enable
                                 
                                 ; EIFR - External Interrupt Flag Register
                                 .equ	GIFR	= EIFR	; For compatibility
                                 .equ	INTF0	= 0	; External Interrupt Flag 0
                                 .equ	INTF1	= 1	; External Interrupt Flag 1
                                 .equ	INTF2	= 2	; External Interrupt Flag 2
                                 .equ	INTF3	= 3	; External Interrupt Flag 3
                                 .equ	INTF4	= 4	; External Interrupt Flag 4
                                 .equ	INTF5	= 5	; External Interrupt Flag 5
                                 .equ	INTF6	= 6	; External Interrupt Flag 6
                                 .equ	INTF7	= 7	; External Interrupt Flag 7
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEWE	= 1	; EEPROM Write Enable
                                 .equ	EEMWE	= 2	; EEPROM Master Write Enable
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 
                                 
                                 ; ***** PORTA ************************
                                 ; PORTA - Port A Data Register
                                 .equ	PORTA0	= 0	; Port A Data Register bit 0
                                 .equ	PA0	= 0	; For compatibility
                                 .equ	PORTA1	= 1	; Port A Data Register bit 1
                                 .equ	PA1	= 1	; For compatibility
                                 .equ	PORTA2	= 2	; Port A Data Register bit 2
                                 .equ	PA2	= 2	; For compatibility
                                 .equ	PORTA3	= 3	; Port A Data Register bit 3
                                 .equ	PA3	= 3	; For compatibility
                                 .equ	PORTA4	= 4	; Port A Data Register bit 4
                                 .equ	PA4	= 4	; For compatibility
                                 .equ	PORTA5	= 5	; Port A Data Register bit 5
                                 .equ	PA5	= 5	; For compatibility
                                 .equ	PORTA6	= 6	; Port A Data Register bit 6
                                 .equ	PA6	= 6	; For compatibility
                                 .equ	PORTA7	= 7	; Port A Data Register bit 7
                                 .equ	PA7	= 7	; For compatibility
                                 
                                 ; DDRA - Port A Data Direction Register
                                 .equ	DDA0	= 0	; Data Direction Register, Port A, bit 0
                                 .equ	DDA1	= 1	; Data Direction Register, Port A, bit 1
                                 .equ	DDA2	= 2	; Data Direction Register, Port A, bit 2
                                 .equ	DDA3	= 3	; Data Direction Register, Port A, bit 3
                                 .equ	DDA4	= 4	; Data Direction Register, Port A, bit 4
                                 .equ	DDA5	= 5	; Data Direction Register, Port A, bit 5
                                 .equ	DDA6	= 6	; Data Direction Register, Port A, bit 6
                                 .equ	DDA7	= 7	; Data Direction Register, Port A, bit 7
                                 
                                 ; PINA - Port A Input Pins
                                 .equ	PINA0	= 0	; Input Pins, Port A bit 0
                                 .equ	PINA1	= 1	; Input Pins, Port A bit 1
                                 .equ	PINA2	= 2	; Input Pins, Port A bit 2
                                 .equ	PINA3	= 3	; Input Pins, Port A bit 3
                                 .equ	PINA4	= 4	; Input Pins, Port A bit 4
                                 .equ	PINA5	= 5	; Input Pins, Port A bit 5
                                 .equ	PINA6	= 6	; Input Pins, Port A bit 6
                                 .equ	PINA7	= 7	; Input Pins, Port A bit 7
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 .equ	PORTC7	= 7	; Port C Data Register bit 7
                                 .equ	PC7	= 7	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 .equ	DDC7	= 7	; Port C Data Direction Register bit 7
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 .equ	PINC7	= 7	; Port C Input Pins bit 7
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** PORTE ************************
                                 ; PORTE - Data Register, Port E
                                 .equ	PORTE0	= 0	; 
                                 .equ	PE0	= 0	; For compatibility
                                 .equ	PORTE1	= 1	; 
                                 .equ	PE1	= 1	; For compatibility
                                 .equ	PORTE2	= 2	; 
                                 .equ	PE2	= 2	; For compatibility
                                 .equ	PORTE3	= 3	; 
                                 .equ	PE3	= 3	; For compatibility
                                 .equ	PORTE4	= 4	; 
                                 .equ	PE4	= 4	; For compatibility
                                 .equ	PORTE5	= 5	; 
                                 .equ	PE5	= 5	; For compatibility
                                 .equ	PORTE6	= 6	; 
                                 .equ	PE6	= 6	; For compatibility
                                 .equ	PORTE7	= 7	; 
                                 .equ	PE7	= 7	; For compatibility
                                 
                                 ; DDRE - Data Direction Register, Port E
                                 .equ	DDE0	= 0	; 
                                 .equ	DDE1	= 1	; 
                                 .equ	DDE2	= 2	; 
                                 .equ	DDE3	= 3	; 
                                 .equ	DDE4	= 4	; 
                                 .equ	DDE5	= 5	; 
                                 .equ	DDE6	= 6	; 
                                 .equ	DDE7	= 7	; 
                                 
                                 ; PINE - Input Pins, Port E
                                 .equ	PINE0	= 0	; 
                                 .equ	PINE1	= 1	; 
                                 .equ	PINE2	= 2	; 
                                 .equ	PINE3	= 3	; 
                                 .equ	PINE4	= 4	; 
                                 .equ	PINE5	= 5	; 
                                 .equ	PINE6	= 6	; 
                                 .equ	PINE7	= 7	; 
                                 
                                 
                                 ; ***** PORTF ************************
                                 ; PORTF - Data Register, Port F
                                 .equ	PORTF0	= 0	; 
                                 .equ	PF0	= 0	; For compatibility
                                 .equ	PORTF1	= 1	; 
                                 .equ	PF1	= 1	; For compatibility
                                 .equ	PORTF2	= 2	; 
                                 .equ	PF2	= 2	; For compatibility
                                 .equ	PORTF3	= 3	; 
                                 .equ	PF3	= 3	; For compatibility
                                 .equ	PORTF4	= 4	; 
                                 .equ	PF4	= 4	; For compatibility
                                 .equ	PORTF5	= 5	; 
                                 .equ	PF5	= 5	; For compatibility
                                 .equ	PORTF6	= 6	; 
                                 .equ	PF6	= 6	; For compatibility
                                 .equ	PORTF7	= 7	; 
                                 .equ	PF7	= 7	; For compatibility
                                 
                                 ; DDRF - Data Direction Register, Port F
                                 .equ	DDF0	= 0	; 
                                 .equ	DDF1	= 1	; 
                                 .equ	DDF2	= 2	; 
                                 .equ	DDF3	= 3	; 
                                 .equ	DDF4	= 4	; 
                                 .equ	DDF5	= 5	; 
                                 .equ	DDF6	= 6	; 
                                 .equ	DDF7	= 7	; 
                                 
                                 ; PINF - Input Pins, Port F
                                 .equ	PINF0	= 0	; 
                                 .equ	PINF1	= 1	; 
                                 .equ	PINF2	= 2	; 
                                 .equ	PINF3	= 3	; 
                                 .equ	PINF4	= 4	; 
                                 .equ	PINF5	= 5	; 
                                 .equ	PINF6	= 6	; 
                                 .equ	PINF7	= 7	; 
                                 
                                 
                                 ; ***** PORTG ************************
                                 ; PORTG - Data Register, Port G
                                 .equ	PORTG0	= 0	; 
                                 .equ	PG0	= 0	; For compatibility
                                 .equ	PORTG1	= 1	; 
                                 .equ	PG1	= 1	; For compatibility
                                 .equ	PORTG2	= 2	; 
                                 .equ	PG2	= 2	; For compatibility
                                 .equ	PORTG3	= 3	; 
                                 .equ	PG3	= 3	; For compatibility
                                 .equ	PORTG4	= 4	; 
                                 .equ	PG4	= 4	; For compatibility
                                 
                                 ; DDRG - Data Direction Register, Port G
                                 .equ	DDG0	= 0	; 
                                 .equ	DDG1	= 1	; 
                                 .equ	DDG2	= 2	; 
                                 .equ	DDG3	= 3	; 
                                 .equ	DDG4	= 4	; 
                                 
                                 ; PING - Input Pins, Port G
                                 .equ	PING0	= 0	; 
                                 .equ	PING1	= 1	; 
                                 .equ	PING2	= 2	; 
                                 .equ	PING3	= 3	; 
                                 .equ	PING4	= 4	; 
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TCCR0 - Timer/Counter Control Register
                                 .equ	CS00	= 0	; Clock Select 0
                                 .equ	CS01	= 1	; Clock Select 1
                                 .equ	CS02	= 2	; Clock Select 2
                                 .equ	WGM01	= 3	; Waveform Generation Mode 1
                                 .equ	CTC0	= WGM01	; For compatibility
                                 .equ	COM00	= 4	; Compare match Output Mode 0
                                 .equ	COM01	= 5	; Compare Match Output Mode 1
                                 .equ	WGM00	= 6	; Waveform Generation Mode 0
                                 .equ	PWM0	= WGM00	; For compatibility
                                 .equ	FOC0	= 7	; Force Output Compare
                                 
                                 ; TCNT0 - Timer/Counter Register
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0 - Output Compare Register
                                 .equ	OCR0_0	= 0	; 
                                 .equ	OCR0_1	= 1	; 
                                 .equ	OCR0_2	= 2	; 
                                 .equ	OCR0_3	= 3	; 
                                 .equ	OCR0_4	= 4	; 
                                 .equ	OCR0_5	= 5	; 
                                 .equ	OCR0_6	= 6	; 
                                 .equ	OCR0_7	= 7	; 
                                 
                                 ; ASSR - Asynchronus Status Register
                                 .equ	TCR0UB	= 0	; Timer/Counter Control Register 0 Update Busy
                                 .equ	OCR0UB	= 1	; Output Compare register 0 Busy
                                 .equ	TCN0UB	= 2	; Timer/Counter0 Update Busy
                                 .equ	AS0	= 3	; Asynchronus Timer/Counter 0
                                 
                                 ; TIMSK - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0	= 1	; Timer/Counter0 Output Compare Match Interrupt register
                                 
                                 ; TIFR - Timer/Counter Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0	= 1	; Output Compare Flag 0
                                 
                                 ; SFIOR - Special Function IO Register
                                 ;.equ	PSR0	= 1	; Prescaler Reset Timer/Counter0
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE1	= 2	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1B	= 3	; Timer/Counter1 Output CompareB Match Interrupt Enable
                                 .equ	OCIE1A	= 4	; Timer/Counter1 Output CompareA Match Interrupt Enable
                                 .equ	TICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; ETIMSK - Extended Timer/Counter Interrupt Mask Register
                                 .equ	OCIE1C	= 0	; Timer/Counter 1, Output Compare Match C Interrupt Enable
                                 
                                 ; TIFR - Timer/Counter Interrupt Flag register
                                 .equ	TOV1	= 2	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1B	= 3	; Output Compare Flag 1B
                                 .equ	OCF1A	= 4	; Output Compare Flag 1A
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; ETIFR - Extended Timer/Counter Interrupt Flag register
                                 .equ	OCF1C	= 0	; Timer/Counter 1, Output Compare C Match Flag
                                 
                                 ; SFIOR - Special Function IO Register
                                 ;.equ	PSR321	= 0	; Prescaler Reset, T/C3, T/C2, T/C1
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode Bit 0
                                 .equ	PWM10	= WGM10	; For compatibility
                                 .equ	WGM11	= 1	; Waveform Generation Mode Bit 1
                                 .equ	PWM11	= WGM11	; For compatibility
                                 .equ	COM1C0	= 2	; Compare Output Mode 1C, bit 0
                                 .equ	COM1C1	= 3	; Compare Output Mode 1C, bit 1
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Compare Ouput Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Clock Select bit 0
                                 .equ	CS11	= 1	; Clock Select 1 bit 1
                                 .equ	CS12	= 2	; Clock Select1 bit 2
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	CTC10	= WGM12	; For compatibility
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	CTC11	= WGM13	; For compatibility
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 ; TCCR1C - Timer/Counter1 Control Register C
                                 .equ	FOC1C	= 5	; Force Output Compare for channel C
                                 .equ	FOC1B	= 6	; Force Output Compare for channel B
                                 .equ	FOC1A	= 7	; Force Output Compare for channel A
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TCCR2 - Timer/Counter Control Register
                                 .equ	CS20	= 0	; Clock Select
                                 .equ	CS21	= 1	; Clock Select
                                 .equ	CS22	= 2	; Clock Select
                                 .equ	WGM21	= 3	; Waveform Generation Mode
                                 .equ	CTC2	= WGM21	; For compatibility
                                 .equ	COM20	= 4	; Compare Match Output Mode
                                 .equ	COM21	= 5	; Compare Match Output Mode
                                 .equ	WGM20	= 6	; Wafeform Generation Mode
                                 .equ	PWM2	= WGM20	; For compatibility
                                 .equ	FOC2	= 7	; Force Output Compare
                                 
                                 ; TCNT2 - Timer/Counter Register
                                 .equ	TCNT2_0	= 0	; Timer/Counter Register Bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter Register Bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter Register Bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter Register Bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter Register Bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter Register Bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter Register Bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter Register Bit 7
                                 
                                 ; OCR2 - Output Compare Register
                                 .equ	OCR2_0	= 0	; Output Compare Register Bit 0
                                 .equ	OCR2_1	= 1	; Output Compare Register Bit 1
                                 .equ	OCR2_2	= 2	; Output Compare Register Bit 2
                                 .equ	OCR2_3	= 3	; Output Compare Register Bit 3
                                 .equ	OCR2_4	= 4	; Output Compare Register Bit 4
                                 .equ	OCR2_5	= 5	; Output Compare Register Bit 5
                                 .equ	OCR2_6	= 6	; Output Compare Register Bit 6
                                 .equ	OCR2_7	= 7	; Output Compare Register Bit 7
                                 
                                 ; TIMSK - 
                                 .equ	TOIE2	= 6	; 
                                 .equ	OCIE2	= 7	; 
                                 
                                 ; TIFR - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 6	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2	= 7	; Output Compare Flag 2
                                 
                                 
                                 ; ***** TIMER_COUNTER_3 **************
                                 ; ETIMSK - Extended Timer/Counter Interrupt Mask Register
                                 .equ	OCIE3C	= 1	; Timer/Counter3, Output Compare Match Interrupt Enable
                                 .equ	TOIE3	= 2	; Timer/Counter3 Overflow Interrupt Enable
                                 .equ	OCIE3B	= 3	; Timer/Counter3 Output CompareB Match Interrupt Enable
                                 .equ	OCIE3A	= 4	; Timer/Counter3 Output CompareA Match Interrupt Enable
                                 .equ	TICIE3	= 5	; Timer/Counter3 Input Capture Interrupt Enable
                                 
                                 ; ETIFR - Extended Timer/Counter Interrupt Flag register
                                 .equ	OCF3C	= 1	; Timer/Counter3 Output Compare C Match Flag
                                 .equ	TOV3	= 2	; Timer/Counter3 Overflow Flag
                                 .equ	OCF3B	= 3	; Output Compare Flag 1B
                                 .equ	OCF3A	= 4	; Output Compare Flag 1A
                                 .equ	ICF3	= 5	; Input Capture Flag 1
                                 
                                 ; SFIOR - Special Function IO Register
                                 ;.equ	PSR321	= 0	; Prescaler Reset, T/C3, T/C2, T/C1
                                 ;.equ	PSR1	= PSR321	; For compatibility
                                 ;.equ	PSR2	= PSR321	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 ; TCCR3A - Timer/Counter3 Control Register A
                                 .equ	WGM30	= 0	; Waveform Generation Mode Bit 0
                                 .equ	PWM30	= WGM30	; For compatibility
                                 .equ	WGM31	= 1	; Waveform Generation Mode Bit 1
                                 .equ	PWM31	= WGM31	; For compatibility
                                 .equ	COM3C0	= 2	; Compare Output Mode 3C, bit 0
                                 .equ	COM3C1	= 3	; Compare Output Mode 3C, bit 1
                                 .equ	COM3B0	= 4	; Compare Output Mode 3B, bit 0
                                 .equ	COM3B1	= 5	; Compare Output Mode 3B, bit 1
                                 .equ	COM3A0	= 6	; Comparet Ouput Mode 3A, bit 0
                                 .equ	COM3A1	= 7	; Compare Output Mode 3A, bit 1
                                 
                                 ; TCCR3B - Timer/Counter3 Control Register B
                                 .equ	CS30	= 0	; Clock Select 3 bit 0
                                 .equ	CS31	= 1	; Clock Select 3 bit 1
                                 .equ	CS32	= 2	; Clock Select3 bit 2
                                 .equ	WGM32	= 3	; Waveform Generation Mode
                                 .equ	CTC30	= WGM32	; For compatibility
                                 .equ	WGM33	= 4	; Waveform Generation Mode
                                 .equ	CTC31	= WGM33	; For compatibility
                                 .equ	ICES3	= 6	; Input Capture 3 Edge Select
                                 .equ	ICNC3	= 7	; Input Capture 3  Noise Canceler
                                 
                                 ; TCCR3C - Timer/Counter3 Control Register C
                                 .equ	FOC3C	= 5	; Force Output Compare for channel C
                                 .equ	FOC3B	= 6	; Force Output Compare for channel B
                                 .equ	FOC3A	= 7	; Force Output Compare for channel A
                                 
                                 ; TCNT3L - Timer/Counter3 Low Byte
                                 .equ	TCN3L0	= 0	; Timer/Counter 3 bit 0
                                 .equ	TCN3L1	= 1	; Timer/Counter 3 bit 1
                                 .equ	TCN3L2	= 2	; Timer/Counter 3 bit 2
                                 .equ	TCN3L3	= 3	; Timer/Counter 3 bit 3
                                 .equ	TCN3L4	= 4	; Timer/Counter 3 bit 4
                                 .equ	TCN3L5	= 5	; Timer/Counter 3 bit 5
                                 .equ	TCN3L6	= 6	; Timer/Counter 3 bit 6
                                 .equ	TCN3L7	= 7	; Timer/Counter 3 bit 7
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCR - Watchdog Timer Control Register
                                 .equ	WDTCSR	= WDTCR	; For compatibility
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDCE	= 4	; Watchdog Change Enable
                                 .equ	WDTOE	= WDCE	; For compatibility
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	MUX4	= 4	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register
                                 .equ	ADCSR	= ADCSRA	; For compatibility
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADFR	= 5	; ADC  Free Running Select
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	BODEN	= 6	; Brown out detector enable
                                 .equ	BODLEVEL	= 7	; Brown out detector trigger level
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select Reset Vector
                                 .equ	BOOTSZ0	= 1	; Select Boot Size
                                 .equ	BOOTSZ1	= 2	; Select Boot Size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	CKOPT	= 4	; Oscillator Options
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	JTAGEN	= 6	; Enable JTAG
                                 .equ	OCDEN	= 7	; Enable OCD
                                 
                                 ; EXTENDED fuse bits
                                 .equ	WDTON	= 0	; Watchdog timer always on
                                 .equ	M103C	= 1	; ATmega103 compatibility mode
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0xffff	; Note: Word address
                                 .equ	IOEND	= 0x00ff
                                 .equ	SRAM_START	= 0x0100
                                 .equ	SRAM_SIZE	= 4096
                                 .equ	RAMEND	= 0x10ff
                                 .equ	XRAMEND	= 0xffff
                                 .equ	E2END	= 0x0fff
                                 .equ	EEPROMEND	= 0x0fff
                                 .equ	EEADRBITS	= 12
                                 #pragma AVRPART MEMORY PROG_FLASH 131072
                                 #pragma AVRPART MEMORY EEPROM 4096
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 4096
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0xf000
                                 .equ	NRWW_STOP_ADDR	= 0xffff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0xefff
                                 .equ	PAGESIZE	= 128
                                 .equ	FIRSTBOOTSTART	= 0xfe00
                                 .equ	SECONDBOOTSTART	= 0xfc00
                                 .equ	THIRDBOOTSTART	= 0xf800
                                 .equ	FOURTHBOOTSTART	= 0xf000
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	INT2addr	= 0x0006	; External Interrupt Request 2
                                 .equ	INT3addr	= 0x0008	; External Interrupt Request 3
                                 .equ	INT4addr	= 0x000a	; External Interrupt Request 4
                                 .equ	INT5addr	= 0x000c	; External Interrupt Request 5
                                 .equ	INT6addr	= 0x000e	; External Interrupt Request 6
                                 .equ	INT7addr	= 0x0010	; External Interrupt Request 7
                                 .equ	OC2addr	= 0x0012	; Timer/Counter2 Compare Match
                                 .equ	OVF2addr	= 0x0014	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x0016	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x0018	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x001a	; Timer/Counter Compare Match B
                                 .equ	OVF1addr	= 0x001c	; Timer/Counter1 Overflow
                                 .equ	OC0addr	= 0x001e	; Timer/Counter0 Compare Match
                                 .equ	OVF0addr	= 0x0020	; Timer/Counter0 Overflow
                                 .equ	SPIaddr	= 0x0022	; SPI Serial Transfer Complete
                                 .equ	URXC0addr	= 0x0024	; USART0, Rx Complete
                                 .equ	UDRE0addr	= 0x0026	; USART0 Data Register Empty
                                 .equ	UTXC0addr	= 0x0028	; USART0, Tx Complete
                                 .equ	ADCCaddr	= 0x002a	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x002c	; EEPROM Ready
                                 .equ	ACIaddr	= 0x002e	; Analog Comparator
                                 .equ	OC1Caddr	= 0x0030	; Timer/Counter1 Compare Match C
                                 .equ	ICP3addr	= 0x0032	; Timer/Counter3 Capture Event
                                 .equ	OC3Aaddr	= 0x0034	; Timer/Counter3 Compare Match A
                                 .equ	OC3Baddr	= 0x0036	; Timer/Counter3 Compare Match B
                                 .equ	OC3Caddr	= 0x0038	; Timer/Counter3 Compare Match C
                                 .equ	OVF3addr	= 0x003a	; Timer/Counter3 Overflow
                                 .equ	URXC1addr	= 0x003c	; USART1, Rx Complete
                                 .equ	UDRE1addr	= 0x003e	; USART1, Data Register Empty
                                 .equ	UTXC1addr	= 0x0040	; USART1, Tx Complete
                                 .equ	TWIaddr	= 0x0042	; 2-wire Serial Interface
                                 .equ	SPMRaddr	= 0x0044	; Store Program Memory Read
                                 
                                 .equ	INT_VECTORS_SIZE	= 70	; size in words
                                 
                                 #endif  /* _M128DEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 
                                 ; purpose library, definition of addresses and constants
                                 ; 20171114 A.S.
                                 
                                 ; === definitions  ===
                                 .list
                                 .include "macros.asm"
                                 
                                 ; purpose library, general-purpose macros
                                 ; author (c) R.Holzer (adapted MICRO210/EE208 A.Schmid)
                                 ; modified to include newer macros used for project
                                 
                                 ; ==============
                                 ;	display macros
                                 ; ==============
                                 .macro DISPLAY1 
                                 
                                 	call	LCD_init
                                 	ldi	zl, low(2*@0)
                                 	ldi	zh, high(2*@0)
                                 	call	LCD_putstring
                                 
                                 .endmacro
                                 
                                 .macro DISPLAY2
                                 
                                 	call	LCD_init
                                 	ldi	zl, low(2*@0)
                                 	ldi	zh, high(2*@0)
                                 	call	LCD_putstring
                                 	ldi	zl, low(2*@1)
                                 	ldi	zh, high(2*@1)
                                 	ldi	a0, 0x40
                                 	call	LCD_pos
                                 	call	LCD_putstring
                                 
                                 .endmacro
                                 
                                 ; ==============
                                 ; 	trivia macros
                                 ; ==============
                                 
                                 ; --- display question and answers as long as answer buttons not pressed
                                 
                                 .macro QUESTION ; question: str0, str1 answer: str2, str3, str4, str5
                                 question_start:
                                 display1:
                                 	call	LCD_init
                                 	ldi	zl, low(2*@0)
                                 	ldi	zh, high(2*@0)
                                 	call	LCD_putstring
                                 	ldi	zl, low(2*@1)
                                 	ldi	zh, high(2*@1)
                                 	ldi	a0, 0x40
                                 	call	LCD_pos
                                 	call	LCD_putstring
                                 	call reset_kpd
                                 	call check_reset
                                 	mov b0, a0
                                 	andi a0, 0b10000000
                                 	breq PC+2
                                 	jmp question_end
                                 	cpi b0, 0x48
                                 	brne display1
                                 display2:
                                 	call	LCD_init
                                 	ldi	zl, low(2*@2)
                                 	ldi	zh, high(2*@2)
                                 	call	LCD_putstring
                                 	ldi	zl, low(2*@3)
                                 	ldi	zh, high(2*@3)
                                 	ldi	a0, 0x40
                                 	call	LCD_pos
                                 	call	LCD_putstring
                                 	call reset_kpd
                                 	call check_reset
                                 	mov b0, a0
                                 	andi a0, 0b10000000
                                 	breq PC+2
                                 	jmp question_end
                                 	cpi b0, 0x48
                                 	brne display2
                                 display3:
                                 	call	LCD_init
                                 	ldi	zl, low(2*@4)
                                 	ldi	zh, high(2*@4)
                                 	call	LCD_putstring
                                 	ldi	zl, low(2*@5)
                                 	ldi	zh, high(2*@5)
                                 	ldi	a0, 0x40
                                 	call	LCD_pos
                                 	call	LCD_putstring
                                 	call reset_kpd
                                 	call check_reset
                                 	mov b0, a0
                                 	andi a0, 0b10000000
                                 	breq PC+2
                                 	jmp question_end
                                 	cpi b0, 0x48
                                 	brne display3
                                 	jmp question_start
                                 question_end:
                                 .endmacro
                                 
                                 ; --- set T in SREG if answer correct
                                 .macro COMPARE
                                 	ldi zl, low(2*@0)
                                 	ldi zh, high(2*@0)
                                 	lpm
                                 	cp b0, r0
                                 	brne PC+2
                                 	set
                                 .endmacro
                                 
                                 ; --- print score on LCD as well as fail or pass message
                                 .macro PRINT_SCORE
                                 	call LCD_clear
                                 	brts PC+2
                                 	jmp incorrect
                                 correct:
                                 	DISPLAY1 strcorrect
                                 	CORRECT_SONG
                                 	jmp score
                                 incorrect:
                                 	DISPLAY1 strfalse
                                 	INCORRECT_SONG
                                 score:
                                 	CLR4 a3, a2, a1, a0
                                 	mov a0, @0
                                 	PRINTF LCD
                                 .db "Score:",FDEC,a,0
                                 .endmacro
                                 
                                 
                                 ; ==============
                                 ; 	pointers
                                 ; ==============
                                 
                                 ; --- loading an immediate into a pointer XYZ,SP ---
                                 .macro 	LDIX	; sram
                                 	ldi	xl, low(@0)
                                 	ldi	xh,high(@0)
                                 	.endmacro	
                                 .macro 	LDIY	; sram	
                                 	ldi	yl, low(@0)
                                 	ldi	yh,high(@0)
                                 	.endmacro	
                                 .macro 	LDIZ	; sram
                                 	ldi	zl, low(@0)
                                 	ldi	zh,high(@0)
                                 	
                                 	.endmacro
                                 .macro	LDZD	; sram, reg	; sram+reg -> Z
                                 	mov	zl,@1
                                 	clr	zh
                                 	subi	zl, low(-@0)
                                 	sbci	zh,high(-@0)
                                 	.endmacro
                                 .macro	LDSP	; sram
                                 	ldi	r16, low(@0)
                                 	out	spl,r16
                                 	ldi	r16,high(@0)
                                 	out	sph,r16
                                 	.endmacro
                                 
                                 ; --- load/store SRAM addr into pointer XYZ ---	
                                 .macro 	LDSX	; sram
                                 	lds	xl,@0
                                 	lds	xh,@0+1
                                 	.endmacro
                                 .macro 	LDSY	; sram
                                 	lds	yl,@0
                                 	lds	yh,@0+1
                                 	.endmacro
                                 .macro 	LDSZ	; sram
                                 	lds	zl,@0
                                 	lds	zh,@0+1
                                 	.endmacro
                                 .macro 	STSX	; sram
                                 	sts	@0,  xl
                                 	sts	@0+1,xh
                                 	.endmacro	
                                 .macro 	STSY	; sram
                                 	sts	@0,  yl
                                 	sts	@0+1,yh
                                 	.endmacro
                                 .macro 	STSZ	; sram
                                 	sts	@0,  zl
                                 	sts	@0+1,zh
                                 	.endmacro	
                                 
                                 ; --- push/pop pointer XYZ ---
                                 .macro	PUSHX			; push X
                                 	push	xl
                                 	push	xh
                                 	.endmacro
                                 .macro	POPX			; pop X
                                 	pop	xh
                                 	pop	xl
                                 	.endmacro
                                 	
                                 .macro	PUSHY			; push Y
                                 	push	yl
                                 	push	yh
                                 	.endmacro
                                 .macro	POPY			; pop Y
                                 	pop	yh
                                 	pop	yl
                                 	.endmacro
                                 
                                 .macro	PUSHZ			; push Z
                                 	push	zl
                                 	push	zh
                                 	.endmacro
                                 .macro	POPZ			; pop Z
                                 	pop	zh
                                 	pop	zl
                                 	.endmacro
                                 
                                 ; --- multiply/divide Z ---	
                                 .macro	MUL2Z			; multiply Z by 2
                                 	lsl	zl
                                 	rol	zh
                                 	.endmacro
                                 .macro	DIV2Z			; divide Z by 2
                                 	lsr	zh
                                 	ror	zl
                                 	.endmacro
                                 
                                 ; --- add register to pointer XYZ ---	
                                 .macro	ADDX	;reg		; x <- y+reg
                                 	add	xl,@0
                                 	brcc	PC+2
                                 	subi	xh,-1		; add carry
                                 	.endmacro
                                 .macro	ADDY	;reg		; y <- y+reg
                                 	add	yl,@0
                                 	brcc	PC+2
                                 	subi	yh,-1		; add carry
                                 	.endmacro
                                 .macro	ADDZ	;reg		; z <- z+reg
                                 	add	zl,@0
                                 	brcc	PC+2
                                 	subi	zh,-1		; add carry
                                 	.endmacro
                                 
                                 ; ===================
                                 ; 	miscellaneous
                                 ; ===================
                                 
                                 ; --- output/store (regular I/O space) immediate value ---
                                 .macro	OUTI	; port,k	output immediate value to port
                                 	ldi	w,@1
                                 	out	@0,w
                                 	.endmacro
                                 
                                 ; --- output/store (extended I/O space) immediate value ---
                                 .macro OUTEI	; port,k    output immediate value to port
                                 	ldi	w,@1
                                 	sts	@0,w
                                 	.endmacro
                                 
                                 ; --- add immediate value ---
                                 .macro	ADDI
                                 	subi	@0,-@1
                                 	.endmacro
                                 .macro	ADCI
                                 	sbci	@0,-@1
                                 	.endmacro
                                 
                                 ; --- inc/dec with range limitation ---
                                 .macro	INC_LIM	; reg,limit
                                 	cpi	@0,@1
                                 	brlo	PC+3
                                 	ldi	@0,@1	
                                 	rjmp	PC+2
                                 	inc	@0
                                 	.endmacro
                                 
                                 .macro	DEC_LIM	; reg,limit
                                 	cpi	@0,@1
                                 	breq	PC+5
                                 	brlo	PC+3
                                 	dec	@0
                                 	rjmp	PC+2
                                 	ldi	@0,@1
                                 	.endmacro
                                 
                                 ; --- inc/dec with cyclic range ---
                                 .macro	INC_CYC	; reg,low,high
                                 	cpi	@0,@2
                                 	brsh	_low	; reg>=high then reg=low
                                 	cpi	@0,@1
                                 	brlo	_low	; reg< low  then reg=low
                                 	inc	@0
                                 	rjmp	_done
                                 _low:	ldi	@0,@1
                                 _done:	
                                     .endmacro
                                 	
                                 .macro	DEC_CYC	; reg,low,high
                                 	cpi	@0,@1
                                 	breq	_high	; reg=low then reg=high
                                 	brlo	_high	; reg<low then reg=high
                                 	dec	@0	
                                 	cpi	@0,@2
                                 	brsh	_high	; reg>=high then high
                                 	rjmp	_done
                                 _high:	ldi	@0,@2
                                 _done:	
                                 	.endmacro
                                 
                                 .macro	INCDEC	;port,b1,b2,reg,low,high
                                 	sbic	@0,@1
                                 	rjmp	PC+6
                                 
                                 	cpi	@3,@5
                                 	brlo	PC+3
                                 	ldi	@3,@4	
                                 	rjmp	PC+2
                                 	inc	@3
                                 
                                 	sbic	@0,@2
                                 	rjmp	PC+7
                                 	
                                 	cpi	@3,@4
                                 	breq	PC+5
                                 	brlo	PC+3
                                 	dec	@3
                                 	rjmp	PC+2
                                 	ldi	@3,@5
                                 	.endmacro		
                                 
                                 ; --- wait loops ---
                                 ; wait 10...196608 cycles
                                 .macro	WAIT_C	; k
                                 	ldi	w,  low((@0-7)/3)
                                 	mov	u,w			; u=LSB
                                 	ldi	w,high((@0-7)/3)+1	; w=MSB
                                 	dec	u
                                 	brne	PC-1
                                 	dec	u
                                 	dec	w
                                 	brne	PC-4
                                 	.endmacro
                                 
                                 ; wait micro-seconds (us)
                                 ; us = x*3*1000'000/clock)	==> x=us*clock/3000'000
                                 .macro	WAIT_US ; k
                                 	ldi	w, low((clock/1000*@0/3000)-1)
                                 	mov	u,w
                                 	ldi	w,high((clock/1000*@0/3000)-1)+1 ; set up: 3 cyles
                                 	dec	u
                                 	brne	PC-1		; inner loop: 3 cycles
                                 	dec	u		; adjustment for outer loop
                                 	dec	w
                                 	brne	PC-4
                                 	.endmacro
                                 
                                 ; wait mili-seconds (ms)
                                 .macro	WAIT_MS ; k
                                 	ldi	w, low(@0)
                                 	mov	u,w		; u = LSB	
                                 	ldi	w,high(@0)+1	; w = MSB
                                 wait_ms:
                                 	push	w		; wait 1000 usec
                                 	push	u
                                 	ldi	w, low((clock/3000)-5)	
                                 	mov	u,w
                                 	ldi	w,high((clock/3000)-5)+1
                                 	dec	u
                                 	brne	PC-1		; inner loop: 3 cycles
                                 	dec	u		; adjustment for outer loop
                                 	dec	w
                                 	brne	PC-4
                                 	pop	u
                                 	pop	w
                                 	
                                 	dec	u
                                 	brne	wait_ms
                                 	dec	w
                                 	brne	wait_ms
                                 	.endmacro
                                 
                                 ; --- conditional jumps/calls ---
                                 .macro	JC0			; jump if carry=0
                                 	brcs	PC+2	
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	JC1			; jump if carry=1
                                 	brcc	PC+2	
                                 	rjmp	@0
                                 	.endmacro
                                 
                                 .macro	JK	; reg,k,addr	; jump if reg=k
                                 	cpi	@0,@1
                                 	breq	@2
                                 	.endmacro
                                 .macro	_JK	; reg,k,addr	; jump if reg=k
                                 	cpi	@0,@1
                                 	brne	PC+2
                                 	rjmp	@2
                                 	.endmacro	
                                 .macro	JNK	; reg,k,addr	; jump if not(reg=k)
                                 	cpi	@0,@1
                                 	brne	@2
                                 	.endmacro 
                                 
                                 .macro	CK	; reg,k,addr	; call if reg=k
                                 	cpi	@0,@1
                                 	brne	PC+2
                                 	rcall	@2
                                 	.endmacro
                                 .macro	CNK	; reg,k,addr	; call if not(reg=k)
                                 	cpi	@0,@1
                                 	breq	PC+2
                                 	rcall	@2
                                 	.endmacro 
                                 
                                 .macro	JSK	; sram,k,addr	; jump if sram=k
                                 	lds	w,@0
                                 	cpi	w,@1
                                 	breq	@2
                                 	.endmacro 
                                 .macro	JSNK	; sram,k,addr	; jump if not(sram=k)
                                 	lds	w,@0
                                 	cpi	w,@1
                                 	brne	@2
                                 	.endmacro
                                 
                                 ; --- loops ---
                                 .macro	DJNZ	; reg,addr	; decr and jump if not zero
                                 	dec	@0
                                 	brne	@1
                                 	.endmacro
                                 .macro	DJNK	; reg,k,addr	; decr and jump if not k
                                 	dec	@0
                                 	cpi	@0,@1
                                 	brne	@2
                                 	.endmacro
                                 
                                 .macro	IJNZ	; reg,addr	; inc and jump if not zero
                                 	inc	@0
                                 	brne	@1
                                 	.endmacro
                                 .macro	IJNK	; reg,k,addr	; inc and jump if not k
                                 	inc	@0
                                 	cpi	@0,@1
                                 	brne	@2
                                 	.endmacro
                                 .macro	_IJNK	; reg,k,addr	; inc and jump if not k
                                 	inc	@0
                                 	ldi	w,@1
                                 	cp	@0,w
                                 	brne	@2
                                 	.endmacro
                                 
                                 .macro	ISJNK	; sram,k,addr	; inc sram and jump if not k
                                 	lds	w,@0
                                 	inc	w
                                 	sts	@0,w
                                 	cpi	w,@1
                                 	brne	@2
                                 	.endmacro
                                 .macro	_ISJNK	; sram,k,addr	; inc sram and jump if not k
                                 	lds	w,@0
                                 	inc	w
                                 	sts	@0,w
                                 	cpi	w,@1
                                 	breq	PC+2	
                                 	rjmp	@2
                                 	.endmacro
                                 
                                 .macro	DSJNK	; sram,k,addr	; dec sram and jump if not k
                                 	lds	w,@0
                                 	dec	w
                                 	sts	@0,w
                                 	cpi	w,@1
                                 	brne	@2
                                 	.endmacro
                                 
                                 ; --- table lookup ---
                                 .macro	LOOKUP	;reg, index,tbl
                                 	push	ZL
                                 	push	ZH
                                 	mov	zl,@1		; move index into z
                                 	clr	zh
                                 	subi	zl, low(-2*@2)	; add base address of table
                                 	sbci	zh,high(-2*@2)	
                                 	lpm			; load program memory (into r0)
                                 	mov	@0,r0
                                 	pop	ZH
                                 	pop	ZL
                                 	.endmacro
                                 
                                 .macro	LOOKUP2	;r1,r0, index,tbl
                                 	mov	zl,@2		; move index into z
                                 	clr	zh
                                 	lsl	zl		; multiply by 2
                                 	rol	zh
                                 	subi	zl, low(-2*@3)	; add base address of table
                                 	sbci	zh,high(-2*@3)
                                 	lpm			; get LSB byte
                                 	mov	w,r0		; temporary store LSB in w
                                 	adiw	zl,1		; increment Z
                                 	lpm			; get MSB byte
                                 	mov	@0,r0		; mov MSB to res1
                                 	mov	@1,w		; mov LSB to res0
                                 	.endmacro
                                 
                                 .macro	LOOKUP4	;r3,r2,r1,r0, index,tbl
                                 	mov	zl,@4		; move index into z
                                 	clr	zh
                                 	lsl	zl		; multiply by 2
                                 	rol	zh
                                 	lsl	zl		; multiply by 2
                                 	rol	zh	
                                 	subi	zl, low(-2*@5)	; add base address of table
                                 	sbci	zh,high(-2*@5)
                                 	lpm
                                 	mov	@1,r0		; load high word LSB
                                 	adiw	zl,1
                                 	lpm
                                 	mov	@0,r0		; load high word MSB
                                 	adiw	zl,1
                                 	lpm
                                 	mov	@3,r0		; load low word LSB		
                                 	adiw	zl,1
                                 	lpm
                                 	mov	@2,r0		; load low word MSB
                                 	.endmacro
                                 
                                 .macro	LOOKDOWN ;reg,index,tbl
                                 	ldi	ZL, low(2*@2)	; load table address
                                 	ldi	ZH,high(2*@2)
                                 	clr	@1
                                 loop:	lpm
                                 	cp	r0,@0
                                 	breq	found
                                 	inc	@1 
                                 	adiw	ZL,1
                                 	tst	r0
                                 	breq	notfound
                                 	rjmp	loop
                                 notfound:
                                 	ldi	@1,-1
                                 found:	
                                 	.endmacro
                                 
                                 ; --- branch table ---
                                 .macro	C_TBL	; reg,tbl
                                 	ldi	ZL, low(2*@1)
                                 	ldi	ZH,high(2*@1)
                                 	lsl	@0
                                 	add	ZL,@0
                                 	brcc	PC+2
                                 	inc	ZH
                                 	lpm
                                 	push	r0
                                 	lpm
                                 	mov	zh,r0
                                 	pop	zl
                                 	icall
                                 	.endmacro
                                 .macro	J_TBL	; reg,tbl	
                                 	ldi	ZL, low(2*@1)
                                 	ldi	ZH,high(2*@1)
                                 	lsl	@0
                                 	add	ZL,@0
                                 	brcc	PC+2
                                 	inc	ZH
                                 	lpm
                                 	push	r0
                                 	lpm
                                 	mov	zh,r0
                                 	pop	zl	
                                 	ijmp
                                 	.endmacro
                                 
                                 .macro	BRANCH	; reg		; branching using the stack
                                 	ldi	w, low(tbl)
                                 	add	w,@0
                                 	push	w
                                 	ldi	w,high(tbl)
                                 	brcc	PC+2
                                 	inc	w
                                 	push	w
                                 	ret
                                 tbl:
                                 	.endmacro	
                                 
                                 ; --- multiply/division ---
                                 .macro	DIV2	; reg
                                 	lsr	@0
                                 	.endmacro
                                 .macro	DIV4	; reg
                                 	lsr	@0
                                 	lsr	@0
                                 	.endmacro	
                                 .macro	DIV8	; reg
                                 	lsr	@0
                                 	lsr	@0
                                 	lsr	@0
                                 	.endmacro
                                 	
                                 .macro	MUL2	; reg
                                 	lsl	@0
                                 	.endmacro
                                 .macro	MUL4	; reg
                                 	lsl	@0
                                 	lsl	@0
                                 	.endmacro
                                 .macro	MUL8	; reg
                                 	lsl	@0
                                 	lsl	@0
                                 	lsl	@0
                                 	.endmacro
                                 
                                 ; ====================================
                                 ; 	extending existing instructios
                                 ; ====================================
                                 
                                 ; --- immediate ops with r0..r15 ---
                                 .macro	_ADDI
                                 	ldi	w,@1
                                 	add	@0,w
                                 	.endmacro
                                 .macro	_ADCI
                                 	ldi	w,@1
                                 	adc	@0,w
                                 	.endmacro
                                 .macro	_SUBI
                                 	ldi	w,@1
                                 	sub	@0,w
                                 	.endmacro
                                 .macro	_SBCI
                                 	ldi	w,@1
                                 	sbc	@0,w
                                 	.endmacro
                                 .macro	_ANDI
                                 	ldi	w,@1
                                 	and	@0,w
                                 	.endmacro
                                 .macro	_ORI
                                 	ldi	w,@1
                                 	or	@0,w
                                 	.endmacro
                                 .macro	_EORI
                                 	ldi	w,@1
                                 	eor	@0,w
                                 	.endmacro
                                 .macro	_SBR
                                 	ldi	w,@1
                                 	or	@0,w
                                 	.endmacro
                                 .macro	_CBR
                                 	ldi	w,~@1
                                 	and	@0,w
                                 	.endmacro
                                 .macro	_CPI
                                 	ldi	w,@1
                                 	cp	@0,w
                                 	.endmacro
                                 .macro	_LDI
                                 	ldi	w,@1
                                 	mov	@0,w
                                 	.endmacro
                                 
                                 ; --- bit access for port p32..p63 ---
                                 .macro	_SBI
                                 	in	w,@0
                                 	ori	w,1<<@1
                                 	out	@0,w
                                 	.endmacro
                                 .macro	_CBI
                                 	in	w,@0
                                 	andi	w,~(1<<@1)
                                 	out	@0,w
                                 	.endmacro
                                 	
                                 ; --- extending branch distance to +/-2k ---
                                 .macro	_BREQ
                                 	brne	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRNE
                                 	breq	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRCS
                                 	brcc	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRCC
                                 	brcs	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRSH
                                 	brlo	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRLO
                                 	brsh	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRMI
                                 	brpl	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRPL
                                 	brmi	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRGE
                                 	brlt	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRLT
                                 	brge	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRHS
                                 	brhc	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRHC
                                 	brhs	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRTS
                                 	brtc	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRTC
                                 	brts	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRVS
                                 	brvc	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRVC
                                 	brvs	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRIE
                                 	brid	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRID
                                 	brie	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 
                                 ; ====================
                                 ; 	bit operations
                                 ; ====================
                                 
                                 ; --- moving bits ---
                                 .macro	MOVB	; reg1,b1, reg2,b2	; reg1,bit1 <- reg2,bit2
                                 	bst	@2,@3
                                 	bld	@0,@1
                                 	.endmacro
                                 .macro	OUTB	; port1,b1, reg2,b2	; port1,bit1 <- reg2,bit2
                                 	sbrs	@2,@3
                                 	cbi	@0,@1
                                 	sbrc	@2,@3
                                 	sbi	@0,@1
                                 	.endmacro
                                 .macro	INB	; reg1,b1, port2,b2	; reg1,bit1 <- port2,bit2
                                 	sbis	@2,@3
                                 	cbr	@0,1<<@1
                                 	sbic	@2,@3
                                 	sbr	@0,1<<@1
                                 	.endmacro
                                 
                                 .macro	Z2C				; zero to carry
                                 	sec
                                 	breq	PC+2	; (Z=1)
                                 	clc
                                 	.endmacro
                                 .macro	Z2INVC				; zero to inverse carry
                                 	sec
                                 	brne	PC+2	; (Z=0)
                                 	clc
                                 	.endmacro
                                 
                                 .macro	C2Z				; carry to zero
                                 	sez
                                 	brcs	PC+2	; (C=1)
                                 	clz
                                 	.endmacro
                                 
                                 .macro	B2C	; reg,b			; bit to carry
                                 	sbrc	@0,@1
                                 	sec
                                 	sbrs	@0,@1
                                 	clc
                                 	.endmacro
                                 .macro	C2B	; reg,b			; carry to bit
                                 	brcc	PC+2
                                 	sbr	@0,(1<<@1)
                                 	brcs	PC+2
                                 	cbr	@0,(1<<@1)
                                 	.endmacro
                                 .macro	P2C	; port,b		; port to carry
                                 	sbic	@0,@1
                                 	sec
                                 	sbis	@0,@1
                                 	clc
                                 	.endmacro
                                 .macro	C2P	; port,b		; carry to port
                                 	brcc	PC+2
                                 	sbi	@0,@1
                                 	brcs	PC+2
                                 	cbi	@0,@1
                                 	.endmacro
                                 
                                 ; --- inverting bits ---
                                 .macro	INVB	; reg,bit		; inverse reg,bit
                                 	ldi	w,(1<<@1)
                                 	eor	@0,w
                                 	.endmacro
                                 .macro	INVP	; port,bit		; inverse port,bit	
                                 	sbis	@0,@1
                                 	rjmp	PC+3
                                 	cbi	@0,@1
                                 	rjmp	PC+2
                                 	sbi	@0,@1
                                 	.endmacro
                                 .macro	INVC				; inverse carry	
                                 	brcs	PC+3
                                 	sec
                                 	rjmp	PC+2
                                 	clc
                                 	.endmacro
                                 
                                 ; --- setting a single bit ---
                                 .macro	SETBIT	; reg(0..7)
                                 ; in	reg (0..7)
                                 ; out	reg with bit (0..7) set to 1.
                                 ; 0=00000001
                                 ; 1=00000010
                                 ; ...
                                 ; 7=10000000
                                 	mov	w,@0
                                 	clr	@0
                                 	inc	@0
                                 	andi	w,0b111	
                                 	breq	PC+4
                                 	lsl	@0
                                 	dec	w
                                 	brne	PC-2
                                 	.endmacro
                                 
                                 ; --- logical operations with masks ---
                                 .macro	MOVMSK	; reg1,reg2,mask	; reg1 <- reg2 (mask)
                                 	ldi	w,~@2	
                                 	and	@0,w
                                 	ldi	w,@2
                                 	and	@1,w	
                                 	or	@0,@1
                                 	.endmacro	
                                 .macro	ANDMSK	; reg1,reg2,mask	; reg1 <- ret 1 AND reg2 (mask)		
                                 	mov	w,@1
                                 	ori	w,~@2
                                 	and	@0,w
                                 	.endmacro	
                                 .macro	ORMSK	; reg1,reg2,mask	; reg1 <- ret 1 AND reg2 (mask)		
                                 	mov	w,@1
                                 	andi	w,@2
                                 	or	@0,w
                                 	.endmacro
                                 	
                                 ; --- logical operations on bits ---
                                 .macro	ANDB	; r1,b1, r2,b2, r3,b3	; reg1,b1 <- reg2,b2 AND reg3,b3
                                 	set
                                 	sbrs	@4,@5	
                                 	clt
                                 	sbrs	@2,@3	
                                 	clt
                                 	bld	@0,@1
                                 	.endmacro
                                 .macro	ORB	; r1,b1, r2,b2, r3,b3	; reg1.b1 <- reg2.b2 OR reg3.b3
                                 	clt
                                 	sbrc	@4,@5	
                                 	set
                                 	sbrc	@2,@3	
                                 	set
                                 	bld	@0,@1
                                 	.endmacro
                                 .macro	EORB	; r1,b1, r2,b2, r3,b3	; reg1.b1 <- reg2.b2 XOR reg3.b3
                                 	sbrc	@4,@5
                                 	rjmp	f1
                                 f0:	bst	@2,@3	
                                 	rjmp	PC+4
                                 f1:	set
                                 	sbrc	@0,@1
                                 	clt
                                 	bld	@0,@0	
                                 	.endmacro
                                 	
                                 ; --- operations based on register bits ---
                                 .macro	FB0	; reg,bit		; bit=0
                                 	cbr	@0,1<<@1
                                 	.endmacro
                                 .macro	FB1	; reg,bit		; bit=1
                                 	sbr	@0,1<<@1
                                 	.endmacro
                                 .macro	_FB0	; reg,bit		; bit=0
                                 	ldi	w,~(1<<@1)
                                 	and	@0,w
                                 	.endmacro
                                 .macro	_FB1	; reg,bit		; bit=1
                                 	ldi	w,1<<@1
                                 	or	@0,w
                                 	.endmacro
                                 .macro	SB0	; reg,bit,addr		; skip if bit=0
                                 	sbrc	@0,@1
                                 	.endmacro
                                 .macro	SB1	; reg,bit,addr		; skip if bit=1
                                 	sbrs	@0,@1
                                 	.endmacro
                                 .macro	JB0	; reg,bit,addr		; jump if bit=0
                                 	sbrs	@0,@1
                                 	rjmp	@2
                                 	.endmacro
                                 .macro	JB1	; reg,bit,addr		; jump if bit=1
                                 	sbrc	@0,@1
                                 	rjmp	@2
                                 	.endmacro
                                 .macro	CB0	; reg,bit,addr		; call if bit=0
                                 	sbrs	@0,@1
                                 	call	@2
                                 	.endmacro
                                 .macro	CB1	; reg,bit,addr		; call if bit=1
                                 	sbrc	@0,@1
                                 	call	@2
                                 	.endmacro
                                 .macro	WB0	; reg,bit		; wait if bit=0
                                 	sbrs	@0,@1
                                 	rjmp	PC-1
                                 	.endmacro
                                 .macro	WB1	; reg,bit		; wait if bit=1
                                 	sbrc	@0,@1
                                 	rjmp	PC-1
                                 	.endmacro
                                 .macro	RB0	; reg,bit		; return if bit=0
                                 	sbrs	@0,@1
                                 	ret
                                 	.endmacro
                                 .macro	RB1	; reg,bit		; return if bit=1
                                 	sbrc	@0,@1
                                 	ret
                                 	.endmacro
                                 
                                 ; wait if bit=0 with timeout
                                 ; if timeout (in units of 5 cyc) then jump to addr
                                 .macro	WB0T	; reg,bit,timeout,addr
                                 	ldi	w,@2+1
                                 	dec	w	; 1 cyc
                                 	breq	@3	; 1 cyc
                                 	sbrs	@0,@1	; 1 cyc
                                 	rjmp	PC-3	; 2 cyc = 5 cycles
                                 	.endmacro
                                 
                                 ; wait if bit=1 with timeout
                                 ; if timeout (in units of 5 cyc) then jump to addr	
                                 .macro	WB1T	; reg,bit,timeout,addr
                                 	ldi	w,@2+1
                                 	dec	w	; 1 cyc
                                 	breq	@3	; 1 cyc
                                 	sbrc	@0,@1	; 1 cyc
                                 	rjmp	PC-3	; 2 cyc = 5 cycles
                                 	.endmacro	
                                 	
                                 ; --- operations based on port bits ---
                                 .macro	P0	; port,bit		; port=0
                                 	cbi	@0,@1
                                 	.endmacro
                                 .macro	P1	; port,bit		; port=1
                                 	sbi	@0,@1
                                 	.endmacro
                                 .macro	SP0	; port,bit		; skip if port=0
                                 	sbic	@0,@1
                                 	.endmacro
                                 .macro	SP1	; port,bit		; skip if port=1
                                 	sbis	@0,@1
                                 	.endmacro
                                 .macro	JP0	; port,bit,addr		; jump if port=0
                                 	sbis	@0,@1
                                 	rjmp	@2
                                 	.endmacro
                                 .macro	JP1	; port,bit,addr		; jump if port=1
                                 	sbic	@0,@1
                                 	rjmp	@2
                                 	.endmacro
                                 .macro	CP0	; port,bit,addr		; call if port=0
                                 	sbis	@0,@1
                                 	rcall	@2
                                 	.endmacro
                                 .macro	CP1	; port,bit,addr		; call if port=1
                                 	sbic	@0,@1
                                 	rcall	@2
                                 	.endmacro
                                 .macro	WP0	; port,bit		; wait if port=0
                                 	sbis	@0,@1
                                 	rjmp	PC-1
                                 	.endmacro
                                 .macro	WP1	; port,bit		; wait if port=1
                                 	sbic	@0,@1
                                 	rjmp	PC-1
                                 	.endmacro
                                 .macro	RP0	; port,bit		; return if port=0
                                 	sbis	@0,@1
                                 	ret
                                 	.endmacro
                                 .macro	RP1	; port,bit		; return if port=1
                                 	sbic	@0,@1
                                 	ret
                                 	.endmacro
                                 
                                 ; wait if port=0 with timeout
                                 ; if timeout (in units of 5 cyc) then jump to addr
                                 .macro	WP0T	; port,bit,timeout,addr
                                 	ldi	w,@2+1
                                 	dec	w	; 1 cyc
                                 	breq	@3	; 1 cyc
                                 	sbis	@0,@1	; 1 cyc
                                 	rjmp	PC-3	; 2 cyc = 5 cycles
                                 	.endmacro
                                 
                                 ; wait if port=1 with timeout
                                 ; if timeout (in units of 5 cyc) then jump to addr	
                                 .macro	WP1T	; port,bit,timeout,addr
                                 	ldi	w,@2+1
                                 	dec	w	; 1 cyc
                                 	breq	@3	; 1 cyc
                                 	sbic	@0,@1	; 1 cyc
                                 	rjmp	PC-3	; 2 cyc = 5 cycles
                                 	.endmacro	
                                 
                                 ; ===========================
                                 ; 	multi-byte operations
                                 ; ===========================
                                 
                                 .macro	SWAP4			; swap 2 variables
                                 	mov	w ,@0
                                 	mov	@0,@4
                                 	mov	@4,w
                                 	mov	w ,@1
                                 	mov	@1,@5
                                 	mov	@5,w
                                 	mov	w ,@2
                                 	mov	@2,@6
                                 	mov	@6,w
                                 	mov	w ,@3
                                 	mov	@3,@7
                                 	mov	@7,w
                                 	.endmacro
                                 .macro	SWAP3
                                 	mov	w ,@0
                                 	mov	@0,@3
                                 	mov	@3,w
                                 	mov	w ,@1
                                 	mov	@1,@4
                                 	mov	@4,w
                                 	mov	w ,@2
                                 	mov	@2,@5
                                 	mov	@5,w
                                 	.endmacro
                                 .macro	SWAP2
                                 	mov	w ,@0
                                 	mov	@0,@2
                                 	mov	@2,w
                                 	mov	w ,@1
                                 	mov	@1,@3
                                 	mov	@3,w
                                 	.endmacro
                                 .macro	SWAP1
                                 	mov	w ,@0
                                 	mov	@0,@1
                                 	mov	@1,w
                                 	.endmacro
                                 
                                 .macro	LDX4	;r..r0		; load from (x+)
                                 	ld	@3,x+
                                 	ld	@2,x+	
                                 	ld	@1,x+
                                 	ld	@0,x+
                                 	.endmacro
                                 .macro	LDX3	;r..r0
                                 	ld	@2,x+	
                                 	ld	@1,x+
                                 	ld	@0,x+
                                 	.endmacro
                                 .macro	LDX2	;r..r0	
                                 	ld	@1,x+
                                 	ld	@0,x+
                                 	.endmacro
                                 	
                                 .macro	LDY4	;r..r0		; load from (y+)
                                 	ld	@3,y+
                                 	ld	@2,y+	
                                 	ld	@1,y+
                                 	ld	@0,y+
                                 	.endmacro
                                 .macro	LDY3	;r..r0
                                 	ld	@2,y+	
                                 	ld	@1,y+
                                 	ld	@0,y+
                                 	.endmacro
                                 .macro	LDY2	;r..r0	
                                 	ld	@1,y+
                                 	ld	@0,y+
                                 	.endmacro
                                 
                                 .macro	LDZ4	;r..r0		; load from (z+)
                                 	ld	@3,z+
                                 	ld	@2,z+	
                                 	ld	@1,z+
                                 	ld	@0,z+
                                 	.endmacro
                                 .macro	LDZ3	;r..r0
                                 	ld	@2,z+	
                                 	ld	@1,z+
                                 	ld	@0,z+
                                 	.endmacro
                                 .macro	LDZ2	;r..r0
                                 	ld	@1,z+
                                 	ld	@0,z+
                                 	.endmacro
                                 
                                 .macro	STX4	;r..r0		; store to (x+)
                                 	st	x+,@3
                                 	st	x+,@2	
                                 	st	x+,@1
                                 	st	x+,@0
                                 	.endmacro
                                 .macro	STX3	;r..r0
                                 	st	x+,@2	
                                 	st	x+,@1
                                 	st	x+,@0
                                 	.endmacro
                                 .macro	STX2	;r..r0
                                 	st	x+,@1
                                 	st	x+,@0
                                 	.endmacro
                                 	
                                 .macro	STY4	;r..r0		; store to (y+)
                                 	st	y+,@3
                                 	st	y+,@2	
                                 	st	y+,@1
                                 	st	y+,@0
                                 	.endmacro
                                 .macro	STY3	;r..r0
                                 	st	y+,@2	
                                 	st	y+,@1
                                 	st	y+,@0
                                 	.endmacro
                                 .macro	STY2	;r..r0	
                                 	st	y+,@1
                                 	st	y+,@0
                                 	.endmacro
                                 	
                                 .macro	STZ4	;r..r0		; store to (z+)
                                 	st	z+,@3
                                 	st	z+,@2	
                                 	st	z+,@1
                                 	st	z+,@0
                                 	.endmacro	
                                 .macro	STZ3	;r..r0
                                 	st	z+,@2	
                                 	st	z+,@1
                                 	st	z+,@0
                                 	.endmacro	
                                 .macro	STZ2	;r..r0	
                                 	st	z+,@1
                                 	st	z+,@0
                                 	.endmacro	
                                 	
                                 .macro	STI4	;addr,k		; store immediate
                                 	ldi	w,  low(@1)
                                 	sts	@0+0,w
                                 	ldi	w, high(@1)
                                 	sts	@0+1,w
                                 	ldi	w,byte3(@1)
                                 	sts	@0+2,w
                                 	ldi	w,byte4(@1)
                                 	sts	@0+3,w	
                                 	.endmacro	
                                 .macro	STI3	;addr,k
                                 	ldi	w,  low(@1)
                                 	sts	@0+0,w
                                 	ldi	w, high(@1)
                                 	sts	@0+1,w
                                 	ldi	w,byte3(@1)
                                 	sts	@0+2,w
                                 	.endmacro	
                                 .macro	STI2	;addr,k
                                 	ldi	w,  low(@1)
                                 	sts	@0+0,w
                                 	ldi	w, high(@1)
                                 	sts	@0+1,w
                                 	.endmacro
                                 .macro	STI	;addr,k
                                 	ldi	w,@1
                                 	sts	@0,w
                                 	.endmacro
                                 
                                 .macro	INC4			; increment
                                 	ldi	w,0xff
                                 	sub	@3,w
                                 	sbc	@2,w
                                 	sbc	@1,w
                                 	sbc	@0,w
                                 	.endmacro
                                 .macro	INC3
                                 	ldi	w,0xff
                                 	sub	@2,w
                                 	sbc	@1,w
                                 	sbc	@0,w
                                 	.endmacro
                                 .macro	INC2
                                 	ldi	w,0xff
                                 	sub	@1,w
                                 	sbc	@0,w
                                 	.endmacro
                                 
                                 .macro	DEC4			; decrement
                                 	ldi	w,0xff
                                 	add	@3,w
                                 	adc	@2,w
                                 	adc	@1,w
                                 	adc	@0,w
                                 	.endmacro
                                 .macro	DEC3
                                 	ldi	w,0xff
                                 	add	@2,w
                                 	adc	@1,w
                                 	adc	@0,w
                                 	.endmacro
                                 .macro	DEC2
                                 	ldi	w,0xff
                                 	add	@1,w
                                 	adc	@0,w
                                 	.endmacro
                                 
                                 .macro	CLR9			; clear (also clears the carry)
                                 	sub	@0,@0
                                 	clr	@1
                                 	clr	@2
                                 	clr	@3
                                 	clr	@4
                                 	clr	@5
                                 	clr	@6
                                 	clr	@7
                                 	clr	@8
                                 	.endmacro
                                 .macro	CLR8
                                 	sub	@0,@0
                                 	clr	@1
                                 	clr	@2
                                 	clr	@3
                                 	clr	@4
                                 	clr	@5
                                 	clr	@6
                                 	clr	@7
                                 	.endmacro
                                 .macro	CLR7
                                 	sub	@0,@0
                                 	clr	@1
                                 	clr	@2
                                 	clr	@3
                                 	clr	@4
                                 	clr	@5
                                 	clr	@6
                                 	.endmacro
                                 .macro	CLR6
                                 	sub	@0,@0
                                 	clr	@1
                                 	clr	@2
                                 	clr	@3
                                 	clr	@4
                                 	clr	@5
                                 	.endmacro
                                 .macro	CLR5
                                 	sub	@0,@0
                                 	clr	@1
                                 	clr	@2
                                 	clr	@3
                                 	clr	@4
                                 	.endmacro
                                 .macro	CLR4
                                 	sub	@0,@0
                                 	clr	@1
                                 	clr	@2
                                 	clr	@3
                                 	.endmacro
                                 .macro	CLR3
                                 	sub	@0,@0
                                 	clr	@1
                                 	clr	@2
                                 	.endmacro
                                 .macro	CLR2
                                 	sub	@0,@0
                                 	clr	@1
                                 	.endmacro
                                 
                                 .macro	COM4			; one's complement
                                 	com	@0
                                 	com	@1
                                 	com	@2
                                 	com	@3
                                 	.endmacro
                                 .macro	COM3
                                 	com	@0
                                 	com	@1
                                 	com	@2
                                 	.endmacro
                                 .macro	COM2
                                 	com	@0
                                 	com	@1
                                 	.endmacro
                                 
                                 .macro	NEG4			; negation (two's complement)
                                 	com	@0
                                 	com	@1
                                 	com	@2
                                 	com	@3
                                 	ldi	w,0xff
                                 	sub	@3,w
                                 	sbc	@2,w
                                 	sbc	@1,w
                                 	sbc	@0,w
                                 	.endmacro
                                 .macro	NEG3
                                 	com	@0
                                 	com	@1
                                 	com	@2
                                 	ldi	w,0xff
                                 	sub	@2,w
                                 	sbc	@1,w
                                 	sbc	@0,w
                                 	.endmacro
                                 .macro	NEG2
                                 	com	@0
                                 	com	@1
                                 	ldi	w,0xff
                                 	sub	@1,w
                                 	sbc	@0,w
                                 	.endmacro
                                 	
                                 .macro	LDI4 	; r..r0, k	; load immediate
                                 	ldi	@3,  low(@4)
                                 	ldi	@2, high(@4)
                                 	ldi	@1,byte3(@4)
                                 	ldi	@0,byte4(@4)
                                 	.endmacro
                                 .macro	LDI3
                                 	ldi	@2,  low(@3)
                                 	ldi	@1, high(@3)
                                 	ldi	@0,byte3(@3)
                                 	.endmacro
                                 .macro	LDI2
                                 	ldi	@1,  low(@2)
                                 	ldi	@0, high(@2)
                                 	.endmacro
                                 
                                 .macro	LDS4			; load direct from SRAM
                                 	lds	@3,@4
                                 	lds	@2,@4+1
                                 	lds	@1,@4+2
                                 	lds	@0,@4+3
                                 	.endmacro
                                 .macro	LDS3
                                 	lds	@2,@3
                                 	lds	@1,@3+1
                                 	lds	@0,@3+2
                                 	.endmacro
                                 .macro	LDS2
                                 	lds	@1,@2
                                 	lds	@0,@2+1
                                 	.endmacro
                                 
                                 .macro	STS4			; store direct to SRAM
                                 	sts	@0+0,@4
                                 	sts	@0+1,@3
                                 	sts	@0+2,@2
                                 	sts	@0+3,@1
                                 	.endmacro
                                 .macro	STS3
                                 	sts	@0+0,@3
                                 	sts	@0+1,@2
                                 	sts	@0+2,@1
                                 	.endmacro
                                 .macro	STS2
                                 	sts	@0+0,@2
                                 	sts	@0+1,@1
                                 	.endmacro
                                 
                                 .macro	STDZ4	; d, r3,r2,r1,r0
                                 	std	z+@0+0,@4
                                 	std	z+@0+1,@3
                                 	std	z+@0+2,@2
                                 	std	z+@0+3,@1
                                 	.endmacro
                                 .macro	STDZ3	; d, r2,r1,r0
                                 	std	z+@0+0,@3
                                 	std	z+@0+1,@2
                                 	std	z+@0+2,@1
                                 	.endmacro
                                 .macro	STDZ2	; d, r1,r0
                                 	std	z+@0+0,@2
                                 	std	z+@0+1,@1
                                 	.endmacro
                                 	
                                 .macro	LPM4			; load program memory
                                 	lpm
                                 	mov	@3,r0
                                 	adiw	zl,1
                                 	lpm
                                 	mov	@2,r0
                                 	adiw	zl,1
                                 	lpm
                                 	mov	@1,r0
                                 	adiw	zl,1
                                 	lpm
                                 	mov	@0,r0
                                 	adiw	zl,1
                                 	.endmacro
                                 .macro	LPM3
                                 	lpm
                                 	mov	@2,r0
                                 	adiw	zl,1
                                 	lpm
                                 	mov	@1,r0
                                 	adiw	zl,1
                                 	lpm
                                 	mov	@0,r0
                                 	adiw	zl,1
                                 	.endmacro
                                 .macro	LPM2
                                 	lpm
                                 	mov	@1,r0
                                 	adiw	zl,1
                                 	lpm
                                 	mov	@0,r0
                                 	adiw	zl,1
                                 	.endmacro
                                 .macro	LPM1
                                 	lpm
                                 	mov	@0,r0
                                 	adiw	zl,1
                                 	.endmacro
                                 
                                 .macro	MOV4			; move between registers
                                 	mov	@3,@7
                                 	mov	@2,@6
                                 	mov	@1,@5
                                 	mov	@0,@4
                                 	.endmacro
                                 .macro	MOV3
                                 	mov	@2,@5
                                 	mov	@1,@4
                                 	mov	@0,@3
                                 	.endmacro
                                 .macro	MOV2
                                 	mov	@1,@3
                                 	mov	@0,@2
                                 	.endmacro
                                 
                                 .macro	ADD4			; add
                                 	add	@3,@7
                                 	adc	@2,@6
                                 	adc	@1,@5
                                 	adc	@0,@4
                                 	.endmacro
                                 .macro	ADD3
                                 	add	@2,@5
                                 	adc	@1,@4
                                 	adc	@0,@3
                                 	.endmacro
                                 .macro	ADD2
                                 	add	@1,@3
                                 	adc	@0,@2
                                 	.endmacro
                                 
                                 .macro	SUB4			; subtract
                                 	sub	@3,@7
                                 	sbc	@2,@6
                                 	sbc	@1,@5
                                 	sbc	@0,@4
                                 	.endmacro
                                 .macro	SUB3
                                 	sub	@2,@5
                                 	sbc	@1,@4
                                 	sbc	@0,@3
                                 	.endmacro
                                 .macro	SUB2
                                 	sub	@1,@3
                                 	sbc	@0,@2
                                 	.endmacro
                                 	
                                 .macro	CP4			; compare
                                 	cp	@3,@7
                                 	cpc	@2,@6
                                 	cpc	@1,@5
                                 	cpc	@0,@4
                                 	.endmacro
                                 .macro	CP3
                                 	cp	@2,@5
                                 	cpc	@1,@4
                                 	cpc	@0,@3
                                 	.endmacro
                                 .macro	CP2
                                 	cp	@1,@3
                                 	cpc	@0,@2
                                 	.endmacro
                                 
                                 .macro	TST4			; test
                                 	clr	w
                                 	cp	@3,w
                                 	cpc	@2,w
                                 	cpc	@1,w
                                 	cpc	@0,w
                                 	.endmacro
                                 .macro	TST3
                                 	clr	w
                                 	cp	@2,w
                                 	cpc	@1,w
                                 	cpc	@0,w
                                 	.endmacro
                                 .macro	TST2
                                 	clr	w
                                 	cp	@1,w
                                 	cpc	@0,w
                                 	.endmacro
                                 
                                 .macro	ADDI4			; add immediate
                                 	subi	@3,  low(-@4)
                                 	sbci	@2, high(-@4)
                                 	sbci	@1,byte3(-@4)
                                 	sbci	@0,byte4(-@4)
                                 	.endmacro
                                 .macro	ADDI3
                                 	subi	@2,  low(-@3)
                                 	sbci	@1, high(-@3)
                                 	sbci	@0,byte3(-@3)
                                 	.endmacro
                                 .macro	ADDI2
                                 	subi	@1,  low(-@2)
                                 	sbci	@0, high(-@2)
                                 	.endmacro
                                 	
                                 .macro	SUBI4			; subtract immediate
                                 	subi	@3,  low(@4)
                                 	sbci	@2, high(@4)
                                 	sbci	@1,byte3(@4)
                                 	sbci	@0,byte4(@4)
                                 	.endmacro
                                 .macro	SUBI3
                                 	subi	@2,  low(@3)
                                 	sbci	@1, high(@3)
                                 	sbci	@0,byte3(@3)
                                 	.endmacro
                                 .macro	SUBI2
                                 	subi	@1,  low(@2)
                                 	sbci	@0, high(@2)
                                 	.endmacro
                                 
                                 .macro	LSL5			; logical shift left
                                 	lsl	@4
                                 	rol	@3
                                 	rol	@2
                                 	rol	@1
                                 	rol	@0
                                 	.endmacro
                                 .macro	LSL4
                                 	lsl	@3
                                 	rol	@2
                                 	rol	@1
                                 	rol	@0
                                 	.endmacro
                                 .macro	LSL3
                                 	lsl	@2
                                 	rol	@1
                                 	rol	@0
                                 	.endmacro
                                 .macro	LSL2
                                 	lsl	@1
                                 	rol	@0
                                 	.endmacro
                                 	
                                 .macro	LSR4			; logical shift right
                                 	lsr	@0
                                 	ror	@1
                                 	ror	@2
                                 	ror	@3
                                 	.endmacro
                                 .macro	LSR3
                                 	lsr	@0
                                 	ror	@1
                                 	ror	@2
                                 	.endmacro
                                 .macro	LSR2
                                 	lsr	@0
                                 	ror	@1
                                 	.endmacro
                                 
                                 .macro	ASR4			; arithmetic shift right
                                 	asr	@0
                                 	ror	@1
                                 	ror	@2
                                 	ror	@3
                                 	.endmacro
                                 .macro	ASR3
                                 	asr	@0
                                 	ror	@1
                                 	ror	@2
                                 	.endmacro
                                 .macro	ASR2
                                 	asr	@0
                                 	ror	@1
                                 	.endmacro
                                 
                                 .macro	ROL8			; rotate left through carry
                                 	rol	@7
                                 	rol	@6
                                 	rol	@5
                                 	rol	@4
                                 	rol	@3
                                 	rol	@2
                                 	rol	@1
                                 	rol	@0
                                 	.endmacro
                                 .macro	ROL7
                                 	rol	@6
                                 	rol	@5
                                 	rol	@4
                                 	rol	@3
                                 	rol	@2
                                 	rol	@1
                                 	rol	@0
                                 	.endmacro
                                 .macro	ROL6
                                 	rol	@5
                                 	rol	@4
                                 	rol	@3
                                 	rol	@2
                                 	rol	@1
                                 	rol	@0
                                 	.endmacro
                                 .macro	ROL5
                                 	rol	@4
                                 	rol	@3
                                 	rol	@2
                                 	rol	@1
                                 	rol	@0
                                 	.endmacro
                                 .macro	ROL4
                                 	rol	@3
                                 	rol	@2
                                 	rol	@1
                                 	rol	@0
                                 	.endmacro
                                 .macro	ROL3
                                 	rol	@2
                                 	rol	@1
                                 	rol	@0
                                 	.endmacro
                                 .macro	ROL2
                                 	rol	@1
                                 	rol	@0
                                 	.endmacro
                                 
                                 .macro	ROR8			; rotate right through carry
                                 	ror	@0
                                 	ror	@1
                                 	ror	@2
                                 	ror	@3
                                 	ror	@4
                                 	ror	@5
                                 	ror	@6
                                 	ror	@7
                                 	.endmacro
                                 .macro	ROR7
                                 	ror	@0
                                 	ror	@1
                                 	ror	@2
                                 	ror	@3
                                 	ror	@4
                                 	ror	@5
                                 	ror	@6
                                 	.endmacro
                                 .macro	ROR6
                                 	ror	@0
                                 	ror	@1
                                 	ror	@2
                                 	ror	@3
                                 	ror	@4
                                 	ror	@5
                                 	.endmacro
                                 .macro	ROR5
                                 	ror	@0
                                 	ror	@1
                                 	ror	@2
                                 	ror	@3
                                 	ror	@4
                                 	.endmacro	
                                 .macro	ROR4
                                 	ror	@0
                                 	ror	@1
                                 	ror	@2
                                 	ror	@3
                                 	.endmacro
                                 .macro	ROR3
                                 	ror	@0
                                 	ror	@1
                                 	ror	@2
                                 	.endmacro
                                 .macro	ROR2
                                 	ror	@0
                                 	ror	@1
                                 	.endmacro
                                 
                                 .macro	PUSH2
                                 	push	@0
                                 	push	@1
                                 	.endmacro	
                                 .macro	POP2
                                 	pop	@1
                                 	pop	@0
                                 	.endmacro
                                 
                                 .macro	PUSH3
                                 	push	@0
                                 	push	@1
                                 	push	@2
                                 	.endmacro	
                                 .macro	POP3
                                 	pop	@2
                                 	pop	@1
                                 	pop	@0
                                 	.endmacro
                                 	
                                 .macro	PUSH4
                                 	push	@0
                                 	push	@1
                                 	push	@2
                                 	push	@3
                                 	.endmacro	
                                 .macro	POP4
                                 	pop	@3
                                 	pop	@2
                                 	pop	@1
                                 	pop	@0
                                 	.endmacro	
                                 	
                                 .macro	PUSH5
                                 	pop	@0
                                 	pop	@1
                                 	pop	@2
                                 	pop	@3
                                 	pop	@4
                                 	.endmacro	
                                 .macro	POP5
                                 	pop	@4
                                 	pop	@3
                                 	pop	@2
                                 	pop	@1
                                 	pop	@0
                                 	.endmacro	
                                 
                                 ; --- SRAM operations ---
                                 .macro	INCS4	; sram		; increment SRAM 4-byte variable
                                 	lds	w,@0
                                 	inc	w
                                 	sts	@0,w
                                 	brne	end
                                 	lds	w,@0+1
                                 	inc	w
                                 	sts	@0+1,w
                                 	brne	end
                                 	lds	w,@0+2
                                 	inc	w
                                 	sts	@0+2,w
                                 	brne	end
                                 	lds	w,@0+3
                                 	inc	w
                                 	sts	@0+3,w
                                 end:	
                                 	.endmacro
                                 
                                 .macro	INCS3	; sram		; increment SRAM 3-byte variable
                                 	lds	w,@0
                                 	inc	w
                                 	sts	@0,w
                                 	brne	end
                                 	lds	w,@0+1
                                 	inc	w
                                 	sts	@0+1,w
                                 	brne	end
                                 	lds	w,@0+2
                                 	inc	w
                                 	sts	@0+2,w
                                 end:	
                                 	.endmacro
                                 
                                 .macro	INCS2	; sram		; increment SRAM 2-byte variable
                                 	lds	w,@0
                                 	inc	w
                                 	sts	@0,w
                                 	brne	end
                                 	lds	w,@0+1
                                 	inc	w
                                 	sts	@0+1,w
                                 end:	
                                 	.endmacro
                                 
                                 .macro	INCS	; sram		; increment SRAM 1-byte variable
                                 	lds	w,@0
                                 	inc	w
                                 	sts	@0,w
                                 	.endmacro
                                 
                                 .macro	DECS4	; sram		; decrement SRAM 4-byte variable
                                 	ldi	w,1
                                 	lds	u,@0
                                 	sub	u,w
                                 	sts	@0,u
                                 	clr	w
                                 	lds	u,@0+1
                                 	sbc	u,w
                                 	sts	@0+1,u
                                 	lds	u,@0+2
                                 	sbc	u,w
                                 	sts	@0+2,u
                                 	lds	u,@0+3
                                 	sbc	u,w
                                 	sts	@0+3,u
                                 	.endmacro
                                 .macro	DECS3	; sram		; decrement SRAM 3-byte variable
                                 	ldi	w,1
                                 	lds	u,@0
                                 	sub	u,w
                                 	sts	@0,u
                                 	clr	w
                                 	lds	u,@0+1
                                 	sbc	u,w
                                 	sts	@0+1,u
                                 	lds	u,@0+2
                                 	sbc	u,w
                                 	sts	@0+2,u
                                 	.endmacro
                                 .macro	DECS2	; sram		; decrement SRAM 2-byte variable
                                 	ldi	w,1
                                 	lds	u,@0
                                 	sub	u,w
                                 	sts	@0,u
                                 	clr	w
                                 	lds	u,@0+1
                                 	sbc	u,w
                                 	sts	@0+1,u
                                 	.endmacro
                                 .macro	DECS	; sram		; decrement
                                 	lds	w,@0
                                 	dec	w
                                 	sts	@0,w
                                 	.endmacro
                                 
                                 .macro	MOVS4	; addr0,addr1	; [addr0] <-- [addr1]
                                 	lds	w,@1
                                 	sts	@0,w
                                 	lds	w,@1+1
                                 	sts	@0+1,w
                                 	lds	w,@1+2
                                 	sts	@0+2,w
                                 	lds	w,@3+1
                                 	sts	@0+3,w	
                                 	.endmacro
                                 .macro	MOVS3	; addr0,addr1	; [addr0] <-- [addr1]
                                 	lds	w,@1
                                 	sts	@0,w
                                 	lds	w,@1+1
                                 	sts	@0+1,w
                                 	lds	w,@1+2
                                 	sts	@0+2,w
                                 	.endmacro
                                 .macro	MOVS2	; addr0,addr1	; [addr0] <-- [addr1]
                                 	lds	w,@1
                                 	sts	@0,w
                                 	lds	w,@1+1
                                 	sts	@0+1,w
                                 	.endmacro
                                 .macro	MOVS	; addr0,addr1	; [addr0] <-- [addr1]
                                 	lds	w,@1
                                 	sts	@0,w
                                 	.endmacro
                                 
                                 .macro	SEXT	; reg1,reg0	; sign extend
                                 	clr	@0
                                 	sbrc	@1,7
                                 	dec	@0
                                 	.endmacro
                                 
                                 ; =======================================
                                 ;	Jump/Call with constant arguments
                                 ; =======================================
                                 	
                                 ; --- calls with arguments a,b,XYZ ---
                                 .macro	CX	; subroutine,x
                                 	ldi	xl, low(@1)
                                 	ldi	xh,high(@1)
                                 	rcall	@0
                                 	.endmacro
                                 .macro	CXY	; subroutine,x,y
                                 	ldi	xl, low(@1)
                                 	ldi	xh,high(@1)
                                 	ldi	yl, low(@2)
                                 	ldi	yh,high(@2)	
                                 	rcall	@0
                                 	.endmacro		
                                 .macro	CXZ	; subroutine,x,z
                                 	ldi	xl, low(@1)
                                 	ldi	xh,high(@1)
                                 	ldi	zl, low(@2)
                                 	ldi	zh,high(@2)	
                                 	rcall	@0
                                 	.endmacro		
                                 .macro	CXYZ	; subroutine,x,y,z
                                 	ldi	xl, low(@1)
                                 	ldi	xh,high(@1)
                                 	ldi	yl, low(@2)
                                 	ldi	yh,high(@2)
                                 	ldi	zl, low(@3)
                                 	ldi	zh,high(@3)		
                                 	rcall	@0
                                 	.endmacro
                                 .macro	CW	; subroutine,w
                                 	ldi	w, @1
                                 	rcall	@0
                                 	.endmacro
                                 .macro	CA	; subroutine,a
                                 	ldi	a0, @1
                                 	rcall	@0
                                 	.endmacro
                                 .macro	CAB	; subroutine,a,b
                                 	ldi	a0, @1
                                 	ldi	b0, @2
                                 	rcall	@0
                                 	.endmacro
                                 
                                 ; --- jump with arguments w,a,b ---
                                 .macro	JW	; subroutine,w
                                 	ldi	w, @1
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	JA	; subroutine,a
                                 	ldi	a0, @1
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	JAB	; subroutine,a,b
                                 	ldi	a0, @1
                                 	ldi	b0, @2
                                 	rjmp	@0
                                 	.endmacro
                                 .list
                                 
                                 
                                 .include "m128def.inc"
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega128.xml ***********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m128def.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega128
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega128
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M128DEF_INC_
                                 #endif  /* _M128DEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 	; === definitions ===
                                 .equ	KPDD = DDRD
                                 .equ	KPDO = PORTD
                                 .equ	KPDI = PIND
                                 
                                 .equ	KPD_DELAY = 30	; msec, debouncing keys of keypad
                                 
                                 .def	wr0 = r2		; detected row in hex
                                 .def	wr1 = r1		; detected column in hex
                                 .def	mask = r14		; row mask indicating which row has been detected in bin
                                 .def	wr2 = r15		; semaphore: must enter LCD display routine, unary: 0 or other
                                 
                                 	; === interrupt vector table ===
                                 .org 0
000000 940c 05c5                 	jmp reset
000002 940c 0022                 	jmp	isr_ext_int0	; external interrupt INT0
000004 940c 0027                 	jmp	isr_ext_int1	; external interrupt INT1
000006 940c 002c                 	jmp isr_ext_int2
000008 940c 0031                 	jmp isr_ext_int3
                                 
                                 .org OVF0addr
000020 940c 00fd                 	jmp overflow0
                                 
                                 	; === interrupt service routines ===
                                 
                                 isr_ext_int0:
000022 e001
000023 2e10                      	_LDI	wr1, 0x01		; detect row 1
000024 e001
000025 2ee0                      	_LDI	mask, 0b00000001
000026 c00f                      	rjmp	column_detect
                                 
                                 isr_ext_int1:
000027 e002
000028 2e10                      	_LDI	wr1, 0x02		; detect row 2
000029 e002
00002a 2ee0                      	_LDI	mask, 0b00000010
00002b c00a                      	rjmp	column_detect
                                 
                                 isr_ext_int2:		
00002c e004
00002d 2e10                      	_LDI	wr1, 0x04		; detect row 3 (LSB 0100)
00002e e004
00002f 2ee0                      	_LDI	mask, 0b00000100
000030 c005                      	rjmp	column_detect
                                 
                                 isr_ext_int3:
000031 e008
000032 2e10                      	_LDI	wr1, 0x08		; detect row 4 (LSB 1000)
000033 e008
000034 2ee0                      	_LDI	mask, 0b00001000
000035 c000                      	rjmp	column_detect
                                 
                                 
                                 column_detect:
000036 ef0f
000037 bb02                          OUTI    KPDO,0xff       ; bit4-7 driven high
                                 col7: ; X2: 369#
000038 e10e
000039 2e30
00003a e001
00003b 930f
00003c 923f
00003d e300
00003e 2e30
00003f e006
000040 943a
000041 f7f1
000042 943a
000043 950a
000044 f7d9
000045 903f
000046 910f
000047 943a
000048 f791
000049 950a
00004a f781                      	WAIT_MS KPD_DELAY
00004b e70f
00004c bb02                      	OUTI KPDO,0x7f ; check column 7
00004d e10e
00004e 2e30
00004f e001
000050 930f
000051 923f
000052 e300
000053 2e30
000054 e006
000055 943a
000056 f7f1
000057 943a
000058 950a
000059 f7d9
00005a 903f
00005b 910f
00005c 943a
00005d f791
00005e 950a
00005f f781                      	WAIT_MS KPD_DELAY
000060 b300                      	in w,KPDI
000061 210e                      	and w,mask
000062 2300                      	tst w
000063 f419                      	brne col6
000064 e400
000065 2e20                      	_LDI wr0,0x40 ; (MSB 0100)
000066 c08c                      	rjmp isr_return
                                 
                                 col6: ; X1: ABCD
000067 e10e
000068 2e30
000069 e001
00006a 930f
00006b 923f
00006c e300
00006d 2e30
00006e e006
00006f 943a
000070 f7f1
000071 943a
000072 950a
000073 f7d9
000074 903f
000075 910f
000076 943a
000077 f791
000078 950a
000079 f781                      	WAIT_MS KPD_DELAY
00007a eb0f
00007b bb02                      	OUTI KPDO,0xbf ; check column 6
00007c e10e
00007d 2e30
00007e e001
00007f 930f
000080 923f
000081 e300
000082 2e30
000083 e006
000084 943a
000085 f7f1
000086 943a
000087 950a
000088 f7d9
000089 903f
00008a 910f
00008b 943a
00008c f791
00008d 950a
00008e f781                      	WAIT_MS KPD_DELAY
00008f b300                      	in w,KPDI
000090 210e                      	and w,mask
000091 2300                      	tst w
000092 f419                      	brne col5
000093 e800
000094 2e20                      	_LDI wr0,0x80 ; (MSB 1000)
000095 c05d                      	rjmp isr_return
                                 
                                 col5: ; X3: 2580
000096 e10e
000097 2e30
000098 e001
000099 930f
00009a 923f
00009b e300
00009c 2e30
00009d e006
00009e 943a
00009f f7f1
0000a0 943a
0000a1 950a
0000a2 f7d9
0000a3 903f
0000a4 910f
0000a5 943a
0000a6 f791
0000a7 950a
0000a8 f781                      	WAIT_MS KPD_DELAY
0000a9 ed0f
0000aa bb02                      	OUTI KPDO,0xdf ; check column 5
0000ab e10e
0000ac 2e30
0000ad e001
0000ae 930f
0000af 923f
0000b0 e300
0000b1 2e30
0000b2 e006
0000b3 943a
0000b4 f7f1
0000b5 943a
0000b6 950a
0000b7 f7d9
0000b8 903f
0000b9 910f
0000ba 943a
0000bb f791
0000bc 950a
0000bd f781                      	WAIT_MS KPD_DELAY
0000be b300                      	in w,KPDI
0000bf 210e                      	and w,mask
0000c0 2300                      	tst w
0000c1 f419                      	brne col4
0000c2 e200
0000c3 2e20                      	_LDI wr0,0x20
0000c4 c02e                      	rjmp isr_return
                                 
                                 col4: ; X4: 147*
0000c5 e10e
0000c6 2e30
0000c7 e001
0000c8 930f
0000c9 923f
0000ca e300
0000cb 2e30
0000cc e006
0000cd 943a
0000ce f7f1
0000cf 943a
0000d0 950a
0000d1 f7d9
0000d2 903f
0000d3 910f
0000d4 943a
0000d5 f791
0000d6 950a
0000d7 f781                      	WAIT_MS KPD_DELAY
0000d8 ee0f
0000d9 bb02                      	OUTI KPDO,0xef ; check column 4
0000da e10e
0000db 2e30
0000dc e001
0000dd 930f
0000de 923f
0000df e300
0000e0 2e30
0000e1 e006
0000e2 943a
0000e3 f7f1
0000e4 943a
0000e5 950a
0000e6 f7d9
0000e7 903f
0000e8 910f
0000e9 943a
0000ea f791
0000eb 950a
0000ec f781                      	WAIT_MS KPD_DELAY
0000ed b300                      	in w,KPDI
0000ee 210e                      	and w,mask
0000ef 2300                      	tst w
0000f0 f411                      	brne isr_return
0000f1 e100
0000f2 2e20                      	_LDI wr0,0x10
                                  
                                 isr_return:
0000f3 e01a                      	ldi _w,10 ; sound feedback of key pressed acknowledge
                                 beep01:    
0000f4 ef0f
0000f5 2ef0                          _LDI    wr2,0xff
0000f6 e525                      	ldi a0, re2
0000f7 e16e                      	ldi b0, 30 ; 2.5ms*30=75ms
0000f8 940e 0510                 	call sound
0000fa e00f
0000fb bb02                      	OUTI	KPDO,0x0f
0000fc 9518                          reti
                                 
                                 overflow0:
0000fd e000
0000fe bf07                      	OUTI TIMSK, (0<<TOIE0)  ; timer0 overflow interrupt disable
0000ff 9518                      	reti
                                 
                                 .include "kpd4x4bis.asm"
                                 
                                 ; === initialization and configuration ===
                                 
                                 reset_kpd:	
000100 ef00
000101 bb01                      	OUTI	KPDD,0xf0		; bit0-3 pull-up and bits4-7 driven low
000102 e00f
000103 bb02                      	OUTI	KPDO,0x0f		;>(needs the two lines)
000104 ef0f
000105 bb07                      	OUTI	DDRB,0xff		; turn on LEDs
000106 e00f
000107 bf09                      	OUTI	EIMSK,0x0f		; enable INT0-INT3
000108 e000
000109 bf0a                      	OUTI	EICRB,0b0		;>at low level
                                 	
                                 
00010a 2422                      	clr		wr0
00010b 2411                      	clr		wr1
00010c 24ff                      	clr		wr2
                                 
00010d 2733                      	clr		a1				
00010e 2744                      	clr		a2
00010f 2755                      	clr		a3
000110 2777                      	clr		b1
000111 2788                      	clr		b2
000112 2799                      	clr		b3
                                 
000113 9478                      	sei
000114 940c 0116                 	jmp	main_kpd				; not useful in this case, kept for modularity
                                 
                                 	; === main program ===
                                 main_kpd:
                                 
000116 20ff                      	tst		wr2				; check flag/semaphore
000117 f3f1                      	breq	main_kpd			; branch to main as long as no key pressed
000118 24ff                      	clr		wr2				; clear wr2 to avoid detecting key pressed once back at beginning of main
                                 
000119 2722                      	clr		a0
00011a 0d21                      	add		a0, wr1			; col
00011b 0d22                      	add		a0, wr0			; row
00011c 2766                      	clr b0 ; used to compute offset to LUT
                                 	; offset due to low nibble (row)
00011d 2e82                      	mov c0, a0
                                 
00011e fd21                      	sbrc a0, 1
00011f 5f6c                      	subi b0, -4
000120 fd22                      	sbrc a0, 2
000121 5f68                      	subi b0, -8
000122 fd23                      	sbrc a0, 3
000123 5f64                      	subi b0, -12
                                 	; offset due to high nibble (col)
000124 fd25                      	sbrc a0, 5
000125 5f6f                      	subi b0, -1
000126 fd26                      	sbrc a0, 6
000127 5f6e                      	subi b0, -2
000128 fd27                      	sbrc a0, 7
000129 5f6d                      	subi b0, -3
                                 
00012a 2fe6                      	mov zl, b0
00012b 27ff                      	clr zh
00012c 50e8                      	subi zl, low(-2*KeySet01)
00012d 4ffd                      	sbci zh, high(-2*KeySet01)
00012e 95c8                      	lpm
00012f 2d60                      	mov b0, r0
000130 9508                      	ret
                                 .include "lcd.asm"
                                 
                                 ; purpose  LCD HD44780U library
                                 ; ATmega 128 and Atmel Studio 7.0 compliant
                                 
                                 ; === definitions ===
                                 .equ	LCD_IR	= 0x8000	; address LCD instruction reg
                                 .equ	LCD_DR	= 0xc000	; address LCD data register
                                 
                                 ; === subroutines ===
                                 LCD_wr_ir:
                                 ; in	w (byte to write to LCD IR)
000131 9030 8000                 	lds	u, LCD_IR		; read IR to check busy flag  (bit7)
000133 fc37
000134 cffc                      	JB1	u,7,LCD_wr_ir	; Jump if Bit=1 (still busy)
000135 d003                      	rcall	lcd_4us		; delay to increment DRAM addr counter
000136 9300 8000                 	sts	LCD_IR, w		; store w in IR
000138 9508                      	ret
                                 	
                                 lcd_4us:
000139 d000                      	rcall	lcd_2us		; recursive call		
                                 lcd_2us:
00013a 0000                      	nop					; rcall(3) + nop(1) + ret(4) = 8 cycles (2us)
00013b 9508                      	ret
                                 
                                 LCD:
                                 LCD_putc:
00013c 302d
00013d f179                      	JK	a0,CR,LCD_cr	; Jump if a0=CR
00013e 302a
00013f f1b9                      	JK	a0,LF,LCD_lf	; Jump if a0=LF
                                 LCD_wr_dr:
                                 ; in	a0 (byte to write to LCD DR)
000140 9100 8000                 	lds	w, LCD_IR		; read IR to check busy flag  (bit7)
000142 fd07
000143 cffc                      	JB1	w,7,LCD_wr_dr	; Jump if Bit=1 (still busy)
000144 dff4                      	rcall	lcd_4us		; delay to increment DRAM addr counter
000145 9320 c000                 	sts	LCD_DR, a0		; store a0 in DR
000147 9508                      	ret	
                                 	
000148 e001
000149 cfe7                      LCD_clear:		JW	LCD_wr_ir, 0b00000001		; clear display
00014a e002
00014b cfe5                      LCD_home:		JW	LCD_wr_ir, 0b00000010		; return home
00014c e100
00014d cfe3                      LCD_cursor_left:	JW	LCD_wr_ir, 0b00010000	; move cursor to left
00014e e104
00014f cfe1                      LCD_cursor_right:	JW	LCD_wr_ir, 0b00010100	; move cursor to right
000150 e108
000151 cfdf                      LCD_display_left:	JW	LCD_wr_ir, 0b00011000	; shifts display to left
000152 e10c
000153 cfdd                      LCD_display_right:	JW	LCD_wr_ir, 0b00011100	; shifts display to right
000154 e00d
000155 cfdb                      LCD_blink_on:		JW	LCD_wr_ir, 0b00001101	; Display=1,Cursor=0,Blink=1
000156 e00c
000157 cfd9                      LCD_blink_off:		JW	LCD_wr_ir, 0b00001100	; Display=1,Cursor=0,Blink=0
000158 e00e
000159 cfd7                      LCD_cursor_on:		JW	LCD_wr_ir, 0b00001110	; Display=1,Cursor=1,Blink=0
00015a e00c
00015b cfd5                      LCD_cursor_off:		JW	LCD_wr_ir, 0b00001100	; Display=1,Cursor=0,Blink=0
00015c e00f
00015d cfd3                      LCD_cursorblink: 	JW	LCD_wr_ir, 0b00001111	; Display=1,Cursor=1,Blink=1	
                                 LCD_init:
00015e b705                      	in	w,MCUCR					; enable access to ext. SRAM
00015f 6c00                      	sbr	w,(1<<SRE)+(1<<SRW10)
000160 bf05                      	out	MCUCR,w
000161 e001
000162 dfce                      	CW	LCD_wr_ir, 0b00000001	; clear display
000163 e006
000164 dfcc                      	CW	LCD_wr_ir, 0b00000110	; entry mode set (Inc=1, Shift=0)
000165 e00c
000166 dfca                      	CW	LCD_wr_ir, 0b00001100	; Display=1,Cursor=0,Blink=0	
000167 e308
000168 dfc8                      	CW	LCD_wr_ir, 0b00111000	; 8bits=1, 2lines=1, 5x8dots=0
000169 9508                      	ret
                                 
                                 LCD_pos:
                                 ; in	a0 = position (0x00..0x0f first line, 0x40..0x4f second line)
00016a 2f02                      	mov	w,a0
00016b 6800                      	ori	w,0b10000000
00016c cfc4                      	rjmp	LCD_wr_ir
                                 
                                 LCD_cr:
                                 ; moving the cursor to the beginning of the line (carriage return)
00016d 9100 8000                 	lds	w, LCD_IR			; read IR to check busy flag  (bit7)
00016f fd07
000170 cffc                      	JB1	w,7,LCD_cr			; Jump if Bit=1 (still busy)
000171 7400                      	andi	w,0b01000000	; keep bit6 (begin of line 1/2)
000172 6800                      	ori	w,0b10000000		; write address command
000173 dfc5                      	rcall	lcd_4us			; delay to increment DRAM addr counter
000174 9300 8000                 	sts	LCD_IR,w			; store in IR
000176 9508                      	ret
                                 
                                 LCD_lf:
                                 ; moving the cursor to the beginning of the line 2 (line feed)
000177 932f                      	push	a0				; safeguard a0
000178 e420                      	ldi	a0,$40				; load position $40 (begin of line 2)
000179 dff0                      	rcall	LCD_pos			; set cursor position
00017a 912f                      	pop	a0					; restore a0
                                 .include "string.asm"
00017b 9508                      
                                 ; AssemblerApplication1.asm
                                 ;
                                 ; Created: 30/04/2024 10:34:37
                                 ; Author : renuka
                                 ; File containing all strings to 
                                 ; print on LCD screen
                                 
                                 
                                 .cseg
                                 ;.org 
                                 ; Keypad LUT
                                 KeySet01:
00017c 3231
00017d 4133
00017e 3534
00017f 4236
000180 3837
000181 4339
000182 302a
000183 4423
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(14): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(112): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000184 0000                      .db "123A456B789C*0#D", 0 
                                 
                                 ; Menu of game
                                 str0:
000185 4557
000186 434c
000187 4d4f
000188 2045
000189 4f54
00018a 0020                      .db "WELCOME TO ", 0
                                 str1:
00018b 434d
00018c 2055
00018d 4150
00018e 5452
00018f 0059                      .db "MCU PARTY", 0
                                 str2:
000190 2e41
000191 5020
000192 414c
000193 2059
000194 4147
000195 454d
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(22): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(112): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000196 0000                      .db "A. PLAY GAME", 0
                                 str3:
000197 2e42
000198 4f20
000199 4550
00019a 204e
00019b 4153
00019c 4546
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(24): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(112): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00019d 0000                      .db "B. OPEN SAFE", 0
                                 
                                 ; general
                                 strwelcome:
00019e 6557
00019f 636c
0001a0 6d6f
0001a1 2065
0001a2 6f74
0001a3 7420
0001a4 6568
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(28): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(112): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0001a5 0000                      .db "Welcome to the",0
                                 
                                 strivia:
0001a6 7274
0001a7 7669
0001a8 6169
0001a9 6720
0001aa 6d61
0001ab 2065
0001ac 293a
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(31): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(112): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0001ad 0000                      .db "trivia game :)",0
                                 
                                 strlava:
0001ae 6f62
0001af 7261
0001b0 2064
0001b1 7369
0001b2 6c20
0001b3 7661
0001b4 2061
0001b5 293a
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(34): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(112): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0001b6 0000                      .db "board is lava :)",0
                                 
                                 strcorrect:
0001b7 6f43
0001b8 7272
0001b9 6365
0001ba 2174
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(37): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(112): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0001bb 0000                      .db "Correct!",0
                                 
                                 strfalse:
0001bc 6146
0001bd 736c
0001be 2165
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(40): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(112): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0001bf 0000                      .db "False!",0
                                 
                                 strivia2:
0001c0 6e41
0001c1 7773
0001c2 7265
0001c3 3520
0001c4 312f
0001c5 2030
0001c6 6f63
0001c7 002d                      .db "Answer 5/10 co-",0
                                 
                                 strivia3:
0001c8 7272
0001c9 6365
0001ca 6c74
0001cb 2079
0001cc 6f74
0001cd 7720
0001ce 6e69
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(46): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(112): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0001cf 0000                      .db "rrectly to win",0
                                 
                                 strlava2:
0001d0 6957
0001d1 206e
0001d2 2f32
0001d3 2033
0001d4 6f74
0001d5 7720
0001d6 6e69
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(49): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(112): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0001d7 0000                      .db "Win 2/3 to win",0
                                 
                                 strclue1a:
0001d8 7331
0001d9 2074
0001da 6c63
0001db 6575
0001dc 003a                      .db "1st clue:",0
                                 
                                 strclue1b:
0001dd 4e53
0001de 574f
0001df 5720
0001e0 4948
0001e1 4554
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(55): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(112): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0001e2 0000                      .db "SNOW WHITE",0
                                 
                                 strwin1:
0001e3 4f43
0001e4 474e
0001e5 4152
0001e6 5554
0001e7 414c
0001e8 4954
0001e9 4e4f
0001ea 0053                      .db "CONGRATULATIONS",0
                                 
                                 strwin2:
0001eb 4f59
0001ec 2055
0001ed 4957
0001ee 004e                      .db "YOU WIN",0
                                 
                                 strlose1:
0001ef 4f59
0001f0 2055
0001f1 4f4c
0001f2 4553
0001f3 002c                      .db "YOU LOSE,",0
                                 
                                 strlose2:
0001f4 5254
0001f5 2059
0001f6 4741
0001f7 4941
0001f8 004e                      .db "TRY AGAIN",0
                                 
                                 ; Choose games
                                 str4:
0001f9 2e41
0001fa 5420
0001fb 4952
0001fc 4956
0001fd 2041
0001fe 5551
0001ff 5a49
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(71): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(112): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000200 0000                      .db "A. TRIVIA QUIZ", 0
                                 str5:
000201 2e42
000202 4c20
000203 5641
000204 2041
000205 4f42
000206 5241
000207 0044                      .db "B. LAVA BOARD", 0
                                 
                                 ; Open safe
                                 str6:
000208 4e45
000209 4554
00020a 2052
00020b 4150
00020c 5353
00020d 4f43
00020e 4544
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(77): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(112): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00020f 0000                      .db "ENTER PASSCODE", 0
                                 str7:
000210 4e49
000211 4f43
000212 5252
000213 4345
000214 2054
000215 4150
000216 5353
000217 4f43
000218 4544
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(79): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(112): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000219 0000                      .db "INCORRECT PASSCODE", 0
                                 str8:
00021a 4f43
00021b 474e
00021c 4152
00021d 5554
00021e 414c
00021f 4954
000220 4e4f
000221 2c53
000222 0020                      .db "CONGRATULATIONS, ", 0
                                 str9:
000223 4f59
000224 2055
000225 4957
000226 204e
000227 4854
000228 5349
000229 4720
00022a 4d41
00022b 2045
00022c 0021                      .db "YOU WIN THIS GAME !", 0
                                 str10:
00022d 4854
00022e 4e41
00022f 534b
000230 4620
000231 524f
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(85): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(112): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000232 0000                      .db "THANKS FOR", 0
                                 str11:
000233 4c50
000234 5941
000235 4e49
000236 2147
000237 3a20
000238 0044                      .db "PLAYING! :D", 0
                                 
                                 ; Quiz trivia
                                 ; Question 1
                                 striviaQ1:
000239 6857
00023a 206f
00023b 7277
00023c 746f
00023d 2065
00023e 6874
00023f 0065                      .db "Who wrote the", 0
                                 striviaQ12:
000240 6f73
000241 676e
000242 2720
000243 6874
000244 6972
000245 6c6c
000246 7265
000247 3f27
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(94): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(112): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000248 0000                      .db "song 'thriller'?", 0
                                 strivia1A:
000249 2e41
00024a 5020
00024b 414c
00024c 4259
00024d 494f
00024e 4320
00024f 5241
000250 4954
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(96): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(112): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000251 0000                      .db "A. PLAYBOI CARTI", 0
                                 strivia1B:
000252 2e42
000253 5420
000254 4152
000255 5943
000256 4320
000257 4148
000258 4d50
000259 4e41
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(98): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(112): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00025a 0000                      .db "B. TRACY CHAPMAN", 0
                                 strivia1C:
00025b 2e43
00025c 4120
00025d 202e
00025e 4353
00025f 4d48
000260 4449
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(100): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(112): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000261 0000                      .db "C. A. SCHMID", 0
                                 strivia1D:
000262 2e44
000263 4d20
000264 202e
000265 414a
000266 4b43
000267 4f53
000268 004e                      .db "D. M. JACKSON", 0
                                 answer1:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(104): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(112): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000269 0088                      .db 0x88 ; 0xef
                                 
                                 ; Question 2
                                 striviaQ2:
00026a 6857
00026b 206f
00026c 6c70
00026d 7961
00026e 0073                      .db "Who plays", 0
                                 striviaQ22:
00026f 6548
000270 6d72
000271 6f69
000272 656e
000273 003f                      .db "Hermione?", 0
                                 strivia2A:
000274 2e41
000275 4520
000276 4d4d
000277 2041
000278 4157
000279 5354
00027a 4e4f
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(112): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(112): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00027b 0000                      .db "A. EMMA WATSON", 0
                                 strivia2B:
00027c 2e42
00027d 4520
00027e 4d4d
00027f 2041
000280 5453
000281 4e4f
000282 0045                      .db "B. EMMA STONE", 0
                                 strivia2C:
000283 2e43
000284 5020
000285 414c
000286 4259
000287 494f
000288 4320
000289 5241
00028a 4954
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(116): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(112): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00028b 0000                      .db "C. PLAYBOI CARTI", 0
                                 strivia2D:
00028c 2e44
00028d 5a20
00028e 454f
00028f 5320
000290 4c41
000291 4144
000292 414e
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(118): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(112): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000293 0000                      .db "D. ZOE SALDANA", 0
                                 answer2:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(120): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(112): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000294 0081                      .db 0x81 ; 0xfd
                                 
                                 ; Question 3
                                 striviaQ3:
000295 6857
000296 6369
000297 2068
000298 6162
000299 646e
00029a 7720
00029b 6f72
00029c 6574
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(124): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(112): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00029d 0000                      .db "Which band wrote", 0
                                 striviaQ32:
00029e 6827
00029f 7965
0002a0 7920
0002a1 756f
0002a2 2027
0002a3 003f                      .db "'hey you' ?", 0
                                 strivia3A:
0002a4 2e41
0002a5 5020
0002a6 414c
0002a7 4259
0002a8 494f
0002a9 4320
0002aa 5241
0002ab 4954
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(128): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(112): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0002ac 0000                      .db "A. PLAYBOI CARTI", 0
                                 strivia3B:
0002ad 2e42
0002ae 4c20
0002af 4445
0002b0 5a20
0002b1 5045
0002b2 4c50
0002b3 4e49
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(130): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(112): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0002b4 0000                      .db "B. LED ZEPPLIN", 0
                                 strivia3C:
0002b5 2e43
0002b6 4a20
0002b7 554f
0002b8 4e52
0002b9 5945
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(132): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(112): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0002ba 0000                      .db "C. JOURNEY", 0
                                 strivia3D:
0002bb 2e44
0002bc 5020
0002bd 4e49
0002be 204b
0002bf 4c46
0002c0 594f
0002c1 0044                      .db "D. PINK FLOYD", 0
                                 answer3:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(136): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(112): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0002c2 0088                      .db 0x88 ; 0xef
                                 
                                 ; Question 4
                                 striviaQ4:
0002c3 6857
0002c4 206f
0002c5 7277
0002c6 746f
0002c7 2065
0002c8 4127
0002c9 7269
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(140): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(112): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0002ca 0000                      .db "Who wrote 'Air", 0
                                 striviaQ42:
0002cb 6e6f
0002cc 4720
0002cd 7320
0002ce 7274
0002cf 6e69
0002d0 2767
0002d1 003f                      .db "on G string'?", 0
                                 strivia4A:
0002d2 2e41
0002d3 5020
0002d4 414c
0002d5 4259
0002d6 494f
0002d7 4320
0002d8 5241
0002d9 4954
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(144): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(112): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0002da 0000                      .db "A. PLAYBOI CARTI", 0
                                 strivia4B:
0002db 2e42
0002dc 4220
0002dd 4545
0002de 4854
0002df 564f
0002e0 4e45
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(146): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(112): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0002e1 0000                      .db "B. BEETHOVEN", 0
                                 strivia4C:
0002e2 2e43
0002e3 5320
0002e4 4843
0002e5 4255
0002e6 5245
0002e7 0054                      .db "C. SCHUBERT", 0
                                 strivia4D:
0002e8 2e44
0002e9 4a20
0002ea 532e
0002eb 202e
0002ec 4142
0002ed 4843
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(150): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(112): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0002ee 0000                      .db "D. J.S. BACH", 0
                                 answer4:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(152): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(112): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0002ef 0088                      .db 0x88 ; 0xef
                                 
                                 ; Question 5
                                 striviaQ5:
0002f0 6857
0002f1 206f
0002f2 6574
0002f3 6361
0002f4 6568
0002f5 0073                      .db "Who teaches", 0
                                 striviaQ52:
0002f6 434d
0002f7 2055
0002f8 6562
0002f9 7473
0002fa 003f                      .db "MCU best?", 0
                                 strivia5A:
0002fb 2e41
0002fc 5020
0002fd 414c
0002fe 4259
0002ff 494f
000300 4320
000301 5241
000302 4954
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(160): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(112): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000303 0000                      .db "A. PLAYBOI CARTI", 0
                                 strivia5B:
000304 2e42
000305 4120
000306 202e
000307 4353
000308 4d48
000309 4449
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(162): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(112): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00030a 0000                      .db "B. A. SCHMID", 0
                                 strivia5C:
00030b 2e43
00030c 4d20
00030d 202e
00030e 4c41
00030f 0049                      .db "C. M. ALI", 0
                                 strivia5D:
000310 2e44
000311 4320
000312 2052
000313 0037                      .db "D. CR 7", 0
                                 answer5:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(168): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(112): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000314 0082                      .db 0x82 ; 0xfb
                                 
                                 ; Question 6
                                 striviaQ6:
000315 6857
000316 206f
000317 6f77
000318 206e
000319 6874
00031a 2065
00031b 3032
00031c 3232
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(172): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(112): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00031d 0000                      .db "Who won the 2022", 0
                                 striviaQ62:
00031e 4946
00031f 4146
000320 5720
000321 726f
000322 646c
000323 4320
000324 7075
000325 003f                      .db "FIFA World Cup?", 0
                                 strivia6A:
000326 2e41
000327 5020
000328 414c
000329 4259
00032a 494f
00032b 4320
00032c 5241
00032d 4954
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(176): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(112): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00032e 0000                      .db "A. PLAYBOI CARTI", 0
                                 strivia6B:
00032f 2e42
000330 5320
000331 4957
000332 5a54
000333 5245
000334 414c
000335 444e
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(178): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(112): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000336 0000                      .db "B. SWITZERLAND", 0
                                 strivia6C:
000337 2e43
000338 4120
000339 4752
00033a 4e45
00033b 4954
00033c 414e
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(180): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(112): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00033d 0000                      .db "C. ARGENTINA", 0
                                 strivia6D:
00033e 2e44
00033f 4620
000340 4152
000341 434e
000342 0045                      .db "D. FRANCE", 0
                                 answer6:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(184): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(112): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000343 0084                      .db 0x84 ; 0xf7
                                 
                                 ; Question 7
                                 striviaQ7:
000344 6857
000345 6369
000346 2068
000347 6964
000348 6873
000349 6920
00034a 0073                      .db "Which dish is", 0
                                 striviaQ72:
00034b 6f6e
00034c 2074
00034d 7773
00034e 7369
00034f 3f73
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(190): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(112): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000350 0000                      .db "not swiss?", 0
                                 strivia7A:
000351 2e41
000352 5020
000353 414c
000354 4259
000355 494f
000356 4320
000357 5241
000358 4954
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(192): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(112): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000359 0000                      .db "A. PLAYBOI CARTI", 0
                                 strivia7B:
00035a 2e42
00035b 5220
00035c 4341
00035d 454c
00035e 5454
00035f 0045                      .db "B. RACLETTE", 0
                                 strivia7C:
000360 2e43
000361 4620
000362 4e4f
000363 5544
000364 0045                      .db "C. FONDUE", 0
                                 strivia7D:
000365 2e44
000366 5220
000367 454f
000368 5453
000369 0049                      .db "D. ROESTI", 0
                                 answer7:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(200): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(112): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00036a 0081                      .db 0x81 ; 0xfd
                                 
                                 ; Question 8
                                 striviaQ8:
00036b 6857
00036c 7461
00036d 7327
00036e 7420
00036f 6568
000370 6320
000371 7061
000372 2d69
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(204): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(112): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000373 0000                      .db "What's the capi-", 0
                                 striviaQ82:
000374 6174
000375 206c
000376 666f
000377 4c20
000378 6f61
000379 3f73
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(206): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(112): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00037a 0000                      .db "tal of Laos?", 0
                                 strivia8A:
00037b 2e41
00037c 4c20
00037d 4f41
00037e 0053                      .db "A. LAOS", 0
                                 strivia8B:
00037f 2e42
000380 5620
000381 4549
000382 544e
000383 4149
000384 454e
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(210): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(112): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000385 0000                      .db "B. VIENTIANE", 0
                                 strivia8C:
000386 2e43
000387 5620
000388 4e45
000389 4349
00038a 0045                      .db "C. VENICE", 0
                                 strivia8D:
00038b 2e44
00038c 5020
00038d 414c
00038e 4259
00038f 494f
000390 4320
000391 5241
000392 4954
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(214): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(112): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000393 0000                      .db "D. PLAYBOI CARTI", 0
                                 answer8:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(216): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(112): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000394 0082                      .db 0x82 ; 0xfb
                                 
                                 ; Question 9
                                 striviaQ9:
000395 6857
000396 7461
000397 7327
000398 7420
000399 6568
00039a 6220
00039b 7365
00039c 0074                      .db "What's the best", 0
                                 striviaQ92:
00039d 6573
00039e 7463
00039f 6f69
0003a0 206e
0003a1 7461
0003a2 4520
0003a3 4650
0003a4 3f4c
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(222): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(112): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0003a5 0000                      .db "section at EPFL?", 0
                                 strivia9A:
0003a6 2e41
0003a7 4c20
0003a8 4649
0003a9 2045
0003aa 4353
0003ab 4549
0003ac 434e
0003ad 5345
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(224): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(112): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0003ae 0000                      .db "A. LIFE SCIENCES", 0
                                 strivia9B:
0003af 2e42
0003b0 4d20
0003b1 4349
0003b2 4f52
0003b3 4554
0003b4 4843
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(226): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(112): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0003b5 0000                      .db "B. MICROTECH", 0
                                 strivia9C:
0003b6 2e43
0003b7 4520
0003b8 454c
0003b9 0043                      .db "C. ELEC", 0
                                 strivia9D:
0003ba 2e44
0003bb 5020
0003bc 414c
0003bd 4259
0003be 494f
0003bf 4320
0003c0 5241
0003c1 4954
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(230): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(112): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0003c2 0000                      .db "D. PLAYBOI CARTI", 0
                                 answer9:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(232): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(112): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0003c3 0084                      .db 0x84 ; 0xf7
                                 
                                 ; Question 10
                                 striviaQ10:
0003c4 6857
0003c5 206f
0003c6 7277
0003c7 746f
0003c8 2065
0003c9 6874
0003ca 0065                      .db "Who wrote the", 0
                                 striviaQ102:
0003cb 6f73
0003cc 676e
0003cd 2720
0003ce 6b73
0003cf 2779
0003d0 003f                      .db "song 'sky'?", 0
                                 strivia10A:
0003d1 2e41
0003d2 4b20
0003d3 4e41
0003d4 4559
0003d5 5720
0003d6 5345
0003d7 0054                      .db "A. KANYE WEST", 0
                                 strivia10B:
0003d8 2e42
0003d9 5020
0003da 414c
0003db 4259
0003dc 494f
0003dd 4320
0003de 5241
0003df 4954
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(242): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(112): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0003e0 0000                      .db "B. PLAYBOI CARTI", 0
                                 strivia10C:
0003e1 2e43
0003e2 4120
0003e3 202e
0003e4 4353
0003e5 4d48
0003e6 4449
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(244): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(112): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0003e7 0000                      .db "C. A. SCHMID", 0
                                 strivia10D:
0003e8 2e44
0003e9 5420
0003ea 5941
0003eb 4f4c
0003ec 2052
0003ed 5753
0003ee 4649
0003ef 0054                      .db "D. TAYLOR SWIFT", 0
                                 answer10:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(248): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(112): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0003f0 0082                      .db 0x82 ; 0xfb
                                 
                                 ; THE BOARD IS LAVA
                                 strlava3:
0003f1 6552
0003f2 6361
0003f3 2068
0003f4 3532
0003f5 2043
0003f6 6e69
0003f7 3520                      .include "subroutines.asm"
0003f8 0073                      
                                  * subroutines.asm
                                  *
                                  *  Created: 30/04/2024 11:21:07
                                  *   Author: renuka
                                  */ 
                                 
                                 ; code from: tp05 puts02.asm
                                  LCD_putstring:
0003f9 95c8                      	lpm
0003fa 2000                      	tst		r0
0003fb f021                      	breq	done
0003fc 2d20                      	mov		a0, r0
0003fd dd3e                      	rcall	LCD_putc
0003fe 9631                      	adiw	zl, 1
0003ff cff9                      	rjmp	LCD_putstring
000400 9508                      done:ret
                                 
                                 ; ===================================== celebration music ===========================================
                                 sound_celebrate:
                                 .include "printf.asm"
                                 
                                 ; purpose library, formatted output generation
                                 ; author (c) R.Holzer (adapted MICRO210/EE208 A.Schmid)
                                 
                                 ; === description ===
                                 ; 
                                 ; The program "printf" interprets and prints formatted strings.
                                 ; The special formatting characters regognized are:
                                 ;
                                 ; FDEC	decimal number
                                 ; FHEX	hexadecimal number
                                 ; FBIN	binary number
                                 ; FFRAC	fixed fraction number
                                 ; FCHAR	single ASCII character
                                 ; FSTR	zero-terminated ASCII string
                                 	
                                 ; The special formatting characters are distinguished from normal 
                                 ; ASCII characters by having bit7 set to 1.
                                 
                                 ; Signification of bit fields:
                                 ;
                                 ; b 	bytes		1..4 b bytes		2
                                 ; s 	sign		0(unsigned), 1(signed)	1
                                 ; i		integer digits	
                                 ; e 	base		2,,36			5
                                 ; dp 	dec. point	0..32			5
                                 ; $if	i=integer digits,  0=all digits,  1..15 digits 
                                 ;		f=fraction digits, 0=no fraction, 1..15 digits
                                 ;
                                 ; Formatting characters must be followed by an SRAM address (0..ff)
                                 ; FBIN,	sram
                                 ; FHEX,	sram
                                 ; FDEC,	sram
                                 ; FCHAR,sram
                                 ; FSTR,	sram
                                 ;
                                 ; The address 'sram' is a 1-byte constant. It addresses
                                 ; 	 0..1f	registers r0..r31, 
                                 ; 	20..3f	i/o ports, (need to be addressed with an offset of $20)
                                 ;	60..ff	SRAM registers (warning: extended i/o in AVR128)
                                 
                                 ; The FFRAC formatting character must be followed by 
                                 ;	ONE sram address and 
                                 ;	TWO more formatting characters
                                 ; FFRAC,sram,dp,$if
                                 
                                 ; dp	decimal point position, 0=right, 32=left
                                 ; $if	format i.f, i=integer digits, f=fraction digits
                                 
                                 ; The special formatting characters use the following coding
                                 ;
                                 ; FDEC	11bb'iiis	i=0 all digits, i=1-7 digits
                                 ; FBIN	101i'iiis	i=0 8 digits,	i=1-7 digits
                                 ; FHEX	1001'iiis	i=0 8 digits,	i=1-7 digits
                                 ; FFRAC	1000'1bbs
                                 ; FCHAR	1000'0100
                                 ; FSTR	1000'0101
                                 ; FREP	1000'0110
                                 ; FFUNC	1000'0111
                                 ;	1000'0010
                                 ;	1000'0011
                                 ; FESC	1000'0000
                                 
                                 ; examples
                                 ; formatting string			printing
                                 ; "a=",FDEC,a,0				1-byte variable a, unsigned decimal
                                 ; "a=",FDEC2,a,0			2-byte variable a (a1,a0), unsigend
                                 ; "a=",FDEC|FSIGN,a,0		1-byte variable 1, signed decimal
                                 ; "n=",FBIN,PIND+$20,0		i/o port, binary, notice offset of $20
                                 ; "f=",FFRAC4|FSIGN,a,16,$88,0	4-byte signed fixed-point fraction
                                 ;				dec.point at 16, 8 int.digits, 8 frac.digits	
                                 ; "f=",FFRAC2,a,16,$18,0		2-byte unsigned fixed-point fraction
                                 ;				dec.point at 16, 1 int.digits, 8 frac.digits	
                                 ; "a=",FDEC|FDIG5|FSIGN,a,0	1-byte variable, 5-digit, decimal, signed
                                 ; "a=",FDEC|FDIG5,a,0		1-byte variable, 5-digit, decimal, unsigned
                                 
                                 ; === registers modified ===
                                 ; e0,e1	used to transmit address of putc routine
                                 ; zh,zl	used as pointer to prog-memory
                                 
                                 ; === constants ==============================================
                                 
                                 .equ	FDEC	= 0b11000000	; 1-byte variable
                                 .equ	FDEC2	= 0b11010000	; 2-byte variable
                                 .equ	FDEC3	= 0b11100000	; 3-byte variable
                                 .equ	FDEC4	= 0b11110000	; 4-byte variable
                                 
                                 .equ	FBIN	= 0b10100000
                                 .equ	FHEX	= 0b10010100	; 1-byte variable
                                 .equ	FHEX2	= 0b10011000	; 2-byte variable
                                 .equ	FHEX3	= 0b10011100	; 3-byte variable
                                 .equ	FHEX4	= 0b10010000	; 4-byte variable
                                 
                                 .equ	FFRAC	= 0b10001000	; 1-byte variable
                                 .equ	FFRAC2	= 0b10001010	; 2-byte variable
                                 .equ	FFRAC3	= 0b10001100	; 3-byte variable
                                 .equ	FFRAC4	= 0b10001110	; 4-byte variable
                                 
                                 .equ	FCHAR	= 0b10000100
                                 .equ	FSTR	= 0b10000101
                                 
                                 .equ	FSIGN	= 0b00000001
                                 
                                 .equ	FDIG1	= 1<<1
                                 .equ	FDIG2	= 2<<1
                                 .equ	FDIG3	= 3<<1	
                                 .equ	FDIG4	= 4<<1
                                 .equ	FDIG5	= 5<<1
                                 .equ	FDIG6	= 6<<1
                                 .equ	FDIG7	= 7<<1
                                 
                                 ; ===macro ====================================================
                                 
                                 .macro	PRINTF			; putc function (UART, LCD...)
                                 	ldi	w, low(@0)		; address of "putc" in e1:d0
                                 	mov	e0,w
                                 	ldi	w,high(@0)
                                 	mov	e1,w
                                 	call	_printf
                                 	.endmacro
                                 
                                 ; mod	y,z
                                 
                                 
                                 ; === routines ================================================
                                 
                                 _printf:
000401 91ff
000402 91ef                      	POPZ			; z points to begin of "string"
000403 0fee
000404 1fff                      	MUL2Z			; multiply Z by two, (word ptr -> byte ptr)
000405 93af
000406 93bf                      	PUSHX
                                 		
                                 _printf_read:
000407 95c8                      	lpm				; places prog_mem(Z) into r0 (=c)
000408 9631                      	adiw	zl,1	; increment pointer Z
000409 2000                      	tst	r0			; test for ZERO (=end of string)
00040a f021                      	breq	_printf_end	; char=0 indicates end of ascii string
00040b f04a                      	brmi	_printf_formatted ; bit7=1 indicates formatting character
00040c 2d00                      	mov	w,r0
00040d d013                      	rcall	_putw	; display the character
00040e cff8                      	rjmp	_printf_read	; read next character in the string
                                 	
                                 _printf_end:
00040f 9631                      	adiw	zl,1	; point to the next character
000410 95f6
000411 95e7                      	DIV2Z			; divide by 2 (byte ptr -> word ptr)
000412 91bf
000413 91af                      	POPX
000414 9409                      	ijmp			; return to instruction after "string"
                                 
                                 _printf_formatted:
                                 
                                 ; FDEC	11bb'iiis
                                 ; FBIN	101i'iiis
                                 ; FHEX	1001'iiis
                                 ; FFRAC	1000'1bbs
                                 ; FCHAR	1000'0100
                                 ; FSTR	1000'0101
                                 
000415 fa00                      	bst	r0,0		; store sign in T
000416 2d00                      	mov	w,r0		; store formatting character in w
                                 
000417 95c8                      	lpm	
000418 2da0                      	mov	xl,r0		; load x-pointer with SRAM address
000419 27bb                      	clr	xh			; clear high-byte
00041a 9631                       	adiw	zl,1	; increment pointer Z
                                 
                                 ;	JB1	w,6,_putdec
                                 ;	JB1	w,5,_putbin
                                 ;	JB1	w,4,_puthex
                                 ;	JB1	w,3,_putfrac
00041b 3804
00041c f079                      	JK	w,FCHAR,_putchar
00041d 3805
00041e f081                      	JK	w,FSTR ,_putstr
00041f c015                      	rjmp	_putnum
                                 	
000420 cfe6                      	rjmp	_printf_read	
                                 
                                 ; === putc (put character) ===============================
                                 ; in	w	character to put
                                 ;	e1,e0	address of output routine (UART, LCD putc)
                                 _putw:
000421 932f
000422 93ff
000423 93ef                      	PUSH3	a0,zh,zl
000424 2de4
000425 2df5
000426 2f20                      	MOV3	a0,zh,zl, w,e1,e0
000427 9509                      	icall			; indirect call to "putc"
000428 91ef
000429 91ff
00042a 912f                      	POP3	a0,zh,zl
00042b 9508                      	ret
                                 
                                 ; === putchar (put character) ============================
                                 ; in	x	pointer to character to put
                                 _putchar:
00042c 910c                      	ld	w,x
00042d dff3                      	rcall	_putw
00042e cfd8                      	rjmp	_printf_read
                                 	
                                 ; === putstr (put string) ================================
                                 ; in	x	pointer to ascii string
                                 ;	b3,b2	address of output routine (UART, LCD putc)
                                 _putstr:
00042f 910d                      	ld	w,x+
000430 2300                      	tst	w
000431 f409                      	brne	PC+2
000432 cfd4                      	rjmp	_printf_read
000433 dfed                      	rcall	_putw
000434 cffa                      	rjmp	_putstr
                                 
                                 ; === putnum (dec/bin/hex/frac) ===========================
                                 ; in	x	pointer to SRAM variable to print
                                 ; 	r0	formatting character
                                 	
                                 _putnum:
000435 935f
000436 934f
000437 933f
000438 932f                      	PUSH4	a3,a2,a1,a0	; safeguard a
000439 939f
00043a 938f
00043b 937f
00043c 936f                      	PUSH4	b3,b2,b1,b0	; safeguard b	
00043d 912d
00043e 913d
00043f 914d
000440 915d                      	LDX4	a3,a2,a1,a0	; load operand to print into a
                                 
                                 ; FDEC	11bb'iiis
                                 ; FBIN	101i'iiis
                                 ; FHEX	1001'iiis
                                 ; FRACT	1000'1bbs
                                 
000441 fd06
000442 c006                      	JB1	w,6,_putdec
000443 fd05
000444 c00f                      	JB1	w,5,_putbin
000445 fd04
000446 c010                      	JB1	w,4,_puthex
000447 fd03
000448 c019                      	JB1	w,3,_putfrac
                                 
                                 ; FDEC	11bb'iiis
                                 _putdec:
000449 e06a                      	ldi	b0,10		; b0 = base (10)
                                 
00044a 2f70                      	mov	b1,w
00044b 9576                      	lsr	b1
00044c 7077                      	andi	b1,0b111	
00044d 9572                      	swap	b1		; b1 = format 0iii'0000 (integer digits)
00044e e080                      	ldi	b2,0		; b2 = dec. point position = 0 (right)
                                 	
00044f 2f90                      	mov	b3,w
000450 9592                      	swap	b3
000451 7093                      	andi	b3,0b11
000452 9593                      	inc	b3			; b3 = number of bytes (1..4)
000453 c01a                      	rjmp	_getnum	; get number of digits (iii)
                                 
                                 ; FBIN	101i'iiis	addr
                                 _putbin:	
000454 e062                      	ldi	b0,2		; b0 = base (2)
000455 e094                      	ldi	b3,4		; b3 = number of bytes (4)	
000456 c003                      	rjmp	_getdig	; get number of digits (iii)
                                 
                                 ; FHEX	1001'iiis	addr
                                 _puthex:	
000457 e160                      	ldi	b0,16		; b0 = base (16)
000458 e094                      	ldi	b3,4		; b3 = number of bytes (4)
000459 c000                      	rjmp	_getdig
                                 
                                 _getdig:
00045a 2f70                      	mov	b1,w
00045b 9576                      	lsr	b1
00045c 7077                      	andi	b1,0b111
00045d f409                      	brne	PC+2
00045e e078                      	ldi	b1,8		; if b1=0 then 8-digits
00045f 9572                      	swap	b1		; b1 = format 0iii'0000 (integer digits)
000460 e080                      	ldi	b2, 0		; b2 = dec. point position = 0 (right)
000461 c00c                      	rjmp	_getnum
                                 
                                 ; FFRAC	1000'1bbs	addr	 00dd'dddd, 	iiii'ffff
                                 	
                                 _putfrac:
000462 e06a                      	ldi	b0,10		; base=10	
000463 95c8                      	lpm
000464 2d80                      	mov	b2,r0		; load dec.point position
000465 9631                      	adiw	zl,1	; increment char pointer
000466 95c8                      	lpm
000467 2d70                      	mov	b1,r0		; load ii.ff format
000468 9631                      	adiw	zl,1	; increment char pointer
                                 	
000469 2f90                      	mov	b3,w
00046a 9595                      	asr	b3
00046b 7093                      	andi	b3,0b11
00046c 9593                      	inc	b3			; b3 = number of bytes (1..4)
                                 
00046d c000                      	rjmp	_getnum
                                 
                                 _getnum:
                                 ; in 	a	4-byte variable
                                 ; 	b3	number of bytes (1..4)
                                 ;	T	sign, 0=unsigned, 1=signed
                                 
00046e 3094
00046f f081                      	JK	b3,4,_printf_4b
000470 3093
000471 f051                      	JK	b3,3,_printf_3b
000472 3092
000473 f021                      	JK	b3,2,_printf_2b	
                                 	
                                 _printf_1b:			; sign extension
000474 2733                      	clr	a1
000475 f416                      	brtc	PC+3	; T=1 sign extension
000476 fd27                      	sbrc	a0,7
000477 ef3f                      	ldi	a1,0xff
                                 _printf_2b:
000478 2744                      	clr	a2
000479 f416                      	brtc	PC+3	; T=1 sign extension	
00047a fd37                      	sbrc	a1,7
00047b ef4f                      	ldi	a2,0xff
                                 _printf_3b:	
00047c 2755                      	clr	a3
00047d f416                      	brtc	PC+3	; T=1 sign extension
00047e fd47                      	sbrc	a2,7
00047f ef5f                      	ldi	a3,0xff
                                 _printf_4b:
                                 
000480 d009                      	rcall	_ftoa		; float to ascii
000481 916f
000482 917f
000483 918f
000484 919f                      	POP4	b3,b2,b1,b0	; restore b
000485 912f
000486 913f
000487 914f
000488 915f                      	POP4	a3,a2,a1,a0	; restore a
                                 	
000489 cf7d                      	rjmp	_printf_read
                                 
                                 ; ===============================================
                                 ; func	ftoa
                                 ; converts a fixed-point fractional number to an ascii string
                                 ; author (c) Raphael Holzer
                                 ;
                                 ; in	a3-a0	variable to print
                                 ;	b0	base, 2 to 36, but usually decimal (10)
                                 ;	b1	number of digits to print ii.ff
                                 ; 	b2	position of the decimal point (0=right, 32=left)
                                 ;	T	sign (T=0 unsiged, T=1 signed)
                                 
                                 _ftoa:
00048a 92cf                      	push	d0
00048b 92bf
00048c 92af
00048d 929f
00048e 928f                      	PUSH4	c3,c2,c1,c0	; c = fraction part, a = integer part
00048f 18bb
000490 24aa
000491 2499
000492 2488                      	CLR4	c3,c2,c1,c0	; clear fraction part
                                 
000493 f486                      	brtc	_ftoa_plus	; if T=0 then unsigned
000494 94e8                      	clt
000495 2355                      	tst	a3				; if MSb(a)=1 then a=-a
000496 f46a                      	brpl	_ftoa_plus
000497 9468                      	set					; T=1 (minus)
000498 2377                      	tst	b1
000499 f009                      	breq	PC+2		; if b1=0 the print ALL digits
00049a 5170                      	subi	b1,0x10		; decrease int digits
00049b 9550
00049c 9540
00049d 9530
00049e 9520
00049f ef0f
0004a0 1b20
0004a1 0b30
0004a2 0b40
0004a3 0b50                      	NEG4	a3,a2,a1,a0	; negate a
                                 _ftoa_plus:	
0004a4 2388                      	tst	b2				; b0=0 (only integer part)
0004a5 f051                      	breq	_ftoa_int	
                                 _ftoa_shift:	
0004a6 9555
0004a7 9547
0004a8 9537
0004a9 9527                      	ASR4	a3,a2,a1,a0	; a = integer part	
0004aa 94b7
0004ab 94a7
0004ac 9497
0004ad 9487                      	ROR4	c3,c2,c1,c0	; c = fraction part
0004ae 958a
0004af f7b1                      	DJNZ	b2,_ftoa_shift
                                 _ftoa_int:
0004b0 937f                      	push	b1			; ii.ff (ii=int digits)
0004b1 9572                      	swap	b1
0004b2 707f                      	andi	b1,0x0f
                                 	
0004b3 e20e                      	ldi	w,'.'			; push decimal point
0004b4 930f                      	push	w
                                 _ftoa_int1:
0004b5 d045                      	rcall	_div41		; int=int/10
0004b6 2d0c                      	mov	w,d0			; d=reminder
0004b7 d030                      	rcall	_hex2asc
0004b8 930f                      	push	w			; push rem(int/10)
0004b9 2700
0004ba 1720
0004bb 0730
0004bc 0740
0004bd 0750                      	TST4	a3,a2,a1,a0	; (int/10)=?
0004be f029                      	breq	_ftoa_space	; (int/10)=0 then finished
0004bf 2377                      	tst	b1
0004c0 f3a1                      	breq	_ftoa_int1	; if b1=0 then print ALL int-digits
0004c1 957a
0004c2 f791                      	DJNZ	b1,_ftoa_int1
0004c3 c007                      	rjmp	_ftoa_sign
                                 _ftoa_space:
0004c4 2377                      	tst	b1				; if b1=0 then print ALL int-digits
0004c5 f029                      	breq	_ftoa_sign
0004c6 957a                      	dec	b1
0004c7 f019                      	breq	_ftoa_sign
0004c8 e200                      	ldi	w,' '			; write spaces
0004c9 df57                      	rcall	_putw	
0004ca cff9                      	rjmp	_ftoa_space
                                 _ftoa_sign:
0004cb f416                      	brtc	PC+3		; if T=1 then write 'minus'
0004cc e20d                      	ldi	w,'-'
0004cd df53                      	rcall	_putw
                                 _ftoa_int3:
0004ce 910f                      	pop	w
0004cf 320e                      	cpi	w,'.'
0004d0 f011                      	breq	PC+3
0004d1 df4f                      	rcall	_putw
0004d2 cffb                      	rjmp	_ftoa_int3
                                 
0004d3 917f                      	pop	b1				; ii.ff (ff=frac digits)
0004d4 707f                      	andi	b1,0x0f
0004d5 2377                      	tst	b1
0004d6 f059                      	breq	_ftoa_end
                                 _ftoa_point:	
0004d7 df49                      	rcall	_putw		; write decimal point
0004d8 2d28
0004d9 2d39
0004da 2d4a
0004db 2d5b                      	MOV4	a3,a2,a1,a0, c3,c2,c1,c0		
                                 _ftoa_frac:
0004dc d011                      	rcall	_mul41		; d.frac=10*frac
0004dd 2d0c                      	mov	w,d0
0004de d009                      	rcall	_hex2asc
0004df df41                      	rcall	_putw
0004e0 957a
0004e1 f7d1                      	DJNZ	b1,_ftoa_frac
                                 _ftoa_end:
0004e2 908f
0004e3 909f
0004e4 90af
0004e5 90bf                      	POP4	c3,c2,c1,c0
0004e6 90cf                      	pop	d0
0004e7 9508                      	ret
                                 
                                 ; === hexadecimal to ascii ===
                                 ; in	w
                                 _hex2asc:
0004e8 300a                      	cpi	w,10
0004e9 f410                      	brsh	PC+3
0004ea 5d00                      	addi	w,'0'
0004eb 9508                      	ret
0004ec 5a09                      	addi	w,('a'-10)
0004ed 9508                      	ret
                                 
                                 ; === multiply 4byte*1byte ===
                                 ; funct mul41
                                 ; multiplies a3-a0 (4-byte) by b0 (1-byte)
                                 ; author (c) Raphael Holzer, EPFL
                                 ; 
                                 ; in	a3..a0	multiplicand (argument to multiply)
                                 ;	b0	multiplier
                                 ; out	a3..a0	result
                                 ; 	d0	result MSB (byte 4)
                                 ;
0004ee 24cc                      _mul41:	clr	d0			; clear byte4 of result
0004ef e200                      	ldi	w,32			; load bit counter
0004f0 9488                      __m41:	clc				; clear carry
0004f1 fd20                      	sbrc	a0,0		; skip addition if LSB=0
0004f2 0ec6                      	add	d0,b0			; add b to MSB of a
0004f3 94c7
0004f4 9557
0004f5 9547
0004f6 9537
0004f7 9527                      	ROR5	d0,a3,a2,a1,a0	; shift-right c, LSB (of b) into carry
0004f8 950a
0004f9 f7b1                      	DJNZ	w,__m41		; Decrement and Jump if bit-count Not Zero
0004fa 9508                      	ret
                                 
                                 ; === divide 4byte/1byte ===
                                 ; func div41
                                 ; in	a0..a3 	divident (argument to divide)
                                 ;	b0 	divider
                                 ; out	a0..a3 	result 
                                 ;	d0	reminder
                                 ;
0004fb 24cc                      _div41:	clr	d0			; d will contain the remainder
0004fc e200                      	ldi	w,32			; load bit counter
0004fd 1f22
0004fe 1f33
0004ff 1f44
000500 1f55
000501 1ccc                      __d41:	ROL5	d0,a3,a2,a1,a0	; shift carry into result c
000502 1ac6                      	sub	d0, b0			; subtract b from remainder
000503 f408                      	brcc	PC+2	
000504 0ec6                      	add	d0, b0			; restore if remainder became negative
000505 950a
000506 f7b1                      	DJNZ	w,__d41		; Decrement and Jump if bit-count Not Zero
000507 1f22
000508 1f33
000509 1f44
00050a 1f55                      	ROL4	a3,a2,a1,a0	; last shift (carry into result c)
00050b 9550
00050c 9540
00050d 9530
00050e 9520                      	COM4	a3,a2,a1,a0	; complement result
00050f 9508                      	ret
                                 .include "songs.asm"
                                 
                                 
                                 .macro CELEBRATE_song
                                 ; 1e tonalit
                                 	ldi a0, do2
                                 	ldi b0, 80
                                 	call sound
                                 
                                 	ldi a0, so
                                 	ldi b0, 60
                                 	call sound
                                 
                                 	ldi a0, do2
                                 	ldi b0, 80
                                 	call sound
                                 
                                 	ldi a0, mi2
                                 	ldi b0, 60
                                 	call sound
                                 
                                 	ldi a0, so2
                                 	ldi b0, 60
                                 	call sound
                                 
                                 	ldi a0, do3
                                 	ldi b0, 60
                                 	call sound
                                 
                                 	ldi a0, mi3
                                 	ldi b0, 170
                                 	call sound
                                 
                                 	ldi a0, do3
                                 	ldi b0, 170
                                 	call sound
                                 
                                 ; 2e tonalit
                                 	ldi a0, dom2
                                 	ldi b0, 80 
                                 	call sound
                                 
                                 	ldi a0, som
                                 	ldi b0, 60
                                 	call sound
                                 
                                 	ldi a0, dom2
                                 	ldi b0, 80
                                 	call sound
                                 
                                 	ldi a0, fa2
                                 	ldi b0, 60
                                 	call sound
                                 
                                 	ldi a0, som3
                                 	ldi b0, 60
                                 	call sound
                                 
                                 	ldi a0, dom3
                                 	ldi b0, 60
                                 	call sound
                                 
                                 	ldi a0, fa3
                                 	ldi b0, 170
                                 	call sound
                                 
                                 	ldi a0, dom3
                                 	ldi b0, 170
                                 	call sound
                                 
                                 ; 3e tonalit
                                 	ldi a0, rem2
                                 	ldi b0, 80
                                 	call sound
                                 
                                 	ldi a0, lam
                                 	ldi b0, 60
                                 	call sound
                                 
                                 	ldi a0, rem2
                                 	ldi b0, 80
                                 	call sound
                                 
                                 	ldi a0, so2
                                 	ldi b0, 60
                                 	call sound
                                 
                                 	ldi a0, lam2
                                 	ldi b0, 60
                                 	call sound
                                 
                                 	ldi a0, rem3
                                 	ldi b0, 170
                                 	call sound
                                 
                                 	ldi a0, fa3
                                 	ldi b0, 200
                                 	call sound
                                 .endmacro
                                 
                                 .macro LOSE_SONG
                                 	ldi a0, si2
                                 	ldi b0, 80
                                 	call sound
                                 	WAIT_MS 60
                                 
                                 	ldi a0, fa3
                                 	ldi b0, 90
                                 	call sound
                                 	WAIT_MS 60
                                 
                                 	ldi a0, fa3
                                 	ldi b0, 70
                                 	call sound
                                 	WAIT_MS 60
                                 
                                 	ldi a0, fa3
                                 	ldi b0, 70
                                 	call sound
                                 	WAIT_MS 60
                                 
                                 	ldi a0, fa3
                                 	ldi b0, 70
                                 	call sound
                                 
                                 	ldi a0, mi3
                                 	ldi b0, 70
                                 	call sound
                                 
                                 	ldi a0, re3
                                 	ldi b0, 70
                                 	call sound
                                 
                                 	ldi a0, do3
                                 	ldi b0, 140
                                 	call sound
                                 	WAIT_MS 700
                                 
                                 	ldi a0, do3
                                 	ldi b0, 100
                                 	call sound
                                 
                                 	ldi a0, so2
                                 	ldi b0, 100
                                 	call sound
                                 
                                 	ldi a0, mi2
                                 	ldi b0, 100
                                 	call sound
                                 
                                 	ldi a0, lam2
                                 	ldi b0, 100
                                 	call sound
                                 
                                 	ldi a0, do3
                                 	ldi b0, 100
                                 	call sound
                                 
                                 	ldi a0, lam2
                                 	ldi b0, 100
                                 	call sound
                                 
                                 	ldi a0, som2
                                 	ldi b0, 100
                                 	call sound
                                 
                                 	ldi a0, lam2
                                 	ldi b0, 100
                                 	call sound
                                 
                                 	ldi a0, som2
                                 	ldi b0, 100
                                 	call sound
                                 
                                 	ldi a0, so2
                                 	ldi b0, 80
                                 	call sound
                                 
                                 	ldi a0, fa2
                                 	ldi b0, 60
                                 	call sound
                                 
                                 	ldi a0, so2
                                 	ldi b0, 150
                                 	call sound
                                 .endmacro
                                 
                                 .macro MENU_SONG
                                     ; 1e part
                                     ldi a0, mi2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 60 
                                     ldi a0, mi2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 90
                                     ldi a0, mi2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 60 
                                 
                                     ldi a0, do2
                                     ldi b0, 70
                                     call sound
                                     WAIT_MS 60 
                                 
                                     ldi a0, mi2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 60
                                 
                                     ldi a0, so2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 300 
                                 
                                     ldi a0, so
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 150 
                                 	;2e part
                                     ldi a0, do2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 100
                                 
                                     ldi a0, so
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 100
                                 
                                     ldi a0, mi
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 100
                                 
                                     ldi a0, la
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 60 
                                 
                                     ldi a0, si
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 60
                                 
                                     ldi a0, la
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 60 
                                 
                                     ldi a0, so
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 50
                                 
                                     ldi a0, do2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 50
                                 
                                 	ldi a0, mi2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 50
                                 
                                 	ldi a0, so2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 50
                                 
                                 	ldi a0, la2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 80
                                 
                                 	ldi a0, fa2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 50
                                 
                                 	ldi a0, so2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 60
                                 
                                 	ldi a0, mi2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 100
                                 
                                 	ldi a0, re2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 100
                                 
                                 	ldi a0, so2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 20
                                     
                                 	ldi a0, fam2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 20
                                 
                                 	ldi a0, fa2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 20
                                 
                                 	ldi a0, mi2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 80
                                 
                                 	ldi a0, la
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 60
                                 
                                 	ldi a0, do2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 60
                                 
                                 	ldi a0, re2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 150
                                 
                                 	ldi a0, rem2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 150
                                 
                                 	ldi a0, re2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 150
                                 
                                 	ldi a0, do2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 100
                                 
                                 	ldi a0, do3
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 80
                                 
                                 	ldi a0, do3
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 50
                                 
                                 	ldi a0, do3
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 50
                                 .endmacro
                                 
                                 .macro CORRECT_SONG
                                 	WAIT_MS 500
                                 	ldi a0, dom3
                                 	ldi b0, 5
                                 	call sound
                                 	ldi a0, la2
                                 	call sound
                                 	ldi a0, dom3
                                 	call sound
                                 	ldi a0, la2
                                 	call sound
                                 .endmacro
                                 
                                 .macro INCORRECT_SONG
                                 	WAIT_MS 500
                                 	ldi a0, do
                                 	ldi b0, 30
                                 	call sound
                                 	ldi a0, do
                                 	call sound
                                 .include "sound.asm"
                                 
                                 ; purpose library, sound generation
                                 
                                 sound:
                                 ; in	a0	period of oscillation (in 10us)
                                 ; 	b0	duration of sound (in 2.5ms)
                                 
000510 2f76                      	mov	b1,b0		; duration high byte = b
000511 2766                      	clr	b0		; duration  low byte = 0
000512 2733                      	clr	a1		; period high byte = a
000513 2322                      	tst	a0
000514 f071                      	breq	sound_off	; if a0=0 then no sound	
                                 sound1:
000515 2f02                      	mov	w,a0		
000516 d012                      	rcall	wait9us		; 9us
000517 0000                      	nop			; 0.25us
000518 950a                      	dec	w		; 0.25us
000519 f7e1                      	brne	PC-3		; 0.50us	total = 10us
00051a 9b1a
00051b c002
00051c 981a
00051d c001
00051e 9a1a                      	INVP	PORTE,SPEAKER	; invert piezo output
00051f 1b62                      	sub	b0,a0		; decrement duration low  byte
000520 0b73                      	sbc	b1,a1		; decrement duration high byte
000521 f798                      	brcc	sound1		; continue if duration>0
000522 9508                      	ret
                                 
                                 sound_off:
000523 e021                      	ldi	a0,1
000524 d004                      	rcall	wait9us
000525 1b62                      	sub	b0,a0		; decrement duration low  byte
000526 0b73                      	sbc	b1,a1		; decrement duration high byte
000527 f7e0                      	brcc	PC-3		; continue if duration>0
000528 9508                      	ret
                                 
                                 ; === wait routines ===
                                 
000529 c000                      wait9us:rjmp	PC+1		; waiting 2 cycles
00052a c000                      	rjmp	PC+1		; waiting 2 cylces
00052b d000                      wait8us:rcall	wait4us		; recursive call with "falling through"
00052c d000                      wait4us:rcall	wait2us	
00052d 0000                      wait2us:nop
00052e 9508                      	ret		; rcall(4), nop(1), ret(3) = 8cycl. (=2us)
                                 
                                 ; === calculation of the musical scale ===
                                  
                                 ; period (10us)	= 100'000/freq(Hz)
                                 .equ	do	= 100000/517	; (517 Hz)
                                 .equ	dom	= do*944/1000	; do major
                                 .equ	re	= do*891/1000
                                 .equ	rem	= do*841/1000	; re major
                                 .equ	mi	= do*794/1000
                                 .equ	fa	= do*749/1000
                                 .equ	fam	= do*707/1000	; fa major
                                 .equ	so	= do*667/1000
                                 .equ	som	= do*630/1000	; so major
                                 .equ	la	= do*595/1000
                                 .equ	lam	= do*561/1000	; la major
                                 .equ	si	= do*530/1000
                                 
                                 .equ	do2	= do/2
                                 .equ	dom2	= dom/2
                                 .equ	re2	= re/2
                                 .equ	rem2	= rem/2
                                 .equ	mi2	= mi/2
                                 .equ	fa2	= fa/2
                                 .equ	fam2	= fam/2
                                 .equ	so2	= so/2
                                 .equ	som2	= som/2
                                 .equ	la2	= la/2
                                 .equ	lam2	= lam/2
                                 .equ	si2	= si/2
                                 
                                 .equ	do3	= do/4
                                 .equ	dom3	= dom/4
                                 .equ	re3	= re/4
                                 .equ	rem3	= rem/4
                                 .equ	mi3	= mi/4
                                 .equ	fa3	= fa/4
                                 .equ	fam3	= fam/4
                                 .equ	so3	= so/4
                                 .equ	som3	= som/4
                                 .equ	la3	= la/4
                                 .equ	lam3	= lam/4
                                 .equ	si3	= si/4	
                                 .include "wire1.asm"		; include Dallas 1-wire(R) routines
                                 
                                 ; purpose Dallas 1-wire(R) interface library
                                 
                                 ; === definitions ===
                                 .equ	DQ_port	= PORTB
                                 .equ	DQ_pin	= DQ
                                 
                                 .equ	DS18B20		= 0x28
                                 
                                 .equ	readROM		= 0x33
                                 .equ	matchROM	= 0x55
                                 .equ	skipROM		= 0xcc
                                 .equ	searchROM	= 0xf0
                                 .equ	alarmSearch	= 0xec
                                 
                                 .equ	writeScratchpad	= 0x4e
                                 .equ	readScratchpad	= 0xbe
                                 .equ	copyScratchpad	= 0x48
                                 .equ	convertT	= 0x44
                                 .equ	recallE2	= 0xb8
                                 .equ	readPowerSupply	= 0xb4
                                 
                                 ; === routines ===
                                 
                                 .macro	WIRE1	; t0,t1,t2
                                 	sbi	DQ_port-1,DQ_pin	; pull DQ low (DDR=1 output)
                                 	ldi	w,(@0+1)/2	
                                 	rcall	wire1_wait		; wait low time (t0)
                                 	cbi	DQ_port-1,DQ_pin	; release DQ (DDR=0 input)
                                 	ldi	w,(@1+1)/2	
                                 	rcall	wire1_wait		; wait high time (t1)
                                 	in	w,DQ_port-2			; sample line (PINx=PORTx-2)
                                 	bst	w,DQ_pin			; store result in T
                                 	ldi	w,(@2+1)/2	
                                 	rcall	wire1_wait		; wait separation time (t2)
                                 	ret
                                 	.endmacro	
                                 
                                 wire1_wait:
00052f 950a                      	dec	w					; loop time 2usec
000530 0000                      	nop
000531 0000                      	nop
000532 0000                      	nop
000533 0000                      	nop
000534 0000                      	nop
000535 f7c9                      	brne	wire1_wait
000536 9508                      	ret
                                 
                                 wire1_init:
000537 98c5                      	cbi	DQ_port,  DQ_pin	; PORT=0 low (for pull-down)
000538 98bd                      	cbi	DQ_port-1,DQ_pin	; DDR=0 (input hi Z)
000539 9508                      	ret
                                 	
00053a 9abd
00053b ef00
00053c dff2
00053d 98bd
00053e e203
00053f dfef
000540 b306
000541 fb05
000542 ec0d
000543 dfeb
000544 9508                      wire1_reset:	WIRE1	480,70,410
000545 9abd
000546 e10c
000547 dfe7
000548 98bd
000549 e002
00054a dfe4
00054b b306
00054c fb05
00054d e001
00054e dfe0
00054f 9508                      wire1_write0:	WIRE1	56,4,1
000550 9abd
000551 e001
000552 dfdc
000553 98bd
000554 e10e
000555 dfd9
000556 b306
000557 fb05
000558 e001
000559 dfd5
00055a 9508                      wire1_write1:	WIRE1	1,59,1
00055b 9abd
00055c e001
00055d dfd1
00055e 98bd
00055f e007
000560 dfce
000561 b306
000562 fb05
000563 e107
000564 dfca
000565 9508                      wire1_read1:	WIRE1	1,14,45
                                 	
                                 wire1_write:
000566 933f                      	push	a1
000567 e038                      	ldi	a1,8
000568 9527                      	ror	a0
                                 
000569 f410                      	brcc	PC+3				; if C=1 then wire1, else wire0
00056a dfe5                      	rcall	wire1_write1
00056b c001                      	rjmp	PC+2
00056c dfd8                      	rcall	wire1_write0
                                 
00056d 953a
00056e f7c9                      	DJNZ	a1,wire1_write+2	; dec and jump if not zero
00056f 913f                      	pop	a1	
000570 9508                      	ret
                                 
                                 wire1_read:
000571 933f                      	push	a1
000572 e038                      	ldi	a1,8
000573 9527                      	ror	a0
000574 dfe6                      	rcall	wire1_read1			; returns result in T
000575 f927                      	bld	a0,7					; move T to MSb
000576 953a
000577 f7d9                      	DJNZ	a1,wire1_read+2		; dec and jump if not zero
000578 913f                      	pop	a1	
000579 9508                      	ret
                                 	
                                 wire1_crc:
00057a e109                      	ldi	w,0b00011001
00057b e048                      	ldi	a2,8
00057c 9527                      crc1:	ror	a0
00057d f408                      	brcc	PC+2
00057e 2730                      	eor	a1,w
00057f fb30                      	bst	a1,0
000580 9537                      	ror	a1
000581 f937                      	bld	a1,7
000582 954a
000583 f7c1                      	DJNZ	a2,crc1
                                 .include "wire1_temp2.asm"
000584 9508                      
                                 ; purpose Dallas 1-wire(R) temperature sensor interfacing: temperature
                                 ; module: M5, input port: PORTB
                                 
                                 ; === initialization (reset) ===
                                 reset_wire:		
000585 dfb1                      	rcall	wire1_init		; initialize 1-wire(R) interface
000586 e001
000587 bf07                      	OUTI TIMSK, (1<<TOIE0)  ; timer0 overflow interrupt enable
000588 e008
000589 bf00                      	OUTI ASSR, (1<<AS0)
00058a e007
00058b bf03                      	OUTI TCCR0, 7
00058c 9478                      	sei
00058d c000                      	rjmp	main_wire
                                 
                                 ; === main program ===
                                 main_wire:
00058e dfab                      	rcall	wire1_reset			; send a reset pulse
00058f ec2c
000590 dfd5                      	CA	wire1_write, skipROM	; skip ROM identification
000591 e424
000592 dfd3                      	CA	wire1_write, convertT	; initiate temp conversion
000593 ee0e
000594 2e30
000595 e003
000596 930f
000597 923f
000598 e300
000599 2e30
00059a e006
00059b 943a
00059c f7f1
00059d 943a
00059e 950a
00059f f7d9
0005a0 903f
0005a1 910f
0005a2 943a
0005a3 f791
0005a4 950a
0005a5 f781                      	WAIT_MS	750					; wait 750 msec
                                 	
0005a6 dba3                      	rcall	lcd_home			; place cursor to home position
0005a7 df92                      	rcall	wire1_reset			; send a reset pulse
0005a8 ec2c
0005a9 dfbc                      	CA	wire1_write, skipROM
0005aa eb2e
0005ab dfba                      	CA	wire1_write, readScratchpad	
0005ac dfc4                      	rcall	wire1_read			; read temperature LSB
0005ad 2e82                      	mov	c0,a0
0005ae dfc2                      	rcall	wire1_read			; read temperature MSB
0005af 2f32                      	mov	a1,a0
0005b0 2d28                      	mov	a0,c0
                                 
0005b1 e420
0005b2 dbb7                      	CA lcd_pos, $40
0005b3 e30c
0005b4 2e40
0005b5 e001
0005b6 2e50
0005b7 940e 0401                 	PRINTF	LCD
0005b9 6574
0005ba 706d
0005bb 8b3d
0005bc 0412
0005bd 4342
0005be 0d20
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\wire1_temp2.asm(33): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(118): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\wire1_temp2.asm' included form here
0005bf 0000                      .db	"temp=",FFRAC2+FSIGN,a,4,$42,"C ",CR,0
0005c0 b687                      	in c0, TIMSK 
0005c1 fc80                      	sbrc c0, 0
0005c2 940c 058e                 	jmp main_wire
0005c4 9508                      	ret
                                 
                                 
                                 reset:
0005c5 ef0f
0005c6 bf0d
0005c7 e100
0005c8 bf0e                      	LDSP	RAMEND	
0005c9 db94                      	rcall LCD_init
0005ca ef0f                      	ldi r16, 0xff
0005cb bb07                      	out DDRB, r16
0005cc e000                      	ldi r16, 0x00
0005cd bb01                      	out DDRD, r16
0005ce 9a12                      	sbi		DDRE,SPEAKER	; enable sound
0005cf 940c 05d1                 	jmp main
                                 
                                 main:
0005d1 940e 0148                 	call	LCD_clear
0005d3 940e 015e
0005d5 e0ea
0005d6 e0f3
0005d7 940e 03f9
0005d9 e1e6
0005da e0f3
0005db e420
0005dc 940e 016a
0005de 940e 03f9                 	DISPLAY2 str0, str1
                                 	;MENU_SONG
                                 
                                 
                                 main_loop:
0005e0 d00e                      	rcall start
0005e1 fd61
0005e2 940e 0608                 	CB1 b0,1, safe
0005e4 fd60
0005e5 940e 0610                 	CB1 b0,0, games
0005e7 fd60
0005e8 940e 0629                 	CB1 b0,0, trivia
0005ea fd61
0005eb 940e 0f4d                 	CB1 b0,1, lava
0005ed 940c 05e0                 	jmp main_loop
                                 
                                 start:
0005ef 940e 015e
0005f1 e2e0
0005f2 e0f3
0005f3 940e 03f9
0005f5 e2ee
0005f6 e0f3
0005f7 e420
0005f8 940e 016a
0005fa 940e 03f9                 	DISPLAY2 str2, str3
0005fc 940e 0100                 	call reset_kpd
0005fe 940e 0fd0                 	call check_reset
000600 2f62                      	mov b0, a0
000601 3861                      	cpi b0, 0x81
000602 f011                      	breq PC+3
000603 3862                      	cpi b0, 0x82
000604 f409                      	brne PC+2
000605 9508                      	ret
000606 940c 05ef                 	jmp start
                                 
                                 safe:
000608 940e 015e
00060a e1e0
00060b e0f4
00060c 940e 03f9                 	DISPLAY1 str6
00060e 940c 0fae                 	jmp end
                                 
                                 games:
000610 940e 015e
000612 efe2
000613 e0f3
000614 940e 03f9
000616 e0e2
000617 e0f4
000618 e420
000619 940e 016a
00061b 940e 03f9                 	DISPLAY2 str4, str5
00061d 940e 0100                 	call reset_kpd
00061f 940e 0fd0                 	call check_reset
000621 2f62                      	mov b0, a0
000622 3861                      	cpi b0, 0x81
000623 f011                      	breq PC+3
000624 3862                      	cpi b0, 0x82
000625 f409                      	brne PC+2
000626 9508                      	ret
000627 940c 0610                 	jmp games
                                 
                                 
                                 trivia:
000629 940e 015e
00062b e3ec
00062c e0f3
00062d 940e 03f9
00062f e4ec
000630 e0f3
000631 e420
000632 940e 016a
000634 940e 03f9                 	DISPLAY2 strwelcome, strivia
000636 ed00
000637 2e30
000638 e008
000639 930f
00063a 923f
00063b e300
00063c 2e30
00063d e006
00063e 943a
00063f f7f1
000640 943a
000641 950a
000642 f7d9
000643 903f
000644 910f
000645 943a
000646 f791
000647 950a
000648 f781                      	WAIT_MS 2000
000649 940e 015e
00064b e8e0
00064c e0f3
00064d 940e 03f9
00064f e9e0
000650 e0f3
000651 e420
000652 940e 016a
000654 940e 03f9                 	DISPLAY2 strivia2, strivia3
000656 ed00
000657 2e30
000658 e008
000659 930f
00065a 923f
00065b e300
00065c 2e30
00065d e006
00065e 943a
00065f f7f1
000660 943a
000661 950a
000662 f7d9
000663 903f
000664 910f
000665 943a
000666 f791
000667 950a
000668 f781                      	WAIT_MS 2000
000669 e000
00066a 2e90                      	_LDI c1, 0x00
00066b 940e 015e
00066d e7e2
00066e e0f4
00066f 940e 03f9
000671 e8e0
000672 e0f4
000673 e420
000674 940e 016a
000676 940e 03f9
000678 940e 0100
00067a 940e 0fd0
00067c 2f62
00067d 7820
00067e f009
00067f 940c 06b5
000681 3468
000682 f741
000683 940e 015e
000685 e9e2
000686 e0f4
000687 940e 03f9
000689 eae4
00068a e0f4
00068b e420
00068c 940e 016a
00068e 940e 03f9
000690 940e 0100
000692 940e 0fd0
000694 2f62
000695 7820
000696 f009
000697 940c 06b5
000699 3468
00069a f741
00069b 940e 015e
00069d ebe6
00069e e0f4
00069f 940e 03f9
0006a1 ece4
0006a2 e0f4
0006a3 e420
0006a4 940e 016a
0006a6 940e 03f9
0006a8 940e 0100
0006aa 940e 0fd0
0006ac 2f62
0006ad 7820
0006ae f009
0006af 940c 06b5
0006b1 3468
0006b2 f741
0006b3 940c 066b                 	QUESTION striviaQ1, striviaQ12, strivia1A, strivia1B, strivia1C, strivia1D
0006b5 ede2
0006b6 e0f4
0006b7 95c8
0006b8 1560
0006b9 f409
0006ba 9468                      	COMPARE answer1
0006bb f40e                      	brtc PC+2
0006bc 9493                      	inc c1
0006bd 940e 0148
0006bf f00e
0006c0 940c 06ea
0006c2 940e 015e
0006c4 e6ee
0006c5 e0f3
0006c6 940e 03f9
0006c8 ef04
0006c9 2e30
0006ca e002
0006cb 930f
0006cc 923f
0006cd e300
0006ce 2e30
0006cf e006
0006d0 943a
0006d1 f7f1
0006d2 943a
0006d3 950a
0006d4 f7d9
0006d5 903f
0006d6 910f
0006d7 943a
0006d8 f791
0006d9 950a
0006da f781
0006db e22d
0006dc e065
0006dd 940e 0510
0006df e329
0006e0 940e 0510
0006e2 e22d
0006e3 940e 0510
0006e5 e329
0006e6 940e 0510
0006e8 940c 070a
0006ea 940e 015e
0006ec e7e8
0006ed e0f3
0006ee 940e 03f9
0006f0 ef04
0006f1 2e30
0006f2 e002
0006f3 930f
0006f4 923f
0006f5 e300
0006f6 2e30
0006f7 e006
0006f8 943a
0006f9 f7f1
0006fa 943a
0006fb 950a
0006fc f7d9
0006fd 903f
0006fe 910f
0006ff 943a
000700 f791
000701 950a
000702 f781
000703 ec21
000704 e16e
000705 940e 0510
000707 ec21
000708 940e 0510
00070a 1b55
00070b 2744
00070c 2733
00070d 2722
00070e 2d29
00070f e30c
000710 2e40
000711 e001
000712 2e50
000713 940e 0401
000715 6353
000716 726f
000717 3a65
000718 12c0
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\macros.asm(124): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(184): macro 'PRINT_SCORE' called here
000719 0000                      	PRINT_SCORE c1
00071a ed00
00071b 2e30
00071c e008
00071d 930f
00071e 923f
00071f e300
000720 2e30
000721 e006
000722 943a
000723 f7f1
000724 943a
000725 950a
000726 f7d9
000727 903f
000728 910f
000729 943a
00072a f791
00072b 950a
00072c f781                      	WAIT_MS 2000
00072d 940e 015e
00072f ede4
000730 e0f4
000731 940e 03f9
000733 edee
000734 e0f4
000735 e420
000736 940e 016a
000738 940e 03f9
00073a 940e 0100
00073c 940e 0fd0
00073e 2f62
00073f 7820
000740 f009
000741 940c 0777
000743 3468
000744 f741
000745 940e 015e
000747 eee8
000748 e0f4
000749 940e 03f9
00074b efe8
00074c e0f4
00074d e420
00074e 940e 016a
000750 940e 03f9
000752 940e 0100
000754 940e 0fd0
000756 2f62
000757 7820
000758 f009
000759 940c 0777
00075b 3468
00075c f741
00075d 940e 015e
00075f e0e6
000760 e0f5
000761 940e 03f9
000763 e1e8
000764 e0f5
000765 e420
000766 940e 016a
000768 940e 03f9
00076a 940e 0100
00076c 940e 0fd0
00076e 2f62
00076f 7820
000770 f009
000771 940c 0777
000773 3468
000774 f741
000775 940c 072d                 	QUESTION striviaQ2, striviaQ22, strivia2A, strivia2B, strivia2C, strivia2D
000777 e2e8
000778 e0f5
000779 95c8
00077a 1560
00077b f409
00077c 9468                      	COMPARE answer2
00077d f40e                      	brtc PC+2
00077e 9493                      	inc c1
00077f 940e 0148
000781 f00e
000782 940c 07ac
000784 940e 015e
000786 e6ee
000787 e0f3
000788 940e 03f9
00078a ef04
00078b 2e30
00078c e002
00078d 930f
00078e 923f
00078f e300
000790 2e30
000791 e006
000792 943a
000793 f7f1
000794 943a
000795 950a
000796 f7d9
000797 903f
000798 910f
000799 943a
00079a f791
00079b 950a
00079c f781
00079d e22d
00079e e065
00079f 940e 0510
0007a1 e329
0007a2 940e 0510
0007a4 e22d
0007a5 940e 0510
0007a7 e329
0007a8 940e 0510
0007aa 940c 07cc
0007ac 940e 015e
0007ae e7e8
0007af e0f3
0007b0 940e 03f9
0007b2 ef04
0007b3 2e30
0007b4 e002
0007b5 930f
0007b6 923f
0007b7 e300
0007b8 2e30
0007b9 e006
0007ba 943a
0007bb f7f1
0007bc 943a
0007bd 950a
0007be f7d9
0007bf 903f
0007c0 910f
0007c1 943a
0007c2 f791
0007c3 950a
0007c4 f781
0007c5 ec21
0007c6 e16e
0007c7 940e 0510
0007c9 ec21
0007ca 940e 0510
0007cc 1b55
0007cd 2744
0007ce 2733
0007cf 2722
0007d0 2d29
0007d1 e30c
0007d2 2e40
0007d3 e001
0007d4 2e50
0007d5 940e 0401
0007d7 6353
0007d8 726f
0007d9 3a65
0007da 12c0
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\macros.asm(124): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(190): macro 'PRINT_SCORE' called here
0007db 0000                      	PRINT_SCORE c1
0007dc ed00
0007dd 2e30
0007de e008
0007df 930f
0007e0 923f
0007e1 e300
0007e2 2e30
0007e3 e006
0007e4 943a
0007e5 f7f1
0007e6 943a
0007e7 950a
0007e8 f7d9
0007e9 903f
0007ea 910f
0007eb 943a
0007ec f791
0007ed 950a
0007ee f781                      	WAIT_MS 2000
0007ef 940e 015e
0007f1 e2ea
0007f2 e0f5
0007f3 940e 03f9
0007f5 e3ec
0007f6 e0f5
0007f7 e420
0007f8 940e 016a
0007fa 940e 03f9
0007fc 940e 0100
0007fe 940e 0fd0
000800 2f62
000801 7820
000802 f009
000803 940c 0839
000805 3468
000806 f741
000807 940e 015e
000809 e4e8
00080a e0f5
00080b 940e 03f9
00080d e5ea
00080e e0f5
00080f e420
000810 940e 016a
000812 940e 03f9
000814 940e 0100
000816 940e 0fd0
000818 2f62
000819 7820
00081a f009
00081b 940c 0839
00081d 3468
00081e f741
00081f 940e 015e
000821 e6ea
000822 e0f5
000823 940e 03f9
000825 e7e6
000826 e0f5
000827 e420
000828 940e 016a
00082a 940e 03f9
00082c 940e 0100
00082e 940e 0fd0
000830 2f62
000831 7820
000832 f009
000833 940c 0839
000835 3468
000836 f741
000837 940c 07ef                 	QUESTION striviaQ3, striviaQ32, strivia3A, strivia3B, strivia3C, strivia3D
000839 e8e4
00083a e0f5
00083b 95c8
00083c 1560
00083d f409
00083e 9468                      	COMPARE answer3
00083f f40e                      	brtc PC+2
000840 9493                      	inc c1
000841 940e 0148
000843 f00e
000844 940c 086e
000846 940e 015e
000848 e6ee
000849 e0f3
00084a 940e 03f9
00084c ef04
00084d 2e30
00084e e002
00084f 930f
000850 923f
000851 e300
000852 2e30
000853 e006
000854 943a
000855 f7f1
000856 943a
000857 950a
000858 f7d9
000859 903f
00085a 910f
00085b 943a
00085c f791
00085d 950a
00085e f781
00085f e22d
000860 e065
000861 940e 0510
000863 e329
000864 940e 0510
000866 e22d
000867 940e 0510
000869 e329
00086a 940e 0510
00086c 940c 088e
00086e 940e 015e
000870 e7e8
000871 e0f3
000872 940e 03f9
000874 ef04
000875 2e30
000876 e002
000877 930f
000878 923f
000879 e300
00087a 2e30
00087b e006
00087c 943a
00087d f7f1
00087e 943a
00087f 950a
000880 f7d9
000881 903f
000882 910f
000883 943a
000884 f791
000885 950a
000886 f781
000887 ec21
000888 e16e
000889 940e 0510
00088b ec21
00088c 940e 0510
00088e 1b55
00088f 2744
000890 2733
000891 2722
000892 2d29
000893 e30c
000894 2e40
000895 e001
000896 2e50
000897 940e 0401
000899 6353
00089a 726f
00089b 3a65
00089c 12c0
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\macros.asm(124): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(196): macro 'PRINT_SCORE' called here
00089d 0000                      	PRINT_SCORE c1
00089e ed00
00089f 2e30
0008a0 e008
0008a1 930f
0008a2 923f
0008a3 e300
0008a4 2e30
0008a5 e006
0008a6 943a
0008a7 f7f1
0008a8 943a
0008a9 950a
0008aa f7d9
0008ab 903f
0008ac 910f
0008ad 943a
0008ae f791
0008af 950a
0008b0 f781                      	WAIT_MS 2000
0008b1 940e 015e
0008b3 e8e6
0008b4 e0f5
0008b5 940e 03f9
0008b7 e9e6
0008b8 e0f5
0008b9 e420
0008ba 940e 016a
0008bc 940e 03f9
0008be 940e 0100
0008c0 940e 0fd0
0008c2 2f62
0008c3 7820
0008c4 f009
0008c5 940c 08fb
0008c7 3468
0008c8 f741
0008c9 940e 015e
0008cb eae4
0008cc e0f5
0008cd 940e 03f9
0008cf ebe6
0008d0 e0f5
0008d1 e420
0008d2 940e 016a
0008d4 940e 03f9
0008d6 940e 0100
0008d8 940e 0fd0
0008da 2f62
0008db 7820
0008dc f009
0008dd 940c 08fb
0008df 3468
0008e0 f741
0008e1 940e 015e
0008e3 ece4
0008e4 e0f5
0008e5 940e 03f9
0008e7 ede0
0008e8 e0f5
0008e9 e420
0008ea 940e 016a
0008ec 940e 03f9
0008ee 940e 0100
0008f0 940e 0fd0
0008f2 2f62
0008f3 7820
0008f4 f009
0008f5 940c 08fb
0008f7 3468
0008f8 f741
0008f9 940c 08b1                 	QUESTION striviaQ4, striviaQ42, strivia4A, strivia4B, strivia4C, strivia4D
0008fb edee
0008fc e0f5
0008fd 95c8
0008fe 1560
0008ff f409
000900 9468                      	COMPARE answer4
000901 f40e                      	brtc PC+2
000902 9493                      	inc c1
000903 940e 0148
000905 f00e
000906 940c 0930
000908 940e 015e
00090a e6ee
00090b e0f3
00090c 940e 03f9
00090e ef04
00090f 2e30
000910 e002
000911 930f
000912 923f
000913 e300
000914 2e30
000915 e006
000916 943a
000917 f7f1
000918 943a
000919 950a
00091a f7d9
00091b 903f
00091c 910f
00091d 943a
00091e f791
00091f 950a
000920 f781
000921 e22d
000922 e065
000923 940e 0510
000925 e329
000926 940e 0510
000928 e22d
000929 940e 0510
00092b e329
00092c 940e 0510
00092e 940c 0950
000930 940e 015e
000932 e7e8
000933 e0f3
000934 940e 03f9
000936 ef04
000937 2e30
000938 e002
000939 930f
00093a 923f
00093b e300
00093c 2e30
00093d e006
00093e 943a
00093f f7f1
000940 943a
000941 950a
000942 f7d9
000943 903f
000944 910f
000945 943a
000946 f791
000947 950a
000948 f781
000949 ec21
00094a e16e
00094b 940e 0510
00094d ec21
00094e 940e 0510
000950 1b55
000951 2744
000952 2733
000953 2722
000954 2d29
000955 e30c
000956 2e40
000957 e001
000958 2e50
000959 940e 0401
00095b 6353
00095c 726f
00095d 3a65
00095e 12c0
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\macros.asm(124): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(202): macro 'PRINT_SCORE' called here
00095f 0000                      	PRINT_SCORE c1
000960 ed00
000961 2e30
000962 e008
000963 930f
000964 923f
000965 e300
000966 2e30
000967 e006
000968 943a
000969 f7f1
00096a 943a
00096b 950a
00096c f7d9
00096d 903f
00096e 910f
00096f 943a
000970 f791
000971 950a
000972 f781                      	WAIT_MS 2000
000973 940e 015e
000975 eee0
000976 e0f5
000977 940e 03f9
000979 eeec
00097a e0f5
00097b e420
00097c 940e 016a
00097e 940e 03f9
000980 940e 0100
000982 940e 0fd0
000984 2f62
000985 7820
000986 f009
000987 940c 09bd
000989 3468
00098a f741
00098b 940e 015e
00098d efe6
00098e e0f5
00098f 940e 03f9
000991 e0e8
000992 e0f6
000993 e420
000994 940e 016a
000996 940e 03f9
000998 940e 0100
00099a 940e 0fd0
00099c 2f62
00099d 7820
00099e f009
00099f 940c 09bd
0009a1 3468
0009a2 f741
0009a3 940e 015e
0009a5 e1e6
0009a6 e0f6
0009a7 940e 03f9
0009a9 e2e0
0009aa e0f6
0009ab e420
0009ac 940e 016a
0009ae 940e 03f9
0009b0 940e 0100
0009b2 940e 0fd0
0009b4 2f62
0009b5 7820
0009b6 f009
0009b7 940c 09bd
0009b9 3468
0009ba f741
0009bb 940c 0973                 	QUESTION striviaQ5, striviaQ52, strivia5A, strivia5B, strivia5C, strivia5D
0009bd e2e8
0009be e0f6
0009bf 95c8
0009c0 1560
0009c1 f409
0009c2 9468                      	COMPARE answer5
0009c3 f40e                      	brtc PC+2
0009c4 9493                      	inc c1
0009c5 940e 0148
0009c7 f00e
0009c8 940c 09f2
0009ca 940e 015e
0009cc e6ee
0009cd e0f3
0009ce 940e 03f9
0009d0 ef04
0009d1 2e30
0009d2 e002
0009d3 930f
0009d4 923f
0009d5 e300
0009d6 2e30
0009d7 e006
0009d8 943a
0009d9 f7f1
0009da 943a
0009db 950a
0009dc f7d9
0009dd 903f
0009de 910f
0009df 943a
0009e0 f791
0009e1 950a
0009e2 f781
0009e3 e22d
0009e4 e065
0009e5 940e 0510
0009e7 e329
0009e8 940e 0510
0009ea e22d
0009eb 940e 0510
0009ed e329
0009ee 940e 0510
0009f0 940c 0a12
0009f2 940e 015e
0009f4 e7e8
0009f5 e0f3
0009f6 940e 03f9
0009f8 ef04
0009f9 2e30
0009fa e002
0009fb 930f
0009fc 923f
0009fd e300
0009fe 2e30
0009ff e006
000a00 943a
000a01 f7f1
000a02 943a
000a03 950a
000a04 f7d9
000a05 903f
000a06 910f
000a07 943a
000a08 f791
000a09 950a
000a0a f781
000a0b ec21
000a0c e16e
000a0d 940e 0510
000a0f ec21
000a10 940e 0510
000a12 1b55
000a13 2744
000a14 2733
000a15 2722
000a16 2d29
000a17 e30c
000a18 2e40
000a19 e001
000a1a 2e50
000a1b 940e 0401
000a1d 6353
000a1e 726f
000a1f 3a65
000a20 12c0
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\macros.asm(124): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(208): macro 'PRINT_SCORE' called here
000a21 0000                      	PRINT_SCORE c1
000a22 ed00
000a23 2e30
000a24 e008
000a25 930f
000a26 923f
000a27 e300
000a28 2e30
000a29 e006
000a2a 943a
000a2b f7f1
000a2c 943a
000a2d 950a
000a2e f7d9
000a2f 903f
000a30 910f
000a31 943a
000a32 f791
000a33 950a
000a34 f781                      	WAIT_MS 2000
000a35 940e 015e
000a37 e2ea
000a38 e0f6
000a39 940e 03f9
000a3b e3ec
000a3c e0f6
000a3d e420
000a3e 940e 016a
000a40 940e 03f9
000a42 940e 0100
000a44 940e 0fd0
000a46 2f62
000a47 7820
000a48 f009
000a49 940c 0a7f
000a4b 3468
000a4c f741
000a4d 940e 015e
000a4f e4ec
000a50 e0f6
000a51 940e 03f9
000a53 e5ee
000a54 e0f6
000a55 e420
000a56 940e 016a
000a58 940e 03f9
000a5a 940e 0100
000a5c 940e 0fd0
000a5e 2f62
000a5f 7820
000a60 f009
000a61 940c 0a7f
000a63 3468
000a64 f741
000a65 940e 015e
000a67 e6ee
000a68 e0f6
000a69 940e 03f9
000a6b e7ec
000a6c e0f6
000a6d e420
000a6e 940e 016a
000a70 940e 03f9
000a72 940e 0100
000a74 940e 0fd0
000a76 2f62
000a77 7820
000a78 f009
000a79 940c 0a7f
000a7b 3468
000a7c f741
000a7d 940c 0a35                 	QUESTION striviaQ6, striviaQ62, strivia6A, strivia6B, strivia6C, strivia6D
000a7f e8e6
000a80 e0f6
000a81 95c8
000a82 1560
000a83 f409
000a84 9468                      	COMPARE answer6
000a85 f40e                      	brtc PC+2
000a86 9493                      	inc c1
000a87 940e 0148
000a89 f00e
000a8a 940c 0ab4
000a8c 940e 015e
000a8e e6ee
000a8f e0f3
000a90 940e 03f9
000a92 ef04
000a93 2e30
000a94 e002
000a95 930f
000a96 923f
000a97 e300
000a98 2e30
000a99 e006
000a9a 943a
000a9b f7f1
000a9c 943a
000a9d 950a
000a9e f7d9
000a9f 903f
000aa0 910f
000aa1 943a
000aa2 f791
000aa3 950a
000aa4 f781
000aa5 e22d
000aa6 e065
000aa7 940e 0510
000aa9 e329
000aaa 940e 0510
000aac e22d
000aad 940e 0510
000aaf e329
000ab0 940e 0510
000ab2 940c 0ad4
000ab4 940e 015e
000ab6 e7e8
000ab7 e0f3
000ab8 940e 03f9
000aba ef04
000abb 2e30
000abc e002
000abd 930f
000abe 923f
000abf e300
000ac0 2e30
000ac1 e006
000ac2 943a
000ac3 f7f1
000ac4 943a
000ac5 950a
000ac6 f7d9
000ac7 903f
000ac8 910f
000ac9 943a
000aca f791
000acb 950a
000acc f781
000acd ec21
000ace e16e
000acf 940e 0510
000ad1 ec21
000ad2 940e 0510
000ad4 1b55
000ad5 2744
000ad6 2733
000ad7 2722
000ad8 2d29
000ad9 e30c
000ada 2e40
000adb e001
000adc 2e50
000add 940e 0401
000adf 6353
000ae0 726f
000ae1 3a65
000ae2 12c0
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\macros.asm(124): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(214): macro 'PRINT_SCORE' called here
000ae3 0000                      	PRINT_SCORE c1
000ae4 ed00
000ae5 2e30
000ae6 e008
000ae7 930f
000ae8 923f
000ae9 e300
000aea 2e30
000aeb e006
000aec 943a
000aed f7f1
000aee 943a
000aef 950a
000af0 f7d9
000af1 903f
000af2 910f
000af3 943a
000af4 f791
000af5 950a
000af6 f781                      	WAIT_MS 2000
000af7 940e 015e
000af9 e8e8
000afa e0f6
000afb 940e 03f9
000afd e9e6
000afe e0f6
000aff e420
000b00 940e 016a
000b02 940e 03f9
000b04 940e 0100
000b06 940e 0fd0
000b08 2f62
000b09 7820
000b0a f009
000b0b 940c 0b41
000b0d 3468
000b0e f741
000b0f 940e 015e
000b11 eae2
000b12 e0f6
000b13 940e 03f9
000b15 ebe4
000b16 e0f6
000b17 e420
000b18 940e 016a
000b1a 940e 03f9
000b1c 940e 0100
000b1e 940e 0fd0
000b20 2f62
000b21 7820
000b22 f009
000b23 940c 0b41
000b25 3468
000b26 f741
000b27 940e 015e
000b29 ece0
000b2a e0f6
000b2b 940e 03f9
000b2d ecea
000b2e e0f6
000b2f e420
000b30 940e 016a
000b32 940e 03f9
000b34 940e 0100
000b36 940e 0fd0
000b38 2f62
000b39 7820
000b3a f009
000b3b 940c 0b41
000b3d 3468
000b3e f741
000b3f 940c 0af7                 	QUESTION striviaQ7, striviaQ72, strivia7A, strivia7B, strivia7C, strivia7D
000b41 ede4
000b42 e0f6
000b43 95c8
000b44 1560
000b45 f409
000b46 9468                      	COMPARE answer7
000b47 f40e                      	brtc PC+2
000b48 9493                      	inc c1
000b49 940e 0148
000b4b f00e
000b4c 940c 0b76
000b4e 940e 015e
000b50 e6ee
000b51 e0f3
000b52 940e 03f9
000b54 ef04
000b55 2e30
000b56 e002
000b57 930f
000b58 923f
000b59 e300
000b5a 2e30
000b5b e006
000b5c 943a
000b5d f7f1
000b5e 943a
000b5f 950a
000b60 f7d9
000b61 903f
000b62 910f
000b63 943a
000b64 f791
000b65 950a
000b66 f781
000b67 e22d
000b68 e065
000b69 940e 0510
000b6b e329
000b6c 940e 0510
000b6e e22d
000b6f 940e 0510
000b71 e329
000b72 940e 0510
000b74 940c 0b96
000b76 940e 015e
000b78 e7e8
000b79 e0f3
000b7a 940e 03f9
000b7c ef04
000b7d 2e30
000b7e e002
000b7f 930f
000b80 923f
000b81 e300
000b82 2e30
000b83 e006
000b84 943a
000b85 f7f1
000b86 943a
000b87 950a
000b88 f7d9
000b89 903f
000b8a 910f
000b8b 943a
000b8c f791
000b8d 950a
000b8e f781
000b8f ec21
000b90 e16e
000b91 940e 0510
000b93 ec21
000b94 940e 0510
000b96 1b55
000b97 2744
000b98 2733
000b99 2722
000b9a 2d29
000b9b e30c
000b9c 2e40
000b9d e001
000b9e 2e50
000b9f 940e 0401
000ba1 6353
000ba2 726f
000ba3 3a65
000ba4 12c0
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\macros.asm(124): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(220): macro 'PRINT_SCORE' called here
000ba5 0000                      	PRINT_SCORE c1
000ba6 ed00
000ba7 2e30
000ba8 e008
000ba9 930f
000baa 923f
000bab e300
000bac 2e30
000bad e006
000bae 943a
000baf f7f1
000bb0 943a
000bb1 950a
000bb2 f7d9
000bb3 903f
000bb4 910f
000bb5 943a
000bb6 f791
000bb7 950a
000bb8 f781                      	WAIT_MS 2000
000bb9 940e 015e
000bbb ede6
000bbc e0f6
000bbd 940e 03f9
000bbf eee8
000bc0 e0f6
000bc1 e420
000bc2 940e 016a
000bc4 940e 03f9
000bc6 940e 0100
000bc8 940e 0fd0
000bca 2f62
000bcb 7820
000bcc f009
000bcd 940c 0c03
000bcf 3468
000bd0 f741
000bd1 940e 015e
000bd3 efe6
000bd4 e0f6
000bd5 940e 03f9
000bd7 efee
000bd8 e0f6
000bd9 e420
000bda 940e 016a
000bdc 940e 03f9
000bde 940e 0100
000be0 940e 0fd0
000be2 2f62
000be3 7820
000be4 f009
000be5 940c 0c03
000be7 3468
000be8 f741
000be9 940e 015e
000beb e0ec
000bec e0f7
000bed 940e 03f9
000bef e1e6
000bf0 e0f7
000bf1 e420
000bf2 940e 016a
000bf4 940e 03f9
000bf6 940e 0100
000bf8 940e 0fd0
000bfa 2f62
000bfb 7820
000bfc f009
000bfd 940c 0c03
000bff 3468
000c00 f741
000c01 940c 0bb9                 	QUESTION striviaQ8, striviaQ82, strivia8A, strivia8B, strivia8C, strivia8D
000c03 e2e8
000c04 e0f7
000c05 95c8
000c06 1560
000c07 f409
000c08 9468                      	COMPARE answer8
000c09 f40e                      	brtc PC+2
000c0a 9493                      	inc c1
000c0b 940e 0148
000c0d f00e
000c0e 940c 0c38
000c10 940e 015e
000c12 e6ee
000c13 e0f3
000c14 940e 03f9
000c16 ef04
000c17 2e30
000c18 e002
000c19 930f
000c1a 923f
000c1b e300
000c1c 2e30
000c1d e006
000c1e 943a
000c1f f7f1
000c20 943a
000c21 950a
000c22 f7d9
000c23 903f
000c24 910f
000c25 943a
000c26 f791
000c27 950a
000c28 f781
000c29 e22d
000c2a e065
000c2b 940e 0510
000c2d e329
000c2e 940e 0510
000c30 e22d
000c31 940e 0510
000c33 e329
000c34 940e 0510
000c36 940c 0c58
000c38 940e 015e
000c3a e7e8
000c3b e0f3
000c3c 940e 03f9
000c3e ef04
000c3f 2e30
000c40 e002
000c41 930f
000c42 923f
000c43 e300
000c44 2e30
000c45 e006
000c46 943a
000c47 f7f1
000c48 943a
000c49 950a
000c4a f7d9
000c4b 903f
000c4c 910f
000c4d 943a
000c4e f791
000c4f 950a
000c50 f781
000c51 ec21
000c52 e16e
000c53 940e 0510
000c55 ec21
000c56 940e 0510
000c58 1b55
000c59 2744
000c5a 2733
000c5b 2722
000c5c 2d29
000c5d e30c
000c5e 2e40
000c5f e001
000c60 2e50
000c61 940e 0401
000c63 6353
000c64 726f
000c65 3a65
000c66 12c0
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\macros.asm(124): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(226): macro 'PRINT_SCORE' called here
000c67 0000                      	PRINT_SCORE c1
000c68 ed00
000c69 2e30
000c6a e008
000c6b 930f
000c6c 923f
000c6d e300
000c6e 2e30
000c6f e006
000c70 943a
000c71 f7f1
000c72 943a
000c73 950a
000c74 f7d9
000c75 903f
000c76 910f
000c77 943a
000c78 f791
000c79 950a
000c7a f781                      	WAIT_MS 2000
000c7b 940e 015e
000c7d e2ea
000c7e e0f7
000c7f 940e 03f9
000c81 e3ea
000c82 e0f7
000c83 e420
000c84 940e 016a
000c86 940e 03f9
000c88 940e 0100
000c8a 940e 0fd0
000c8c 2f62
000c8d 7820
000c8e f009
000c8f 940c 0cc5
000c91 3468
000c92 f741
000c93 940e 015e
000c95 e4ec
000c96 e0f7
000c97 940e 03f9
000c99 e5ee
000c9a e0f7
000c9b e420
000c9c 940e 016a
000c9e 940e 03f9
000ca0 940e 0100
000ca2 940e 0fd0
000ca4 2f62
000ca5 7820
000ca6 f009
000ca7 940c 0cc5
000ca9 3468
000caa f741
000cab 940e 015e
000cad e6ec
000cae e0f7
000caf 940e 03f9
000cb1 e7e4
000cb2 e0f7
000cb3 e420
000cb4 940e 016a
000cb6 940e 03f9
000cb8 940e 0100
000cba 940e 0fd0
000cbc 2f62
000cbd 7820
000cbe f009
000cbf 940c 0cc5
000cc1 3468
000cc2 f741
000cc3 940c 0c7b                 	QUESTION striviaQ9, striviaQ92, strivia9A, strivia9B, strivia9C, strivia9D
000cc5 e8e6
000cc6 e0f7
000cc7 95c8
000cc8 1560
000cc9 f409
000cca 9468                      	COMPARE answer9
000ccb f40e                      	brtc PC+2
000ccc 9493                      	inc c1
000ccd 940e 0148
000ccf f00e
000cd0 940c 0cfa
000cd2 940e 015e
000cd4 e6ee
000cd5 e0f3
000cd6 940e 03f9
000cd8 ef04
000cd9 2e30
000cda e002
000cdb 930f
000cdc 923f
000cdd e300
000cde 2e30
000cdf e006
000ce0 943a
000ce1 f7f1
000ce2 943a
000ce3 950a
000ce4 f7d9
000ce5 903f
000ce6 910f
000ce7 943a
000ce8 f791
000ce9 950a
000cea f781
000ceb e22d
000cec e065
000ced 940e 0510
000cef e329
000cf0 940e 0510
000cf2 e22d
000cf3 940e 0510
000cf5 e329
000cf6 940e 0510
000cf8 940c 0d1a
000cfa 940e 015e
000cfc e7e8
000cfd e0f3
000cfe 940e 03f9
000d00 ef04
000d01 2e30
000d02 e002
000d03 930f
000d04 923f
000d05 e300
000d06 2e30
000d07 e006
000d08 943a
000d09 f7f1
000d0a 943a
000d0b 950a
000d0c f7d9
000d0d 903f
000d0e 910f
000d0f 943a
000d10 f791
000d11 950a
000d12 f781
000d13 ec21
000d14 e16e
000d15 940e 0510
000d17 ec21
000d18 940e 0510
000d1a 1b55
000d1b 2744
000d1c 2733
000d1d 2722
000d1e 2d29
000d1f e30c
000d20 2e40
000d21 e001
000d22 2e50
000d23 940e 0401
000d25 6353
000d26 726f
000d27 3a65
000d28 12c0
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\macros.asm(124): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(232): macro 'PRINT_SCORE' called here
000d29 0000                      	PRINT_SCORE c1
000d2a ed00
000d2b 2e30
000d2c e008
000d2d 930f
000d2e 923f
000d2f e300
000d30 2e30
000d31 e006
000d32 943a
000d33 f7f1
000d34 943a
000d35 950a
000d36 f7d9
000d37 903f
000d38 910f
000d39 943a
000d3a f791
000d3b 950a
000d3c f781                      	WAIT_MS 2000
000d3d 940e 015e
000d3f e8e8
000d40 e0f7
000d41 940e 03f9
000d43 e9e6
000d44 e0f7
000d45 e420
000d46 940e 016a
000d48 940e 03f9
000d4a 940e 0100
000d4c 940e 0fd0
000d4e 2f62
000d4f 7820
000d50 f009
000d51 940c 0d87
000d53 3468
000d54 f741
000d55 940e 015e
000d57 eae2
000d58 e0f7
000d59 940e 03f9
000d5b ebe0
000d5c e0f7
000d5d e420
000d5e 940e 016a
000d60 940e 03f9
000d62 940e 0100
000d64 940e 0fd0
000d66 2f62
000d67 7820
000d68 f009
000d69 940c 0d87
000d6b 3468
000d6c f741
000d6d 940e 015e
000d6f ece2
000d70 e0f7
000d71 940e 03f9
000d73 ede0
000d74 e0f7
000d75 e420
000d76 940e 016a
000d78 940e 03f9
000d7a 940e 0100
000d7c 940e 0fd0
000d7e 2f62
000d7f 7820
000d80 f009
000d81 940c 0d87
000d83 3468
000d84 f741
000d85 940c 0d3d                 	QUESTION striviaQ10, striviaQ102, strivia10A, strivia10B, strivia10C, strivia10D
000d87 eee0
000d88 e0f7
000d89 95c8
000d8a 1560
000d8b f409
000d8c 9468                      	COMPARE answer10
000d8d f40e                      	brtc PC+2
000d8e 9493                      	inc c1
000d8f 940e 0148
000d91 f00e
000d92 940c 0dbc
000d94 940e 015e
000d96 e6ee
000d97 e0f3
000d98 940e 03f9
000d9a ef04
000d9b 2e30
000d9c e002
000d9d 930f
000d9e 923f
000d9f e300
000da0 2e30
000da1 e006
000da2 943a
000da3 f7f1
000da4 943a
000da5 950a
000da6 f7d9
000da7 903f
000da8 910f
000da9 943a
000daa f791
000dab 950a
000dac f781
000dad e22d
000dae e065
000daf 940e 0510
000db1 e329
000db2 940e 0510
000db4 e22d
000db5 940e 0510
000db7 e329
000db8 940e 0510
000dba 940c 0ddc
000dbc 940e 015e
000dbe e7e8
000dbf e0f3
000dc0 940e 03f9
000dc2 ef04
000dc3 2e30
000dc4 e002
000dc5 930f
000dc6 923f
000dc7 e300
000dc8 2e30
000dc9 e006
000dca 943a
000dcb f7f1
000dcc 943a
000dcd 950a
000dce f7d9
000dcf 903f
000dd0 910f
000dd1 943a
000dd2 f791
000dd3 950a
000dd4 f781
000dd5 ec21
000dd6 e16e
000dd7 940e 0510
000dd9 ec21
000dda 940e 0510
000ddc 1b55
000ddd 2744
000dde 2733
000ddf 2722
000de0 2d29
000de1 e30c
000de2 2e40
000de3 e001
000de4 2e50
000de5 940e 0401
000de7 6353
000de8 726f
000de9 3a65
000dea 12c0
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\macros.asm(124): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(238): macro 'PRINT_SCORE' called here
000deb 0000                      	PRINT_SCORE c1
000dec ed00
000ded 2e30
000dee e008
000def 930f
000df0 923f
000df1 e300
000df2 2e30
000df3 e006
000df4 943a
000df5 f7f1
000df6 943a
000df7 950a
000df8 f7d9
000df9 903f
000dfa 910f
000dfb 943a
000dfc f791
000dfd 950a
000dfe f781                      	WAIT_MS 2000
000dff e005                      	ldi w, 0x05
000e00 1690                      	cp c1, w
000e01 f410                      	brsh trivia_won
000e02 940c 0e8f                 	jmp trivia_lost
                                 trivia_won:
000e04 940e 015e
000e06 ece6
000e07 e0f3
000e08 940e 03f9
000e0a ede6
000e0b e0f3
000e0c e420
000e0d 940e 016a
000e0f 940e 03f9                     DISPLAY2 strwin1, strwin2
000e11 e620
000e12 e560
000e13 940e 0510
000e15 e820
000e16 e36c
000e17 940e 0510
000e19 e620
000e1a e560
000e1b 940e 0510
000e1d e42c
000e1e e36c
000e1f 940e 0510
000e21 e420
000e22 e36c
000e23 940e 0510
000e25 e320
000e26 e36c
000e27 940e 0510
000e29 e226
000e2a ea6a
000e2b 940e 0510
000e2d e320
000e2e ea6a
000e2f 940e 0510
000e31 e52b
000e32 e560
000e33 940e 0510
000e35 e729
000e36 e36c
000e37 940e 0510
000e39 e52b
000e3a e560
000e3b 940e 0510
000e3d e428
000e3e e36c
000e3f 940e 0510
000e41 e12e
000e42 e36c
000e43 940e 0510
000e45 e22d
000e46 e36c
000e47 940e 0510
000e49 e224
000e4a ea6a
000e4b 940e 0510
000e4d e22d
000e4e ea6a
000e4f 940e 0510
000e51 e521
000e52 e560
000e53 940e 0510
000e55 e62c
000e56 e36c
000e57 940e 0510
000e59 e521
000e5a e560
000e5b 940e 0510
000e5d e420
000e5e e36c
000e5f 940e 0510
000e61 e326
000e62 e36c
000e63 940e 0510
000e65 e228
000e66 ea6a
000e67 940e 0510
000e69 e224
000e6a ec68
000e6b 940e 0510                 	CELEBRATE_song
000e6d 940e 015e
000e6f ebe0
000e70 e0f3
000e71 940e 03f9
000e73 ebea
000e74 e0f3
000e75 e420
000e76 940e 016a
000e78 940e 03f9                 	DISPLAY2 strclue1a, strclue1b
000e7a ea00
000e7b 2e30
000e7c e100
000e7d 930f
000e7e 923f
000e7f e300
000e80 2e30
000e81 e006
000e82 943a
000e83 f7f1
000e84 943a
000e85 950a
000e86 f7d9
000e87 903f
000e88 910f
000e89 943a
000e8a f791
000e8b 950a
000e8c f781                      	WAIT_MS 4000
000e8d 940c 05e0                 	jmp main_loop
                                 trivia_lost:
000e8f 940e 015e
000e91 edee
000e92 e0f3
000e93 940e 03f9
000e95 eee8
000e96 e0f3
000e97 e420
000e98 940e 016a
000e9a 940e 03f9                 	DISPLAY2 strlose1, strlose2
000e9c e323
000e9d e560
000e9e 940e 0510
000ea0 e30c
000ea1 2e30
000ea2 e001
000ea3 930f
000ea4 923f
000ea5 e300
000ea6 2e30
000ea7 e006
000ea8 943a
000ea9 f7f1
000eaa 943a
000eab 950a
000eac f7d9
000ead 903f
000eae 910f
000eaf 943a
000eb0 f791
000eb1 950a
000eb2 f781
000eb3 e224
000eb4 e56a
000eb5 940e 0510
000eb7 e30c
000eb8 2e30
000eb9 e001
000eba 930f
000ebb 923f
000ebc e300
000ebd 2e30
000ebe e006
000ebf 943a
000ec0 f7f1
000ec1 943a
000ec2 950a
000ec3 f7d9
000ec4 903f
000ec5 910f
000ec6 943a
000ec7 f791
000ec8 950a
000ec9 f781
000eca e224
000ecb e466
000ecc 940e 0510
000ece e30c
000ecf 2e30
000ed0 e001
000ed1 930f
000ed2 923f
000ed3 e300
000ed4 2e30
000ed5 e006
000ed6 943a
000ed7 f7f1
000ed8 943a
000ed9 950a
000eda f7d9
000edb 903f
000edc 910f
000edd 943a
000ede f791
000edf 950a
000ee0 f781
000ee1 e224
000ee2 e466
000ee3 940e 0510
000ee5 e30c
000ee6 2e30
000ee7 e001
000ee8 930f
000ee9 923f
000eea e300
000eeb 2e30
000eec e006
000eed 943a
000eee f7f1
000eef 943a
000ef0 950a
000ef1 f7d9
000ef2 903f
000ef3 910f
000ef4 943a
000ef5 f791
000ef6 950a
000ef7 f781
000ef8 e224
000ef9 e466
000efa 940e 0510
000efc e226
000efd e466
000efe 940e 0510
000f00 e22a
000f01 e466
000f02 940e 0510
000f04 e320
000f05 e86c
000f06 940e 0510
000f08 eb0c
000f09 2e30
000f0a e003
000f0b 930f
000f0c 923f
000f0d e300
000f0e 2e30
000f0f e006
000f10 943a
000f11 f7f1
000f12 943a
000f13 950a
000f14 f7d9
000f15 903f
000f16 910f
000f17 943a
000f18 f791
000f19 950a
000f1a f781
000f1b e320
000f1c e664
000f1d 940e 0510
000f1f e420
000f20 e664
000f21 940e 0510
000f23 e42c
000f24 e664
000f25 940e 0510
000f27 e326
000f28 e664
000f29 940e 0510
000f2b e320
000f2c e664
000f2d 940e 0510
000f2f e326
000f30 e664
000f31 940e 0510
000f33 e32c
000f34 e664
000f35 940e 0510
000f37 e326
000f38 e664
000f39 940e 0510
000f3b e32c
000f3c e664
000f3d 940e 0510
000f3f e420
000f40 e560
000f41 940e 0510
000f43 e428
000f44 e36c
000f45 940e 0510
000f47 e420
000f48 e966
000f49 940e 0510                 	LOSE_SONG
000f4b 940c 05e0                 	jmp main_loop
                                 
                                 lava:
000f4d 940e 015e
000f4f e3ec
000f50 e0f3
000f51 940e 03f9
000f53 e5ec
000f54 e0f3
000f55 e420
000f56 940e 016a
000f58 940e 03f9                 	DISPLAY2 strwelcome, strlava
000f5a ed00
000f5b 2e30
000f5c e008
000f5d 930f
000f5e 923f
000f5f e300
000f60 2e30
000f61 e006
000f62 943a
000f63 f7f1
000f64 943a
000f65 950a
000f66 f7d9
000f67 903f
000f68 910f
000f69 943a
000f6a f791
000f6b 950a
000f6c f781                      	WAIT_MS 2000
000f6d 940e 015e
000f6f eae0
000f70 e0f3
000f71 940e 03f9                 	DISPLAY1 strlava2
000f73 ed00
000f74 2e30
000f75 e008
000f76 930f
000f77 923f
000f78 e300
000f79 2e30
000f7a e006
000f7b 943a
000f7c f7f1
000f7d 943a
000f7e 950a
000f7f f7d9
000f80 903f
000f81 910f
000f82 943a
000f83 f791
000f84 950a
000f85 f781                      	WAIT_MS 2000
                                 	; start counter of game wins
000f86 e000
000f87 2e90                      	_LDI c1, 0x00
000f88 940e 015e
000f8a eee2
000f8b e0f7
000f8c 940e 03f9                 	DISPLAY1 strlava3
                                  ; allow btw 24 and 26C
000f8e 940e 0585                 	call reset_wire
000f90 5820                      	subi a0, 0x80 ;24*16=400 = 0x0180
000f91 4031                      	sbci a1, 0x01
000f92 f012                      	brmi PC+3
000f93 940e 015e
000f95 ebe0
000f96 e0f3
000f97 940e 03f9                 	DISPLAY1 strclue1a
000f99 ed00
000f9a 2e30
000f9b e008
000f9c 930f
000f9d 923f
000f9e e300
000f9f 2e30
000fa0 e006
000fa1 943a
000fa2 f7f1
000fa3 943a
000fa4 950a
000fa5 f7d9
000fa6 903f
000fa7 910f
000fa8 943a
000fa9 f791
000faa 950a
000fab f781                      	WAIT_MS 2000
000fac 940c 05e0                 	jmp main_loop
                                 
                                 
                                 end:
000fae 940e 015e
000fb0 e5ea
000fb1 e0f4
000fb2 940e 03f9
000fb4 e6e6
000fb5 e0f4
000fb6 e420
000fb7 940e 016a
000fb9 940e 03f9                 	DISPLAY2 str10, str11
000fbb ed00
000fbc 2e30
000fbd e008
000fbe 930f
000fbf 923f
000fc0 e300
000fc1 2e30
000fc2 e006
000fc3 943a
000fc4 f7f1
000fc5 943a
000fc6 950a
000fc7 f7d9
000fc8 903f
000fc9 910f
000fca 943a
000fcb f791
000fcc 950a
000fcd f781                      	WAIT_MS 2000
000fce 940c 05c5                 	jmp reset
                                 
                                 check_reset:
000fd0 e108
000fd1 1680                      	_CPI c0, 0x18 ; check if * key pressed
000fd2 f409                      	brne PC+2
000fd3 940c 05c5                 	jmp reset


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega128" register use summary:
x  :   6 y  :   0 z  :   0 r0 :  20 r1 :   6 r2 :   6 r3 : 359 r4 :  12 
r5 :  12 r6 :   0 r7 :   0 r8 :  11 r9 :  28 r10:   5 r11:   6 r12:  11 
r13:   0 r14:   8 r15:   4 r16: 733 r17:   1 r18: 279 r19:  43 r20:  28 
r21:  36 r22: 166 r23:  29 r24:   8 r25:  16 r26:   3 r27:   3 r28:   0 
r29:   0 r30: 128 r31: 122 
Registers used: 28 out of 35 (80.0%)

"ATmega128" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   0 add   :   4 adiw  :   6 and   :   4 
andi  :  37 asr   :   2 bclr  :   0 bld   :   2 brbc  :   0 brbs  :   0 
brcc  :   5 brcs  :   0 break :   0 breq  :  51 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 brlt  :   0 brmi  :   2 
brne  : 263 brpl  :   1 brsh  :   2 brtc  :  15 brts  :  10 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   6 call  : 403 cbi   :   7 cbr   :   0 
clc   :   1 clh   :   0 cli   :   0 cln   :   0 clr   :  55 cls   :   0 
clt   :   1 clv   :   0 clz   :   0 com   :   8 cp    :  13 cpc   :   3 
cpi   :  43 cpse  :   0 dec   : 266 elpm  :   0 eor   :   1 fmul  :   0 
fmuls :   0 fmulsu:   0 icall :   1 ijmp  :   1 in    :  10 inc   :  12 
jmp   :  79 ld    :   6 ldd   :   0 ldi   : 755 lds   :   3 lpm   :  48 
lsl   :   1 lsr   :   3 mov   : 209 movw  :   0 mul   :   0 muls  :   0 
mulsu :   0 neg   :   0 nop   :   8 or    :   0 ori   :   2 out   :  20 
pop   : 127 push  : 126 rcall :  55 ret   :  30 reti  :   2 rjmp  :  48 
rol   :  10 ror   :  17 sbc   :   5 sbci  :   2 sbi   :   6 sbic  :   0 
sbis  :   1 sbiw  :   0 sbr   :   1 sbrc  :  22 sbrs  :   0 sec   :   0 
seh   :   0 sei   :   2 sen   :   0 ser   :   0 ses   :   0 set   :  11 
sev   :   0 sez   :   0 sleep :   0 spm   :   0 st    :   0 std   :   0 
sts   :   3 sub   :  15 subi  :  11 swap  :   4 tst   :  15 wdr   :   0 

Instructions used: 62 out of 114 (54.4%)

"ATmega128" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x001fac   6676   1388   8064  131072   6.2%
[.dseg] 0x000100 0x000100      0      0      0    4096   0.0%
[.eseg] 0x000000 0x000000      0      0      0    4096   0.0%

Assembly complete, 0 errors, 73 warnings
