-- Generated by DDR SDRAM Controller 9.0 [Altera, IP Toolbench 1.3.0 Build 132]
-- ************************************************************
-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
-- ************************************************************
-- Copyright (C) 1991-2009 Altera Corporation
-- Any megafunction design, and related net list (encrypted or decrypted),
-- support information, device programming or simulation file, and any other
-- associated documentation or information provided by Altera or a partner
-- under Altera's Megafunction Partnership Program may be used only to
-- program PLD devices (but not masked PLD devices) from Altera.  Any other
-- use of such megafunction design, net list, support information, device
-- programming or simulation file, or any other related documentation or
-- information is prohibited for any other purpose, including, but not
-- limited to modification, reverse engineering, de-compiling, or use with
-- any other silicon devices, unless such use is explicitly licensed under
-- a separate agreement with Altera or a megafunction partner.  Title to
-- the intellectual property, including patents, copyrights, trademarks,
-- trade secrets, or maskworks, embodied in any such megafunction design,
-- net list, support information, device programming or simulation file, or
-- any other related documentation or information provided by Altera or a
-- megafunction partner, remains with Altera, the megafunction partner, or
-- their respective licensors.  No other licenses, including any licenses
-- needed under any third party's intellectual property, are provided herein.

component ddr_sdram_0
	PORT (
		write_clk	: IN STD_LOGIC;
		clk	: IN STD_LOGIC;
		reset_n	: IN STD_LOGIC;
		local_read_req	: IN STD_LOGIC;
		local_write_req	: IN STD_LOGIC;
		local_addr	: IN STD_LOGIC_VECTOR (22 DOWNTO 0);
		local_wdata	: IN STD_LOGIC_VECTOR (31 DOWNTO 0);
		local_be	: IN STD_LOGIC_VECTOR (3 DOWNTO 0);
		dqs_delay_ctrl	: IN STD_LOGIC_VECTOR (5 DOWNTO 0);
		dqsupdate	: IN STD_LOGIC;
		local_ready	: OUT STD_LOGIC;
		local_rdata	: OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
		local_rdata_valid	: OUT STD_LOGIC;
		clk_to_sdram	: OUT STD_LOGIC;
		clk_to_sdram_n	: OUT STD_LOGIC;
		ddr_cs_n	: OUT STD_LOGIC;
		ddr_cke	: OUT STD_LOGIC;
		ddr_a	: OUT STD_LOGIC_VECTOR (12 DOWNTO 0);
		ddr_ba	: OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
		ddr_ras_n	: OUT STD_LOGIC;
		ddr_cas_n	: OUT STD_LOGIC;
		ddr_we_n	: OUT STD_LOGIC;
		ddr_dm	: OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
		stratix_dll_control	: OUT STD_LOGIC;
		ddr_dq	: INOUT STD_LOGIC_VECTOR (15 DOWNTO 0);
		ddr_dqs	: INOUT STD_LOGIC_VECTOR (1 DOWNTO 0)
	);
end component;
