// Seed: 1314711495
module module_0 (
    output supply0 id_0,
    output tri1 id_1
);
  wire id_3;
  assign id_0 = 1;
  assign module_1.id_7 = 0;
endmodule
module module_1 #(
    parameter id_21 = 32'd43,
    parameter id_25 = 32'd79,
    parameter id_5  = 32'd61
) (
    input supply1 id_0,
    input tri0 id_1,
    input tri id_2,
    input tri1 id_3,
    output supply0 id_4,
    input supply1 _id_5,
    output logic id_6,
    output supply0 id_7,
    input supply1 id_8,
    input tri1 id_9,
    input tri1 id_10,
    input tri1 id_11
    , id_31,
    input wor id_12,
    input tri0 id_13,
    input uwire id_14,
    output wire id_15
    , id_32,
    input supply1 id_16,
    input tri0 id_17,
    input supply0 id_18,
    output supply1 id_19,
    input wand id_20,
    input wor _id_21,
    output tri1 id_22,
    input tri id_23,
    input tri0 id_24,
    input supply1 _id_25,
    input tri1 id_26,
    input wor id_27,
    input uwire id_28,
    input wor id_29
);
  if (1) begin : LABEL_0
    always id_6 <= id_20;
  end else begin : LABEL_1
    wire id_33;
  end
  struct packed {
    logic [1 : id_21] id_34;
    logic [id_5 : -1] id_35;
    int [1 : id_25]   id_36;
  } [-1 : id_5  -  -1] id_37;
  wire [1 'b0 : 1] id_38;
  module_0 modCall_1 (
      id_19,
      id_19
  );
endmodule
