===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 23.8466 seconds

  ----Wall Time----  ----Name----
    4.7513 ( 19.9%)  FIR Parser
   10.1680 ( 42.6%)  'firrtl.circuit' Pipeline
    1.4711 (  6.2%)    'firrtl.module' Pipeline
    1.4710 (  6.2%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.1187 (  0.5%)    InferWidths
    0.8887 (  3.7%)    LowerFIRRTLTypes
    6.5569 ( 27.5%)    'firrtl.module' Pipeline
    1.0429 (  4.4%)      ExpandWhens
    5.5139 ( 23.1%)      SimpleCanonicalizer
    1.0759 (  4.5%)    IMConstProp
    0.0405 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    BlackBoxReader
    0.0567 (  0.2%)    'firrtl.module' Pipeline
    0.0567 (  0.2%)      CheckWidths
    2.5225 ( 10.6%)  LowerFIRRTLToHW
    0.0000 (  0.0%)  HWMemSimImpl
    3.8153 ( 16.0%)  'hw.module' Pipeline
    0.0943 (  0.4%)    HWCleanup
    1.0396 (  4.4%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    2.6813 ( 11.2%)    SimpleCanonicalizer
    0.3077 (  1.3%)  HWLegalizeNames
    0.6988 (  2.9%)  'hw.module' Pipeline
    0.6988 (  2.9%)    PrettifyVerilog
    1.5809 (  6.6%)  Output
    0.0018 (  0.0%)  Rest
   23.8466 (100.0%)  Total

{
  totalTime: 23.896,
  maxMemory: 590147584
}
