/* Generated by Yosys 0.18+10 (git sha1 2be6af90e, gcc 11.2.1 -fPIC -Os) */

module I_SERDES_primitive_inst(data_in, reset, RX_RST, BITSLIP_ADJ, EN, CLK_IN, CLK_OUT, Q, DATA_VALID, DPA_LOCK, DPA_ERROR, PLL_LOCK, PLL_CLK);
  input RX_RST;
  output [3:0] Q;
  input PLL_LOCK;
  input PLL_CLK;
  input EN;
  output DPA_LOCK;
  output DPA_ERROR;
  output DATA_VALID;
  output CLK_OUT;
  input CLK_IN;
  input BITSLIP_ADJ;
  input data_in;
  input reset;
  wire [3:0] \$flatten$auto$rs_design_edit.cc:850:execute$463.$auto$rs_design_edit.cc:317:add_wire_btw_prims$461 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$463.$auto$rs_design_edit.cc:317:add_wire_btw_prims$460 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$463.$auto$rs_design_edit.cc:317:add_wire_btw_prims$459 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$463.$auto$rs_design_edit.cc:317:add_wire_btw_prims$458 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$463.$auto$rs_design_edit.cc:317:add_wire_btw_prims$457 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$463.$auto$rs_design_edit.cc:317:add_wire_btw_prims$456 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$463.$auto$rs_design_edit.cc:317:add_wire_btw_prims$455 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$463.$auto$rs_design_edit.cc:572:execute$454 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$463.$auto$rs_design_edit.cc:572:execute$453 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$463.$auto$rs_design_edit.cc:572:execute$452 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$463.$auto$rs_design_edit.cc:572:execute$451 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$463.$auto$rs_design_edit.cc:572:execute$450 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$463.$auto$rs_design_edit.cc:572:execute$449 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$463.$auto$rs_design_edit.cc:572:execute$448 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$463.$auto$rs_design_edit.cc:572:execute$447 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2740/results_dir/.././rtl/I_SERDES_primitive_inst.v:7.9-7.14" *)
  wire \$auto$rs_design_edit.cc:850:execute$463.reset ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$463.$auto$clkbufmap.cc:298:execute$428 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$463.$iopadmap$BITSLIP_ADJ ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$463.$iopadmap$CLK_IN ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$463.$iopadmap$CLK_OUT ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$463.$iopadmap$DATA_VALID ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$463.$iopadmap$DPA_ERROR ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2740/results_dir/.././rtl/I_SERDES_primitive_inst.v:21.5-21.8" *)
  wire \$auto$rs_design_edit.cc:850:execute$463.dff ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$463.$iopadmap$EN ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$463.$iopadmap$PLL_CLK ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$463.$iopadmap$PLL_LOCK ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2740/results_dir/.././rtl/I_SERDES_primitive_inst.v:6.9-6.16" *)
  wire \$auto$rs_design_edit.cc:850:execute$463.data_in ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$463.$iopadmap$RX_RST ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$463.$iopadmap$data_in ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$463.$iopadmap$reset ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2740/results_dir/.././rtl/I_SERDES_primitive_inst.v:9.9-9.20" *)
  wire \$auto$rs_design_edit.cc:850:execute$463.BITSLIP_ADJ ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2740/results_dir/.././rtl/I_SERDES_primitive_inst.v:11.9-11.15" *)
  wire \$auto$rs_design_edit.cc:850:execute$463.CLK_IN ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2740/results_dir/.././rtl/I_SERDES_primitive_inst.v:12.10-12.17" *)
  wire \$auto$rs_design_edit.cc:850:execute$463.CLK_OUT ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2740/results_dir/.././rtl/I_SERDES_primitive_inst.v:14.10-14.20" *)
  wire \$auto$rs_design_edit.cc:850:execute$463.DATA_VALID ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2740/results_dir/.././rtl/I_SERDES_primitive_inst.v:16.10-16.19" *)
  wire \$auto$rs_design_edit.cc:850:execute$463.DPA_ERROR ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2740/results_dir/.././rtl/I_SERDES_primitive_inst.v:15.10-15.18" *)
  wire \$auto$rs_design_edit.cc:850:execute$463.DPA_LOCK ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2740/results_dir/.././rtl/I_SERDES_primitive_inst.v:10.9-10.11" *)
  wire \$auto$rs_design_edit.cc:850:execute$463.EN ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2740/results_dir/.././rtl/I_SERDES_primitive_inst.v:18.9-18.16" *)
  wire \$auto$rs_design_edit.cc:850:execute$463.PLL_CLK ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2740/results_dir/.././rtl/I_SERDES_primitive_inst.v:17.9-17.17" *)
  wire \$auto$rs_design_edit.cc:850:execute$463.PLL_LOCK ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2740/results_dir/.././rtl/I_SERDES_primitive_inst.v:13.22-13.23" *)
  wire [3:0] \$auto$rs_design_edit.cc:850:execute$463.Q ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2740/results_dir/.././rtl/I_SERDES_primitive_inst.v:8.9-8.15" *)
  wire \$auto$rs_design_edit.cc:850:execute$463.RX_RST ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2740/results_dir/.././rtl/I_SERDES_primitive_inst.v:8.9-8.15" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2740/results_dir/.././rtl/I_SERDES_primitive_inst.v:8.9-8.15" *)
  wire RX_RST;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2740/results_dir/.././rtl/I_SERDES_primitive_inst.v:13.22-13.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2740/results_dir/.././rtl/I_SERDES_primitive_inst.v:13.22-13.23" *)
  wire [3:0] Q;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2740/results_dir/.././rtl/I_SERDES_primitive_inst.v:17.9-17.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2740/results_dir/.././rtl/I_SERDES_primitive_inst.v:17.9-17.17" *)
  wire PLL_LOCK;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2740/results_dir/.././rtl/I_SERDES_primitive_inst.v:18.9-18.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2740/results_dir/.././rtl/I_SERDES_primitive_inst.v:18.9-18.16" *)
  wire PLL_CLK;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2740/results_dir/.././rtl/I_SERDES_primitive_inst.v:10.9-10.11" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2740/results_dir/.././rtl/I_SERDES_primitive_inst.v:10.9-10.11" *)
  wire EN;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2740/results_dir/.././rtl/I_SERDES_primitive_inst.v:15.10-15.18" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2740/results_dir/.././rtl/I_SERDES_primitive_inst.v:15.10-15.18" *)
  wire DPA_LOCK;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2740/results_dir/.././rtl/I_SERDES_primitive_inst.v:16.10-16.19" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2740/results_dir/.././rtl/I_SERDES_primitive_inst.v:16.10-16.19" *)
  wire DPA_ERROR;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2740/results_dir/.././rtl/I_SERDES_primitive_inst.v:14.10-14.20" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2740/results_dir/.././rtl/I_SERDES_primitive_inst.v:14.10-14.20" *)
  wire DATA_VALID;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2740/results_dir/.././rtl/I_SERDES_primitive_inst.v:12.10-12.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2740/results_dir/.././rtl/I_SERDES_primitive_inst.v:12.10-12.17" *)
  wire CLK_OUT;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2740/results_dir/.././rtl/I_SERDES_primitive_inst.v:11.9-11.15" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2740/results_dir/.././rtl/I_SERDES_primitive_inst.v:11.9-11.15" *)
  wire CLK_IN;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2740/results_dir/.././rtl/I_SERDES_primitive_inst.v:9.9-9.20" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2740/results_dir/.././rtl/I_SERDES_primitive_inst.v:9.9-9.20" *)
  wire BITSLIP_ADJ;
  wire \$iopadmap$reset ;
  wire \$iopadmap$data_in ;
  wire \$iopadmap$RX_RST ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2740/results_dir/.././rtl/I_SERDES_primitive_inst.v:6.9-6.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2740/results_dir/.././rtl/I_SERDES_primitive_inst.v:6.9-6.16" *)
  wire data_in;
  wire \$iopadmap$PLL_LOCK ;
  wire \$iopadmap$PLL_CLK ;
  wire \$iopadmap$EN ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2740/results_dir/.././rtl/I_SERDES_primitive_inst.v:21.5-21.8" *)
  wire dff;
  wire \$iopadmap$DPA_ERROR ;
  wire \$iopadmap$DATA_VALID ;
  wire \$iopadmap$CLK_OUT ;
  wire \$iopadmap$CLK_IN ;
  wire \$iopadmap$BITSLIP_ADJ ;
  wire \$auto$clkbufmap.cc:298:execute$428 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2740/results_dir/.././rtl/I_SERDES_primitive_inst.v:7.9-7.14" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2740/results_dir/.././rtl/I_SERDES_primitive_inst.v:7.9-7.14" *)
  wire reset;
  wire \$auto$rs_design_edit.cc:572:execute$447 ;
  wire \$auto$rs_design_edit.cc:572:execute$448 ;
  wire \$auto$rs_design_edit.cc:572:execute$449 ;
  wire \$auto$rs_design_edit.cc:572:execute$450 ;
  wire \$auto$rs_design_edit.cc:572:execute$451 ;
  wire \$auto$rs_design_edit.cc:572:execute$452 ;
  wire \$auto$rs_design_edit.cc:572:execute$453 ;
  wire \$auto$rs_design_edit.cc:572:execute$454 ;
  wire \$auto$rs_design_edit.cc:317:add_wire_btw_prims$455 ;
  wire \$auto$rs_design_edit.cc:317:add_wire_btw_prims$456 ;
  wire \$auto$rs_design_edit.cc:317:add_wire_btw_prims$457 ;
  wire \$auto$rs_design_edit.cc:317:add_wire_btw_prims$458 ;
  wire \$auto$rs_design_edit.cc:317:add_wire_btw_prims$459 ;
  wire \$auto$rs_design_edit.cc:317:add_wire_btw_prims$460 ;
  wire [3:0] \$auto$rs_design_edit.cc:317:add_wire_btw_prims$461 ;
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2740/results_dir/.././rtl/I_SERDES_primitive_inst.v:27.3-40.2" *)
  I_SERDES #(
    .DATA_RATE("SDR"),
    .DPA_MODE("NONE"),
    .WIDTH(32'sd4)
  ) \$auto$rs_design_edit.cc:850:execute$463.inst  (
    .Q(\$flatten$auto$rs_design_edit.cc:850:execute$463.$auto$rs_design_edit.cc:317:add_wire_btw_prims$461 ),
    .CLK_IN(\$flatten$auto$rs_design_edit.cc:850:execute$463.$auto$clkbufmap.cc:298:execute$428 ),
    .CLK_OUT(\$flatten$auto$rs_design_edit.cc:850:execute$463.$iopadmap$CLK_OUT ),
    .D(\$auto$rs_design_edit.cc:850:execute$463.dff ),
    .DATA_VALID(\$flatten$auto$rs_design_edit.cc:850:execute$463.$iopadmap$DATA_VALID ),
    .DPA_ERROR(\$flatten$auto$rs_design_edit.cc:850:execute$463.$iopadmap$DPA_ERROR ),
    .BITSLIP_ADJ(\$flatten$auto$rs_design_edit.cc:850:execute$463.$iopadmap$BITSLIP_ADJ ),
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$463.$iopadmap$EN ),
    .PLL_CLK(\$flatten$auto$rs_design_edit.cc:850:execute$463.$iopadmap$PLL_CLK ),
    .PLL_LOCK(\$flatten$auto$rs_design_edit.cc:850:execute$463.$iopadmap$PLL_LOCK ),
    .DPA_LOCK(\$flatten$auto$rs_design_edit.cc:850:execute$463.$auto$rs_design_edit.cc:317:add_wire_btw_prims$460 ),
    .RX_RST(\$flatten$auto$rs_design_edit.cc:850:execute$463.$iopadmap$RX_RST )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$flatten$auto$rs_design_edit.cc:850:execute$463.$auto$clkbufmap.cc:265:execute$426  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$463.$iopadmap$CLK_IN ),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$463.$auto$clkbufmap.cc:298:execute$428 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$463.$iopadmap$I_SERDES_primitive_inst.BITSLIP_ADJ  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$463.$auto$rs_design_edit.cc:572:execute$447 ),
    .I(\$auto$rs_design_edit.cc:850:execute$463.BITSLIP_ADJ ),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$463.$iopadmap$BITSLIP_ADJ )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$463.$iopadmap$I_SERDES_primitive_inst.CLK_IN  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$463.$auto$rs_design_edit.cc:572:execute$448 ),
    .I(\$auto$rs_design_edit.cc:850:execute$463.CLK_IN ),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$463.$iopadmap$CLK_IN )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$463.$iopadmap$I_SERDES_primitive_inst.CLK_OUT  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$463.$iopadmap$CLK_OUT ),
    .O(\$auto$rs_design_edit.cc:850:execute$463.CLK_OUT )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$463.$iopadmap$I_SERDES_primitive_inst.DATA_VALID  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$463.$iopadmap$DATA_VALID ),
    .O(\$auto$rs_design_edit.cc:850:execute$463.DATA_VALID )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$463.$iopadmap$I_SERDES_primitive_inst.DPA_ERROR  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$463.$iopadmap$DPA_ERROR ),
    .O(\$auto$rs_design_edit.cc:850:execute$463.DPA_ERROR )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$463.$iopadmap$I_SERDES_primitive_inst.DPA_LOCK  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$463.$auto$rs_design_edit.cc:317:add_wire_btw_prims$455 ),
    .O(\$auto$rs_design_edit.cc:850:execute$463.DPA_LOCK )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$463.$iopadmap$I_SERDES_primitive_inst.EN  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$463.$auto$rs_design_edit.cc:572:execute$449 ),
    .I(\$auto$rs_design_edit.cc:850:execute$463.EN ),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$463.$iopadmap$EN )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$463.$iopadmap$I_SERDES_primitive_inst.PLL_CLK  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$463.$auto$rs_design_edit.cc:572:execute$450 ),
    .I(\$auto$rs_design_edit.cc:850:execute$463.PLL_CLK ),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$463.$iopadmap$PLL_CLK )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$463.$iopadmap$I_SERDES_primitive_inst.PLL_LOCK  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$463.$auto$rs_design_edit.cc:572:execute$451 ),
    .I(\$auto$rs_design_edit.cc:850:execute$463.PLL_LOCK ),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$463.$iopadmap$PLL_LOCK )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$463.$iopadmap$I_SERDES_primitive_inst.Q  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$463.$auto$rs_design_edit.cc:317:add_wire_btw_prims$456 ),
    .O(\$auto$rs_design_edit.cc:850:execute$463.Q [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$463.$iopadmap$I_SERDES_primitive_inst.Q_1  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$463.$auto$rs_design_edit.cc:317:add_wire_btw_prims$457 ),
    .O(\$auto$rs_design_edit.cc:850:execute$463.Q [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$463.$iopadmap$I_SERDES_primitive_inst.Q_2  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$463.$auto$rs_design_edit.cc:317:add_wire_btw_prims$458 ),
    .O(\$auto$rs_design_edit.cc:850:execute$463.Q [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$463.$iopadmap$I_SERDES_primitive_inst.Q_3  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$463.$auto$rs_design_edit.cc:317:add_wire_btw_prims$459 ),
    .O(\$auto$rs_design_edit.cc:850:execute$463.Q [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$463.$iopadmap$I_SERDES_primitive_inst.RX_RST  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$463.$auto$rs_design_edit.cc:572:execute$452 ),
    .I(\$auto$rs_design_edit.cc:850:execute$463.RX_RST ),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$463.$iopadmap$RX_RST )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$463.$iopadmap$I_SERDES_primitive_inst.data_in  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$463.$auto$rs_design_edit.cc:572:execute$453 ),
    .I(\$auto$rs_design_edit.cc:850:execute$463.data_in ),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$463.$iopadmap$data_in )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$463.$iopadmap$I_SERDES_primitive_inst.reset  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$463.$auto$rs_design_edit.cc:572:execute$454 ),
    .I(\$auto$rs_design_edit.cc:850:execute$463.reset ),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$463.$iopadmap$reset )
  );
  fabric_I_SERDES_primitive_inst \$auto$rs_design_edit.cc:848:execute$462  (
    .\$auto$rs_design_edit.cc:317:add_wire_btw_prims$461 (\$auto$rs_design_edit.cc:317:add_wire_btw_prims$461 ),
    .\$auto$rs_design_edit.cc:317:add_wire_btw_prims$460 (\$auto$rs_design_edit.cc:317:add_wire_btw_prims$460 ),
    .\$auto$rs_design_edit.cc:317:add_wire_btw_prims$459 (\$auto$rs_design_edit.cc:317:add_wire_btw_prims$459 ),
    .\$auto$rs_design_edit.cc:317:add_wire_btw_prims$458 (\$auto$rs_design_edit.cc:317:add_wire_btw_prims$458 ),
    .\$auto$rs_design_edit.cc:317:add_wire_btw_prims$457 (\$auto$rs_design_edit.cc:317:add_wire_btw_prims$457 ),
    .\$auto$rs_design_edit.cc:317:add_wire_btw_prims$456 (\$auto$rs_design_edit.cc:317:add_wire_btw_prims$456 ),
    .\$auto$rs_design_edit.cc:317:add_wire_btw_prims$455 (\$auto$rs_design_edit.cc:317:add_wire_btw_prims$455 ),
    .\$auto$rs_design_edit.cc:572:execute$454 (\$auto$rs_design_edit.cc:572:execute$454 ),
    .\$auto$rs_design_edit.cc:572:execute$453 (\$auto$rs_design_edit.cc:572:execute$453 ),
    .\$auto$rs_design_edit.cc:572:execute$452 (\$auto$rs_design_edit.cc:572:execute$452 ),
    .\$auto$rs_design_edit.cc:572:execute$451 (\$auto$rs_design_edit.cc:572:execute$451 ),
    .\$auto$rs_design_edit.cc:572:execute$450 (\$auto$rs_design_edit.cc:572:execute$450 ),
    .\$auto$rs_design_edit.cc:572:execute$449 (\$auto$rs_design_edit.cc:572:execute$449 ),
    .\$auto$rs_design_edit.cc:572:execute$448 (\$auto$rs_design_edit.cc:572:execute$448 ),
    .\$auto$rs_design_edit.cc:572:execute$447 (\$auto$rs_design_edit.cc:572:execute$447 ),
    .\$auto$clkbufmap.cc:298:execute$428 (\$auto$clkbufmap.cc:298:execute$428 ),
    .\$iopadmap$data_in (\$iopadmap$data_in ),
    .\$iopadmap$reset (\$iopadmap$reset ),
    .dff(dff)
  );
  assign \$auto$rs_design_edit.cc:317:add_wire_btw_prims$461  = \$flatten$auto$rs_design_edit.cc:850:execute$463.$auto$rs_design_edit.cc:317:add_wire_btw_prims$461 ;
  assign \$auto$rs_design_edit.cc:317:add_wire_btw_prims$460  = \$flatten$auto$rs_design_edit.cc:850:execute$463.$auto$rs_design_edit.cc:317:add_wire_btw_prims$460 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$463.$auto$rs_design_edit.cc:317:add_wire_btw_prims$459  = \$auto$rs_design_edit.cc:317:add_wire_btw_prims$459 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$463.$auto$rs_design_edit.cc:317:add_wire_btw_prims$458  = \$auto$rs_design_edit.cc:317:add_wire_btw_prims$458 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$463.$auto$rs_design_edit.cc:317:add_wire_btw_prims$457  = \$auto$rs_design_edit.cc:317:add_wire_btw_prims$457 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$463.$auto$rs_design_edit.cc:317:add_wire_btw_prims$456  = \$auto$rs_design_edit.cc:317:add_wire_btw_prims$456 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$463.$auto$rs_design_edit.cc:317:add_wire_btw_prims$455  = \$auto$rs_design_edit.cc:317:add_wire_btw_prims$455 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$463.$auto$rs_design_edit.cc:572:execute$454  = \$auto$rs_design_edit.cc:572:execute$454 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$463.$auto$rs_design_edit.cc:572:execute$453  = \$auto$rs_design_edit.cc:572:execute$453 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$463.$auto$rs_design_edit.cc:572:execute$452  = \$auto$rs_design_edit.cc:572:execute$452 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$463.$auto$rs_design_edit.cc:572:execute$451  = \$auto$rs_design_edit.cc:572:execute$451 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$463.$auto$rs_design_edit.cc:572:execute$450  = \$auto$rs_design_edit.cc:572:execute$450 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$463.$auto$rs_design_edit.cc:572:execute$449  = \$auto$rs_design_edit.cc:572:execute$449 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$463.$auto$rs_design_edit.cc:572:execute$448  = \$auto$rs_design_edit.cc:572:execute$448 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$463.$auto$rs_design_edit.cc:572:execute$447  = \$auto$rs_design_edit.cc:572:execute$447 ;
  assign \$auto$clkbufmap.cc:298:execute$428  = \$flatten$auto$rs_design_edit.cc:850:execute$463.$auto$clkbufmap.cc:298:execute$428 ;
  assign \$iopadmap$data_in  = \$flatten$auto$rs_design_edit.cc:850:execute$463.$iopadmap$data_in ;
  assign \$iopadmap$reset  = \$flatten$auto$rs_design_edit.cc:850:execute$463.$iopadmap$reset ;
  assign \$auto$rs_design_edit.cc:850:execute$463.BITSLIP_ADJ  = BITSLIP_ADJ;
  assign \$auto$rs_design_edit.cc:850:execute$463.CLK_IN  = CLK_IN;
  assign CLK_OUT = \$auto$rs_design_edit.cc:850:execute$463.CLK_OUT ;
  assign DATA_VALID = \$auto$rs_design_edit.cc:850:execute$463.DATA_VALID ;
  assign DPA_ERROR = \$auto$rs_design_edit.cc:850:execute$463.DPA_ERROR ;
  assign DPA_LOCK = \$auto$rs_design_edit.cc:850:execute$463.DPA_LOCK ;
  assign \$auto$rs_design_edit.cc:850:execute$463.EN  = EN;
  assign \$auto$rs_design_edit.cc:850:execute$463.PLL_CLK  = PLL_CLK;
  assign \$auto$rs_design_edit.cc:850:execute$463.PLL_LOCK  = PLL_LOCK;
  assign Q = \$auto$rs_design_edit.cc:850:execute$463.Q ;
  assign \$auto$rs_design_edit.cc:850:execute$463.RX_RST  = RX_RST;
  assign \$auto$rs_design_edit.cc:850:execute$463.data_in  = data_in;
  assign \$auto$rs_design_edit.cc:850:execute$463.dff  = dff;
  assign \$auto$rs_design_edit.cc:850:execute$463.reset  = reset;
endmodule
