// Seed: 2788950576
module module_0;
  assign id_1 = 1;
  wire id_4;
  assign id_3 = id_1;
  assign module_1.id_10 = 0;
  wire id_6;
endmodule
module module_1 (
    output wire  id_0,
    input  wand  id_1,
    input  uwire id_2,
    input  tri   id_3,
    input  uwire id_4,
    input  wire  id_5,
    input  uwire id_6,
    output wand  id_7,
    input  uwire id_8
);
  assign id_0 = {id_8};
  assign id_0 = id_2;
  wand id_10 = 1 & id_8 << 1;
  wire id_11;
  wire id_12;
  wire id_13, id_14 = id_11, id_15;
  module_0 modCall_1 ();
  wire id_16, id_17;
  assign id_16 = id_15;
endmodule
