Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Fri Nov 28 16:12:34 2025
| Host         : Stophoon running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file basketball_top_timing_summary_routed.rpt -pb basketball_top_timing_summary_routed.pb -rpx basketball_top_timing_summary_routed.rpx -warn_on_violation
| Design       : basketball_top
| Device       : 7a75t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    37          
DPIR-1     Warning           Asynchronous driver check      4           
TIMING-18  Warning           Missing input or output delay  30          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (37)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (91)
5. checking no_input_delay (6)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (37)
-------------------------
 There are 25 register/latch pins with no clock driven by root clock pin: clk_div_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vga_inst/vs_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (91)
-------------------------------------------------
 There are 91 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.938        0.000                      0                  313        0.169        0.000                      0                  313        4.500        0.000                       0                   175  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 2.938        0.000                      0                  313        0.169        0.000                      0                  313        4.500        0.000                       0                   175  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.938ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.938ns  (required time - arrival time)
  Source:                 physics_inst/i_ball_x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            physics_inst/i_vel_x_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.688ns  (logic 1.617ns (24.177%)  route 5.071ns (75.823%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 14.949 - 10.000 ) 
    Source Clock Delay      (SCD):    5.263ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.645     5.263    physics_inst/CLK
    SLICE_X8Y98          FDCE                                         r  physics_inst/i_ball_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDCE (Prop_fdce_C_Q)         0.518     5.781 f  physics_inst/i_ball_x_reg[7]/Q
                         net (fo=20, routed)          1.558     7.338    physics_inst/i_ball_x_reg[10]_0[6]
    SLICE_X8Y104         LUT2 (Prop_lut2_I1_O)        0.124     7.462 r  physics_inst/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     7.462    physics_inst/i__carry_i_5__1_n_0
    SLICE_X8Y104         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.838 r  physics_inst/i_ball_x4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.838    physics_inst/i_ball_x4_inferred__0/i__carry_n_0
    SLICE_X8Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.955 r  physics_inst/i_ball_x4_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.955    physics_inst/i_ball_x4_inferred__0/i__carry__0_n_0
    SLICE_X8Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.072 r  physics_inst/i_ball_x4_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.072    physics_inst/i_ball_x4_inferred__0/i__carry__1_n_0
    SLICE_X8Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.189 r  physics_inst/i_ball_x4_inferred__0/i__carry__2/CO[3]
                         net (fo=30, routed)          2.221    10.410    physics_inst/i_ball_x40_in
    SLICE_X8Y99          LUT4 (Prop_lut4_I1_O)        0.124    10.534 r  physics_inst/i_vel_x[31]_i_3/O
                         net (fo=4, routed)           0.305    10.840    physics_inst/i_vel_x[31]_i_3_n_0
    SLICE_X8Y99          LUT5 (Prop_lut5_I2_O)        0.124    10.964 r  physics_inst/i_vel_x[31]_i_1/O
                         net (fo=32, routed)          0.988    11.951    physics_inst/i_vel_x[31]_i_1_n_0
    SLICE_X15Y101        FDCE                                         r  physics_inst/i_vel_x_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.512    14.949    physics_inst/CLK
    SLICE_X15Y101        FDCE                                         r  physics_inst/i_vel_x_reg[17]/C
                         clock pessimism              0.180    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X15Y101        FDCE (Setup_fdce_C_CE)      -0.205    14.889    physics_inst/i_vel_x_reg[17]
  -------------------------------------------------------------------
                         required time                         14.889    
                         arrival time                         -11.951    
  -------------------------------------------------------------------
                         slack                                  2.938    

Slack (MET) :             2.938ns  (required time - arrival time)
  Source:                 physics_inst/i_ball_x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            physics_inst/i_vel_x_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.688ns  (logic 1.617ns (24.177%)  route 5.071ns (75.823%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 14.949 - 10.000 ) 
    Source Clock Delay      (SCD):    5.263ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.645     5.263    physics_inst/CLK
    SLICE_X8Y98          FDCE                                         r  physics_inst/i_ball_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDCE (Prop_fdce_C_Q)         0.518     5.781 f  physics_inst/i_ball_x_reg[7]/Q
                         net (fo=20, routed)          1.558     7.338    physics_inst/i_ball_x_reg[10]_0[6]
    SLICE_X8Y104         LUT2 (Prop_lut2_I1_O)        0.124     7.462 r  physics_inst/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     7.462    physics_inst/i__carry_i_5__1_n_0
    SLICE_X8Y104         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.838 r  physics_inst/i_ball_x4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.838    physics_inst/i_ball_x4_inferred__0/i__carry_n_0
    SLICE_X8Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.955 r  physics_inst/i_ball_x4_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.955    physics_inst/i_ball_x4_inferred__0/i__carry__0_n_0
    SLICE_X8Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.072 r  physics_inst/i_ball_x4_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.072    physics_inst/i_ball_x4_inferred__0/i__carry__1_n_0
    SLICE_X8Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.189 r  physics_inst/i_ball_x4_inferred__0/i__carry__2/CO[3]
                         net (fo=30, routed)          2.221    10.410    physics_inst/i_ball_x40_in
    SLICE_X8Y99          LUT4 (Prop_lut4_I1_O)        0.124    10.534 r  physics_inst/i_vel_x[31]_i_3/O
                         net (fo=4, routed)           0.305    10.840    physics_inst/i_vel_x[31]_i_3_n_0
    SLICE_X8Y99          LUT5 (Prop_lut5_I2_O)        0.124    10.964 r  physics_inst/i_vel_x[31]_i_1/O
                         net (fo=32, routed)          0.988    11.951    physics_inst/i_vel_x[31]_i_1_n_0
    SLICE_X15Y101        FDCE                                         r  physics_inst/i_vel_x_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.512    14.949    physics_inst/CLK
    SLICE_X15Y101        FDCE                                         r  physics_inst/i_vel_x_reg[18]/C
                         clock pessimism              0.180    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X15Y101        FDCE (Setup_fdce_C_CE)      -0.205    14.889    physics_inst/i_vel_x_reg[18]
  -------------------------------------------------------------------
                         required time                         14.889    
                         arrival time                         -11.951    
  -------------------------------------------------------------------
                         slack                                  2.938    

Slack (MET) :             2.938ns  (required time - arrival time)
  Source:                 physics_inst/i_ball_x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            physics_inst/i_vel_x_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.688ns  (logic 1.617ns (24.177%)  route 5.071ns (75.823%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 14.949 - 10.000 ) 
    Source Clock Delay      (SCD):    5.263ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.645     5.263    physics_inst/CLK
    SLICE_X8Y98          FDCE                                         r  physics_inst/i_ball_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDCE (Prop_fdce_C_Q)         0.518     5.781 f  physics_inst/i_ball_x_reg[7]/Q
                         net (fo=20, routed)          1.558     7.338    physics_inst/i_ball_x_reg[10]_0[6]
    SLICE_X8Y104         LUT2 (Prop_lut2_I1_O)        0.124     7.462 r  physics_inst/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     7.462    physics_inst/i__carry_i_5__1_n_0
    SLICE_X8Y104         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.838 r  physics_inst/i_ball_x4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.838    physics_inst/i_ball_x4_inferred__0/i__carry_n_0
    SLICE_X8Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.955 r  physics_inst/i_ball_x4_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.955    physics_inst/i_ball_x4_inferred__0/i__carry__0_n_0
    SLICE_X8Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.072 r  physics_inst/i_ball_x4_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.072    physics_inst/i_ball_x4_inferred__0/i__carry__1_n_0
    SLICE_X8Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.189 r  physics_inst/i_ball_x4_inferred__0/i__carry__2/CO[3]
                         net (fo=30, routed)          2.221    10.410    physics_inst/i_ball_x40_in
    SLICE_X8Y99          LUT4 (Prop_lut4_I1_O)        0.124    10.534 r  physics_inst/i_vel_x[31]_i_3/O
                         net (fo=4, routed)           0.305    10.840    physics_inst/i_vel_x[31]_i_3_n_0
    SLICE_X8Y99          LUT5 (Prop_lut5_I2_O)        0.124    10.964 r  physics_inst/i_vel_x[31]_i_1/O
                         net (fo=32, routed)          0.988    11.951    physics_inst/i_vel_x[31]_i_1_n_0
    SLICE_X15Y101        FDCE                                         r  physics_inst/i_vel_x_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.512    14.949    physics_inst/CLK
    SLICE_X15Y101        FDCE                                         r  physics_inst/i_vel_x_reg[19]/C
                         clock pessimism              0.180    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X15Y101        FDCE (Setup_fdce_C_CE)      -0.205    14.889    physics_inst/i_vel_x_reg[19]
  -------------------------------------------------------------------
                         required time                         14.889    
                         arrival time                         -11.951    
  -------------------------------------------------------------------
                         slack                                  2.938    

Slack (MET) :             2.938ns  (required time - arrival time)
  Source:                 physics_inst/i_ball_x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            physics_inst/i_vel_x_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.688ns  (logic 1.617ns (24.177%)  route 5.071ns (75.823%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 14.949 - 10.000 ) 
    Source Clock Delay      (SCD):    5.263ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.645     5.263    physics_inst/CLK
    SLICE_X8Y98          FDCE                                         r  physics_inst/i_ball_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDCE (Prop_fdce_C_Q)         0.518     5.781 f  physics_inst/i_ball_x_reg[7]/Q
                         net (fo=20, routed)          1.558     7.338    physics_inst/i_ball_x_reg[10]_0[6]
    SLICE_X8Y104         LUT2 (Prop_lut2_I1_O)        0.124     7.462 r  physics_inst/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     7.462    physics_inst/i__carry_i_5__1_n_0
    SLICE_X8Y104         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.838 r  physics_inst/i_ball_x4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.838    physics_inst/i_ball_x4_inferred__0/i__carry_n_0
    SLICE_X8Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.955 r  physics_inst/i_ball_x4_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.955    physics_inst/i_ball_x4_inferred__0/i__carry__0_n_0
    SLICE_X8Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.072 r  physics_inst/i_ball_x4_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.072    physics_inst/i_ball_x4_inferred__0/i__carry__1_n_0
    SLICE_X8Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.189 r  physics_inst/i_ball_x4_inferred__0/i__carry__2/CO[3]
                         net (fo=30, routed)          2.221    10.410    physics_inst/i_ball_x40_in
    SLICE_X8Y99          LUT4 (Prop_lut4_I1_O)        0.124    10.534 r  physics_inst/i_vel_x[31]_i_3/O
                         net (fo=4, routed)           0.305    10.840    physics_inst/i_vel_x[31]_i_3_n_0
    SLICE_X8Y99          LUT5 (Prop_lut5_I2_O)        0.124    10.964 r  physics_inst/i_vel_x[31]_i_1/O
                         net (fo=32, routed)          0.988    11.951    physics_inst/i_vel_x[31]_i_1_n_0
    SLICE_X15Y101        FDCE                                         r  physics_inst/i_vel_x_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.512    14.949    physics_inst/CLK
    SLICE_X15Y101        FDCE                                         r  physics_inst/i_vel_x_reg[20]/C
                         clock pessimism              0.180    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X15Y101        FDCE (Setup_fdce_C_CE)      -0.205    14.889    physics_inst/i_vel_x_reg[20]
  -------------------------------------------------------------------
                         required time                         14.889    
                         arrival time                         -11.951    
  -------------------------------------------------------------------
                         slack                                  2.938    

Slack (MET) :             3.078ns  (required time - arrival time)
  Source:                 physics_inst/i_ball_x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            physics_inst/i_vel_x_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.548ns  (logic 1.617ns (24.693%)  route 4.931ns (75.307%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 14.949 - 10.000 ) 
    Source Clock Delay      (SCD):    5.263ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.645     5.263    physics_inst/CLK
    SLICE_X8Y98          FDCE                                         r  physics_inst/i_ball_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDCE (Prop_fdce_C_Q)         0.518     5.781 f  physics_inst/i_ball_x_reg[7]/Q
                         net (fo=20, routed)          1.558     7.338    physics_inst/i_ball_x_reg[10]_0[6]
    SLICE_X8Y104         LUT2 (Prop_lut2_I1_O)        0.124     7.462 r  physics_inst/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     7.462    physics_inst/i__carry_i_5__1_n_0
    SLICE_X8Y104         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.838 r  physics_inst/i_ball_x4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.838    physics_inst/i_ball_x4_inferred__0/i__carry_n_0
    SLICE_X8Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.955 r  physics_inst/i_ball_x4_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.955    physics_inst/i_ball_x4_inferred__0/i__carry__0_n_0
    SLICE_X8Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.072 r  physics_inst/i_ball_x4_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.072    physics_inst/i_ball_x4_inferred__0/i__carry__1_n_0
    SLICE_X8Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.189 r  physics_inst/i_ball_x4_inferred__0/i__carry__2/CO[3]
                         net (fo=30, routed)          2.221    10.410    physics_inst/i_ball_x40_in
    SLICE_X8Y99          LUT4 (Prop_lut4_I1_O)        0.124    10.534 r  physics_inst/i_vel_x[31]_i_3/O
                         net (fo=4, routed)           0.305    10.840    physics_inst/i_vel_x[31]_i_3_n_0
    SLICE_X8Y99          LUT5 (Prop_lut5_I2_O)        0.124    10.964 r  physics_inst/i_vel_x[31]_i_1/O
                         net (fo=32, routed)          0.848    11.811    physics_inst/i_vel_x[31]_i_1_n_0
    SLICE_X15Y102        FDCE                                         r  physics_inst/i_vel_x_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.512    14.949    physics_inst/CLK
    SLICE_X15Y102        FDCE                                         r  physics_inst/i_vel_x_reg[21]/C
                         clock pessimism              0.180    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X15Y102        FDCE (Setup_fdce_C_CE)      -0.205    14.889    physics_inst/i_vel_x_reg[21]
  -------------------------------------------------------------------
                         required time                         14.889    
                         arrival time                         -11.811    
  -------------------------------------------------------------------
                         slack                                  3.078    

Slack (MET) :             3.078ns  (required time - arrival time)
  Source:                 physics_inst/i_ball_x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            physics_inst/i_vel_x_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.548ns  (logic 1.617ns (24.693%)  route 4.931ns (75.307%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 14.949 - 10.000 ) 
    Source Clock Delay      (SCD):    5.263ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.645     5.263    physics_inst/CLK
    SLICE_X8Y98          FDCE                                         r  physics_inst/i_ball_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDCE (Prop_fdce_C_Q)         0.518     5.781 f  physics_inst/i_ball_x_reg[7]/Q
                         net (fo=20, routed)          1.558     7.338    physics_inst/i_ball_x_reg[10]_0[6]
    SLICE_X8Y104         LUT2 (Prop_lut2_I1_O)        0.124     7.462 r  physics_inst/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     7.462    physics_inst/i__carry_i_5__1_n_0
    SLICE_X8Y104         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.838 r  physics_inst/i_ball_x4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.838    physics_inst/i_ball_x4_inferred__0/i__carry_n_0
    SLICE_X8Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.955 r  physics_inst/i_ball_x4_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.955    physics_inst/i_ball_x4_inferred__0/i__carry__0_n_0
    SLICE_X8Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.072 r  physics_inst/i_ball_x4_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.072    physics_inst/i_ball_x4_inferred__0/i__carry__1_n_0
    SLICE_X8Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.189 r  physics_inst/i_ball_x4_inferred__0/i__carry__2/CO[3]
                         net (fo=30, routed)          2.221    10.410    physics_inst/i_ball_x40_in
    SLICE_X8Y99          LUT4 (Prop_lut4_I1_O)        0.124    10.534 r  physics_inst/i_vel_x[31]_i_3/O
                         net (fo=4, routed)           0.305    10.840    physics_inst/i_vel_x[31]_i_3_n_0
    SLICE_X8Y99          LUT5 (Prop_lut5_I2_O)        0.124    10.964 r  physics_inst/i_vel_x[31]_i_1/O
                         net (fo=32, routed)          0.848    11.811    physics_inst/i_vel_x[31]_i_1_n_0
    SLICE_X15Y102        FDCE                                         r  physics_inst/i_vel_x_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.512    14.949    physics_inst/CLK
    SLICE_X15Y102        FDCE                                         r  physics_inst/i_vel_x_reg[22]/C
                         clock pessimism              0.180    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X15Y102        FDCE (Setup_fdce_C_CE)      -0.205    14.889    physics_inst/i_vel_x_reg[22]
  -------------------------------------------------------------------
                         required time                         14.889    
                         arrival time                         -11.811    
  -------------------------------------------------------------------
                         slack                                  3.078    

Slack (MET) :             3.078ns  (required time - arrival time)
  Source:                 physics_inst/i_ball_x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            physics_inst/i_vel_x_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.548ns  (logic 1.617ns (24.693%)  route 4.931ns (75.307%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 14.949 - 10.000 ) 
    Source Clock Delay      (SCD):    5.263ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.645     5.263    physics_inst/CLK
    SLICE_X8Y98          FDCE                                         r  physics_inst/i_ball_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDCE (Prop_fdce_C_Q)         0.518     5.781 f  physics_inst/i_ball_x_reg[7]/Q
                         net (fo=20, routed)          1.558     7.338    physics_inst/i_ball_x_reg[10]_0[6]
    SLICE_X8Y104         LUT2 (Prop_lut2_I1_O)        0.124     7.462 r  physics_inst/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     7.462    physics_inst/i__carry_i_5__1_n_0
    SLICE_X8Y104         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.838 r  physics_inst/i_ball_x4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.838    physics_inst/i_ball_x4_inferred__0/i__carry_n_0
    SLICE_X8Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.955 r  physics_inst/i_ball_x4_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.955    physics_inst/i_ball_x4_inferred__0/i__carry__0_n_0
    SLICE_X8Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.072 r  physics_inst/i_ball_x4_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.072    physics_inst/i_ball_x4_inferred__0/i__carry__1_n_0
    SLICE_X8Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.189 r  physics_inst/i_ball_x4_inferred__0/i__carry__2/CO[3]
                         net (fo=30, routed)          2.221    10.410    physics_inst/i_ball_x40_in
    SLICE_X8Y99          LUT4 (Prop_lut4_I1_O)        0.124    10.534 r  physics_inst/i_vel_x[31]_i_3/O
                         net (fo=4, routed)           0.305    10.840    physics_inst/i_vel_x[31]_i_3_n_0
    SLICE_X8Y99          LUT5 (Prop_lut5_I2_O)        0.124    10.964 r  physics_inst/i_vel_x[31]_i_1/O
                         net (fo=32, routed)          0.848    11.811    physics_inst/i_vel_x[31]_i_1_n_0
    SLICE_X15Y102        FDCE                                         r  physics_inst/i_vel_x_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.512    14.949    physics_inst/CLK
    SLICE_X15Y102        FDCE                                         r  physics_inst/i_vel_x_reg[23]/C
                         clock pessimism              0.180    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X15Y102        FDCE (Setup_fdce_C_CE)      -0.205    14.889    physics_inst/i_vel_x_reg[23]
  -------------------------------------------------------------------
                         required time                         14.889    
                         arrival time                         -11.811    
  -------------------------------------------------------------------
                         slack                                  3.078    

Slack (MET) :             3.196ns  (required time - arrival time)
  Source:                 physics_inst/i_ball_x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            physics_inst/i_vel_x_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.429ns  (logic 1.617ns (25.153%)  route 4.812ns (74.847%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.263ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.645     5.263    physics_inst/CLK
    SLICE_X8Y98          FDCE                                         r  physics_inst/i_ball_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDCE (Prop_fdce_C_Q)         0.518     5.781 f  physics_inst/i_ball_x_reg[7]/Q
                         net (fo=20, routed)          1.558     7.338    physics_inst/i_ball_x_reg[10]_0[6]
    SLICE_X8Y104         LUT2 (Prop_lut2_I1_O)        0.124     7.462 r  physics_inst/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     7.462    physics_inst/i__carry_i_5__1_n_0
    SLICE_X8Y104         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.838 r  physics_inst/i_ball_x4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.838    physics_inst/i_ball_x4_inferred__0/i__carry_n_0
    SLICE_X8Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.955 r  physics_inst/i_ball_x4_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.955    physics_inst/i_ball_x4_inferred__0/i__carry__0_n_0
    SLICE_X8Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.072 r  physics_inst/i_ball_x4_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.072    physics_inst/i_ball_x4_inferred__0/i__carry__1_n_0
    SLICE_X8Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.189 r  physics_inst/i_ball_x4_inferred__0/i__carry__2/CO[3]
                         net (fo=30, routed)          2.221    10.410    physics_inst/i_ball_x40_in
    SLICE_X8Y99          LUT4 (Prop_lut4_I1_O)        0.124    10.534 r  physics_inst/i_vel_x[31]_i_3/O
                         net (fo=4, routed)           0.305    10.840    physics_inst/i_vel_x[31]_i_3_n_0
    SLICE_X8Y99          LUT5 (Prop_lut5_I2_O)        0.124    10.964 r  physics_inst/i_vel_x[31]_i_1/O
                         net (fo=32, routed)          0.728    11.691    physics_inst/i_vel_x[31]_i_1_n_0
    SLICE_X13Y104        FDCE                                         r  physics_inst/i_vel_x_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.511    14.948    physics_inst/CLK
    SLICE_X13Y104        FDCE                                         r  physics_inst/i_vel_x_reg[28]/C
                         clock pessimism              0.180    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X13Y104        FDCE (Setup_fdce_C_CE)      -0.205    14.888    physics_inst/i_vel_x_reg[28]
  -------------------------------------------------------------------
                         required time                         14.888    
                         arrival time                         -11.691    
  -------------------------------------------------------------------
                         slack                                  3.196    

Slack (MET) :             3.196ns  (required time - arrival time)
  Source:                 physics_inst/i_ball_x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            physics_inst/i_vel_x_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.429ns  (logic 1.617ns (25.153%)  route 4.812ns (74.847%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.263ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.645     5.263    physics_inst/CLK
    SLICE_X8Y98          FDCE                                         r  physics_inst/i_ball_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDCE (Prop_fdce_C_Q)         0.518     5.781 f  physics_inst/i_ball_x_reg[7]/Q
                         net (fo=20, routed)          1.558     7.338    physics_inst/i_ball_x_reg[10]_0[6]
    SLICE_X8Y104         LUT2 (Prop_lut2_I1_O)        0.124     7.462 r  physics_inst/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     7.462    physics_inst/i__carry_i_5__1_n_0
    SLICE_X8Y104         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.838 r  physics_inst/i_ball_x4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.838    physics_inst/i_ball_x4_inferred__0/i__carry_n_0
    SLICE_X8Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.955 r  physics_inst/i_ball_x4_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.955    physics_inst/i_ball_x4_inferred__0/i__carry__0_n_0
    SLICE_X8Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.072 r  physics_inst/i_ball_x4_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.072    physics_inst/i_ball_x4_inferred__0/i__carry__1_n_0
    SLICE_X8Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.189 r  physics_inst/i_ball_x4_inferred__0/i__carry__2/CO[3]
                         net (fo=30, routed)          2.221    10.410    physics_inst/i_ball_x40_in
    SLICE_X8Y99          LUT4 (Prop_lut4_I1_O)        0.124    10.534 r  physics_inst/i_vel_x[31]_i_3/O
                         net (fo=4, routed)           0.305    10.840    physics_inst/i_vel_x[31]_i_3_n_0
    SLICE_X8Y99          LUT5 (Prop_lut5_I2_O)        0.124    10.964 r  physics_inst/i_vel_x[31]_i_1/O
                         net (fo=32, routed)          0.728    11.691    physics_inst/i_vel_x[31]_i_1_n_0
    SLICE_X13Y104        FDCE                                         r  physics_inst/i_vel_x_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.511    14.948    physics_inst/CLK
    SLICE_X13Y104        FDCE                                         r  physics_inst/i_vel_x_reg[29]/C
                         clock pessimism              0.180    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X13Y104        FDCE (Setup_fdce_C_CE)      -0.205    14.888    physics_inst/i_vel_x_reg[29]
  -------------------------------------------------------------------
                         required time                         14.888    
                         arrival time                         -11.691    
  -------------------------------------------------------------------
                         slack                                  3.196    

Slack (MET) :             3.196ns  (required time - arrival time)
  Source:                 physics_inst/i_ball_x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            physics_inst/i_vel_x_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.429ns  (logic 1.617ns (25.153%)  route 4.812ns (74.847%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.263ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.645     5.263    physics_inst/CLK
    SLICE_X8Y98          FDCE                                         r  physics_inst/i_ball_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDCE (Prop_fdce_C_Q)         0.518     5.781 f  physics_inst/i_ball_x_reg[7]/Q
                         net (fo=20, routed)          1.558     7.338    physics_inst/i_ball_x_reg[10]_0[6]
    SLICE_X8Y104         LUT2 (Prop_lut2_I1_O)        0.124     7.462 r  physics_inst/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     7.462    physics_inst/i__carry_i_5__1_n_0
    SLICE_X8Y104         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.838 r  physics_inst/i_ball_x4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.838    physics_inst/i_ball_x4_inferred__0/i__carry_n_0
    SLICE_X8Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.955 r  physics_inst/i_ball_x4_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.955    physics_inst/i_ball_x4_inferred__0/i__carry__0_n_0
    SLICE_X8Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.072 r  physics_inst/i_ball_x4_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.072    physics_inst/i_ball_x4_inferred__0/i__carry__1_n_0
    SLICE_X8Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.189 r  physics_inst/i_ball_x4_inferred__0/i__carry__2/CO[3]
                         net (fo=30, routed)          2.221    10.410    physics_inst/i_ball_x40_in
    SLICE_X8Y99          LUT4 (Prop_lut4_I1_O)        0.124    10.534 r  physics_inst/i_vel_x[31]_i_3/O
                         net (fo=4, routed)           0.305    10.840    physics_inst/i_vel_x[31]_i_3_n_0
    SLICE_X8Y99          LUT5 (Prop_lut5_I2_O)        0.124    10.964 r  physics_inst/i_vel_x[31]_i_1/O
                         net (fo=32, routed)          0.728    11.691    physics_inst/i_vel_x[31]_i_1_n_0
    SLICE_X13Y104        FDCE                                         r  physics_inst/i_vel_x_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.511    14.948    physics_inst/CLK
    SLICE_X13Y104        FDCE                                         r  physics_inst/i_vel_x_reg[30]/C
                         clock pessimism              0.180    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X13Y104        FDCE (Setup_fdce_C_CE)      -0.205    14.888    physics_inst/i_vel_x_reg[30]
  -------------------------------------------------------------------
                         required time                         14.888    
                         arrival time                         -11.691    
  -------------------------------------------------------------------
                         slack                                  3.196    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 fnd_inst/flash_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd_inst/flash_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.189ns (60.093%)  route 0.126ns (39.907%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.599     1.533    fnd_inst/CLK
    SLICE_X3Y109         FDCE                                         r  fnd_inst/flash_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDCE (Prop_fdce_C_Q)         0.141     1.674 r  fnd_inst/flash_count_reg[0]/Q
                         net (fo=6, routed)           0.126     1.800    fnd_inst/flash_count_reg[0]
    SLICE_X2Y109         LUT3 (Prop_lut3_I2_O)        0.048     1.848 r  fnd_inst/flash_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.848    fnd_inst/p_0_in__1[1]
    SLICE_X2Y109         FDCE                                         r  fnd_inst/flash_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.871     2.052    fnd_inst/CLK
    SLICE_X2Y109         FDCE                                         r  fnd_inst/flash_count_reg[1]/C
                         clock pessimism             -0.505     1.546    
    SLICE_X2Y109         FDCE (Hold_fdce_C_D)         0.133     1.679    fnd_inst/flash_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 physics_inst/score_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            physics_inst/score_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.361%)  route 0.103ns (35.639%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.597     1.531    physics_inst/CLK
    SLICE_X5Y110         FDCE                                         r  physics_inst/score_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDCE (Prop_fdce_C_Q)         0.141     1.672 r  physics_inst/score_reg[5]/Q
                         net (fo=8, routed)           0.103     1.775    physics_inst/score[5]
    SLICE_X4Y110         LUT3 (Prop_lut3_I2_O)        0.045     1.820 r  physics_inst/score[6]_i_2/O
                         net (fo=1, routed)           0.000     1.820    physics_inst/p_0_in__0[6]
    SLICE_X4Y110         FDCE                                         r  physics_inst/score_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.867     2.048    physics_inst/CLK
    SLICE_X4Y110         FDCE                                         r  physics_inst/score_reg[6]/C
                         clock pessimism             -0.503     1.544    
    SLICE_X4Y110         FDCE (Hold_fdce_C_D)         0.092     1.636    physics_inst/score_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 fnd_inst/refresh_counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd_inst/timer_tick_prev_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.351%)  route 0.139ns (49.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.599     1.533    fnd_inst/CLK
    SLICE_X1Y109         FDCE                                         r  fnd_inst/refresh_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDCE (Prop_fdce_C_Q)         0.141     1.674 r  fnd_inst/refresh_counter_reg[23]/Q
                         net (fo=4, routed)           0.139     1.813    fnd_inst/timer_tick
    SLICE_X0Y109         FDCE                                         r  fnd_inst/timer_tick_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.871     2.052    fnd_inst/CLK
    SLICE_X0Y109         FDCE                                         r  fnd_inst/timer_tick_prev_reg/C
                         clock pessimism             -0.505     1.546    
    SLICE_X0Y109         FDCE (Hold_fdce_C_D)         0.075     1.621    fnd_inst/timer_tick_prev_reg
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 physics_inst/score_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            physics_inst/score_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.189ns (56.869%)  route 0.143ns (43.131%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.597     1.531    physics_inst/CLK
    SLICE_X5Y110         FDCE                                         r  physics_inst/score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDCE (Prop_fdce_C_Q)         0.141     1.672 r  physics_inst/score_reg[0]/Q
                         net (fo=8, routed)           0.143     1.816    physics_inst/score[0]
    SLICE_X4Y110         LUT5 (Prop_lut5_I1_O)        0.048     1.864 r  physics_inst/score[4]_i_1/O
                         net (fo=1, routed)           0.000     1.864    physics_inst/p_0_in__0[4]
    SLICE_X4Y110         FDCE                                         r  physics_inst/score_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.867     2.048    physics_inst/CLK
    SLICE_X4Y110         FDCE                                         r  physics_inst/score_reg[4]/C
                         clock pessimism             -0.503     1.544    
    SLICE_X4Y110         FDCE (Hold_fdce_C_D)         0.105     1.649    physics_inst/score_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 physics_inst/vsync_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            physics_inst/score_pulse_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.437%)  route 0.169ns (47.563%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.600     1.534    physics_inst/CLK
    SLICE_X4Y101         FDRE                                         r  physics_inst/vsync_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  physics_inst/vsync_prev_reg/Q
                         net (fo=3, routed)           0.169     1.844    physics_inst/vsync_prev
    SLICE_X4Y102         LUT4 (Prop_lut4_I2_O)        0.045     1.889 r  physics_inst/score_pulse_i_1/O
                         net (fo=1, routed)           0.000     1.889    physics_inst/score_pulse_i_1_n_0
    SLICE_X4Y102         FDCE                                         r  physics_inst/score_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.870     2.051    physics_inst/CLK
    SLICE_X4Y102         FDCE                                         r  physics_inst/score_pulse_reg/C
                         clock pessimism             -0.500     1.550    
    SLICE_X4Y102         FDCE (Hold_fdce_C_D)         0.091     1.641    physics_inst/score_pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 fnd_inst/refresh_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd_inst/refresh_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.600     1.534    fnd_inst/CLK
    SLICE_X1Y106         FDCE                                         r  fnd_inst/refresh_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.675 r  fnd_inst/refresh_counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.784    fnd_inst/refresh_counter_reg_n_0_[11]
    SLICE_X1Y106         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.892 r  fnd_inst/refresh_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.892    fnd_inst/refresh_counter_reg[8]_i_1_n_4
    SLICE_X1Y106         FDCE                                         r  fnd_inst/refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.872     2.053    fnd_inst/CLK
    SLICE_X1Y106         FDCE                                         r  fnd_inst/refresh_counter_reg[11]/C
                         clock pessimism             -0.518     1.534    
    SLICE_X1Y106         FDCE (Hold_fdce_C_D)         0.105     1.639    fnd_inst/refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 fnd_inst/refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd_inst/refresh_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.599     1.533    fnd_inst/CLK
    SLICE_X1Y107         FDCE                                         r  fnd_inst/refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.674 r  fnd_inst/refresh_counter_reg[15]/Q
                         net (fo=1, routed)           0.108     1.783    fnd_inst/refresh_counter_reg_n_0_[15]
    SLICE_X1Y107         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.891 r  fnd_inst/refresh_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.891    fnd_inst/refresh_counter_reg[12]_i_1_n_4
    SLICE_X1Y107         FDCE                                         r  fnd_inst/refresh_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.871     2.052    fnd_inst/CLK
    SLICE_X1Y107         FDCE                                         r  fnd_inst/refresh_counter_reg[15]/C
                         clock pessimism             -0.518     1.533    
    SLICE_X1Y107         FDCE (Hold_fdce_C_D)         0.105     1.638    fnd_inst/refresh_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 fnd_inst/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd_inst/refresh_counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.599     1.533    fnd_inst/CLK
    SLICE_X1Y108         FDCE                                         r  fnd_inst/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDCE (Prop_fdce_C_Q)         0.141     1.674 r  fnd_inst/refresh_counter_reg[19]/Q
                         net (fo=1, routed)           0.108     1.783    fnd_inst/refresh_counter_reg_n_0_[19]
    SLICE_X1Y108         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.891 r  fnd_inst/refresh_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.891    fnd_inst/refresh_counter_reg[16]_i_1_n_4
    SLICE_X1Y108         FDCE                                         r  fnd_inst/refresh_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.871     2.052    fnd_inst/CLK
    SLICE_X1Y108         FDCE                                         r  fnd_inst/refresh_counter_reg[19]/C
                         clock pessimism             -0.518     1.533    
    SLICE_X1Y108         FDCE (Hold_fdce_C_D)         0.105     1.638    fnd_inst/refresh_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 fnd_inst/refresh_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd_inst/refresh_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.600     1.534    fnd_inst/CLK
    SLICE_X1Y104         FDCE                                         r  fnd_inst/refresh_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDCE (Prop_fdce_C_Q)         0.141     1.675 r  fnd_inst/refresh_counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.784    fnd_inst/refresh_counter_reg_n_0_[3]
    SLICE_X1Y104         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.892 r  fnd_inst/refresh_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.892    fnd_inst/refresh_counter_reg[0]_i_1_n_4
    SLICE_X1Y104         FDCE                                         r  fnd_inst/refresh_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.872     2.053    fnd_inst/CLK
    SLICE_X1Y104         FDCE                                         r  fnd_inst/refresh_counter_reg[3]/C
                         clock pessimism             -0.518     1.534    
    SLICE_X1Y104         FDCE (Hold_fdce_C_D)         0.105     1.639    fnd_inst/refresh_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 fnd_inst/refresh_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd_inst/refresh_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.600     1.534    fnd_inst/CLK
    SLICE_X1Y105         FDCE                                         r  fnd_inst/refresh_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDCE (Prop_fdce_C_Q)         0.141     1.675 r  fnd_inst/refresh_counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.784    fnd_inst/refresh_counter_reg_n_0_[7]
    SLICE_X1Y105         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.892 r  fnd_inst/refresh_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.892    fnd_inst/refresh_counter_reg[4]_i_1_n_4
    SLICE_X1Y105         FDCE                                         r  fnd_inst/refresh_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.872     2.053    fnd_inst/CLK
    SLICE_X1Y105         FDCE                                         r  fnd_inst/refresh_counter_reg[7]/C
                         clock pessimism             -0.518     1.534    
    SLICE_X1Y105         FDCE (Hold_fdce_C_D)         0.105     1.639    fnd_inst/refresh_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y97    clk_div_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y97    clk_div_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y109   fnd_inst/flash_count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y109   fnd_inst/flash_count_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y109   fnd_inst/flash_count_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y109   fnd_inst/flash_count_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y109   fnd_inst/is_flashing_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y104   fnd_inst/refresh_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y106   fnd_inst/refresh_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y97    clk_div_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y97    clk_div_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y97    clk_div_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y97    clk_div_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y109   fnd_inst/flash_count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y109   fnd_inst/flash_count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y109   fnd_inst/flash_count_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y109   fnd_inst/flash_count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y109   fnd_inst/flash_count_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y109   fnd_inst/flash_count_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y97    clk_div_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y97    clk_div_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y97    clk_div_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y97    clk_div_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y109   fnd_inst/flash_count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y109   fnd_inst/flash_count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y109   fnd_inst/flash_count_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y109   fnd_inst/flash_count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y109   fnd_inst/flash_count_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y109   fnd_inst/flash_count_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           105 Endpoints
Min Delay           105 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_inst/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.021ns  (logic 6.662ns (44.355%)  route 8.358ns (55.645%))
  Logic Levels:           11  (CARRY4=3 FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDRE                         0.000     0.000 r  vga_inst/vcount_reg[3]/C
    SLICE_X6Y98          FDRE (Prop_fdre_C_Q)         0.653     0.653 f  vga_inst/vcount_reg[3]/Q
                         net (fo=25, routed)          1.351     2.004    vga_inst/vcount_reg[10]_0[3]
    SLICE_X3Y97          LUT3 (Prop_lut3_I1_O)        0.329     2.333 r  vga_inst/text_on1_carry_i_13/O
                         net (fo=1, routed)           0.805     3.138    vga_inst/text_on1_carry_i_13_n_0
    SLICE_X3Y99          LUT5 (Prop_lut5_I0_O)        0.326     3.464 r  vga_inst/text_on1_carry_i_10/O
                         net (fo=1, routed)           0.867     4.331    vga_inst/text_on1_carry_i_10_n_0
    SLICE_X2Y99          LUT6 (Prop_lut6_I0_O)        0.124     4.455 r  vga_inst/text_on1_carry_i_3/O
                         net (fo=1, routed)           0.000     4.455    graphics_inst/text_on1_carry__0_0[1]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.988 r  graphics_inst/text_on1_carry/CO[3]
                         net (fo=1, routed)           0.001     4.989    graphics_inst/text_on1_carry_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.106 r  graphics_inst/text_on1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.106    graphics_inst/text_on1_carry__0_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.335 r  graphics_inst/text_on1_carry__1/CO[2]
                         net (fo=1, routed)           0.710     6.045    vga_inst/vgaRed_OBUF[3]_inst_i_4_0[0]
    SLICE_X1Y100         LUT6 (Prop_lut6_I4_O)        0.310     6.355 r  vga_inst/vgaRed_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           1.019     7.374    vga_inst/vgaRed_OBUF[3]_inst_i_10_n_0
    SLICE_X0Y102         LUT6 (Prop_lut6_I1_O)        0.124     7.498 r  vga_inst/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=6, routed)           0.861     8.359    vga_inst/vgaRed_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y104         LUT4 (Prop_lut4_I0_O)        0.152     8.511 r  vga_inst/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.745    11.255    vgaGreen_OBUF[3]
    G20                  OBUF (Prop_obuf_I_O)         3.765    15.021 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.021    vgaGreen[3]
    G20                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.857ns  (logic 6.416ns (43.183%)  route 8.441ns (56.817%))
  Logic Levels:           11  (CARRY4=3 FDRE=1 LUT3=1 LUT5=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDRE                         0.000     0.000 r  vga_inst/vcount_reg[3]/C
    SLICE_X6Y98          FDRE (Prop_fdre_C_Q)         0.653     0.653 f  vga_inst/vcount_reg[3]/Q
                         net (fo=25, routed)          1.351     2.004    vga_inst/vcount_reg[10]_0[3]
    SLICE_X3Y97          LUT3 (Prop_lut3_I1_O)        0.329     2.333 r  vga_inst/text_on1_carry_i_13/O
                         net (fo=1, routed)           0.805     3.138    vga_inst/text_on1_carry_i_13_n_0
    SLICE_X3Y99          LUT5 (Prop_lut5_I0_O)        0.326     3.464 r  vga_inst/text_on1_carry_i_10/O
                         net (fo=1, routed)           0.867     4.331    vga_inst/text_on1_carry_i_10_n_0
    SLICE_X2Y99          LUT6 (Prop_lut6_I0_O)        0.124     4.455 r  vga_inst/text_on1_carry_i_3/O
                         net (fo=1, routed)           0.000     4.455    graphics_inst/text_on1_carry__0_0[1]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.988 r  graphics_inst/text_on1_carry/CO[3]
                         net (fo=1, routed)           0.001     4.989    graphics_inst/text_on1_carry_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.106 r  graphics_inst/text_on1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.106    graphics_inst/text_on1_carry__0_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.335 r  graphics_inst/text_on1_carry__1/CO[2]
                         net (fo=1, routed)           0.710     6.045    vga_inst/vgaRed_OBUF[3]_inst_i_4_0[0]
    SLICE_X1Y100         LUT6 (Prop_lut6_I4_O)        0.310     6.355 r  vga_inst/vgaRed_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           1.019     7.374    vga_inst/vgaRed_OBUF[3]_inst_i_10_n_0
    SLICE_X0Y102         LUT6 (Prop_lut6_I1_O)        0.124     7.498 r  vga_inst/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=6, routed)           0.861     8.359    vga_inst/vgaRed_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y104         LUT5 (Prop_lut5_I3_O)        0.124     8.483 r  vga_inst/vgaGreen_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           2.828    11.310    vgaGreen_OBUF[1]
    H20                  OBUF (Prop_obuf_I_O)         3.547    14.857 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.857    vgaGreen[2]
    H20                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.692ns  (logic 6.636ns (45.169%)  route 8.056ns (54.831%))
  Logic Levels:           11  (CARRY4=3 FDRE=1 LUT3=1 LUT5=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDRE                         0.000     0.000 r  vga_inst/vcount_reg[3]/C
    SLICE_X6Y98          FDRE (Prop_fdre_C_Q)         0.653     0.653 f  vga_inst/vcount_reg[3]/Q
                         net (fo=25, routed)          1.351     2.004    vga_inst/vcount_reg[10]_0[3]
    SLICE_X3Y97          LUT3 (Prop_lut3_I1_O)        0.329     2.333 r  vga_inst/text_on1_carry_i_13/O
                         net (fo=1, routed)           0.805     3.138    vga_inst/text_on1_carry_i_13_n_0
    SLICE_X3Y99          LUT5 (Prop_lut5_I0_O)        0.326     3.464 r  vga_inst/text_on1_carry_i_10/O
                         net (fo=1, routed)           0.867     4.331    vga_inst/text_on1_carry_i_10_n_0
    SLICE_X2Y99          LUT6 (Prop_lut6_I0_O)        0.124     4.455 r  vga_inst/text_on1_carry_i_3/O
                         net (fo=1, routed)           0.000     4.455    graphics_inst/text_on1_carry__0_0[1]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.988 r  graphics_inst/text_on1_carry/CO[3]
                         net (fo=1, routed)           0.001     4.989    graphics_inst/text_on1_carry_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.106 r  graphics_inst/text_on1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.106    graphics_inst/text_on1_carry__0_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.335 r  graphics_inst/text_on1_carry__1/CO[2]
                         net (fo=1, routed)           0.710     6.045    vga_inst/vgaRed_OBUF[3]_inst_i_4_0[0]
    SLICE_X1Y100         LUT6 (Prop_lut6_I4_O)        0.310     6.355 r  vga_inst/vgaRed_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           1.019     7.374    vga_inst/vgaRed_OBUF[3]_inst_i_10_n_0
    SLICE_X0Y102         LUT6 (Prop_lut6_I1_O)        0.124     7.498 r  vga_inst/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=6, routed)           0.807     8.305    vga_inst/vgaRed_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y104         LUT5 (Prop_lut5_I1_O)        0.150     8.455 r  vga_inst/vgaGreen_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.496    10.951    vgaGreen_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.741    14.692 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.692    vgaGreen[0]
    J19                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.683ns  (logic 6.410ns (43.652%)  route 8.274ns (56.348%))
  Logic Levels:           11  (CARRY4=3 FDRE=1 LUT3=1 LUT5=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDRE                         0.000     0.000 r  vga_inst/vcount_reg[3]/C
    SLICE_X6Y98          FDRE (Prop_fdre_C_Q)         0.653     0.653 f  vga_inst/vcount_reg[3]/Q
                         net (fo=25, routed)          1.351     2.004    vga_inst/vcount_reg[10]_0[3]
    SLICE_X3Y97          LUT3 (Prop_lut3_I1_O)        0.329     2.333 r  vga_inst/text_on1_carry_i_13/O
                         net (fo=1, routed)           0.805     3.138    vga_inst/text_on1_carry_i_13_n_0
    SLICE_X3Y99          LUT5 (Prop_lut5_I0_O)        0.326     3.464 r  vga_inst/text_on1_carry_i_10/O
                         net (fo=1, routed)           0.867     4.331    vga_inst/text_on1_carry_i_10_n_0
    SLICE_X2Y99          LUT6 (Prop_lut6_I0_O)        0.124     4.455 r  vga_inst/text_on1_carry_i_3/O
                         net (fo=1, routed)           0.000     4.455    graphics_inst/text_on1_carry__0_0[1]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.988 r  graphics_inst/text_on1_carry/CO[3]
                         net (fo=1, routed)           0.001     4.989    graphics_inst/text_on1_carry_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.106 r  graphics_inst/text_on1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.106    graphics_inst/text_on1_carry__0_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.335 r  graphics_inst/text_on1_carry__1/CO[2]
                         net (fo=1, routed)           0.710     6.045    vga_inst/vgaRed_OBUF[3]_inst_i_4_0[0]
    SLICE_X1Y100         LUT6 (Prop_lut6_I4_O)        0.310     6.355 r  vga_inst/vgaRed_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           1.019     7.374    vga_inst/vgaRed_OBUF[3]_inst_i_10_n_0
    SLICE_X0Y102         LUT6 (Prop_lut6_I1_O)        0.124     7.498 r  vga_inst/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=6, routed)           0.323     7.821    vga_inst/vgaRed_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y104         LUT5 (Prop_lut5_I3_O)        0.124     7.945 r  vga_inst/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           3.198    11.143    vgaRed_OBUF[1]
    G17                  OBUF (Prop_obuf_I_O)         3.541    14.683 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.683    vgaRed[1]
    G17                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.538ns  (logic 6.405ns (44.059%)  route 8.133ns (55.941%))
  Logic Levels:           11  (CARRY4=3 FDRE=1 LUT3=1 LUT5=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDRE                         0.000     0.000 r  vga_inst/vcount_reg[3]/C
    SLICE_X6Y98          FDRE (Prop_fdre_C_Q)         0.653     0.653 f  vga_inst/vcount_reg[3]/Q
                         net (fo=25, routed)          1.351     2.004    vga_inst/vcount_reg[10]_0[3]
    SLICE_X3Y97          LUT3 (Prop_lut3_I1_O)        0.329     2.333 r  vga_inst/text_on1_carry_i_13/O
                         net (fo=1, routed)           0.805     3.138    vga_inst/text_on1_carry_i_13_n_0
    SLICE_X3Y99          LUT5 (Prop_lut5_I0_O)        0.326     3.464 r  vga_inst/text_on1_carry_i_10/O
                         net (fo=1, routed)           0.867     4.331    vga_inst/text_on1_carry_i_10_n_0
    SLICE_X2Y99          LUT6 (Prop_lut6_I0_O)        0.124     4.455 r  vga_inst/text_on1_carry_i_3/O
                         net (fo=1, routed)           0.000     4.455    graphics_inst/text_on1_carry__0_0[1]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.988 r  graphics_inst/text_on1_carry/CO[3]
                         net (fo=1, routed)           0.001     4.989    graphics_inst/text_on1_carry_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.106 r  graphics_inst/text_on1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.106    graphics_inst/text_on1_carry__0_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.335 r  graphics_inst/text_on1_carry__1/CO[2]
                         net (fo=1, routed)           0.710     6.045    vga_inst/vgaRed_OBUF[3]_inst_i_4_0[0]
    SLICE_X1Y100         LUT6 (Prop_lut6_I4_O)        0.310     6.355 r  vga_inst/vgaRed_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           1.019     7.374    vga_inst/vgaRed_OBUF[3]_inst_i_10_n_0
    SLICE_X0Y102         LUT6 (Prop_lut6_I1_O)        0.124     7.498 r  vga_inst/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=6, routed)           0.323     7.821    vga_inst/vgaRed_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y104         LUT5 (Prop_lut5_I3_O)        0.124     7.945 r  vga_inst/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           3.057    11.002    vgaRed_OBUF[1]
    G18                  OBUF (Prop_obuf_I_O)         3.536    14.538 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.538    vgaRed[3]
    G18                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.442ns  (logic 6.406ns (44.360%)  route 8.036ns (55.640%))
  Logic Levels:           11  (CARRY4=3 FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDRE                         0.000     0.000 r  vga_inst/vcount_reg[3]/C
    SLICE_X6Y98          FDRE (Prop_fdre_C_Q)         0.653     0.653 f  vga_inst/vcount_reg[3]/Q
                         net (fo=25, routed)          1.351     2.004    vga_inst/vcount_reg[10]_0[3]
    SLICE_X3Y97          LUT3 (Prop_lut3_I1_O)        0.329     2.333 r  vga_inst/text_on1_carry_i_13/O
                         net (fo=1, routed)           0.805     3.138    vga_inst/text_on1_carry_i_13_n_0
    SLICE_X3Y99          LUT5 (Prop_lut5_I0_O)        0.326     3.464 r  vga_inst/text_on1_carry_i_10/O
                         net (fo=1, routed)           0.867     4.331    vga_inst/text_on1_carry_i_10_n_0
    SLICE_X2Y99          LUT6 (Prop_lut6_I0_O)        0.124     4.455 r  vga_inst/text_on1_carry_i_3/O
                         net (fo=1, routed)           0.000     4.455    graphics_inst/text_on1_carry__0_0[1]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.988 r  graphics_inst/text_on1_carry/CO[3]
                         net (fo=1, routed)           0.001     4.989    graphics_inst/text_on1_carry_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.106 r  graphics_inst/text_on1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.106    graphics_inst/text_on1_carry__0_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.335 r  graphics_inst/text_on1_carry__1/CO[2]
                         net (fo=1, routed)           0.710     6.045    vga_inst/vgaRed_OBUF[3]_inst_i_4_0[0]
    SLICE_X1Y100         LUT6 (Prop_lut6_I4_O)        0.310     6.355 r  vga_inst/vgaRed_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           1.019     7.374    vga_inst/vgaRed_OBUF[3]_inst_i_10_n_0
    SLICE_X0Y102         LUT6 (Prop_lut6_I1_O)        0.124     7.498 r  vga_inst/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=6, routed)           0.807     8.305    vga_inst/vgaRed_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y104         LUT4 (Prop_lut4_I3_O)        0.124     8.429 r  vga_inst/vgaBlue_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.476    10.905    vgaBlue_OBUF[0]
    J20                  OBUF (Prop_obuf_I_O)         3.537    14.442 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.442    vgaBlue[0]
    J20                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.396ns  (logic 6.404ns (44.484%)  route 7.992ns (55.516%))
  Logic Levels:           11  (CARRY4=3 FDRE=1 LUT3=1 LUT5=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDRE                         0.000     0.000 r  vga_inst/vcount_reg[3]/C
    SLICE_X6Y98          FDRE (Prop_fdre_C_Q)         0.653     0.653 f  vga_inst/vcount_reg[3]/Q
                         net (fo=25, routed)          1.351     2.004    vga_inst/vcount_reg[10]_0[3]
    SLICE_X3Y97          LUT3 (Prop_lut3_I1_O)        0.329     2.333 r  vga_inst/text_on1_carry_i_13/O
                         net (fo=1, routed)           0.805     3.138    vga_inst/text_on1_carry_i_13_n_0
    SLICE_X3Y99          LUT5 (Prop_lut5_I0_O)        0.326     3.464 r  vga_inst/text_on1_carry_i_10/O
                         net (fo=1, routed)           0.867     4.331    vga_inst/text_on1_carry_i_10_n_0
    SLICE_X2Y99          LUT6 (Prop_lut6_I0_O)        0.124     4.455 r  vga_inst/text_on1_carry_i_3/O
                         net (fo=1, routed)           0.000     4.455    graphics_inst/text_on1_carry__0_0[1]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.988 r  graphics_inst/text_on1_carry/CO[3]
                         net (fo=1, routed)           0.001     4.989    graphics_inst/text_on1_carry_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.106 r  graphics_inst/text_on1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.106    graphics_inst/text_on1_carry__0_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.335 r  graphics_inst/text_on1_carry__1/CO[2]
                         net (fo=1, routed)           0.710     6.045    vga_inst/vgaRed_OBUF[3]_inst_i_4_0[0]
    SLICE_X1Y100         LUT6 (Prop_lut6_I4_O)        0.310     6.355 r  vga_inst/vgaRed_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           1.019     7.374    vga_inst/vgaRed_OBUF[3]_inst_i_10_n_0
    SLICE_X0Y102         LUT6 (Prop_lut6_I1_O)        0.124     7.498 r  vga_inst/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=6, routed)           0.323     7.821    vga_inst/vgaRed_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y104         LUT5 (Prop_lut5_I3_O)        0.124     7.945 r  vga_inst/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           2.916    10.861    vgaRed_OBUF[1]
    H18                  OBUF (Prop_obuf_I_O)         3.535    14.396 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.396    vgaRed[2]
    H18                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.375ns  (logic 6.410ns (44.591%)  route 7.965ns (55.409%))
  Logic Levels:           11  (CARRY4=3 FDRE=1 LUT3=1 LUT5=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDRE                         0.000     0.000 r  vga_inst/vcount_reg[3]/C
    SLICE_X6Y98          FDRE (Prop_fdre_C_Q)         0.653     0.653 f  vga_inst/vcount_reg[3]/Q
                         net (fo=25, routed)          1.351     2.004    vga_inst/vcount_reg[10]_0[3]
    SLICE_X3Y97          LUT3 (Prop_lut3_I1_O)        0.329     2.333 r  vga_inst/text_on1_carry_i_13/O
                         net (fo=1, routed)           0.805     3.138    vga_inst/text_on1_carry_i_13_n_0
    SLICE_X3Y99          LUT5 (Prop_lut5_I0_O)        0.326     3.464 r  vga_inst/text_on1_carry_i_10/O
                         net (fo=1, routed)           0.867     4.331    vga_inst/text_on1_carry_i_10_n_0
    SLICE_X2Y99          LUT6 (Prop_lut6_I0_O)        0.124     4.455 r  vga_inst/text_on1_carry_i_3/O
                         net (fo=1, routed)           0.000     4.455    graphics_inst/text_on1_carry__0_0[1]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.988 r  graphics_inst/text_on1_carry/CO[3]
                         net (fo=1, routed)           0.001     4.989    graphics_inst/text_on1_carry_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.106 r  graphics_inst/text_on1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.106    graphics_inst/text_on1_carry__0_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.335 r  graphics_inst/text_on1_carry__1/CO[2]
                         net (fo=1, routed)           0.710     6.045    vga_inst/vgaRed_OBUF[3]_inst_i_4_0[0]
    SLICE_X1Y100         LUT6 (Prop_lut6_I4_O)        0.310     6.355 r  vga_inst/vgaRed_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           1.019     7.374    vga_inst/vgaRed_OBUF[3]_inst_i_10_n_0
    SLICE_X0Y102         LUT6 (Prop_lut6_I1_O)        0.124     7.498 r  vga_inst/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=6, routed)           0.861     8.359    vga_inst/vgaRed_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y104         LUT5 (Prop_lut5_I3_O)        0.124     8.483 r  vga_inst/vgaGreen_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           2.351    10.834    vgaGreen_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.541    14.375 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.375    vgaGreen[1]
    H19                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.363ns  (logic 6.423ns (44.722%)  route 7.939ns (55.278%))
  Logic Levels:           11  (CARRY4=3 FDRE=1 LUT3=1 LUT5=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDRE                         0.000     0.000 r  vga_inst/vcount_reg[3]/C
    SLICE_X6Y98          FDRE (Prop_fdre_C_Q)         0.653     0.653 f  vga_inst/vcount_reg[3]/Q
                         net (fo=25, routed)          1.351     2.004    vga_inst/vcount_reg[10]_0[3]
    SLICE_X3Y97          LUT3 (Prop_lut3_I1_O)        0.329     2.333 r  vga_inst/text_on1_carry_i_13/O
                         net (fo=1, routed)           0.805     3.138    vga_inst/text_on1_carry_i_13_n_0
    SLICE_X3Y99          LUT5 (Prop_lut5_I0_O)        0.326     3.464 r  vga_inst/text_on1_carry_i_10/O
                         net (fo=1, routed)           0.867     4.331    vga_inst/text_on1_carry_i_10_n_0
    SLICE_X2Y99          LUT6 (Prop_lut6_I0_O)        0.124     4.455 r  vga_inst/text_on1_carry_i_3/O
                         net (fo=1, routed)           0.000     4.455    graphics_inst/text_on1_carry__0_0[1]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.988 r  graphics_inst/text_on1_carry/CO[3]
                         net (fo=1, routed)           0.001     4.989    graphics_inst/text_on1_carry_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.106 r  graphics_inst/text_on1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.106    graphics_inst/text_on1_carry__0_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.335 r  graphics_inst/text_on1_carry__1/CO[2]
                         net (fo=1, routed)           0.710     6.045    vga_inst/vgaRed_OBUF[3]_inst_i_4_0[0]
    SLICE_X1Y100         LUT6 (Prop_lut6_I4_O)        0.310     6.355 r  vga_inst/vgaRed_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           1.019     7.374    vga_inst/vgaRed_OBUF[3]_inst_i_10_n_0
    SLICE_X0Y102         LUT6 (Prop_lut6_I1_O)        0.124     7.498 r  vga_inst/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=6, routed)           0.320     7.818    vga_inst/vgaRed_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y104         LUT5 (Prop_lut5_I3_O)        0.124     7.942 r  vga_inst/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           2.867    10.808    vgaBlue_OBUF[1]
    J22                  OBUF (Prop_obuf_I_O)         3.554    14.363 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.363    vgaBlue[3]
    J22                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.220ns  (logic 6.421ns (45.157%)  route 7.798ns (54.843%))
  Logic Levels:           11  (CARRY4=3 FDRE=1 LUT3=1 LUT5=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDRE                         0.000     0.000 r  vga_inst/vcount_reg[3]/C
    SLICE_X6Y98          FDRE (Prop_fdre_C_Q)         0.653     0.653 f  vga_inst/vcount_reg[3]/Q
                         net (fo=25, routed)          1.351     2.004    vga_inst/vcount_reg[10]_0[3]
    SLICE_X3Y97          LUT3 (Prop_lut3_I1_O)        0.329     2.333 r  vga_inst/text_on1_carry_i_13/O
                         net (fo=1, routed)           0.805     3.138    vga_inst/text_on1_carry_i_13_n_0
    SLICE_X3Y99          LUT5 (Prop_lut5_I0_O)        0.326     3.464 r  vga_inst/text_on1_carry_i_10/O
                         net (fo=1, routed)           0.867     4.331    vga_inst/text_on1_carry_i_10_n_0
    SLICE_X2Y99          LUT6 (Prop_lut6_I0_O)        0.124     4.455 r  vga_inst/text_on1_carry_i_3/O
                         net (fo=1, routed)           0.000     4.455    graphics_inst/text_on1_carry__0_0[1]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.988 r  graphics_inst/text_on1_carry/CO[3]
                         net (fo=1, routed)           0.001     4.989    graphics_inst/text_on1_carry_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.106 r  graphics_inst/text_on1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.106    graphics_inst/text_on1_carry__0_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.335 r  graphics_inst/text_on1_carry__1/CO[2]
                         net (fo=1, routed)           0.710     6.045    vga_inst/vgaRed_OBUF[3]_inst_i_4_0[0]
    SLICE_X1Y100         LUT6 (Prop_lut6_I4_O)        0.310     6.355 r  vga_inst/vgaRed_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           1.019     7.374    vga_inst/vgaRed_OBUF[3]_inst_i_10_n_0
    SLICE_X0Y102         LUT6 (Prop_lut6_I1_O)        0.124     7.498 r  vga_inst/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=6, routed)           0.320     7.818    vga_inst/vgaRed_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y104         LUT5 (Prop_lut5_I3_O)        0.124     7.942 r  vga_inst/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           2.726    10.667    vgaBlue_OBUF[1]
    H22                  OBUF (Prop_obuf_I_O)         3.552    14.220 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.220    vgaBlue[2]
    H22                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 prev_right_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            r_speed_x_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.209ns (71.466%)  route 0.083ns (28.534%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y94         FDCE                         0.000     0.000 r  prev_right_reg/C
    SLICE_X12Y94         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  prev_right_reg/Q
                         net (fo=4, routed)           0.083     0.247    prev_right
    SLICE_X13Y94         LUT6 (Prop_lut6_I5_O)        0.045     0.292 r  r_speed_x[1]_i_1/O
                         net (fo=1, routed)           0.000     0.292    r_speed_x[1]_i_1_n_0
    SLICE_X13Y94         FDCE                                         r  r_speed_x_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 prev_right_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            r_speed_x_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.209ns (70.740%)  route 0.086ns (29.260%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y94         FDCE                         0.000     0.000 r  prev_right_reg/C
    SLICE_X12Y94         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  prev_right_reg/Q
                         net (fo=4, routed)           0.086     0.250    prev_right
    SLICE_X13Y94         LUT6 (Prop_lut6_I0_O)        0.045     0.295 r  r_speed_x[3]_i_2/O
                         net (fo=1, routed)           0.000     0.295    r_speed_x[3]_i_2_n_0
    SLICE_X13Y94         FDPE                                         r  r_speed_x_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 prev_up_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            r_speed_y_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91         FDCE                         0.000     0.000 r  prev_up_reg/C
    SLICE_X10Y91         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  prev_up_reg/Q
                         net (fo=4, routed)           0.094     0.258    prev_up
    SLICE_X11Y91         LUT6 (Prop_lut6_I0_O)        0.045     0.303 r  r_speed_y[3]_i_2/O
                         net (fo=1, routed)           0.000     0.303    r_speed_y[3]_i_2_n_0
    SLICE_X11Y91         FDPE                                         r  r_speed_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_speed_y_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            r_speed_y_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.186ns (54.234%)  route 0.157ns (45.766%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y92         FDCE                         0.000     0.000 r  r_speed_y_reg[2]/C
    SLICE_X11Y92         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  r_speed_y_reg[2]/Q
                         net (fo=8, routed)           0.157     0.298    r_speed_y_reg__0[2]
    SLICE_X11Y92         LUT6 (Prop_lut6_I5_O)        0.045     0.343 r  r_speed_y[2]_i_1/O
                         net (fo=1, routed)           0.000     0.343    r_speed_y[2]_i_1_n_0
    SLICE_X11Y92         FDCE                                         r  r_speed_y_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_speed_y_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            r_speed_y_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.186ns (54.076%)  route 0.158ns (45.924%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y92         FDCE                         0.000     0.000 r  r_speed_y_reg[2]/C
    SLICE_X11Y92         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  r_speed_y_reg[2]/Q
                         net (fo=8, routed)           0.158     0.299    r_speed_y_reg__0[2]
    SLICE_X11Y92         LUT6 (Prop_lut6_I2_O)        0.045     0.344 r  r_speed_y[1]_i_1/O
                         net (fo=1, routed)           0.000     0.344    r_speed_y[1]_i_1_n_0
    SLICE_X11Y92         FDPE                                         r  r_speed_y_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_speed_x_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            r_speed_x_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.186ns (52.432%)  route 0.169ns (47.568%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y94         FDCE                         0.000     0.000 r  r_speed_x_reg[0]/C
    SLICE_X13Y94         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  r_speed_x_reg[0]/Q
                         net (fo=7, routed)           0.169     0.310    r_speed_x_reg[0]
    SLICE_X13Y94         LUT6 (Prop_lut6_I0_O)        0.045     0.355 r  r_speed_x[2]_i_1/O
                         net (fo=1, routed)           0.000     0.355    r_speed_x[2]_i_1_n_0
    SLICE_X13Y94         FDCE                                         r  r_speed_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/hcount_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.240ns (64.689%)  route 0.131ns (35.311%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE                         0.000     0.000 r  vga_inst/hcount_reg[6]/C
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.195     0.195 r  vga_inst/hcount_reg[6]/Q
                         net (fo=25, routed)          0.131     0.326    vga_inst/hcount_reg[10]_0[6]
    SLICE_X0Y101         LUT6 (Prop_lut6_I1_O)        0.045     0.371 r  vga_inst/hcount[7]_i_1/O
                         net (fo=1, routed)           0.000     0.371    vga_inst/hcount[7]_i_1_n_0
    SLICE_X0Y101         FDRE                                         r  vga_inst/hcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/hcount_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.281ns (75.603%)  route 0.091ns (24.397%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE                         0.000     0.000 r  vga_inst/hcount_reg[9]/C
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.182     0.182 r  vga_inst/hcount_reg[9]/Q
                         net (fo=25, routed)          0.091     0.273    vga_inst/hcount_reg[10]_0[9]
    SLICE_X0Y100         LUT6 (Prop_lut6_I1_O)        0.099     0.372 r  vga_inst/hcount[10]_i_2/O
                         net (fo=1, routed)           0.000     0.372    vga_inst/hcount[10]_i_2_n_0
    SLICE_X0Y100         FDRE                                         r  vga_inst/hcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/hcount_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/hcount_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.408ns  (logic 0.240ns (58.789%)  route 0.168ns (41.211%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE                         0.000     0.000 r  vga_inst/hcount_reg[4]/C
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  vga_inst/hcount_reg[4]/Q
                         net (fo=34, routed)          0.168     0.363    vga_inst/hcount_reg[10]_0[4]
    SLICE_X3Y99          LUT5 (Prop_lut5_I0_O)        0.045     0.408 r  vga_inst/hcount[4]_i_1/O
                         net (fo=1, routed)           0.000     0.408    vga_inst/hcount[4]_i_1_n_0
    SLICE_X3Y99          FDRE                                         r  vga_inst/hcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/hs_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.243ns (57.290%)  route 0.181ns (42.710%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE                         0.000     0.000 r  vga_inst/hcount_reg[6]/C
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.195     0.195 r  vga_inst/hcount_reg[6]/Q
                         net (fo=25, routed)          0.181     0.376    vga_inst/hcount_reg[10]_0[6]
    SLICE_X1Y102         LUT5 (Prop_lut5_I2_O)        0.048     0.424 r  vga_inst/hs_i_2/O
                         net (fo=1, routed)           0.000     0.424    vga_inst/p_0_in
    SLICE_X1Y102         FDSE                                         r  vga_inst/hs_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 physics_inst/i_ball_x_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.486ns  (logic 5.577ns (44.668%)  route 6.909ns (55.332%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.645     5.263    physics_inst/CLK
    SLICE_X8Y98          FDCE                                         r  physics_inst/i_ball_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDCE (Prop_fdce_C_Q)         0.518     5.781 r  physics_inst/i_ball_x_reg[5]/Q
                         net (fo=19, routed)          2.065     7.846    physics_inst/i_ball_x_reg[10]_0[5]
    SLICE_X4Y100         LUT4 (Prop_lut4_I2_O)        0.124     7.970 r  physics_inst/p_1_out__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.970    graphics_inst/p_1_out__0_carry__1_1[1]
    SLICE_X4Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.520 r  graphics_inst/p_1_out__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.520    graphics_inst/p_1_out__0_carry__0_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.634 f  graphics_inst/p_1_out__0_carry__1/CO[3]
                         net (fo=3, routed)           1.272     9.906    vga_inst/CO[0]
    SLICE_X0Y103         LUT5 (Prop_lut5_I3_O)        0.152    10.058 r  vga_inst/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=6, routed)           0.827    10.885    vga_inst/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y104         LUT4 (Prop_lut4_I2_O)        0.354    11.239 r  vga_inst/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.745    13.984    vgaGreen_OBUF[3]
    G20                  OBUF (Prop_obuf_I_O)         3.765    17.749 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.749    vgaGreen[3]
    G20                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 physics_inst/i_ball_x_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.462ns  (logic 5.325ns (42.727%)  route 7.137ns (57.273%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.645     5.263    physics_inst/CLK
    SLICE_X8Y98          FDCE                                         r  physics_inst/i_ball_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDCE (Prop_fdce_C_Q)         0.518     5.781 r  physics_inst/i_ball_x_reg[5]/Q
                         net (fo=19, routed)          2.065     7.846    physics_inst/i_ball_x_reg[10]_0[5]
    SLICE_X4Y100         LUT4 (Prop_lut4_I2_O)        0.124     7.970 r  physics_inst/p_1_out__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.970    graphics_inst/p_1_out__0_carry__1_1[1]
    SLICE_X4Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.520 r  graphics_inst/p_1_out__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.520    graphics_inst/p_1_out__0_carry__0_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.634 f  graphics_inst/p_1_out__0_carry__1/CO[3]
                         net (fo=3, routed)           1.272     9.906    vga_inst/CO[0]
    SLICE_X0Y103         LUT5 (Prop_lut5_I3_O)        0.152    10.058 r  vga_inst/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=6, routed)           0.603    10.660    vga_inst/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y104         LUT5 (Prop_lut5_I0_O)        0.326    10.986 r  vga_inst/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           3.198    14.184    vgaRed_OBUF[1]
    G17                  OBUF (Prop_obuf_I_O)         3.541    17.725 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.725    vgaRed[1]
    G17                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 physics_inst/i_ball_x_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.323ns  (logic 5.331ns (43.260%)  route 6.992ns (56.740%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.645     5.263    physics_inst/CLK
    SLICE_X8Y98          FDCE                                         r  physics_inst/i_ball_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDCE (Prop_fdce_C_Q)         0.518     5.781 r  physics_inst/i_ball_x_reg[5]/Q
                         net (fo=19, routed)          2.065     7.846    physics_inst/i_ball_x_reg[10]_0[5]
    SLICE_X4Y100         LUT4 (Prop_lut4_I2_O)        0.124     7.970 r  physics_inst/p_1_out__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.970    graphics_inst/p_1_out__0_carry__1_1[1]
    SLICE_X4Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.520 r  graphics_inst/p_1_out__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.520    graphics_inst/p_1_out__0_carry__0_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.634 f  graphics_inst/p_1_out__0_carry__1/CO[3]
                         net (fo=3, routed)           1.272     9.906    vga_inst/CO[0]
    SLICE_X0Y103         LUT5 (Prop_lut5_I3_O)        0.152    10.058 r  vga_inst/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=6, routed)           0.827    10.885    vga_inst/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y104         LUT5 (Prop_lut5_I1_O)        0.326    11.211 r  vga_inst/vgaGreen_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           2.828    14.039    vgaGreen_OBUF[1]
    H20                  OBUF (Prop_obuf_I_O)         3.547    17.586 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.586    vgaGreen[2]
    H20                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 physics_inst/i_ball_x_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.316ns  (logic 5.320ns (43.197%)  route 6.996ns (56.803%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.645     5.263    physics_inst/CLK
    SLICE_X8Y98          FDCE                                         r  physics_inst/i_ball_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDCE (Prop_fdce_C_Q)         0.518     5.781 r  physics_inst/i_ball_x_reg[5]/Q
                         net (fo=19, routed)          2.065     7.846    physics_inst/i_ball_x_reg[10]_0[5]
    SLICE_X4Y100         LUT4 (Prop_lut4_I2_O)        0.124     7.970 r  physics_inst/p_1_out__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.970    graphics_inst/p_1_out__0_carry__1_1[1]
    SLICE_X4Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.520 r  graphics_inst/p_1_out__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.520    graphics_inst/p_1_out__0_carry__0_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.634 f  graphics_inst/p_1_out__0_carry__1/CO[3]
                         net (fo=3, routed)           1.272     9.906    vga_inst/CO[0]
    SLICE_X0Y103         LUT5 (Prop_lut5_I3_O)        0.152    10.058 r  vga_inst/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=6, routed)           0.603    10.660    vga_inst/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y104         LUT5 (Prop_lut5_I0_O)        0.326    10.986 r  vga_inst/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           3.057    14.043    vgaRed_OBUF[1]
    G18                  OBUF (Prop_obuf_I_O)         3.536    17.579 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.579    vgaRed[3]
    G18                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 physics_inst/i_ball_x_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.211ns  (logic 5.553ns (45.478%)  route 6.658ns (54.522%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.645     5.263    physics_inst/CLK
    SLICE_X8Y98          FDCE                                         r  physics_inst/i_ball_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDCE (Prop_fdce_C_Q)         0.518     5.781 r  physics_inst/i_ball_x_reg[5]/Q
                         net (fo=19, routed)          2.065     7.846    physics_inst/i_ball_x_reg[10]_0[5]
    SLICE_X4Y100         LUT4 (Prop_lut4_I2_O)        0.124     7.970 r  physics_inst/p_1_out__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.970    graphics_inst/p_1_out__0_carry__1_1[1]
    SLICE_X4Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.520 r  graphics_inst/p_1_out__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.520    graphics_inst/p_1_out__0_carry__0_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.634 f  graphics_inst/p_1_out__0_carry__1/CO[3]
                         net (fo=3, routed)           1.272     9.906    vga_inst/CO[0]
    SLICE_X0Y103         LUT5 (Prop_lut5_I3_O)        0.152    10.058 r  vga_inst/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=6, routed)           0.825    10.882    vga_inst/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y104         LUT5 (Prop_lut5_I3_O)        0.354    11.236 r  vga_inst/vgaGreen_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.496    13.733    vgaGreen_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.741    17.474 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.474    vgaGreen[0]
    J19                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 physics_inst/i_ball_x_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.174ns  (logic 5.319ns (43.689%)  route 6.855ns (56.311%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.645     5.263    physics_inst/CLK
    SLICE_X8Y98          FDCE                                         r  physics_inst/i_ball_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDCE (Prop_fdce_C_Q)         0.518     5.781 r  physics_inst/i_ball_x_reg[5]/Q
                         net (fo=19, routed)          2.065     7.846    physics_inst/i_ball_x_reg[10]_0[5]
    SLICE_X4Y100         LUT4 (Prop_lut4_I2_O)        0.124     7.970 r  physics_inst/p_1_out__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.970    graphics_inst/p_1_out__0_carry__1_1[1]
    SLICE_X4Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.520 r  graphics_inst/p_1_out__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.520    graphics_inst/p_1_out__0_carry__0_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.634 f  graphics_inst/p_1_out__0_carry__1/CO[3]
                         net (fo=3, routed)           1.272     9.906    vga_inst/CO[0]
    SLICE_X0Y103         LUT5 (Prop_lut5_I3_O)        0.152    10.058 r  vga_inst/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=6, routed)           0.603    10.660    vga_inst/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y104         LUT5 (Prop_lut5_I0_O)        0.326    10.986 r  vga_inst/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           2.916    13.902    vgaRed_OBUF[1]
    H18                  OBUF (Prop_obuf_I_O)         3.535    17.437 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.437    vgaRed[2]
    H18                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 physics_inst/i_ball_x_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.149ns  (logic 5.338ns (43.942%)  route 6.810ns (56.058%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.645     5.263    physics_inst/CLK
    SLICE_X8Y98          FDCE                                         r  physics_inst/i_ball_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDCE (Prop_fdce_C_Q)         0.518     5.781 r  physics_inst/i_ball_x_reg[5]/Q
                         net (fo=19, routed)          2.065     7.846    physics_inst/i_ball_x_reg[10]_0[5]
    SLICE_X4Y100         LUT4 (Prop_lut4_I2_O)        0.124     7.970 r  physics_inst/p_1_out__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.970    graphics_inst/p_1_out__0_carry__1_1[1]
    SLICE_X4Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.520 r  graphics_inst/p_1_out__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.520    graphics_inst/p_1_out__0_carry__0_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.634 r  graphics_inst/p_1_out__0_carry__1/CO[3]
                         net (fo=3, routed)           1.272     9.906    vga_inst/CO[0]
    SLICE_X0Y103         LUT5 (Prop_lut5_I3_O)        0.152    10.058 f  vga_inst/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=6, routed)           0.607    10.665    vga_inst/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y104         LUT5 (Prop_lut5_I0_O)        0.326    10.991 r  vga_inst/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           2.867    13.857    vgaBlue_OBUF[1]
    J22                  OBUF (Prop_obuf_I_O)         3.554    17.412 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.412    vgaBlue[3]
    J22                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 physics_inst/i_ball_x_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.005ns  (logic 5.336ns (44.448%)  route 6.669ns (55.552%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.645     5.263    physics_inst/CLK
    SLICE_X8Y98          FDCE                                         r  physics_inst/i_ball_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDCE (Prop_fdce_C_Q)         0.518     5.781 r  physics_inst/i_ball_x_reg[5]/Q
                         net (fo=19, routed)          2.065     7.846    physics_inst/i_ball_x_reg[10]_0[5]
    SLICE_X4Y100         LUT4 (Prop_lut4_I2_O)        0.124     7.970 r  physics_inst/p_1_out__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.970    graphics_inst/p_1_out__0_carry__1_1[1]
    SLICE_X4Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.520 r  graphics_inst/p_1_out__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.520    graphics_inst/p_1_out__0_carry__0_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.634 r  graphics_inst/p_1_out__0_carry__1/CO[3]
                         net (fo=3, routed)           1.272     9.906    vga_inst/CO[0]
    SLICE_X0Y103         LUT5 (Prop_lut5_I3_O)        0.152    10.058 f  vga_inst/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=6, routed)           0.607    10.665    vga_inst/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y104         LUT5 (Prop_lut5_I0_O)        0.326    10.991 r  vga_inst/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           2.726    13.716    vgaBlue_OBUF[1]
    H22                  OBUF (Prop_obuf_I_O)         3.552    17.268 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.268    vgaBlue[2]
    H22                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 physics_inst/i_ball_x_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.959ns  (logic 5.321ns (44.499%)  route 6.637ns (55.501%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.645     5.263    physics_inst/CLK
    SLICE_X8Y98          FDCE                                         r  physics_inst/i_ball_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDCE (Prop_fdce_C_Q)         0.518     5.781 r  physics_inst/i_ball_x_reg[5]/Q
                         net (fo=19, routed)          2.065     7.846    physics_inst/i_ball_x_reg[10]_0[5]
    SLICE_X4Y100         LUT4 (Prop_lut4_I2_O)        0.124     7.970 r  physics_inst/p_1_out__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.970    graphics_inst/p_1_out__0_carry__1_1[1]
    SLICE_X4Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.520 r  graphics_inst/p_1_out__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.520    graphics_inst/p_1_out__0_carry__0_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.634 r  graphics_inst/p_1_out__0_carry__1/CO[3]
                         net (fo=3, routed)           1.272     9.906    vga_inst/CO[0]
    SLICE_X0Y103         LUT5 (Prop_lut5_I3_O)        0.152    10.058 f  vga_inst/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=6, routed)           0.825    10.882    vga_inst/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y104         LUT4 (Prop_lut4_I0_O)        0.326    11.208 r  vga_inst/vgaBlue_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.476    13.684    vgaBlue_OBUF[0]
    J20                  OBUF (Prop_obuf_I_O)         3.537    17.221 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.221    vgaBlue[0]
    J20                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 physics_inst/i_ball_x_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.840ns  (logic 5.325ns (44.972%)  route 6.515ns (55.028%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.645     5.263    physics_inst/CLK
    SLICE_X8Y98          FDCE                                         r  physics_inst/i_ball_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDCE (Prop_fdce_C_Q)         0.518     5.781 r  physics_inst/i_ball_x_reg[5]/Q
                         net (fo=19, routed)          2.065     7.846    physics_inst/i_ball_x_reg[10]_0[5]
    SLICE_X4Y100         LUT4 (Prop_lut4_I2_O)        0.124     7.970 r  physics_inst/p_1_out__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.970    graphics_inst/p_1_out__0_carry__1_1[1]
    SLICE_X4Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.520 r  graphics_inst/p_1_out__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.520    graphics_inst/p_1_out__0_carry__0_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.634 f  graphics_inst/p_1_out__0_carry__1/CO[3]
                         net (fo=3, routed)           1.272     9.906    vga_inst/CO[0]
    SLICE_X0Y103         LUT5 (Prop_lut5_I3_O)        0.152    10.058 r  vga_inst/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=6, routed)           0.827    10.885    vga_inst/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y104         LUT5 (Prop_lut5_I1_O)        0.326    11.211 r  vga_inst/vgaGreen_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           2.351    13.562    vgaGreen_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.541    17.103 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.103    vgaGreen[1]
    H19                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fnd_inst/refresh_counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.558ns  (logic 1.475ns (57.671%)  route 1.083ns (42.329%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.598     1.532    fnd_inst/CLK
    SLICE_X1Y110         FDCE                                         r  fnd_inst/refresh_counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDCE (Prop_fdce_C_Q)         0.141     1.673 f  fnd_inst/refresh_counter_reg[25]/Q
                         net (fo=8, routed)           0.170     1.844    physics_inst/seg[1]_0
    SLICE_X0Y108         LUT5 (Prop_lut5_I0_O)        0.045     1.889 r  physics_inst/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.912     2.801    seg_OBUF[6]
    V17                  OBUF (Prop_obuf_I_O)         1.289     4.091 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.091    seg[6]
    V17                                                               r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd_inst/refresh_counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.561ns  (logic 1.481ns (57.844%)  route 1.080ns (42.156%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.598     1.532    fnd_inst/CLK
    SLICE_X1Y110         FDCE                                         r  fnd_inst/refresh_counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDCE (Prop_fdce_C_Q)         0.141     1.673 f  fnd_inst/refresh_counter_reg[25]/Q
                         net (fo=8, routed)           0.248     1.921    physics_inst/seg[1]_0
    SLICE_X0Y108         LUT6 (Prop_lut6_I5_O)        0.045     1.966 r  physics_inst/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.832     2.798    seg_OBUF[1]
    V18                  OBUF (Prop_obuf_I_O)         1.295     4.094 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.094    seg[1]
    V18                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd_inst/refresh_counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.615ns  (logic 1.426ns (54.530%)  route 1.189ns (45.470%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.598     1.532    fnd_inst/CLK
    SLICE_X1Y110         FDCE                                         r  fnd_inst/refresh_counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDCE (Prop_fdce_C_Q)         0.141     1.673 f  fnd_inst/refresh_counter_reg[25]/Q
                         net (fo=8, routed)           0.145     1.818    physics_inst/seg[1]_0
    SLICE_X0Y109         LUT6 (Prop_lut6_I5_O)        0.045     1.863 r  physics_inst/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.044     2.907    seg_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.240     4.147 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.147    seg[4]
    R18                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd_inst/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.656ns  (logic 1.390ns (52.336%)  route 1.266ns (47.664%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.599     1.533    fnd_inst/CLK
    SLICE_X1Y108         FDCE                                         r  fnd_inst/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDCE (Prop_fdce_C_Q)         0.141     1.674 r  fnd_inst/refresh_counter_reg[18]/Q
                         net (fo=10, routed)          1.266     2.940    an_OBUF[1]
    P17                  OBUF (Prop_obuf_I_O)         1.249     4.189 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.189    an[1]
    P17                                                               r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd_inst/refresh_counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.685ns  (logic 1.470ns (54.764%)  route 1.215ns (45.236%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.598     1.532    fnd_inst/CLK
    SLICE_X1Y110         FDCE                                         r  fnd_inst/refresh_counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDCE (Prop_fdce_C_Q)         0.141     1.673 f  fnd_inst/refresh_counter_reg[25]/Q
                         net (fo=8, routed)           0.169     1.843    physics_inst/seg[1]_0
    SLICE_X0Y108         LUT6 (Prop_lut6_I0_O)        0.045     1.888 r  physics_inst/seg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.045     2.933    seg_OBUF[7]
    U17                  OBUF (Prop_obuf_I_O)         1.284     4.217 r  seg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.217    seg[7]
    U17                                                               r  seg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd_inst/refresh_counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.696ns  (logic 1.477ns (54.769%)  route 1.220ns (45.231%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.598     1.532    fnd_inst/CLK
    SLICE_X1Y110         FDCE                                         r  fnd_inst/refresh_counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDCE (Prop_fdce_C_Q)         0.141     1.673 f  fnd_inst/refresh_counter_reg[25]/Q
                         net (fo=8, routed)           0.257     1.931    fnd_inst/refresh_counter_reg[25]_0
    SLICE_X0Y108         LUT4 (Prop_lut4_I0_O)        0.045     1.976 r  fnd_inst/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.962     2.938    seg_OBUF[5]
    W17                  OBUF (Prop_obuf_I_O)         1.291     4.229 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.229    seg[5]
    W17                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd_inst/is_flashing_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.701ns  (logic 1.465ns (54.229%)  route 1.236ns (45.771%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.599     1.533    fnd_inst/CLK
    SLICE_X0Y109         FDCE                                         r  fnd_inst/is_flashing_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.141     1.674 f  fnd_inst/is_flashing_reg/Q
                         net (fo=8, routed)           0.196     1.870    physics_inst/seg[1]
    SLICE_X0Y109         LUT6 (Prop_lut6_I3_O)        0.045     1.915 r  physics_inst/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.040     2.956    seg_OBUF[2]
    U18                  OBUF (Prop_obuf_I_O)         1.279     4.234 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.234    seg[2]
    U18                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd_inst/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.788ns  (logic 1.431ns (51.329%)  route 1.357ns (48.671%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.599     1.533    fnd_inst/CLK
    SLICE_X1Y108         FDCE                                         r  fnd_inst/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDCE (Prop_fdce_C_Q)         0.141     1.674 f  fnd_inst/refresh_counter_reg[18]/Q
                         net (fo=10, routed)          1.006     2.680    fnd_inst/an_OBUF[1]
    SLICE_X0Y54          LUT1 (Prop_lut1_I0_O)        0.045     2.725 r  fnd_inst/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.352     3.076    an_OBUF[0]
    R17                  OBUF (Prop_obuf_I_O)         1.245     4.322 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.322    an[0]
    R17                                                               r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd_inst/refresh_counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.867ns  (logic 1.490ns (51.960%)  route 1.377ns (48.040%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.598     1.532    fnd_inst/CLK
    SLICE_X1Y110         FDCE                                         r  fnd_inst/refresh_counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDCE (Prop_fdce_C_Q)         0.141     1.673 f  fnd_inst/refresh_counter_reg[25]/Q
                         net (fo=8, routed)           0.257     1.931    fnd_inst/refresh_counter_reg[25]_0
    SLICE_X0Y108         LUT4 (Prop_lut4_I1_O)        0.046     1.977 r  fnd_inst/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.120     3.097    seg_OBUF[3]
    T18                  OBUF (Prop_obuf_I_O)         1.303     4.399 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.399    seg[3]
    T18                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 physics_inst/i_ball_x_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.149ns  (logic 1.692ns (53.728%)  route 1.457ns (46.272%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.574     1.508    physics_inst/CLK
    SLICE_X8Y99          FDPE                                         r  physics_inst/i_ball_x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDPE (Prop_fdpe_C_Q)         0.164     1.672 f  physics_inst/i_ball_x_reg[6]/Q
                         net (fo=15, routed)          0.402     2.074    physics_inst/ball_x[6]
    SLICE_X3Y100         LUT4 (Prop_lut4_I0_O)        0.049     2.123 r  physics_inst/i__carry_i_1__4/O
                         net (fo=1, routed)           0.000     2.123    graphics_inst/red4_inferred__0/i__carry__0_0[3]
    SLICE_X3Y100         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     2.215 r  graphics_inst/red4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.215    graphics_inst/red4_inferred__0/i__carry_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.260 r  graphics_inst/red4_inferred__0/i__carry__0/CO[1]
                         net (fo=3, routed)           0.249     2.510    vga_inst/vgaRed[0]_1[0]
    SLICE_X0Y103         LUT6 (Prop_lut6_I2_O)        0.114     2.624 r  vga_inst/vgaRed_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.806     3.429    vgaRed_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.228     4.657 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.657    vgaRed[0]
    H17                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           377 Endpoints
Min Delay           377 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 r_speed_y_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            physics_inst/i_vel_y_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.821ns  (logic 6.430ns (65.472%)  route 3.391ns (34.528%))
  Logic Levels:           6  (DSP48E1=2 FDPE=1 LUT2=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y92         FDPE                         0.000     0.000 r  r_speed_y_reg[1]/C
    SLICE_X11Y92         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  r_speed_y_reg[1]/Q
                         net (fo=9, routed)           0.865     1.321    physics_inst/Q[1]
    SLICE_X11Y91         LUT2 (Prop_lut2_I1_O)        0.149     1.470 r  physics_inst/i_vel_y0_i_3/O
                         net (fo=2, routed)           0.529     1.999    physics_inst/i_vel_y1[2]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      4.059     6.058 r  physics_inst/i_vel_y0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.060    physics_inst/i_vel_y0_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[9])
                                                      1.518     7.578 r  physics_inst/i_vel_y0__0/P[9]
                         net (fo=1, routed)           1.325     8.903    physics_inst/i_vel_y0__0_n_96
    SLICE_X6Y92          LUT6 (Prop_lut6_I5_O)        0.124     9.027 r  physics_inst/i_vel_y[26]_i_2/O
                         net (fo=1, routed)           0.670     9.697    physics_inst/i_vel_y[26]_i_2_n_0
    SLICE_X6Y92          LUT2 (Prop_lut2_I0_O)        0.124     9.821 r  physics_inst/i_vel_y[26]_i_1/O
                         net (fo=1, routed)           0.000     9.821    physics_inst/i_vel_y[26]
    SLICE_X6Y92          FDCE                                         r  physics_inst/i_vel_y_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.599     5.037    physics_inst/CLK
    SLICE_X6Y92          FDCE                                         r  physics_inst/i_vel_y_reg[26]/C

Slack:                    inf
  Source:                 r_speed_y_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            physics_inst/i_vel_y_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.789ns  (logic 6.430ns (65.686%)  route 3.359ns (34.314%))
  Logic Levels:           6  (DSP48E1=2 FDPE=1 LUT2=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y92         FDPE                         0.000     0.000 r  r_speed_y_reg[1]/C
    SLICE_X11Y92         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  r_speed_y_reg[1]/Q
                         net (fo=9, routed)           0.865     1.321    physics_inst/Q[1]
    SLICE_X11Y91         LUT2 (Prop_lut2_I1_O)        0.149     1.470 r  physics_inst/i_vel_y0_i_3/O
                         net (fo=2, routed)           0.529     1.999    physics_inst/i_vel_y1[2]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      4.059     6.058 r  physics_inst/i_vel_y0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.060    physics_inst/i_vel_y0_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518     7.578 r  physics_inst/i_vel_y0__0/P[6]
                         net (fo=1, routed)           1.149     8.727    physics_inst/i_vel_y0__0_n_99
    SLICE_X9Y92          LUT6 (Prop_lut6_I5_O)        0.124     8.851 r  physics_inst/i_vel_y[23]_i_2/O
                         net (fo=1, routed)           0.814     9.665    physics_inst/i_vel_y[23]_i_2_n_0
    SLICE_X6Y92          LUT2 (Prop_lut2_I0_O)        0.124     9.789 r  physics_inst/i_vel_y[23]_i_1/O
                         net (fo=1, routed)           0.000     9.789    physics_inst/i_vel_y[23]
    SLICE_X6Y92          FDCE                                         r  physics_inst/i_vel_y_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.599     5.037    physics_inst/CLK
    SLICE_X6Y92          FDCE                                         r  physics_inst/i_vel_y_reg[23]/C

Slack:                    inf
  Source:                 r_speed_y_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            physics_inst/i_vel_y_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.730ns  (logic 6.456ns (66.350%)  route 3.274ns (33.650%))
  Logic Levels:           6  (DSP48E1=2 FDPE=1 LUT2=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y92         FDPE                         0.000     0.000 r  r_speed_y_reg[1]/C
    SLICE_X11Y92         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  r_speed_y_reg[1]/Q
                         net (fo=9, routed)           0.865     1.321    physics_inst/Q[1]
    SLICE_X11Y91         LUT2 (Prop_lut2_I1_O)        0.149     1.470 r  physics_inst/i_vel_y0_i_3/O
                         net (fo=2, routed)           0.529     1.999    physics_inst/i_vel_y1[2]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      4.059     6.058 r  physics_inst/i_vel_y0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.060    physics_inst/i_vel_y0_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.578 r  physics_inst/i_vel_y0__0/P[12]
                         net (fo=1, routed)           0.842     8.419    physics_inst/i_vel_y0__0_n_93
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124     8.543 r  physics_inst/i_vel_y[29]_i_2/O
                         net (fo=1, routed)           1.037     9.580    physics_inst/i_vel_y[29]_i_2_n_0
    SLICE_X6Y92          LUT2 (Prop_lut2_I0_O)        0.150     9.730 r  physics_inst/i_vel_y[29]_i_1/O
                         net (fo=1, routed)           0.000     9.730    physics_inst/i_vel_y[29]
    SLICE_X6Y92          FDCE                                         r  physics_inst/i_vel_y_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.599     5.037    physics_inst/CLK
    SLICE_X6Y92          FDCE                                         r  physics_inst/i_vel_y_reg[29]/C

Slack:                    inf
  Source:                 r_speed_y_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            physics_inst/i_vel_y_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.681ns  (logic 6.458ns (66.708%)  route 3.223ns (33.292%))
  Logic Levels:           6  (DSP48E1=2 FDPE=1 LUT2=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y92         FDPE                         0.000     0.000 r  r_speed_y_reg[1]/C
    SLICE_X11Y92         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  r_speed_y_reg[1]/Q
                         net (fo=9, routed)           0.865     1.321    physics_inst/Q[1]
    SLICE_X11Y91         LUT2 (Prop_lut2_I1_O)        0.149     1.470 r  physics_inst/i_vel_y0_i_3/O
                         net (fo=2, routed)           0.529     1.999    physics_inst/i_vel_y1[2]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      4.059     6.058 r  physics_inst/i_vel_y0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.060    physics_inst/i_vel_y0_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518     7.578 r  physics_inst/i_vel_y0__0/P[3]
                         net (fo=1, routed)           1.162     8.740    physics_inst/i_vel_y0__0_n_102
    SLICE_X9Y91          LUT6 (Prop_lut6_I5_O)        0.124     8.864 r  physics_inst/i_vel_y[20]_i_2/O
                         net (fo=1, routed)           0.665     9.529    physics_inst/i_vel_y[20]_i_2_n_0
    SLICE_X9Y91          LUT2 (Prop_lut2_I0_O)        0.152     9.681 r  physics_inst/i_vel_y[20]_i_1/O
                         net (fo=1, routed)           0.000     9.681    physics_inst/i_vel_y[20]
    SLICE_X9Y91          FDCE                                         r  physics_inst/i_vel_y_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.520     4.958    physics_inst/CLK
    SLICE_X9Y91          FDCE                                         r  physics_inst/i_vel_y_reg[20]/C

Slack:                    inf
  Source:                 r_speed_y_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            physics_inst/i_vel_y_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.652ns  (logic 6.430ns (66.621%)  route 3.222ns (33.379%))
  Logic Levels:           6  (DSP48E1=2 FDPE=1 LUT2=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y92         FDPE                         0.000     0.000 r  r_speed_y_reg[1]/C
    SLICE_X11Y92         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  r_speed_y_reg[1]/Q
                         net (fo=9, routed)           0.865     1.321    physics_inst/Q[1]
    SLICE_X11Y91         LUT2 (Prop_lut2_I1_O)        0.149     1.470 r  physics_inst/i_vel_y0_i_3/O
                         net (fo=2, routed)           0.529     1.999    physics_inst/i_vel_y1[2]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      4.059     6.058 r  physics_inst/i_vel_y0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.060    physics_inst/i_vel_y0_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     7.578 r  physics_inst/i_vel_y0__0/P[1]
                         net (fo=1, routed)           1.393     8.971    physics_inst/i_vel_y0__0_n_104
    SLICE_X7Y91          LUT6 (Prop_lut6_I5_O)        0.124     9.095 r  physics_inst/i_vel_y[18]_i_2/O
                         net (fo=1, routed)           0.433     9.528    physics_inst/i_vel_y[18]_i_2_n_0
    SLICE_X7Y91          LUT2 (Prop_lut2_I0_O)        0.124     9.652 r  physics_inst/i_vel_y[18]_i_1/O
                         net (fo=1, routed)           0.000     9.652    physics_inst/i_vel_y[18]
    SLICE_X7Y91          FDCE                                         r  physics_inst/i_vel_y_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.599     5.037    physics_inst/CLK
    SLICE_X7Y91          FDCE                                         r  physics_inst/i_vel_y_reg[18]/C

Slack:                    inf
  Source:                 r_speed_x_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            physics_inst/i_vel_x_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.526ns  (logic 6.325ns (66.400%)  route 3.201ns (33.600%))
  Logic Levels:           5  (DSP48E1=2 FDCE=1 LUT1=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y94         FDCE                         0.000     0.000 r  r_speed_x_reg[1]/C
    SLICE_X13Y94         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  r_speed_x_reg[1]/Q
                         net (fo=9, routed)           1.100     1.556    physics_inst/i_vel_x0_0[1]
    SLICE_X12Y94         LUT1 (Prop_lut1_I0_O)        0.152     1.708 r  physics_inst/i_vel_x0_i_4/O
                         net (fo=2, routed)           0.926     2.634    physics_inst/i_vel_x1[1]
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_B[1]_PCOUT[47])
                                                      4.075     6.709 r  physics_inst/i_vel_x0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.711    physics_inst/i_vel_x0_n_106
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518     8.229 r  physics_inst/i_vel_x0__0/P[3]
                         net (fo=1, routed)           1.172     9.402    physics_inst/i_vel_x0__0_n_102
    SLICE_X15Y101        LUT6 (Prop_lut6_I0_O)        0.124     9.526 r  physics_inst/i_vel_x[20]_i_1/O
                         net (fo=1, routed)           0.000     9.526    physics_inst/i_vel_x[20]
    SLICE_X15Y101        FDCE                                         r  physics_inst/i_vel_x_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.512     4.949    physics_inst/CLK
    SLICE_X15Y101        FDCE                                         r  physics_inst/i_vel_x_reg[20]/C

Slack:                    inf
  Source:                 r_speed_x_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            physics_inst/i_vel_x_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.514ns  (logic 6.325ns (66.484%)  route 3.189ns (33.516%))
  Logic Levels:           5  (DSP48E1=2 FDCE=1 LUT1=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y94         FDCE                         0.000     0.000 r  r_speed_x_reg[1]/C
    SLICE_X13Y94         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  r_speed_x_reg[1]/Q
                         net (fo=9, routed)           1.100     1.556    physics_inst/i_vel_x0_0[1]
    SLICE_X12Y94         LUT1 (Prop_lut1_I0_O)        0.152     1.708 r  physics_inst/i_vel_x0_i_4/O
                         net (fo=2, routed)           0.926     2.634    physics_inst/i_vel_x1[1]
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_B[1]_PCOUT[47])
                                                      4.075     6.709 r  physics_inst/i_vel_x0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.711    physics_inst/i_vel_x0_n_106
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.229 r  physics_inst/i_vel_x0__0/P[0]
                         net (fo=1, routed)           1.160     9.390    physics_inst/i_vel_x0__0_n_105
    SLICE_X15Y101        LUT6 (Prop_lut6_I0_O)        0.124     9.514 r  physics_inst/i_vel_x[17]_i_1/O
                         net (fo=1, routed)           0.000     9.514    physics_inst/i_vel_x[17]
    SLICE_X15Y101        FDCE                                         r  physics_inst/i_vel_x_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.512     4.949    physics_inst/CLK
    SLICE_X15Y101        FDCE                                         r  physics_inst/i_vel_x_reg[17]/C

Slack:                    inf
  Source:                 r_speed_x_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            physics_inst/i_vel_x_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.514ns  (logic 6.325ns (66.484%)  route 3.189ns (33.516%))
  Logic Levels:           5  (DSP48E1=2 FDCE=1 LUT1=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y94         FDCE                         0.000     0.000 r  r_speed_x_reg[1]/C
    SLICE_X13Y94         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  r_speed_x_reg[1]/Q
                         net (fo=9, routed)           1.100     1.556    physics_inst/i_vel_x0_0[1]
    SLICE_X12Y94         LUT1 (Prop_lut1_I0_O)        0.152     1.708 r  physics_inst/i_vel_x0_i_4/O
                         net (fo=2, routed)           0.926     2.634    physics_inst/i_vel_x1[1]
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_B[1]_PCOUT[47])
                                                      4.075     6.709 r  physics_inst/i_vel_x0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.711    physics_inst/i_vel_x0_n_106
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     8.229 r  physics_inst/i_vel_x0__0/P[4]
                         net (fo=1, routed)           1.160     9.390    physics_inst/i_vel_x0__0_n_101
    SLICE_X15Y102        LUT6 (Prop_lut6_I0_O)        0.124     9.514 r  physics_inst/i_vel_x[21]_i_1/O
                         net (fo=1, routed)           0.000     9.514    physics_inst/i_vel_x[21]
    SLICE_X15Y102        FDCE                                         r  physics_inst/i_vel_x_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.512     4.949    physics_inst/CLK
    SLICE_X15Y102        FDCE                                         r  physics_inst/i_vel_x_reg[21]/C

Slack:                    inf
  Source:                 r_speed_y_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            physics_inst/i_vel_y_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.486ns  (logic 6.422ns (67.702%)  route 3.064ns (32.298%))
  Logic Levels:           6  (DSP48E1=2 FDPE=1 LUT2=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y92         FDPE                         0.000     0.000 r  r_speed_y_reg[1]/C
    SLICE_X11Y92         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  r_speed_y_reg[1]/Q
                         net (fo=9, routed)           0.865     1.321    physics_inst/Q[1]
    SLICE_X11Y91         LUT2 (Prop_lut2_I1_O)        0.149     1.470 r  physics_inst/i_vel_y0_i_3/O
                         net (fo=2, routed)           0.529     1.999    physics_inst/i_vel_y1[2]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      4.059     6.058 r  physics_inst/i_vel_y0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.060    physics_inst/i_vel_y0_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518     7.578 r  physics_inst/i_vel_y0__0/P[7]
                         net (fo=1, routed)           1.185     8.762    physics_inst/i_vel_y0__0_n_98
    SLICE_X6Y92          LUT6 (Prop_lut6_I5_O)        0.124     8.886 r  physics_inst/i_vel_y[24]_i_2/O
                         net (fo=1, routed)           0.483     9.370    physics_inst/i_vel_y[24]_i_2_n_0
    SLICE_X6Y92          LUT2 (Prop_lut2_I0_O)        0.116     9.486 r  physics_inst/i_vel_y[24]_i_1/O
                         net (fo=1, routed)           0.000     9.486    physics_inst/i_vel_y[24]
    SLICE_X6Y92          FDCE                                         r  physics_inst/i_vel_y_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.599     5.037    physics_inst/CLK
    SLICE_X6Y92          FDCE                                         r  physics_inst/i_vel_y_reg[24]/C

Slack:                    inf
  Source:                 r_speed_y_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            physics_inst/i_vel_y_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.446ns  (logic 6.424ns (68.009%)  route 3.022ns (31.991%))
  Logic Levels:           6  (DSP48E1=2 FDPE=1 LUT2=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y92         FDPE                         0.000     0.000 r  r_speed_y_reg[1]/C
    SLICE_X11Y92         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  r_speed_y_reg[1]/Q
                         net (fo=9, routed)           0.865     1.321    physics_inst/Q[1]
    SLICE_X11Y91         LUT2 (Prop_lut2_I1_O)        0.149     1.470 r  physics_inst/i_vel_y0_i_3/O
                         net (fo=2, routed)           0.529     1.999    physics_inst/i_vel_y1[2]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      4.059     6.058 r  physics_inst/i_vel_y0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.060    physics_inst/i_vel_y0_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[11])
                                                      1.518     7.578 r  physics_inst/i_vel_y0__0/P[11]
                         net (fo=1, routed)           1.157     8.735    physics_inst/i_vel_y0__0_n_94
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124     8.859 r  physics_inst/i_vel_y[28]_i_2/O
                         net (fo=1, routed)           0.469     9.328    physics_inst/i_vel_y[28]_i_2_n_0
    SLICE_X9Y93          LUT2 (Prop_lut2_I0_O)        0.118     9.446 r  physics_inst/i_vel_y[28]_i_1/O
                         net (fo=1, routed)           0.000     9.446    physics_inst/i_vel_y[28]
    SLICE_X9Y93          FDCE                                         r  physics_inst/i_vel_y_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.521     4.959    physics_inst/CLK
    SLICE_X9Y93          FDCE                                         r  physics_inst/i_vel_y_reg[28]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_inst/vs_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            physics_inst/vsync_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.195ns (33.459%)  route 0.388ns (66.541%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE                         0.000     0.000 r  vga_inst/vs_reg/C
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  vga_inst/vs_reg/Q
                         net (fo=18, routed)          0.388     0.583    physics_inst/vsync_OBUF
    SLICE_X4Y101         FDRE                                         r  physics_inst/vsync_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.870     2.051    physics_inst/CLK
    SLICE_X4Y101         FDRE                                         r  physics_inst/vsync_prev_reg/C

Slack:                    inf
  Source:                 vga_inst/vs_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            physics_inst/score_pulse_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.675ns  (logic 0.240ns (35.579%)  route 0.435ns (64.421%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE                         0.000     0.000 r  vga_inst/vs_reg/C
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  vga_inst/vs_reg/Q
                         net (fo=18, routed)          0.435     0.630    physics_inst/vsync_OBUF
    SLICE_X4Y102         LUT4 (Prop_lut4_I1_O)        0.045     0.675 r  physics_inst/score_pulse_i_1/O
                         net (fo=1, routed)           0.000     0.675    physics_inst/score_pulse_i_1_n_0
    SLICE_X4Y102         FDCE                                         r  physics_inst/score_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.870     2.051    physics_inst/CLK
    SLICE_X4Y102         FDCE                                         r  physics_inst/score_pulse_reg/C

Slack:                    inf
  Source:                 vga_inst/vs_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            physics_inst/score_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.899ns  (logic 0.285ns (31.695%)  route 0.614ns (68.305%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE                         0.000     0.000 r  vga_inst/vs_reg/C
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  vga_inst/vs_reg/Q
                         net (fo=18, routed)          0.262     0.457    vga_inst/vsync_OBUF
    SLICE_X6Y102         LUT2 (Prop_lut2_I0_O)        0.045     0.502 r  vga_inst/score[6]_i_3/O
                         net (fo=2, routed)           0.101     0.604    physics_inst/frame_tick
    SLICE_X6Y102         LUT6 (Prop_lut6_I0_O)        0.045     0.649 r  physics_inst/score[6]_i_1/O
                         net (fo=7, routed)           0.251     0.899    physics_inst/score[6]_i_1_n_0
    SLICE_X5Y110         FDCE                                         r  physics_inst/score_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.867     2.048    physics_inst/CLK
    SLICE_X5Y110         FDCE                                         r  physics_inst/score_reg[0]/C

Slack:                    inf
  Source:                 vga_inst/vs_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            physics_inst/score_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.899ns  (logic 0.285ns (31.695%)  route 0.614ns (68.305%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE                         0.000     0.000 r  vga_inst/vs_reg/C
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  vga_inst/vs_reg/Q
                         net (fo=18, routed)          0.262     0.457    vga_inst/vsync_OBUF
    SLICE_X6Y102         LUT2 (Prop_lut2_I0_O)        0.045     0.502 r  vga_inst/score[6]_i_3/O
                         net (fo=2, routed)           0.101     0.604    physics_inst/frame_tick
    SLICE_X6Y102         LUT6 (Prop_lut6_I0_O)        0.045     0.649 r  physics_inst/score[6]_i_1/O
                         net (fo=7, routed)           0.251     0.899    physics_inst/score[6]_i_1_n_0
    SLICE_X5Y110         FDCE                                         r  physics_inst/score_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.867     2.048    physics_inst/CLK
    SLICE_X5Y110         FDCE                                         r  physics_inst/score_reg[1]/C

Slack:                    inf
  Source:                 vga_inst/vs_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            physics_inst/score_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.899ns  (logic 0.285ns (31.695%)  route 0.614ns (68.305%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE                         0.000     0.000 r  vga_inst/vs_reg/C
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  vga_inst/vs_reg/Q
                         net (fo=18, routed)          0.262     0.457    vga_inst/vsync_OBUF
    SLICE_X6Y102         LUT2 (Prop_lut2_I0_O)        0.045     0.502 r  vga_inst/score[6]_i_3/O
                         net (fo=2, routed)           0.101     0.604    physics_inst/frame_tick
    SLICE_X6Y102         LUT6 (Prop_lut6_I0_O)        0.045     0.649 r  physics_inst/score[6]_i_1/O
                         net (fo=7, routed)           0.251     0.899    physics_inst/score[6]_i_1_n_0
    SLICE_X5Y110         FDCE                                         r  physics_inst/score_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.867     2.048    physics_inst/CLK
    SLICE_X5Y110         FDCE                                         r  physics_inst/score_reg[2]/C

Slack:                    inf
  Source:                 vga_inst/vs_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            physics_inst/score_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.899ns  (logic 0.285ns (31.695%)  route 0.614ns (68.305%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE                         0.000     0.000 r  vga_inst/vs_reg/C
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  vga_inst/vs_reg/Q
                         net (fo=18, routed)          0.262     0.457    vga_inst/vsync_OBUF
    SLICE_X6Y102         LUT2 (Prop_lut2_I0_O)        0.045     0.502 r  vga_inst/score[6]_i_3/O
                         net (fo=2, routed)           0.101     0.604    physics_inst/frame_tick
    SLICE_X6Y102         LUT6 (Prop_lut6_I0_O)        0.045     0.649 r  physics_inst/score[6]_i_1/O
                         net (fo=7, routed)           0.251     0.899    physics_inst/score[6]_i_1_n_0
    SLICE_X5Y110         FDCE                                         r  physics_inst/score_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.867     2.048    physics_inst/CLK
    SLICE_X5Y110         FDCE                                         r  physics_inst/score_reg[3]/C

Slack:                    inf
  Source:                 vga_inst/vs_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            physics_inst/score_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.899ns  (logic 0.285ns (31.695%)  route 0.614ns (68.305%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE                         0.000     0.000 r  vga_inst/vs_reg/C
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  vga_inst/vs_reg/Q
                         net (fo=18, routed)          0.262     0.457    vga_inst/vsync_OBUF
    SLICE_X6Y102         LUT2 (Prop_lut2_I0_O)        0.045     0.502 r  vga_inst/score[6]_i_3/O
                         net (fo=2, routed)           0.101     0.604    physics_inst/frame_tick
    SLICE_X6Y102         LUT6 (Prop_lut6_I0_O)        0.045     0.649 r  physics_inst/score[6]_i_1/O
                         net (fo=7, routed)           0.251     0.899    physics_inst/score[6]_i_1_n_0
    SLICE_X4Y110         FDCE                                         r  physics_inst/score_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.867     2.048    physics_inst/CLK
    SLICE_X4Y110         FDCE                                         r  physics_inst/score_reg[4]/C

Slack:                    inf
  Source:                 vga_inst/vs_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            physics_inst/score_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.899ns  (logic 0.285ns (31.695%)  route 0.614ns (68.305%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE                         0.000     0.000 r  vga_inst/vs_reg/C
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  vga_inst/vs_reg/Q
                         net (fo=18, routed)          0.262     0.457    vga_inst/vsync_OBUF
    SLICE_X6Y102         LUT2 (Prop_lut2_I0_O)        0.045     0.502 r  vga_inst/score[6]_i_3/O
                         net (fo=2, routed)           0.101     0.604    physics_inst/frame_tick
    SLICE_X6Y102         LUT6 (Prop_lut6_I0_O)        0.045     0.649 r  physics_inst/score[6]_i_1/O
                         net (fo=7, routed)           0.251     0.899    physics_inst/score[6]_i_1_n_0
    SLICE_X5Y110         FDCE                                         r  physics_inst/score_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.867     2.048    physics_inst/CLK
    SLICE_X5Y110         FDCE                                         r  physics_inst/score_reg[5]/C

Slack:                    inf
  Source:                 vga_inst/vs_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            physics_inst/score_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.899ns  (logic 0.285ns (31.695%)  route 0.614ns (68.305%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE                         0.000     0.000 r  vga_inst/vs_reg/C
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  vga_inst/vs_reg/Q
                         net (fo=18, routed)          0.262     0.457    vga_inst/vsync_OBUF
    SLICE_X6Y102         LUT2 (Prop_lut2_I0_O)        0.045     0.502 r  vga_inst/score[6]_i_3/O
                         net (fo=2, routed)           0.101     0.604    physics_inst/frame_tick
    SLICE_X6Y102         LUT6 (Prop_lut6_I0_O)        0.045     0.649 r  physics_inst/score[6]_i_1/O
                         net (fo=7, routed)           0.251     0.899    physics_inst/score[6]_i_1_n_0
    SLICE_X4Y110         FDCE                                         r  physics_inst/score_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.867     2.048    physics_inst/CLK
    SLICE_X4Y110         FDCE                                         r  physics_inst/score_reg[6]/C

Slack:                    inf
  Source:                 vga_inst/vs_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            physics_inst/i_ball_x_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.023ns  (logic 0.239ns (23.370%)  route 0.784ns (76.630%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE                         0.000     0.000 r  vga_inst/vs_reg/C
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  vga_inst/vs_reg/Q
                         net (fo=18, routed)          0.539     0.734    physics_inst/vsync_OBUF
    SLICE_X6Y102         LUT3 (Prop_lut3_I1_O)        0.044     0.778 r  physics_inst/i_ball_y[31]_i_1/O
                         net (fo=67, routed)          0.245     1.023    physics_inst/i_ball_y[31]_i_1_n_0
    SLICE_X8Y102         FDCE                                         r  physics_inst/i_ball_x_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.843     2.023    physics_inst/CLK
    SLICE_X8Y102         FDCE                                         r  physics_inst/i_ball_x_reg[20]/C





