library verilog;
use verilog.vl_types.all;
entity lab02_02 is
    port(
        clk             : in     vl_logic;
        reset           : in     vl_logic;
        north           : in     vl_logic;
        south           : in     vl_logic;
        west            : in     vl_logic;
        east            : in     vl_logic;
        win             : out    vl_logic;
        die             : out    vl_logic
    );
end lab02_02;
