{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1538139595552 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1538139595553 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 28 09:59:55 2018 " "Processing started: Fri Sep 28 09:59:55 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1538139595553 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1538139595553 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpsum -c fpsum " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpsum -c fpsum" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1538139595553 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1538139596053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_fpaddsub.vhd 44 22 " "Found 44 design units, including 22 entities, in source file alt_fpaddsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_fpaddsub_altbarrel_shift_h0e-RTL " "Found design unit 1: alt_fpaddsub_altbarrel_shift_h0e-RTL" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538139596695 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alt_fpaddsub_altbarrel_shift_6hb-RTL " "Found design unit 2: alt_fpaddsub_altbarrel_shift_6hb-RTL" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 314 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538139596695 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 alt_fpaddsub_altpriority_encoder_3e8-RTL " "Found design unit 3: alt_fpaddsub_altpriority_encoder_3e8-RTL" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 557 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538139596695 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 alt_fpaddsub_altpriority_encoder_6e8-RTL " "Found design unit 4: alt_fpaddsub_altpriority_encoder_6e8-RTL" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 579 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538139596695 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 alt_fpaddsub_altpriority_encoder_be8-RTL " "Found design unit 5: alt_fpaddsub_altpriority_encoder_be8-RTL" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 633 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538139596695 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 alt_fpaddsub_altpriority_encoder_3v7-RTL " "Found design unit 6: alt_fpaddsub_altpriority_encoder_3v7-RTL" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 704 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538139596695 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 alt_fpaddsub_altpriority_encoder_6v7-RTL " "Found design unit 7: alt_fpaddsub_altpriority_encoder_6v7-RTL" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 724 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538139596695 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 alt_fpaddsub_altpriority_encoder_bv7-RTL " "Found design unit 8: alt_fpaddsub_altpriority_encoder_bv7-RTL" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 781 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538139596695 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 alt_fpaddsub_altpriority_encoder_r08-RTL " "Found design unit 9: alt_fpaddsub_altpriority_encoder_r08-RTL" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 844 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538139596695 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 alt_fpaddsub_altpriority_encoder_rf8-RTL " "Found design unit 10: alt_fpaddsub_altpriority_encoder_rf8-RTL" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 912 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538139596695 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 alt_fpaddsub_altpriority_encoder_qb6-RTL " "Found design unit 11: alt_fpaddsub_altpriority_encoder_qb6-RTL" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 971 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538139596695 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 alt_fpaddsub_altpriority_encoder_nh8-RTL " "Found design unit 12: alt_fpaddsub_altpriority_encoder_nh8-RTL" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 1055 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538139596695 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 alt_fpaddsub_altpriority_encoder_qh8-RTL " "Found design unit 13: alt_fpaddsub_altpriority_encoder_qh8-RTL" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 1081 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538139596695 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 alt_fpaddsub_altpriority_encoder_vh8-RTL " "Found design unit 14: alt_fpaddsub_altpriority_encoder_vh8-RTL" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 1135 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538139596695 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 alt_fpaddsub_altpriority_encoder_fj8-RTL " "Found design unit 15: alt_fpaddsub_altpriority_encoder_fj8-RTL" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 1195 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538139596695 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 alt_fpaddsub_altpriority_encoder_n28-RTL " "Found design unit 16: alt_fpaddsub_altpriority_encoder_n28-RTL" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 1270 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538139596695 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 alt_fpaddsub_altpriority_encoder_q28-RTL " "Found design unit 17: alt_fpaddsub_altpriority_encoder_q28-RTL" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 1294 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538139596695 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 alt_fpaddsub_altpriority_encoder_v28-RTL " "Found design unit 18: alt_fpaddsub_altpriority_encoder_v28-RTL" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 1351 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538139596695 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 alt_fpaddsub_altpriority_encoder_f48-RTL " "Found design unit 19: alt_fpaddsub_altpriority_encoder_f48-RTL" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 1414 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538139596695 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 alt_fpaddsub_altpriority_encoder_e48-RTL " "Found design unit 20: alt_fpaddsub_altpriority_encoder_e48-RTL" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 1477 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538139596695 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 alt_fpaddsub_altfp_add_sub_9vm-RTL " "Found design unit 21: alt_fpaddsub_altfp_add_sub_9vm-RTL" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 1550 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538139596695 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "22 alt_fpaddsub-RTL " "Found design unit 22: alt_fpaddsub-RTL" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 4929 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538139596695 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_fpaddsub_altbarrel_shift_h0e " "Found entity 1: alt_fpaddsub_altbarrel_shift_h0e" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538139596695 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_fpaddsub_altbarrel_shift_6hb " "Found entity 2: alt_fpaddsub_altbarrel_shift_6hb" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 305 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538139596695 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_fpaddsub_altpriority_encoder_3e8 " "Found entity 3: alt_fpaddsub_altpriority_encoder_3e8" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 548 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538139596695 ""} { "Info" "ISGN_ENTITY_NAME" "4 alt_fpaddsub_altpriority_encoder_6e8 " "Found entity 4: alt_fpaddsub_altpriority_encoder_6e8" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 570 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538139596695 ""} { "Info" "ISGN_ENTITY_NAME" "5 alt_fpaddsub_altpriority_encoder_be8 " "Found entity 5: alt_fpaddsub_altpriority_encoder_be8" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538139596695 ""} { "Info" "ISGN_ENTITY_NAME" "6 alt_fpaddsub_altpriority_encoder_3v7 " "Found entity 6: alt_fpaddsub_altpriority_encoder_3v7" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 696 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538139596695 ""} { "Info" "ISGN_ENTITY_NAME" "7 alt_fpaddsub_altpriority_encoder_6v7 " "Found entity 7: alt_fpaddsub_altpriority_encoder_6v7" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 716 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538139596695 ""} { "Info" "ISGN_ENTITY_NAME" "8 alt_fpaddsub_altpriority_encoder_bv7 " "Found entity 8: alt_fpaddsub_altpriority_encoder_bv7" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 773 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538139596695 ""} { "Info" "ISGN_ENTITY_NAME" "9 alt_fpaddsub_altpriority_encoder_r08 " "Found entity 9: alt_fpaddsub_altpriority_encoder_r08" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 836 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538139596695 ""} { "Info" "ISGN_ENTITY_NAME" "10 alt_fpaddsub_altpriority_encoder_rf8 " "Found entity 10: alt_fpaddsub_altpriority_encoder_rf8" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 903 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538139596695 ""} { "Info" "ISGN_ENTITY_NAME" "11 alt_fpaddsub_altpriority_encoder_qb6 " "Found entity 11: alt_fpaddsub_altpriority_encoder_qb6" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 963 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538139596695 ""} { "Info" "ISGN_ENTITY_NAME" "12 alt_fpaddsub_altpriority_encoder_nh8 " "Found entity 12: alt_fpaddsub_altpriority_encoder_nh8" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 1046 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538139596695 ""} { "Info" "ISGN_ENTITY_NAME" "13 alt_fpaddsub_altpriority_encoder_qh8 " "Found entity 13: alt_fpaddsub_altpriority_encoder_qh8" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 1072 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538139596695 ""} { "Info" "ISGN_ENTITY_NAME" "14 alt_fpaddsub_altpriority_encoder_vh8 " "Found entity 14: alt_fpaddsub_altpriority_encoder_vh8" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 1126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538139596695 ""} { "Info" "ISGN_ENTITY_NAME" "15 alt_fpaddsub_altpriority_encoder_fj8 " "Found entity 15: alt_fpaddsub_altpriority_encoder_fj8" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 1186 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538139596695 ""} { "Info" "ISGN_ENTITY_NAME" "16 alt_fpaddsub_altpriority_encoder_n28 " "Found entity 16: alt_fpaddsub_altpriority_encoder_n28" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538139596695 ""} { "Info" "ISGN_ENTITY_NAME" "17 alt_fpaddsub_altpriority_encoder_q28 " "Found entity 17: alt_fpaddsub_altpriority_encoder_q28" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 1286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538139596695 ""} { "Info" "ISGN_ENTITY_NAME" "18 alt_fpaddsub_altpriority_encoder_v28 " "Found entity 18: alt_fpaddsub_altpriority_encoder_v28" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 1343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538139596695 ""} { "Info" "ISGN_ENTITY_NAME" "19 alt_fpaddsub_altpriority_encoder_f48 " "Found entity 19: alt_fpaddsub_altpriority_encoder_f48" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 1406 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538139596695 ""} { "Info" "ISGN_ENTITY_NAME" "20 alt_fpaddsub_altpriority_encoder_e48 " "Found entity 20: alt_fpaddsub_altpriority_encoder_e48" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 1469 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538139596695 ""} { "Info" "ISGN_ENTITY_NAME" "21 alt_fpaddsub_altfp_add_sub_9vm " "Found entity 21: alt_fpaddsub_altfp_add_sub_9vm" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 1535 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538139596695 ""} { "Info" "ISGN_ENTITY_NAME" "22 alt_fpaddsub " "Found entity 22: alt_fpaddsub" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 4913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538139596695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538139596695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpsum.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpsum.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpsum-behavioral " "Found design unit 1: fpsum-behavioral" {  } { { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538139596702 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpsum " "Found entity 1: fpsum" {  } { { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538139596702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538139596702 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fpsum " "Elaborating entity \"fpsum\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1538139596812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub alt_fpaddsub:alt_fpaddsub_inst " "Elaborating entity \"alt_fpaddsub\" for hierarchy \"alt_fpaddsub:alt_fpaddsub_inst\"" {  } { { "fpsum.vhd" "alt_fpaddsub_inst" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139596907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altfp_add_sub_9vm alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component " "Elaborating entity \"alt_fpaddsub_altfp_add_sub_9vm\" for hierarchy \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\"" {  } { { "alt_fpaddsub.vhd" "alt_fpaddsub_altfp_add_sub_9vm_component" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 4960 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139596934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altbarrel_shift_h0e alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|alt_fpaddsub_altbarrel_shift_h0e:lbarrel_shift " "Elaborating entity \"alt_fpaddsub_altbarrel_shift_h0e\" for hierarchy \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|alt_fpaddsub_altbarrel_shift_h0e:lbarrel_shift\"" {  } { { "alt_fpaddsub.vhd" "lbarrel_shift" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 4086 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139597081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altbarrel_shift_6hb alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|alt_fpaddsub_altbarrel_shift_6hb:rbarrel_shift " "Elaborating entity \"alt_fpaddsub_altbarrel_shift_6hb\" for hierarchy \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|alt_fpaddsub_altbarrel_shift_6hb:rbarrel_shift\"" {  } { { "alt_fpaddsub.vhd" "rbarrel_shift" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 4096 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139597136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_qb6 alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_qb6\" for hierarchy \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\"" {  } { { "alt_fpaddsub.vhd" "leading_zeroes_cnt" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 4103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139597178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_r08 alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_fpaddsub_altpriority_encoder_r08:altpriority_encoder7 " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_r08\" for hierarchy \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_fpaddsub_altpriority_encoder_r08:altpriority_encoder7\"" {  } { { "alt_fpaddsub.vhd" "altpriority_encoder7" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 998 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139597200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_be8 alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_fpaddsub_altpriority_encoder_r08:altpriority_encoder7\|alt_fpaddsub_altpriority_encoder_be8:altpriority_encoder10 " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_be8\" for hierarchy \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_fpaddsub_altpriority_encoder_r08:altpriority_encoder7\|alt_fpaddsub_altpriority_encoder_be8:altpriority_encoder10\"" {  } { { "alt_fpaddsub.vhd" "altpriority_encoder10" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139597240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_6e8 alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_fpaddsub_altpriority_encoder_r08:altpriority_encoder7\|alt_fpaddsub_altpriority_encoder_be8:altpriority_encoder10\|alt_fpaddsub_altpriority_encoder_6e8:altpriority_encoder11 " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_6e8\" for hierarchy \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_fpaddsub_altpriority_encoder_r08:altpriority_encoder7\|alt_fpaddsub_altpriority_encoder_be8:altpriority_encoder10\|alt_fpaddsub_altpriority_encoder_6e8:altpriority_encoder11\"" {  } { { "alt_fpaddsub.vhd" "altpriority_encoder11" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139597261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_3e8 alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_fpaddsub_altpriority_encoder_r08:altpriority_encoder7\|alt_fpaddsub_altpriority_encoder_be8:altpriority_encoder10\|alt_fpaddsub_altpriority_encoder_6e8:altpriority_encoder11\|alt_fpaddsub_altpriority_encoder_3e8:altpriority_encoder13 " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_3e8\" for hierarchy \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_fpaddsub_altpriority_encoder_r08:altpriority_encoder7\|alt_fpaddsub_altpriority_encoder_be8:altpriority_encoder10\|alt_fpaddsub_altpriority_encoder_6e8:altpriority_encoder11\|alt_fpaddsub_altpriority_encoder_3e8:altpriority_encoder13\"" {  } { { "alt_fpaddsub.vhd" "altpriority_encoder13" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139597282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_bv7 alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_fpaddsub_altpriority_encoder_r08:altpriority_encoder7\|alt_fpaddsub_altpriority_encoder_bv7:altpriority_encoder9 " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_bv7\" for hierarchy \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_fpaddsub_altpriority_encoder_r08:altpriority_encoder7\|alt_fpaddsub_altpriority_encoder_bv7:altpriority_encoder9\"" {  } { { "alt_fpaddsub.vhd" "altpriority_encoder9" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 887 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139597321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_6v7 alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_fpaddsub_altpriority_encoder_r08:altpriority_encoder7\|alt_fpaddsub_altpriority_encoder_bv7:altpriority_encoder9\|alt_fpaddsub_altpriority_encoder_6v7:altpriority_encoder15 " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_6v7\" for hierarchy \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_fpaddsub_altpriority_encoder_r08:altpriority_encoder7\|alt_fpaddsub_altpriority_encoder_bv7:altpriority_encoder9\|alt_fpaddsub_altpriority_encoder_6v7:altpriority_encoder15\"" {  } { { "alt_fpaddsub.vhd" "altpriority_encoder15" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139597343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_3v7 alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_fpaddsub_altpriority_encoder_r08:altpriority_encoder7\|alt_fpaddsub_altpriority_encoder_bv7:altpriority_encoder9\|alt_fpaddsub_altpriority_encoder_6v7:altpriority_encoder15\|alt_fpaddsub_altpriority_encoder_3v7:altpriority_encoder17 " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_3v7\" for hierarchy \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_fpaddsub_altpriority_encoder_r08:altpriority_encoder7\|alt_fpaddsub_altpriority_encoder_bv7:altpriority_encoder9\|alt_fpaddsub_altpriority_encoder_6v7:altpriority_encoder15\|alt_fpaddsub_altpriority_encoder_3v7:altpriority_encoder17\"" {  } { { "alt_fpaddsub.vhd" "altpriority_encoder17" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139597377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_rf8 alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_fpaddsub_altpriority_encoder_rf8:altpriority_encoder8 " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_rf8\" for hierarchy \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_fpaddsub_altpriority_encoder_rf8:altpriority_encoder8\"" {  } { { "alt_fpaddsub.vhd" "altpriority_encoder8" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 1013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139597416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_e48 alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_e48\" for hierarchy \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\"" {  } { { "alt_fpaddsub.vhd" "trailing_zeros_cnt" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 4109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139597496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_fj8 alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_fpaddsub_altpriority_encoder_fj8:altpriority_encoder21 " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_fj8\" for hierarchy \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_fpaddsub_altpriority_encoder_fj8:altpriority_encoder21\"" {  } { { "alt_fpaddsub.vhd" "altpriority_encoder21" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 1514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139597518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_vh8 alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_fpaddsub_altpriority_encoder_fj8:altpriority_encoder21\|alt_fpaddsub_altpriority_encoder_vh8:altpriority_encoder23 " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_vh8\" for hierarchy \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_fpaddsub_altpriority_encoder_fj8:altpriority_encoder21\|alt_fpaddsub_altpriority_encoder_vh8:altpriority_encoder23\"" {  } { { "alt_fpaddsub.vhd" "altpriority_encoder23" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 1227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139597542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_qh8 alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_fpaddsub_altpriority_encoder_fj8:altpriority_encoder21\|alt_fpaddsub_altpriority_encoder_vh8:altpriority_encoder23\|alt_fpaddsub_altpriority_encoder_qh8:altpriority_encoder25 " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_qh8\" for hierarchy \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_fpaddsub_altpriority_encoder_fj8:altpriority_encoder21\|alt_fpaddsub_altpriority_encoder_vh8:altpriority_encoder23\|alt_fpaddsub_altpriority_encoder_qh8:altpriority_encoder25\"" {  } { { "alt_fpaddsub.vhd" "altpriority_encoder25" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 1167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139597566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_nh8 alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_fpaddsub_altpriority_encoder_fj8:altpriority_encoder21\|alt_fpaddsub_altpriority_encoder_vh8:altpriority_encoder23\|alt_fpaddsub_altpriority_encoder_qh8:altpriority_encoder25\|alt_fpaddsub_altpriority_encoder_nh8:altpriority_encoder27 " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_nh8\" for hierarchy \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_fpaddsub_altpriority_encoder_fj8:altpriority_encoder21\|alt_fpaddsub_altpriority_encoder_vh8:altpriority_encoder23\|alt_fpaddsub_altpriority_encoder_qh8:altpriority_encoder25\|alt_fpaddsub_altpriority_encoder_nh8:altpriority_encoder27\"" {  } { { "alt_fpaddsub.vhd" "altpriority_encoder27" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 1107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139597586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_f48 alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_fpaddsub_altpriority_encoder_f48:altpriority_encoder22 " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_f48\" for hierarchy \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_fpaddsub_altpriority_encoder_f48:altpriority_encoder22\"" {  } { { "alt_fpaddsub.vhd" "altpriority_encoder22" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 1520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139597641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_v28 alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_fpaddsub_altpriority_encoder_f48:altpriority_encoder22\|alt_fpaddsub_altpriority_encoder_v28:altpriority_encoder30 " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_v28\" for hierarchy \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_fpaddsub_altpriority_encoder_f48:altpriority_encoder22\|alt_fpaddsub_altpriority_encoder_v28:altpriority_encoder30\"" {  } { { "alt_fpaddsub.vhd" "altpriority_encoder30" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 1457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139597683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_q28 alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_fpaddsub_altpriority_encoder_f48:altpriority_encoder22\|alt_fpaddsub_altpriority_encoder_v28:altpriority_encoder30\|alt_fpaddsub_altpriority_encoder_q28:altpriority_encoder32 " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_q28\" for hierarchy \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_fpaddsub_altpriority_encoder_f48:altpriority_encoder22\|alt_fpaddsub_altpriority_encoder_v28:altpriority_encoder30\|alt_fpaddsub_altpriority_encoder_q28:altpriority_encoder32\"" {  } { { "alt_fpaddsub.vhd" "altpriority_encoder32" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 1394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139597714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_n28 alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_fpaddsub_altpriority_encoder_f48:altpriority_encoder22\|alt_fpaddsub_altpriority_encoder_v28:altpriority_encoder30\|alt_fpaddsub_altpriority_encoder_q28:altpriority_encoder32\|alt_fpaddsub_altpriority_encoder_n28:altpriority_encoder34 " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_n28\" for hierarchy \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_fpaddsub_altpriority_encoder_f48:altpriority_encoder22\|alt_fpaddsub_altpriority_encoder_v28:altpriority_encoder30\|alt_fpaddsub_altpriority_encoder_q28:altpriority_encoder32\|alt_fpaddsub_altpriority_encoder_n28:altpriority_encoder34\"" {  } { { "alt_fpaddsub.vhd" "altpriority_encoder34" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 1331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139597737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_add_sub:add_sub1\"" {  } { { "alt_fpaddsub.vhd" "add_sub1" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 4666 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139597861 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_add_sub:add_sub1\"" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 4666 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538139597888 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139597890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139597890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139597890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139597890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139597890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139597890 ""}  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 4666 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1538139597890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_38g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_38g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_38g " "Found entity 1: add_sub_38g" {  } { { "db/add_sub_38g.tdf" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/db/add_sub_38g.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538139597972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538139597972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_38g alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_add_sub:add_sub1\|add_sub_38g:auto_generated " "Elaborating entity \"add_sub_38g\" for hierarchy \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_add_sub:add_sub1\|add_sub_38g:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139597974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_add_sub:add_sub2 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_add_sub:add_sub2\"" {  } { { "alt_fpaddsub.vhd" "add_sub2" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 4677 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139597999 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_add_sub:add_sub2 " "Elaborated megafunction instantiation \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_add_sub:add_sub2\"" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 4677 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538139598017 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_add_sub:add_sub2 " "Instantiated megafunction \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_add_sub:add_sub2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139598018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139598018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139598018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139598018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139598018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139598018 ""}  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 4677 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1538139598018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_add_sub:add_sub3\"" {  } { { "alt_fpaddsub.vhd" "add_sub3" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 4688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139598030 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_add_sub:add_sub3\"" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 4688 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538139598055 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139598055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139598055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139598055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139598055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139598055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139598055 ""}  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 4688 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1538139598055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_08g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_08g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_08g " "Found entity 1: add_sub_08g" {  } { { "db/add_sub_08g.tdf" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/db/add_sub_08g.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538139598132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538139598132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_08g alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_add_sub:add_sub3\|add_sub_08g:auto_generated " "Elaborating entity \"add_sub_08g\" for hierarchy \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_add_sub:add_sub3\|add_sub_08g:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139598134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_add_sub:add_sub4 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_add_sub:add_sub4\"" {  } { { "alt_fpaddsub.vhd" "add_sub4" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 4699 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139598164 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_add_sub:add_sub4 " "Elaborated megafunction instantiation \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_add_sub:add_sub4\"" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 4699 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538139598201 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_add_sub:add_sub4 " "Instantiated megafunction \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_add_sub:add_sub4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139598201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139598201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139598201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139598201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139598201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139598201 ""}  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 4699 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1538139598201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_27g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_27g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_27g " "Found entity 1: add_sub_27g" {  } { { "db/add_sub_27g.tdf" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/db/add_sub_27g.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538139598283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538139598283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_27g alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_add_sub:add_sub4\|add_sub_27g:auto_generated " "Elaborating entity \"add_sub_27g\" for hierarchy \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_add_sub:add_sub4\|add_sub_27g:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139598286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_add_sub:add_sub5 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_add_sub:add_sub5\"" {  } { { "alt_fpaddsub.vhd" "add_sub5" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 4710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139598322 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_add_sub:add_sub5 " "Elaborated megafunction instantiation \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_add_sub:add_sub5\"" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 4710 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538139598344 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_add_sub:add_sub5 " "Instantiated megafunction \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139598345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139598345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139598345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139598345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139598345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139598345 ""}  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 4710 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1538139598345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2lj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2lj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2lj " "Found entity 1: add_sub_2lj" {  } { { "db/add_sub_2lj.tdf" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/db/add_sub_2lj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538139598431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538139598431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_2lj alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_add_sub:add_sub5\|add_sub_2lj:auto_generated " "Elaborating entity \"add_sub_2lj\" for hierarchy \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_add_sub:add_sub5\|add_sub_2lj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139598433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_add_sub:add_sub6 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_add_sub:add_sub6\"" {  } { { "alt_fpaddsub.vhd" "add_sub6" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 4726 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139598476 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_add_sub:add_sub6 " "Elaborated megafunction instantiation \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_add_sub:add_sub6\"" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 4726 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538139598496 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_add_sub:add_sub6 " "Instantiated megafunction \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_add_sub:add_sub6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139598496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139598496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139598496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139598496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139598496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139598496 ""}  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 4726 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1538139598496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_add_sub:man_2comp_res_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "alt_fpaddsub.vhd" "man_2comp_res_lower" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 4747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139598510 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_add_sub:man_2comp_res_lower " "Elaborated megafunction instantiation \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 4747 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538139598537 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_add_sub:man_2comp_res_lower " "Instantiated megafunction \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_add_sub:man_2comp_res_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139598537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139598537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139598537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139598537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139598537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139598537 ""}  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 4747 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1538139598537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hll.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hll " "Found entity 1: add_sub_hll" {  } { { "db/add_sub_hll.tdf" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/db/add_sub_hll.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538139598613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538139598613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_hll alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_hll:auto_generated " "Elaborating entity \"add_sub_hll\" for hierarchy \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_hll:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139598615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_add_sub:man_2comp_res_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "alt_fpaddsub.vhd" "man_2comp_res_upper0" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 4765 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139598651 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_add_sub:man_2comp_res_upper0 " "Elaborated megafunction instantiation \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 4765 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538139598673 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_add_sub:man_2comp_res_upper0 " "Instantiated megafunction \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_add_sub:man_2comp_res_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139598673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139598673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139598673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139598673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139598673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139598673 ""}  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 4765 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1538139598673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_m6l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_m6l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_m6l " "Found entity 1: add_sub_m6l" {  } { { "db/add_sub_m6l.tdf" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/db/add_sub_m6l.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538139598750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538139598750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_m6l alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_m6l:auto_generated " "Elaborating entity \"add_sub_m6l\" for hierarchy \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_m6l:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139598752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_add_sub:man_2comp_res_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "alt_fpaddsub.vhd" "man_2comp_res_upper1" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 4782 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139598817 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_add_sub:man_2comp_res_upper1 " "Elaborated megafunction instantiation \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 4782 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538139598846 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_add_sub:man_2comp_res_upper1 " "Instantiated megafunction \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_add_sub:man_2comp_res_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139598846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139598846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139598846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139598846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139598846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139598846 ""}  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 4782 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1538139598846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_add_sub:man_add_sub_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_add_sub:man_add_sub_upper0\"" {  } { { "alt_fpaddsub.vhd" "man_add_sub_upper0" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 4827 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139598864 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_add_sub:man_add_sub_upper0 " "Elaborated megafunction instantiation \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_add_sub:man_add_sub_upper0\"" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 4827 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538139598884 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_add_sub:man_add_sub_upper0 " "Instantiated megafunction \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_add_sub:man_add_sub_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139598884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139598884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139598884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139598884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139598884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139598884 ""}  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 4827 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1538139598884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_add_sub:man_add_sub_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_add_sub:man_add_sub_upper1\"" {  } { { "alt_fpaddsub.vhd" "man_add_sub_upper1" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 4844 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139598893 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_add_sub:man_add_sub_upper1 " "Elaborated megafunction instantiation \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_add_sub:man_add_sub_upper1\"" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 4844 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538139598916 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_add_sub:man_add_sub_upper1 " "Instantiated megafunction \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_add_sub:man_add_sub_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139598916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139598916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139598916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139598916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139598916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139598916 ""}  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 4844 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1538139598916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "alt_fpaddsub.vhd" "man_res_rounding_add_sub_lower" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 4871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139598931 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborated megafunction instantiation \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 4871 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538139599014 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Instantiated megafunction \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_add_sub:man_res_rounding_add_sub_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139599014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139599014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139599014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 13 " "Parameter \"LPM_WIDTH\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139599014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139599014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139599014 ""}  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 4871 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1538139599014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8ng.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8ng.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8ng " "Found entity 1: add_sub_8ng" {  } { { "db/add_sub_8ng.tdf" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/db/add_sub_8ng.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538139599090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538139599090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8ng alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_8ng:auto_generated " "Elaborating entity \"add_sub_8ng\" for hierarchy \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_8ng:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139599093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "alt_fpaddsub.vhd" "man_res_rounding_add_sub_upper1" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 4883 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139599122 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborated megafunction instantiation \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 4883 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538139599145 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Instantiated megafunction \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139599145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139599145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139599145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 13 " "Parameter \"LPM_WIDTH\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139599145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139599145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139599145 ""}  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 4883 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1538139599145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hvg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hvg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hvg " "Found entity 1: add_sub_hvg" {  } { { "db/add_sub_hvg.tdf" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/db/add_sub_hvg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538139599227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538139599227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_hvg alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_hvg:auto_generated " "Elaborating entity \"add_sub_hvg\" for hierarchy \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_hvg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139599229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_compare:trailing_zeros_limit_comparator " "Elaborating entity \"lpm_compare\" for hierarchy \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "alt_fpaddsub.vhd" "trailing_zeros_limit_comparator" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 4895 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139599304 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_compare:trailing_zeros_limit_comparator " "Elaborated megafunction instantiation \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 4895 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538139599327 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_compare:trailing_zeros_limit_comparator " "Instantiated megafunction \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_compare:trailing_zeros_limit_comparator\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139599327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139599327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139599327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139599327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139599327 ""}  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/alt_fpaddsub.vhd" 4895 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1538139599327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_lmh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_lmh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_lmh " "Found entity 1: cmpr_lmh" {  } { { "db/cmpr_lmh.tdf" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/db/cmpr_lmh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538139599406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538139599406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_lmh alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_lmh:auto_generated " "Elaborating entity \"cmpr_lmh\" for hierarchy \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_lmh:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139599409 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|man_res_is_not_zero_dffe31_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|man_res_is_not_zero_dffe31_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1538139600734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1538139600734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 12 " "Parameter WIDTH set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1538139600734 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538139600734 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1538139600734 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|altshift_taps:man_res_is_not_zero_dffe31_rtl_0 " "Elaborated megafunction instantiation \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|altshift_taps:man_res_is_not_zero_dffe31_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538139601157 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|altshift_taps:man_res_is_not_zero_dffe31_rtl_0 " "Instantiated megafunction \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_9vm:alt_fpaddsub_altfp_add_sub_9vm_component\|altshift_taps:man_res_is_not_zero_dffe31_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139601158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139601158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 12 " "Parameter \"WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538139601158 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1538139601158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_m1m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_m1m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_m1m " "Found entity 1: shift_taps_m1m" {  } { { "db/shift_taps_m1m.tdf" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/db/shift_taps_m1m.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538139601289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538139601289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9g31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9g31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9g31 " "Found entity 1: altsyncram_9g31" {  } { { "db/altsyncram_9g31.tdf" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/db/altsyncram_9g31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538139601492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538139601492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gvd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_gvd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gvd " "Found entity 1: add_sub_gvd" {  } { { "db/add_sub_gvd.tdf" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/db/add_sub_gvd.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538139601673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538139601673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kkf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kkf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kkf " "Found entity 1: cntr_kkf" {  } { { "db/cntr_kkf.tdf" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/db/cntr_kkf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538139601827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538139601827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6cc " "Found entity 1: cmpr_6cc" {  } { { "db/cmpr_6cc.tdf" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/db/cmpr_6cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538139601998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538139601998 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1538139605113 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538139605113 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "986 " "Implemented 986 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "66 " "Implemented 66 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1538139605512 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1538139605512 ""} { "Info" "ICUT_CUT_TM_LCELLS" "872 " "Implemented 872 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1538139605512 ""} { "Info" "ICUT_CUT_TM_RAMS" "12 " "Implemented 12 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1538139605512 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1538139605512 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4689 " "Peak virtual memory: 4689 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1538139605595 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 28 10:00:05 2018 " "Processing ended: Fri Sep 28 10:00:05 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1538139605595 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1538139605595 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1538139605595 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1538139605595 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1538139607313 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1538139607314 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 28 10:00:06 2018 " "Processing started: Fri Sep 28 10:00:06 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1538139607314 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1538139607314 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off fpsum -c fpsum " "Command: quartus_fit --read_settings_files=off --write_settings_files=off fpsum -c fpsum" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1538139607314 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1538139608416 ""}
{ "Info" "0" "" "Project  = fpsum" {  } {  } 0 0 "Project  = fpsum" 0 0 "Fitter" 0 0 1538139608418 ""}
{ "Info" "0" "" "Revision = fpsum" {  } {  } 0 0 "Revision = fpsum" 0 0 "Fitter" 0 0 1538139608418 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1538139608658 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "fpsum EP2C5AF256A7 " "Selected device EP2C5AF256A7 for design \"fpsum\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1538139608683 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1538139608776 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1538139608776 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1538139609346 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1538139609384 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8AF256A7 " "Device EP2C8AF256A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1538139609872 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1538139609872 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C3 " "Pin ~ASDO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 2080 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1538139609894 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ F4 " "Pin ~nCSO~ is reserved at location F4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 2081 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1538139609894 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ N14 " "Pin ~LVDS41p/nCEO~ is reserved at location N14" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 2082 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1538139609894 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1538139609894 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1538139609904 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "102 102 " "No exact pin location assignment(s) for 102 pins of 102 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "overflow_sig " "Pin overflow_sig not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { overflow_sig } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { overflow_sig } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 200 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "underflow_sig " "Pin underflow_sig not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { underflow_sig } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { underflow_sig } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 201 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "zero_sig " "Pin zero_sig not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { zero_sig } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { zero_sig } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 202 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nan_sig " "Pin nan_sig not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { nan_sig } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nan_sig } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 203 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result_sig\[0\] " "Pin result_sig\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { result_sig[0] } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result_sig[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 166 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result_sig\[1\] " "Pin result_sig\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { result_sig[1] } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result_sig[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 167 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result_sig\[2\] " "Pin result_sig\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { result_sig[2] } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result_sig[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 168 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result_sig\[3\] " "Pin result_sig\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { result_sig[3] } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result_sig[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 169 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result_sig\[4\] " "Pin result_sig\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { result_sig[4] } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result_sig[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result_sig\[5\] " "Pin result_sig\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { result_sig[5] } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result_sig[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 171 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result_sig\[6\] " "Pin result_sig\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { result_sig[6] } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result_sig[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 172 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result_sig\[7\] " "Pin result_sig\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { result_sig[7] } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result_sig[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result_sig\[8\] " "Pin result_sig\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { result_sig[8] } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result_sig[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 174 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result_sig\[9\] " "Pin result_sig\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { result_sig[9] } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result_sig[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result_sig\[10\] " "Pin result_sig\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { result_sig[10] } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result_sig[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result_sig\[11\] " "Pin result_sig\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { result_sig[11] } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result_sig[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 177 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result_sig\[12\] " "Pin result_sig\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { result_sig[12] } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result_sig[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 178 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result_sig\[13\] " "Pin result_sig\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { result_sig[13] } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result_sig[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 179 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result_sig\[14\] " "Pin result_sig\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { result_sig[14] } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result_sig[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 180 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result_sig\[15\] " "Pin result_sig\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { result_sig[15] } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result_sig[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 181 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result_sig\[16\] " "Pin result_sig\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { result_sig[16] } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result_sig[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result_sig\[17\] " "Pin result_sig\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { result_sig[17] } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result_sig[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result_sig\[18\] " "Pin result_sig\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { result_sig[18] } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result_sig[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result_sig\[19\] " "Pin result_sig\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { result_sig[19] } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result_sig[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result_sig\[20\] " "Pin result_sig\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { result_sig[20] } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result_sig[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 186 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result_sig\[21\] " "Pin result_sig\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { result_sig[21] } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result_sig[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result_sig\[22\] " "Pin result_sig\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { result_sig[22] } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result_sig[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result_sig\[23\] " "Pin result_sig\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { result_sig[23] } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result_sig[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result_sig\[24\] " "Pin result_sig\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { result_sig[24] } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result_sig[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 190 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result_sig\[25\] " "Pin result_sig\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { result_sig[25] } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result_sig[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 191 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result_sig\[26\] " "Pin result_sig\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { result_sig[26] } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result_sig[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 192 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result_sig\[27\] " "Pin result_sig\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { result_sig[27] } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result_sig[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 193 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result_sig\[28\] " "Pin result_sig\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { result_sig[28] } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result_sig[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 194 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result_sig\[29\] " "Pin result_sig\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { result_sig[29] } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result_sig[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 195 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result_sig\[30\] " "Pin result_sig\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { result_sig[30] } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result_sig[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 196 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result_sig\[31\] " "Pin result_sig\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { result_sig[31] } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result_sig[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 197 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock_sig " "Pin clock_sig not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clock_sig } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_sig } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 199 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datab_sig\[30\] " "Pin datab_sig\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { datab_sig[30] } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datab_sig[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 132 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataa_sig\[30\] " "Pin dataa_sig\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataa_sig[30] } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataa_sig[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datab_sig\[29\] " "Pin datab_sig\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { datab_sig[29] } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datab_sig[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataa_sig\[29\] " "Pin dataa_sig\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataa_sig[29] } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataa_sig[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datab_sig\[28\] " "Pin datab_sig\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { datab_sig[28] } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datab_sig[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataa_sig\[28\] " "Pin dataa_sig\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataa_sig[28] } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataa_sig[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 162 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datab_sig\[27\] " "Pin datab_sig\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { datab_sig[27] } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datab_sig[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataa_sig\[27\] " "Pin dataa_sig\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataa_sig[27] } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataa_sig[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 161 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datab_sig\[26\] " "Pin datab_sig\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { datab_sig[26] } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datab_sig[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataa_sig\[26\] " "Pin dataa_sig\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataa_sig[26] } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataa_sig[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datab_sig\[25\] " "Pin datab_sig\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { datab_sig[25] } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datab_sig[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataa_sig\[25\] " "Pin dataa_sig\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataa_sig[25] } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataa_sig[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datab_sig\[24\] " "Pin datab_sig\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { datab_sig[24] } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datab_sig[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataa_sig\[24\] " "Pin dataa_sig\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataa_sig[24] } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataa_sig[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datab_sig\[23\] " "Pin datab_sig\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { datab_sig[23] } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datab_sig[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataa_sig\[23\] " "Pin dataa_sig\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataa_sig[23] } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataa_sig[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datab_sig\[6\] " "Pin datab_sig\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { datab_sig[6] } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datab_sig[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datab_sig\[0\] " "Pin datab_sig\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { datab_sig[0] } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datab_sig[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datab_sig\[1\] " "Pin datab_sig\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { datab_sig[1] } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datab_sig[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datab_sig\[2\] " "Pin datab_sig\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { datab_sig[2] } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datab_sig[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datab_sig\[3\] " "Pin datab_sig\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { datab_sig[3] } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datab_sig[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datab_sig\[4\] " "Pin datab_sig\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { datab_sig[4] } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datab_sig[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datab_sig\[5\] " "Pin datab_sig\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { datab_sig[5] } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datab_sig[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datab_sig\[7\] " "Pin datab_sig\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { datab_sig[7] } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datab_sig[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datab_sig\[8\] " "Pin datab_sig\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { datab_sig[8] } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datab_sig[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datab_sig\[9\] " "Pin datab_sig\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { datab_sig[9] } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datab_sig[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datab_sig\[10\] " "Pin datab_sig\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { datab_sig[10] } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datab_sig[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datab_sig\[11\] " "Pin datab_sig\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { datab_sig[11] } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datab_sig[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datab_sig\[12\] " "Pin datab_sig\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { datab_sig[12] } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datab_sig[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datab_sig\[13\] " "Pin datab_sig\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { datab_sig[13] } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datab_sig[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datab_sig\[14\] " "Pin datab_sig\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { datab_sig[14] } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datab_sig[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datab_sig\[15\] " "Pin datab_sig\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { datab_sig[15] } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datab_sig[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datab_sig\[16\] " "Pin datab_sig\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { datab_sig[16] } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datab_sig[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datab_sig\[17\] " "Pin datab_sig\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { datab_sig[17] } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datab_sig[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datab_sig\[18\] " "Pin datab_sig\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { datab_sig[18] } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datab_sig[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datab_sig\[19\] " "Pin datab_sig\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { datab_sig[19] } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datab_sig[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datab_sig\[20\] " "Pin datab_sig\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { datab_sig[20] } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datab_sig[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datab_sig\[21\] " "Pin datab_sig\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { datab_sig[21] } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datab_sig[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datab_sig\[22\] " "Pin datab_sig\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { datab_sig[22] } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datab_sig[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataa_sig\[6\] " "Pin dataa_sig\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataa_sig[6] } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataa_sig[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 140 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataa_sig\[0\] " "Pin dataa_sig\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataa_sig[0] } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataa_sig[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataa_sig\[1\] " "Pin dataa_sig\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataa_sig[1] } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataa_sig[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataa_sig\[2\] " "Pin dataa_sig\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataa_sig[2] } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataa_sig[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataa_sig\[3\] " "Pin dataa_sig\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataa_sig[3] } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataa_sig[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataa_sig\[4\] " "Pin dataa_sig\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataa_sig[4] } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataa_sig[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 138 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataa_sig\[5\] " "Pin dataa_sig\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataa_sig[5] } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataa_sig[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 139 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataa_sig\[7\] " "Pin dataa_sig\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataa_sig[7] } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataa_sig[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataa_sig\[8\] " "Pin dataa_sig\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataa_sig[8] } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataa_sig[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataa_sig\[9\] " "Pin dataa_sig\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataa_sig[9] } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataa_sig[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataa_sig\[10\] " "Pin dataa_sig\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataa_sig[10] } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataa_sig[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataa_sig\[11\] " "Pin dataa_sig\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataa_sig[11] } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataa_sig[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataa_sig\[12\] " "Pin dataa_sig\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataa_sig[12] } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataa_sig[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataa_sig\[13\] " "Pin dataa_sig\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataa_sig[13] } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataa_sig[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 147 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataa_sig\[14\] " "Pin dataa_sig\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataa_sig[14] } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataa_sig[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataa_sig\[15\] " "Pin dataa_sig\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataa_sig[15] } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataa_sig[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataa_sig\[16\] " "Pin dataa_sig\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataa_sig[16] } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataa_sig[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataa_sig\[17\] " "Pin dataa_sig\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataa_sig[17] } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataa_sig[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataa_sig\[18\] " "Pin dataa_sig\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataa_sig[18] } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataa_sig[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataa_sig\[19\] " "Pin dataa_sig\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataa_sig[19] } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataa_sig[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataa_sig\[20\] " "Pin dataa_sig\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataa_sig[20] } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataa_sig[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataa_sig\[21\] " "Pin dataa_sig\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataa_sig[21] } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataa_sig[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataa_sig\[22\] " "Pin dataa_sig\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataa_sig[22] } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataa_sig[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "add_sub_sig " "Pin add_sub_sig not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { add_sub_sig } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { add_sub_sig } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 198 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataa_sig\[31\] " "Pin dataa_sig\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataa_sig[31] } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataa_sig[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 165 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datab_sig\[31\] " "Pin datab_sig\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { datab_sig[31] } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datab_sig[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538139610024 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1538139610024 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "fpsum.sdc " "Synopsys Design Constraints File file not found: 'fpsum.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1538139610413 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1538139610419 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1538139610453 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_sig (placed in PIN H2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clock_sig (placed in PIN H2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1538139610546 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clock_sig } } } { "fpsum.vhd" "" { Text "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/fpsum.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_sig } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 0 { 0 ""} 0 199 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1538139610546 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1538139610749 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1538139610751 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1538139610751 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1538139610753 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1538139610756 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1538139610759 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1538139610759 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1538139610761 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1538139610800 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1538139610802 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1538139610802 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "101 unused 3.3V 65 36 0 " "Number of I/O pins in group: 101 (unused VREF, 3.3V VCCIO, 65 input, 36 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1538139610806 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1538139610806 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1538139610806 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 32 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1538139610807 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 43 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1538139610807 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 38 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1538139610807 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1538139610807 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1538139610807 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1538139610807 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1538139610876 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1538139611932 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1538139613164 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1538139613187 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1538139615003 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1538139615004 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1538139615200 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X0_Y0 X13_Y14 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14" {  } { { "loc" "" { Generic "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} 0 0 14 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1538139616369 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1538139616369 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1538139616944 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1538139616947 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1538139616947 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.77 " "Total time spent on timing analysis during the Fitter is 0.77 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1538139616991 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1538139617001 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "36 " "Found 36 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "overflow_sig 0 " "Pin \"overflow_sig\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1538139617034 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "underflow_sig 0 " "Pin \"underflow_sig\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1538139617034 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "zero_sig 0 " "Pin \"zero_sig\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1538139617034 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nan_sig 0 " "Pin \"nan_sig\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1538139617034 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result_sig\[0\] 0 " "Pin \"result_sig\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1538139617034 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result_sig\[1\] 0 " "Pin \"result_sig\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1538139617034 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result_sig\[2\] 0 " "Pin \"result_sig\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1538139617034 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result_sig\[3\] 0 " "Pin \"result_sig\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1538139617034 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result_sig\[4\] 0 " "Pin \"result_sig\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1538139617034 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result_sig\[5\] 0 " "Pin \"result_sig\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1538139617034 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result_sig\[6\] 0 " "Pin \"result_sig\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1538139617034 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result_sig\[7\] 0 " "Pin \"result_sig\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1538139617034 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result_sig\[8\] 0 " "Pin \"result_sig\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1538139617034 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result_sig\[9\] 0 " "Pin \"result_sig\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1538139617034 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result_sig\[10\] 0 " "Pin \"result_sig\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1538139617034 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result_sig\[11\] 0 " "Pin \"result_sig\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1538139617034 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result_sig\[12\] 0 " "Pin \"result_sig\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1538139617034 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result_sig\[13\] 0 " "Pin \"result_sig\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1538139617034 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result_sig\[14\] 0 " "Pin \"result_sig\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1538139617034 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result_sig\[15\] 0 " "Pin \"result_sig\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1538139617034 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result_sig\[16\] 0 " "Pin \"result_sig\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1538139617034 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result_sig\[17\] 0 " "Pin \"result_sig\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1538139617034 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result_sig\[18\] 0 " "Pin \"result_sig\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1538139617034 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result_sig\[19\] 0 " "Pin \"result_sig\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1538139617034 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result_sig\[20\] 0 " "Pin \"result_sig\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1538139617034 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result_sig\[21\] 0 " "Pin \"result_sig\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1538139617034 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result_sig\[22\] 0 " "Pin \"result_sig\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1538139617034 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result_sig\[23\] 0 " "Pin \"result_sig\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1538139617034 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result_sig\[24\] 0 " "Pin \"result_sig\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1538139617034 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result_sig\[25\] 0 " "Pin \"result_sig\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1538139617034 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result_sig\[26\] 0 " "Pin \"result_sig\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1538139617034 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result_sig\[27\] 0 " "Pin \"result_sig\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1538139617034 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result_sig\[28\] 0 " "Pin \"result_sig\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1538139617034 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result_sig\[29\] 0 " "Pin \"result_sig\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1538139617034 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result_sig\[30\] 0 " "Pin \"result_sig\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1538139617034 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result_sig\[31\] 0 " "Pin \"result_sig\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1538139617034 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1538139617034 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1538139617401 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1538139617470 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1538139617796 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1538139617978 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1538139617996 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1538139618075 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/output_files/fpsum.fit.smsg " "Generated suppressed messages file C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/output_files/fpsum.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1538139618317 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4823 " "Peak virtual memory: 4823 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1538139618859 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 28 10:00:18 2018 " "Processing ended: Fri Sep 28 10:00:18 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1538139618859 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1538139618859 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1538139618859 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1538139618859 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1538139620378 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1538139620379 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 28 10:00:20 2018 " "Processing started: Fri Sep 28 10:00:20 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1538139620379 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1538139620379 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off fpsum -c fpsum " "Command: quartus_asm --read_settings_files=off --write_settings_files=off fpsum -c fpsum" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1538139620379 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1538139621099 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1538139621125 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4567 " "Peak virtual memory: 4567 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1538139621569 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 28 10:00:21 2018 " "Processing ended: Fri Sep 28 10:00:21 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1538139621569 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1538139621569 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1538139621569 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1538139621569 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1538139622361 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1538139623408 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1538139623410 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 28 10:00:22 2018 " "Processing started: Fri Sep 28 10:00:22 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1538139623410 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1538139623410 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta fpsum -c fpsum " "Command: quartus_sta fpsum -c fpsum" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1538139623410 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1538139623587 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1538139623858 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1538139623905 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1538139623905 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "fpsum.sdc " "Synopsys Design Constraints File file not found: 'fpsum.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1538139624078 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1538139624079 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_sig clock_sig " "create_clock -period 1.000 -name clock_sig clock_sig" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1538139624084 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1538139624084 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1538139624091 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1538139624109 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1538139624131 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.095 " "Worst-case setup slack is -7.095" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1538139624142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1538139624142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.095     -1026.321 clock_sig  " "   -7.095     -1026.321 clock_sig " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1538139624142 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1538139624142 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.460 " "Worst-case hold slack is 0.460" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1538139624153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1538139624153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.460         0.000 clock_sig  " "    0.460         0.000 clock_sig " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1538139624153 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1538139624153 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1538139624162 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1538139624170 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.064 " "Worst-case minimum pulse width slack is -2.064" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1538139624188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1538139624188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.064      -587.119 clock_sig  " "   -2.064      -587.119 clock_sig " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1538139624188 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1538139624188 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1538139624307 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1538139624309 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1538139624347 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.886 " "Worst-case setup slack is -1.886" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1538139624358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1538139624358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.886      -207.505 clock_sig  " "   -1.886      -207.505 clock_sig " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1538139624358 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1538139624358 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.203 " "Worst-case hold slack is 0.203" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1538139624368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1538139624368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.203         0.000 clock_sig  " "    0.203         0.000 clock_sig " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1538139624368 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1538139624368 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1538139624380 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1538139624388 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.627 " "Worst-case minimum pulse width slack is -1.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1538139624405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1538139624405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.627      -475.540 clock_sig  " "   -1.627      -475.540 clock_sig " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1538139624405 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1538139624405 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1538139624501 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1538139624553 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1538139624560 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4565 " "Peak virtual memory: 4565 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1538139624702 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 28 10:00:24 2018 " "Processing ended: Fri Sep 28 10:00:24 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1538139624702 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1538139624702 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1538139624702 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1538139624702 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1538139626052 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1538139626052 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 28 10:00:25 2018 " "Processing started: Fri Sep 28 10:00:25 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1538139626052 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1538139626052 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off fpsum -c fpsum " "Command: quartus_eda --read_settings_files=off --write_settings_files=off fpsum -c fpsum" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1538139626052 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "fpsum.vho\", \"fpsum_fast.vho fpsum_vhd.sdo fpsum_vhd_fast.sdo C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/simulation/modelsim/ simulation " "Generated files \"fpsum.vho\", \"fpsum_fast.vho\", \"fpsum_vhd.sdo\" and \"fpsum_vhd_fast.sdo\" in directory \"C:/Users/Victor/Documents/FPGA_Workspace/library/primitives/fpsum/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1538139627279 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4544 " "Peak virtual memory: 4544 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1538139627369 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 28 10:00:27 2018 " "Processing ended: Fri Sep 28 10:00:27 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1538139627369 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1538139627369 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1538139627369 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1538139627369 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 11 s " "Quartus II Full Compilation was successful. 0 errors, 11 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1538139628053 ""}
