<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8">
<link rel="stylesheet" type="text/css" href="../../../data/ipcores/mkdown.css" />
<title>MIPI_DPHY_RX</title></head>
<body class="markdown-body">
<h1>MIPI_DPHY_RX</h1>
<hr />
<h2>Information</h2>
<p><strong>Type:</strong> MIPI_DPHY_RX<br />
<strong>Vendor:</strong> GOWIN Semiconductor<br />
<strong>Summary:</strong> Gowin IPCore MIPI_DPHY_RX is defined in GW1N-2/GW1NR-2. Compliant to MIPI D-PHY v1.2. The IPCore that supports flowing features: speeds up to 1.5 Gbps per lane of RX and 6.0Gbps per quad, one quad with 1 unidirectional clock lane and up to 4 unidirectional data lanes for RX; Automatic termination dynamic control in high-speed and low-power modes; MIPI D-PHY HS-RX lane signaling, data rate of 80-1500Mbps; MIPI D-PHY LP-RX and LP-TX lane signaling, data rate up to 10Mbps; Word align at lane level; RX lane HS de-skew function.<br />
<strong>Devices:</strong> GW1N-2, GW1NR-2  </p>
<h2>Options</h2>
<h3>Select clock source for HS lane output data</h3>
<ul>
<li>Specify clock source for hs lane output data, select fabric input clock rx_clk_1x or output clock rx_clk_o.     </li>
</ul>
<h3>CK Lane Enable</h3>
<ul>
<li>Enable or disable CK Lane.  </li>
</ul>
<h3>Lane0 Enable</h3>
<ul>
<li>Enable or disable Lane0.  </li>
</ul>
<h3>Lane1 Enable</h3>
<ul>
<li>Enable or disable Lane1.  </li>
</ul>
<h3>Lane2 Enable</h3>
<ul>
<li>Enable or disable Lane2.  </li>
</ul>
<h3>Lane3 Enable</h3>
<ul>
<li>Enable or disable Lane3.  </li>
</ul>
</body>
</html>
