<stg><name>depthwise_conv2d_fix.2</name>


<trans_list>

<trans id="344" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="4" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="7" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="20" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="exitcond2_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="20" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_1" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="32" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0  %output_width_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %output_width)

]]></Node>
<StgValue><ssdm name="output_width_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %output_height_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %output_height)

]]></Node>
<StgValue><ssdm name="output_height_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %input_width_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %input_width)

]]></Node>
<StgValue><ssdm name="input_width_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %input_height_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %input_height)

]]></Node>
<StgValue><ssdm name="input_height_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="7" op_0_bw="6">
<![CDATA[
:4  %input_width_cast = sext i6 %input_width_read to i7

]]></Node>
<StgValue><ssdm name="input_width_cast"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="6">
<![CDATA[
:5  %output_width_cast = zext i6 %output_width_read to i16

]]></Node>
<StgValue><ssdm name="output_width_cast"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="9" op_0_bw="7">
<![CDATA[
:6  %tmp_cast = zext i7 %input_height_read to i9

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="7">
<![CDATA[
:7  %tmp_80_cast1_cast = zext i7 %input_width_cast to i16

]]></Node>
<StgValue><ssdm name="tmp_80_cast1_cast"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="9" op_0_bw="6">
<![CDATA[
:8  %tmp_81_cast = zext i6 %output_height_read to i9

]]></Node>
<StgValue><ssdm name="tmp_81_cast"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="15" op_0_bw="6">
<![CDATA[
:9  %tmp_82_cast_cast = zext i6 %output_width_read to i15

]]></Node>
<StgValue><ssdm name="tmp_82_cast_cast"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit:0  %out_d = phi i5 [ 0, %0 ], [ %out_d_4, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="out_d"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
.loopexit:1  %phi_mul = phi i9 [ 0, %0 ], [ %next_mul, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
.loopexit:2  %phi_mul2 = phi i9 [ 0, %0 ], [ %next_mul3, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="phi_mul2"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.loopexit:3  %next_mul3 = add i9 %phi_mul2, %tmp_81_cast

]]></Node>
<StgValue><ssdm name="next_mul3"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.loopexit:4  %next_mul = add i9 %phi_mul, %tmp_cast

]]></Node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit:5  %exitcond4 = icmp eq i5 %out_d, -16

]]></Node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:6  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit:7  %out_d_4 = add i5 %out_d, 1

]]></Node>
<StgValue><ssdm name="out_d_4"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:8  br i1 %exitcond4, label %3, label %.preheader5.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="5">
<![CDATA[
.preheader5.preheader:0  %tmp_s = zext i5 %out_d to i64

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:1  %bias_addr = getelementptr [16 x i16]* %bias, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="bias_addr"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="5">
<![CDATA[
.preheader5.preheader:2  %tmp_84_cast2 = zext i5 %out_d to i8

]]></Node>
<StgValue><ssdm name="tmp_84_cast2"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="5">
<![CDATA[
.preheader5.preheader:3  %tmp_58 = trunc i5 %out_d to i4

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.preheader5.preheader:4  %p_shl = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_58, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="7">
<![CDATA[
.preheader5.preheader:5  %p_shl_cast = zext i7 %p_shl to i8

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader5.preheader:6  %tmp_55 = add i8 %tmp_84_cast2, %p_shl_cast

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="8">
<![CDATA[
.preheader5.preheader:7  %tmp_56 = zext i8 %tmp_55 to i64

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:8  %kernel_0_addr = getelementptr [144 x i16]* %kernel_0, i64 0, i64 %tmp_56

]]></Node>
<StgValue><ssdm name="kernel_0_addr"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader5.preheader:9  %tmp_116_0_0_1 = add i8 1, %tmp_55

]]></Node>
<StgValue><ssdm name="tmp_116_0_0_1"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="8">
<![CDATA[
.preheader5.preheader:10  %tmp_117_0_0_1 = zext i8 %tmp_116_0_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_117_0_0_1"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:11  %kernel_0_addr_1 = getelementptr [144 x i16]* %kernel_0, i64 0, i64 %tmp_117_0_0_1

]]></Node>
<StgValue><ssdm name="kernel_0_addr_1"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader5.preheader:12  %tmp_116_0_0_2 = add i8 2, %tmp_55

]]></Node>
<StgValue><ssdm name="tmp_116_0_0_2"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="8">
<![CDATA[
.preheader5.preheader:13  %tmp_117_0_0_2 = zext i8 %tmp_116_0_0_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_117_0_0_2"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:14  %kernel_0_addr_2 = getelementptr [144 x i16]* %kernel_0, i64 0, i64 %tmp_117_0_0_2

]]></Node>
<StgValue><ssdm name="kernel_0_addr_2"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader5.preheader:15  %tmp_116_0_1 = add i8 3, %tmp_55

]]></Node>
<StgValue><ssdm name="tmp_116_0_1"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="8">
<![CDATA[
.preheader5.preheader:16  %tmp_117_0_1 = zext i8 %tmp_116_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_117_0_1"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:17  %kernel_0_addr_3 = getelementptr [144 x i16]* %kernel_0, i64 0, i64 %tmp_117_0_1

]]></Node>
<StgValue><ssdm name="kernel_0_addr_3"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader5.preheader:18  %tmp_116_0_1_1 = add i8 4, %tmp_55

]]></Node>
<StgValue><ssdm name="tmp_116_0_1_1"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="8">
<![CDATA[
.preheader5.preheader:19  %tmp_117_0_1_1 = zext i8 %tmp_116_0_1_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_117_0_1_1"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:20  %kernel_0_addr_4 = getelementptr [144 x i16]* %kernel_0, i64 0, i64 %tmp_117_0_1_1

]]></Node>
<StgValue><ssdm name="kernel_0_addr_4"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader5.preheader:21  %tmp_116_0_1_2 = add i8 5, %tmp_55

]]></Node>
<StgValue><ssdm name="tmp_116_0_1_2"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="8">
<![CDATA[
.preheader5.preheader:22  %tmp_117_0_1_2 = zext i8 %tmp_116_0_1_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_117_0_1_2"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:23  %kernel_0_addr_5 = getelementptr [144 x i16]* %kernel_0, i64 0, i64 %tmp_117_0_1_2

]]></Node>
<StgValue><ssdm name="kernel_0_addr_5"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader5.preheader:24  %tmp_116_0_2 = add i8 6, %tmp_55

]]></Node>
<StgValue><ssdm name="tmp_116_0_2"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="8">
<![CDATA[
.preheader5.preheader:25  %tmp_117_0_2 = zext i8 %tmp_116_0_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_117_0_2"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:26  %kernel_0_addr_6 = getelementptr [144 x i16]* %kernel_0, i64 0, i64 %tmp_117_0_2

]]></Node>
<StgValue><ssdm name="kernel_0_addr_6"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader5.preheader:27  %tmp_116_0_2_1 = add i8 7, %tmp_55

]]></Node>
<StgValue><ssdm name="tmp_116_0_2_1"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="8">
<![CDATA[
.preheader5.preheader:28  %tmp_117_0_2_1 = zext i8 %tmp_116_0_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_117_0_2_1"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:29  %kernel_0_addr_7 = getelementptr [144 x i16]* %kernel_0, i64 0, i64 %tmp_117_0_2_1

]]></Node>
<StgValue><ssdm name="kernel_0_addr_7"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader5.preheader:30  %tmp_116_0_2_2 = add i8 8, %tmp_55

]]></Node>
<StgValue><ssdm name="tmp_116_0_2_2"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="8">
<![CDATA[
.preheader5.preheader:31  %tmp_117_0_2_2 = zext i8 %tmp_116_0_2_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_117_0_2_2"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:32  %kernel_0_addr_8 = getelementptr [144 x i16]* %kernel_0, i64 0, i64 %tmp_117_0_2_2

]]></Node>
<StgValue><ssdm name="kernel_0_addr_8"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.preheader:33  br label %.preheader5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader5:0  %out_h = phi i5 [ %out_h_4, %2 ], [ 0, %.preheader5.preheader ]

]]></Node>
<StgValue><ssdm name="out_h"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="6" op_0_bw="5">
<![CDATA[
.preheader5:1  %out_h_cast = zext i5 %out_h to i6

]]></Node>
<StgValue><ssdm name="out_h_cast"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader5:2  %exitcond3 = icmp eq i6 %out_h_cast, %output_height_read

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5:3  %empty_53 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 28, i64 0)

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader5:4  %out_h_4 = add i5 %out_h, 1

]]></Node>
<StgValue><ssdm name="out_h_4"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:5  br i1 %exitcond3, label %.loopexit.loopexit, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="9" op_0_bw="5">
<![CDATA[
.preheader.preheader:0  %tmp_88_cast = zext i5 %out_h to i9

]]></Node>
<StgValue><ssdm name="tmp_88_cast"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader:1  %tmp24 = add i9 %tmp_88_cast, %phi_mul

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader:13  %tmp6 = add i9 %tmp_88_cast, %phi_mul2

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="98" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader:5  %tmp_0_1 = add i9 %tmp24, 1

]]></Node>
<StgValue><ssdm name="tmp_0_1"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader:9  %tmp_0_2 = add i9 %tmp24, 2

]]></Node>
<StgValue><ssdm name="tmp_0_2"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="15" op_0_bw="9">
<![CDATA[
.preheader.preheader:14  %tmp6_cast_cast = zext i9 %tmp6 to i15

]]></Node>
<StgValue><ssdm name="tmp6_cast_cast"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader:15  %tmp7 = mul i15 %tmp_82_cast_cast, %tmp6_cast_cast

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="102" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="9">
<![CDATA[
.preheader.preheader:2  %tmp_0_cast_cast = zext i9 %tmp24 to i16

]]></Node>
<StgValue><ssdm name="tmp_0_cast_cast"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader:3  %tmp41 = mul i16 %tmp_80_cast1_cast, %tmp_0_cast_cast

]]></Node>
<StgValue><ssdm name="tmp41"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="17" op_0_bw="16">
<![CDATA[
.preheader.preheader:4  %tmp41_cast = zext i16 %tmp41 to i17

]]></Node>
<StgValue><ssdm name="tmp41_cast"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="9">
<![CDATA[
.preheader.preheader:6  %tmp_0_1_cast_cast = zext i9 %tmp_0_1 to i16

]]></Node>
<StgValue><ssdm name="tmp_0_1_cast_cast"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader:7  %tmp5_0_1 = mul i16 %tmp_80_cast1_cast, %tmp_0_1_cast_cast

]]></Node>
<StgValue><ssdm name="tmp5_0_1"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="17" op_0_bw="16">
<![CDATA[
.preheader.preheader:8  %tmp5_0_1_cast = zext i16 %tmp5_0_1 to i17

]]></Node>
<StgValue><ssdm name="tmp5_0_1_cast"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="9">
<![CDATA[
.preheader.preheader:10  %tmp_0_2_cast_cast = zext i9 %tmp_0_2 to i16

]]></Node>
<StgValue><ssdm name="tmp_0_2_cast_cast"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader:11  %tmp5_0_2 = mul i16 %tmp_80_cast1_cast, %tmp_0_2_cast_cast

]]></Node>
<StgValue><ssdm name="tmp5_0_2"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="17" op_0_bw="16">
<![CDATA[
.preheader.preheader:12  %tmp5_0_2_cast = zext i16 %tmp5_0_2 to i17

]]></Node>
<StgValue><ssdm name="tmp5_0_2_cast"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="17" op_0_bw="15">
<![CDATA[
.preheader.preheader:16  %tmp7_cast = zext i15 %tmp7 to i17

]]></Node>
<StgValue><ssdm name="tmp7_cast"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:17  br label %.preheader.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="113" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader.0:0  %out_w = phi i16 [ %out_w_4_1, %1 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="out_w"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:1  %exitcond2 = icmp eq i16 %out_w, %output_width_cast

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.0:2  br i1 %exitcond2, label %2, label %.preheader.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="17" op_0_bw="16">
<![CDATA[
.preheader.1:1  %tmp_89_cast = zext i16 %out_w to i17

]]></Node>
<StgValue><ssdm name="tmp_89_cast"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.1:2  %tmp_57 = add i17 %tmp41_cast, %tmp_89_cast

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.1:22  %tmp_111_0_0_2 = add i17 %tmp_89_cast, 2

]]></Node>
<StgValue><ssdm name="tmp_111_0_0_2"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="119" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="17">
<![CDATA[
.preheader.1:3  %tmp_59 = zext i17 %tmp_57 to i64

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:4  %input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_59

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:5  %input_load = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="8">
<![CDATA[
.preheader.1:7  %kernel_0_load = load i16* %kernel_0_addr, align 2

]]></Node>
<StgValue><ssdm name="kernel_0_load"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:11  %tmp_111_0_0_s = or i16 %out_w, 1

]]></Node>
<StgValue><ssdm name="tmp_111_0_0_s"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="17" op_0_bw="16">
<![CDATA[
.preheader.1:12  %tmp_111_0_0_cast = zext i16 %tmp_111_0_0_s to i17

]]></Node>
<StgValue><ssdm name="tmp_111_0_0_cast"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.1:13  %tmp_112_0_0_1 = add i17 %tmp_111_0_0_cast, %tmp41_cast

]]></Node>
<StgValue><ssdm name="tmp_112_0_0_1"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.1:23  %tmp_112_0_0_2 = add i17 %tmp_111_0_0_2, %tmp41_cast

]]></Node>
<StgValue><ssdm name="tmp_112_0_0_2"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:99  %exitcond2_1 = icmp eq i16 %tmp_111_0_0_s, %output_width_cast

]]></Node>
<StgValue><ssdm name="exitcond2_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="128" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:5  %input_load = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="129" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="8">
<![CDATA[
.preheader.1:7  %kernel_0_load = load i16* %kernel_0_addr, align 2

]]></Node>
<StgValue><ssdm name="kernel_0_load"/></StgValue>
</operation>

<operation id="130" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="17">
<![CDATA[
.preheader.1:14  %tmp_113_0_0_1 = zext i17 %tmp_112_0_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_0_0_1"/></StgValue>
</operation>

<operation id="131" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:15  %input_addr_100 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_0_0_1

]]></Node>
<StgValue><ssdm name="input_addr_100"/></StgValue>
</operation>

<operation id="132" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:16  %input_load_64 = load i16* %input_addr_100, align 2

]]></Node>
<StgValue><ssdm name="input_load_64"/></StgValue>
</operation>

<operation id="133" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="8">
<![CDATA[
.preheader.1:18  %kernel_0_load_1 = load i16* %kernel_0_addr_1, align 2

]]></Node>
<StgValue><ssdm name="kernel_0_load_1"/></StgValue>
</operation>

<operation id="134" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="17">
<![CDATA[
.preheader.1:24  %tmp_113_0_0_2 = zext i17 %tmp_112_0_0_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_0_0_2"/></StgValue>
</operation>

<operation id="135" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:25  %input_addr_101 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_0_0_2

]]></Node>
<StgValue><ssdm name="input_addr_101"/></StgValue>
</operation>

<operation id="136" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:26  %input_load_65 = load i16* %input_addr_101, align 2

]]></Node>
<StgValue><ssdm name="input_load_65"/></StgValue>
</operation>

<operation id="137" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="8">
<![CDATA[
.preheader.1:28  %kernel_0_load_2 = load i16* %kernel_0_addr_2, align 2

]]></Node>
<StgValue><ssdm name="kernel_0_load_2"/></StgValue>
</operation>

<operation id="138" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.1:32  %tmp_112_0_1 = add i17 %tmp5_0_1_cast, %tmp_89_cast

]]></Node>
<StgValue><ssdm name="tmp_112_0_1"/></StgValue>
</operation>

<operation id="139" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.1:41  %tmp_112_0_1_1 = add i17 %tmp_111_0_0_cast, %tmp5_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_112_0_1_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="140" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:16  %input_load_64 = load i16* %input_addr_100, align 2

]]></Node>
<StgValue><ssdm name="input_load_64"/></StgValue>
</operation>

<operation id="141" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="8">
<![CDATA[
.preheader.1:18  %kernel_0_load_1 = load i16* %kernel_0_addr_1, align 2

]]></Node>
<StgValue><ssdm name="kernel_0_load_1"/></StgValue>
</operation>

<operation id="142" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:26  %input_load_65 = load i16* %input_addr_101, align 2

]]></Node>
<StgValue><ssdm name="input_load_65"/></StgValue>
</operation>

<operation id="143" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="8">
<![CDATA[
.preheader.1:28  %kernel_0_load_2 = load i16* %kernel_0_addr_2, align 2

]]></Node>
<StgValue><ssdm name="kernel_0_load_2"/></StgValue>
</operation>

<operation id="144" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="17">
<![CDATA[
.preheader.1:33  %tmp_113_0_1 = zext i17 %tmp_112_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_0_1"/></StgValue>
</operation>

<operation id="145" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:34  %input_addr_102 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_0_1

]]></Node>
<StgValue><ssdm name="input_addr_102"/></StgValue>
</operation>

<operation id="146" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:35  %input_load_66 = load i16* %input_addr_102, align 2

]]></Node>
<StgValue><ssdm name="input_load_66"/></StgValue>
</operation>

<operation id="147" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="8">
<![CDATA[
.preheader.1:37  %kernel_0_load_3 = load i16* %kernel_0_addr_3, align 2

]]></Node>
<StgValue><ssdm name="kernel_0_load_3"/></StgValue>
</operation>

<operation id="148" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="17">
<![CDATA[
.preheader.1:42  %tmp_113_0_1_1 = zext i17 %tmp_112_0_1_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_0_1_1"/></StgValue>
</operation>

<operation id="149" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:43  %input_addr_103 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_0_1_1

]]></Node>
<StgValue><ssdm name="input_addr_103"/></StgValue>
</operation>

<operation id="150" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:44  %input_load_67 = load i16* %input_addr_103, align 2

]]></Node>
<StgValue><ssdm name="input_load_67"/></StgValue>
</operation>

<operation id="151" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="8">
<![CDATA[
.preheader.1:46  %kernel_0_load_4 = load i16* %kernel_0_addr_4, align 2

]]></Node>
<StgValue><ssdm name="kernel_0_load_4"/></StgValue>
</operation>

<operation id="152" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.1:50  %tmp_112_0_1_2 = add i17 %tmp_111_0_0_2, %tmp5_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_112_0_1_2"/></StgValue>
</operation>

<operation id="153" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.1:59  %tmp_112_0_2 = add i17 %tmp5_0_2_cast, %tmp_89_cast

]]></Node>
<StgValue><ssdm name="tmp_112_0_2"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="154" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:35  %input_load_66 = load i16* %input_addr_102, align 2

]]></Node>
<StgValue><ssdm name="input_load_66"/></StgValue>
</operation>

<operation id="155" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="8">
<![CDATA[
.preheader.1:37  %kernel_0_load_3 = load i16* %kernel_0_addr_3, align 2

]]></Node>
<StgValue><ssdm name="kernel_0_load_3"/></StgValue>
</operation>

<operation id="156" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:44  %input_load_67 = load i16* %input_addr_103, align 2

]]></Node>
<StgValue><ssdm name="input_load_67"/></StgValue>
</operation>

<operation id="157" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="8">
<![CDATA[
.preheader.1:46  %kernel_0_load_4 = load i16* %kernel_0_addr_4, align 2

]]></Node>
<StgValue><ssdm name="kernel_0_load_4"/></StgValue>
</operation>

<operation id="158" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="17">
<![CDATA[
.preheader.1:51  %tmp_113_0_1_2 = zext i17 %tmp_112_0_1_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_0_1_2"/></StgValue>
</operation>

<operation id="159" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:52  %input_addr_104 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_0_1_2

]]></Node>
<StgValue><ssdm name="input_addr_104"/></StgValue>
</operation>

<operation id="160" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:53  %input_load_68 = load i16* %input_addr_104, align 2

]]></Node>
<StgValue><ssdm name="input_load_68"/></StgValue>
</operation>

<operation id="161" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="8">
<![CDATA[
.preheader.1:55  %kernel_0_load_5 = load i16* %kernel_0_addr_5, align 2

]]></Node>
<StgValue><ssdm name="kernel_0_load_5"/></StgValue>
</operation>

<operation id="162" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="17">
<![CDATA[
.preheader.1:60  %tmp_113_0_2 = zext i17 %tmp_112_0_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_0_2"/></StgValue>
</operation>

<operation id="163" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:61  %input_addr_105 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_0_2

]]></Node>
<StgValue><ssdm name="input_addr_105"/></StgValue>
</operation>

<operation id="164" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:62  %input_load_69 = load i16* %input_addr_105, align 2

]]></Node>
<StgValue><ssdm name="input_load_69"/></StgValue>
</operation>

<operation id="165" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="8">
<![CDATA[
.preheader.1:64  %kernel_0_load_6 = load i16* %kernel_0_addr_6, align 2

]]></Node>
<StgValue><ssdm name="kernel_0_load_6"/></StgValue>
</operation>

<operation id="166" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.1:68  %tmp_112_0_2_1 = add i17 %tmp_111_0_0_cast, %tmp5_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_112_0_2_1"/></StgValue>
</operation>

<operation id="167" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.1:77  %tmp_112_0_2_2 = add i17 %tmp_111_0_0_2, %tmp5_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_112_0_2_2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="168" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:53  %input_load_68 = load i16* %input_addr_104, align 2

]]></Node>
<StgValue><ssdm name="input_load_68"/></StgValue>
</operation>

<operation id="169" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="8">
<![CDATA[
.preheader.1:55  %kernel_0_load_5 = load i16* %kernel_0_addr_5, align 2

]]></Node>
<StgValue><ssdm name="kernel_0_load_5"/></StgValue>
</operation>

<operation id="170" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:62  %input_load_69 = load i16* %input_addr_105, align 2

]]></Node>
<StgValue><ssdm name="input_load_69"/></StgValue>
</operation>

<operation id="171" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="8">
<![CDATA[
.preheader.1:64  %kernel_0_load_6 = load i16* %kernel_0_addr_6, align 2

]]></Node>
<StgValue><ssdm name="kernel_0_load_6"/></StgValue>
</operation>

<operation id="172" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="17">
<![CDATA[
.preheader.1:69  %tmp_113_0_2_1 = zext i17 %tmp_112_0_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_0_2_1"/></StgValue>
</operation>

<operation id="173" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:70  %input_addr_106 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_0_2_1

]]></Node>
<StgValue><ssdm name="input_addr_106"/></StgValue>
</operation>

<operation id="174" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:71  %input_load_70 = load i16* %input_addr_106, align 2

]]></Node>
<StgValue><ssdm name="input_load_70"/></StgValue>
</operation>

<operation id="175" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="8">
<![CDATA[
.preheader.1:73  %kernel_0_load_7 = load i16* %kernel_0_addr_7, align 2

]]></Node>
<StgValue><ssdm name="kernel_0_load_7"/></StgValue>
</operation>

<operation id="176" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="17">
<![CDATA[
.preheader.1:78  %tmp_113_0_2_2 = zext i17 %tmp_112_0_2_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_0_2_2"/></StgValue>
</operation>

<operation id="177" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:79  %input_addr_107 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_0_2_2

]]></Node>
<StgValue><ssdm name="input_addr_107"/></StgValue>
</operation>

<operation id="178" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:80  %input_load_71 = load i16* %input_addr_107, align 2

]]></Node>
<StgValue><ssdm name="input_load_71"/></StgValue>
</operation>

<operation id="179" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="8">
<![CDATA[
.preheader.1:82  %kernel_0_load_8 = load i16* %kernel_0_addr_8, align 2

]]></Node>
<StgValue><ssdm name="kernel_0_load_8"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="180" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:71  %input_load_70 = load i16* %input_addr_106, align 2

]]></Node>
<StgValue><ssdm name="input_load_70"/></StgValue>
</operation>

<operation id="181" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="8">
<![CDATA[
.preheader.1:73  %kernel_0_load_7 = load i16* %kernel_0_addr_7, align 2

]]></Node>
<StgValue><ssdm name="kernel_0_load_7"/></StgValue>
</operation>

<operation id="182" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:80  %input_load_71 = load i16* %input_addr_107, align 2

]]></Node>
<StgValue><ssdm name="input_load_71"/></StgValue>
</operation>

<operation id="183" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="8">
<![CDATA[
.preheader.1:82  %kernel_0_load_8 = load i16* %kernel_0_addr_8, align 2

]]></Node>
<StgValue><ssdm name="kernel_0_load_8"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="184" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:63  %tmp_114_0_2_cast = sext i16 %input_load_69 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_0_2_cast"/></StgValue>
</operation>

<operation id="185" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:65  %tmp_118_0_2_cast = sext i16 %kernel_0_load_6 to i30

]]></Node>
<StgValue><ssdm name="tmp_118_0_2_cast"/></StgValue>
</operation>

<operation id="186" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:66  %tmp_119_0_2 = mul i30 %tmp_118_0_2_cast, %tmp_114_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_0_2"/></StgValue>
</operation>

<operation id="187" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:72  %tmp_114_0_2_1_cast = sext i16 %input_load_70 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_0_2_1_cast"/></StgValue>
</operation>

<operation id="188" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:74  %tmp_118_0_2_1_cast = sext i16 %kernel_0_load_7 to i30

]]></Node>
<StgValue><ssdm name="tmp_118_0_2_1_cast"/></StgValue>
</operation>

<operation id="189" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:75  %tmp_119_0_2_1 = mul i30 %tmp_118_0_2_1_cast, %tmp_114_0_2_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_0_2_1"/></StgValue>
</operation>

<operation id="190" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:81  %tmp_114_0_2_2_cast = sext i16 %input_load_71 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_0_2_2_cast"/></StgValue>
</operation>

<operation id="191" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:83  %tmp_118_0_2_2_cast = sext i16 %kernel_0_load_8 to i30

]]></Node>
<StgValue><ssdm name="tmp_118_0_2_2_cast"/></StgValue>
</operation>

<operation id="192" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:84  %tmp_119_0_2_2 = mul i30 %tmp_118_0_2_2_cast, %tmp_114_0_2_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_0_2_2"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="193" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:6  %tmp_114_0_cast = sext i16 %input_load to i30

]]></Node>
<StgValue><ssdm name="tmp_114_0_cast"/></StgValue>
</operation>

<operation id="194" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:8  %tmp_118_0_cast = sext i16 %kernel_0_load to i30

]]></Node>
<StgValue><ssdm name="tmp_118_0_cast"/></StgValue>
</operation>

<operation id="195" st_id="15" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:9  %tmp_60 = mul i30 %tmp_118_0_cast, %tmp_114_0_cast

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="196" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:17  %tmp_114_0_0_1_cast = sext i16 %input_load_64 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_0_0_1_cast"/></StgValue>
</operation>

<operation id="197" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:19  %tmp_118_0_0_1_cast = sext i16 %kernel_0_load_1 to i30

]]></Node>
<StgValue><ssdm name="tmp_118_0_0_1_cast"/></StgValue>
</operation>

<operation id="198" st_id="15" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:20  %tmp_119_0_0_1 = mul i30 %tmp_118_0_0_1_cast, %tmp_114_0_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_0_0_1"/></StgValue>
</operation>

<operation id="199" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:27  %tmp_114_0_0_2_cast = sext i16 %input_load_65 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_0_0_2_cast"/></StgValue>
</operation>

<operation id="200" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:29  %tmp_118_0_0_2_cast = sext i16 %kernel_0_load_2 to i30

]]></Node>
<StgValue><ssdm name="tmp_118_0_0_2_cast"/></StgValue>
</operation>

<operation id="201" st_id="15" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:30  %tmp_119_0_0_2 = mul i30 %tmp_118_0_0_2_cast, %tmp_114_0_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_0_0_2"/></StgValue>
</operation>

<operation id="202" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:36  %tmp_114_0_1_cast = sext i16 %input_load_66 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_0_1_cast"/></StgValue>
</operation>

<operation id="203" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:38  %tmp_118_0_1_cast = sext i16 %kernel_0_load_3 to i30

]]></Node>
<StgValue><ssdm name="tmp_118_0_1_cast"/></StgValue>
</operation>

<operation id="204" st_id="15" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:39  %tmp_119_0_1 = mul i30 %tmp_118_0_1_cast, %tmp_114_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_0_1"/></StgValue>
</operation>

<operation id="205" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:45  %tmp_114_0_1_1_cast = sext i16 %input_load_67 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_0_1_1_cast"/></StgValue>
</operation>

<operation id="206" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:47  %tmp_118_0_1_1_cast = sext i16 %kernel_0_load_4 to i30

]]></Node>
<StgValue><ssdm name="tmp_118_0_1_1_cast"/></StgValue>
</operation>

<operation id="207" st_id="15" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:48  %tmp_119_0_1_1 = mul i30 %tmp_118_0_1_1_cast, %tmp_114_0_1_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_0_1_1"/></StgValue>
</operation>

<operation id="208" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:54  %tmp_114_0_1_2_cast = sext i16 %input_load_68 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_0_1_2_cast"/></StgValue>
</operation>

<operation id="209" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:56  %tmp_118_0_1_2_cast = sext i16 %kernel_0_load_5 to i30

]]></Node>
<StgValue><ssdm name="tmp_118_0_1_2_cast"/></StgValue>
</operation>

<operation id="210" st_id="15" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:57  %tmp_119_0_1_2 = mul i30 %tmp_118_0_1_2_cast, %tmp_114_0_1_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_0_1_2"/></StgValue>
</operation>

<operation id="211" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:66  %tmp_119_0_2 = mul i30 %tmp_118_0_2_cast, %tmp_114_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_0_2"/></StgValue>
</operation>

<operation id="212" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:75  %tmp_119_0_2_1 = mul i30 %tmp_118_0_2_1_cast, %tmp_114_0_2_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_0_2_1"/></StgValue>
</operation>

<operation id="213" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:84  %tmp_119_0_2_2 = mul i30 %tmp_118_0_2_2_cast, %tmp_114_0_2_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_0_2_2"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="214" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="4">
<![CDATA[
.preheader.1:0  %bias_load = load i16* %bias_addr, align 2

]]></Node>
<StgValue><ssdm name="bias_load"/></StgValue>
</operation>

<operation id="215" st_id="16" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:9  %tmp_60 = mul i30 %tmp_118_0_cast, %tmp_114_0_cast

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="216" st_id="16" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:20  %tmp_119_0_0_1 = mul i30 %tmp_118_0_0_1_cast, %tmp_114_0_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_0_0_1"/></StgValue>
</operation>

<operation id="217" st_id="16" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:30  %tmp_119_0_0_2 = mul i30 %tmp_118_0_0_2_cast, %tmp_114_0_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_0_0_2"/></StgValue>
</operation>

<operation id="218" st_id="16" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:39  %tmp_119_0_1 = mul i30 %tmp_118_0_1_cast, %tmp_114_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_0_1"/></StgValue>
</operation>

<operation id="219" st_id="16" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:48  %tmp_119_0_1_1 = mul i30 %tmp_118_0_1_1_cast, %tmp_114_0_1_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_0_1_1"/></StgValue>
</operation>

<operation id="220" st_id="16" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:57  %tmp_119_0_1_2 = mul i30 %tmp_118_0_1_2_cast, %tmp_114_0_1_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_0_1_2"/></StgValue>
</operation>

<operation id="221" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:66  %tmp_119_0_2 = mul i30 %tmp_118_0_2_cast, %tmp_114_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_0_2"/></StgValue>
</operation>

<operation id="222" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:75  %tmp_119_0_2_1 = mul i30 %tmp_118_0_2_1_cast, %tmp_114_0_2_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_0_2_1"/></StgValue>
</operation>

<operation id="223" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:84  %tmp_119_0_2_2 = mul i30 %tmp_118_0_2_2_cast, %tmp_114_0_2_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_0_2_2"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="224" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="4">
<![CDATA[
.preheader.1:0  %bias_load = load i16* %bias_addr, align 2

]]></Node>
<StgValue><ssdm name="bias_load"/></StgValue>
</operation>

<operation id="225" st_id="17" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:9  %tmp_60 = mul i30 %tmp_118_0_cast, %tmp_114_0_cast

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="226" st_id="17" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:20  %tmp_119_0_0_1 = mul i30 %tmp_118_0_0_1_cast, %tmp_114_0_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_0_0_1"/></StgValue>
</operation>

<operation id="227" st_id="17" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:30  %tmp_119_0_0_2 = mul i30 %tmp_118_0_0_2_cast, %tmp_114_0_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_0_0_2"/></StgValue>
</operation>

<operation id="228" st_id="17" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:39  %tmp_119_0_1 = mul i30 %tmp_118_0_1_cast, %tmp_114_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_0_1"/></StgValue>
</operation>

<operation id="229" st_id="17" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:48  %tmp_119_0_1_1 = mul i30 %tmp_118_0_1_1_cast, %tmp_114_0_1_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_0_1_1"/></StgValue>
</operation>

<operation id="230" st_id="17" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:57  %tmp_119_0_1_2 = mul i30 %tmp_118_0_1_2_cast, %tmp_114_0_1_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_0_1_2"/></StgValue>
</operation>

<operation id="231" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:67  %tmp_121_0_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_0_2, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_0_2"/></StgValue>
</operation>

<operation id="232" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:76  %tmp_121_0_2_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_0_2_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_0_2_1"/></StgValue>
</operation>

<operation id="233" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:85  %tmp_121_0_2_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_0_2_2, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_0_2_2"/></StgValue>
</operation>

<operation id="234" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:91  %tmp9 = add i16 %tmp_121_0_2_1, %tmp_121_0_2_2

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="235" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:92  %tmp8 = add i16 %tmp9, %tmp_121_0_2

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="236" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:10  %tmp_61 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_60, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="237" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:21  %tmp_121_0_0_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_0_0_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_0_0_1"/></StgValue>
</operation>

<operation id="238" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:31  %tmp_121_0_0_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_0_0_2, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_0_0_2"/></StgValue>
</operation>

<operation id="239" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:40  %tmp_121_0_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_0_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_0_1"/></StgValue>
</operation>

<operation id="240" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:49  %tmp_121_0_1_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_0_1_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_0_1_1"/></StgValue>
</operation>

<operation id="241" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:58  %tmp_121_0_1_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_0_1_2, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_0_1_2"/></StgValue>
</operation>

<operation id="242" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:86  %tmp1 = add i16 %bias_load, %tmp_61

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="243" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:87  %tmp3 = add i16 %tmp_121_0_0_2, %tmp_121_0_1

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="244" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:88  %tmp2 = add i16 %tmp3, %tmp_121_0_0_1

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="245" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:90  %tmp5 = add i16 %tmp_121_0_1_1, %tmp_121_0_1_2

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="246" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:93  %tmp4 = add i16 %tmp8, %tmp5

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="247" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:89  %tmp = add i16 %tmp2, %tmp1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="248" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:94  %buffer_6_0_2_2 = add i16 %tmp4, %tmp

]]></Node>
<StgValue><ssdm name="buffer_6_0_2_2"/></StgValue>
</operation>

<operation id="249" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.1:95  %tmp_62 = add i17 %tmp7_cast, %tmp_89_cast

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="250" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="17">
<![CDATA[
.preheader.1:96  %tmp_63 = zext i17 %tmp_62 to i64

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="251" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:97  %output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_63

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="252" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.preheader.1:98  store i16 %buffer_6_0_2_2, i16* %output_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="253" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.1:100  br i1 %exitcond2_1, label %2, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="254" st_id="20" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="exitcond2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:0  %tmp_119_1 = mul i30 %tmp_118_0_cast, %tmp_114_0_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1"/></StgValue>
</operation>

<operation id="255" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="exitcond2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:2  %tmp_111_1_0_1 = add i17 %tmp_111_0_0_cast, 1

]]></Node>
<StgValue><ssdm name="tmp_111_1_0_1"/></StgValue>
</operation>

<operation id="256" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="exitcond2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:10  %tmp_111_1_0_2 = add i17 %tmp_111_0_0_cast, 2

]]></Node>
<StgValue><ssdm name="tmp_111_1_0_2"/></StgValue>
</operation>

<operation id="257" st_id="20" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="exitcond2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:18  %tmp_119_1_1 = mul i30 %tmp_118_0_1_cast, %tmp_114_0_1_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1_1"/></StgValue>
</operation>

<operation id="258" st_id="20" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="exitcond2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:34  %tmp_119_1_2 = mul i30 %tmp_118_0_2_cast, %tmp_114_0_2_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1_2"/></StgValue>
</operation>

<operation id="259" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="exitcond2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:59  %tmp_105_1 = add i17 %tmp7_cast, %tmp_111_0_0_cast

]]></Node>
<StgValue><ssdm name="tmp_105_1"/></StgValue>
</operation>

<operation id="260" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="exitcond2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:63  %out_w_4_1 = add i16 %out_w, 2

]]></Node>
<StgValue><ssdm name="out_w_4_1"/></StgValue>
</operation>

<operation id="261" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_1" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.preheader5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="262" st_id="21" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:0  %tmp_119_1 = mul i30 %tmp_118_0_cast, %tmp_114_0_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1"/></StgValue>
</operation>

<operation id="263" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:3  %tmp_112_1_0_1 = add i17 %tmp_111_1_0_1, %tmp41_cast

]]></Node>
<StgValue><ssdm name="tmp_112_1_0_1"/></StgValue>
</operation>

<operation id="264" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:11  %tmp_112_1_0_2 = add i17 %tmp_111_1_0_2, %tmp41_cast

]]></Node>
<StgValue><ssdm name="tmp_112_1_0_2"/></StgValue>
</operation>

<operation id="265" st_id="21" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:18  %tmp_119_1_1 = mul i30 %tmp_118_0_1_cast, %tmp_114_0_1_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1_1"/></StgValue>
</operation>

<operation id="266" st_id="21" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:34  %tmp_119_1_2 = mul i30 %tmp_118_0_2_cast, %tmp_114_0_2_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1_2"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="267" st_id="22" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:0  %tmp_119_1 = mul i30 %tmp_118_0_cast, %tmp_114_0_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1"/></StgValue>
</operation>

<operation id="268" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="17">
<![CDATA[
:4  %tmp_113_1_0_1 = zext i17 %tmp_112_1_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_1_0_1"/></StgValue>
</operation>

<operation id="269" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %input_addr_108 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_1_0_1

]]></Node>
<StgValue><ssdm name="input_addr_108"/></StgValue>
</operation>

<operation id="270" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="14">
<![CDATA[
:6  %input_load_72 = load i16* %input_addr_108, align 2

]]></Node>
<StgValue><ssdm name="input_load_72"/></StgValue>
</operation>

<operation id="271" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="17">
<![CDATA[
:12  %tmp_113_1_0_2 = zext i17 %tmp_112_1_0_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_1_0_2"/></StgValue>
</operation>

<operation id="272" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %input_addr_109 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_1_0_2

]]></Node>
<StgValue><ssdm name="input_addr_109"/></StgValue>
</operation>

<operation id="273" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="14">
<![CDATA[
:14  %input_load_73 = load i16* %input_addr_109, align 2

]]></Node>
<StgValue><ssdm name="input_load_73"/></StgValue>
</operation>

<operation id="274" st_id="22" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:18  %tmp_119_1_1 = mul i30 %tmp_118_0_1_cast, %tmp_114_0_1_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1_1"/></StgValue>
</operation>

<operation id="275" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:20  %tmp_112_1_1_1 = add i17 %tmp_111_1_0_1, %tmp5_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_112_1_1_1"/></StgValue>
</operation>

<operation id="276" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:27  %tmp_112_1_1_2 = add i17 %tmp_111_1_0_2, %tmp5_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_112_1_1_2"/></StgValue>
</operation>

<operation id="277" st_id="22" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:34  %tmp_119_1_2 = mul i30 %tmp_118_0_2_cast, %tmp_114_0_2_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1_2"/></StgValue>
</operation>

<operation id="278" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:36  %tmp_112_1_2_1 = add i17 %tmp_111_1_0_1, %tmp5_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_112_1_2_1"/></StgValue>
</operation>

<operation id="279" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:43  %tmp_112_1_2_2 = add i17 %tmp_111_1_0_2, %tmp5_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_112_1_2_2"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="280" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %tmp_121_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_1"/></StgValue>
</operation>

<operation id="281" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="14">
<![CDATA[
:6  %input_load_72 = load i16* %input_addr_108, align 2

]]></Node>
<StgValue><ssdm name="input_load_72"/></StgValue>
</operation>

<operation id="282" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="14">
<![CDATA[
:14  %input_load_73 = load i16* %input_addr_109, align 2

]]></Node>
<StgValue><ssdm name="input_load_73"/></StgValue>
</operation>

<operation id="283" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:19  %tmp_121_1_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_1_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_1_1"/></StgValue>
</operation>

<operation id="284" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="17">
<![CDATA[
:21  %tmp_113_1_1_1 = zext i17 %tmp_112_1_1_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_1_1_1"/></StgValue>
</operation>

<operation id="285" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %input_addr_110 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_1_1_1

]]></Node>
<StgValue><ssdm name="input_addr_110"/></StgValue>
</operation>

<operation id="286" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="14">
<![CDATA[
:23  %input_load_74 = load i16* %input_addr_110, align 2

]]></Node>
<StgValue><ssdm name="input_load_74"/></StgValue>
</operation>

<operation id="287" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="17">
<![CDATA[
:28  %tmp_113_1_1_2 = zext i17 %tmp_112_1_1_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_1_1_2"/></StgValue>
</operation>

<operation id="288" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %input_addr_111 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_1_1_2

]]></Node>
<StgValue><ssdm name="input_addr_111"/></StgValue>
</operation>

<operation id="289" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="14">
<![CDATA[
:30  %input_load_75 = load i16* %input_addr_111, align 2

]]></Node>
<StgValue><ssdm name="input_load_75"/></StgValue>
</operation>

<operation id="290" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:35  %tmp_121_1_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_1_2, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_1_2"/></StgValue>
</operation>

<operation id="291" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:50  %tmp11 = add i16 %bias_load, %tmp_121_1

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="292" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="30" op_0_bw="16">
<![CDATA[
:7  %tmp_114_1_0_1_cast = sext i16 %input_load_72 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_1_0_1_cast"/></StgValue>
</operation>

<operation id="293" st_id="24" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:8  %tmp_119_1_0_1 = mul i30 %tmp_118_0_0_1_cast, %tmp_114_1_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1_0_1"/></StgValue>
</operation>

<operation id="294" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="30" op_0_bw="16">
<![CDATA[
:15  %tmp_114_1_0_2_cast = sext i16 %input_load_73 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_1_0_2_cast"/></StgValue>
</operation>

<operation id="295" st_id="24" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:16  %tmp_119_1_0_2 = mul i30 %tmp_118_0_0_2_cast, %tmp_114_1_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1_0_2"/></StgValue>
</operation>

<operation id="296" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="14">
<![CDATA[
:23  %input_load_74 = load i16* %input_addr_110, align 2

]]></Node>
<StgValue><ssdm name="input_load_74"/></StgValue>
</operation>

<operation id="297" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="14">
<![CDATA[
:30  %input_load_75 = load i16* %input_addr_111, align 2

]]></Node>
<StgValue><ssdm name="input_load_75"/></StgValue>
</operation>

<operation id="298" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="17">
<![CDATA[
:37  %tmp_113_1_2_1 = zext i17 %tmp_112_1_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_1_2_1"/></StgValue>
</operation>

<operation id="299" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %input_addr_112 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_1_2_1

]]></Node>
<StgValue><ssdm name="input_addr_112"/></StgValue>
</operation>

<operation id="300" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="14">
<![CDATA[
:39  %input_load_76 = load i16* %input_addr_112, align 2

]]></Node>
<StgValue><ssdm name="input_load_76"/></StgValue>
</operation>

<operation id="301" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="17">
<![CDATA[
:44  %tmp_113_1_2_2 = zext i17 %tmp_112_1_2_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_1_2_2"/></StgValue>
</operation>

<operation id="302" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:45  %input_addr_113 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_1_2_2

]]></Node>
<StgValue><ssdm name="input_addr_113"/></StgValue>
</operation>

<operation id="303" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="14">
<![CDATA[
:46  %input_load_77 = load i16* %input_addr_113, align 2

]]></Node>
<StgValue><ssdm name="input_load_77"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="304" st_id="25" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:8  %tmp_119_1_0_1 = mul i30 %tmp_118_0_0_1_cast, %tmp_114_1_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1_0_1"/></StgValue>
</operation>

<operation id="305" st_id="25" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:16  %tmp_119_1_0_2 = mul i30 %tmp_118_0_0_2_cast, %tmp_114_1_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1_0_2"/></StgValue>
</operation>

<operation id="306" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="30" op_0_bw="16">
<![CDATA[
:24  %tmp_114_1_1_1_cast = sext i16 %input_load_74 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_1_1_1_cast"/></StgValue>
</operation>

<operation id="307" st_id="25" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:25  %tmp_119_1_1_1 = mul i30 %tmp_118_0_1_1_cast, %tmp_114_1_1_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1_1_1"/></StgValue>
</operation>

<operation id="308" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="30" op_0_bw="16">
<![CDATA[
:31  %tmp_114_1_1_2_cast = sext i16 %input_load_75 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_1_1_2_cast"/></StgValue>
</operation>

<operation id="309" st_id="25" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:32  %tmp_119_1_1_2 = mul i30 %tmp_118_0_1_2_cast, %tmp_114_1_1_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1_1_2"/></StgValue>
</operation>

<operation id="310" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="14">
<![CDATA[
:39  %input_load_76 = load i16* %input_addr_112, align 2

]]></Node>
<StgValue><ssdm name="input_load_76"/></StgValue>
</operation>

<operation id="311" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="14">
<![CDATA[
:46  %input_load_77 = load i16* %input_addr_113, align 2

]]></Node>
<StgValue><ssdm name="input_load_77"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="312" st_id="26" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:8  %tmp_119_1_0_1 = mul i30 %tmp_118_0_0_1_cast, %tmp_114_1_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1_0_1"/></StgValue>
</operation>

<operation id="313" st_id="26" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:16  %tmp_119_1_0_2 = mul i30 %tmp_118_0_0_2_cast, %tmp_114_1_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1_0_2"/></StgValue>
</operation>

<operation id="314" st_id="26" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:25  %tmp_119_1_1_1 = mul i30 %tmp_118_0_1_1_cast, %tmp_114_1_1_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1_1_1"/></StgValue>
</operation>

<operation id="315" st_id="26" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:32  %tmp_119_1_1_2 = mul i30 %tmp_118_0_1_2_cast, %tmp_114_1_1_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1_1_2"/></StgValue>
</operation>

<operation id="316" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="30" op_0_bw="16">
<![CDATA[
:40  %tmp_114_1_2_1_cast = sext i16 %input_load_76 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_1_2_1_cast"/></StgValue>
</operation>

<operation id="317" st_id="26" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:41  %tmp_119_1_2_1 = mul i30 %tmp_118_0_2_1_cast, %tmp_114_1_2_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1_2_1"/></StgValue>
</operation>

<operation id="318" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="30" op_0_bw="16">
<![CDATA[
:47  %tmp_114_1_2_2_cast = sext i16 %input_load_77 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_1_2_2_cast"/></StgValue>
</operation>

<operation id="319" st_id="26" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:48  %tmp_119_1_2_2 = mul i30 %tmp_118_0_2_2_cast, %tmp_114_1_2_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1_2_2"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="320" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9  %tmp_121_1_0_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_1_0_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_1_0_1"/></StgValue>
</operation>

<operation id="321" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:17  %tmp_121_1_0_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_1_0_2, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_1_0_2"/></StgValue>
</operation>

<operation id="322" st_id="27" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:25  %tmp_119_1_1_1 = mul i30 %tmp_118_0_1_1_cast, %tmp_114_1_1_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1_1_1"/></StgValue>
</operation>

<operation id="323" st_id="27" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:32  %tmp_119_1_1_2 = mul i30 %tmp_118_0_1_2_cast, %tmp_114_1_1_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1_1_2"/></StgValue>
</operation>

<operation id="324" st_id="27" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:41  %tmp_119_1_2_1 = mul i30 %tmp_118_0_2_1_cast, %tmp_114_1_2_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1_2_1"/></StgValue>
</operation>

<operation id="325" st_id="27" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:48  %tmp_119_1_2_2 = mul i30 %tmp_118_0_2_2_cast, %tmp_114_1_2_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1_2_2"/></StgValue>
</operation>

<operation id="326" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:51  %tmp13 = add i16 %tmp_121_1_0_2, %tmp_121_1_1

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="327" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:52  %tmp12 = add i16 %tmp13, %tmp_121_1_0_1

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="328" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:26  %tmp_121_1_1_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_1_1_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_1_1_1"/></StgValue>
</operation>

<operation id="329" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:33  %tmp_121_1_1_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_1_1_2, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_1_1_2"/></StgValue>
</operation>

<operation id="330" st_id="28" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:41  %tmp_119_1_2_1 = mul i30 %tmp_118_0_2_1_cast, %tmp_114_1_2_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1_2_1"/></StgValue>
</operation>

<operation id="331" st_id="28" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:48  %tmp_119_1_2_2 = mul i30 %tmp_118_0_2_2_cast, %tmp_114_1_2_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1_2_2"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="332" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:42  %tmp_121_1_2_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_1_2_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_1_2_1"/></StgValue>
</operation>

<operation id="333" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:49  %tmp_121_1_2_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_1_2_2, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_1_2_2"/></StgValue>
</operation>

<operation id="334" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:55  %tmp17 = add i16 %tmp_121_1_2_1, %tmp_121_1_2_2

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="335" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:56  %tmp16 = add i16 %tmp17, %tmp_121_1_2

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="336" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:54  %tmp15 = add i16 %tmp_121_1_1_1, %tmp_121_1_1_2

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="337" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:57  %tmp14 = add i16 %tmp16, %tmp15

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="338" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:53  %tmp10 = add i16 %tmp12, %tmp11

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="339" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:58  %buffer_6_1_2_2 = add i16 %tmp14, %tmp10

]]></Node>
<StgValue><ssdm name="buffer_6_1_2_2"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="340" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="17">
<![CDATA[
:60  %tmp_106_1 = zext i17 %tmp_105_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_106_1"/></StgValue>
</operation>

<operation id="341" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:61  %output_addr_16 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_106_1

]]></Node>
<StgValue><ssdm name="output_addr_16"/></StgValue>
</operation>

<operation id="342" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:62  store i16 %buffer_6_1_2_2, i16* %output_addr_16, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="343" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0">
<![CDATA[
:64  br label %.preheader.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
