#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sat Oct 17 15:49:32 2020
# Process ID: 3492
# Current directory: C:/Users/kyrar/OneDrive/Documents/GitHub/DL202030_KyraRose/Lab05/Lab05_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14100 C:\Users\kyrar\OneDrive\Documents\GitHub\DL202030_KyraRose\Lab05\Lab05_project\Lab05_project.xpr
# Log file: C:/Users/kyrar/OneDrive/Documents/GitHub/DL202030_KyraRose/Lab05/Lab05_project/vivado.log
# Journal file: C:/Users/kyrar/OneDrive/Documents/GitHub/DL202030_KyraRose/Lab05/Lab05_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/kyrar/OneDrive/Documents/GitHub/DL202030_KyraRose/Lab05/Lab05_project/Lab05_project.xpr
launch_simulation
open_wave_config C:/Users/kyrar/OneDrive/Documents/GitHub/DL202030_KyraRose/Lab05/Lab05_project/halfadder_test_behav.wcfg
source halfadder_test.tcl
close [ open C:/Users/kyrar/OneDrive/Documents/GitHub/DL202030_KyraRose/All_System_verilog_code/fulladder.sv w ]
add_files C:/Users/kyrar/OneDrive/Documents/GitHub/DL202030_KyraRose/All_System_verilog_code/fulladder.sv
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/kyrar/OneDrive/Documents/GitHub/DL202030_KyraRose/All_System_verilog_code/fulladder_test.sv w ]
add_files -fileset sim_1 C:/Users/kyrar/OneDrive/Documents/GitHub/DL202030_KyraRose/All_System_verilog_code/fulladder_test.sv
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top fulladder_test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
close_sim
launch_simulation
open_wave_config C:/Users/kyrar/OneDrive/Documents/GitHub/DL202030_KyraRose/Lab05/Lab05_project/halfadder_test_behav.wcfg
source fulladder_test.tcl
close_sim
launch_simulation
open_wave_config C:/Users/kyrar/OneDrive/Documents/GitHub/DL202030_KyraRose/Lab05/Lab05_project/halfadder_test_behav.wcfg
source fulladder_test.tcl
close_sim
launch_simulation
open_wave_config C:/Users/kyrar/OneDrive/Documents/GitHub/DL202030_KyraRose/Lab05/Lab05_project/halfadder_test_behav.wcfg
source fulladder_test.tcl
run 10 ns
run all
run 10 ns
run all
close_sim
launch_simulation
launch_simulation
open_wave_config C:/Users/kyrar/OneDrive/Documents/GitHub/DL202030_KyraRose/Lab05/Lab05_project/halfadder_test_behav.wcfg
source fulladder_test.tcl
close_sim
launch_simulation
source fulladder_test.tcl
run all
run all
run 10 ns
close_sim
launch_simulation
source fulladder_test.tcl
run all
close_sim
launch_simulation
source fulladder_test.tcl
close_sim
launch_simulation
source fulladder_test.tcl
close_sim
close [ open C:/Users/kyrar/OneDrive/Documents/GitHub/DL202030_KyraRose/All_System_verilog_code/addsub.sv w ]
add_files C:/Users/kyrar/OneDrive/Documents/GitHub/DL202030_KyraRose/All_System_verilog_code/addsub.sv
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/kyrar/OneDrive/Documents/GitHub/DL202030_KyraRose/All_System_verilog_code/addsub_test.sv w ]
add_files -fileset sim_1 C:/Users/kyrar/OneDrive/Documents/GitHub/DL202030_KyraRose/All_System_verilog_code/addsub_test.sv
