# ğŸ‘‹ Ahmed Z. Ghonem

### SoC Design Engineer | AI-Hardware Architectures | Low-Power Secure SoC

Welcome to my GitHub profile! I am a passionate engineer and researcher with over seven years of experience in ASIC and SoC design. I specialize in low-power, secure, and AI-accelerated systems. With a proven track record of impactful research and innovation, Iâ€™ve contributed to four successful SoC tape-outs and published in top-tier IEEE conferences and Journals.

---

## ğŸ›  **About Me**

- ğŸ’¼ **Current Role**: SoC Design Engineer at NVIDIA
- ğŸ“ **Education**:
  - **MBA** from the University of Illinois Urbana-Champaign
  - **M.Sc. in Electrical & Computer Engineering** from The Ohio State University
- ğŸ“š **Research Interests**: Neuromorphic computing, secure hardware architectures, and low-power SoC design
- âœï¸ **Publications**: Authored several papers in leading IEEE conferences, including **ISCAS** and **MWSCAS**.

---

## ğŸš€ **Skills**

- **Analytical**: Deep understanding of low-power design across the stack from architecture, RTL, synthesis, and PPA to IP and hierarchical PnR
- **Technologies**: RISC-V, Emerging Memory Technologies (MRAM, ReRAM), Embedded FPGA, SoC Design.
- **ASIC-Flow Tools**: Cadence (Xceluim, Genus, Innovus, Tempus, voltus), Synopsys (VCS and DC, ICC II), Vivado and QuestaSim.
- **Languages**: Verilog, SystemVeilog, Python (NNs, PyTorch), Matlab, C++, Verilog-A, Latex, TCL, PERL, and bash scripting

---

## ğŸ“Œ **Pinned Projects**

Coming Soon! 
---

## ğŸ† **Achievements**

Coming Soon! 

---

## ğŸ“« **Get in Touch**

- **Email**: [a.ghonem@ieee.org](mailto:a.ghonem@ieee.org)
- **LinkedIn**: [linkedin.com/in/aghonem](https://linkedin.com/in/aghonem)
- **Website**: [ahmedghonem.com](https://ahmedghonem.com/agsa)

---

### ğŸ” Explore My Work
Feel free to browse my repositories and reach out if you have any questions or collaboration ideas!

