{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1737366003172 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737366003172 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 20 10:40:03 2025 " "Processing started: Mon Jan 20 10:40:03 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737366003172 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737366003172 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737366003172 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1737366003400 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1737366003400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_mod.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_mod.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_mod-behavioral " "Found design unit 1: counter_mod-behavioral" {  } { { "counter_mod.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/_OK/fsm_led_1234_DB/counter_mod.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737366007563 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_mod " "Found entity 1: counter_mod" {  } { { "counter_mod.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/_OK/fsm_led_1234_DB/counter_mod.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737366007563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737366007563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_generator-rtl " "Found design unit 1: clock_generator-rtl" {  } { { "clock_generator.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/_OK/fsm_led_1234_DB/clock_generator.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737366007572 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "clock_generator.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/_OK/fsm_led_1234_DB/clock_generator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737366007572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737366007572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_example.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_example.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_example-behavior " "Found design unit 1: lcd_example-behavior" {  } { { "lcd_example.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/_OK/fsm_led_1234_DB/lcd_example.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737366007573 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_example " "Found entity 1: lcd_example" {  } { { "lcd_example.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/_OK/fsm_led_1234_DB/lcd_example.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737366007573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737366007573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_controller-controller " "Found design unit 1: lcd_controller-controller" {  } { { "lcd_controller.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/_OK/fsm_led_1234_DB/lcd_controller.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737366007575 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_controller " "Found entity 1: lcd_controller" {  } { { "lcd_controller.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/_OK/fsm_led_1234_DB/lcd_controller.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737366007575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737366007575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-logicfunction " "Found design unit 1: top-logicfunction" {  } { { "top.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/_OK/fsm_led_1234_DB/top.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737366007575 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/_OK/fsm_led_1234_DB/top.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737366007575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737366007575 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1737366007596 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PCB_RS top.vhd(17) " "VHDL Signal Declaration warning at top.vhd(17): used implicit default value for signal \"PCB_RS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/_OK/fsm_led_1234_DB/top.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1737366007603 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PCB_RW top.vhd(18) " "VHDL Signal Declaration warning at top.vhd(18): used implicit default value for signal \"PCB_RW\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/_OK/fsm_led_1234_DB/top.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1737366007603 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PCB_E top.vhd(19) " "VHDL Signal Declaration warning at top.vhd(19): used implicit default value for signal \"PCB_E\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/_OK/fsm_led_1234_DB/top.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1737366007603 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "w_lcd_reset_n top.vhd(92) " "VHDL Signal Declaration warning at top.vhd(92): used implicit default value for signal \"w_lcd_reset_n\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/_OK/fsm_led_1234_DB/top.vhd" 92 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1737366007603 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "w_lcd_enable top.vhd(93) " "VHDL Signal Declaration warning at top.vhd(93): used implicit default value for signal \"w_lcd_enable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/_OK/fsm_led_1234_DB/top.vhd" 93 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1737366007603 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "w_lcd_bus top.vhd(94) " "VHDL Signal Declaration warning at top.vhd(94): used implicit default value for signal \"w_lcd_bus\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/_OK/fsm_led_1234_DB/top.vhd" 94 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1737366007603 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_lcd_data top.vhd(102) " "Verilog HDL or VHDL warning at top.vhd(102): object \"w_lcd_data\" assigned a value but never read" {  } { { "top.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/_OK/fsm_led_1234_DB/top.vhd" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1737366007603 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_lcd_busy top.vhd(103) " "Verilog HDL or VHDL warning at top.vhd(103): object \"w_lcd_busy\" assigned a value but never read" {  } { { "top.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/_OK/fsm_led_1234_DB/top.vhd" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1737366007603 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_lcd_rw top.vhd(104) " "Verilog HDL or VHDL warning at top.vhd(104): object \"w_lcd_rw\" assigned a value but never read" {  } { { "top.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/_OK/fsm_led_1234_DB/top.vhd" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1737366007603 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_lcd_rs top.vhd(105) " "Verilog HDL or VHDL warning at top.vhd(105): object \"w_lcd_rs\" assigned a value but never read" {  } { { "top.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/_OK/fsm_led_1234_DB/top.vhd" 105 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1737366007603 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_lcd_e top.vhd(106) " "Verilog HDL or VHDL warning at top.vhd(106): object \"w_lcd_e\" assigned a value but never read" {  } { { "top.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/_OK/fsm_led_1234_DB/top.vhd" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1737366007603 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_cnt0_reset top.vhd(117) " "Verilog HDL or VHDL warning at top.vhd(117): object \"w_cnt0_reset\" assigned a value but never read" {  } { { "top.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/_OK/fsm_led_1234_DB/top.vhd" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1737366007603 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_cnt0_data_in top.vhd(119) " "Verilog HDL or VHDL warning at top.vhd(119): object \"w_cnt0_data_in\" assigned a value but never read" {  } { { "top.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/_OK/fsm_led_1234_DB/top.vhd" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1737366007603 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_1Hz top.vhd(122) " "Verilog HDL or VHDL warning at top.vhd(122): object \"w_1Hz\" assigned a value but never read" {  } { { "top.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/_OK/fsm_led_1234_DB/top.vhd" 122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1737366007604 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_1KHz top.vhd(123) " "Verilog HDL or VHDL warning at top.vhd(123): object \"w_1KHz\" assigned a value but never read" {  } { { "top.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/_OK/fsm_led_1234_DB/top.vhd" 123 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1737366007604 "|top"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "DB\[7..4\] top.vhd(21) " "Using initial value X (don't care) for net \"DB\[7..4\]\" at top.vhd(21)" {  } { { "top.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/_OK/fsm_led_1234_DB/top.vhd" 21 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737366007604 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_controller lcd_controller:lcd_controller " "Elaborating entity \"lcd_controller\" for hierarchy \"lcd_controller:lcd_controller\"" {  } { { "top.vhd" "lcd_controller" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/_OK/fsm_led_1234_DB/top.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737366007604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_generator clock_generator:tim_1Hz " "Elaborating entity \"clock_generator\" for hierarchy \"clock_generator:tim_1Hz\"" {  } { { "top.vhd" "tim_1Hz" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/_OK/fsm_led_1234_DB/top.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737366007614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_generator clock_generator:tim_1MHz " "Elaborating entity \"clock_generator\" for hierarchy \"clock_generator:tim_1MHz\"" {  } { { "top.vhd" "tim_1MHz" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/_OK/fsm_led_1234_DB/top.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737366007622 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "PCB_RS GND " "Pin \"PCB_RS\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/_OK/fsm_led_1234_DB/top.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737366007894 "|top|PCB_RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCB_RW GND " "Pin \"PCB_RW\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/_OK/fsm_led_1234_DB/top.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737366007894 "|top|PCB_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCB_E GND " "Pin \"PCB_E\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/_OK/fsm_led_1234_DB/top.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737366007894 "|top|PCB_E"} { "Warning" "WMLS_MLS_STUCK_PIN" "DB\[4\] GND " "Pin \"DB\[4\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/_OK/fsm_led_1234_DB/top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737366007894 "|top|DB[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DB\[5\] GND " "Pin \"DB\[5\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/_OK/fsm_led_1234_DB/top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737366007894 "|top|DB[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DB\[6\] GND " "Pin \"DB\[6\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/_OK/fsm_led_1234_DB/top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737366007894 "|top|DB[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DB\[7\] GND " "Pin \"DB\[7\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/_OK/fsm_led_1234_DB/top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737366007894 "|top|DB[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1737366007894 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1737366007930 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "36 " "36 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1737366008010 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1737366008088 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737366008088 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "top.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/_OK/fsm_led_1234_DB/top.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737366008104 "|top|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "top.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/_OK/fsm_led_1234_DB/top.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737366008104 "|top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "top.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/_OK/fsm_led_1234_DB/top.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737366008104 "|top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "top.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/_OK/fsm_led_1234_DB/top.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737366008104 "|top|SW[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1737366008104 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "66 " "Implemented 66 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1737366008105 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1737366008105 ""} { "Info" "ICUT_CUT_TM_LCELLS" "46 " "Implemented 46 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1737366008105 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1737366008105 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4884 " "Peak virtual memory: 4884 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737366008118 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 20 10:40:08 2025 " "Processing ended: Mon Jan 20 10:40:08 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737366008118 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737366008118 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737366008118 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1737366008118 ""}
