// Seed: 3560494439
module module_0 (
    input  uwire id_0,
    output wand  id_1,
    input  tri1  id_2,
    output tri0  id_3
);
endmodule
module module_1 (
    output wire id_0,
    input uwire id_1,
    output uwire id_2,
    output tri id_3,
    input tri id_4,
    input tri0 id_5,
    output logic id_6,
    output supply1 id_7,
    input supply1 id_8,
    input logic id_9,
    input supply0 id_10,
    input logic id_11,
    input supply0 id_12,
    input wor id_13,
    output logic id_14
    , id_17,
    output wire id_15
);
  tri1 id_18;
  assign id_18 = id_1;
  initial begin
    assume #1  (id_12) $display(id_9, 1'd0);
    id_6  <= id_9;
    id_14 <= id_11;
    id_14 <= id_9;
    fork
      #1 for (id_18 = id_10; id_17; id_2 = 1) id_3 = id_10;
    join
  end
  wire id_19;
  tri0 id_20 = 1'b0;
  module_0(
      id_5, id_7, id_5, id_0
  );
endmodule
