#include "am33xx.dtsi"
#include "am335x-bone-common.dtsi"

&am33xx_pinmux {

		capeled_pins: pinmux_capeled_pins {
			pinctrl-single,pins = <
				0x1a4 0x7	/* gpio3_19 Cape led */
			>;
		};
		ctrl_pins: pinmux_ctrl_pins {
			pinctrl-single,pins = <
				0x3c  0xf	/* gpio1_15 Reset cards      | OUTPUT | NA | MODE7 */
				0x1ac 0xf	/* gpio3_21 Reset clock mcu  | OUTPUT | NA | MODE7 */
			>;
		};
		spi_cs_pins: pinmux_spi_cs_pins {
			pinctrl-single,pins = <
				0x48 0x17	/* gpio1_18 C0 | OUTPUT | PULLUP| MODE7 */
				0x4c 0x17	/* gpio1_19 C1 | OUTPUT | PULLUP| MODE7 */
				0x78 0x17	/* gpio1_28 C2 | OUTPUT | PULLUP| MODE7 */
			>;
		};
		timing_pins: pinmux_timing_pins {
			pinctrl-single,pins = <
				0x44 0x27	/* gpio1_17 sync in 100Hz   | INPUT  | PULLDOWN |   */
				0x40 0x3f	/* gpio1_16 1pps in         | INPUT  | EXT PULLUP | */
				0x34 0x7	/* gpio1_13 sync out 100 Hz | OUTPUT | PULLDOWN |   */
			>;
		};
		uart1_pins: pinmux_uart1_pins {
			pinctrl-single,pins = <
				0x180 0x20 	/* P9.26 uart1_rxd.uart1_rxd |  INPUT  | MODE0 */
				0x184 0x0 	/* P9.24 uart1_txd.uart1_txd | OUTPUT  | MODE0 */
			>;
		};
		uart2_pins: pinmux_uart2_pins {
			pinctrl-single,pins = <
				0x150 0x21	/* spi0_sclk.uart2_rxd 		 | INPUT  | MODE1 */
				0x154 0x01	/* spi0_d0.uart2_txd 		 | OUTPUT | MODE1 */
			>;
		};
		uart4_pins: pinmux_uart4_pins {
			pinctrl-single,pins = <
				0x070 0x26	/* gpmc_wait0.uart4_rxd 	 | MODE6 */
				0x074 0x06	/* gpmc_wpn.uart4_txd 		 | MODE6 */
			>;
		};
		uart5_pins: pinmux_uart5_pins {
			pinctrl-single,pins = <
				0x0C4 0x24	/* lcd_data9.uart5_rxd 		 | MODE4 */
				0x0C0 0x04	/* lcd_data8.uart5_txd 		 | MODE4 */
			>;
		};

		i2c1_pins: pinmux_i2c1_pins {
			pinctrl-single,pins = <
				0x158 0x72	/* spi0_d1.i2c1_sda, SLEWCTRL_SLOW | INPUT_PULLUP | MODE2 */
				0x15c 0x72	/* spi0_cs0.i2c1_scl, SLEWCTRL_SLOW | INPUT_PULLUP | MODE2 */
			>;
		};
		
		i2c2_pins: pinmux_i2c2_pins {
			pinctrl-single,pins = <
				0x178 0x73 	/* uart1_ctsn.i2c2_sda, SLEWCTRL_SLOW | INPUT_PULLUP | MODE3 */
				0x17c 0x73	/* uart1_rtsn.i2c2_scl, SLEWCTRL_SLOW | INPUT_PULLUP | MODE3 */
			>;
		};
		
		spi1_pins: pinmux_spi1_pins {
				pinctrl-single,pins = <
				0x190 0x33	/* spi1_sclk, INPUT_PULLUP | MODE3 */
				0x194 0x33	/* spi1_d0, INPUT_PULLUP | MODE3 */
				0x198 0x13	/* spi1_d1, OUTPUT_PULLUP | MODE3 */
				0x19c 0x13	/* spi1_cs0, OUTPUT_PULLUP | MODE3 */
			>;
		};
	};
		
&ocp {

		cape-leds {
			compatible = "gpio-leds";
			pinctrl-names = "default";
			pinctrl-0 = <&capeled_pins>;
			
			led0 {
				label = "cape:white:activity";
				gpios = <&gpio3 19 0>;
				default-state = "off";
				linux,default-trigger = "heartbeat";
			};
		};
		
		ctrl-pins {
			compatible = "bone-pinmux-helper";
			pinctrl-names = "default";
			pinctrl-0 = <&ctrl_pins>;
			status = "okay";
		};
		cs-sel-pins {
			compatible = "bone-pinmux-helper";
			pinctrl-names = "default";
			pinctrl-0 = <&spi_cs_pins>;
			status = "okay";
		};
		timing-pins {
			compatible = "bone-pinmux-helper";
			pinctrl-names = "default";
			pinctrl-0 = <&timing_pins>;
			status = "okay";
		};
};

&rtc {
	status = "disabled";
};

&uart1 {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&uart1_pins>;
};

&uart2 {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&uart2_pins>;
};

&uart4 {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&uart4_pins>;
};

&uart5 {	
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&uart5_pins>;
};



&i2c1 {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&i2c1_pins>;
	
	clock-frequency = <400000>;
	
};

&i2c2 {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&i2c2_pins>;

	clock-frequency = <400000>;

	cape_eeprom0: cape_eeprom0@54 {
		compatible = "at,24c256";
		reg = <0x54>;
	};

	cape_eeprom1: cape_eeprom1@55 {
		compatible = "at,24c256";
		reg = <0x55>;
	};

	cape_eeprom2: cape_eeprom2@56 {
		compatible = "at,24c256";
		reg = <0x56>;
	};

	cape_eeprom3: cape_eeprom3@57 {
		compatible = "at,24c256";
		reg = <0x57>;
	};
	
	rtc_cape: rtc@68 {
		compatible = "dallas,ds1307";
		reg = <0x68>;
	};
};

&spi1 {	
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&spi1_pins>;


	channel@0 {
		#address-cells = <1>;
		#size-cells = <0>;

		compatible = "spidev";

		reg = <0>;
		spi-max-frequency = <16000000>;
		spi-cpha;
	};


	channel@1 {
		#address-cells = <1>;
		#size-cells = <0>;

		compatible = "spidev";

		reg = <1>;
		spi-max-frequency = <16000000>;
	};
};
