<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="FFT.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="clk_test.vhi"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="clk_test_parent.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="clk_test_parent.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="clk_test_parent.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="clk_test_parent.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="clk_test_parent.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="clk_test_parent.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="clk_test_parent.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="clk_test_parent.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="clk_test_parent_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="clk_test_parent_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="clk_test_tb_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="fft_flow_4_no_fifos.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="fft_flow_4_no_fifos.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="fft_flow_4_no_fifos.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="fft_flow_4_no_fifos.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="fft_flow_4_no_fifos.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="fft_flow_4_no_fifos.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="fft_flow_4_no_fifos.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="fft_flow_4_no_fifos.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="fft_flow_4_no_fifos.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="fft_flow_4_no_fifos.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="fft_flow_4_no_fifos.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="fft_flow_4_no_fifos.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="fft_flow_4_no_fifos.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fft_flow_4_no_fifos.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="fft_flow_4_no_fifos.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="fft_flow_4_no_fifos.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="fft_flow_4_no_fifos.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="fft_flow_4_no_fifos.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="fft_flow_4_no_fifos.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="fft_flow_4_no_fifos.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="fft_flow_4_no_fifos.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="fft_flow_4_no_fifos.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="fft_flow_4_no_fifos.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="fft_flow_4_no_fifos_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="fft_flow_4_no_fifos_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="fft_flow_4_no_fifos_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="fft_flow_4_no_fifos_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="fft_flow_4_no_fifos_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="fft_flow_4_no_fifos_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="fft_flow_4_no_fifos_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="fft_flow_4_no_fifos_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="fft_flow_4_no_fifos_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="fft_flow_4_no_fifos_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="fft_flow_4_no_fifos_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="fft_flow_4_no_fifos_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="fft_flow_4_no_fifos_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="fft_flow_4_no_fifos_summary.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fft_flow_4_no_fifos_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="fft_flow_4_no_fifos_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="fft_flow_4_no_fifos_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="fft_flow_4_no_fifos_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="fft_flow_4_no_fifos_xst.xrpt"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="fft_flow_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_USERDOC" xil_pn:name="ipcore_dir/fft_flow_dds_readme.txt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="main.ngc" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="main_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="master.ngc" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="sqrt_core_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1386806612" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1386806612">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1386879588" xil_pn:in_ck="6461746307298652463" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1386879588">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="adc_sampler.vhd"/>
      <outfile xil_pn:name="burst_fft_tb.vhd"/>
      <outfile xil_pn:name="clk_test.vhd"/>
      <outfile xil_pn:name="clk_test_parent.vhd"/>
      <outfile xil_pn:name="clk_test_tb.vhd"/>
      <outfile xil_pn:name="dds_tb.vhd"/>
      <outfile xil_pn:name="fft_controller.vhd"/>
      <outfile xil_pn:name="fft_controller_tb.vhd"/>
      <outfile xil_pn:name="fft_flow.vhd"/>
      <outfile xil_pn:name="fft_flow_2.vhd"/>
      <outfile xil_pn:name="fft_flow_2_tb.vhd"/>
      <outfile xil_pn:name="fft_flow_3.vhd"/>
      <outfile xil_pn:name="fft_flow_4_no_fifos.vhd"/>
      <outfile xil_pn:name="fft_flow_4_no_fifos_tb.vhd"/>
      <outfile xil_pn:name="fft_flow_tb.vhd"/>
      <outfile xil_pn:name="fft_test.vhd"/>
      <outfile xil_pn:name="ipcore_dir/flow_3_adc_fifo.vhd"/>
      <outfile xil_pn:name="ipcore_dir/flow_3_dcm.vhd"/>
      <outfile xil_pn:name="lib.vhd"/>
      <outfile xil_pn:name="main.vhd"/>
      <outfile xil_pn:name="main_tv.vhd"/>
      <outfile xil_pn:name="master.vhd"/>
      <outfile xil_pn:name="master_test.vhd"/>
      <outfile xil_pn:name="sqrt_core_test.vhd"/>
      <outfile xil_pn:name="vga_configurable.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1386879588" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-3167239514666702201" xil_pn:start_ts="1386879588">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1386879588" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-988600582565696251" xil_pn:start_ts="1386879588">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1386875737" xil_pn:in_ck="1271004790511231358" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-6285200334946791028" xil_pn:start_ts="1386875736">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="ipcore_dir/clk_test_fifo.ngc"/>
      <outfile xil_pn:name="ipcore_dir/clk_test_fifo.vhd"/>
      <outfile xil_pn:name="ipcore_dir/fft_burst_mode.ngc"/>
      <outfile xil_pn:name="ipcore_dir/fft_burst_mode.vhd"/>
      <outfile xil_pn:name="ipcore_dir/sqrt_core.ngc"/>
      <outfile xil_pn:name="ipcore_dir/sqrt_core.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1386879588" xil_pn:in_ck="-1184765734973285363" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1386879588">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="adc_sampler.vhd"/>
      <outfile xil_pn:name="burst_fft_tb.vhd"/>
      <outfile xil_pn:name="clk_test.vhd"/>
      <outfile xil_pn:name="clk_test_parent.vhd"/>
      <outfile xil_pn:name="clk_test_tb.vhd"/>
      <outfile xil_pn:name="dds_tb.vhd"/>
      <outfile xil_pn:name="fft_controller.vhd"/>
      <outfile xil_pn:name="fft_controller_tb.vhd"/>
      <outfile xil_pn:name="fft_flow.vhd"/>
      <outfile xil_pn:name="fft_flow_2.vhd"/>
      <outfile xil_pn:name="fft_flow_2_tb.vhd"/>
      <outfile xil_pn:name="fft_flow_3.vhd"/>
      <outfile xil_pn:name="fft_flow_4_no_fifos.vhd"/>
      <outfile xil_pn:name="fft_flow_4_no_fifos_tb.vhd"/>
      <outfile xil_pn:name="fft_flow_tb.vhd"/>
      <outfile xil_pn:name="fft_test.vhd"/>
      <outfile xil_pn:name="ipcore_dir/clk_test_fifo.vhd"/>
      <outfile xil_pn:name="ipcore_dir/fft_burst_mode.vhd"/>
      <outfile xil_pn:name="ipcore_dir/flow_3_adc_fifo.vhd"/>
      <outfile xil_pn:name="ipcore_dir/flow_3_dcm.vhd"/>
      <outfile xil_pn:name="ipcore_dir/sqrt_core.vhd"/>
      <outfile xil_pn:name="lib.vhd"/>
      <outfile xil_pn:name="main.vhd"/>
      <outfile xil_pn:name="main_tv.vhd"/>
      <outfile xil_pn:name="master.vhd"/>
      <outfile xil_pn:name="master_test.vhd"/>
      <outfile xil_pn:name="sqrt_core_test.vhd"/>
      <outfile xil_pn:name="vga_configurable.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1386879600" xil_pn:in_ck="7471796771897225458" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-53707615695201234" xil_pn:start_ts="1386879588">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fft_flow_4_no_fifos_tb_beh.prj"/>
      <outfile xil_pn:name="fft_flow_4_no_fifos_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1386879600" xil_pn:in_ck="7850815598601956377" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-5721455058856480933" xil_pn:start_ts="1386879600">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fft_flow_4_no_fifos_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1386884456" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1386884456">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1386884456" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-4389987573805401443" xil_pn:start_ts="1386884456">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1386889760" xil_pn:in_ck="476567793119946964" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-6285200334946791028" xil_pn:start_ts="1386889760">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/fft_burst_mode.ngc"/>
      <outfile xil_pn:name="ipcore_dir/fft_burst_mode.vhd"/>
      <outfile xil_pn:name="ipcore_dir/fft_flow_4_no_fifos_dcm.vhd"/>
      <outfile xil_pn:name="ipcore_dir/fft_flow_dds.ngc"/>
      <outfile xil_pn:name="ipcore_dir/fft_flow_dds.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1386884456" xil_pn:in_ck="4284428294745780998" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1386884456">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1386884456" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-5654833336267062561" xil_pn:start_ts="1386884456">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1386884456" xil_pn:in_ck="4284428294745780998" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1386884456">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1386884456" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-2001602971884040746" xil_pn:start_ts="1386884456">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1386889844" xil_pn:in_ck="6684095603976269459" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="4498544395654534309" xil_pn:start_ts="1386889782">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="fft_flow_4_no_fifos.lso"/>
      <outfile xil_pn:name="fft_flow_4_no_fifos.ngc"/>
      <outfile xil_pn:name="fft_flow_4_no_fifos.ngr"/>
      <outfile xil_pn:name="fft_flow_4_no_fifos.prj"/>
      <outfile xil_pn:name="fft_flow_4_no_fifos.stx"/>
      <outfile xil_pn:name="fft_flow_4_no_fifos.syr"/>
      <outfile xil_pn:name="fft_flow_4_no_fifos.xst"/>
      <outfile xil_pn:name="fft_flow_4_no_fifos_tb_beh.prj"/>
      <outfile xil_pn:name="fft_flow_4_no_fifos_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1386889844" xil_pn:in_ck="5741660812907284132" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-7791014053449374156" xil_pn:start_ts="1386889844">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1386889857" xil_pn:in_ck="-7667813883535904531" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-6053542106597429449" xil_pn:start_ts="1386889844">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="fft_flow_4_no_fifos.bld"/>
      <outfile xil_pn:name="fft_flow_4_no_fifos.ngd"/>
      <outfile xil_pn:name="fft_flow_4_no_fifos_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1386890037" xil_pn:in_ck="-1761127243918085466" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="3835563699658655467" xil_pn:start_ts="1386889857">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="fft_flow_4_no_fifos.pcf"/>
      <outfile xil_pn:name="fft_flow_4_no_fifos_map.map"/>
      <outfile xil_pn:name="fft_flow_4_no_fifos_map.mrp"/>
      <outfile xil_pn:name="fft_flow_4_no_fifos_map.ncd"/>
      <outfile xil_pn:name="fft_flow_4_no_fifos_map.ngm"/>
      <outfile xil_pn:name="fft_flow_4_no_fifos_map.xrpt"/>
      <outfile xil_pn:name="fft_flow_4_no_fifos_summary.xml"/>
      <outfile xil_pn:name="fft_flow_4_no_fifos_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1386890136" xil_pn:in_ck="1028536976103023807" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-611939928561283414" xil_pn:start_ts="1386890037">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="fft_flow_4_no_fifos.ncd"/>
      <outfile xil_pn:name="fft_flow_4_no_fifos.pad"/>
      <outfile xil_pn:name="fft_flow_4_no_fifos.par"/>
      <outfile xil_pn:name="fft_flow_4_no_fifos.ptwx"/>
      <outfile xil_pn:name="fft_flow_4_no_fifos.unroutes"/>
      <outfile xil_pn:name="fft_flow_4_no_fifos.xpi"/>
      <outfile xil_pn:name="fft_flow_4_no_fifos_pad.csv"/>
      <outfile xil_pn:name="fft_flow_4_no_fifos_pad.txt"/>
      <outfile xil_pn:name="fft_flow_4_no_fifos_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1386890161" xil_pn:in_ck="5044338521082184063" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1386890136">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="fft_flow_4_no_fifos.bgn"/>
      <outfile xil_pn:name="fft_flow_4_no_fifos.bit"/>
      <outfile xil_pn:name="fft_flow_4_no_fifos.drc"/>
      <outfile xil_pn:name="fft_flow_4_no_fifos.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1386889770" xil_pn:in_ck="-1761127243918085598" xil_pn:name="TRAN_fpgaFloorplanPostPAR" xil_pn:start_ts="1386889768">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:name="TRAN_backAnnoPinLocations">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1386890135" xil_pn:in_ck="-1761127243918085598" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1386890116">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="fft_flow_4_no_fifos.twr"/>
      <outfile xil_pn:name="fft_flow_4_no_fifos.twx"/>
    </transform>
  </transforms>

</generated_project>
