Cadence Genus(TM) Synthesis Solution.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 20.11-s111_1, built Mon Apr 26 11:57:38 PDT 2021
Options: -files ../../syn/Script_syn_mcs4_genus_MMMC.tcl -log genus.log 
Date:    Thu May 15 04:19:57 2025
Host:    ip-10-16-10-154.rdius.us (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (2cores*4cpus*1physical cpu*Intel(R) Xeon(R) Platinum 8259CL CPU @ 2.50GHz 36608KB) (16075552KB)
PID:     6118
OS:      Red Hat Enterprise Linux Server release 7.9 (Maipo)

Checking out license: Genus_Synthesis


***********************************************************************************************************
***********************************************************************************************************



Loading tool scripts...
Finished loading tool scripts (18 seconds elapsed).

#@ Processing -files option
@genus 1> source ../../syn/Script_syn_mcs4_genus_MMMC.tcl
#@ Begin verbose source ../../syn/Script_syn_mcs4_genus_MMMC.tcl
@file(Script_syn_mcs4_genus_MMMC.tcl) 11: if {[file exists /proc/cpuinfo]} {
    sh grep "model name" /proc/cpuinfo
    sh grep "cpu MHz"    /proc/cpuinfo
}
model name	: Intel(R) Xeon(R) Platinum 8259CL CPU @ 2.50GHz
model name	: Intel(R) Xeon(R) Platinum 8259CL CPU @ 2.50GHz
model name	: Intel(R) Xeon(R) Platinum 8259CL CPU @ 2.50GHz
model name	: Intel(R) Xeon(R) Platinum 8259CL CPU @ 2.50GHz
cpu MHz		: 2499.998
cpu MHz		: 2499.998
cpu MHz		: 2499.998
cpu MHz		: 2499.998
@file(Script_syn_mcs4_genus_MMMC.tcl) 16: puts "Hostname : [info hostname]"
Hostname : ip-10-16-10-154.rdius.us
@file(Script_syn_mcs4_genus_MMMC.tcl) 23: set DESIGN mcs4_pad_frame
@file(Script_syn_mcs4_genus_MMMC.tcl) 26: set Timing_Libs_Path /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/
@file(Script_syn_mcs4_genus_MMMC.tcl) 27: set LEF_Libs_Path /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/
@file(Script_syn_mcs4_genus_MMMC.tcl) 30: set LEF_List {gsclib045_tech.lef gsclib045_macro.lef gsclib045_multibitsDFF.lef}
@file(Script_syn_mcs4_genus_MMMC.tcl) 33: set GEN_EFF medium
@file(Script_syn_mcs4_genus_MMMC.tcl) 34: set MAP_OPT_EFF high
@file(Script_syn_mcs4_genus_MMMC.tcl) 38: set DATE "dir"
@file(Script_syn_mcs4_genus_MMMC.tcl) 39: set _OUTPUTS_PATH outputs_${DATE}
@file(Script_syn_mcs4_genus_MMMC.tcl) 40: set _REPORTS_PATH reports_${DATE}
@file(Script_syn_mcs4_genus_MMMC.tcl) 41: set _LOG_PATH logs_${DATE}
@file(Script_syn_mcs4_genus_MMMC.tcl) 44: set RTL_FILE_LIST {mcs4.f}
@file(Script_syn_mcs4_genus_MMMC.tcl) 45: set QRC_TECH_FILE {/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch}
@file(Script_syn_mcs4_genus_MMMC.tcl) 48: set_db init_lib_search_path "$Timing_Libs_Path $LEF_Libs_Path"
  Setting attribute of root '/': 'init_lib_search_path' = /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/ /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/
@file(Script_syn_mcs4_genus_MMMC.tcl) 49: set_db / .script_search_path {../../syn}
  Setting attribute of root '/': 'script_search_path' = ../../syn
@file(Script_syn_mcs4_genus_MMMC.tcl) 50: set_db / .init_hdl_search_path {../../rtl/verilog}
  Setting attribute of root '/': 'init_hdl_search_path' = ../../rtl/verilog
@file(Script_syn_mcs4_genus_MMMC.tcl) 53: set_db / .information_level 11
  Setting attribute of root '/': 'information_level' = 11
@file(Script_syn_mcs4_genus_MMMC.tcl) 54: set_db hdl_track_filename_row_col true
Info   : Enabled hdl_track_filename_row_col attribute.
       : Setting this attribute to 'true' can have an impact on the run time. Use this attribute only when filename, line number, and column information are needed in reports.
  Setting attribute of root '/': 'hdl_track_filename_row_col' = true
@file(Script_syn_mcs4_genus_MMMC.tcl) 55: set_db lp_power_unit mW
  Setting attribute of root '/': 'lp_power_unit' = mW
@file(Script_syn_mcs4_genus_MMMC.tcl) 62: read_mmmc ../../syn/mmmc_mcs4.tcl
Sourcing '../../syn/mmmc_mcs4.tcl' (Thu May 15 04:20:16 EDT 2025)...
#@ Begin verbose source ../../syn/mmmc_mcs4.tcl
@file(mmmc_mcs4.tcl) 11: create_library_set -name LS_slow -timing { 
/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib  \ 
/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib }
@file(mmmc_mcs4.tcl) 15: create_library_set -name LS_fast -timing {
/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib \
/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib }
@file(mmmc_mcs4.tcl) 22: create_opcond -name OP_mcs4_slow	-process 1 -voltage 0.9  -temperature 125
@file(mmmc_mcs4.tcl) 23: create_opcond -name OP_mcs4_fast	-process 1 -voltage 1.2 -temperature 0
@file(mmmc_mcs4.tcl) 26: create_timing_condition -name TC_mcs4_slow    -opcond OP_mcs4_slow  -library_sets { LS_slow }
@file(mmmc_mcs4.tcl) 27: create_timing_condition -name TC_mcs4_fast    -opcond OP_mcs4_fast  -library_sets { LS_fast }
@file(mmmc_mcs4.tcl) 42: create_delay_corner -name DC_mcs4_slow -early_timing_condition TC_mcs4_slow \
                    -late_timing_condition TC_mcs4_slow 
@file(mmmc_mcs4.tcl) 50: create_delay_corner -name DC_mcs4_fast -early_timing_condition TC_mcs4_fast \
                    -late_timing_condition TC_mcs4_fast
@file(mmmc_mcs4.tcl) 58: create_constraint_mode -name CM_mcs4_slow -sdc_files { \
   ../../syn/constraints_mcs4_fast_sdc.tcl
}
            Reading file '/users/iteso/iteso-s10043/designs/mcs4/4004/syn_runs/15_05_25_pf/../../syn/constraints_mcs4_fast_sdc.tcl'
@file(mmmc_mcs4.tcl) 62: create_constraint_mode -name CM_mcs4_fast -sdc_files { \
   ../../syn/constraints_mcs4_slow_sdc.tcl
}
            Reading file '/users/iteso/iteso-s10043/designs/mcs4/4004/syn_runs/15_05_25_pf/../../syn/constraints_mcs4_slow_sdc.tcl'
@file(mmmc_mcs4.tcl) 71: create_analysis_view -name view_mcs4_slow -constraint_mode CM_mcs4_slow -delay_corner  DC_mcs4_slow
@file(mmmc_mcs4.tcl) 72: create_analysis_view -name view_mcs4_fast -constraint_mode CM_mcs4_fast -delay_corner  DC_mcs4_fast
@file(mmmc_mcs4.tcl) 76: set_analysis_view -setup { view_mcs4_slow view_mcs4_fast } -hold { view_mcs4_slow view_mcs4_fast }

Threads Configured:4
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Y' for the cell 'HOLDX1'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib, Line 67517)

Reading library /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.libInfo    : Appending library. [LBR-3]
        : Appending library 'slow_vdd1v0' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
        : Appending libraries will overwrite some of the characteristics of the library.
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q1' for the cell 'SDFF2RX1'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib, Line 3574)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q2' for the cell 'SDFF2RX1'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib, Line 3578)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q1N' for the cell 'SDFF2RX1'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib, Line 3684)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q2N' for the cell 'SDFF2RX1'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib, Line 3688)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q1' for the cell 'SDFF2RX2'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib, Line 4486)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q2' for the cell 'SDFF2RX2'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib, Line 4490)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q1N' for the cell 'SDFF2RX2'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib, Line 4596)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q2N' for the cell 'SDFF2RX2'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib, Line 4600)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q1' for the cell 'SDFF4RX1'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib, Line 6358)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q2' for the cell 'SDFF4RX1'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib, Line 6362)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q3' for the cell 'SDFF4RX1'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib, Line 6366)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q4' for the cell 'SDFF4RX1'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib, Line 6370)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q1N' for the cell 'SDFF4RX1'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib, Line 6476)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q2N' for the cell 'SDFF4RX1'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib, Line 6480)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q3N' for the cell 'SDFF4RX1'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib, Line 6484)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q4N' for the cell 'SDFF4RX1'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib, Line 6488)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q1' for the cell 'SDFF4RX2'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib, Line 8262)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q2' for the cell 'SDFF4RX2'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib, Line 8266)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q3' for the cell 'SDFF4RX2'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib, Line 8270)

  Message Summary for Library both libraries:
  *******************************************
  Missing a function attribute in the output pin definition. [LBR-518]: 49
  Appending library. [LBR-3]: 1
  *******************************************
 
            Reading file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib'
            Reading file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib'
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'slow_vdd1v0_multibitsDFF.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
        : Add the missing output pin(s), then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'HOLDX1/Y' has no function.
        : If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model (because one of its outputs does not have a valid function.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP7' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP7' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP9' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP9' must have an output pin.
Info    : Set default library domain. [LBR-109]
        : The default library domain is 'library_domain:TC_mcs4_slow'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
        : The 'timing_sense' attribute will be respected.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX1'.
        : Setting the 'timing_sense' to non_unate.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX1'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX1'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX2'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX2'.
Info    : Setting the maximum print count of this message to 10 if information_level is less than 9. [LBR-161]
        : To print all the warning messages, set the information_level to 9.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX2'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX4' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX4'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX4' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX4'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX4' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX4'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHXL' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHXL' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX4'.
  Library has 324 usable logic and 128 usable sequential lib-cells.
#@ End verbose source ../../syn/mmmc_mcs4.tcl
@file(Script_syn_mcs4_genus_MMMC.tcl) 63: puts "MMMC definition file has been read."
MMMC definition file has been read.
@file(Script_syn_mcs4_genus_MMMC.tcl) 66: read_physical -lef $LEF_List
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_HV' has no resistance value.
        : If this is the expected behavior, this message can be ignored.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_2x1_HV_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_2x1_HV_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_1x2_HV_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_1x2_HV_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_M_NH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_M_SH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_2x1_VH_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_2x1_VH_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_1x2_VH_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_1x2_VH_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M4_M3_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M4_M3_VV' has no resistance value.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'DFF2RX1' is already defined. Ignoring this definition in file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef//gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'DFF2RX2' is already defined. Ignoring this definition in file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef//gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'DFF2X1' is already defined. Ignoring this definition in file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef//gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'DFF2X2' is already defined. Ignoring this definition in file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef//gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'DFF4RX1' is already defined. Ignoring this definition in file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef//gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'DFF4RX2' is already defined. Ignoring this definition in file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef//gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'DFF4X1' is already defined. Ignoring this definition in file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef//gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'DFF4X2' is already defined. Ignoring this definition in file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef//gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'SDFF2RX1' is already defined. Ignoring this definition in file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef//gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'SDFF2RX2' is already defined. Ignoring this definition in file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef//gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'SDFF4RX1' is already defined. Ignoring this definition in file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef//gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'SDFF4RX2' is already defined. Ignoring this definition in file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef//gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'SPDFF2RX1' is already defined. Ignoring this definition in file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef//gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'SPDFF2RX2' is already defined. Ignoring this definition in file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef//gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'SPDFF4RX1' is already defined. Ignoring this definition in file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef//gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'SPDFF4RX2' is already defined. Ignoring this definition in file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef//gsclib045_multibitsDFF.lef'.

  According to lef_library, there are total 11 routing layers [ V(5) / H(6) ]

Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL1 cannot be found in library.
        : Ensure that the proper library files are available and have been imported.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL16 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL2 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL32 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL4 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL64 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL8 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FSWNX1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FSWX1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell HSWDNX1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell HSWDX1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell HSWNX1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell HSWX1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell ISOHLDX1_OFF cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell ISOHLDX1_ON cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell ISOHX1_OFF cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell ISOHX1_ON cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell ISOLX1_OFF cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell ISOLX1_ON cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell ISONLX1_OFF cannot be found in library.
@file(Script_syn_mcs4_genus_MMMC.tcl) 67: puts "Abstract Physical libraries have been read."
Abstract Physical libraries have been read.
@file(Script_syn_mcs4_genus_MMMC.tcl) 71: puts "Parasitics library has been read (if uncommented)."
Parasitics library has been read (if uncommented).
@file(Script_syn_mcs4_genus_MMMC.tcl) 75: set_db tns_opto true
  Setting attribute of root '/': 'tns_opto' = true
@file(Script_syn_mcs4_genus_MMMC.tcl) 81: read_hdl -language v2001 -f ../../rtl/verilog/mcs4.f
            Reading Verilog file '../../rtl/verilog/./common/clockgen.v'
            Reading Verilog file '../../rtl/verilog/./common/functions.vh'
            Reading Verilog file '../../rtl/verilog/./common/counter.v'
            Reading Verilog file '../../rtl/verilog/./common/timing_generator.v'
            Reading Verilog file '../../rtl/verilog/./common/timing_recovery.v'
            Reading Verilog file '../../rtl/verilog/./i4001/i4001.v'
            Reading Verilog file '../../rtl/verilog/./i4001/i4001_rom.v'
            Reading Verilog file '../../rtl/verilog/./i4002/i4002.v'
            Reading Verilog file '../../rtl/verilog/./i4002/i4002_ram.v'
            Reading Verilog file '../../rtl/verilog/./i4003/i4003.v'
            Reading Verilog file '../../rtl/verilog/./i4003/../common/functions.vh'
            Reading Verilog file '../../rtl/verilog/./i4004/alu.v'
            Reading Verilog file '../../rtl/verilog/./i4004/i4004.v'
            Reading Verilog file '../../rtl/verilog/./i4004/instruction_decode.v'
            Reading Verilog file '../../rtl/verilog/./i4004/instruction_pointer.v'
            Reading Verilog file '../../rtl/verilog/./i4004/scratchpad.v'
            Reading Verilog file '../../rtl/verilog/./i4004/timing_io.v'
            Reading Verilog file '../../rtl/verilog/./mcs4.v'
    (* ram_style="distributed" *)
       |
Warning : Unused attribute. [VLOGPT-506]
        : Attribute 'ram_style' in file '../../rtl/verilog/./i4002/i4002_ram.v' on line 54, column 8.
            Reading Verilog file '../../rtl/verilog/./mcs4_pad_frame.v'
    inout			VDD,
         			   |
Warning : Implicit net declaration not allowed with `default_nettype none. [VLOGPT-43]
        : Assuming a wire net type for declaration 'VDD' in file '../../rtl/verilog/./mcs4_pad_frame.v' on line 10, column 16.
        : When `default_nettype is none, each input and inout port declaration requires a corresponding net type.
    inout			VSS,
         			   |
Warning : Implicit net declaration not allowed with `default_nettype none. [VLOGPT-43]
        : Assuming a wire net type for declaration 'VSS' in file '../../rtl/verilog/./mcs4_pad_frame.v' on line 11, column 16.
    inout			VDD_IOR,
         			       |
Warning : Implicit net declaration not allowed with `default_nettype none. [VLOGPT-43]
        : Assuming a wire net type for declaration 'VDD_IOR' in file '../../rtl/verilog/./mcs4_pad_frame.v' on line 12, column 20.
    inout			VSS_IOR,
         			       |
Warning : Implicit net declaration not allowed with `default_nettype none. [VLOGPT-43]
        : Assuming a wire net type for declaration 'VSS_IOR' in file '../../rtl/verilog/./mcs4_pad_frame.v' on line 13, column 20.
	input 			sysclk,
	      			      |
Warning : Implicit net declaration not allowed with `default_nettype none. [VLOGPT-43]
        : Assuming a wire net type for declaration 'sysclk' in file '../../rtl/verilog/./mcs4_pad_frame.v' on line 14, column 17.
	input 			poc_pad,
	      			       |
Warning : Implicit net declaration not allowed with `default_nettype none. [VLOGPT-43]
        : Assuming a wire net type for declaration 'poc_pad' in file '../../rtl/verilog/./mcs4_pad_frame.v' on line 15, column 18.
	input 			clear_pad,
	      			         |
Warning : Implicit net declaration not allowed with `default_nettype none. [VLOGPT-43]
        : Assuming a wire net type for declaration 'clear_pad' in file '../../rtl/verilog/./mcs4_pad_frame.v' on line 16, column 20.
	output [9:0]	p_out,
	            	     |
Warning : Implicit net declaration not allowed with `default_nettype none. [VLOGPT-43]
        : Assuming a wire net type for declaration 'p_out' in file '../../rtl/verilog/./mcs4_pad_frame.v' on line 17, column 20.
	);
	|
Warning : Implicit net declaration not allowed with `default_nettype none. [VLOGPT-43]
        : Assuming a wire net type for declaration 'io_pad' in file '../../rtl/verilog/./mcs4_pad_frame.v' on line 19, column 2.
@file(Script_syn_mcs4_genus_MMMC.tcl) 82: puts "The design has been read."
The design has been read.
@file(Script_syn_mcs4_genus_MMMC.tcl) 85: elaborate $DESIGN
          INLINE_INFO: Skipping marking small hierarchies inline as the variable 'hdl_dissolve_primitive_instance_hierarchy_threshold' has not been set to a positive value.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'mcs4_pad_frame' from file '../../rtl/verilog/./mcs4_pad_frame.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'mcs4' from file '../../rtl/verilog/./mcs4.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'clockgen_SYSCLK_TCY50' from file '../../rtl/verilog/./common/clockgen.v'.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=5 B=5 Z=1) at line 70 in the file '../../rtl/verilog/./common/clockgen.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=5 B=5 Z=1) at line 70 in the file '../../rtl/verilog/./common/clockgen.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=5 B=1 Z=5) at line 70 in the file '../../rtl/verilog/./common/clockgen.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=5 B=1 Z=5) at line 70 in the file '../../rtl/verilog/./common/clockgen.v' will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'i4001_ROM_NUMBER0_IO_OUTPUT12_IO_PULLUP3' from file '../../rtl/verilog/./i4001/i4001.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'timing_recovery' from file '../../rtl/verilog/./common/timing_recovery.v'.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'a11' of instance 'timing_recovery' of module 'timing_recovery' inside module 'i4001_ROM_NUMBER0_IO_OUTPUT12_IO_PULLUP3' in file '../../rtl/verilog/./i4001/i4001.v' on line 68.
        : Please check the reported scenario of unconnected instance port to ensure that it matches the design intent.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'a21' of instance 'timing_recovery' of module 'timing_recovery' inside module 'i4001_ROM_NUMBER0_IO_OUTPUT12_IO_PULLUP3' in file '../../rtl/verilog/./i4001/i4001.v' on line 68.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'a31' of instance 'timing_recovery' of module 'timing_recovery' inside module 'i4001_ROM_NUMBER0_IO_OUTPUT12_IO_PULLUP3' in file '../../rtl/verilog/./i4001/i4001.v' on line 68.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'x11' of instance 'timing_recovery' of module 'timing_recovery' inside module 'i4001_ROM_NUMBER0_IO_OUTPUT12_IO_PULLUP3' in file '../../rtl/verilog/./i4001/i4001.v' on line 68.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'x12' of instance 'timing_recovery' of module 'timing_recovery' inside module 'i4001_ROM_NUMBER0_IO_OUTPUT12_IO_PULLUP3' in file '../../rtl/verilog/./i4001/i4001.v' on line 68.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'x31' of instance 'timing_recovery' of module 'timing_recovery' inside module 'i4001_ROM_NUMBER0_IO_OUTPUT12_IO_PULLUP3' in file '../../rtl/verilog/./i4001/i4001.v' on line 68.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'x32' of instance 'timing_recovery' of module 'timing_recovery' inside module 'i4001_ROM_NUMBER0_IO_OUTPUT12_IO_PULLUP3' in file '../../rtl/verilog/./i4001/i4001.v' on line 68.
Info    : Replaced logic with a constant value. [CDFG-771]
        : Constant Replacement in Module 'i4001_ROM_NUMBER0_IO_OUTPUT12_IO_PULLUP3' in file '../../rtl/verilog/./i4001/i4001.v' on line 95.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '../../rtl/verilog/./i4001/i4001.v' on line 186.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '../../rtl/verilog/./i4001/i4001.v' on line 98.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '../../rtl/verilog/./i4001/i4001.v' on line 99.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '../../rtl/verilog/./i4001/i4001.v' on line 185.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=4 B=1 Z=1) at line 131 in the file '../../rtl/verilog/./i4001/i4001.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=4 B=1 Z=1) at line 131 in the file '../../rtl/verilog/./i4001/i4001.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=4 B=4 Z=1) at line 220 in the file '../../rtl/verilog/./i4001/i4001.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=4 B=4 Z=1) at line 220 in the file '../../rtl/verilog/./i4001/i4001.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=4 B=2 Z=1) at line 241 in the file '../../rtl/verilog/./i4001/i4001.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=4 B=2 Z=1) at line 241 in the file '../../rtl/verilog/./i4001/i4001.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'i4001_rom_ROM_NUMBER0' from file '../../rtl/verilog/./i4001/i4001_rom.v'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'rom_array' in module 'i4001_rom_ROM_NUMBER0' in file '../../rtl/verilog/./i4001/i4001_rom.v' on line 38.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'i4001_ROM_NUMBER1_IO_OUTPUT12_IO_PULLUP3' from file '../../rtl/verilog/./i4001/i4001.v'.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'a11' of instance 'timing_recovery' of module 'timing_recovery' inside module 'i4001_ROM_NUMBER1_IO_OUTPUT12_IO_PULLUP3' in file '../../rtl/verilog/./i4001/i4001.v' on line 68.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'a21' of instance 'timing_recovery' of module 'timing_recovery' inside module 'i4001_ROM_NUMBER1_IO_OUTPUT12_IO_PULLUP3' in file '../../rtl/verilog/./i4001/i4001.v' on line 68.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'a31' of instance 'timing_recovery' of module 'timing_recovery' inside module 'i4001_ROM_NUMBER1_IO_OUTPUT12_IO_PULLUP3' in file '../../rtl/verilog/./i4001/i4001.v' on line 68.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'x11' of instance 'timing_recovery' of module 'timing_recovery' inside module 'i4001_ROM_NUMBER1_IO_OUTPUT12_IO_PULLUP3' in file '../../rtl/verilog/./i4001/i4001.v' on line 68.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'x12' of instance 'timing_recovery' of module 'timing_recovery' inside module 'i4001_ROM_NUMBER1_IO_OUTPUT12_IO_PULLUP3' in file '../../rtl/verilog/./i4001/i4001.v' on line 68.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'x31' of instance 'timing_recovery' of module 'timing_recovery' inside module 'i4001_ROM_NUMBER1_IO_OUTPUT12_IO_PULLUP3' in file '../../rtl/verilog/./i4001/i4001.v' on line 68.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'x32' of instance 'timing_recovery' of module 'timing_recovery' inside module 'i4001_ROM_NUMBER1_IO_OUTPUT12_IO_PULLUP3' in file '../../rtl/verilog/./i4001/i4001.v' on line 68.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '../../rtl/verilog/./i4001/i4001.v' on line 186.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '../../rtl/verilog/./i4001/i4001.v' on line 98.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '../../rtl/verilog/./i4001/i4001.v' on line 99.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '../../rtl/verilog/./i4001/i4001.v' on line 185.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=4 B=1 Z=1) at line 131 in the file '../../rtl/verilog/./i4001/i4001.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=4 B=1 Z=1) at line 131 in the file '../../rtl/verilog/./i4001/i4001.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=4 B=4 Z=1) at line 220 in the file '../../rtl/verilog/./i4001/i4001.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=4 B=4 Z=1) at line 220 in the file '../../rtl/verilog/./i4001/i4001.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=4 B=2 Z=1) at line 241 in the file '../../rtl/verilog/./i4001/i4001.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=4 B=2 Z=1) at line 241 in the file '../../rtl/verilog/./i4001/i4001.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=4 B=1 Z=1) at line 95 in the file '../../rtl/verilog/./i4001/i4001.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=4 B=1 Z=1) at line 95 in the file '../../rtl/verilog/./i4001/i4001.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'i4001_rom_ROM_NUMBER1' from file '../../rtl/verilog/./i4001/i4001_rom.v'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'rom_array' in module 'i4001_rom_ROM_NUMBER1' in file '../../rtl/verilog/./i4001/i4001_rom.v' on line 38.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/sub_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'SUB_UNS_OP' (pin widths: A=4 B=1 Z=4) at line 43 in the file '../../rtl/verilog/./i4001/i4001_rom.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'SUB_UNS_OP' (pin widths: A=4 B=1 Z=4) at line 43 in the file '../../rtl/verilog/./i4001/i4001_rom.v' will be considered in the following order: {'hdl_implementation:GB/sub_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/sub_unsigned/medium' (priority 1), 'hdl_implementation:GB/sub_unsigned/slow' (priority 1)}
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'i4002' from file '../../rtl/verilog/./i4002/i4002.v'.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'a11' of instance 'timing_recovery' of module 'timing_recovery' inside module 'i4002' in file '../../rtl/verilog/./i4002/i4002.v' on line 59.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'a21' of instance 'timing_recovery' of module 'timing_recovery' inside module 'i4002' in file '../../rtl/verilog/./i4002/i4002.v' on line 59.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'a22' of instance 'timing_recovery' of module 'timing_recovery' inside module 'i4002' in file '../../rtl/verilog/./i4002/i4002.v' on line 59.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'a31' of instance 'timing_recovery' of module 'timing_recovery' inside module 'i4002' in file '../../rtl/verilog/./i4002/i4002.v' on line 59.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'a32' of instance 'timing_recovery' of module 'timing_recovery' inside module 'i4002' in file '../../rtl/verilog/./i4002/i4002.v' on line 59.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'm11' of instance 'timing_recovery' of module 'timing_recovery' inside module 'i4002' in file '../../rtl/verilog/./i4002/i4002.v' on line 59.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'i4002_ram_RAM_ARRAY_SIZE32' from file '../../rtl/verilog/./i4002/i4002_ram.v'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'ram_array' in module 'i4002_ram_RAM_ARRAY_SIZE32' in file '../../rtl/verilog/./i4002/i4002_ram.v' on line 55.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=2 B=1 Z=1) at line 108 in the file '../../rtl/verilog/./i4002/i4002.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=2 B=1 Z=1) at line 108 in the file '../../rtl/verilog/./i4002/i4002.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=4 B=1 Z=1) at line 89 in the file '../../rtl/verilog/./i4002/i4002.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=4 B=1 Z=1) at line 89 in the file '../../rtl/verilog/./i4002/i4002.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=5 B=1 Z=5) at line 185 in the file '../../rtl/verilog/./i4002/i4002.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=5 B=1 Z=5) at line 185 in the file '../../rtl/verilog/./i4002/i4002.v' will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=2 B=2 Z=1) at line 91 in the file '../../rtl/verilog/./i4002/i4002.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=2 B=2 Z=1) at line 91 in the file '../../rtl/verilog/./i4002/i4002.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/nequal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'NE_UNS_OP' (pin widths: A=2 B=2 Z=1) at line 91 in the file '../../rtl/verilog/./i4002/i4002.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'NE_UNS_OP' (pin widths: A=2 B=2 Z=1) at line 91 in the file '../../rtl/verilog/./i4002/i4002.v' will be considered in the following order: {'hdl_implementation:GB/nequal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=2 B=2 Z=1) at line 92 in the file '../../rtl/verilog/./i4002/i4002.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=2 B=2 Z=1) at line 92 in the file '../../rtl/verilog/./i4002/i4002.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=4 B=1 Z=1) at line 88 in the file '../../rtl/verilog/./i4002/i4002.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=4 B=1 Z=1) at line 88 in the file '../../rtl/verilog/./i4002/i4002.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=2 B=1 Z=1) at line 90 in the file '../../rtl/verilog/./i4002/i4002.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=2 B=1 Z=1) at line 90 in the file '../../rtl/verilog/./i4002/i4002.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=2 B=1 Z=1) at line 125 in the file '../../rtl/verilog/./i4002/i4002.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=2 B=1 Z=1) at line 125 in the file '../../rtl/verilog/./i4002/i4002.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=2 B=1 Z=1) at line 126 in the file '../../rtl/verilog/./i4002/i4002.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=2 B=1 Z=1) at line 126 in the file '../../rtl/verilog/./i4002/i4002.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'i4003' from file '../../rtl/verilog/./i4003/i4003.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'i4004' from file '../../rtl/verilog/./i4004/i4004.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'timing_io' from file '../../rtl/verilog/./i4004/timing_io.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'timing_generator' from file '../../rtl/verilog/./common/timing_generator.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'instruction_decode' from file '../../rtl/verilog/./i4004/instruction_decode.v'.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '==' in file '../../rtl/verilog/./i4004/instruction_decode.v' on line 156.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '==' in file '../../rtl/verilog/./i4004/instruction_decode.v' on line 138.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '==' in file '../../rtl/verilog/./i4004/instruction_decode.v' on line 159.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '==' in file '../../rtl/verilog/./i4004/instruction_decode.v' on line 148.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '==' in file '../../rtl/verilog/./i4004/instruction_decode.v' on line 158.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '==' in file '../../rtl/verilog/./i4004/instruction_decode.v' on line 151.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'alu' from file '../../rtl/verilog/./i4004/alu.v'.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '../../rtl/verilog/./i4004/alu.v' on line 111.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '../../rtl/verilog/./i4004/alu.v' on line 105.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '../../rtl/verilog/./i4004/alu.v' on line 112.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '../../rtl/verilog/./i4004/alu.v' on line 106.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '../../rtl/verilog/./i4004/alu.v' on line 113.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '../../rtl/verilog/./i4004/alu.v' on line 107.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '../../rtl/verilog/./i4004/alu.v' on line 114.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '../../rtl/verilog/./i4004/alu.v' on line 108.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'instruction_pointer' from file '../../rtl/verilog/./i4004/instruction_pointer.v'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'dram_array' in module 'instruction_pointer' in file '../../rtl/verilog/./i4004/instruction_pointer.v' on line 53.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'counter' from file '../../rtl/verilog/./common/counter.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'scratchpad' from file '../../rtl/verilog/./i4004/scratchpad.v'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'dram_array' in module 'scratchpad' in file '../../rtl/verilog/./i4004/scratchpad.v' on line 53.
Warning : Signal or variable has multiple drivers, including a constant driver. [CDFG2G-623]
        : 'data_out' in module 'i4004' in file '../../rtl/verilog/./i4004/i4004.v' on line 30, column 33.
        : Some tools may not accept this HDL.
Warning : In legacy_ui mode, Genus creates a blackbox as description for a module is not found. Black boxes represent unresolved references in the design and are usually not expected. Another possible reason is, some libraries are not read and the tool could not get the content for some macros or lib_cells. [CDFG-428]
        : A blackbox was created for instance 'pad_sysclk' in file '../../rtl/verilog/./mcs4_pad_frame.v' on line 34.
        : Check the kind of module a black box is. If it is a lib_cell or a macro, check why the corresponding .lib was not read in. This could be either due to a missing or faulty file or due to an incomplete init_lib_search_path attribute value making restricting access to the missing file. If it is a module of your design, verify whether the path to this module is a part of the files you read or else check that the init_hdl_search_path attribute is not missing some paths.
Warning : In legacy_ui mode, Genus creates a blackbox as description for a module is not found. Black boxes represent unresolved references in the design and are usually not expected. Another possible reason is, some libraries are not read and the tool could not get the content for some macros or lib_cells. [CDFG-428]
        : A blackbox was created for instance 'pad_p_out0' in file '../../rtl/verilog/./mcs4_pad_frame.v' on line 41.
Warning : In legacy_ui mode, Genus creates a blackbox as description for a module is not found. Black boxes represent unresolved references in the design and are usually not expected. Another possible reason is, some libraries are not read and the tool could not get the content for some macros or lib_cells. [CDFG-428]
        : A blackbox was created for instance 'pad_vdd' in file '../../rtl/verilog/./mcs4_pad_frame.v' on line 62.
Warning : In legacy_ui mode, Genus creates a blackbox as description for a module is not found. Black boxes represent unresolved references in the design and are usually not expected. Another possible reason is, some libraries are not read and the tool could not get the content for some macros or lib_cells. [CDFG-428]
        : A blackbox was created for instance 'pad_vss' in file '../../rtl/verilog/./mcs4_pad_frame.v' on line 63.
Warning : In legacy_ui mode, Genus creates a blackbox as description for a module is not found. Black boxes represent unresolved references in the design and are usually not expected. Another possible reason is, some libraries are not read and the tool could not get the content for some macros or lib_cells. [CDFG-428]
        : A blackbox was created for instance 'pad_vdd_ior' in file '../../rtl/verilog/./mcs4_pad_frame.v' on line 66.
Warning : In legacy_ui mode, Genus creates a blackbox as description for a module is not found. Black boxes represent unresolved references in the design and are usually not expected. Another possible reason is, some libraries are not read and the tool could not get the content for some macros or lib_cells. [CDFG-428]
        : A blackbox was created for instance 'pad_vss_ior' in file '../../rtl/verilog/./mcs4_pad_frame.v' on line 67.
Warning : In legacy_ui mode, Genus creates a blackbox as description for a module is not found. Black boxes represent unresolved references in the design and are usually not expected. Another possible reason is, some libraries are not read and the tool could not get the content for some macros or lib_cells. [CDFG-428]
        : A blackbox was created for instance 'NE_padIORINGCORNER' in file '../../rtl/verilog/./mcs4_pad_frame.v' on line 70.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom_array[0]' in module 'i4001_rom_ROM_NUMBER0' in file '../../rtl/verilog/./i4001/i4001_rom.v' on line 49, column 21, hid = 0.
        : The undriven signal handling can be controlled by setting the attribute 'hdl_unconnected_value' before syn_generic command.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom_array[1]' in module 'i4001_rom_ROM_NUMBER0' in file '../../rtl/verilog/./i4001/i4001_rom.v' on line 49, column 21, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom_array[2]' in module 'i4001_rom_ROM_NUMBER0' in file '../../rtl/verilog/./i4001/i4001_rom.v' on line 49, column 21, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom_array[3]' in module 'i4001_rom_ROM_NUMBER0' in file '../../rtl/verilog/./i4001/i4001_rom.v' on line 49, column 21, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom_array[4]' in module 'i4001_rom_ROM_NUMBER0' in file '../../rtl/verilog/./i4001/i4001_rom.v' on line 49, column 21, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom_array[5]' in module 'i4001_rom_ROM_NUMBER0' in file '../../rtl/verilog/./i4001/i4001_rom.v' on line 49, column 21, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom_array[6]' in module 'i4001_rom_ROM_NUMBER0' in file '../../rtl/verilog/./i4001/i4001_rom.v' on line 49, column 21, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom_array[7]' in module 'i4001_rom_ROM_NUMBER0' in file '../../rtl/verilog/./i4001/i4001_rom.v' on line 49, column 21, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom_array[8]' in module 'i4001_rom_ROM_NUMBER0' in file '../../rtl/verilog/./i4001/i4001_rom.v' on line 49, column 21, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom_array[9]' in module 'i4001_rom_ROM_NUMBER0' in file '../../rtl/verilog/./i4001/i4001_rom.v' on line 49, column 21, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom_array[10]' in module 'i4001_rom_ROM_NUMBER0' in file '../../rtl/verilog/./i4001/i4001_rom.v' on line 49, column 21, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom_array[11]' in module 'i4001_rom_ROM_NUMBER0' in file '../../rtl/verilog/./i4001/i4001_rom.v' on line 49, column 21, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom_array[12]' in module 'i4001_rom_ROM_NUMBER0' in file '../../rtl/verilog/./i4001/i4001_rom.v' on line 49, column 21, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom_array[13]' in module 'i4001_rom_ROM_NUMBER0' in file '../../rtl/verilog/./i4001/i4001_rom.v' on line 49, column 21, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom_array[14]' in module 'i4001_rom_ROM_NUMBER0' in file '../../rtl/verilog/./i4001/i4001_rom.v' on line 49, column 21, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom_array[15]' in module 'i4001_rom_ROM_NUMBER0' in file '../../rtl/verilog/./i4001/i4001_rom.v' on line 49, column 21, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom_array[16]' in module 'i4001_rom_ROM_NUMBER0' in file '../../rtl/verilog/./i4001/i4001_rom.v' on line 49, column 21, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom_array[17]' in module 'i4001_rom_ROM_NUMBER0' in file '../../rtl/verilog/./i4001/i4001_rom.v' on line 49, column 21, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom_array[18]' in module 'i4001_rom_ROM_NUMBER0' in file '../../rtl/verilog/./i4001/i4001_rom.v' on line 49, column 21, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom_array[19]' in module 'i4001_rom_ROM_NUMBER0' in file '../../rtl/verilog/./i4001/i4001_rom.v' on line 49, column 21, hid = 0.
Warning : Unconnected instance input port detected. [ELABUTL-124]
        : Unconnected input port 'test_pad' of instance 'i4004' of module 'i4004' in file '../../rtl/verilog/./mcs4.v' on line 179, column 17, hid = 0.
        : Run check_design to check 'Undriven Port(s)/Pin(s)' section for all unconnected instance input ports. It is better to double confirm with designer these unconnected instance input port are expected. During syn_gen the unconnected instance input ports are controlled by attribute 'hdl_unconnected_value', the default value is 0.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'data_out[0]' in module 'i4001_ROM_NUMBER0_IO_OUTPUT12_IO_PULLUP3'.
        : This may cause simulation mismatches between the original and synthesized designs.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'data_out[1]' in module 'i4001_ROM_NUMBER0_IO_OUTPUT12_IO_PULLUP3'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'data_out[2]' in module 'i4001_ROM_NUMBER0_IO_OUTPUT12_IO_PULLUP3'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'data_out[3]' in module 'i4001_ROM_NUMBER0_IO_OUTPUT12_IO_PULLUP3'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'data_out[0]' in module 'i4001_ROM_NUMBER1_IO_OUTPUT12_IO_PULLUP3'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'data_out[1]' in module 'i4001_ROM_NUMBER1_IO_OUTPUT12_IO_PULLUP3'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'data_out[2]' in module 'i4001_ROM_NUMBER1_IO_OUTPUT12_IO_PULLUP3'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'data_out[3]' in module 'i4001_ROM_NUMBER1_IO_OUTPUT12_IO_PULLUP3'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'data[0]' in module 'i4004'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'data[1]' in module 'i4004'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'data[2]' in module 'i4004'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'data[3]' in module 'i4004'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'data_dir' in module 'i4004'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'data_out[0]' in module 'i4004'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'data_out[1]' in module 'i4004'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'data_out[2]' in module 'i4004'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'data_out[3]' in module 'i4004'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'data_dir' in module 'mcs4'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'data_out[0]' in module 'mcs4'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'data_out[1]' in module 'mcs4'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'mcs4_pad_frame'.
Warning : Black-boxes are represented as unresolved references in the design. [TUI-273]
        : Cannot resolve reference to 'PADDI'.
        : Run check_design to get all unresolved instance. To resolve the reference, either load a technology library containing the cell by appending to the 'library' attribute, or read in the hdl file containing the module before performing elaboration. As the design is incomplete, synthesis results may not correspond to the entire design.
Warning : Black-boxes are represented as unresolved references in the design. [TUI-273]
        : Cannot resolve reference to 'PADDO'.
Warning : Black-boxes are represented as unresolved references in the design. [TUI-273]
        : Cannot resolve reference to 'PADVDD'.
Warning : Black-boxes are represented as unresolved references in the design. [TUI-273]
        : Cannot resolve reference to 'PADVSS'.
Warning : Black-boxes are represented as unresolved references in the design. [TUI-273]
        : Cannot resolve reference to 'PADVDDIOR'.
Warning : Black-boxes are represented as unresolved references in the design. [TUI-273]
        : Cannot resolve reference to 'PADVSSIOR'.
Warning : Black-boxes are represented as unresolved references in the design. [TUI-273]
        : Cannot resolve reference to 'padIORINGCORNER'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Rejected mux_rom_array[array_addr]_49_21 : has multidriven pins.

Rejected mux_rom_array[array_addr]_49_21 : has multidriven pins.

Completed Unified Mux Engine Tricks
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         2.00 | 
--------------------------------------------------------
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: mcs4_pad_frame, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.002s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: mcs4_pad_frame, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.001s)
        Computing net loads.
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
@file(Script_syn_mcs4_genus_MMMC.tcl) 86: puts "The design has been elaborated."
The design has been elaborated.
@file(Script_syn_mcs4_genus_MMMC.tcl) 89: init_design

Threads Configured:4
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Y' for the cell 'HOLDX1'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib, Line 67517)

Reading library /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.libInfo    : Appending library. [LBR-3]
        : Appending library 'fast_vdd1v2' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q1' for the cell 'SDFF2RX1'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib, Line 3574)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q2' for the cell 'SDFF2RX1'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib, Line 3578)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q1N' for the cell 'SDFF2RX1'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib, Line 3684)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q2N' for the cell 'SDFF2RX1'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib, Line 3688)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q1' for the cell 'SDFF2RX2'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib, Line 4486)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q2' for the cell 'SDFF2RX2'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib, Line 4490)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q1N' for the cell 'SDFF2RX2'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib, Line 4596)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q2N' for the cell 'SDFF2RX2'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib, Line 4600)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q1' for the cell 'SDFF4RX1'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib, Line 6358)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q2' for the cell 'SDFF4RX1'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib, Line 6362)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q3' for the cell 'SDFF4RX1'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib, Line 6366)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q4' for the cell 'SDFF4RX1'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib, Line 6370)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q1N' for the cell 'SDFF4RX1'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib, Line 6476)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q2N' for the cell 'SDFF4RX1'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib, Line 6480)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q3N' for the cell 'SDFF4RX1'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib, Line 6484)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q4N' for the cell 'SDFF4RX1'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib, Line 6488)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q1' for the cell 'SDFF4RX2'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib, Line 8262)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q2' for the cell 'SDFF4RX2'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib, Line 8266)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q3' for the cell 'SDFF4RX2'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib, Line 8270)

  Message Summary for Library both libraries:
  *******************************************
  Missing a function attribute in the output pin definition. [LBR-518]: 49
  Appending library. [LBR-3]: 1
  *******************************************
 
            Reading file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib'
            Reading file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib'
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.320000, 0.000000) in library 'fast_vdd1v2_multibitsDFF.lib'.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'HOLDX1/Y' has no function.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP7' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP7' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP9' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP9' must have an output pin.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX1'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX1'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX1'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX2'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX2'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX2'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX4' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX4'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX4' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX4'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX4' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX4'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHXL' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHXL' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX4'.
  Library has 324 usable logic and 128 usable sequential lib-cells.
Warning : Black-boxes are represented as unresolved references in the design. [TUI-273]
        : Cannot resolve reference to 'PADDI'.
Warning : Black-boxes are represented as unresolved references in the design. [TUI-273]
        : Cannot resolve reference to 'PADDI'.
Warning : Black-boxes are represented as unresolved references in the design. [TUI-273]
        : Cannot resolve reference to 'PADDI'.
Warning : Black-boxes are represented as unresolved references in the design. [TUI-273]
        : Cannot resolve reference to 'PADDO'.
Warning : Black-boxes are represented as unresolved references in the design. [TUI-273]
        : Cannot resolve reference to 'PADDO'.
Warning : Black-boxes are represented as unresolved references in the design. [TUI-273]
        : Cannot resolve reference to 'PADDO'.
Warning : Black-boxes are represented as unresolved references in the design. [TUI-273]
        : Cannot resolve reference to 'PADDO'.
Warning : Black-boxes are represented as unresolved references in the design. [TUI-273]
        : Cannot resolve reference to 'PADDO'.
Warning : Black-boxes are represented as unresolved references in the design. [TUI-273]
        : Cannot resolve reference to 'PADDO'.
Warning : Black-boxes are represented as unresolved references in the design. [TUI-273]
        : Cannot resolve reference to 'PADDO'.
Warning : Black-boxes are represented as unresolved references in the design. [TUI-273]
        : Cannot resolve reference to 'PADDO'.
Warning : Black-boxes are represented as unresolved references in the design. [TUI-273]
        : Cannot resolve reference to 'PADDO'.
Warning : Black-boxes are represented as unresolved references in the design. [TUI-273]
        : Cannot resolve reference to 'PADDO'.
Warning : Inconsistency detected among the units specified in the timing libraries being used. [LBR-714]
        : Libraries with inconsistent time/capacitance units were loaded.
        : Default system time/capacitance unit will be used.
Warning : Cannot find expected operating_conditions in library. [MMMC-102]
        : Operating_conditions (P=1.0 V=1.2 T=0.0 tree_type=balanced_tree) cannot be found for opcond:OP_mcs4_fast in any libraries of timing_condition:TC_mcs4_fast.
        : Using default operating conditions. Check for supported operating_conditions in libraries.
Started checking and loading power intent for design mcs4_pad_frame...
======================================================================
No power intent for design 'mcs4_pad_frame'.
Completed checking and loading power intent for design mcs4_pad_frame (runtime 0.00s).
======================================================================================
#
# Reading SDC ../../syn/constraints_mcs4_fast_sdc.tcl for view:view_mcs4_slow (constraint_mode:CM_mcs4_slow)
#
Error   : A required object parameter could not be found. [TUI-61] [parse_options]
        : An object of type 'design' named 'mcsc4_pad_frame' could not be found.
        : Check to make sure that the object exists and is of the correct type.  The 'what_is' command can be used to determine the type of an object.
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '6' of the SDC file '../../syn/constraints_mcs4_fast_sdc.tcl': current_design mcsc4_pad_frame.
        : The 'read_sdc' command encountered a problem while trying to evaluate an SDC command. This SDC command will be added to the Tcl variable $::dc::sdc_failed_commands.
Warning : The 'clock_ports' command did not find any clock ports. [TUI-220]
        : The design is design:mcs4_pad_frame
        : This is usually due to the design being combinational or having clock gating or clock generation logic.
Error   : A required object parameter could not be found. [TUI-61] [parse_options]
        : An object of type 'port|pin|hpin' named '' could not be found.
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '51' of the SDC file '../../syn/constraints_mcs4_fast_sdc.tcl': create_clock -name $EXTCLK  -add -period $EXTCLK_PERIOD [clock_ports].
Warning : Could not find requested search value. [SDC-208] [get_clocks]
        : The 'get_clocks' command on line '64' of the SDC file '../../syn/constraints_mcs4_fast_sdc.tcl'  cannot find any clocks named 'My_CLK'
        : Use get_* commands to find the objects along with a wild card entry in the name of the object to check if the object is existing with different naming style.
Error   : A required object parameter could not be found. [TUI-61] [parse_options]
        : An object of type 'clock' named '' could not be found.
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '64' of the SDC file '../../syn/constraints_mcs4_fast_sdc.tcl': set_clock_transition -rise -min $MINRISE [get_clocks $EXTCLK].
Warning : Could not find requested search value. [SDC-208] [get_clocks]
        : The 'get_clocks' command on line '65' of the SDC file '../../syn/constraints_mcs4_fast_sdc.tcl'  cannot find any clocks named 'My_CLK'
Error   : A required object parameter could not be found. [TUI-61] [parse_options]
        : An object of type 'clock' named '' could not be found.
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '65' of the SDC file '../../syn/constraints_mcs4_fast_sdc.tcl': set_clock_transition -rise -max $MAXRISE [get_clocks $EXTCLK].
Warning : Could not find requested search value. [SDC-208] [get_clocks]
        : The 'get_clocks' command on line '66' of the SDC file '../../syn/constraints_mcs4_fast_sdc.tcl'  cannot find any clocks named 'My_CLK'
Error   : A required object parameter could not be found. [TUI-61] [parse_options]
        : An object of type 'clock' named '' could not be found.
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '66' of the SDC file '../../syn/constraints_mcs4_fast_sdc.tcl': set_clock_transition -fall -min $MINFALL [get_clocks $EXTCLK].
Warning : Could not find requested search value. [SDC-208] [get_clocks]
        : The 'get_clocks' command on line '67' of the SDC file '../../syn/constraints_mcs4_fast_sdc.tcl'  cannot find any clocks named 'My_CLK'
Error   : A required object parameter could not be found. [TUI-61] [parse_options]
        : An object of type 'clock' named '' could not be found.
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '67' of the SDC file '../../syn/constraints_mcs4_fast_sdc.tcl': set_clock_transition -fall -max $MAXFALL [get_clocks $EXTCLK].
Error   : A required object parameter could not be found. [TUI-61] [parse_options]
        : An object of type 'clock|port|pin|hpin' named 'My_CLK' could not be found.
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '72' of the SDC file '../../syn/constraints_mcs4_fast_sdc.tcl': set_clock_latency -rise -source $CLK_LATENCY_R_SOURCE -early -late $EXTCLK  	.
Error   : A required object parameter could not be found. [TUI-61] [parse_options]
        : An object of type 'clock|port|pin|hpin' named 'My_CLK' could not be found.
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '73' of the SDC file '../../syn/constraints_mcs4_fast_sdc.tcl': set_clock_latency -fall -source $CLK_LATENCY_F_SOURCE -early -late $EXTCLK  	.
Error   : A required object parameter could not be found. [TUI-61] [parse_options]
        : An object of type 'clock|port|pin|hpin' named 'My_CLK' could not be found.
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '76' of the SDC file '../../syn/constraints_mcs4_fast_sdc.tcl': set_clock_latency -rise $CLK_LATENCY_R_NETWORK $EXTCLK.
Error   : A required object parameter could not be found. [TUI-61] [parse_options]
        : An object of type 'clock|port|pin|hpin' named 'My_CLK' could not be found.
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '77' of the SDC file '../../syn/constraints_mcs4_fast_sdc.tcl': set_clock_latency -fall $CLK_LATENCY_F_NETWORK $EXTCLK.
Warning : Could not find requested search value. [SDC-208] [get_clocks]
        : The 'get_clocks' command on line '81' of the SDC file '../../syn/constraints_mcs4_fast_sdc.tcl'  cannot find any clocks named 'My_CLK'
Error   : Option missing for SDC command. [SDC-203] [set_clock_uncertainty]
        : The 'set_clock_uncertainty' command on line '81' of the SDC file '../../syn/constraints_mcs4_fast_sdc.tcl' requires '-from', '-to', '-rise_from', '-fall_from', '-rise_to', '-fall_to', or list of objects option.
        : This SDC command requires the indicated options.  Check the SDC command and contact Cadence customer support if you believe this option combination should be supported.
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '81' of the SDC file '../../syn/constraints_mcs4_fast_sdc.tcl': set_clock_uncertainty -setup $CLK_UNCERTAINTY_SETUP [get_clocks $EXTCLK].
Warning : Could not find requested search value. [SDC-208] [get_clocks]
        : The 'get_clocks' command on line '82' of the SDC file '../../syn/constraints_mcs4_fast_sdc.tcl'  cannot find any clocks named 'My_CLK'
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '82' of the SDC file '../../syn/constraints_mcs4_fast_sdc.tcl': set_clock_uncertainty -hold  $CLK_UNCERTAINTY_HOLD [get_clocks $EXTCLK].
Warning : Could not find requested search value. [SDC-208] [get_clocks]
        : The 'get_clocks' command on line '88' of the SDC file '../../syn/constraints_mcs4_fast_sdc.tcl'  cannot find any clocks named 'My_CLK'
Error   : A required object parameter could not be found. [TUI-61] [parse_options]
        : An object of type 'clock' named '' could not be found.
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '88' of the SDC file '../../syn/constraints_mcs4_fast_sdc.tcl': set_input_delay -clock [get_clocks $EXTCLK] -add_delay $INPUT_DELAY -name I_DELAY [get_ports -filter '(direction == in || direction == inout) && name != sysclk'].
Warning : Could not find requested search value. [SDC-208] [get_clocks]
        : The 'get_clocks' command on line '95' of the SDC file '../../syn/constraints_mcs4_fast_sdc.tcl'  cannot find any clocks named 'My_CLK'
Error   : A required object parameter could not be found. [TUI-61] [parse_options]
        : An object of type 'clock' named '' could not be found.
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '95' of the SDC file '../../syn/constraints_mcs4_fast_sdc.tcl': set_output_delay -clock [get_clocks $EXTCLK] -add_delay $OUTPUT_DELAY -name O_DELAY [get_ports -filter 'direction == out || direction == inout'].
Warning : The given attribute is not valid on a port of this direction. [TIM-126]
        : The attribute 'external_driver_input_slew' cannot be applied to output port 'io_pad[7]'.
        : Check the port and attribute to see which one was incorrect.
Warning : The attribute is not applicable to the object. [TUI-67]
        : Cannot set attribute 'fixed_slew_by_mode' on: 
	port:mcs4_pad_frame/io_pad[7]
        : To see the description and usage for this attribute, type '::legacy::set_attribute -h <attr_name> *' (in legacy UI mode) or 'help * <attr_name> -detail' (in CUI mode).
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '104' of the SDC file '../../syn/constraints_mcs4_fast_sdc.tcl': set_driving_cell -lib_cell BUFX12 [get_ports { poc_pad clear_pad io_pad[*]}].
Statistics for commands executed by read_sdc:
 "all_outputs"              - successful      1 , failed      0 (runtime  0.00)
 "create_clock"             - successful      0 , failed      1 (runtime  0.00)
 "current_design"           - successful      1 , failed      1 (runtime  0.00)
 "get_clocks"               - successful      0 , failed      8 (runtime  0.00)
 "get_ports"                - successful      4 , failed      0 (runtime  0.00)
 "set_clock_latency"        - successful      0 , failed      4 (runtime  0.00)
 "set_clock_transition"     - successful      0 , failed      4 (runtime  0.00)
 "set_clock_uncertainty"    - successful      0 , failed      2 (runtime  0.00)
 "set_driving_cell"         - successful      0 , failed      1 (runtime  0.00)
 "set_input_delay"          - successful      0 , failed      1 (runtime  0.00)
 "set_load"                 - successful      1 , failed      0 (runtime  0.00)
 "set_load_unit"            - successful      1 , failed      0 (runtime  0.00)
 "set_max_capacitance"      - successful      1 , failed      0 (runtime  0.00)
 "set_max_fanout"           - successful      1 , failed      0 (runtime  0.00)
 "set_output_delay"         - successful      0 , failed      1 (runtime  0.00)
 "set_time_unit"            - successful      1 , failed      0 (runtime  0.00)
Warning : Total failed commands during read_sdc are 23
Warning : One or more commands failed when these constraints were applied. [SDC-209]
        : The 'read_sdc' command encountered a problem while processing commands.
        : You can examine the failed commands or save them to a file by querying the Tcl variable $::dc::sdc_failed_commands.
read_sdc completed in 00:00:00 (hh:mm:ss)
#
# Reading SDC ../../syn/constraints_mcs4_slow_sdc.tcl for view:view_mcs4_fast (constraint_mode:CM_mcs4_fast)
#
Error   : A required object parameter could not be found. [TUI-61] [parse_options]
        : An object of type 'design' named 'mcsc4_pad_frame' could not be found.
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '6' of the SDC file '../../syn/constraints_mcs4_slow_sdc.tcl': current_design mcsc4_pad_frame.
Warning : The 'clock_ports' command did not find any clock ports. [TUI-220]
        : The design is design:mcs4_pad_frame
Error   : A required object parameter could not be found. [TUI-61] [parse_options]
        : An object of type 'port|pin|hpin' named '' could not be found.
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '51' of the SDC file '../../syn/constraints_mcs4_slow_sdc.tcl': create_clock -name $EXTCLK  -add -period $EXTCLK_PERIOD [clock_ports].
Warning : Could not find requested search value. [SDC-208] [get_clocks]
        : The 'get_clocks' command on line '64' of the SDC file '../../syn/constraints_mcs4_slow_sdc.tcl'  cannot find any clocks named 'My_CLK'
Error   : A required object parameter could not be found. [TUI-61] [parse_options]
        : An object of type 'clock' named '' could not be found.
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '64' of the SDC file '../../syn/constraints_mcs4_slow_sdc.tcl': set_clock_transition -rise -min $MINRISE [get_clocks $EXTCLK].
Warning : Could not find requested search value. [SDC-208] [get_clocks]
        : The 'get_clocks' command on line '65' of the SDC file '../../syn/constraints_mcs4_slow_sdc.tcl'  cannot find any clocks named 'My_CLK'
Error   : A required object parameter could not be found. [TUI-61] [parse_options]
        : An object of type 'clock' named '' could not be found.
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '65' of the SDC file '../../syn/constraints_mcs4_slow_sdc.tcl': set_clock_transition -rise -max $MAXRISE [get_clocks $EXTCLK].
Warning : Could not find requested search value. [SDC-208] [get_clocks]
        : The 'get_clocks' command on line '66' of the SDC file '../../syn/constraints_mcs4_slow_sdc.tcl'  cannot find any clocks named 'My_CLK'
Error   : A required object parameter could not be found. [TUI-61] [parse_options]
        : An object of type 'clock' named '' could not be found.
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '66' of the SDC file '../../syn/constraints_mcs4_slow_sdc.tcl': set_clock_transition -fall -min $MINFALL [get_clocks $EXTCLK].
Warning : Could not find requested search value. [SDC-208] [get_clocks]
        : The 'get_clocks' command on line '67' of the SDC file '../../syn/constraints_mcs4_slow_sdc.tcl'  cannot find any clocks named 'My_CLK'
Error   : A required object parameter could not be found. [TUI-61] [parse_options]
        : An object of type 'clock' named '' could not be found.
Error   : A required object parameter could not be found. [TUI-61] [parse_options]
        : An object of type 'clock|port|pin|hpin' named 'My_CLK' could not be found.
Error   : A required object parameter could not be found. [TUI-61] [parse_options]
        : An object of type 'clock|port|pin|hpin' named 'My_CLK' could not be found.
Warning : Could not find requested search value. [SDC-208] [get_clocks]
        : The 'get_clocks' command on line '81' of the SDC file '../../syn/constraints_mcs4_slow_sdc.tcl'  cannot find any clocks named 'My_CLK'
Error   : Option missing for SDC command. [SDC-203] [set_clock_uncertainty]
        : The 'set_clock_uncertainty' command on line '81' of the SDC file '../../syn/constraints_mcs4_slow_sdc.tcl' requires '-from', '-to', '-rise_from', '-fall_from', '-rise_to', '-fall_to', or list of objects option.
Warning : Could not find requested search value. [SDC-208] [get_clocks]
        : The 'get_clocks' command on line '82' of the SDC file '../../syn/constraints_mcs4_slow_sdc.tcl'  cannot find any clocks named 'My_CLK'
Warning : Could not find requested search value. [SDC-208] [get_clocks]
        : The 'get_clocks' command on line '88' of the SDC file '../../syn/constraints_mcs4_slow_sdc.tcl'  cannot find any clocks named 'My_CLK'
Warning : Could not find requested search value. [SDC-208] [get_clocks]
        : The 'get_clocks' command on line '95' of the SDC file '../../syn/constraints_mcs4_slow_sdc.tcl'  cannot find any clocks named 'My_CLK'
Warning : The given attribute is not valid on a port of this direction. [TIM-126]
        : The attribute 'external_driver_input_slew' cannot be applied to output port 'io_pad[7]'.
Warning : The attribute is not applicable to the object. [TUI-67]
        : Cannot set attribute 'fixed_slew_by_mode' on: 
	port:mcs4_pad_frame/io_pad[7]
Statistics for commands executed by read_sdc:
 "all_outputs"              - successful      1 , failed      0 (runtime  0.00)
 "create_clock"             - successful      0 , failed      1 (runtime  0.00)
 "current_design"           - successful      1 , failed      1 (runtime  0.00)
 "get_clocks"               - successful      0 , failed      8 (runtime  0.00)
 "get_ports"                - successful      4 , failed      0 (runtime  0.00)
 "set_clock_latency"        - successful      0 , failed      4 (runtime  0.00)
 "set_clock_transition"     - successful      0 , failed      4 (runtime  0.00)
 "set_clock_uncertainty"    - successful      0 , failed      2 (runtime  0.00)
 "set_driving_cell"         - successful      0 , failed      1 (runtime  0.00)
 "set_input_delay"          - successful      0 , failed      1 (runtime  0.00)
 "set_load"                 - successful      1 , failed      0 (runtime  0.00)
 "set_load_unit"            - successful      1 , failed      0 (runtime  0.00)
 "set_max_capacitance"      - successful      1 , failed      0 (runtime  1.00)
 "set_max_fanout"           - successful      1 , failed      0 (runtime  0.00)
 "set_output_delay"         - successful      0 , failed      1 (runtime  0.00)
 "set_time_unit"            - successful      1 , failed      0 (runtime  0.00)
Warning : Total failed commands during read_sdc are 23
Warning : One or more commands failed when these constraints were applied. [SDC-209]
        : The 'read_sdc' command encountered a problem while processing commands.
read_sdc completed in 00:00:00 (hh:mm:ss)
  Setting attribute of root '/': 'read_qrc_tech_file_rc_corner' = true
@file(Script_syn_mcs4_genus_MMMC.tcl) 90: time_info init_design
stamp 'init_design' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:20:07 (May15) |  149.5 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:00:26) |  00:00:20(00:00:26) | 100.0(100.0) |    4:20:33 (May15) |  321.4 MB | init_design
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(Script_syn_mcs4_genus_MMMC.tcl) 91: puts "Design initialized for MMMC."
Design initialized for MMMC.
@file(Script_syn_mcs4_genus_MMMC.tcl) 94: check_design


 	 Check Design Report (c)
	 ------------------- 
 Summary
 ------- 

              Name                       Total
----------------------------------------------
Unresolved References                       29
Empty Modules                                0
Unloaded Port(s)                             3
Unloaded Sequential Pin(s)                   6
Unloaded Combinational Pin(s)               32
Assigns                                     33
Undriven Port(s)                             0
Undriven Leaf Pin(s)                         1
Undriven hierarchical pin(s)             32769
Multidriven Port(s)                          4
Multidriven Leaf Pin(s)                     29
Multidriven hierarchical Pin(s)             37
Multidriven unloaded net(s)                  0
Constant Port(s)                             0
Constant Leaf Pin(s)                         3
Constant hierarchical Pin(s)               150
Preserved leaf instance(s)                   0
Preserved hierarchical instance(s)           0
Feedthrough Modules(s)                       0
Libcells with no LEF cell                    0
Physical (LEF) cells with no libcell        78
Subdesigns with long module name             0
Physical only instance(s)                    0
Logical only instance(s)                     0


  Done Checking the design.
@file(Script_syn_mcs4_genus_MMMC.tcl) 95: puts "Design check completed."
Design check completed.
@file(Script_syn_mcs4_genus_MMMC.tcl) 103: puts "$::dc::sdc_failed_commands > failed.sdc"
# command failed at line '6' of file '../../syn/constraints_mcs4_slow_sdc.tcl':
current_design mcsc4_pad_frame
# command failed at line '51' of file '../../syn/constraints_mcs4_slow_sdc.tcl':
create_clock -name $EXTCLK  -add -period $EXTCLK_PERIOD [clock_ports]
# command failed at line '64' of file '../../syn/constraints_mcs4_slow_sdc.tcl':
set_clock_transition -rise -min $MINRISE [get_clocks $EXTCLK]
# command failed at line '65' of file '../../syn/constraints_mcs4_slow_sdc.tcl':
set_clock_transition -rise -max $MAXRISE [get_clocks $EXTCLK]
# command failed at line '66' of file '../../syn/constraints_mcs4_slow_sdc.tcl':
set_clock_transition -fall -min $MINFALL [get_clocks $EXTCLK]
# command failed at line '67' of file '../../syn/constraints_mcs4_slow_sdc.tcl':
set_clock_transition -fall -max $MAXFALL [get_clocks $EXTCLK]
# command failed at line '72' of file '../../syn/constraints_mcs4_slow_sdc.tcl':
set_clock_latency -rise -source $CLK_LATENCY_R_SOURCE -early -late $EXTCLK  	
# command failed at line '73' of file '../../syn/constraints_mcs4_slow_sdc.tcl':
set_clock_latency -fall -source $CLK_LATENCY_F_SOURCE -early -late $EXTCLK  	
# command failed at line '76' of file '../../syn/constraints_mcs4_slow_sdc.tcl':
set_clock_latency -rise $CLK_LATENCY_R_NETWORK $EXTCLK
# command failed at line '77' of file '../../syn/constraints_mcs4_slow_sdc.tcl':
set_clock_latency -fall $CLK_LATENCY_F_NETWORK $EXTCLK
# command failed at line '81' of file '../../syn/constraints_mcs4_slow_sdc.tcl':
set_clock_uncertainty -setup $CLK_UNCERTAINTY_SETUP [get_clocks $EXTCLK]
# command failed at line '82' of file '../../syn/constraints_mcs4_slow_sdc.tcl':
set_clock_uncertainty -hold  $CLK_UNCERTAINTY_HOLD [get_clocks $EXTCLK]
# command failed at line '88' of file '../../syn/constraints_mcs4_slow_sdc.tcl':
set_input_delay -clock [get_clocks $EXTCLK] -add_delay $INPUT_DELAY -name I_DELAY [get_ports -filter "(direction == in || direction == inout) && name != sysclk"]
# command failed at line '95' of file '../../syn/constraints_mcs4_slow_sdc.tcl':
set_output_delay -clock [get_clocks $EXTCLK] -add_delay $OUTPUT_DELAY -name O_DELAY [get_ports -filter "direction == out || direction == inout"]
# command failed at line '104' of file '../../syn/constraints_mcs4_slow_sdc.tcl':
set_driving_cell -lib_cell BUFX12 [get_ports { poc_pad clear_pad io_pad[*]}]
 > failed.sdc
@file(Script_syn_mcs4_genus_MMMC.tcl) 104: puts "Failed SDC commands (if any) written to failed.sdc"
Failed SDC commands (if any) written to failed.sdc
@file(Script_syn_mcs4_genus_MMMC.tcl) 107: puts "CHECK FOR NO-APPLIED CONSTRAINTS"
CHECK FOR NO-APPLIED CONSTRAINTS
@file(Script_syn_mcs4_genus_MMMC.tcl) 110: check_timing_intent -verbose
Info    : Timing analysis will be done for this view. [TUI-744]
        : View is 'analysis_view:mcs4_pad_frame/view_mcs4_fast'.
        : Worst paths will be shown in this view.
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           May 15 2025  04:20:38 am
  Module:                 mcs4_pad_frame
  Library domain:         TC_mcs4_slow
    Domain index:         0
    Technology library:   slow_vdd1v0 1.0
  Library domain:         TC_mcs4_fast
    Domain index:         1
    Technology library:   fast_vdd1v2 1.0
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

-------------------------------------------------------------------------------
Sequential clock pins without clock waveform

The following sequential clock pins have no clock waveform driving them in mode 
'view_mcs4_fast'.  No timing constraints will be derived for paths leading to   
or from these pins.                                                             

pin:mcs4_pad_frame/mcs4_core/clockgen/clk1_reg/clk
pin:mcs4_pad_frame/mcs4_core/clockgen/clk2_reg/clk
pin:mcs4_pad_frame/mcs4_core/clockgen/clockdiv_reg[0]/clk
pin:mcs4_pad_frame/mcs4_core/clockgen/clockdiv_reg[1]/clk
pin:mcs4_pad_frame/mcs4_core/clockgen/clockdiv_reg[2]/clk
pin:mcs4_pad_frame/mcs4_core/clockgen/clockdiv_reg[3]/clk
pin:mcs4_pad_frame/mcs4_core/clockgen/clockdiv_reg[4]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/alu_board/acc_out_reg[0]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/alu_board/acc_out_reg[1]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/alu_board/acc_out_reg[2]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/alu_board/acc_out_reg[3]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/alu_board/acc_reg[0]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/alu_board/acc_reg[1]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/alu_board/acc_reg[2]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/alu_board/acc_reg[3]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/alu_board/cy_1_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/alu_board/cy_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/alu_board/n0550_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/alu_board/n0749_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/alu_board/n0750_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/alu_board/n0751_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/alu_board/n0870_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/alu_board/n0871_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/alu_board/n0872_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/alu_board/n0873_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/alu_board/n0887_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/alu_board/n0889_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/alu_board/n0891_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/alu_board/n0893_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/alu_board/tmp_reg[0]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/alu_board/tmp_reg[1]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/alu_board/tmp_reg[2]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/alu_board/tmp_reg[3]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/id_board/n0343_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/id_board/n0360_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/id_board/n0362_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/id_board/n0380_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/id_board/n0397_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/id_board/n0405_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/id_board/n0414_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/id_board/n0425_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/id_board/n0433_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/id_board/n0797_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/id_board/n0801_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/id_board/n0805_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/id_board/opa_reg[0]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/id_board/opa_reg[1]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/id_board/opa_reg[2]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/id_board/opa_reg[3]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/id_board/opr_reg[0]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/id_board/opr_reg[1]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/id_board/opr_reg[2]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/id_board/opr_reg[3]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/addr_ptr_0/master_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/addr_ptr_0/slave_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/addr_ptr_1/master_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/addr_ptr_1/slave_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/addr_rfsh_0/master_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/addr_rfsh_0/slave_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/addr_rfsh_1/master_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/addr_rfsh_1/slave_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/carry_in_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/carry_out_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_array_reg[0][0]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_array_reg[0][10]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_array_reg[0][11]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_array_reg[0][1]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_array_reg[0][2]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_array_reg[0][3]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_array_reg[0][4]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_array_reg[0][5]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_array_reg[0][6]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_array_reg[0][7]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_array_reg[0][8]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_array_reg[0][9]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_array_reg[1][0]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_array_reg[1][10]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_array_reg[1][11]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_array_reg[1][1]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_array_reg[1][2]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_array_reg[1][3]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_array_reg[1][4]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_array_reg[1][5]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_array_reg[1][6]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_array_reg[1][7]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_array_reg[1][8]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_array_reg[1][9]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_array_reg[2][0]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_array_reg[2][10]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_array_reg[2][11]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_array_reg[2][1]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_array_reg[2][2]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_array_reg[2][3]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_array_reg[2][4]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_array_reg[2][5]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_array_reg[2][6]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_array_reg[2][7]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_array_reg[2][8]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_array_reg[2][9]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_array_reg[3][0]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_array_reg[3][10]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_array_reg[3][11]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_array_reg[3][1]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_array_reg[3][2]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_array_reg[3][3]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_array_reg[3][4]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_array_reg[3][5]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_array_reg[3][6]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_array_reg[3][7]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_array_reg[3][8]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_array_reg[3][9]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_temp_reg[0]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_temp_reg[10]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_temp_reg[11]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_temp_reg[1]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_temp_reg[2]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_temp_reg[3]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_temp_reg[4]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_temp_reg[5]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_temp_reg[6]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_temp_reg[7]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_temp_reg[8]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_temp_reg[9]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/incr_in_reg[0]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/incr_in_reg[1]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/incr_in_reg[2]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/incr_in_reg[3]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/n0374_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/n0384_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/n0416_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/n0438_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/n0517_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/row_reg[0]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/row_reg[1]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/din_n_reg[0]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/din_n_reg[1]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/din_n_reg[2]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/din_n_reg[3]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[0][0]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[0][1]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[0][2]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[0][3]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[0][4]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[0][5]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[0][6]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[0][7]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[1][0]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[1][1]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[1][2]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[1][3]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[1][4]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[1][5]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[1][6]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[1][7]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[2][0]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[2][1]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[2][2]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[2][3]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[2][4]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[2][5]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[2][6]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[2][7]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[3][0]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[3][1]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[3][2]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[3][3]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[3][4]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[3][5]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[3][6]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[3][7]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[4][0]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[4][1]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[4][2]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[4][3]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[4][4]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[4][5]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[4][6]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[4][7]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[5][0]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[5][1]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[5][2]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[5][3]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[5][4]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[5][5]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[5][6]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[5][7]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[6][0]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[6][1]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[6][2]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[6][3]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[6][4]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[6][5]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[6][6]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[6][7]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[7][0]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[7][1]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[7][2]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[7][3]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[7][4]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[7][5]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[7][6]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[7][7]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_temp_reg[0]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_temp_reg[1]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_temp_reg[2]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_temp_reg[3]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_temp_reg[4]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_temp_reg[5]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_temp_reg[6]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_temp_reg[7]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/n0592_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/n0615_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/reg_rfsh_0/master_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/reg_rfsh_0/slave_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/reg_rfsh_1/master_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/reg_rfsh_1/slave_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/reg_rfsh_2/master_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/reg_rfsh_2/slave_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/row_reg[0]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/row_reg[1]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/row_reg[2]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/tio_board/L_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/tio_board/data_o_reg[0]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/tio_board/data_o_reg[1]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/tio_board/data_o_reg[2]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/tio_board/data_o_reg[3]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/tio_board/n0278_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/tio_board/n0432_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/tio_board/n0685_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/tio_board/n0699_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/tio_board/n0707_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/tio_board/poc_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/tio_board/timing_generator/a11_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/tio_board/timing_generator/a12_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/tio_board/timing_generator/a21_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/tio_board/timing_generator/a22_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/tio_board/timing_generator/a31_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/tio_board/timing_generator/a32_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/tio_board/timing_generator/m11_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/tio_board/timing_generator/m12_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/tio_board/timing_generator/m21_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/tio_board/timing_generator/m22_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/tio_board/timing_generator/sync_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/tio_board/timing_generator/x11_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/tio_board/timing_generator/x12_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/tio_board/timing_generator/x21_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/tio_board/timing_generator/x22_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/tio_board/timing_generator/x31_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/tio_board/timing_generator/x32_reg/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/char_num_reg[0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/char_num_reg[1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/char_num_reg[2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/char_num_reg[3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/io_reg/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/opa_reg[0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/opa_reg[1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/opa_reg[2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/opa_reg[3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/oport_reg[0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/oport_reg[1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/oport_reg[2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/oport_reg[3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[0][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[0][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[0][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[0][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[10][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[10][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[10][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[10][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[11][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[11][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[11][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[11][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[12][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[12][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[12][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[12][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[13][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[13][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[13][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[13][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[14][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[14][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[14][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[14][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[15][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[15][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[15][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[15][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[16][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[16][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[16][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[16][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[17][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[17][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[17][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[17][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[18][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[18][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[18][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[18][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[19][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[19][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[19][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[19][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[1][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[1][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[1][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[1][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[20][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[20][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[20][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[20][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[21][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[21][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[21][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[21][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[22][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[22][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[22][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[22][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[23][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[23][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[23][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[23][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[24][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[24][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[24][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[24][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[25][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[25][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[25][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[25][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[26][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[26][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[26][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[26][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[27][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[27][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[27][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[27][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[28][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[28][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[28][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[28][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[29][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[29][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[29][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[29][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[2][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[2][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[2][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[2][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[30][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[30][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[30][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[30][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[31][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[31][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[31][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[31][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[3][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[3][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[3][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[3][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[4][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[4][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[4][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[4][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[5][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[5][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[5][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[5][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[6][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[6][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[6][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[6][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[7][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[7][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[7][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[7][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[8][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[8][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[8][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[8][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[9][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[9][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[9][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[9][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[0][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[0][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[0][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[0][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[10][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[10][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[10][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[10][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[11][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[11][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[11][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[11][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[12][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[12][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[12][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[12][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[13][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[13][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[13][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[13][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[14][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[14][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[14][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[14][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[15][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[15][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[15][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[15][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[16][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[16][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[16][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[16][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[17][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[17][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[17][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[17][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[18][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[18][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[18][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[18][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[19][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[19][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[19][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[19][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[1][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[1][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[1][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[1][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[20][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[20][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[20][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[20][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[21][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[21][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[21][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[21][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[22][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[22][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[22][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[22][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[23][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[23][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[23][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[23][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[24][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[24][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[24][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[24][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[25][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[25][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[25][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[25][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[26][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[26][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[26][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[26][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[27][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[27][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[27][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[27][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[28][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[28][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[28][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[28][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[29][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[29][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[29][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[29][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[2][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[2][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[2][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[2][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[30][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[30][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[30][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[30][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[31][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[31][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[31][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[31][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[3][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[3][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[3][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[3][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[4][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[4][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[4][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[4][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[5][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[5][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[5][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[5][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[6][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[6][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[6][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[6][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[7][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[7][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[7][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[7][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[8][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[8][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[8][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[8][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[9][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[9][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[9][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[9][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[0][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[0][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[0][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[0][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[10][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[10][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[10][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[10][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[11][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[11][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[11][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[11][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[12][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[12][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[12][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[12][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[13][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[13][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[13][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[13][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[14][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[14][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[14][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[14][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[15][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[15][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[15][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[15][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[16][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[16][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[16][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[16][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[17][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[17][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[17][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[17][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[18][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[18][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[18][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[18][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[19][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[19][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[19][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[19][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[1][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[1][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[1][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[1][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[20][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[20][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[20][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[20][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[21][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[21][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[21][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[21][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[22][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[22][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[22][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[22][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[23][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[23][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[23][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[23][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[24][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[24][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[24][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[24][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[25][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[25][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[25][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[25][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[26][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[26][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[26][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[26][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[27][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[27][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[27][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[27][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[28][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[28][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[28][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[28][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[29][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[29][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[29][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[29][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[2][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[2][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[2][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[2][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[30][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[30][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[30][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[30][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[31][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[31][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[31][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[31][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[3][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[3][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[3][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[3][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[4][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[4][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[4][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[4][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[5][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[5][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[5][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[5][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[6][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[6][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[6][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[6][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[7][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[7][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[7][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[7][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[8][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[8][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[8][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[8][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[9][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[9][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[9][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[9][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[0][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[0][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[0][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[0][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[10][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[10][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[10][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[10][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[11][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[11][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[11][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[11][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[12][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[12][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[12][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[12][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[13][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[13][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[13][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[13][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[14][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[14][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[14][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[14][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[15][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[15][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[15][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[15][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[16][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[16][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[16][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[16][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[17][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[17][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[17][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[17][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[18][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[18][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[18][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[18][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[19][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[19][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[19][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[19][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[1][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[1][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[1][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[1][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[20][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[20][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[20][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[20][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[21][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[21][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[21][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[21][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[22][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[22][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[22][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[22][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[23][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[23][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[23][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[23][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[24][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[24][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[24][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[24][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[25][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[25][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[25][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[25][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[26][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[26][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[26][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[26][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[27][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[27][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[27][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[27][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[28][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[28][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[28][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[28][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[29][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[29][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[29][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[29][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[2][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[2][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[2][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[2][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[30][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[30][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[30][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[30][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[31][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[31][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[31][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[31][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[3][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[3][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[3][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[3][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[4][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[4][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[4][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[4][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[5][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[5][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[5][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[5][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[6][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[6][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[6][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[6][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[7][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[7][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[7][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[7][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[8][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[8][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[8][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[8][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[9][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[9][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[9][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[9][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram_sel_reg/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/reg_num_reg[0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/reg_num_reg[1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/rfsh_addr_reg[0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/rfsh_addr_reg[1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/rfsh_addr_reg[2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/rfsh_addr_reg[3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/rfsh_addr_reg[4]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/rfsh_next_reg[0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/rfsh_next_reg[1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/rfsh_next_reg[2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/rfsh_next_reg[3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/rfsh_next_reg[4]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/src_ram_sel_reg/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/timing_recovery/a11_reg/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/timing_recovery/a12_reg/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/timing_recovery/a21_reg/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/timing_recovery/a22_reg/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/timing_recovery/a31_reg/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/timing_recovery/a32_reg/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/timing_recovery/m11_reg/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/timing_recovery/m12_reg/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/timing_recovery/m21_reg/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/timing_recovery/m22_reg/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/timing_recovery/x11_reg/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/timing_recovery/x12_reg/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/timing_recovery/x21_reg/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/timing_recovery/x22_reg/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/timing_recovery/x31_reg/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/timing_recovery/x32_reg/clk
pin:mcs4_pad_frame/mcs4_core/rom_0/chipsel_reg/clk
pin:mcs4_pad_frame/mcs4_core/rom_0/data_out_reg[0]/clk
pin:mcs4_pad_frame/mcs4_core/rom_0/data_out_reg[1]/clk
pin:mcs4_pad_frame/mcs4_core/rom_0/data_out_reg[2]/clk
pin:mcs4_pad_frame/mcs4_core/rom_0/data_out_reg[3]/clk
pin:mcs4_pad_frame/mcs4_core/rom_0/extbusdrive_reg/clk
pin:mcs4_pad_frame/mcs4_core/rom_0/fetch_addr_reg[0]/clk
pin:mcs4_pad_frame/mcs4_core/rom_0/fetch_addr_reg[1]/clk
pin:mcs4_pad_frame/mcs4_core/rom_0/fetch_addr_reg[2]/clk
pin:mcs4_pad_frame/mcs4_core/rom_0/fetch_addr_reg[3]/clk
pin:mcs4_pad_frame/mcs4_core/rom_0/fetch_addr_reg[4]/clk
pin:mcs4_pad_frame/mcs4_core/rom_0/fetch_addr_reg[5]/clk
pin:mcs4_pad_frame/mcs4_core/rom_0/fetch_addr_reg[6]/clk
pin:mcs4_pad_frame/mcs4_core/rom_0/fetch_addr_reg[7]/clk
pin:mcs4_pad_frame/mcs4_core/rom_0/io_out_reg[0]/clk
pin:mcs4_pad_frame/mcs4_core/rom_0/io_out_reg[1]/clk
pin:mcs4_pad_frame/mcs4_core/rom_0/io_out_reg[2]/clk
pin:mcs4_pad_frame/mcs4_core/rom_0/io_out_reg[3]/clk
pin:mcs4_pad_frame/mcs4_core/rom_0/n0128_reg/clk
pin:mcs4_pad_frame/mcs4_core/rom_0/n0135_reg/clk
pin:mcs4_pad_frame/mcs4_core/rom_0/n0161_reg/clk
pin:mcs4_pad_frame/mcs4_core/rom_0/rom_out_reg[0]/clk
pin:mcs4_pad_frame/mcs4_core/rom_0/rom_out_reg[1]/clk
pin:mcs4_pad_frame/mcs4_core/rom_0/rom_out_reg[2]/clk
pin:mcs4_pad_frame/mcs4_core/rom_0/rom_out_reg[3]/clk
pin:mcs4_pad_frame/mcs4_core/rom_0/srcff_reg/clk
pin:mcs4_pad_frame/mcs4_core/rom_0/timing_recovery/a11_reg/clk
pin:mcs4_pad_frame/mcs4_core/rom_0/timing_recovery/a12_reg/clk
pin:mcs4_pad_frame/mcs4_core/rom_0/timing_recovery/a21_reg/clk
pin:mcs4_pad_frame/mcs4_core/rom_0/timing_recovery/a22_reg/clk
pin:mcs4_pad_frame/mcs4_core/rom_0/timing_recovery/a31_reg/clk
pin:mcs4_pad_frame/mcs4_core/rom_0/timing_recovery/a32_reg/clk
pin:mcs4_pad_frame/mcs4_core/rom_0/timing_recovery/m11_reg/clk
pin:mcs4_pad_frame/mcs4_core/rom_0/timing_recovery/m12_reg/clk
pin:mcs4_pad_frame/mcs4_core/rom_0/timing_recovery/m21_reg/clk
pin:mcs4_pad_frame/mcs4_core/rom_0/timing_recovery/m22_reg/clk
pin:mcs4_pad_frame/mcs4_core/rom_0/timing_recovery/x11_reg/clk
pin:mcs4_pad_frame/mcs4_core/rom_0/timing_recovery/x12_reg/clk
pin:mcs4_pad_frame/mcs4_core/rom_0/timing_recovery/x21_reg/clk
pin:mcs4_pad_frame/mcs4_core/rom_0/timing_recovery/x22_reg/clk
pin:mcs4_pad_frame/mcs4_core/rom_0/timing_recovery/x31_reg/clk
pin:mcs4_pad_frame/mcs4_core/rom_0/timing_recovery/x32_reg/clk
pin:mcs4_pad_frame/mcs4_core/rom_1/chipsel_reg/clk
pin:mcs4_pad_frame/mcs4_core/rom_1/data_out_reg[0]/clk
pin:mcs4_pad_frame/mcs4_core/rom_1/data_out_reg[1]/clk
pin:mcs4_pad_frame/mcs4_core/rom_1/data_out_reg[2]/clk
pin:mcs4_pad_frame/mcs4_core/rom_1/data_out_reg[3]/clk
pin:mcs4_pad_frame/mcs4_core/rom_1/extbusdrive_reg/clk
pin:mcs4_pad_frame/mcs4_core/rom_1/fetch_addr_reg[0]/clk
pin:mcs4_pad_frame/mcs4_core/rom_1/fetch_addr_reg[1]/clk
pin:mcs4_pad_frame/mcs4_core/rom_1/fetch_addr_reg[2]/clk
pin:mcs4_pad_frame/mcs4_core/rom_1/fetch_addr_reg[3]/clk
pin:mcs4_pad_frame/mcs4_core/rom_1/fetch_addr_reg[4]/clk
pin:mcs4_pad_frame/mcs4_core/rom_1/fetch_addr_reg[5]/clk
pin:mcs4_pad_frame/mcs4_core/rom_1/fetch_addr_reg[6]/clk
pin:mcs4_pad_frame/mcs4_core/rom_1/fetch_addr_reg[7]/clk
pin:mcs4_pad_frame/mcs4_core/rom_1/io_out_reg[0]/clk
pin:mcs4_pad_frame/mcs4_core/rom_1/io_out_reg[1]/clk
pin:mcs4_pad_frame/mcs4_core/rom_1/io_out_reg[2]/clk
pin:mcs4_pad_frame/mcs4_core/rom_1/io_out_reg[3]/clk
pin:mcs4_pad_frame/mcs4_core/rom_1/n0128_reg/clk
pin:mcs4_pad_frame/mcs4_core/rom_1/n0135_reg/clk
pin:mcs4_pad_frame/mcs4_core/rom_1/n0161_reg/clk
pin:mcs4_pad_frame/mcs4_core/rom_1/rom_out_reg[0]/clk
pin:mcs4_pad_frame/mcs4_core/rom_1/rom_out_reg[1]/clk
pin:mcs4_pad_frame/mcs4_core/rom_1/rom_out_reg[2]/clk
pin:mcs4_pad_frame/mcs4_core/rom_1/rom_out_reg[3]/clk
pin:mcs4_pad_frame/mcs4_core/rom_1/srcff_reg/clk
pin:mcs4_pad_frame/mcs4_core/rom_1/timing_recovery/a11_reg/clk
pin:mcs4_pad_frame/mcs4_core/rom_1/timing_recovery/a12_reg/clk
pin:mcs4_pad_frame/mcs4_core/rom_1/timing_recovery/a21_reg/clk
pin:mcs4_pad_frame/mcs4_core/rom_1/timing_recovery/a22_reg/clk
pin:mcs4_pad_frame/mcs4_core/rom_1/timing_recovery/a31_reg/clk
pin:mcs4_pad_frame/mcs4_core/rom_1/timing_recovery/a32_reg/clk
pin:mcs4_pad_frame/mcs4_core/rom_1/timing_recovery/m11_reg/clk
pin:mcs4_pad_frame/mcs4_core/rom_1/timing_recovery/m12_reg/clk
pin:mcs4_pad_frame/mcs4_core/rom_1/timing_recovery/m21_reg/clk
pin:mcs4_pad_frame/mcs4_core/rom_1/timing_recovery/m22_reg/clk
pin:mcs4_pad_frame/mcs4_core/rom_1/timing_recovery/x11_reg/clk
pin:mcs4_pad_frame/mcs4_core/rom_1/timing_recovery/x12_reg/clk
pin:mcs4_pad_frame/mcs4_core/rom_1/timing_recovery/x21_reg/clk
pin:mcs4_pad_frame/mcs4_core/rom_1/timing_recovery/x22_reg/clk
pin:mcs4_pad_frame/mcs4_core/rom_1/timing_recovery/x31_reg/clk
pin:mcs4_pad_frame/mcs4_core/rom_1/timing_recovery/x32_reg/clk
pin:mcs4_pad_frame/mcs4_core/rom_store0/rom_data_reg[0]/clk
pin:mcs4_pad_frame/mcs4_core/rom_store0/rom_data_reg[1]/clk
pin:mcs4_pad_frame/mcs4_core/rom_store0/rom_data_reg[2]/clk
pin:mcs4_pad_frame/mcs4_core/rom_store0/rom_data_reg[3]/clk
pin:mcs4_pad_frame/mcs4_core/rom_store0/rom_data_reg[4]/clk
pin:mcs4_pad_frame/mcs4_core/rom_store0/rom_data_reg[5]/clk
pin:mcs4_pad_frame/mcs4_core/rom_store0/rom_data_reg[6]/clk
pin:mcs4_pad_frame/mcs4_core/rom_store0/rom_data_reg[7]/clk
pin:mcs4_pad_frame/mcs4_core/rom_store1/rom_data_reg[0]/clk
pin:mcs4_pad_frame/mcs4_core/rom_store1/rom_data_reg[1]/clk
pin:mcs4_pad_frame/mcs4_core/rom_store1/rom_data_reg[2]/clk
pin:mcs4_pad_frame/mcs4_core/rom_store1/rom_data_reg[3]/clk
pin:mcs4_pad_frame/mcs4_core/rom_store1/rom_data_reg[4]/clk
pin:mcs4_pad_frame/mcs4_core/rom_store1/rom_data_reg[5]/clk
pin:mcs4_pad_frame/mcs4_core/rom_store1/rom_data_reg[6]/clk
pin:mcs4_pad_frame/mcs4_core/rom_store1/rom_data_reg[7]/clk
pin:mcs4_pad_frame/mcs4_core/shiftreg/cp_delay_reg[0]/clk
pin:mcs4_pad_frame/mcs4_core/shiftreg/cp_delay_reg[1]/clk
pin:mcs4_pad_frame/mcs4_core/shiftreg/cp_delay_reg[2]/clk
pin:mcs4_pad_frame/mcs4_core/shiftreg/cp_delay_reg[3]/clk
pin:mcs4_pad_frame/mcs4_core/shiftreg/cp_delayed_reg/clk
pin:mcs4_pad_frame/mcs4_core/shiftreg/serial_out_reg/clk
pin:mcs4_pad_frame/mcs4_core/shiftreg/shifter_reg[0]/clk
pin:mcs4_pad_frame/mcs4_core/shiftreg/shifter_reg[1]/clk
pin:mcs4_pad_frame/mcs4_core/shiftreg/shifter_reg[2]/clk
pin:mcs4_pad_frame/mcs4_core/shiftreg/shifter_reg[3]/clk
pin:mcs4_pad_frame/mcs4_core/shiftreg/shifter_reg[4]/clk
pin:mcs4_pad_frame/mcs4_core/shiftreg/shifter_reg[5]/clk
pin:mcs4_pad_frame/mcs4_core/shiftreg/shifter_reg[6]/clk
pin:mcs4_pad_frame/mcs4_core/shiftreg/shifter_reg[7]/clk
pin:mcs4_pad_frame/mcs4_core/shiftreg/shifter_reg[8]/clk
pin:mcs4_pad_frame/mcs4_core/shiftreg/shifter_reg[9]/clk
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Nets with multiple drivers

The following nets have multiple drivers and at least one of the drivers is     
non-tristate:                                                                   

hnet:mcs4_pad_frame/clear_pad
hnet:mcs4_pad_frame/io_pad_w[0]
hnet:mcs4_pad_frame/io_pad_w[1]
hnet:mcs4_pad_frame/io_pad_w[2]
hnet:mcs4_pad_frame/io_pad_w[3]
hnet:mcs4_pad_frame/io_pad_w[4]
hnet:mcs4_pad_frame/io_pad_w[5]
hnet:mcs4_pad_frame/io_pad_w[6]
hnet:mcs4_pad_frame/io_pad_w[7]
hnet:mcs4_pad_frame/mcs4_core/data_dir
hnet:mcs4_pad_frame/mcs4_core/data_out[0]
hnet:mcs4_pad_frame/mcs4_core/data_out[1]
hnet:mcs4_pad_frame/mcs4_core/data_out[2]
hnet:mcs4_pad_frame/mcs4_core/data_out[3]
hnet:mcs4_pad_frame/p_out_w[0]
hnet:mcs4_pad_frame/p_out_w[1]
hnet:mcs4_pad_frame/p_out_w[2]
hnet:mcs4_pad_frame/p_out_w[3]
hnet:mcs4_pad_frame/p_out_w[4]
hnet:mcs4_pad_frame/p_out_w[5]
hnet:mcs4_pad_frame/p_out_w[6]
hnet:mcs4_pad_frame/p_out_w[7]
hnet:mcs4_pad_frame/p_out_w[8]
hnet:mcs4_pad_frame/p_out_w[9]
hnet:mcs4_pad_frame/poc_pad
hnet:mcs4_pad_frame/sysclk
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Inputs without clocked external delays

The following primary inputs have no clocked external delays in mode            
'view_mcs4_fast'.  As a result the timing paths leading from the ports have no  
timing constraints derived from clock waveforms.  The'external_delay' command   
is used to create new external delays.                                          

port:mcs4_pad_frame/VDD
port:mcs4_pad_frame/VDD_IOR
port:mcs4_pad_frame/VSS
port:mcs4_pad_frame/VSS_IOR
port:mcs4_pad_frame/clear_pad
port:mcs4_pad_frame/poc_pad
port:mcs4_pad_frame/sysclk
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Outputs without clocked external delays

The following primary outputs have no clocked external delays in mode           
'view_mcs4_fast'.  As a result the timing paths leading to the ports have no    
timing constraints derived from clock waveforms.  The'external_delay' command   
is used to create new external delays.                                          

port:mcs4_pad_frame/VDD
port:mcs4_pad_frame/VDD_IOR
port:mcs4_pad_frame/VSS
port:mcs4_pad_frame/VSS_IOR
port:mcs4_pad_frame/io_pad[0]
port:mcs4_pad_frame/io_pad[1]
port:mcs4_pad_frame/io_pad[2]
port:mcs4_pad_frame/io_pad[3]
port:mcs4_pad_frame/io_pad[4]
port:mcs4_pad_frame/io_pad[5]
port:mcs4_pad_frame/io_pad[6]
port:mcs4_pad_frame/io_pad[7]
port:mcs4_pad_frame/p_out[0]
port:mcs4_pad_frame/p_out[1]
port:mcs4_pad_frame/p_out[2]
port:mcs4_pad_frame/p_out[3]
port:mcs4_pad_frame/p_out[4]
port:mcs4_pad_frame/p_out[5]
port:mcs4_pad_frame/p_out[6]
port:mcs4_pad_frame/p_out[7]
port:mcs4_pad_frame/p_out[8]
port:mcs4_pad_frame/p_out[9]
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Inputs without external driver/transition

The following primary inputs have no external driver or input transition set.   
As a result the transition on the ports will be assumed as zero. The            
'external_driver' attribute is used to add and external driver or the           
'fixed_slew' attribute to add an external transition.                           

port:mcs4_pad_frame/VDD
port:mcs4_pad_frame/VDD_IOR
port:mcs4_pad_frame/VSS
port:mcs4_pad_frame/VSS_IOR
port:mcs4_pad_frame/sysclk
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Outputs without external load

The following primary outputs have no external load set. As a result the load   
on the ports will be assumed as zero. The 'external_pin_cap' attribute is used  
to add and external pin cap.                                                    

port:mcs4_pad_frame/VDD
port:mcs4_pad_frame/VDD_IOR
port:mcs4_pad_frame/VSS
port:mcs4_pad_frame/VSS_IOR
-------------------------------------------------------------------------------


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                    0
 Sequential clock pins without clock waveform                   920
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                      26
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           7
 Outputs without clocked external delays                         22
 Inputs without external driver/transition                        5
 Outputs without external load                                    4
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:        984
Info    : Timing analysis will be done for this view. [TUI-744]
        : View is 'analysis_view:mcs4_pad_frame/view_mcs4_slow'.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           May 15 2025  04:20:38 am
  Module:                 mcs4_pad_frame
  Library domain:         TC_mcs4_slow
    Domain index:         0
    Technology library:   slow_vdd1v0 1.0
  Library domain:         TC_mcs4_fast
    Domain index:         1
    Technology library:   fast_vdd1v2 1.0
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

-------------------------------------------------------------------------------
Sequential clock pins without clock waveform

The following sequential clock pins have no clock waveform driving them in mode 
'view_mcs4_slow'.  No timing constraints will be derived for paths leading to   
or from these pins.                                                             

pin:mcs4_pad_frame/mcs4_core/clockgen/clk1_reg/clk
pin:mcs4_pad_frame/mcs4_core/clockgen/clk2_reg/clk
pin:mcs4_pad_frame/mcs4_core/clockgen/clockdiv_reg[0]/clk
pin:mcs4_pad_frame/mcs4_core/clockgen/clockdiv_reg[1]/clk
pin:mcs4_pad_frame/mcs4_core/clockgen/clockdiv_reg[2]/clk
pin:mcs4_pad_frame/mcs4_core/clockgen/clockdiv_reg[3]/clk
pin:mcs4_pad_frame/mcs4_core/clockgen/clockdiv_reg[4]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/alu_board/acc_out_reg[0]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/alu_board/acc_out_reg[1]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/alu_board/acc_out_reg[2]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/alu_board/acc_out_reg[3]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/alu_board/acc_reg[0]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/alu_board/acc_reg[1]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/alu_board/acc_reg[2]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/alu_board/acc_reg[3]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/alu_board/cy_1_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/alu_board/cy_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/alu_board/n0550_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/alu_board/n0749_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/alu_board/n0750_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/alu_board/n0751_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/alu_board/n0870_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/alu_board/n0871_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/alu_board/n0872_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/alu_board/n0873_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/alu_board/n0887_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/alu_board/n0889_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/alu_board/n0891_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/alu_board/n0893_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/alu_board/tmp_reg[0]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/alu_board/tmp_reg[1]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/alu_board/tmp_reg[2]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/alu_board/tmp_reg[3]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/id_board/n0343_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/id_board/n0360_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/id_board/n0362_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/id_board/n0380_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/id_board/n0397_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/id_board/n0405_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/id_board/n0414_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/id_board/n0425_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/id_board/n0433_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/id_board/n0797_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/id_board/n0801_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/id_board/n0805_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/id_board/opa_reg[0]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/id_board/opa_reg[1]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/id_board/opa_reg[2]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/id_board/opa_reg[3]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/id_board/opr_reg[0]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/id_board/opr_reg[1]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/id_board/opr_reg[2]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/id_board/opr_reg[3]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/addr_ptr_0/master_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/addr_ptr_0/slave_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/addr_ptr_1/master_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/addr_ptr_1/slave_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/addr_rfsh_0/master_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/addr_rfsh_0/slave_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/addr_rfsh_1/master_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/addr_rfsh_1/slave_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/carry_in_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/carry_out_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_array_reg[0][0]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_array_reg[0][10]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_array_reg[0][11]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_array_reg[0][1]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_array_reg[0][2]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_array_reg[0][3]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_array_reg[0][4]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_array_reg[0][5]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_array_reg[0][6]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_array_reg[0][7]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_array_reg[0][8]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_array_reg[0][9]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_array_reg[1][0]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_array_reg[1][10]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_array_reg[1][11]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_array_reg[1][1]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_array_reg[1][2]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_array_reg[1][3]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_array_reg[1][4]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_array_reg[1][5]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_array_reg[1][6]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_array_reg[1][7]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_array_reg[1][8]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_array_reg[1][9]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_array_reg[2][0]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_array_reg[2][10]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_array_reg[2][11]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_array_reg[2][1]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_array_reg[2][2]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_array_reg[2][3]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_array_reg[2][4]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_array_reg[2][5]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_array_reg[2][6]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_array_reg[2][7]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_array_reg[2][8]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_array_reg[2][9]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_array_reg[3][0]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_array_reg[3][10]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_array_reg[3][11]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_array_reg[3][1]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_array_reg[3][2]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_array_reg[3][3]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_array_reg[3][4]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_array_reg[3][5]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_array_reg[3][6]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_array_reg[3][7]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_array_reg[3][8]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_array_reg[3][9]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_temp_reg[0]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_temp_reg[10]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_temp_reg[11]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_temp_reg[1]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_temp_reg[2]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_temp_reg[3]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_temp_reg[4]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_temp_reg[5]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_temp_reg[6]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_temp_reg[7]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_temp_reg[8]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/dram_temp_reg[9]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/incr_in_reg[0]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/incr_in_reg[1]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/incr_in_reg[2]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/incr_in_reg[3]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/n0374_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/n0384_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/n0416_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/n0438_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/n0517_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/row_reg[0]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/ip_board/row_reg[1]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/din_n_reg[0]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/din_n_reg[1]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/din_n_reg[2]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/din_n_reg[3]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[0][0]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[0][1]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[0][2]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[0][3]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[0][4]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[0][5]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[0][6]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[0][7]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[1][0]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[1][1]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[1][2]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[1][3]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[1][4]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[1][5]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[1][6]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[1][7]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[2][0]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[2][1]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[2][2]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[2][3]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[2][4]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[2][5]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[2][6]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[2][7]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[3][0]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[3][1]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[3][2]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[3][3]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[3][4]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[3][5]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[3][6]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[3][7]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[4][0]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[4][1]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[4][2]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[4][3]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[4][4]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[4][5]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[4][6]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[4][7]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[5][0]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[5][1]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[5][2]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[5][3]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[5][4]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[5][5]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[5][6]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[5][7]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[6][0]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[6][1]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[6][2]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[6][3]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[6][4]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[6][5]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[6][6]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[6][7]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[7][0]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[7][1]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[7][2]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[7][3]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[7][4]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[7][5]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[7][6]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_array_reg[7][7]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_temp_reg[0]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_temp_reg[1]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_temp_reg[2]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_temp_reg[3]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_temp_reg[4]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_temp_reg[5]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_temp_reg[6]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/dram_temp_reg[7]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/n0592_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/n0615_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/reg_rfsh_0/master_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/reg_rfsh_0/slave_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/reg_rfsh_1/master_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/reg_rfsh_1/slave_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/reg_rfsh_2/master_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/reg_rfsh_2/slave_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/row_reg[0]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/row_reg[1]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/sp_board/row_reg[2]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/tio_board/L_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/tio_board/data_o_reg[0]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/tio_board/data_o_reg[1]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/tio_board/data_o_reg[2]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/tio_board/data_o_reg[3]/clk
pin:mcs4_pad_frame/mcs4_core/i4004/tio_board/n0278_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/tio_board/n0432_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/tio_board/n0685_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/tio_board/n0699_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/tio_board/n0707_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/tio_board/poc_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/tio_board/timing_generator/a11_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/tio_board/timing_generator/a12_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/tio_board/timing_generator/a21_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/tio_board/timing_generator/a22_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/tio_board/timing_generator/a31_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/tio_board/timing_generator/a32_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/tio_board/timing_generator/m11_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/tio_board/timing_generator/m12_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/tio_board/timing_generator/m21_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/tio_board/timing_generator/m22_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/tio_board/timing_generator/sync_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/tio_board/timing_generator/x11_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/tio_board/timing_generator/x12_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/tio_board/timing_generator/x21_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/tio_board/timing_generator/x22_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/tio_board/timing_generator/x31_reg/clk
pin:mcs4_pad_frame/mcs4_core/i4004/tio_board/timing_generator/x32_reg/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/char_num_reg[0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/char_num_reg[1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/char_num_reg[2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/char_num_reg[3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/io_reg/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/opa_reg[0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/opa_reg[1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/opa_reg[2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/opa_reg[3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/oport_reg[0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/oport_reg[1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/oport_reg[2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/oport_reg[3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[0][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[0][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[0][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[0][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[10][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[10][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[10][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[10][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[11][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[11][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[11][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[11][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[12][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[12][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[12][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[12][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[13][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[13][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[13][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[13][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[14][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[14][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[14][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[14][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[15][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[15][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[15][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[15][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[16][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[16][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[16][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[16][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[17][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[17][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[17][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[17][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[18][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[18][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[18][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[18][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[19][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[19][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[19][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[19][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[1][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[1][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[1][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[1][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[20][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[20][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[20][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[20][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[21][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[21][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[21][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[21][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[22][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[22][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[22][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[22][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[23][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[23][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[23][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[23][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[24][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[24][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[24][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[24][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[25][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[25][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[25][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[25][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[26][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[26][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[26][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[26][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[27][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[27][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[27][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[27][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[28][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[28][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[28][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[28][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[29][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[29][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[29][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[29][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[2][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[2][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[2][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[2][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[30][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[30][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[30][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[30][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[31][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[31][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[31][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[31][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[3][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[3][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[3][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[3][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[4][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[4][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[4][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[4][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[5][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[5][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[5][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[5][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[6][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[6][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[6][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[6][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[7][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[7][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[7][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[7][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[8][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[8][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[8][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[8][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[9][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[9][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[9][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram0/ram_array_reg[9][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[0][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[0][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[0][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[0][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[10][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[10][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[10][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[10][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[11][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[11][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[11][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[11][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[12][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[12][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[12][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[12][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[13][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[13][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[13][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[13][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[14][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[14][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[14][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[14][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[15][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[15][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[15][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[15][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[16][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[16][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[16][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[16][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[17][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[17][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[17][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[17][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[18][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[18][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[18][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[18][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[19][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[19][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[19][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[19][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[1][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[1][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[1][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[1][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[20][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[20][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[20][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[20][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[21][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[21][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[21][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[21][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[22][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[22][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[22][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[22][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[23][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[23][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[23][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[23][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[24][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[24][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[24][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[24][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[25][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[25][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[25][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[25][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[26][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[26][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[26][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[26][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[27][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[27][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[27][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[27][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[28][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[28][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[28][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[28][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[29][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[29][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[29][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[29][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[2][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[2][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[2][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[2][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[30][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[30][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[30][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[30][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[31][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[31][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[31][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[31][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[3][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[3][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[3][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[3][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[4][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[4][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[4][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[4][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[5][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[5][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[5][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[5][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[6][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[6][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[6][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[6][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[7][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[7][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[7][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[7][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[8][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[8][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[8][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[8][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[9][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[9][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[9][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram1/ram_array_reg[9][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[0][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[0][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[0][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[0][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[10][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[10][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[10][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[10][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[11][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[11][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[11][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[11][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[12][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[12][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[12][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[12][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[13][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[13][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[13][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[13][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[14][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[14][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[14][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[14][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[15][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[15][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[15][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[15][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[16][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[16][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[16][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[16][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[17][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[17][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[17][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[17][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[18][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[18][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[18][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[18][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[19][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[19][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[19][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[19][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[1][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[1][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[1][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[1][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[20][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[20][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[20][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[20][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[21][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[21][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[21][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[21][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[22][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[22][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[22][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[22][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[23][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[23][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[23][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[23][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[24][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[24][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[24][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[24][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[25][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[25][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[25][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[25][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[26][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[26][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[26][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[26][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[27][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[27][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[27][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[27][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[28][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[28][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[28][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[28][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[29][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[29][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[29][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[29][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[2][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[2][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[2][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[2][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[30][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[30][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[30][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[30][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[31][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[31][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[31][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[31][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[3][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[3][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[3][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[3][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[4][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[4][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[4][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[4][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[5][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[5][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[5][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[5][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[6][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[6][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[6][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[6][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[7][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[7][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[7][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[7][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[8][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[8][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[8][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[8][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[9][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[9][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[9][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram2/ram_array_reg[9][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[0][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[0][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[0][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[0][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[10][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[10][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[10][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[10][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[11][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[11][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[11][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[11][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[12][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[12][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[12][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[12][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[13][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[13][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[13][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[13][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[14][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[14][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[14][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[14][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[15][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[15][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[15][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[15][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[16][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[16][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[16][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[16][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[17][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[17][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[17][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[17][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[18][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[18][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[18][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[18][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[19][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[19][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[19][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[19][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[1][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[1][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[1][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[1][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[20][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[20][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[20][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[20][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[21][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[21][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[21][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[21][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[22][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[22][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[22][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[22][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[23][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[23][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[23][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[23][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[24][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[24][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[24][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[24][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[25][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[25][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[25][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[25][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[26][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[26][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[26][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[26][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[27][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[27][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[27][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[27][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[28][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[28][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[28][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[28][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[29][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[29][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[29][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[29][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[2][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[2][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[2][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[2][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[30][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[30][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[30][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[30][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[31][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[31][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[31][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[31][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[3][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[3][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[3][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[3][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[4][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[4][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[4][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[4][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[5][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[5][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[5][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[5][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[6][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[6][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[6][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[6][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[7][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[7][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[7][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[7][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[8][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[8][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[8][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[8][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[9][0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[9][1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[9][2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram3/ram_array_reg[9][3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/ram_sel_reg/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/reg_num_reg[0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/reg_num_reg[1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/rfsh_addr_reg[0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/rfsh_addr_reg[1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/rfsh_addr_reg[2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/rfsh_addr_reg[3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/rfsh_addr_reg[4]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/rfsh_next_reg[0]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/rfsh_next_reg[1]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/rfsh_next_reg[2]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/rfsh_next_reg[3]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/rfsh_next_reg[4]/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/src_ram_sel_reg/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/timing_recovery/a11_reg/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/timing_recovery/a12_reg/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/timing_recovery/a21_reg/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/timing_recovery/a22_reg/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/timing_recovery/a31_reg/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/timing_recovery/a32_reg/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/timing_recovery/m11_reg/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/timing_recovery/m12_reg/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/timing_recovery/m21_reg/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/timing_recovery/m22_reg/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/timing_recovery/x11_reg/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/timing_recovery/x12_reg/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/timing_recovery/x21_reg/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/timing_recovery/x22_reg/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/timing_recovery/x31_reg/clk
pin:mcs4_pad_frame/mcs4_core/ram_0/timing_recovery/x32_reg/clk
pin:mcs4_pad_frame/mcs4_core/rom_0/chipsel_reg/clk
pin:mcs4_pad_frame/mcs4_core/rom_0/data_out_reg[0]/clk
pin:mcs4_pad_frame/mcs4_core/rom_0/data_out_reg[1]/clk
pin:mcs4_pad_frame/mcs4_core/rom_0/data_out_reg[2]/clk
pin:mcs4_pad_frame/mcs4_core/rom_0/data_out_reg[3]/clk
pin:mcs4_pad_frame/mcs4_core/rom_0/extbusdrive_reg/clk
pin:mcs4_pad_frame/mcs4_core/rom_0/fetch_addr_reg[0]/clk
pin:mcs4_pad_frame/mcs4_core/rom_0/fetch_addr_reg[1]/clk
pin:mcs4_pad_frame/mcs4_core/rom_0/fetch_addr_reg[2]/clk
pin:mcs4_pad_frame/mcs4_core/rom_0/fetch_addr_reg[3]/clk
pin:mcs4_pad_frame/mcs4_core/rom_0/fetch_addr_reg[4]/clk
pin:mcs4_pad_frame/mcs4_core/rom_0/fetch_addr_reg[5]/clk
pin:mcs4_pad_frame/mcs4_core/rom_0/fetch_addr_reg[6]/clk
pin:mcs4_pad_frame/mcs4_core/rom_0/fetch_addr_reg[7]/clk
pin:mcs4_pad_frame/mcs4_core/rom_0/io_out_reg[0]/clk
pin:mcs4_pad_frame/mcs4_core/rom_0/io_out_reg[1]/clk
pin:mcs4_pad_frame/mcs4_core/rom_0/io_out_reg[2]/clk
pin:mcs4_pad_frame/mcs4_core/rom_0/io_out_reg[3]/clk
pin:mcs4_pad_frame/mcs4_core/rom_0/n0128_reg/clk
pin:mcs4_pad_frame/mcs4_core/rom_0/n0135_reg/clk
pin:mcs4_pad_frame/mcs4_core/rom_0/n0161_reg/clk
pin:mcs4_pad_frame/mcs4_core/rom_0/rom_out_reg[0]/clk
pin:mcs4_pad_frame/mcs4_core/rom_0/rom_out_reg[1]/clk
pin:mcs4_pad_frame/mcs4_core/rom_0/rom_out_reg[2]/clk
pin:mcs4_pad_frame/mcs4_core/rom_0/rom_out_reg[3]/clk
pin:mcs4_pad_frame/mcs4_core/rom_0/srcff_reg/clk
pin:mcs4_pad_frame/mcs4_core/rom_0/timing_recovery/a11_reg/clk
pin:mcs4_pad_frame/mcs4_core/rom_0/timing_recovery/a12_reg/clk
pin:mcs4_pad_frame/mcs4_core/rom_0/timing_recovery/a21_reg/clk
pin:mcs4_pad_frame/mcs4_core/rom_0/timing_recovery/a22_reg/clk
pin:mcs4_pad_frame/mcs4_core/rom_0/timing_recovery/a31_reg/clk
pin:mcs4_pad_frame/mcs4_core/rom_0/timing_recovery/a32_reg/clk
pin:mcs4_pad_frame/mcs4_core/rom_0/timing_recovery/m11_reg/clk
pin:mcs4_pad_frame/mcs4_core/rom_0/timing_recovery/m12_reg/clk
pin:mcs4_pad_frame/mcs4_core/rom_0/timing_recovery/m21_reg/clk
pin:mcs4_pad_frame/mcs4_core/rom_0/timing_recovery/m22_reg/clk
pin:mcs4_pad_frame/mcs4_core/rom_0/timing_recovery/x11_reg/clk
pin:mcs4_pad_frame/mcs4_core/rom_0/timing_recovery/x12_reg/clk
pin:mcs4_pad_frame/mcs4_core/rom_0/timing_recovery/x21_reg/clk
pin:mcs4_pad_frame/mcs4_core/rom_0/timing_recovery/x22_reg/clk
pin:mcs4_pad_frame/mcs4_core/rom_0/timing_recovery/x31_reg/clk
pin:mcs4_pad_frame/mcs4_core/rom_0/timing_recovery/x32_reg/clk
pin:mcs4_pad_frame/mcs4_core/rom_1/chipsel_reg/clk
pin:mcs4_pad_frame/mcs4_core/rom_1/data_out_reg[0]/clk
pin:mcs4_pad_frame/mcs4_core/rom_1/data_out_reg[1]/clk
pin:mcs4_pad_frame/mcs4_core/rom_1/data_out_reg[2]/clk
pin:mcs4_pad_frame/mcs4_core/rom_1/data_out_reg[3]/clk
pin:mcs4_pad_frame/mcs4_core/rom_1/extbusdrive_reg/clk
pin:mcs4_pad_frame/mcs4_core/rom_1/fetch_addr_reg[0]/clk
pin:mcs4_pad_frame/mcs4_core/rom_1/fetch_addr_reg[1]/clk
pin:mcs4_pad_frame/mcs4_core/rom_1/fetch_addr_reg[2]/clk
pin:mcs4_pad_frame/mcs4_core/rom_1/fetch_addr_reg[3]/clk
pin:mcs4_pad_frame/mcs4_core/rom_1/fetch_addr_reg[4]/clk
pin:mcs4_pad_frame/mcs4_core/rom_1/fetch_addr_reg[5]/clk
pin:mcs4_pad_frame/mcs4_core/rom_1/fetch_addr_reg[6]/clk
pin:mcs4_pad_frame/mcs4_core/rom_1/fetch_addr_reg[7]/clk
pin:mcs4_pad_frame/mcs4_core/rom_1/io_out_reg[0]/clk
pin:mcs4_pad_frame/mcs4_core/rom_1/io_out_reg[1]/clk
pin:mcs4_pad_frame/mcs4_core/rom_1/io_out_reg[2]/clk
pin:mcs4_pad_frame/mcs4_core/rom_1/io_out_reg[3]/clk
pin:mcs4_pad_frame/mcs4_core/rom_1/n0128_reg/clk
pin:mcs4_pad_frame/mcs4_core/rom_1/n0135_reg/clk
pin:mcs4_pad_frame/mcs4_core/rom_1/n0161_reg/clk
pin:mcs4_pad_frame/mcs4_core/rom_1/rom_out_reg[0]/clk
pin:mcs4_pad_frame/mcs4_core/rom_1/rom_out_reg[1]/clk
pin:mcs4_pad_frame/mcs4_core/rom_1/rom_out_reg[2]/clk
pin:mcs4_pad_frame/mcs4_core/rom_1/rom_out_reg[3]/clk
pin:mcs4_pad_frame/mcs4_core/rom_1/srcff_reg/clk
pin:mcs4_pad_frame/mcs4_core/rom_1/timing_recovery/a11_reg/clk
pin:mcs4_pad_frame/mcs4_core/rom_1/timing_recovery/a12_reg/clk
pin:mcs4_pad_frame/mcs4_core/rom_1/timing_recovery/a21_reg/clk
pin:mcs4_pad_frame/mcs4_core/rom_1/timing_recovery/a22_reg/clk
pin:mcs4_pad_frame/mcs4_core/rom_1/timing_recovery/a31_reg/clk
pin:mcs4_pad_frame/mcs4_core/rom_1/timing_recovery/a32_reg/clk
pin:mcs4_pad_frame/mcs4_core/rom_1/timing_recovery/m11_reg/clk
pin:mcs4_pad_frame/mcs4_core/rom_1/timing_recovery/m12_reg/clk
pin:mcs4_pad_frame/mcs4_core/rom_1/timing_recovery/m21_reg/clk
pin:mcs4_pad_frame/mcs4_core/rom_1/timing_recovery/m22_reg/clk
pin:mcs4_pad_frame/mcs4_core/rom_1/timing_recovery/x11_reg/clk
pin:mcs4_pad_frame/mcs4_core/rom_1/timing_recovery/x12_reg/clk
pin:mcs4_pad_frame/mcs4_core/rom_1/timing_recovery/x21_reg/clk
pin:mcs4_pad_frame/mcs4_core/rom_1/timing_recovery/x22_reg/clk
pin:mcs4_pad_frame/mcs4_core/rom_1/timing_recovery/x31_reg/clk
pin:mcs4_pad_frame/mcs4_core/rom_1/timing_recovery/x32_reg/clk
pin:mcs4_pad_frame/mcs4_core/rom_store0/rom_data_reg[0]/clk
pin:mcs4_pad_frame/mcs4_core/rom_store0/rom_data_reg[1]/clk
pin:mcs4_pad_frame/mcs4_core/rom_store0/rom_data_reg[2]/clk
pin:mcs4_pad_frame/mcs4_core/rom_store0/rom_data_reg[3]/clk
pin:mcs4_pad_frame/mcs4_core/rom_store0/rom_data_reg[4]/clk
pin:mcs4_pad_frame/mcs4_core/rom_store0/rom_data_reg[5]/clk
pin:mcs4_pad_frame/mcs4_core/rom_store0/rom_data_reg[6]/clk
pin:mcs4_pad_frame/mcs4_core/rom_store0/rom_data_reg[7]/clk
pin:mcs4_pad_frame/mcs4_core/rom_store1/rom_data_reg[0]/clk
pin:mcs4_pad_frame/mcs4_core/rom_store1/rom_data_reg[1]/clk
pin:mcs4_pad_frame/mcs4_core/rom_store1/rom_data_reg[2]/clk
pin:mcs4_pad_frame/mcs4_core/rom_store1/rom_data_reg[3]/clk
pin:mcs4_pad_frame/mcs4_core/rom_store1/rom_data_reg[4]/clk
pin:mcs4_pad_frame/mcs4_core/rom_store1/rom_data_reg[5]/clk
pin:mcs4_pad_frame/mcs4_core/rom_store1/rom_data_reg[6]/clk
pin:mcs4_pad_frame/mcs4_core/rom_store1/rom_data_reg[7]/clk
pin:mcs4_pad_frame/mcs4_core/shiftreg/cp_delay_reg[0]/clk
pin:mcs4_pad_frame/mcs4_core/shiftreg/cp_delay_reg[1]/clk
pin:mcs4_pad_frame/mcs4_core/shiftreg/cp_delay_reg[2]/clk
pin:mcs4_pad_frame/mcs4_core/shiftreg/cp_delay_reg[3]/clk
pin:mcs4_pad_frame/mcs4_core/shiftreg/cp_delayed_reg/clk
pin:mcs4_pad_frame/mcs4_core/shiftreg/serial_out_reg/clk
pin:mcs4_pad_frame/mcs4_core/shiftreg/shifter_reg[0]/clk
pin:mcs4_pad_frame/mcs4_core/shiftreg/shifter_reg[1]/clk
pin:mcs4_pad_frame/mcs4_core/shiftreg/shifter_reg[2]/clk
pin:mcs4_pad_frame/mcs4_core/shiftreg/shifter_reg[3]/clk
pin:mcs4_pad_frame/mcs4_core/shiftreg/shifter_reg[4]/clk
pin:mcs4_pad_frame/mcs4_core/shiftreg/shifter_reg[5]/clk
pin:mcs4_pad_frame/mcs4_core/shiftreg/shifter_reg[6]/clk
pin:mcs4_pad_frame/mcs4_core/shiftreg/shifter_reg[7]/clk
pin:mcs4_pad_frame/mcs4_core/shiftreg/shifter_reg[8]/clk
pin:mcs4_pad_frame/mcs4_core/shiftreg/shifter_reg[9]/clk
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Nets with multiple drivers

The following nets have multiple drivers and at least one of the drivers is     
non-tristate:                                                                   

hnet:mcs4_pad_frame/clear_pad
hnet:mcs4_pad_frame/io_pad_w[0]
hnet:mcs4_pad_frame/io_pad_w[1]
hnet:mcs4_pad_frame/io_pad_w[2]
hnet:mcs4_pad_frame/io_pad_w[3]
hnet:mcs4_pad_frame/io_pad_w[4]
hnet:mcs4_pad_frame/io_pad_w[5]
hnet:mcs4_pad_frame/io_pad_w[6]
hnet:mcs4_pad_frame/io_pad_w[7]
hnet:mcs4_pad_frame/mcs4_core/data_dir
hnet:mcs4_pad_frame/mcs4_core/data_out[0]
hnet:mcs4_pad_frame/mcs4_core/data_out[1]
hnet:mcs4_pad_frame/mcs4_core/data_out[2]
hnet:mcs4_pad_frame/mcs4_core/data_out[3]
hnet:mcs4_pad_frame/p_out_w[0]
hnet:mcs4_pad_frame/p_out_w[1]
hnet:mcs4_pad_frame/p_out_w[2]
hnet:mcs4_pad_frame/p_out_w[3]
hnet:mcs4_pad_frame/p_out_w[4]
hnet:mcs4_pad_frame/p_out_w[5]
hnet:mcs4_pad_frame/p_out_w[6]
hnet:mcs4_pad_frame/p_out_w[7]
hnet:mcs4_pad_frame/p_out_w[8]
hnet:mcs4_pad_frame/p_out_w[9]
hnet:mcs4_pad_frame/poc_pad
hnet:mcs4_pad_frame/sysclk
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Inputs without clocked external delays

The following primary inputs have no clocked external delays in mode            
'view_mcs4_slow'.  As a result the timing paths leading from the ports have no  
timing constraints derived from clock waveforms.  The'external_delay' command   
is used to create new external delays.                                          

port:mcs4_pad_frame/VDD
port:mcs4_pad_frame/VDD_IOR
port:mcs4_pad_frame/VSS
port:mcs4_pad_frame/VSS_IOR
port:mcs4_pad_frame/clear_pad
port:mcs4_pad_frame/poc_pad
port:mcs4_pad_frame/sysclk
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Outputs without clocked external delays

The following primary outputs have no clocked external delays in mode           
'view_mcs4_slow'.  As a result the timing paths leading to the ports have no    
timing constraints derived from clock waveforms.  The'external_delay' command   
is used to create new external delays.                                          

port:mcs4_pad_frame/VDD
port:mcs4_pad_frame/VDD_IOR
port:mcs4_pad_frame/VSS
port:mcs4_pad_frame/VSS_IOR
port:mcs4_pad_frame/io_pad[0]
port:mcs4_pad_frame/io_pad[1]
port:mcs4_pad_frame/io_pad[2]
port:mcs4_pad_frame/io_pad[3]
port:mcs4_pad_frame/io_pad[4]
port:mcs4_pad_frame/io_pad[5]
port:mcs4_pad_frame/io_pad[6]
port:mcs4_pad_frame/io_pad[7]
port:mcs4_pad_frame/p_out[0]
port:mcs4_pad_frame/p_out[1]
port:mcs4_pad_frame/p_out[2]
port:mcs4_pad_frame/p_out[3]
port:mcs4_pad_frame/p_out[4]
port:mcs4_pad_frame/p_out[5]
port:mcs4_pad_frame/p_out[6]
port:mcs4_pad_frame/p_out[7]
port:mcs4_pad_frame/p_out[8]
port:mcs4_pad_frame/p_out[9]
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Inputs without external driver/transition

The following primary inputs have no external driver or input transition set.   
As a result the transition on the ports will be assumed as zero. The            
'external_driver' attribute is used to add and external driver or the           
'fixed_slew' attribute to add an external transition.                           

port:mcs4_pad_frame/VDD
port:mcs4_pad_frame/VDD_IOR
port:mcs4_pad_frame/VSS
port:mcs4_pad_frame/VSS_IOR
port:mcs4_pad_frame/sysclk
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Outputs without external load

The following primary outputs have no external load set. As a result the load   
on the ports will be assumed as zero. The 'external_pin_cap' attribute is used  
to add and external pin cap.                                                    

port:mcs4_pad_frame/VDD
port:mcs4_pad_frame/VDD_IOR
port:mcs4_pad_frame/VSS
port:mcs4_pad_frame/VSS_IOR
-------------------------------------------------------------------------------


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                    0
 Sequential clock pins without clock waveform                   920
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                      26
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           7
 Outputs without clocked external delays                         22
 Inputs without external driver/transition                        5
 Outputs without external load                                    4
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:        984

@file(Script_syn_mcs4_genus_MMMC.tcl) 111: puts "Timing Intent report generated."
Timing Intent report generated.
@file(Script_syn_mcs4_genus_MMMC.tcl) 114: report_clocks
============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           May 15 2025  04:20:39 am
  Module:                 mcs4_pad_frame
  Library domain:         TC_mcs4_slow
    Domain index:         0
    Technology library:   slow_vdd1v0 1.0
  Library domain:         TC_mcs4_fast
    Domain index:         1
    Technology library:   fast_vdd1v2 1.0
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

No clocks to report
@file(Script_syn_mcs4_genus_MMMC.tcl) 115: puts "Clock specifications reported."
Clock specifications reported.
@file(Script_syn_mcs4_genus_MMMC.tcl) 117: suspend

Execution has been suspended temporarily.
Enter 'resume' to continue.
Enter 'stop_suspend' to stop script execution
[SUSPEND]genus:root: 1> resume

Resuming...@file(Script_syn_mcs4_genus_MMMC.tcl) 120: puts "The number of exceptions is [llength [vfind "design:$DESIGN" -exception *]]"
The number of exceptions is 0
@file(Script_syn_mcs4_genus_MMMC.tcl) 127: if {![file exists ${_OUTPUTS_PATH}]} {
    file mkdir ${_OUTPUTS_PATH}
    puts "Creating directory ${_OUTPUTS_PATH}"
}
Creating directory outputs_dir
@file(Script_syn_mcs4_genus_MMMC.tcl) 132: if {![file exists ${_REPORTS_PATH}]} {
    file mkdir ${_REPORTS_PATH}
    puts "Creating directory ${_REPORTS_PATH}"
}
Creating directory reports_dir
@file(Script_syn_mcs4_genus_MMMC.tcl) 137: if {![file exists ${_LOG_PATH}]} {
    file mkdir ${_LOG_PATH}
    puts "Creating directory ${_LOG_PATH}"
}
Creating directory logs_dir
@file(Script_syn_mcs4_genus_MMMC.tcl) 146: set_db / .syn_generic_effort $GEN_EFF
  Setting attribute of root '/': 'syn_generic_effort' = medium
@file(Script_syn_mcs4_genus_MMMC.tcl) 147: syn_generic
      Running additional step before syn_gen...

Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'rom_array[0]' in module 'i4001_rom_ROM_NUMBER0'.
        : The 'hdl_unconnected_value' attribute controls treatment of undriven signal.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'rom_array[1]' in module 'i4001_rom_ROM_NUMBER0'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'rom_array[2]' in module 'i4001_rom_ROM_NUMBER0'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'rom_array[3]' in module 'i4001_rom_ROM_NUMBER0'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'rom_array[4]' in module 'i4001_rom_ROM_NUMBER0'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'rom_array[5]' in module 'i4001_rom_ROM_NUMBER0'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'rom_array[6]' in module 'i4001_rom_ROM_NUMBER0'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'rom_array[7]' in module 'i4001_rom_ROM_NUMBER0'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'rom_array[8]' in module 'i4001_rom_ROM_NUMBER0'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'rom_array[9]' in module 'i4001_rom_ROM_NUMBER0'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'rom_array[10]' in module 'i4001_rom_ROM_NUMBER0'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'rom_array[11]' in module 'i4001_rom_ROM_NUMBER0'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'rom_array[12]' in module 'i4001_rom_ROM_NUMBER0'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'rom_array[13]' in module 'i4001_rom_ROM_NUMBER0'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'rom_array[14]' in module 'i4001_rom_ROM_NUMBER0'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'rom_array[15]' in module 'i4001_rom_ROM_NUMBER0'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'rom_array[16]' in module 'i4001_rom_ROM_NUMBER0'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'rom_array[17]' in module 'i4001_rom_ROM_NUMBER0'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'rom_array[18]' in module 'i4001_rom_ROM_NUMBER0'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'rom_array[19]' in module 'i4001_rom_ROM_NUMBER0'.
Info    : Unconnected instance input port detected. [ELABUTL-129]
        : Assuming a  logic '0' value for unconnected input port 'test_pad' of instance 'i4004' of module 'i4004'.
        : The 'hdl_unconnected_value' attribute controls treatment of unconnected input port.
##Generic Timing Info for library domain: TC_mcs4_slow typical gate delay: 166.5 ps std_slew: 17.9 ps std_load: 1.0 fF
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: mcs4_pad_frame, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.002s)
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 6 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'mcs4_core/ram_0/oport_reg[1]', 'mcs4_core/ram_0/oport_reg[2]', 
'mcs4_core/ram_0/oport_reg[3]', 'mcs4_core/rom_0/n0128_reg', 
'mcs4_core/rom_1/n0128_reg', 'mcs4_core/shiftreg/serial_out_reg'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To see the list of deleted sequential, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 10 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'NE_padIORINGCORNER', 'NW_padIORINGCORNER', 'SE_padIORINGCORNER', 
'SW_padIORINGCORNER', 'mcs4_core/ram_0/ram0/mux_ram_array[addr2]_62_24', 
'mcs4_core/ram_0/ram1/mux_ram_array[addr2]_62_24', 
'mcs4_core/ram_0/ram2/mux_ram_array[addr2]_62_24', 
'mcs4_core/ram_0/ram3/mux_ram_array[addr2]_62_24', 
'mcs4_core/rom_0/mux_n0128_159_13', 'mcs4_core/rom_1/mux_n0128_159_13'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'mcs4_core/i4004/tio_board/n0432_reg'.
        : To prevent this optimization, set the 'optimize_constant_1_flops' root attribute to 'false' or 'optimize_constant_1_seq' instance attribute to 'false'.
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 1 sequential instance. 
Following instance is deleted as they do not drive any primary output:
'mcs4_core/i4004/tio_board/n0432_reg'.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 1.910 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
Metal1          H         0.00        0.000412  
Metal2          V         1.00        0.000416  
Metal3          H         1.00        0.000416  
Metal4          V         1.00        0.000416  
Metal5          H         1.00        0.000416  
Metal6          V         1.00        0.000416  
Metal7          H         1.00        0.000416  
Metal8          V         1.00        0.000416  
Metal9          H         1.00        0.000416  
Metal10         V         1.00        0.000444  
Metal11         H         1.00        0.000444  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
Metal1          H         0.00         1.226667  
Metal2          V         1.00         0.755000  
Metal3          H         1.00         0.755000  
Metal4          V         1.00         0.755000  
Metal5          H         1.00         0.755000  
Metal6          V         1.00         0.755000  
Metal7          H         1.00         0.755000  
Metal8          V         1.00         0.267500  
Metal9          H         1.00         0.267500  
Metal10         V         1.00         0.097273  
Metal11         H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'mcs4_pad_frame' to generic gates using 'medium' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:36(00:03:34) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:23:41 (May15) |  347.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
TNS Restructuring config: no_value at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: mcs4_pad_frame, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.003s)
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: mcs4_pad_frame, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.002s)
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 1.910 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
Metal1          H         0.00        0.000412  
Metal2          V         1.00        0.000416  
Metal3          H         1.00        0.000416  
Metal4          V         1.00        0.000416  
Metal5          H         1.00        0.000416  
Metal6          V         1.00        0.000416  
Metal7          H         1.00        0.000416  
Metal8          V         1.00        0.000416  
Metal9          H         1.00        0.000416  
Metal10         V         1.00        0.000444  
Metal11         H         1.00        0.000444  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
Metal1          H         0.00         1.226667  
Metal2          V         1.00         0.755000  
Metal3          H         1.00         0.755000  
Metal4          V         1.00         0.755000  
Metal5          H         1.00         0.755000  
Metal6          V         1.00         0.755000  
Metal7          H         1.00         0.755000  
Metal8          V         1.00         0.267500  
Metal9          H         1.00         0.267500  
Metal10         V         1.00         0.097273  
Metal11         H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Info    : Combinational hierarchical instances are merged. [GLO-46]
        : Combinational hierarchical instances that have less than or equal to 10 cells are merged. Please use the 'comb_seq_merge_message_threshold' root attribute to see the affected instances.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks
--------------------------------------------
| Trick | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------
--------------------------------------------
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: mcs4_pad_frame, recur: true)
Completed infer macro optimization (accepts: 0, rejects: 10, runtime: 0.068s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: mcs4_pad_frame, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: mcs4_pad_frame, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: mcs4_pad_frame, recur: true)
Rejected mux_row_100_13 : has multidriven pins.

Rejected mux_data_out_110_17 : has multidriven pins.

Rejected mux_io_out_255_17 : has multidriven pins.

Rejected mux_data_out_110_17 : has multidriven pins.

Rejected mux_io_out_255_17 : has multidriven pins.

Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.002s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: mcs4_pad_frame, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.003s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: mcs4_pad_frame, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.012s)
Starting priority mux optimization [v1.0] (stage: pre_rtlopt, startdef: mcs4_pad_frame, recur: true)
Completed priority mux optimization (accepts: 0, rejects: 0, runtime: 0.753s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: mcs4_pad_frame, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 0, runtime: 0.003s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: mcs4_pad_frame, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.090s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: mcs4_pad_frame, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.002s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: mcs4_pad_frame, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.013s)
Starting common select mux optimization [v1.0] (stage: pre_rtlopt, startdef: mcs4_pad_frame, recur: true)
Completed common select mux optimization (accepts: 0, rejects: 0, runtime: 0.004s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: mcs4_pad_frame, recur: true)
Completed identity transform (accepts: 0, rejects: 0, runtime: 0.022s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: mcs4_pad_frame, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.001s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: mcs4_pad_frame, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.003s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: mcs4_pad_frame, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.010s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: mcs4_pad_frame, recur: true)
Completed optimize datapath elements (accepts: 0, rejects: 0, runtime: 0.001s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: mcs4_pad_frame, recur: true)
Completed clip mux common data inputs (accepts: 2, rejects: 0, runtime: 0.347s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: mcs4_pad_frame, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.001s)
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks
--------------------------------------------
| Trick | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------
--------------------------------------------
Number of big hc bmuxes before = 4
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'sub_43_46' in module 'i4001_rom_ROM_NUMBER1' is ungrouped to improve datapath connectivity.
        : Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent this ungroup, set the root-level attribute 'auto_ungroup' to 'none'. You can also prevent individual ungroup with setting the attribute 'ungroup_ok' of instances or modules to 'false'.
Info    : Pre-processed datapath logic. [DPOPT-6]
        : Pre-processing optimizations applied to datapath logic in 'mcs4_pad_frame':
          live_trim(1) 
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'ram0' in module 'i4002' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'ram1' in module 'i4002' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'ram2' in module 'i4002' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'ram3' in module 'i4002' is ungrouped to improve datapath connectivity.
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 4 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'mcs4_core/rom_0/fetch_addr_reg[4]', 'mcs4_core/rom_0/fetch_addr_reg[5]', 
'mcs4_core/rom_0/fetch_addr_reg[6]', 'mcs4_core/rom_0/fetch_addr_reg[7]'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 hierarchical instance. 
Following instance is deleted as they do not drive any primary output:
'mcs4_core/rom_0/mux_fetch_addr_145_17'.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'mcs4_pad_frame'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_14_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
MaxCSA: Successfully built Maximal CSA Expression Expr0
      Timing increment_unsigned...
      Timing increment_unsigned_22...
      Timing increment_unsigned_31...
      Timing increment_unsigned_40...
      Timing increment_unsigned_49...
      Timing increment_unsigned_58...
      Timing increment_unsigned_67...
      Timing increment_unsigned_76...
CDN_DP_region_14_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_14_0_c0 in i4002: area: 6217453620 ,dp = 2 mux = 12 sg = slow         worst_clk_period: -4592024818112686007544091371623043813004152832110781083474987530434548819765321140516579626654680392906110065126800729164270879694187219469955113378228855615075034128434092163310164542077600748578610244716643515416258676369934689095608681774610783372403276652660868448931282944.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 skipped
CDN_DP_region_14_0_c1 in i4002: area: 6196087800 ,dp = 2 mux = 12 sg = fast         worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_14_0_c2 in i4002: area: 6196087800 ,dp = 2 mux = 12 sg = very_slow    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_14_0_c3 in i4002: area: 6196087800 ,dp = 2 mux = 12 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_14_0_c4 in i4002: area: 6196087800 ,dp = 2 mux = 12 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_14_0_c5 in i4002: area: 6196087800 ,dp = 2 mux = 12 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_14_0_c6 in i4002: area: 6196087800 ,dp = 2 mux = 12 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_14_0_c7 in i4002: area: 6196087800 ,dp = 2 mux = 12 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
Best config: CDN_DP_region_14_0_c7 in i4002: area: 6196087800 ,dp = 2 mux = 12 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
  Smallest config area : 6196087800.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_14_0_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area       6217453620         6196087800         6196087800         6196087800         6196087800         6196087800         6196087800         6196087800  
##>            WNS    +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_14_0_c7
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START             6217453620 (      )    214748364.70 (        )             0 (        )              
##> rewrite                        START             6308258355 ( +1.46)    214748364.70 (   +0.00)             0 (       0)              (a,ar) Expr0_from --> Expr0_to
##>                                  END             6548623830 ( +3.81)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             6217453620 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START             6217453620 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START             6217453620 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             6217453620 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             6217453620 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             6222795075 ( +0.09)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             6222795075 ( +0.09)    214748364.70 (   +0.00)             0 (       0)           0  
##>canonicalize_by_names           START             6222795075 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             6222795075 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START             6222795075 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             6222795075 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START             6222795075 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             6222795075 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START             6222795075 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             6222795075 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START             6222795075 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             6222795075 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START             6222795075 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             6222795075 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START             6222795075 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             6222795075 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START             6222795075 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             6222795075 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START             6222795075 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START             6222795075 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START             6222795075 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             6222795075 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START             6222795075 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             6222795075 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             6222795075 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             6222795075 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             6222795075 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             6222795075 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START             6222795075 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             6196087800 ( -0.43)    214748364.70 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START             6196087800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             6196087800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START             6196087800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             6196087800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>create_score                    START             6196087800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             6196087800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_14_0_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_14_0'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_21_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
CDN_DP_region_21_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_21_0_c0 in scratchpad: area: 1148412825 ,dp = 1 mux = 5 sg = slow         worst_clk_period: -4592024818112686007544091371623043813004152832110781083474987530434548819765321140516579626654680392906110065126800729164270879694187219469955113378228855615075034128434092163310164542077600748578610244716643515416258676369934689095608681774610783372403276652660868448931282944.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 skipped
CDN_DP_region_21_0_c1 in scratchpad: area: 1148412825 ,dp = 0 mux = 5 sg = fast         worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_21_0_c2 in scratchpad: area: 1148412825 ,dp = 0 mux = 5 sg = very_slow    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_21_0_c3 in scratchpad: area: 1148412825 ,dp = 0 mux = 5 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_21_0_c4 in scratchpad: area: 1148412825 ,dp = 0 mux = 5 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_21_0_c5 in scratchpad: area: 1148412825 ,dp = 0 mux = 5 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_21_0_c6 in scratchpad: area: 1148412825 ,dp = 0 mux = 5 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_21_0_c7 in scratchpad: area: 1148412825 ,dp = 0 mux = 5 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
Best config: CDN_DP_region_21_0_c7 in scratchpad: area: 1148412825 ,dp = 0 mux = 5 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
  Smallest config area : 1148412825.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_21_0_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area       1148412825         1148412825         1148412825         1148412825         1148412825         1148412825         1148412825         1148412825  
##>            WNS    +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_21_0_c7
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START             1148412825 (      )    214748364.70 (        )             0 (        )              
##>                                  END             1148412825 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START             1148412825 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START             1148412825 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1148412825 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             1148412825 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1148412825 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             1148412825 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>canonicalize_by_names           START             1148412825 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1148412825 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START             1148412825 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1148412825 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START             1148412825 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1148412825 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START             1148412825 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1148412825 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START             1148412825 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1148412825 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START             1148412825 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1148412825 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START             1148412825 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1148412825 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START             1148412825 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1148412825 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START             1148412825 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START             1148412825 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START             1148412825 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1148412825 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START             1148412825 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1148412825 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             1148412825 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             1148412825 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1148412825 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             1148412825 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START             1148412825 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1148412825 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START             1148412825 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1148412825 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START             1148412825 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1148412825 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>create_score                    START             1148412825 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1148412825 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_21_0_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_21_0'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_18_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
MaxCSA: Successfully built Maximal CSA Expression Expr1
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_18_0_c7' to a form more suitable for further optimization.
      Timing increment_unsigned_145...
      Timing increment_unsigned_145_155...
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_18_0_c1' to a form more suitable for further optimization.
      Timing increment_unsigned_145_166...
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_18_0_c2' to a form more suitable for further optimization.
      Timing increment_unsigned_145_177...
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_18_0_c3' to a form more suitable for further optimization.
      Timing increment_unsigned_145_188...
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_18_0_c4' to a form more suitable for further optimization.
      Timing increment_unsigned_145_199...
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_18_0_c5' to a form more suitable for further optimization.
      Timing increment_unsigned_145_210...
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_18_0_c6' to a form more suitable for further optimization.
      Timing increment_unsigned_145_221...
CDN_DP_region_18_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_18_0_c0 in instruction_pointer: area: 1399461210 ,dp = 3 mux = 6 sg = slow         worst_clk_period: -4592025224974282313075346161285116937797032535163488598354221307937492331641010987974726406940137838612799326296326853732047348818788141455116619056164697304856014440325155316352532220364605755972948209014725231469040370921925716801859049246711129358881930238170988918148694016.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 skipped
CDN_DP_region_18_0_c1 in instruction_pointer: area: 1233876105 ,dp = 1 mux = 5 sg = fast         worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_18_0_c2 in instruction_pointer: area: 1233876105 ,dp = 1 mux = 5 sg = very_slow    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_18_0_c3 in instruction_pointer: area: 1233876105 ,dp = 1 mux = 5 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_18_0_c4 in instruction_pointer: area: 1233876105 ,dp = 1 mux = 5 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_18_0_c5 in instruction_pointer: area: 1233876105 ,dp = 1 mux = 5 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_18_0_c6 in instruction_pointer: area: 1233876105 ,dp = 1 mux = 5 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_18_0_c7 in instruction_pointer: area: 1233876105 ,dp = 1 mux = 5 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
Best config: CDN_DP_region_18_0_c7 in instruction_pointer: area: 1233876105 ,dp = 1 mux = 5 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
  Smallest config area : 1233876105.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_18_0_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area       1399461210         1233876105         1233876105         1233876105         1233876105         1233876105         1233876105         1233876105  
##>            WNS    +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  1                  1                  1                  1                  1                  1                  1  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_18_0_c7
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START             1399461210 (      )    214748364.70 (        )             0 (        )              
##> rewrite                        START             1479583035 ( +5.73)    214748364.70 (   +0.00)             0 (       0)              (a,ar) Expr1_from --> Expr1_to
##>                                  END             1730631420 (+16.97)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             1399461210 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START             1399461210 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START             1399461210 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  rewrite                       START             1399461210 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              (a,csaa) inc_with_select --> inc_ci
##>                                  END             1308656475 ( -6.49)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             1308656475 ( -6.49)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             1308656475 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1297973565 ( -0.82)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             1297973565 ( -7.25)    214748364.70 (   +0.00)             0 (       0)           0  
##>canonicalize_by_names           START             1297973565 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1297973565 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START             1297973565 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1297973565 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START             1297973565 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1297973565 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START             1297973565 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1297973565 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START             1297973565 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1297973565 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START             1297973565 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1297973565 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START             1297973565 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1297973565 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START             1297973565 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1255241925 ( -3.29)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START             1255241925 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START             1255241925 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START             1255241925 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1255241925 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START             1255241925 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1255241925 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             1255241925 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             1255241925 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1255241925 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             1255241925 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START             1255241925 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1233876105 ( -1.70)    214748364.70 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START             1233876105 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1233876105 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START             1233876105 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1233876105 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>create_score                    START             1233876105 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1233876105 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_18_0_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_18_0'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(1), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_11_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
CDN_DP_region_11_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_11_0_c0 in i4001_ROM_NUMBER1_IO_OUTPUT12_IO_PULLUP3: area: 902705895 ,dp = 0 mux = 17 sg = slow         worst_clk_period: -4592024818112686007544091371623043813004152832110781083474987530434548819765321140516579626654680392906110065126800729164270879694187219469955113378228855615075034128434092163310164542077600748578610244716643515416258676369934689095608681774610783372403276652660868448931282944.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 skipped
CDN_DP_region_11_0_c1 in i4001_ROM_NUMBER1_IO_OUTPUT12_IO_PULLUP3: area: 902705895 ,dp = 0 mux = 17 sg = fast         worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_11_0_c2 in i4001_ROM_NUMBER1_IO_OUTPUT12_IO_PULLUP3: area: 902705895 ,dp = 0 mux = 17 sg = very_slow    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_11_0_c3 in i4001_ROM_NUMBER1_IO_OUTPUT12_IO_PULLUP3: area: 902705895 ,dp = 0 mux = 17 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_11_0_c4 in i4001_ROM_NUMBER1_IO_OUTPUT12_IO_PULLUP3: area: 902705895 ,dp = 0 mux = 17 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_11_0_c5 in i4001_ROM_NUMBER1_IO_OUTPUT12_IO_PULLUP3: area: 902705895 ,dp = 0 mux = 17 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_11_0_c6 in i4001_ROM_NUMBER1_IO_OUTPUT12_IO_PULLUP3: area: 902705895 ,dp = 0 mux = 17 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_11_0_c7 in i4001_ROM_NUMBER1_IO_OUTPUT12_IO_PULLUP3: area: 902705895 ,dp = 0 mux = 17 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
Best config: CDN_DP_region_11_0_c7 in i4001_ROM_NUMBER1_IO_OUTPUT12_IO_PULLUP3: area: 902705895 ,dp = 0 mux = 17 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
  Smallest config area : 902705895.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_11_0_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area        902705895          902705895          902705895          902705895          902705895          902705895          902705895          902705895  
##>            WNS    +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_11_0_c7
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START              902705895 (      )    214748364.70 (        )             0 (        )              
##>                                  END              902705895 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START              902705895 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START              902705895 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              902705895 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START              902705895 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              902705895 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END              902705895 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>canonicalize_by_names           START              902705895 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              902705895 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START              902705895 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              902705895 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START              902705895 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              902705895 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START              902705895 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              902705895 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START              902705895 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              902705895 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START              902705895 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              902705895 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START              902705895 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              902705895 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START              902705895 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              902705895 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START              902705895 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START              902705895 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START              902705895 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              902705895 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START              902705895 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              902705895 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END              902705895 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START              902705895 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              902705895 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END              902705895 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START              902705895 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              902705895 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START              902705895 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              902705895 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START              902705895 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              902705895 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>create_score                    START              902705895 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              902705895 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_11_0_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_11_0'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_15_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
MaxCSA: Successfully built Maximal CSA Expression Expr2
      Timing increment_unsigned_249...
      Timing increment_unsigned_249_253...
      Timing increment_unsigned_249_258...
      Timing increment_unsigned_249_263...
      Timing increment_unsigned_249_268...
      Timing increment_unsigned_249_273...
      Timing increment_unsigned_249_278...
      Timing increment_unsigned_249_283...
CDN_DP_region_15_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_15_0_c0 in i4003: area: 197633835 ,dp = 1 mux = 1 sg = slow         worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 skipped
CDN_DP_region_15_0_c1 in i4003: area: 186950925 ,dp = 1 mux = 1 sg = fast         worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_15_0_c2 in i4003: area: 186950925 ,dp = 1 mux = 1 sg = very_slow    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_15_0_c3 in i4003: area: 186950925 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_15_0_c4 in i4003: area: 186950925 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_15_0_c5 in i4003: area: 186950925 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_15_0_c6 in i4003: area: 186950925 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_15_0_c7 in i4003: area: 186950925 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
Best config: CDN_DP_region_15_0_c7 in i4003: area: 186950925 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
  Smallest config area : 186950925.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_15_0_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area        197633835          186950925          186950925          186950925          186950925          186950925          186950925          186950925  
##>            WNS    +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_15_0_c7
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START              197633835 (      )    214748364.70 (        )             0 (        )              
##> rewrite                        START              256389840 (+29.73)    214748364.70 (   +0.00)             0 (       0)              (a,ar) Expr2_from --> Expr2_to
##>                                  END              421974945 (+64.58)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END              197633835 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START              197633835 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START              197633835 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              197633835 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START              197633835 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              202975290 ( +2.70)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END              202975290 ( +2.70)    214748364.70 (   +0.00)             0 (       0)           0  
##>canonicalize_by_names           START              202975290 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              202975290 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START              202975290 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              202975290 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START              202975290 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              202975290 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START              202975290 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              202975290 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START              202975290 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              202975290 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START              202975290 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              202975290 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START              202975290 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              202975290 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START              202975290 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              202975290 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START              202975290 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START              202975290 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START              202975290 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              202975290 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START              202975290 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              202975290 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END              202975290 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START              202975290 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              202975290 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END              202975290 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START              202975290 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              186950925 ( -7.89)    214748364.70 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START              186950925 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              186950925 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START              186950925 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              186950925 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>create_score                    START              186950925 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              186950925 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_15_0_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_15_0'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_7_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
MaxCSA: Successfully built Maximal CSA Expression Expr3
      Timing increment_unsigned_289...
      Timing increment_unsigned_293...
      Timing increment_unsigned_297...
      Timing increment_unsigned_301...
      Timing increment_unsigned_305...
      Timing increment_unsigned_309...
      Timing increment_unsigned_313...
CDN_DP_region_7_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_7_0_c0 in clockgen_SYSCLK_TCY50: area: 128194920 ,dp = 1 mux = 0 sg = slow         worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 skipped
CDN_DP_region_7_0_c1 in clockgen_SYSCLK_TCY50: area: 106829100 ,dp = 1 mux = 0 sg = fast         worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_7_0_c2 in clockgen_SYSCLK_TCY50: area: 106829100 ,dp = 1 mux = 0 sg = very_slow    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_7_0_c3 in clockgen_SYSCLK_TCY50: area: 106829100 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_7_0_c4 in clockgen_SYSCLK_TCY50: area: 106829100 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_7_0_c5 in clockgen_SYSCLK_TCY50: area: 106829100 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_7_0_c6 in clockgen_SYSCLK_TCY50: area: 106829100 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_7_0_c7 in clockgen_SYSCLK_TCY50: area: 106829100 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
Best config: CDN_DP_region_7_0_c7 in clockgen_SYSCLK_TCY50: area: 106829100 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
  Smallest config area : 106829100.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_7_0_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area        128194920          106829100          106829100          106829100          106829100          106829100          106829100          106829100  
##>            WNS    +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_7_0_c7
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START              128194920 (      )    214748364.70 (        )             0 (        )              
##> rewrite                        START              218999655 (+70.83)    214748364.70 (   +0.00)             0 (       0)              (a,ar) Expr3_from --> Expr3_to
##>                                  END              459365130 (+109.76)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END              128194920 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START              128194920 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START              128194920 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              128194920 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START              128194920 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              133536375 ( +4.17)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END              133536375 ( +4.17)    214748364.70 (   +0.00)             0 (       0)           0  
##>canonicalize_by_names           START              133536375 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              133536375 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START              133536375 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              133536375 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START              133536375 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              133536375 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START              133536375 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              133536375 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START              133536375 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              133536375 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START              133536375 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              133536375 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START              133536375 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              133536375 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START              133536375 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              133536375 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START              133536375 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START              133536375 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START              133536375 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              133536375 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START              133536375 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              133536375 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END              133536375 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START              133536375 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              133536375 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END              133536375 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START              133536375 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              106829100 (-20.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START              106829100 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              106829100 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START              106829100 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              106829100 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>create_score                    START              106829100 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              106829100 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_7_0_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_7_0'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'rom_data_reg[0]' and 'rom_data_reg[1]' in 'i4001_rom_ROM_NUMBER0' have been merged.
        : To prevent merging of sequential instances, set the 'optimize_merge_flops' and 'optimize_merge_latches' root attributes to 'false' or the 'optimize_merge_seq' instance attribute to 'false'.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'rom_data_reg[0]' and 'rom_data_reg[2]' in 'i4001_rom_ROM_NUMBER0' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'rom_data_reg[0]' and 'rom_data_reg[3]' in 'i4001_rom_ROM_NUMBER0' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'rom_data_reg[0]' and 'rom_data_reg[4]' in 'i4001_rom_ROM_NUMBER0' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'rom_data_reg[0]' and 'rom_data_reg[5]' in 'i4001_rom_ROM_NUMBER0' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'rom_data_reg[0]' and 'rom_data_reg[6]' in 'i4001_rom_ROM_NUMBER0' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'rom_data_reg[0]' and 'rom_data_reg[7]' in 'i4001_rom_ROM_NUMBER0' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'rom_data_reg[0]' and 'rom_data_reg[1]' in 'i4001_rom_ROM_NUMBER1' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'rom_data_reg[0]' and 'rom_data_reg[2]' in 'i4001_rom_ROM_NUMBER1' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'rom_data_reg[0]' and 'rom_data_reg[3]' in 'i4001_rom_ROM_NUMBER1' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'rom_data_reg[0]' and 'rom_data_reg[4]' in 'i4001_rom_ROM_NUMBER1' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'rom_data_reg[0]' and 'rom_data_reg[5]' in 'i4001_rom_ROM_NUMBER1' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'rom_data_reg[0]' and 'rom_data_reg[6]' in 'i4001_rom_ROM_NUMBER1' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'rom_data_reg[0]' and 'rom_data_reg[7]' in 'i4001_rom_ROM_NUMBER1' have been merged.
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 14 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'mcs4_core/rom_store0/rom_data_reg[1]', 
'mcs4_core/rom_store0/rom_data_reg[2]', 
'mcs4_core/rom_store0/rom_data_reg[3]', 
'mcs4_core/rom_store0/rom_data_reg[4]', 
'mcs4_core/rom_store0/rom_data_reg[5]', 
'mcs4_core/rom_store0/rom_data_reg[6]', 
'mcs4_core/rom_store0/rom_data_reg[7]', 
'mcs4_core/rom_store1/rom_data_reg[1]', 
'mcs4_core/rom_store1/rom_data_reg[2]', 
'mcs4_core/rom_store1/rom_data_reg[3]', 
'mcs4_core/rom_store1/rom_data_reg[4]', 
'mcs4_core/rom_store1/rom_data_reg[5]', 
'mcs4_core/rom_store1/rom_data_reg[6]', 
'mcs4_core/rom_store1/rom_data_reg[7]'.
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'mcs4_pad_frame'.
      Removing temporary intermediate hierarchies under mcs4_pad_frame
Number of big hc bmuxes after = 4
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: mcs4_pad_frame, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.001s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: mcs4_pad_frame, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.002s)
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 14 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'mcs4_core/rom_0/fetch_addr_reg[1]', 'mcs4_core/rom_0/fetch_addr_reg[2]', 
'mcs4_core/rom_0/fetch_addr_reg[3]', 'mcs4_core/rom_0/io_out_reg[0]', 
'mcs4_core/rom_0/io_out_reg[1]', 'mcs4_core/rom_1/fetch_addr_reg[1]', 
'mcs4_core/rom_1/fetch_addr_reg[2]', 'mcs4_core/rom_1/fetch_addr_reg[3]', 
'mcs4_core/rom_1/fetch_addr_reg[4]', 'mcs4_core/rom_1/fetch_addr_reg[5]', 
'mcs4_core/rom_1/fetch_addr_reg[6]', 'mcs4_core/rom_1/fetch_addr_reg[7]', 
'mcs4_core/rom_1/io_out_reg[0]', 'mcs4_core/rom_1/io_out_reg[1]'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 15 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'mcs4_core/rom_0/g136', 'mcs4_core/rom_0/g138', 'mcs4_core/rom_0/g140', 
'mcs4_core/rom_0/g142', 'mcs4_core/rom_0/g144', 'mcs4_core/rom_1/g198', 
'mcs4_core/rom_1/g200', 'mcs4_core/rom_1/g202', 'mcs4_core/rom_1/g204', 
'mcs4_core/rom_1/g206', 'mcs4_core/rom_1/g208', 'mcs4_core/rom_1/g210', 
'mcs4_core/rom_1/g212', 'mcs4_core/rom_1/g214', 
'mcs4_core/rom_1/mux_fetch_addr_145_17'.
              Optimizing muxes in design 'clockgen_SYSCLK_TCY50'.
              Post blast muxes in design 'clockgen_SYSCLK_TCY50'.
              Optimizing muxes in design 'i4002'.
              Post blast muxes in design 'i4002'.
              Optimizing muxes in design 'i4003'.
              Post blast muxes in design 'i4003'.
              Optimizing muxes in design 'i4001_ROM_NUMBER1_IO_OUTPUT12_IO_PULLUP3'.
              Post blast muxes in design 'i4001_ROM_NUMBER1_IO_OUTPUT12_IO_PULLUP3'.
              Optimizing muxes in design 'i4004'.
              Post blast muxes in design 'i4004'.
              Optimizing muxes in design 'i4001_ROM_NUMBER0_IO_OUTPUT12_IO_PULLUP3'.
              Post blast muxes in design 'i4001_ROM_NUMBER0_IO_OUTPUT12_IO_PULLUP3'.
              Optimizing muxes in design 'timing_io'.
              Post blast muxes in design 'timing_io'.
              Optimizing muxes in design 'scratchpad'.
              Post blast muxes in design 'scratchpad'.
              Optimizing muxes in design 'alu'.
              Post blast muxes in design 'alu'.
              Optimizing muxes in design 'instruction_pointer'.
              Post blast muxes in design 'instruction_pointer'.
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: mcs4_pad_frame, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.187s)
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
|     Id      |  Sev   |Count |                                                            Message Text                                                             |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| CDFG-250    |Info    |    5 |Processing multi-dimensional arrays.                                                                                                 |
| CDFG-428    |Warning |    7 |In legacy_ui mode, Genus creates a blackbox as description for a module is not found. Black boxes represent unresolved references in |
|             |        |      | the design and are usually not expected. Another possible reason is, some libraries are not read and the tool could not get the     |
|             |        |      | content for some macros or lib_cells.                                                                                               |
|             |        |      |Check the kind of module a black box is. If it is a lib_cell or a macro, check why the corresponding .lib was not read in. This      |
|             |        |      | could be either due to a missing or faulty file or due to an incomplete init_lib_search_path attribute value making restricting     |
|             |        |      | access to the missing file. If it is a module of your design, verify whether the path to this module is a part of the files you     |
|             |        |      | read or else check that the init_hdl_search_path attribute is not missing some paths.                                               |
| CDFG-738    |Info    |   11 |Common subexpression eliminated.                                                                                                     |
| CDFG-739    |Info    |   11 |Common subexpression kept.                                                                                                           |
| CDFG-771    |Info    |    1 |Replaced logic with a constant value.                                                                                                |
| CDFG2G-622  |Warning |   22 |Signal or variable has multiple drivers.                                                                                             |
|             |        |      |This may cause simulation mismatches between the original and synthesized designs.                                                   |
| CDFG2G-623  |Warning |    1 |Signal or variable has multiple drivers, including a constant driver.                                                                |
|             |        |      |Some tools may not accept this HDL.                                                                                                  |
| CWD-19      |Info    |  101 |An implementation was inferred.                                                                                                      |
| CWD-36      |Info    |   20 |Sorted the set of valid implementations for synthetic operator.                                                                      |
| DPOPT-1     |Info    |    1 |Optimizing datapath logic.                                                                                                           |
| DPOPT-2     |Info    |    1 |Done optimizing datapath logic.                                                                                                      |
| DPOPT-3     |Info    |    6 |Implementing datapath configurations.                                                                                                |
| DPOPT-4     |Info    |    6 |Done implementing datapath configurations.                                                                                           |
| DPOPT-6     |Info    |    1 |Pre-processed datapath logic.                                                                                                        |
| ELAB-1      |Info    |    1 |Elaborating Design.                                                                                                                  |
| ELAB-2      |Info    |   18 |Elaborating Subdesign.                                                                                                               |
| ELAB-3      |Info    |    1 |Done Elaborating Design.                                                                                                             |
| ELABUTL-124 |Warning |    1 |Unconnected instance input port detected.                                                                                            |
|             |        |      |Run check_design to check 'Undriven Port(s)/Pin(s)                                                                                   |
|             |        |      | ' section for all unconnected instance input ports. It is better to double confirm with designer these unconnected instance input   |
|             |        |      | port are expected. During syn_gen the unconnected instance input ports are controlled by attribute 'hdl_unconnected_value', the     |
|             |        |      | default value is 0.                                                                                                                 |
| ELABUTL-125 |Warning | 4096 |Undriven signal detected.                                                                                                            |
|             |        |      |The undriven signal handling can be controlled by setting the attribute 'hdl_unconnected_value' before syn_generic command.          |
| ELABUTL-129 |Info    |    1 |Unconnected instance input port detected.                                                                                            |
|             |        |      |The 'hdl_unconnected_value' attribute controls treatment of unconnected input port.                                                  |
| ELABUTL-130 |Info    | 4096 |Undriven signal detected.                                                                                                            |
|             |        |      |The 'hdl_unconnected_value' attribute controls treatment of undriven signal.                                                         |
| ELABUTL-132 |Info    |   52 |Unused instance port.                                                                                                                |
|             |        |      |Please check the reported scenario of unconnected instance port to ensure that it matches the design intent.                         |
| GLO-13      |Info    |    1 |Replacing a flip-flop with a logic constant 1.                                                                                       |
|             |        |      |To prevent this optimization, set the 'optimize_constant_1_flops' root attribute to 'false' or 'optimize_constant_1_seq' instance    |
|             |        |      | attribute to 'false'.                                                                                                               |
| GLO-32      |Info    |    5 |Deleting sequential instances not driving any primary outputs.                                                                       |
|             |        |      |Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any      |
|             |        |      | primary outputs anymore. To see the list of deleted sequential, set the 'information_level' attribute to 2 or above. If the message |
|             |        |      | is truncated set the message attribute 'truncate' to false to see the complete list.                                                |
| GLO-34      |Info    |    3 |Deleting instances not driving any primary outputs.                                                                                  |
|             |        |      |Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not    |
|             |        |      | drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or |
|             |        |      | above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this          |
|             |        |      | optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.       |
| GLO-42      |Info    |   14 |Equivalent sequential instances have been merged.                                                                                    |
|             |        |      |To prevent merging of sequential instances, set the 'optimize_merge_flops' and 'optimize_merge_latches' root attributes to 'false'   |
|             |        |      | or the 'optimize_merge_seq' instance attribute to 'false'.                                                                          |
| GLO-46      |Info    |    1 |Combinational hierarchical instances are merged.                                                                                     |
| GLO-51      |Info    |    5 |Hierarchical instance automatically ungrouped.                                                                                       |
|             |        |      |Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent this ungroup, set  |
|             |        |      | the root-level attribute 'auto_ungroup' to 'none'. You can also prevent individual ungroup with setting the attribute 'ungroup_ok'  |
|             |        |      | of instances or modules to 'false'.                                                                                                 |
| LBR-3       |Info    |    2 |Appending library.                                                                                                                   |
|             |        |      |Appending libraries will overwrite some of the characteristics of the library.                                                       |
| LBR-9       |Warning |   40 |Library cell has no output pins defined.                                                                                             |
|             |        |      |Add the missing output pin(s)                                                                                                        |
|             |        |      | , then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell     |
|             |        |      | does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' |
|             |        |      | will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library |
|             |        |      | for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: |
|             |        |      | The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function        |
|             |        |      | defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.            |
| LBR-41      |Info    |    2 |An output library pin lacks a function attribute.                                                                                    |
|             |        |      |If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model                      |
|             |        |      | (because one of its outputs does not have a valid function.                                                                         |
| LBR-109     |Info    |    1 |Set default library domain.                                                                                                          |
| LBR-155     |Info    | 2376 |Mismatch in unateness between 'timing_sense' attribute and the function.                                                             |
|             |        |      |The 'timing_sense' attribute will be respected.                                                                                      |
| LBR-161     |Info    |    1 |Setting the maximum print count of this message to 10 if information_level is less than 9.                                           |
| LBR-162     |Info    |  248 |Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed.                                                              |
|             |        |      |Setting the 'timing_sense' to non_unate.                                                                                             |
| LBR-412     |Info    |    2 |Created nominal operating condition.                                                                                                 |
|             |        |      |The nominal operating condition is represented, either by the nominal PVT values specified in the library source                     |
|             |        |      | (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).                         |
| LBR-518     |Info    |   98 |Missing a function attribute in the output pin definition.                                                                           |
| LBR-714     |Warning |    1 |Inconsistency detected among the units specified in the timing libraries being used.                                                 |
|             |        |      |Default system time/capacitance unit will be used.                                                                                   |
| MMMC-102    |Warning |    1 |Cannot find expected operating_conditions in library.                                                                                |
|             |        |      |Using default operating conditions. Check for supported operating_conditions in libraries.                                           |
| PHYS-107    |Warning |   16 |Duplicate macro definition.                                                                                                          |
| PHYS-129    |Info    |  119 |Via with no resistance will have a value of '0.0' assigned for resistance value.                                                     |
|             |        |      |If this is the expected behavior, this message can be ignored.                                                                       |
| PHYS-279    |Warning |  156 |Physical cell not defined in library.                                                                                                |
|             |        |      |Ensure that the proper library files are available and have been imported.                                                           |
| PHYS-752    |Info    |    1 |Partition Based Synthesis execution skipped.                                                                                         |
| RTLOPT-40   |Info    |    7 |Transformed datapath macro.                                                                                                          |
| SDC-202     |Error   |   30 |Could not interpret SDC command.                                                                                                     |
|             |        |      |The 'read_sdc' command encountered a problem while trying to evaluate an SDC command. This SDC command will be added to the Tcl      |
|             |        |      | variable $::dc::sdc_failed_commands.                                                                                                |
| SDC-203     |Error   |    2 |Option missing for SDC command.                                                                                                      |
|             |        |      |This SDC command requires the indicated options.  Check the SDC command and contact Cadence customer support if you believe this     |
|             |        |      | option combination should be supported.                                                                                             |
| SDC-208     |Warning |   16 |Could not find requested search value.                                                                                               |
|             |        |      |Use get_* commands to find the objects along with a wild card entry in the name of the object to check if the object is existing     |
|             |        |      | with different naming style.                                                                                                        |
| SDC-209     |Warning |    2 |One or more commands failed when these constraints were applied.                                                                     |
|             |        |      |You can examine the failed commands or save them to a file by querying the Tcl variable $::dc::sdc_failed_commands.                  |
| SYNTH-1     |Info    |    1 |Synthesizing.                                                                                                                        |
| TIM-126     |Warning |    2 |The given attribute is not valid on a port of this direction.                                                                        |
|             |        |      |Check the port and attribute to see which one was incorrect.                                                                         |
| TUI-61      |Error   |   24 |A required object parameter could not be found.                                                                                      |
|             |        |      |Check to make sure that the object exists and is of the correct type.  The 'what_is' command can be used to determine the type of an |
|             |        |      | object.                                                                                                                             |
| TUI-67      |Warning |    2 |The attribute is not applicable to the object.                                                                                       |
|             |        |      |To see the description and usage for this attribute, type '::legacy::set_attribute -h <attr_name> *' (in legacy UI mode)             |
|             |        |      | or 'help * <attr_name> -detail' (in CUI mode).                                                                                      |
| TUI-220     |Warning |    2 |The 'clock_ports' command did not find any clock ports.                                                                              |
|             |        |      |This is usually due to the design being combinational or having clock gating or clock generation logic.                              |
| TUI-273     |Warning |   36 |Black-boxes are represented as unresolved references in the design.                                                                  |
|             |        |      |Run check_design to get all unresolved instance. To resolve the reference, either load a technology library containing the cell by   |
|             |        |      | appending to the 'library' attribute, or read in the hdl file containing the module before performing elaboration. As the design is |
|             |        |      | incomplete, synthesis results may not correspond to the entire design.                                                              |
| TUI-744     |Info    |    2 |Timing analysis will be done for this view.                                                                                          |
|             |        |      |Worst paths will be shown in this view.                                                                                              |
| VLOGPT-43   |Warning |    9 |Implicit net declaration not allowed with `default_nettype none.                                                                     |
|             |        |      |When `default_nettype is none, each input and inout port declaration requires a corresponding net type.                              |
| VLOGPT-506  |Warning |    1 |Unused attribute.                                                                                                                    |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 1.910 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
Metal1          H         0.00        0.000412  
Metal2          V         1.00        0.000416  
Metal3          H         1.00        0.000416  
Metal4          V         1.00        0.000416  
Metal5          H         1.00        0.000416  
Metal6          V         1.00        0.000416  
Metal7          H         1.00        0.000416  
Metal8          V         1.00        0.000416  
Metal9          H         1.00        0.000416  
Metal10         V         1.00        0.000444  
Metal11         H         1.00        0.000444  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
Metal1          H         0.00         1.226667  
Metal2          V         1.00         0.755000  
Metal3          H         1.00         0.755000  
Metal4          V         1.00         0.755000  
Metal5          H         1.00         0.755000  
Metal6          V         1.00         0.755000  
Metal7          H         1.00         0.755000  
Metal8          V         1.00         0.267500  
Metal9          H         1.00         0.267500  
Metal10         V         1.00         0.097273  
Metal11         H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Mapper: Libraries have:
	domain TC_mcs4_slow: 324 combo usable cells and 128 sequential usable cells
      Mapping 'mcs4_pad_frame'...
        Preparing the circuit
          Pruning unused logic
Warning : Not obtained requested number of super thread servers. [ST-136]
        : The tool is running on a 4 cpu machine.
        : The requested number of cpus are not available on machine.
Multi-threaded constant propagation [1|0] ...
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_add_70_67' of datapath component 'increment_unsigned_289'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_ADD_UNS_OP' of datapath component 'increment_unsigned_145_155'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'mcs4_core/ram_0/ram3_ram_array_reg[31][3]'. The constant is '0'.
        : To prevent this optimization, set 'optimize_constant_feedback_seqs' root attribute to 'false'. The instance attribute 'optimize_constant_feedback_seq' controls this optimization. 
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'mcs4_core/ram_0/ram3_ram_array_reg[31][2]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'mcs4_core/ram_0/ram3_ram_array_reg[31][1]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'mcs4_core/ram_0/ram3_ram_array_reg[31][0]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'mcs4_core/ram_0/ram3_ram_array_reg[30][3]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'mcs4_core/ram_0/ram3_ram_array_reg[30][2]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'mcs4_core/ram_0/ram3_ram_array_reg[30][1]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'mcs4_core/ram_0/ram3_ram_array_reg[30][0]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'mcs4_core/ram_0/ram2_ram_array_reg[31][3]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'mcs4_core/ram_0/ram2_ram_array_reg[31][2]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'mcs4_core/ram_0/ram2_ram_array_reg[31][1]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'mcs4_core/ram_0/ram2_ram_array_reg[31][0]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'mcs4_core/ram_0/ram2_ram_array_reg[30][3]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'mcs4_core/ram_0/ram2_ram_array_reg[30][2]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'mcs4_core/ram_0/ram2_ram_array_reg[30][1]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'mcs4_core/ram_0/ram2_ram_array_reg[30][0]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'mcs4_core/ram_0/ram1_ram_array_reg[31][3]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'mcs4_core/ram_0/ram1_ram_array_reg[31][2]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'mcs4_core/ram_0/ram1_ram_array_reg[31][1]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'mcs4_core/ram_0/ram1_ram_array_reg[31][0]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mcs4_core/ram_0/ram0_ram_array_reg[20][0]'.
        : To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to 'false'. You can also see the complete list of deleted sequential with command "report sequential -deleted" (on Reason "constant0").
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mcs4_core/ram_0/ram0_ram_array_reg[20][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mcs4_core/ram_0/ram0_ram_array_reg[20][2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mcs4_core/ram_0/ram0_ram_array_reg[20][3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mcs4_core/ram_0/ram0_ram_array_reg[21][0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mcs4_core/ram_0/ram0_ram_array_reg[21][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mcs4_core/ram_0/ram0_ram_array_reg[21][2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mcs4_core/ram_0/ram0_ram_array_reg[21][3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mcs4_core/ram_0/ram0_ram_array_reg[22][0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mcs4_core/ram_0/ram0_ram_array_reg[22][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mcs4_core/ram_0/ram0_ram_array_reg[22][2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mcs4_core/ram_0/ram0_ram_array_reg[22][3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mcs4_core/ram_0/ram0_ram_array_reg[23][0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mcs4_core/ram_0/ram0_ram_array_reg[23][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mcs4_core/ram_0/ram0_ram_array_reg[23][2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mcs4_core/ram_0/ram0_ram_array_reg[23][3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mcs4_core/ram_0/ram0_ram_array_reg[28][0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mcs4_core/ram_0/ram0_ram_array_reg[28][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mcs4_core/ram_0/ram0_ram_array_reg[28][2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mcs4_core/ram_0/ram0_ram_array_reg[28][3]'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_add_185_36' of datapath component 'increment_unsigned_22'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_add_58_38' of datapath component 'increment_unsigned_249_253'.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'timing_recovery' in module 'i4001_ROM_NUMBER1_IO_OUTPUT12_IO_PULLUP3' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'timing_recovery' in module 'i4001_ROM_NUMBER0_IO_OUTPUT12_IO_PULLUP3' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'reg_rfsh_0' in module 'scratchpad' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'addr_rfsh_0' in module 'instruction_pointer' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'addr_ptr_0' in module 'instruction_pointer' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'addr_ptr_1' in module 'instruction_pointer' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'addr_rfsh_1' in module 'instruction_pointer' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'reg_rfsh_1' in module 'scratchpad' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'reg_rfsh_2' in module 'scratchpad' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'timing_generator' in module 'timing_io' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'rom_0' in module 'mcs4' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'rom_1' in module 'mcs4' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'rom_store0' in module 'mcs4' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'rom_store1' in module 'mcs4' would be automatically ungrouped.
          There are 14 hierarchical instances automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'tio_board' in module 'i4004' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'timing_recovery' in module 'i4002' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'shiftreg' in module 'mcs4' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'i4004' in module 'mcs4' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'clockgen' in module 'mcs4' would be automatically ungrouped.
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-32' truncated to length 4096 from 9438
        : By default messages are limited to 4096 characters. All characters after the 4096 character limit are truncated. To remove this limit, set the message attribute 'truncate' to 'false'. However, this may dramatically increase the size of the log file.
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 206 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'mcs4_core/ram_0/ram0_ram_array_reg[20][0]', 
'mcs4_core/ram_0/ram0_ram_array_reg[20][1]', 
'mcs4_core/ram_0/ram0_ram_array_reg[20][2]', 
'mcs4_core/ram_0/ram0_ram_array_reg[20][3]', 
'mcs4_core/ram_0/ram0_ram_array_reg[21][0]', 
'mcs4_core/ram_0/ram0_ram_array_reg[21][1]', 
'mcs4_core/ram_0/ram0_ram_array_reg[21][2]', 
'mcs4_core/ram_0/ram0_ram_array_reg[21][3]', 
'mcs4_core/ram_0/ram0_ram_array_reg[22][0]', 
'mcs4_core/ram_0/ram0_ram_array_reg[22][1]', 
'mcs4_core/ram_0/ram0_ram_array_reg[22][2]', 
'mcs4_core/ram_0/ram0_ram_array_reg[22][3]', 
'mcs4_core/ram_0/ram0_ram_array_reg[23][0]', 
'mcs4_core/ram_0/ram0_ram_array_reg[23][1]', 
'mcs4_core/ram_0/ram0_ram_array_reg[23][2]', 
'mcs4_core/ram_0/ram0_ram_array_reg[23][3]', 
'mcs4_core/ram_0/ram0_ram_array_reg[24][0]', 
'mcs4_core/ram_0/ram0_ram_array_reg[24][1]', 
'mcs4_core/ram_0/ram0_ram_array_reg[24][2]', 
'mcs4_core/ram_0/ram0_ram_array_reg[24][3]', 
'mcs4_core/ram_0/ram0_ram_array_reg[25][0]', 
'mcs4_core/ram_0/ram0_ram_array_reg[25][1]', 
'mcs4_core/ram_0/ram0_ram_array_reg[25][2]', 
'mcs4_core/ram_0/ram0_ram_array_reg[25][3]', 
'mcs4_core/ram_0/ram0_ram_array_reg[26][0]', 
'mcs4_core/ram_0/ram0_ram_array_reg[26][1]', 
'mcs4_core/ram_0/ram0_ram_array_reg[26][2]', 
'mcs4_core/ram_0/ram0_ram_array_reg[26][3]', 
'mcs4_core/ram_0/ram0_ram_array_reg[27][0]', 
'mcs4_core/ram_0/ram0_ram_array_reg[27][1]', 
'mcs4_core/ram_0/ram0_ram_array_reg[27][2]', 
'mcs4_core/ram_0/ram0_ram_array_reg[27][3]', 
'mcs4_core/ram_0/ram0_ram_array_reg[28][0]', 
'mcs4_core/ram_0/ram0_ram_array_reg[28][1]', 
'mcs4_core/ram_0/ram0_ram_array_reg[28][2]', 
'mcs4_core/ram_0/ram0_ram_array_reg[28][3]', 
'mcs4_core/ram_0/ram0_ram_array_reg[29][0]', 
'mcs4_core/ram_0/ram0_ram_array_reg[29][1]', 
'mcs4_core/ram_0/ram0_ram_array_reg[29][2]', 
'mcs4_core/ram_0/ram0_ram_array_reg[29][3]', 
'mcs4_core/ram_0/ram0_ram_array_reg[30][0]', 
'mcs4_core/ram_0/ram0_ram_array_reg[30][1]', 
'mcs4_core/ram_0/ram0_ram_array_reg[30][2]', 
'mcs4_core/ram_0/ram0_ram_array_reg[30][3]', 
'mcs4_core/ram_0/ram0_ram_array_reg[31][0]', 
'mcs4_core/ram_0/ram0_ram_array_reg[31][1]', 
'mcs4_core/ram_0/ram0_ram_array_reg[31][2]', 
'mcs4_core/ram_0/ram0_ram_array_reg[31][3]', 
'mcs4_core/ram_0/ram1_ram_array_reg[20][0]', 
'mcs4_core/ram_0/ram1_ram_array_reg[20][1]', 
'mcs4_core/ram_0/ram1_ram_array_reg[20][2]', 
'mcs4_core/ram_0/ram1_ram_array_reg[20][3]', 
'mcs4_core/ram_0/ram1_ram_array_reg[21][0]', 
'mcs4_core/ram_0/ram1_ram_array_reg[21][1]', 
'mcs4_core/ram_0/ram1_ram_array_reg[21][2]', 
'mcs4_core/ram_0/ram1_ram_array_reg[21][3]', 
'mcs4_core/ram_0/ram1_ram_array_reg[22][0]', 
'mcs4_core/ram_0/ram1_ram_array_reg[22][1]', 
'mcs4_core/ram_0/ram1_ram_array_reg[22][2]', 
'mcs4_core/ram_0/ram1_ram_array_reg[22][3]', 
'mcs4_core/ram_0/ram1_ram_array_reg[23][0]', 
'mcs4_core/ram_0/ram1_ram_array_reg[23][1]', 
'mcs4_core/ram_0/ram1_ram_array_reg[23][2]', 
'mcs4_core/ram_0/ram1_ram_array_reg[23][3]', 
'mcs4_core/ram_0/ram1_ram_array_reg[24][0]', 
'mcs4_core/ram_0/ram1_ram_array_reg[24][1]', 
'mcs4_core/ram_0/ram1_ram_array_reg[24][2]', 
'mcs4_core/ram_0/ram1_ram_array_reg[24][3]', 
'mcs4_core/ram_0/ram1_ram_array_reg[25][0]', 
'mcs4_core/ram_0/ram1_ram_array_reg[25][1]', 
'mcs4_core/ram_0/ram1_ram_array_reg[25][2]', 
'mcs4_core/ram_0/ram1_ram_array_reg[25][3]', 
'mcs4_core/ram_0/ram1_ram_array_reg[26][0]', 
'mcs4_core/ram_0/ram1_ram_array_reg[26][1]', 
'mcs4_core/ram_0/ram1_ram_array_reg[26][2]', 
'mcs4_core/ram_0/ram1_ram_array_reg[26][3]', 
'mcs4_core/ram_0/ram1_ram_array_reg[27][0]', 
'mcs4_core/ram_0/ram1_ram_array_reg[27][1]', 
'mcs4_core/ram_0/ram1_ram_array_reg[27][2]', 
'mcs4_core/ram_0/ram1_ram_array_reg[27][3]', 
'mcs4_core/ram_0/ram1_ram_array_reg[28][0]', 
'mcs4_core/ram_0/ram1_ram_array_reg[28][1]', 
'mcs4_core/ram_0/ram1_ram_array_reg[28][2]', 
'mcs4_core/ram_0/ram1_ram_array_reg[28][3]', 
'mcs4_core/ram_0/ram1_ram_array_reg[29][0]', 
'mcs4_core/ram_0/ram1_ram_array_reg[29][1]', 
'mcs4_core/ram_0/ram1_ram_arra
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'rom_0_timing_recovery_a11_reg' and 'rom_1_timing_recovery_a11_reg' in 'mcs4' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'rom_0_timing_recovery_a12_reg' and 'rom_1_timing_recovery_a12_reg' in 'mcs4' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'rom_0_timing_recovery_a21_reg' and 'rom_1_timing_recovery_a21_reg' in 'mcs4' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'rom_0_timing_recovery_a22_reg' and 'rom_1_timing_recovery_a22_reg' in 'mcs4' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'rom_0_timing_recovery_a31_reg' and 'rom_1_timing_recovery_a31_reg' in 'mcs4' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'rom_0_timing_recovery_a32_reg' and 'rom_1_timing_recovery_a32_reg' in 'mcs4' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'rom_0_timing_recovery_m11_reg' and 'rom_1_timing_recovery_m11_reg' in 'mcs4' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'rom_0_timing_recovery_m12_reg' and 'rom_1_timing_recovery_m12_reg' in 'mcs4' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'rom_0_timing_recovery_m21_reg' and 'rom_1_timing_recovery_m21_reg' in 'mcs4' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'rom_0_timing_recovery_m22_reg' and 'rom_1_timing_recovery_m22_reg' in 'mcs4' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'rom_0_timing_recovery_x11_reg' and 'rom_1_timing_recovery_x11_reg' in 'mcs4' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'rom_0_timing_recovery_x12_reg' and 'rom_1_timing_recovery_x12_reg' in 'mcs4' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'rom_0_timing_recovery_x21_reg' and 'rom_1_timing_recovery_x21_reg' in 'mcs4' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'rom_0_timing_recovery_x22_reg' and 'rom_1_timing_recovery_x22_reg' in 'mcs4' have been merged.
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 14 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'mcs4_core/rom_1_timing_recovery_a11_reg', 
'mcs4_core/rom_1_timing_recovery_a12_reg', 
'mcs4_core/rom_1_timing_recovery_a21_reg', 
'mcs4_core/rom_1_timing_recovery_a22_reg', 
'mcs4_core/rom_1_timing_recovery_a31_reg', 
'mcs4_core/rom_1_timing_recovery_a32_reg', 
'mcs4_core/rom_1_timing_recovery_m11_reg', 
'mcs4_core/rom_1_timing_recovery_m12_reg', 
'mcs4_core/rom_1_timing_recovery_m21_reg', 
'mcs4_core/rom_1_timing_recovery_m22_reg', 
'mcs4_core/rom_1_timing_recovery_x11_reg', 
'mcs4_core/rom_1_timing_recovery_x12_reg', 
'mcs4_core/rom_1_timing_recovery_x21_reg', 
'mcs4_core/rom_1_timing_recovery_x22_reg'.
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
new_area=5341455  new_slack=214748364.70  new_is_better=0
new_area=10682910  new_slack=214748364.70  new_is_better=0
new_area=74780370  new_slack=214748364.70  new_is_better=1
new_area=64097460  new_slack=214748364.70  new_is_better=1
new_area=1912240890  new_slack=214748364.70  new_is_better=1
new_area=5341455  new_slack=214748364.70  new_is_better=0
new_area=6959915865  new_slack=214748364.70  new_is_better=0
new_area=1890875070  new_slack=214748364.70  new_is_better=0
new_area=3626847945  new_slack=214748364.70  new_is_better=0
new_area=2724142050  new_slack=214748364.70  new_is_better=0
new_area=74780370  new_slack=214748364.70  new_is_better=1
new_area=6991964595  new_slack=214748364.70  new_is_better=1
new_area=13369661865  new_slack=214748364.70  new_is_better=0
new_area=5341455  new_slack=214748364.70  new_is_better=0
        Done preparing the circuit
          Structuring (delay-based) mcs4_pad_frame...
          Done structuring (delay-based) mcs4_pad_frame
Multi-threaded Virtual Mapping    (4 threads per ST process, 4 of 4 CPUs usable)
          Structuring (delay-based) logic partition in i4002...
            Starting partial collapsing  cb_part
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in i4002
        Mapping logic partition in i4002...
          Structuring (delay-based) logic partition in mcs4...
            Starting partial collapsing  cb_part_1288
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in mcs4
        Mapping logic partition in mcs4...
          Structuring (delay-based) logic partition in mcs4...
            Starting partial collapsing  cb_part_1286
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in mcs4
        Mapping logic partition in mcs4...
          Structuring (delay-based) logic partition in mcs4...
            Starting partial collapsing  cb_part_1290
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in mcs4
        Mapping logic partition in mcs4...
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
          Structuring (delay-based) cb_part_1284...
            Starting partial collapsing  cb_part_1284
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_part_1284
        Mapping component cb_part_1284...
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
          Structuring (delay-based) logic partition in mcs4...
          Done structuring (delay-based) logic partition in mcs4
        Mapping logic partition in mcs4...
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
          Structuring (delay-based) cb_part_1285...
            Starting partial collapsing (xors only) cb_part_1285
            Finished partial collapsing.
            Starting partial collapsing  cb_part_1285
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_part_1285
        Mapping component cb_part_1285...
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
          Structuring (delay-based) cb_part_1291...
            Starting partial collapsing (xors only) cb_part_1291
            Finished partial collapsing.
            Starting partial collapsing  cb_part_1291
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_part_1291
        Mapping component cb_part_1291...
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
          Structuring (delay-based) logic partition in mcs4...
          Done structuring (delay-based) logic partition in mcs4
        Mapping logic partition in mcs4...
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
          Structuring (delay-based) cb_seq...
          Done structuring (delay-based) cb_seq
        Mapping component cb_seq...
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
|      Id      |  Sev   |Count |                                                           Message Text                                                             |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| DATABASE-103 |Warning |    8 |The database contains a field that the reader does not support.                                                                     |
| GB-6         |Info    |    4 |A datapath component has been ungrouped.                                                                                            |
| GLO-12       |Info    |  202 |Replacing a flip-flop with a logic constant 0.                                                                                      |
|              |        |      |To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance   |
|              |        |      | attribute to 'false'. You can also see the complete list of deleted sequential with command 'report sequential -deleted'           |
|              |        |      | (on Reason 'constant0').                                                                                                           |
| GLO-32       |Info    |    2 |Deleting sequential instances not driving any primary outputs.                                                                      |
|              |        |      |Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any     |
|              |        |      | primary outputs anymore. To see the list of deleted sequential, set the 'information_level' attribute to 2 or above. If the        |
|              |        |      | message is truncated set the message attribute 'truncate' to false to see the complete list.                                       |
| GLO-42       |Info    |   14 |Equivalent sequential instances have been merged.                                                                                   |
|              |        |      |To prevent merging of sequential instances, set the 'optimize_merge_flops' and 'optimize_merge_latches' root attributes to 'false'  |
|              |        |      | or the 'optimize_merge_seq' instance attribute to 'false'.                                                                         |
| GLO-45       |Info    |  200 |Replacing the synchronous part of an always feeding back flip-flop with a logic constant.                                           |
|              |        |      |To prevent this optimization, set 'optimize_constant_feedback_seqs' root attribute to 'false'. The instance attribute               |
|              |        |      | 'optimize_constant_feedback_seq' controls this optimization.                                                                       |
| GLO-51       |Info    |   19 |Hierarchical instance automatically ungrouped.                                                                                      |
|              |        |      |Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent this ungroup, set |
|              |        |      | the root-level attribute 'auto_ungroup' to 'none'. You can also prevent individual ungroup with setting the attribute 'ungroup_ok' |
|              |        |      | of instances or modules to 'false'.                                                                                                |
| MESG-6       |Warning |    1 |Message truncated because it exceeds the maximum length of 4096 characters.                                                         |
|              |        |      |By default messages are limited to 4096 characters. All characters after the 4096 character limit are truncated. To remove this     |
|              |        |      | limit, set the message attribute 'truncate' to 'false'. However, this may dramatically increase the size of the log file.          |
| ST-136       |Warning |    1 |Not obtained requested number of super thread servers.                                                                              |
|              |        |      |The requested number of cpus are not available on machine.                                                                          |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'default' target slack: Unconstrained

          Performing post-condense optimization ...

Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'i4004_alu_board' in module 'mcs4' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'i4004_ip_board' in module 'mcs4' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'i4004_sp_board' in module 'mcs4' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'i4004_id_board' in module 'mcs4' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'ram_0' in module 'mcs4' would be automatically ungrouped.
          There are 5 hierarchical instances automatically ungrouped.

State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                   657        100.0
Excluded from State Retention     657        100.0
    - Will not convert            657        100.0
      - Preserved                   0          0.0
      - Power intent excluded     657        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

PBS_Generic_Opt-Post - Elapsed_Time 46, CPU_Time 45.514044000000005
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:36(00:03:34) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:23:41 (May15) |  347.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:22(00:04:20) |  00:00:45(00:00:46) | 100.0(100.0) |    4:24:27 (May15) |  563.6 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 1, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:36(00:03:34) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:23:41 (May15) |  347.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:22(00:04:20) |  00:00:45(00:00:46) | 100.0( 97.9) |    4:24:27 (May15) |  563.6 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:22(00:04:21) |  00:00:00(00:00:01) |   0.0(  2.1) |    4:24:28 (May15) |  563.6 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            1         -         -      2637    102551       347
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         1         -         -      3718     14657       563
##>G:Misc                              46
##>----------------------------------------------------------------------------------------
##>Total Elapsed                       48
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'mcs4_pad_frame' to generic gates.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_gen
@file(Script_syn_mcs4_genus_MMMC.tcl) 148: puts "Generic synthesis completed."
Generic synthesis completed.
@file(Script_syn_mcs4_genus_MMMC.tcl) 149: time_info GENERIC
stamp 'GENERIC' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:20:07 (May15) |  149.5 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:00:26) |  00:00:20(00:00:26) |  27.0( 10.0) |    4:20:33 (May15) |  321.4 MB | init_design
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:22(00:04:21) |  00:00:54(00:03:55) |  73.0( 90.0) |    4:24:28 (May15) |  563.6 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(Script_syn_mcs4_genus_MMMC.tcl) 152: write_hdl > ${_OUTPUTS_PATH}/${DESIGN}_generic.v
@file(Script_syn_mcs4_genus_MMMC.tcl) 153: puts "Generic netlist written to ${_OUTPUTS_PATH}/${DESIGN}_generic.v"
Generic netlist written to outputs_dir/mcs4_pad_frame_generic.v
@file(Script_syn_mcs4_genus_MMMC.tcl) 155: puts "Generic datapath report (commented out)."
Generic datapath report (commented out).
@file(Script_syn_mcs4_genus_MMMC.tcl) 158: write_snapshot -outdir $_REPORTS_PATH -tag generic
%# Begin write_snapshot (05/15 04:24:28, mem=1030.10M)
%# Begin qos_stats (05/15 04:24:28, mem=1030.10M)
%# End qos_stats (05/15 04:24:29, total cpu=03:00:00, real=03:00:01, peak res=598.00M, current mem=1030.10M)


Working Directory = /users/iteso/iteso-s10043/designs/mcs4/4004/syn_runs/15_05_25_pf
QoS Summary for mcs4_pad_frame
================================================================================
Metric                          generic        
================================================================================

View : view_mcs4_slow
Slack (ps):                       inf
  R2R (ps):                  no_value
  I2R (ps):                  no_value
  R2O (ps):                  no_value
  I2O (ps):                  no_value
  CG  (ps):                  no_value
TNS (ps):                           0
  R2R (ps):                  no_value
  I2R (ps):                  no_value
  R2O (ps):                  no_value
  I2O (ps):                  no_value
  CG  (ps):                  no_value
Failing Paths:                      0

View : view_mcs4_fast
Slack (ps):                       inf
  R2R (ps):                  no_value
  I2R (ps):                  no_value
  R2O (ps):                  no_value
  I2O (ps):                  no_value
  CG  (ps):                  no_value
TNS (ps):                           0
  R2R (ps):                  no_value
  I2R (ps):                  no_value
  R2O (ps):                  no_value
  I2O (ps):                  no_value
  CG  (ps):                  no_value
Failing Paths:                      0

Cell Area:                         52
Total Cell Area:                   52
Leaf Instances:                 3,718
Total Instances:                3,718
Utilization (%):                 0.00
Tot. Net Length (um):        no_value
Avg. Net Length (um):        no_value
Route Overflow H (%):        no_value
Route Overflow V (%):        no_value
MBCI(%) (bits/gate) :            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value
  Tot Cong:                  no_value
================================================================================
CPU  Runtime (h:m:s):        00:01:18
Real Runtime (h:m:s):        00:04:21
CPU  Elapsed (h:m:s):        00:01:26
Real Elapsed (h:m:s):        00:04:26
Memory (MB):                  1030.10
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:04:22
Total Memory (MB):     1030.10
Executable Version:    20.11-s111_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Warning : The details given in report might be incorrect or incomplete. [RPT-80]
        : The design design:mcs4_pad_frame should be mapped to get accurate area details.
        : Map the design using syn_map before using the '-detail' option of the 'report_area' command.
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_gates -power.
Warning : Did not find power models when running power analysis on a generic netlist. [PA-17]
        : Design design:mcs4_pad_frame has no power models available.
        : The power analysis results on a generic netlist are more accurate when detailed power models are used. Use command 'build_rtl_power_models' to build detailed power models.
        Computing arrivals and requireds.
        Computing arrivals and requireds.
Warning : No clock. [RPT-10]
        : There are no clocks in the design.
        : Clock is not defined.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : mcs4_pad_frame
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Finished exporting design database to file 'reports_dir/generic_mcs4_pad_frame.db' for 'mcs4_pad_frame' (command execution time mm:ss cpu = 00:00, real = 00:02).
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :  26%  53% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Finished generating snapshot at stage generic (command execution time mm:ss cpu = 00:00, real = 00:08).
%# End write_snapshot (05/15 04:24:36, total cpu=03:00:00, real=03:00:08, peak res=598.00M, current mem=1030.10M)
@file(Script_syn_mcs4_genus_MMMC.tcl) 159: puts "Generic snapshot written to $_REPORTS_PATH/generic"
Generic snapshot written to reports_dir/generic
@file(Script_syn_mcs4_genus_MMMC.tcl) 162: report_summary -directory $_REPORTS_PATH


Working Directory = /users/iteso/iteso-s10043/designs/mcs4/4004/syn_runs/15_05_25_pf
QoS Summary for mcs4_pad_frame
================================================================================
Metric                          generic        
================================================================================

View : view_mcs4_slow
Slack (ps):                       inf
  R2R (ps):                  no_value
  I2R (ps):                  no_value
  R2O (ps):                  no_value
  I2O (ps):                  no_value
  CG  (ps):                  no_value
TNS (ps):                           0
  R2R (ps):                  no_value
  I2R (ps):                  no_value
  R2O (ps):                  no_value
  I2O (ps):                  no_value
  CG  (ps):                  no_value
Failing Paths:                      0

View : view_mcs4_fast
Slack (ps):                       inf
  R2R (ps):                  no_value
  I2R (ps):                  no_value
  R2O (ps):                  no_value
  I2O (ps):                  no_value
  CG  (ps):                  no_value
TNS (ps):                           0
  R2R (ps):                  no_value
  I2R (ps):                  no_value
  R2O (ps):                  no_value
  I2O (ps):                  no_value
  CG  (ps):                  no_value
Failing Paths:                      0

Cell Area:                         52
Total Cell Area:                   52
Leaf Instances:                 3,718
Total Instances:                3,718
Utilization (%):                 0.00
Tot. Net Length (um):        no_value
Avg. Net Length (um):        no_value
Route Overflow H (%):        no_value
Route Overflow V (%):        no_value
MBCI(%) (bits/gate) :            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value
  Tot Cong:                  no_value
================================================================================
CPU  Runtime (h:m:s):        00:01:18
Real Runtime (h:m:s):        00:04:21
CPU  Elapsed (h:m:s):        00:01:26
Real Elapsed (h:m:s):        00:04:26
Memory (MB):                  1030.10
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:04:29
Total Memory (MB):     1030.10
Executable Version:    20.11-s111_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(Script_syn_mcs4_genus_MMMC.tcl) 163: puts "Summary report generated in $_REPORTS_PATH"
Summary report generated in reports_dir
@file(Script_syn_mcs4_genus_MMMC.tcl) 170: set_db / .syn_map_effort $MAP_OPT_EFF
  Setting attribute of root '/': 'syn_map_effort' = high
@file(Script_syn_mcs4_genus_MMMC.tcl) 171: syn_map
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX4' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX4' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX4' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHXL' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHXL' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHXL' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHXL' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHXL' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHXL' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFX4' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFX4' is 'neg_unate', but unateness determined from function is 'non_unate'.
##Generic Timing Info for library domain: TC_mcs4_slow typical gate delay: 166.5 ps std_slew: 17.9 ps std_load: 1.0 fF
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 1.910 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
Metal1          H         0.00        0.000412  
Metal2          V         1.00        0.000416  
Metal3          H         1.00        0.000416  
Metal4          V         1.00        0.000416  
Metal5          H         1.00        0.000416  
Metal6          V         1.00        0.000416  
Metal7          H         1.00        0.000416  
Metal8          V         1.00        0.000416  
Metal9          H         1.00        0.000416  
Metal10         V         1.00        0.000444  
Metal11         H         1.00        0.000444  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
Metal1          H         0.00         1.226667  
Metal2          V         1.00         0.755000  
Metal3          H         1.00         0.755000  
Metal4          V         1.00         0.755000  
Metal5          H         1.00         0.755000  
Metal6          V         1.00         0.755000  
Metal7          H         1.00         0.755000  
Metal8          V         1.00         0.267500  
Metal9          H         1.00         0.267500  
Metal10         V         1.00         0.097273  
Metal11         H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Info    : Mapping. [SYNTH-4]
        : Mapping 'mcs4_pad_frame' using 'high' effort.
Mapper: Libraries have:
	domain TC_mcs4_slow: 324 combo usable cells and 128 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config: no_value at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:36(00:03:34) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:23:41 (May15) |  347.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:22(00:04:20) |  00:00:45(00:00:46) |  93.8( 80.7) |    4:24:27 (May15) |  563.6 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:22(00:04:21) |  00:00:00(00:00:01) |   0.0(  1.8) |    4:24:28 (May15) |  563.6 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:25(00:04:31) |  00:00:03(00:00:10) |   6.2( 17.5) |    4:24:38 (May15) |  548.5 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:36(00:03:34) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:23:41 (May15) |  347.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:22(00:04:20) |  00:00:45(00:00:46) |  93.8( 80.7) |    4:24:27 (May15) |  563.6 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:22(00:04:21) |  00:00:00(00:00:01) |   0.0(  1.8) |    4:24:28 (May15) |  563.6 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:25(00:04:31) |  00:00:03(00:00:10) |   6.2( 17.5) |    4:24:38 (May15) |  548.5 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:25(00:04:31) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:24:38 (May15) |  548.5 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 1.910 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
Metal1          H         0.00        0.000412  
Metal2          V         1.00        0.000416  
Metal3          H         1.00        0.000416  
Metal4          V         1.00        0.000416  
Metal5          H         1.00        0.000416  
Metal6          V         1.00        0.000416  
Metal7          H         1.00        0.000416  
Metal8          V         1.00        0.000416  
Metal9          H         1.00        0.000416  
Metal10         V         1.00        0.000444  
Metal11         H         1.00        0.000444  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
Metal1          H         0.00         1.226667  
Metal2          V         1.00         0.755000  
Metal3          H         1.00         0.755000  
Metal4          V         1.00         0.755000  
Metal5          H         1.00         0.755000  
Metal6          V         1.00         0.755000  
Metal7          H         1.00         0.755000  
Metal8          V         1.00         0.267500  
Metal9          H         1.00         0.267500  
Metal10         V         1.00         0.097273  
Metal11         H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Mapper: Libraries have:
	domain TC_mcs4_slow: 324 combo usable cells and 128 sequential usable cells
      Mapping 'mcs4_pad_frame'...
        Preparing the circuit
          Pruning unused logic
Warning : Not obtained requested number of super thread servers. [ST-136]
        : The tool is running on a 4 cpu machine.
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) mcs4_pad_frame...
          Done structuring (delay-based) mcs4_pad_frame
Multi-threaded Virtual Mapping    (4 threads per ST process, 4 of 4 CPUs usable)
          Structuring (delay-based) logic partition in mcs4...
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in mcs4
        Mapping logic partition in mcs4...
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
          Structuring (delay-based) cb_part_1293...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_part_1293
        Mapping component cb_part_1293...
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
          Structuring (delay-based) cb_part_1294...
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_part_1294
        Mapping component cb_part_1294...
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
          Structuring (delay-based) cb_seq...
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_seq
        Mapping component cb_seq...
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
 
Global mapping target info
==========================
Cost Group 'default' target slack: Unconstrained

Multi-threaded Technology Mapping (4 threads per ST process, 4 of 4 CPUs usable)
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
          Restructuring (delay-based) cb_seq...
          Done restructuring (delay-based) cb_seq
        Optimizing component cb_seq...
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
          Restructuring (delay-based) cb_part_1294...
          Done restructuring (delay-based) cb_part_1294
        Optimizing component cb_part_1294...
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
          Restructuring (delay-based) cb_part_1293...
          Done restructuring (delay-based) cb_part_1293
        Optimizing component cb_part_1293...
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
          Restructuring (delay-based) logic partition in mcs4...
          Done restructuring (delay-based) logic partition in mcs4
        Optimizing logic partition in mcs4...
 
Global mapping timing result
============================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
 
 
Global mapping status
=====================
                                    Worst 
                           Total  Weighted
Operation                   Area  Neg Slk Worst Path
 global_map                10747        0  N/A

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
       default          unconst. unconst.              N.A. 


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.
          Performing post-mapping optimization ...


State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                   657        100.0
Excluded from State Retention     657        100.0
    - Will not convert            657        100.0
      - Preserved                   0          0.0
      - Power intent excluded     657        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 78, CPU_Time 73.43709100000001
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:36(00:03:34) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:23:41 (May15) |  347.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:22(00:04:20) |  00:00:45(00:00:46) |  37.3( 34.1) |    4:24:27 (May15) |  563.6 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:22(00:04:21) |  00:00:00(00:00:01) |   0.0(  0.7) |    4:24:28 (May15) |  563.6 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:25(00:04:31) |  00:00:03(00:00:10) |   2.5(  7.4) |    4:24:38 (May15) |  548.5 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:25(00:04:31) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:24:38 (May15) |  548.5 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:38(00:05:49) |  00:01:13(00:01:18) |  60.2( 57.8) |    4:25:56 (May15) |  555.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                 11118        0         0     18582       70      163

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         8  (        7 /        7 )  0.44

 


                                    Worst     Total - - - - DRC Totals - - - -
                           Total  Weighted     Neg      Max       Max     Max  
Operation                   Area  Neg Slk     Slack    Trans      Cap   Fanout 
 init_area                 11118        0         0     18582       70      163
 rem_inv                   11109        0         0     18582       70      162
 merge_bi                  11023        0         0     14997       70      160
 rem_inv_qb                10996        0         0     14771       70      159
 seq_res_area              10992        0         0     12571       70      159
 io_phase                  10979        0         0     12535       70      159
 gate_comp                 10996        0         0     12149       70      159
 gcomp_mog                 10994        0         0     12149       70      159
 area_down                 10853        0         0     11524       70      159
 merge_bi                  10851        0         0     11524       70      159

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         3  (        0 /        0 )  0.07
         rem_inv        39  (        3 /        3 )  0.21
        merge_bi        59  (       27 /       29 )  0.49
      rem_inv_qb        47  (        2 /        2 )  0.18
    seq_res_area        23  (        3 /        3 )  79.84
        io_phase        34  (       14 /       15 )  0.81
       gate_comp       103  (       40 /       45 )  1.75
       gcomp_mog         1  (        1 /        1 )  0.08
       glob_area        16  (        0 /       16 )  3.20
       area_down       130  (       57 /       60 )  6.39
      size_n_buf         5  (        0 /        0 )  0.44
  gate_deco_area         0  (        0 /        0 )  0.01
         rem_buf         3  (        0 /        0 )  0.01
         rem_inv        36  (        0 /        0 )  0.16
        merge_bi        31  (        1 /        1 )  0.23
      rem_inv_qb        11  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                    Worst     Total - - - - DRC Totals - - - -
                           Total  Weighted     Neg      Max       Max     Max  
Operation                   Area  Neg Slk     Slack    Trans      Cap   Fanout 
 init_delay                10851        0         0     11524       70      159

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                    Worst     Total - - - - DRC Totals - - - -
                           Total  Weighted     Neg      Max       Max     Max  
Operation                   Area  Neg Slk     Slack    Trans      Cap   Fanout 
 init_tns                  10851        0         0     11524       70      159

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

Restoring original analysis views.
Info    : Command 'commit_power_intent' cannot proceed as there is no power intent loaded. [CPI-506]
        : Command 'commit_power_intent' requires a valid power_intent to be loaded.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/mcs4_pad_frame/fv_map.fv.json' for netlist 'fv/mcs4_pad_frame/fv_map.v.gz'.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/mcs4_pad_frame/rtl_to_fv_map.do'.
        : Alias mapping flow is enabled.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 100, CPU_Time 77.96092199999987
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:36(00:03:34) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:23:41 (May15) |  347.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:22(00:04:20) |  00:00:45(00:00:46) |  22.8( 19.6) |    4:24:27 (May15) |  563.6 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:22(00:04:21) |  00:00:00(00:00:01) |   0.0(  0.4) |    4:24:28 (May15) |  563.6 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:25(00:04:31) |  00:00:03(00:00:10) |   1.5(  4.3) |    4:24:38 (May15) |  548.5 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:25(00:04:31) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:24:38 (May15) |  548.5 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:38(00:05:49) |  00:01:13(00:01:18) |  36.7( 33.2) |    4:25:56 (May15) |  555.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:56(00:07:29) |  00:01:17(00:01:40) |  39.0( 42.6) |    4:27:36 (May15) |  553.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:36(00:03:34) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:23:41 (May15) |  347.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:22(00:04:20) |  00:00:45(00:00:46) |  22.8( 19.6) |    4:24:27 (May15) |  563.6 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:22(00:04:21) |  00:00:00(00:00:01) |   0.0(  0.4) |    4:24:28 (May15) |  563.6 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:25(00:04:31) |  00:00:03(00:00:10) |   1.5(  4.3) |    4:24:38 (May15) |  548.5 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:25(00:04:31) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:24:38 (May15) |  548.5 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:38(00:05:49) |  00:01:13(00:01:18) |  36.7( 33.2) |    4:25:56 (May15) |  555.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:56(00:07:29) |  00:01:17(00:01:40) |  39.0( 42.6) |    4:27:36 (May15) |  553.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:56(00:07:29) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:27:36 (May15) |  553.0 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:mcs4_pad_frame ... 

IOPT-REDREM: Performing redundancy removal: Detected 0 redundant wires. CPU time 0.026 seconds.

PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 1.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:36(00:03:34) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:23:41 (May15) |  347.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:22(00:04:20) |  00:00:45(00:00:46) |  22.7( 19.6) |    4:24:27 (May15) |  563.6 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:22(00:04:21) |  00:00:00(00:00:01) |   0.0(  0.4) |    4:24:28 (May15) |  563.6 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:25(00:04:31) |  00:00:03(00:00:10) |   1.5(  4.3) |    4:24:38 (May15) |  548.5 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:25(00:04:31) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:24:38 (May15) |  548.5 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:38(00:05:49) |  00:01:13(00:01:18) |  36.6( 33.2) |    4:25:56 (May15) |  555.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:56(00:07:29) |  00:01:17(00:01:40) |  38.8( 42.6) |    4:27:36 (May15) |  553.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:56(00:07:29) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:27:36 (May15) |  553.0 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:57(00:07:29) |  00:00:01(00:00:00) |   0.5(  0.0) |    4:27:36 (May15) |  553.0 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                 10851        0         0     11524       70      159

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                    Worst     Total - - - - DRC Totals - - - -
                           Total  Weighted     Neg      Max       Max     Max  
Operation                   Area  Neg Slk     Slack    Trans      Cap   Fanout 
 init_delay                10851        0         0     11524       70      159

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                    Worst     Total - - - - DRC Totals - - - -
                           Total  Weighted     Neg      Max       Max     Max  
Operation                   Area  Neg Slk     Slack    Trans      Cap   Fanout 
 init_tns                  10851        0         0     11524       70      159

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 3, CPU_Time 1.0
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:36(00:03:34) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:23:41 (May15) |  347.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:22(00:04:20) |  00:00:45(00:00:46) |  22.5( 19.2) |    4:24:27 (May15) |  563.6 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:22(00:04:21) |  00:00:00(00:00:01) |   0.0(  0.4) |    4:24:28 (May15) |  563.6 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:25(00:04:31) |  00:00:03(00:00:10) |   1.5(  4.2) |    4:24:38 (May15) |  548.5 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:25(00:04:31) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:24:38 (May15) |  548.5 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:38(00:05:49) |  00:01:13(00:01:18) |  36.4( 32.6) |    4:25:56 (May15) |  555.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:56(00:07:29) |  00:01:17(00:01:40) |  38.6( 41.8) |    4:27:36 (May15) |  553.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:56(00:07:29) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:27:36 (May15) |  553.0 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:57(00:07:29) |  00:00:01(00:00:00) |   0.5(  0.0) |    4:27:36 (May15) |  553.0 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:58(00:07:33) |  00:00:01(00:00:04) |   0.5(  1.7) |    4:27:40 (May15) |  555.5 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:36(00:03:34) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:23:41 (May15) |  347.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:22(00:04:20) |  00:00:45(00:00:46) |  22.5( 19.2) |    4:24:27 (May15) |  563.6 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:22(00:04:21) |  00:00:00(00:00:01) |   0.0(  0.4) |    4:24:28 (May15) |  563.6 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:25(00:04:31) |  00:00:03(00:00:10) |   1.5(  4.2) |    4:24:38 (May15) |  548.5 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:25(00:04:31) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:24:38 (May15) |  548.5 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:38(00:05:49) |  00:01:13(00:01:18) |  36.4( 32.6) |    4:25:56 (May15) |  555.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:56(00:07:29) |  00:01:17(00:01:40) |  38.6( 41.8) |    4:27:36 (May15) |  553.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:56(00:07:29) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:27:36 (May15) |  553.0 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:57(00:07:29) |  00:00:01(00:00:00) |   0.5(  0.0) |    4:27:36 (May15) |  553.0 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:58(00:07:33) |  00:00:01(00:00:04) |   0.5(  1.7) |    4:27:40 (May15) |  555.5 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:58(00:07:33) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:27:40 (May15) |  555.5 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Restoring original analysis views.
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -      3718     14657       548
##>M:Pre Cleanup                        0         -         -      3718     14657       548
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                    100         -         -      1937      8197       553
##>M:Const Prop                         0         -         0      1937      8197       553
##>M:Cleanup                            3         -         0      1937      8197       555
##>M:MBCI                               0         -         -      1937      8197       555
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                              79
##>----------------------------------------------------------------------------------------
##>Total Elapsed                      182
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'mcs4_pad_frame'.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_map
@file(Script_syn_mcs4_genus_MMMC.tcl) 172: puts "Mapping synthesis completed."
Mapping synthesis completed.
@file(Script_syn_mcs4_genus_MMMC.tcl) 173: time_info MAPPED
stamp 'MAPPED' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:20:07 (May15) |  149.5 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:00:26) |  00:00:20(00:00:26) |   8.6(  5.7) |    4:20:33 (May15) |  321.4 MB | init_design
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:22(00:04:21) |  00:00:54(00:03:55) |  23.4( 51.9) |    4:24:28 (May15) |  563.6 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:59(00:07:33) |  00:02:37(00:03:12) |  68.0( 42.4) |    4:27:40 (May15) |  555.5 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(Script_syn_mcs4_genus_MMMC.tcl) 176: write_hdl > ${_OUTPUTS_PATH}/${DESIGN}_mapped.v
@file(Script_syn_mcs4_genus_MMMC.tcl) 177: puts "Mapped netlist written to ${_OUTPUTS_PATH}/${DESIGN}_mapped.v"
Mapped netlist written to outputs_dir/mcs4_pad_frame_mapped.v
@file(Script_syn_mcs4_genus_MMMC.tcl) 180: write_snapshot -outdir $_REPORTS_PATH -tag map
%# Begin write_snapshot (05/15 04:27:41, mem=1035.12M)
%# Begin qos_stats (05/15 04:27:41, mem=1035.12M)
%# End qos_stats (05/15 04:27:41, total cpu=03:00:00, real=03:00:00, peak res=598.00M, current mem=1035.12M)


Working Directory = /users/iteso/iteso-s10043/designs/mcs4/4004/syn_runs/15_05_25_pf
QoS Summary for mcs4_pad_frame
================================================================================
Metric                          generic         map            
================================================================================

View : view_mcs4_slow
Slack (ps):                       inf             inf
  R2R (ps):                  no_value        no_value
  I2R (ps):                  no_value        no_value
  R2O (ps):                  no_value        no_value
  I2O (ps):                  no_value        no_value
  CG  (ps):                  no_value        no_value
TNS (ps):                           0               0
  R2R (ps):                  no_value        no_value
  I2R (ps):                  no_value        no_value
  R2O (ps):                  no_value        no_value
  I2O (ps):                  no_value        no_value
  CG  (ps):                  no_value        no_value
Failing Paths:                      0               0

View : view_mcs4_fast
Slack (ps):                       inf             inf
  R2R (ps):                  no_value        no_value
  I2R (ps):                  no_value        no_value
  R2O (ps):                  no_value        no_value
  I2O (ps):                  no_value        no_value
  CG  (ps):                  no_value        no_value
TNS (ps):                           0               0
  R2R (ps):                  no_value        no_value
  I2R (ps):                  no_value        no_value
  R2O (ps):                  no_value        no_value
  I2O (ps):                  no_value        no_value
  CG  (ps):                  no_value        no_value
Failing Paths:                      0               0

Cell Area:                         52           8,197
Total Cell Area:                   52           8,197
Leaf Instances:                 3,718           1,937
Total Instances:                3,718           1,937
Utilization (%):                 0.00            0.00
Tot. Net Length (um):        no_value        no_value
Avg. Net Length (um):        no_value        no_value
Route Overflow H (%):        no_value        no_value
Route Overflow V (%):        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value
  Tot Cong:                  no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:01:18        00:02:52
Real Runtime (h:m:s):        00:04:21        00:03:13
CPU  Elapsed (h:m:s):        00:01:26        00:04:18
Real Elapsed (h:m:s):        00:04:26        00:07:38
Memory (MB):                  1030.10         1035.12
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:07:34
Total Memory (MB):     1043.12
Executable Version:    20.11-s111_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_gates -power.
        Computing arrivals and requireds.
        Computing arrivals and requireds.
Warning : No clock. [RPT-10]
        : There are no clocks in the design.
        : Clock is not defined.
Finished exporting design database to file 'reports_dir/map_mcs4_pad_frame.db' for 'mcs4_pad_frame' (command execution time mm:ss cpu = 00:00, real = 00:01).
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : mcs4_pad_frame
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Finished generating snapshot at stage map (command execution time mm:ss cpu = 00:00, real = 00:03).
%# End write_snapshot (05/15 04:27:44, total cpu=03:00:00, real=03:00:03, peak res=598.00M, current mem=1043.12M)
@file(Script_syn_mcs4_genus_MMMC.tcl) 181: puts "Mapped snapshot written to $_REPORTS_PATH/map"
Mapped snapshot written to reports_dir/map
@file(Script_syn_mcs4_genus_MMMC.tcl) 184: report_summary -directory $_REPORTS_PATH


Working Directory = /users/iteso/iteso-s10043/designs/mcs4/4004/syn_runs/15_05_25_pf
QoS Summary for mcs4_pad_frame
================================================================================
Metric                          generic         map            
================================================================================

View : view_mcs4_slow
Slack (ps):                       inf             inf
  R2R (ps):                  no_value        no_value
  I2R (ps):                  no_value        no_value
  R2O (ps):                  no_value        no_value
  I2O (ps):                  no_value        no_value
  CG  (ps):                  no_value        no_value
TNS (ps):                           0               0
  R2R (ps):                  no_value        no_value
  I2R (ps):                  no_value        no_value
  R2O (ps):                  no_value        no_value
  I2O (ps):                  no_value        no_value
  CG  (ps):                  no_value        no_value
Failing Paths:                      0               0

View : view_mcs4_fast
Slack (ps):                       inf             inf
  R2R (ps):                  no_value        no_value
  I2R (ps):                  no_value        no_value
  R2O (ps):                  no_value        no_value
  I2O (ps):                  no_value        no_value
  CG  (ps):                  no_value        no_value
TNS (ps):                           0               0
  R2R (ps):                  no_value        no_value
  I2R (ps):                  no_value        no_value
  R2O (ps):                  no_value        no_value
  I2O (ps):                  no_value        no_value
  CG  (ps):                  no_value        no_value
Failing Paths:                      0               0

Cell Area:                         52           8,197
Total Cell Area:                   52           8,197
Leaf Instances:                 3,718           1,937
Total Instances:                3,718           1,937
Utilization (%):                 0.00            0.00
Tot. Net Length (um):        no_value        no_value
Avg. Net Length (um):        no_value        no_value
Route Overflow H (%):        no_value        no_value
Route Overflow V (%):        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value
  Tot Cong:                  no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:01:18        00:02:52
Real Runtime (h:m:s):        00:04:21        00:03:13
CPU  Elapsed (h:m:s):        00:01:26        00:04:18
Real Elapsed (h:m:s):        00:04:26        00:07:38
Memory (MB):                  1030.10         1035.12
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:07:37
Total Memory (MB):     1043.12
Executable Version:    20.11-s111_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(Script_syn_mcs4_genus_MMMC.tcl) 185: puts "Mapped summary report generated in $_REPORTS_PATH"
Mapped summary report generated in reports_dir
@file(Script_syn_mcs4_genus_MMMC.tcl) 188: puts "Mapped datapath report (commented out)."
Mapped datapath report (commented out).
@file(Script_syn_mcs4_genus_MMMC.tcl) 191: write_do_lec -revised_design fv_map -logfile ${_LOG_PATH}/rtl2intermediate.lec.log > ${_OUTPUTS_PATH}/rtl2intermediate.lec.do
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'outputs_dir/rtl2intermediate.lec.do'.
        : Alias mapping flow is enabled.
@file(Script_syn_mcs4_genus_MMMC.tcl) 192: puts "LEC DO script (RTL vs Intermediate) written to ${_OUTPUTS_PATH}/rtl2intermediate.lec.do"
LEC DO script (RTL vs Intermediate) written to outputs_dir/rtl2intermediate.lec.do
@file(Script_syn_mcs4_genus_MMMC.tcl) 199: set_db / .syn_opt_effort $MAP_OPT_EFF
  Setting attribute of root '/': 'syn_opt_effort' = high
@file(Script_syn_mcs4_genus_MMMC.tcl) 200: syn_opt
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 1.910 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
Metal1          H         0.00        0.000412  
Metal2          V         1.00        0.000416  
Metal3          H         1.00        0.000416  
Metal4          V         1.00        0.000416  
Metal5          H         1.00        0.000416  
Metal6          V         1.00        0.000416  
Metal7          H         1.00        0.000416  
Metal8          V         1.00        0.000416  
Metal9          H         1.00        0.000416  
Metal10         V         1.00        0.000444  
Metal11         H         1.00        0.000444  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
Metal1          H         0.00         1.226667  
Metal2          V         1.00         0.755000  
Metal3          H         1.00         0.755000  
Metal4          V         1.00         0.755000  
Metal5          H         1.00         0.755000  
Metal6          V         1.00         0.755000  
Metal7          H         1.00         0.755000  
Metal8          V         1.00         0.267500  
Metal9          H         1.00         0.267500  
Metal10         V         1.00         0.097273  
Metal11         H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'mcs4_pad_frame' using 'high' effort.
 
Incremental optimization status
===============================
                                    Worst     Total - - - - DRC Totals - - - -
                           Total  Weighted     Neg      Max       Max     Max  
Operation                   Area  Neg Slk     Slack    Trans      Cap   Fanout 
 init_iopt                 10851        0         0     11524       70      159
IOPT-REDREM: Performing redundancy removal: Detected 0 redundant wires. CPU time 0.030 seconds.

-------------------------------------------------------------------------------
 const_prop                10851        0         0     11524       70      159
-------------------------------------------------------------------------------
 hi_fo_buf                 10851        0         0     11524       70      159

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                    Worst     Total - - - - DRC Totals - - - -
                           Total  Weighted     Neg      Max       Max     Max  
Operation                   Area  Neg Slk     Slack    Trans      Cap   Fanout 
 init_delay                10851        0         0     11524       70      159

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                  10851        0         0     11524       70      159
 incr_max_trans            11469        0         0        42       70      159
 incr_max_trans            11487        0         0         6       70      159
 incr_max_trans            11487        0         0         0       70      159

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st       108  (        0 /        0 )  0.00
        plc_star       108  (        0 /        0 )  0.00
        drc_bufs       216  (       84 /      108 )  0.34
        drc_fopt        24  (        0 /        0 )  0.01
        drc_bufb        24  (        0 /        0 )  0.00
      simple_buf        24  (       18 /       18 )  0.31
             dup         6  (        0 /        0 )  0.00
       crit_dnsz         2  (        2 /        2 )  0.01
       crit_upsz         4  (        4 /        4 )  0.02
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        18  (        0 /        0 )  0.00
        plc_star        18  (        0 /        0 )  0.00
      drc_buf_sp        18  (        0 /        0 )  0.00
        drc_bufs        18  (        0 /        0 )  0.00
        drc_fopt        18  (        0 /        0 )  0.00
        drc_bufb        18  (        0 /        0 )  0.00
      simple_buf        18  (        0 /        0 )  0.09
             dup        18  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz        18  (        0 /        0 )  0.00

 incr_max_fo               12206        0         0         0       70        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        50  (        0 /        0 )  0.00
        plc_star        50  (        0 /        0 )  0.00
      drc_buf_sp       100  (       50 /       50 )  0.70
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                  12206        0         0         0       70        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                 12206        0         0         0       70        0
 rem_buf                   11766        0         0         0       70        0
 rem_inv                   11294        0         0         0       70        0
 merge_bi                  11291        0         0         0       70        0
 seq_res_area              11290        0         0         0       70        0
 io_phase                  11286        0         0         0       70        0
 gate_comp                 11283        0         0         0       70        0
 area_down                 11140        0         0         0       70        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf       181  (      111 /      111 )  1.39
         rem_inv       201  (      161 /      162 )  1.49
        merge_bi        39  (        1 /        1 )  0.23
      rem_inv_qb        11  (        0 /        0 )  0.00
    seq_res_area        16  (        1 /        1 )  8.97
        io_phase         7  (        2 /        2 )  0.05
       gate_comp        60  (        3 /        3 )  0.88
       gcomp_mog         0  (        0 /        0 )  0.11
       glob_area        16  (        0 /       16 )  3.54
       area_down       137  (       73 /       73 )  5.00
      size_n_buf         4  (        0 /        0 )  0.23
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf        70  (        0 /        0 )  0.36
         rem_inv        38  (        0 /        0 )  0.27
        merge_bi        38  (        0 /        0 )  0.18
      rem_inv_qb        11  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                    Worst     Total - - - - DRC Totals - - - -
                           Total  Weighted     Neg      Max       Max     Max  
Operation                   Area  Neg Slk     Slack    Trans      Cap   Fanout 
 init_delay                11140        0         0         0       70        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                  11140        0         0         0       70        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        18  (        0 /        0 )  0.00
        plc_star        18  (        0 /        0 )  0.00
        drc_bufs        18  (        0 /        0 )  0.00
        drc_fopt        18  (        0 /        0 )  0.00
        drc_bufb        18  (        0 /        0 )  0.00
      simple_buf        18  (        0 /        0 )  0.10
             dup        18  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz        18  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                  11140        0         0         0       70        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                 11140        0         0         0       70        0
 area_down                 11115        0         0         0       70        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.01
         rem_buf        70  (        0 /        0 )  0.40
         rem_inv        38  (        0 /        0 )  0.23
        merge_bi        38  (        0 /        0 )  0.23
      rem_inv_qb        11  (        0 /        0 )  0.00
        io_phase         5  (        0 /        0 )  0.04
       gate_comp        57  (        0 /        0 )  0.76
       gcomp_mog         0  (        0 /        0 )  0.08
       glob_area        16  (        0 /       16 )  3.56
       area_down       118  (       26 /       26 )  2.63
      size_n_buf         0  (        0 /        0 )  0.03
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                    Worst     Total - - - - DRC Totals - - - -
                           Total  Weighted     Neg      Max       Max     Max  
Operation                   Area  Neg Slk     Slack    Trans      Cap   Fanout 
 init_delay                11115        0         0         0       70        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                  11115        0         0         0       70        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        18  (        0 /        0 )  0.00
        plc_star        18  (        0 /        0 )  0.00
        drc_bufs        18  (        0 /        0 )  0.00
        drc_fopt        18  (        0 /        0 )  0.00
        drc_bufb        18  (        0 /        0 )  0.00
      simple_buf        18  (        0 /        0 )  0.08
             dup        18  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz        18  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
|      Id      |  Sev   |Count |                                                           Message Text                                                             |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| CFM-1        |Info    |    2 |Wrote dofile.                                                                                                                       |
| CFM-5        |Info    |    1 |Wrote formal verification information.                                                                                              |
| CPI-506      |Info    |    1 |Command 'commit_power_intent' cannot proceed as there is no power intent loaded.                                                    |
| DATABASE-103 |Warning |   12 |The database contains a field that the reader does not support.                                                                     |
| GLO-51       |Info    |    5 |Hierarchical instance automatically ungrouped.                                                                                      |
|              |        |      |Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent this ungroup, set |
|              |        |      | the root-level attribute 'auto_ungroup' to 'none'. You can also prevent individual ungroup with setting the attribute 'ungroup_ok' |
|              |        |      | of instances or modules to 'false'.                                                                                                |
| LBR-155      |Info    | 1056 |Mismatch in unateness between 'timing_sense' attribute and the function.                                                            |
|              |        |      |The 'timing_sense' attribute will be respected.                                                                                     |
| PA-7         |Info    |    8 |Resetting power analysis results.                                                                                                   |
|              |        |      |All computed switching activities are removed.                                                                                      |
| PHYS-752     |Info    |    1 |Partition Based Synthesis execution skipped.                                                                                        |
| ST-136       |Warning |    1 |Not obtained requested number of super thread servers.                                                                              |
|              |        |      |The requested number of cpus are not available on machine.                                                                          |
| SYNTH-2      |Info    |    1 |Done synthesizing.                                                                                                                  |
| SYNTH-4      |Info    |    1 |Mapping.                                                                                                                            |
| SYNTH-5      |Info    |    1 |Done mapping.                                                                                                                       |
| SYNTH-7      |Info    |    1 |Incrementally optimizing.                                                                                                           |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'mcs4_pad_frame'.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_opt
@file(Script_syn_mcs4_genus_MMMC.tcl) 201: puts "Netlist optimization completed."
Netlist optimization completed.
@file(Script_syn_mcs4_genus_MMMC.tcl) 202: time_info OPT
stamp 'OPT' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:20:07 (May15) |  149.5 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:00:26) |  00:00:20(00:00:26) |   7.8(  5.3) |    4:20:33 (May15) |  321.4 MB | init_design
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:22(00:04:21) |  00:00:54(00:03:55) |  21.0( 47.8) |    4:24:28 (May15) |  563.6 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:59(00:07:33) |  00:02:37(00:03:12) |  61.1( 39.0) |    4:27:40 (May15) |  555.5 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:25(00:08:12) |  00:00:25(00:00:39) |  10.1(  7.9) |    4:28:19 (May15) |  552.8 MB | OPT
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(Script_syn_mcs4_genus_MMMC.tcl) 205: write_snapshot -outdir $_REPORTS_PATH -tag syn_opt
%# Begin write_snapshot (05/15 04:28:19, mem=1035.14M)
%# Begin qos_stats (05/15 04:28:20, mem=1035.14M)
%# End qos_stats (05/15 04:28:20, total cpu=03:00:01, real=03:00:00, peak res=598.00M, current mem=1035.14M)


Working Directory = /users/iteso/iteso-s10043/designs/mcs4/4004/syn_runs/15_05_25_pf
QoS Summary for mcs4_pad_frame
================================================================================
Metric                          generic         map             syn_opt        
================================================================================

View : view_mcs4_slow
Slack (ps):                       inf             inf             inf
  R2R (ps):                  no_value        no_value        no_value
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value
TNS (ps):                           0               0               0
  R2R (ps):                  no_value        no_value        no_value
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value
Failing Paths:                      0               0               0

View : view_mcs4_fast
Slack (ps):                       inf             inf             inf
  R2R (ps):                  no_value        no_value        no_value
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value
TNS (ps):                           0               0               0
  R2R (ps):                  no_value        no_value        no_value
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value
Failing Paths:                      0               0               0

Cell Area:                         52           8,197           8,413
Total Cell Area:                   52           8,197           8,413
Leaf Instances:                 3,718           1,937           2,003
Total Instances:                3,718           1,937           2,003
Utilization (%):                 0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:01:18        00:02:52        00:00:26
Real Runtime (h:m:s):        00:04:21        00:03:13        00:00:39
CPU  Elapsed (h:m:s):        00:01:26        00:04:18        00:04:45
Real Elapsed (h:m:s):        00:04:26        00:07:38        00:08:17
Memory (MB):                  1030.10         1035.12         1035.14
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:08:13
Total Memory (MB):     1035.14
Executable Version:    20.11-s111_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_gates -power.
        Computing arrivals and requireds.
        Computing arrivals and requireds.
Warning : No clock. [RPT-10]
        : There are no clocks in the design.
        : Clock is not defined.
Finished exporting design database to file 'reports_dir/syn_opt_mcs4_pad_frame.db' for 'mcs4_pad_frame' (command execution time mm:ss cpu = 00:00, real = 00:02).
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : mcs4_pad_frame
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :  50% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Finished generating snapshot at stage syn_opt (command execution time mm:ss cpu = 00:01, real = 00:04).
%# End write_snapshot (05/15 04:28:24, total cpu=03:00:01, real=03:00:05, peak res=598.00M, current mem=1035.14M)
@file(Script_syn_mcs4_genus_MMMC.tcl) 206: puts "Optimized snapshot written to $_REPORTS_PATH/syn_opt"
Optimized snapshot written to reports_dir/syn_opt
@file(Script_syn_mcs4_genus_MMMC.tcl) 209: report_summary -directory $_REPORTS_PATH


Working Directory = /users/iteso/iteso-s10043/designs/mcs4/4004/syn_runs/15_05_25_pf
QoS Summary for mcs4_pad_frame
================================================================================
Metric                          generic         map             syn_opt        
================================================================================

View : view_mcs4_slow
Slack (ps):                       inf             inf             inf
  R2R (ps):                  no_value        no_value        no_value
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value
TNS (ps):                           0               0               0
  R2R (ps):                  no_value        no_value        no_value
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value
Failing Paths:                      0               0               0

View : view_mcs4_fast
Slack (ps):                       inf             inf             inf
  R2R (ps):                  no_value        no_value        no_value
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value
TNS (ps):                           0               0               0
  R2R (ps):                  no_value        no_value        no_value
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value
Failing Paths:                      0               0               0

Cell Area:                         52           8,197           8,413
Total Cell Area:                   52           8,197           8,413
Leaf Instances:                 3,718           1,937           2,003
Total Instances:                3,718           1,937           2,003
Utilization (%):                 0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:01:18        00:02:52        00:00:26
Real Runtime (h:m:s):        00:04:21        00:03:13        00:00:39
CPU  Elapsed (h:m:s):        00:01:26        00:04:18        00:04:45
Real Elapsed (h:m:s):        00:04:26        00:07:38        00:08:17
Memory (MB):                  1030.10         1035.12         1035.14
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:08:17
Total Memory (MB):     1035.14
Executable Version:    20.11-s111_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(Script_syn_mcs4_genus_MMMC.tcl) 210: puts "Optimized summary report generated in $_REPORTS_PATH"
Optimized summary report generated in reports_dir
@file(Script_syn_mcs4_genus_MMMC.tcl) 213: write_hdl > ${_OUTPUTS_PATH}/${DESIGN}_m_opt.v
@file(Script_syn_mcs4_genus_MMMC.tcl) 214: puts "Optimized netlist written to ${_OUTPUTS_PATH}/${DESIGN}_hdl_opt.v"
Optimized netlist written to outputs_dir/mcs4_pad_frame_hdl_opt.v
@file(Script_syn_mcs4_genus_MMMC.tcl) 215: write_design -basename ${_OUTPUTS_PATH}/${DESIGN}_opt
Exporting design data for 'mcs4_pad_frame' to outputs_dir/mcs4_pad_frame_opt...
%# Begin write_design (05/15 04:28:25, mem=1038.96M)
Info    : Generating design database. [PHYS-90]
        : Writing netlist: outputs_dir/mcs4_pad_frame_opt.v
        : The database contains all the files required to restore the design in the specified application.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   write_design
Info    : Generating design database. [PHYS-90]
        : Writing Metrics file: outputs_dir/mcs4_pad_frame_opt.metrics.json
Info    : Generating design database. [PHYS-90]
        : Writing write_script: outputs_dir/mcs4_pad_frame_opt.g
Info    : Generating design database. [PHYS-90]
        : Writing multi-mode multi-corner file: outputs_dir/mcs4_pad_frame_opt.mmmc.tcl
File outputs_dir/mcs4_pad_frame_opt.mmmc.tcl has been written.
Info    : Multimode clock gating check is disabled. [TIM-1000]
Info    : Multimode clock gating check is disabled. [TIM-1000]
Finished SDC export (command execution time mm:ss (real) = 00:01).
Finished SDC export (command execution time mm:ss (real) = 00:01).
Info: file outputs_dir/mcs4_pad_frame_opt.CM_mcs4_slow.sdc has been written
Info: file outputs_dir/mcs4_pad_frame_opt.CM_mcs4_fast.sdc has been written
Info: file outputs_dir/mcs4_pad_frame_opt.CM_mcs4_slow.sdc has been written
Info: file outputs_dir/mcs4_pad_frame_opt.CM_mcs4_fast.sdc has been written
Info    : Generating design database. [PHYS-90]
        : Writing INIT setup file for Genus: outputs_dir/mcs4_pad_frame_opt.genus_init.tcl
Info    : Generating design database. [PHYS-90]
        : Writing Genus(TM) Synthesis Solution setup file: outputs_dir/mcs4_pad_frame_opt.genus_setup.tcl
** To load the database source outputs_dir/mcs4_pad_frame_opt.genus_setup.tcl in an Genus(TM) Synthesis Solution session.
Finished exporting design data for 'mcs4_pad_frame' (command execution time mm:ss cpu = 00:00, real = 00:04).
.
%# End write_design (05/15 04:28:29, total cpu=03:00:00, real=03:00:04, peak res=598.00M, current mem=1038.96M)
@file(Script_syn_mcs4_genus_MMMC.tcl) 218: write_sdc  -version 1.1 -view view_mcs4_slow $DESIGN > ${_OUTPUTS_PATH}/${DESIGN}_opt_slow.sdc
Info    : Multimode clock gating check is disabled. [TIM-1000]
Finished SDC export (command execution time mm:ss (real) = 00:00).
@file(Script_syn_mcs4_genus_MMMC.tcl) 219: write_sdc  -version 1.1 -view view_mcs4_fast $DESIGN > ${_OUTPUTS_PATH}/${DESIGN}_opt_fast.sdc
Finished SDC export (command execution time mm:ss (real) = 00:01).
@file(Script_syn_mcs4_genus_MMMC.tcl) 227: write_do_lec -golden_design fv_map -revised_design ${_OUTPUTS_PATH}/${DESIGN}_m.v -logfile ${_LOG_PATH}/intermediate2final.lec.log > ${_OUTPUTS_PATH}/intermediate2final.lec.do
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/mcs4_pad_frame/mcs4_pad_frame_mv.fv.json' for netlist 'outputs_dir/mcs4_pad_frame_m.v'.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'outputs_dir/intermediate2final.lec.do'.
        : Alias mapping flow is enabled.
@file(Script_syn_mcs4_genus_MMMC.tcl) 228: puts "LEC DO script (Intermediate vs Final) written to ${_OUTPUTS_PATH}/intermediate2final.lec.do"
LEC DO script (Intermediate vs Final) written to outputs_dir/intermediate2final.lec.do
@file(Script_syn_mcs4_genus_MMMC.tcl) 232: puts "LEC DO script (RTL vs Final) written (if uncommented)."
LEC DO script (RTL vs Final) written (if uncommented).
@file(Script_syn_mcs4_genus_MMMC.tcl) 239: puts "Final Runtime & Memory."
Final Runtime & Memory.
@file(Script_syn_mcs4_genus_MMMC.tcl) 240: time_info FINAL
stamp 'FINAL' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:20:07 (May15) |  149.5 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:00:26) |  00:00:20(00:00:26) |   7.7(  5.1) |    4:20:33 (May15) |  321.4 MB | init_design
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:22(00:04:21) |  00:00:54(00:03:55) |  20.8( 46.4) |    4:24:28 (May15) |  563.6 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:59(00:07:33) |  00:02:37(00:03:12) |  60.4( 37.9) |    4:27:40 (May15) |  555.5 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:25(00:08:12) |  00:00:25(00:00:39) |  10.0(  7.7) |    4:28:19 (May15) |  552.8 MB | OPT
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:28(00:08:26) |  00:00:03(00:00:14) |   1.2(  2.8) |    4:28:33 (May15) |  559.1 MB | FINAL
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(Script_syn_mcs4_genus_MMMC.tcl) 241: puts "============================"
============================
@file(Script_syn_mcs4_genus_MMMC.tcl) 242: puts "Synthesis Finished ........."
Synthesis Finished .........
@file(Script_syn_mcs4_genus_MMMC.tcl) 243: puts "============================"
============================
@file(Script_syn_mcs4_genus_MMMC.tcl) 246:  file copy [get_db / .stdout_log] ${_LOG_PATH}/.
#@ End verbose source ../../syn/Script_syn_mcs4_genus_MMMC.tcl
WARNING: This version of the tool is 1479 days old.
