
stm32f4xx_drivers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000c34  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000dbc  08000dbc  00002054  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000dbc  08000dbc  00002054  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08000dbc  08000dbc  00001dbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08000dc4  08000dc4  00002054  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000dc4  08000dc4  00001dc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000dc8  08000dc8  00001dc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000054  20000000  08000dcc  00002000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00002054  2**0
                  CONTENTS
 10 .bss          00000030  20000054  20000054  00002054  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000084  20000084  00002054  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  00002054  2**0
                  CONTENTS, READONLY
 13 .debug_info   000013bf  00000000  00000000  0000207e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000545  00000000  00000000  0000343d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000180  00000000  00000000  00003988  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000124  00000000  00000000  00003b08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0000288c  00000000  00000000  00003c2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00001df3  00000000  00000000  000064b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00009e8b  00000000  00000000  000082ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00012136  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000574  00000000  00000000  0001217c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000082  00000000  00000000  000126f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000054 	.word	0x20000054
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08000da4 	.word	0x08000da4

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000058 	.word	0x20000058
 80001c4:	08000da4 	.word	0x08000da4

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <I2C1_GpioInits>:
	for(uint32_t i = 0 ; i < 500000 ; i ++);
}

// refer the alternate functionality from datasheet to get SCL and SDA Gpio pins for I2C1
// AF4 will be used
void I2C1_GpioInits(){
 80001d8:	b580      	push	{r7, lr}
 80001da:	b084      	sub	sp, #16
 80001dc:	af00      	add	r7, sp, #0

	GPIO_Handle_t I2C1_pins;

	// we want PB6 as SCL , PB9 as SDA
	I2C1_pins.pGPIOx=GPIOB;
 80001de:	4b0e      	ldr	r3, [pc, #56]	@ (8000218 <I2C1_GpioInits+0x40>)
 80001e0:	607b      	str	r3, [r7, #4]
	I2C1_pins.GPIO_PinConfig.GPIO_PinMode=GPIO_MODE_ALTFN;
 80001e2:	2302      	movs	r3, #2
 80001e4:	727b      	strb	r3, [r7, #9]
	I2C1_pins.GPIO_PinConfig.GPIO_PinAltFunMode=GPIO_ALTFN_4;
 80001e6:	2304      	movs	r3, #4
 80001e8:	737b      	strb	r3, [r7, #13]
	I2C1_pins.GPIO_PinConfig.GPIO_PinSpeed=GPIO_SPEED_FAST;
 80001ea:	2302      	movs	r3, #2
 80001ec:	72bb      	strb	r3, [r7, #10]
	I2C1_pins.GPIO_PinConfig.GPIO_PinOPType=GPIO_OP_TYPE_OD; // we need OD configuration for SDA and SCL line , we use PU resistors
 80001ee:	2301      	movs	r3, #1
 80001f0:	733b      	strb	r3, [r7, #12]
	I2C1_pins.GPIO_PinConfig.GPIO_PinPuPdControl=GPIO_PIN_PU; // , refer schema
 80001f2:	2301      	movs	r3, #1
 80001f4:	72fb      	strb	r3, [r7, #11]

	//SCL line
	I2C1_pins.GPIO_PinConfig.GPIO_PinNumber=GPIO_PIN_NO_6;
 80001f6:	2306      	movs	r3, #6
 80001f8:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&I2C1_pins);
 80001fa:	1d3b      	adds	r3, r7, #4
 80001fc:	4618      	mov	r0, r3
 80001fe:	f000 f893 	bl	8000328 <GPIO_Init>

	//SDA line
	I2C1_pins.GPIO_PinConfig.GPIO_PinNumber=GPIO_PIN_NO_9;
 8000202:	2309      	movs	r3, #9
 8000204:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&I2C1_pins);
 8000206:	1d3b      	adds	r3, r7, #4
 8000208:	4618      	mov	r0, r3
 800020a:	f000 f88d 	bl	8000328 <GPIO_Init>



}
 800020e:	bf00      	nop
 8000210:	3710      	adds	r7, #16
 8000212:	46bd      	mov	sp, r7
 8000214:	bd80      	pop	{r7, pc}
 8000216:	bf00      	nop
 8000218:	40020400 	.word	0x40020400

0800021c <I2C1_Inits>:

void I2C1_Inits(){
 800021c:	b580      	push	{r7, lr}
 800021e:	af00      	add	r7, sp, #0


	I2C1_Handle.pI2Cx=I2C1;
 8000220:	4b09      	ldr	r3, [pc, #36]	@ (8000248 <I2C1_Inits+0x2c>)
 8000222:	4a0a      	ldr	r2, [pc, #40]	@ (800024c <I2C1_Inits+0x30>)
 8000224:	601a      	str	r2, [r3, #0]
	I2C1_Handle.I2C_Config.I2C_AckControl=I2C_ACK_ENABLE;
 8000226:	4b08      	ldr	r3, [pc, #32]	@ (8000248 <I2C1_Inits+0x2c>)
 8000228:	2201      	movs	r2, #1
 800022a:	60da      	str	r2, [r3, #12]
	I2C1_Handle.I2C_Config.I2C_FMDutyCycle=I2C_FM_DUTY_2; // does not matter we are using Standard mode for this example
 800022c:	4b06      	ldr	r3, [pc, #24]	@ (8000248 <I2C1_Inits+0x2c>)
 800022e:	2200      	movs	r2, #0
 8000230:	611a      	str	r2, [r3, #16]
	I2C1_Handle.I2C_Config.I2C_DeviceAddress=MY_ADDRESS; // if slave this is where we store slave address in OAR
 8000232:	4b05      	ldr	r3, [pc, #20]	@ (8000248 <I2C1_Inits+0x2c>)
 8000234:	2261      	movs	r2, #97	@ 0x61
 8000236:	609a      	str	r2, [r3, #8]
	I2C1_Handle.I2C_Config.I2C_SCLSpeed=I2C_SCL_SPEED_SM;
 8000238:	4b03      	ldr	r3, [pc, #12]	@ (8000248 <I2C1_Inits+0x2c>)
 800023a:	4a05      	ldr	r2, [pc, #20]	@ (8000250 <I2C1_Inits+0x34>)
 800023c:	605a      	str	r2, [r3, #4]

	I2C_Init(&I2C1_Handle);
 800023e:	4802      	ldr	r0, [pc, #8]	@ (8000248 <I2C1_Inits+0x2c>)
 8000240:	f000 fc18 	bl	8000a74 <I2C_Init>




}
 8000244:	bf00      	nop
 8000246:	bd80      	pop	{r7, pc}
 8000248:	20000070 	.word	0x20000070
 800024c:	40005400 	.word	0x40005400
 8000250:	000186a0 	.word	0x000186a0

08000254 <GPIO_ButtonInit>:

// we will use internal push button
// when button pressed ,send Data
void GPIO_ButtonInit()
{
 8000254:	b580      	push	{r7, lr}
 8000256:	b084      	sub	sp, #16
 8000258:	af00      	add	r7, sp, #0
	GPIO_Handle_t GPIOButton; // user wakeup button connected to PA0 , internal button

	//config for Button - PA0; = input mode
	GPIOButton.pGPIOx=GPIOA;
 800025a:	4b0b      	ldr	r3, [pc, #44]	@ (8000288 <GPIO_ButtonInit+0x34>)
 800025c:	607b      	str	r3, [r7, #4]
	GPIOButton.GPIO_PinConfig.GPIO_PinMode=GPIO_MODE_IN;
 800025e:	2300      	movs	r3, #0
 8000260:	727b      	strb	r3, [r7, #9]
	GPIOButton.GPIO_PinConfig.GPIO_PinNumber=GPIO_PIN_NO_0;
 8000262:	2300      	movs	r3, #0
 8000264:	723b      	strb	r3, [r7, #8]
	GPIOButton.GPIO_PinConfig.GPIO_PinSpeed=GPIO_SPEED_FAST;
 8000266:	2302      	movs	r3, #2
 8000268:	72bb      	strb	r3, [r7, #10]
	GPIOButton.GPIO_PinConfig.GPIO_PinPuPdControl=GPIO_NO_PUPD; // internal button , refer the Schema doc for this config
 800026a:	2300      	movs	r3, #0
 800026c:	72fb      	strb	r3, [r7, #11]

	// Enbale the RCC clock

	GPIO_PeripheralClockControl(GPIOButton.pGPIOx, ENABLE);
 800026e:	687b      	ldr	r3, [r7, #4]
 8000270:	2101      	movs	r1, #1
 8000272:	4618      	mov	r0, r3
 8000274:	f000 fa08 	bl	8000688 <GPIO_PeripheralClockControl>

	//initialize the config
	GPIO_Init(&GPIOButton);
 8000278:	1d3b      	adds	r3, r7, #4
 800027a:	4618      	mov	r0, r3
 800027c:	f000 f854 	bl	8000328 <GPIO_Init>

}
 8000280:	bf00      	nop
 8000282:	3710      	adds	r7, #16
 8000284:	46bd      	mov	sp, r7
 8000286:	bd80      	pop	{r7, pc}
 8000288:	40020000 	.word	0x40020000

0800028c <main>:

int main()
{
 800028c:	b580      	push	{r7, lr}
 800028e:	af00      	add	r7, sp, #0
	GPIO_ButtonInit();
 8000290:	f7ff ffe0 	bl	8000254 <GPIO_ButtonInit>

	//I2C pin init
	I2C1_GpioInits();
 8000294:	f7ff ffa0 	bl	80001d8 <I2C1_GpioInits>

	//I2C peripheral init

	I2C1_Inits();
 8000298:	f7ff ffc0 	bl	800021c <I2C1_Inits>

	//after all the configuration is done enable the I2C peripheral
	I2C_PeripheralControl(I2C1, ENABLE);
 800029c:	2101      	movs	r1, #1
 800029e:	480a      	ldr	r0, [pc, #40]	@ (80002c8 <main+0x3c>)
 80002a0:	f000 fcac 	bl	8000bfc <I2C_PeripheralControl>

	I2C_ManageAcking(I2C1_Handle.pI2Cx,ENABLE);
 80002a4:	4b09      	ldr	r3, [pc, #36]	@ (80002cc <main+0x40>)
 80002a6:	681b      	ldr	r3, [r3, #0]
 80002a8:	2101      	movs	r1, #1
 80002aa:	4618      	mov	r0, r3
 80002ac:	f000 fcd4 	bl	8000c58 <I2C_ManageAcking>


	I2C_MasterSendData(&I2C1_Handle,some_data,strlen((char*)some_data),SLAVE_ADDR);
 80002b0:	4807      	ldr	r0, [pc, #28]	@ (80002d0 <main+0x44>)
 80002b2:	f7ff ff89 	bl	80001c8 <strlen>
 80002b6:	4603      	mov	r3, r0
 80002b8:	b2da      	uxtb	r2, r3
 80002ba:	2368      	movs	r3, #104	@ 0x68
 80002bc:	4904      	ldr	r1, [pc, #16]	@ (80002d0 <main+0x44>)
 80002be:	4803      	ldr	r0, [pc, #12]	@ (80002cc <main+0x40>)
 80002c0:	f000 fce5 	bl	8000c8e <I2C_MasterSendData>

	while(1);
 80002c4:	bf00      	nop
 80002c6:	e7fd      	b.n	80002c4 <main+0x38>
 80002c8:	40005400 	.word	0x40005400
 80002cc:	20000070 	.word	0x20000070
 80002d0:	20000000 	.word	0x20000000

080002d4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80002d4:	480d      	ldr	r0, [pc, #52]	@ (800030c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80002d6:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80002d8:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80002dc:	480c      	ldr	r0, [pc, #48]	@ (8000310 <LoopForever+0x6>)
  ldr r1, =_edata
 80002de:	490d      	ldr	r1, [pc, #52]	@ (8000314 <LoopForever+0xa>)
  ldr r2, =_sidata
 80002e0:	4a0d      	ldr	r2, [pc, #52]	@ (8000318 <LoopForever+0xe>)
  movs r3, #0
 80002e2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80002e4:	e002      	b.n	80002ec <LoopCopyDataInit>

080002e6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80002e6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80002e8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80002ea:	3304      	adds	r3, #4

080002ec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80002ec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80002ee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80002f0:	d3f9      	bcc.n	80002e6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80002f2:	4a0a      	ldr	r2, [pc, #40]	@ (800031c <LoopForever+0x12>)
  ldr r4, =_ebss
 80002f4:	4c0a      	ldr	r4, [pc, #40]	@ (8000320 <LoopForever+0x16>)
  movs r3, #0
 80002f6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80002f8:	e001      	b.n	80002fe <LoopFillZerobss>

080002fa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80002fa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80002fc:	3204      	adds	r2, #4

080002fe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80002fe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000300:	d3fb      	bcc.n	80002fa <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 8000302:	f000 fd2b 	bl	8000d5c <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 8000306:	f7ff ffc1 	bl	800028c <main>

0800030a <LoopForever>:

LoopForever:
  b LoopForever
 800030a:	e7fe      	b.n	800030a <LoopForever>
  ldr   r0, =_estack
 800030c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000310:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000314:	20000054 	.word	0x20000054
  ldr r2, =_sidata
 8000318:	08000dcc 	.word	0x08000dcc
  ldr r2, =_sbss
 800031c:	20000054 	.word	0x20000054
  ldr r4, =_ebss
 8000320:	20000084 	.word	0x20000084

08000324 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000324:	e7fe      	b.n	8000324 <ADC_IRQHandler>
	...

08000328 <GPIO_Init>:
 *  Created on: Sep 20, 2025
 *      Author: LENOVO
 */

#include "stm32f4xx_gpio_driver.h"
void GPIO_Init(GPIO_Handle_t *pGPIOHandle){
 8000328:	b580      	push	{r7, lr}
 800032a:	b086      	sub	sp, #24
 800032c:	af00      	add	r7, sp, #0
 800032e:	6078      	str	r0, [r7, #4]
	uint32_t temp=0;
 8000330:	2300      	movs	r3, #0
 8000332:	617b      	str	r3, [r7, #20]

	GPIO_PeripheralClockControl(pGPIOHandle->pGPIOx, ENABLE);
 8000334:	687b      	ldr	r3, [r7, #4]
 8000336:	681b      	ldr	r3, [r3, #0]
 8000338:	2101      	movs	r1, #1
 800033a:	4618      	mov	r0, r3
 800033c:	f000 f9a4 	bl	8000688 <GPIO_PeripheralClockControl>

	//1. configure the mode of gpio pin
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_ANALOG)
 8000340:	687b      	ldr	r3, [r7, #4]
 8000342:	795b      	ldrb	r3, [r3, #5]
 8000344:	2b03      	cmp	r3, #3
 8000346:	d820      	bhi.n	800038a <GPIO_Init+0x62>
	{
		// non - interrupt mode
		temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000348:	687b      	ldr	r3, [r7, #4]
 800034a:	795b      	ldrb	r3, [r3, #5]
 800034c:	461a      	mov	r2, r3
 800034e:	687b      	ldr	r3, [r7, #4]
 8000350:	791b      	ldrb	r3, [r3, #4]
 8000352:	005b      	lsls	r3, r3, #1
 8000354:	fa02 f303 	lsl.w	r3, r2, r3
 8000358:	617b      	str	r3, [r7, #20]
		// now do set this mode in the GPIO register structure which is pointing to actual GPIOx peripheral
		pGPIOHandle->pGPIOx->MODER &=(~(0x3 <<(2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)));
 800035a:	687b      	ldr	r3, [r7, #4]
 800035c:	681b      	ldr	r3, [r3, #0]
 800035e:	681a      	ldr	r2, [r3, #0]
 8000360:	687b      	ldr	r3, [r7, #4]
 8000362:	791b      	ldrb	r3, [r3, #4]
 8000364:	005b      	lsls	r3, r3, #1
 8000366:	2103      	movs	r1, #3
 8000368:	fa01 f303 	lsl.w	r3, r1, r3
 800036c:	43db      	mvns	r3, r3
 800036e:	4619      	mov	r1, r3
 8000370:	687b      	ldr	r3, [r7, #4]
 8000372:	681b      	ldr	r3, [r3, #0]
 8000374:	400a      	ands	r2, r1
 8000376:	601a      	str	r2, [r3, #0]
		pGPIOHandle->pGPIOx->MODER |= temp;
 8000378:	687b      	ldr	r3, [r7, #4]
 800037a:	681b      	ldr	r3, [r3, #0]
 800037c:	6819      	ldr	r1, [r3, #0]
 800037e:	687b      	ldr	r3, [r7, #4]
 8000380:	681b      	ldr	r3, [r3, #0]
 8000382:	697a      	ldr	r2, [r7, #20]
 8000384:	430a      	orrs	r2, r1
 8000386:	601a      	str	r2, [r3, #0]
 8000388:	e0c5      	b.n	8000516 <GPIO_Init+0x1ee>

	}
	else
	{
		// interrupt mode - code it later
		if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_IT_FT)
 800038a:	687b      	ldr	r3, [r7, #4]
 800038c:	795b      	ldrb	r3, [r3, #5]
 800038e:	2b04      	cmp	r3, #4
 8000390:	d817      	bhi.n	80003c2 <GPIO_Init+0x9a>
		{
			// configure Falling trigger using FTSR
			EXTI->FTSR|= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000392:	4b47      	ldr	r3, [pc, #284]	@ (80004b0 <GPIO_Init+0x188>)
 8000394:	68db      	ldr	r3, [r3, #12]
 8000396:	687a      	ldr	r2, [r7, #4]
 8000398:	7912      	ldrb	r2, [r2, #4]
 800039a:	4611      	mov	r1, r2
 800039c:	2201      	movs	r2, #1
 800039e:	408a      	lsls	r2, r1
 80003a0:	4611      	mov	r1, r2
 80003a2:	4a43      	ldr	r2, [pc, #268]	@ (80004b0 <GPIO_Init+0x188>)
 80003a4:	430b      	orrs	r3, r1
 80003a6:	60d3      	str	r3, [r2, #12]

			//clear the corresponding RTSR bit for safety
			EXTI->RTSR|= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80003a8:	4b41      	ldr	r3, [pc, #260]	@ (80004b0 <GPIO_Init+0x188>)
 80003aa:	689b      	ldr	r3, [r3, #8]
 80003ac:	687a      	ldr	r2, [r7, #4]
 80003ae:	7912      	ldrb	r2, [r2, #4]
 80003b0:	4611      	mov	r1, r2
 80003b2:	2201      	movs	r2, #1
 80003b4:	408a      	lsls	r2, r1
 80003b6:	43d2      	mvns	r2, r2
 80003b8:	4611      	mov	r1, r2
 80003ba:	4a3d      	ldr	r2, [pc, #244]	@ (80004b0 <GPIO_Init+0x188>)
 80003bc:	430b      	orrs	r3, r1
 80003be:	6093      	str	r3, [r2, #8]
 80003c0:	e035      	b.n	800042e <GPIO_Init+0x106>
		}
		else if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_IT_RT)
 80003c2:	687b      	ldr	r3, [r7, #4]
 80003c4:	795b      	ldrb	r3, [r3, #5]
 80003c6:	2b05      	cmp	r3, #5
 80003c8:	d817      	bhi.n	80003fa <GPIO_Init+0xd2>
		{
			//configure Rising trigger RTSR
			EXTI->RTSR|= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80003ca:	4b39      	ldr	r3, [pc, #228]	@ (80004b0 <GPIO_Init+0x188>)
 80003cc:	689b      	ldr	r3, [r3, #8]
 80003ce:	687a      	ldr	r2, [r7, #4]
 80003d0:	7912      	ldrb	r2, [r2, #4]
 80003d2:	4611      	mov	r1, r2
 80003d4:	2201      	movs	r2, #1
 80003d6:	408a      	lsls	r2, r1
 80003d8:	4611      	mov	r1, r2
 80003da:	4a35      	ldr	r2, [pc, #212]	@ (80004b0 <GPIO_Init+0x188>)
 80003dc:	430b      	orrs	r3, r1
 80003de:	6093      	str	r3, [r2, #8]

			//clear the corresponding FTSR bit for safety
			EXTI->FTSR|= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80003e0:	4b33      	ldr	r3, [pc, #204]	@ (80004b0 <GPIO_Init+0x188>)
 80003e2:	68db      	ldr	r3, [r3, #12]
 80003e4:	687a      	ldr	r2, [r7, #4]
 80003e6:	7912      	ldrb	r2, [r2, #4]
 80003e8:	4611      	mov	r1, r2
 80003ea:	2201      	movs	r2, #1
 80003ec:	408a      	lsls	r2, r1
 80003ee:	43d2      	mvns	r2, r2
 80003f0:	4611      	mov	r1, r2
 80003f2:	4a2f      	ldr	r2, [pc, #188]	@ (80004b0 <GPIO_Init+0x188>)
 80003f4:	430b      	orrs	r3, r1
 80003f6:	60d3      	str	r3, [r2, #12]
 80003f8:	e019      	b.n	800042e <GPIO_Init+0x106>
		}
		else if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_IT_RFT)
 80003fa:	687b      	ldr	r3, [r7, #4]
 80003fc:	795b      	ldrb	r3, [r3, #5]
 80003fe:	2b06      	cmp	r3, #6
 8000400:	d815      	bhi.n	800042e <GPIO_Init+0x106>
		{
			// configure both falling trigger and rising trigger
			// FTSR and RTSR
			EXTI->FTSR|= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000402:	4b2b      	ldr	r3, [pc, #172]	@ (80004b0 <GPIO_Init+0x188>)
 8000404:	68db      	ldr	r3, [r3, #12]
 8000406:	687a      	ldr	r2, [r7, #4]
 8000408:	7912      	ldrb	r2, [r2, #4]
 800040a:	4611      	mov	r1, r2
 800040c:	2201      	movs	r2, #1
 800040e:	408a      	lsls	r2, r1
 8000410:	4611      	mov	r1, r2
 8000412:	4a27      	ldr	r2, [pc, #156]	@ (80004b0 <GPIO_Init+0x188>)
 8000414:	430b      	orrs	r3, r1
 8000416:	60d3      	str	r3, [r2, #12]
			EXTI->RTSR|= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000418:	4b25      	ldr	r3, [pc, #148]	@ (80004b0 <GPIO_Init+0x188>)
 800041a:	689b      	ldr	r3, [r3, #8]
 800041c:	687a      	ldr	r2, [r7, #4]
 800041e:	7912      	ldrb	r2, [r2, #4]
 8000420:	4611      	mov	r1, r2
 8000422:	2201      	movs	r2, #1
 8000424:	408a      	lsls	r2, r1
 8000426:	4611      	mov	r1, r2
 8000428:	4a21      	ldr	r2, [pc, #132]	@ (80004b0 <GPIO_Init+0x188>)
 800042a:	430b      	orrs	r3, r1
 800042c:	6093      	str	r3, [r2, #8]

		}

		//2. configure the GPIO port selection in the SYSCFG_EXTICR

		uint8_t temp1=pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber/4;
 800042e:	687b      	ldr	r3, [r7, #4]
 8000430:	791b      	ldrb	r3, [r3, #4]
 8000432:	089b      	lsrs	r3, r3, #2
 8000434:	74fb      	strb	r3, [r7, #19]
		uint8_t temp2=pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber%4;
 8000436:	687b      	ldr	r3, [r7, #4]
 8000438:	791b      	ldrb	r3, [r3, #4]
 800043a:	f003 0303 	and.w	r3, r3, #3
 800043e:	74bb      	strb	r3, [r7, #18]
		uint8_t portcode =GPIO_BASEADDR_TO_CODE(pGPIOHandle->pGPIOx);
 8000440:	687b      	ldr	r3, [r7, #4]
 8000442:	681b      	ldr	r3, [r3, #0]
 8000444:	4a1b      	ldr	r2, [pc, #108]	@ (80004b4 <GPIO_Init+0x18c>)
 8000446:	4293      	cmp	r3, r2
 8000448:	d044      	beq.n	80004d4 <GPIO_Init+0x1ac>
 800044a:	687b      	ldr	r3, [r7, #4]
 800044c:	681b      	ldr	r3, [r3, #0]
 800044e:	4a1a      	ldr	r2, [pc, #104]	@ (80004b8 <GPIO_Init+0x190>)
 8000450:	4293      	cmp	r3, r2
 8000452:	d02b      	beq.n	80004ac <GPIO_Init+0x184>
 8000454:	687b      	ldr	r3, [r7, #4]
 8000456:	681b      	ldr	r3, [r3, #0]
 8000458:	4a18      	ldr	r2, [pc, #96]	@ (80004bc <GPIO_Init+0x194>)
 800045a:	4293      	cmp	r3, r2
 800045c:	d024      	beq.n	80004a8 <GPIO_Init+0x180>
 800045e:	687b      	ldr	r3, [r7, #4]
 8000460:	681b      	ldr	r3, [r3, #0]
 8000462:	4a17      	ldr	r2, [pc, #92]	@ (80004c0 <GPIO_Init+0x198>)
 8000464:	4293      	cmp	r3, r2
 8000466:	d01d      	beq.n	80004a4 <GPIO_Init+0x17c>
 8000468:	687b      	ldr	r3, [r7, #4]
 800046a:	681b      	ldr	r3, [r3, #0]
 800046c:	4a15      	ldr	r2, [pc, #84]	@ (80004c4 <GPIO_Init+0x19c>)
 800046e:	4293      	cmp	r3, r2
 8000470:	d016      	beq.n	80004a0 <GPIO_Init+0x178>
 8000472:	687b      	ldr	r3, [r7, #4]
 8000474:	681b      	ldr	r3, [r3, #0]
 8000476:	4a14      	ldr	r2, [pc, #80]	@ (80004c8 <GPIO_Init+0x1a0>)
 8000478:	4293      	cmp	r3, r2
 800047a:	d00f      	beq.n	800049c <GPIO_Init+0x174>
 800047c:	687b      	ldr	r3, [r7, #4]
 800047e:	681b      	ldr	r3, [r3, #0]
 8000480:	4a12      	ldr	r2, [pc, #72]	@ (80004cc <GPIO_Init+0x1a4>)
 8000482:	4293      	cmp	r3, r2
 8000484:	d008      	beq.n	8000498 <GPIO_Init+0x170>
 8000486:	687b      	ldr	r3, [r7, #4]
 8000488:	681b      	ldr	r3, [r3, #0]
 800048a:	4a11      	ldr	r2, [pc, #68]	@ (80004d0 <GPIO_Init+0x1a8>)
 800048c:	4293      	cmp	r3, r2
 800048e:	d101      	bne.n	8000494 <GPIO_Init+0x16c>
 8000490:	2307      	movs	r3, #7
 8000492:	e020      	b.n	80004d6 <GPIO_Init+0x1ae>
 8000494:	2300      	movs	r3, #0
 8000496:	e01e      	b.n	80004d6 <GPIO_Init+0x1ae>
 8000498:	2306      	movs	r3, #6
 800049a:	e01c      	b.n	80004d6 <GPIO_Init+0x1ae>
 800049c:	2305      	movs	r3, #5
 800049e:	e01a      	b.n	80004d6 <GPIO_Init+0x1ae>
 80004a0:	2304      	movs	r3, #4
 80004a2:	e018      	b.n	80004d6 <GPIO_Init+0x1ae>
 80004a4:	2303      	movs	r3, #3
 80004a6:	e016      	b.n	80004d6 <GPIO_Init+0x1ae>
 80004a8:	2302      	movs	r3, #2
 80004aa:	e014      	b.n	80004d6 <GPIO_Init+0x1ae>
 80004ac:	2301      	movs	r3, #1
 80004ae:	e012      	b.n	80004d6 <GPIO_Init+0x1ae>
 80004b0:	40013c00 	.word	0x40013c00
 80004b4:	40020000 	.word	0x40020000
 80004b8:	40020400 	.word	0x40020400
 80004bc:	40020800 	.word	0x40020800
 80004c0:	40020c00 	.word	0x40020c00
 80004c4:	40021000 	.word	0x40021000
 80004c8:	40021800 	.word	0x40021800
 80004cc:	40021c00 	.word	0x40021c00
 80004d0:	40022000 	.word	0x40022000
 80004d4:	2300      	movs	r3, #0
 80004d6:	747b      	strb	r3, [r7, #17]
		SYSCFG_PCLK_EN();
 80004d8:	4b68      	ldr	r3, [pc, #416]	@ (800067c <GPIO_Init+0x354>)
 80004da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80004dc:	4a67      	ldr	r2, [pc, #412]	@ (800067c <GPIO_Init+0x354>)
 80004de:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80004e2:	6453      	str	r3, [r2, #68]	@ 0x44
		SYSCFG->EXTICR[temp1]|= (portcode << (temp2*4));
 80004e4:	4a66      	ldr	r2, [pc, #408]	@ (8000680 <GPIO_Init+0x358>)
 80004e6:	7cfb      	ldrb	r3, [r7, #19]
 80004e8:	3302      	adds	r3, #2
 80004ea:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80004ee:	7c79      	ldrb	r1, [r7, #17]
 80004f0:	7cbb      	ldrb	r3, [r7, #18]
 80004f2:	009b      	lsls	r3, r3, #2
 80004f4:	fa01 f303 	lsl.w	r3, r1, r3
 80004f8:	4618      	mov	r0, r3
 80004fa:	4961      	ldr	r1, [pc, #388]	@ (8000680 <GPIO_Init+0x358>)
 80004fc:	7cfb      	ldrb	r3, [r7, #19]
 80004fe:	4302      	orrs	r2, r0
 8000500:	3302      	adds	r3, #2
 8000502:	f841 2023 	str.w	r2, [r1, r3, lsl #2]



		//3.  enable the EXTI interrupt Delivery using Interrupt mask register
        // enable that EXTI line  to deliver the interrupt from MCU side
		EXTI->IMR=(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000506:	687b      	ldr	r3, [r7, #4]
 8000508:	791b      	ldrb	r3, [r3, #4]
 800050a:	461a      	mov	r2, r3
 800050c:	2301      	movs	r3, #1
 800050e:	fa03 f202 	lsl.w	r2, r3, r2
 8000512:	4b5c      	ldr	r3, [pc, #368]	@ (8000684 <GPIO_Init+0x35c>)
 8000514:	601a      	str	r2, [r3, #0]

	}

	//2. configure the speed
	temp=0;
 8000516:	2300      	movs	r3, #0
 8000518:	617b      	str	r3, [r7, #20]
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 800051a:	687b      	ldr	r3, [r7, #4]
 800051c:	799b      	ldrb	r3, [r3, #6]
 800051e:	461a      	mov	r2, r3
 8000520:	687b      	ldr	r3, [r7, #4]
 8000522:	791b      	ldrb	r3, [r3, #4]
 8000524:	005b      	lsls	r3, r3, #1
 8000526:	fa02 f303 	lsl.w	r3, r2, r3
 800052a:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OSPEEDR &=(~(0x3 <<(2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)));
 800052c:	687b      	ldr	r3, [r7, #4]
 800052e:	681b      	ldr	r3, [r3, #0]
 8000530:	689a      	ldr	r2, [r3, #8]
 8000532:	687b      	ldr	r3, [r7, #4]
 8000534:	791b      	ldrb	r3, [r3, #4]
 8000536:	005b      	lsls	r3, r3, #1
 8000538:	2103      	movs	r1, #3
 800053a:	fa01 f303 	lsl.w	r3, r1, r3
 800053e:	43db      	mvns	r3, r3
 8000540:	4619      	mov	r1, r3
 8000542:	687b      	ldr	r3, [r7, #4]
 8000544:	681b      	ldr	r3, [r3, #0]
 8000546:	400a      	ands	r2, r1
 8000548:	609a      	str	r2, [r3, #8]
	pGPIOHandle->pGPIOx->OSPEEDR |= temp;
 800054a:	687b      	ldr	r3, [r7, #4]
 800054c:	681b      	ldr	r3, [r3, #0]
 800054e:	6899      	ldr	r1, [r3, #8]
 8000550:	687b      	ldr	r3, [r7, #4]
 8000552:	681b      	ldr	r3, [r3, #0]
 8000554:	697a      	ldr	r2, [r7, #20]
 8000556:	430a      	orrs	r2, r1
 8000558:	609a      	str	r2, [r3, #8]

	//3. configure the pupd settings
	temp=0;
 800055a:	2300      	movs	r3, #0
 800055c:	617b      	str	r3, [r7, #20]
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 800055e:	687b      	ldr	r3, [r7, #4]
 8000560:	79db      	ldrb	r3, [r3, #7]
 8000562:	461a      	mov	r2, r3
 8000564:	687b      	ldr	r3, [r7, #4]
 8000566:	791b      	ldrb	r3, [r3, #4]
 8000568:	005b      	lsls	r3, r3, #1
 800056a:	fa02 f303 	lsl.w	r3, r2, r3
 800056e:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->PUPDR &=(~(0x3 <<(2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)));
 8000570:	687b      	ldr	r3, [r7, #4]
 8000572:	681b      	ldr	r3, [r3, #0]
 8000574:	68da      	ldr	r2, [r3, #12]
 8000576:	687b      	ldr	r3, [r7, #4]
 8000578:	791b      	ldrb	r3, [r3, #4]
 800057a:	005b      	lsls	r3, r3, #1
 800057c:	2103      	movs	r1, #3
 800057e:	fa01 f303 	lsl.w	r3, r1, r3
 8000582:	43db      	mvns	r3, r3
 8000584:	4619      	mov	r1, r3
 8000586:	687b      	ldr	r3, [r7, #4]
 8000588:	681b      	ldr	r3, [r3, #0]
 800058a:	400a      	ands	r2, r1
 800058c:	60da      	str	r2, [r3, #12]
	pGPIOHandle->pGPIOx->PUPDR |= temp;
 800058e:	687b      	ldr	r3, [r7, #4]
 8000590:	681b      	ldr	r3, [r3, #0]
 8000592:	68d9      	ldr	r1, [r3, #12]
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	681b      	ldr	r3, [r3, #0]
 8000598:	697a      	ldr	r2, [r7, #20]
 800059a:	430a      	orrs	r2, r1
 800059c:	60da      	str	r2, [r3, #12]
	//4. configure the optype
	// this code should be configured only if the mode is in OUTPUT Mode
	// Need to add checks for this code
	temp=0;
 800059e:	2300      	movs	r3, #0
 80005a0:	617b      	str	r3, [r7, #20]
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinOPType <<  pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80005a2:	687b      	ldr	r3, [r7, #4]
 80005a4:	7a1b      	ldrb	r3, [r3, #8]
 80005a6:	461a      	mov	r2, r3
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	791b      	ldrb	r3, [r3, #4]
 80005ac:	fa02 f303 	lsl.w	r3, r2, r3
 80005b0:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OTYPER &=(~(0x1 <<(pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)));
 80005b2:	687b      	ldr	r3, [r7, #4]
 80005b4:	681b      	ldr	r3, [r3, #0]
 80005b6:	685a      	ldr	r2, [r3, #4]
 80005b8:	687b      	ldr	r3, [r7, #4]
 80005ba:	791b      	ldrb	r3, [r3, #4]
 80005bc:	4619      	mov	r1, r3
 80005be:	2301      	movs	r3, #1
 80005c0:	408b      	lsls	r3, r1
 80005c2:	43db      	mvns	r3, r3
 80005c4:	4619      	mov	r1, r3
 80005c6:	687b      	ldr	r3, [r7, #4]
 80005c8:	681b      	ldr	r3, [r3, #0]
 80005ca:	400a      	ands	r2, r1
 80005cc:	605a      	str	r2, [r3, #4]
	pGPIOHandle->pGPIOx->OTYPER |= temp;
 80005ce:	687b      	ldr	r3, [r7, #4]
 80005d0:	681b      	ldr	r3, [r3, #0]
 80005d2:	6859      	ldr	r1, [r3, #4]
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	681b      	ldr	r3, [r3, #0]
 80005d8:	697a      	ldr	r2, [r7, #20]
 80005da:	430a      	orrs	r2, r1
 80005dc:	605a      	str	r2, [r3, #4]

	//5. configure the altfn
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALTFN)
 80005de:	687b      	ldr	r3, [r7, #4]
 80005e0:	795b      	ldrb	r3, [r3, #5]
 80005e2:	2b02      	cmp	r3, #2
 80005e4:	d146      	bne.n	8000674 <GPIO_Init+0x34c>
	{
			// configure the altfn registers
		uint8_t temp1,temp2;

		temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber /8;
 80005e6:	687b      	ldr	r3, [r7, #4]
 80005e8:	791b      	ldrb	r3, [r3, #4]
 80005ea:	08db      	lsrs	r3, r3, #3
 80005ec:	743b      	strb	r3, [r7, #16]
		temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber %8;
 80005ee:	687b      	ldr	r3, [r7, #4]
 80005f0:	791b      	ldrb	r3, [r3, #4]
 80005f2:	f003 0307 	and.w	r3, r3, #7
 80005f6:	73fb      	strb	r3, [r7, #15]

		if(temp1 ==0){
 80005f8:	7c3b      	ldrb	r3, [r7, #16]
 80005fa:	2b00      	cmp	r3, #0
 80005fc:	d11d      	bne.n	800063a <GPIO_Init+0x312>
			pGPIOHandle->pGPIOx->AFRL &=~(0xF << (4 * temp2));
 80005fe:	687b      	ldr	r3, [r7, #4]
 8000600:	681b      	ldr	r3, [r3, #0]
 8000602:	6a1a      	ldr	r2, [r3, #32]
 8000604:	7bfb      	ldrb	r3, [r7, #15]
 8000606:	009b      	lsls	r3, r3, #2
 8000608:	210f      	movs	r1, #15
 800060a:	fa01 f303 	lsl.w	r3, r1, r3
 800060e:	43db      	mvns	r3, r3
 8000610:	4619      	mov	r1, r3
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	681b      	ldr	r3, [r3, #0]
 8000616:	400a      	ands	r2, r1
 8000618:	621a      	str	r2, [r3, #32]
			pGPIOHandle->pGPIOx->AFRL |= (pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode << (4 * temp2));
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	681b      	ldr	r3, [r3, #0]
 800061e:	6a1a      	ldr	r2, [r3, #32]
 8000620:	687b      	ldr	r3, [r7, #4]
 8000622:	7a5b      	ldrb	r3, [r3, #9]
 8000624:	4619      	mov	r1, r3
 8000626:	7bfb      	ldrb	r3, [r7, #15]
 8000628:	009b      	lsls	r3, r3, #2
 800062a:	fa01 f303 	lsl.w	r3, r1, r3
 800062e:	4619      	mov	r1, r3
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	681b      	ldr	r3, [r3, #0]
 8000634:	430a      	orrs	r2, r1
 8000636:	621a      	str	r2, [r3, #32]
		}


	}

}
 8000638:	e01c      	b.n	8000674 <GPIO_Init+0x34c>
			pGPIOHandle->pGPIOx->AFRH &=~(0xF<< (4 * temp2));
 800063a:	687b      	ldr	r3, [r7, #4]
 800063c:	681b      	ldr	r3, [r3, #0]
 800063e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000640:	7bfb      	ldrb	r3, [r7, #15]
 8000642:	009b      	lsls	r3, r3, #2
 8000644:	210f      	movs	r1, #15
 8000646:	fa01 f303 	lsl.w	r3, r1, r3
 800064a:	43db      	mvns	r3, r3
 800064c:	4619      	mov	r1, r3
 800064e:	687b      	ldr	r3, [r7, #4]
 8000650:	681b      	ldr	r3, [r3, #0]
 8000652:	400a      	ands	r2, r1
 8000654:	625a      	str	r2, [r3, #36]	@ 0x24
			pGPIOHandle->pGPIOx->AFRH |= (pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode << (4 * temp2));
 8000656:	687b      	ldr	r3, [r7, #4]
 8000658:	681b      	ldr	r3, [r3, #0]
 800065a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800065c:	687b      	ldr	r3, [r7, #4]
 800065e:	7a5b      	ldrb	r3, [r3, #9]
 8000660:	4619      	mov	r1, r3
 8000662:	7bfb      	ldrb	r3, [r7, #15]
 8000664:	009b      	lsls	r3, r3, #2
 8000666:	fa01 f303 	lsl.w	r3, r1, r3
 800066a:	4619      	mov	r1, r3
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	681b      	ldr	r3, [r3, #0]
 8000670:	430a      	orrs	r2, r1
 8000672:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8000674:	bf00      	nop
 8000676:	3718      	adds	r7, #24
 8000678:	46bd      	mov	sp, r7
 800067a:	bd80      	pop	{r7, pc}
 800067c:	40023800 	.word	0x40023800
 8000680:	40013800 	.word	0x40013800
 8000684:	40013c00 	.word	0x40013c00

08000688 <GPIO_PeripheralClockControl>:

void GPIO_PeripheralClockControl(GPIO_RegDef_t *pGPIOx,uint8_t EnorDi){
 8000688:	b480      	push	{r7}
 800068a:	b083      	sub	sp, #12
 800068c:	af00      	add	r7, sp, #0
 800068e:	6078      	str	r0, [r7, #4]
 8000690:	460b      	mov	r3, r1
 8000692:	70fb      	strb	r3, [r7, #3]

	if(EnorDi == ENABLE){
 8000694:	78fb      	ldrb	r3, [r7, #3]
 8000696:	2b01      	cmp	r3, #1
 8000698:	d162      	bne.n	8000760 <GPIO_PeripheralClockControl+0xd8>
		// check *pGIOx is pointing to which GPIO peripheral
		if(pGPIOx == GPIOA){
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	4a64      	ldr	r2, [pc, #400]	@ (8000830 <GPIO_PeripheralClockControl+0x1a8>)
 800069e:	4293      	cmp	r3, r2
 80006a0:	d106      	bne.n	80006b0 <GPIO_PeripheralClockControl+0x28>
			GPIOA_PCLK_EN();
 80006a2:	4b64      	ldr	r3, [pc, #400]	@ (8000834 <GPIO_PeripheralClockControl+0x1ac>)
 80006a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006a6:	4a63      	ldr	r2, [pc, #396]	@ (8000834 <GPIO_PeripheralClockControl+0x1ac>)
 80006a8:	f043 0301 	orr.w	r3, r3, #1
 80006ac:	6313      	str	r3, [r2, #48]	@ 0x30
				}

	}


}
 80006ae:	e0b9      	b.n	8000824 <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOB){
 80006b0:	687b      	ldr	r3, [r7, #4]
 80006b2:	4a61      	ldr	r2, [pc, #388]	@ (8000838 <GPIO_PeripheralClockControl+0x1b0>)
 80006b4:	4293      	cmp	r3, r2
 80006b6:	d106      	bne.n	80006c6 <GPIO_PeripheralClockControl+0x3e>
			GPIOB_PCLK_EN();
 80006b8:	4b5e      	ldr	r3, [pc, #376]	@ (8000834 <GPIO_PeripheralClockControl+0x1ac>)
 80006ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006bc:	4a5d      	ldr	r2, [pc, #372]	@ (8000834 <GPIO_PeripheralClockControl+0x1ac>)
 80006be:	f043 0302 	orr.w	r3, r3, #2
 80006c2:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80006c4:	e0ae      	b.n	8000824 <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOC){
 80006c6:	687b      	ldr	r3, [r7, #4]
 80006c8:	4a5c      	ldr	r2, [pc, #368]	@ (800083c <GPIO_PeripheralClockControl+0x1b4>)
 80006ca:	4293      	cmp	r3, r2
 80006cc:	d106      	bne.n	80006dc <GPIO_PeripheralClockControl+0x54>
			GPIOC_PCLK_EN();
 80006ce:	4b59      	ldr	r3, [pc, #356]	@ (8000834 <GPIO_PeripheralClockControl+0x1ac>)
 80006d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006d2:	4a58      	ldr	r2, [pc, #352]	@ (8000834 <GPIO_PeripheralClockControl+0x1ac>)
 80006d4:	f043 0304 	orr.w	r3, r3, #4
 80006d8:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80006da:	e0a3      	b.n	8000824 <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOD){
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	4a58      	ldr	r2, [pc, #352]	@ (8000840 <GPIO_PeripheralClockControl+0x1b8>)
 80006e0:	4293      	cmp	r3, r2
 80006e2:	d106      	bne.n	80006f2 <GPIO_PeripheralClockControl+0x6a>
			GPIOD_PCLK_EN();
 80006e4:	4b53      	ldr	r3, [pc, #332]	@ (8000834 <GPIO_PeripheralClockControl+0x1ac>)
 80006e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006e8:	4a52      	ldr	r2, [pc, #328]	@ (8000834 <GPIO_PeripheralClockControl+0x1ac>)
 80006ea:	f043 0308 	orr.w	r3, r3, #8
 80006ee:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80006f0:	e098      	b.n	8000824 <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOE){
 80006f2:	687b      	ldr	r3, [r7, #4]
 80006f4:	4a53      	ldr	r2, [pc, #332]	@ (8000844 <GPIO_PeripheralClockControl+0x1bc>)
 80006f6:	4293      	cmp	r3, r2
 80006f8:	d106      	bne.n	8000708 <GPIO_PeripheralClockControl+0x80>
			GPIOE_PCLK_EN();
 80006fa:	4b4e      	ldr	r3, [pc, #312]	@ (8000834 <GPIO_PeripheralClockControl+0x1ac>)
 80006fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006fe:	4a4d      	ldr	r2, [pc, #308]	@ (8000834 <GPIO_PeripheralClockControl+0x1ac>)
 8000700:	f043 0310 	orr.w	r3, r3, #16
 8000704:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000706:	e08d      	b.n	8000824 <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOF){
 8000708:	687b      	ldr	r3, [r7, #4]
 800070a:	4a4f      	ldr	r2, [pc, #316]	@ (8000848 <GPIO_PeripheralClockControl+0x1c0>)
 800070c:	4293      	cmp	r3, r2
 800070e:	d106      	bne.n	800071e <GPIO_PeripheralClockControl+0x96>
			GPIOF_PCLK_EN();
 8000710:	4b48      	ldr	r3, [pc, #288]	@ (8000834 <GPIO_PeripheralClockControl+0x1ac>)
 8000712:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000714:	4a47      	ldr	r2, [pc, #284]	@ (8000834 <GPIO_PeripheralClockControl+0x1ac>)
 8000716:	f043 0320 	orr.w	r3, r3, #32
 800071a:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800071c:	e082      	b.n	8000824 <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOG){
 800071e:	687b      	ldr	r3, [r7, #4]
 8000720:	4a4a      	ldr	r2, [pc, #296]	@ (800084c <GPIO_PeripheralClockControl+0x1c4>)
 8000722:	4293      	cmp	r3, r2
 8000724:	d106      	bne.n	8000734 <GPIO_PeripheralClockControl+0xac>
			GPIOG_PCLK_EN();
 8000726:	4b43      	ldr	r3, [pc, #268]	@ (8000834 <GPIO_PeripheralClockControl+0x1ac>)
 8000728:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800072a:	4a42      	ldr	r2, [pc, #264]	@ (8000834 <GPIO_PeripheralClockControl+0x1ac>)
 800072c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000730:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000732:	e077      	b.n	8000824 <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOH){
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	4a46      	ldr	r2, [pc, #280]	@ (8000850 <GPIO_PeripheralClockControl+0x1c8>)
 8000738:	4293      	cmp	r3, r2
 800073a:	d106      	bne.n	800074a <GPIO_PeripheralClockControl+0xc2>
			GPIOH_PCLK_EN();
 800073c:	4b3d      	ldr	r3, [pc, #244]	@ (8000834 <GPIO_PeripheralClockControl+0x1ac>)
 800073e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000740:	4a3c      	ldr	r2, [pc, #240]	@ (8000834 <GPIO_PeripheralClockControl+0x1ac>)
 8000742:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000746:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000748:	e06c      	b.n	8000824 <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOI){
 800074a:	687b      	ldr	r3, [r7, #4]
 800074c:	4a41      	ldr	r2, [pc, #260]	@ (8000854 <GPIO_PeripheralClockControl+0x1cc>)
 800074e:	4293      	cmp	r3, r2
 8000750:	d168      	bne.n	8000824 <GPIO_PeripheralClockControl+0x19c>
			GPIOI_PCLK_EN();
 8000752:	4b38      	ldr	r3, [pc, #224]	@ (8000834 <GPIO_PeripheralClockControl+0x1ac>)
 8000754:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000756:	4a37      	ldr	r2, [pc, #220]	@ (8000834 <GPIO_PeripheralClockControl+0x1ac>)
 8000758:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800075c:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800075e:	e061      	b.n	8000824 <GPIO_PeripheralClockControl+0x19c>
				if(pGPIOx == GPIOA){
 8000760:	687b      	ldr	r3, [r7, #4]
 8000762:	4a33      	ldr	r2, [pc, #204]	@ (8000830 <GPIO_PeripheralClockControl+0x1a8>)
 8000764:	4293      	cmp	r3, r2
 8000766:	d106      	bne.n	8000776 <GPIO_PeripheralClockControl+0xee>
					GPIOA_PCLK_DI();
 8000768:	4b32      	ldr	r3, [pc, #200]	@ (8000834 <GPIO_PeripheralClockControl+0x1ac>)
 800076a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800076c:	4a31      	ldr	r2, [pc, #196]	@ (8000834 <GPIO_PeripheralClockControl+0x1ac>)
 800076e:	f023 0301 	bic.w	r3, r3, #1
 8000772:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000774:	e056      	b.n	8000824 <GPIO_PeripheralClockControl+0x19c>
				else if(pGPIOx == GPIOB){
 8000776:	687b      	ldr	r3, [r7, #4]
 8000778:	4a2f      	ldr	r2, [pc, #188]	@ (8000838 <GPIO_PeripheralClockControl+0x1b0>)
 800077a:	4293      	cmp	r3, r2
 800077c:	d106      	bne.n	800078c <GPIO_PeripheralClockControl+0x104>
					GPIOB_PCLK_DI();
 800077e:	4b2d      	ldr	r3, [pc, #180]	@ (8000834 <GPIO_PeripheralClockControl+0x1ac>)
 8000780:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000782:	4a2c      	ldr	r2, [pc, #176]	@ (8000834 <GPIO_PeripheralClockControl+0x1ac>)
 8000784:	f023 0302 	bic.w	r3, r3, #2
 8000788:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800078a:	e04b      	b.n	8000824 <GPIO_PeripheralClockControl+0x19c>
				else if(pGPIOx == GPIOC){
 800078c:	687b      	ldr	r3, [r7, #4]
 800078e:	4a2b      	ldr	r2, [pc, #172]	@ (800083c <GPIO_PeripheralClockControl+0x1b4>)
 8000790:	4293      	cmp	r3, r2
 8000792:	d106      	bne.n	80007a2 <GPIO_PeripheralClockControl+0x11a>
					GPIOC_PCLK_DI();
 8000794:	4b27      	ldr	r3, [pc, #156]	@ (8000834 <GPIO_PeripheralClockControl+0x1ac>)
 8000796:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000798:	4a26      	ldr	r2, [pc, #152]	@ (8000834 <GPIO_PeripheralClockControl+0x1ac>)
 800079a:	f023 0304 	bic.w	r3, r3, #4
 800079e:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80007a0:	e040      	b.n	8000824 <GPIO_PeripheralClockControl+0x19c>
				else if(pGPIOx == GPIOD){
 80007a2:	687b      	ldr	r3, [r7, #4]
 80007a4:	4a26      	ldr	r2, [pc, #152]	@ (8000840 <GPIO_PeripheralClockControl+0x1b8>)
 80007a6:	4293      	cmp	r3, r2
 80007a8:	d106      	bne.n	80007b8 <GPIO_PeripheralClockControl+0x130>
					GPIOD_PCLK_DI();
 80007aa:	4b22      	ldr	r3, [pc, #136]	@ (8000834 <GPIO_PeripheralClockControl+0x1ac>)
 80007ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ae:	4a21      	ldr	r2, [pc, #132]	@ (8000834 <GPIO_PeripheralClockControl+0x1ac>)
 80007b0:	f023 0308 	bic.w	r3, r3, #8
 80007b4:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80007b6:	e035      	b.n	8000824 <GPIO_PeripheralClockControl+0x19c>
				else if(pGPIOx == GPIOE){
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	4a22      	ldr	r2, [pc, #136]	@ (8000844 <GPIO_PeripheralClockControl+0x1bc>)
 80007bc:	4293      	cmp	r3, r2
 80007be:	d106      	bne.n	80007ce <GPIO_PeripheralClockControl+0x146>
					GPIOE_PCLK_DI();
 80007c0:	4b1c      	ldr	r3, [pc, #112]	@ (8000834 <GPIO_PeripheralClockControl+0x1ac>)
 80007c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007c4:	4a1b      	ldr	r2, [pc, #108]	@ (8000834 <GPIO_PeripheralClockControl+0x1ac>)
 80007c6:	f023 0310 	bic.w	r3, r3, #16
 80007ca:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80007cc:	e02a      	b.n	8000824 <GPIO_PeripheralClockControl+0x19c>
				else if(pGPIOx == GPIOF){
 80007ce:	687b      	ldr	r3, [r7, #4]
 80007d0:	4a1d      	ldr	r2, [pc, #116]	@ (8000848 <GPIO_PeripheralClockControl+0x1c0>)
 80007d2:	4293      	cmp	r3, r2
 80007d4:	d106      	bne.n	80007e4 <GPIO_PeripheralClockControl+0x15c>
					GPIOF_PCLK_DI();
 80007d6:	4b17      	ldr	r3, [pc, #92]	@ (8000834 <GPIO_PeripheralClockControl+0x1ac>)
 80007d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007da:	4a16      	ldr	r2, [pc, #88]	@ (8000834 <GPIO_PeripheralClockControl+0x1ac>)
 80007dc:	f023 0320 	bic.w	r3, r3, #32
 80007e0:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80007e2:	e01f      	b.n	8000824 <GPIO_PeripheralClockControl+0x19c>
				else if(pGPIOx == GPIOG){
 80007e4:	687b      	ldr	r3, [r7, #4]
 80007e6:	4a19      	ldr	r2, [pc, #100]	@ (800084c <GPIO_PeripheralClockControl+0x1c4>)
 80007e8:	4293      	cmp	r3, r2
 80007ea:	d106      	bne.n	80007fa <GPIO_PeripheralClockControl+0x172>
					GPIOG_PCLK_DI();
 80007ec:	4b11      	ldr	r3, [pc, #68]	@ (8000834 <GPIO_PeripheralClockControl+0x1ac>)
 80007ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007f0:	4a10      	ldr	r2, [pc, #64]	@ (8000834 <GPIO_PeripheralClockControl+0x1ac>)
 80007f2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80007f6:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80007f8:	e014      	b.n	8000824 <GPIO_PeripheralClockControl+0x19c>
				else if(pGPIOx == GPIOH){
 80007fa:	687b      	ldr	r3, [r7, #4]
 80007fc:	4a14      	ldr	r2, [pc, #80]	@ (8000850 <GPIO_PeripheralClockControl+0x1c8>)
 80007fe:	4293      	cmp	r3, r2
 8000800:	d106      	bne.n	8000810 <GPIO_PeripheralClockControl+0x188>
					GPIOH_PCLK_DI();
 8000802:	4b0c      	ldr	r3, [pc, #48]	@ (8000834 <GPIO_PeripheralClockControl+0x1ac>)
 8000804:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000806:	4a0b      	ldr	r2, [pc, #44]	@ (8000834 <GPIO_PeripheralClockControl+0x1ac>)
 8000808:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800080c:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800080e:	e009      	b.n	8000824 <GPIO_PeripheralClockControl+0x19c>
				else if(pGPIOx == GPIOI){
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	4a10      	ldr	r2, [pc, #64]	@ (8000854 <GPIO_PeripheralClockControl+0x1cc>)
 8000814:	4293      	cmp	r3, r2
 8000816:	d105      	bne.n	8000824 <GPIO_PeripheralClockControl+0x19c>
					GPIOI_PCLK_DI();
 8000818:	4b06      	ldr	r3, [pc, #24]	@ (8000834 <GPIO_PeripheralClockControl+0x1ac>)
 800081a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800081c:	4a05      	ldr	r2, [pc, #20]	@ (8000834 <GPIO_PeripheralClockControl+0x1ac>)
 800081e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000822:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000824:	bf00      	nop
 8000826:	370c      	adds	r7, #12
 8000828:	46bd      	mov	sp, r7
 800082a:	bc80      	pop	{r7}
 800082c:	4770      	bx	lr
 800082e:	bf00      	nop
 8000830:	40020000 	.word	0x40020000
 8000834:	40023800 	.word	0x40023800
 8000838:	40020400 	.word	0x40020400
 800083c:	40020800 	.word	0x40020800
 8000840:	40020c00 	.word	0x40020c00
 8000844:	40021000 	.word	0x40021000
 8000848:	40021400 	.word	0x40021400
 800084c:	40021800 	.word	0x40021800
 8000850:	40021c00 	.word	0x40021c00
 8000854:	40022000 	.word	0x40022000

08000858 <findClockSource>:

uint32_t  AHB_PS[8]={2,4,8,16,64,128,256,512};
uint32_t  APB_PS[5]={2,4,8,16};

static uint32_t findClockSource()
{
 8000858:	b480      	push	{r7}
 800085a:	b083      	sub	sp, #12
 800085c:	af00      	add	r7, sp, #0
	uint32_t temp;

	temp = ((RCC->CFGR >> 2) & 0x3);
 800085e:	4b06      	ldr	r3, [pc, #24]	@ (8000878 <findClockSource+0x20>)
 8000860:	689b      	ldr	r3, [r3, #8]
 8000862:	089b      	lsrs	r3, r3, #2
 8000864:	f003 0303 	and.w	r3, r3, #3
 8000868:	607b      	str	r3, [r7, #4]

	return temp;
 800086a:	687b      	ldr	r3, [r7, #4]

}
 800086c:	4618      	mov	r0, r3
 800086e:	370c      	adds	r7, #12
 8000870:	46bd      	mov	sp, r7
 8000872:	bc80      	pop	{r7}
 8000874:	4770      	bx	lr
 8000876:	bf00      	nop
 8000878:	40023800 	.word	0x40023800

0800087c <RCC_GetPLLOutputClock>:
static void RCC_GetPLLOutputClock(){
 800087c:	b480      	push	{r7}
 800087e:	af00      	add	r7, sp, #0

}
 8000880:	bf00      	nop
 8000882:	46bd      	mov	sp, r7
 8000884:	bc80      	pop	{r7}
 8000886:	4770      	bx	lr

08000888 <Get_PCLK_Speed>:
static uint32_t  Get_PCLK_Speed()
{
 8000888:	b580      	push	{r7, lr}
 800088a:	b086      	sub	sp, #24
 800088c:	af00      	add	r7, sp, #0
	// clock source --> AHb1 prescaler --> APB1 prescaler ---> APB1 peripheral clocks

	// find the clock source from RCC_CFGR Regsiter
	uint32_t clckSource=0,SysClk=0,AHB_Prescaler=0, APB_Prescaler=0,temp=0,PCLK_SPEED;
 800088e:	2300      	movs	r3, #0
 8000890:	60bb      	str	r3, [r7, #8]
 8000892:	2300      	movs	r3, #0
 8000894:	617b      	str	r3, [r7, #20]
 8000896:	2300      	movs	r3, #0
 8000898:	613b      	str	r3, [r7, #16]
 800089a:	2300      	movs	r3, #0
 800089c:	60fb      	str	r3, [r7, #12]
 800089e:	2300      	movs	r3, #0
 80008a0:	607b      	str	r3, [r7, #4]

	clckSource=findClockSource();
 80008a2:	f7ff ffd9 	bl	8000858 <findClockSource>
 80008a6:	60b8      	str	r0, [r7, #8]

	if(clckSource==0)
 80008a8:	68bb      	ldr	r3, [r7, #8]
 80008aa:	2b00      	cmp	r3, #0
 80008ac:	d102      	bne.n	80008b4 <Get_PCLK_Speed+0x2c>
	{
       SysClk=16000000;
 80008ae:	4b1f      	ldr	r3, [pc, #124]	@ (800092c <Get_PCLK_Speed+0xa4>)
 80008b0:	617b      	str	r3, [r7, #20]
 80008b2:	e00a      	b.n	80008ca <Get_PCLK_Speed+0x42>

	}
	else if(clckSource ==1)
 80008b4:	68bb      	ldr	r3, [r7, #8]
 80008b6:	2b01      	cmp	r3, #1
 80008b8:	d102      	bne.n	80008c0 <Get_PCLK_Speed+0x38>
	{
		SysClk=8000000;
 80008ba:	4b1d      	ldr	r3, [pc, #116]	@ (8000930 <Get_PCLK_Speed+0xa8>)
 80008bc:	617b      	str	r3, [r7, #20]
 80008be:	e004      	b.n	80008ca <Get_PCLK_Speed+0x42>

	}
	else if(clckSource ==2)
 80008c0:	68bb      	ldr	r3, [r7, #8]
 80008c2:	2b02      	cmp	r3, #2
 80008c4:	d101      	bne.n	80008ca <Get_PCLK_Speed+0x42>
	{
		RCC_GetPLLOutputClock();
 80008c6:	f7ff ffd9 	bl	800087c <RCC_GetPLLOutputClock>

	}

	//need to find the preSclaer of AHB

	temp = ((RCC->CFGR >> 4) &  0xF);
 80008ca:	4b1a      	ldr	r3, [pc, #104]	@ (8000934 <Get_PCLK_Speed+0xac>)
 80008cc:	689b      	ldr	r3, [r3, #8]
 80008ce:	091b      	lsrs	r3, r3, #4
 80008d0:	f003 030f 	and.w	r3, r3, #15
 80008d4:	607b      	str	r3, [r7, #4]
	if(temp<8)
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	2b07      	cmp	r3, #7
 80008da:	d802      	bhi.n	80008e2 <Get_PCLK_Speed+0x5a>
	{
		AHB_Prescaler=1;
 80008dc:	2301      	movs	r3, #1
 80008de:	613b      	str	r3, [r7, #16]
 80008e0:	e005      	b.n	80008ee <Get_PCLK_Speed+0x66>
	}
	else
	{
		AHB_Prescaler=AHB_PS[temp-8];
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	3b08      	subs	r3, #8
 80008e6:	4a14      	ldr	r2, [pc, #80]	@ (8000938 <Get_PCLK_Speed+0xb0>)
 80008e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80008ec:	613b      	str	r3, [r7, #16]
	}


	//need to find the Prescaler of APB
	temp = ((RCC->CFGR >> 13) &  0x7);
 80008ee:	4b11      	ldr	r3, [pc, #68]	@ (8000934 <Get_PCLK_Speed+0xac>)
 80008f0:	689b      	ldr	r3, [r3, #8]
 80008f2:	0b5b      	lsrs	r3, r3, #13
 80008f4:	f003 0307 	and.w	r3, r3, #7
 80008f8:	607b      	str	r3, [r7, #4]
	if(temp < 4)
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	2b03      	cmp	r3, #3
 80008fe:	d802      	bhi.n	8000906 <Get_PCLK_Speed+0x7e>
	{
		APB_Prescaler=1;
 8000900:	2301      	movs	r3, #1
 8000902:	60fb      	str	r3, [r7, #12]
 8000904:	e005      	b.n	8000912 <Get_PCLK_Speed+0x8a>
	}
	else
	{
		APB_Prescaler=APB_PS[temp-4];
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	3b04      	subs	r3, #4
 800090a:	4a0c      	ldr	r2, [pc, #48]	@ (800093c <Get_PCLK_Speed+0xb4>)
 800090c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000910:	60fb      	str	r3, [r7, #12]
	}


	PCLK_SPEED=((SysClk/AHB_Prescaler)/APB_Prescaler);
 8000912:	697a      	ldr	r2, [r7, #20]
 8000914:	693b      	ldr	r3, [r7, #16]
 8000916:	fbb2 f2f3 	udiv	r2, r2, r3
 800091a:	68fb      	ldr	r3, [r7, #12]
 800091c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000920:	603b      	str	r3, [r7, #0]

	return PCLK_SPEED;
 8000922:	683b      	ldr	r3, [r7, #0]




}
 8000924:	4618      	mov	r0, r3
 8000926:	3718      	adds	r7, #24
 8000928:	46bd      	mov	sp, r7
 800092a:	bd80      	pop	{r7, pc}
 800092c:	00f42400 	.word	0x00f42400
 8000930:	007a1200 	.word	0x007a1200
 8000934:	40023800 	.word	0x40023800
 8000938:	20000020 	.word	0x20000020
 800093c:	20000040 	.word	0x20000040

08000940 <I2C_GenerateStartCondition>:

static void I2C_GenerateStartCondition(I2C_RegDef_t *pI2Cx)
{
 8000940:	b480      	push	{r7}
 8000942:	b083      	sub	sp, #12
 8000944:	af00      	add	r7, sp, #0
 8000946:	6078      	str	r0, [r7, #4]
	pI2Cx->I2C_CR1  |= (1 << I2C_CR1_START);
 8000948:	687b      	ldr	r3, [r7, #4]
 800094a:	681b      	ldr	r3, [r3, #0]
 800094c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	601a      	str	r2, [r3, #0]

}
 8000954:	bf00      	nop
 8000956:	370c      	adds	r7, #12
 8000958:	46bd      	mov	sp, r7
 800095a:	bc80      	pop	{r7}
 800095c:	4770      	bx	lr

0800095e <I2C_ExecuteAddressPhaseWrite>:
static void I2C_ExecuteAddressPhaseWrite(I2C_RegDef_t *pI2Cx,uint8_t SlaveAddr){
 800095e:	b480      	push	{r7}
 8000960:	b083      	sub	sp, #12
 8000962:	af00      	add	r7, sp, #0
 8000964:	6078      	str	r0, [r7, #4]
 8000966:	460b      	mov	r3, r1
 8000968:	70fb      	strb	r3, [r7, #3]
		SlaveAddr=SlaveAddr << 1;
 800096a:	78fb      	ldrb	r3, [r7, #3]
 800096c:	005b      	lsls	r3, r3, #1
 800096e:	70fb      	strb	r3, [r7, #3]
		SlaveAddr &=~(1);
 8000970:	78fb      	ldrb	r3, [r7, #3]
 8000972:	f023 0301 	bic.w	r3, r3, #1
 8000976:	70fb      	strb	r3, [r7, #3]
		pI2Cx->I2C_DR =SlaveAddr;
 8000978:	78fa      	ldrb	r2, [r7, #3]
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	611a      	str	r2, [r3, #16]
}
 800097e:	bf00      	nop
 8000980:	370c      	adds	r7, #12
 8000982:	46bd      	mov	sp, r7
 8000984:	bc80      	pop	{r7}
 8000986:	4770      	bx	lr

08000988 <I2C_ClearADDRFlag>:
static void I2C_ExecuteAddressPhaseRead(I2C_RegDef_t *pI2Cx,uint8_t SlaveAddr){
		SlaveAddr=SlaveAddr << 1;
		SlaveAddr |=1;
		pI2Cx->I2C_DR =SlaveAddr;
}
static void I2C_ClearADDRFlag(I2C_RegDef_t *pI2Cx){
 8000988:	b480      	push	{r7}
 800098a:	b085      	sub	sp, #20
 800098c:	af00      	add	r7, sp, #0
 800098e:	6078      	str	r0, [r7, #4]

	uint32_t dummyRead;
	dummyRead = pI2Cx->I2C_SR1;
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	695b      	ldr	r3, [r3, #20]
 8000994:	60fb      	str	r3, [r7, #12]
	dummyRead = pI2Cx->I2C_SR2;
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	699b      	ldr	r3, [r3, #24]
 800099a:	60fb      	str	r3, [r7, #12]
	(void)dummyRead;


}
 800099c:	bf00      	nop
 800099e:	3714      	adds	r7, #20
 80009a0:	46bd      	mov	sp, r7
 80009a2:	bc80      	pop	{r7}
 80009a4:	4770      	bx	lr

080009a6 <I2C_GenerateStopCondition>:
static void I2C_GenerateStopCondition(I2C_RegDef_t *pI2Cx)
{
 80009a6:	b480      	push	{r7}
 80009a8:	b083      	sub	sp, #12
 80009aa:	af00      	add	r7, sp, #0
 80009ac:	6078      	str	r0, [r7, #4]
	pI2Cx->I2C_CR1 |= ( 1 << I2C_CR1_STOP);
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	681b      	ldr	r3, [r3, #0]
 80009b2:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	601a      	str	r2, [r3, #0]
}
 80009ba:	bf00      	nop
 80009bc:	370c      	adds	r7, #12
 80009be:	46bd      	mov	sp, r7
 80009c0:	bc80      	pop	{r7}
 80009c2:	4770      	bx	lr

080009c4 <I2C_PeripheralClockControl>:

void I2C_PeripheralClockControl(I2C_RegDef_t *pI2Cx,uint8_t EnorDi){
 80009c4:	b480      	push	{r7}
 80009c6:	b083      	sub	sp, #12
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	6078      	str	r0, [r7, #4]
 80009cc:	460b      	mov	r3, r1
 80009ce:	70fb      	strb	r3, [r7, #3]
	if(EnorDi==ENABLE)
 80009d0:	78fb      	ldrb	r3, [r7, #3]
 80009d2:	2b01      	cmp	r3, #1
 80009d4:	d120      	bne.n	8000a18 <I2C_PeripheralClockControl+0x54>
		{
			if(pI2Cx==I2C1)
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	4a22      	ldr	r2, [pc, #136]	@ (8000a64 <I2C_PeripheralClockControl+0xa0>)
 80009da:	4293      	cmp	r3, r2
 80009dc:	d106      	bne.n	80009ec <I2C_PeripheralClockControl+0x28>
			{
				I2C1_PCLK_EN();
 80009de:	4b22      	ldr	r3, [pc, #136]	@ (8000a68 <I2C_PeripheralClockControl+0xa4>)
 80009e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009e2:	4a21      	ldr	r2, [pc, #132]	@ (8000a68 <I2C_PeripheralClockControl+0xa4>)
 80009e4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80009e8:	6413      	str	r3, [r2, #64]	@ 0x40
			{
				I2C3_PCLK_DI();
			}

		}
}
 80009ea:	e035      	b.n	8000a58 <I2C_PeripheralClockControl+0x94>
			else if(pI2Cx==I2C2)
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	4a1f      	ldr	r2, [pc, #124]	@ (8000a6c <I2C_PeripheralClockControl+0xa8>)
 80009f0:	4293      	cmp	r3, r2
 80009f2:	d106      	bne.n	8000a02 <I2C_PeripheralClockControl+0x3e>
				I2C2_PCLK_EN();
 80009f4:	4b1c      	ldr	r3, [pc, #112]	@ (8000a68 <I2C_PeripheralClockControl+0xa4>)
 80009f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009f8:	4a1b      	ldr	r2, [pc, #108]	@ (8000a68 <I2C_PeripheralClockControl+0xa4>)
 80009fa:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80009fe:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000a00:	e02a      	b.n	8000a58 <I2C_PeripheralClockControl+0x94>
			else if(pI2Cx==I2C3)
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	4a1a      	ldr	r2, [pc, #104]	@ (8000a70 <I2C_PeripheralClockControl+0xac>)
 8000a06:	4293      	cmp	r3, r2
 8000a08:	d126      	bne.n	8000a58 <I2C_PeripheralClockControl+0x94>
				I2C3_PCLK_EN();
 8000a0a:	4b17      	ldr	r3, [pc, #92]	@ (8000a68 <I2C_PeripheralClockControl+0xa4>)
 8000a0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a0e:	4a16      	ldr	r2, [pc, #88]	@ (8000a68 <I2C_PeripheralClockControl+0xa4>)
 8000a10:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8000a14:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000a16:	e01f      	b.n	8000a58 <I2C_PeripheralClockControl+0x94>
			if(pI2Cx==I2C1)
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	4a12      	ldr	r2, [pc, #72]	@ (8000a64 <I2C_PeripheralClockControl+0xa0>)
 8000a1c:	4293      	cmp	r3, r2
 8000a1e:	d106      	bne.n	8000a2e <I2C_PeripheralClockControl+0x6a>
				I2C1_PCLK_DI();
 8000a20:	4b11      	ldr	r3, [pc, #68]	@ (8000a68 <I2C_PeripheralClockControl+0xa4>)
 8000a22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a24:	4a10      	ldr	r2, [pc, #64]	@ (8000a68 <I2C_PeripheralClockControl+0xa4>)
 8000a26:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8000a2a:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000a2c:	e014      	b.n	8000a58 <I2C_PeripheralClockControl+0x94>
			else if(pI2Cx==I2C2)
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	4a0e      	ldr	r2, [pc, #56]	@ (8000a6c <I2C_PeripheralClockControl+0xa8>)
 8000a32:	4293      	cmp	r3, r2
 8000a34:	d106      	bne.n	8000a44 <I2C_PeripheralClockControl+0x80>
				I2C2_PCLK_DI();
 8000a36:	4b0c      	ldr	r3, [pc, #48]	@ (8000a68 <I2C_PeripheralClockControl+0xa4>)
 8000a38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a3a:	4a0b      	ldr	r2, [pc, #44]	@ (8000a68 <I2C_PeripheralClockControl+0xa4>)
 8000a3c:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8000a40:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000a42:	e009      	b.n	8000a58 <I2C_PeripheralClockControl+0x94>
			else if(pI2Cx==I2C3)
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	4a0a      	ldr	r2, [pc, #40]	@ (8000a70 <I2C_PeripheralClockControl+0xac>)
 8000a48:	4293      	cmp	r3, r2
 8000a4a:	d105      	bne.n	8000a58 <I2C_PeripheralClockControl+0x94>
				I2C3_PCLK_DI();
 8000a4c:	4b06      	ldr	r3, [pc, #24]	@ (8000a68 <I2C_PeripheralClockControl+0xa4>)
 8000a4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a50:	4a05      	ldr	r2, [pc, #20]	@ (8000a68 <I2C_PeripheralClockControl+0xa4>)
 8000a52:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8000a56:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000a58:	bf00      	nop
 8000a5a:	370c      	adds	r7, #12
 8000a5c:	46bd      	mov	sp, r7
 8000a5e:	bc80      	pop	{r7}
 8000a60:	4770      	bx	lr
 8000a62:	bf00      	nop
 8000a64:	40005400 	.word	0x40005400
 8000a68:	40023800 	.word	0x40023800
 8000a6c:	40005800 	.word	0x40005800
 8000a70:	40005c00 	.word	0x40005c00

08000a74 <I2C_Init>:

/*Init and De-Init*/
void I2C_Init(I2C_Handle_t *pI2CHandle){
 8000a74:	b580      	push	{r7, lr}
 8000a76:	b084      	sub	sp, #16
 8000a78:	af00      	add	r7, sp, #0
 8000a7a:	6078      	str	r0, [r7, #4]


	uint32_t tempReg=0;
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	60fb      	str	r3, [r7, #12]

	I2C_PeripheralClockControl(pI2CHandle->pI2Cx, ENABLE);
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	681b      	ldr	r3, [r3, #0]
 8000a84:	2101      	movs	r1, #1
 8000a86:	4618      	mov	r0, r3
 8000a88:	f7ff ff9c 	bl	80009c4 <I2C_PeripheralClockControl>


	// configure the ACK bit in CR1 register
	tempReg|=(pI2CHandle->I2C_Config.I2C_AckControl << I2C_CR1_ACK);
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	68db      	ldr	r3, [r3, #12]
 8000a90:	029b      	lsls	r3, r3, #10
 8000a92:	68fa      	ldr	r2, [r7, #12]
 8000a94:	4313      	orrs	r3, r2
 8000a96:	60fb      	str	r3, [r7, #12]
    pI2CHandle->pI2Cx->I2C_CR1 |=tempReg;
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	681b      	ldr	r3, [r3, #0]
 8000a9c:	6819      	ldr	r1, [r3, #0]
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	681b      	ldr	r3, [r3, #0]
 8000aa2:	68fa      	ldr	r2, [r7, #12]
 8000aa4:	430a      	orrs	r2, r1
 8000aa6:	601a      	str	r2, [r3, #0]

	//configure the SCL speed , for this calculation we need to know the PCLK speed (it can be anything based on preScaler)
	//first configure the FREQ field in CR2 register
    tempReg=0;
 8000aa8:	2300      	movs	r3, #0
 8000aaa:	60fb      	str	r3, [r7, #12]
    tempReg|=Get_PCLK_Speed()/1000000;
 8000aac:	f7ff feec 	bl	8000888 <Get_PCLK_Speed>
 8000ab0:	4603      	mov	r3, r0
 8000ab2:	4a4f      	ldr	r2, [pc, #316]	@ (8000bf0 <I2C_Init+0x17c>)
 8000ab4:	fba2 2303 	umull	r2, r3, r2, r3
 8000ab8:	0c9b      	lsrs	r3, r3, #18
 8000aba:	68fa      	ldr	r2, [r7, #12]
 8000abc:	4313      	orrs	r3, r2
 8000abe:	60fb      	str	r3, [r7, #12]
    pI2CHandle->pI2Cx->I2C_CR2|=(tempReg & 0x3F);
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	681b      	ldr	r3, [r3, #0]
 8000ac4:	6859      	ldr	r1, [r3, #4]
 8000ac6:	68fb      	ldr	r3, [r7, #12]
 8000ac8:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	681b      	ldr	r3, [r3, #0]
 8000ad0:	430a      	orrs	r2, r1
 8000ad2:	605a      	str	r2, [r3, #4]


    //program the Device own address
    tempReg=0;
 8000ad4:	2300      	movs	r3, #0
 8000ad6:	60fb      	str	r3, [r7, #12]
    tempReg|=pI2CHandle->I2C_Config.I2C_DeviceAddress << 1;
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	689b      	ldr	r3, [r3, #8]
 8000adc:	005b      	lsls	r3, r3, #1
 8000ade:	68fa      	ldr	r2, [r7, #12]
 8000ae0:	4313      	orrs	r3, r2
 8000ae2:	60fb      	str	r3, [r7, #12]
    tempReg|= (1<<14); //SPECIFIED IN MANUAL
 8000ae4:	68fb      	ldr	r3, [r7, #12]
 8000ae6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000aea:	60fb      	str	r3, [r7, #12]
    pI2CHandle->pI2Cx->I2C_OAR1|=tempReg;
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	681b      	ldr	r3, [r3, #0]
 8000af0:	6899      	ldr	r1, [r3, #8]
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	681b      	ldr	r3, [r3, #0]
 8000af6:	68fa      	ldr	r2, [r7, #12]
 8000af8:	430a      	orrs	r2, r1
 8000afa:	609a      	str	r2, [r3, #8]


    //configure the CCR register,configure the CCR field
    tempReg=0;
 8000afc:	2300      	movs	r3, #0
 8000afe:	60fb      	str	r3, [r7, #12]
    uint32_t ccr_value=0;
 8000b00:	2300      	movs	r3, #0
 8000b02:	60bb      	str	r3, [r7, #8]
    if(pI2CHandle->I2C_Config.I2C_SCLSpeed <=I2C_SCL_SPEED_SM)
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	685b      	ldr	r3, [r3, #4]
 8000b08:	4a3a      	ldr	r2, [pc, #232]	@ (8000bf4 <I2C_Init+0x180>)
 8000b0a:	4293      	cmp	r3, r2
 8000b0c:	d80f      	bhi.n	8000b2e <I2C_Init+0xba>
    {
    	//configure the mode bit 0 by default for STD mode
    	//configure the CCR value in CCR field
    	//we assume in std mode tHigh == tLow
    	ccr_value=(Get_PCLK_Speed() / (2* pI2CHandle->I2C_Config.I2C_SCLSpeed));
 8000b0e:	f7ff febb 	bl	8000888 <Get_PCLK_Speed>
 8000b12:	4602      	mov	r2, r0
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	685b      	ldr	r3, [r3, #4]
 8000b18:	005b      	lsls	r3, r3, #1
 8000b1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b1e:	60bb      	str	r3, [r7, #8]
    	tempReg |=(ccr_value &0xFFF);
 8000b20:	68bb      	ldr	r3, [r7, #8]
 8000b22:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000b26:	68fa      	ldr	r2, [r7, #12]
 8000b28:	4313      	orrs	r3, r2
 8000b2a:	60fb      	str	r3, [r7, #12]
 8000b2c:	e02c      	b.n	8000b88 <I2C_Init+0x114>

    }
    else
    {
    	//configure the mode as fast mode 15th bit is 1
    	tempReg |=(1 <<I2C_CCR_FS);
 8000b2e:	68fb      	ldr	r3, [r7, #12]
 8000b30:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000b34:	60fb      	str	r3, [r7, #12]

    	//configure the duty cycle as well , give by the application
    	tempReg |=(pI2CHandle->I2C_Config.I2C_FMDutyCycle << I2C_CCR_DUTY);
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	691b      	ldr	r3, [r3, #16]
 8000b3a:	039b      	lsls	r3, r3, #14
 8000b3c:	68fa      	ldr	r2, [r7, #12]
 8000b3e:	4313      	orrs	r3, r2
 8000b40:	60fb      	str	r3, [r7, #12]

    	//based on the duty cycle the tHigh and tLow changes
    	if(pI2CHandle->I2C_Config.I2C_FMDutyCycle == I2C_FM_DUTY_2)
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	691b      	ldr	r3, [r3, #16]
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	d10b      	bne.n	8000b62 <I2C_Init+0xee>
    	{
    		ccr_value=(Get_PCLK_Speed() / (3 * pI2CHandle->I2C_Config.I2C_SCLSpeed));
 8000b4a:	f7ff fe9d 	bl	8000888 <Get_PCLK_Speed>
 8000b4e:	4601      	mov	r1, r0
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	685a      	ldr	r2, [r3, #4]
 8000b54:	4613      	mov	r3, r2
 8000b56:	005b      	lsls	r3, r3, #1
 8000b58:	4413      	add	r3, r2
 8000b5a:	fbb1 f3f3 	udiv	r3, r1, r3
 8000b5e:	60bb      	str	r3, [r7, #8]
 8000b60:	e00c      	b.n	8000b7c <I2C_Init+0x108>
    	}
    	else
    	{
    		ccr_value=(Get_PCLK_Speed() / (25 * pI2CHandle->I2C_Config.I2C_SCLSpeed));
 8000b62:	f7ff fe91 	bl	8000888 <Get_PCLK_Speed>
 8000b66:	4601      	mov	r1, r0
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	685a      	ldr	r2, [r3, #4]
 8000b6c:	4613      	mov	r3, r2
 8000b6e:	009b      	lsls	r3, r3, #2
 8000b70:	4413      	add	r3, r2
 8000b72:	009a      	lsls	r2, r3, #2
 8000b74:	4413      	add	r3, r2
 8000b76:	fbb1 f3f3 	udiv	r3, r1, r3
 8000b7a:	60bb      	str	r3, [r7, #8]
    	}
    	//configure the CCR value in CCR field
    	tempReg |=(ccr_value &0xFFF);
 8000b7c:	68bb      	ldr	r3, [r7, #8]
 8000b7e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000b82:	68fa      	ldr	r2, [r7, #12]
 8000b84:	4313      	orrs	r3, r2
 8000b86:	60fb      	str	r3, [r7, #12]

    }
    pI2CHandle->pI2Cx->I2C_CCR|=tempReg;
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	69d9      	ldr	r1, [r3, #28]
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	681b      	ldr	r3, [r3, #0]
 8000b92:	68fa      	ldr	r2, [r7, #12]
 8000b94:	430a      	orrs	r2, r1
 8000b96:	61da      	str	r2, [r3, #28]



    //TRise configuration
    tempReg=0;
 8000b98:	2300      	movs	r3, #0
 8000b9a:	60fb      	str	r3, [r7, #12]
    //need to find maximum allowed rise time for SCL in SM mode and fast mode
    if(pI2CHandle->I2C_Config.I2C_SCLSpeed==I2C_SCL_SPEED_SM)
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	685b      	ldr	r3, [r3, #4]
 8000ba0:	4a14      	ldr	r2, [pc, #80]	@ (8000bf4 <I2C_Init+0x180>)
 8000ba2:	4293      	cmp	r3, r2
 8000ba4:	d109      	bne.n	8000bba <I2C_Init+0x146>
    {
    	//standard mode , Trise is 1000ns
    	tempReg = ((Get_PCLK_Speed()/1000000U)+1);
 8000ba6:	f7ff fe6f 	bl	8000888 <Get_PCLK_Speed>
 8000baa:	4603      	mov	r3, r0
 8000bac:	4a10      	ldr	r2, [pc, #64]	@ (8000bf0 <I2C_Init+0x17c>)
 8000bae:	fba2 2303 	umull	r2, r3, r2, r3
 8000bb2:	0c9b      	lsrs	r3, r3, #18
 8000bb4:	3301      	adds	r3, #1
 8000bb6:	60fb      	str	r3, [r7, #12]
 8000bb8:	e00d      	b.n	8000bd6 <I2C_Init+0x162>

    }
    else{
    	//fast mode  , Trise is 300ns
    	tempReg=((Get_PCLK_Speed()*300)/1000000000U)+1;
 8000bba:	f7ff fe65 	bl	8000888 <Get_PCLK_Speed>
 8000bbe:	4603      	mov	r3, r0
 8000bc0:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8000bc4:	fb02 f303 	mul.w	r3, r2, r3
 8000bc8:	0a5b      	lsrs	r3, r3, #9
 8000bca:	4a0b      	ldr	r2, [pc, #44]	@ (8000bf8 <I2C_Init+0x184>)
 8000bcc:	fba2 2303 	umull	r2, r3, r2, r3
 8000bd0:	09db      	lsrs	r3, r3, #7
 8000bd2:	3301      	adds	r3, #1
 8000bd4:	60fb      	str	r3, [r7, #12]

    }
    pI2CHandle->pI2Cx->I2C_TRISE|=tempReg;
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	681b      	ldr	r3, [r3, #0]
 8000bda:	6a19      	ldr	r1, [r3, #32]
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	68fa      	ldr	r2, [r7, #12]
 8000be2:	430a      	orrs	r2, r1
 8000be4:	621a      	str	r2, [r3, #32]





}
 8000be6:	bf00      	nop
 8000be8:	3710      	adds	r7, #16
 8000bea:	46bd      	mov	sp, r7
 8000bec:	bd80      	pop	{r7, pc}
 8000bee:	bf00      	nop
 8000bf0:	431bde83 	.word	0x431bde83
 8000bf4:	000186a0 	.word	0x000186a0
 8000bf8:	00044b83 	.word	0x00044b83

08000bfc <I2C_PeripheralControl>:
			I2C3_REG_RESET();
		}
}

/*I2C Peripheral enable API */
void I2C_PeripheralControl(I2C_RegDef_t *pI2CX,uint8_t EnorDi){
 8000bfc:	b480      	push	{r7}
 8000bfe:	b083      	sub	sp, #12
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	6078      	str	r0, [r7, #4]
 8000c04:	460b      	mov	r3, r1
 8000c06:	70fb      	strb	r3, [r7, #3]

		if(EnorDi ==ENABLE)
 8000c08:	78fb      	ldrb	r3, [r7, #3]
 8000c0a:	2b01      	cmp	r3, #1
 8000c0c:	d106      	bne.n	8000c1c <I2C_PeripheralControl+0x20>
		{
			pI2CX->I2C_CR1 |=(1 << I2C_CR1_PE);
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	681b      	ldr	r3, [r3, #0]
 8000c12:	f043 0201 	orr.w	r2, r3, #1
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	601a      	str	r2, [r3, #0]
		else
		{
			pI2CX->I2C_CR1 &= ~(1 << I2C_CR1_PE);
		}

}
 8000c1a:	e005      	b.n	8000c28 <I2C_PeripheralControl+0x2c>
			pI2CX->I2C_CR1 &= ~(1 << I2C_CR1_PE);
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	681b      	ldr	r3, [r3, #0]
 8000c20:	f023 0201 	bic.w	r2, r3, #1
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	601a      	str	r2, [r3, #0]
}
 8000c28:	bf00      	nop
 8000c2a:	370c      	adds	r7, #12
 8000c2c:	46bd      	mov	sp, r7
 8000c2e:	bc80      	pop	{r7}
 8000c30:	4770      	bx	lr

08000c32 <I2C_GetFlagStatus>:

}


//Adding an function to check the flags ,repository code
uint8_t I2C_GetFlagStatus(I2C_RegDef_t *pI2Cx , uint32_t FlagName){
 8000c32:	b480      	push	{r7}
 8000c34:	b083      	sub	sp, #12
 8000c36:	af00      	add	r7, sp, #0
 8000c38:	6078      	str	r0, [r7, #4]
 8000c3a:	6039      	str	r1, [r7, #0]
	if(pI2Cx->I2C_SR1 & FlagName)
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	695a      	ldr	r2, [r3, #20]
 8000c40:	683b      	ldr	r3, [r7, #0]
 8000c42:	4013      	ands	r3, r2
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	d001      	beq.n	8000c4c <I2C_GetFlagStatus+0x1a>
		{
			return FLAG_SET;
 8000c48:	2301      	movs	r3, #1
 8000c4a:	e000      	b.n	8000c4e <I2C_GetFlagStatus+0x1c>
		}
		return FLAG_RESET;
 8000c4c:	2300      	movs	r3, #0


}
 8000c4e:	4618      	mov	r0, r3
 8000c50:	370c      	adds	r7, #12
 8000c52:	46bd      	mov	sp, r7
 8000c54:	bc80      	pop	{r7}
 8000c56:	4770      	bx	lr

08000c58 <I2C_ManageAcking>:


void I2C_ManageAcking(I2C_RegDef_t *pI2Cx,uint8_t EnorDi)
{
 8000c58:	b480      	push	{r7}
 8000c5a:	b083      	sub	sp, #12
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	6078      	str	r0, [r7, #4]
 8000c60:	460b      	mov	r3, r1
 8000c62:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == I2C_ACK_ENABLE)
 8000c64:	78fb      	ldrb	r3, [r7, #3]
 8000c66:	2b01      	cmp	r3, #1
 8000c68:	d106      	bne.n	8000c78 <I2C_ManageAcking+0x20>
	{
		pI2Cx->I2C_CR1 |= (I2C_ACK_ENABLE << I2C_CR1_ACK);
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	681b      	ldr	r3, [r3, #0]
 8000c6e:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	601a      	str	r2, [r3, #0]
	}
	else
	{
		pI2Cx->I2C_CR1 &= ~(I2C_ACK_ENABLE << I2C_CR1_ACK);
	}
}
 8000c76:	e005      	b.n	8000c84 <I2C_ManageAcking+0x2c>
		pI2Cx->I2C_CR1 &= ~(I2C_ACK_ENABLE << I2C_CR1_ACK);
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	601a      	str	r2, [r3, #0]
}
 8000c84:	bf00      	nop
 8000c86:	370c      	adds	r7, #12
 8000c88:	46bd      	mov	sp, r7
 8000c8a:	bc80      	pop	{r7}
 8000c8c:	4770      	bx	lr

08000c8e <I2C_MasterSendData>:

void I2C_MasterSendData(I2C_Handle_t *pI2CHandle,uint8_t *pTxBuffer, uint8_t Len,uint8_t SlaveAddr)
{
 8000c8e:	b580      	push	{r7, lr}
 8000c90:	b084      	sub	sp, #16
 8000c92:	af00      	add	r7, sp, #0
 8000c94:	60f8      	str	r0, [r7, #12]
 8000c96:	60b9      	str	r1, [r7, #8]
 8000c98:	4611      	mov	r1, r2
 8000c9a:	461a      	mov	r2, r3
 8000c9c:	460b      	mov	r3, r1
 8000c9e:	71fb      	strb	r3, [r7, #7]
 8000ca0:	4613      	mov	r3, r2
 8000ca2:	71bb      	strb	r3, [r7, #6]
	//1.Generate start condition
	//create an small helper function for this  private to driver file
	I2C_GenerateStartCondition(pI2CHandle->pI2Cx);
 8000ca4:	68fb      	ldr	r3, [r7, #12]
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	4618      	mov	r0, r3
 8000caa:	f7ff fe49 	bl	8000940 <I2C_GenerateStartCondition>

	//2.confirm that start condition is generated by checking the SB flag in SR1
	// Note : Until SB is cleared SCL will be stretched (pulled to Low),cleared by reading SR1 and writing Data in DR which is done in ExecuteAdddresPhase
	while(!I2C_GetFlagStatus(pI2CHandle->pI2Cx,I2C_FLAG_SB));
 8000cae:	bf00      	nop
 8000cb0:	68fb      	ldr	r3, [r7, #12]
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	2101      	movs	r1, #1
 8000cb6:	4618      	mov	r0, r3
 8000cb8:	f7ff ffbb 	bl	8000c32 <I2C_GetFlagStatus>
 8000cbc:	4603      	mov	r3, r0
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	d0f6      	beq.n	8000cb0 <I2C_MasterSendData+0x22>
	// will be cleared by reading SR1 and writing to DR

	//3.send the address of the slave with r/2 bit set to w(0) (8 bits in total)
	I2C_ExecuteAddressPhaseWrite(pI2CHandle->pI2Cx,SlaveAddr);
 8000cc2:	68fb      	ldr	r3, [r7, #12]
 8000cc4:	681b      	ldr	r3, [r3, #0]
 8000cc6:	79ba      	ldrb	r2, [r7, #6]
 8000cc8:	4611      	mov	r1, r2
 8000cca:	4618      	mov	r0, r3
 8000ccc:	f7ff fe47 	bl	800095e <I2C_ExecuteAddressPhaseWrite>


	//4.confirm that address phase is completed by reading the SR1
	while(!I2C_GetFlagStatus(pI2CHandle->pI2Cx,I2C_FLAG_ADDR)); // if set as 1 ADDR is ack proceed to transmit  by clearing the ADDR bit
 8000cd0:	bf00      	nop
 8000cd2:	68fb      	ldr	r3, [r7, #12]
 8000cd4:	681b      	ldr	r3, [r3, #0]
 8000cd6:	2102      	movs	r1, #2
 8000cd8:	4618      	mov	r0, r3
 8000cda:	f7ff ffaa 	bl	8000c32 <I2C_GetFlagStatus>
 8000cde:	4603      	mov	r3, r0
 8000ce0:	2b00      	cmp	r3, #0
 8000ce2:	d0f6      	beq.n	8000cd2 <I2C_MasterSendData+0x44>


	//5. clear the ADDR bit in SR1 , cleared by reading SR1 and SR2
	// Note : until this ADDR is not cleared SCL will be stretched (pulled to Low)
	I2C_ClearADDRFlag(pI2CHandle->pI2Cx);
 8000ce4:	68fb      	ldr	r3, [r7, #12]
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	4618      	mov	r0, r3
 8000cea:	f7ff fe4d 	bl	8000988 <I2C_ClearADDRFlag>

	//6.send the data until Length becomes 0
	while(Len > 0)
 8000cee:	e014      	b.n	8000d1a <I2C_MasterSendData+0x8c>
	{
			while(! I2C_GetFlagStatus(pI2CHandle->pI2Cx,I2C_FLAG_TXE) ); //Wait till TXE is set
 8000cf0:	bf00      	nop
 8000cf2:	68fb      	ldr	r3, [r7, #12]
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	2180      	movs	r1, #128	@ 0x80
 8000cf8:	4618      	mov	r0, r3
 8000cfa:	f7ff ff9a 	bl	8000c32 <I2C_GetFlagStatus>
 8000cfe:	4603      	mov	r3, r0
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	d0f6      	beq.n	8000cf2 <I2C_MasterSendData+0x64>
			pI2CHandle->pI2Cx->I2C_DR = *pTxBuffer;
 8000d04:	68bb      	ldr	r3, [r7, #8]
 8000d06:	781a      	ldrb	r2, [r3, #0]
 8000d08:	68fb      	ldr	r3, [r7, #12]
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	611a      	str	r2, [r3, #16]
			pTxBuffer++;
 8000d0e:	68bb      	ldr	r3, [r7, #8]
 8000d10:	3301      	adds	r3, #1
 8000d12:	60bb      	str	r3, [r7, #8]
			Len--;
 8000d14:	79fb      	ldrb	r3, [r7, #7]
 8000d16:	3b01      	subs	r3, #1
 8000d18:	71fb      	strb	r3, [r7, #7]
	while(Len > 0)
 8000d1a:	79fb      	ldrb	r3, [r7, #7]
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d1e7      	bne.n	8000cf0 <I2C_MasterSendData+0x62>

	//7. when Length becomes zero wait for TXE=1 and BTF=1 before generating the STOP condition
		//   Note: TXE=1 , BTF=1 , means that both SR and DR are empty and next transmission should begin
		//   when BTF=1 SCL will be stretched (pulled to LOW)

	while(! I2C_GetFlagStatus(pI2CHandle->pI2Cx,I2C_FLAG_TXE) );
 8000d20:	bf00      	nop
 8000d22:	68fb      	ldr	r3, [r7, #12]
 8000d24:	681b      	ldr	r3, [r3, #0]
 8000d26:	2180      	movs	r1, #128	@ 0x80
 8000d28:	4618      	mov	r0, r3
 8000d2a:	f7ff ff82 	bl	8000c32 <I2C_GetFlagStatus>
 8000d2e:	4603      	mov	r3, r0
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d0f6      	beq.n	8000d22 <I2C_MasterSendData+0x94>
	while(! I2C_GetFlagStatus(pI2CHandle->pI2Cx,I2C_FLAG_BTF) );
 8000d34:	bf00      	nop
 8000d36:	68fb      	ldr	r3, [r7, #12]
 8000d38:	681b      	ldr	r3, [r3, #0]
 8000d3a:	2104      	movs	r1, #4
 8000d3c:	4618      	mov	r0, r3
 8000d3e:	f7ff ff78 	bl	8000c32 <I2C_GetFlagStatus>
 8000d42:	4603      	mov	r3, r0
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	d0f6      	beq.n	8000d36 <I2C_MasterSendData+0xa8>


	//8. Generate stop condition , when executed the BTF is automatically cleared

	I2C_GenerateStopCondition(pI2CHandle->pI2Cx);
 8000d48:	68fb      	ldr	r3, [r7, #12]
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	4618      	mov	r0, r3
 8000d4e:	f7ff fe2a 	bl	80009a6 <I2C_GenerateStopCondition>


}
 8000d52:	bf00      	nop
 8000d54:	3710      	adds	r7, #16
 8000d56:	46bd      	mov	sp, r7
 8000d58:	bd80      	pop	{r7, pc}
	...

08000d5c <__libc_init_array>:
 8000d5c:	b570      	push	{r4, r5, r6, lr}
 8000d5e:	4d0d      	ldr	r5, [pc, #52]	@ (8000d94 <__libc_init_array+0x38>)
 8000d60:	4c0d      	ldr	r4, [pc, #52]	@ (8000d98 <__libc_init_array+0x3c>)
 8000d62:	1b64      	subs	r4, r4, r5
 8000d64:	10a4      	asrs	r4, r4, #2
 8000d66:	2600      	movs	r6, #0
 8000d68:	42a6      	cmp	r6, r4
 8000d6a:	d109      	bne.n	8000d80 <__libc_init_array+0x24>
 8000d6c:	4d0b      	ldr	r5, [pc, #44]	@ (8000d9c <__libc_init_array+0x40>)
 8000d6e:	4c0c      	ldr	r4, [pc, #48]	@ (8000da0 <__libc_init_array+0x44>)
 8000d70:	f000 f818 	bl	8000da4 <_init>
 8000d74:	1b64      	subs	r4, r4, r5
 8000d76:	10a4      	asrs	r4, r4, #2
 8000d78:	2600      	movs	r6, #0
 8000d7a:	42a6      	cmp	r6, r4
 8000d7c:	d105      	bne.n	8000d8a <__libc_init_array+0x2e>
 8000d7e:	bd70      	pop	{r4, r5, r6, pc}
 8000d80:	f855 3b04 	ldr.w	r3, [r5], #4
 8000d84:	4798      	blx	r3
 8000d86:	3601      	adds	r6, #1
 8000d88:	e7ee      	b.n	8000d68 <__libc_init_array+0xc>
 8000d8a:	f855 3b04 	ldr.w	r3, [r5], #4
 8000d8e:	4798      	blx	r3
 8000d90:	3601      	adds	r6, #1
 8000d92:	e7f2      	b.n	8000d7a <__libc_init_array+0x1e>
 8000d94:	08000dc4 	.word	0x08000dc4
 8000d98:	08000dc4 	.word	0x08000dc4
 8000d9c:	08000dc4 	.word	0x08000dc4
 8000da0:	08000dc8 	.word	0x08000dc8

08000da4 <_init>:
 8000da4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000da6:	bf00      	nop
 8000da8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000daa:	bc08      	pop	{r3}
 8000dac:	469e      	mov	lr, r3
 8000dae:	4770      	bx	lr

08000db0 <_fini>:
 8000db0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000db2:	bf00      	nop
 8000db4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000db6:	bc08      	pop	{r3}
 8000db8:	469e      	mov	lr, r3
 8000dba:	4770      	bx	lr
