{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1512954701226 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512954701228 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 20:11:40 2017 " "Processing started: Sun Dec 10 20:11:40 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512954701228 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512954701228 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SRAM_32_BOARD -c SRAM_32_BOARD " "Command: quartus_map --read_settings_files=on --write_settings_files=off SRAM_32_BOARD -c SRAM_32_BOARD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512954701228 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1512954701697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec_to_hex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec_to_hex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec_to_hex-s " "Found design unit 1: dec_to_hex-s" {  } { { "dec_to_hex.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/dec_to_hex.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512954726381 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec_to_hex " "Found entity 1: dec_to_hex" {  } { { "dec_to_hex.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/dec_to_hex.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512954726381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512954726381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Sram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sram-arch " "Found design unit 1: Sram-arch" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512954726383 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sram " "Found entity 1: Sram" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512954726383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512954726383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Ramport.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Ramport.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ramport-SYN " "Found design unit 1: ramport-SYN" {  } { { "Ramport.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Ramport.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512954726385 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ramport " "Found entity 1: Ramport" {  } { { "Ramport.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Ramport.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512954726385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512954726385 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Sram " "Elaborating entity \"Sram\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1512954726536 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INPUT Sram.vhd(46) " "VHDL Process Statement warning at Sram.vhd(46): signal \"INPUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512954726541 "|Sram"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INPUT Sram.vhd(48) " "VHDL Process Statement warning at Sram.vhd(48): signal \"INPUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512954726542 "|Sram"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INPUT Sram.vhd(49) " "VHDL Process Statement warning at Sram.vhd(49): signal \"INPUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512954726542 "|Sram"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INPUT Sram.vhd(50) " "VHDL Process Statement warning at Sram.vhd(50): signal \"INPUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512954726542 "|Sram"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DATA Sram.vhd(40) " "VHDL Process Statement warning at Sram.vhd(40): inferring latch(es) for signal or variable \"DATA\", which holds its previous value in one or more paths through the process" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 40 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512954726543 "|Sram"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INPUT Sram.vhd(64) " "VHDL Process Statement warning at Sram.vhd(64): signal \"INPUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512954726543 "|Sram"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INPUT Sram.vhd(66) " "VHDL Process Statement warning at Sram.vhd(66): signal \"INPUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512954726544 "|Sram"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INPUT Sram.vhd(68) " "VHDL Process Statement warning at Sram.vhd(68): signal \"INPUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512954726544 "|Sram"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INPUT Sram.vhd(70) " "VHDL Process Statement warning at Sram.vhd(70): signal \"INPUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512954726544 "|Sram"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ABSOLUTE_ADDRESS Sram.vhd(58) " "VHDL Process Statement warning at Sram.vhd(58): inferring latch(es) for signal or variable \"ABSOLUTE_ADDRESS\", which holds its previous value in one or more paths through the process" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512954726545 "|Sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ABSOLUTE_ADDRESS\[0\] Sram.vhd(58) " "Inferred latch for \"ABSOLUTE_ADDRESS\[0\]\" at Sram.vhd(58)" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512954726552 "|Sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ABSOLUTE_ADDRESS\[1\] Sram.vhd(58) " "Inferred latch for \"ABSOLUTE_ADDRESS\[1\]\" at Sram.vhd(58)" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512954726552 "|Sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ABSOLUTE_ADDRESS\[2\] Sram.vhd(58) " "Inferred latch for \"ABSOLUTE_ADDRESS\[2\]\" at Sram.vhd(58)" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512954726553 "|Sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ABSOLUTE_ADDRESS\[3\] Sram.vhd(58) " "Inferred latch for \"ABSOLUTE_ADDRESS\[3\]\" at Sram.vhd(58)" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512954726553 "|Sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ABSOLUTE_ADDRESS\[4\] Sram.vhd(58) " "Inferred latch for \"ABSOLUTE_ADDRESS\[4\]\" at Sram.vhd(58)" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512954726553 "|Sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ABSOLUTE_ADDRESS\[5\] Sram.vhd(58) " "Inferred latch for \"ABSOLUTE_ADDRESS\[5\]\" at Sram.vhd(58)" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512954726553 "|Sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ABSOLUTE_ADDRESS\[6\] Sram.vhd(58) " "Inferred latch for \"ABSOLUTE_ADDRESS\[6\]\" at Sram.vhd(58)" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512954726554 "|Sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ABSOLUTE_ADDRESS\[7\] Sram.vhd(58) " "Inferred latch for \"ABSOLUTE_ADDRESS\[7\]\" at Sram.vhd(58)" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512954726554 "|Sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ABSOLUTE_ADDRESS\[8\] Sram.vhd(58) " "Inferred latch for \"ABSOLUTE_ADDRESS\[8\]\" at Sram.vhd(58)" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512954726554 "|Sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ABSOLUTE_ADDRESS\[9\] Sram.vhd(58) " "Inferred latch for \"ABSOLUTE_ADDRESS\[9\]\" at Sram.vhd(58)" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512954726554 "|Sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ABSOLUTE_ADDRESS\[10\] Sram.vhd(58) " "Inferred latch for \"ABSOLUTE_ADDRESS\[10\]\" at Sram.vhd(58)" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512954726554 "|Sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ABSOLUTE_ADDRESS\[11\] Sram.vhd(58) " "Inferred latch for \"ABSOLUTE_ADDRESS\[11\]\" at Sram.vhd(58)" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512954726555 "|Sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ABSOLUTE_ADDRESS\[12\] Sram.vhd(58) " "Inferred latch for \"ABSOLUTE_ADDRESS\[12\]\" at Sram.vhd(58)" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512954726555 "|Sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ABSOLUTE_ADDRESS\[13\] Sram.vhd(58) " "Inferred latch for \"ABSOLUTE_ADDRESS\[13\]\" at Sram.vhd(58)" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512954726555 "|Sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ABSOLUTE_ADDRESS\[14\] Sram.vhd(58) " "Inferred latch for \"ABSOLUTE_ADDRESS\[14\]\" at Sram.vhd(58)" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512954726555 "|Sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ABSOLUTE_ADDRESS\[15\] Sram.vhd(58) " "Inferred latch for \"ABSOLUTE_ADDRESS\[15\]\" at Sram.vhd(58)" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512954726555 "|Sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ABSOLUTE_ADDRESS\[16\] Sram.vhd(58) " "Inferred latch for \"ABSOLUTE_ADDRESS\[16\]\" at Sram.vhd(58)" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512954726556 "|Sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ABSOLUTE_ADDRESS\[17\] Sram.vhd(58) " "Inferred latch for \"ABSOLUTE_ADDRESS\[17\]\" at Sram.vhd(58)" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512954726556 "|Sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ABSOLUTE_ADDRESS\[18\] Sram.vhd(58) " "Inferred latch for \"ABSOLUTE_ADDRESS\[18\]\" at Sram.vhd(58)" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512954726556 "|Sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ABSOLUTE_ADDRESS\[19\] Sram.vhd(58) " "Inferred latch for \"ABSOLUTE_ADDRESS\[19\]\" at Sram.vhd(58)" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512954726556 "|Sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[0\] Sram.vhd(40) " "Inferred latch for \"DATA\[0\]\" at Sram.vhd(40)" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512954726556 "|Sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[1\] Sram.vhd(40) " "Inferred latch for \"DATA\[1\]\" at Sram.vhd(40)" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512954726557 "|Sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[2\] Sram.vhd(40) " "Inferred latch for \"DATA\[2\]\" at Sram.vhd(40)" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512954726557 "|Sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[3\] Sram.vhd(40) " "Inferred latch for \"DATA\[3\]\" at Sram.vhd(40)" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512954726557 "|Sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[4\] Sram.vhd(40) " "Inferred latch for \"DATA\[4\]\" at Sram.vhd(40)" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512954726557 "|Sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[5\] Sram.vhd(40) " "Inferred latch for \"DATA\[5\]\" at Sram.vhd(40)" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512954726558 "|Sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[6\] Sram.vhd(40) " "Inferred latch for \"DATA\[6\]\" at Sram.vhd(40)" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512954726558 "|Sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[7\] Sram.vhd(40) " "Inferred latch for \"DATA\[7\]\" at Sram.vhd(40)" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512954726558 "|Sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[8\] Sram.vhd(40) " "Inferred latch for \"DATA\[8\]\" at Sram.vhd(40)" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512954726558 "|Sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[9\] Sram.vhd(40) " "Inferred latch for \"DATA\[9\]\" at Sram.vhd(40)" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512954726559 "|Sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[10\] Sram.vhd(40) " "Inferred latch for \"DATA\[10\]\" at Sram.vhd(40)" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512954726559 "|Sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[11\] Sram.vhd(40) " "Inferred latch for \"DATA\[11\]\" at Sram.vhd(40)" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512954726559 "|Sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[12\] Sram.vhd(40) " "Inferred latch for \"DATA\[12\]\" at Sram.vhd(40)" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512954726559 "|Sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[13\] Sram.vhd(40) " "Inferred latch for \"DATA\[13\]\" at Sram.vhd(40)" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512954726559 "|Sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[14\] Sram.vhd(40) " "Inferred latch for \"DATA\[14\]\" at Sram.vhd(40)" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512954726560 "|Sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[15\] Sram.vhd(40) " "Inferred latch for \"DATA\[15\]\" at Sram.vhd(40)" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512954726560 "|Sram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec_to_hex dec_to_hex:Hx0 " "Elaborating entity \"dec_to_hex\" for hierarchy \"dec_to_hex:Hx0\"" {  } { { "Sram.vhd" "Hx0" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512954726686 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DATA\[0\]_661 " "Latch DATA\[0\]_661 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA INPUT_WE " "Ports D and ENA on the latch are fed by the same signal INPUT_WE" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512954727988 ""}  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 40 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512954727988 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DATA\[8\]_805 " "Latch DATA\[8\]_805 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA INPUT_WE " "Ports D and ENA on the latch are fed by the same signal INPUT_WE" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512954727989 ""}  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 40 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512954727989 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512954728021 "|Sram|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512954728021 "|Sram|SRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512954728021 "|Sram|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512954728021 "|Sram|SRAM_LB_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1512954728021 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1512954728230 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1512954729694 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512954729694 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK " "No output dependent on input pin \"CLOCK\"" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512954730619 "|Sram|CLOCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SECOND " "No output dependent on input pin \"SECOND\"" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512954730619 "|Sram|SECOND"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1512954730619 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "232 " "Implemented 232 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1512954730628 ""} { "Info" "ICUT_CUT_TM_OPINS" "81 " "Implemented 81 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1512954730628 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1512954730628 ""} { "Info" "ICUT_CUT_TM_LCELLS" "120 " "Implemented 120 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1512954730628 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1512954730628 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1251 " "Peak virtual memory: 1251 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512954730651 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 20:12:10 2017 " "Processing ended: Sun Dec 10 20:12:10 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512954730651 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512954730651 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:05 " "Total CPU time (on all processors): 00:01:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512954730651 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1512954730651 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1512954734632 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512954734633 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 20:12:12 2017 " "Processing started: Sun Dec 10 20:12:12 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512954734633 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1512954734633 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SRAM_32_BOARD -c SRAM_32_BOARD " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SRAM_32_BOARD -c SRAM_32_BOARD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1512954734634 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1512954735706 ""}
{ "Info" "0" "" "Project  = SRAM_32_BOARD" {  } {  } 0 0 "Project  = SRAM_32_BOARD" 0 0 "Fitter" 0 0 1512954735710 ""}
{ "Info" "0" "" "Revision = SRAM_32_BOARD" {  } {  } 0 0 "Revision = SRAM_32_BOARD" 0 0 "Fitter" 0 0 1512954735710 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1512954735869 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SRAM_32_BOARD EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"SRAM_32_BOARD\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1512954735903 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1512954736141 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1512954736141 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1512954737403 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1512954737456 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1512954738310 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1512954738310 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1512954738310 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1512954738310 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1512954738310 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1512954738310 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1512954738310 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1512954738310 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1512954738310 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1512954738310 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/home/jeter/Quartus_Linux_Installed/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jeter/Quartus_Linux_Installed/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/jeter/Desktop/SRAM_32_BOARD/" { { 0 { 0 ""} 0 496 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1512954738364 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/jeter/Quartus_Linux_Installed/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jeter/Quartus_Linux_Installed/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/jeter/Desktop/SRAM_32_BOARD/" { { 0 { 0 ""} 0 498 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1512954738364 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/home/jeter/Quartus_Linux_Installed/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jeter/Quartus_Linux_Installed/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/jeter/Desktop/SRAM_32_BOARD/" { { 0 { 0 ""} 0 500 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1512954738364 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/home/jeter/Quartus_Linux_Installed/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jeter/Quartus_Linux_Installed/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/jeter/Desktop/SRAM_32_BOARD/" { { 0 { 0 ""} 0 502 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1512954738364 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/home/jeter/Quartus_Linux_Installed/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jeter/Quartus_Linux_Installed/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/jeter/Desktop/SRAM_32_BOARD/" { { 0 { 0 ""} 0 504 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1512954738364 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1512954738364 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1512954738388 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "29 112 " "No exact pin location assignment(s) for 29 pins of 112 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1512954740218 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "38 " "TimeQuest Timing Analyzer is analyzing 38 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1512954741243 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SRAM_32_BOARD.sdc " "Synopsys Design Constraints File file not found: 'SRAM_32_BOARD.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1512954741246 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1512954741247 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1512954741278 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1512954741279 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1512954741281 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DATA\[0\]~16  " "Automatically promoted node DATA\[0\]~16 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1512954741366 ""}  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 40 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jeter/Desktop/SRAM_32_BOARD/" { { 0 { 0 ""} 0 352 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1512954741366 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DATA\[8\]~17  " "Automatically promoted node DATA\[8\]~17 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1512954741367 ""}  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 40 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jeter/Desktop/SRAM_32_BOARD/" { { 0 { 0 ""} 0 353 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1512954741367 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ABSOLUTE_ADDRESS\[10\]~2  " "Automatically promoted node ABSOLUTE_ADDRESS\[10\]~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1512954741367 ""}  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jeter/Desktop/SRAM_32_BOARD/" { { 0 { 0 ""} 0 350 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1512954741367 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ABSOLUTE_ADDRESS\[15\]~3  " "Automatically promoted node ABSOLUTE_ADDRESS\[15\]~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1512954741367 ""}  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jeter/Desktop/SRAM_32_BOARD/" { { 0 { 0 ""} 0 351 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1512954741367 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ABSOLUTE_ADDRESS\[4\]~0  " "Automatically promoted node ABSOLUTE_ADDRESS\[4\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1512954741367 ""}  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jeter/Desktop/SRAM_32_BOARD/" { { 0 { 0 ""} 0 348 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1512954741367 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ABSOLUTE_ADDRESS\[5\]~1  " "Automatically promoted node ABSOLUTE_ADDRESS\[5\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1512954741367 ""}  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jeter/Desktop/SRAM_32_BOARD/" { { 0 { 0 ""} 0 349 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1512954741367 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1512954742103 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1512954742104 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1512954742105 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1512954742110 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1512954742113 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1512954742115 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1512954742115 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1512954742116 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1512954742116 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1512954742117 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1512954742117 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "29 unused 2.5V 1 28 0 " "Number of I/O pins in group: 29 (unused VREF, 2.5V VCCIO, 1 input, 28 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1512954742179 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1512954742179 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1512954742179 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1512954742182 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 16 47 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 16 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1512954742182 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 25 48 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 25 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1512954742182 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 5 66 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 5 total pin(s) used --  66 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1512954742182 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 29 36 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 29 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1512954742182 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 6 52 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1512954742182 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 3 69 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 3 total pin(s) used --  69 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1512954742182 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1512954742182 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1512954742182 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1512954742182 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512954742550 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1512954742749 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1512954751782 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512954752187 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1512954752318 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1512954754277 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512954754277 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1512954754972 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X0_Y0 X10_Y11 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11" {  } { { "loc" "" { Generic "/home/jeter/Desktop/SRAM_32_BOARD/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11"} { { 12 { 0 ""} 0 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1512954765638 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1512954765638 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1512954766408 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1512954766408 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1512954766408 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512954766410 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.04 " "Total time spent on timing analysis during the Fitter is 0.04 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1512954766716 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1512954766735 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1512954767626 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1512954767626 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1512954768447 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512954769387 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/jeter/Desktop/SRAM_32_BOARD/output_files/SRAM_32_BOARD.fit.smsg " "Generated suppressed messages file /home/jeter/Desktop/SRAM_32_BOARD/output_files/SRAM_32_BOARD.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1512954770369 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1570 " "Peak virtual memory: 1570 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512954770948 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 20:12:50 2017 " "Processing ended: Sun Dec 10 20:12:50 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512954770948 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512954770948 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512954770948 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1512954770948 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1512954774953 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512954774955 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 20:12:54 2017 " "Processing started: Sun Dec 10 20:12:54 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512954774955 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1512954774955 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SRAM_32_BOARD -c SRAM_32_BOARD " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SRAM_32_BOARD -c SRAM_32_BOARD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1512954774956 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1512954782466 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1512954782754 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1077 " "Peak virtual memory: 1077 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512954783551 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 20:13:03 2017 " "Processing ended: Sun Dec 10 20:13:03 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512954783551 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512954783551 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512954783551 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1512954783551 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1512954784299 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1512954786323 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512954786325 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 20:13:05 2017 " "Processing started: Sun Dec 10 20:13:05 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512954786325 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512954786325 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SRAM_32_BOARD -c SRAM_32_BOARD " "Command: quartus_sta SRAM_32_BOARD -c SRAM_32_BOARD" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512954786325 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1512954786551 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512954786782 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512954786918 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512954786918 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "38 " "TimeQuest Timing Analyzer is analyzing 38 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1512954788033 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SRAM_32_BOARD.sdc " "Synopsys Design Constraints File file not found: 'SRAM_32_BOARD.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1512954788052 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512954788053 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DATA_OR_ADDR DATA_OR_ADDR " "create_clock -period 1.000 -name DATA_OR_ADDR DATA_OR_ADDR" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1512954788055 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512954788055 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512954788058 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1512954788058 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1512954788060 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1512954788085 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512954788087 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512954788092 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512954788094 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512954788095 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512954788096 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1512954788096 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512954788096 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512954788098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512954788098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 DATA_OR_ADDR  " "   -3.000              -3.000 DATA_OR_ADDR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512954788098 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512954788098 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1512954788134 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512954788188 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512954789153 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1512954789240 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512954789242 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512954789244 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512954789245 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512954789246 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512954789247 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1512954789247 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512954789247 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512954789248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512954789248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 DATA_OR_ADDR  " "   -3.000              -3.000 DATA_OR_ADDR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512954789248 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512954789248 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1512954789265 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1512954789417 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512954789419 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512954789420 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512954789421 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512954789422 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1512954789423 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512954789423 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512954789424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512954789424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -5.524 DATA_OR_ADDR  " "   -3.000              -5.524 DATA_OR_ADDR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512954789424 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512954789424 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512954790395 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512954790401 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1162 " "Peak virtual memory: 1162 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512954790483 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 20:13:10 2017 " "Processing ended: Sun Dec 10 20:13:10 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512954790483 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512954790483 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512954790483 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512954790483 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512954793346 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512954793350 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 20:13:12 2017 " "Processing started: Sun Dec 10 20:13:12 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512954793350 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1512954793350 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off SRAM_32_BOARD -c SRAM_32_BOARD " "Command: quartus_eda --read_settings_files=off --write_settings_files=off SRAM_32_BOARD -c SRAM_32_BOARD" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1512954793350 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SRAM_32_BOARD_7_1200mv_85c_slow.vo /home/jeter/Desktop/SRAM_32_BOARD/simulation/modelsim/ simulation " "Generated file SRAM_32_BOARD_7_1200mv_85c_slow.vo in folder \"/home/jeter/Desktop/SRAM_32_BOARD/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512954794662 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SRAM_32_BOARD_7_1200mv_0c_slow.vo /home/jeter/Desktop/SRAM_32_BOARD/simulation/modelsim/ simulation " "Generated file SRAM_32_BOARD_7_1200mv_0c_slow.vo in folder \"/home/jeter/Desktop/SRAM_32_BOARD/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512954794765 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SRAM_32_BOARD_min_1200mv_0c_fast.vo /home/jeter/Desktop/SRAM_32_BOARD/simulation/modelsim/ simulation " "Generated file SRAM_32_BOARD_min_1200mv_0c_fast.vo in folder \"/home/jeter/Desktop/SRAM_32_BOARD/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512954794853 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SRAM_32_BOARD.vo /home/jeter/Desktop/SRAM_32_BOARD/simulation/modelsim/ simulation " "Generated file SRAM_32_BOARD.vo in folder \"/home/jeter/Desktop/SRAM_32_BOARD/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512954794941 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SRAM_32_BOARD_7_1200mv_85c_v_slow.sdo /home/jeter/Desktop/SRAM_32_BOARD/simulation/modelsim/ simulation " "Generated file SRAM_32_BOARD_7_1200mv_85c_v_slow.sdo in folder \"/home/jeter/Desktop/SRAM_32_BOARD/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512954795017 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SRAM_32_BOARD_7_1200mv_0c_v_slow.sdo /home/jeter/Desktop/SRAM_32_BOARD/simulation/modelsim/ simulation " "Generated file SRAM_32_BOARD_7_1200mv_0c_v_slow.sdo in folder \"/home/jeter/Desktop/SRAM_32_BOARD/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512954795097 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SRAM_32_BOARD_min_1200mv_0c_v_fast.sdo /home/jeter/Desktop/SRAM_32_BOARD/simulation/modelsim/ simulation " "Generated file SRAM_32_BOARD_min_1200mv_0c_v_fast.sdo in folder \"/home/jeter/Desktop/SRAM_32_BOARD/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512954795175 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SRAM_32_BOARD_v.sdo /home/jeter/Desktop/SRAM_32_BOARD/simulation/modelsim/ simulation " "Generated file SRAM_32_BOARD_v.sdo in folder \"/home/jeter/Desktop/SRAM_32_BOARD/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512954795248 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1326 " "Peak virtual memory: 1326 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512954795323 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 20:13:15 2017 " "Processing ended: Sun Dec 10 20:13:15 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512954795323 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512954795323 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512954795323 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1512954795323 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 35 s " "Quartus Prime Full Compilation was successful. 0 errors, 35 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1512954795614 ""}
