{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669572698044 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669572698045 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 27 20:11:37 2022 " "Processing started: Sun Nov 27 20:11:37 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669572698045 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669572698045 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab2_01_floating -c Lab2_01_floating " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2_01_floating -c Lab2_01_floating" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669572698045 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669572698317 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669572698317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/matlab_projects/labs/lab2_floating_01/hdlsrc/lab2_floating_01slx/nfp_sqrt_single.v 1 1 " "Found 1 design units, including 1 entities, in source file /matlab_projects/labs/lab2_floating_01/hdlsrc/lab2_floating_01slx/nfp_sqrt_single.v" { { "Info" "ISGN_ENTITY_NAME" "1 nfp_sqrt_single " "Found entity 1: nfp_sqrt_single" {  } { { "../../../Matlab_Projects/Labs/lab2_floating_01/hdlsrc/lab2_floating_01slx/nfp_sqrt_single.v" "" { Text "D:/Matlab_Projects/Labs/lab2_floating_01/hdlsrc/lab2_floating_01slx/nfp_sqrt_single.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669572705371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669572705371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/matlab_projects/labs/lab2_floating_01/hdlsrc/lab2_floating_01slx/nfp_mul_single.v 1 1 " "Found 1 design units, including 1 entities, in source file /matlab_projects/labs/lab2_floating_01/hdlsrc/lab2_floating_01slx/nfp_mul_single.v" { { "Info" "ISGN_ENTITY_NAME" "1 nfp_mul_single " "Found entity 1: nfp_mul_single" {  } { { "../../../Matlab_Projects/Labs/lab2_floating_01/hdlsrc/lab2_floating_01slx/nfp_mul_single.v" "" { Text "D:/Matlab_Projects/Labs/lab2_floating_01/hdlsrc/lab2_floating_01slx/nfp_mul_single.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669572705374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669572705374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/matlab_projects/labs/lab2_floating_01/hdlsrc/lab2_floating_01slx/nfp_atan2_single.v 1 1 " "Found 1 design units, including 1 entities, in source file /matlab_projects/labs/lab2_floating_01/hdlsrc/lab2_floating_01slx/nfp_atan2_single.v" { { "Info" "ISGN_ENTITY_NAME" "1 nfp_atan2_single " "Found entity 1: nfp_atan2_single" {  } { { "../../../Matlab_Projects/Labs/lab2_floating_01/hdlsrc/lab2_floating_01slx/nfp_atan2_single.v" "" { Text "D:/Matlab_Projects/Labs/lab2_floating_01/hdlsrc/lab2_floating_01slx/nfp_atan2_single.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669572705385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669572705385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/matlab_projects/labs/lab2_floating_01/hdlsrc/lab2_floating_01slx/nfp_add_single.v 1 1 " "Found 1 design units, including 1 entities, in source file /matlab_projects/labs/lab2_floating_01/hdlsrc/lab2_floating_01slx/nfp_add_single.v" { { "Info" "ISGN_ENTITY_NAME" "1 nfp_add_single " "Found entity 1: nfp_add_single" {  } { { "../../../Matlab_Projects/Labs/lab2_floating_01/hdlsrc/lab2_floating_01slx/nfp_add_single.v" "" { Text "D:/Matlab_Projects/Labs/lab2_floating_01/hdlsrc/lab2_floating_01slx/nfp_add_single.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669572705389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669572705389 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "CALC_MAGNITUDE_AND_PHASE_FLOATING_POINT_tb.v(315) " "Verilog HDL information at CALC_MAGNITUDE_AND_PHASE_FLOATING_POINT_tb.v(315): always construct contains both blocking and non-blocking assignments" {  } { { "../../../Matlab_Projects/Labs/lab2_floating_01/hdlsrc/lab2_floating_01slx/CALC_MAGNITUDE_AND_PHASE_FLOATING_POINT_tb.v" "" { Text "D:/Matlab_Projects/Labs/lab2_floating_01/hdlsrc/lab2_floating_01slx/CALC_MAGNITUDE_AND_PHASE_FLOATING_POINT_tb.v" 315 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1669572705390 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "CALC_MAGNITUDE_AND_PHASE_FLOATING_POINT_tb.v(400) " "Verilog HDL information at CALC_MAGNITUDE_AND_PHASE_FLOATING_POINT_tb.v(400): always construct contains both blocking and non-blocking assignments" {  } { { "../../../Matlab_Projects/Labs/lab2_floating_01/hdlsrc/lab2_floating_01slx/CALC_MAGNITUDE_AND_PHASE_FLOATING_POINT_tb.v" "" { Text "D:/Matlab_Projects/Labs/lab2_floating_01/hdlsrc/lab2_floating_01slx/CALC_MAGNITUDE_AND_PHASE_FLOATING_POINT_tb.v" 400 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1669572705390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/matlab_projects/labs/lab2_floating_01/hdlsrc/lab2_floating_01slx/calc_magnitude_and_phase_floating_point_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /matlab_projects/labs/lab2_floating_01/hdlsrc/lab2_floating_01slx/calc_magnitude_and_phase_floating_point_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 CALC_MAGNITUDE_AND_PHASE_FLOATING_POINT_tb " "Found entity 1: CALC_MAGNITUDE_AND_PHASE_FLOATING_POINT_tb" {  } { { "../../../Matlab_Projects/Labs/lab2_floating_01/hdlsrc/lab2_floating_01slx/CALC_MAGNITUDE_AND_PHASE_FLOATING_POINT_tb.v" "" { Text "D:/Matlab_Projects/Labs/lab2_floating_01/hdlsrc/lab2_floating_01slx/CALC_MAGNITUDE_AND_PHASE_FLOATING_POINT_tb.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669572705391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669572705391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/matlab_projects/labs/lab2_floating_01/hdlsrc/lab2_floating_01slx/calc_magnitude_and_phase_floating_point.v 1 1 " "Found 1 design units, including 1 entities, in source file /matlab_projects/labs/lab2_floating_01/hdlsrc/lab2_floating_01slx/calc_magnitude_and_phase_floating_point.v" { { "Info" "ISGN_ENTITY_NAME" "1 CALC_MAGNITUDE_AND_PHASE_FLOATING_POINT " "Found entity 1: CALC_MAGNITUDE_AND_PHASE_FLOATING_POINT" {  } { { "../../../Matlab_Projects/Labs/lab2_floating_01/hdlsrc/lab2_floating_01slx/CALC_MAGNITUDE_AND_PHASE_FLOATING_POINT.v" "" { Text "D:/Matlab_Projects/Labs/lab2_floating_01/hdlsrc/lab2_floating_01slx/CALC_MAGNITUDE_AND_PHASE_FLOATING_POINT.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669572705393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669572705393 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CALC_MAGNITUDE_AND_PHASE_FLOATING_POINT " "Elaborating entity \"CALC_MAGNITUDE_AND_PHASE_FLOATING_POINT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669572705437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nfp_mul_single nfp_mul_single:u_nfp_mul_comp " "Elaborating entity \"nfp_mul_single\" for hierarchy \"nfp_mul_single:u_nfp_mul_comp\"" {  } { { "../../../Matlab_Projects/Labs/lab2_floating_01/hdlsrc/lab2_floating_01slx/CALC_MAGNITUDE_AND_PHASE_FLOATING_POINT.v" "u_nfp_mul_comp" { Text "D:/Matlab_Projects/Labs/lab2_floating_01/hdlsrc/lab2_floating_01slx/CALC_MAGNITUDE_AND_PHASE_FLOATING_POINT.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669572705470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nfp_add_single nfp_add_single:u_nfp_add_comp " "Elaborating entity \"nfp_add_single\" for hierarchy \"nfp_add_single:u_nfp_add_comp\"" {  } { { "../../../Matlab_Projects/Labs/lab2_floating_01/hdlsrc/lab2_floating_01slx/CALC_MAGNITUDE_AND_PHASE_FLOATING_POINT.v" "u_nfp_add_comp" { Text "D:/Matlab_Projects/Labs/lab2_floating_01/hdlsrc/lab2_floating_01slx/CALC_MAGNITUDE_AND_PHASE_FLOATING_POINT.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669572705523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nfp_sqrt_single nfp_sqrt_single:u_nfp_sqrt_comp " "Elaborating entity \"nfp_sqrt_single\" for hierarchy \"nfp_sqrt_single:u_nfp_sqrt_comp\"" {  } { { "../../../Matlab_Projects/Labs/lab2_floating_01/hdlsrc/lab2_floating_01slx/CALC_MAGNITUDE_AND_PHASE_FLOATING_POINT.v" "u_nfp_sqrt_comp" { Text "D:/Matlab_Projects/Labs/lab2_floating_01/hdlsrc/lab2_floating_01slx/CALC_MAGNITUDE_AND_PHASE_FLOATING_POINT.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669572705603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nfp_atan2_single nfp_atan2_single:u_nfp_atan2_comp " "Elaborating entity \"nfp_atan2_single\" for hierarchy \"nfp_atan2_single:u_nfp_atan2_comp\"" {  } { { "../../../Matlab_Projects/Labs/lab2_floating_01/hdlsrc/lab2_floating_01slx/CALC_MAGNITUDE_AND_PHASE_FLOATING_POINT.v" "u_nfp_atan2_comp" { Text "D:/Matlab_Projects/Labs/lab2_floating_01/hdlsrc/lab2_floating_01slx/CALC_MAGNITUDE_AND_PHASE_FLOATING_POINT.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669572705841 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "nfp_atan2_single.v(3729) " "Verilog HDL warning at nfp_atan2_single.v(3729): converting signed shift amount to unsigned" {  } { { "../../../Matlab_Projects/Labs/lab2_floating_01/hdlsrc/lab2_floating_01slx/nfp_atan2_single.v" "" { Text "D:/Matlab_Projects/Labs/lab2_floating_01/hdlsrc/lab2_floating_01slx/nfp_atan2_single.v" 3729 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1669572705894 "|CALC_MAGNITUDE_AND_PHASE_FLOATING_POINT|nfp_atan2_single:u_nfp_atan2_comp"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1669572708272 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "12 " "Inferred 12 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nfp_atan2_single:u_nfp_atan2_comp\|Delay15_reg_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nfp_atan2_single:u_nfp_atan2_comp\|Delay15_reg_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669572710803 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 37 " "Parameter TAP_DISTANCE set to 37" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669572710803 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 2 " "Parameter WIDTH set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669572710803 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669572710803 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669572710803 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nfp_atan2_single:u_nfp_atan2_comp\|Delay3_reg_2_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nfp_atan2_single:u_nfp_atan2_comp\|Delay3_reg_2_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669572710803 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 27 " "Parameter TAP_DISTANCE set to 27" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669572710803 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 2 " "Parameter WIDTH set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669572710803 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669572710803 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669572710803 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nfp_atan2_single:u_nfp_atan2_comp\|Delay6_reg_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nfp_atan2_single:u_nfp_atan2_comp\|Delay6_reg_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669572710803 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 26 " "Parameter TAP_DISTANCE set to 26" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669572710803 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 35 " "Parameter WIDTH set to 35" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669572710803 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669572710803 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669572710803 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nfp_sqrt_single:u_nfp_sqrt_comp\|Delay22_PS26_reg_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nfp_sqrt_single:u_nfp_sqrt_comp\|Delay22_PS26_reg_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669572710803 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 23 " "Parameter TAP_DISTANCE set to 23" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669572710803 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669572710803 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669572710803 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669572710803 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nfp_atan2_single:u_nfp_atan2_comp\|Delay1_reg_1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nfp_atan2_single:u_nfp_atan2_comp\|Delay1_reg_1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669572710803 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 14 " "Parameter TAP_DISTANCE set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669572710803 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 9 " "Parameter WIDTH set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669572710803 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669572710803 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669572710803 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nfp_atan2_single:u_nfp_atan2_comp\|Delay4_reg_1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nfp_atan2_single:u_nfp_atan2_comp\|Delay4_reg_1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669572710803 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 13 " "Parameter TAP_DISTANCE set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669572710803 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 33 " "Parameter WIDTH set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669572710803 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669572710803 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669572710803 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nfp_atan2_single:u_nfp_atan2_comp\|Delay7_reg_1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nfp_atan2_single:u_nfp_atan2_comp\|Delay7_reg_1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669572710803 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 11 " "Parameter TAP_DISTANCE set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669572710803 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 11 " "Parameter WIDTH set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669572710803 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669572710803 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669572710803 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nfp_atan2_single:u_nfp_atan2_comp\|Delay2_reg_1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nfp_atan2_single:u_nfp_atan2_comp\|Delay2_reg_1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669572710803 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 10 " "Parameter TAP_DISTANCE set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669572710803 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 26 " "Parameter WIDTH set to 26" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669572710803 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669572710803 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669572710803 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nfp_sqrt_single:u_nfp_sqrt_comp\|Delay_out1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nfp_sqrt_single:u_nfp_sqrt_comp\|Delay_out1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669572710803 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 8 " "Parameter TAP_DISTANCE set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669572710803 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 14 " "Parameter WIDTH set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669572710803 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669572710803 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669572710803 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nfp_atan2_single:u_nfp_atan2_comp\|Delay25_reg_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nfp_atan2_single:u_nfp_atan2_comp\|Delay25_reg_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669572710803 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 6 " "Parameter TAP_DISTANCE set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669572710803 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 57 " "Parameter WIDTH set to 57" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669572710803 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669572710803 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669572710803 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nfp_atan2_single:u_nfp_atan2_comp\|Delay9_reg_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nfp_atan2_single:u_nfp_atan2_comp\|Delay9_reg_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669572710803 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669572710803 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 49 " "Parameter WIDTH set to 49" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669572710803 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669572710803 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669572710803 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nfp_atan2_single:u_nfp_atan2_comp\|Delay7_reg_2_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nfp_atan2_single:u_nfp_atan2_comp\|Delay7_reg_2_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669572710803 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669572710803 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 33 " "Parameter WIDTH set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669572710803 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669572710803 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669572710803 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1669572710803 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nfp_atan2_single:u_nfp_atan2_comp\|altshift_taps:Delay15_reg_rtl_0 " "Elaborated megafunction instantiation \"nfp_atan2_single:u_nfp_atan2_comp\|altshift_taps:Delay15_reg_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669572710922 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nfp_atan2_single:u_nfp_atan2_comp\|altshift_taps:Delay15_reg_rtl_0 " "Instantiated megafunction \"nfp_atan2_single:u_nfp_atan2_comp\|altshift_taps:Delay15_reg_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669572710922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 37 " "Parameter \"TAP_DISTANCE\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669572710922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 2 " "Parameter \"WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669572710922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669572710922 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669572710922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_euv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_euv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_euv " "Found entity 1: shift_taps_euv" {  } { { "db/shift_taps_euv.tdf" "" { Text "D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_floating/db/shift_taps_euv.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669572710954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669572710954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tfc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tfc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tfc1 " "Found entity 1: altsyncram_tfc1" {  } { { "db/altsyncram_tfc1.tdf" "" { Text "D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_floating/db/altsyncram_tfc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669572710994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669572710994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jjf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jjf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jjf " "Found entity 1: cntr_jjf" {  } { { "db/cntr_jjf.tdf" "" { Text "D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_floating/db/cntr_jjf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669572711036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669572711036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_e9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e9c " "Found entity 1: cmpr_e9c" {  } { { "db/cmpr_e9c.tdf" "" { Text "D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_floating/db/cmpr_e9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669572711076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669572711076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_73h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_73h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_73h " "Found entity 1: cntr_73h" {  } { { "db/cntr_73h.tdf" "" { Text "D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_floating/db/cntr_73h.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669572711115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669572711115 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nfp_atan2_single:u_nfp_atan2_comp\|altshift_taps:Delay3_reg_2_rtl_0 " "Elaborated megafunction instantiation \"nfp_atan2_single:u_nfp_atan2_comp\|altshift_taps:Delay3_reg_2_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669572711204 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nfp_atan2_single:u_nfp_atan2_comp\|altshift_taps:Delay3_reg_2_rtl_0 " "Instantiated megafunction \"nfp_atan2_single:u_nfp_atan2_comp\|altshift_taps:Delay3_reg_2_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669572711204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 27 " "Parameter \"TAP_DISTANCE\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669572711204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 2 " "Parameter \"WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669572711204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669572711204 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669572711204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_duv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_duv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_duv " "Found entity 1: shift_taps_duv" {  } { { "db/shift_taps_duv.tdf" "" { Text "D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_floating/db/shift_taps_duv.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669572711236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669572711236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pfc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pfc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pfc1 " "Found entity 1: altsyncram_pfc1" {  } { { "db/altsyncram_pfc1.tdf" "" { Text "D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_floating/db/altsyncram_pfc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669572711281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669572711281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hjf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hjf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hjf " "Found entity 1: cntr_hjf" {  } { { "db/cntr_hjf.tdf" "" { Text "D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_floating/db/cntr_hjf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669572711322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669572711322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_floating/db/cmpr_d9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669572711369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669572711369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_53h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_53h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_53h " "Found entity 1: cntr_53h" {  } { { "db/cntr_53h.tdf" "" { Text "D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_floating/db/cntr_53h.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669572711410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669572711410 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nfp_atan2_single:u_nfp_atan2_comp\|altshift_taps:Delay6_reg_rtl_0 " "Elaborated megafunction instantiation \"nfp_atan2_single:u_nfp_atan2_comp\|altshift_taps:Delay6_reg_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669572711517 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nfp_atan2_single:u_nfp_atan2_comp\|altshift_taps:Delay6_reg_rtl_0 " "Instantiated megafunction \"nfp_atan2_single:u_nfp_atan2_comp\|altshift_taps:Delay6_reg_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669572711517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 26 " "Parameter \"TAP_DISTANCE\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669572711517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 35 " "Parameter \"WIDTH\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669572711517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669572711517 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669572711517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_2001.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_2001.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_2001 " "Found entity 1: shift_taps_2001" {  } { { "db/shift_taps_2001.tdf" "" { Text "D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_floating/db/shift_taps_2001.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669572711549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669572711549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3jc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3jc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3jc1 " "Found entity 1: altsyncram_3jc1" {  } { { "db/altsyncram_3jc1.tdf" "" { Text "D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_floating/db/altsyncram_3jc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669572711601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669572711601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gjf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gjf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gjf " "Found entity 1: cntr_gjf" {  } { { "db/cntr_gjf.tdf" "" { Text "D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_floating/db/cntr_gjf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669572711650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669572711650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_43h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_43h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_43h " "Found entity 1: cntr_43h" {  } { { "db/cntr_43h.tdf" "" { Text "D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_floating/db/cntr_43h.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669572711699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669572711699 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nfp_sqrt_single:u_nfp_sqrt_comp\|altshift_taps:Delay22_PS26_reg_rtl_0 " "Elaborated megafunction instantiation \"nfp_sqrt_single:u_nfp_sqrt_comp\|altshift_taps:Delay22_PS26_reg_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669572711786 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nfp_sqrt_single:u_nfp_sqrt_comp\|altshift_taps:Delay22_PS26_reg_rtl_0 " "Instantiated megafunction \"nfp_sqrt_single:u_nfp_sqrt_comp\|altshift_taps:Delay22_PS26_reg_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669572711786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 23 " "Parameter \"TAP_DISTANCE\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669572711786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669572711786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669572711786 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669572711786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_fuv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_fuv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_fuv " "Found entity 1: shift_taps_fuv" {  } { { "db/shift_taps_fuv.tdf" "" { Text "D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_floating/db/shift_taps_fuv.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669572711819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669572711819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ufc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ufc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ufc1 " "Found entity 1: altsyncram_ufc1" {  } { { "db/altsyncram_ufc1.tdf" "" { Text "D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_floating/db/altsyncram_ufc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669572711860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669572711860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_djf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_djf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_djf " "Found entity 1: cntr_djf" {  } { { "db/cntr_djf.tdf" "" { Text "D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_floating/db/cntr_djf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669572711902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669572711902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_13h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_13h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_13h " "Found entity 1: cntr_13h" {  } { { "db/cntr_13h.tdf" "" { Text "D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_floating/db/cntr_13h.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669572711948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669572711948 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nfp_atan2_single:u_nfp_atan2_comp\|altshift_taps:Delay1_reg_1_rtl_0 " "Elaborated megafunction instantiation \"nfp_atan2_single:u_nfp_atan2_comp\|altshift_taps:Delay1_reg_1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669572712036 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nfp_atan2_single:u_nfp_atan2_comp\|altshift_taps:Delay1_reg_1_rtl_0 " "Instantiated megafunction \"nfp_atan2_single:u_nfp_atan2_comp\|altshift_taps:Delay1_reg_1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669572712036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 14 " "Parameter \"TAP_DISTANCE\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669572712036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 9 " "Parameter \"WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669572712036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669572712036 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669572712036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_guv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_guv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_guv " "Found entity 1: shift_taps_guv" {  } { { "db/shift_taps_guv.tdf" "" { Text "D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_floating/db/shift_taps_guv.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669572712070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669572712070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vfc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vfc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vfc1 " "Found entity 1: altsyncram_vfc1" {  } { { "db/altsyncram_vfc1.tdf" "" { Text "D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_floating/db/altsyncram_vfc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669572712114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669572712114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cjf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cjf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cjf " "Found entity 1: cntr_cjf" {  } { { "db/cntr_cjf.tdf" "" { Text "D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_floating/db/cntr_cjf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669572712162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669572712162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_floating/db/cmpr_c9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669572712205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669572712205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_03h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_03h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_03h " "Found entity 1: cntr_03h" {  } { { "db/cntr_03h.tdf" "" { Text "D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_floating/db/cntr_03h.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669572712244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669572712244 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nfp_atan2_single:u_nfp_atan2_comp\|altshift_taps:Delay4_reg_1_rtl_0 " "Elaborated megafunction instantiation \"nfp_atan2_single:u_nfp_atan2_comp\|altshift_taps:Delay4_reg_1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669572712347 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nfp_atan2_single:u_nfp_atan2_comp\|altshift_taps:Delay4_reg_1_rtl_0 " "Instantiated megafunction \"nfp_atan2_single:u_nfp_atan2_comp\|altshift_taps:Delay4_reg_1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669572712347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 13 " "Parameter \"TAP_DISTANCE\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669572712347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 33 " "Parameter \"WIDTH\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669572712347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669572712347 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669572712347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_svv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_svv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_svv " "Found entity 1: shift_taps_svv" {  } { { "db/shift_taps_svv.tdf" "" { Text "D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_floating/db/shift_taps_svv.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669572712379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669572712379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lic1 " "Found entity 1: altsyncram_lic1" {  } { { "db/altsyncram_lic1.tdf" "" { Text "D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_floating/db/altsyncram_lic1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669572712427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669572712427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bjf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_bjf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bjf " "Found entity 1: cntr_bjf" {  } { { "db/cntr_bjf.tdf" "" { Text "D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_floating/db/cntr_bjf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669572712478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669572712478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v2h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v2h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v2h " "Found entity 1: cntr_v2h" {  } { { "db/cntr_v2h.tdf" "" { Text "D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_floating/db/cntr_v2h.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669572712526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669572712526 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nfp_atan2_single:u_nfp_atan2_comp\|altshift_taps:Delay7_reg_1_rtl_0 " "Elaborated megafunction instantiation \"nfp_atan2_single:u_nfp_atan2_comp\|altshift_taps:Delay7_reg_1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669572712622 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nfp_atan2_single:u_nfp_atan2_comp\|altshift_taps:Delay7_reg_1_rtl_0 " "Instantiated megafunction \"nfp_atan2_single:u_nfp_atan2_comp\|altshift_taps:Delay7_reg_1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669572712622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 11 " "Parameter \"TAP_DISTANCE\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669572712622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 11 " "Parameter \"WIDTH\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669572712622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669572712622 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669572712622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_mvv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_mvv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_mvv " "Found entity 1: shift_taps_mvv" {  } { { "db/shift_taps_mvv.tdf" "" { Text "D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_floating/db/shift_taps_mvv.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669572712655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669572712655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9ic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9ic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9ic1 " "Found entity 1: altsyncram_9ic1" {  } { { "db/altsyncram_9ic1.tdf" "" { Text "D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_floating/db/altsyncram_9ic1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669572712710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669572712710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_9jf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_9jf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_9jf " "Found entity 1: cntr_9jf" {  } { { "db/cntr_9jf.tdf" "" { Text "D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_floating/db/cntr_9jf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669572712752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669572712752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_m1h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_m1h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_m1h " "Found entity 1: cntr_m1h" {  } { { "db/cntr_m1h.tdf" "" { Text "D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_floating/db/cntr_m1h.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669572712799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669572712799 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nfp_atan2_single:u_nfp_atan2_comp\|altshift_taps:Delay2_reg_1_rtl_0 " "Elaborated megafunction instantiation \"nfp_atan2_single:u_nfp_atan2_comp\|altshift_taps:Delay2_reg_1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669572712907 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nfp_atan2_single:u_nfp_atan2_comp\|altshift_taps:Delay2_reg_1_rtl_0 " "Instantiated megafunction \"nfp_atan2_single:u_nfp_atan2_comp\|altshift_taps:Delay2_reg_1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669572712907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 10 " "Parameter \"TAP_DISTANCE\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669572712907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 26 " "Parameter \"WIDTH\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669572712907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669572712907 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669572712907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_rvv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_rvv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_rvv " "Found entity 1: shift_taps_rvv" {  } { { "db/shift_taps_rvv.tdf" "" { Text "D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_floating/db/shift_taps_rvv.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669572712942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669572712942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jic1 " "Found entity 1: altsyncram_jic1" {  } { { "db/altsyncram_jic1.tdf" "" { Text "D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_floating/db/altsyncram_jic1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669572712990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669572712990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8jf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8jf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8jf " "Found entity 1: cntr_8jf" {  } { { "db/cntr_8jf.tdf" "" { Text "D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_floating/db/cntr_8jf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669572713043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669572713043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_l1h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_l1h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_l1h " "Found entity 1: cntr_l1h" {  } { { "db/cntr_l1h.tdf" "" { Text "D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_floating/db/cntr_l1h.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669572713091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669572713091 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nfp_sqrt_single:u_nfp_sqrt_comp\|altshift_taps:Delay_out1_rtl_0 " "Elaborated megafunction instantiation \"nfp_sqrt_single:u_nfp_sqrt_comp\|altshift_taps:Delay_out1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669572713184 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nfp_sqrt_single:u_nfp_sqrt_comp\|altshift_taps:Delay_out1_rtl_0 " "Instantiated megafunction \"nfp_sqrt_single:u_nfp_sqrt_comp\|altshift_taps:Delay_out1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669572713184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 8 " "Parameter \"TAP_DISTANCE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669572713184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 14 " "Parameter \"WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669572713184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669572713184 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669572713184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_huv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_huv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_huv " "Found entity 1: shift_taps_huv" {  } { { "db/shift_taps_huv.tdf" "" { Text "D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_floating/db/shift_taps_huv.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669572713219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669572713219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qfc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qfc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qfc1 " "Found entity 1: altsyncram_qfc1" {  } { { "db/altsyncram_qfc1.tdf" "" { Text "D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_floating/db/altsyncram_qfc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669572713263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669572713263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_uhf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_uhf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_uhf " "Found entity 1: cntr_uhf" {  } { { "db/cntr_uhf.tdf" "" { Text "D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_floating/db/cntr_uhf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669572713307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669572713307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i1h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i1h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i1h " "Found entity 1: cntr_i1h" {  } { { "db/cntr_i1h.tdf" "" { Text "D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_floating/db/cntr_i1h.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669572713350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669572713350 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nfp_atan2_single:u_nfp_atan2_comp\|altshift_taps:Delay25_reg_rtl_0 " "Elaborated megafunction instantiation \"nfp_atan2_single:u_nfp_atan2_comp\|altshift_taps:Delay25_reg_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669572713466 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nfp_atan2_single:u_nfp_atan2_comp\|altshift_taps:Delay25_reg_rtl_0 " "Instantiated megafunction \"nfp_atan2_single:u_nfp_atan2_comp\|altshift_taps:Delay25_reg_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669572713466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 6 " "Parameter \"TAP_DISTANCE\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669572713466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 57 " "Parameter \"WIDTH\" = \"57\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669572713466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669572713466 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669572713466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_kuv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_kuv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_kuv " "Found entity 1: shift_taps_kuv" {  } { { "db/shift_taps_kuv.tdf" "" { Text "D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_floating/db/shift_taps_kuv.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669572713500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669572713500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3gc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3gc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3gc1 " "Found entity 1: altsyncram_3gc1" {  } { { "db/altsyncram_3gc1.tdf" "" { Text "D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_floating/db/altsyncram_3gc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669572713554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669572713554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_shf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_shf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_shf " "Found entity 1: cntr_shf" {  } { { "db/cntr_shf.tdf" "" { Text "D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_floating/db/cntr_shf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669572713612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669572713612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b9c " "Found entity 1: cmpr_b9c" {  } { { "db/cmpr_b9c.tdf" "" { Text "D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_floating/db/cmpr_b9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669572713650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669572713650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g1h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g1h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g1h " "Found entity 1: cntr_g1h" {  } { { "db/cntr_g1h.tdf" "" { Text "D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_floating/db/cntr_g1h.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669572713693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669572713693 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nfp_atan2_single:u_nfp_atan2_comp\|altshift_taps:Delay9_reg_rtl_0 " "Elaborated megafunction instantiation \"nfp_atan2_single:u_nfp_atan2_comp\|altshift_taps:Delay9_reg_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669572713812 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nfp_atan2_single:u_nfp_atan2_comp\|altshift_taps:Delay9_reg_rtl_0 " "Instantiated megafunction \"nfp_atan2_single:u_nfp_atan2_comp\|altshift_taps:Delay9_reg_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669572713812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 5 " "Parameter \"TAP_DISTANCE\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669572713812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 49 " "Parameter \"WIDTH\" = \"49\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669572713812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669572713812 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669572713812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_luv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_luv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_luv " "Found entity 1: shift_taps_luv" {  } { { "db/shift_taps_luv.tdf" "" { Text "D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_floating/db/shift_taps_luv.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669572713845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669572713845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4gc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4gc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4gc1 " "Found entity 1: altsyncram_4gc1" {  } { { "db/altsyncram_4gc1.tdf" "" { Text "D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_floating/db/altsyncram_4gc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669572713896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669572713896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rhf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rhf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rhf " "Found entity 1: cntr_rhf" {  } { { "db/cntr_rhf.tdf" "" { Text "D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_floating/db/cntr_rhf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669572713950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669572713950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_e1h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_e1h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_e1h " "Found entity 1: cntr_e1h" {  } { { "db/cntr_e1h.tdf" "" { Text "D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_floating/db/cntr_e1h.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669572714001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669572714001 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nfp_atan2_single:u_nfp_atan2_comp\|altshift_taps:Delay7_reg_2_rtl_0 " "Elaborated megafunction instantiation \"nfp_atan2_single:u_nfp_atan2_comp\|altshift_taps:Delay7_reg_2_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669572714103 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nfp_atan2_single:u_nfp_atan2_comp\|altshift_taps:Delay7_reg_2_rtl_0 " "Instantiated megafunction \"nfp_atan2_single:u_nfp_atan2_comp\|altshift_taps:Delay7_reg_2_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669572714103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669572714103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 33 " "Parameter \"WIDTH\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669572714103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669572714103 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669572714103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_cuv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_cuv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_cuv " "Found entity 1: shift_taps_cuv" {  } { { "db/shift_taps_cuv.tdf" "" { Text "D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_floating/db/shift_taps_cuv.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669572714137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669572714137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hfc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hfc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hfc1 " "Found entity 1: altsyncram_hfc1" {  } { { "db/altsyncram_hfc1.tdf" "" { Text "D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_floating/db/altsyncram_hfc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669572714183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669572714183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_phf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_phf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_phf " "Found entity 1: cntr_phf" {  } { { "db/cntr_phf.tdf" "" { Text "D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_floating/db/cntr_phf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669572714233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669572714233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_d1h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_d1h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_d1h " "Found entity 1: cntr_d1h" {  } { { "db/cntr_d1h.tdf" "" { Text "D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_floating/db/cntr_d1h.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669572714276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669572714276 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "106 " "106 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1669572719890 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_floating/output_files/Lab2_01_floating.map.smsg " "Generated suppressed messages file D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_floating/output_files/Lab2_01_floating.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669572720141 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669572720600 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669572720600 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7075 " "Implemented 7075 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "68 " "Implemented 68 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669572721132 ""} { "Info" "ICUT_CUT_TM_OPINS" "66 " "Implemented 66 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669572721132 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6652 " "Implemented 6652 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1669572721132 ""} { "Info" "ICUT_CUT_TM_RAMS" "279 " "Implemented 279 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1669572721132 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "10 " "Implemented 10 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1669572721132 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669572721132 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4937 " "Peak virtual memory: 4937 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669572721168 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 27 20:12:01 2022 " "Processing ended: Sun Nov 27 20:12:01 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669572721168 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669572721168 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669572721168 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669572721168 ""}
