<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>My Project: D:/Root_DualSystem/Hal/HwDef/UART.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">My Project
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_8d97af1d9fc459606e14b1b1a566c5e0.html">Hal</a></li><li class="navelem"><a class="el" href="dir_12b8d0e66ac46203f1a5a571448a8e74.html">HwDef</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">UART.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><a href="_u_a_r_t_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a3f4803a40e343548aa008ac082923900"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_8h.html#a3f4803a40e343548aa008ac082923900">UART_FIFO_SIZE</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a3f4803a40e343548aa008ac082923900"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63a4f69d5ec2e173a7b1eaacadebd571"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_8h.html#a63a4f69d5ec2e173a7b1eaacadebd571">HWREG_UART_BASE</a>&#160;&#160;&#160;0x94000000</td></tr>
<tr class="separator:a63a4f69d5ec2e173a7b1eaacadebd571"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc9480680c1343e532bae239f02ded8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_8h.html#acc9480680c1343e532bae239f02ded8b">HWREG_UART_RBR</a>&#160;&#160;&#160;((volatile unsigned int *)(<a class="el" href="_u_a_r_t_8h.html#a63a4f69d5ec2e173a7b1eaacadebd571">HWREG_UART_BASE</a>+0))</td></tr>
<tr class="memdesc:acc9480680c1343e532bae239f02ded8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver Buffer Register(Read Only, DLAB = 0)  <a href="#acc9480680c1343e532bae239f02ded8b">More...</a><br /></td></tr>
<tr class="separator:acc9480680c1343e532bae239f02ded8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7e3ebe3e9de7209e7fd2621d2a01b88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_8h.html#ae7e3ebe3e9de7209e7fd2621d2a01b88">HWREG_UART_THR</a>&#160;&#160;&#160;((volatile unsigned int *)(<a class="el" href="_u_a_r_t_8h.html#a63a4f69d5ec2e173a7b1eaacadebd571">HWREG_UART_BASE</a>+0))</td></tr>
<tr class="memdesc:ae7e3ebe3e9de7209e7fd2621d2a01b88"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmitter Holding Register(Write Only, DLAB = 0)  <a href="#ae7e3ebe3e9de7209e7fd2621d2a01b88">More...</a><br /></td></tr>
<tr class="separator:ae7e3ebe3e9de7209e7fd2621d2a01b88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d70868056241171024b84dfb9b526d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_8h.html#a4d70868056241171024b84dfb9b526d5">HWREG_UART_DLL</a>&#160;&#160;&#160;((volatile unsigned int *)(<a class="el" href="_u_a_r_t_8h.html#a63a4f69d5ec2e173a7b1eaacadebd571">HWREG_UART_BASE</a>+0))</td></tr>
<tr class="memdesc:a4d70868056241171024b84dfb9b526d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Divisor Latch(LS,DLAB = 1)  <a href="#a4d70868056241171024b84dfb9b526d5">More...</a><br /></td></tr>
<tr class="separator:a4d70868056241171024b84dfb9b526d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7928f5a4d103c116eb589d93ad715316"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_8h.html#a7928f5a4d103c116eb589d93ad715316">HWREG_UART_DLL_115200</a>&#160;&#160;&#160;0x36</td></tr>
<tr class="memdesc:a7928f5a4d103c116eb589d93ad715316"><td class="mdescLeft">&#160;</td><td class="mdescRight">100MHz Base  <a href="#a7928f5a4d103c116eb589d93ad715316">More...</a><br /></td></tr>
<tr class="separator:a7928f5a4d103c116eb589d93ad715316"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a957c6942b6ca4cefcf49d3ea0d3935e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_8h.html#a957c6942b6ca4cefcf49d3ea0d3935e4">HWREG_UART_DLM</a>&#160;&#160;&#160;((volatile unsigned int *)(<a class="el" href="_u_a_r_t_8h.html#a63a4f69d5ec2e173a7b1eaacadebd571">HWREG_UART_BASE</a>+1))</td></tr>
<tr class="memdesc:a957c6942b6ca4cefcf49d3ea0d3935e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Divisor Latch(MS,DLAB = 1)  <a href="#a957c6942b6ca4cefcf49d3ea0d3935e4">More...</a><br /></td></tr>
<tr class="separator:a957c6942b6ca4cefcf49d3ea0d3935e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e04838e26752d06286946f0045ea0c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_8h.html#a6e04838e26752d06286946f0045ea0c8">HWREG_UART_DLM_0</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a6e04838e26752d06286946f0045ea0c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3ab2d2bb330e59a7487a2619aff55e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_8h.html#aa3ab2d2bb330e59a7487a2619aff55e1">HWREG_UART_IER</a>&#160;&#160;&#160;((volatile unsigned int *)(<a class="el" href="_u_a_r_t_8h.html#a63a4f69d5ec2e173a7b1eaacadebd571">HWREG_UART_BASE</a>+1))</td></tr>
<tr class="separator:aa3ab2d2bb330e59a7487a2619aff55e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8eeede0b5d06929ca742c611a625762"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_8h.html#aa8eeede0b5d06929ca742c611a625762">HWREG_UART_IER_LPM_MASK</a>&#160;&#160;&#160;0x20</td></tr>
<tr class="separator:aa8eeede0b5d06929ca742c611a625762"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6bbb454355984ec06d3af102fe9a643"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_8h.html#ae6bbb454355984ec06d3af102fe9a643">HWREG_UART_IER_SLEEPMODE_MASK</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="separator:ae6bbb454355984ec06d3af102fe9a643"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b52f18f198bb7b29b8aab61d9961b38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_8h.html#a1b52f18f198bb7b29b8aab61d9961b38">HWREG_UART_IER_MODEMSTS_MASK</a>&#160;&#160;&#160;0x08</td></tr>
<tr class="separator:a1b52f18f198bb7b29b8aab61d9961b38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0c07932a75d0edc0c50b7fd2db021c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_8h.html#ab0c07932a75d0edc0c50b7fd2db021c8">HWREG_UART_IER_RCVLINESTS_MASK</a>&#160;&#160;&#160;0x04</td></tr>
<tr class="separator:ab0c07932a75d0edc0c50b7fd2db021c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a742f86d39f259e8b9fa192aaafa5f252"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_8h.html#a742f86d39f259e8b9fa192aaafa5f252">HWREG_UART_IER_TXEMPTY_MASK</a>&#160;&#160;&#160;0x02</td></tr>
<tr class="separator:a742f86d39f259e8b9fa192aaafa5f252"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c474963764924c39357dc3937543f7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_8h.html#a7c474963764924c39357dc3937543f7b">HWREG_UART_IER_RCVAVAIL_MASK</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="separator:a7c474963764924c39357dc3937543f7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fd28350251a9e3d6d4659214d0d32ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_8h.html#a8fd28350251a9e3d6d4659214d0d32ad">HWREG_UART_IER_INT_DISABLE</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:a8fd28350251a9e3d6d4659214d0d32ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0507961951899b0307ba02e2f8633c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_8h.html#ad0507961951899b0307ba02e2f8633c0">HWREG_UART_IIR</a>&#160;&#160;&#160;((volatile unsigned int *)(<a class="el" href="_u_a_r_t_8h.html#a63a4f69d5ec2e173a7b1eaacadebd571">HWREG_UART_BASE</a>+2))		/* Interrupt Ident. Register(Read Only) */</td></tr>
<tr class="separator:ad0507961951899b0307ba02e2f8633c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9c10dd576f6d07f11c46f211c9b131e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_8h.html#ae9c10dd576f6d07f11c46f211c9b131e">HWREG_UART_IIR_FIFOSTS_MASK</a>&#160;&#160;&#160;0xC0</td></tr>
<tr class="separator:ae9c10dd576f6d07f11c46f211c9b131e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb9d1230582c87419e55c63efc519464"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_8h.html#acb9d1230582c87419e55c63efc519464">HWREG_UART_IIR_FIFOSTS_EN</a>&#160;&#160;&#160;0xC0</td></tr>
<tr class="separator:acb9d1230582c87419e55c63efc519464"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a985acd2b8ad79fb6805551b9ffb24098"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_8h.html#a985acd2b8ad79fb6805551b9ffb24098">HWREG_UART_IIR_FIFOSTS_DIS</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:a985acd2b8ad79fb6805551b9ffb24098"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fabbb6f2e5b6c80697857fe9d91d806"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_8h.html#a6fabbb6f2e5b6c80697857fe9d91d806">HWREG_UART_IIR_TOUTPEND_MASK</a>&#160;&#160;&#160;0x80</td></tr>
<tr class="separator:a6fabbb6f2e5b6c80697857fe9d91d806"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac61d2354863f8bb1850ee0b669f9b145"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_8h.html#ac61d2354863f8bb1850ee0b669f9b145">HWREG_UART_IIR_TOUTEND_YES</a>&#160;&#160;&#160;0x80</td></tr>
<tr class="separator:ac61d2354863f8bb1850ee0b669f9b145"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a025a871ae427c108f6012b0a3dfeb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_8h.html#a0a025a871ae427c108f6012b0a3dfeb8">HWREG_UART_IIR_TOUTEND_NO</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:a0a025a871ae427c108f6012b0a3dfeb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f23c27e1f7a45c677b3c8576b42427d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_8h.html#a7f23c27e1f7a45c677b3c8576b42427d">HWREG_UART_IIR_INTTYPE_MASK</a>&#160;&#160;&#160;0x60</td></tr>
<tr class="separator:a7f23c27e1f7a45c677b3c8576b42427d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae46c838b3572eacce4576110642c83d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_8h.html#ae46c838b3572eacce4576110642c83d5">HWREG_UART_IIR_INTTYPE_RCVLINE</a>&#160;&#160;&#160;0x60</td></tr>
<tr class="separator:ae46c838b3572eacce4576110642c83d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a689f6e49881d62b3602ae4751fcd5bfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_8h.html#a689f6e49881d62b3602ae4751fcd5bfd">HWREG_UART_IIR_INTTYPE_RCVDATA</a>&#160;&#160;&#160;0x40</td></tr>
<tr class="separator:a689f6e49881d62b3602ae4751fcd5bfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b07de7bb92205922fc26bf0f6613c26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_8h.html#a6b07de7bb92205922fc26bf0f6613c26">HWREG_UART_IIR_INTTYPE_TXEMPTY</a>&#160;&#160;&#160;0x20</td></tr>
<tr class="separator:a6b07de7bb92205922fc26bf0f6613c26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8c44d45644dac3e4d1818300cc9983a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_8h.html#ac8c44d45644dac3e4d1818300cc9983a">HWREG_UART_IIR_INTTYPE_MODEMSTS</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:ac8c44d45644dac3e4d1818300cc9983a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb0e1c913a5bc7dfd47d83136b236eed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_8h.html#abb0e1c913a5bc7dfd47d83136b236eed">HWREG_UART_IIR_INTPEND_MASK</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="separator:abb0e1c913a5bc7dfd47d83136b236eed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d773b6314fd5417faeec626c67c88f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_8h.html#a3d773b6314fd5417faeec626c67c88f2">HWREG_UART_IIR_INTPEND_YES</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:a3d773b6314fd5417faeec626c67c88f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a747613a5a1405c0db1b024d306779828"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_8h.html#a747613a5a1405c0db1b024d306779828">HWREG_UART_IIR_INTPEND_NO</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="separator:a747613a5a1405c0db1b024d306779828"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad04ac14725eb3e35e95b67f8b22d7177"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_8h.html#ad04ac14725eb3e35e95b67f8b22d7177">HWREG_UART_FCR</a>&#160;&#160;&#160;((volatile unsigned int *)(<a class="el" href="_u_a_r_t_8h.html#a63a4f69d5ec2e173a7b1eaacadebd571">HWREG_UART_BASE</a>+2))		/* FIFO Control Register(Write Only) */</td></tr>
<tr class="separator:ad04ac14725eb3e35e95b67f8b22d7177"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad1fe3b187fb067d50eb38b3a6cbdadb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_8h.html#aad1fe3b187fb067d50eb38b3a6cbdadb">HWREG_UART_FCR_RCVFIFO_TRIG_MASK</a>&#160;&#160;&#160;0xC0</td></tr>
<tr class="memdesc:aad1fe3b187fb067d50eb38b3a6cbdadb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Default Level, Level 14.  <a href="#aad1fe3b187fb067d50eb38b3a6cbdadb">More...</a><br /></td></tr>
<tr class="separator:aad1fe3b187fb067d50eb38b3a6cbdadb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e368a7482d007206ea136d6adcd0904"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_8h.html#a3e368a7482d007206ea136d6adcd0904">HWREG_UART_FCR_RCVFIFO_TRIG_14</a>&#160;&#160;&#160;0xC0</td></tr>
<tr class="memdesc:a3e368a7482d007206ea136d6adcd0904"><td class="mdescLeft">&#160;</td><td class="mdescRight">Level 14.  <a href="#a3e368a7482d007206ea136d6adcd0904">More...</a><br /></td></tr>
<tr class="separator:a3e368a7482d007206ea136d6adcd0904"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a550eb6091199c5a7ec2f4cba8c3ac716"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_8h.html#a550eb6091199c5a7ec2f4cba8c3ac716">HWREG_UART_FCR_RCVFIFO_TRIG_8</a>&#160;&#160;&#160;0x80</td></tr>
<tr class="memdesc:a550eb6091199c5a7ec2f4cba8c3ac716"><td class="mdescLeft">&#160;</td><td class="mdescRight">Level 8.  <a href="#a550eb6091199c5a7ec2f4cba8c3ac716">More...</a><br /></td></tr>
<tr class="separator:a550eb6091199c5a7ec2f4cba8c3ac716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a093132587e6519a2f9ef23eab01d7f3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_8h.html#a093132587e6519a2f9ef23eab01d7f3d">HWREG_UART_FCR_RCVFIFO_TRIG_4</a>&#160;&#160;&#160;0x40</td></tr>
<tr class="memdesc:a093132587e6519a2f9ef23eab01d7f3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Level 4.  <a href="#a093132587e6519a2f9ef23eab01d7f3d">More...</a><br /></td></tr>
<tr class="separator:a093132587e6519a2f9ef23eab01d7f3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18149a73cf2830a22a1717130f038e03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_8h.html#a18149a73cf2830a22a1717130f038e03">HWREG_UART_FCR_RCVFIFO_TRIG_1</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="memdesc:a18149a73cf2830a22a1717130f038e03"><td class="mdescLeft">&#160;</td><td class="mdescRight">Level 1.  <a href="#a18149a73cf2830a22a1717130f038e03">More...</a><br /></td></tr>
<tr class="separator:a18149a73cf2830a22a1717130f038e03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac26cab35fe7bfd50b1a9140e674728e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_8h.html#ac26cab35fe7bfd50b1a9140e674728e1">HWREG_UART_FCR_CLR_TXFIFO_MASK</a>&#160;&#160;&#160;0x04</td></tr>
<tr class="separator:ac26cab35fe7bfd50b1a9140e674728e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8a3331a2bceb9bf25125762dfb43ec5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_8h.html#ac8a3331a2bceb9bf25125762dfb43ec5">HWREG_UART_FCR_CLR_TXFIFO_CLR</a>&#160;&#160;&#160;0x04</td></tr>
<tr class="separator:ac8a3331a2bceb9bf25125762dfb43ec5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adefac1e01e2e84054c66faed449a0bbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_8h.html#adefac1e01e2e84054c66faed449a0bbe">HWREG_UART_FCR_CLR_RXFIFO_MASK</a>&#160;&#160;&#160;0x02</td></tr>
<tr class="separator:adefac1e01e2e84054c66faed449a0bbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a330a9e0e242fd73a2580505d5f47ea22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_8h.html#a330a9e0e242fd73a2580505d5f47ea22">HWREG_UART_FCR_CLR_RXFIFO_CLR</a>&#160;&#160;&#160;0x02</td></tr>
<tr class="separator:a330a9e0e242fd73a2580505d5f47ea22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23d51c4b55a52c69fbb960b6993ce1c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_8h.html#a23d51c4b55a52c69fbb960b6993ce1c6">HWREG_UART_FCR_ENFIFO_MASK</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="separator:a23d51c4b55a52c69fbb960b6993ce1c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c5407e9e7d01954f441d6664a3da844"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_8h.html#a0c5407e9e7d01954f441d6664a3da844">HWREG_UART_FCR_ENFIFO_EN</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="separator:a0c5407e9e7d01954f441d6664a3da844"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03eb17e761db0076d4030b081e70dba3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_8h.html#a03eb17e761db0076d4030b081e70dba3">HWREG_UART_LCR</a>&#160;&#160;&#160;((volatile unsigned int *)(<a class="el" href="_u_a_r_t_8h.html#a63a4f69d5ec2e173a7b1eaacadebd571">HWREG_UART_BASE</a>+3))		/* Line Control Register */</td></tr>
<tr class="separator:a03eb17e761db0076d4030b081e70dba3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48e365207431bc2e6afc376bf7c9f957"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_8h.html#a48e365207431bc2e6afc376bf7c9f957">HWREG_UART_LCR_DLAB_MASK</a>&#160;&#160;&#160;0x80</td></tr>
<tr class="separator:a48e365207431bc2e6afc376bf7c9f957"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52ab60ba9fe2aad070fe5a1f18986587"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_8h.html#a52ab60ba9fe2aad070fe5a1f18986587">HWREG_UART_LCR_DLAB_1</a>&#160;&#160;&#160;0x80</td></tr>
<tr class="separator:a52ab60ba9fe2aad070fe5a1f18986587"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76b4244e3de915e0bd568c91c73e37c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_8h.html#a76b4244e3de915e0bd568c91c73e37c3">HWREG_UART_LCR_DLAB_0</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:a76b4244e3de915e0bd568c91c73e37c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43f440923b16af974bb4ab36ab4fa02b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_8h.html#a43f440923b16af974bb4ab36ab4fa02b">HWREG_UART_LCR_PARITY_MASK</a>&#160;&#160;&#160;0x38</td></tr>
<tr class="separator:a43f440923b16af974bb4ab36ab4fa02b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5704955f11ce4dab1831202c84ce52bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_8h.html#a5704955f11ce4dab1831202c84ce52bf">HWREG_UART_LCR_PARITY_LOW</a>&#160;&#160;&#160;0x38</td></tr>
<tr class="separator:a5704955f11ce4dab1831202c84ce52bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19b3637b10042d07377504a9be82d3ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_8h.html#a19b3637b10042d07377504a9be82d3ab">HWREG_UART_LCR_PARITY_HIGH</a>&#160;&#160;&#160;0x28</td></tr>
<tr class="separator:a19b3637b10042d07377504a9be82d3ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a619939176743c04907a8007aedafe63f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_8h.html#a619939176743c04907a8007aedafe63f">HWREG_UART_LCR_PARITY_EVEN</a>&#160;&#160;&#160;0x18</td></tr>
<tr class="separator:a619939176743c04907a8007aedafe63f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada673bd4af1ee4cec300092fc500dba6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_8h.html#ada673bd4af1ee4cec300092fc500dba6">HWREG_UART_LCR_PARITY_ODD</a>&#160;&#160;&#160;0x08</td></tr>
<tr class="separator:ada673bd4af1ee4cec300092fc500dba6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e231eed360c1f515ac6f6acac254232"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_8h.html#a3e231eed360c1f515ac6f6acac254232">HWREG_UART_LCR_PARITY_NONE</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:a3e231eed360c1f515ac6f6acac254232"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a576dc4dd41d4dbe23a69c3652a49e2cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_8h.html#a576dc4dd41d4dbe23a69c3652a49e2cd">HWREG_UART_LCR_STOPBIT_MASK</a>&#160;&#160;&#160;0x04</td></tr>
<tr class="separator:a576dc4dd41d4dbe23a69c3652a49e2cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78e3b137b8c57c39a41571ea26367228"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_8h.html#a78e3b137b8c57c39a41571ea26367228">HWREG_UART_LCR_STOPBIT_2</a>&#160;&#160;&#160;0x04</td></tr>
<tr class="separator:a78e3b137b8c57c39a41571ea26367228"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ff3f7e1e1b68789a2d992ea7c67aa7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_8h.html#a5ff3f7e1e1b68789a2d992ea7c67aa7a">HWREG_UART_LCR_STOPBIT_1</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:a5ff3f7e1e1b68789a2d992ea7c67aa7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3753ff72799cb4f87dbbe27229551cae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_8h.html#a3753ff72799cb4f87dbbe27229551cae">HWREG_UART_LCR_DATALEN_MASK</a>&#160;&#160;&#160;0x03</td></tr>
<tr class="separator:a3753ff72799cb4f87dbbe27229551cae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ade752bee7fd3d4bff9399104872f1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_8h.html#a9ade752bee7fd3d4bff9399104872f1a">HWREG_UART_LCR_DATALEN_8</a>&#160;&#160;&#160;0x03</td></tr>
<tr class="separator:a9ade752bee7fd3d4bff9399104872f1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8048e7f79ffc6534e621bc2ce5ed37ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_8h.html#a8048e7f79ffc6534e621bc2ce5ed37ad">HWREG_UART_LCR_DATALEN_7</a>&#160;&#160;&#160;0x02</td></tr>
<tr class="separator:a8048e7f79ffc6534e621bc2ce5ed37ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af82966a2c1a0d505c90ffebc619b4d9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_8h.html#af82966a2c1a0d505c90ffebc619b4d9c">HWREG_UART_LCR_DATALEN_6</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="separator:af82966a2c1a0d505c90ffebc619b4d9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a2a8e1754c025af5d36e2c01ae45db2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_8h.html#a6a2a8e1754c025af5d36e2c01ae45db2">HWREG_UART_LCR_DATALEN_5</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:a6a2a8e1754c025af5d36e2c01ae45db2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e2f7562b0f7ca0facd20dd6bdf92a6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_8h.html#a6e2f7562b0f7ca0facd20dd6bdf92a6f">HWREG_UART_MCR</a>&#160;&#160;&#160;((volatile unsigned int *)(<a class="el" href="_u_a_r_t_8h.html#a63a4f69d5ec2e173a7b1eaacadebd571">HWREG_UART_BASE</a>+4))		/* Modem Control Register */</td></tr>
<tr class="separator:a6e2f7562b0f7ca0facd20dd6bdf92a6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab691fd0d923fcc0c25c7a4a3f517ddb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_8h.html#ab691fd0d923fcc0c25c7a4a3f517ddb9">HWREG_UART_LSR</a>&#160;&#160;&#160;((volatile unsigned int *)(<a class="el" href="_u_a_r_t_8h.html#a63a4f69d5ec2e173a7b1eaacadebd571">HWREG_UART_BASE</a>+5))		/* Line Control Register */</td></tr>
<tr class="separator:ab691fd0d923fcc0c25c7a4a3f517ddb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cb44c0619d5bcd3ab1d0c0337a9133b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_8h.html#a4cb44c0619d5bcd3ab1d0c0337a9133b">HWREG_UART_LSR_RXFIFO_ERR_MASK</a>&#160;&#160;&#160;0x80</td></tr>
<tr class="separator:a4cb44c0619d5bcd3ab1d0c0337a9133b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a623a4c9dc5ef6763152a5f5c08aeea36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_8h.html#a623a4c9dc5ef6763152a5f5c08aeea36">HWREG_UART_LSR_RXFIFO_ERR_ERR</a>&#160;&#160;&#160;0x80</td></tr>
<tr class="separator:a623a4c9dc5ef6763152a5f5c08aeea36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42ef47eb1d673331208d57afb2164a30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_8h.html#a42ef47eb1d673331208d57afb2164a30">HWREG_UART_LSR_RXFIFO_ERR_NOERR</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:a42ef47eb1d673331208d57afb2164a30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a715f9c3c71436a3f31addc75246347bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_8h.html#a715f9c3c71436a3f31addc75246347bd">HWREG_UART_LSR_RXBUFF_EMPTY_MASK</a>&#160;&#160;&#160;0x40</td></tr>
<tr class="separator:a715f9c3c71436a3f31addc75246347bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91957770c4d814ed0fec3445a1926b1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_8h.html#a91957770c4d814ed0fec3445a1926b1c">HWREG_UART_LSR_RXBUFF_EMPTY_YES</a>&#160;&#160;&#160;0x40</td></tr>
<tr class="separator:a91957770c4d814ed0fec3445a1926b1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac8004193c83995cb9137e3a28bf4537"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_8h.html#aac8004193c83995cb9137e3a28bf4537">HWREG_UART_LSR_RXBUFF_EMPTY_NO</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:aac8004193c83995cb9137e3a28bf4537"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8046dd4824b8a116a0833708a3678bfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_8h.html#a8046dd4824b8a116a0833708a3678bfa">HWREG_UART_LSR_TXBUFF_EMPTY_MASK</a>&#160;&#160;&#160;0x20</td></tr>
<tr class="separator:a8046dd4824b8a116a0833708a3678bfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b66d4f0f6d709bc883500e5800d3389"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_8h.html#a7b66d4f0f6d709bc883500e5800d3389">HWREG_UART_LSR_TXBUFF_EMPTY_YES</a>&#160;&#160;&#160;0x20</td></tr>
<tr class="separator:a7b66d4f0f6d709bc883500e5800d3389"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d9688ee6a4bae4981cead53b0e3dc91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_8h.html#a7d9688ee6a4bae4981cead53b0e3dc91">HWREG_UART_LSR_TXBUFF_EMPTY_NO</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:a7d9688ee6a4bae4981cead53b0e3dc91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86139e4bf5cff9597ea37123b4ab9b7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_8h.html#a86139e4bf5cff9597ea37123b4ab9b7f">HWREG_UART_LSR_RX_BREAK_MASK</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="separator:a86139e4bf5cff9597ea37123b4ab9b7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a835f2f70e197d604b7374f32cfefcd48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_8h.html#a835f2f70e197d604b7374f32cfefcd48">HWREG_UART_LSR_RX_BREAK_YES</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="separator:a835f2f70e197d604b7374f32cfefcd48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00effaff5376fc3da895ece1cf79b457"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_8h.html#a00effaff5376fc3da895ece1cf79b457">HWREG_UART_LSR_RX_BREAK_NO</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:a00effaff5376fc3da895ece1cf79b457"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2723b8acd29c177fbc11ac10e89c9d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_8h.html#ad2723b8acd29c177fbc11ac10e89c9d4">HWREG_UART_LSR_FRAME_ERR_MASK</a>&#160;&#160;&#160;0x08</td></tr>
<tr class="separator:ad2723b8acd29c177fbc11ac10e89c9d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2010549cd096572f15f4fd3aedfc0e45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_8h.html#a2010549cd096572f15f4fd3aedfc0e45">HWREG_UART_LSR_FRAME_ERR_ERR</a>&#160;&#160;&#160;0x08</td></tr>
<tr class="separator:a2010549cd096572f15f4fd3aedfc0e45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac629322e860b49a0d73143ae17f9b6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_8h.html#aac629322e860b49a0d73143ae17f9b6e">HWREG_UART_LSR_FRAME_ERR_NOERR</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:aac629322e860b49a0d73143ae17f9b6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5798bed71045421f81e268cd976ddb24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_8h.html#a5798bed71045421f81e268cd976ddb24">HWREG_UART_LSR_PARITY_ERR_MASK</a>&#160;&#160;&#160;0x04</td></tr>
<tr class="separator:a5798bed71045421f81e268cd976ddb24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac76ba975f3a13b407c799062b3cf7204"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_8h.html#ac76ba975f3a13b407c799062b3cf7204">HWREG_UART_LSR_PARITY_ERR_ERR</a>&#160;&#160;&#160;0x04</td></tr>
<tr class="separator:ac76ba975f3a13b407c799062b3cf7204"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fefa82fd661199025775b2908a4712f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_8h.html#a6fefa82fd661199025775b2908a4712f">HWREG_UART_LSR_PARITY_ERR_NOERR</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:a6fefa82fd661199025775b2908a4712f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33cd95e48928926fbc0e5744b0a3cc71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_8h.html#a33cd95e48928926fbc0e5744b0a3cc71">HWREG_UART_LSR_OVRRUN_ERR_MASK</a>&#160;&#160;&#160;0x02</td></tr>
<tr class="separator:a33cd95e48928926fbc0e5744b0a3cc71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85690dc8dccd6678dc6477d3caea34a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_8h.html#a85690dc8dccd6678dc6477d3caea34a4">HWREG_UART_LSR_OVRRUN_ERR_ERR</a>&#160;&#160;&#160;0x02</td></tr>
<tr class="separator:a85690dc8dccd6678dc6477d3caea34a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ce7384653ecaeb48f316bb4cd5f50e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_8h.html#a1ce7384653ecaeb48f316bb4cd5f50e2">HWREG_UART_LSR_OVRRUN_ERR_NOERR</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:a1ce7384653ecaeb48f316bb4cd5f50e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08d9c27be33b7df3e001eea91773232b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_8h.html#a08d9c27be33b7df3e001eea91773232b">HWREG_UART_LSR_DATA_RDY_MASK</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="separator:a08d9c27be33b7df3e001eea91773232b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a040cb65678902e9f9e5f175b2085c0f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_8h.html#a040cb65678902e9f9e5f175b2085c0f9">HWREG_UART_LSR_DATA_RDY_YES</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="separator:a040cb65678902e9f9e5f175b2085c0f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d09911d58f4af964ca18a81e15d95d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_8h.html#a8d09911d58f4af964ca18a81e15d95d1">HWREG_UART_LSR_DATA_RDY_NO</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:a8d09911d58f4af964ca18a81e15d95d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a817af2b7bebc0bc9056cfd9f59395b2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_8h.html#a817af2b7bebc0bc9056cfd9f59395b2b">HWREG_UART_MSR</a>&#160;&#160;&#160;((volatile unsigned int *)(<a class="el" href="_u_a_r_t_8h.html#a63a4f69d5ec2e173a7b1eaacadebd571">HWREG_UART_BASE</a>+6))		/* MODEM Control Register */</td></tr>
<tr class="separator:a817af2b7bebc0bc9056cfd9f59395b2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a0625106c2a9c5e9618819b10dca23c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_8h.html#a4a0625106c2a9c5e9618819b10dca23c">HWREG_UART_SCR</a>&#160;&#160;&#160;((volatile unsigned int *)(<a class="el" href="_u_a_r_t_8h.html#a63a4f69d5ec2e173a7b1eaacadebd571">HWREG_UART_BASE</a>+7))		/* Scratch Register */</td></tr>
<tr class="separator:a4a0625106c2a9c5e9618819b10dca23c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a63a4f69d5ec2e173a7b1eaacadebd571"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63a4f69d5ec2e173a7b1eaacadebd571">&#9670;&nbsp;</a></span>HWREG_UART_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HWREG_UART_BASE&#160;&#160;&#160;0x94000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4d70868056241171024b84dfb9b526d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d70868056241171024b84dfb9b526d5">&#9670;&nbsp;</a></span>HWREG_UART_DLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HWREG_UART_DLL&#160;&#160;&#160;((volatile unsigned int *)(<a class="el" href="_u_a_r_t_8h.html#a63a4f69d5ec2e173a7b1eaacadebd571">HWREG_UART_BASE</a>+0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Divisor Latch(LS,DLAB = 1) </p>
<p>Divisor Latch Register Definition. </p>

</div>
</div>
<a id="a7928f5a4d103c116eb589d93ad715316"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7928f5a4d103c116eb589d93ad715316">&#9670;&nbsp;</a></span>HWREG_UART_DLL_115200</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HWREG_UART_DLL_115200&#160;&#160;&#160;0x36</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>100MHz Base </p>

</div>
</div>
<a id="a957c6942b6ca4cefcf49d3ea0d3935e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a957c6942b6ca4cefcf49d3ea0d3935e4">&#9670;&nbsp;</a></span>HWREG_UART_DLM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HWREG_UART_DLM&#160;&#160;&#160;((volatile unsigned int *)(<a class="el" href="_u_a_r_t_8h.html#a63a4f69d5ec2e173a7b1eaacadebd571">HWREG_UART_BASE</a>+1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Divisor Latch(MS,DLAB = 1) </p>

</div>
</div>
<a id="a6e04838e26752d06286946f0045ea0c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e04838e26752d06286946f0045ea0c8">&#9670;&nbsp;</a></span>HWREG_UART_DLM_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HWREG_UART_DLM_0&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad04ac14725eb3e35e95b67f8b22d7177"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad04ac14725eb3e35e95b67f8b22d7177">&#9670;&nbsp;</a></span>HWREG_UART_FCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HWREG_UART_FCR&#160;&#160;&#160;((volatile unsigned int *)(<a class="el" href="_u_a_r_t_8h.html#a63a4f69d5ec2e173a7b1eaacadebd571">HWREG_UART_BASE</a>+2))		/* FIFO Control Register(Write Only) */</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FIFO Control Register Definition. </p>

</div>
</div>
<a id="a330a9e0e242fd73a2580505d5f47ea22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a330a9e0e242fd73a2580505d5f47ea22">&#9670;&nbsp;</a></span>HWREG_UART_FCR_CLR_RXFIFO_CLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HWREG_UART_FCR_CLR_RXFIFO_CLR&#160;&#160;&#160;0x02</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adefac1e01e2e84054c66faed449a0bbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adefac1e01e2e84054c66faed449a0bbe">&#9670;&nbsp;</a></span>HWREG_UART_FCR_CLR_RXFIFO_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HWREG_UART_FCR_CLR_RXFIFO_MASK&#160;&#160;&#160;0x02</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac8a3331a2bceb9bf25125762dfb43ec5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8a3331a2bceb9bf25125762dfb43ec5">&#9670;&nbsp;</a></span>HWREG_UART_FCR_CLR_TXFIFO_CLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HWREG_UART_FCR_CLR_TXFIFO_CLR&#160;&#160;&#160;0x04</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac26cab35fe7bfd50b1a9140e674728e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac26cab35fe7bfd50b1a9140e674728e1">&#9670;&nbsp;</a></span>HWREG_UART_FCR_CLR_TXFIFO_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HWREG_UART_FCR_CLR_TXFIFO_MASK&#160;&#160;&#160;0x04</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0c5407e9e7d01954f441d6664a3da844"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c5407e9e7d01954f441d6664a3da844">&#9670;&nbsp;</a></span>HWREG_UART_FCR_ENFIFO_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HWREG_UART_FCR_ENFIFO_EN&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a23d51c4b55a52c69fbb960b6993ce1c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23d51c4b55a52c69fbb960b6993ce1c6">&#9670;&nbsp;</a></span>HWREG_UART_FCR_ENFIFO_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HWREG_UART_FCR_ENFIFO_MASK&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a18149a73cf2830a22a1717130f038e03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18149a73cf2830a22a1717130f038e03">&#9670;&nbsp;</a></span>HWREG_UART_FCR_RCVFIFO_TRIG_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HWREG_UART_FCR_RCVFIFO_TRIG_1&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Level 1. </p>

</div>
</div>
<a id="a3e368a7482d007206ea136d6adcd0904"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e368a7482d007206ea136d6adcd0904">&#9670;&nbsp;</a></span>HWREG_UART_FCR_RCVFIFO_TRIG_14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HWREG_UART_FCR_RCVFIFO_TRIG_14&#160;&#160;&#160;0xC0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Level 14. </p>

</div>
</div>
<a id="a093132587e6519a2f9ef23eab01d7f3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a093132587e6519a2f9ef23eab01d7f3d">&#9670;&nbsp;</a></span>HWREG_UART_FCR_RCVFIFO_TRIG_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HWREG_UART_FCR_RCVFIFO_TRIG_4&#160;&#160;&#160;0x40</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Level 4. </p>

</div>
</div>
<a id="a550eb6091199c5a7ec2f4cba8c3ac716"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a550eb6091199c5a7ec2f4cba8c3ac716">&#9670;&nbsp;</a></span>HWREG_UART_FCR_RCVFIFO_TRIG_8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HWREG_UART_FCR_RCVFIFO_TRIG_8&#160;&#160;&#160;0x80</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Level 8. </p>

</div>
</div>
<a id="aad1fe3b187fb067d50eb38b3a6cbdadb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad1fe3b187fb067d50eb38b3a6cbdadb">&#9670;&nbsp;</a></span>HWREG_UART_FCR_RCVFIFO_TRIG_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HWREG_UART_FCR_RCVFIFO_TRIG_MASK&#160;&#160;&#160;0xC0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Default Level, Level 14. </p>

</div>
</div>
<a id="aa3ab2d2bb330e59a7487a2619aff55e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3ab2d2bb330e59a7487a2619aff55e1">&#9670;&nbsp;</a></span>HWREG_UART_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HWREG_UART_IER&#160;&#160;&#160;((volatile unsigned int *)(<a class="el" href="_u_a_r_t_8h.html#a63a4f69d5ec2e173a7b1eaacadebd571">HWREG_UART_BASE</a>+1))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Enable Register Definition. </p>

</div>
</div>
<a id="a8fd28350251a9e3d6d4659214d0d32ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fd28350251a9e3d6d4659214d0d32ad">&#9670;&nbsp;</a></span>HWREG_UART_IER_INT_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HWREG_UART_IER_INT_DISABLE&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa8eeede0b5d06929ca742c611a625762"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8eeede0b5d06929ca742c611a625762">&#9670;&nbsp;</a></span>HWREG_UART_IER_LPM_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HWREG_UART_IER_LPM_MASK&#160;&#160;&#160;0x20</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1b52f18f198bb7b29b8aab61d9961b38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b52f18f198bb7b29b8aab61d9961b38">&#9670;&nbsp;</a></span>HWREG_UART_IER_MODEMSTS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HWREG_UART_IER_MODEMSTS_MASK&#160;&#160;&#160;0x08</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7c474963764924c39357dc3937543f7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c474963764924c39357dc3937543f7b">&#9670;&nbsp;</a></span>HWREG_UART_IER_RCVAVAIL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HWREG_UART_IER_RCVAVAIL_MASK&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab0c07932a75d0edc0c50b7fd2db021c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0c07932a75d0edc0c50b7fd2db021c8">&#9670;&nbsp;</a></span>HWREG_UART_IER_RCVLINESTS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HWREG_UART_IER_RCVLINESTS_MASK&#160;&#160;&#160;0x04</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae6bbb454355984ec06d3af102fe9a643"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6bbb454355984ec06d3af102fe9a643">&#9670;&nbsp;</a></span>HWREG_UART_IER_SLEEPMODE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HWREG_UART_IER_SLEEPMODE_MASK&#160;&#160;&#160;0x10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a742f86d39f259e8b9fa192aaafa5f252"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a742f86d39f259e8b9fa192aaafa5f252">&#9670;&nbsp;</a></span>HWREG_UART_IER_TXEMPTY_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HWREG_UART_IER_TXEMPTY_MASK&#160;&#160;&#160;0x02</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad0507961951899b0307ba02e2f8633c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0507961951899b0307ba02e2f8633c0">&#9670;&nbsp;</a></span>HWREG_UART_IIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HWREG_UART_IIR&#160;&#160;&#160;((volatile unsigned int *)(<a class="el" href="_u_a_r_t_8h.html#a63a4f69d5ec2e173a7b1eaacadebd571">HWREG_UART_BASE</a>+2))		/* Interrupt Ident. Register(Read Only) */</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Indentification Register Definition. </p>

</div>
</div>
<a id="a985acd2b8ad79fb6805551b9ffb24098"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a985acd2b8ad79fb6805551b9ffb24098">&#9670;&nbsp;</a></span>HWREG_UART_IIR_FIFOSTS_DIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HWREG_UART_IIR_FIFOSTS_DIS&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acb9d1230582c87419e55c63efc519464"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb9d1230582c87419e55c63efc519464">&#9670;&nbsp;</a></span>HWREG_UART_IIR_FIFOSTS_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HWREG_UART_IIR_FIFOSTS_EN&#160;&#160;&#160;0xC0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae9c10dd576f6d07f11c46f211c9b131e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9c10dd576f6d07f11c46f211c9b131e">&#9670;&nbsp;</a></span>HWREG_UART_IIR_FIFOSTS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HWREG_UART_IIR_FIFOSTS_MASK&#160;&#160;&#160;0xC0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abb0e1c913a5bc7dfd47d83136b236eed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb0e1c913a5bc7dfd47d83136b236eed">&#9670;&nbsp;</a></span>HWREG_UART_IIR_INTPEND_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HWREG_UART_IIR_INTPEND_MASK&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a747613a5a1405c0db1b024d306779828"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a747613a5a1405c0db1b024d306779828">&#9670;&nbsp;</a></span>HWREG_UART_IIR_INTPEND_NO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HWREG_UART_IIR_INTPEND_NO&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3d773b6314fd5417faeec626c67c88f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d773b6314fd5417faeec626c67c88f2">&#9670;&nbsp;</a></span>HWREG_UART_IIR_INTPEND_YES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HWREG_UART_IIR_INTPEND_YES&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7f23c27e1f7a45c677b3c8576b42427d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f23c27e1f7a45c677b3c8576b42427d">&#9670;&nbsp;</a></span>HWREG_UART_IIR_INTTYPE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HWREG_UART_IIR_INTTYPE_MASK&#160;&#160;&#160;0x60</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac8c44d45644dac3e4d1818300cc9983a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8c44d45644dac3e4d1818300cc9983a">&#9670;&nbsp;</a></span>HWREG_UART_IIR_INTTYPE_MODEMSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HWREG_UART_IIR_INTTYPE_MODEMSTS&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a689f6e49881d62b3602ae4751fcd5bfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a689f6e49881d62b3602ae4751fcd5bfd">&#9670;&nbsp;</a></span>HWREG_UART_IIR_INTTYPE_RCVDATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HWREG_UART_IIR_INTTYPE_RCVDATA&#160;&#160;&#160;0x40</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae46c838b3572eacce4576110642c83d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae46c838b3572eacce4576110642c83d5">&#9670;&nbsp;</a></span>HWREG_UART_IIR_INTTYPE_RCVLINE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HWREG_UART_IIR_INTTYPE_RCVLINE&#160;&#160;&#160;0x60</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6b07de7bb92205922fc26bf0f6613c26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b07de7bb92205922fc26bf0f6613c26">&#9670;&nbsp;</a></span>HWREG_UART_IIR_INTTYPE_TXEMPTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HWREG_UART_IIR_INTTYPE_TXEMPTY&#160;&#160;&#160;0x20</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0a025a871ae427c108f6012b0a3dfeb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a025a871ae427c108f6012b0a3dfeb8">&#9670;&nbsp;</a></span>HWREG_UART_IIR_TOUTEND_NO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HWREG_UART_IIR_TOUTEND_NO&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac61d2354863f8bb1850ee0b669f9b145"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac61d2354863f8bb1850ee0b669f9b145">&#9670;&nbsp;</a></span>HWREG_UART_IIR_TOUTEND_YES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HWREG_UART_IIR_TOUTEND_YES&#160;&#160;&#160;0x80</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6fabbb6f2e5b6c80697857fe9d91d806"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fabbb6f2e5b6c80697857fe9d91d806">&#9670;&nbsp;</a></span>HWREG_UART_IIR_TOUTPEND_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HWREG_UART_IIR_TOUTPEND_MASK&#160;&#160;&#160;0x80</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a03eb17e761db0076d4030b081e70dba3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03eb17e761db0076d4030b081e70dba3">&#9670;&nbsp;</a></span>HWREG_UART_LCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HWREG_UART_LCR&#160;&#160;&#160;((volatile unsigned int *)(<a class="el" href="_u_a_r_t_8h.html#a63a4f69d5ec2e173a7b1eaacadebd571">HWREG_UART_BASE</a>+3))		/* Line Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LINE Control Register Definition. </p>

</div>
</div>
<a id="a6a2a8e1754c025af5d36e2c01ae45db2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a2a8e1754c025af5d36e2c01ae45db2">&#9670;&nbsp;</a></span>HWREG_UART_LCR_DATALEN_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HWREG_UART_LCR_DATALEN_5&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af82966a2c1a0d505c90ffebc619b4d9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af82966a2c1a0d505c90ffebc619b4d9c">&#9670;&nbsp;</a></span>HWREG_UART_LCR_DATALEN_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HWREG_UART_LCR_DATALEN_6&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8048e7f79ffc6534e621bc2ce5ed37ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8048e7f79ffc6534e621bc2ce5ed37ad">&#9670;&nbsp;</a></span>HWREG_UART_LCR_DATALEN_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HWREG_UART_LCR_DATALEN_7&#160;&#160;&#160;0x02</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9ade752bee7fd3d4bff9399104872f1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ade752bee7fd3d4bff9399104872f1a">&#9670;&nbsp;</a></span>HWREG_UART_LCR_DATALEN_8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HWREG_UART_LCR_DATALEN_8&#160;&#160;&#160;0x03</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3753ff72799cb4f87dbbe27229551cae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3753ff72799cb4f87dbbe27229551cae">&#9670;&nbsp;</a></span>HWREG_UART_LCR_DATALEN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HWREG_UART_LCR_DATALEN_MASK&#160;&#160;&#160;0x03</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a76b4244e3de915e0bd568c91c73e37c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76b4244e3de915e0bd568c91c73e37c3">&#9670;&nbsp;</a></span>HWREG_UART_LCR_DLAB_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HWREG_UART_LCR_DLAB_0&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a52ab60ba9fe2aad070fe5a1f18986587"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52ab60ba9fe2aad070fe5a1f18986587">&#9670;&nbsp;</a></span>HWREG_UART_LCR_DLAB_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HWREG_UART_LCR_DLAB_1&#160;&#160;&#160;0x80</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a48e365207431bc2e6afc376bf7c9f957"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48e365207431bc2e6afc376bf7c9f957">&#9670;&nbsp;</a></span>HWREG_UART_LCR_DLAB_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HWREG_UART_LCR_DLAB_MASK&#160;&#160;&#160;0x80</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a619939176743c04907a8007aedafe63f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a619939176743c04907a8007aedafe63f">&#9670;&nbsp;</a></span>HWREG_UART_LCR_PARITY_EVEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HWREG_UART_LCR_PARITY_EVEN&#160;&#160;&#160;0x18</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a19b3637b10042d07377504a9be82d3ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19b3637b10042d07377504a9be82d3ab">&#9670;&nbsp;</a></span>HWREG_UART_LCR_PARITY_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HWREG_UART_LCR_PARITY_HIGH&#160;&#160;&#160;0x28</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5704955f11ce4dab1831202c84ce52bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5704955f11ce4dab1831202c84ce52bf">&#9670;&nbsp;</a></span>HWREG_UART_LCR_PARITY_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HWREG_UART_LCR_PARITY_LOW&#160;&#160;&#160;0x38</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a43f440923b16af974bb4ab36ab4fa02b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43f440923b16af974bb4ab36ab4fa02b">&#9670;&nbsp;</a></span>HWREG_UART_LCR_PARITY_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HWREG_UART_LCR_PARITY_MASK&#160;&#160;&#160;0x38</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3e231eed360c1f515ac6f6acac254232"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e231eed360c1f515ac6f6acac254232">&#9670;&nbsp;</a></span>HWREG_UART_LCR_PARITY_NONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HWREG_UART_LCR_PARITY_NONE&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ada673bd4af1ee4cec300092fc500dba6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada673bd4af1ee4cec300092fc500dba6">&#9670;&nbsp;</a></span>HWREG_UART_LCR_PARITY_ODD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HWREG_UART_LCR_PARITY_ODD&#160;&#160;&#160;0x08</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5ff3f7e1e1b68789a2d992ea7c67aa7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ff3f7e1e1b68789a2d992ea7c67aa7a">&#9670;&nbsp;</a></span>HWREG_UART_LCR_STOPBIT_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HWREG_UART_LCR_STOPBIT_1&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a78e3b137b8c57c39a41571ea26367228"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78e3b137b8c57c39a41571ea26367228">&#9670;&nbsp;</a></span>HWREG_UART_LCR_STOPBIT_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HWREG_UART_LCR_STOPBIT_2&#160;&#160;&#160;0x04</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a576dc4dd41d4dbe23a69c3652a49e2cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a576dc4dd41d4dbe23a69c3652a49e2cd">&#9670;&nbsp;</a></span>HWREG_UART_LCR_STOPBIT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HWREG_UART_LCR_STOPBIT_MASK&#160;&#160;&#160;0x04</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab691fd0d923fcc0c25c7a4a3f517ddb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab691fd0d923fcc0c25c7a4a3f517ddb9">&#9670;&nbsp;</a></span>HWREG_UART_LSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HWREG_UART_LSR&#160;&#160;&#160;((volatile unsigned int *)(<a class="el" href="_u_a_r_t_8h.html#a63a4f69d5ec2e173a7b1eaacadebd571">HWREG_UART_BASE</a>+5))		/* Line Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Line Status Register Definition. </p>

</div>
</div>
<a id="a08d9c27be33b7df3e001eea91773232b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08d9c27be33b7df3e001eea91773232b">&#9670;&nbsp;</a></span>HWREG_UART_LSR_DATA_RDY_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HWREG_UART_LSR_DATA_RDY_MASK&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8d09911d58f4af964ca18a81e15d95d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d09911d58f4af964ca18a81e15d95d1">&#9670;&nbsp;</a></span>HWREG_UART_LSR_DATA_RDY_NO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HWREG_UART_LSR_DATA_RDY_NO&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a040cb65678902e9f9e5f175b2085c0f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a040cb65678902e9f9e5f175b2085c0f9">&#9670;&nbsp;</a></span>HWREG_UART_LSR_DATA_RDY_YES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HWREG_UART_LSR_DATA_RDY_YES&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2010549cd096572f15f4fd3aedfc0e45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2010549cd096572f15f4fd3aedfc0e45">&#9670;&nbsp;</a></span>HWREG_UART_LSR_FRAME_ERR_ERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HWREG_UART_LSR_FRAME_ERR_ERR&#160;&#160;&#160;0x08</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad2723b8acd29c177fbc11ac10e89c9d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2723b8acd29c177fbc11ac10e89c9d4">&#9670;&nbsp;</a></span>HWREG_UART_LSR_FRAME_ERR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HWREG_UART_LSR_FRAME_ERR_MASK&#160;&#160;&#160;0x08</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aac629322e860b49a0d73143ae17f9b6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac629322e860b49a0d73143ae17f9b6e">&#9670;&nbsp;</a></span>HWREG_UART_LSR_FRAME_ERR_NOERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HWREG_UART_LSR_FRAME_ERR_NOERR&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a85690dc8dccd6678dc6477d3caea34a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85690dc8dccd6678dc6477d3caea34a4">&#9670;&nbsp;</a></span>HWREG_UART_LSR_OVRRUN_ERR_ERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HWREG_UART_LSR_OVRRUN_ERR_ERR&#160;&#160;&#160;0x02</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a33cd95e48928926fbc0e5744b0a3cc71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33cd95e48928926fbc0e5744b0a3cc71">&#9670;&nbsp;</a></span>HWREG_UART_LSR_OVRRUN_ERR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HWREG_UART_LSR_OVRRUN_ERR_MASK&#160;&#160;&#160;0x02</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1ce7384653ecaeb48f316bb4cd5f50e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ce7384653ecaeb48f316bb4cd5f50e2">&#9670;&nbsp;</a></span>HWREG_UART_LSR_OVRRUN_ERR_NOERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HWREG_UART_LSR_OVRRUN_ERR_NOERR&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac76ba975f3a13b407c799062b3cf7204"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac76ba975f3a13b407c799062b3cf7204">&#9670;&nbsp;</a></span>HWREG_UART_LSR_PARITY_ERR_ERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HWREG_UART_LSR_PARITY_ERR_ERR&#160;&#160;&#160;0x04</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5798bed71045421f81e268cd976ddb24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5798bed71045421f81e268cd976ddb24">&#9670;&nbsp;</a></span>HWREG_UART_LSR_PARITY_ERR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HWREG_UART_LSR_PARITY_ERR_MASK&#160;&#160;&#160;0x04</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6fefa82fd661199025775b2908a4712f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fefa82fd661199025775b2908a4712f">&#9670;&nbsp;</a></span>HWREG_UART_LSR_PARITY_ERR_NOERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HWREG_UART_LSR_PARITY_ERR_NOERR&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a86139e4bf5cff9597ea37123b4ab9b7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86139e4bf5cff9597ea37123b4ab9b7f">&#9670;&nbsp;</a></span>HWREG_UART_LSR_RX_BREAK_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HWREG_UART_LSR_RX_BREAK_MASK&#160;&#160;&#160;0x10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a00effaff5376fc3da895ece1cf79b457"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00effaff5376fc3da895ece1cf79b457">&#9670;&nbsp;</a></span>HWREG_UART_LSR_RX_BREAK_NO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HWREG_UART_LSR_RX_BREAK_NO&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a835f2f70e197d604b7374f32cfefcd48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a835f2f70e197d604b7374f32cfefcd48">&#9670;&nbsp;</a></span>HWREG_UART_LSR_RX_BREAK_YES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HWREG_UART_LSR_RX_BREAK_YES&#160;&#160;&#160;0x10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a715f9c3c71436a3f31addc75246347bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a715f9c3c71436a3f31addc75246347bd">&#9670;&nbsp;</a></span>HWREG_UART_LSR_RXBUFF_EMPTY_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HWREG_UART_LSR_RXBUFF_EMPTY_MASK&#160;&#160;&#160;0x40</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aac8004193c83995cb9137e3a28bf4537"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac8004193c83995cb9137e3a28bf4537">&#9670;&nbsp;</a></span>HWREG_UART_LSR_RXBUFF_EMPTY_NO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HWREG_UART_LSR_RXBUFF_EMPTY_NO&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a91957770c4d814ed0fec3445a1926b1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91957770c4d814ed0fec3445a1926b1c">&#9670;&nbsp;</a></span>HWREG_UART_LSR_RXBUFF_EMPTY_YES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HWREG_UART_LSR_RXBUFF_EMPTY_YES&#160;&#160;&#160;0x40</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a623a4c9dc5ef6763152a5f5c08aeea36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a623a4c9dc5ef6763152a5f5c08aeea36">&#9670;&nbsp;</a></span>HWREG_UART_LSR_RXFIFO_ERR_ERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HWREG_UART_LSR_RXFIFO_ERR_ERR&#160;&#160;&#160;0x80</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4cb44c0619d5bcd3ab1d0c0337a9133b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cb44c0619d5bcd3ab1d0c0337a9133b">&#9670;&nbsp;</a></span>HWREG_UART_LSR_RXFIFO_ERR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HWREG_UART_LSR_RXFIFO_ERR_MASK&#160;&#160;&#160;0x80</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a42ef47eb1d673331208d57afb2164a30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42ef47eb1d673331208d57afb2164a30">&#9670;&nbsp;</a></span>HWREG_UART_LSR_RXFIFO_ERR_NOERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HWREG_UART_LSR_RXFIFO_ERR_NOERR&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8046dd4824b8a116a0833708a3678bfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8046dd4824b8a116a0833708a3678bfa">&#9670;&nbsp;</a></span>HWREG_UART_LSR_TXBUFF_EMPTY_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HWREG_UART_LSR_TXBUFF_EMPTY_MASK&#160;&#160;&#160;0x20</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7d9688ee6a4bae4981cead53b0e3dc91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d9688ee6a4bae4981cead53b0e3dc91">&#9670;&nbsp;</a></span>HWREG_UART_LSR_TXBUFF_EMPTY_NO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HWREG_UART_LSR_TXBUFF_EMPTY_NO&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7b66d4f0f6d709bc883500e5800d3389"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b66d4f0f6d709bc883500e5800d3389">&#9670;&nbsp;</a></span>HWREG_UART_LSR_TXBUFF_EMPTY_YES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HWREG_UART_LSR_TXBUFF_EMPTY_YES&#160;&#160;&#160;0x20</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6e2f7562b0f7ca0facd20dd6bdf92a6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e2f7562b0f7ca0facd20dd6bdf92a6f">&#9670;&nbsp;</a></span>HWREG_UART_MCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HWREG_UART_MCR&#160;&#160;&#160;((volatile unsigned int *)(<a class="el" href="_u_a_r_t_8h.html#a63a4f69d5ec2e173a7b1eaacadebd571">HWREG_UART_BASE</a>+4))		/* Modem Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Modem Control Register Definition. </p>

</div>
</div>
<a id="a817af2b7bebc0bc9056cfd9f59395b2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a817af2b7bebc0bc9056cfd9f59395b2b">&#9670;&nbsp;</a></span>HWREG_UART_MSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HWREG_UART_MSR&#160;&#160;&#160;((volatile unsigned int *)(<a class="el" href="_u_a_r_t_8h.html#a63a4f69d5ec2e173a7b1eaacadebd571">HWREG_UART_BASE</a>+6))		/* MODEM Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Modem Status Register Definition. </p>

</div>
</div>
<a id="acc9480680c1343e532bae239f02ded8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc9480680c1343e532bae239f02ded8b">&#9670;&nbsp;</a></span>HWREG_UART_RBR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HWREG_UART_RBR&#160;&#160;&#160;((volatile unsigned int *)(<a class="el" href="_u_a_r_t_8h.html#a63a4f69d5ec2e173a7b1eaacadebd571">HWREG_UART_BASE</a>+0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receiver Buffer Register(Read Only, DLAB = 0) </p>
<p>Reciver, Transmitter Buffer Register Definition. </p>

</div>
</div>
<a id="a4a0625106c2a9c5e9618819b10dca23c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a0625106c2a9c5e9618819b10dca23c">&#9670;&nbsp;</a></span>HWREG_UART_SCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HWREG_UART_SCR&#160;&#160;&#160;((volatile unsigned int *)(<a class="el" href="_u_a_r_t_8h.html#a63a4f69d5ec2e173a7b1eaacadebd571">HWREG_UART_BASE</a>+7))		/* Scratch Register */</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Scratch Register Definition. </p>

</div>
</div>
<a id="ae7e3ebe3e9de7209e7fd2621d2a01b88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7e3ebe3e9de7209e7fd2621d2a01b88">&#9670;&nbsp;</a></span>HWREG_UART_THR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HWREG_UART_THR&#160;&#160;&#160;((volatile unsigned int *)(<a class="el" href="_u_a_r_t_8h.html#a63a4f69d5ec2e173a7b1eaacadebd571">HWREG_UART_BASE</a>+0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmitter Holding Register(Write Only, DLAB = 0) </p>

</div>
</div>
<a id="a3f4803a40e343548aa008ac082923900"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f4803a40e343548aa008ac082923900">&#9670;&nbsp;</a></span>UART_FIFO_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FIFO_SIZE&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p><a class="el" href="_u_a_r_t_8h.html">UART.h</a> UART Device Module </p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
