#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Fri Mar 17 12:26:42 2023
# Process ID: 12468
# Current directory: C:/Users/luisr/Desktop/FPGA/Hardware/Arty A7-100T/UART_DDR/UART_DDR.runs/UART_DDR_ilmb_bram_if_cntlr_0_synth_1
# Command line: vivado.exe -log UART_DDR_ilmb_bram_if_cntlr_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source UART_DDR_ilmb_bram_if_cntlr_0.tcl
# Log file: C:/Users/luisr/Desktop/FPGA/Hardware/Arty A7-100T/UART_DDR/UART_DDR.runs/UART_DDR_ilmb_bram_if_cntlr_0_synth_1/UART_DDR_ilmb_bram_if_cntlr_0.vds
# Journal file: C:/Users/luisr/Desktop/FPGA/Hardware/Arty A7-100T/UART_DDR/UART_DDR.runs/UART_DDR_ilmb_bram_if_cntlr_0_synth_1\vivado.jou
# Running On: DESKTOP-AJV8A0J, OS: Windows, CPU Frequency: 2803 MHz, CPU Physical cores: 4, Host memory: 16855 MB
#-----------------------------------------------------------
source UART_DDR_ilmb_bram_if_cntlr_0.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP UART_DDR_ilmb_bram_if_cntlr_0, cache-ID = d3317e1a8962e1de.
INFO: [Common 17-206] Exiting Vivado at Fri Mar 17 12:26:54 2023...
