// Seed: 3303386703
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  logic id_4 = id_3;
endmodule
macromodule module_1 (
    output tri0 id_0,
    output tri1 id_1,
    input uwire id_2,
    input uwire id_3,
    input tri1 id_4,
    input tri0 id_5,
    input wand id_6,
    input tri0 id_7,
    input wire id_8,
    input tri0 id_9#(
        .id_21(1 == 1),
        .id_22(1)
    ),
    input supply1 id_10,
    input supply0 id_11,
    output tri id_12,
    input tri id_13,
    output tri0 id_14,
    output tri1 id_15,
    input wand id_16,
    output tri0 id_17,
    output tri0 id_18,
    input uwire id_19
);
  wire id_23;
  wire id_24;
  module_0 modCall_1 (
      id_23,
      id_24,
      id_23
  );
endmodule
