module CPU(
    input logic clk,
    input logic [31:0] instruction,
    input logic [31:0] readData;
    output logic memWrite,
    output logic [31:0] aluResult,
    output logic [ 5:0] pc
);
    logic [3:0] ALUop;
    logic [4:0] rs1;
    logic [4:0] rs2;
    logic [31:0] rd1;
    logic [31:0] rd2;
    logic [4:0] rd;
    logic we_reg;
    logic branch;
    logic isImm;
    logic memToReg;
    logic [31:0] immediate;
    logic [31:0] temp;
    logic [31:0] alu_y;
    decoder decoder(
        .inst(instruction),
        .rs1(rs1),
        .rs2(rs2),
        .rd(rd),
        .signImm(immediate)
    );
    controlUnit controlUnit(
        .instruction(instruction),
        .we_reg(we_reg),
        .branch(branch),
        .memWrite(memWrite),
        .memToReg(memToReg),
        .isImm(isImm),
        .ALUop(ALUop)
    );
    assign alu_y = isImm ? immediate : rd2;
    ALU ALU(
        .x(rd1),
        .y(rd2),
        .result(aluResult),
        .flag(branch)
    );
    assign temp = memToReg ? readData : rd2;
    
    regFile regFile(
        .clk(clk),
        .rs1(rs1),
        .rs2(rs2),
        .rd(rd),
        .rd1(rd1),
        .rd2(rd2),
        .d(temp),
        .we_reg(we_reg)
    );
    always_ff @(posedge clk ) begin 
        if (pc != 6'b111111 && branch != 1)begin
            pc <= pc + 6'h1;
        end
        else if(pc != 6'b111111 && branch == 0) begin
            pc <= pc + immediate;
        end
        else begin
            pc <= pc;
        end
    end
endmodule