module regfile (
    input  logic        clk,
    input  logic        we,

    input  logic [4:0]  rs1_addr,
    input  logic [4:0]  rs2_addr,
    input  logic [4:0]  rd_addr,

    input  logic [31:0] rd_data,

    output logic [31:0] rs1_data,
    output logic [31:0] rs2_data
);

    // 32 registers, each 32 bits wide
    logic [31:0] registers [0:31];

    // Synchronous write
    always_ff @(posedge clk) begin
        if (we && (rd_addr != 5'd0))
            registers[rd_addr] <= rd_data;
    end

    // Asynchronous reads
    always_comb begin
        rs1_data = (rs1_addr == 5'd0)
                 ? 32'd0
                 : registers[rs1_addr];

        rs2_data = (rs2_addr == 5'd0)
                 ? 32'd0
                 : registers[rs2_addr];
    end

endmodule