<!-- HTML header for doxygen 1.8.9.1-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<title>UARTMSP432E4.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link id="favicon" rel="shortcut icon" type="image/x-icon" href="favicon.ico"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="tiapistylesheet.css" rel="stylesheet" type="text/css" />
</head>
<body>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="https://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_2298ed0e5bfee6f293aea6c715ac7f7c.html">exports</a></li><li class="navelem"><a class="el" href="dir_a59555fa6928a28ba1fd94639418fed2.html">tidrivers_msp432e4</a></li><li class="navelem"><a class="el" href="dir_881bc3ea3e0b6773ef082a7a8f546747.html">source</a></li><li class="navelem"><a class="el" href="dir_d200e2eb2d76e462bf7bb2f8b0aadb1e.html">ti</a></li><li class="navelem"><a class="el" href="dir_c7c3caac9c05bea82305b87d191db62d.html">drivers</a></li><li class="navelem"><a class="el" href="dir_5cd91f724a6bf0d650445c63783f2af3.html">uart</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">UARTMSP432E4.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>UART driver implementation for a MSP432E4 UART controller. </p>
<p>============================================================================</p>
<p>The UART header file should be included in an application as follows: </p><div class="fragment"><div class="line"><span class="preprocessor">#include &lt;<a class="code" href="_u_a_r_t_8h.html">ti/drivers/UART.h</a>&gt;</span></div><div class="line"><span class="preprocessor">#include &lt;<a class="code" href="_u_a_r_t_m_s_p432_e4_8h.html">ti/drivers/uart/UARTMSP432E4.h</a>&gt;</span></div></div><!-- fragment --><p>Refer to <a class="el" href="_u_a_r_t_8h.html">UART.h</a> for a complete description of APIs &amp; example of use. </p><hr/>
</div><div class="textblock"><code>#include &lt;stdbool.h&gt;</code><br />
<code>#include &lt;stddef.h&gt;</code><br />
<code>#include &lt;stdint.h&gt;</code><br />
<code>#include &lt;ti/devices/msp432e4/inc/msp432.h&gt;</code><br />
<code>#include &lt;ti/devices/msp432e4/driverlib/gpio.h&gt;</code><br />
<code>#include &lt;ti/devices/msp432e4/driverlib/pin_map.h&gt;</code><br />
<code>#include &lt;ti/drivers/dpl/ClockP.h&gt;</code><br />
<code>#include &lt;ti/drivers/dpl/HwiP.h&gt;</code><br />
<code>#include &lt;ti/drivers/dpl/SemaphoreP.h&gt;</code><br />
<code>#include &lt;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h_source.html">ti/drivers/gpio/GPIOMSP432E4.h</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="_u_a_r_t_8h_source.html">ti/drivers/UART.h</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="_ring_buf_8h_source.html">ti/drivers/utils/RingBuf.h</a>&gt;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for UARTMSP432E4.h:</div>
<div class="dyncontent">
<div class="center"><img src="_u_a_r_t_m_s_p432_e4_8h__incl.png" border="0" usemap="#_u_a_r_t_m_s_p432_e4_8h" alt=""/></div>
<map name="_u_a_r_t_m_s_p432_e4_8h" id="_u_a_r_t_m_s_p432_e4_8h">
<area shape="rect" id="node11" href="_g_p_i_o_m_s_p432_e4_8h.html" title="MSP432E4 GPIO driver. " alt="" coords="495,87,710,114"/>
<area shape="rect" id="node13" href="_u_a_r_t_8h.html" title="Universal Asynchronous Receiver&#45;Transmitter (UART) Driver. " alt="" coords="295,87,419,114"/>
<area shape="rect" id="node14" href="_ring_buf_8h.html" title="ti/drivers/utils/RingBuf.h" alt="" coords="57,87,220,114"/>
<area shape="rect" id="node12" href="_g_p_i_o_8h.html" title="General Purpose I/O driver interface. " alt="" coords="537,177,657,203"/>
</map>
</div>
</div>
<p><a href="_u_a_r_t_m_s_p432_e4_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t_m_s_p432_e4___fxn_set.html">UARTMSP432E4_FxnSet</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Complement set of read functions to be used by the UART ISR and UARTMSP432E4_read(). Internal use only.  <a href="struct_u_a_r_t_m_s_p432_e4___fxn_set.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t_m_s_p432_e4___h_w_attrs.html">UARTMSP432E4_HWAttrs</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">UARTMSP432E4 Hardware attributes.  <a href="struct_u_a_r_t_m_s_p432_e4___h_w_attrs.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t_m_s_p432_e4___object.html">UARTMSP432E4_Object</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">UARTMSP432E4 Object.  <a href="struct_u_a_r_t_m_s_p432_e4___object.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a1e1de32cd0ce3ec528a0a9cf866a91fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_m_s_p432_e4_8h.html#a1e1de32cd0ce3ec528a0a9cf866a91fd">UARTMSP432E4_PIN_UNASSIGNED</a>&#160;&#160;&#160;0xFFFFFFFF</td></tr>
<tr class="memdesc:a1e1de32cd0ce3ec528a0a9cf866a91fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates a pin is not being used.  <a href="#a1e1de32cd0ce3ec528a0a9cf866a91fd">More...</a><br /></td></tr>
<tr class="separator:a1e1de32cd0ce3ec528a0a9cf866a91fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20d01a2a87c44bd4e5a18c72d4f407c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_m_s_p432_e4_8h.html#a20d01a2a87c44bd4e5a18c72d4f407c2">UARTMSP432E4_FLOWCTRL_NONE</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:a20d01a2a87c44bd4e5a18c72d4f407c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">No hardware flow control.  <a href="#a20d01a2a87c44bd4e5a18c72d4f407c2">More...</a><br /></td></tr>
<tr class="separator:a20d01a2a87c44bd4e5a18c72d4f407c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a5825beec2927ac9e421684590ba1a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_m_s_p432_e4_8h.html#a4a5825beec2927ac9e421684590ba1a6">UARTMSP432E4_FLOWCTRL_HARDWARE</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:a4a5825beec2927ac9e421684590ba1a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Hardware flow control.  <a href="#a4a5825beec2927ac9e421684590ba1a6">More...</a><br /></td></tr>
<tr class="separator:a4a5825beec2927ac9e421684590ba1a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3eb5ec75d69e61e5ab8311172d5a7c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_m_s_p432_e4_8h.html#ac3eb5ec75d69e61e5ab8311172d5a7c3">UARTMSP432E4_PA0_U0RX</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ad841f7bec52d81f497038d05c76b65d7">GPIOMSP432E4_PORTA</a>, 0, GPIO_PA0_U0RX)</td></tr>
<tr class="memdesc:ac3eb5ec75d69e61e5ab8311172d5a7c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">PA0 is used for UART0 RX.  <a href="#ac3eb5ec75d69e61e5ab8311172d5a7c3">More...</a><br /></td></tr>
<tr class="separator:ac3eb5ec75d69e61e5ab8311172d5a7c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74688348443def1bfa8b0f7e976bbdb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_m_s_p432_e4_8h.html#a74688348443def1bfa8b0f7e976bbdb2">UARTMSP432E4_PA1_U0TX</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ad841f7bec52d81f497038d05c76b65d7">GPIOMSP432E4_PORTA</a>, 1, GPIO_PA1_U0TX)</td></tr>
<tr class="memdesc:a74688348443def1bfa8b0f7e976bbdb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">PA1 is used for UART0 RX.  <a href="#a74688348443def1bfa8b0f7e976bbdb2">More...</a><br /></td></tr>
<tr class="separator:a74688348443def1bfa8b0f7e976bbdb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bbd0eb79a97a3ae89520f51685c1461"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_m_s_p432_e4_8h.html#a3bbd0eb79a97a3ae89520f51685c1461">UARTMSP432E4_PH1_U0CTS</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ab987f2e011d5a9b3fd5d3ee110c980a0">GPIOMSP432E4_PORTH</a>, 1, GPIO_PH1_U0CTS)</td></tr>
<tr class="memdesc:a3bbd0eb79a97a3ae89520f51685c1461"><td class="mdescLeft">&#160;</td><td class="mdescRight">PH1 is used for UART0 CTS.  <a href="#a3bbd0eb79a97a3ae89520f51685c1461">More...</a><br /></td></tr>
<tr class="separator:a3bbd0eb79a97a3ae89520f51685c1461"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbe937f760f8934e952633862a8950b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_m_s_p432_e4_8h.html#afbe937f760f8934e952633862a8950b1">UARTMSP432E4_PM4_U0CTS</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ad35c772bbeaea33f71d3053584b048ba">GPIOMSP432E4_PORTM</a>, 4, GPIO_PM4_U0CTS)</td></tr>
<tr class="memdesc:afbe937f760f8934e952633862a8950b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">PM4 is used for UART0 CTS.  <a href="#afbe937f760f8934e952633862a8950b1">More...</a><br /></td></tr>
<tr class="separator:afbe937f760f8934e952633862a8950b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e4edc04c3f7a11060af3fb717778d75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_m_s_p432_e4_8h.html#a8e4edc04c3f7a11060af3fb717778d75">UARTMSP432E4_PB4_U0CTS</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a3c5917a889971791b19da0bd9542ac0f">GPIOMSP432E4_PORTB</a>, 4, GPIO_PB4_U0CTS)</td></tr>
<tr class="memdesc:a8e4edc04c3f7a11060af3fb717778d75"><td class="mdescLeft">&#160;</td><td class="mdescRight">PB4 is used for UART0 CTS.  <a href="#a8e4edc04c3f7a11060af3fb717778d75">More...</a><br /></td></tr>
<tr class="separator:a8e4edc04c3f7a11060af3fb717778d75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6460d3238496e7bcc24238c961604e66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_m_s_p432_e4_8h.html#a6460d3238496e7bcc24238c961604e66">UARTMSP432E4_PE6_U0CTS</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a013c68bd214ab09cae32d30b102fd531">GPIOMSP432E4_PORTE</a>, 6, GPIO_PE6_U0CTS)</td></tr>
<tr class="memdesc:a6460d3238496e7bcc24238c961604e66"><td class="mdescLeft">&#160;</td><td class="mdescRight">PE6 is used for UART0 CTS.  <a href="#a6460d3238496e7bcc24238c961604e66">More...</a><br /></td></tr>
<tr class="separator:a6460d3238496e7bcc24238c961604e66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af669724b9d25123c701ef37467254607"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_m_s_p432_e4_8h.html#af669724b9d25123c701ef37467254607">UARTMSP432E4_PG4_U0CTS</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a8b580d72b305e40cd46114ff45f47d6a">GPIOMSP432E4_PORTG</a>, 4, GPIO_PG4_U0CTS)</td></tr>
<tr class="memdesc:af669724b9d25123c701ef37467254607"><td class="mdescLeft">&#160;</td><td class="mdescRight">PG4 is used for UART0 CTS.  <a href="#af669724b9d25123c701ef37467254607">More...</a><br /></td></tr>
<tr class="separator:af669724b9d25123c701ef37467254607"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae8661edfe314b8d0d98bdb3027db0b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_m_s_p432_e4_8h.html#aae8661edfe314b8d0d98bdb3027db0b4">UARTMSP432E4_PH0_U0RTS</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ab987f2e011d5a9b3fd5d3ee110c980a0">GPIOMSP432E4_PORTH</a>, 0, GPIO_PH0_U0RTS)</td></tr>
<tr class="memdesc:aae8661edfe314b8d0d98bdb3027db0b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">PH0 is used for UART0 RTS.  <a href="#aae8661edfe314b8d0d98bdb3027db0b4">More...</a><br /></td></tr>
<tr class="separator:aae8661edfe314b8d0d98bdb3027db0b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77912b1cb8569386c7ec85af970ed254"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_m_s_p432_e4_8h.html#a77912b1cb8569386c7ec85af970ed254">UARTMSP432E4_PB5_U0RTS</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a3c5917a889971791b19da0bd9542ac0f">GPIOMSP432E4_PORTB</a>, 5, GPIO_PB5_U0RTS)</td></tr>
<tr class="memdesc:a77912b1cb8569386c7ec85af970ed254"><td class="mdescLeft">&#160;</td><td class="mdescRight">PB5 is used for UART0 RTS.  <a href="#a77912b1cb8569386c7ec85af970ed254">More...</a><br /></td></tr>
<tr class="separator:a77912b1cb8569386c7ec85af970ed254"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a889d926135bbebc09edc1c47c744e36e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_m_s_p432_e4_8h.html#a889d926135bbebc09edc1c47c744e36e">UARTMSP432E4_PE7_U0RTS</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a013c68bd214ab09cae32d30b102fd531">GPIOMSP432E4_PORTE</a>, 7, GPIO_PE7_U0RTS)</td></tr>
<tr class="memdesc:a889d926135bbebc09edc1c47c744e36e"><td class="mdescLeft">&#160;</td><td class="mdescRight">PE7 is used for UART0 RTS.  <a href="#a889d926135bbebc09edc1c47c744e36e">More...</a><br /></td></tr>
<tr class="separator:a889d926135bbebc09edc1c47c744e36e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c575e80f5487774cbcc6c31368b2f98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_m_s_p432_e4_8h.html#a4c575e80f5487774cbcc6c31368b2f98">UARTMSP432E4_PG5_U0RTS</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a8b580d72b305e40cd46114ff45f47d6a">GPIOMSP432E4_PORTG</a>, 5, GPIO_PG5_U0RTS)</td></tr>
<tr class="memdesc:a4c575e80f5487774cbcc6c31368b2f98"><td class="mdescLeft">&#160;</td><td class="mdescRight">PG5 is used for UART0 RTS.  <a href="#a4c575e80f5487774cbcc6c31368b2f98">More...</a><br /></td></tr>
<tr class="separator:a4c575e80f5487774cbcc6c31368b2f98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9abbe00893d7a54f5126be2d36d7cec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_m_s_p432_e4_8h.html#ab9abbe00893d7a54f5126be2d36d7cec">UARTMSP432E4_PB0_U1RX</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a3c5917a889971791b19da0bd9542ac0f">GPIOMSP432E4_PORTB</a>, 0, GPIO_PB0_U1RX)</td></tr>
<tr class="memdesc:ab9abbe00893d7a54f5126be2d36d7cec"><td class="mdescLeft">&#160;</td><td class="mdescRight">PB0 is used for UART1 RX.  <a href="#ab9abbe00893d7a54f5126be2d36d7cec">More...</a><br /></td></tr>
<tr class="separator:ab9abbe00893d7a54f5126be2d36d7cec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc5dc3db409929810e039b1be445fda0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_m_s_p432_e4_8h.html#afc5dc3db409929810e039b1be445fda0">UARTMSP432E4_PQ4_U1RX</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a219a788af361f14afd793a0140ba4b2c">GPIOMSP432E4_PORTQ</a>, 4, GPIO_PQ4_U1RX)</td></tr>
<tr class="memdesc:afc5dc3db409929810e039b1be445fda0"><td class="mdescLeft">&#160;</td><td class="mdescRight">PQ4 is used for UART1 RX.  <a href="#afc5dc3db409929810e039b1be445fda0">More...</a><br /></td></tr>
<tr class="separator:afc5dc3db409929810e039b1be445fda0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab144d5246978112f3a8fd094b61543ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_m_s_p432_e4_8h.html#ab144d5246978112f3a8fd094b61543ff">UARTMSP432E4_PR5_U1RX</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a309cb0200789ece5dc0f7d54be158e39">GPIOMSP432E4_PORTR</a>, 5, GPIO_PR5_U1RX)</td></tr>
<tr class="memdesc:ab144d5246978112f3a8fd094b61543ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">PR5 is used for UART1 RX.  <a href="#ab144d5246978112f3a8fd094b61543ff">More...</a><br /></td></tr>
<tr class="separator:ab144d5246978112f3a8fd094b61543ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b09142cd5b210c93bb47caca48036b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_m_s_p432_e4_8h.html#a1b09142cd5b210c93bb47caca48036b7">UARTMSP432E4_PB1_U1TX</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a3c5917a889971791b19da0bd9542ac0f">GPIOMSP432E4_PORTB</a>, 1, GPIO_PB1_U1TX)</td></tr>
<tr class="memdesc:a1b09142cd5b210c93bb47caca48036b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">PB1 is used for UART1 TX.  <a href="#a1b09142cd5b210c93bb47caca48036b7">More...</a><br /></td></tr>
<tr class="separator:a1b09142cd5b210c93bb47caca48036b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b902b0aad017184f1522e60ab1ba667"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_m_s_p432_e4_8h.html#a6b902b0aad017184f1522e60ab1ba667">UARTMSP432E4_PQ5_U1TX</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a219a788af361f14afd793a0140ba4b2c">GPIOMSP432E4_PORTQ</a>, 5, GPIO_PQ5_U1TX)</td></tr>
<tr class="memdesc:a6b902b0aad017184f1522e60ab1ba667"><td class="mdescLeft">&#160;</td><td class="mdescRight">PQ5 is used for UART1 TX.  <a href="#a6b902b0aad017184f1522e60ab1ba667">More...</a><br /></td></tr>
<tr class="separator:a6b902b0aad017184f1522e60ab1ba667"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa91d81bad85ff905e15a03ad1e47bbb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_m_s_p432_e4_8h.html#aa91d81bad85ff905e15a03ad1e47bbb1">UARTMSP432E4_PR6_U1TX</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a309cb0200789ece5dc0f7d54be158e39">GPIOMSP432E4_PORTR</a>, 6, GPIO_PR6_U1TX)</td></tr>
<tr class="memdesc:aa91d81bad85ff905e15a03ad1e47bbb1"><td class="mdescLeft">&#160;</td><td class="mdescRight">PR6 is used for UART1 TX.  <a href="#aa91d81bad85ff905e15a03ad1e47bbb1">More...</a><br /></td></tr>
<tr class="separator:aa91d81bad85ff905e15a03ad1e47bbb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac95693e56304c1131f759cd590e04515"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_m_s_p432_e4_8h.html#ac95693e56304c1131f759cd590e04515">UARTMSP432E4_PP3_U1CTS</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a37bad6ee43e203b8afdae85ff41d9133">GPIOMSP432E4_PORTP</a>, 3, GPIO_PP3_U1CTS)</td></tr>
<tr class="memdesc:ac95693e56304c1131f759cd590e04515"><td class="mdescLeft">&#160;</td><td class="mdescRight">PP3 is used for UART1 CTS.  <a href="#ac95693e56304c1131f759cd590e04515">More...</a><br /></td></tr>
<tr class="separator:ac95693e56304c1131f759cd590e04515"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c1a66f0cb67ef96ce02d614c3cb6567"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_m_s_p432_e4_8h.html#a1c1a66f0cb67ef96ce02d614c3cb6567">UARTMSP432E4_PN1_U1CTS</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a2a6819244cfb911efd3f6e2282f74f26">GPIOMSP432E4_PORTN</a>, 1, GPIO_PN1_U1CTS)</td></tr>
<tr class="memdesc:a1c1a66f0cb67ef96ce02d614c3cb6567"><td class="mdescLeft">&#160;</td><td class="mdescRight">PN1 is used for UART1 CTS.  <a href="#a1c1a66f0cb67ef96ce02d614c3cb6567">More...</a><br /></td></tr>
<tr class="separator:a1c1a66f0cb67ef96ce02d614c3cb6567"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a215378bec8c27b42c39f65ecece3bcc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_m_s_p432_e4_8h.html#a215378bec8c27b42c39f65ecece3bcc1">UARTMSP432E4_PE0_U1RTS</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a013c68bd214ab09cae32d30b102fd531">GPIOMSP432E4_PORTE</a>, 0, GPIO_PE0_U1RTS)</td></tr>
<tr class="memdesc:a215378bec8c27b42c39f65ecece3bcc1"><td class="mdescLeft">&#160;</td><td class="mdescRight">PE0 is used for UART1 RTS.  <a href="#a215378bec8c27b42c39f65ecece3bcc1">More...</a><br /></td></tr>
<tr class="separator:a215378bec8c27b42c39f65ecece3bcc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ad3620fc2f08e29fd44b4ebecb752c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_m_s_p432_e4_8h.html#a2ad3620fc2f08e29fd44b4ebecb752c7">UARTMSP432E4_PN0_U1RTS</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a2a6819244cfb911efd3f6e2282f74f26">GPIOMSP432E4_PORTN</a>, 0, GPIO_PN0_U1RTS)</td></tr>
<tr class="memdesc:a2ad3620fc2f08e29fd44b4ebecb752c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">PN0 is used for UART1 RTS.  <a href="#a2ad3620fc2f08e29fd44b4ebecb752c7">More...</a><br /></td></tr>
<tr class="separator:a2ad3620fc2f08e29fd44b4ebecb752c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af85e7a100243f3a7eccd7be93fcc2784"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_m_s_p432_e4_8h.html#af85e7a100243f3a7eccd7be93fcc2784">UARTMSP432E4_PN7_U1RTS</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a2a6819244cfb911efd3f6e2282f74f26">GPIOMSP432E4_PORTN</a>, 7, GPIO_PN7_U1RTS)</td></tr>
<tr class="memdesc:af85e7a100243f3a7eccd7be93fcc2784"><td class="mdescLeft">&#160;</td><td class="mdescRight">PN7 is used for UART1 RTS.  <a href="#af85e7a100243f3a7eccd7be93fcc2784">More...</a><br /></td></tr>
<tr class="separator:af85e7a100243f3a7eccd7be93fcc2784"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae87c3302e7a9feec76ca8e4fa35578c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_m_s_p432_e4_8h.html#ae87c3302e7a9feec76ca8e4fa35578c6">UARTMSP432E4_PA6_U2RX</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ad841f7bec52d81f497038d05c76b65d7">GPIOMSP432E4_PORTA</a>, 6, GPIO_PA6_U2RX)</td></tr>
<tr class="memdesc:ae87c3302e7a9feec76ca8e4fa35578c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">PA6 is used for UART2 RX.  <a href="#ae87c3302e7a9feec76ca8e4fa35578c6">More...</a><br /></td></tr>
<tr class="separator:ae87c3302e7a9feec76ca8e4fa35578c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56a7acc384cb9b437d6d15d9734a295a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_m_s_p432_e4_8h.html#a56a7acc384cb9b437d6d15d9734a295a">UARTMSP432E4_PD4_U2RX</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ab130ec6d466c4b8e8ca6b8f428f434bc">GPIOMSP432E4_PORTD</a>, 4, GPIO_PD4_U2RX)</td></tr>
<tr class="memdesc:a56a7acc384cb9b437d6d15d9734a295a"><td class="mdescLeft">&#160;</td><td class="mdescRight">PD4 is used for UART2 RX.  <a href="#a56a7acc384cb9b437d6d15d9734a295a">More...</a><br /></td></tr>
<tr class="separator:a56a7acc384cb9b437d6d15d9734a295a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85eba6e4872a12afe951ed33312d8ccf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_m_s_p432_e4_8h.html#a85eba6e4872a12afe951ed33312d8ccf">UARTMSP432E4_PA7_U2TX</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ad841f7bec52d81f497038d05c76b65d7">GPIOMSP432E4_PORTA</a>, 7, GPIO_PA7_U2TX)</td></tr>
<tr class="memdesc:a85eba6e4872a12afe951ed33312d8ccf"><td class="mdescLeft">&#160;</td><td class="mdescRight">PA7 is used for UART2 TX.  <a href="#a85eba6e4872a12afe951ed33312d8ccf">More...</a><br /></td></tr>
<tr class="separator:a85eba6e4872a12afe951ed33312d8ccf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a602b1cbae7f8d1efc252ab1f095474da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_m_s_p432_e4_8h.html#a602b1cbae7f8d1efc252ab1f095474da">UARTMSP432E4_PD5_U2TX</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ab130ec6d466c4b8e8ca6b8f428f434bc">GPIOMSP432E4_PORTD</a>, 5, GPIO_PD5_U2TX)</td></tr>
<tr class="memdesc:a602b1cbae7f8d1efc252ab1f095474da"><td class="mdescLeft">&#160;</td><td class="mdescRight">PD5 is used for UART2 TX.  <a href="#a602b1cbae7f8d1efc252ab1f095474da">More...</a><br /></td></tr>
<tr class="separator:a602b1cbae7f8d1efc252ab1f095474da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6a9447093eb77f090e8871e5f298987"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_m_s_p432_e4_8h.html#aa6a9447093eb77f090e8871e5f298987">UARTMSP432E4_PN3_U2CTS</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a2a6819244cfb911efd3f6e2282f74f26">GPIOMSP432E4_PORTN</a>, 3, GPIO_PN3_U2CTS)</td></tr>
<tr class="memdesc:aa6a9447093eb77f090e8871e5f298987"><td class="mdescLeft">&#160;</td><td class="mdescRight">PN3 is used for UART2 CTS.  <a href="#aa6a9447093eb77f090e8871e5f298987">More...</a><br /></td></tr>
<tr class="separator:aa6a9447093eb77f090e8871e5f298987"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17d4cbbc7117b9640959f2f7468733f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_m_s_p432_e4_8h.html#a17d4cbbc7117b9640959f2f7468733f2">UARTMSP432E4_PD7_U2CTS</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ab130ec6d466c4b8e8ca6b8f428f434bc">GPIOMSP432E4_PORTD</a>, 7, GPIO_PD7_U2CTS)</td></tr>
<tr class="memdesc:a17d4cbbc7117b9640959f2f7468733f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">PD7 is used for UART2 CTS.  <a href="#a17d4cbbc7117b9640959f2f7468733f2">More...</a><br /></td></tr>
<tr class="separator:a17d4cbbc7117b9640959f2f7468733f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b554a7d2758a6d3fef75aa6c3922758"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_m_s_p432_e4_8h.html#a8b554a7d2758a6d3fef75aa6c3922758">UARTMSP432E4_PJ3_U2CTS</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a38f01b322ad67062c8f91c3f7b1adc0c">GPIOMSP432E4_PORTJ</a>, 3, GPIO_PJ3_U2CTS)</td></tr>
<tr class="memdesc:a8b554a7d2758a6d3fef75aa6c3922758"><td class="mdescLeft">&#160;</td><td class="mdescRight">PJ3 is used for UART2 CTS.  <a href="#a8b554a7d2758a6d3fef75aa6c3922758">More...</a><br /></td></tr>
<tr class="separator:a8b554a7d2758a6d3fef75aa6c3922758"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a364febb14a370d0870ae1a0b8a705280"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_m_s_p432_e4_8h.html#a364febb14a370d0870ae1a0b8a705280">UARTMSP432E4_PN2_U2RTS</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a2a6819244cfb911efd3f6e2282f74f26">GPIOMSP432E4_PORTN</a>, 2, GPIO_PN2_U2RTS)</td></tr>
<tr class="memdesc:a364febb14a370d0870ae1a0b8a705280"><td class="mdescLeft">&#160;</td><td class="mdescRight">PN2 is used for UART2 RTS.  <a href="#a364febb14a370d0870ae1a0b8a705280">More...</a><br /></td></tr>
<tr class="separator:a364febb14a370d0870ae1a0b8a705280"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acde21ae0533b2623f437a27cef7eebf6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_m_s_p432_e4_8h.html#acde21ae0533b2623f437a27cef7eebf6">UARTMSP432E4_PD6_U2RTS</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ab130ec6d466c4b8e8ca6b8f428f434bc">GPIOMSP432E4_PORTD</a>, 6, GPIO_PD6_U2RTS)</td></tr>
<tr class="memdesc:acde21ae0533b2623f437a27cef7eebf6"><td class="mdescLeft">&#160;</td><td class="mdescRight">PD6 is used for UART2 RTS.  <a href="#acde21ae0533b2623f437a27cef7eebf6">More...</a><br /></td></tr>
<tr class="separator:acde21ae0533b2623f437a27cef7eebf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a526e9aed73f49a26d18fa37e2788d938"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_m_s_p432_e4_8h.html#a526e9aed73f49a26d18fa37e2788d938">UARTMSP432E4_PJ2_U2RTS</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a38f01b322ad67062c8f91c3f7b1adc0c">GPIOMSP432E4_PORTJ</a>, 2, GPIO_PJ2_U2RTS)</td></tr>
<tr class="memdesc:a526e9aed73f49a26d18fa37e2788d938"><td class="mdescLeft">&#160;</td><td class="mdescRight">PJ2 is used for UART2 RTS.  <a href="#a526e9aed73f49a26d18fa37e2788d938">More...</a><br /></td></tr>
<tr class="separator:a526e9aed73f49a26d18fa37e2788d938"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f4d025d988599e1e2a28a83c1b93b6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_m_s_p432_e4_8h.html#a2f4d025d988599e1e2a28a83c1b93b6b">UARTMSP432E4_PA4_U3RX</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ad841f7bec52d81f497038d05c76b65d7">GPIOMSP432E4_PORTA</a>, 4, GPIO_PA4_U3RX)</td></tr>
<tr class="memdesc:a2f4d025d988599e1e2a28a83c1b93b6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">PA4 is used for UART3 RX.  <a href="#a2f4d025d988599e1e2a28a83c1b93b6b">More...</a><br /></td></tr>
<tr class="separator:a2f4d025d988599e1e2a28a83c1b93b6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d62da31f34e3225a4ebb64d130f5d41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_m_s_p432_e4_8h.html#a5d62da31f34e3225a4ebb64d130f5d41">UARTMSP432E4_PJ0_U3RX</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a38f01b322ad67062c8f91c3f7b1adc0c">GPIOMSP432E4_PORTJ</a>, 0, GPIO_PJ0_U3RX)</td></tr>
<tr class="memdesc:a5d62da31f34e3225a4ebb64d130f5d41"><td class="mdescLeft">&#160;</td><td class="mdescRight">PJ0 is used for UART3 RX.  <a href="#a5d62da31f34e3225a4ebb64d130f5d41">More...</a><br /></td></tr>
<tr class="separator:a5d62da31f34e3225a4ebb64d130f5d41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a760a1f21d86624f080156d0007c7576a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_m_s_p432_e4_8h.html#a760a1f21d86624f080156d0007c7576a">UARTMSP432E4_PA5_U3TX</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ad841f7bec52d81f497038d05c76b65d7">GPIOMSP432E4_PORTA</a>, 5, GPIO_PA5_U3TX)</td></tr>
<tr class="memdesc:a760a1f21d86624f080156d0007c7576a"><td class="mdescLeft">&#160;</td><td class="mdescRight">PA5 is used for UART3 TX.  <a href="#a760a1f21d86624f080156d0007c7576a">More...</a><br /></td></tr>
<tr class="separator:a760a1f21d86624f080156d0007c7576a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8649eb9d71a190e566bdec449e15ef8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_m_s_p432_e4_8h.html#a8649eb9d71a190e566bdec449e15ef8e">UARTMSP432E4_PJ1_U3TX</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a38f01b322ad67062c8f91c3f7b1adc0c">GPIOMSP432E4_PORTJ</a>, 1, GPIO_PJ1_U3TX)</td></tr>
<tr class="memdesc:a8649eb9d71a190e566bdec449e15ef8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">PJ1 is used for UART3 TX.  <a href="#a8649eb9d71a190e566bdec449e15ef8e">More...</a><br /></td></tr>
<tr class="separator:a8649eb9d71a190e566bdec449e15ef8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23205c6fecf023c6366afd5ef85caac1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_m_s_p432_e4_8h.html#a23205c6fecf023c6366afd5ef85caac1">UARTMSP432E4_PP5_U3CTS</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a37bad6ee43e203b8afdae85ff41d9133">GPIOMSP432E4_PORTP</a>, 5, GPIO_PP5_U3CTS)</td></tr>
<tr class="memdesc:a23205c6fecf023c6366afd5ef85caac1"><td class="mdescLeft">&#160;</td><td class="mdescRight">PP5 is used for UART3 CTS.  <a href="#a23205c6fecf023c6366afd5ef85caac1">More...</a><br /></td></tr>
<tr class="separator:a23205c6fecf023c6366afd5ef85caac1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeddaac7622aa198bd1443788069c7c8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_m_s_p432_e4_8h.html#aeddaac7622aa198bd1443788069c7c8a">UARTMSP432E4_PN5_U3CTS</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a2a6819244cfb911efd3f6e2282f74f26">GPIOMSP432E4_PORTN</a>, 5, GPIO_PN5_U3CTS)</td></tr>
<tr class="memdesc:aeddaac7622aa198bd1443788069c7c8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">PN5 is used for UART3 CTS.  <a href="#aeddaac7622aa198bd1443788069c7c8a">More...</a><br /></td></tr>
<tr class="separator:aeddaac7622aa198bd1443788069c7c8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad16cf7bb5245a4a340d640a2f893b426"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_m_s_p432_e4_8h.html#ad16cf7bb5245a4a340d640a2f893b426">UARTMSP432E4_PJ5_U3CTS</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a38f01b322ad67062c8f91c3f7b1adc0c">GPIOMSP432E4_PORTJ</a>, 5, GPIO_PJ5_U3CTS)</td></tr>
<tr class="memdesc:ad16cf7bb5245a4a340d640a2f893b426"><td class="mdescLeft">&#160;</td><td class="mdescRight">PJ5 is used for UART3 CTS.  <a href="#ad16cf7bb5245a4a340d640a2f893b426">More...</a><br /></td></tr>
<tr class="separator:ad16cf7bb5245a4a340d640a2f893b426"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9779672b4ee6238772cad500828218f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_m_s_p432_e4_8h.html#a9779672b4ee6238772cad500828218f4">UARTMSP432E4_PP4_U3RTS</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a37bad6ee43e203b8afdae85ff41d9133">GPIOMSP432E4_PORTP</a>, 4, GPIO_PP4_U3RTS)</td></tr>
<tr class="memdesc:a9779672b4ee6238772cad500828218f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">PP4 is used for UART3 RTS.  <a href="#a9779672b4ee6238772cad500828218f4">More...</a><br /></td></tr>
<tr class="separator:a9779672b4ee6238772cad500828218f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a4b14189473a0b627bc631a3f489449"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_m_s_p432_e4_8h.html#a5a4b14189473a0b627bc631a3f489449">UARTMSP432E4_PN4_U3RTS</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a2a6819244cfb911efd3f6e2282f74f26">GPIOMSP432E4_PORTN</a>, 4, GPIO_PN4_U3RTS)</td></tr>
<tr class="memdesc:a5a4b14189473a0b627bc631a3f489449"><td class="mdescLeft">&#160;</td><td class="mdescRight">PN4 is used for UART3 RTS.  <a href="#a5a4b14189473a0b627bc631a3f489449">More...</a><br /></td></tr>
<tr class="separator:a5a4b14189473a0b627bc631a3f489449"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae96d8200cd2bb431dc2e90b75d5d0ce0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_m_s_p432_e4_8h.html#ae96d8200cd2bb431dc2e90b75d5d0ce0">UARTMSP432E4_PJ4_U3RTS</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a38f01b322ad67062c8f91c3f7b1adc0c">GPIOMSP432E4_PORTJ</a>, 4, GPIO_PJ4_U3RTS)</td></tr>
<tr class="memdesc:ae96d8200cd2bb431dc2e90b75d5d0ce0"><td class="mdescLeft">&#160;</td><td class="mdescRight">PJ4 is used for UART3 RTS.  <a href="#ae96d8200cd2bb431dc2e90b75d5d0ce0">More...</a><br /></td></tr>
<tr class="separator:ae96d8200cd2bb431dc2e90b75d5d0ce0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a567e609e37e83e8cd6dbe8143ca96462"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_m_s_p432_e4_8h.html#a567e609e37e83e8cd6dbe8143ca96462">UARTMSP432E4_PA2_U4RX</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ad841f7bec52d81f497038d05c76b65d7">GPIOMSP432E4_PORTA</a>, 2, GPIO_PA2_U4RX)</td></tr>
<tr class="memdesc:a567e609e37e83e8cd6dbe8143ca96462"><td class="mdescLeft">&#160;</td><td class="mdescRight">PA2 is used for UART4 RX.  <a href="#a567e609e37e83e8cd6dbe8143ca96462">More...</a><br /></td></tr>
<tr class="separator:a567e609e37e83e8cd6dbe8143ca96462"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94eb15b7a89c98456c08e219b0bb7f8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_m_s_p432_e4_8h.html#a94eb15b7a89c98456c08e219b0bb7f8c">UARTMSP432E4_PK0_U4RX</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a78d9a398d7bd191183cdae9712061571">GPIOMSP432E4_PORTK</a>, 0, GPIO_PK0_U4RX)</td></tr>
<tr class="memdesc:a94eb15b7a89c98456c08e219b0bb7f8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">PK0 is used for UART4 RX.  <a href="#a94eb15b7a89c98456c08e219b0bb7f8c">More...</a><br /></td></tr>
<tr class="separator:a94eb15b7a89c98456c08e219b0bb7f8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acecfd14a5b1393fc56cc9ee1e55fde26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_m_s_p432_e4_8h.html#acecfd14a5b1393fc56cc9ee1e55fde26">UARTMSP432E4_PR1_U4RX</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a309cb0200789ece5dc0f7d54be158e39">GPIOMSP432E4_PORTR</a>, 1, GPIO_PR1_U4RX)</td></tr>
<tr class="memdesc:acecfd14a5b1393fc56cc9ee1e55fde26"><td class="mdescLeft">&#160;</td><td class="mdescRight">PR1 is used for UART4 RX.  <a href="#acecfd14a5b1393fc56cc9ee1e55fde26">More...</a><br /></td></tr>
<tr class="separator:acecfd14a5b1393fc56cc9ee1e55fde26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff864c6ef23e89ab36ea7554f947b620"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_m_s_p432_e4_8h.html#aff864c6ef23e89ab36ea7554f947b620">UARTMSP432E4_PA3_U4TX</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ad841f7bec52d81f497038d05c76b65d7">GPIOMSP432E4_PORTA</a>, 3, GPIO_PA3_U4TX)</td></tr>
<tr class="memdesc:aff864c6ef23e89ab36ea7554f947b620"><td class="mdescLeft">&#160;</td><td class="mdescRight">PA3 is used for UART4 TX.  <a href="#aff864c6ef23e89ab36ea7554f947b620">More...</a><br /></td></tr>
<tr class="separator:aff864c6ef23e89ab36ea7554f947b620"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af52f92e07be86a7e166942b7fcb35772"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_m_s_p432_e4_8h.html#af52f92e07be86a7e166942b7fcb35772">UARTMSP432E4_PK1_U4TX</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a78d9a398d7bd191183cdae9712061571">GPIOMSP432E4_PORTK</a>, 1, GPIO_PK1_U4TX)</td></tr>
<tr class="memdesc:af52f92e07be86a7e166942b7fcb35772"><td class="mdescLeft">&#160;</td><td class="mdescRight">PK1 is used for UART4 TX.  <a href="#af52f92e07be86a7e166942b7fcb35772">More...</a><br /></td></tr>
<tr class="separator:af52f92e07be86a7e166942b7fcb35772"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad31bb2c4a154f02420e88d79718ddbfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_m_s_p432_e4_8h.html#ad31bb2c4a154f02420e88d79718ddbfb">UARTMSP432E4_PR0_U4TX</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a309cb0200789ece5dc0f7d54be158e39">GPIOMSP432E4_PORTR</a>, 0, GPIO_PR0_U4TX)</td></tr>
<tr class="memdesc:ad31bb2c4a154f02420e88d79718ddbfb"><td class="mdescLeft">&#160;</td><td class="mdescRight">PR0 is used for UART4 TX.  <a href="#ad31bb2c4a154f02420e88d79718ddbfb">More...</a><br /></td></tr>
<tr class="separator:ad31bb2c4a154f02420e88d79718ddbfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b6b6b8e9978102ea7f5c2231af14c8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_m_s_p432_e4_8h.html#a9b6b6b8e9978102ea7f5c2231af14c8a">UARTMSP432E4_PK3_U4CTS</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a78d9a398d7bd191183cdae9712061571">GPIOMSP432E4_PORTK</a>, 3, GPIO_PK3_U4CTS)</td></tr>
<tr class="memdesc:a9b6b6b8e9978102ea7f5c2231af14c8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">PK3 is used for UART4 CTS.  <a href="#a9b6b6b8e9978102ea7f5c2231af14c8a">More...</a><br /></td></tr>
<tr class="separator:a9b6b6b8e9978102ea7f5c2231af14c8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23f47274dd788a8f1ea6b585ff7f2077"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_m_s_p432_e4_8h.html#a23f47274dd788a8f1ea6b585ff7f2077">UARTMSP432E4_PJ7_U4CTS</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a38f01b322ad67062c8f91c3f7b1adc0c">GPIOMSP432E4_PORTJ</a>, 7, GPIO_PJ7_U4CTS)</td></tr>
<tr class="memdesc:a23f47274dd788a8f1ea6b585ff7f2077"><td class="mdescLeft">&#160;</td><td class="mdescRight">PJ7 is used for UART4 CTS.  <a href="#a23f47274dd788a8f1ea6b585ff7f2077">More...</a><br /></td></tr>
<tr class="separator:a23f47274dd788a8f1ea6b585ff7f2077"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b7c79144bef8e886e24ed829ffda533"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_m_s_p432_e4_8h.html#a5b7c79144bef8e886e24ed829ffda533">UARTMSP432E4_PN7_U4CTS</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a2a6819244cfb911efd3f6e2282f74f26">GPIOMSP432E4_PORTN</a>, 7, GPIO_PN7_U4CTS)</td></tr>
<tr class="memdesc:a5b7c79144bef8e886e24ed829ffda533"><td class="mdescLeft">&#160;</td><td class="mdescRight">PN7 is used for UART4 CTS.  <a href="#a5b7c79144bef8e886e24ed829ffda533">More...</a><br /></td></tr>
<tr class="separator:a5b7c79144bef8e886e24ed829ffda533"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5e568abdf947c9c15e80b23cf04479f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_m_s_p432_e4_8h.html#ac5e568abdf947c9c15e80b23cf04479f">UARTMSP432E4_PK2_U4RTS</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a78d9a398d7bd191183cdae9712061571">GPIOMSP432E4_PORTK</a>, 2, GPIO_PK2_U4RTS)</td></tr>
<tr class="memdesc:ac5e568abdf947c9c15e80b23cf04479f"><td class="mdescLeft">&#160;</td><td class="mdescRight">PK2 is used for UART4 RTS.  <a href="#ac5e568abdf947c9c15e80b23cf04479f">More...</a><br /></td></tr>
<tr class="separator:ac5e568abdf947c9c15e80b23cf04479f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ddf070594a7e9256a4815449c9507f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_m_s_p432_e4_8h.html#a9ddf070594a7e9256a4815449c9507f7">UARTMSP432E4_PJ6_U4RTS</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a38f01b322ad67062c8f91c3f7b1adc0c">GPIOMSP432E4_PORTJ</a>, 6, GPIO_PJ6_U4RTS)</td></tr>
<tr class="memdesc:a9ddf070594a7e9256a4815449c9507f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">PJ6 is used for UART4 RTS.  <a href="#a9ddf070594a7e9256a4815449c9507f7">More...</a><br /></td></tr>
<tr class="separator:a9ddf070594a7e9256a4815449c9507f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ce4fc2854464a5d718aaa491754d28b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_m_s_p432_e4_8h.html#a9ce4fc2854464a5d718aaa491754d28b">UARTMSP432E4_PN6_U4RTS</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a2a6819244cfb911efd3f6e2282f74f26">GPIOMSP432E4_PORTN</a>, 6, GPIO_PN6_U4RTS)</td></tr>
<tr class="memdesc:a9ce4fc2854464a5d718aaa491754d28b"><td class="mdescLeft">&#160;</td><td class="mdescRight">PN6 is used for UART4 RTS.  <a href="#a9ce4fc2854464a5d718aaa491754d28b">More...</a><br /></td></tr>
<tr class="separator:a9ce4fc2854464a5d718aaa491754d28b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a308a8b342e7808f93eaf686d3a638dd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_m_s_p432_e4_8h.html#a308a8b342e7808f93eaf686d3a638dd2">UARTMSP432E4_PC6_U5RX</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a97126dd612d5ca6e3b3837d9b35702d5">GPIOMSP432E4_PORTC</a>, 6, GPIO_PC6_U5RX)</td></tr>
<tr class="memdesc:a308a8b342e7808f93eaf686d3a638dd2"><td class="mdescLeft">&#160;</td><td class="mdescRight">PC6 is used for UART5 RX.  <a href="#a308a8b342e7808f93eaf686d3a638dd2">More...</a><br /></td></tr>
<tr class="separator:a308a8b342e7808f93eaf686d3a638dd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76fbf3558032d3cc3f53ed56c332d62c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_m_s_p432_e4_8h.html#a76fbf3558032d3cc3f53ed56c332d62c">UARTMSP432E4_PH6_U5RX</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ab987f2e011d5a9b3fd5d3ee110c980a0">GPIOMSP432E4_PORTH</a>, 6, GPIO_PH6_U5RX)</td></tr>
<tr class="memdesc:a76fbf3558032d3cc3f53ed56c332d62c"><td class="mdescLeft">&#160;</td><td class="mdescRight">PH6 is used for UART5 RX.  <a href="#a76fbf3558032d3cc3f53ed56c332d62c">More...</a><br /></td></tr>
<tr class="separator:a76fbf3558032d3cc3f53ed56c332d62c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad347b866ad6237ae3ef02b8624f55b4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_m_s_p432_e4_8h.html#ad347b866ad6237ae3ef02b8624f55b4b">UARTMSP432E4_PC7_U5TX</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a97126dd612d5ca6e3b3837d9b35702d5">GPIOMSP432E4_PORTC</a>, 7, GPIO_PC7_U5TX)</td></tr>
<tr class="memdesc:ad347b866ad6237ae3ef02b8624f55b4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">PC7 is used for UART5 TX.  <a href="#ad347b866ad6237ae3ef02b8624f55b4b">More...</a><br /></td></tr>
<tr class="separator:ad347b866ad6237ae3ef02b8624f55b4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace7dc50762f355f400b5656178193389"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_m_s_p432_e4_8h.html#ace7dc50762f355f400b5656178193389">UARTMSP432E4_PH7_U5TX</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ab987f2e011d5a9b3fd5d3ee110c980a0">GPIOMSP432E4_PORTH</a>, 7, GPIO_PH7_U5TX)</td></tr>
<tr class="memdesc:ace7dc50762f355f400b5656178193389"><td class="mdescLeft">&#160;</td><td class="mdescRight">PH7 is used for UART5 TX.  <a href="#ace7dc50762f355f400b5656178193389">More...</a><br /></td></tr>
<tr class="separator:ace7dc50762f355f400b5656178193389"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1516dd06d8332ae49a955d6f6ae4a026"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_m_s_p432_e4_8h.html#a1516dd06d8332ae49a955d6f6ae4a026">UARTMSP432E4_PP0_U6RX</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a37bad6ee43e203b8afdae85ff41d9133">GPIOMSP432E4_PORTP</a>, 0, GPIO_PP0_U6RX)</td></tr>
<tr class="memdesc:a1516dd06d8332ae49a955d6f6ae4a026"><td class="mdescLeft">&#160;</td><td class="mdescRight">PP0 is used for UART6 RX.  <a href="#a1516dd06d8332ae49a955d6f6ae4a026">More...</a><br /></td></tr>
<tr class="separator:a1516dd06d8332ae49a955d6f6ae4a026"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98765d4739381a4387f6b5381ba464ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_m_s_p432_e4_8h.html#a98765d4739381a4387f6b5381ba464ff">UARTMSP432E4_PP1_U6TX</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a37bad6ee43e203b8afdae85ff41d9133">GPIOMSP432E4_PORTP</a>, 1, GPIO_PP1_U6TX)</td></tr>
<tr class="memdesc:a98765d4739381a4387f6b5381ba464ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">PP1 is used for UART6 TX.  <a href="#a98765d4739381a4387f6b5381ba464ff">More...</a><br /></td></tr>
<tr class="separator:a98765d4739381a4387f6b5381ba464ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebd93d9a752ad3f1e06aa0fa5fa8b292"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_m_s_p432_e4_8h.html#aebd93d9a752ad3f1e06aa0fa5fa8b292">UARTMSP432E4_PC4_U7RX</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a97126dd612d5ca6e3b3837d9b35702d5">GPIOMSP432E4_PORTC</a>, 4, GPIO_PC4_U7RX)</td></tr>
<tr class="memdesc:aebd93d9a752ad3f1e06aa0fa5fa8b292"><td class="mdescLeft">&#160;</td><td class="mdescRight">PC4 is used for UART7 RX.  <a href="#aebd93d9a752ad3f1e06aa0fa5fa8b292">More...</a><br /></td></tr>
<tr class="separator:aebd93d9a752ad3f1e06aa0fa5fa8b292"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5044c080e40214982cc2aa61e4103047"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_m_s_p432_e4_8h.html#a5044c080e40214982cc2aa61e4103047">UARTMSP432E4_PH6_U7RX</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ab987f2e011d5a9b3fd5d3ee110c980a0">GPIOMSP432E4_PORTH</a>, 6, GPIO_PH6_U7RX)</td></tr>
<tr class="memdesc:a5044c080e40214982cc2aa61e4103047"><td class="mdescLeft">&#160;</td><td class="mdescRight">PH6 is used for UART7 RX.  <a href="#a5044c080e40214982cc2aa61e4103047">More...</a><br /></td></tr>
<tr class="separator:a5044c080e40214982cc2aa61e4103047"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7310c69a99af5ec2976c63c8f4c4ec12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_m_s_p432_e4_8h.html#a7310c69a99af5ec2976c63c8f4c4ec12">UARTMSP432E4_PC5_U7TX</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a97126dd612d5ca6e3b3837d9b35702d5">GPIOMSP432E4_PORTC</a>, 5, GPIO_PC5_U7TX)</td></tr>
<tr class="memdesc:a7310c69a99af5ec2976c63c8f4c4ec12"><td class="mdescLeft">&#160;</td><td class="mdescRight">PC5 is used for UART7 TX.  <a href="#a7310c69a99af5ec2976c63c8f4c4ec12">More...</a><br /></td></tr>
<tr class="separator:a7310c69a99af5ec2976c63c8f4c4ec12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7669e0d4faa9dde3dd8c5e787fdd0437"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_m_s_p432_e4_8h.html#a7669e0d4faa9dde3dd8c5e787fdd0437">UARTMSP432E4_PH7_U7TX</a>&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ab987f2e011d5a9b3fd5d3ee110c980a0">GPIOMSP432E4_PORTH</a>, 7, GPIO_PH7_U7TX)</td></tr>
<tr class="memdesc:a7669e0d4faa9dde3dd8c5e787fdd0437"><td class="mdescLeft">&#160;</td><td class="mdescRight">PH7 is used for UART7 TX.  <a href="#a7669e0d4faa9dde3dd8c5e787fdd0437">More...</a><br /></td></tr>
<tr class="separator:a7669e0d4faa9dde3dd8c5e787fdd0437"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:aa47bb76ce2a00db8b9b70cd92eb6fd64"><td class="memItemLeft" align="right" valign="top">typedef void(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_m_s_p432_e4_8h.html#aa47bb76ce2a00db8b9b70cd92eb6fd64">UARTMSP432E4_ErrorCallback</a>) (<a class="el" href="_u_a_r_t_8h.html#ab69886c7119a5054a972d8c735f15928">UART_Handle</a> handle, uint32_t error)</td></tr>
<tr class="memdesc:aa47bb76ce2a00db8b9b70cd92eb6fd64"><td class="mdescLeft">&#160;</td><td class="mdescRight">The definition of an optional callback function used by the UART driver to notify the application when a receive error (FIFO overrun, parity error, etc) occurs.  <a href="#aa47bb76ce2a00db8b9b70cd92eb6fd64">More...</a><br /></td></tr>
<tr class="separator:aa47bb76ce2a00db8b9b70cd92eb6fd64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3432c5f5b02d8ebae7b6adfba2bed2c7"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_u_a_r_t_m_s_p432_e4___object.html">UARTMSP432E4_Object</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_m_s_p432_e4_8h.html#a3432c5f5b02d8ebae7b6adfba2bed2c7">UARTMSP432E4_Handle</a></td></tr>
<tr class="separator:a3432c5f5b02d8ebae7b6adfba2bed2c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a88fba5e33b66bf7ce12c1cafc91c3f39"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="struct_u_a_r_t___fxn_table.html">UART_FxnTable</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_m_s_p432_e4_8h.html#a88fba5e33b66bf7ce12c1cafc91c3f39">UARTMSP432E4_fxnTable</a></td></tr>
<tr class="separator:a88fba5e33b66bf7ce12c1cafc91c3f39"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a1e1de32cd0ce3ec528a0a9cf866a91fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e1de32cd0ce3ec528a0a9cf866a91fd">&sect;&nbsp;</a></span>UARTMSP432E4_PIN_UNASSIGNED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTMSP432E4_PIN_UNASSIGNED&#160;&#160;&#160;0xFFFFFFFF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Indicates a pin is not being used. </p>
<p>If hardware flow control is not being used, the UART CTS and RTS pins should be set to UARTMSP432E4_PIN_UNASSIGNED. </p>

</div>
</div>
<a id="a20d01a2a87c44bd4e5a18c72d4f407c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20d01a2a87c44bd4e5a18c72d4f407c2">&sect;&nbsp;</a></span>UARTMSP432E4_FLOWCTRL_NONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTMSP432E4_FLOWCTRL_NONE&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>No hardware flow control. </p>

</div>
</div>
<a id="a4a5825beec2927ac9e421684590ba1a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a5825beec2927ac9e421684590ba1a6">&sect;&nbsp;</a></span>UARTMSP432E4_FLOWCTRL_HARDWARE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTMSP432E4_FLOWCTRL_HARDWARE&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Hardware flow control. </p>

</div>
</div>
<a id="ac3eb5ec75d69e61e5ab8311172d5a7c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3eb5ec75d69e61e5ab8311172d5a7c3">&sect;&nbsp;</a></span>UARTMSP432E4_PA0_U0RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTMSP432E4_PA0_U0RX&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ad841f7bec52d81f497038d05c76b65d7">GPIOMSP432E4_PORTA</a>, 0, GPIO_PA0_U0RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PA0 is used for UART0 RX. </p>

</div>
</div>
<a id="a74688348443def1bfa8b0f7e976bbdb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74688348443def1bfa8b0f7e976bbdb2">&sect;&nbsp;</a></span>UARTMSP432E4_PA1_U0TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTMSP432E4_PA1_U0TX&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ad841f7bec52d81f497038d05c76b65d7">GPIOMSP432E4_PORTA</a>, 1, GPIO_PA1_U0TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PA1 is used for UART0 RX. </p>

</div>
</div>
<a id="a3bbd0eb79a97a3ae89520f51685c1461"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3bbd0eb79a97a3ae89520f51685c1461">&sect;&nbsp;</a></span>UARTMSP432E4_PH1_U0CTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTMSP432E4_PH1_U0CTS&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ab987f2e011d5a9b3fd5d3ee110c980a0">GPIOMSP432E4_PORTH</a>, 1, GPIO_PH1_U0CTS)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PH1 is used for UART0 CTS. </p>

</div>
</div>
<a id="afbe937f760f8934e952633862a8950b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbe937f760f8934e952633862a8950b1">&sect;&nbsp;</a></span>UARTMSP432E4_PM4_U0CTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTMSP432E4_PM4_U0CTS&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ad35c772bbeaea33f71d3053584b048ba">GPIOMSP432E4_PORTM</a>, 4, GPIO_PM4_U0CTS)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PM4 is used for UART0 CTS. </p>

</div>
</div>
<a id="a8e4edc04c3f7a11060af3fb717778d75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e4edc04c3f7a11060af3fb717778d75">&sect;&nbsp;</a></span>UARTMSP432E4_PB4_U0CTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTMSP432E4_PB4_U0CTS&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a3c5917a889971791b19da0bd9542ac0f">GPIOMSP432E4_PORTB</a>, 4, GPIO_PB4_U0CTS)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PB4 is used for UART0 CTS. </p>

</div>
</div>
<a id="a6460d3238496e7bcc24238c961604e66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6460d3238496e7bcc24238c961604e66">&sect;&nbsp;</a></span>UARTMSP432E4_PE6_U0CTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTMSP432E4_PE6_U0CTS&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a013c68bd214ab09cae32d30b102fd531">GPIOMSP432E4_PORTE</a>, 6, GPIO_PE6_U0CTS)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PE6 is used for UART0 CTS. </p>

</div>
</div>
<a id="af669724b9d25123c701ef37467254607"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af669724b9d25123c701ef37467254607">&sect;&nbsp;</a></span>UARTMSP432E4_PG4_U0CTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTMSP432E4_PG4_U0CTS&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a8b580d72b305e40cd46114ff45f47d6a">GPIOMSP432E4_PORTG</a>, 4, GPIO_PG4_U0CTS)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PG4 is used for UART0 CTS. </p>

</div>
</div>
<a id="aae8661edfe314b8d0d98bdb3027db0b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae8661edfe314b8d0d98bdb3027db0b4">&sect;&nbsp;</a></span>UARTMSP432E4_PH0_U0RTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTMSP432E4_PH0_U0RTS&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ab987f2e011d5a9b3fd5d3ee110c980a0">GPIOMSP432E4_PORTH</a>, 0, GPIO_PH0_U0RTS)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PH0 is used for UART0 RTS. </p>

</div>
</div>
<a id="a77912b1cb8569386c7ec85af970ed254"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77912b1cb8569386c7ec85af970ed254">&sect;&nbsp;</a></span>UARTMSP432E4_PB5_U0RTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTMSP432E4_PB5_U0RTS&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a3c5917a889971791b19da0bd9542ac0f">GPIOMSP432E4_PORTB</a>, 5, GPIO_PB5_U0RTS)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PB5 is used for UART0 RTS. </p>

</div>
</div>
<a id="a889d926135bbebc09edc1c47c744e36e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a889d926135bbebc09edc1c47c744e36e">&sect;&nbsp;</a></span>UARTMSP432E4_PE7_U0RTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTMSP432E4_PE7_U0RTS&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a013c68bd214ab09cae32d30b102fd531">GPIOMSP432E4_PORTE</a>, 7, GPIO_PE7_U0RTS)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PE7 is used for UART0 RTS. </p>

</div>
</div>
<a id="a4c575e80f5487774cbcc6c31368b2f98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c575e80f5487774cbcc6c31368b2f98">&sect;&nbsp;</a></span>UARTMSP432E4_PG5_U0RTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTMSP432E4_PG5_U0RTS&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a8b580d72b305e40cd46114ff45f47d6a">GPIOMSP432E4_PORTG</a>, 5, GPIO_PG5_U0RTS)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PG5 is used for UART0 RTS. </p>

</div>
</div>
<a id="ab9abbe00893d7a54f5126be2d36d7cec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9abbe00893d7a54f5126be2d36d7cec">&sect;&nbsp;</a></span>UARTMSP432E4_PB0_U1RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTMSP432E4_PB0_U1RX&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a3c5917a889971791b19da0bd9542ac0f">GPIOMSP432E4_PORTB</a>, 0, GPIO_PB0_U1RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PB0 is used for UART1 RX. </p>

</div>
</div>
<a id="afc5dc3db409929810e039b1be445fda0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc5dc3db409929810e039b1be445fda0">&sect;&nbsp;</a></span>UARTMSP432E4_PQ4_U1RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTMSP432E4_PQ4_U1RX&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a219a788af361f14afd793a0140ba4b2c">GPIOMSP432E4_PORTQ</a>, 4, GPIO_PQ4_U1RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PQ4 is used for UART1 RX. </p>

</div>
</div>
<a id="ab144d5246978112f3a8fd094b61543ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab144d5246978112f3a8fd094b61543ff">&sect;&nbsp;</a></span>UARTMSP432E4_PR5_U1RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTMSP432E4_PR5_U1RX&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a309cb0200789ece5dc0f7d54be158e39">GPIOMSP432E4_PORTR</a>, 5, GPIO_PR5_U1RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PR5 is used for UART1 RX. </p>

</div>
</div>
<a id="a1b09142cd5b210c93bb47caca48036b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b09142cd5b210c93bb47caca48036b7">&sect;&nbsp;</a></span>UARTMSP432E4_PB1_U1TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTMSP432E4_PB1_U1TX&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a3c5917a889971791b19da0bd9542ac0f">GPIOMSP432E4_PORTB</a>, 1, GPIO_PB1_U1TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PB1 is used for UART1 TX. </p>

</div>
</div>
<a id="a6b902b0aad017184f1522e60ab1ba667"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b902b0aad017184f1522e60ab1ba667">&sect;&nbsp;</a></span>UARTMSP432E4_PQ5_U1TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTMSP432E4_PQ5_U1TX&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a219a788af361f14afd793a0140ba4b2c">GPIOMSP432E4_PORTQ</a>, 5, GPIO_PQ5_U1TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PQ5 is used for UART1 TX. </p>

</div>
</div>
<a id="aa91d81bad85ff905e15a03ad1e47bbb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa91d81bad85ff905e15a03ad1e47bbb1">&sect;&nbsp;</a></span>UARTMSP432E4_PR6_U1TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTMSP432E4_PR6_U1TX&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a309cb0200789ece5dc0f7d54be158e39">GPIOMSP432E4_PORTR</a>, 6, GPIO_PR6_U1TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PR6 is used for UART1 TX. </p>

</div>
</div>
<a id="ac95693e56304c1131f759cd590e04515"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac95693e56304c1131f759cd590e04515">&sect;&nbsp;</a></span>UARTMSP432E4_PP3_U1CTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTMSP432E4_PP3_U1CTS&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a37bad6ee43e203b8afdae85ff41d9133">GPIOMSP432E4_PORTP</a>, 3, GPIO_PP3_U1CTS)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PP3 is used for UART1 CTS. </p>

</div>
</div>
<a id="a1c1a66f0cb67ef96ce02d614c3cb6567"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c1a66f0cb67ef96ce02d614c3cb6567">&sect;&nbsp;</a></span>UARTMSP432E4_PN1_U1CTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTMSP432E4_PN1_U1CTS&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a2a6819244cfb911efd3f6e2282f74f26">GPIOMSP432E4_PORTN</a>, 1, GPIO_PN1_U1CTS)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PN1 is used for UART1 CTS. </p>

</div>
</div>
<a id="a215378bec8c27b42c39f65ecece3bcc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a215378bec8c27b42c39f65ecece3bcc1">&sect;&nbsp;</a></span>UARTMSP432E4_PE0_U1RTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTMSP432E4_PE0_U1RTS&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a013c68bd214ab09cae32d30b102fd531">GPIOMSP432E4_PORTE</a>, 0, GPIO_PE0_U1RTS)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PE0 is used for UART1 RTS. </p>

</div>
</div>
<a id="a2ad3620fc2f08e29fd44b4ebecb752c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ad3620fc2f08e29fd44b4ebecb752c7">&sect;&nbsp;</a></span>UARTMSP432E4_PN0_U1RTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTMSP432E4_PN0_U1RTS&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a2a6819244cfb911efd3f6e2282f74f26">GPIOMSP432E4_PORTN</a>, 0, GPIO_PN0_U1RTS)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PN0 is used for UART1 RTS. </p>

</div>
</div>
<a id="af85e7a100243f3a7eccd7be93fcc2784"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af85e7a100243f3a7eccd7be93fcc2784">&sect;&nbsp;</a></span>UARTMSP432E4_PN7_U1RTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTMSP432E4_PN7_U1RTS&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a2a6819244cfb911efd3f6e2282f74f26">GPIOMSP432E4_PORTN</a>, 7, GPIO_PN7_U1RTS)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PN7 is used for UART1 RTS. </p>

</div>
</div>
<a id="ae87c3302e7a9feec76ca8e4fa35578c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae87c3302e7a9feec76ca8e4fa35578c6">&sect;&nbsp;</a></span>UARTMSP432E4_PA6_U2RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTMSP432E4_PA6_U2RX&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ad841f7bec52d81f497038d05c76b65d7">GPIOMSP432E4_PORTA</a>, 6, GPIO_PA6_U2RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PA6 is used for UART2 RX. </p>

</div>
</div>
<a id="a56a7acc384cb9b437d6d15d9734a295a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56a7acc384cb9b437d6d15d9734a295a">&sect;&nbsp;</a></span>UARTMSP432E4_PD4_U2RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTMSP432E4_PD4_U2RX&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ab130ec6d466c4b8e8ca6b8f428f434bc">GPIOMSP432E4_PORTD</a>, 4, GPIO_PD4_U2RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PD4 is used for UART2 RX. </p>

</div>
</div>
<a id="a85eba6e4872a12afe951ed33312d8ccf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85eba6e4872a12afe951ed33312d8ccf">&sect;&nbsp;</a></span>UARTMSP432E4_PA7_U2TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTMSP432E4_PA7_U2TX&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ad841f7bec52d81f497038d05c76b65d7">GPIOMSP432E4_PORTA</a>, 7, GPIO_PA7_U2TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PA7 is used for UART2 TX. </p>

</div>
</div>
<a id="a602b1cbae7f8d1efc252ab1f095474da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a602b1cbae7f8d1efc252ab1f095474da">&sect;&nbsp;</a></span>UARTMSP432E4_PD5_U2TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTMSP432E4_PD5_U2TX&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ab130ec6d466c4b8e8ca6b8f428f434bc">GPIOMSP432E4_PORTD</a>, 5, GPIO_PD5_U2TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PD5 is used for UART2 TX. </p>

</div>
</div>
<a id="aa6a9447093eb77f090e8871e5f298987"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6a9447093eb77f090e8871e5f298987">&sect;&nbsp;</a></span>UARTMSP432E4_PN3_U2CTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTMSP432E4_PN3_U2CTS&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a2a6819244cfb911efd3f6e2282f74f26">GPIOMSP432E4_PORTN</a>, 3, GPIO_PN3_U2CTS)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PN3 is used for UART2 CTS. </p>

</div>
</div>
<a id="a17d4cbbc7117b9640959f2f7468733f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17d4cbbc7117b9640959f2f7468733f2">&sect;&nbsp;</a></span>UARTMSP432E4_PD7_U2CTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTMSP432E4_PD7_U2CTS&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ab130ec6d466c4b8e8ca6b8f428f434bc">GPIOMSP432E4_PORTD</a>, 7, GPIO_PD7_U2CTS)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PD7 is used for UART2 CTS. </p>

</div>
</div>
<a id="a8b554a7d2758a6d3fef75aa6c3922758"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b554a7d2758a6d3fef75aa6c3922758">&sect;&nbsp;</a></span>UARTMSP432E4_PJ3_U2CTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTMSP432E4_PJ3_U2CTS&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a38f01b322ad67062c8f91c3f7b1adc0c">GPIOMSP432E4_PORTJ</a>, 3, GPIO_PJ3_U2CTS)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PJ3 is used for UART2 CTS. </p>

</div>
</div>
<a id="a364febb14a370d0870ae1a0b8a705280"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a364febb14a370d0870ae1a0b8a705280">&sect;&nbsp;</a></span>UARTMSP432E4_PN2_U2RTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTMSP432E4_PN2_U2RTS&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a2a6819244cfb911efd3f6e2282f74f26">GPIOMSP432E4_PORTN</a>, 2, GPIO_PN2_U2RTS)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PN2 is used for UART2 RTS. </p>

</div>
</div>
<a id="acde21ae0533b2623f437a27cef7eebf6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acde21ae0533b2623f437a27cef7eebf6">&sect;&nbsp;</a></span>UARTMSP432E4_PD6_U2RTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTMSP432E4_PD6_U2RTS&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ab130ec6d466c4b8e8ca6b8f428f434bc">GPIOMSP432E4_PORTD</a>, 6, GPIO_PD6_U2RTS)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PD6 is used for UART2 RTS. </p>

</div>
</div>
<a id="a526e9aed73f49a26d18fa37e2788d938"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a526e9aed73f49a26d18fa37e2788d938">&sect;&nbsp;</a></span>UARTMSP432E4_PJ2_U2RTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTMSP432E4_PJ2_U2RTS&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a38f01b322ad67062c8f91c3f7b1adc0c">GPIOMSP432E4_PORTJ</a>, 2, GPIO_PJ2_U2RTS)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PJ2 is used for UART2 RTS. </p>

</div>
</div>
<a id="a2f4d025d988599e1e2a28a83c1b93b6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f4d025d988599e1e2a28a83c1b93b6b">&sect;&nbsp;</a></span>UARTMSP432E4_PA4_U3RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTMSP432E4_PA4_U3RX&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ad841f7bec52d81f497038d05c76b65d7">GPIOMSP432E4_PORTA</a>, 4, GPIO_PA4_U3RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PA4 is used for UART3 RX. </p>

</div>
</div>
<a id="a5d62da31f34e3225a4ebb64d130f5d41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d62da31f34e3225a4ebb64d130f5d41">&sect;&nbsp;</a></span>UARTMSP432E4_PJ0_U3RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTMSP432E4_PJ0_U3RX&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a38f01b322ad67062c8f91c3f7b1adc0c">GPIOMSP432E4_PORTJ</a>, 0, GPIO_PJ0_U3RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PJ0 is used for UART3 RX. </p>

</div>
</div>
<a id="a760a1f21d86624f080156d0007c7576a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a760a1f21d86624f080156d0007c7576a">&sect;&nbsp;</a></span>UARTMSP432E4_PA5_U3TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTMSP432E4_PA5_U3TX&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ad841f7bec52d81f497038d05c76b65d7">GPIOMSP432E4_PORTA</a>, 5, GPIO_PA5_U3TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PA5 is used for UART3 TX. </p>

</div>
</div>
<a id="a8649eb9d71a190e566bdec449e15ef8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8649eb9d71a190e566bdec449e15ef8e">&sect;&nbsp;</a></span>UARTMSP432E4_PJ1_U3TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTMSP432E4_PJ1_U3TX&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a38f01b322ad67062c8f91c3f7b1adc0c">GPIOMSP432E4_PORTJ</a>, 1, GPIO_PJ1_U3TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PJ1 is used for UART3 TX. </p>

</div>
</div>
<a id="a23205c6fecf023c6366afd5ef85caac1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23205c6fecf023c6366afd5ef85caac1">&sect;&nbsp;</a></span>UARTMSP432E4_PP5_U3CTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTMSP432E4_PP5_U3CTS&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a37bad6ee43e203b8afdae85ff41d9133">GPIOMSP432E4_PORTP</a>, 5, GPIO_PP5_U3CTS)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PP5 is used for UART3 CTS. </p>

</div>
</div>
<a id="aeddaac7622aa198bd1443788069c7c8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeddaac7622aa198bd1443788069c7c8a">&sect;&nbsp;</a></span>UARTMSP432E4_PN5_U3CTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTMSP432E4_PN5_U3CTS&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a2a6819244cfb911efd3f6e2282f74f26">GPIOMSP432E4_PORTN</a>, 5, GPIO_PN5_U3CTS)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PN5 is used for UART3 CTS. </p>

</div>
</div>
<a id="ad16cf7bb5245a4a340d640a2f893b426"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad16cf7bb5245a4a340d640a2f893b426">&sect;&nbsp;</a></span>UARTMSP432E4_PJ5_U3CTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTMSP432E4_PJ5_U3CTS&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a38f01b322ad67062c8f91c3f7b1adc0c">GPIOMSP432E4_PORTJ</a>, 5, GPIO_PJ5_U3CTS)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PJ5 is used for UART3 CTS. </p>

</div>
</div>
<a id="a9779672b4ee6238772cad500828218f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9779672b4ee6238772cad500828218f4">&sect;&nbsp;</a></span>UARTMSP432E4_PP4_U3RTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTMSP432E4_PP4_U3RTS&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a37bad6ee43e203b8afdae85ff41d9133">GPIOMSP432E4_PORTP</a>, 4, GPIO_PP4_U3RTS)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PP4 is used for UART3 RTS. </p>

</div>
</div>
<a id="a5a4b14189473a0b627bc631a3f489449"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a4b14189473a0b627bc631a3f489449">&sect;&nbsp;</a></span>UARTMSP432E4_PN4_U3RTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTMSP432E4_PN4_U3RTS&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a2a6819244cfb911efd3f6e2282f74f26">GPIOMSP432E4_PORTN</a>, 4, GPIO_PN4_U3RTS)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PN4 is used for UART3 RTS. </p>

</div>
</div>
<a id="ae96d8200cd2bb431dc2e90b75d5d0ce0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae96d8200cd2bb431dc2e90b75d5d0ce0">&sect;&nbsp;</a></span>UARTMSP432E4_PJ4_U3RTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTMSP432E4_PJ4_U3RTS&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a38f01b322ad67062c8f91c3f7b1adc0c">GPIOMSP432E4_PORTJ</a>, 4, GPIO_PJ4_U3RTS)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PJ4 is used for UART3 RTS. </p>

</div>
</div>
<a id="a567e609e37e83e8cd6dbe8143ca96462"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a567e609e37e83e8cd6dbe8143ca96462">&sect;&nbsp;</a></span>UARTMSP432E4_PA2_U4RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTMSP432E4_PA2_U4RX&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ad841f7bec52d81f497038d05c76b65d7">GPIOMSP432E4_PORTA</a>, 2, GPIO_PA2_U4RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PA2 is used for UART4 RX. </p>

</div>
</div>
<a id="a94eb15b7a89c98456c08e219b0bb7f8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94eb15b7a89c98456c08e219b0bb7f8c">&sect;&nbsp;</a></span>UARTMSP432E4_PK0_U4RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTMSP432E4_PK0_U4RX&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a78d9a398d7bd191183cdae9712061571">GPIOMSP432E4_PORTK</a>, 0, GPIO_PK0_U4RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PK0 is used for UART4 RX. </p>

</div>
</div>
<a id="acecfd14a5b1393fc56cc9ee1e55fde26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acecfd14a5b1393fc56cc9ee1e55fde26">&sect;&nbsp;</a></span>UARTMSP432E4_PR1_U4RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTMSP432E4_PR1_U4RX&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a309cb0200789ece5dc0f7d54be158e39">GPIOMSP432E4_PORTR</a>, 1, GPIO_PR1_U4RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PR1 is used for UART4 RX. </p>

</div>
</div>
<a id="aff864c6ef23e89ab36ea7554f947b620"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff864c6ef23e89ab36ea7554f947b620">&sect;&nbsp;</a></span>UARTMSP432E4_PA3_U4TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTMSP432E4_PA3_U4TX&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ad841f7bec52d81f497038d05c76b65d7">GPIOMSP432E4_PORTA</a>, 3, GPIO_PA3_U4TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PA3 is used for UART4 TX. </p>

</div>
</div>
<a id="af52f92e07be86a7e166942b7fcb35772"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af52f92e07be86a7e166942b7fcb35772">&sect;&nbsp;</a></span>UARTMSP432E4_PK1_U4TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTMSP432E4_PK1_U4TX&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a78d9a398d7bd191183cdae9712061571">GPIOMSP432E4_PORTK</a>, 1, GPIO_PK1_U4TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PK1 is used for UART4 TX. </p>

</div>
</div>
<a id="ad31bb2c4a154f02420e88d79718ddbfb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad31bb2c4a154f02420e88d79718ddbfb">&sect;&nbsp;</a></span>UARTMSP432E4_PR0_U4TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTMSP432E4_PR0_U4TX&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a309cb0200789ece5dc0f7d54be158e39">GPIOMSP432E4_PORTR</a>, 0, GPIO_PR0_U4TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PR0 is used for UART4 TX. </p>

</div>
</div>
<a id="a9b6b6b8e9978102ea7f5c2231af14c8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b6b6b8e9978102ea7f5c2231af14c8a">&sect;&nbsp;</a></span>UARTMSP432E4_PK3_U4CTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTMSP432E4_PK3_U4CTS&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a78d9a398d7bd191183cdae9712061571">GPIOMSP432E4_PORTK</a>, 3, GPIO_PK3_U4CTS)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PK3 is used for UART4 CTS. </p>

</div>
</div>
<a id="a23f47274dd788a8f1ea6b585ff7f2077"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23f47274dd788a8f1ea6b585ff7f2077">&sect;&nbsp;</a></span>UARTMSP432E4_PJ7_U4CTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTMSP432E4_PJ7_U4CTS&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a38f01b322ad67062c8f91c3f7b1adc0c">GPIOMSP432E4_PORTJ</a>, 7, GPIO_PJ7_U4CTS)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PJ7 is used for UART4 CTS. </p>

</div>
</div>
<a id="a5b7c79144bef8e886e24ed829ffda533"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b7c79144bef8e886e24ed829ffda533">&sect;&nbsp;</a></span>UARTMSP432E4_PN7_U4CTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTMSP432E4_PN7_U4CTS&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a2a6819244cfb911efd3f6e2282f74f26">GPIOMSP432E4_PORTN</a>, 7, GPIO_PN7_U4CTS)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PN7 is used for UART4 CTS. </p>

</div>
</div>
<a id="ac5e568abdf947c9c15e80b23cf04479f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5e568abdf947c9c15e80b23cf04479f">&sect;&nbsp;</a></span>UARTMSP432E4_PK2_U4RTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTMSP432E4_PK2_U4RTS&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a78d9a398d7bd191183cdae9712061571">GPIOMSP432E4_PORTK</a>, 2, GPIO_PK2_U4RTS)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PK2 is used for UART4 RTS. </p>

</div>
</div>
<a id="a9ddf070594a7e9256a4815449c9507f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ddf070594a7e9256a4815449c9507f7">&sect;&nbsp;</a></span>UARTMSP432E4_PJ6_U4RTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTMSP432E4_PJ6_U4RTS&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a38f01b322ad67062c8f91c3f7b1adc0c">GPIOMSP432E4_PORTJ</a>, 6, GPIO_PJ6_U4RTS)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PJ6 is used for UART4 RTS. </p>

</div>
</div>
<a id="a9ce4fc2854464a5d718aaa491754d28b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ce4fc2854464a5d718aaa491754d28b">&sect;&nbsp;</a></span>UARTMSP432E4_PN6_U4RTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTMSP432E4_PN6_U4RTS&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a2a6819244cfb911efd3f6e2282f74f26">GPIOMSP432E4_PORTN</a>, 6, GPIO_PN6_U4RTS)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PN6 is used for UART4 RTS. </p>

</div>
</div>
<a id="a308a8b342e7808f93eaf686d3a638dd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a308a8b342e7808f93eaf686d3a638dd2">&sect;&nbsp;</a></span>UARTMSP432E4_PC6_U5RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTMSP432E4_PC6_U5RX&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a97126dd612d5ca6e3b3837d9b35702d5">GPIOMSP432E4_PORTC</a>, 6, GPIO_PC6_U5RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PC6 is used for UART5 RX. </p>

</div>
</div>
<a id="a76fbf3558032d3cc3f53ed56c332d62c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76fbf3558032d3cc3f53ed56c332d62c">&sect;&nbsp;</a></span>UARTMSP432E4_PH6_U5RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTMSP432E4_PH6_U5RX&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ab987f2e011d5a9b3fd5d3ee110c980a0">GPIOMSP432E4_PORTH</a>, 6, GPIO_PH6_U5RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PH6 is used for UART5 RX. </p>

</div>
</div>
<a id="ad347b866ad6237ae3ef02b8624f55b4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad347b866ad6237ae3ef02b8624f55b4b">&sect;&nbsp;</a></span>UARTMSP432E4_PC7_U5TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTMSP432E4_PC7_U5TX&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a97126dd612d5ca6e3b3837d9b35702d5">GPIOMSP432E4_PORTC</a>, 7, GPIO_PC7_U5TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PC7 is used for UART5 TX. </p>

</div>
</div>
<a id="ace7dc50762f355f400b5656178193389"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace7dc50762f355f400b5656178193389">&sect;&nbsp;</a></span>UARTMSP432E4_PH7_U5TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTMSP432E4_PH7_U5TX&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ab987f2e011d5a9b3fd5d3ee110c980a0">GPIOMSP432E4_PORTH</a>, 7, GPIO_PH7_U5TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PH7 is used for UART5 TX. </p>

</div>
</div>
<a id="a1516dd06d8332ae49a955d6f6ae4a026"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1516dd06d8332ae49a955d6f6ae4a026">&sect;&nbsp;</a></span>UARTMSP432E4_PP0_U6RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTMSP432E4_PP0_U6RX&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a37bad6ee43e203b8afdae85ff41d9133">GPIOMSP432E4_PORTP</a>, 0, GPIO_PP0_U6RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PP0 is used for UART6 RX. </p>

</div>
</div>
<a id="a98765d4739381a4387f6b5381ba464ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98765d4739381a4387f6b5381ba464ff">&sect;&nbsp;</a></span>UARTMSP432E4_PP1_U6TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTMSP432E4_PP1_U6TX&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a37bad6ee43e203b8afdae85ff41d9133">GPIOMSP432E4_PORTP</a>, 1, GPIO_PP1_U6TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PP1 is used for UART6 TX. </p>

</div>
</div>
<a id="aebd93d9a752ad3f1e06aa0fa5fa8b292"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebd93d9a752ad3f1e06aa0fa5fa8b292">&sect;&nbsp;</a></span>UARTMSP432E4_PC4_U7RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTMSP432E4_PC4_U7RX&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a97126dd612d5ca6e3b3837d9b35702d5">GPIOMSP432E4_PORTC</a>, 4, GPIO_PC4_U7RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PC4 is used for UART7 RX. </p>

</div>
</div>
<a id="a5044c080e40214982cc2aa61e4103047"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5044c080e40214982cc2aa61e4103047">&sect;&nbsp;</a></span>UARTMSP432E4_PH6_U7RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTMSP432E4_PH6_U7RX&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ab987f2e011d5a9b3fd5d3ee110c980a0">GPIOMSP432E4_PORTH</a>, 6, GPIO_PH6_U7RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PH6 is used for UART7 RX. </p>

</div>
</div>
<a id="a7310c69a99af5ec2976c63c8f4c4ec12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7310c69a99af5ec2976c63c8f4c4ec12">&sect;&nbsp;</a></span>UARTMSP432E4_PC5_U7TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTMSP432E4_PC5_U7TX&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#a97126dd612d5ca6e3b3837d9b35702d5">GPIOMSP432E4_PORTC</a>, 5, GPIO_PC5_U7TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PC5 is used for UART7 TX. </p>

</div>
</div>
<a id="a7669e0d4faa9dde3dd8c5e787fdd0437"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7669e0d4faa9dde3dd8c5e787fdd0437">&sect;&nbsp;</a></span>UARTMSP432E4_PH7_U7TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTMSP432E4_PH7_U7TX&#160;&#160;&#160;<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ae77f77ea12a04525c78d194dbf04edcf">GPIOMSP432E4_pinConfigMask</a>(<a class="el" href="_g_p_i_o_m_s_p432_e4_8h.html#ab987f2e011d5a9b3fd5d3ee110c980a0">GPIOMSP432E4_PORTH</a>, 7, GPIO_PH7_U7TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PH7 is used for UART7 TX. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="aa47bb76ce2a00db8b9b70cd92eb6fd64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa47bb76ce2a00db8b9b70cd92eb6fd64">&sect;&nbsp;</a></span>UARTMSP432E4_ErrorCallback</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef void(* UARTMSP432E4_ErrorCallback) (<a class="el" href="_u_a_r_t_8h.html#ab69886c7119a5054a972d8c735f15928">UART_Handle</a> handle, uint32_t error)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The definition of an optional callback function used by the UART driver to notify the application when a receive error (FIFO overrun, parity error, etc) occurs. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">UART_Handle</td><td>UART_Handle</td></tr>
    <tr><td class="paramname">error</td><td>The current value of the receive status register. Please refer to the device data sheet to interpret this value. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a3432c5f5b02d8ebae7b6adfba2bed2c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3432c5f5b02d8ebae7b6adfba2bed2c7">&sect;&nbsp;</a></span>UARTMSP432E4_Handle</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef  struct <a class="el" href="struct_u_a_r_t_m_s_p432_e4___object.html">UARTMSP432E4_Object</a> * <a class="el" href="_u_a_r_t_m_s_p432_e4_8h.html#a3432c5f5b02d8ebae7b6adfba2bed2c7">UARTMSP432E4_Handle</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="a88fba5e33b66bf7ce12c1cafc91c3f39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88fba5e33b66bf7ce12c1cafc91c3f39">&sect;&nbsp;</a></span>UARTMSP432E4_fxnTable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="struct_u_a_r_t___fxn_table.html">UART_FxnTable</a> UARTMSP432E4_fxnTable</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.9.1-->
<!-- start footer part -->
<hr class="footer"/><small>
  <a href="https://www.ti.com/corp/docs/legal/copyright.shtml">&copy; Copyright 1995-2020</a>, Texas Instruments Incorporated. All rights reserved. <br>
  <a href="https://www.ti.com/corp/docs/legal/trademark/trademrk.htm">Trademarks</a> | <a href="https://www.ti.com/corp/docs/legal/privacy.shtml">Privacy policy</a> | <a href="https://www.ti.com/corp/docs/legal/termsofuse.shtml">Terms of use</a> | <a href="https://www.ti.com/lsds/ti/legal/termsofsale.page">Terms of sale</a>
</small>
</body>
</html>
