!!!!! DO NOT EDIT THIS FILE !!!!!
***** Section 0 *****
pins: 28
flash: 4096
ram: 192
eeprom: 128
config: 3D71
config2: -1
configmask: 3FFF
config2mask: 0000
simconf: 1
portbpullupsconf: 2
vrefconf: 0
vrefoutconf: 0
compinoutconf: 0,0,0,0,x,0,x,0
compconf: 0
compintconf: 0
analogconf: 1
adcconf: 1
inonlyconf: x,0
portsconf: 2
portbintconf: 1
int0conf: 1,b,0
intconf: 3
tmr0conf: 2,a,4
tmr1conf: 2,c,0
tmr1gconf: 1,x,0
tmr2conf: 2
ccp1conf: 2,c,2
ccp2conf: 2,c,1
ccp3conf: 1,x,0
eeconf: 3
uartconf: 2
baseeconf: 3
basuartconf: 2
basadcconf: 2
baspwmconf: 2
basdigconf: 2
***** Section 1 *****
; bank0
000	000	XXXX	00	00
001	001	TMR0	00	FF
002	002	PCL	00	FF
003	003	STATUS	18	FF
004	004	FSR	00	FF
005	005	PORTA	00	3F
006	006	PORTB	00	FF
007	007	PORTC	00	FF
008	008	XXXX	00	00
009	009	XXXX	00	00
00A	00A	PCLATH	00	1F
00B	00B	INTCON	00	FF
00C	00C	PIR1	00	FF
00D	00D	PIR2	00	59
00E	00E	TMR1L	00	FF
00F	00F	TMR1H	00	FF
010	010	T1CON	00	3F
011	011	TMR2	00	FF
012	012	T2CON	00	7F
013	013	SSPBUF	00	FF
014	014	SSPCON	00	FF
015	015	CCPR1L	00	FF
016	016	CCPR1H	00	FF
017	017	CCP1CON	00	3F
018	018	RCSTA	00	FF
019	019	TXREG	00	FF
01A	01A	RCREG	00	FF
01B	01B	CCPR2L	00	FF
01C	01C	CCPR2H	00	FF
01D	01D	CCP2CON	00	3F
01E	01E	ADRESH	00	FF
01F	01F	ADCON0	00	FD
020	020	RAM	00	FF
021	021	RAM	00	FF
022	022	RAM	00	FF
023	023	RAM	00	FF
024	024	RAM	00	FF
025	025	RAM	00	FF
026	026	RAM	00	FF
027	027	RAM	00	FF
028	028	RAM	00	FF
029	029	RAM	00	FF
02A	02A	RAM	00	FF
02B	02B	RAM	00	FF
02C	02C	RAM	00	FF
02D	02D	RAM	00	FF
02E	02E	RAM	00	FF
02F	02F	RAM	00	FF
030	030	RAM	00	FF
031	031	RAM	00	FF
032	032	RAM	00	FF
033	033	RAM	00	FF
034	034	RAM	00	FF
035	035	RAM	00	FF
036	036	RAM	00	FF
037	037	RAM	00	FF
038	038	RAM	00	FF
039	039	RAM	00	FF
03A	03A	RAM	00	FF
03B	03B	RAM	00	FF
03C	03C	RAM	00	FF
03D	03D	RAM	00	FF
03E	03E	RAM	00	FF
03F	03F	RAM	00	FF
040	040	RAM	00	FF
041	041	RAM	00	FF
042	042	RAM	00	FF
043	043	RAM	00	FF
044	044	RAM	00	FF
045	045	RAM	00	FF
046	046	RAM	00	FF
047	047	RAM	00	FF
048	048	RAM	00	FF
049	049	RAM	00	FF
04A	04A	RAM	00	FF
04B	04B	RAM	00	FF
04C	04C	RAM	00	FF
04D	04D	RAM	00	FF
04E	04E	RAM	00	FF
04F	04F	RAM	00	FF
050	050	RAM	00	FF
051	051	RAM	00	FF
052	052	RAM	00	FF
053	053	RAM	00	FF
054	054	RAM	00	FF
055	055	RAM	00	FF
056	056	RAM	00	FF
057	057	RAM	00	FF
058	058	RAM	00	FF
059	059	RAM	00	FF
05A	05A	RAM	00	FF
05B	05B	RAM	00	FF
05C	05C	RAM	00	FF
05D	05D	RAM	00	FF
05E	05E	RAM	00	FF
05F	05F	RAM	00	FF
060	060	RAM	00	FF
061	061	RAM	00	FF
062	062	RAM	00	FF
063	063	RAM	00	FF
064	064	RAM	00	FF
065	065	RAM	00	FF
066	066	RAM	00	FF
067	067	RAM	00	FF
068	068	RAM	00	FF
069	069	RAM	00	FF
06A	06A	RAM	00	FF
06B	06B	RAM	00	FF
06C	06C	RAM	00	FF
06D	06D	RAM	00	FF
06E	06E	RAM	00	FF
06F	06F	RAM	00	FF
070	070	RAM	00	FF
071	071	RAM	00	FF
072	072	RAM	00	FF
073	073	RAM	00	FF
074	074	RAM	00	FF
075	075	RAM	00	FF
076	076	RAM	00	FF
077	077	RAM	00	FF
078	078	RAM	00	FF
079	079	RAM	00	FF
07A	07A	RAM	00	FF
07B	07B	RAM	00	FF
07C	07C	RAM	00	FF
07D	07D	RAM	00	FF
07E	07E	RAM	00	FF
07F	07F	RAM	00	FF
; bank1
080	000	XXXX	00	00
081	081	OPTION_REG	FF	FF
082	002	XXXX	00	00
083	003	XXXX	00	00
084	004	XXXX	00	00
085	085	TRISA	3F	3F
086	086	TRISB	FF	FF
087	087	TRISC	FF	FF
088	088	XXXX	00	00
089	089	XXXX	00	00
08A	00A	XXXX	00	00
08B	00B	XXXX	00	00
08C	08C	PIE1	00	FF
08D	08D	PIE2	00	59
08E	08E	PCON	00	03
08F	08F	XXXX	00	00
090	090	XXXX	00	00
091	091	SSPCON2	00	FF
092	092	PR2	FF	FF
093	093	SSPADD	00	FF
094	094	SSPSTAT	00	FF
095	095	XXXX	00	00
096	096	XXXX	00	00
097	097	XXXX	00	00
098	098	TXSTA	02	F7
099	099	SPBRG	00	FF
09A	09A	XXXX	00	00
09B	09B	XXXX	00	00
09C	09C	XXXX	00	00
09D	09D	XXXX	00	00
09E	09E	ADRESL	00	FF
09F	09F	ADCON1	00	8F
0A0	0A0	RAM	00	FF
0A1	0A1	RAM	00	FF
0A2	0A2	RAM	00	FF
0A3	0A3	RAM	00	FF
0A4	0A4	RAM	00	FF
0A5	0A5	RAM	00	FF
0A6	0A6	RAM	00	FF
0A7	0A7	RAM	00	FF
0A8	0A8	RAM	00	FF
0A9	0A9	RAM	00	FF
0AA	0AA	RAM	00	FF
0AB	0AB	RAM	00	FF
0AC	0AC	RAM	00	FF
0AD	0AD	RAM	00	FF
0AE	0AE	RAM	00	FF
0AF	0AF	RAM	00	FF
0B0	0B0	RAM	00	FF
0B1	0B1	RAM	00	FF
0B2	0B2	RAM	00	FF
0B3	0B3	RAM	00	FF
0B4	0B4	RAM	00	FF
0B5	0B5	RAM	00	FF
0B6	0B6	RAM	00	FF
0B7	0B7	RAM	00	FF
0B8	0B8	RAM	00	FF
0B9	0B9	RAM	00	FF
0BA	0BA	RAM	00	FF
0BB	0BB	RAM	00	FF
0BC	0BC	RAM	00	FF
0BD	0BD	RAM	00	FF
0BE	0BE	RAM	00	FF
0BF	0BF	RAM	00	FF
0C0	0C0	RAM	00	FF
0C1	0C1	RAM	00	FF
0C2	0C2	RAM	00	FF
0C3	0C3	RAM	00	FF
0C4	0C4	RAM	00	FF
0C5	0C5	RAM	00	FF
0C6	0C6	RAM	00	FF
0C7	0C7	RAM	00	FF
0C8	0C8	RAM	00	FF
0C9	0C9	RAM	00	FF
0CA	0CA	RAM	00	FF
0CB	0CB	RAM	00	FF
0CC	0CC	RAM	00	FF
0CD	0CD	RAM	00	FF
0CE	0CE	RAM	00	FF
0CF	0CF	RAM	00	FF
0D0	0D0	RAM	00	FF
0D1	0D1	RAM	00	FF
0D2	0D2	RAM	00	FF
0D3	0D3	RAM	00	FF
0D4	0D4	RAM	00	FF
0D5	0D5	RAM	00	FF
0D6	0D6	RAM	00	FF
0D7	0D7	RAM	00	FF
0D8	0D8	RAM	00	FF
0D9	0D9	RAM	00	FF
0DA	0DA	RAM	00	FF
0DB	0DB	RAM	00	FF
0DC	0DC	RAM	00	FF
0DD	0DD	RAM	00	FF
0DE	0DE	RAM	00	FF
0DF	0DF	RAM	00	FF
0E0	0E0	RAM	00	FF
0E1	0E1	RAM	00	FF
0E2	0E2	RAM	00	FF
0E3	0E3	RAM	00	FF
0E4	0E4	RAM	00	FF
0E5	0E5	RAM	00	FF
0E6	0E6	RAM	00	FF
0E7	0E7	RAM	00	FF
0E8	0E8	RAM	00	FF
0E9	0E9	RAM	00	FF
0EA	0EA	RAM	00	FF
0EB	0EB	RAM	00	FF
0EC	0EC	RAM	00	FF
0ED	0ED	RAM	00	FF
0EE	0EE	RAM	00	FF
0EF	0EF	RAM	00	FF
0F0	0F0	RAM	00	FF
0F1	0F1	RAM	00	FF
0F2	0F2	RAM	00	FF
0F3	0F3	RAM	00	FF
0F4	0F4	RAM	00	FF
0F5	0F5	RAM	00	FF
0F6	0F6	RAM	00	FF
0F7	0F7	RAM	00	FF
0F8	0F8	RAM	00	FF
0F9	0F9	RAM	00	FF
0FA	0FA	RAM	00	FF
0FB	0FB	RAM	00	FF
0FC	0FC	RAM	00	FF
0FD	0FD	RAM	00	FF
0FE	0FE	RAM	00	FF
0FF	0FF	RAM	00	FF
; bank2
100	000	XXXX	00	00
101	001	XXXX	00	00
102	002	XXXX	00	00
103	003	XXXX	00	00
104	004	XXXX	00	00
105	105	XXXX	00	00
106	006	XXXX	00	00
107	107	XXXX	00	00
108	108	XXXX	00	00
109	109	XXXX	00	00
10A	00A	XXXX	00	00
10B	00B	XXXX	00	00
10C	10C	EEDATA	00	FF
10D	10D	EEADR	00	FF
10E	10E	EEDATH	00	3F
10F	10F	EEADRH	00	0F
110	110	XXXX	00	00
111	111	XXXX	00	00
112	112	XXXX	00	00
113	113	XXXX	00	00
114	114	XXXX	00	00
115	115	XXXX	00	00
116	116	XXXX	00	00
117	117	XXXX	00	00
118	118	XXXX	00	00
119	119	XXXX	00	00
11A	11A	XXXX	00	00
11B	11B	XXXX	00	00
11C	11C	XXXX	00	00
11D	11D	XXXX	00	00
11E	11E	XXXX	00	00
11F	11F	XXXX	00	00
120	020	XXXX	00	00
121	021	XXXX	00	00
122	022	XXXX	00	00
123	023	XXXX	00	00
124	024	XXXX	00	00
125	025	XXXX	00	00
126	026	XXXX	00	00
127	027	XXXX	00	00
128	028	XXXX	00	00
129	029	XXXX	00	00
12A	02A	XXXX	00	00
12B	02B	XXXX	00	00
12C	02C	XXXX	00	00
12D	02D	XXXX	00	00
12E	02E	XXXX	00	00
12F	02F	XXXX	00	00
130	030	XXXX	00	00
131	031	XXXX	00	00
132	032	XXXX	00	00
133	033	XXXX	00	00
134	034	XXXX	00	00
135	035	XXXX	00	00
136	036	XXXX	00	00
137	037	XXXX	00	00
138	038	XXXX	00	00
139	039	XXXX	00	00
13A	03A	XXXX	00	00
13B	03B	XXXX	00	00
13C	03C	XXXX	00	00
13D	03D	XXXX	00	00
13E	03E	XXXX	00	00
13F	03F	XXXX	00	00
140	040	XXXX	00	00
141	041	XXXX	00	00
142	042	XXXX	00	00
143	043	XXXX	00	00
144	044	XXXX	00	00
145	045	XXXX	00	00
146	046	XXXX	00	00
147	047	XXXX	00	00
148	048	XXXX	00	00
149	049	XXXX	00	00
14A	04A	XXXX	00	00
14B	04B	XXXX	00	00
14C	04C	XXXX	00	00
14D	04D	XXXX	00	00
14E	04E	XXXX	00	00
14F	04F	XXXX	00	00
150	050	XXXX	00	00
151	051	XXXX	00	00
152	052	XXXX	00	00
153	053	XXXX	00	00
154	054	XXXX	00	00
155	055	XXXX	00	00
156	056	XXXX	00	00
157	057	XXXX	00	00
158	058	XXXX	00	00
159	059	XXXX	00	00
15A	05A	XXXX	00	00
15B	05B	XXXX	00	00
15C	05C	XXXX	00	00
15D	05D	XXXX	00	00
15E	05E	XXXX	00	00
15F	05F	XXXX	00	00
160	060	XXXX	00	00
161	061	XXXX	00	00
162	062	XXXX	00	00
163	063	XXXX	00	00
164	064	XXXX	00	00
165	065	XXXX	00	00
166	066	XXXX	00	00
167	067	XXXX	00	00
168	068	XXXX	00	00
169	069	XXXX	00	00
16A	06A	XXXX	00	00
16B	06B	XXXX	00	00
16C	06C	XXXX	00	00
16D	06D	XXXX	00	00
16E	06E	XXXX	00	00
16F	06F	XXXX	00	00
170	070	XXXX	00	00
171	071	XXXX	00	00
172	072	XXXX	00	00
173	073	XXXX	00	00
174	074	XXXX	00	00
175	075	XXXX	00	00
176	076	XXXX	00	00
177	077	XXXX	00	00
178	078	XXXX	00	00
179	079	XXXX	00	00
17A	07A	XXXX	00	00
17B	07B	XXXX	00	00
17C	07C	XXXX	00	00
17D	07D	XXXX	00	00
17E	07E	XXXX	00	00
17F	07F	XXXX	00	00
; bank3
180	000	XXXX	00	00
181	081	XXXX	00	00
182	002	XXXX	00	00
183	003	XXXX	00	00
184	004	XXXX	00	00
185	185	XXXX	00	00
186	086	XXXX	00	00
187	187	XXXX	00	00
188	188	XXXX	00	00
189	189	XXXX	00	00
18A	00A	XXXX	00	00
18B	00B	XXXX	00	00
18C	18C	EECON1	00	8F
18D	18D	XXXX	00	00
18E	18E	XXXX	00	00
18F	18F	XXXX	00	00
190	190	XXXX	00	00
191	191	XXXX	00	00
192	192	XXXX	00	00
193	193	XXXX	00	00
194	194	XXXX	00	00
195	195	XXXX	00	00
196	196	XXXX	00	00
197	197	XXXX	00	00
198	198	XXXX	00	00
199	199	XXXX	00	00
19A	19A	XXXX	00	00
19B	19B	XXXX	00	00
19C	19C	XXXX	00	00
19D	19D	XXXX	00	00
19E	19E	XXXX	00	00
19F	19F	XXXX	00	00
1A0	0A0	XXXX	00	00
1A1	0A1	XXXX	00	00
1A2	0A2	XXXX	00	00
1A3	0A3	XXXX	00	00
1A4	0A4	XXXX	00	00
1A5	0A5	XXXX	00	00
1A6	0A6	XXXX	00	00
1A7	0A7	XXXX	00	00
1A8	0A8	XXXX	00	00
1A9	0A9	XXXX	00	00
1AA	0AA	XXXX	00	00
1AB	0AB	XXXX	00	00
1AC	0AC	XXXX	00	00
1AD	0AD	XXXX	00	00
1AE	0AE	XXXX	00	00
1AF	0AF	XXXX	00	00
1B0	0B0	XXXX	00	00
1B1	0B1	XXXX	00	00
1B2	0B2	XXXX	00	00
1B3	0B3	XXXX	00	00
1B4	0B4	XXXX	00	00
1B5	0B5	XXXX	00	00
1B6	0B6	XXXX	00	00
1B7	0B7	XXXX	00	00
1B8	0B8	XXXX	00	00
1B9	0B9	XXXX	00	00
1BA	0BA	XXXX	00	00
1BB	0BB	XXXX	00	00
1BC	0BC	XXXX	00	00
1BD	0BD	XXXX	00	00
1BE	0BE	XXXX	00	00
1BF	0BF	XXXX	00	00
1C0	0C0	XXXX	00	00
1C1	0C1	XXXX	00	00
1C2	0C2	XXXX	00	00
1C3	0C3	XXXX	00	00
1C4	0C4	XXXX	00	00
1C5	0C5	XXXX	00	00
1C6	0C6	XXXX	00	00
1C7	0C7	XXXX	00	00
1C8	0C8	XXXX	00	00
1C9	0C9	XXXX	00	00
1CA	0CA	XXXX	00	00
1CB	0CB	XXXX	00	00
1CC	0CC	XXXX	00	00
1CD	0CD	XXXX	00	00
1CE	0CE	XXXX	00	00
1CF	0CF	XXXX	00	00
1D0	0D0	XXXX	00	00
1D1	0D1	XXXX	00	00
1D2	0D2	XXXX	00	00
1D3	0D3	XXXX	00	00
1D4	0D4	XXXX	00	00
1D5	0D5	XXXX	00	00
1D6	0D6	XXXX	00	00
1D7	0D7	XXXX	00	00
1D8	0D8	XXXX	00	00
1D9	0D9	XXXX	00	00
1DA	0DA	XXXX	00	00
1DB	0DB	XXXX	00	00
1DC	0DC	XXXX	00	00
1DD	0DD	XXXX	00	00
1DE	0DE	XXXX	00	00
1DF	0DF	XXXX	00	00
1E0	0E0	XXXX	00	00
1E1	0E1	XXXX	00	00
1E2	0E2	XXXX	00	00
1E3	0E3	XXXX	00	00
1E4	0E4	XXXX	00	00
1E5	0E5	XXXX	00	00
1E6	0E6	XXXX	00	00
1E7	0E7	XXXX	00	00
1E8	0E8	XXXX	00	00
1E9	0E9	XXXX	00	00
1EA	0EA	XXXX	00	00
1EB	0EB	XXXX	00	00
1EC	0EC	XXXX	00	00
1ED	0ED	XXXX	00	00
1EE	0EE	XXXX	00	00
1EF	0EF	XXXX	00	00
1F0	0F0	XXXX	00	00
1F1	0F1	XXXX	00	00
1F2	0F2	XXXX	00	00
1F3	0F3	XXXX	00	00
1F4	0F4	XXXX	00	00
1F5	0F5	XXXX	00	00
1F6	0F6	XXXX	00	00
1F7	0F7	XXXX	00	00
1F8	0F8	XXXX	00	00
1F9	0F9	XXXX	00	00
1FA	0FA	XXXX	00	00
1FB	0FB	XXXX	00	00
1FC	0FC	XXXX	00	00
1FD	0FD	XXXX	00	00
1FE	0FE	XXXX	00	00
1FF	0FF	XXXX	00	00
***** Section 2 *****
; registers - bank0
	INDF EQU 0x0
	TMR0 EQU 0x1
	PCL EQU 0x2
	STATUS EQU 0x3
	FSR EQU 0x4
	PORTA EQU 0x5
	PORTB EQU 0x6
	PORTC EQU 0x7
	PCLATH EQU 0xA
	INTCON EQU 0xB
	PIR1 EQU 0xC
	PIR2 EQU 0xD
	TMR1L EQU 0xE
	TMR1H EQU 0xF
	T1CON EQU 0x10
	TMR2 EQU 0x11
	T2CON EQU 0x12
	SSPBUF EQU 0x13
	SSPCON EQU 0x14
	CCPR1L EQU 0x15
	CCPR1H EQU 0x16
	CCP1CON EQU 0x17
	RCSTA EQU 0x18
	TXREG EQU 0x19
	RCREG EQU 0x1A
	CCPR2L EQU 0x1B
	CCPR2H EQU 0x1C
	CCP2CON EQU 0x1D
	ADRESH EQU 0x1E
	ADCON0 EQU 0x1F
; registers - bank1
	OPTION_REG EQU 0x81
	TRISA EQU 0x85
	TRISB EQU 0x86
	TRISC EQU 0x87
	PIE1 EQU 0x8C
	PIE2 EQU 0x8D
	PCON EQU 0x8E
	SSPCON2 EQU 0x91
	PR2 EQU 0x92
	SSPADD EQU 0x93
	SSPSTAT EQU 0x94
	TXSTA EQU 0x98
	SPBRG EQU 0x99
	ADRESL EQU 0x9E
	ADCON1 EQU 0x9F
; registers - bank2
	EEDATA EQU 0x10C
	EEADR EQU 0x10D
	EEDATH EQU 0x10E
	EEADRH EQU 0x10F
; registers - bank3
	EECON1 EQU 0x18C
	EECON2 EQU 0x18D
***** Section 3 *****
; STATUS bits
	IRP EQU 0x7
	RP1 EQU 0x6
	RP0 EQU 0x5
	NOT_TO EQU 0x4
	NOT_PD EQU 0x3
	Z EQU 0x2
	DC EQU 0x1
	C EQU 0x0
; INTCON bits
	GIE EQU 0x7
	PEIE EQU 0x6
	T0IE EQU 0x5
	INTE EQU 0x4
	RBIE EQU 0x3
	T0IF EQU 0x2
	INTF EQU 0x1
	RBIF EQU 0x0
; PIR1 bits
	ADIF EQU 0x6
	RCIF EQU 0x5
	TXIF EQU 0x4
	SSPIF EQU 0x3
	CCP1IF EQU 0x2
	TMR2IF EQU 0x1
	TMR1IF EQU 0x0
; PIR2 bits
	CMIF EQU 0x6
	EEIF EQU 0x4
	BCLIF EQU 0x3
	CCP2IF EQU 0x0
; T1CON bits
	T1CKPS1 EQU 0x5
	T1CKPS0 EQU 0x4
	T1OSCEN EQU 0x3
	NOT_T1SYNC EQU 0x2
	T1INSYNC EQU 0x2
	T1SYNC EQU 0x2
	TMR1CS EQU 0x1
	TMR1ON EQU 0x0
; T2CON bits
	TOUTPS3 EQU 0x6
	TOUTPS2 EQU 0x5
	TOUTPS1 EQU 0x4
	TOUTPS0 EQU 0x3
	TMR2ON EQU 0x2
	T2CKPS1 EQU 0x1
	T2CKPS0 EQU 0x0
; SSPCON bits
	WCOL EQU 0x7
	SSPOV EQU 0x6
	SSPEN EQU 0x5
	CKP EQU 0x4
	SSPM3 EQU 0x3
	SSPM2 EQU 0x2
	SSPM1 EQU 0x1
	SSPM0 EQU 0x0
; CCP1CON bits
	CCP1X EQU 0x5
	CCP1Y EQU 0x4
	CCP1M3 EQU 0x3
	CCP1M2 EQU 0x2
	CCP1M1 EQU 0x1
	CCP1M0 EQU 0x0
; RCSTA bits
	SPEN EQU 0x7
	RX9 EQU 0x6
	RC9 EQU 0x6
	NOT_RC8 EQU 0x6
	RC8_9 EQU 0x6
	SREN EQU 0x5
	CREN EQU 0x4
	ADDEN EQU 0x3
	FERR EQU 0x2
	OERR EQU 0x1
	RX9D EQU 0x0
	RCD8 EQU 0x0
; CCP2CON bits
	CCP2X EQU 0x5
	CCP2Y EQU 0x4
	CCP2M3 EQU 0x3
	CCP2M2 EQU 0x2
	CCP2M1 EQU 0x1
	CCP2M0 EQU 0x0
; ADCON0 bits
	ADCS1 EQU 0x7
	ADCS0 EQU 0x6
	CHS2 EQU 0x5
	CHS1 EQU 0x4
	CHS0 EQU 0x3
	GO EQU 0x2
	NOT_DONE EQU 0x2
	GO_DONE EQU 0x2
	ADON EQU 0x0
; OPTION_REG bits
	NOT_RBPU EQU 0x7
	INTEDG EQU 0x6
	T0CS EQU 0x5
	T0SE EQU 0x4
	PSA EQU 0x3
	PS2 EQU 0x2
	PS1 EQU 0x1
	PS0 EQU 0x0
; PIE1 bits
	ADIE EQU 0x6
	RCIE EQU 0x5
	TXIE EQU 0x4
	SSPIE EQU 0x3
	CCP1IE EQU 0x2
	TMR2IE EQU 0x1
	TMR1IE EQU 0x0
; PIE2 bits
	EEIE EQU 0x4
	BCLIE EQU 0x3
	CCP2IE EQU 0x0
; PCON bits
	NOT_POR EQU 0x1
	NOT_BO EQU 0x0
	NOT_BOR EQU 0x0
; SSPCON2 bits
	GCEN EQU 0x7
	ACKSTAT EQU 0x6
	ACKDT EQU 0x5
	ACKEN EQU 0x4
	RCEN EQU 0x3
	PEN EQU 0x2
	RSEN EQU 0x1
	SEN EQU 0x0
; SSPSTAT bits
	SMP EQU 0x7
	CKE EQU 0x6
	D EQU 0x5
	I2C_DATA EQU 0x5
	NOT_A EQU 0x5
	NOT_ADDRESS EQU 0x5
	D_A EQU 0x5
	DATA_ADDRESS EQU 0x5
	P EQU 0x4
	I2C_STOP EQU 0x4
	S EQU 0x3
	I2C_START EQU 0x3
	R EQU 0x2
	I2C_READ EQU 0x2
	NOT_W EQU 0x2
	NOT_WRITE EQU 0x2
	R_W EQU 0x2
	READ_WRITE EQU 0x2
	UA EQU 0x1
	BF EQU 0x0
; TXSTA bits
	CSRC EQU 0x7
	TX9 EQU 0x6
	NOT_TX8 EQU 0x6
	TX8_9 EQU 0x6
	TXEN EQU 0x5
	SYNC EQU 0x4
	BRGH EQU 0x2
	TRMT EQU 0x1
	TX9D EQU 0x0
	TXD8 EQU 0x0
; ADCON1 bits
	ADFM EQU 0x7
	PCFG3 EQU 0x3
	PCFG2 EQU 0x2
	PCFG1 EQU 0x1
	PCFG0 EQU 0x0
; EECON1 bits
	EEPGD EQU 0x7
	WRERR EQU 0x3
	WREN EQU 0x2
	WR EQU 0x1
	RD EQU 0x0
***** Section 4 *****
01,Flash Program Memory Code Protection,3030
1,0000h to 0FFFh,0000
1,0800h to 0FFFh,1010
1,0F00h to 0FFFh,2020
1,OFF,3030
02,In-Circuit Debugger,0800
2,Enabled,0000
2,Disabled,0800
03,Flash Program Memory Write,0200
3,Enabled,0200
3,Disabled,0000
04,Data EEPROM Memory Code Protection,0100
4,ON,0000
4,OFF,0100
05,Low Voltage In-Circuit Serial Programming,0080
5,Enabled,0080
5,Disabled,0000
06,Brown-out Reset,0040
6,Enabled,0040
6,Disabled,0000
07,Power-up Timer,0008
7,Enabled,0000
7,Disabled,0008
08,Watchdog Timer,0004
8,Enabled,0004
8,Disabled,0000
09,Oscillator Selection,0003
9,LP,0000
9,XT,0001
9,HS,0002
9,RC,0003
***** Section 5 *****
1,\MCLR/Vpp,x,x,x,0
2,RA0/AN0,a,0,0,2
3,RA1/AN1,a,1,1,2
4,RA2/AN2/Vref-,a,2,2,3
5,RA3/AN3/Vref+,a,3,3,3
6,RA4/T0CKI,a,4,x,1
7,RA5/AN4/\SS,a,5,4,2
8,Vss,x,x,x,0
9,OSC1/CLKIN,x,x,x,0
10,OSC2/CLKOUT,x,x,x,0
11,RC0/T1OSO/T1CKI,c,0,x,1
12,RC1/T1OSI/CCP2,c,1,x,1
13,RC2/CCP1,c,2,x,1
14,RC3/SCK/SCL,c,3,x,1
15,RC4/SDI/SDA,c,4,x,1
16,RC5/SDO,c,5,x,1
17,RC6/TX/CK,c,6,x,1
18,RC7/RX/DT,c,7,x,1
19,Vss,x,x,x,0
20,Vdd,x,x,x,0
21,RB0/INT,b,0,x,1
22,RB1,b,1,x,1
23,RB2,b,2,x,1
24,RB3/PGM,b,3,x,1
25,RB4,b,4,x,1
26,RB5,b,5,x,1
27,RB6/PGC,b,6,x,1
28,RB7/PGD,b,7,x,1
