--
-- Generated by VASY
--
ENTITY mux2 IS
PORT(
  a	: IN BIT_VECTOR(31 DOWNTO 0);
  b	: IN BIT_VECTOR(31 DOWNTO 0);
  ctrl	: IN BIT;
  s	: OUT BIT_VECTOR(31 DOWNTO 0);
  vdd	: IN BIT;
  vss	: IN BIT
);
END mux2;

ARCHITECTURE VBE OF mux2 IS

BEGIN

  s <= a WHEN (ctrl = '0') ELSE
     b;
END VBE;
