
STM32H723ZGT6_AzureRTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004c5c  080002d0  080002d0  000012d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000007c  08004f2c  08004f2c  00005f2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08004fa8  08004fa8  00005fa8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .fini_array   00000004  08004fac  08004fac  00005fac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         00000014  24000000  08004fb0  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000c18  24000014  08004fc4  00006014  2**2
                  ALLOC
  7 ._user_heap_stack 00000604  24000c2c  08004fc4  00006c2c  2**0
                  ALLOC
  8 .ARM.attributes 0000002e  00000000  00000000  00006014  2**0
                  CONTENTS, READONLY
  9 .debug_info   0001a79a  00000000  00000000  00006042  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 00005327  00000000  00000000  000207dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 000010d0  00000000  00000000  00025b08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_rnglists 00000bf1  00000000  00000000  00026bd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  00036308  00000000  00000000  000277c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   0001df0e  00000000  00000000  0005dad1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    0014be07  00000000  00000000  0007b9df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000043  00000000  00000000  001c77e6  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000038c8  00000000  00000000  001c782c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line_str 000000e3  00000000  00000000  001cb0f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	@ (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	@ (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	24000014 	.word	0x24000014
 80002ec:	00000000 	.word	0x00000000
 80002f0:	08004f14 	.word	0x08004f14

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	@ (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	@ (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	@ (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	24000018 	.word	0x24000018
 800030c:	08004f14 	.word	0x08004f14

08000310 <_tx_initialize_low_level>:
    .thumb_func
_tx_initialize_low_level:
@
@    /* Disable interrupts during ThreadX initialization.  */
@
    CPSID   i
 8000310:	b672      	cpsid	i
    STR     r1, [r0]                                @ Setup first unused memory pointer
#endif
@
@    /* Setup Vector Table Offset Register.  */
@
    MOV     r0, #0xE000E000                         @ Build address of NVIC registers
 8000312:	f04f 20e0 	mov.w	r0, #3758153728	@ 0xe000e000
    LDR     r1, =g_pfnVectors                           @ Pickup address of vector table
 8000316:	4919      	ldr	r1, [pc, #100]	@ (800037c <__tx_DBGHandler+0x4>)
    STR     r1, [r0, #0xD08]                        @ Set vector table address
 8000318:	f8c0 1d08 	str.w	r1, [r0, #3336]	@ 0xd08
@
@    /* Set system stack pointer from vector value.  */
@
    LDR     r0, =_tx_thread_system_stack_ptr        @ Build address of system stack pointer
 800031c:	4818      	ldr	r0, [pc, #96]	@ (8000380 <__tx_DBGHandler+0x8>)
    LDR     r1, =g_pfnVectors                           @ Pickup address of vector table
 800031e:	4917      	ldr	r1, [pc, #92]	@ (800037c <__tx_DBGHandler+0x4>)
    LDR     r1, [r1]                                @ Pickup reset stack pointer
 8000320:	6809      	ldr	r1, [r1, #0]
    STR     r1, [r0]                                @ Save system stack pointer
 8000322:	6001      	str	r1, [r0, #0]
@
@    /* Enable the cycle count register.  */
@
    LDR     r0, =0xE0001000                         @ Build address of DWT register
 8000324:	4817      	ldr	r0, [pc, #92]	@ (8000384 <__tx_DBGHandler+0xc>)
    LDR     r1, [r0]                                @ Pickup the current value
 8000326:	6801      	ldr	r1, [r0, #0]
    ORR     r1, r1, #1                              @ Set the CYCCNTENA bit
 8000328:	f041 0101 	orr.w	r1, r1, #1
    STR     r1, [r0]                                @ Enable the cycle count register
 800032c:	6001      	str	r1, [r0, #0]
@
@    /* Configure SysTick for 100Hz clock, or 16384 cycles if no reference.  */
@
    MOV     r0, #0xE000E000                         @ Build address of NVIC registers
 800032e:	f04f 20e0 	mov.w	r0, #3758153728	@ 0xe000e000
    LDR     r1, =SYSTICK_CYCLES
 8000332:	4915      	ldr	r1, [pc, #84]	@ (8000388 <__tx_DBGHandler+0x10>)
    STR     r1, [r0, #0x14]                         @ Setup SysTick Reload Value
 8000334:	6141      	str	r1, [r0, #20]
    MOV     r1, #0x7                                @ Build SysTick Control Enable Value
 8000336:	f04f 0107 	mov.w	r1, #7
    STR     r1, [r0, #0x10]                         @ Setup SysTick Control
 800033a:	6101      	str	r1, [r0, #16]
@
@    /* Configure handler priorities.  */
@
    LDR     r1, =0x00000000                         @ Rsrv, UsgF, BusF, MemM
 800033c:	f04f 0100 	mov.w	r1, #0
    STR     r1, [r0, #0xD18]                        @ Setup System Handlers 4-7 Priority Registers
 8000340:	f8c0 1d18 	str.w	r1, [r0, #3352]	@ 0xd18

    LDR     r1, =0xFF000000                         @ SVCl, Rsrv, Rsrv, Rsrv
 8000344:	f04f 417f 	mov.w	r1, #4278190080	@ 0xff000000
    STR     r1, [r0, #0xD1C]                        @ Setup System Handlers 8-11 Priority Registers
 8000348:	f8c0 1d1c 	str.w	r1, [r0, #3356]	@ 0xd1c
                                                    @ Note: SVC must be lowest priority, which is 0xFF

    LDR     r1, =0x40FF0000                         @ SysT, PnSV, Rsrv, DbgM
 800034c:	490f      	ldr	r1, [pc, #60]	@ (800038c <__tx_DBGHandler+0x14>)
    STR     r1, [r0, #0xD20]                        @ Setup System Handlers 12-15 Priority Registers
 800034e:	f8c0 1d20 	str.w	r1, [r0, #3360]	@ 0xd20
                                                    @ Note: PnSV must be lowest priority, which is 0xFF
@
@    /* Return to caller.  */
@
    BX      lr
 8000352:	4770      	bx	lr

08000354 <__tx_BadHandler>:
@/* Define shells for each of the unused vectors.  */
@
    .global  __tx_BadHandler
    .thumb_func
__tx_BadHandler:
    B       __tx_BadHandler
 8000354:	f7ff bffe 	b.w	8000354 <__tx_BadHandler>

08000358 <__tx_HardfaultHandler>:
@ /* added to catch the hardfault */

    .global  __tx_HardfaultHandler
    .thumb_func
__tx_HardfaultHandler:
    B       __tx_HardfaultHandler
 8000358:	f7ff bffe 	b.w	8000358 <__tx_HardfaultHandler>

0800035c <__tx_SVCallHandler>:
@ /* added to catch the SVC */

    .global  __tx_SVCallHandler
    .thumb_func
__tx_SVCallHandler:
    B       __tx_SVCallHandler
 800035c:	f7ff bffe 	b.w	800035c <__tx_SVCallHandler>

08000360 <__tx_IntHandler>:
    .global  __tx_IntHandler
    .thumb_func
__tx_IntHandler:
@ VOID InterruptHandler (VOID)
@ {
    PUSH    {r0, lr}
 8000360:	b501      	push	{r0, lr}
@    /* BL <your C Function>.... */

#ifdef TX_EXECUTION_PROFILE_ENABLE
    BL      _tx_execution_isr_exit              @ Call the ISR exit function
#endif
    POP     {r0, lr}
 8000362:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    BX      LR
 8000366:	4770      	bx	lr

08000368 <SysTick_Handler>:
    .thumb_func
SysTick_Handler:
@ VOID TimerInterruptHandler (VOID)
@ {
@
    PUSH    {r0, lr}
 8000368:	b501      	push	{r0, lr}
#ifdef TX_EXECUTION_PROFILE_ENABLE
    BL      _tx_execution_isr_enter             @ Call the ISR enter function
#endif
    BL      _tx_timer_interrupt
 800036a:	f000 f891 	bl	8000490 <_tx_timer_interrupt>
#ifdef TX_EXECUTION_PROFILE_ENABLE
    BL      _tx_execution_isr_exit              @ Call the ISR exit function
#endif
    POP     {r0, lr}
 800036e:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    BX      LR
 8000372:	4770      	bx	lr

08000374 <__tx_NMIHandler>:

@ /* NMI, DBG handlers */
    .global  __tx_NMIHandler
    .thumb_func
__tx_NMIHandler:
    B       __tx_NMIHandler
 8000374:	f7ff bffe 	b.w	8000374 <__tx_NMIHandler>

08000378 <__tx_DBGHandler>:

    .global  __tx_DBGHandler
    .thumb_func
__tx_DBGHandler:
    B       __tx_DBGHandler
 8000378:	f7ff bffe 	b.w	8000378 <__tx_DBGHandler>
    LDR     r1, =g_pfnVectors                           @ Pickup address of vector table
 800037c:	08000000 	.word	0x08000000
    LDR     r0, =_tx_thread_system_stack_ptr        @ Build address of system stack pointer
 8000380:	24000620 	.word	0x24000620
    LDR     r0, =0xE0001000                         @ Build address of DWT register
 8000384:	e0001000 	.word	0xe0001000
    LDR     r1, =SYSTICK_CYCLES
 8000388:	03473bbf 	.word	0x03473bbf
    LDR     r1, =0x40FF0000                         @ SysT, PnSV, Rsrv, DbgM
 800038c:	40ff0000 	.word	0x40ff0000

08000390 <_tx_thread_schedule>:
       from the first schedule request. Subsequent scheduling occurs
       from the PendSV handling routine below. */

    /* Clear the preempt-disable flag to enable rescheduling after initialization on Cortex-M targets.  */

    MOV     r0, #0                                  // Build value for TX_FALSE
 8000390:	f04f 0000 	mov.w	r0, #0
    LDR     r2, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 8000394:	4a2a      	ldr	r2, [pc, #168]	@ (8000440 <tx_thread_fpu_disable+0x2>)
    STR     r0, [r2, #0]                            // Clear preempt disable flag
 8000396:	6010      	str	r0, [r2, #0]

    /* Clear CONTROL.FPCA bit so VFP registers aren't unnecessarily stacked.  */

#ifdef __ARM_FP
    MRS     r0, CONTROL                             // Pickup current CONTROL register
 8000398:	f3ef 8014 	mrs	r0, CONTROL
    BIC     r0, r0, #4                              // Clear the FPCA bit
 800039c:	f020 0004 	bic.w	r0, r0, #4
    MSR     CONTROL, r0                             // Setup new CONTROL register
 80003a0:	f380 8814 	msr	CONTROL, r0
#endif

    /* Enable interrupts */
    CPSIE   i
 80003a4:	b662      	cpsie	i

    /* Enter the scheduler for the first time.  */

    MOV     r0, #0x10000000                         // Load PENDSVSET bit
 80003a6:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
    MOV     r1, #0xE000E000                         // Load NVIC base
 80003aa:	f04f 21e0 	mov.w	r1, #3758153728	@ 0xe000e000
    STR     r0, [r1, #0xD04]                        // Set PENDSVBIT in ICSR
 80003ae:	f8c1 0d04 	str.w	r0, [r1, #3332]	@ 0xd04
    DSB                                             // Complete all memory accesses
 80003b2:	f3bf 8f4f 	dsb	sy
    ISB                                             // Flush pipeline
 80003b6:	f3bf 8f6f 	isb	sy

080003ba <__tx_wait_here>:

    /* Wait here for the PendSV to take place.  */

__tx_wait_here:
    B       __tx_wait_here                          // Wait for the PendSV to happen
 80003ba:	e7fe      	b.n	80003ba <__tx_wait_here>

080003bc <PendSV_Handler>:
#else
    CPSIE   i                                       // Enable interrupts
#endif  /* TX_PORT_USE_BASEPRI */
#endif  /* EXECUTION PROFILE */

    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 80003bc:	4821      	ldr	r0, [pc, #132]	@ (8000444 <tx_thread_fpu_disable+0x6>)
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 80003be:	4a22      	ldr	r2, [pc, #136]	@ (8000448 <tx_thread_fpu_disable+0xa>)
    MOV     r3, #0                                  // Build NULL value
 80003c0:	f04f 0300 	mov.w	r3, #0
    LDR     r1, [r0]                                // Pickup current thread pointer
 80003c4:	6801      	ldr	r1, [r0, #0]

    /* Determine if there is a current thread to finish preserving.  */

    CBZ     r1, __tx_ts_new                         // If NULL, skip preservation
 80003c6:	b191      	cbz	r1, 80003ee <__tx_ts_new>

    /* Recover PSP and preserve current thread context.  */

    STR     r3, [r0]                                // Set _tx_thread_current_ptr to NULL
 80003c8:	6003      	str	r3, [r0, #0]
    MRS     r12, PSP                                // Pickup PSP pointer (thread's stack pointer)
 80003ca:	f3ef 8c09 	mrs	ip, PSP
    STMDB   r12!, {r4-r11}                          // Save its remaining registers
 80003ce:	e92c 0ff0 	stmdb	ip!, {r4, r5, r6, r7, r8, r9, sl, fp}
#ifdef __ARM_FP
    TST     LR, #0x10                               // Determine if the VFP extended frame is present
 80003d2:	f01e 0f10 	tst.w	lr, #16
    BNE     _skip_vfp_save
 80003d6:	d101      	bne.n	80003dc <_skip_vfp_save>
    VSTMDB  r12!,{s16-s31}                          // Yes, save additional VFP registers
 80003d8:	ed2c 8a10 	vstmdb	ip!, {s16-s31}

080003dc <_skip_vfp_save>:
_skip_vfp_save:
#endif
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 80003dc:	4c1b      	ldr	r4, [pc, #108]	@ (800044c <tx_thread_fpu_disable+0xe>)
    STMDB   r12!, {LR}                              // Save LR on the stack
 80003de:	f84c ed04 	str.w	lr, [ip, #-4]!

    /* Determine if time-slice is active. If it isn't, skip time handling processing.  */

    LDR     r5, [r4]                                // Pickup current time-slice
 80003e2:	6825      	ldr	r5, [r4, #0]
    STR     r12, [r1, #8]                           // Save the thread stack pointer
 80003e4:	f8c1 c008 	str.w	ip, [r1, #8]
    CBZ     r5, __tx_ts_new                         // If not active, skip processing
 80003e8:	b10d      	cbz	r5, 80003ee <__tx_ts_new>

    /* Time-slice is active, save the current thread's time-slice and clear the global time-slice variable.  */

    STR     r5, [r1, #24]                           // Save current time-slice
 80003ea:	618d      	str	r5, [r1, #24]

    /* Clear the global time-slice.  */

    STR     r3, [r4]                                // Clear time-slice
 80003ec:	6023      	str	r3, [r4, #0]

080003ee <__tx_ts_new>:

#ifdef TX_PORT_USE_BASEPRI
    LDR     r1, =TX_PORT_BASEPRI                    // Mask interrupt priorities =< TX_PORT_BASEPRI
    MSR     BASEPRI, r1
#else
    CPSID   i                                       // Disable interrupts
 80003ee:	b672      	cpsid	i
#endif
    LDR     r1, [r2]                                // Is there another thread ready to execute?
 80003f0:	6811      	ldr	r1, [r2, #0]
    CBZ     r1, __tx_ts_wait                        // No, skip to the wait processing
 80003f2:	b1b1      	cbz	r1, 8000422 <__tx_ts_wait>

    /* Yes, another thread is ready for else, make the current thread the new thread.  */

    STR     r1, [r0]                                // Setup the current thread pointer to the new thread
 80003f4:	6001      	str	r1, [r0, #0]
#ifdef TX_PORT_USE_BASEPRI
    MOV     r4, #0                                  // Disable BASEPRI masking (enable interrupts)
    MSR     BASEPRI, r4
#else
    CPSIE   i                                       // Enable interrupts
 80003f6:	b662      	cpsie	i

080003f8 <__tx_ts_restore>:
#endif

    /* Increment the thread run count.  */

__tx_ts_restore:
    LDR     r7, [r1, #4]                            // Pickup the current thread run count
 80003f8:	684f      	ldr	r7, [r1, #4]
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 80003fa:	4c14      	ldr	r4, [pc, #80]	@ (800044c <tx_thread_fpu_disable+0xe>)
    LDR     r5, [r1, #24]                           // Pickup thread's current time-slice
 80003fc:	698d      	ldr	r5, [r1, #24]
    ADD     r7, r7, #1                              // Increment the thread run count
 80003fe:	f107 0701 	add.w	r7, r7, #1
    STR     r7, [r1, #4]                            // Store the new run count
 8000402:	604f      	str	r7, [r1, #4]

    /* Setup global time-slice with thread's current time-slice.  */

    STR     r5, [r4]                                // Setup global time-slice
 8000404:	6025      	str	r5, [r4, #0]
    POP     {r0, r1}                                // Recover r0 and r1
#endif

    /* Restore the thread context and PSP.  */

    LDR     r12, [r1, #8]                           // Pickup thread's stack pointer
 8000406:	f8d1 c008 	ldr.w	ip, [r1, #8]
    LDMIA   r12!, {LR}                              // Pickup LR
 800040a:	f85c eb04 	ldr.w	lr, [ip], #4
#ifdef __ARM_FP
    TST     LR, #0x10                               // Determine if the VFP extended frame is present
 800040e:	f01e 0f10 	tst.w	lr, #16
    BNE     _skip_vfp_restore                       // If not, skip VFP restore
 8000412:	d101      	bne.n	8000418 <_skip_vfp_restore>
    VLDMIA  r12!, {s16-s31}                         // Yes, restore additional VFP registers
 8000414:	ecbc 8a10 	vldmia	ip!, {s16-s31}

08000418 <_skip_vfp_restore>:
_skip_vfp_restore:
#endif
    LDMIA   r12!, {r4-r11}                          // Recover thread's registers
 8000418:	e8bc 0ff0 	ldmia.w	ip!, {r4, r5, r6, r7, r8, r9, sl, fp}
    MSR     PSP, r12                                // Setup the thread's stack pointer
 800041c:	f38c 8809 	msr	PSP, ip

    /* Return to thread.  */

    BX      lr                                      // Return to thread!
 8000420:	4770      	bx	lr

08000422 <__tx_ts_wait>:
__tx_ts_wait:
#ifdef TX_PORT_USE_BASEPRI
    LDR     r1, =TX_PORT_BASEPRI                    // Mask interrupt priorities =< TX_PORT_BASEPRI
    MSR     BASEPRI, r1
#else
    CPSID   i                                       // Disable interrupts
 8000422:	b672      	cpsid	i
#endif
    LDR     r1, [r2]                                // Pickup the next thread to execute pointer
 8000424:	6811      	ldr	r1, [r2, #0]
    STR     r1, [r0]                                // Store it in the current pointer
 8000426:	6001      	str	r1, [r0, #0]
    CBNZ    r1, __tx_ts_ready                       // If non-NULL, a new thread is ready!
 8000428:	b909      	cbnz	r1, 800042e <__tx_ts_ready>

#ifdef TX_PORT_USE_BASEPRI
    MOV     r4, #0                                  // Disable BASEPRI masking (enable interrupts)
    MSR     BASEPRI, r4
#else
    CPSIE   i                                       // Enable interrupts
 800042a:	b662      	cpsie	i
#endif
    B       __tx_ts_wait                            // Loop to continue waiting
 800042c:	e7f9      	b.n	8000422 <__tx_ts_wait>

0800042e <__tx_ts_ready>:

    /* At this point, we have a new thread ready to go. Clear any newly pended PendSV - since we are
       already in the handler!  */

__tx_ts_ready:
    MOV     r7, #0x08000000                         // Build clear PendSV value
 800042e:	f04f 6700 	mov.w	r7, #134217728	@ 0x8000000
    MOV     r8, #0xE000E000                         // Build base NVIC address
 8000432:	f04f 28e0 	mov.w	r8, #3758153728	@ 0xe000e000
    STR     r7, [r8, #0xD04]                        // Clear any PendSV
 8000436:	f8c8 7d04 	str.w	r7, [r8, #3332]	@ 0xd04
    /* Re-enable interrupts and restore new thread.  */
#ifdef TX_PORT_USE_BASEPRI
    MOV     r4, #0                                  // Disable BASEPRI masking (enable interrupts)
    MSR     BASEPRI, r4
#else
    CPSIE   i                                       // Enable interrupts
 800043a:	b662      	cpsie	i
#endif
    B       __tx_ts_restore                         // Restore the thread
 800043c:	e7dc      	b.n	80003f8 <__tx_ts_restore>

0800043e <tx_thread_fpu_disable>:
tx_thread_fpu_disable:

    /* Automatic VPF logic is supported, this function is present only for
       backward compatibility purposes and therefore simply returns.  */

    BX      LR                                      // Return to caller
 800043e:	4770      	bx	lr
    LDR     r2, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 8000440:	240006bc 	.word	0x240006bc
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 8000444:	24000624 	.word	0x24000624
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 8000448:	24000628 	.word	0x24000628
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 800044c:	24000c28 	.word	0x24000c28

08000450 <_tx_thread_stack_build>:
                       pc          Initial value for pc
                       xPSR        Initial value for xPSR

    Stack Bottom: (higher memory address)  */

    LDR     r2, [r0, #16]                           // Pickup end of stack area
 8000450:	6902      	ldr	r2, [r0, #16]
    BIC     r2, r2, #0x7                            // Align frame for 8-byte alignment
 8000452:	f022 0207 	bic.w	r2, r2, #7
    SUB     r2, r2, #68                             // Subtract frame size
 8000456:	f1a2 0244 	sub.w	r2, r2, #68	@ 0x44
    LDR     r3, =0xFFFFFFFD                         // Build initial LR value
 800045a:	f06f 0302 	mvn.w	r3, #2
    STR     r3, [r2, #0]                            // Save on the stack
 800045e:	6013      	str	r3, [r2, #0]

    /* Actually build the stack frame.  */

    MOV     r3, #0                                  // Build initial register value
 8000460:	f04f 0300 	mov.w	r3, #0
    STR     r3, [r2, #4]                            // Store initial r4
 8000464:	6053      	str	r3, [r2, #4]
    STR     r3, [r2, #8]                            // Store initial r5
 8000466:	6093      	str	r3, [r2, #8]
    STR     r3, [r2, #12]                           // Store initial r6
 8000468:	60d3      	str	r3, [r2, #12]
    STR     r3, [r2, #16]                           // Store initial r7
 800046a:	6113      	str	r3, [r2, #16]
    STR     r3, [r2, #20]                           // Store initial r8
 800046c:	6153      	str	r3, [r2, #20]
    STR     r3, [r2, #24]                           // Store initial r9
 800046e:	6193      	str	r3, [r2, #24]
    STR     r3, [r2, #28]                           // Store initial r10
 8000470:	61d3      	str	r3, [r2, #28]
    STR     r3, [r2, #32]                           // Store initial r11
 8000472:	6213      	str	r3, [r2, #32]

    /* Hardware stack follows.  */

    STR     r3, [r2, #36]                           // Store initial r0
 8000474:	6253      	str	r3, [r2, #36]	@ 0x24
    STR     r3, [r2, #40]                           // Store initial r1
 8000476:	6293      	str	r3, [r2, #40]	@ 0x28
    STR     r3, [r2, #44]                           // Store initial r2
 8000478:	62d3      	str	r3, [r2, #44]	@ 0x2c
    STR     r3, [r2, #48]                           // Store initial r3
 800047a:	6313      	str	r3, [r2, #48]	@ 0x30
    STR     r3, [r2, #52]                           // Store initial r12
 800047c:	6353      	str	r3, [r2, #52]	@ 0x34
    MOV     r3, #0xFFFFFFFF                         // Poison EXC_RETURN value
 800047e:	f04f 33ff 	mov.w	r3, #4294967295
    STR     r3, [r2, #56]                           // Store initial lr
 8000482:	6393      	str	r3, [r2, #56]	@ 0x38
    STR     r1, [r2, #60]                           // Store initial pc
 8000484:	63d1      	str	r1, [r2, #60]	@ 0x3c
    MOV     r3, #0x01000000                         // Only T-bit need be set
 8000486:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
    STR     r3, [r2, #64]                           // Store initial xPSR
 800048a:	6413      	str	r3, [r2, #64]	@ 0x40

    /* Setup stack pointer.  */
    // thread_ptr -> tx_thread_stack_ptr =  r2;

    STR     r2, [r0, #8]                            // Save stack pointer in thread's
 800048c:	6082      	str	r2, [r0, #8]
                                                    //   control block
    BX      lr                                      // Return to caller
 800048e:	4770      	bx	lr

08000490 <_tx_timer_interrupt>:
       for use.  */

    /* Increment the system clock.  */
    // _tx_timer_system_clock++;

    LDR     r1, =_tx_timer_system_clock             // Pickup address of system clock
 8000490:	4922      	ldr	r1, [pc, #136]	@ (800051c <__tx_timer_nothing_expired+0x6>)
    LDR     r0, [r1, #0]                            // Pickup system clock
 8000492:	6808      	ldr	r0, [r1, #0]
    ADD     r0, r0, #1                              // Increment system clock
 8000494:	f100 0001 	add.w	r0, r0, #1
    STR     r0, [r1, #0]                            // Store new system clock
 8000498:	6008      	str	r0, [r1, #0]

    /* Test for time-slice expiration.  */
    // if (_tx_timer_time_slice)
    // {

    LDR     r3, =_tx_timer_time_slice               // Pickup address of time-slice
 800049a:	4b21      	ldr	r3, [pc, #132]	@ (8000520 <__tx_timer_nothing_expired+0xa>)
    LDR     r2, [r3, #0]                            // Pickup time-slice
 800049c:	681a      	ldr	r2, [r3, #0]
    CBZ     r2, __tx_timer_no_time_slice            // Is it non-active?
 800049e:	b13a      	cbz	r2, 80004b0 <__tx_timer_no_time_slice>
                                                    // Yes, skip time-slice processing

       /* Decrement the time_slice.  */
       // _tx_timer_time_slice--;

    SUB     r2, r2, #1                              // Decrement the time-slice
 80004a0:	f1a2 0201 	sub.w	r2, r2, #1
    STR     r2, [r3, #0]                            // Store new time-slice value
 80004a4:	601a      	str	r2, [r3, #0]

       /* Check for expiration.  */
       // if (__tx_timer_time_slice == 0)

    CBNZ    r2, __tx_timer_no_time_slice            // Has it expired?
 80004a6:	b91a      	cbnz	r2, 80004b0 <__tx_timer_no_time_slice>
                                                    // No, skip expiration processing

       /* Set the time-slice expired flag.  */
       // _tx_timer_expired_time_slice =  TX_TRUE;

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup address of expired flag
 80004a8:	4b1e      	ldr	r3, [pc, #120]	@ (8000524 <__tx_timer_nothing_expired+0xe>)
    MOV     r0, #1                                  // Build expired value
 80004aa:	f04f 0001 	mov.w	r0, #1
    STR     r0, [r3, #0]                            // Set time-slice expiration flag
 80004ae:	6018      	str	r0, [r3, #0]

080004b0 <__tx_timer_no_time_slice>:

    /* Test for timer expiration.  */
    // if (*_tx_timer_current_ptr)
    // {

    LDR     r1, =_tx_timer_current_ptr              // Pickup current timer pointer address
 80004b0:	491d      	ldr	r1, [pc, #116]	@ (8000528 <__tx_timer_nothing_expired+0x12>)
    LDR     r0, [r1, #0]                            // Pickup current timer
 80004b2:	6808      	ldr	r0, [r1, #0]
    LDR     r2, [r0, #0]                            // Pickup timer list entry
 80004b4:	6802      	ldr	r2, [r0, #0]
    CBZ     r2, __tx_timer_no_timer                 // Is there anything in the list?
 80004b6:	b122      	cbz	r2, 80004c2 <__tx_timer_no_timer>
                                                    // No, just increment the timer

        /* Set expiration flag.  */
        // _tx_timer_expired =  TX_TRUE;

    LDR     r3, =_tx_timer_expired                  // Pickup expiration flag address
 80004b8:	4b1c      	ldr	r3, [pc, #112]	@ (800052c <__tx_timer_nothing_expired+0x16>)
    MOV     r2, #1                                  // Build expired value
 80004ba:	f04f 0201 	mov.w	r2, #1
    STR     r2, [r3, #0]                            // Set expired flag
 80004be:	601a      	str	r2, [r3, #0]
    B       __tx_timer_done                         // Finished timer processing
 80004c0:	e008      	b.n	80004d4 <__tx_timer_done>

080004c2 <__tx_timer_no_timer>:
__tx_timer_no_timer:

        /* No timer expired, increment the timer pointer.  */
        // _tx_timer_current_ptr++;

    ADD     r0, r0, #4                              // Move to next timer
 80004c2:	f100 0004 	add.w	r0, r0, #4

        /* Check for wrap-around.  */
        // if (_tx_timer_current_ptr == _tx_timer_list_end)

    LDR     r3, =_tx_timer_list_end                 // Pickup addr of timer list end
 80004c6:	4b1a      	ldr	r3, [pc, #104]	@ (8000530 <__tx_timer_nothing_expired+0x1a>)
    LDR     r2, [r3, #0]                            // Pickup list end
 80004c8:	681a      	ldr	r2, [r3, #0]
    CMP     r0, r2                                  // Are we at list end?
 80004ca:	4290      	cmp	r0, r2
    BNE     __tx_timer_skip_wrap                    // No, skip wrap-around logic
 80004cc:	d101      	bne.n	80004d2 <__tx_timer_skip_wrap>

            /* Wrap to beginning of list.  */
            // _tx_timer_current_ptr =  _tx_timer_list_start;

    LDR     r3, =_tx_timer_list_start               // Pickup addr of timer list start
 80004ce:	4b19      	ldr	r3, [pc, #100]	@ (8000534 <__tx_timer_nothing_expired+0x1e>)
    LDR     r0, [r3, #0]                            // Set current pointer to list start
 80004d0:	6818      	ldr	r0, [r3, #0]

080004d2 <__tx_timer_skip_wrap>:

__tx_timer_skip_wrap:

    STR     r0, [r1, #0]                            // Store new current timer pointer
 80004d2:	6008      	str	r0, [r1, #0]

080004d4 <__tx_timer_done>:

    /* See if anything has expired.  */
    // if ((_tx_timer_expired_time_slice) || (_tx_timer_expired))
    // {

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup addr of expired flag
 80004d4:	4b13      	ldr	r3, [pc, #76]	@ (8000524 <__tx_timer_nothing_expired+0xe>)
    LDR     r2, [r3, #0]                            // Pickup time-slice expired flag
 80004d6:	681a      	ldr	r2, [r3, #0]
    CBNZ    r2, __tx_something_expired              // Did a time-slice expire?
 80004d8:	b912      	cbnz	r2, 80004e0 <__tx_something_expired>
                                                    // If non-zero, time-slice expired
    LDR     r1, =_tx_timer_expired                  // Pickup addr of other expired flag
 80004da:	4914      	ldr	r1, [pc, #80]	@ (800052c <__tx_timer_nothing_expired+0x16>)
    LDR     r0, [r1, #0]                            // Pickup timer expired flag
 80004dc:	6808      	ldr	r0, [r1, #0]
    CBZ     r0, __tx_timer_nothing_expired          // Did a timer expire?
 80004de:	b1d0      	cbz	r0, 8000516 <__tx_timer_nothing_expired>

080004e0 <__tx_something_expired>:
                                                    // No, nothing expired

__tx_something_expired:

    STMDB   sp!, {r0, lr}                           // Save the lr register on the stack
 80004e0:	e92d 4001 	stmdb	sp!, {r0, lr}

    /* Did a timer expire?  */
    // if (_tx_timer_expired)
    // {

    LDR     r1, =_tx_timer_expired                  // Pickup addr of expired flag
 80004e4:	4911      	ldr	r1, [pc, #68]	@ (800052c <__tx_timer_nothing_expired+0x16>)
    LDR     r0, [r1, #0]                            // Pickup timer expired flag
 80004e6:	6808      	ldr	r0, [r1, #0]
    CBZ     r0, __tx_timer_dont_activate            // Check for timer expiration
 80004e8:	b108      	cbz	r0, 80004ee <__tx_timer_dont_activate>
                                                    // If not set, skip timer activation

        /* Process timer expiration.  */
        // _tx_timer_expiration_process();

    BL      _tx_timer_expiration_process            // Call the timer expiration handling routine
 80004ea:	f003 fec7 	bl	800427c <_tx_timer_expiration_process>

080004ee <__tx_timer_dont_activate>:

    /* Did time slice expire?  */
    // if (_tx_timer_expired_time_slice)
    // {

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup addr of time-slice expired
 80004ee:	4b0d      	ldr	r3, [pc, #52]	@ (8000524 <__tx_timer_nothing_expired+0xe>)
    LDR     r2, [r3, #0]                            // Pickup the actual flag
 80004f0:	681a      	ldr	r2, [r3, #0]
    CBZ     r2, __tx_timer_not_ts_expiration        // See if the flag is set
 80004f2:	b172      	cbz	r2, 8000512 <__tx_timer_not_ts_expiration>
                                                    // No, skip time-slice processing

        /* Time slice interrupted thread.  */
        // _tx_thread_time_slice();

    BL      _tx_thread_time_slice                   // Call time-slice processing
 80004f4:	f003 fe34 	bl	8004160 <_tx_thread_time_slice>
    LDR     r0, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 80004f8:	480f      	ldr	r0, [pc, #60]	@ (8000538 <__tx_timer_nothing_expired+0x22>)
    LDR     r1, [r0]                                // Is the preempt disable flag set?
 80004fa:	6801      	ldr	r1, [r0, #0]
    CBNZ    r1, __tx_timer_skip_time_slice          // Yes, skip the PendSV logic
 80004fc:	b949      	cbnz	r1, 8000512 <__tx_timer_not_ts_expiration>
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 80004fe:	480f      	ldr	r0, [pc, #60]	@ (800053c <__tx_timer_nothing_expired+0x26>)
    LDR     r1, [r0]                                // Pickup the current thread pointer
 8000500:	6801      	ldr	r1, [r0, #0]
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 8000502:	4a0f      	ldr	r2, [pc, #60]	@ (8000540 <__tx_timer_nothing_expired+0x2a>)
    LDR     r3, [r2]                                // Pickup the execute thread pointer
 8000504:	6813      	ldr	r3, [r2, #0]
    LDR     r0, =0xE000ED04                         // Build address of control register
 8000506:	480f      	ldr	r0, [pc, #60]	@ (8000544 <__tx_timer_nothing_expired+0x2e>)
    LDR     r2, =0x10000000                         // Build value for PendSV bit
 8000508:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
    CMP     r1, r3                                  // Are they the same?
 800050c:	4299      	cmp	r1, r3
    BEQ     __tx_timer_skip_time_slice              // If the same, there was no time-slice performed
 800050e:	d000      	beq.n	8000512 <__tx_timer_not_ts_expiration>
    STR     r2, [r0]                                // Not the same, issue the PendSV for preemption
 8000510:	6002      	str	r2, [r0, #0]

08000512 <__tx_timer_not_ts_expiration>:

    // }

__tx_timer_not_ts_expiration:

    LDMIA   sp!, {r0, lr}                           // Recover lr register (r0 is just there for
 8000512:	e8bd 4001 	ldmia.w	sp!, {r0, lr}

08000516 <__tx_timer_nothing_expired>:

    // }

__tx_timer_nothing_expired:

    DSB                                             // Complete all memory access
 8000516:	f3bf 8f4f 	dsb	sy
    BX      lr                                      // Return to caller
 800051a:	4770      	bx	lr
    LDR     r1, =_tx_timer_system_clock             // Pickup address of system clock
 800051c:	240006c8 	.word	0x240006c8
    LDR     r3, =_tx_timer_time_slice               // Pickup address of time-slice
 8000520:	24000c28 	.word	0x24000c28
    LDR     r3, =_tx_timer_expired_time_slice       // Pickup address of expired flag
 8000524:	240006cc 	.word	0x240006cc
    LDR     r1, =_tx_timer_current_ptr              // Pickup current timer pointer address
 8000528:	24000758 	.word	0x24000758
    LDR     r3, =_tx_timer_expired                  // Pickup expiration flag address
 800052c:	2400075c 	.word	0x2400075c
    LDR     r3, =_tx_timer_list_end                 // Pickup addr of timer list end
 8000530:	24000754 	.word	0x24000754
    LDR     r3, =_tx_timer_list_start               // Pickup addr of timer list start
 8000534:	24000750 	.word	0x24000750
    LDR     r0, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 8000538:	240006bc 	.word	0x240006bc
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 800053c:	24000624 	.word	0x24000624
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 8000540:	24000628 	.word	0x24000628
    LDR     r0, =0xE000ED04                         // Build address of control register
 8000544:	e000ed04 	.word	0xe000ed04

08000548 <tx_application_define>:
  * @brief  Define the initial system.
  * @param  first_unused_memory : Pointer to the first unused memory
  * @retval None
  */
VOID tx_application_define(VOID *first_unused_memory)
{
 8000548:	b580      	push	{r7, lr}
 800054a:	b086      	sub	sp, #24
 800054c:	af02      	add	r7, sp, #8
 800054e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN  tx_application_define_1*/

  /* USER CODE END  tx_application_define_1 */
#if (USE_STATIC_ALLOCATION == 1)
  UINT status = TX_SUCCESS;
 8000550:	2300      	movs	r3, #0
 8000552:	60fb      	str	r3, [r7, #12]
  VOID *memory_ptr;

  if (tx_byte_pool_create(&tx_app_byte_pool, "Tx App memory pool", tx_byte_pool_buffer, TX_APP_MEM_POOL_SIZE) != TX_SUCCESS)
 8000554:	2334      	movs	r3, #52	@ 0x34
 8000556:	9300      	str	r3, [sp, #0]
 8000558:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800055c:	4a0b      	ldr	r2, [pc, #44]	@ (800058c <tx_application_define+0x44>)
 800055e:	490c      	ldr	r1, [pc, #48]	@ (8000590 <tx_application_define+0x48>)
 8000560:	480c      	ldr	r0, [pc, #48]	@ (8000594 <tx_application_define+0x4c>)
 8000562:	f004 f935 	bl	80047d0 <_txe_byte_pool_create>
 8000566:	4603      	mov	r3, r0
 8000568:	2b00      	cmp	r3, #0
 800056a:	d10a      	bne.n	8000582 <tx_application_define+0x3a>
  {
    /* USER CODE BEGIN TX_Byte_Pool_Success */

    /* USER CODE END TX_Byte_Pool_Success */

    memory_ptr = (VOID *)&tx_app_byte_pool;
 800056c:	4b09      	ldr	r3, [pc, #36]	@ (8000594 <tx_application_define+0x4c>)
 800056e:	60bb      	str	r3, [r7, #8]
    status = App_ThreadX_Init(memory_ptr);
 8000570:	68b8      	ldr	r0, [r7, #8]
 8000572:	f000 f811 	bl	8000598 <App_ThreadX_Init>
 8000576:	60f8      	str	r0, [r7, #12]
    if (status != TX_SUCCESS)
 8000578:	68fb      	ldr	r3, [r7, #12]
 800057a:	2b00      	cmp	r3, #0
 800057c:	d001      	beq.n	8000582 <tx_application_define+0x3a>
    {
      /* USER CODE BEGIN  App_ThreadX_Init_Error */
      while(1)
 800057e:	bf00      	nop
 8000580:	e7fd      	b.n	800057e <tx_application_define+0x36>
  /* USER CODE BEGIN DYNAMIC_MEM_ALLOC */
  (void)first_unused_memory;
  /* USER CODE END DYNAMIC_MEM_ALLOC */
#endif

}
 8000582:	bf00      	nop
 8000584:	3710      	adds	r7, #16
 8000586:	46bd      	mov	sp, r7
 8000588:	bd80      	pop	{r7, pc}
 800058a:	bf00      	nop
 800058c:	24000030 	.word	0x24000030
 8000590:	08004f2c 	.word	0x08004f2c
 8000594:	24000430 	.word	0x24000430

08000598 <App_ThreadX_Init>:
  * @brief  Application ThreadX Initialization.
  * @param memory_ptr: memory pointer
  * @retval int
  */
UINT App_ThreadX_Init(VOID *memory_ptr)
{
 8000598:	b580      	push	{r7, lr}
 800059a:	b08e      	sub	sp, #56	@ 0x38
 800059c:	af08      	add	r7, sp, #32
 800059e:	6078      	str	r0, [r7, #4]
  UINT ret = TX_SUCCESS;
 80005a0:	2300      	movs	r3, #0
 80005a2:	617b      	str	r3, [r7, #20]
  TX_BYTE_POOL *byte_pool = (TX_BYTE_POOL*)memory_ptr;
 80005a4:	687b      	ldr	r3, [r7, #4]
 80005a6:	613b      	str	r3, [r7, #16]

  /* USER CODE END App_ThreadX_MEM_POOL */
  CHAR *pointer;

  /* Allocate the stack for tx app thread  */
  if (tx_byte_allocate(byte_pool, (VOID**) &pointer,
 80005a8:	f107 010c 	add.w	r1, r7, #12
 80005ac:	2300      	movs	r3, #0
 80005ae:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80005b2:	6938      	ldr	r0, [r7, #16]
 80005b4:	f004 f898 	bl	80046e8 <_txe_byte_allocate>
 80005b8:	4603      	mov	r3, r0
 80005ba:	2b00      	cmp	r3, #0
 80005bc:	d001      	beq.n	80005c2 <App_ThreadX_Init+0x2a>
                       TX_APP_STACK_SIZE, TX_NO_WAIT) != TX_SUCCESS)
  {
    return TX_POOL_ERROR;
 80005be:	2302      	movs	r3, #2
 80005c0:	e04b      	b.n	800065a <App_ThreadX_Init+0xc2>
  }
  /* Create tx app thread.  */
  if (tx_thread_create(&tx_app_thread, "tx app thread", tx_app_thread_entry, 0, pointer,
 80005c2:	68fb      	ldr	r3, [r7, #12]
 80005c4:	22b0      	movs	r2, #176	@ 0xb0
 80005c6:	9206      	str	r2, [sp, #24]
 80005c8:	2201      	movs	r2, #1
 80005ca:	9205      	str	r2, [sp, #20]
 80005cc:	2200      	movs	r2, #0
 80005ce:	9204      	str	r2, [sp, #16]
 80005d0:	220a      	movs	r2, #10
 80005d2:	9203      	str	r2, [sp, #12]
 80005d4:	220a      	movs	r2, #10
 80005d6:	9202      	str	r2, [sp, #8]
 80005d8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80005dc:	9201      	str	r2, [sp, #4]
 80005de:	9300      	str	r3, [sp, #0]
 80005e0:	2300      	movs	r3, #0
 80005e2:	4a20      	ldr	r2, [pc, #128]	@ (8000664 <App_ThreadX_Init+0xcc>)
 80005e4:	4920      	ldr	r1, [pc, #128]	@ (8000668 <App_ThreadX_Init+0xd0>)
 80005e6:	4821      	ldr	r0, [pc, #132]	@ (800066c <App_ThreadX_Init+0xd4>)
 80005e8:	f004 fb76 	bl	8004cd8 <_txe_thread_create>
 80005ec:	4603      	mov	r3, r0
 80005ee:	2b00      	cmp	r3, #0
 80005f0:	d001      	beq.n	80005f6 <App_ThreadX_Init+0x5e>
                       TX_APP_STACK_SIZE, TX_APP_THREAD_PRIO, TX_APP_THREAD_PREEMPTION_THRESHOLD,
                       TX_APP_THREAD_TIME_SLICE, TX_APP_THREAD_AUTO_START) != TX_SUCCESS)
  {
    return TX_THREAD_ERROR;
 80005f2:	230e      	movs	r3, #14
 80005f4:	e031      	b.n	800065a <App_ThreadX_Init+0xc2>
  }
  /* Allocate the stack for tx app queue.  */
  if (tx_byte_allocate(byte_pool, (VOID **) &pointer,
 80005f6:	f107 010c 	add.w	r1, r7, #12
 80005fa:	2300      	movs	r3, #0
 80005fc:	2204      	movs	r2, #4
 80005fe:	6938      	ldr	r0, [r7, #16]
 8000600:	f004 f872 	bl	80046e8 <_txe_byte_allocate>
 8000604:	4603      	mov	r3, r0
 8000606:	2b00      	cmp	r3, #0
 8000608:	d001      	beq.n	800060e <App_ThreadX_Init+0x76>
                       TX_APP_MSG_QUEUE_FULL_SIZE * sizeof(ULONG), TX_NO_WAIT) != TX_SUCCESS)
  {
    return TX_POOL_ERROR;
 800060a:	2302      	movs	r3, #2
 800060c:	e025      	b.n	800065a <App_ThreadX_Init+0xc2>
  }
  /* Create tx app queue.  */
  if (tx_queue_create(&tx_app_msg_queue, "tx app queue", TX_APP_SINGLE_MSG_SIZE,
 800060e:	68fb      	ldr	r3, [r7, #12]
 8000610:	2238      	movs	r2, #56	@ 0x38
 8000612:	9201      	str	r2, [sp, #4]
 8000614:	2204      	movs	r2, #4
 8000616:	9200      	str	r2, [sp, #0]
 8000618:	2201      	movs	r2, #1
 800061a:	4915      	ldr	r1, [pc, #84]	@ (8000670 <App_ThreadX_Init+0xd8>)
 800061c:	4815      	ldr	r0, [pc, #84]	@ (8000674 <App_ThreadX_Init+0xdc>)
 800061e:	f004 fa15 	bl	8004a4c <_txe_queue_create>
 8000622:	4603      	mov	r3, r0
 8000624:	2b00      	cmp	r3, #0
 8000626:	d001      	beq.n	800062c <App_ThreadX_Init+0x94>
                      pointer, TX_APP_MSG_QUEUE_FULL_SIZE * sizeof(ULONG)) != TX_SUCCESS)
  {
    return TX_QUEUE_ERROR;
 8000628:	2309      	movs	r3, #9
 800062a:	e016      	b.n	800065a <App_ThreadX_Init+0xc2>
  }

  /* Create tx app semaphore.  */
  if (tx_semaphore_create(&tx_app_semaphore, "tx app semaphore", 0) != TX_SUCCESS)
 800062c:	231c      	movs	r3, #28
 800062e:	2200      	movs	r2, #0
 8000630:	4911      	ldr	r1, [pc, #68]	@ (8000678 <App_ThreadX_Init+0xe0>)
 8000632:	4812      	ldr	r0, [pc, #72]	@ (800067c <App_ThreadX_Init+0xe4>)
 8000634:	f004 faba 	bl	8004bac <_txe_semaphore_create>
 8000638:	4603      	mov	r3, r0
 800063a:	2b00      	cmp	r3, #0
 800063c:	d001      	beq.n	8000642 <App_ThreadX_Init+0xaa>
  {
    return TX_SEMAPHORE_ERROR;
 800063e:	230c      	movs	r3, #12
 8000640:	e00b      	b.n	800065a <App_ThreadX_Init+0xc2>
  }

  /* Create tx app mutex.  */
  if (tx_mutex_create(&tx_app_mutex, "tx app mutex", TX_NO_INHERIT) != TX_SUCCESS)
 8000642:	2334      	movs	r3, #52	@ 0x34
 8000644:	2200      	movs	r2, #0
 8000646:	490e      	ldr	r1, [pc, #56]	@ (8000680 <App_ThreadX_Init+0xe8>)
 8000648:	480e      	ldr	r0, [pc, #56]	@ (8000684 <App_ThreadX_Init+0xec>)
 800064a:	f004 f961 	bl	8004910 <_txe_mutex_create>
 800064e:	4603      	mov	r3, r0
 8000650:	2b00      	cmp	r3, #0
 8000652:	d001      	beq.n	8000658 <App_ThreadX_Init+0xc0>
  {
    return TX_MUTEX_ERROR;
 8000654:	231c      	movs	r3, #28
 8000656:	e000      	b.n	800065a <App_ThreadX_Init+0xc2>

  /* USER CODE BEGIN App_ThreadX_Init */

  /* USER CODE END App_ThreadX_Init */

  return ret;
 8000658:	697b      	ldr	r3, [r7, #20]
}
 800065a:	4618      	mov	r0, r3
 800065c:	3718      	adds	r7, #24
 800065e:	46bd      	mov	sp, r7
 8000660:	bd80      	pop	{r7, pc}
 8000662:	bf00      	nop
 8000664:	08000689 	.word	0x08000689
 8000668:	08004f40 	.word	0x08004f40
 800066c:	24000464 	.word	0x24000464
 8000670:	08004f50 	.word	0x08004f50
 8000674:	24000564 	.word	0x24000564
 8000678:	08004f60 	.word	0x08004f60
 800067c:	24000514 	.word	0x24000514
 8000680:	08004f74 	.word	0x08004f74
 8000684:	24000530 	.word	0x24000530

08000688 <tx_app_thread_entry>:
  * @brief  Function implementing the tx_app_thread_entry thread.
  * @param  thread_input: Hardcoded to 0.
  * @retval None
  */
void tx_app_thread_entry(ULONG thread_input)
{
 8000688:	b580      	push	{r7, lr}
 800068a:	b082      	sub	sp, #8
 800068c:	af00      	add	r7, sp, #0
 800068e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN tx_app_thread_entry */
  while(1)
  {
	  HAL_GPIO_TogglePin(GPIOG, GPIO_PIN_7);
 8000690:	2180      	movs	r1, #128	@ 0x80
 8000692:	4804      	ldr	r0, [pc, #16]	@ (80006a4 <tx_app_thread_entry+0x1c>)
 8000694:	f000 fdfd 	bl	8001292 <HAL_GPIO_TogglePin>
	  tx_thread_sleep(50);
 8000698:	2032      	movs	r0, #50	@ 0x32
 800069a:	f003 fa8f 	bl	8003bbc <_tx_thread_sleep>
	  HAL_GPIO_TogglePin(GPIOG, GPIO_PIN_7);
 800069e:	bf00      	nop
 80006a0:	e7f6      	b.n	8000690 <tx_app_thread_entry+0x8>
 80006a2:	bf00      	nop
 80006a4:	58021800 	.word	0x58021800

080006a8 <MX_ThreadX_Init>:
  * @brief  Function that implements the kernel's initialization.
  * @param  None
  * @retval None
  */
void MX_ThreadX_Init(void)
{
 80006a8:	b580      	push	{r7, lr}
 80006aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN  Before_Kernel_Start */

  /* USER CODE END  Before_Kernel_Start */

  tx_kernel_enter();
 80006ac:	f002 fbe4 	bl	8002e78 <_tx_initialize_kernel_enter>

  /* USER CODE BEGIN  Kernel_Start_Error */

  /* USER CODE END  Kernel_Start_Error */
}
 80006b0:	bf00      	nop
 80006b2:	bd80      	pop	{r7, pc}

080006b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006b4:	b580      	push	{r7, lr}
 80006b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 80006b8:	f000 f8bc 	bl	8000834 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006bc:	f000 fa74 	bl	8000ba8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006c0:	f000 f806 	bl	80006d0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006c4:	f000 f872 	bl	80007ac <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  MX_ThreadX_Init();
 80006c8:	f7ff ffee 	bl	80006a8 <MX_ThreadX_Init>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80006cc:	bf00      	nop
 80006ce:	e7fd      	b.n	80006cc <main+0x18>

080006d0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	b09c      	sub	sp, #112	@ 0x70
 80006d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006d6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80006da:	224c      	movs	r2, #76	@ 0x4c
 80006dc:	2100      	movs	r1, #0
 80006de:	4618      	mov	r0, r3
 80006e0:	f004 fbec 	bl	8004ebc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006e4:	1d3b      	adds	r3, r7, #4
 80006e6:	2220      	movs	r2, #32
 80006e8:	2100      	movs	r1, #0
 80006ea:	4618      	mov	r0, r3
 80006ec:	f004 fbe6 	bl	8004ebc <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80006f0:	2002      	movs	r0, #2
 80006f2:	f000 fde9 	bl	80012c8 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 80006f6:	2300      	movs	r3, #0
 80006f8:	603b      	str	r3, [r7, #0]
 80006fa:	4b2b      	ldr	r3, [pc, #172]	@ (80007a8 <SystemClock_Config+0xd8>)
 80006fc:	699b      	ldr	r3, [r3, #24]
 80006fe:	4a2a      	ldr	r2, [pc, #168]	@ (80007a8 <SystemClock_Config+0xd8>)
 8000700:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000704:	6193      	str	r3, [r2, #24]
 8000706:	4b28      	ldr	r3, [pc, #160]	@ (80007a8 <SystemClock_Config+0xd8>)
 8000708:	699b      	ldr	r3, [r3, #24]
 800070a:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800070e:	603b      	str	r3, [r7, #0]
 8000710:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000712:	bf00      	nop
 8000714:	4b24      	ldr	r3, [pc, #144]	@ (80007a8 <SystemClock_Config+0xd8>)
 8000716:	699b      	ldr	r3, [r3, #24]
 8000718:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800071c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000720:	d1f8      	bne.n	8000714 <SystemClock_Config+0x44>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000722:	2301      	movs	r3, #1
 8000724:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000726:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800072a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800072c:	2302      	movs	r3, #2
 800072e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000730:	2302      	movs	r3, #2
 8000732:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 2;
 8000734:	2302      	movs	r3, #2
 8000736:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 44;
 8000738:	232c      	movs	r3, #44	@ 0x2c
 800073a:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 800073c:	2301      	movs	r3, #1
 800073e:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000740:	2302      	movs	r3, #2
 8000742:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000744:	2302      	movs	r3, #2
 8000746:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000748:	230c      	movs	r3, #12
 800074a:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800074c:	2300      	movs	r3, #0
 800074e:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000750:	2300      	movs	r3, #0
 8000752:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000754:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000758:	4618      	mov	r0, r3
 800075a:	f000 fdef 	bl	800133c <HAL_RCC_OscConfig>
 800075e:	4603      	mov	r3, r0
 8000760:	2b00      	cmp	r3, #0
 8000762:	d001      	beq.n	8000768 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000764:	f000 f8a4 	bl	80008b0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000768:	233f      	movs	r3, #63	@ 0x3f
 800076a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800076c:	2303      	movs	r3, #3
 800076e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000770:	2300      	movs	r3, #0
 8000772:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000774:	2308      	movs	r3, #8
 8000776:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000778:	2340      	movs	r3, #64	@ 0x40
 800077a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 800077c:	2340      	movs	r3, #64	@ 0x40
 800077e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000780:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000784:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000786:	2340      	movs	r3, #64	@ 0x40
 8000788:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800078a:	1d3b      	adds	r3, r7, #4
 800078c:	2103      	movs	r1, #3
 800078e:	4618      	mov	r0, r3
 8000790:	f001 f9ae 	bl	8001af0 <HAL_RCC_ClockConfig>
 8000794:	4603      	mov	r3, r0
 8000796:	2b00      	cmp	r3, #0
 8000798:	d001      	beq.n	800079e <SystemClock_Config+0xce>
  {
    Error_Handler();
 800079a:	f000 f889 	bl	80008b0 <Error_Handler>
  }
}
 800079e:	bf00      	nop
 80007a0:	3770      	adds	r7, #112	@ 0x70
 80007a2:	46bd      	mov	sp, r7
 80007a4:	bd80      	pop	{r7, pc}
 80007a6:	bf00      	nop
 80007a8:	58024800 	.word	0x58024800

080007ac <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	b088      	sub	sp, #32
 80007b0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007b2:	f107 030c 	add.w	r3, r7, #12
 80007b6:	2200      	movs	r2, #0
 80007b8:	601a      	str	r2, [r3, #0]
 80007ba:	605a      	str	r2, [r3, #4]
 80007bc:	609a      	str	r2, [r3, #8]
 80007be:	60da      	str	r2, [r3, #12]
 80007c0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80007c2:	4b1a      	ldr	r3, [pc, #104]	@ (800082c <MX_GPIO_Init+0x80>)
 80007c4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80007c8:	4a18      	ldr	r2, [pc, #96]	@ (800082c <MX_GPIO_Init+0x80>)
 80007ca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80007ce:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80007d2:	4b16      	ldr	r3, [pc, #88]	@ (800082c <MX_GPIO_Init+0x80>)
 80007d4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80007d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80007dc:	60bb      	str	r3, [r7, #8]
 80007de:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80007e0:	4b12      	ldr	r3, [pc, #72]	@ (800082c <MX_GPIO_Init+0x80>)
 80007e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80007e6:	4a11      	ldr	r2, [pc, #68]	@ (800082c <MX_GPIO_Init+0x80>)
 80007e8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80007ec:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80007f0:	4b0e      	ldr	r3, [pc, #56]	@ (800082c <MX_GPIO_Init+0x80>)
 80007f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80007f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80007fa:	607b      	str	r3, [r7, #4]
 80007fc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_BLUE_GPIO_Port, LED_BLUE_Pin, GPIO_PIN_RESET);
 80007fe:	2200      	movs	r2, #0
 8000800:	2180      	movs	r1, #128	@ 0x80
 8000802:	480b      	ldr	r0, [pc, #44]	@ (8000830 <MX_GPIO_Init+0x84>)
 8000804:	f000 fd2c 	bl	8001260 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_BLUE_Pin */
  GPIO_InitStruct.Pin = LED_BLUE_Pin;
 8000808:	2380      	movs	r3, #128	@ 0x80
 800080a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800080c:	2301      	movs	r3, #1
 800080e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000810:	2300      	movs	r3, #0
 8000812:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000814:	2300      	movs	r3, #0
 8000816:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_BLUE_GPIO_Port, &GPIO_InitStruct);
 8000818:	f107 030c 	add.w	r3, r7, #12
 800081c:	4619      	mov	r1, r3
 800081e:	4804      	ldr	r0, [pc, #16]	@ (8000830 <MX_GPIO_Init+0x84>)
 8000820:	f000 fb76 	bl	8000f10 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000824:	bf00      	nop
 8000826:	3720      	adds	r7, #32
 8000828:	46bd      	mov	sp, r7
 800082a:	bd80      	pop	{r7, pc}
 800082c:	58024400 	.word	0x58024400
 8000830:	58021800 	.word	0x58021800

08000834 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	b084      	sub	sp, #16
 8000838:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 800083a:	463b      	mov	r3, r7
 800083c:	2200      	movs	r2, #0
 800083e:	601a      	str	r2, [r3, #0]
 8000840:	605a      	str	r2, [r3, #4]
 8000842:	609a      	str	r2, [r3, #8]
 8000844:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000846:	f000 faeb 	bl	8000e20 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 800084a:	2301      	movs	r3, #1
 800084c:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 800084e:	2300      	movs	r3, #0
 8000850:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8000852:	2300      	movs	r3, #0
 8000854:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000856:	231f      	movs	r3, #31
 8000858:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 800085a:	2387      	movs	r3, #135	@ 0x87
 800085c:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 800085e:	2300      	movs	r3, #0
 8000860:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8000862:	2300      	movs	r3, #0
 8000864:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000866:	2301      	movs	r3, #1
 8000868:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 800086a:	2301      	movs	r3, #1
 800086c:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 800086e:	2300      	movs	r3, #0
 8000870:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000872:	2300      	movs	r3, #0
 8000874:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000876:	463b      	mov	r3, r7
 8000878:	4618      	mov	r0, r3
 800087a:	f000 fb09 	bl	8000e90 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 800087e:	2004      	movs	r0, #4
 8000880:	f000 fae6 	bl	8000e50 <HAL_MPU_Enable>

}
 8000884:	bf00      	nop
 8000886:	3710      	adds	r7, #16
 8000888:	46bd      	mov	sp, r7
 800088a:	bd80      	pop	{r7, pc}

0800088c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	b082      	sub	sp, #8
 8000890:	af00      	add	r7, sp, #0
 8000892:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM23)
 8000894:	687b      	ldr	r3, [r7, #4]
 8000896:	681b      	ldr	r3, [r3, #0]
 8000898:	4a04      	ldr	r2, [pc, #16]	@ (80008ac <HAL_TIM_PeriodElapsedCallback+0x20>)
 800089a:	4293      	cmp	r3, r2
 800089c:	d101      	bne.n	80008a2 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800089e:	f000 f9bf 	bl	8000c20 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80008a2:	bf00      	nop
 80008a4:	3708      	adds	r7, #8
 80008a6:	46bd      	mov	sp, r7
 80008a8:	bd80      	pop	{r7, pc}
 80008aa:	bf00      	nop
 80008ac:	4000e000 	.word	0x4000e000

080008b0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008b0:	b480      	push	{r7}
 80008b2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008b4:	b672      	cpsid	i
}
 80008b6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008b8:	bf00      	nop
 80008ba:	e7fd      	b.n	80008b8 <Error_Handler+0x8>

080008bc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008bc:	b480      	push	{r7}
 80008be:	b083      	sub	sp, #12
 80008c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008c2:	4b0a      	ldr	r3, [pc, #40]	@ (80008ec <HAL_MspInit+0x30>)
 80008c4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80008c8:	4a08      	ldr	r2, [pc, #32]	@ (80008ec <HAL_MspInit+0x30>)
 80008ca:	f043 0302 	orr.w	r3, r3, #2
 80008ce:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80008d2:	4b06      	ldr	r3, [pc, #24]	@ (80008ec <HAL_MspInit+0x30>)
 80008d4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80008d8:	f003 0302 	and.w	r3, r3, #2
 80008dc:	607b      	str	r3, [r7, #4]
 80008de:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008e0:	bf00      	nop
 80008e2:	370c      	adds	r7, #12
 80008e4:	46bd      	mov	sp, r7
 80008e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ea:	4770      	bx	lr
 80008ec:	58024400 	.word	0x58024400

080008f0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80008f0:	b580      	push	{r7, lr}
 80008f2:	b08e      	sub	sp, #56	@ 0x38
 80008f4:	af00      	add	r7, sp, #0
 80008f6:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  /*Configure the TIM23 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	2b0f      	cmp	r3, #15
 80008fc:	d844      	bhi.n	8000988 <HAL_InitTick+0x98>
   {
     HAL_NVIC_SetPriority(TIM23_IRQn, TickPriority ,0);
 80008fe:	2200      	movs	r2, #0
 8000900:	6879      	ldr	r1, [r7, #4]
 8000902:	20a1      	movs	r0, #161	@ 0xa1
 8000904:	f000 fa64 	bl	8000dd0 <HAL_NVIC_SetPriority>

     /* Enable the TIM23 global Interrupt */
     HAL_NVIC_EnableIRQ(TIM23_IRQn);
 8000908:	20a1      	movs	r0, #161	@ 0xa1
 800090a:	f000 fa7b 	bl	8000e04 <HAL_NVIC_EnableIRQ>
     uwTickPrio = TickPriority;
 800090e:	4a24      	ldr	r2, [pc, #144]	@ (80009a0 <HAL_InitTick+0xb0>)
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM23 clock */
  __HAL_RCC_TIM23_CLK_ENABLE();
 8000914:	4b23      	ldr	r3, [pc, #140]	@ (80009a4 <HAL_InitTick+0xb4>)
 8000916:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 800091a:	4a22      	ldr	r2, [pc, #136]	@ (80009a4 <HAL_InitTick+0xb4>)
 800091c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000920:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 8000924:	4b1f      	ldr	r3, [pc, #124]	@ (80009a4 <HAL_InitTick+0xb4>)
 8000926:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 800092a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800092e:	60bb      	str	r3, [r7, #8]
 8000930:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000932:	f107 020c 	add.w	r2, r7, #12
 8000936:	f107 0310 	add.w	r3, r7, #16
 800093a:	4611      	mov	r1, r2
 800093c:	4618      	mov	r0, r3
 800093e:	f001 fc4d 	bl	80021dc <HAL_RCC_GetClockConfig>

  /* Compute TIM23 clock */
      uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8000942:	f001 fc35 	bl	80021b0 <HAL_RCC_GetPCLK2Freq>
 8000946:	4603      	mov	r3, r0
 8000948:	005b      	lsls	r3, r3, #1
 800094a:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Compute the prescaler value to have TIM23 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800094c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800094e:	4a16      	ldr	r2, [pc, #88]	@ (80009a8 <HAL_InitTick+0xb8>)
 8000950:	fba2 2303 	umull	r2, r3, r2, r3
 8000954:	0c9b      	lsrs	r3, r3, #18
 8000956:	3b01      	subs	r3, #1
 8000958:	633b      	str	r3, [r7, #48]	@ 0x30

  /* Initialize TIM23 */
  htim23.Instance = TIM23;
 800095a:	4b14      	ldr	r3, [pc, #80]	@ (80009ac <HAL_InitTick+0xbc>)
 800095c:	4a14      	ldr	r2, [pc, #80]	@ (80009b0 <HAL_InitTick+0xc0>)
 800095e:	601a      	str	r2, [r3, #0]
   * Period = [(TIM23CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim23.Init.Period = (1000000U / 1000U) - 1U;
 8000960:	4b12      	ldr	r3, [pc, #72]	@ (80009ac <HAL_InitTick+0xbc>)
 8000962:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000966:	60da      	str	r2, [r3, #12]
  htim23.Init.Prescaler = uwPrescalerValue;
 8000968:	4a10      	ldr	r2, [pc, #64]	@ (80009ac <HAL_InitTick+0xbc>)
 800096a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800096c:	6053      	str	r3, [r2, #4]
  htim23.Init.ClockDivision = 0;
 800096e:	4b0f      	ldr	r3, [pc, #60]	@ (80009ac <HAL_InitTick+0xbc>)
 8000970:	2200      	movs	r2, #0
 8000972:	611a      	str	r2, [r3, #16]
  htim23.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000974:	4b0d      	ldr	r3, [pc, #52]	@ (80009ac <HAL_InitTick+0xbc>)
 8000976:	2200      	movs	r2, #0
 8000978:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim23) == HAL_OK)
 800097a:	480c      	ldr	r0, [pc, #48]	@ (80009ac <HAL_InitTick+0xbc>)
 800097c:	f001 fc70 	bl	8002260 <HAL_TIM_Base_Init>
 8000980:	4603      	mov	r3, r0
 8000982:	2b00      	cmp	r3, #0
 8000984:	d107      	bne.n	8000996 <HAL_InitTick+0xa6>
 8000986:	e001      	b.n	800098c <HAL_InitTick+0x9c>
    return HAL_ERROR;
 8000988:	2301      	movs	r3, #1
 800098a:	e005      	b.n	8000998 <HAL_InitTick+0xa8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim23);
 800098c:	4807      	ldr	r0, [pc, #28]	@ (80009ac <HAL_InitTick+0xbc>)
 800098e:	f001 fcc9 	bl	8002324 <HAL_TIM_Base_Start_IT>
 8000992:	4603      	mov	r3, r0
 8000994:	e000      	b.n	8000998 <HAL_InitTick+0xa8>
  }

  /* Return function status */
  return HAL_ERROR;
 8000996:	2301      	movs	r3, #1
}
 8000998:	4618      	mov	r0, r3
 800099a:	3738      	adds	r7, #56	@ 0x38
 800099c:	46bd      	mov	sp, r7
 800099e:	bd80      	pop	{r7, pc}
 80009a0:	24000008 	.word	0x24000008
 80009a4:	58024400 	.word	0x58024400
 80009a8:	431bde83 	.word	0x431bde83
 80009ac:	2400059c 	.word	0x2400059c
 80009b0:	4000e000 	.word	0x4000e000

080009b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80009b4:	b480      	push	{r7}
 80009b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80009b8:	bf00      	nop
 80009ba:	e7fd      	b.n	80009b8 <NMI_Handler+0x4>

080009bc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80009bc:	b480      	push	{r7}
 80009be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80009c0:	bf00      	nop
 80009c2:	e7fd      	b.n	80009c0 <HardFault_Handler+0x4>

080009c4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80009c4:	b480      	push	{r7}
 80009c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80009c8:	bf00      	nop
 80009ca:	e7fd      	b.n	80009c8 <MemManage_Handler+0x4>

080009cc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80009cc:	b480      	push	{r7}
 80009ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80009d0:	bf00      	nop
 80009d2:	e7fd      	b.n	80009d0 <BusFault_Handler+0x4>

080009d4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80009d4:	b480      	push	{r7}
 80009d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80009d8:	bf00      	nop
 80009da:	e7fd      	b.n	80009d8 <UsageFault_Handler+0x4>

080009dc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80009dc:	b480      	push	{r7}
 80009de:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80009e0:	bf00      	nop
 80009e2:	46bd      	mov	sp, r7
 80009e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e8:	4770      	bx	lr
	...

080009ec <TIM23_IRQHandler>:

/**
  * @brief This function handles TIM23 global interrupt.
  */
void TIM23_IRQHandler(void)
{
 80009ec:	b580      	push	{r7, lr}
 80009ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM23_IRQn 0 */

  /* USER CODE END TIM23_IRQn 0 */
  HAL_TIM_IRQHandler(&htim23);
 80009f0:	4802      	ldr	r0, [pc, #8]	@ (80009fc <TIM23_IRQHandler+0x10>)
 80009f2:	f001 fd1d 	bl	8002430 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM23_IRQn 1 */

  /* USER CODE END TIM23_IRQn 1 */
}
 80009f6:	bf00      	nop
 80009f8:	bd80      	pop	{r7, pc}
 80009fa:	bf00      	nop
 80009fc:	2400059c 	.word	0x2400059c

08000a00 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000a00:	b480      	push	{r7}
 8000a02:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000a04:	4b3e      	ldr	r3, [pc, #248]	@ (8000b00 <SystemInit+0x100>)
 8000a06:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000a0a:	4a3d      	ldr	r2, [pc, #244]	@ (8000b00 <SystemInit+0x100>)
 8000a0c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000a10:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000a14:	4b3b      	ldr	r3, [pc, #236]	@ (8000b04 <SystemInit+0x104>)
 8000a16:	681b      	ldr	r3, [r3, #0]
 8000a18:	f003 030f 	and.w	r3, r3, #15
 8000a1c:	2b06      	cmp	r3, #6
 8000a1e:	d807      	bhi.n	8000a30 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000a20:	4b38      	ldr	r3, [pc, #224]	@ (8000b04 <SystemInit+0x104>)
 8000a22:	681b      	ldr	r3, [r3, #0]
 8000a24:	f023 030f 	bic.w	r3, r3, #15
 8000a28:	4a36      	ldr	r2, [pc, #216]	@ (8000b04 <SystemInit+0x104>)
 8000a2a:	f043 0307 	orr.w	r3, r3, #7
 8000a2e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000a30:	4b35      	ldr	r3, [pc, #212]	@ (8000b08 <SystemInit+0x108>)
 8000a32:	681b      	ldr	r3, [r3, #0]
 8000a34:	4a34      	ldr	r2, [pc, #208]	@ (8000b08 <SystemInit+0x108>)
 8000a36:	f043 0301 	orr.w	r3, r3, #1
 8000a3a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000a3c:	4b32      	ldr	r3, [pc, #200]	@ (8000b08 <SystemInit+0x108>)
 8000a3e:	2200      	movs	r2, #0
 8000a40:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000a42:	4b31      	ldr	r3, [pc, #196]	@ (8000b08 <SystemInit+0x108>)
 8000a44:	681a      	ldr	r2, [r3, #0]
 8000a46:	4930      	ldr	r1, [pc, #192]	@ (8000b08 <SystemInit+0x108>)
 8000a48:	4b30      	ldr	r3, [pc, #192]	@ (8000b0c <SystemInit+0x10c>)
 8000a4a:	4013      	ands	r3, r2
 8000a4c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000a4e:	4b2d      	ldr	r3, [pc, #180]	@ (8000b04 <SystemInit+0x104>)
 8000a50:	681b      	ldr	r3, [r3, #0]
 8000a52:	f003 0308 	and.w	r3, r3, #8
 8000a56:	2b00      	cmp	r3, #0
 8000a58:	d007      	beq.n	8000a6a <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000a5a:	4b2a      	ldr	r3, [pc, #168]	@ (8000b04 <SystemInit+0x104>)
 8000a5c:	681b      	ldr	r3, [r3, #0]
 8000a5e:	f023 030f 	bic.w	r3, r3, #15
 8000a62:	4a28      	ldr	r2, [pc, #160]	@ (8000b04 <SystemInit+0x104>)
 8000a64:	f043 0307 	orr.w	r3, r3, #7
 8000a68:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000a6a:	4b27      	ldr	r3, [pc, #156]	@ (8000b08 <SystemInit+0x108>)
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000a70:	4b25      	ldr	r3, [pc, #148]	@ (8000b08 <SystemInit+0x108>)
 8000a72:	2200      	movs	r2, #0
 8000a74:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000a76:	4b24      	ldr	r3, [pc, #144]	@ (8000b08 <SystemInit+0x108>)
 8000a78:	2200      	movs	r2, #0
 8000a7a:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000a7c:	4b22      	ldr	r3, [pc, #136]	@ (8000b08 <SystemInit+0x108>)
 8000a7e:	4a24      	ldr	r2, [pc, #144]	@ (8000b10 <SystemInit+0x110>)
 8000a80:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000a82:	4b21      	ldr	r3, [pc, #132]	@ (8000b08 <SystemInit+0x108>)
 8000a84:	4a23      	ldr	r2, [pc, #140]	@ (8000b14 <SystemInit+0x114>)
 8000a86:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000a88:	4b1f      	ldr	r3, [pc, #124]	@ (8000b08 <SystemInit+0x108>)
 8000a8a:	4a23      	ldr	r2, [pc, #140]	@ (8000b18 <SystemInit+0x118>)
 8000a8c:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000a8e:	4b1e      	ldr	r3, [pc, #120]	@ (8000b08 <SystemInit+0x108>)
 8000a90:	2200      	movs	r2, #0
 8000a92:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000a94:	4b1c      	ldr	r3, [pc, #112]	@ (8000b08 <SystemInit+0x108>)
 8000a96:	4a20      	ldr	r2, [pc, #128]	@ (8000b18 <SystemInit+0x118>)
 8000a98:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000a9a:	4b1b      	ldr	r3, [pc, #108]	@ (8000b08 <SystemInit+0x108>)
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000aa0:	4b19      	ldr	r3, [pc, #100]	@ (8000b08 <SystemInit+0x108>)
 8000aa2:	4a1d      	ldr	r2, [pc, #116]	@ (8000b18 <SystemInit+0x118>)
 8000aa4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000aa6:	4b18      	ldr	r3, [pc, #96]	@ (8000b08 <SystemInit+0x108>)
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000aac:	4b16      	ldr	r3, [pc, #88]	@ (8000b08 <SystemInit+0x108>)
 8000aae:	681b      	ldr	r3, [r3, #0]
 8000ab0:	4a15      	ldr	r2, [pc, #84]	@ (8000b08 <SystemInit+0x108>)
 8000ab2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000ab6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000ab8:	4b13      	ldr	r3, [pc, #76]	@ (8000b08 <SystemInit+0x108>)
 8000aba:	2200      	movs	r2, #0
 8000abc:	661a      	str	r2, [r3, #96]	@ 0x60
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8000abe:	4b12      	ldr	r3, [pc, #72]	@ (8000b08 <SystemInit+0x108>)
 8000ac0:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000ac4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	d113      	bne.n	8000af4 <SystemInit+0xf4>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000acc:	4b0e      	ldr	r3, [pc, #56]	@ (8000b08 <SystemInit+0x108>)
 8000ace:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000ad2:	4a0d      	ldr	r2, [pc, #52]	@ (8000b08 <SystemInit+0x108>)
 8000ad4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000ad8:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000adc:	4b0f      	ldr	r3, [pc, #60]	@ (8000b1c <SystemInit+0x11c>)
 8000ade:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8000ae2:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000ae4:	4b08      	ldr	r3, [pc, #32]	@ (8000b08 <SystemInit+0x108>)
 8000ae6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000aea:	4a07      	ldr	r2, [pc, #28]	@ (8000b08 <SystemInit+0x108>)
 8000aec:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000af0:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8000af4:	bf00      	nop
 8000af6:	46bd      	mov	sp, r7
 8000af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000afc:	4770      	bx	lr
 8000afe:	bf00      	nop
 8000b00:	e000ed00 	.word	0xe000ed00
 8000b04:	52002000 	.word	0x52002000
 8000b08:	58024400 	.word	0x58024400
 8000b0c:	eaf6ed7f 	.word	0xeaf6ed7f
 8000b10:	02020200 	.word	0x02020200
 8000b14:	01ff0000 	.word	0x01ff0000
 8000b18:	01010280 	.word	0x01010280
 8000b1c:	52004000 	.word	0x52004000

08000b20 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000b20:	b480      	push	{r7}
 8000b22:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8000b24:	4b09      	ldr	r3, [pc, #36]	@ (8000b4c <ExitRun0Mode+0x2c>)
 8000b26:	68db      	ldr	r3, [r3, #12]
 8000b28:	4a08      	ldr	r2, [pc, #32]	@ (8000b4c <ExitRun0Mode+0x2c>)
 8000b2a:	f043 0302 	orr.w	r3, r3, #2
 8000b2e:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000b30:	bf00      	nop
 8000b32:	4b06      	ldr	r3, [pc, #24]	@ (8000b4c <ExitRun0Mode+0x2c>)
 8000b34:	685b      	ldr	r3, [r3, #4]
 8000b36:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	d0f9      	beq.n	8000b32 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8000b3e:	bf00      	nop
 8000b40:	bf00      	nop
 8000b42:	46bd      	mov	sp, r7
 8000b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b48:	4770      	bx	lr
 8000b4a:	bf00      	nop
 8000b4c:	58024800 	.word	0x58024800

08000b50 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8000b50:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8000b8c <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8000b54:	f7ff ffe4 	bl	8000b20 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000b58:	f7ff ff52 	bl	8000a00 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000b5c:	480c      	ldr	r0, [pc, #48]	@ (8000b90 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000b5e:	490d      	ldr	r1, [pc, #52]	@ (8000b94 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000b60:	4a0d      	ldr	r2, [pc, #52]	@ (8000b98 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000b62:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b64:	e002      	b.n	8000b6c <LoopCopyDataInit>

08000b66 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b66:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b68:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b6a:	3304      	adds	r3, #4

08000b6c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b6c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b6e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b70:	d3f9      	bcc.n	8000b66 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b72:	4a0a      	ldr	r2, [pc, #40]	@ (8000b9c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000b74:	4c0a      	ldr	r4, [pc, #40]	@ (8000ba0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000b76:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b78:	e001      	b.n	8000b7e <LoopFillZerobss>

08000b7a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b7a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b7c:	3204      	adds	r2, #4

08000b7e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b7e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b80:	d3fb      	bcc.n	8000b7a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000b82:	f004 f9a3 	bl	8004ecc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000b86:	f7ff fd95 	bl	80006b4 <main>
  bx  lr
 8000b8a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000b8c:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 8000b90:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8000b94:	24000014 	.word	0x24000014
  ldr r2, =_sidata
 8000b98:	08004fb0 	.word	0x08004fb0
  ldr r2, =_sbss
 8000b9c:	24000014 	.word	0x24000014
  ldr r4, =_ebss
 8000ba0:	24000c2c 	.word	0x24000c2c

08000ba4 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000ba4:	e7fe      	b.n	8000ba4 <ADC3_IRQHandler>
	...

08000ba8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	b082      	sub	sp, #8
 8000bac:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000bae:	2003      	movs	r0, #3
 8000bb0:	f000 f903 	bl	8000dba <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8000bb4:	f001 f952 	bl	8001e5c <HAL_RCC_GetSysClockFreq>
 8000bb8:	4602      	mov	r2, r0
 8000bba:	4b15      	ldr	r3, [pc, #84]	@ (8000c10 <HAL_Init+0x68>)
 8000bbc:	699b      	ldr	r3, [r3, #24]
 8000bbe:	0a1b      	lsrs	r3, r3, #8
 8000bc0:	f003 030f 	and.w	r3, r3, #15
 8000bc4:	4913      	ldr	r1, [pc, #76]	@ (8000c14 <HAL_Init+0x6c>)
 8000bc6:	5ccb      	ldrb	r3, [r1, r3]
 8000bc8:	f003 031f 	and.w	r3, r3, #31
 8000bcc:	fa22 f303 	lsr.w	r3, r2, r3
 8000bd0:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8000bd2:	4b0f      	ldr	r3, [pc, #60]	@ (8000c10 <HAL_Init+0x68>)
 8000bd4:	699b      	ldr	r3, [r3, #24]
 8000bd6:	f003 030f 	and.w	r3, r3, #15
 8000bda:	4a0e      	ldr	r2, [pc, #56]	@ (8000c14 <HAL_Init+0x6c>)
 8000bdc:	5cd3      	ldrb	r3, [r2, r3]
 8000bde:	f003 031f 	and.w	r3, r3, #31
 8000be2:	687a      	ldr	r2, [r7, #4]
 8000be4:	fa22 f303 	lsr.w	r3, r2, r3
 8000be8:	4a0b      	ldr	r2, [pc, #44]	@ (8000c18 <HAL_Init+0x70>)
 8000bea:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8000bec:	4a0b      	ldr	r2, [pc, #44]	@ (8000c1c <HAL_Init+0x74>)
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000bf2:	200f      	movs	r0, #15
 8000bf4:	f7ff fe7c 	bl	80008f0 <HAL_InitTick>
 8000bf8:	4603      	mov	r3, r0
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	d001      	beq.n	8000c02 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8000bfe:	2301      	movs	r3, #1
 8000c00:	e002      	b.n	8000c08 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000c02:	f7ff fe5b 	bl	80008bc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c06:	2300      	movs	r3, #0
}
 8000c08:	4618      	mov	r0, r3
 8000c0a:	3708      	adds	r7, #8
 8000c0c:	46bd      	mov	sp, r7
 8000c0e:	bd80      	pop	{r7, pc}
 8000c10:	58024400 	.word	0x58024400
 8000c14:	08004f98 	.word	0x08004f98
 8000c18:	24000004 	.word	0x24000004
 8000c1c:	24000000 	.word	0x24000000

08000c20 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c20:	b480      	push	{r7}
 8000c22:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000c24:	4b06      	ldr	r3, [pc, #24]	@ (8000c40 <HAL_IncTick+0x20>)
 8000c26:	781b      	ldrb	r3, [r3, #0]
 8000c28:	461a      	mov	r2, r3
 8000c2a:	4b06      	ldr	r3, [pc, #24]	@ (8000c44 <HAL_IncTick+0x24>)
 8000c2c:	681b      	ldr	r3, [r3, #0]
 8000c2e:	4413      	add	r3, r2
 8000c30:	4a04      	ldr	r2, [pc, #16]	@ (8000c44 <HAL_IncTick+0x24>)
 8000c32:	6013      	str	r3, [r2, #0]
}
 8000c34:	bf00      	nop
 8000c36:	46bd      	mov	sp, r7
 8000c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c3c:	4770      	bx	lr
 8000c3e:	bf00      	nop
 8000c40:	2400000c 	.word	0x2400000c
 8000c44:	240005e8 	.word	0x240005e8

08000c48 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c48:	b480      	push	{r7}
 8000c4a:	af00      	add	r7, sp, #0
  return uwTick;
 8000c4c:	4b03      	ldr	r3, [pc, #12]	@ (8000c5c <HAL_GetTick+0x14>)
 8000c4e:	681b      	ldr	r3, [r3, #0]
}
 8000c50:	4618      	mov	r0, r3
 8000c52:	46bd      	mov	sp, r7
 8000c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c58:	4770      	bx	lr
 8000c5a:	bf00      	nop
 8000c5c:	240005e8 	.word	0x240005e8

08000c60 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c60:	b480      	push	{r7}
 8000c62:	b085      	sub	sp, #20
 8000c64:	af00      	add	r7, sp, #0
 8000c66:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	f003 0307 	and.w	r3, r3, #7
 8000c6e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c70:	4b0b      	ldr	r3, [pc, #44]	@ (8000ca0 <__NVIC_SetPriorityGrouping+0x40>)
 8000c72:	68db      	ldr	r3, [r3, #12]
 8000c74:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c76:	68ba      	ldr	r2, [r7, #8]
 8000c78:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000c7c:	4013      	ands	r3, r2
 8000c7e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000c80:	68fb      	ldr	r3, [r7, #12]
 8000c82:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c84:	68bb      	ldr	r3, [r7, #8]
 8000c86:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000c88:	4b06      	ldr	r3, [pc, #24]	@ (8000ca4 <__NVIC_SetPriorityGrouping+0x44>)
 8000c8a:	4313      	orrs	r3, r2
 8000c8c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c8e:	4a04      	ldr	r2, [pc, #16]	@ (8000ca0 <__NVIC_SetPriorityGrouping+0x40>)
 8000c90:	68bb      	ldr	r3, [r7, #8]
 8000c92:	60d3      	str	r3, [r2, #12]
}
 8000c94:	bf00      	nop
 8000c96:	3714      	adds	r7, #20
 8000c98:	46bd      	mov	sp, r7
 8000c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c9e:	4770      	bx	lr
 8000ca0:	e000ed00 	.word	0xe000ed00
 8000ca4:	05fa0000 	.word	0x05fa0000

08000ca8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ca8:	b480      	push	{r7}
 8000caa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000cac:	4b04      	ldr	r3, [pc, #16]	@ (8000cc0 <__NVIC_GetPriorityGrouping+0x18>)
 8000cae:	68db      	ldr	r3, [r3, #12]
 8000cb0:	0a1b      	lsrs	r3, r3, #8
 8000cb2:	f003 0307 	and.w	r3, r3, #7
}
 8000cb6:	4618      	mov	r0, r3
 8000cb8:	46bd      	mov	sp, r7
 8000cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cbe:	4770      	bx	lr
 8000cc0:	e000ed00 	.word	0xe000ed00

08000cc4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000cc4:	b480      	push	{r7}
 8000cc6:	b083      	sub	sp, #12
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	4603      	mov	r3, r0
 8000ccc:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000cce:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	db0b      	blt.n	8000cee <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000cd6:	88fb      	ldrh	r3, [r7, #6]
 8000cd8:	f003 021f 	and.w	r2, r3, #31
 8000cdc:	4907      	ldr	r1, [pc, #28]	@ (8000cfc <__NVIC_EnableIRQ+0x38>)
 8000cde:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000ce2:	095b      	lsrs	r3, r3, #5
 8000ce4:	2001      	movs	r0, #1
 8000ce6:	fa00 f202 	lsl.w	r2, r0, r2
 8000cea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000cee:	bf00      	nop
 8000cf0:	370c      	adds	r7, #12
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf8:	4770      	bx	lr
 8000cfa:	bf00      	nop
 8000cfc:	e000e100 	.word	0xe000e100

08000d00 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d00:	b480      	push	{r7}
 8000d02:	b083      	sub	sp, #12
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	4603      	mov	r3, r0
 8000d08:	6039      	str	r1, [r7, #0]
 8000d0a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000d0c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	db0a      	blt.n	8000d2a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d14:	683b      	ldr	r3, [r7, #0]
 8000d16:	b2da      	uxtb	r2, r3
 8000d18:	490c      	ldr	r1, [pc, #48]	@ (8000d4c <__NVIC_SetPriority+0x4c>)
 8000d1a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000d1e:	0112      	lsls	r2, r2, #4
 8000d20:	b2d2      	uxtb	r2, r2
 8000d22:	440b      	add	r3, r1
 8000d24:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000d28:	e00a      	b.n	8000d40 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d2a:	683b      	ldr	r3, [r7, #0]
 8000d2c:	b2da      	uxtb	r2, r3
 8000d2e:	4908      	ldr	r1, [pc, #32]	@ (8000d50 <__NVIC_SetPriority+0x50>)
 8000d30:	88fb      	ldrh	r3, [r7, #6]
 8000d32:	f003 030f 	and.w	r3, r3, #15
 8000d36:	3b04      	subs	r3, #4
 8000d38:	0112      	lsls	r2, r2, #4
 8000d3a:	b2d2      	uxtb	r2, r2
 8000d3c:	440b      	add	r3, r1
 8000d3e:	761a      	strb	r2, [r3, #24]
}
 8000d40:	bf00      	nop
 8000d42:	370c      	adds	r7, #12
 8000d44:	46bd      	mov	sp, r7
 8000d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d4a:	4770      	bx	lr
 8000d4c:	e000e100 	.word	0xe000e100
 8000d50:	e000ed00 	.word	0xe000ed00

08000d54 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d54:	b480      	push	{r7}
 8000d56:	b089      	sub	sp, #36	@ 0x24
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	60f8      	str	r0, [r7, #12]
 8000d5c:	60b9      	str	r1, [r7, #8]
 8000d5e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d60:	68fb      	ldr	r3, [r7, #12]
 8000d62:	f003 0307 	and.w	r3, r3, #7
 8000d66:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d68:	69fb      	ldr	r3, [r7, #28]
 8000d6a:	f1c3 0307 	rsb	r3, r3, #7
 8000d6e:	2b04      	cmp	r3, #4
 8000d70:	bf28      	it	cs
 8000d72:	2304      	movcs	r3, #4
 8000d74:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d76:	69fb      	ldr	r3, [r7, #28]
 8000d78:	3304      	adds	r3, #4
 8000d7a:	2b06      	cmp	r3, #6
 8000d7c:	d902      	bls.n	8000d84 <NVIC_EncodePriority+0x30>
 8000d7e:	69fb      	ldr	r3, [r7, #28]
 8000d80:	3b03      	subs	r3, #3
 8000d82:	e000      	b.n	8000d86 <NVIC_EncodePriority+0x32>
 8000d84:	2300      	movs	r3, #0
 8000d86:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d88:	f04f 32ff 	mov.w	r2, #4294967295
 8000d8c:	69bb      	ldr	r3, [r7, #24]
 8000d8e:	fa02 f303 	lsl.w	r3, r2, r3
 8000d92:	43da      	mvns	r2, r3
 8000d94:	68bb      	ldr	r3, [r7, #8]
 8000d96:	401a      	ands	r2, r3
 8000d98:	697b      	ldr	r3, [r7, #20]
 8000d9a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d9c:	f04f 31ff 	mov.w	r1, #4294967295
 8000da0:	697b      	ldr	r3, [r7, #20]
 8000da2:	fa01 f303 	lsl.w	r3, r1, r3
 8000da6:	43d9      	mvns	r1, r3
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000dac:	4313      	orrs	r3, r2
         );
}
 8000dae:	4618      	mov	r0, r3
 8000db0:	3724      	adds	r7, #36	@ 0x24
 8000db2:	46bd      	mov	sp, r7
 8000db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db8:	4770      	bx	lr

08000dba <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000dba:	b580      	push	{r7, lr}
 8000dbc:	b082      	sub	sp, #8
 8000dbe:	af00      	add	r7, sp, #0
 8000dc0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000dc2:	6878      	ldr	r0, [r7, #4]
 8000dc4:	f7ff ff4c 	bl	8000c60 <__NVIC_SetPriorityGrouping>
}
 8000dc8:	bf00      	nop
 8000dca:	3708      	adds	r7, #8
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	bd80      	pop	{r7, pc}

08000dd0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	b086      	sub	sp, #24
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	4603      	mov	r3, r0
 8000dd8:	60b9      	str	r1, [r7, #8]
 8000dda:	607a      	str	r2, [r7, #4]
 8000ddc:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000dde:	f7ff ff63 	bl	8000ca8 <__NVIC_GetPriorityGrouping>
 8000de2:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000de4:	687a      	ldr	r2, [r7, #4]
 8000de6:	68b9      	ldr	r1, [r7, #8]
 8000de8:	6978      	ldr	r0, [r7, #20]
 8000dea:	f7ff ffb3 	bl	8000d54 <NVIC_EncodePriority>
 8000dee:	4602      	mov	r2, r0
 8000df0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000df4:	4611      	mov	r1, r2
 8000df6:	4618      	mov	r0, r3
 8000df8:	f7ff ff82 	bl	8000d00 <__NVIC_SetPriority>
}
 8000dfc:	bf00      	nop
 8000dfe:	3718      	adds	r7, #24
 8000e00:	46bd      	mov	sp, r7
 8000e02:	bd80      	pop	{r7, pc}

08000e04 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b082      	sub	sp, #8
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	4603      	mov	r3, r0
 8000e0c:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000e0e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000e12:	4618      	mov	r0, r3
 8000e14:	f7ff ff56 	bl	8000cc4 <__NVIC_EnableIRQ>
}
 8000e18:	bf00      	nop
 8000e1a:	3708      	adds	r7, #8
 8000e1c:	46bd      	mov	sp, r7
 8000e1e:	bd80      	pop	{r7, pc}

08000e20 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8000e20:	b480      	push	{r7}
 8000e22:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8000e24:	f3bf 8f5f 	dmb	sy
}
 8000e28:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8000e2a:	4b07      	ldr	r3, [pc, #28]	@ (8000e48 <HAL_MPU_Disable+0x28>)
 8000e2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e2e:	4a06      	ldr	r2, [pc, #24]	@ (8000e48 <HAL_MPU_Disable+0x28>)
 8000e30:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000e34:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8000e36:	4b05      	ldr	r3, [pc, #20]	@ (8000e4c <HAL_MPU_Disable+0x2c>)
 8000e38:	2200      	movs	r2, #0
 8000e3a:	605a      	str	r2, [r3, #4]
}
 8000e3c:	bf00      	nop
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e44:	4770      	bx	lr
 8000e46:	bf00      	nop
 8000e48:	e000ed00 	.word	0xe000ed00
 8000e4c:	e000ed90 	.word	0xe000ed90

08000e50 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8000e50:	b480      	push	{r7}
 8000e52:	b083      	sub	sp, #12
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8000e58:	4a0b      	ldr	r2, [pc, #44]	@ (8000e88 <HAL_MPU_Enable+0x38>)
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	f043 0301 	orr.w	r3, r3, #1
 8000e60:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8000e62:	4b0a      	ldr	r3, [pc, #40]	@ (8000e8c <HAL_MPU_Enable+0x3c>)
 8000e64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e66:	4a09      	ldr	r2, [pc, #36]	@ (8000e8c <HAL_MPU_Enable+0x3c>)
 8000e68:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000e6c:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8000e6e:	f3bf 8f4f 	dsb	sy
}
 8000e72:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000e74:	f3bf 8f6f 	isb	sy
}
 8000e78:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8000e7a:	bf00      	nop
 8000e7c:	370c      	adds	r7, #12
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e84:	4770      	bx	lr
 8000e86:	bf00      	nop
 8000e88:	e000ed90 	.word	0xe000ed90
 8000e8c:	e000ed00 	.word	0xe000ed00

08000e90 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8000e90:	b480      	push	{r7}
 8000e92:	b083      	sub	sp, #12
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	785a      	ldrb	r2, [r3, #1]
 8000e9c:	4b1b      	ldr	r3, [pc, #108]	@ (8000f0c <HAL_MPU_ConfigRegion+0x7c>)
 8000e9e:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8000ea0:	4b1a      	ldr	r3, [pc, #104]	@ (8000f0c <HAL_MPU_ConfigRegion+0x7c>)
 8000ea2:	691b      	ldr	r3, [r3, #16]
 8000ea4:	4a19      	ldr	r2, [pc, #100]	@ (8000f0c <HAL_MPU_ConfigRegion+0x7c>)
 8000ea6:	f023 0301 	bic.w	r3, r3, #1
 8000eaa:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8000eac:	4a17      	ldr	r2, [pc, #92]	@ (8000f0c <HAL_MPU_ConfigRegion+0x7c>)
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	685b      	ldr	r3, [r3, #4]
 8000eb2:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	7b1b      	ldrb	r3, [r3, #12]
 8000eb8:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	7adb      	ldrb	r3, [r3, #11]
 8000ebe:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000ec0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	7a9b      	ldrb	r3, [r3, #10]
 8000ec6:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8000ec8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	7b5b      	ldrb	r3, [r3, #13]
 8000ece:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8000ed0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	7b9b      	ldrb	r3, [r3, #14]
 8000ed6:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8000ed8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	7bdb      	ldrb	r3, [r3, #15]
 8000ede:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8000ee0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	7a5b      	ldrb	r3, [r3, #9]
 8000ee6:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8000ee8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	7a1b      	ldrb	r3, [r3, #8]
 8000eee:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8000ef0:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8000ef2:	687a      	ldr	r2, [r7, #4]
 8000ef4:	7812      	ldrb	r2, [r2, #0]
 8000ef6:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000ef8:	4a04      	ldr	r2, [pc, #16]	@ (8000f0c <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8000efa:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000efc:	6113      	str	r3, [r2, #16]
}
 8000efe:	bf00      	nop
 8000f00:	370c      	adds	r7, #12
 8000f02:	46bd      	mov	sp, r7
 8000f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f08:	4770      	bx	lr
 8000f0a:	bf00      	nop
 8000f0c:	e000ed90 	.word	0xe000ed90

08000f10 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8000f10:	b480      	push	{r7}
 8000f12:	b089      	sub	sp, #36	@ 0x24
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	6078      	str	r0, [r7, #4]
 8000f18:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8000f1e:	4b86      	ldr	r3, [pc, #536]	@ (8001138 <HAL_GPIO_Init+0x228>)
 8000f20:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8000f22:	e18c      	b.n	800123e <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8000f24:	683b      	ldr	r3, [r7, #0]
 8000f26:	681a      	ldr	r2, [r3, #0]
 8000f28:	2101      	movs	r1, #1
 8000f2a:	69fb      	ldr	r3, [r7, #28]
 8000f2c:	fa01 f303 	lsl.w	r3, r1, r3
 8000f30:	4013      	ands	r3, r2
 8000f32:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8000f34:	693b      	ldr	r3, [r7, #16]
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	f000 817e 	beq.w	8001238 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000f3c:	683b      	ldr	r3, [r7, #0]
 8000f3e:	685b      	ldr	r3, [r3, #4]
 8000f40:	f003 0303 	and.w	r3, r3, #3
 8000f44:	2b01      	cmp	r3, #1
 8000f46:	d005      	beq.n	8000f54 <HAL_GPIO_Init+0x44>
 8000f48:	683b      	ldr	r3, [r7, #0]
 8000f4a:	685b      	ldr	r3, [r3, #4]
 8000f4c:	f003 0303 	and.w	r3, r3, #3
 8000f50:	2b02      	cmp	r3, #2
 8000f52:	d130      	bne.n	8000fb6 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	689b      	ldr	r3, [r3, #8]
 8000f58:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8000f5a:	69fb      	ldr	r3, [r7, #28]
 8000f5c:	005b      	lsls	r3, r3, #1
 8000f5e:	2203      	movs	r2, #3
 8000f60:	fa02 f303 	lsl.w	r3, r2, r3
 8000f64:	43db      	mvns	r3, r3
 8000f66:	69ba      	ldr	r2, [r7, #24]
 8000f68:	4013      	ands	r3, r2
 8000f6a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000f6c:	683b      	ldr	r3, [r7, #0]
 8000f6e:	68da      	ldr	r2, [r3, #12]
 8000f70:	69fb      	ldr	r3, [r7, #28]
 8000f72:	005b      	lsls	r3, r3, #1
 8000f74:	fa02 f303 	lsl.w	r3, r2, r3
 8000f78:	69ba      	ldr	r2, [r7, #24]
 8000f7a:	4313      	orrs	r3, r2
 8000f7c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	69ba      	ldr	r2, [r7, #24]
 8000f82:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	685b      	ldr	r3, [r3, #4]
 8000f88:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000f8a:	2201      	movs	r2, #1
 8000f8c:	69fb      	ldr	r3, [r7, #28]
 8000f8e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f92:	43db      	mvns	r3, r3
 8000f94:	69ba      	ldr	r2, [r7, #24]
 8000f96:	4013      	ands	r3, r2
 8000f98:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000f9a:	683b      	ldr	r3, [r7, #0]
 8000f9c:	685b      	ldr	r3, [r3, #4]
 8000f9e:	091b      	lsrs	r3, r3, #4
 8000fa0:	f003 0201 	and.w	r2, r3, #1
 8000fa4:	69fb      	ldr	r3, [r7, #28]
 8000fa6:	fa02 f303 	lsl.w	r3, r2, r3
 8000faa:	69ba      	ldr	r2, [r7, #24]
 8000fac:	4313      	orrs	r3, r2
 8000fae:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	69ba      	ldr	r2, [r7, #24]
 8000fb4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000fb6:	683b      	ldr	r3, [r7, #0]
 8000fb8:	685b      	ldr	r3, [r3, #4]
 8000fba:	f003 0303 	and.w	r3, r3, #3
 8000fbe:	2b03      	cmp	r3, #3
 8000fc0:	d017      	beq.n	8000ff2 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	68db      	ldr	r3, [r3, #12]
 8000fc6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000fc8:	69fb      	ldr	r3, [r7, #28]
 8000fca:	005b      	lsls	r3, r3, #1
 8000fcc:	2203      	movs	r2, #3
 8000fce:	fa02 f303 	lsl.w	r3, r2, r3
 8000fd2:	43db      	mvns	r3, r3
 8000fd4:	69ba      	ldr	r2, [r7, #24]
 8000fd6:	4013      	ands	r3, r2
 8000fd8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000fda:	683b      	ldr	r3, [r7, #0]
 8000fdc:	689a      	ldr	r2, [r3, #8]
 8000fde:	69fb      	ldr	r3, [r7, #28]
 8000fe0:	005b      	lsls	r3, r3, #1
 8000fe2:	fa02 f303 	lsl.w	r3, r2, r3
 8000fe6:	69ba      	ldr	r2, [r7, #24]
 8000fe8:	4313      	orrs	r3, r2
 8000fea:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	69ba      	ldr	r2, [r7, #24]
 8000ff0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000ff2:	683b      	ldr	r3, [r7, #0]
 8000ff4:	685b      	ldr	r3, [r3, #4]
 8000ff6:	f003 0303 	and.w	r3, r3, #3
 8000ffa:	2b02      	cmp	r3, #2
 8000ffc:	d123      	bne.n	8001046 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000ffe:	69fb      	ldr	r3, [r7, #28]
 8001000:	08da      	lsrs	r2, r3, #3
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	3208      	adds	r2, #8
 8001006:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800100a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800100c:	69fb      	ldr	r3, [r7, #28]
 800100e:	f003 0307 	and.w	r3, r3, #7
 8001012:	009b      	lsls	r3, r3, #2
 8001014:	220f      	movs	r2, #15
 8001016:	fa02 f303 	lsl.w	r3, r2, r3
 800101a:	43db      	mvns	r3, r3
 800101c:	69ba      	ldr	r2, [r7, #24]
 800101e:	4013      	ands	r3, r2
 8001020:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001022:	683b      	ldr	r3, [r7, #0]
 8001024:	691a      	ldr	r2, [r3, #16]
 8001026:	69fb      	ldr	r3, [r7, #28]
 8001028:	f003 0307 	and.w	r3, r3, #7
 800102c:	009b      	lsls	r3, r3, #2
 800102e:	fa02 f303 	lsl.w	r3, r2, r3
 8001032:	69ba      	ldr	r2, [r7, #24]
 8001034:	4313      	orrs	r3, r2
 8001036:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001038:	69fb      	ldr	r3, [r7, #28]
 800103a:	08da      	lsrs	r2, r3, #3
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	3208      	adds	r2, #8
 8001040:	69b9      	ldr	r1, [r7, #24]
 8001042:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800104c:	69fb      	ldr	r3, [r7, #28]
 800104e:	005b      	lsls	r3, r3, #1
 8001050:	2203      	movs	r2, #3
 8001052:	fa02 f303 	lsl.w	r3, r2, r3
 8001056:	43db      	mvns	r3, r3
 8001058:	69ba      	ldr	r2, [r7, #24]
 800105a:	4013      	ands	r3, r2
 800105c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800105e:	683b      	ldr	r3, [r7, #0]
 8001060:	685b      	ldr	r3, [r3, #4]
 8001062:	f003 0203 	and.w	r2, r3, #3
 8001066:	69fb      	ldr	r3, [r7, #28]
 8001068:	005b      	lsls	r3, r3, #1
 800106a:	fa02 f303 	lsl.w	r3, r2, r3
 800106e:	69ba      	ldr	r2, [r7, #24]
 8001070:	4313      	orrs	r3, r2
 8001072:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	69ba      	ldr	r2, [r7, #24]
 8001078:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800107a:	683b      	ldr	r3, [r7, #0]
 800107c:	685b      	ldr	r3, [r3, #4]
 800107e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001082:	2b00      	cmp	r3, #0
 8001084:	f000 80d8 	beq.w	8001238 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001088:	4b2c      	ldr	r3, [pc, #176]	@ (800113c <HAL_GPIO_Init+0x22c>)
 800108a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800108e:	4a2b      	ldr	r2, [pc, #172]	@ (800113c <HAL_GPIO_Init+0x22c>)
 8001090:	f043 0302 	orr.w	r3, r3, #2
 8001094:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001098:	4b28      	ldr	r3, [pc, #160]	@ (800113c <HAL_GPIO_Init+0x22c>)
 800109a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800109e:	f003 0302 	and.w	r3, r3, #2
 80010a2:	60fb      	str	r3, [r7, #12]
 80010a4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80010a6:	4a26      	ldr	r2, [pc, #152]	@ (8001140 <HAL_GPIO_Init+0x230>)
 80010a8:	69fb      	ldr	r3, [r7, #28]
 80010aa:	089b      	lsrs	r3, r3, #2
 80010ac:	3302      	adds	r3, #2
 80010ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80010b4:	69fb      	ldr	r3, [r7, #28]
 80010b6:	f003 0303 	and.w	r3, r3, #3
 80010ba:	009b      	lsls	r3, r3, #2
 80010bc:	220f      	movs	r2, #15
 80010be:	fa02 f303 	lsl.w	r3, r2, r3
 80010c2:	43db      	mvns	r3, r3
 80010c4:	69ba      	ldr	r2, [r7, #24]
 80010c6:	4013      	ands	r3, r2
 80010c8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	4a1d      	ldr	r2, [pc, #116]	@ (8001144 <HAL_GPIO_Init+0x234>)
 80010ce:	4293      	cmp	r3, r2
 80010d0:	d04a      	beq.n	8001168 <HAL_GPIO_Init+0x258>
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	4a1c      	ldr	r2, [pc, #112]	@ (8001148 <HAL_GPIO_Init+0x238>)
 80010d6:	4293      	cmp	r3, r2
 80010d8:	d02b      	beq.n	8001132 <HAL_GPIO_Init+0x222>
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	4a1b      	ldr	r2, [pc, #108]	@ (800114c <HAL_GPIO_Init+0x23c>)
 80010de:	4293      	cmp	r3, r2
 80010e0:	d025      	beq.n	800112e <HAL_GPIO_Init+0x21e>
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	4a1a      	ldr	r2, [pc, #104]	@ (8001150 <HAL_GPIO_Init+0x240>)
 80010e6:	4293      	cmp	r3, r2
 80010e8:	d01f      	beq.n	800112a <HAL_GPIO_Init+0x21a>
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	4a19      	ldr	r2, [pc, #100]	@ (8001154 <HAL_GPIO_Init+0x244>)
 80010ee:	4293      	cmp	r3, r2
 80010f0:	d019      	beq.n	8001126 <HAL_GPIO_Init+0x216>
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	4a18      	ldr	r2, [pc, #96]	@ (8001158 <HAL_GPIO_Init+0x248>)
 80010f6:	4293      	cmp	r3, r2
 80010f8:	d013      	beq.n	8001122 <HAL_GPIO_Init+0x212>
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	4a17      	ldr	r2, [pc, #92]	@ (800115c <HAL_GPIO_Init+0x24c>)
 80010fe:	4293      	cmp	r3, r2
 8001100:	d00d      	beq.n	800111e <HAL_GPIO_Init+0x20e>
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	4a16      	ldr	r2, [pc, #88]	@ (8001160 <HAL_GPIO_Init+0x250>)
 8001106:	4293      	cmp	r3, r2
 8001108:	d007      	beq.n	800111a <HAL_GPIO_Init+0x20a>
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	4a15      	ldr	r2, [pc, #84]	@ (8001164 <HAL_GPIO_Init+0x254>)
 800110e:	4293      	cmp	r3, r2
 8001110:	d101      	bne.n	8001116 <HAL_GPIO_Init+0x206>
 8001112:	2309      	movs	r3, #9
 8001114:	e029      	b.n	800116a <HAL_GPIO_Init+0x25a>
 8001116:	230a      	movs	r3, #10
 8001118:	e027      	b.n	800116a <HAL_GPIO_Init+0x25a>
 800111a:	2307      	movs	r3, #7
 800111c:	e025      	b.n	800116a <HAL_GPIO_Init+0x25a>
 800111e:	2306      	movs	r3, #6
 8001120:	e023      	b.n	800116a <HAL_GPIO_Init+0x25a>
 8001122:	2305      	movs	r3, #5
 8001124:	e021      	b.n	800116a <HAL_GPIO_Init+0x25a>
 8001126:	2304      	movs	r3, #4
 8001128:	e01f      	b.n	800116a <HAL_GPIO_Init+0x25a>
 800112a:	2303      	movs	r3, #3
 800112c:	e01d      	b.n	800116a <HAL_GPIO_Init+0x25a>
 800112e:	2302      	movs	r3, #2
 8001130:	e01b      	b.n	800116a <HAL_GPIO_Init+0x25a>
 8001132:	2301      	movs	r3, #1
 8001134:	e019      	b.n	800116a <HAL_GPIO_Init+0x25a>
 8001136:	bf00      	nop
 8001138:	58000080 	.word	0x58000080
 800113c:	58024400 	.word	0x58024400
 8001140:	58000400 	.word	0x58000400
 8001144:	58020000 	.word	0x58020000
 8001148:	58020400 	.word	0x58020400
 800114c:	58020800 	.word	0x58020800
 8001150:	58020c00 	.word	0x58020c00
 8001154:	58021000 	.word	0x58021000
 8001158:	58021400 	.word	0x58021400
 800115c:	58021800 	.word	0x58021800
 8001160:	58021c00 	.word	0x58021c00
 8001164:	58022400 	.word	0x58022400
 8001168:	2300      	movs	r3, #0
 800116a:	69fa      	ldr	r2, [r7, #28]
 800116c:	f002 0203 	and.w	r2, r2, #3
 8001170:	0092      	lsls	r2, r2, #2
 8001172:	4093      	lsls	r3, r2
 8001174:	69ba      	ldr	r2, [r7, #24]
 8001176:	4313      	orrs	r3, r2
 8001178:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800117a:	4938      	ldr	r1, [pc, #224]	@ (800125c <HAL_GPIO_Init+0x34c>)
 800117c:	69fb      	ldr	r3, [r7, #28]
 800117e:	089b      	lsrs	r3, r3, #2
 8001180:	3302      	adds	r3, #2
 8001182:	69ba      	ldr	r2, [r7, #24]
 8001184:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001188:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001190:	693b      	ldr	r3, [r7, #16]
 8001192:	43db      	mvns	r3, r3
 8001194:	69ba      	ldr	r2, [r7, #24]
 8001196:	4013      	ands	r3, r2
 8001198:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800119a:	683b      	ldr	r3, [r7, #0]
 800119c:	685b      	ldr	r3, [r3, #4]
 800119e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d003      	beq.n	80011ae <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 80011a6:	69ba      	ldr	r2, [r7, #24]
 80011a8:	693b      	ldr	r3, [r7, #16]
 80011aa:	4313      	orrs	r3, r2
 80011ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80011ae:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80011b2:	69bb      	ldr	r3, [r7, #24]
 80011b4:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80011b6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80011ba:	685b      	ldr	r3, [r3, #4]
 80011bc:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80011be:	693b      	ldr	r3, [r7, #16]
 80011c0:	43db      	mvns	r3, r3
 80011c2:	69ba      	ldr	r2, [r7, #24]
 80011c4:	4013      	ands	r3, r2
 80011c6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80011c8:	683b      	ldr	r3, [r7, #0]
 80011ca:	685b      	ldr	r3, [r3, #4]
 80011cc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d003      	beq.n	80011dc <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 80011d4:	69ba      	ldr	r2, [r7, #24]
 80011d6:	693b      	ldr	r3, [r7, #16]
 80011d8:	4313      	orrs	r3, r2
 80011da:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80011dc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80011e0:	69bb      	ldr	r3, [r7, #24]
 80011e2:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80011e4:	697b      	ldr	r3, [r7, #20]
 80011e6:	685b      	ldr	r3, [r3, #4]
 80011e8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80011ea:	693b      	ldr	r3, [r7, #16]
 80011ec:	43db      	mvns	r3, r3
 80011ee:	69ba      	ldr	r2, [r7, #24]
 80011f0:	4013      	ands	r3, r2
 80011f2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80011f4:	683b      	ldr	r3, [r7, #0]
 80011f6:	685b      	ldr	r3, [r3, #4]
 80011f8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d003      	beq.n	8001208 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 8001200:	69ba      	ldr	r2, [r7, #24]
 8001202:	693b      	ldr	r3, [r7, #16]
 8001204:	4313      	orrs	r3, r2
 8001206:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8001208:	697b      	ldr	r3, [r7, #20]
 800120a:	69ba      	ldr	r2, [r7, #24]
 800120c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800120e:	697b      	ldr	r3, [r7, #20]
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001214:	693b      	ldr	r3, [r7, #16]
 8001216:	43db      	mvns	r3, r3
 8001218:	69ba      	ldr	r2, [r7, #24]
 800121a:	4013      	ands	r3, r2
 800121c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800121e:	683b      	ldr	r3, [r7, #0]
 8001220:	685b      	ldr	r3, [r3, #4]
 8001222:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001226:	2b00      	cmp	r3, #0
 8001228:	d003      	beq.n	8001232 <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 800122a:	69ba      	ldr	r2, [r7, #24]
 800122c:	693b      	ldr	r3, [r7, #16]
 800122e:	4313      	orrs	r3, r2
 8001230:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8001232:	697b      	ldr	r3, [r7, #20]
 8001234:	69ba      	ldr	r2, [r7, #24]
 8001236:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001238:	69fb      	ldr	r3, [r7, #28]
 800123a:	3301      	adds	r3, #1
 800123c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800123e:	683b      	ldr	r3, [r7, #0]
 8001240:	681a      	ldr	r2, [r3, #0]
 8001242:	69fb      	ldr	r3, [r7, #28]
 8001244:	fa22 f303 	lsr.w	r3, r2, r3
 8001248:	2b00      	cmp	r3, #0
 800124a:	f47f ae6b 	bne.w	8000f24 <HAL_GPIO_Init+0x14>
  }
}
 800124e:	bf00      	nop
 8001250:	bf00      	nop
 8001252:	3724      	adds	r7, #36	@ 0x24
 8001254:	46bd      	mov	sp, r7
 8001256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125a:	4770      	bx	lr
 800125c:	58000400 	.word	0x58000400

08001260 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001260:	b480      	push	{r7}
 8001262:	b083      	sub	sp, #12
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
 8001268:	460b      	mov	r3, r1
 800126a:	807b      	strh	r3, [r7, #2]
 800126c:	4613      	mov	r3, r2
 800126e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001270:	787b      	ldrb	r3, [r7, #1]
 8001272:	2b00      	cmp	r3, #0
 8001274:	d003      	beq.n	800127e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001276:	887a      	ldrh	r2, [r7, #2]
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 800127c:	e003      	b.n	8001286 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800127e:	887b      	ldrh	r3, [r7, #2]
 8001280:	041a      	lsls	r2, r3, #16
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	619a      	str	r2, [r3, #24]
}
 8001286:	bf00      	nop
 8001288:	370c      	adds	r7, #12
 800128a:	46bd      	mov	sp, r7
 800128c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001290:	4770      	bx	lr

08001292 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001292:	b480      	push	{r7}
 8001294:	b085      	sub	sp, #20
 8001296:	af00      	add	r7, sp, #0
 8001298:	6078      	str	r0, [r7, #4]
 800129a:	460b      	mov	r3, r1
 800129c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	695b      	ldr	r3, [r3, #20]
 80012a2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80012a4:	887a      	ldrh	r2, [r7, #2]
 80012a6:	68fb      	ldr	r3, [r7, #12]
 80012a8:	4013      	ands	r3, r2
 80012aa:	041a      	lsls	r2, r3, #16
 80012ac:	68fb      	ldr	r3, [r7, #12]
 80012ae:	43d9      	mvns	r1, r3
 80012b0:	887b      	ldrh	r3, [r7, #2]
 80012b2:	400b      	ands	r3, r1
 80012b4:	431a      	orrs	r2, r3
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	619a      	str	r2, [r3, #24]
}
 80012ba:	bf00      	nop
 80012bc:	3714      	adds	r7, #20
 80012be:	46bd      	mov	sp, r7
 80012c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c4:	4770      	bx	lr
	...

080012c8 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b084      	sub	sp, #16
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 80012d0:	4b19      	ldr	r3, [pc, #100]	@ (8001338 <HAL_PWREx_ConfigSupply+0x70>)
 80012d2:	68db      	ldr	r3, [r3, #12]
 80012d4:	f003 0304 	and.w	r3, r3, #4
 80012d8:	2b04      	cmp	r3, #4
 80012da:	d00a      	beq.n	80012f2 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80012dc:	4b16      	ldr	r3, [pc, #88]	@ (8001338 <HAL_PWREx_ConfigSupply+0x70>)
 80012de:	68db      	ldr	r3, [r3, #12]
 80012e0:	f003 0307 	and.w	r3, r3, #7
 80012e4:	687a      	ldr	r2, [r7, #4]
 80012e6:	429a      	cmp	r2, r3
 80012e8:	d001      	beq.n	80012ee <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80012ea:	2301      	movs	r3, #1
 80012ec:	e01f      	b.n	800132e <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80012ee:	2300      	movs	r3, #0
 80012f0:	e01d      	b.n	800132e <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80012f2:	4b11      	ldr	r3, [pc, #68]	@ (8001338 <HAL_PWREx_ConfigSupply+0x70>)
 80012f4:	68db      	ldr	r3, [r3, #12]
 80012f6:	f023 0207 	bic.w	r2, r3, #7
 80012fa:	490f      	ldr	r1, [pc, #60]	@ (8001338 <HAL_PWREx_ConfigSupply+0x70>)
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	4313      	orrs	r3, r2
 8001300:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8001302:	f7ff fca1 	bl	8000c48 <HAL_GetTick>
 8001306:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001308:	e009      	b.n	800131e <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800130a:	f7ff fc9d 	bl	8000c48 <HAL_GetTick>
 800130e:	4602      	mov	r2, r0
 8001310:	68fb      	ldr	r3, [r7, #12]
 8001312:	1ad3      	subs	r3, r2, r3
 8001314:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001318:	d901      	bls.n	800131e <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800131a:	2301      	movs	r3, #1
 800131c:	e007      	b.n	800132e <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800131e:	4b06      	ldr	r3, [pc, #24]	@ (8001338 <HAL_PWREx_ConfigSupply+0x70>)
 8001320:	685b      	ldr	r3, [r3, #4]
 8001322:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001326:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800132a:	d1ee      	bne.n	800130a <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800132c:	2300      	movs	r3, #0
}
 800132e:	4618      	mov	r0, r3
 8001330:	3710      	adds	r7, #16
 8001332:	46bd      	mov	sp, r7
 8001334:	bd80      	pop	{r7, pc}
 8001336:	bf00      	nop
 8001338:	58024800 	.word	0x58024800

0800133c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b08c      	sub	sp, #48	@ 0x30
 8001340:	af00      	add	r7, sp, #0
 8001342:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	2b00      	cmp	r3, #0
 8001348:	d101      	bne.n	800134e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800134a:	2301      	movs	r3, #1
 800134c:	e3c8      	b.n	8001ae0 <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	f003 0301 	and.w	r3, r3, #1
 8001356:	2b00      	cmp	r3, #0
 8001358:	f000 8087 	beq.w	800146a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800135c:	4b88      	ldr	r3, [pc, #544]	@ (8001580 <HAL_RCC_OscConfig+0x244>)
 800135e:	691b      	ldr	r3, [r3, #16]
 8001360:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001364:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001366:	4b86      	ldr	r3, [pc, #536]	@ (8001580 <HAL_RCC_OscConfig+0x244>)
 8001368:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800136a:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800136c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800136e:	2b10      	cmp	r3, #16
 8001370:	d007      	beq.n	8001382 <HAL_RCC_OscConfig+0x46>
 8001372:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001374:	2b18      	cmp	r3, #24
 8001376:	d110      	bne.n	800139a <HAL_RCC_OscConfig+0x5e>
 8001378:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800137a:	f003 0303 	and.w	r3, r3, #3
 800137e:	2b02      	cmp	r3, #2
 8001380:	d10b      	bne.n	800139a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001382:	4b7f      	ldr	r3, [pc, #508]	@ (8001580 <HAL_RCC_OscConfig+0x244>)
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800138a:	2b00      	cmp	r3, #0
 800138c:	d06c      	beq.n	8001468 <HAL_RCC_OscConfig+0x12c>
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	685b      	ldr	r3, [r3, #4]
 8001392:	2b00      	cmp	r3, #0
 8001394:	d168      	bne.n	8001468 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001396:	2301      	movs	r3, #1
 8001398:	e3a2      	b.n	8001ae0 <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	685b      	ldr	r3, [r3, #4]
 800139e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80013a2:	d106      	bne.n	80013b2 <HAL_RCC_OscConfig+0x76>
 80013a4:	4b76      	ldr	r3, [pc, #472]	@ (8001580 <HAL_RCC_OscConfig+0x244>)
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	4a75      	ldr	r2, [pc, #468]	@ (8001580 <HAL_RCC_OscConfig+0x244>)
 80013aa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80013ae:	6013      	str	r3, [r2, #0]
 80013b0:	e02e      	b.n	8001410 <HAL_RCC_OscConfig+0xd4>
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	685b      	ldr	r3, [r3, #4]
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d10c      	bne.n	80013d4 <HAL_RCC_OscConfig+0x98>
 80013ba:	4b71      	ldr	r3, [pc, #452]	@ (8001580 <HAL_RCC_OscConfig+0x244>)
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	4a70      	ldr	r2, [pc, #448]	@ (8001580 <HAL_RCC_OscConfig+0x244>)
 80013c0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80013c4:	6013      	str	r3, [r2, #0]
 80013c6:	4b6e      	ldr	r3, [pc, #440]	@ (8001580 <HAL_RCC_OscConfig+0x244>)
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	4a6d      	ldr	r2, [pc, #436]	@ (8001580 <HAL_RCC_OscConfig+0x244>)
 80013cc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80013d0:	6013      	str	r3, [r2, #0]
 80013d2:	e01d      	b.n	8001410 <HAL_RCC_OscConfig+0xd4>
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	685b      	ldr	r3, [r3, #4]
 80013d8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80013dc:	d10c      	bne.n	80013f8 <HAL_RCC_OscConfig+0xbc>
 80013de:	4b68      	ldr	r3, [pc, #416]	@ (8001580 <HAL_RCC_OscConfig+0x244>)
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	4a67      	ldr	r2, [pc, #412]	@ (8001580 <HAL_RCC_OscConfig+0x244>)
 80013e4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80013e8:	6013      	str	r3, [r2, #0]
 80013ea:	4b65      	ldr	r3, [pc, #404]	@ (8001580 <HAL_RCC_OscConfig+0x244>)
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	4a64      	ldr	r2, [pc, #400]	@ (8001580 <HAL_RCC_OscConfig+0x244>)
 80013f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80013f4:	6013      	str	r3, [r2, #0]
 80013f6:	e00b      	b.n	8001410 <HAL_RCC_OscConfig+0xd4>
 80013f8:	4b61      	ldr	r3, [pc, #388]	@ (8001580 <HAL_RCC_OscConfig+0x244>)
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	4a60      	ldr	r2, [pc, #384]	@ (8001580 <HAL_RCC_OscConfig+0x244>)
 80013fe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001402:	6013      	str	r3, [r2, #0]
 8001404:	4b5e      	ldr	r3, [pc, #376]	@ (8001580 <HAL_RCC_OscConfig+0x244>)
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	4a5d      	ldr	r2, [pc, #372]	@ (8001580 <HAL_RCC_OscConfig+0x244>)
 800140a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800140e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	685b      	ldr	r3, [r3, #4]
 8001414:	2b00      	cmp	r3, #0
 8001416:	d013      	beq.n	8001440 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001418:	f7ff fc16 	bl	8000c48 <HAL_GetTick>
 800141c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800141e:	e008      	b.n	8001432 <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001420:	f7ff fc12 	bl	8000c48 <HAL_GetTick>
 8001424:	4602      	mov	r2, r0
 8001426:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001428:	1ad3      	subs	r3, r2, r3
 800142a:	2b64      	cmp	r3, #100	@ 0x64
 800142c:	d901      	bls.n	8001432 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800142e:	2303      	movs	r3, #3
 8001430:	e356      	b.n	8001ae0 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001432:	4b53      	ldr	r3, [pc, #332]	@ (8001580 <HAL_RCC_OscConfig+0x244>)
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800143a:	2b00      	cmp	r3, #0
 800143c:	d0f0      	beq.n	8001420 <HAL_RCC_OscConfig+0xe4>
 800143e:	e014      	b.n	800146a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001440:	f7ff fc02 	bl	8000c48 <HAL_GetTick>
 8001444:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001446:	e008      	b.n	800145a <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001448:	f7ff fbfe 	bl	8000c48 <HAL_GetTick>
 800144c:	4602      	mov	r2, r0
 800144e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001450:	1ad3      	subs	r3, r2, r3
 8001452:	2b64      	cmp	r3, #100	@ 0x64
 8001454:	d901      	bls.n	800145a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001456:	2303      	movs	r3, #3
 8001458:	e342      	b.n	8001ae0 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800145a:	4b49      	ldr	r3, [pc, #292]	@ (8001580 <HAL_RCC_OscConfig+0x244>)
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001462:	2b00      	cmp	r3, #0
 8001464:	d1f0      	bne.n	8001448 <HAL_RCC_OscConfig+0x10c>
 8001466:	e000      	b.n	800146a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001468:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	f003 0302 	and.w	r3, r3, #2
 8001472:	2b00      	cmp	r3, #0
 8001474:	f000 808c 	beq.w	8001590 <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001478:	4b41      	ldr	r3, [pc, #260]	@ (8001580 <HAL_RCC_OscConfig+0x244>)
 800147a:	691b      	ldr	r3, [r3, #16]
 800147c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001480:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001482:	4b3f      	ldr	r3, [pc, #252]	@ (8001580 <HAL_RCC_OscConfig+0x244>)
 8001484:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001486:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8001488:	6a3b      	ldr	r3, [r7, #32]
 800148a:	2b00      	cmp	r3, #0
 800148c:	d007      	beq.n	800149e <HAL_RCC_OscConfig+0x162>
 800148e:	6a3b      	ldr	r3, [r7, #32]
 8001490:	2b18      	cmp	r3, #24
 8001492:	d137      	bne.n	8001504 <HAL_RCC_OscConfig+0x1c8>
 8001494:	69fb      	ldr	r3, [r7, #28]
 8001496:	f003 0303 	and.w	r3, r3, #3
 800149a:	2b00      	cmp	r3, #0
 800149c:	d132      	bne.n	8001504 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800149e:	4b38      	ldr	r3, [pc, #224]	@ (8001580 <HAL_RCC_OscConfig+0x244>)
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	f003 0304 	and.w	r3, r3, #4
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d005      	beq.n	80014b6 <HAL_RCC_OscConfig+0x17a>
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	68db      	ldr	r3, [r3, #12]
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d101      	bne.n	80014b6 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80014b2:	2301      	movs	r3, #1
 80014b4:	e314      	b.n	8001ae0 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80014b6:	4b32      	ldr	r3, [pc, #200]	@ (8001580 <HAL_RCC_OscConfig+0x244>)
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	f023 0219 	bic.w	r2, r3, #25
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	68db      	ldr	r3, [r3, #12]
 80014c2:	492f      	ldr	r1, [pc, #188]	@ (8001580 <HAL_RCC_OscConfig+0x244>)
 80014c4:	4313      	orrs	r3, r2
 80014c6:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014c8:	f7ff fbbe 	bl	8000c48 <HAL_GetTick>
 80014cc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80014ce:	e008      	b.n	80014e2 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80014d0:	f7ff fbba 	bl	8000c48 <HAL_GetTick>
 80014d4:	4602      	mov	r2, r0
 80014d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014d8:	1ad3      	subs	r3, r2, r3
 80014da:	2b02      	cmp	r3, #2
 80014dc:	d901      	bls.n	80014e2 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 80014de:	2303      	movs	r3, #3
 80014e0:	e2fe      	b.n	8001ae0 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80014e2:	4b27      	ldr	r3, [pc, #156]	@ (8001580 <HAL_RCC_OscConfig+0x244>)
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	f003 0304 	and.w	r3, r3, #4
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d0f0      	beq.n	80014d0 <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80014ee:	4b24      	ldr	r3, [pc, #144]	@ (8001580 <HAL_RCC_OscConfig+0x244>)
 80014f0:	685b      	ldr	r3, [r3, #4]
 80014f2:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	691b      	ldr	r3, [r3, #16]
 80014fa:	061b      	lsls	r3, r3, #24
 80014fc:	4920      	ldr	r1, [pc, #128]	@ (8001580 <HAL_RCC_OscConfig+0x244>)
 80014fe:	4313      	orrs	r3, r2
 8001500:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001502:	e045      	b.n	8001590 <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	68db      	ldr	r3, [r3, #12]
 8001508:	2b00      	cmp	r3, #0
 800150a:	d026      	beq.n	800155a <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800150c:	4b1c      	ldr	r3, [pc, #112]	@ (8001580 <HAL_RCC_OscConfig+0x244>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	f023 0219 	bic.w	r2, r3, #25
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	68db      	ldr	r3, [r3, #12]
 8001518:	4919      	ldr	r1, [pc, #100]	@ (8001580 <HAL_RCC_OscConfig+0x244>)
 800151a:	4313      	orrs	r3, r2
 800151c:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800151e:	f7ff fb93 	bl	8000c48 <HAL_GetTick>
 8001522:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001524:	e008      	b.n	8001538 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001526:	f7ff fb8f 	bl	8000c48 <HAL_GetTick>
 800152a:	4602      	mov	r2, r0
 800152c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800152e:	1ad3      	subs	r3, r2, r3
 8001530:	2b02      	cmp	r3, #2
 8001532:	d901      	bls.n	8001538 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8001534:	2303      	movs	r3, #3
 8001536:	e2d3      	b.n	8001ae0 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001538:	4b11      	ldr	r3, [pc, #68]	@ (8001580 <HAL_RCC_OscConfig+0x244>)
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	f003 0304 	and.w	r3, r3, #4
 8001540:	2b00      	cmp	r3, #0
 8001542:	d0f0      	beq.n	8001526 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001544:	4b0e      	ldr	r3, [pc, #56]	@ (8001580 <HAL_RCC_OscConfig+0x244>)
 8001546:	685b      	ldr	r3, [r3, #4]
 8001548:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	691b      	ldr	r3, [r3, #16]
 8001550:	061b      	lsls	r3, r3, #24
 8001552:	490b      	ldr	r1, [pc, #44]	@ (8001580 <HAL_RCC_OscConfig+0x244>)
 8001554:	4313      	orrs	r3, r2
 8001556:	604b      	str	r3, [r1, #4]
 8001558:	e01a      	b.n	8001590 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800155a:	4b09      	ldr	r3, [pc, #36]	@ (8001580 <HAL_RCC_OscConfig+0x244>)
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	4a08      	ldr	r2, [pc, #32]	@ (8001580 <HAL_RCC_OscConfig+0x244>)
 8001560:	f023 0301 	bic.w	r3, r3, #1
 8001564:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001566:	f7ff fb6f 	bl	8000c48 <HAL_GetTick>
 800156a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800156c:	e00a      	b.n	8001584 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800156e:	f7ff fb6b 	bl	8000c48 <HAL_GetTick>
 8001572:	4602      	mov	r2, r0
 8001574:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001576:	1ad3      	subs	r3, r2, r3
 8001578:	2b02      	cmp	r3, #2
 800157a:	d903      	bls.n	8001584 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 800157c:	2303      	movs	r3, #3
 800157e:	e2af      	b.n	8001ae0 <HAL_RCC_OscConfig+0x7a4>
 8001580:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001584:	4b96      	ldr	r3, [pc, #600]	@ (80017e0 <HAL_RCC_OscConfig+0x4a4>)
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	f003 0304 	and.w	r3, r3, #4
 800158c:	2b00      	cmp	r3, #0
 800158e:	d1ee      	bne.n	800156e <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	f003 0310 	and.w	r3, r3, #16
 8001598:	2b00      	cmp	r3, #0
 800159a:	d06a      	beq.n	8001672 <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800159c:	4b90      	ldr	r3, [pc, #576]	@ (80017e0 <HAL_RCC_OscConfig+0x4a4>)
 800159e:	691b      	ldr	r3, [r3, #16]
 80015a0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80015a4:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80015a6:	4b8e      	ldr	r3, [pc, #568]	@ (80017e0 <HAL_RCC_OscConfig+0x4a4>)
 80015a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80015aa:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80015ac:	69bb      	ldr	r3, [r7, #24]
 80015ae:	2b08      	cmp	r3, #8
 80015b0:	d007      	beq.n	80015c2 <HAL_RCC_OscConfig+0x286>
 80015b2:	69bb      	ldr	r3, [r7, #24]
 80015b4:	2b18      	cmp	r3, #24
 80015b6:	d11b      	bne.n	80015f0 <HAL_RCC_OscConfig+0x2b4>
 80015b8:	697b      	ldr	r3, [r7, #20]
 80015ba:	f003 0303 	and.w	r3, r3, #3
 80015be:	2b01      	cmp	r3, #1
 80015c0:	d116      	bne.n	80015f0 <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80015c2:	4b87      	ldr	r3, [pc, #540]	@ (80017e0 <HAL_RCC_OscConfig+0x4a4>)
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d005      	beq.n	80015da <HAL_RCC_OscConfig+0x29e>
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	69db      	ldr	r3, [r3, #28]
 80015d2:	2b80      	cmp	r3, #128	@ 0x80
 80015d4:	d001      	beq.n	80015da <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 80015d6:	2301      	movs	r3, #1
 80015d8:	e282      	b.n	8001ae0 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80015da:	4b81      	ldr	r3, [pc, #516]	@ (80017e0 <HAL_RCC_OscConfig+0x4a4>)
 80015dc:	68db      	ldr	r3, [r3, #12]
 80015de:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	6a1b      	ldr	r3, [r3, #32]
 80015e6:	061b      	lsls	r3, r3, #24
 80015e8:	497d      	ldr	r1, [pc, #500]	@ (80017e0 <HAL_RCC_OscConfig+0x4a4>)
 80015ea:	4313      	orrs	r3, r2
 80015ec:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80015ee:	e040      	b.n	8001672 <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	69db      	ldr	r3, [r3, #28]
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d023      	beq.n	8001640 <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80015f8:	4b79      	ldr	r3, [pc, #484]	@ (80017e0 <HAL_RCC_OscConfig+0x4a4>)
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	4a78      	ldr	r2, [pc, #480]	@ (80017e0 <HAL_RCC_OscConfig+0x4a4>)
 80015fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001602:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001604:	f7ff fb20 	bl	8000c48 <HAL_GetTick>
 8001608:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800160a:	e008      	b.n	800161e <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800160c:	f7ff fb1c 	bl	8000c48 <HAL_GetTick>
 8001610:	4602      	mov	r2, r0
 8001612:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001614:	1ad3      	subs	r3, r2, r3
 8001616:	2b02      	cmp	r3, #2
 8001618:	d901      	bls.n	800161e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800161a:	2303      	movs	r3, #3
 800161c:	e260      	b.n	8001ae0 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800161e:	4b70      	ldr	r3, [pc, #448]	@ (80017e0 <HAL_RCC_OscConfig+0x4a4>)
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001626:	2b00      	cmp	r3, #0
 8001628:	d0f0      	beq.n	800160c <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800162a:	4b6d      	ldr	r3, [pc, #436]	@ (80017e0 <HAL_RCC_OscConfig+0x4a4>)
 800162c:	68db      	ldr	r3, [r3, #12]
 800162e:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	6a1b      	ldr	r3, [r3, #32]
 8001636:	061b      	lsls	r3, r3, #24
 8001638:	4969      	ldr	r1, [pc, #420]	@ (80017e0 <HAL_RCC_OscConfig+0x4a4>)
 800163a:	4313      	orrs	r3, r2
 800163c:	60cb      	str	r3, [r1, #12]
 800163e:	e018      	b.n	8001672 <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8001640:	4b67      	ldr	r3, [pc, #412]	@ (80017e0 <HAL_RCC_OscConfig+0x4a4>)
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	4a66      	ldr	r2, [pc, #408]	@ (80017e0 <HAL_RCC_OscConfig+0x4a4>)
 8001646:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800164a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800164c:	f7ff fafc 	bl	8000c48 <HAL_GetTick>
 8001650:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001652:	e008      	b.n	8001666 <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8001654:	f7ff faf8 	bl	8000c48 <HAL_GetTick>
 8001658:	4602      	mov	r2, r0
 800165a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800165c:	1ad3      	subs	r3, r2, r3
 800165e:	2b02      	cmp	r3, #2
 8001660:	d901      	bls.n	8001666 <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 8001662:	2303      	movs	r3, #3
 8001664:	e23c      	b.n	8001ae0 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001666:	4b5e      	ldr	r3, [pc, #376]	@ (80017e0 <HAL_RCC_OscConfig+0x4a4>)
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800166e:	2b00      	cmp	r3, #0
 8001670:	d1f0      	bne.n	8001654 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	f003 0308 	and.w	r3, r3, #8
 800167a:	2b00      	cmp	r3, #0
 800167c:	d036      	beq.n	80016ec <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	695b      	ldr	r3, [r3, #20]
 8001682:	2b00      	cmp	r3, #0
 8001684:	d019      	beq.n	80016ba <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001686:	4b56      	ldr	r3, [pc, #344]	@ (80017e0 <HAL_RCC_OscConfig+0x4a4>)
 8001688:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800168a:	4a55      	ldr	r2, [pc, #340]	@ (80017e0 <HAL_RCC_OscConfig+0x4a4>)
 800168c:	f043 0301 	orr.w	r3, r3, #1
 8001690:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001692:	f7ff fad9 	bl	8000c48 <HAL_GetTick>
 8001696:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001698:	e008      	b.n	80016ac <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800169a:	f7ff fad5 	bl	8000c48 <HAL_GetTick>
 800169e:	4602      	mov	r2, r0
 80016a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016a2:	1ad3      	subs	r3, r2, r3
 80016a4:	2b02      	cmp	r3, #2
 80016a6:	d901      	bls.n	80016ac <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 80016a8:	2303      	movs	r3, #3
 80016aa:	e219      	b.n	8001ae0 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80016ac:	4b4c      	ldr	r3, [pc, #304]	@ (80017e0 <HAL_RCC_OscConfig+0x4a4>)
 80016ae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80016b0:	f003 0302 	and.w	r3, r3, #2
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d0f0      	beq.n	800169a <HAL_RCC_OscConfig+0x35e>
 80016b8:	e018      	b.n	80016ec <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80016ba:	4b49      	ldr	r3, [pc, #292]	@ (80017e0 <HAL_RCC_OscConfig+0x4a4>)
 80016bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80016be:	4a48      	ldr	r2, [pc, #288]	@ (80017e0 <HAL_RCC_OscConfig+0x4a4>)
 80016c0:	f023 0301 	bic.w	r3, r3, #1
 80016c4:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80016c6:	f7ff fabf 	bl	8000c48 <HAL_GetTick>
 80016ca:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80016cc:	e008      	b.n	80016e0 <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80016ce:	f7ff fabb 	bl	8000c48 <HAL_GetTick>
 80016d2:	4602      	mov	r2, r0
 80016d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016d6:	1ad3      	subs	r3, r2, r3
 80016d8:	2b02      	cmp	r3, #2
 80016da:	d901      	bls.n	80016e0 <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 80016dc:	2303      	movs	r3, #3
 80016de:	e1ff      	b.n	8001ae0 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80016e0:	4b3f      	ldr	r3, [pc, #252]	@ (80017e0 <HAL_RCC_OscConfig+0x4a4>)
 80016e2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80016e4:	f003 0302 	and.w	r3, r3, #2
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d1f0      	bne.n	80016ce <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	f003 0320 	and.w	r3, r3, #32
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d036      	beq.n	8001766 <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	699b      	ldr	r3, [r3, #24]
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d019      	beq.n	8001734 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001700:	4b37      	ldr	r3, [pc, #220]	@ (80017e0 <HAL_RCC_OscConfig+0x4a4>)
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	4a36      	ldr	r2, [pc, #216]	@ (80017e0 <HAL_RCC_OscConfig+0x4a4>)
 8001706:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800170a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800170c:	f7ff fa9c 	bl	8000c48 <HAL_GetTick>
 8001710:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001712:	e008      	b.n	8001726 <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001714:	f7ff fa98 	bl	8000c48 <HAL_GetTick>
 8001718:	4602      	mov	r2, r0
 800171a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800171c:	1ad3      	subs	r3, r2, r3
 800171e:	2b02      	cmp	r3, #2
 8001720:	d901      	bls.n	8001726 <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 8001722:	2303      	movs	r3, #3
 8001724:	e1dc      	b.n	8001ae0 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001726:	4b2e      	ldr	r3, [pc, #184]	@ (80017e0 <HAL_RCC_OscConfig+0x4a4>)
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800172e:	2b00      	cmp	r3, #0
 8001730:	d0f0      	beq.n	8001714 <HAL_RCC_OscConfig+0x3d8>
 8001732:	e018      	b.n	8001766 <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001734:	4b2a      	ldr	r3, [pc, #168]	@ (80017e0 <HAL_RCC_OscConfig+0x4a4>)
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	4a29      	ldr	r2, [pc, #164]	@ (80017e0 <HAL_RCC_OscConfig+0x4a4>)
 800173a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800173e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001740:	f7ff fa82 	bl	8000c48 <HAL_GetTick>
 8001744:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001746:	e008      	b.n	800175a <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001748:	f7ff fa7e 	bl	8000c48 <HAL_GetTick>
 800174c:	4602      	mov	r2, r0
 800174e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001750:	1ad3      	subs	r3, r2, r3
 8001752:	2b02      	cmp	r3, #2
 8001754:	d901      	bls.n	800175a <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 8001756:	2303      	movs	r3, #3
 8001758:	e1c2      	b.n	8001ae0 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800175a:	4b21      	ldr	r3, [pc, #132]	@ (80017e0 <HAL_RCC_OscConfig+0x4a4>)
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001762:	2b00      	cmp	r3, #0
 8001764:	d1f0      	bne.n	8001748 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	f003 0304 	and.w	r3, r3, #4
 800176e:	2b00      	cmp	r3, #0
 8001770:	f000 8086 	beq.w	8001880 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8001774:	4b1b      	ldr	r3, [pc, #108]	@ (80017e4 <HAL_RCC_OscConfig+0x4a8>)
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	4a1a      	ldr	r2, [pc, #104]	@ (80017e4 <HAL_RCC_OscConfig+0x4a8>)
 800177a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800177e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001780:	f7ff fa62 	bl	8000c48 <HAL_GetTick>
 8001784:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001786:	e008      	b.n	800179a <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001788:	f7ff fa5e 	bl	8000c48 <HAL_GetTick>
 800178c:	4602      	mov	r2, r0
 800178e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001790:	1ad3      	subs	r3, r2, r3
 8001792:	2b64      	cmp	r3, #100	@ 0x64
 8001794:	d901      	bls.n	800179a <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 8001796:	2303      	movs	r3, #3
 8001798:	e1a2      	b.n	8001ae0 <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800179a:	4b12      	ldr	r3, [pc, #72]	@ (80017e4 <HAL_RCC_OscConfig+0x4a8>)
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d0f0      	beq.n	8001788 <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	689b      	ldr	r3, [r3, #8]
 80017aa:	2b01      	cmp	r3, #1
 80017ac:	d106      	bne.n	80017bc <HAL_RCC_OscConfig+0x480>
 80017ae:	4b0c      	ldr	r3, [pc, #48]	@ (80017e0 <HAL_RCC_OscConfig+0x4a4>)
 80017b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80017b2:	4a0b      	ldr	r2, [pc, #44]	@ (80017e0 <HAL_RCC_OscConfig+0x4a4>)
 80017b4:	f043 0301 	orr.w	r3, r3, #1
 80017b8:	6713      	str	r3, [r2, #112]	@ 0x70
 80017ba:	e032      	b.n	8001822 <HAL_RCC_OscConfig+0x4e6>
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	689b      	ldr	r3, [r3, #8]
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d111      	bne.n	80017e8 <HAL_RCC_OscConfig+0x4ac>
 80017c4:	4b06      	ldr	r3, [pc, #24]	@ (80017e0 <HAL_RCC_OscConfig+0x4a4>)
 80017c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80017c8:	4a05      	ldr	r2, [pc, #20]	@ (80017e0 <HAL_RCC_OscConfig+0x4a4>)
 80017ca:	f023 0301 	bic.w	r3, r3, #1
 80017ce:	6713      	str	r3, [r2, #112]	@ 0x70
 80017d0:	4b03      	ldr	r3, [pc, #12]	@ (80017e0 <HAL_RCC_OscConfig+0x4a4>)
 80017d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80017d4:	4a02      	ldr	r2, [pc, #8]	@ (80017e0 <HAL_RCC_OscConfig+0x4a4>)
 80017d6:	f023 0304 	bic.w	r3, r3, #4
 80017da:	6713      	str	r3, [r2, #112]	@ 0x70
 80017dc:	e021      	b.n	8001822 <HAL_RCC_OscConfig+0x4e6>
 80017de:	bf00      	nop
 80017e0:	58024400 	.word	0x58024400
 80017e4:	58024800 	.word	0x58024800
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	689b      	ldr	r3, [r3, #8]
 80017ec:	2b05      	cmp	r3, #5
 80017ee:	d10c      	bne.n	800180a <HAL_RCC_OscConfig+0x4ce>
 80017f0:	4b83      	ldr	r3, [pc, #524]	@ (8001a00 <HAL_RCC_OscConfig+0x6c4>)
 80017f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80017f4:	4a82      	ldr	r2, [pc, #520]	@ (8001a00 <HAL_RCC_OscConfig+0x6c4>)
 80017f6:	f043 0304 	orr.w	r3, r3, #4
 80017fa:	6713      	str	r3, [r2, #112]	@ 0x70
 80017fc:	4b80      	ldr	r3, [pc, #512]	@ (8001a00 <HAL_RCC_OscConfig+0x6c4>)
 80017fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001800:	4a7f      	ldr	r2, [pc, #508]	@ (8001a00 <HAL_RCC_OscConfig+0x6c4>)
 8001802:	f043 0301 	orr.w	r3, r3, #1
 8001806:	6713      	str	r3, [r2, #112]	@ 0x70
 8001808:	e00b      	b.n	8001822 <HAL_RCC_OscConfig+0x4e6>
 800180a:	4b7d      	ldr	r3, [pc, #500]	@ (8001a00 <HAL_RCC_OscConfig+0x6c4>)
 800180c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800180e:	4a7c      	ldr	r2, [pc, #496]	@ (8001a00 <HAL_RCC_OscConfig+0x6c4>)
 8001810:	f023 0301 	bic.w	r3, r3, #1
 8001814:	6713      	str	r3, [r2, #112]	@ 0x70
 8001816:	4b7a      	ldr	r3, [pc, #488]	@ (8001a00 <HAL_RCC_OscConfig+0x6c4>)
 8001818:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800181a:	4a79      	ldr	r2, [pc, #484]	@ (8001a00 <HAL_RCC_OscConfig+0x6c4>)
 800181c:	f023 0304 	bic.w	r3, r3, #4
 8001820:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	689b      	ldr	r3, [r3, #8]
 8001826:	2b00      	cmp	r3, #0
 8001828:	d015      	beq.n	8001856 <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800182a:	f7ff fa0d 	bl	8000c48 <HAL_GetTick>
 800182e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001830:	e00a      	b.n	8001848 <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001832:	f7ff fa09 	bl	8000c48 <HAL_GetTick>
 8001836:	4602      	mov	r2, r0
 8001838:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800183a:	1ad3      	subs	r3, r2, r3
 800183c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001840:	4293      	cmp	r3, r2
 8001842:	d901      	bls.n	8001848 <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 8001844:	2303      	movs	r3, #3
 8001846:	e14b      	b.n	8001ae0 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001848:	4b6d      	ldr	r3, [pc, #436]	@ (8001a00 <HAL_RCC_OscConfig+0x6c4>)
 800184a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800184c:	f003 0302 	and.w	r3, r3, #2
 8001850:	2b00      	cmp	r3, #0
 8001852:	d0ee      	beq.n	8001832 <HAL_RCC_OscConfig+0x4f6>
 8001854:	e014      	b.n	8001880 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001856:	f7ff f9f7 	bl	8000c48 <HAL_GetTick>
 800185a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800185c:	e00a      	b.n	8001874 <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800185e:	f7ff f9f3 	bl	8000c48 <HAL_GetTick>
 8001862:	4602      	mov	r2, r0
 8001864:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001866:	1ad3      	subs	r3, r2, r3
 8001868:	f241 3288 	movw	r2, #5000	@ 0x1388
 800186c:	4293      	cmp	r3, r2
 800186e:	d901      	bls.n	8001874 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 8001870:	2303      	movs	r3, #3
 8001872:	e135      	b.n	8001ae0 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001874:	4b62      	ldr	r3, [pc, #392]	@ (8001a00 <HAL_RCC_OscConfig+0x6c4>)
 8001876:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001878:	f003 0302 	and.w	r3, r3, #2
 800187c:	2b00      	cmp	r3, #0
 800187e:	d1ee      	bne.n	800185e <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001884:	2b00      	cmp	r3, #0
 8001886:	f000 812a 	beq.w	8001ade <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800188a:	4b5d      	ldr	r3, [pc, #372]	@ (8001a00 <HAL_RCC_OscConfig+0x6c4>)
 800188c:	691b      	ldr	r3, [r3, #16]
 800188e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001892:	2b18      	cmp	r3, #24
 8001894:	f000 80ba 	beq.w	8001a0c <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800189c:	2b02      	cmp	r3, #2
 800189e:	f040 8095 	bne.w	80019cc <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80018a2:	4b57      	ldr	r3, [pc, #348]	@ (8001a00 <HAL_RCC_OscConfig+0x6c4>)
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	4a56      	ldr	r2, [pc, #344]	@ (8001a00 <HAL_RCC_OscConfig+0x6c4>)
 80018a8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80018ac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018ae:	f7ff f9cb 	bl	8000c48 <HAL_GetTick>
 80018b2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80018b4:	e008      	b.n	80018c8 <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80018b6:	f7ff f9c7 	bl	8000c48 <HAL_GetTick>
 80018ba:	4602      	mov	r2, r0
 80018bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018be:	1ad3      	subs	r3, r2, r3
 80018c0:	2b02      	cmp	r3, #2
 80018c2:	d901      	bls.n	80018c8 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 80018c4:	2303      	movs	r3, #3
 80018c6:	e10b      	b.n	8001ae0 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80018c8:	4b4d      	ldr	r3, [pc, #308]	@ (8001a00 <HAL_RCC_OscConfig+0x6c4>)
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d1f0      	bne.n	80018b6 <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80018d4:	4b4a      	ldr	r3, [pc, #296]	@ (8001a00 <HAL_RCC_OscConfig+0x6c4>)
 80018d6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80018d8:	4b4a      	ldr	r3, [pc, #296]	@ (8001a04 <HAL_RCC_OscConfig+0x6c8>)
 80018da:	4013      	ands	r3, r2
 80018dc:	687a      	ldr	r2, [r7, #4]
 80018de:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 80018e0:	687a      	ldr	r2, [r7, #4]
 80018e2:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80018e4:	0112      	lsls	r2, r2, #4
 80018e6:	430a      	orrs	r2, r1
 80018e8:	4945      	ldr	r1, [pc, #276]	@ (8001a00 <HAL_RCC_OscConfig+0x6c4>)
 80018ea:	4313      	orrs	r3, r2
 80018ec:	628b      	str	r3, [r1, #40]	@ 0x28
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018f2:	3b01      	subs	r3, #1
 80018f4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80018fc:	3b01      	subs	r3, #1
 80018fe:	025b      	lsls	r3, r3, #9
 8001900:	b29b      	uxth	r3, r3
 8001902:	431a      	orrs	r2, r3
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001908:	3b01      	subs	r3, #1
 800190a:	041b      	lsls	r3, r3, #16
 800190c:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8001910:	431a      	orrs	r2, r3
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001916:	3b01      	subs	r3, #1
 8001918:	061b      	lsls	r3, r3, #24
 800191a:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800191e:	4938      	ldr	r1, [pc, #224]	@ (8001a00 <HAL_RCC_OscConfig+0x6c4>)
 8001920:	4313      	orrs	r3, r2
 8001922:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8001924:	4b36      	ldr	r3, [pc, #216]	@ (8001a00 <HAL_RCC_OscConfig+0x6c4>)
 8001926:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001928:	4a35      	ldr	r2, [pc, #212]	@ (8001a00 <HAL_RCC_OscConfig+0x6c4>)
 800192a:	f023 0301 	bic.w	r3, r3, #1
 800192e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8001930:	4b33      	ldr	r3, [pc, #204]	@ (8001a00 <HAL_RCC_OscConfig+0x6c4>)
 8001932:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001934:	4b34      	ldr	r3, [pc, #208]	@ (8001a08 <HAL_RCC_OscConfig+0x6cc>)
 8001936:	4013      	ands	r3, r2
 8001938:	687a      	ldr	r2, [r7, #4]
 800193a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800193c:	00d2      	lsls	r2, r2, #3
 800193e:	4930      	ldr	r1, [pc, #192]	@ (8001a00 <HAL_RCC_OscConfig+0x6c4>)
 8001940:	4313      	orrs	r3, r2
 8001942:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8001944:	4b2e      	ldr	r3, [pc, #184]	@ (8001a00 <HAL_RCC_OscConfig+0x6c4>)
 8001946:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001948:	f023 020c 	bic.w	r2, r3, #12
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001950:	492b      	ldr	r1, [pc, #172]	@ (8001a00 <HAL_RCC_OscConfig+0x6c4>)
 8001952:	4313      	orrs	r3, r2
 8001954:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8001956:	4b2a      	ldr	r3, [pc, #168]	@ (8001a00 <HAL_RCC_OscConfig+0x6c4>)
 8001958:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800195a:	f023 0202 	bic.w	r2, r3, #2
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001962:	4927      	ldr	r1, [pc, #156]	@ (8001a00 <HAL_RCC_OscConfig+0x6c4>)
 8001964:	4313      	orrs	r3, r2
 8001966:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8001968:	4b25      	ldr	r3, [pc, #148]	@ (8001a00 <HAL_RCC_OscConfig+0x6c4>)
 800196a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800196c:	4a24      	ldr	r2, [pc, #144]	@ (8001a00 <HAL_RCC_OscConfig+0x6c4>)
 800196e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001972:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8001974:	4b22      	ldr	r3, [pc, #136]	@ (8001a00 <HAL_RCC_OscConfig+0x6c4>)
 8001976:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001978:	4a21      	ldr	r2, [pc, #132]	@ (8001a00 <HAL_RCC_OscConfig+0x6c4>)
 800197a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800197e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8001980:	4b1f      	ldr	r3, [pc, #124]	@ (8001a00 <HAL_RCC_OscConfig+0x6c4>)
 8001982:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001984:	4a1e      	ldr	r2, [pc, #120]	@ (8001a00 <HAL_RCC_OscConfig+0x6c4>)
 8001986:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800198a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800198c:	4b1c      	ldr	r3, [pc, #112]	@ (8001a00 <HAL_RCC_OscConfig+0x6c4>)
 800198e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001990:	4a1b      	ldr	r2, [pc, #108]	@ (8001a00 <HAL_RCC_OscConfig+0x6c4>)
 8001992:	f043 0301 	orr.w	r3, r3, #1
 8001996:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001998:	4b19      	ldr	r3, [pc, #100]	@ (8001a00 <HAL_RCC_OscConfig+0x6c4>)
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	4a18      	ldr	r2, [pc, #96]	@ (8001a00 <HAL_RCC_OscConfig+0x6c4>)
 800199e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80019a2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019a4:	f7ff f950 	bl	8000c48 <HAL_GetTick>
 80019a8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80019aa:	e008      	b.n	80019be <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80019ac:	f7ff f94c 	bl	8000c48 <HAL_GetTick>
 80019b0:	4602      	mov	r2, r0
 80019b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019b4:	1ad3      	subs	r3, r2, r3
 80019b6:	2b02      	cmp	r3, #2
 80019b8:	d901      	bls.n	80019be <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 80019ba:	2303      	movs	r3, #3
 80019bc:	e090      	b.n	8001ae0 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80019be:	4b10      	ldr	r3, [pc, #64]	@ (8001a00 <HAL_RCC_OscConfig+0x6c4>)
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d0f0      	beq.n	80019ac <HAL_RCC_OscConfig+0x670>
 80019ca:	e088      	b.n	8001ade <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80019cc:	4b0c      	ldr	r3, [pc, #48]	@ (8001a00 <HAL_RCC_OscConfig+0x6c4>)
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	4a0b      	ldr	r2, [pc, #44]	@ (8001a00 <HAL_RCC_OscConfig+0x6c4>)
 80019d2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80019d6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019d8:	f7ff f936 	bl	8000c48 <HAL_GetTick>
 80019dc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80019de:	e008      	b.n	80019f2 <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80019e0:	f7ff f932 	bl	8000c48 <HAL_GetTick>
 80019e4:	4602      	mov	r2, r0
 80019e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019e8:	1ad3      	subs	r3, r2, r3
 80019ea:	2b02      	cmp	r3, #2
 80019ec:	d901      	bls.n	80019f2 <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 80019ee:	2303      	movs	r3, #3
 80019f0:	e076      	b.n	8001ae0 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80019f2:	4b03      	ldr	r3, [pc, #12]	@ (8001a00 <HAL_RCC_OscConfig+0x6c4>)
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d1f0      	bne.n	80019e0 <HAL_RCC_OscConfig+0x6a4>
 80019fe:	e06e      	b.n	8001ade <HAL_RCC_OscConfig+0x7a2>
 8001a00:	58024400 	.word	0x58024400
 8001a04:	fffffc0c 	.word	0xfffffc0c
 8001a08:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8001a0c:	4b36      	ldr	r3, [pc, #216]	@ (8001ae8 <HAL_RCC_OscConfig+0x7ac>)
 8001a0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a10:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8001a12:	4b35      	ldr	r3, [pc, #212]	@ (8001ae8 <HAL_RCC_OscConfig+0x7ac>)
 8001a14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a16:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a1c:	2b01      	cmp	r3, #1
 8001a1e:	d031      	beq.n	8001a84 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a20:	693b      	ldr	r3, [r7, #16]
 8001a22:	f003 0203 	and.w	r2, r3, #3
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001a2a:	429a      	cmp	r2, r3
 8001a2c:	d12a      	bne.n	8001a84 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8001a2e:	693b      	ldr	r3, [r7, #16]
 8001a30:	091b      	lsrs	r3, r3, #4
 8001a32:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a3a:	429a      	cmp	r2, r3
 8001a3c:	d122      	bne.n	8001a84 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a48:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8001a4a:	429a      	cmp	r2, r3
 8001a4c:	d11a      	bne.n	8001a84 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	0a5b      	lsrs	r3, r3, #9
 8001a52:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001a5a:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8001a5c:	429a      	cmp	r2, r3
 8001a5e:	d111      	bne.n	8001a84 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	0c1b      	lsrs	r3, r3, #16
 8001a64:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001a6c:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8001a6e:	429a      	cmp	r2, r3
 8001a70:	d108      	bne.n	8001a84 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8001a72:	68fb      	ldr	r3, [r7, #12]
 8001a74:	0e1b      	lsrs	r3, r3, #24
 8001a76:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001a7e:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8001a80:	429a      	cmp	r2, r3
 8001a82:	d001      	beq.n	8001a88 <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 8001a84:	2301      	movs	r3, #1
 8001a86:	e02b      	b.n	8001ae0 <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8001a88:	4b17      	ldr	r3, [pc, #92]	@ (8001ae8 <HAL_RCC_OscConfig+0x7ac>)
 8001a8a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001a8c:	08db      	lsrs	r3, r3, #3
 8001a8e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8001a92:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001a98:	693a      	ldr	r2, [r7, #16]
 8001a9a:	429a      	cmp	r2, r3
 8001a9c:	d01f      	beq.n	8001ade <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8001a9e:	4b12      	ldr	r3, [pc, #72]	@ (8001ae8 <HAL_RCC_OscConfig+0x7ac>)
 8001aa0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001aa2:	4a11      	ldr	r2, [pc, #68]	@ (8001ae8 <HAL_RCC_OscConfig+0x7ac>)
 8001aa4:	f023 0301 	bic.w	r3, r3, #1
 8001aa8:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001aaa:	f7ff f8cd 	bl	8000c48 <HAL_GetTick>
 8001aae:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8001ab0:	bf00      	nop
 8001ab2:	f7ff f8c9 	bl	8000c48 <HAL_GetTick>
 8001ab6:	4602      	mov	r2, r0
 8001ab8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001aba:	4293      	cmp	r3, r2
 8001abc:	d0f9      	beq.n	8001ab2 <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8001abe:	4b0a      	ldr	r3, [pc, #40]	@ (8001ae8 <HAL_RCC_OscConfig+0x7ac>)
 8001ac0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001ac2:	4b0a      	ldr	r3, [pc, #40]	@ (8001aec <HAL_RCC_OscConfig+0x7b0>)
 8001ac4:	4013      	ands	r3, r2
 8001ac6:	687a      	ldr	r2, [r7, #4]
 8001ac8:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001aca:	00d2      	lsls	r2, r2, #3
 8001acc:	4906      	ldr	r1, [pc, #24]	@ (8001ae8 <HAL_RCC_OscConfig+0x7ac>)
 8001ace:	4313      	orrs	r3, r2
 8001ad0:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8001ad2:	4b05      	ldr	r3, [pc, #20]	@ (8001ae8 <HAL_RCC_OscConfig+0x7ac>)
 8001ad4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ad6:	4a04      	ldr	r2, [pc, #16]	@ (8001ae8 <HAL_RCC_OscConfig+0x7ac>)
 8001ad8:	f043 0301 	orr.w	r3, r3, #1
 8001adc:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8001ade:	2300      	movs	r3, #0
}
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	3730      	adds	r7, #48	@ 0x30
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	bd80      	pop	{r7, pc}
 8001ae8:	58024400 	.word	0x58024400
 8001aec:	ffff0007 	.word	0xffff0007

08001af0 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b086      	sub	sp, #24
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
 8001af8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d101      	bne.n	8001b04 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001b00:	2301      	movs	r3, #1
 8001b02:	e19c      	b.n	8001e3e <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001b04:	4b8a      	ldr	r3, [pc, #552]	@ (8001d30 <HAL_RCC_ClockConfig+0x240>)
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	f003 030f 	and.w	r3, r3, #15
 8001b0c:	683a      	ldr	r2, [r7, #0]
 8001b0e:	429a      	cmp	r2, r3
 8001b10:	d910      	bls.n	8001b34 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b12:	4b87      	ldr	r3, [pc, #540]	@ (8001d30 <HAL_RCC_ClockConfig+0x240>)
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	f023 020f 	bic.w	r2, r3, #15
 8001b1a:	4985      	ldr	r1, [pc, #532]	@ (8001d30 <HAL_RCC_ClockConfig+0x240>)
 8001b1c:	683b      	ldr	r3, [r7, #0]
 8001b1e:	4313      	orrs	r3, r2
 8001b20:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b22:	4b83      	ldr	r3, [pc, #524]	@ (8001d30 <HAL_RCC_ClockConfig+0x240>)
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	f003 030f 	and.w	r3, r3, #15
 8001b2a:	683a      	ldr	r2, [r7, #0]
 8001b2c:	429a      	cmp	r2, r3
 8001b2e:	d001      	beq.n	8001b34 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001b30:	2301      	movs	r3, #1
 8001b32:	e184      	b.n	8001e3e <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	f003 0304 	and.w	r3, r3, #4
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d010      	beq.n	8001b62 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	691a      	ldr	r2, [r3, #16]
 8001b44:	4b7b      	ldr	r3, [pc, #492]	@ (8001d34 <HAL_RCC_ClockConfig+0x244>)
 8001b46:	699b      	ldr	r3, [r3, #24]
 8001b48:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001b4c:	429a      	cmp	r2, r3
 8001b4e:	d908      	bls.n	8001b62 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8001b50:	4b78      	ldr	r3, [pc, #480]	@ (8001d34 <HAL_RCC_ClockConfig+0x244>)
 8001b52:	699b      	ldr	r3, [r3, #24]
 8001b54:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	691b      	ldr	r3, [r3, #16]
 8001b5c:	4975      	ldr	r1, [pc, #468]	@ (8001d34 <HAL_RCC_ClockConfig+0x244>)
 8001b5e:	4313      	orrs	r3, r2
 8001b60:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	f003 0308 	and.w	r3, r3, #8
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d010      	beq.n	8001b90 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	695a      	ldr	r2, [r3, #20]
 8001b72:	4b70      	ldr	r3, [pc, #448]	@ (8001d34 <HAL_RCC_ClockConfig+0x244>)
 8001b74:	69db      	ldr	r3, [r3, #28]
 8001b76:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001b7a:	429a      	cmp	r2, r3
 8001b7c:	d908      	bls.n	8001b90 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8001b7e:	4b6d      	ldr	r3, [pc, #436]	@ (8001d34 <HAL_RCC_ClockConfig+0x244>)
 8001b80:	69db      	ldr	r3, [r3, #28]
 8001b82:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	695b      	ldr	r3, [r3, #20]
 8001b8a:	496a      	ldr	r1, [pc, #424]	@ (8001d34 <HAL_RCC_ClockConfig+0x244>)
 8001b8c:	4313      	orrs	r3, r2
 8001b8e:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	f003 0310 	and.w	r3, r3, #16
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d010      	beq.n	8001bbe <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	699a      	ldr	r2, [r3, #24]
 8001ba0:	4b64      	ldr	r3, [pc, #400]	@ (8001d34 <HAL_RCC_ClockConfig+0x244>)
 8001ba2:	69db      	ldr	r3, [r3, #28]
 8001ba4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8001ba8:	429a      	cmp	r2, r3
 8001baa:	d908      	bls.n	8001bbe <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8001bac:	4b61      	ldr	r3, [pc, #388]	@ (8001d34 <HAL_RCC_ClockConfig+0x244>)
 8001bae:	69db      	ldr	r3, [r3, #28]
 8001bb0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	699b      	ldr	r3, [r3, #24]
 8001bb8:	495e      	ldr	r1, [pc, #376]	@ (8001d34 <HAL_RCC_ClockConfig+0x244>)
 8001bba:	4313      	orrs	r3, r2
 8001bbc:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	f003 0320 	and.w	r3, r3, #32
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d010      	beq.n	8001bec <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	69da      	ldr	r2, [r3, #28]
 8001bce:	4b59      	ldr	r3, [pc, #356]	@ (8001d34 <HAL_RCC_ClockConfig+0x244>)
 8001bd0:	6a1b      	ldr	r3, [r3, #32]
 8001bd2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001bd6:	429a      	cmp	r2, r3
 8001bd8:	d908      	bls.n	8001bec <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8001bda:	4b56      	ldr	r3, [pc, #344]	@ (8001d34 <HAL_RCC_ClockConfig+0x244>)
 8001bdc:	6a1b      	ldr	r3, [r3, #32]
 8001bde:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	69db      	ldr	r3, [r3, #28]
 8001be6:	4953      	ldr	r1, [pc, #332]	@ (8001d34 <HAL_RCC_ClockConfig+0x244>)
 8001be8:	4313      	orrs	r3, r2
 8001bea:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	f003 0302 	and.w	r3, r3, #2
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d010      	beq.n	8001c1a <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	68da      	ldr	r2, [r3, #12]
 8001bfc:	4b4d      	ldr	r3, [pc, #308]	@ (8001d34 <HAL_RCC_ClockConfig+0x244>)
 8001bfe:	699b      	ldr	r3, [r3, #24]
 8001c00:	f003 030f 	and.w	r3, r3, #15
 8001c04:	429a      	cmp	r2, r3
 8001c06:	d908      	bls.n	8001c1a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c08:	4b4a      	ldr	r3, [pc, #296]	@ (8001d34 <HAL_RCC_ClockConfig+0x244>)
 8001c0a:	699b      	ldr	r3, [r3, #24]
 8001c0c:	f023 020f 	bic.w	r2, r3, #15
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	68db      	ldr	r3, [r3, #12]
 8001c14:	4947      	ldr	r1, [pc, #284]	@ (8001d34 <HAL_RCC_ClockConfig+0x244>)
 8001c16:	4313      	orrs	r3, r2
 8001c18:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	f003 0301 	and.w	r3, r3, #1
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d055      	beq.n	8001cd2 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8001c26:	4b43      	ldr	r3, [pc, #268]	@ (8001d34 <HAL_RCC_ClockConfig+0x244>)
 8001c28:	699b      	ldr	r3, [r3, #24]
 8001c2a:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	689b      	ldr	r3, [r3, #8]
 8001c32:	4940      	ldr	r1, [pc, #256]	@ (8001d34 <HAL_RCC_ClockConfig+0x244>)
 8001c34:	4313      	orrs	r3, r2
 8001c36:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	685b      	ldr	r3, [r3, #4]
 8001c3c:	2b02      	cmp	r3, #2
 8001c3e:	d107      	bne.n	8001c50 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001c40:	4b3c      	ldr	r3, [pc, #240]	@ (8001d34 <HAL_RCC_ClockConfig+0x244>)
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d121      	bne.n	8001c90 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8001c4c:	2301      	movs	r3, #1
 8001c4e:	e0f6      	b.n	8001e3e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	685b      	ldr	r3, [r3, #4]
 8001c54:	2b03      	cmp	r3, #3
 8001c56:	d107      	bne.n	8001c68 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001c58:	4b36      	ldr	r3, [pc, #216]	@ (8001d34 <HAL_RCC_ClockConfig+0x244>)
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d115      	bne.n	8001c90 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8001c64:	2301      	movs	r3, #1
 8001c66:	e0ea      	b.n	8001e3e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	685b      	ldr	r3, [r3, #4]
 8001c6c:	2b01      	cmp	r3, #1
 8001c6e:	d107      	bne.n	8001c80 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001c70:	4b30      	ldr	r3, [pc, #192]	@ (8001d34 <HAL_RCC_ClockConfig+0x244>)
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d109      	bne.n	8001c90 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8001c7c:	2301      	movs	r3, #1
 8001c7e:	e0de      	b.n	8001e3e <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001c80:	4b2c      	ldr	r3, [pc, #176]	@ (8001d34 <HAL_RCC_ClockConfig+0x244>)
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	f003 0304 	and.w	r3, r3, #4
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d101      	bne.n	8001c90 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8001c8c:	2301      	movs	r3, #1
 8001c8e:	e0d6      	b.n	8001e3e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001c90:	4b28      	ldr	r3, [pc, #160]	@ (8001d34 <HAL_RCC_ClockConfig+0x244>)
 8001c92:	691b      	ldr	r3, [r3, #16]
 8001c94:	f023 0207 	bic.w	r2, r3, #7
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	685b      	ldr	r3, [r3, #4]
 8001c9c:	4925      	ldr	r1, [pc, #148]	@ (8001d34 <HAL_RCC_ClockConfig+0x244>)
 8001c9e:	4313      	orrs	r3, r2
 8001ca0:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001ca2:	f7fe ffd1 	bl	8000c48 <HAL_GetTick>
 8001ca6:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ca8:	e00a      	b.n	8001cc0 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001caa:	f7fe ffcd 	bl	8000c48 <HAL_GetTick>
 8001cae:	4602      	mov	r2, r0
 8001cb0:	697b      	ldr	r3, [r7, #20]
 8001cb2:	1ad3      	subs	r3, r2, r3
 8001cb4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001cb8:	4293      	cmp	r3, r2
 8001cba:	d901      	bls.n	8001cc0 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8001cbc:	2303      	movs	r3, #3
 8001cbe:	e0be      	b.n	8001e3e <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001cc0:	4b1c      	ldr	r3, [pc, #112]	@ (8001d34 <HAL_RCC_ClockConfig+0x244>)
 8001cc2:	691b      	ldr	r3, [r3, #16]
 8001cc4:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	685b      	ldr	r3, [r3, #4]
 8001ccc:	00db      	lsls	r3, r3, #3
 8001cce:	429a      	cmp	r2, r3
 8001cd0:	d1eb      	bne.n	8001caa <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	f003 0302 	and.w	r3, r3, #2
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d010      	beq.n	8001d00 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	68da      	ldr	r2, [r3, #12]
 8001ce2:	4b14      	ldr	r3, [pc, #80]	@ (8001d34 <HAL_RCC_ClockConfig+0x244>)
 8001ce4:	699b      	ldr	r3, [r3, #24]
 8001ce6:	f003 030f 	and.w	r3, r3, #15
 8001cea:	429a      	cmp	r2, r3
 8001cec:	d208      	bcs.n	8001d00 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001cee:	4b11      	ldr	r3, [pc, #68]	@ (8001d34 <HAL_RCC_ClockConfig+0x244>)
 8001cf0:	699b      	ldr	r3, [r3, #24]
 8001cf2:	f023 020f 	bic.w	r2, r3, #15
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	68db      	ldr	r3, [r3, #12]
 8001cfa:	490e      	ldr	r1, [pc, #56]	@ (8001d34 <HAL_RCC_ClockConfig+0x244>)
 8001cfc:	4313      	orrs	r3, r2
 8001cfe:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001d00:	4b0b      	ldr	r3, [pc, #44]	@ (8001d30 <HAL_RCC_ClockConfig+0x240>)
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	f003 030f 	and.w	r3, r3, #15
 8001d08:	683a      	ldr	r2, [r7, #0]
 8001d0a:	429a      	cmp	r2, r3
 8001d0c:	d214      	bcs.n	8001d38 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d0e:	4b08      	ldr	r3, [pc, #32]	@ (8001d30 <HAL_RCC_ClockConfig+0x240>)
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	f023 020f 	bic.w	r2, r3, #15
 8001d16:	4906      	ldr	r1, [pc, #24]	@ (8001d30 <HAL_RCC_ClockConfig+0x240>)
 8001d18:	683b      	ldr	r3, [r7, #0]
 8001d1a:	4313      	orrs	r3, r2
 8001d1c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d1e:	4b04      	ldr	r3, [pc, #16]	@ (8001d30 <HAL_RCC_ClockConfig+0x240>)
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	f003 030f 	and.w	r3, r3, #15
 8001d26:	683a      	ldr	r2, [r7, #0]
 8001d28:	429a      	cmp	r2, r3
 8001d2a:	d005      	beq.n	8001d38 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8001d2c:	2301      	movs	r3, #1
 8001d2e:	e086      	b.n	8001e3e <HAL_RCC_ClockConfig+0x34e>
 8001d30:	52002000 	.word	0x52002000
 8001d34:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	f003 0304 	and.w	r3, r3, #4
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d010      	beq.n	8001d66 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	691a      	ldr	r2, [r3, #16]
 8001d48:	4b3f      	ldr	r3, [pc, #252]	@ (8001e48 <HAL_RCC_ClockConfig+0x358>)
 8001d4a:	699b      	ldr	r3, [r3, #24]
 8001d4c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001d50:	429a      	cmp	r2, r3
 8001d52:	d208      	bcs.n	8001d66 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8001d54:	4b3c      	ldr	r3, [pc, #240]	@ (8001e48 <HAL_RCC_ClockConfig+0x358>)
 8001d56:	699b      	ldr	r3, [r3, #24]
 8001d58:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	691b      	ldr	r3, [r3, #16]
 8001d60:	4939      	ldr	r1, [pc, #228]	@ (8001e48 <HAL_RCC_ClockConfig+0x358>)
 8001d62:	4313      	orrs	r3, r2
 8001d64:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	f003 0308 	and.w	r3, r3, #8
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d010      	beq.n	8001d94 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	695a      	ldr	r2, [r3, #20]
 8001d76:	4b34      	ldr	r3, [pc, #208]	@ (8001e48 <HAL_RCC_ClockConfig+0x358>)
 8001d78:	69db      	ldr	r3, [r3, #28]
 8001d7a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001d7e:	429a      	cmp	r2, r3
 8001d80:	d208      	bcs.n	8001d94 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8001d82:	4b31      	ldr	r3, [pc, #196]	@ (8001e48 <HAL_RCC_ClockConfig+0x358>)
 8001d84:	69db      	ldr	r3, [r3, #28]
 8001d86:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	695b      	ldr	r3, [r3, #20]
 8001d8e:	492e      	ldr	r1, [pc, #184]	@ (8001e48 <HAL_RCC_ClockConfig+0x358>)
 8001d90:	4313      	orrs	r3, r2
 8001d92:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	f003 0310 	and.w	r3, r3, #16
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d010      	beq.n	8001dc2 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	699a      	ldr	r2, [r3, #24]
 8001da4:	4b28      	ldr	r3, [pc, #160]	@ (8001e48 <HAL_RCC_ClockConfig+0x358>)
 8001da6:	69db      	ldr	r3, [r3, #28]
 8001da8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8001dac:	429a      	cmp	r2, r3
 8001dae:	d208      	bcs.n	8001dc2 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8001db0:	4b25      	ldr	r3, [pc, #148]	@ (8001e48 <HAL_RCC_ClockConfig+0x358>)
 8001db2:	69db      	ldr	r3, [r3, #28]
 8001db4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	699b      	ldr	r3, [r3, #24]
 8001dbc:	4922      	ldr	r1, [pc, #136]	@ (8001e48 <HAL_RCC_ClockConfig+0x358>)
 8001dbe:	4313      	orrs	r3, r2
 8001dc0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	f003 0320 	and.w	r3, r3, #32
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d010      	beq.n	8001df0 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	69da      	ldr	r2, [r3, #28]
 8001dd2:	4b1d      	ldr	r3, [pc, #116]	@ (8001e48 <HAL_RCC_ClockConfig+0x358>)
 8001dd4:	6a1b      	ldr	r3, [r3, #32]
 8001dd6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001dda:	429a      	cmp	r2, r3
 8001ddc:	d208      	bcs.n	8001df0 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8001dde:	4b1a      	ldr	r3, [pc, #104]	@ (8001e48 <HAL_RCC_ClockConfig+0x358>)
 8001de0:	6a1b      	ldr	r3, [r3, #32]
 8001de2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	69db      	ldr	r3, [r3, #28]
 8001dea:	4917      	ldr	r1, [pc, #92]	@ (8001e48 <HAL_RCC_ClockConfig+0x358>)
 8001dec:	4313      	orrs	r3, r2
 8001dee:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001df0:	f000 f834 	bl	8001e5c <HAL_RCC_GetSysClockFreq>
 8001df4:	4602      	mov	r2, r0
 8001df6:	4b14      	ldr	r3, [pc, #80]	@ (8001e48 <HAL_RCC_ClockConfig+0x358>)
 8001df8:	699b      	ldr	r3, [r3, #24]
 8001dfa:	0a1b      	lsrs	r3, r3, #8
 8001dfc:	f003 030f 	and.w	r3, r3, #15
 8001e00:	4912      	ldr	r1, [pc, #72]	@ (8001e4c <HAL_RCC_ClockConfig+0x35c>)
 8001e02:	5ccb      	ldrb	r3, [r1, r3]
 8001e04:	f003 031f 	and.w	r3, r3, #31
 8001e08:	fa22 f303 	lsr.w	r3, r2, r3
 8001e0c:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001e0e:	4b0e      	ldr	r3, [pc, #56]	@ (8001e48 <HAL_RCC_ClockConfig+0x358>)
 8001e10:	699b      	ldr	r3, [r3, #24]
 8001e12:	f003 030f 	and.w	r3, r3, #15
 8001e16:	4a0d      	ldr	r2, [pc, #52]	@ (8001e4c <HAL_RCC_ClockConfig+0x35c>)
 8001e18:	5cd3      	ldrb	r3, [r2, r3]
 8001e1a:	f003 031f 	and.w	r3, r3, #31
 8001e1e:	693a      	ldr	r2, [r7, #16]
 8001e20:	fa22 f303 	lsr.w	r3, r2, r3
 8001e24:	4a0a      	ldr	r2, [pc, #40]	@ (8001e50 <HAL_RCC_ClockConfig+0x360>)
 8001e26:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001e28:	4a0a      	ldr	r2, [pc, #40]	@ (8001e54 <HAL_RCC_ClockConfig+0x364>)
 8001e2a:	693b      	ldr	r3, [r7, #16]
 8001e2c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8001e2e:	4b0a      	ldr	r3, [pc, #40]	@ (8001e58 <HAL_RCC_ClockConfig+0x368>)
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	4618      	mov	r0, r3
 8001e34:	f7fe fd5c 	bl	80008f0 <HAL_InitTick>
 8001e38:	4603      	mov	r3, r0
 8001e3a:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8001e3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e3e:	4618      	mov	r0, r3
 8001e40:	3718      	adds	r7, #24
 8001e42:	46bd      	mov	sp, r7
 8001e44:	bd80      	pop	{r7, pc}
 8001e46:	bf00      	nop
 8001e48:	58024400 	.word	0x58024400
 8001e4c:	08004f98 	.word	0x08004f98
 8001e50:	24000004 	.word	0x24000004
 8001e54:	24000000 	.word	0x24000000
 8001e58:	24000008 	.word	0x24000008

08001e5c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001e5c:	b480      	push	{r7}
 8001e5e:	b089      	sub	sp, #36	@ 0x24
 8001e60:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001e62:	4bb3      	ldr	r3, [pc, #716]	@ (8002130 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001e64:	691b      	ldr	r3, [r3, #16]
 8001e66:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001e6a:	2b18      	cmp	r3, #24
 8001e6c:	f200 8155 	bhi.w	800211a <HAL_RCC_GetSysClockFreq+0x2be>
 8001e70:	a201      	add	r2, pc, #4	@ (adr r2, 8001e78 <HAL_RCC_GetSysClockFreq+0x1c>)
 8001e72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e76:	bf00      	nop
 8001e78:	08001edd 	.word	0x08001edd
 8001e7c:	0800211b 	.word	0x0800211b
 8001e80:	0800211b 	.word	0x0800211b
 8001e84:	0800211b 	.word	0x0800211b
 8001e88:	0800211b 	.word	0x0800211b
 8001e8c:	0800211b 	.word	0x0800211b
 8001e90:	0800211b 	.word	0x0800211b
 8001e94:	0800211b 	.word	0x0800211b
 8001e98:	08001f03 	.word	0x08001f03
 8001e9c:	0800211b 	.word	0x0800211b
 8001ea0:	0800211b 	.word	0x0800211b
 8001ea4:	0800211b 	.word	0x0800211b
 8001ea8:	0800211b 	.word	0x0800211b
 8001eac:	0800211b 	.word	0x0800211b
 8001eb0:	0800211b 	.word	0x0800211b
 8001eb4:	0800211b 	.word	0x0800211b
 8001eb8:	08001f09 	.word	0x08001f09
 8001ebc:	0800211b 	.word	0x0800211b
 8001ec0:	0800211b 	.word	0x0800211b
 8001ec4:	0800211b 	.word	0x0800211b
 8001ec8:	0800211b 	.word	0x0800211b
 8001ecc:	0800211b 	.word	0x0800211b
 8001ed0:	0800211b 	.word	0x0800211b
 8001ed4:	0800211b 	.word	0x0800211b
 8001ed8:	08001f0f 	.word	0x08001f0f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8001edc:	4b94      	ldr	r3, [pc, #592]	@ (8002130 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	f003 0320 	and.w	r3, r3, #32
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d009      	beq.n	8001efc <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8001ee8:	4b91      	ldr	r3, [pc, #580]	@ (8002130 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	08db      	lsrs	r3, r3, #3
 8001eee:	f003 0303 	and.w	r3, r3, #3
 8001ef2:	4a90      	ldr	r2, [pc, #576]	@ (8002134 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8001ef4:	fa22 f303 	lsr.w	r3, r2, r3
 8001ef8:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8001efa:	e111      	b.n	8002120 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8001efc:	4b8d      	ldr	r3, [pc, #564]	@ (8002134 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8001efe:	61bb      	str	r3, [r7, #24]
      break;
 8001f00:	e10e      	b.n	8002120 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8001f02:	4b8d      	ldr	r3, [pc, #564]	@ (8002138 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8001f04:	61bb      	str	r3, [r7, #24]
      break;
 8001f06:	e10b      	b.n	8002120 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8001f08:	4b8c      	ldr	r3, [pc, #560]	@ (800213c <HAL_RCC_GetSysClockFreq+0x2e0>)
 8001f0a:	61bb      	str	r3, [r7, #24]
      break;
 8001f0c:	e108      	b.n	8002120 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8001f0e:	4b88      	ldr	r3, [pc, #544]	@ (8002130 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001f10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f12:	f003 0303 	and.w	r3, r3, #3
 8001f16:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8001f18:	4b85      	ldr	r3, [pc, #532]	@ (8002130 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001f1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f1c:	091b      	lsrs	r3, r3, #4
 8001f1e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001f22:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8001f24:	4b82      	ldr	r3, [pc, #520]	@ (8002130 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001f26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f28:	f003 0301 	and.w	r3, r3, #1
 8001f2c:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8001f2e:	4b80      	ldr	r3, [pc, #512]	@ (8002130 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001f30:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f32:	08db      	lsrs	r3, r3, #3
 8001f34:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8001f38:	68fa      	ldr	r2, [r7, #12]
 8001f3a:	fb02 f303 	mul.w	r3, r2, r3
 8001f3e:	ee07 3a90 	vmov	s15, r3
 8001f42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001f46:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8001f4a:	693b      	ldr	r3, [r7, #16]
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	f000 80e1 	beq.w	8002114 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8001f52:	697b      	ldr	r3, [r7, #20]
 8001f54:	2b02      	cmp	r3, #2
 8001f56:	f000 8083 	beq.w	8002060 <HAL_RCC_GetSysClockFreq+0x204>
 8001f5a:	697b      	ldr	r3, [r7, #20]
 8001f5c:	2b02      	cmp	r3, #2
 8001f5e:	f200 80a1 	bhi.w	80020a4 <HAL_RCC_GetSysClockFreq+0x248>
 8001f62:	697b      	ldr	r3, [r7, #20]
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d003      	beq.n	8001f70 <HAL_RCC_GetSysClockFreq+0x114>
 8001f68:	697b      	ldr	r3, [r7, #20]
 8001f6a:	2b01      	cmp	r3, #1
 8001f6c:	d056      	beq.n	800201c <HAL_RCC_GetSysClockFreq+0x1c0>
 8001f6e:	e099      	b.n	80020a4 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8001f70:	4b6f      	ldr	r3, [pc, #444]	@ (8002130 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	f003 0320 	and.w	r3, r3, #32
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d02d      	beq.n	8001fd8 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8001f7c:	4b6c      	ldr	r3, [pc, #432]	@ (8002130 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	08db      	lsrs	r3, r3, #3
 8001f82:	f003 0303 	and.w	r3, r3, #3
 8001f86:	4a6b      	ldr	r2, [pc, #428]	@ (8002134 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8001f88:	fa22 f303 	lsr.w	r3, r2, r3
 8001f8c:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	ee07 3a90 	vmov	s15, r3
 8001f94:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001f98:	693b      	ldr	r3, [r7, #16]
 8001f9a:	ee07 3a90 	vmov	s15, r3
 8001f9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001fa2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001fa6:	4b62      	ldr	r3, [pc, #392]	@ (8002130 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001fa8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001faa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001fae:	ee07 3a90 	vmov	s15, r3
 8001fb2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001fb6:	ed97 6a02 	vldr	s12, [r7, #8]
 8001fba:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8002140 <HAL_RCC_GetSysClockFreq+0x2e4>
 8001fbe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001fc2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001fc6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001fca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001fce:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001fd2:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8001fd6:	e087      	b.n	80020e8 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8001fd8:	693b      	ldr	r3, [r7, #16]
 8001fda:	ee07 3a90 	vmov	s15, r3
 8001fde:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001fe2:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8002144 <HAL_RCC_GetSysClockFreq+0x2e8>
 8001fe6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001fea:	4b51      	ldr	r3, [pc, #324]	@ (8002130 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001fec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001ff2:	ee07 3a90 	vmov	s15, r3
 8001ff6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001ffa:	ed97 6a02 	vldr	s12, [r7, #8]
 8001ffe:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8002140 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002002:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002006:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800200a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800200e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002012:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002016:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800201a:	e065      	b.n	80020e8 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800201c:	693b      	ldr	r3, [r7, #16]
 800201e:	ee07 3a90 	vmov	s15, r3
 8002022:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002026:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8002148 <HAL_RCC_GetSysClockFreq+0x2ec>
 800202a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800202e:	4b40      	ldr	r3, [pc, #256]	@ (8002130 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002030:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002032:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002036:	ee07 3a90 	vmov	s15, r3
 800203a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800203e:	ed97 6a02 	vldr	s12, [r7, #8]
 8002042:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8002140 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002046:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800204a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800204e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002052:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002056:	ee67 7a27 	vmul.f32	s15, s14, s15
 800205a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800205e:	e043      	b.n	80020e8 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002060:	693b      	ldr	r3, [r7, #16]
 8002062:	ee07 3a90 	vmov	s15, r3
 8002066:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800206a:	eddf 6a38 	vldr	s13, [pc, #224]	@ 800214c <HAL_RCC_GetSysClockFreq+0x2f0>
 800206e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002072:	4b2f      	ldr	r3, [pc, #188]	@ (8002130 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002074:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002076:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800207a:	ee07 3a90 	vmov	s15, r3
 800207e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002082:	ed97 6a02 	vldr	s12, [r7, #8]
 8002086:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8002140 <HAL_RCC_GetSysClockFreq+0x2e4>
 800208a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800208e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002092:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002096:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800209a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800209e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80020a2:	e021      	b.n	80020e8 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80020a4:	693b      	ldr	r3, [r7, #16]
 80020a6:	ee07 3a90 	vmov	s15, r3
 80020aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80020ae:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8002148 <HAL_RCC_GetSysClockFreq+0x2ec>
 80020b2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80020b6:	4b1e      	ldr	r3, [pc, #120]	@ (8002130 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80020b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80020be:	ee07 3a90 	vmov	s15, r3
 80020c2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80020c6:	ed97 6a02 	vldr	s12, [r7, #8]
 80020ca:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8002140 <HAL_RCC_GetSysClockFreq+0x2e4>
 80020ce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80020d2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80020d6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80020da:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80020de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80020e2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80020e6:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80020e8:	4b11      	ldr	r3, [pc, #68]	@ (8002130 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80020ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020ec:	0a5b      	lsrs	r3, r3, #9
 80020ee:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80020f2:	3301      	adds	r3, #1
 80020f4:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80020f6:	683b      	ldr	r3, [r7, #0]
 80020f8:	ee07 3a90 	vmov	s15, r3
 80020fc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002100:	edd7 6a07 	vldr	s13, [r7, #28]
 8002104:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002108:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800210c:	ee17 3a90 	vmov	r3, s15
 8002110:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8002112:	e005      	b.n	8002120 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8002114:	2300      	movs	r3, #0
 8002116:	61bb      	str	r3, [r7, #24]
      break;
 8002118:	e002      	b.n	8002120 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800211a:	4b07      	ldr	r3, [pc, #28]	@ (8002138 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800211c:	61bb      	str	r3, [r7, #24]
      break;
 800211e:	bf00      	nop
  }

  return sysclockfreq;
 8002120:	69bb      	ldr	r3, [r7, #24]
}
 8002122:	4618      	mov	r0, r3
 8002124:	3724      	adds	r7, #36	@ 0x24
 8002126:	46bd      	mov	sp, r7
 8002128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212c:	4770      	bx	lr
 800212e:	bf00      	nop
 8002130:	58024400 	.word	0x58024400
 8002134:	03d09000 	.word	0x03d09000
 8002138:	003d0900 	.word	0x003d0900
 800213c:	017d7840 	.word	0x017d7840
 8002140:	46000000 	.word	0x46000000
 8002144:	4c742400 	.word	0x4c742400
 8002148:	4a742400 	.word	0x4a742400
 800214c:	4bbebc20 	.word	0x4bbebc20

08002150 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	b082      	sub	sp, #8
 8002154:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8002156:	f7ff fe81 	bl	8001e5c <HAL_RCC_GetSysClockFreq>
 800215a:	4602      	mov	r2, r0
 800215c:	4b10      	ldr	r3, [pc, #64]	@ (80021a0 <HAL_RCC_GetHCLKFreq+0x50>)
 800215e:	699b      	ldr	r3, [r3, #24]
 8002160:	0a1b      	lsrs	r3, r3, #8
 8002162:	f003 030f 	and.w	r3, r3, #15
 8002166:	490f      	ldr	r1, [pc, #60]	@ (80021a4 <HAL_RCC_GetHCLKFreq+0x54>)
 8002168:	5ccb      	ldrb	r3, [r1, r3]
 800216a:	f003 031f 	and.w	r3, r3, #31
 800216e:	fa22 f303 	lsr.w	r3, r2, r3
 8002172:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002174:	4b0a      	ldr	r3, [pc, #40]	@ (80021a0 <HAL_RCC_GetHCLKFreq+0x50>)
 8002176:	699b      	ldr	r3, [r3, #24]
 8002178:	f003 030f 	and.w	r3, r3, #15
 800217c:	4a09      	ldr	r2, [pc, #36]	@ (80021a4 <HAL_RCC_GetHCLKFreq+0x54>)
 800217e:	5cd3      	ldrb	r3, [r2, r3]
 8002180:	f003 031f 	and.w	r3, r3, #31
 8002184:	687a      	ldr	r2, [r7, #4]
 8002186:	fa22 f303 	lsr.w	r3, r2, r3
 800218a:	4a07      	ldr	r2, [pc, #28]	@ (80021a8 <HAL_RCC_GetHCLKFreq+0x58>)
 800218c:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800218e:	4a07      	ldr	r2, [pc, #28]	@ (80021ac <HAL_RCC_GetHCLKFreq+0x5c>)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8002194:	4b04      	ldr	r3, [pc, #16]	@ (80021a8 <HAL_RCC_GetHCLKFreq+0x58>)
 8002196:	681b      	ldr	r3, [r3, #0]
}
 8002198:	4618      	mov	r0, r3
 800219a:	3708      	adds	r7, #8
 800219c:	46bd      	mov	sp, r7
 800219e:	bd80      	pop	{r7, pc}
 80021a0:	58024400 	.word	0x58024400
 80021a4:	08004f98 	.word	0x08004f98
 80021a8:	24000004 	.word	0x24000004
 80021ac:	24000000 	.word	0x24000000

080021b0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80021b4:	f7ff ffcc 	bl	8002150 <HAL_RCC_GetHCLKFreq>
 80021b8:	4602      	mov	r2, r0
 80021ba:	4b06      	ldr	r3, [pc, #24]	@ (80021d4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80021bc:	69db      	ldr	r3, [r3, #28]
 80021be:	0a1b      	lsrs	r3, r3, #8
 80021c0:	f003 0307 	and.w	r3, r3, #7
 80021c4:	4904      	ldr	r1, [pc, #16]	@ (80021d8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80021c6:	5ccb      	ldrb	r3, [r1, r3]
 80021c8:	f003 031f 	and.w	r3, r3, #31
 80021cc:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 80021d0:	4618      	mov	r0, r3
 80021d2:	bd80      	pop	{r7, pc}
 80021d4:	58024400 	.word	0x58024400
 80021d8:	08004f98 	.word	0x08004f98

080021dc <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80021dc:	b480      	push	{r7}
 80021de:	b083      	sub	sp, #12
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
 80021e4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	223f      	movs	r2, #63	@ 0x3f
 80021ea:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80021ec:	4b1a      	ldr	r3, [pc, #104]	@ (8002258 <HAL_RCC_GetClockConfig+0x7c>)
 80021ee:	691b      	ldr	r3, [r3, #16]
 80021f0:	f003 0207 	and.w	r2, r3, #7
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 80021f8:	4b17      	ldr	r3, [pc, #92]	@ (8002258 <HAL_RCC_GetClockConfig+0x7c>)
 80021fa:	699b      	ldr	r3, [r3, #24]
 80021fc:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 8002204:	4b14      	ldr	r3, [pc, #80]	@ (8002258 <HAL_RCC_GetClockConfig+0x7c>)
 8002206:	699b      	ldr	r3, [r3, #24]
 8002208:	f003 020f 	and.w	r2, r3, #15
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 8002210:	4b11      	ldr	r3, [pc, #68]	@ (8002258 <HAL_RCC_GetClockConfig+0x7c>)
 8002212:	699b      	ldr	r3, [r3, #24]
 8002214:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 800221c:	4b0e      	ldr	r3, [pc, #56]	@ (8002258 <HAL_RCC_GetClockConfig+0x7c>)
 800221e:	69db      	ldr	r3, [r3, #28]
 8002220:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 8002228:	4b0b      	ldr	r3, [pc, #44]	@ (8002258 <HAL_RCC_GetClockConfig+0x7c>)
 800222a:	69db      	ldr	r3, [r3, #28]
 800222c:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 8002234:	4b08      	ldr	r3, [pc, #32]	@ (8002258 <HAL_RCC_GetClockConfig+0x7c>)
 8002236:	6a1b      	ldr	r3, [r3, #32]
 8002238:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002240:	4b06      	ldr	r3, [pc, #24]	@ (800225c <HAL_RCC_GetClockConfig+0x80>)
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	f003 020f 	and.w	r2, r3, #15
 8002248:	683b      	ldr	r3, [r7, #0]
 800224a:	601a      	str	r2, [r3, #0]
}
 800224c:	bf00      	nop
 800224e:	370c      	adds	r7, #12
 8002250:	46bd      	mov	sp, r7
 8002252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002256:	4770      	bx	lr
 8002258:	58024400 	.word	0x58024400
 800225c:	52002000 	.word	0x52002000

08002260 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	b082      	sub	sp, #8
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	2b00      	cmp	r3, #0
 800226c:	d101      	bne.n	8002272 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800226e:	2301      	movs	r3, #1
 8002270:	e049      	b.n	8002306 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002278:	b2db      	uxtb	r3, r3
 800227a:	2b00      	cmp	r3, #0
 800227c:	d106      	bne.n	800228c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	2200      	movs	r2, #0
 8002282:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002286:	6878      	ldr	r0, [r7, #4]
 8002288:	f000 f841 	bl	800230e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	2202      	movs	r2, #2
 8002290:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681a      	ldr	r2, [r3, #0]
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	3304      	adds	r3, #4
 800229c:	4619      	mov	r1, r3
 800229e:	4610      	mov	r0, r2
 80022a0:	f000 f9f6 	bl	8002690 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	2201      	movs	r2, #1
 80022a8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	2201      	movs	r2, #1
 80022b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	2201      	movs	r2, #1
 80022b8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	2201      	movs	r2, #1
 80022c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	2201      	movs	r2, #1
 80022c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	2201      	movs	r2, #1
 80022d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	2201      	movs	r2, #1
 80022d8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	2201      	movs	r2, #1
 80022e0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	2201      	movs	r2, #1
 80022e8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	2201      	movs	r2, #1
 80022f0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	2201      	movs	r2, #1
 80022f8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	2201      	movs	r2, #1
 8002300:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002304:	2300      	movs	r3, #0
}
 8002306:	4618      	mov	r0, r3
 8002308:	3708      	adds	r7, #8
 800230a:	46bd      	mov	sp, r7
 800230c:	bd80      	pop	{r7, pc}

0800230e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800230e:	b480      	push	{r7}
 8002310:	b083      	sub	sp, #12
 8002312:	af00      	add	r7, sp, #0
 8002314:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8002316:	bf00      	nop
 8002318:	370c      	adds	r7, #12
 800231a:	46bd      	mov	sp, r7
 800231c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002320:	4770      	bx	lr
	...

08002324 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002324:	b480      	push	{r7}
 8002326:	b085      	sub	sp, #20
 8002328:	af00      	add	r7, sp, #0
 800232a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002332:	b2db      	uxtb	r3, r3
 8002334:	2b01      	cmp	r3, #1
 8002336:	d001      	beq.n	800233c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002338:	2301      	movs	r3, #1
 800233a:	e05e      	b.n	80023fa <HAL_TIM_Base_Start_IT+0xd6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	2202      	movs	r2, #2
 8002340:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	68da      	ldr	r2, [r3, #12]
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	f042 0201 	orr.w	r2, r2, #1
 8002352:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	4a2b      	ldr	r2, [pc, #172]	@ (8002408 <HAL_TIM_Base_Start_IT+0xe4>)
 800235a:	4293      	cmp	r3, r2
 800235c:	d02c      	beq.n	80023b8 <HAL_TIM_Base_Start_IT+0x94>
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002366:	d027      	beq.n	80023b8 <HAL_TIM_Base_Start_IT+0x94>
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	4a27      	ldr	r2, [pc, #156]	@ (800240c <HAL_TIM_Base_Start_IT+0xe8>)
 800236e:	4293      	cmp	r3, r2
 8002370:	d022      	beq.n	80023b8 <HAL_TIM_Base_Start_IT+0x94>
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	4a26      	ldr	r2, [pc, #152]	@ (8002410 <HAL_TIM_Base_Start_IT+0xec>)
 8002378:	4293      	cmp	r3, r2
 800237a:	d01d      	beq.n	80023b8 <HAL_TIM_Base_Start_IT+0x94>
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	4a24      	ldr	r2, [pc, #144]	@ (8002414 <HAL_TIM_Base_Start_IT+0xf0>)
 8002382:	4293      	cmp	r3, r2
 8002384:	d018      	beq.n	80023b8 <HAL_TIM_Base_Start_IT+0x94>
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	4a23      	ldr	r2, [pc, #140]	@ (8002418 <HAL_TIM_Base_Start_IT+0xf4>)
 800238c:	4293      	cmp	r3, r2
 800238e:	d013      	beq.n	80023b8 <HAL_TIM_Base_Start_IT+0x94>
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	4a21      	ldr	r2, [pc, #132]	@ (800241c <HAL_TIM_Base_Start_IT+0xf8>)
 8002396:	4293      	cmp	r3, r2
 8002398:	d00e      	beq.n	80023b8 <HAL_TIM_Base_Start_IT+0x94>
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	4a20      	ldr	r2, [pc, #128]	@ (8002420 <HAL_TIM_Base_Start_IT+0xfc>)
 80023a0:	4293      	cmp	r3, r2
 80023a2:	d009      	beq.n	80023b8 <HAL_TIM_Base_Start_IT+0x94>
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	4a1e      	ldr	r2, [pc, #120]	@ (8002424 <HAL_TIM_Base_Start_IT+0x100>)
 80023aa:	4293      	cmp	r3, r2
 80023ac:	d004      	beq.n	80023b8 <HAL_TIM_Base_Start_IT+0x94>
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	4a1d      	ldr	r2, [pc, #116]	@ (8002428 <HAL_TIM_Base_Start_IT+0x104>)
 80023b4:	4293      	cmp	r3, r2
 80023b6:	d115      	bne.n	80023e4 <HAL_TIM_Base_Start_IT+0xc0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	689a      	ldr	r2, [r3, #8]
 80023be:	4b1b      	ldr	r3, [pc, #108]	@ (800242c <HAL_TIM_Base_Start_IT+0x108>)
 80023c0:	4013      	ands	r3, r2
 80023c2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	2b06      	cmp	r3, #6
 80023c8:	d015      	beq.n	80023f6 <HAL_TIM_Base_Start_IT+0xd2>
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80023d0:	d011      	beq.n	80023f6 <HAL_TIM_Base_Start_IT+0xd2>
    {
      __HAL_TIM_ENABLE(htim);
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	681a      	ldr	r2, [r3, #0]
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	f042 0201 	orr.w	r2, r2, #1
 80023e0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80023e2:	e008      	b.n	80023f6 <HAL_TIM_Base_Start_IT+0xd2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	681a      	ldr	r2, [r3, #0]
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	f042 0201 	orr.w	r2, r2, #1
 80023f2:	601a      	str	r2, [r3, #0]
 80023f4:	e000      	b.n	80023f8 <HAL_TIM_Base_Start_IT+0xd4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80023f6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80023f8:	2300      	movs	r3, #0
}
 80023fa:	4618      	mov	r0, r3
 80023fc:	3714      	adds	r7, #20
 80023fe:	46bd      	mov	sp, r7
 8002400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002404:	4770      	bx	lr
 8002406:	bf00      	nop
 8002408:	40010000 	.word	0x40010000
 800240c:	40000400 	.word	0x40000400
 8002410:	40000800 	.word	0x40000800
 8002414:	40000c00 	.word	0x40000c00
 8002418:	40010400 	.word	0x40010400
 800241c:	40001800 	.word	0x40001800
 8002420:	40014000 	.word	0x40014000
 8002424:	4000e000 	.word	0x4000e000
 8002428:	4000e400 	.word	0x4000e400
 800242c:	00010007 	.word	0x00010007

08002430 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	b084      	sub	sp, #16
 8002434:	af00      	add	r7, sp, #0
 8002436:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	68db      	ldr	r3, [r3, #12]
 800243e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	691b      	ldr	r3, [r3, #16]
 8002446:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002448:	68bb      	ldr	r3, [r7, #8]
 800244a:	f003 0302 	and.w	r3, r3, #2
 800244e:	2b00      	cmp	r3, #0
 8002450:	d020      	beq.n	8002494 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	f003 0302 	and.w	r3, r3, #2
 8002458:	2b00      	cmp	r3, #0
 800245a:	d01b      	beq.n	8002494 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	f06f 0202 	mvn.w	r2, #2
 8002464:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	2201      	movs	r2, #1
 800246a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	699b      	ldr	r3, [r3, #24]
 8002472:	f003 0303 	and.w	r3, r3, #3
 8002476:	2b00      	cmp	r3, #0
 8002478:	d003      	beq.n	8002482 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800247a:	6878      	ldr	r0, [r7, #4]
 800247c:	f000 f8e9 	bl	8002652 <HAL_TIM_IC_CaptureCallback>
 8002480:	e005      	b.n	800248e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002482:	6878      	ldr	r0, [r7, #4]
 8002484:	f000 f8db 	bl	800263e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002488:	6878      	ldr	r0, [r7, #4]
 800248a:	f000 f8ec 	bl	8002666 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	2200      	movs	r2, #0
 8002492:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002494:	68bb      	ldr	r3, [r7, #8]
 8002496:	f003 0304 	and.w	r3, r3, #4
 800249a:	2b00      	cmp	r3, #0
 800249c:	d020      	beq.n	80024e0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	f003 0304 	and.w	r3, r3, #4
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d01b      	beq.n	80024e0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	f06f 0204 	mvn.w	r2, #4
 80024b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	2202      	movs	r2, #2
 80024b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	699b      	ldr	r3, [r3, #24]
 80024be:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d003      	beq.n	80024ce <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80024c6:	6878      	ldr	r0, [r7, #4]
 80024c8:	f000 f8c3 	bl	8002652 <HAL_TIM_IC_CaptureCallback>
 80024cc:	e005      	b.n	80024da <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80024ce:	6878      	ldr	r0, [r7, #4]
 80024d0:	f000 f8b5 	bl	800263e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80024d4:	6878      	ldr	r0, [r7, #4]
 80024d6:	f000 f8c6 	bl	8002666 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	2200      	movs	r2, #0
 80024de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80024e0:	68bb      	ldr	r3, [r7, #8]
 80024e2:	f003 0308 	and.w	r3, r3, #8
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d020      	beq.n	800252c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	f003 0308 	and.w	r3, r3, #8
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d01b      	beq.n	800252c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	f06f 0208 	mvn.w	r2, #8
 80024fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	2204      	movs	r2, #4
 8002502:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	69db      	ldr	r3, [r3, #28]
 800250a:	f003 0303 	and.w	r3, r3, #3
 800250e:	2b00      	cmp	r3, #0
 8002510:	d003      	beq.n	800251a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002512:	6878      	ldr	r0, [r7, #4]
 8002514:	f000 f89d 	bl	8002652 <HAL_TIM_IC_CaptureCallback>
 8002518:	e005      	b.n	8002526 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800251a:	6878      	ldr	r0, [r7, #4]
 800251c:	f000 f88f 	bl	800263e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002520:	6878      	ldr	r0, [r7, #4]
 8002522:	f000 f8a0 	bl	8002666 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	2200      	movs	r2, #0
 800252a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800252c:	68bb      	ldr	r3, [r7, #8]
 800252e:	f003 0310 	and.w	r3, r3, #16
 8002532:	2b00      	cmp	r3, #0
 8002534:	d020      	beq.n	8002578 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	f003 0310 	and.w	r3, r3, #16
 800253c:	2b00      	cmp	r3, #0
 800253e:	d01b      	beq.n	8002578 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	f06f 0210 	mvn.w	r2, #16
 8002548:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	2208      	movs	r2, #8
 800254e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	69db      	ldr	r3, [r3, #28]
 8002556:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800255a:	2b00      	cmp	r3, #0
 800255c:	d003      	beq.n	8002566 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800255e:	6878      	ldr	r0, [r7, #4]
 8002560:	f000 f877 	bl	8002652 <HAL_TIM_IC_CaptureCallback>
 8002564:	e005      	b.n	8002572 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002566:	6878      	ldr	r0, [r7, #4]
 8002568:	f000 f869 	bl	800263e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800256c:	6878      	ldr	r0, [r7, #4]
 800256e:	f000 f87a 	bl	8002666 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	2200      	movs	r2, #0
 8002576:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002578:	68bb      	ldr	r3, [r7, #8]
 800257a:	f003 0301 	and.w	r3, r3, #1
 800257e:	2b00      	cmp	r3, #0
 8002580:	d00c      	beq.n	800259c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	f003 0301 	and.w	r3, r3, #1
 8002588:	2b00      	cmp	r3, #0
 800258a:	d007      	beq.n	800259c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	f06f 0201 	mvn.w	r2, #1
 8002594:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002596:	6878      	ldr	r0, [r7, #4]
 8002598:	f7fe f978 	bl	800088c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800259c:	68bb      	ldr	r3, [r7, #8]
 800259e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d104      	bne.n	80025b0 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80025a6:	68bb      	ldr	r3, [r7, #8]
 80025a8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d00c      	beq.n	80025ca <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d007      	beq.n	80025ca <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80025c2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80025c4:	6878      	ldr	r0, [r7, #4]
 80025c6:	f000 f919 	bl	80027fc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80025ca:	68bb      	ldr	r3, [r7, #8]
 80025cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d00c      	beq.n	80025ee <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d007      	beq.n	80025ee <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80025e6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80025e8:	6878      	ldr	r0, [r7, #4]
 80025ea:	f000 f911 	bl	8002810 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80025ee:	68bb      	ldr	r3, [r7, #8]
 80025f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d00c      	beq.n	8002612 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d007      	beq.n	8002612 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800260a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800260c:	6878      	ldr	r0, [r7, #4]
 800260e:	f000 f834 	bl	800267a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002612:	68bb      	ldr	r3, [r7, #8]
 8002614:	f003 0320 	and.w	r3, r3, #32
 8002618:	2b00      	cmp	r3, #0
 800261a:	d00c      	beq.n	8002636 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	f003 0320 	and.w	r3, r3, #32
 8002622:	2b00      	cmp	r3, #0
 8002624:	d007      	beq.n	8002636 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	f06f 0220 	mvn.w	r2, #32
 800262e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002630:	6878      	ldr	r0, [r7, #4]
 8002632:	f000 f8d9 	bl	80027e8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002636:	bf00      	nop
 8002638:	3710      	adds	r7, #16
 800263a:	46bd      	mov	sp, r7
 800263c:	bd80      	pop	{r7, pc}

0800263e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800263e:	b480      	push	{r7}
 8002640:	b083      	sub	sp, #12
 8002642:	af00      	add	r7, sp, #0
 8002644:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002646:	bf00      	nop
 8002648:	370c      	adds	r7, #12
 800264a:	46bd      	mov	sp, r7
 800264c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002650:	4770      	bx	lr

08002652 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002652:	b480      	push	{r7}
 8002654:	b083      	sub	sp, #12
 8002656:	af00      	add	r7, sp, #0
 8002658:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800265a:	bf00      	nop
 800265c:	370c      	adds	r7, #12
 800265e:	46bd      	mov	sp, r7
 8002660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002664:	4770      	bx	lr

08002666 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002666:	b480      	push	{r7}
 8002668:	b083      	sub	sp, #12
 800266a:	af00      	add	r7, sp, #0
 800266c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800266e:	bf00      	nop
 8002670:	370c      	adds	r7, #12
 8002672:	46bd      	mov	sp, r7
 8002674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002678:	4770      	bx	lr

0800267a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800267a:	b480      	push	{r7}
 800267c:	b083      	sub	sp, #12
 800267e:	af00      	add	r7, sp, #0
 8002680:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002682:	bf00      	nop
 8002684:	370c      	adds	r7, #12
 8002686:	46bd      	mov	sp, r7
 8002688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268c:	4770      	bx	lr
	...

08002690 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002690:	b480      	push	{r7}
 8002692:	b085      	sub	sp, #20
 8002694:	af00      	add	r7, sp, #0
 8002696:	6078      	str	r0, [r7, #4]
 8002698:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	4a47      	ldr	r2, [pc, #284]	@ (80027c0 <TIM_Base_SetConfig+0x130>)
 80026a4:	4293      	cmp	r3, r2
 80026a6:	d013      	beq.n	80026d0 <TIM_Base_SetConfig+0x40>
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80026ae:	d00f      	beq.n	80026d0 <TIM_Base_SetConfig+0x40>
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	4a44      	ldr	r2, [pc, #272]	@ (80027c4 <TIM_Base_SetConfig+0x134>)
 80026b4:	4293      	cmp	r3, r2
 80026b6:	d00b      	beq.n	80026d0 <TIM_Base_SetConfig+0x40>
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	4a43      	ldr	r2, [pc, #268]	@ (80027c8 <TIM_Base_SetConfig+0x138>)
 80026bc:	4293      	cmp	r3, r2
 80026be:	d007      	beq.n	80026d0 <TIM_Base_SetConfig+0x40>
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	4a42      	ldr	r2, [pc, #264]	@ (80027cc <TIM_Base_SetConfig+0x13c>)
 80026c4:	4293      	cmp	r3, r2
 80026c6:	d003      	beq.n	80026d0 <TIM_Base_SetConfig+0x40>
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	4a41      	ldr	r2, [pc, #260]	@ (80027d0 <TIM_Base_SetConfig+0x140>)
 80026cc:	4293      	cmp	r3, r2
 80026ce:	d108      	bne.n	80026e2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80026d6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80026d8:	683b      	ldr	r3, [r7, #0]
 80026da:	685b      	ldr	r3, [r3, #4]
 80026dc:	68fa      	ldr	r2, [r7, #12]
 80026de:	4313      	orrs	r3, r2
 80026e0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	4a36      	ldr	r2, [pc, #216]	@ (80027c0 <TIM_Base_SetConfig+0x130>)
 80026e6:	4293      	cmp	r3, r2
 80026e8:	d027      	beq.n	800273a <TIM_Base_SetConfig+0xaa>
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80026f0:	d023      	beq.n	800273a <TIM_Base_SetConfig+0xaa>
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	4a33      	ldr	r2, [pc, #204]	@ (80027c4 <TIM_Base_SetConfig+0x134>)
 80026f6:	4293      	cmp	r3, r2
 80026f8:	d01f      	beq.n	800273a <TIM_Base_SetConfig+0xaa>
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	4a32      	ldr	r2, [pc, #200]	@ (80027c8 <TIM_Base_SetConfig+0x138>)
 80026fe:	4293      	cmp	r3, r2
 8002700:	d01b      	beq.n	800273a <TIM_Base_SetConfig+0xaa>
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	4a31      	ldr	r2, [pc, #196]	@ (80027cc <TIM_Base_SetConfig+0x13c>)
 8002706:	4293      	cmp	r3, r2
 8002708:	d017      	beq.n	800273a <TIM_Base_SetConfig+0xaa>
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	4a30      	ldr	r2, [pc, #192]	@ (80027d0 <TIM_Base_SetConfig+0x140>)
 800270e:	4293      	cmp	r3, r2
 8002710:	d013      	beq.n	800273a <TIM_Base_SetConfig+0xaa>
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	4a2f      	ldr	r2, [pc, #188]	@ (80027d4 <TIM_Base_SetConfig+0x144>)
 8002716:	4293      	cmp	r3, r2
 8002718:	d00f      	beq.n	800273a <TIM_Base_SetConfig+0xaa>
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	4a2e      	ldr	r2, [pc, #184]	@ (80027d8 <TIM_Base_SetConfig+0x148>)
 800271e:	4293      	cmp	r3, r2
 8002720:	d00b      	beq.n	800273a <TIM_Base_SetConfig+0xaa>
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	4a2d      	ldr	r2, [pc, #180]	@ (80027dc <TIM_Base_SetConfig+0x14c>)
 8002726:	4293      	cmp	r3, r2
 8002728:	d007      	beq.n	800273a <TIM_Base_SetConfig+0xaa>
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	4a2c      	ldr	r2, [pc, #176]	@ (80027e0 <TIM_Base_SetConfig+0x150>)
 800272e:	4293      	cmp	r3, r2
 8002730:	d003      	beq.n	800273a <TIM_Base_SetConfig+0xaa>
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	4a2b      	ldr	r2, [pc, #172]	@ (80027e4 <TIM_Base_SetConfig+0x154>)
 8002736:	4293      	cmp	r3, r2
 8002738:	d108      	bne.n	800274c <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002740:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002742:	683b      	ldr	r3, [r7, #0]
 8002744:	68db      	ldr	r3, [r3, #12]
 8002746:	68fa      	ldr	r2, [r7, #12]
 8002748:	4313      	orrs	r3, r2
 800274a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002752:	683b      	ldr	r3, [r7, #0]
 8002754:	695b      	ldr	r3, [r3, #20]
 8002756:	4313      	orrs	r3, r2
 8002758:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800275a:	683b      	ldr	r3, [r7, #0]
 800275c:	689a      	ldr	r2, [r3, #8]
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002762:	683b      	ldr	r3, [r7, #0]
 8002764:	681a      	ldr	r2, [r3, #0]
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	4a14      	ldr	r2, [pc, #80]	@ (80027c0 <TIM_Base_SetConfig+0x130>)
 800276e:	4293      	cmp	r3, r2
 8002770:	d00f      	beq.n	8002792 <TIM_Base_SetConfig+0x102>
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	4a16      	ldr	r2, [pc, #88]	@ (80027d0 <TIM_Base_SetConfig+0x140>)
 8002776:	4293      	cmp	r3, r2
 8002778:	d00b      	beq.n	8002792 <TIM_Base_SetConfig+0x102>
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	4a15      	ldr	r2, [pc, #84]	@ (80027d4 <TIM_Base_SetConfig+0x144>)
 800277e:	4293      	cmp	r3, r2
 8002780:	d007      	beq.n	8002792 <TIM_Base_SetConfig+0x102>
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	4a14      	ldr	r2, [pc, #80]	@ (80027d8 <TIM_Base_SetConfig+0x148>)
 8002786:	4293      	cmp	r3, r2
 8002788:	d003      	beq.n	8002792 <TIM_Base_SetConfig+0x102>
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	4a13      	ldr	r2, [pc, #76]	@ (80027dc <TIM_Base_SetConfig+0x14c>)
 800278e:	4293      	cmp	r3, r2
 8002790:	d103      	bne.n	800279a <TIM_Base_SetConfig+0x10a>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002792:	683b      	ldr	r3, [r7, #0]
 8002794:	691a      	ldr	r2, [r3, #16]
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	f043 0204 	orr.w	r2, r3, #4
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	2201      	movs	r2, #1
 80027aa:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	68fa      	ldr	r2, [r7, #12]
 80027b0:	601a      	str	r2, [r3, #0]
}
 80027b2:	bf00      	nop
 80027b4:	3714      	adds	r7, #20
 80027b6:	46bd      	mov	sp, r7
 80027b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027bc:	4770      	bx	lr
 80027be:	bf00      	nop
 80027c0:	40010000 	.word	0x40010000
 80027c4:	40000400 	.word	0x40000400
 80027c8:	40000800 	.word	0x40000800
 80027cc:	40000c00 	.word	0x40000c00
 80027d0:	40010400 	.word	0x40010400
 80027d4:	40014000 	.word	0x40014000
 80027d8:	40014400 	.word	0x40014400
 80027dc:	40014800 	.word	0x40014800
 80027e0:	4000e000 	.word	0x4000e000
 80027e4:	4000e400 	.word	0x4000e400

080027e8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80027e8:	b480      	push	{r7}
 80027ea:	b083      	sub	sp, #12
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80027f0:	bf00      	nop
 80027f2:	370c      	adds	r7, #12
 80027f4:	46bd      	mov	sp, r7
 80027f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fa:	4770      	bx	lr

080027fc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80027fc:	b480      	push	{r7}
 80027fe:	b083      	sub	sp, #12
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002804:	bf00      	nop
 8002806:	370c      	adds	r7, #12
 8002808:	46bd      	mov	sp, r7
 800280a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280e:	4770      	bx	lr

08002810 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8002810:	b480      	push	{r7}
 8002812:	b083      	sub	sp, #12
 8002814:	af00      	add	r7, sp, #0
 8002816:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8002818:	bf00      	nop
 800281a:	370c      	adds	r7, #12
 800281c:	46bd      	mov	sp, r7
 800281e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002822:	4770      	bx	lr

08002824 <_tx_byte_allocate>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_byte_allocate(TX_BYTE_POOL *pool_ptr, VOID **memory_ptr, ULONG memory_size,  ULONG wait_option)
{
 8002824:	b580      	push	{r7, lr}
 8002826:	b096      	sub	sp, #88	@ 0x58
 8002828:	af00      	add	r7, sp, #0
 800282a:	60f8      	str	r0, [r7, #12]
 800282c:	60b9      	str	r1, [r7, #8]
 800282e:	607a      	str	r2, [r7, #4]
 8002830:	603b      	str	r3, [r7, #0]
#endif


    /* Round the memory size up to the next size that is evenly divisible by
       an ALIGN_TYPE (this is typically a 32-bit ULONG).  This guarantees proper alignment.  */
    memory_size = (((memory_size + (sizeof(ALIGN_TYPE)))-((ALIGN_TYPE) 1))/(sizeof(ALIGN_TYPE))) * (sizeof(ALIGN_TYPE));
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	3303      	adds	r3, #3
 8002836:	f023 0303 	bic.w	r3, r3, #3
 800283a:	607b      	str	r3, [r7, #4]
{
unsigned int posture;
#ifdef TX_PORT_USE_BASEPRI
    __asm__ volatile ("MRS  %0, BASEPRI ": "=r" (posture));
#else
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800283c:	f3ef 8310 	mrs	r3, PRIMASK
 8002840:	637b      	str	r3, [r7, #52]	@ 0x34
#endif
    return(posture);
 8002842:	6b7b      	ldr	r3, [r7, #52]	@ 0x34

__attribute__( ( always_inline ) ) static inline unsigned int __disable_interrupts(void)
{
unsigned int int_posture;

    int_posture = __get_interrupt_posture();
 8002844:	633b      	str	r3, [r7, #48]	@ 0x30

#ifdef TX_PORT_USE_BASEPRI
    __set_basepri_value(TX_PORT_BASEPRI);
#else
    __asm__ volatile ("CPSID i" : : : "memory");
 8002846:	b672      	cpsid	i
#endif
    return(int_posture);
 8002848:	6b3b      	ldr	r3, [r7, #48]	@ 0x30

    /* Disable interrupts.  */
    TX_DISABLE
 800284a:	657b      	str	r3, [r7, #84]	@ 0x54

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 800284c:	4b55      	ldr	r3, [pc, #340]	@ (80029a4 <_tx_byte_allocate+0x180>)
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	64bb      	str	r3, [r7, #72]	@ 0x48
    lower_tbu =  *((ULONG *) (log_entry_ptr + TX_EL_EVENT_TIME_LOWER_OFFSET));
    upper_tbu =  *((ULONG *) (log_entry_ptr + TX_EL_EVENT_TIME_UPPER_OFFSET));
#endif

    /* Set the search finished flag to false.  */
    finished =  TX_FALSE;
 8002852:	2300      	movs	r3, #0
 8002854:	64fb      	str	r3, [r7, #76]	@ 0x4c
    /* Loop to handle cases where the owner of the pool changed.  */
    do
    {

        /* Indicate that this thread is the current owner.  */
        pool_ptr -> tx_byte_pool_owner =  thread_ptr;
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800285a:	621a      	str	r2, [r3, #32]
 800285c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800285e:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8002860:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002862:	f383 8810 	msr	PRIMASK, r3
}
 8002866:	bf00      	nop
        /* Restore interrupts.  */
        TX_RESTORE

        /* At this point, the executing thread owns the pool and can perform a search
           for free memory.  */
        work_ptr =  _tx_byte_pool_search(pool_ptr, memory_size);
 8002868:	6879      	ldr	r1, [r7, #4]
 800286a:	68f8      	ldr	r0, [r7, #12]
 800286c:	f000 f9b2 	bl	8002bd4 <_tx_byte_pool_search>
 8002870:	6478      	str	r0, [r7, #68]	@ 0x44
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8002872:	f3ef 8310 	mrs	r3, PRIMASK
 8002876:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 8002878:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 800287a:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 800287c:	b672      	cpsid	i
    return(int_posture);
 800287e:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Optional processing extension.  */
        TX_BYTE_ALLOCATE_EXTENSION

        /* Lockout interrupts.  */
        TX_DISABLE
 8002880:	657b      	str	r3, [r7, #84]	@ 0x54

        /* Determine if we are finished.  */
        if (work_ptr != TX_NULL)
 8002882:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002884:	2b00      	cmp	r3, #0
 8002886:	d002      	beq.n	800288e <_tx_byte_allocate+0x6a>
        {

            /* Yes, we have found a block the search is finished.  */
            finished =  TX_TRUE;
 8002888:	2301      	movs	r3, #1
 800288a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800288c:	e006      	b.n	800289c <_tx_byte_allocate+0x78>
        }
        else
        {

            /* No block was found, does this thread still own the pool?  */
            if (pool_ptr -> tx_byte_pool_owner == thread_ptr)
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	6a1b      	ldr	r3, [r3, #32]
 8002892:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002894:	429a      	cmp	r2, r3
 8002896:	d101      	bne.n	800289c <_tx_byte_allocate+0x78>
            {

                /* Yes, then we have looked through the entire pool and haven't found the memory.  */
                finished =  TX_TRUE;
 8002898:	2301      	movs	r3, #1
 800289a:	64fb      	str	r3, [r7, #76]	@ 0x4c
            }
        }

    } while (finished == TX_FALSE);
 800289c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d0d9      	beq.n	8002856 <_tx_byte_allocate+0x32>

    /* Copy the pointer into the return destination.  */
    *memory_ptr =  (VOID *) work_ptr;
 80028a2:	68bb      	ldr	r3, [r7, #8]
 80028a4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80028a6:	601a      	str	r2, [r3, #0]

    /* Determine if memory was found.  */
    if (work_ptr != TX_NULL)
 80028a8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d008      	beq.n	80028c0 <_tx_byte_allocate+0x9c>
 80028ae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80028b0:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80028b2:	6a3b      	ldr	r3, [r7, #32]
 80028b4:	f383 8810 	msr	PRIMASK, r3
}
 80028b8:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Set the status to success.  */
        status =  TX_SUCCESS;
 80028ba:	2300      	movs	r3, #0
 80028bc:	653b      	str	r3, [r7, #80]	@ 0x50
 80028be:	e06c      	b.n	800299a <_tx_byte_allocate+0x176>
    {

        /* No memory of sufficient size was found...  */

        /* Determine if the request specifies suspension.  */
        if (wait_option != TX_NO_WAIT)
 80028c0:	683b      	ldr	r3, [r7, #0]
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d061      	beq.n	800298a <_tx_byte_allocate+0x166>
        {

            /* Determine if the preempt disable flag is non-zero.  */
            if (_tx_thread_preempt_disable != ((UINT) 0))
 80028c6:	4b38      	ldr	r3, [pc, #224]	@ (80029a8 <_tx_byte_allocate+0x184>)
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d007      	beq.n	80028de <_tx_byte_allocate+0xba>
            {

                /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
                status =  TX_NO_MEMORY;
 80028ce:	2310      	movs	r3, #16
 80028d0:	653b      	str	r3, [r7, #80]	@ 0x50
 80028d2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80028d4:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80028d6:	69fb      	ldr	r3, [r7, #28]
 80028d8:	f383 8810 	msr	PRIMASK, r3
}
 80028dc:	e05d      	b.n	800299a <_tx_byte_allocate+0x176>
                /* Increment the number of suspensions on this pool.  */
                pool_ptr -> tx_byte_pool_performance_suspension_count++;
#endif

                /* Setup cleanup routine pointer.  */
                thread_ptr -> tx_thread_suspend_cleanup =  &(_tx_byte_pool_cleanup);
 80028de:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80028e0:	4a32      	ldr	r2, [pc, #200]	@ (80029ac <_tx_byte_allocate+0x188>)
 80028e2:	669a      	str	r2, [r3, #104]	@ 0x68

                /* Setup cleanup information, i.e. this pool control
                   block.  */
                thread_ptr -> tx_thread_suspend_control_block =  (VOID *) pool_ptr;
 80028e4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80028e6:	68fa      	ldr	r2, [r7, #12]
 80028e8:	66da      	str	r2, [r3, #108]	@ 0x6c

                /* Save the return memory pointer address as well.  */
                thread_ptr -> tx_thread_additional_suspend_info =  (VOID *) memory_ptr;
 80028ea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80028ec:	68ba      	ldr	r2, [r7, #8]
 80028ee:	67da      	str	r2, [r3, #124]	@ 0x7c

                /* Save the byte size requested.  */
                thread_ptr -> tx_thread_suspend_info =  memory_size;
 80028f0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80028f2:	687a      	ldr	r2, [r7, #4]
 80028f4:	679a      	str	r2, [r3, #120]	@ 0x78

#ifndef TX_NOT_INTERRUPTABLE

                /* Increment the suspension sequence number, which is used to identify
                   this suspension event.  */
                thread_ptr -> tx_thread_suspension_sequence++;
 80028f6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80028f8:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80028fc:	1c5a      	adds	r2, r3, #1
 80028fe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002900:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
#endif

                /* Pickup the number of suspended threads.  */
                suspended_count =  pool_ptr -> tx_byte_pool_suspended_count;
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002908:	643b      	str	r3, [r7, #64]	@ 0x40

                /* Increment the suspension count.  */
                (pool_ptr -> tx_byte_pool_suspended_count)++;
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800290e:	1c5a      	adds	r2, r3, #1
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	629a      	str	r2, [r3, #40]	@ 0x28

                /* Setup suspension list.  */
                if (suspended_count == TX_NO_SUSPENSIONS)
 8002914:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002916:	2b00      	cmp	r3, #0
 8002918:	d109      	bne.n	800292e <_tx_byte_allocate+0x10a>
                {

                    /* No other threads are suspended.  Setup the head pointer and
                       just setup this threads pointers to itself.  */
                    pool_ptr -> tx_byte_pool_suspension_list =      thread_ptr;
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800291e:	625a      	str	r2, [r3, #36]	@ 0x24
                    thread_ptr -> tx_thread_suspended_next =        thread_ptr;
 8002920:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002922:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002924:	671a      	str	r2, [r3, #112]	@ 0x70
                    thread_ptr -> tx_thread_suspended_previous =    thread_ptr;
 8002926:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002928:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800292a:	675a      	str	r2, [r3, #116]	@ 0x74
 800292c:	e011      	b.n	8002952 <_tx_byte_allocate+0x12e>
                }
                else
                {

                    /* This list is not NULL, add current thread to the end. */
                    next_thread =                                   pool_ptr -> tx_byte_pool_suspension_list;
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002932:	63fb      	str	r3, [r7, #60]	@ 0x3c
                    thread_ptr -> tx_thread_suspended_next =        next_thread;
 8002934:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002936:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002938:	671a      	str	r2, [r3, #112]	@ 0x70
                    previous_thread =                               next_thread -> tx_thread_suspended_previous;
 800293a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800293c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800293e:	63bb      	str	r3, [r7, #56]	@ 0x38
                    thread_ptr -> tx_thread_suspended_previous =    previous_thread;
 8002940:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002942:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002944:	675a      	str	r2, [r3, #116]	@ 0x74
                    previous_thread -> tx_thread_suspended_next =   thread_ptr;
 8002946:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002948:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800294a:	671a      	str	r2, [r3, #112]	@ 0x70
                    next_thread -> tx_thread_suspended_previous =   thread_ptr;
 800294c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800294e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002950:	675a      	str	r2, [r3, #116]	@ 0x74
                }

                /* Set the state to suspended.  */
                thread_ptr -> tx_thread_state =       TX_BYTE_MEMORY;
 8002952:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002954:	2209      	movs	r2, #9
 8002956:	631a      	str	r2, [r3, #48]	@ 0x30
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Set the suspending flag.  */
                thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8002958:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800295a:	2201      	movs	r2, #1
 800295c:	639a      	str	r2, [r3, #56]	@ 0x38

                /* Setup the timeout period.  */
                thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  wait_option;
 800295e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002960:	683a      	ldr	r2, [r7, #0]
 8002962:	64da      	str	r2, [r3, #76]	@ 0x4c

                /* Temporarily disable preemption.  */
                _tx_thread_preempt_disable++;
 8002964:	4b10      	ldr	r3, [pc, #64]	@ (80029a8 <_tx_byte_allocate+0x184>)
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	3301      	adds	r3, #1
 800296a:	4a0f      	ldr	r2, [pc, #60]	@ (80029a8 <_tx_byte_allocate+0x184>)
 800296c:	6013      	str	r3, [r2, #0]
 800296e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002970:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8002972:	69bb      	ldr	r3, [r7, #24]
 8002974:	f383 8810 	msr	PRIMASK, r3
}
 8002978:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Call actual thread suspension routine.  */
                _tx_thread_system_suspend(thread_ptr);
 800297a:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 800297c:	f001 fad8 	bl	8003f30 <_tx_thread_system_suspend>
                    *((ULONG *) (log_entry_ptr + TX_EL_EVENT_INFO_4_OFFSET)) =  (ULONG) *memory_ptr;
                }
#endif

                /* Return the completion status.  */
                status =  thread_ptr -> tx_thread_suspend_status;
 8002980:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002982:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002986:	653b      	str	r3, [r7, #80]	@ 0x50
 8002988:	e007      	b.n	800299a <_tx_byte_allocate+0x176>
 800298a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800298c:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800298e:	697b      	ldr	r3, [r7, #20]
 8002990:	f383 8810 	msr	PRIMASK, r3
}
 8002994:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Immediate return, return error completion.  */
            status =  TX_NO_MEMORY;
 8002996:	2310      	movs	r3, #16
 8002998:	653b      	str	r3, [r7, #80]	@ 0x50
        }
    }

    /* Return completion status.  */
    return(status);
 800299a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
}
 800299c:	4618      	mov	r0, r3
 800299e:	3758      	adds	r7, #88	@ 0x58
 80029a0:	46bd      	mov	sp, r7
 80029a2:	bd80      	pop	{r7, pc}
 80029a4:	24000624 	.word	0x24000624
 80029a8:	240006bc 	.word	0x240006bc
 80029ac:	080029b1 	.word	0x080029b1

080029b0 <_tx_byte_pool_cleanup>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_byte_pool_cleanup(TX_THREAD *thread_ptr, ULONG suspension_sequence)
{
 80029b0:	b580      	push	{r7, lr}
 80029b2:	b08e      	sub	sp, #56	@ 0x38
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	6078      	str	r0, [r7, #4]
 80029b8:	6039      	str	r1, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80029ba:	f3ef 8310 	mrs	r3, PRIMASK
 80029be:	623b      	str	r3, [r7, #32]
    return(posture);
 80029c0:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 80029c2:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 80029c4:	b672      	cpsid	i
    return(int_posture);
 80029c6:	69fb      	ldr	r3, [r7, #28]


#ifndef TX_NOT_INTERRUPTABLE

    /* Disable interrupts to remove the suspended thread from the byte pool.  */
    TX_DISABLE
 80029c8:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Determine if the cleanup is still required.  */
    if (thread_ptr -> tx_thread_suspend_cleanup == &(_tx_byte_pool_cleanup))
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80029ce:	4a33      	ldr	r2, [pc, #204]	@ (8002a9c <_tx_byte_pool_cleanup+0xec>)
 80029d0:	4293      	cmp	r3, r2
 80029d2:	d158      	bne.n	8002a86 <_tx_byte_pool_cleanup+0xd6>
    {

        /* Check for valid suspension sequence.  */
        if (suspension_sequence == thread_ptr -> tx_thread_suspension_sequence)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80029da:	683a      	ldr	r2, [r7, #0]
 80029dc:	429a      	cmp	r2, r3
 80029de:	d152      	bne.n	8002a86 <_tx_byte_pool_cleanup+0xd6>
        {

            /* Setup pointer to byte pool control block.  */
            pool_ptr =  TX_VOID_TO_BYTE_POOL_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80029e4:	633b      	str	r3, [r7, #48]	@ 0x30

            /* Check for a NULL byte pool pointer.  */
            if (pool_ptr != TX_NULL)
 80029e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d04c      	beq.n	8002a86 <_tx_byte_pool_cleanup+0xd6>
            {

                /* Check for valid pool ID.  */
                if (pool_ptr -> tx_byte_pool_id == TX_BYTE_POOL_ID)
 80029ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	4a2b      	ldr	r2, [pc, #172]	@ (8002aa0 <_tx_byte_pool_cleanup+0xf0>)
 80029f2:	4293      	cmp	r3, r2
 80029f4:	d147      	bne.n	8002a86 <_tx_byte_pool_cleanup+0xd6>
                {

                    /* Determine if there are any thread suspensions.  */
                    if (pool_ptr -> tx_byte_pool_suspended_count != TX_NO_SUSPENSIONS)
 80029f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80029f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d043      	beq.n	8002a86 <_tx_byte_pool_cleanup+0xd6>
                        /* Setup pointer to byte pool control block.  */
                        pool_ptr =  TX_VOID_TO_BYTE_POOL_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
#endif

                        /* Thread suspended for memory... Clear the suspension cleanup flag.  */
                        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	2200      	movs	r2, #0
 8002a02:	669a      	str	r2, [r3, #104]	@ 0x68

                        /* Decrement the suspension count.  */
                        pool_ptr -> tx_byte_pool_suspended_count--;
 8002a04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a08:	1e5a      	subs	r2, r3, #1
 8002a0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a0c:	629a      	str	r2, [r3, #40]	@ 0x28

                        /* Pickup the suspended count.  */
                        suspended_count =  pool_ptr -> tx_byte_pool_suspended_count;
 8002a0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a12:	62fb      	str	r3, [r7, #44]	@ 0x2c

                        /* Remove the suspended thread from the list.  */

                        /* See if this is the only suspended thread on the list.  */
                        if (suspended_count == TX_NO_SUSPENSIONS)
 8002a14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d103      	bne.n	8002a22 <_tx_byte_pool_cleanup+0x72>
                        {

                            /* Yes, the only suspended thread.  */

                            /* Update the head pointer.  */
                            pool_ptr -> tx_byte_pool_suspension_list =  TX_NULL;
 8002a1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	625a      	str	r2, [r3, #36]	@ 0x24
 8002a20:	e013      	b.n	8002a4a <_tx_byte_pool_cleanup+0x9a>
                        {

                            /* At least one more thread is on the same suspension list.  */

                            /* Update the links of the adjacent threads.  */
                            next_thread =                                   thread_ptr -> tx_thread_suspended_next;
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a26:	62bb      	str	r3, [r7, #40]	@ 0x28
                            previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002a2c:	627b      	str	r3, [r7, #36]	@ 0x24
                            next_thread -> tx_thread_suspended_previous =   previous_thread;
 8002a2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a30:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002a32:	675a      	str	r2, [r3, #116]	@ 0x74
                            previous_thread -> tx_thread_suspended_next =   next_thread;
 8002a34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a36:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002a38:	671a      	str	r2, [r3, #112]	@ 0x70

                            /* Determine if we need to update the head pointer.  */
                            if (pool_ptr -> tx_byte_pool_suspension_list == thread_ptr)
 8002a3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a3e:	687a      	ldr	r2, [r7, #4]
 8002a40:	429a      	cmp	r2, r3
 8002a42:	d102      	bne.n	8002a4a <_tx_byte_pool_cleanup+0x9a>
                            {

                                /* Update the list head pointer.  */
                                pool_ptr -> tx_byte_pool_suspension_list =      next_thread;
 8002a44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a46:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002a48:	625a      	str	r2, [r3, #36]	@ 0x24
                            }
                        }

                        /* Now we need to determine if this cleanup is from a terminate, timeout,
                           or from a wait abort.  */
                        if (thread_ptr -> tx_thread_state == TX_BYTE_MEMORY)
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a4e:	2b09      	cmp	r3, #9
 8002a50:	d119      	bne.n	8002a86 <_tx_byte_pool_cleanup+0xd6>
                            /* Increment the number of timeouts on this byte pool.  */
                            pool_ptr -> tx_byte_pool_performance_timeout_count++;
#endif

                            /* Setup return status.  */
                            thread_ptr -> tx_thread_suspend_status =  TX_NO_MEMORY;
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	2210      	movs	r2, #16
 8002a56:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
                            /* Resume the thread!  */
                            _tx_thread_system_ni_resume(thread_ptr);
#else

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 8002a5a:	4b12      	ldr	r3, [pc, #72]	@ (8002aa4 <_tx_byte_pool_cleanup+0xf4>)
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	3301      	adds	r3, #1
 8002a60:	4a10      	ldr	r2, [pc, #64]	@ (8002aa4 <_tx_byte_pool_cleanup+0xf4>)
 8002a62:	6013      	str	r3, [r2, #0]
 8002a64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002a66:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8002a68:	693b      	ldr	r3, [r7, #16]
 8002a6a:	f383 8810 	msr	PRIMASK, r3
}
 8002a6e:	bf00      	nop

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Resume the thread!  */
                            _tx_thread_system_resume(thread_ptr);
 8002a70:	6878      	ldr	r0, [r7, #4]
 8002a72:	f001 f95d 	bl	8003d30 <_tx_thread_system_resume>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8002a76:	f3ef 8310 	mrs	r3, PRIMASK
 8002a7a:	61bb      	str	r3, [r7, #24]
    return(posture);
 8002a7c:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 8002a7e:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 8002a80:	b672      	cpsid	i
    return(int_posture);
 8002a82:	697b      	ldr	r3, [r7, #20]

                            /* Disable interrupts.  */
                            TX_DISABLE
 8002a84:	637b      	str	r3, [r7, #52]	@ 0x34
 8002a86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002a88:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	f383 8810 	msr	PRIMASK, r3
}
 8002a90:	bf00      	nop
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 8002a92:	bf00      	nop
 8002a94:	3738      	adds	r7, #56	@ 0x38
 8002a96:	46bd      	mov	sp, r7
 8002a98:	bd80      	pop	{r7, pc}
 8002a9a:	bf00      	nop
 8002a9c:	080029b1 	.word	0x080029b1
 8002aa0:	42595445 	.word	0x42595445
 8002aa4:	240006bc 	.word	0x240006bc

08002aa8 <_tx_byte_pool_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_byte_pool_create(TX_BYTE_POOL *pool_ptr, CHAR *name_ptr, VOID *pool_start, ULONG pool_size)
{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	b08e      	sub	sp, #56	@ 0x38
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	60f8      	str	r0, [r7, #12]
 8002ab0:	60b9      	str	r1, [r7, #8]
 8002ab2:	607a      	str	r2, [r7, #4]
 8002ab4:	603b      	str	r3, [r7, #0]
TX_BYTE_POOL        *previous_pool;
ALIGN_TYPE          *free_ptr;


    /* Initialize the byte pool control block to all zeros.  */
    TX_MEMSET(pool_ptr, 0, (sizeof(TX_BYTE_POOL)));
 8002ab6:	2234      	movs	r2, #52	@ 0x34
 8002ab8:	2100      	movs	r1, #0
 8002aba:	68f8      	ldr	r0, [r7, #12]
 8002abc:	f002 f9fe 	bl	8004ebc <memset>

    /* Round the pool size down to something that is evenly divisible by
       an ULONG.  */
    pool_size =   (pool_size/(sizeof(ALIGN_TYPE))) * (sizeof(ALIGN_TYPE));
 8002ac0:	683b      	ldr	r3, [r7, #0]
 8002ac2:	f023 0303 	bic.w	r3, r3, #3
 8002ac6:	603b      	str	r3, [r7, #0]

    /* Setup the basic byte pool fields.  */
    pool_ptr -> tx_byte_pool_name =              name_ptr;
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	68ba      	ldr	r2, [r7, #8]
 8002acc:	605a      	str	r2, [r3, #4]

    /* Save the start and size of the pool.  */
    pool_ptr -> tx_byte_pool_start =   TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	687a      	ldr	r2, [r7, #4]
 8002ad2:	619a      	str	r2, [r3, #24]
    pool_ptr -> tx_byte_pool_size =    pool_size;
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	683a      	ldr	r2, [r7, #0]
 8002ad8:	61da      	str	r2, [r3, #28]

    /* Setup memory list to the beginning as well as the search pointer.  */
    pool_ptr -> tx_byte_pool_list =    TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	687a      	ldr	r2, [r7, #4]
 8002ade:	611a      	str	r2, [r3, #16]
    pool_ptr -> tx_byte_pool_search =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	687a      	ldr	r2, [r7, #4]
 8002ae4:	615a      	str	r2, [r3, #20]

    /* Initially, the pool will have two blocks.  One large block at the
       beginning that is available and a small allocated block at the end
       of the pool that is there just for the algorithm.  Be sure to count
       the available block's header in the available bytes count.  */
    pool_ptr -> tx_byte_pool_available =   pool_size - ((sizeof(VOID *)) + (sizeof(ALIGN_TYPE)));
 8002ae6:	683b      	ldr	r3, [r7, #0]
 8002ae8:	f1a3 0208 	sub.w	r2, r3, #8
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	609a      	str	r2, [r3, #8]
    pool_ptr -> tx_byte_pool_fragments =   ((UINT) 2);
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	2202      	movs	r2, #2
 8002af4:	60da      	str	r2, [r3, #12]
    /* Each block contains a "next" pointer that points to the next block in the pool followed by a ALIGN_TYPE
       field that contains either the constant TX_BYTE_BLOCK_FREE (if the block is free) or a pointer to the
       owning pool (if the block is allocated).  */

    /* Calculate the end of the pool's memory area.  */
    block_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	637b      	str	r3, [r7, #52]	@ 0x34
    block_ptr =  TX_UCHAR_POINTER_ADD(block_ptr, pool_size);
 8002afa:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002afc:	683b      	ldr	r3, [r7, #0]
 8002afe:	4413      	add	r3, r2
 8002b00:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Backup the end of the pool pointer and build the pre-allocated block.  */
    block_ptr =  TX_UCHAR_POINTER_SUB(block_ptr, (sizeof(ALIGN_TYPE)));
 8002b02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002b04:	3b04      	subs	r3, #4
 8002b06:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Cast the pool pointer into a ULONG.  */
    temp_ptr =             TX_BYTE_POOL_TO_UCHAR_POINTER_CONVERT(pool_ptr);
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	633b      	str	r3, [r7, #48]	@ 0x30
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(block_ptr);
 8002b0c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002b0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *block_indirect_ptr =  temp_ptr;
 8002b10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b12:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002b14:	601a      	str	r2, [r3, #0]

    block_ptr =            TX_UCHAR_POINTER_SUB(block_ptr, (sizeof(UCHAR *)));
 8002b16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002b18:	3b04      	subs	r3, #4
 8002b1a:	637b      	str	r3, [r7, #52]	@ 0x34
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(block_ptr);
 8002b1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002b1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *block_indirect_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8002b20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b22:	687a      	ldr	r2, [r7, #4]
 8002b24:	601a      	str	r2, [r3, #0]

    /* Now setup the large available block in the pool.  */
    temp_ptr =             TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	633b      	str	r3, [r7, #48]	@ 0x30
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(temp_ptr);
 8002b2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *block_indirect_ptr =  block_ptr;
 8002b2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b30:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002b32:	601a      	str	r2, [r3, #0]
    block_ptr =            TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	637b      	str	r3, [r7, #52]	@ 0x34
    block_ptr =            TX_UCHAR_POINTER_ADD(block_ptr, (sizeof(UCHAR *)));
 8002b38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002b3a:	3304      	adds	r3, #4
 8002b3c:	637b      	str	r3, [r7, #52]	@ 0x34
    free_ptr =             TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(block_ptr);
 8002b3e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002b40:	62bb      	str	r3, [r7, #40]	@ 0x28
    *free_ptr =            TX_BYTE_BLOCK_FREE;
 8002b42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b44:	4a1f      	ldr	r2, [pc, #124]	@ (8002bc4 <_tx_byte_pool_create+0x11c>)
 8002b46:	601a      	str	r2, [r3, #0]

    /* Clear the owner id.  */
    pool_ptr -> tx_byte_pool_owner =  TX_NULL;
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	2200      	movs	r2, #0
 8002b4c:	621a      	str	r2, [r3, #32]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8002b4e:	f3ef 8310 	mrs	r3, PRIMASK
 8002b52:	61bb      	str	r3, [r7, #24]
    return(posture);
 8002b54:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 8002b56:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 8002b58:	b672      	cpsid	i
    return(int_posture);
 8002b5a:	697b      	ldr	r3, [r7, #20]

    /* Disable interrupts to place the byte pool on the created list.  */
    TX_DISABLE
 8002b5c:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Setup the byte pool ID to make it valid.  */
    pool_ptr -> tx_byte_pool_id =  TX_BYTE_POOL_ID;
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	4a19      	ldr	r2, [pc, #100]	@ (8002bc8 <_tx_byte_pool_create+0x120>)
 8002b62:	601a      	str	r2, [r3, #0]

    /* Place the byte pool on the list of created byte pools.  First,
       check for an empty list.  */
    if (_tx_byte_pool_created_count == TX_EMPTY)
 8002b64:	4b19      	ldr	r3, [pc, #100]	@ (8002bcc <_tx_byte_pool_create+0x124>)
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d109      	bne.n	8002b80 <_tx_byte_pool_create+0xd8>
    {

        /* The created byte pool list is empty.  Add byte pool to empty list.  */
        _tx_byte_pool_created_ptr =                  pool_ptr;
 8002b6c:	4a18      	ldr	r2, [pc, #96]	@ (8002bd0 <_tx_byte_pool_create+0x128>)
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	6013      	str	r3, [r2, #0]
        pool_ptr -> tx_byte_pool_created_next =      pool_ptr;
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	68fa      	ldr	r2, [r7, #12]
 8002b76:	62da      	str	r2, [r3, #44]	@ 0x2c
        pool_ptr -> tx_byte_pool_created_previous =  pool_ptr;
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	68fa      	ldr	r2, [r7, #12]
 8002b7c:	631a      	str	r2, [r3, #48]	@ 0x30
 8002b7e:	e011      	b.n	8002ba4 <_tx_byte_pool_create+0xfc>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_pool =      _tx_byte_pool_created_ptr;
 8002b80:	4b13      	ldr	r3, [pc, #76]	@ (8002bd0 <_tx_byte_pool_create+0x128>)
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	623b      	str	r3, [r7, #32]
        previous_pool =  next_pool -> tx_byte_pool_created_previous;
 8002b86:	6a3b      	ldr	r3, [r7, #32]
 8002b88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b8a:	61fb      	str	r3, [r7, #28]

        /* Place the new byte pool in the list.  */
        next_pool -> tx_byte_pool_created_previous =  pool_ptr;
 8002b8c:	6a3b      	ldr	r3, [r7, #32]
 8002b8e:	68fa      	ldr	r2, [r7, #12]
 8002b90:	631a      	str	r2, [r3, #48]	@ 0x30
        previous_pool -> tx_byte_pool_created_next =  pool_ptr;
 8002b92:	69fb      	ldr	r3, [r7, #28]
 8002b94:	68fa      	ldr	r2, [r7, #12]
 8002b96:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Setup this byte pool's created links.  */
        pool_ptr -> tx_byte_pool_created_previous =  previous_pool;
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	69fa      	ldr	r2, [r7, #28]
 8002b9c:	631a      	str	r2, [r3, #48]	@ 0x30
        pool_ptr -> tx_byte_pool_created_next =      next_pool;
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	6a3a      	ldr	r2, [r7, #32]
 8002ba2:	62da      	str	r2, [r3, #44]	@ 0x2c
    }

    /* Increment the number of created byte pools.  */
    _tx_byte_pool_created_count++;
 8002ba4:	4b09      	ldr	r3, [pc, #36]	@ (8002bcc <_tx_byte_pool_create+0x124>)
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	3301      	adds	r3, #1
 8002baa:	4a08      	ldr	r2, [pc, #32]	@ (8002bcc <_tx_byte_pool_create+0x124>)
 8002bac:	6013      	str	r3, [r2, #0]
 8002bae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bb0:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8002bb2:	693b      	ldr	r3, [r7, #16]
 8002bb4:	f383 8810 	msr	PRIMASK, r3
}
 8002bb8:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 8002bba:	2300      	movs	r3, #0
}
 8002bbc:	4618      	mov	r0, r3
 8002bbe:	3738      	adds	r7, #56	@ 0x38
 8002bc0:	46bd      	mov	sp, r7
 8002bc2:	bd80      	pop	{r7, pc}
 8002bc4:	ffffeeee 	.word	0xffffeeee
 8002bc8:	42595445 	.word	0x42595445
 8002bcc:	24000618 	.word	0x24000618
 8002bd0:	24000614 	.word	0x24000614

08002bd4 <_tx_byte_pool_search>:
/*                                            calculation,                */
/*                                            resulting in version 6.1.7  */
/*                                                                        */
/**************************************************************************/
UCHAR  *_tx_byte_pool_search(TX_BYTE_POOL *pool_ptr, ULONG memory_size)
{
 8002bd4:	b480      	push	{r7}
 8002bd6:	b097      	sub	sp, #92	@ 0x5c
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	6078      	str	r0, [r7, #4]
 8002bdc:	6039      	str	r1, [r7, #0]
UCHAR           *next_ptr;
UCHAR           **this_block_link_ptr;
UCHAR           **next_block_link_ptr;
ULONG           available_bytes;
UINT            examine_blocks;
UINT            first_free_block_found =  TX_FALSE;
 8002bde:	2300      	movs	r3, #0
 8002be0:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8002be2:	f3ef 8310 	mrs	r3, PRIMASK
 8002be6:	627b      	str	r3, [r7, #36]	@ 0x24
    return(posture);
 8002be8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    int_posture = __get_interrupt_posture();
 8002bea:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSID i" : : : "memory");
 8002bec:	b672      	cpsid	i
    return(int_posture);
 8002bee:	6a3b      	ldr	r3, [r7, #32]
UCHAR           *work_ptr;
ULONG           total_theoretical_available;


    /* Disable interrupts.  */
    TX_DISABLE
 8002bf0:	657b      	str	r3, [r7, #84]	@ 0x54

    /* First, determine if there are enough bytes in the pool.  */
    /* Theoretical bytes available = free bytes + ((fragments-2) * overhead of each block) */
    total_theoretical_available = pool_ptr -> tx_byte_pool_available + ((pool_ptr -> tx_byte_pool_fragments - 2) * ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE))));
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	689a      	ldr	r2, [r3, #8]
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	68db      	ldr	r3, [r3, #12]
 8002bfa:	3b02      	subs	r3, #2
 8002bfc:	00db      	lsls	r3, r3, #3
 8002bfe:	4413      	add	r3, r2
 8002c00:	643b      	str	r3, [r7, #64]	@ 0x40
    if (memory_size >= total_theoretical_available)
 8002c02:	683a      	ldr	r2, [r7, #0]
 8002c04:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002c06:	429a      	cmp	r2, r3
 8002c08:	d308      	bcc.n	8002c1c <_tx_byte_pool_search+0x48>
 8002c0a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002c0c:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8002c0e:	69fb      	ldr	r3, [r7, #28]
 8002c10:	f383 8810 	msr	PRIMASK, r3
}
 8002c14:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Not enough memory, return a NULL pointer.  */
        current_ptr =  TX_NULL;
 8002c16:	2300      	movs	r3, #0
 8002c18:	653b      	str	r3, [r7, #80]	@ 0x50
 8002c1a:	e0dd      	b.n	8002dd8 <_tx_byte_pool_search+0x204>
    }
    else
    {

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(thread_ptr)
 8002c1c:	4b72      	ldr	r3, [pc, #456]	@ (8002de8 <_tx_byte_pool_search+0x214>)
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	63fb      	str	r3, [r7, #60]	@ 0x3c

        /* Setup ownership of the byte pool.  */
        pool_ptr -> tx_byte_pool_owner =  thread_ptr;
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002c26:	621a      	str	r2, [r3, #32]

        /* Walk through the memory pool in search for a large enough block.  */
        current_ptr =      pool_ptr -> tx_byte_pool_search;
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	695b      	ldr	r3, [r3, #20]
 8002c2c:	653b      	str	r3, [r7, #80]	@ 0x50
        examine_blocks =   pool_ptr -> tx_byte_pool_fragments + ((UINT) 1);
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	68db      	ldr	r3, [r3, #12]
 8002c32:	3301      	adds	r3, #1
 8002c34:	64bb      	str	r3, [r7, #72]	@ 0x48
        available_bytes =  ((ULONG) 0);
 8002c36:	2300      	movs	r3, #0
 8002c38:	64fb      	str	r3, [r7, #76]	@ 0x4c
            /* Increment the number of fragments searched on this pool.  */
            pool_ptr -> tx_byte_pool_performance_search_count++;
#endif

            /* Check to see if this block is free.  */
            work_ptr =  TX_UCHAR_POINTER_ADD(current_ptr, (sizeof(UCHAR *)));
 8002c3a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002c3c:	3304      	adds	r3, #4
 8002c3e:	63bb      	str	r3, [r7, #56]	@ 0x38
            free_ptr =  TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 8002c40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c42:	637b      	str	r3, [r7, #52]	@ 0x34
            if ((*free_ptr) == TX_BYTE_BLOCK_FREE)
 8002c44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	4a68      	ldr	r2, [pc, #416]	@ (8002dec <_tx_byte_pool_search+0x218>)
 8002c4a:	4293      	cmp	r3, r2
 8002c4c:	d143      	bne.n	8002cd6 <_tx_byte_pool_search+0x102>
            {

                /* Determine if this is the first free block.  */
                if (first_free_block_found == TX_FALSE)
 8002c4e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d104      	bne.n	8002c5e <_tx_byte_pool_search+0x8a>
                {
                    /* This is the first free block.  */
                    pool_ptr->tx_byte_pool_search =  current_ptr;
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8002c58:	615a      	str	r2, [r3, #20]

                    /* Set the flag to indicate we have found the first free
                       block.  */
                    first_free_block_found =  TX_TRUE;
 8002c5a:	2301      	movs	r3, #1
 8002c5c:	647b      	str	r3, [r7, #68]	@ 0x44
                }

                /* Block is free, see if it is large enough.  */

                /* Pickup the next block's pointer.  */
                this_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 8002c5e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002c60:	633b      	str	r3, [r7, #48]	@ 0x30
                next_ptr =             *this_block_link_ptr;
 8002c62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	62fb      	str	r3, [r7, #44]	@ 0x2c

                /* Calculate the number of bytes available in this block.  */
                available_bytes =   TX_UCHAR_POINTER_DIF(next_ptr, current_ptr);
 8002c68:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002c6a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002c6c:	1ad3      	subs	r3, r2, r3
 8002c6e:	64fb      	str	r3, [r7, #76]	@ 0x4c
                available_bytes =   available_bytes - ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)));
 8002c70:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002c72:	3b08      	subs	r3, #8
 8002c74:	64fb      	str	r3, [r7, #76]	@ 0x4c

                /* If this is large enough, we are done because our first-fit algorithm
                   has been satisfied!  */
                if (available_bytes >= memory_size)
 8002c76:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002c78:	683b      	ldr	r3, [r7, #0]
 8002c7a:	429a      	cmp	r2, r3
 8002c7c:	d257      	bcs.n	8002d2e <_tx_byte_pool_search+0x15a>
                }
                else
                {

                    /* Clear the available bytes variable.  */
                    available_bytes =  ((ULONG) 0);
 8002c7e:	2300      	movs	r3, #0
 8002c80:	64fb      	str	r3, [r7, #76]	@ 0x4c

                    /* Not enough memory, check to see if the neighbor is
                       free and can be merged.  */
                    work_ptr =  TX_UCHAR_POINTER_ADD(next_ptr, (sizeof(UCHAR *)));
 8002c82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002c84:	3304      	adds	r3, #4
 8002c86:	63bb      	str	r3, [r7, #56]	@ 0x38
                    free_ptr =  TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 8002c88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c8a:	637b      	str	r3, [r7, #52]	@ 0x34
                    if ((*free_ptr) == TX_BYTE_BLOCK_FREE)
 8002c8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	4a56      	ldr	r2, [pc, #344]	@ (8002dec <_tx_byte_pool_search+0x218>)
 8002c92:	4293      	cmp	r3, r2
 8002c94:	d113      	bne.n	8002cbe <_tx_byte_pool_search+0xea>
                    {

                        /* Yes, neighbor block can be merged!  This is quickly accomplished
                           by updating the current block with the next blocks pointer.  */
                        next_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 8002c96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002c98:	62bb      	str	r3, [r7, #40]	@ 0x28
                        *this_block_link_ptr =  *next_block_link_ptr;
 8002c9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c9c:	681a      	ldr	r2, [r3, #0]
 8002c9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ca0:	601a      	str	r2, [r3, #0]

                        /* Reduce the fragment total.  We don't need to increase the bytes
                           available because all free headers are also included in the available
                           count.  */
                        pool_ptr -> tx_byte_pool_fragments--;
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	68db      	ldr	r3, [r3, #12]
 8002ca6:	1e5a      	subs	r2, r3, #1
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	60da      	str	r2, [r3, #12]
                        /* Increment the number of blocks merged on this pool.  */
                        pool_ptr -> tx_byte_pool_performance_merge_count++;
#endif

                        /* See if the search pointer is affected.  */
                        if (pool_ptr -> tx_byte_pool_search ==  next_ptr)
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	695b      	ldr	r3, [r3, #20]
 8002cb0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002cb2:	429a      	cmp	r2, r3
 8002cb4:	d114      	bne.n	8002ce0 <_tx_byte_pool_search+0x10c>
                        {
                            /* Yes, update the search pointer.   */
                            pool_ptr -> tx_byte_pool_search =  current_ptr;
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8002cba:	615a      	str	r2, [r3, #20]
 8002cbc:	e010      	b.n	8002ce0 <_tx_byte_pool_search+0x10c>
                        }
                    }
                    else
                    {
                        /* Neighbor is not free so we can skip over it!  */
                        next_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 8002cbe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002cc0:	62bb      	str	r3, [r7, #40]	@ 0x28
                        current_ptr =  *next_block_link_ptr;
 8002cc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	653b      	str	r3, [r7, #80]	@ 0x50

                        /* Decrement the examined block count to account for this one.  */
                        if (examine_blocks != ((UINT) 0))
 8002cc8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d008      	beq.n	8002ce0 <_tx_byte_pool_search+0x10c>
                        {
                            examine_blocks--;
 8002cce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002cd0:	3b01      	subs	r3, #1
 8002cd2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002cd4:	e004      	b.n	8002ce0 <_tx_byte_pool_search+0x10c>
            }
            else
            {

                /* Block is not free, move to next block.  */
                this_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 8002cd6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002cd8:	633b      	str	r3, [r7, #48]	@ 0x30
                current_ptr =  *this_block_link_ptr;
 8002cda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	653b      	str	r3, [r7, #80]	@ 0x50
            }

            /* Another block has been searched... decrement counter.  */
            if (examine_blocks != ((UINT) 0))
 8002ce0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d002      	beq.n	8002cec <_tx_byte_pool_search+0x118>
            {

                examine_blocks--;
 8002ce6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002ce8:	3b01      	subs	r3, #1
 8002cea:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002cec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002cee:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8002cf0:	693b      	ldr	r3, [r7, #16]
 8002cf2:	f383 8810 	msr	PRIMASK, r3
}
 8002cf6:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8002cf8:	f3ef 8310 	mrs	r3, PRIMASK
 8002cfc:	61bb      	str	r3, [r7, #24]
    return(posture);
 8002cfe:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 8002d00:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 8002d02:	b672      	cpsid	i
    return(int_posture);
 8002d04:	697b      	ldr	r3, [r7, #20]

            /* Restore interrupts temporarily.  */
            TX_RESTORE

            /* Disable interrupts.  */
            TX_DISABLE
 8002d06:	657b      	str	r3, [r7, #84]	@ 0x54

            /* Determine if anything has changed in terms of pool ownership.  */
            if (pool_ptr -> tx_byte_pool_owner != thread_ptr)
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	6a1b      	ldr	r3, [r3, #32]
 8002d0c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002d0e:	429a      	cmp	r2, r3
 8002d10:	d009      	beq.n	8002d26 <_tx_byte_pool_search+0x152>
            {

                /* Pool changed ownership in the brief period interrupts were
                   enabled.  Reset the search.  */
                current_ptr =      pool_ptr -> tx_byte_pool_search;
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	695b      	ldr	r3, [r3, #20]
 8002d16:	653b      	str	r3, [r7, #80]	@ 0x50
                examine_blocks =   pool_ptr -> tx_byte_pool_fragments + ((UINT) 1);
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	68db      	ldr	r3, [r3, #12]
 8002d1c:	3301      	adds	r3, #1
 8002d1e:	64bb      	str	r3, [r7, #72]	@ 0x48

                /* Setup our ownership again.  */
                pool_ptr -> tx_byte_pool_owner =  thread_ptr;
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002d24:	621a      	str	r2, [r3, #32]
            }
        } while(examine_blocks != ((UINT) 0));
 8002d26:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d186      	bne.n	8002c3a <_tx_byte_pool_search+0x66>
 8002d2c:	e000      	b.n	8002d30 <_tx_byte_pool_search+0x15c>
                    break;
 8002d2e:	bf00      	nop

        /* Determine if a block was found.  If so, determine if it needs to be
           split.  */
        if (available_bytes != ((ULONG) 0))
 8002d30:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d048      	beq.n	8002dc8 <_tx_byte_pool_search+0x1f4>
        {

            /* Determine if we need to split this block.  */
            if ((available_bytes - memory_size) >= ((ULONG) TX_BYTE_BLOCK_MIN))
 8002d36:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002d38:	683b      	ldr	r3, [r7, #0]
 8002d3a:	1ad3      	subs	r3, r2, r3
 8002d3c:	2b13      	cmp	r3, #19
 8002d3e:	d91e      	bls.n	8002d7e <_tx_byte_pool_search+0x1aa>
            {

                /* Split the block.  */
                next_ptr =  TX_UCHAR_POINTER_ADD(current_ptr, (memory_size + ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)))));
 8002d40:	683b      	ldr	r3, [r7, #0]
 8002d42:	3308      	adds	r3, #8
 8002d44:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8002d46:	4413      	add	r3, r2
 8002d48:	62fb      	str	r3, [r7, #44]	@ 0x2c

                /* Setup the new free block.  */
                next_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 8002d4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d4c:	62bb      	str	r3, [r7, #40]	@ 0x28
                this_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 8002d4e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002d50:	633b      	str	r3, [r7, #48]	@ 0x30
                *next_block_link_ptr =  *this_block_link_ptr;
 8002d52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d54:	681a      	ldr	r2, [r3, #0]
 8002d56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d58:	601a      	str	r2, [r3, #0]
                work_ptr =              TX_UCHAR_POINTER_ADD(next_ptr, (sizeof(UCHAR *)));
 8002d5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d5c:	3304      	adds	r3, #4
 8002d5e:	63bb      	str	r3, [r7, #56]	@ 0x38
                free_ptr =              TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 8002d60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d62:	637b      	str	r3, [r7, #52]	@ 0x34
                *free_ptr =             TX_BYTE_BLOCK_FREE;
 8002d64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d66:	4a21      	ldr	r2, [pc, #132]	@ (8002dec <_tx_byte_pool_search+0x218>)
 8002d68:	601a      	str	r2, [r3, #0]

                /* Increase the total fragment counter.  */
                pool_ptr -> tx_byte_pool_fragments++;
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	68db      	ldr	r3, [r3, #12]
 8002d6e:	1c5a      	adds	r2, r3, #1
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	60da      	str	r2, [r3, #12]

                /* Update the current pointer to point at the newly created block.  */
                *this_block_link_ptr =  next_ptr;
 8002d74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d76:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002d78:	601a      	str	r2, [r3, #0]

                /* Set available equal to memory size for subsequent calculation.  */
                available_bytes =  memory_size;
 8002d7a:	683b      	ldr	r3, [r7, #0]
 8002d7c:	64fb      	str	r3, [r7, #76]	@ 0x4c
                pool_ptr -> tx_byte_pool_performance_split_count++;
#endif
            }

            /* In any case, mark the current block as allocated.  */
            work_ptr =              TX_UCHAR_POINTER_ADD(current_ptr, (sizeof(UCHAR *)));
 8002d7e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002d80:	3304      	adds	r3, #4
 8002d82:	63bb      	str	r3, [r7, #56]	@ 0x38
            this_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(work_ptr);
 8002d84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d86:	633b      	str	r3, [r7, #48]	@ 0x30
            *this_block_link_ptr =  TX_BYTE_POOL_TO_UCHAR_POINTER_CONVERT(pool_ptr);
 8002d88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d8a:	687a      	ldr	r2, [r7, #4]
 8002d8c:	601a      	str	r2, [r3, #0]

            /* Reduce the number of available bytes in the pool.  */
            pool_ptr -> tx_byte_pool_available =  (pool_ptr -> tx_byte_pool_available - available_bytes) - ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)));
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	689a      	ldr	r2, [r3, #8]
 8002d92:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002d94:	1ad3      	subs	r3, r2, r3
 8002d96:	f1a3 0208 	sub.w	r2, r3, #8
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	609a      	str	r2, [r3, #8]

            /* Determine if the search pointer needs to be updated. This is only done
               if the search pointer matches the block to be returned.  */
            if (current_ptr == pool_ptr -> tx_byte_pool_search)
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	695b      	ldr	r3, [r3, #20]
 8002da2:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8002da4:	429a      	cmp	r2, r3
 8002da6:	d105      	bne.n	8002db4 <_tx_byte_pool_search+0x1e0>
            {

                /* Yes, update the search pointer to the next block.  */
                this_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 8002da8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002daa:	633b      	str	r3, [r7, #48]	@ 0x30
                pool_ptr -> tx_byte_pool_search =  *this_block_link_ptr;
 8002dac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002dae:	681a      	ldr	r2, [r3, #0]
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	615a      	str	r2, [r3, #20]
 8002db4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002db6:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	f383 8810 	msr	PRIMASK, r3
}
 8002dbe:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Adjust the pointer for the application.  */
            current_ptr =  TX_UCHAR_POINTER_ADD(current_ptr, (((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)))));
 8002dc0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002dc2:	3308      	adds	r3, #8
 8002dc4:	653b      	str	r3, [r7, #80]	@ 0x50
 8002dc6:	e007      	b.n	8002dd8 <_tx_byte_pool_search+0x204>
 8002dc8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002dca:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8002dcc:	68bb      	ldr	r3, [r7, #8]
 8002dce:	f383 8810 	msr	PRIMASK, r3
}
 8002dd2:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Set current pointer to NULL to indicate nothing was found.  */
            current_ptr =  TX_NULL;
 8002dd4:	2300      	movs	r3, #0
 8002dd6:	653b      	str	r3, [r7, #80]	@ 0x50
        }
    }

    /* Return the search pointer.  */
    return(current_ptr);
 8002dd8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
}
 8002dda:	4618      	mov	r0, r3
 8002ddc:	375c      	adds	r7, #92	@ 0x5c
 8002dde:	46bd      	mov	sp, r7
 8002de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de4:	4770      	bx	lr
 8002de6:	bf00      	nop
 8002de8:	24000624 	.word	0x24000624
 8002dec:	ffffeeee 	.word	0xffffeeee

08002df0 <_tx_initialize_high_level>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID    _tx_initialize_high_level(VOID)
{
 8002df0:	b580      	push	{r7, lr}
 8002df2:	af00      	add	r7, sp, #0

    /* Initialize the event log, if enabled.  */
    TX_EL_INITIALIZE

    /* Call the thread control initialization function.  */
    _tx_thread_initialize();
 8002df4:	f000 fe5a 	bl	8003aac <_tx_thread_initialize>

#ifndef TX_NO_TIMER

    /* Call the timer control initialization function.  */
    _tx_timer_initialize();
 8002df8:	f001 fa62 	bl	80042c0 <_tx_timer_initialize>
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Call the semaphore initialization function.  */
    _tx_semaphore_initialize();
 8002dfc:	4b12      	ldr	r3, [pc, #72]	@ (8002e48 <_tx_initialize_high_level+0x58>)
 8002dfe:	2200      	movs	r2, #0
 8002e00:	601a      	str	r2, [r3, #0]
 8002e02:	4b12      	ldr	r3, [pc, #72]	@ (8002e4c <_tx_initialize_high_level+0x5c>)
 8002e04:	2200      	movs	r2, #0
 8002e06:	601a      	str	r2, [r3, #0]

    /* Call the queue initialization function.  */
    _tx_queue_initialize();
 8002e08:	4b11      	ldr	r3, [pc, #68]	@ (8002e50 <_tx_initialize_high_level+0x60>)
 8002e0a:	2200      	movs	r2, #0
 8002e0c:	601a      	str	r2, [r3, #0]
 8002e0e:	4b11      	ldr	r3, [pc, #68]	@ (8002e54 <_tx_initialize_high_level+0x64>)
 8002e10:	2200      	movs	r2, #0
 8002e12:	601a      	str	r2, [r3, #0]

    /* Call the event flag initialization function.  */
    _tx_event_flags_initialize();
 8002e14:	4b10      	ldr	r3, [pc, #64]	@ (8002e58 <_tx_initialize_high_level+0x68>)
 8002e16:	2200      	movs	r2, #0
 8002e18:	601a      	str	r2, [r3, #0]
 8002e1a:	4b10      	ldr	r3, [pc, #64]	@ (8002e5c <_tx_initialize_high_level+0x6c>)
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	601a      	str	r2, [r3, #0]

    /* Call the block pool initialization function.  */
    _tx_block_pool_initialize();
 8002e20:	4b0f      	ldr	r3, [pc, #60]	@ (8002e60 <_tx_initialize_high_level+0x70>)
 8002e22:	2200      	movs	r2, #0
 8002e24:	601a      	str	r2, [r3, #0]
 8002e26:	4b0f      	ldr	r3, [pc, #60]	@ (8002e64 <_tx_initialize_high_level+0x74>)
 8002e28:	2200      	movs	r2, #0
 8002e2a:	601a      	str	r2, [r3, #0]

    /* Call the byte pool initialization function.  */
    _tx_byte_pool_initialize();
 8002e2c:	4b0e      	ldr	r3, [pc, #56]	@ (8002e68 <_tx_initialize_high_level+0x78>)
 8002e2e:	2200      	movs	r2, #0
 8002e30:	601a      	str	r2, [r3, #0]
 8002e32:	4b0e      	ldr	r3, [pc, #56]	@ (8002e6c <_tx_initialize_high_level+0x7c>)
 8002e34:	2200      	movs	r2, #0
 8002e36:	601a      	str	r2, [r3, #0]

    /* Call the mutex initialization function.  */
    _tx_mutex_initialize();
 8002e38:	4b0d      	ldr	r3, [pc, #52]	@ (8002e70 <_tx_initialize_high_level+0x80>)
 8002e3a:	2200      	movs	r2, #0
 8002e3c:	601a      	str	r2, [r3, #0]
 8002e3e:	4b0d      	ldr	r3, [pc, #52]	@ (8002e74 <_tx_initialize_high_level+0x84>)
 8002e40:	2200      	movs	r2, #0
 8002e42:	601a      	str	r2, [r3, #0]
#endif
}
 8002e44:	bf00      	nop
 8002e46:	bd80      	pop	{r7, pc}
 8002e48:	240005ec 	.word	0x240005ec
 8002e4c:	240005f0 	.word	0x240005f0
 8002e50:	240005f4 	.word	0x240005f4
 8002e54:	240005f8 	.word	0x240005f8
 8002e58:	240005fc 	.word	0x240005fc
 8002e5c:	24000600 	.word	0x24000600
 8002e60:	2400060c 	.word	0x2400060c
 8002e64:	24000610 	.word	0x24000610
 8002e68:	24000614 	.word	0x24000614
 8002e6c:	24000618 	.word	0x24000618
 8002e70:	24000604 	.word	0x24000604
 8002e74:	24000608 	.word	0x24000608

08002e78 <_tx_initialize_kernel_enter>:
/*                                            initialization,             */
/*                                            resulting in version 6.3.0  */
/*                                                                        */
/**************************************************************************/
VOID  _tx_initialize_kernel_enter(VOID)
{
 8002e78:	b580      	push	{r7, lr}
 8002e7a:	af00      	add	r7, sp, #0

    /* Determine if the compiler has pre-initialized ThreadX.  */
    if (_tx_thread_system_state != TX_INITIALIZE_ALMOST_DONE)
 8002e7c:	4b10      	ldr	r3, [pc, #64]	@ (8002ec0 <_tx_initialize_kernel_enter+0x48>)
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	f113 3f0f 	cmn.w	r3, #252645135	@ 0xf0f0f0f
 8002e84:	d00c      	beq.n	8002ea0 <_tx_initialize_kernel_enter+0x28>
        /* No, the initialization still needs to take place.  */

        /* Ensure that the system state variable is set to indicate
           initialization is in progress.  Note that this variable is
           later used to represent interrupt nesting.  */
        _tx_thread_system_state =  TX_INITIALIZE_IN_PROGRESS;
 8002e86:	4b0e      	ldr	r3, [pc, #56]	@ (8002ec0 <_tx_initialize_kernel_enter+0x48>)
 8002e88:	f04f 32f0 	mov.w	r2, #4042322160	@ 0xf0f0f0f0
 8002e8c:	601a      	str	r2, [r3, #0]
        /* Call any port specific preprocessing.  */
        TX_PORT_SPECIFIC_PRE_INITIALIZATION

        /* Invoke the low-level initialization to handle all processor specific
           initialization issues.  */
        _tx_initialize_low_level();
 8002e8e:	f7fd fa3f 	bl	8000310 <_tx_initialize_low_level>

        /* Invoke the high-level initialization to exercise all of the
           ThreadX components and the application's initialization
           function.  */
        _tx_initialize_high_level();
 8002e92:	f7ff ffad 	bl	8002df0 <_tx_initialize_high_level>

        /* Call any port specific post-processing.  */
        TX_PORT_SPECIFIC_POST_INITIALIZATION
 8002e96:	4b0b      	ldr	r3, [pc, #44]	@ (8002ec4 <_tx_initialize_kernel_enter+0x4c>)
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	3301      	adds	r3, #1
 8002e9c:	4a09      	ldr	r2, [pc, #36]	@ (8002ec4 <_tx_initialize_kernel_enter+0x4c>)
 8002e9e:	6013      	str	r3, [r2, #0]
    TX_INITIALIZE_KERNEL_ENTER_EXTENSION

    /* Ensure that the system state variable is set to indicate
       initialization is in progress.  Note that this variable is
       later used to represent interrupt nesting.  */
    _tx_thread_system_state =  TX_INITIALIZE_IN_PROGRESS;
 8002ea0:	4b07      	ldr	r3, [pc, #28]	@ (8002ec0 <_tx_initialize_kernel_enter+0x48>)
 8002ea2:	f04f 32f0 	mov.w	r2, #4042322160	@ 0xf0f0f0f0
 8002ea6:	601a      	str	r2, [r3, #0]
    /* Optional random number generator initialization.  */
    TX_INITIALIZE_RANDOM_GENERATOR_INITIALIZATION

    /* Call the application provided initialization function.  Pass the
       first available memory address to it.  */
    tx_application_define(_tx_initialize_unused_memory);
 8002ea8:	4b07      	ldr	r3, [pc, #28]	@ (8002ec8 <_tx_initialize_kernel_enter+0x50>)
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	4618      	mov	r0, r3
 8002eae:	f7fd fb4b 	bl	8000548 <tx_application_define>

    /* Set the system state in preparation for entering the thread
       scheduler.  */
    _tx_thread_system_state =  TX_INITIALIZE_IS_FINISHED;
 8002eb2:	4b03      	ldr	r3, [pc, #12]	@ (8002ec0 <_tx_initialize_kernel_enter+0x48>)
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	601a      	str	r2, [r3, #0]
    /* Initialize Execution Profile Kit.  */
    _tx_execution_initialize();
#endif

    /* Enter the scheduling loop to start executing threads!  */
    _tx_thread_schedule();
 8002eb8:	f7fd fa6a 	bl	8000390 <_tx_thread_schedule>
#ifdef TX_SAFETY_CRITICAL

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif
}
 8002ebc:	bf00      	nop
 8002ebe:	bd80      	pop	{r7, pc}
 8002ec0:	24000010 	.word	0x24000010
 8002ec4:	240006bc 	.word	0x240006bc
 8002ec8:	2400061c 	.word	0x2400061c

08002ecc <_tx_mutex_thread_release>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_mutex_thread_release(TX_THREAD  *thread_ptr)
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	b08a      	sub	sp, #40	@ 0x28
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8002ed4:	f3ef 8310 	mrs	r3, PRIMASK
 8002ed8:	61fb      	str	r3, [r7, #28]
    return(posture);
 8002eda:	69fb      	ldr	r3, [r7, #28]
    int_posture = __get_interrupt_posture();
 8002edc:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("CPSID i" : : : "memory");
 8002ede:	b672      	cpsid	i
    return(int_posture);
 8002ee0:	69bb      	ldr	r3, [r7, #24]
UINT        status;
#endif


    /* Disable interrupts.  */
    TX_DISABLE
 8002ee2:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 8002ee4:	4b1a      	ldr	r3, [pc, #104]	@ (8002f50 <_tx_mutex_thread_release+0x84>)
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	3301      	adds	r3, #1
 8002eea:	4a19      	ldr	r2, [pc, #100]	@ (8002f50 <_tx_mutex_thread_release+0x84>)
 8002eec:	6013      	str	r3, [r2, #0]
    /* Loop to look at all the mutexes.  */
    do
    {

        /* Pickup the mutex head pointer.  */
        mutex_ptr =  thread_ptr -> tx_thread_owned_mutex_list;
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002ef4:	623b      	str	r3, [r7, #32]

        /* Determine if there is a mutex.  */
        if (mutex_ptr != TX_NULL)
 8002ef6:	6a3b      	ldr	r3, [r7, #32]
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d017      	beq.n	8002f2c <_tx_mutex_thread_release+0x60>
        {

            /* Yes, set the ownership count to 1.  */
            mutex_ptr -> tx_mutex_ownership_count =  ((UINT) 1);
 8002efc:	6a3b      	ldr	r3, [r7, #32]
 8002efe:	2201      	movs	r2, #1
 8002f00:	609a      	str	r2, [r3, #8]
 8002f02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f04:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	f383 8810 	msr	PRIMASK, r3
}
 8002f0c:	bf00      	nop
            do
            {
                status =  _tx_mutex_put(mutex_ptr);
            } while (status != TX_SUCCESS);
#else
            _tx_mutex_put(mutex_ptr);
 8002f0e:	6a38      	ldr	r0, [r7, #32]
 8002f10:	f000 f9ea 	bl	80032e8 <_tx_mutex_put>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8002f14:	f3ef 8310 	mrs	r3, PRIMASK
 8002f18:	617b      	str	r3, [r7, #20]
    return(posture);
 8002f1a:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 8002f1c:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 8002f1e:	b672      	cpsid	i
    return(int_posture);
 8002f20:	693b      	ldr	r3, [r7, #16]
#endif

            /* Disable interrupts.  */
            TX_DISABLE
 8002f22:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Move to the next mutex.  */
            mutex_ptr =  thread_ptr -> tx_thread_owned_mutex_list;
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002f2a:	623b      	str	r3, [r7, #32]
        }
    } while (mutex_ptr != TX_NULL);
 8002f2c:	6a3b      	ldr	r3, [r7, #32]
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d1dd      	bne.n	8002eee <_tx_mutex_thread_release+0x22>

    /* Restore preemption.  */
    _tx_thread_preempt_disable--;
 8002f32:	4b07      	ldr	r3, [pc, #28]	@ (8002f50 <_tx_mutex_thread_release+0x84>)
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	3b01      	subs	r3, #1
 8002f38:	4a05      	ldr	r2, [pc, #20]	@ (8002f50 <_tx_mutex_thread_release+0x84>)
 8002f3a:	6013      	str	r3, [r2, #0]
 8002f3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f3e:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8002f40:	68bb      	ldr	r3, [r7, #8]
 8002f42:	f383 8810 	msr	PRIMASK, r3
}
 8002f46:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE
}
 8002f48:	bf00      	nop
 8002f4a:	3728      	adds	r7, #40	@ 0x28
 8002f4c:	46bd      	mov	sp, r7
 8002f4e:	bd80      	pop	{r7, pc}
 8002f50:	240006bc 	.word	0x240006bc

08002f54 <_tx_mutex_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_mutex_create(TX_MUTEX *mutex_ptr, CHAR *name_ptr, UINT inherit)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	b08a      	sub	sp, #40	@ 0x28
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	60f8      	str	r0, [r7, #12]
 8002f5c:	60b9      	str	r1, [r7, #8]
 8002f5e:	607a      	str	r2, [r7, #4]
TX_MUTEX        *next_mutex;
TX_MUTEX        *previous_mutex;


    /* Initialize mutex control block to all zeros.  */
    TX_MEMSET(mutex_ptr, 0, (sizeof(TX_MUTEX)));
 8002f60:	2234      	movs	r2, #52	@ 0x34
 8002f62:	2100      	movs	r1, #0
 8002f64:	68f8      	ldr	r0, [r7, #12]
 8002f66:	f001 ffa9 	bl	8004ebc <memset>

    /* Setup the basic mutex fields.  */
    mutex_ptr -> tx_mutex_name =             name_ptr;
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	68ba      	ldr	r2, [r7, #8]
 8002f6e:	605a      	str	r2, [r3, #4]
    mutex_ptr -> tx_mutex_inherit =          inherit;
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	687a      	ldr	r2, [r7, #4]
 8002f74:	611a      	str	r2, [r3, #16]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8002f76:	f3ef 8310 	mrs	r3, PRIMASK
 8002f7a:	61bb      	str	r3, [r7, #24]
    return(posture);
 8002f7c:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 8002f7e:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 8002f80:	b672      	cpsid	i
    return(int_posture);
 8002f82:	697b      	ldr	r3, [r7, #20]

    /* Disable interrupts to place the mutex on the created list.  */
    TX_DISABLE
 8002f84:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Setup the mutex ID to make it valid.  */
    mutex_ptr -> tx_mutex_id =  TX_MUTEX_ID;
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	4a1a      	ldr	r2, [pc, #104]	@ (8002ff4 <_tx_mutex_create+0xa0>)
 8002f8a:	601a      	str	r2, [r3, #0]

    /* Setup the thread mutex release function pointer.  */
    _tx_thread_mutex_release =  &(_tx_mutex_thread_release);
 8002f8c:	4b1a      	ldr	r3, [pc, #104]	@ (8002ff8 <_tx_mutex_create+0xa4>)
 8002f8e:	4a1b      	ldr	r2, [pc, #108]	@ (8002ffc <_tx_mutex_create+0xa8>)
 8002f90:	601a      	str	r2, [r3, #0]

    /* Place the mutex on the list of created mutexes.  First,
       check for an empty list.  */
    if (_tx_mutex_created_count == TX_EMPTY)
 8002f92:	4b1b      	ldr	r3, [pc, #108]	@ (8003000 <_tx_mutex_create+0xac>)
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d109      	bne.n	8002fae <_tx_mutex_create+0x5a>
    {

        /* The created mutex list is empty.  Add mutex to empty list.  */
        _tx_mutex_created_ptr =                   mutex_ptr;
 8002f9a:	4a1a      	ldr	r2, [pc, #104]	@ (8003004 <_tx_mutex_create+0xb0>)
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	6013      	str	r3, [r2, #0]
        mutex_ptr -> tx_mutex_created_next =      mutex_ptr;
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	68fa      	ldr	r2, [r7, #12]
 8002fa4:	621a      	str	r2, [r3, #32]
        mutex_ptr -> tx_mutex_created_previous =  mutex_ptr;
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	68fa      	ldr	r2, [r7, #12]
 8002faa:	625a      	str	r2, [r3, #36]	@ 0x24
 8002fac:	e011      	b.n	8002fd2 <_tx_mutex_create+0x7e>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_mutex =      _tx_mutex_created_ptr;
 8002fae:	4b15      	ldr	r3, [pc, #84]	@ (8003004 <_tx_mutex_create+0xb0>)
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	623b      	str	r3, [r7, #32]
        previous_mutex =  next_mutex -> tx_mutex_created_previous;
 8002fb4:	6a3b      	ldr	r3, [r7, #32]
 8002fb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fb8:	61fb      	str	r3, [r7, #28]

        /* Place the new mutex in the list.  */
        next_mutex -> tx_mutex_created_previous =  mutex_ptr;
 8002fba:	6a3b      	ldr	r3, [r7, #32]
 8002fbc:	68fa      	ldr	r2, [r7, #12]
 8002fbe:	625a      	str	r2, [r3, #36]	@ 0x24
        previous_mutex -> tx_mutex_created_next =  mutex_ptr;
 8002fc0:	69fb      	ldr	r3, [r7, #28]
 8002fc2:	68fa      	ldr	r2, [r7, #12]
 8002fc4:	621a      	str	r2, [r3, #32]

        /* Setup this mutex's next and previous created links.  */
        mutex_ptr -> tx_mutex_created_previous =  previous_mutex;
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	69fa      	ldr	r2, [r7, #28]
 8002fca:	625a      	str	r2, [r3, #36]	@ 0x24
        mutex_ptr -> tx_mutex_created_next =      next_mutex;
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	6a3a      	ldr	r2, [r7, #32]
 8002fd0:	621a      	str	r2, [r3, #32]
    }

    /* Increment the ownership count.  */
    _tx_mutex_created_count++;
 8002fd2:	4b0b      	ldr	r3, [pc, #44]	@ (8003000 <_tx_mutex_create+0xac>)
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	3301      	adds	r3, #1
 8002fd8:	4a09      	ldr	r2, [pc, #36]	@ (8003000 <_tx_mutex_create+0xac>)
 8002fda:	6013      	str	r3, [r2, #0]
 8002fdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fde:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8002fe0:	693b      	ldr	r3, [r7, #16]
 8002fe2:	f383 8810 	msr	PRIMASK, r3
}
 8002fe6:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 8002fe8:	2300      	movs	r3, #0
}
 8002fea:	4618      	mov	r0, r3
 8002fec:	3728      	adds	r7, #40	@ 0x28
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	bd80      	pop	{r7, pc}
 8002ff2:	bf00      	nop
 8002ff4:	4d555445 	.word	0x4d555445
 8002ff8:	240006c0 	.word	0x240006c0
 8002ffc:	08002ecd 	.word	0x08002ecd
 8003000:	24000608 	.word	0x24000608
 8003004:	24000604 	.word	0x24000604

08003008 <_tx_mutex_prioritize>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_mutex_prioritize(TX_MUTEX *mutex_ptr)
{
 8003008:	b580      	push	{r7, lr}
 800300a:	b092      	sub	sp, #72	@ 0x48
 800300c:	af00      	add	r7, sp, #0
 800300e:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8003010:	f3ef 8310 	mrs	r3, PRIMASK
 8003014:	627b      	str	r3, [r7, #36]	@ 0x24
    return(posture);
 8003016:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    int_posture = __get_interrupt_posture();
 8003018:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSID i" : : : "memory");
 800301a:	b672      	cpsid	i
    return(int_posture);
 800301c:	6a3b      	ldr	r3, [r7, #32]
UINT            status;
#endif


    /* Disable interrupts.  */
    TX_DISABLE
 800301e:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Log this kernel call.  */
    TX_EL_MUTEX_PRIORITIZE_INSERT

    /* Pickup the suspended count.  */
    suspended_count =  mutex_ptr -> tx_mutex_suspended_count;
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	69db      	ldr	r3, [r3, #28]
 8003024:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Determine if there are fewer than 2 suspended threads.  */
    if (suspended_count < ((UINT) 2))
 8003026:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003028:	2b01      	cmp	r3, #1
 800302a:	d805      	bhi.n	8003038 <_tx_mutex_prioritize+0x30>
 800302c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800302e:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8003030:	69fb      	ldr	r3, [r7, #28]
 8003032:	f383 8810 	msr	PRIMASK, r3
}
 8003036:	e092      	b.n	800315e <_tx_mutex_prioritize+0x156>
        /* Restore interrupts.  */
        TX_RESTORE
    }

    /* Determine if there how many threads are suspended on this mutex.  */
    else if (suspended_count == ((UINT) 2))
 8003038:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800303a:	2b02      	cmp	r3, #2
 800303c:	d114      	bne.n	8003068 <_tx_mutex_prioritize+0x60>
    {

        /* Pickup the head pointer and the next pointer.  */
        head_ptr =  mutex_ptr -> tx_mutex_suspension_list;
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	699b      	ldr	r3, [r3, #24]
 8003042:	63bb      	str	r3, [r7, #56]	@ 0x38
        next_thread =  head_ptr -> tx_thread_suspended_next;
 8003044:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003046:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003048:	62fb      	str	r3, [r7, #44]	@ 0x2c

        /* Determine if the next suspended thread has a higher priority.  */
        if ((next_thread -> tx_thread_priority) < (head_ptr -> tx_thread_priority))
 800304a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800304c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800304e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003050:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003052:	429a      	cmp	r2, r3
 8003054:	d202      	bcs.n	800305c <_tx_mutex_prioritize+0x54>
        {

            /* Yes, move the list head to the next thread.  */
            mutex_ptr -> tx_mutex_suspension_list =  next_thread;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800305a:	619a      	str	r2, [r3, #24]
 800305c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800305e:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8003060:	69bb      	ldr	r3, [r7, #24]
 8003062:	f383 8810 	msr	PRIMASK, r3
}
 8003066:	e07a      	b.n	800315e <_tx_mutex_prioritize+0x156>
    }
    else
    {

        /* Remember the suspension count and head pointer.  */
        head_ptr =   mutex_ptr -> tx_mutex_suspension_list;
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	699b      	ldr	r3, [r3, #24]
 800306c:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Default the highest priority thread to the thread at the front of the list.  */
        priority_thread_ptr =  head_ptr;
 800306e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003070:	63fb      	str	r3, [r7, #60]	@ 0x3c

        /* Setup search pointer.  */
        thread_ptr =  priority_thread_ptr -> tx_thread_suspended_next;
 8003072:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003074:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003076:	643b      	str	r3, [r7, #64]	@ 0x40

        /* Disable preemption.  */
        _tx_thread_preempt_disable++;
 8003078:	4b3b      	ldr	r3, [pc, #236]	@ (8003168 <_tx_mutex_prioritize+0x160>)
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	3301      	adds	r3, #1
 800307e:	4a3a      	ldr	r2, [pc, #232]	@ (8003168 <_tx_mutex_prioritize+0x160>)
 8003080:	6013      	str	r3, [r2, #0]

        /* Set the list changed flag to false.  */
        list_changed =  TX_FALSE;
 8003082:	2300      	movs	r3, #0
 8003084:	633b      	str	r3, [r7, #48]	@ 0x30
        /* Search through the list to find the highest priority thread.  */
        do
        {

            /* Is the current thread higher priority?  */
            if (thread_ptr -> tx_thread_priority < priority_thread_ptr -> tx_thread_priority)
 8003086:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003088:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800308a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800308c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800308e:	429a      	cmp	r2, r3
 8003090:	d201      	bcs.n	8003096 <_tx_mutex_prioritize+0x8e>
            {

                /* Yes, remember that this thread is the highest priority.  */
                priority_thread_ptr =  thread_ptr;
 8003092:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003094:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003096:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003098:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	f383 8810 	msr	PRIMASK, r3
}
 80030a0:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80030a2:	f3ef 8310 	mrs	r3, PRIMASK
 80030a6:	617b      	str	r3, [r7, #20]
    return(posture);
 80030a8:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 80030aa:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 80030ac:	b672      	cpsid	i
    return(int_posture);
 80030ae:	693b      	ldr	r3, [r7, #16]

            /* Restore interrupts temporarily.  */
            TX_RESTORE

            /* Disable interrupts again.  */
            TX_DISABLE
 80030b0:	647b      	str	r3, [r7, #68]	@ 0x44

            /* Determine if any changes to the list have occurred while
               interrupts were enabled.  */

            /* Is the list head the same?  */
            if (head_ptr != mutex_ptr -> tx_mutex_suspension_list)
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	699b      	ldr	r3, [r3, #24]
 80030b6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80030b8:	429a      	cmp	r2, r3
 80030ba:	d002      	beq.n	80030c2 <_tx_mutex_prioritize+0xba>
            {

                /* The list head has changed, set the list changed flag.  */
                list_changed =  TX_TRUE;
 80030bc:	2301      	movs	r3, #1
 80030be:	633b      	str	r3, [r7, #48]	@ 0x30
 80030c0:	e006      	b.n	80030d0 <_tx_mutex_prioritize+0xc8>
            }
            else
            {

                /* Is the suspended count the same?  */
                if (suspended_count != mutex_ptr -> tx_mutex_suspended_count)
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	69db      	ldr	r3, [r3, #28]
 80030c6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80030c8:	429a      	cmp	r2, r3
 80030ca:	d001      	beq.n	80030d0 <_tx_mutex_prioritize+0xc8>
                {

                    /* The list head has changed, set the list changed flag.  */
                    list_changed =  TX_TRUE;
 80030cc:	2301      	movs	r3, #1
 80030ce:	633b      	str	r3, [r7, #48]	@ 0x30
                }
            }

            /* Determine if the list has changed.  */
            if (list_changed == TX_FALSE)
 80030d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d103      	bne.n	80030de <_tx_mutex_prioritize+0xd6>
            {

                /* Move the thread pointer to the next thread.  */
                thread_ptr =  thread_ptr -> tx_thread_suspended_next;
 80030d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80030d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80030da:	643b      	str	r3, [r7, #64]	@ 0x40
 80030dc:	e00c      	b.n	80030f8 <_tx_mutex_prioritize+0xf0>
            }
            else
            {

                /* Remember the suspension count and head pointer.  */
                head_ptr =   mutex_ptr -> tx_mutex_suspension_list;
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	699b      	ldr	r3, [r3, #24]
 80030e2:	63bb      	str	r3, [r7, #56]	@ 0x38
                suspended_count =  mutex_ptr -> tx_mutex_suspended_count;
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	69db      	ldr	r3, [r3, #28]
 80030e8:	637b      	str	r3, [r7, #52]	@ 0x34

                /* Default the highest priority thread to the thread at the front of the list.  */
                priority_thread_ptr =  head_ptr;
 80030ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80030ec:	63fb      	str	r3, [r7, #60]	@ 0x3c

                /* Setup search pointer.  */
                thread_ptr =  priority_thread_ptr -> tx_thread_suspended_next;
 80030ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80030f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80030f2:	643b      	str	r3, [r7, #64]	@ 0x40

                /* Reset the list changed flag.  */
                list_changed =  TX_FALSE;
 80030f4:	2300      	movs	r3, #0
 80030f6:	633b      	str	r3, [r7, #48]	@ 0x30
            }

        } while (thread_ptr != head_ptr);
 80030f8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80030fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80030fc:	429a      	cmp	r2, r3
 80030fe:	d1c2      	bne.n	8003086 <_tx_mutex_prioritize+0x7e>

        /* Release preemption.  */
        _tx_thread_preempt_disable--;
 8003100:	4b19      	ldr	r3, [pc, #100]	@ (8003168 <_tx_mutex_prioritize+0x160>)
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	3b01      	subs	r3, #1
 8003106:	4a18      	ldr	r2, [pc, #96]	@ (8003168 <_tx_mutex_prioritize+0x160>)
 8003108:	6013      	str	r3, [r2, #0]

        /* Now determine if the highest priority thread is at the front
           of the list.  */
        if (priority_thread_ptr != head_ptr)
 800310a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800310c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800310e:	429a      	cmp	r2, r3
 8003110:	d01d      	beq.n	800314e <_tx_mutex_prioritize+0x146>
            /* No, we need to move the highest priority suspended thread to the
               front of the list.  */

            /* First, remove the highest priority thread by updating the
               adjacent suspended threads.  */
            next_thread =                                  priority_thread_ptr -> tx_thread_suspended_next;
 8003112:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003114:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003116:	62fb      	str	r3, [r7, #44]	@ 0x2c
            previous_thread =                              priority_thread_ptr -> tx_thread_suspended_previous;
 8003118:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800311a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800311c:	62bb      	str	r3, [r7, #40]	@ 0x28
            next_thread -> tx_thread_suspended_previous =  previous_thread;
 800311e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003120:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003122:	675a      	str	r2, [r3, #116]	@ 0x74
            previous_thread -> tx_thread_suspended_next =  next_thread;
 8003124:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003126:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003128:	671a      	str	r2, [r3, #112]	@ 0x70

            /* Now, link the highest priority thread at the front of the list.  */
            previous_thread =                                      head_ptr -> tx_thread_suspended_previous;
 800312a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800312c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800312e:	62bb      	str	r3, [r7, #40]	@ 0x28
            priority_thread_ptr -> tx_thread_suspended_next =      head_ptr;
 8003130:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003132:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003134:	671a      	str	r2, [r3, #112]	@ 0x70
            priority_thread_ptr -> tx_thread_suspended_previous =  previous_thread;
 8003136:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003138:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800313a:	675a      	str	r2, [r3, #116]	@ 0x74
            previous_thread -> tx_thread_suspended_next =          priority_thread_ptr;
 800313c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800313e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003140:	671a      	str	r2, [r3, #112]	@ 0x70
            head_ptr -> tx_thread_suspended_previous =             priority_thread_ptr;
 8003142:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003144:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003146:	675a      	str	r2, [r3, #116]	@ 0x74

            /* Move the list head pointer to the highest priority suspended thread.  */
            mutex_ptr -> tx_mutex_suspension_list =  priority_thread_ptr;
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800314c:	619a      	str	r2, [r3, #24]
 800314e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003150:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8003152:	68bb      	ldr	r3, [r7, #8]
 8003154:	f383 8810 	msr	PRIMASK, r3
}
 8003158:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 800315a:	f000 fdaf 	bl	8003cbc <_tx_thread_system_preempt_check>
    /* Return completion status.  */
    return(status);
#else

    /* Return successful completion.  */
    return(TX_SUCCESS);
 800315e:	2300      	movs	r3, #0
#endif
}
 8003160:	4618      	mov	r0, r3
 8003162:	3748      	adds	r7, #72	@ 0x48
 8003164:	46bd      	mov	sp, r7
 8003166:	bd80      	pop	{r7, pc}
 8003168:	240006bc 	.word	0x240006bc

0800316c <_tx_mutex_priority_change>:
/*                                            priority rather than next,  */
/*                                            resulting in version 6.1.6  */
/*                                                                        */
/**************************************************************************/
VOID  _tx_mutex_priority_change(TX_THREAD *thread_ptr, UINT new_priority)
{
 800316c:	b580      	push	{r7, lr}
 800316e:	b090      	sub	sp, #64	@ 0x40
 8003170:	af00      	add	r7, sp, #0
 8003172:	6078      	str	r0, [r7, #4]
 8003174:	6039      	str	r1, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8003176:	f3ef 8310 	mrs	r3, PRIMASK
 800317a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 800317c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 800317e:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 8003180:	b672      	cpsid	i
    return(int_posture);
 8003182:	6abb      	ldr	r3, [r7, #40]	@ 0x28


#ifndef TX_NOT_INTERRUPTABLE

    /* Lockout interrupts while the thread is being suspended.  */
    TX_DISABLE
 8003184:	63fb      	str	r3, [r7, #60]	@ 0x3c
#endif

    /* Determine if this thread is currently ready.  */
    if (thread_ptr -> tx_thread_state != TX_READY)
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800318a:	2b00      	cmp	r3, #0
 800318c:	d017      	beq.n	80031be <_tx_mutex_priority_change+0x52>
    {

        /* Change thread priority to the new mutex priority-inheritance priority.  */
        thread_ptr -> tx_thread_priority =  new_priority;
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	683a      	ldr	r2, [r7, #0]
 8003192:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Determine how to setup the thread's preemption-threshold.  */
        if (thread_ptr -> tx_thread_user_preempt_threshold < new_priority)
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800319a:	683a      	ldr	r2, [r7, #0]
 800319c:	429a      	cmp	r2, r3
 800319e:	d905      	bls.n	80031ac <_tx_mutex_priority_change+0x40>
        {

            /* Change thread preemption-threshold to the user's preemption-threshold.  */
            thread_ptr -> tx_thread_preempt_threshold =  thread_ptr -> tx_thread_user_preempt_threshold;
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	63da      	str	r2, [r3, #60]	@ 0x3c
 80031aa:	e002      	b.n	80031b2 <_tx_mutex_priority_change+0x46>
        }
        else
        {

            /* Change the thread preemption-threshold to the new threshold.  */
            thread_ptr -> tx_thread_preempt_threshold =  new_priority;
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	683a      	ldr	r2, [r7, #0]
 80031b0:	63da      	str	r2, [r3, #60]	@ 0x3c
 80031b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80031b4:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80031b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031b8:	f383 8810 	msr	PRIMASK, r3
}
 80031bc:	e089      	b.n	80032d2 <_tx_mutex_priority_change+0x166>
    }
    else
    {

        /* Pickup the next thread to execute.  */
        execute_ptr =  _tx_thread_execute_ptr;
 80031be:	4b47      	ldr	r3, [pc, #284]	@ (80032dc <_tx_mutex_priority_change+0x170>)
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Save the original priority.  */
        original_priority =  thread_ptr -> tx_thread_priority;
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031c8:	637b      	str	r3, [r7, #52]	@ 0x34
        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
#else

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable =  _tx_thread_preempt_disable + ((UINT) 2);
 80031ca:	4b45      	ldr	r3, [pc, #276]	@ (80032e0 <_tx_mutex_priority_change+0x174>)
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	3302      	adds	r3, #2
 80031d0:	4a43      	ldr	r2, [pc, #268]	@ (80032e0 <_tx_mutex_priority_change+0x174>)
 80031d2:	6013      	str	r3, [r2, #0]

        /* Set the state to priority change.  */
        thread_ptr -> tx_thread_state =    TX_PRIORITY_CHANGE;
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	220e      	movs	r2, #14
 80031d8:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the suspending flag. */
        thread_ptr -> tx_thread_suspending =  TX_TRUE;
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	2201      	movs	r2, #1
 80031de:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Setup the timeout period.  */
        thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	2200      	movs	r2, #0
 80031e4:	64da      	str	r2, [r3, #76]	@ 0x4c
 80031e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80031e8:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80031ea:	69bb      	ldr	r3, [r7, #24]
 80031ec:	f383 8810 	msr	PRIMASK, r3
}
 80031f0:	bf00      	nop
        /* Restore interrupts.  */
        TX_RESTORE

        /* The thread is ready and must first be removed from the list.  Call the
           system suspend function to accomplish this.  */
        _tx_thread_system_suspend(thread_ptr);
 80031f2:	6878      	ldr	r0, [r7, #4]
 80031f4:	f000 fe9c 	bl	8003f30 <_tx_thread_system_suspend>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80031f8:	f3ef 8310 	mrs	r3, PRIMASK
 80031fc:	623b      	str	r3, [r7, #32]
    return(posture);
 80031fe:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 8003200:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 8003202:	b672      	cpsid	i
    return(int_posture);
 8003204:	69fb      	ldr	r3, [r7, #28]

        /* Disable interrupts.  */
        TX_DISABLE
 8003206:	63fb      	str	r3, [r7, #60]	@ 0x3c

        /* At this point, the preempt disable flag is still set, so we still have
           protection against all preemption.  */

        /* Change thread priority to the new mutex priority-inheritance priority.  */
        thread_ptr -> tx_thread_priority =  new_priority;
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	683a      	ldr	r2, [r7, #0]
 800320c:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Determine how to setup the thread's preemption-threshold.  */
        if (thread_ptr -> tx_thread_user_preempt_threshold < new_priority)
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003214:	683a      	ldr	r2, [r7, #0]
 8003216:	429a      	cmp	r2, r3
 8003218:	d905      	bls.n	8003226 <_tx_mutex_priority_change+0xba>
        {

            /* Change thread preemption-threshold to the user's preemption-threshold.  */
            thread_ptr -> tx_thread_preempt_threshold =  thread_ptr -> tx_thread_user_preempt_threshold;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003224:	e002      	b.n	800322c <_tx_mutex_priority_change+0xc0>
        }
        else
        {

            /* Change the thread preemption-threshold to the new threshold.  */
            thread_ptr -> tx_thread_preempt_threshold =  new_priority;
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	683a      	ldr	r2, [r7, #0]
 800322a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800322c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800322e:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	f383 8810 	msr	PRIMASK, r3
}
 8003236:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Resume the thread with the new priority.  */
        _tx_thread_system_resume(thread_ptr);
 8003238:	6878      	ldr	r0, [r7, #4]
 800323a:	f000 fd79 	bl	8003d30 <_tx_thread_system_resume>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800323e:	f3ef 8310 	mrs	r3, PRIMASK
 8003242:	617b      	str	r3, [r7, #20]
    return(posture);
 8003244:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 8003246:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 8003248:	b672      	cpsid	i
    return(int_posture);
 800324a:	693b      	ldr	r3, [r7, #16]
        TX_MUTEX_PRIORITY_CHANGE_EXTENSION

#ifndef TX_NOT_INTERRUPTABLE

        /* Disable interrupts.  */
        TX_DISABLE
 800324c:	63fb      	str	r3, [r7, #60]	@ 0x3c
#endif

        /* Pickup the next thread to execute.  */
        next_execute_ptr =  _tx_thread_execute_ptr;
 800324e:	4b23      	ldr	r3, [pc, #140]	@ (80032dc <_tx_mutex_priority_change+0x170>)
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Determine if this thread is not the next thread to execute.  */
        if (thread_ptr != next_execute_ptr)
 8003254:	687a      	ldr	r2, [r7, #4]
 8003256:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003258:	429a      	cmp	r2, r3
 800325a:	d034      	beq.n	80032c6 <_tx_mutex_priority_change+0x15a>
        {

            /* Make sure the thread is still ready.  */
            if (thread_ptr -> tx_thread_state == TX_READY)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003260:	2b00      	cmp	r3, #0
 8003262:	d130      	bne.n	80032c6 <_tx_mutex_priority_change+0x15a>
            {

                /* Now check and see if this thread has an equal or higher priority.  */
                if (thread_ptr -> tx_thread_priority <= next_execute_ptr -> tx_thread_priority)
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003268:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800326a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800326c:	429a      	cmp	r2, r3
 800326e:	d811      	bhi.n	8003294 <_tx_mutex_priority_change+0x128>
                {

                    /* Now determine if this thread was the previously executing thread.  */
                    if (thread_ptr == execute_ptr)
 8003270:	687a      	ldr	r2, [r7, #4]
 8003272:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003274:	429a      	cmp	r2, r3
 8003276:	d126      	bne.n	80032c6 <_tx_mutex_priority_change+0x15a>

                        /* Yes, this thread was previously executing before we temporarily suspended and resumed
                           it in order to change the priority. A lower or same priority thread cannot be the next thread
                           to execute in this case since this thread really didn't suspend.  Simply reset the execute
                           pointer to this thread.  */
                        _tx_thread_execute_ptr =  thread_ptr;
 8003278:	4a18      	ldr	r2, [pc, #96]	@ (80032dc <_tx_mutex_priority_change+0x170>)
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	6013      	str	r3, [r2, #0]

                        /* Determine if we moved to a lower priority. If so, move the thread to the front of its priority list.  */
                        if (original_priority < new_priority)
 800327e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003280:	683b      	ldr	r3, [r7, #0]
 8003282:	429a      	cmp	r2, r3
 8003284:	d21f      	bcs.n	80032c6 <_tx_mutex_priority_change+0x15a>
                        {

                            /* Ensure that this thread is placed at the front of the priority list.  */
                            _tx_thread_priority_list[thread_ptr -> tx_thread_priority] =  thread_ptr;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800328a:	4916      	ldr	r1, [pc, #88]	@ (80032e4 <_tx_mutex_priority_change+0x178>)
 800328c:	687a      	ldr	r2, [r7, #4]
 800328e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8003292:	e018      	b.n	80032c6 <_tx_mutex_priority_change+0x15a>
                }
                else
                {

                    /* Now determine if this thread's preemption-threshold needs to be enforced.  */
                    if (thread_ptr -> tx_thread_preempt_threshold < thread_ptr -> tx_thread_priority)
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800329c:	429a      	cmp	r2, r3
 800329e:	d212      	bcs.n	80032c6 <_tx_mutex_priority_change+0x15a>
                    {

                        /* Yes, preemption-threshold is in force for this thread. */

                        /* Compare the next thread to execute thread's priority against the thread's preemption-threshold.  */
                        if (thread_ptr -> tx_thread_preempt_threshold <= next_execute_ptr -> tx_thread_priority)
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80032a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80032a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032a8:	429a      	cmp	r2, r3
 80032aa:	d80c      	bhi.n	80032c6 <_tx_mutex_priority_change+0x15a>
                        {

                            /* We must swap execute pointers to enforce the preemption-threshold of a thread coming out of
                               priority inheritance.  */
                            _tx_thread_execute_ptr =  thread_ptr;
 80032ac:	4a0b      	ldr	r2, [pc, #44]	@ (80032dc <_tx_mutex_priority_change+0x170>)
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	6013      	str	r3, [r2, #0]

                            /* Determine if we moved to a lower priority. If so, move the thread to the front of its priority list.  */
                            if (original_priority < new_priority)
 80032b2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80032b4:	683b      	ldr	r3, [r7, #0]
 80032b6:	429a      	cmp	r2, r3
 80032b8:	d205      	bcs.n	80032c6 <_tx_mutex_priority_change+0x15a>
                            {

                                /* Ensure that this thread is placed at the front of the priority list.  */
                                _tx_thread_priority_list[thread_ptr -> tx_thread_priority] =  thread_ptr;
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032be:	4909      	ldr	r1, [pc, #36]	@ (80032e4 <_tx_mutex_priority_change+0x178>)
 80032c0:	687a      	ldr	r2, [r7, #4]
 80032c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80032c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80032c8:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80032ca:	68bb      	ldr	r3, [r7, #8]
 80032cc:	f383 8810 	msr	PRIMASK, r3
}
 80032d0:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE
#endif
    }
}
 80032d2:	bf00      	nop
 80032d4:	3740      	adds	r7, #64	@ 0x40
 80032d6:	46bd      	mov	sp, r7
 80032d8:	bd80      	pop	{r7, pc}
 80032da:	bf00      	nop
 80032dc:	24000628 	.word	0x24000628
 80032e0:	240006bc 	.word	0x240006bc
 80032e4:	2400063c 	.word	0x2400063c

080032e8 <_tx_mutex_put>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_mutex_put(TX_MUTEX *mutex_ptr)
{
 80032e8:	b580      	push	{r7, lr}
 80032ea:	b0a6      	sub	sp, #152	@ 0x98
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	6078      	str	r0, [r7, #4]
TX_THREAD       *suspended_thread;
UINT            inheritance_priority;


    /* Setup status to indicate the processing is not complete.  */
    status =  TX_NOT_DONE;
 80032f0:	2320      	movs	r3, #32
 80032f2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80032f6:	f3ef 8310 	mrs	r3, PRIMASK
 80032fa:	65fb      	str	r3, [r7, #92]	@ 0x5c
    return(posture);
 80032fc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
    int_posture = __get_interrupt_posture();
 80032fe:	65bb      	str	r3, [r7, #88]	@ 0x58
    __asm__ volatile ("CPSID i" : : : "memory");
 8003300:	b672      	cpsid	i
    return(int_posture);
 8003302:	6dbb      	ldr	r3, [r7, #88]	@ 0x58

    /* Disable interrupts to put an instance back to the mutex.  */
    TX_DISABLE
 8003304:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

    /* Log this kernel call.  */
    TX_EL_MUTEX_PUT_INSERT

    /* Determine if this mutex is owned.  */
    if (mutex_ptr -> tx_mutex_ownership_count != ((UINT) 0))
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	689b      	ldr	r3, [r3, #8]
 800330c:	2b00      	cmp	r3, #0
 800330e:	f000 81ff 	beq.w	8003710 <_tx_mutex_put+0x428>
    {

        /* Pickup the owning thread pointer.  */
        thread_ptr =  mutex_ptr -> tx_mutex_owner;
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	68db      	ldr	r3, [r3, #12]
 8003316:	67fb      	str	r3, [r7, #124]	@ 0x7c

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(current_thread)
 8003318:	4ba3      	ldr	r3, [pc, #652]	@ (80035a8 <_tx_mutex_put+0x2c0>)
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	67bb      	str	r3, [r7, #120]	@ 0x78

        /* Check to see if the mutex is owned by the calling thread.  */
        if (mutex_ptr -> tx_mutex_owner != current_thread)
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	68db      	ldr	r3, [r3, #12]
 8003322:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8003324:	429a      	cmp	r2, r3
 8003326:	d00d      	beq.n	8003344 <_tx_mutex_put+0x5c>
        {

            /* Determine if the preempt disable flag is set, indicating that
               the caller is not the application but from ThreadX. In such
               cases, the thread mutex owner does not need to match.  */
            if (_tx_thread_preempt_disable == ((UINT) 0))
 8003328:	4ba0      	ldr	r3, [pc, #640]	@ (80035ac <_tx_mutex_put+0x2c4>)
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	2b00      	cmp	r3, #0
 800332e:	d109      	bne.n	8003344 <_tx_mutex_put+0x5c>
 8003330:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003334:	657b      	str	r3, [r7, #84]	@ 0x54
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8003336:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003338:	f383 8810 	msr	PRIMASK, r3
}
 800333c:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Caller does not own the mutex.  */
                status =  TX_NOT_OWNED;
 800333e:	231e      	movs	r3, #30
 8003340:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
            }
        }

        /* Determine if we should continue.  */
        if (status == TX_NOT_DONE)
 8003344:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003348:	2b20      	cmp	r3, #32
 800334a:	f040 81eb 	bne.w	8003724 <_tx_mutex_put+0x43c>
        {

            /* Decrement the mutex ownership count.  */
            mutex_ptr -> tx_mutex_ownership_count--;
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	689b      	ldr	r3, [r3, #8]
 8003352:	1e5a      	subs	r2, r3, #1
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	609a      	str	r2, [r3, #8]

            /* Determine if the mutex is still owned by the current thread.  */
            if (mutex_ptr -> tx_mutex_ownership_count != ((UINT) 0))
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	689b      	ldr	r3, [r3, #8]
 800335c:	2b00      	cmp	r3, #0
 800335e:	d00a      	beq.n	8003376 <_tx_mutex_put+0x8e>
 8003360:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003364:	653b      	str	r3, [r7, #80]	@ 0x50
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8003366:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003368:	f383 8810 	msr	PRIMASK, r3
}
 800336c:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Mutex is still owned, just return successful status.  */
                status =  TX_SUCCESS;
 800336e:	2300      	movs	r3, #0
 8003370:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003374:	e1d6      	b.n	8003724 <_tx_mutex_put+0x43c>
            }
            else
            {

                /* Check for a NULL thread pointer, which can only happen during initialization.   */
                if (thread_ptr == TX_NULL)
 8003376:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003378:	2b00      	cmp	r3, #0
 800337a:	d10a      	bne.n	8003392 <_tx_mutex_put+0xaa>
 800337c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003380:	64fb      	str	r3, [r7, #76]	@ 0x4c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8003382:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003384:	f383 8810 	msr	PRIMASK, r3
}
 8003388:	bf00      	nop

                    /* Restore interrupts.  */
                    TX_RESTORE

                    /* Mutex is now available, return successful status.  */
                    status =  TX_SUCCESS;
 800338a:	2300      	movs	r3, #0
 800338c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003390:	e1c8      	b.n	8003724 <_tx_mutex_put+0x43c>
                    /* The mutex is now available.   */

                    /* Remove this mutex from the owned mutex list.  */

                    /* Decrement the ownership count.  */
                    thread_ptr -> tx_thread_owned_mutex_count--;
 8003392:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003394:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003398:	1e5a      	subs	r2, r3, #1
 800339a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800339c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

                    /* Determine if this mutex was the only one on the list.  */
                    if (thread_ptr -> tx_thread_owned_mutex_count == ((UINT) 0))
 80033a0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80033a2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d104      	bne.n	80033b4 <_tx_mutex_put+0xcc>
                    {

                        /* Yes, the list is empty.  Simply set the head pointer to NULL.  */
                        thread_ptr -> tx_thread_owned_mutex_list =  TX_NULL;
 80033aa:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80033ac:	2200      	movs	r2, #0
 80033ae:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
 80033b2:	e019      	b.n	80033e8 <_tx_mutex_put+0x100>
                    {

                        /* No, there are more mutexes on the list.  */

                        /* Link-up the neighbors.  */
                        next_mutex =                             mutex_ptr -> tx_mutex_owned_next;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033b8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
                        previous_mutex =                         mutex_ptr -> tx_mutex_owned_previous;
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033c0:	677b      	str	r3, [r7, #116]	@ 0x74
                        next_mutex -> tx_mutex_owned_previous =  previous_mutex;
 80033c2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80033c6:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80033c8:	631a      	str	r2, [r3, #48]	@ 0x30
                        previous_mutex -> tx_mutex_owned_next =  next_mutex;
 80033ca:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80033cc:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80033d0:	62da      	str	r2, [r3, #44]	@ 0x2c

                        /* See if we have to update the created list head pointer.  */
                        if (thread_ptr -> tx_thread_owned_mutex_list == mutex_ptr)
 80033d2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80033d4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80033d8:	687a      	ldr	r2, [r7, #4]
 80033da:	429a      	cmp	r2, r3
 80033dc:	d104      	bne.n	80033e8 <_tx_mutex_put+0x100>
                        {

                            /* Yes, move the head pointer to the next link. */
                            thread_ptr -> tx_thread_owned_mutex_list =  next_mutex;
 80033de:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80033e0:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80033e4:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
                        }
                    }

                    /* Determine if the simple, non-suspension, non-priority inheritance case is present.  */
                    if (mutex_ptr -> tx_mutex_suspension_list == TX_NULL)
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	699b      	ldr	r3, [r3, #24]
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d110      	bne.n	8003412 <_tx_mutex_put+0x12a>
                    {

                        /* Is this a priority inheritance mutex?  */
                        if (mutex_ptr -> tx_mutex_inherit == TX_FALSE)
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	691b      	ldr	r3, [r3, #16]
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d10c      	bne.n	8003412 <_tx_mutex_put+0x12a>
                        {

                            /* Yes, we are done - set the mutex owner to NULL.   */
                            mutex_ptr -> tx_mutex_owner =  TX_NULL;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	2200      	movs	r2, #0
 80033fc:	60da      	str	r2, [r3, #12]
 80033fe:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003402:	64bb      	str	r3, [r7, #72]	@ 0x48
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8003404:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003406:	f383 8810 	msr	PRIMASK, r3
}
 800340a:	bf00      	nop

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Mutex is now available, return successful status.  */
                            status =  TX_SUCCESS;
 800340c:	2300      	movs	r3, #0
 800340e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
                        }
                    }

                    /* Determine if the processing is complete.  */
                    if (status == TX_NOT_DONE)
 8003412:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003416:	2b20      	cmp	r3, #32
 8003418:	f040 8184 	bne.w	8003724 <_tx_mutex_put+0x43c>
                    {

                        /* Initialize original owner and thread priority.  */
                        old_owner =      TX_NULL;
 800341c:	2300      	movs	r3, #0
 800341e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
                        old_priority =   thread_ptr -> tx_thread_user_priority;
 8003422:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003424:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003428:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c

                        /* Does this mutex support priority inheritance?  */
                        if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	691b      	ldr	r3, [r3, #16]
 8003430:	2b01      	cmp	r3, #1
 8003432:	d155      	bne.n	80034e0 <_tx_mutex_put+0x1f8>
                        {

#ifndef TX_NOT_INTERRUPTABLE

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 8003434:	4b5d      	ldr	r3, [pc, #372]	@ (80035ac <_tx_mutex_put+0x2c4>)
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	3301      	adds	r3, #1
 800343a:	4a5c      	ldr	r2, [pc, #368]	@ (80035ac <_tx_mutex_put+0x2c4>)
 800343c:	6013      	str	r3, [r2, #0]
 800343e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003442:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8003444:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003446:	f383 8810 	msr	PRIMASK, r3
}
 800344a:	bf00      	nop
                            /* Restore interrupts.  */
                            TX_RESTORE
#endif

                            /* Default the inheritance priority to disabled.  */
                            inheritance_priority =  ((UINT) TX_MAX_PRIORITIES);
 800344c:	2320      	movs	r3, #32
 800344e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80

                            /* Search the owned mutexes for this thread to determine the highest priority for this
                               former mutex owner to return to.  */
                            next_mutex =  thread_ptr -> tx_thread_owned_mutex_list;
 8003452:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003454:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003458:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
                            while (next_mutex != TX_NULL)
 800345c:	e01f      	b.n	800349e <_tx_mutex_put+0x1b6>
                            {

                                /* Does this mutex support priority inheritance?  */
                                if (next_mutex -> tx_mutex_inherit == TX_TRUE)
 800345e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003462:	691b      	ldr	r3, [r3, #16]
 8003464:	2b01      	cmp	r3, #1
 8003466:	d10b      	bne.n	8003480 <_tx_mutex_put+0x198>
                                {

                                    /* Determine if highest priority field of the mutex is higher than the priority to
                                       restore.  */
                                    if (next_mutex -> tx_mutex_highest_priority_waiting < inheritance_priority)
 8003468:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800346c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800346e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8003472:	429a      	cmp	r2, r3
 8003474:	d904      	bls.n	8003480 <_tx_mutex_put+0x198>
                                    {

                                        /* Use this priority to return releasing thread to.  */
                                        inheritance_priority =   next_mutex -> tx_mutex_highest_priority_waiting;
 8003476:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800347a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800347c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
                                    }
                                }

                                /* Move mutex pointer to the next mutex in the list.  */
                                next_mutex =  next_mutex -> tx_mutex_owned_next;
 8003480:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003484:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003486:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

                                /* Are we at the end of the list?  */
                                if (next_mutex == thread_ptr -> tx_thread_owned_mutex_list)
 800348a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800348c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003490:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8003494:	429a      	cmp	r2, r3
 8003496:	d102      	bne.n	800349e <_tx_mutex_put+0x1b6>
                                {

                                    /* Yes, set the next mutex to NULL.  */
                                    next_mutex =  TX_NULL;
 8003498:	2300      	movs	r3, #0
 800349a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
                            while (next_mutex != TX_NULL)
 800349e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d1db      	bne.n	800345e <_tx_mutex_put+0x176>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80034a6:	f3ef 8310 	mrs	r3, PRIMASK
 80034aa:	643b      	str	r3, [r7, #64]	@ 0x40
    return(posture);
 80034ac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
    int_posture = __get_interrupt_posture();
 80034ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
    __asm__ volatile ("CPSID i" : : : "memory");
 80034b0:	b672      	cpsid	i
    return(int_posture);
 80034b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
                            }

#ifndef TX_NOT_INTERRUPTABLE

                            /* Disable interrupts.  */
                            TX_DISABLE
 80034b4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

                            /* Undo the temporarily preemption disable.  */
                            _tx_thread_preempt_disable--;
 80034b8:	4b3c      	ldr	r3, [pc, #240]	@ (80035ac <_tx_mutex_put+0x2c4>)
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	3b01      	subs	r3, #1
 80034be:	4a3b      	ldr	r2, [pc, #236]	@ (80035ac <_tx_mutex_put+0x2c4>)
 80034c0:	6013      	str	r3, [r2, #0]
#endif

                            /* Set the inherit priority to that of the highest priority thread waiting on the mutex.  */
                            thread_ptr -> tx_thread_inherit_priority =  inheritance_priority;
 80034c2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80034c4:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80034c8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

                            /* Determine if the inheritance priority is less than the default old priority.  */
                            if (inheritance_priority < old_priority)
 80034cc:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80034d0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80034d4:	429a      	cmp	r2, r3
 80034d6:	d203      	bcs.n	80034e0 <_tx_mutex_put+0x1f8>
                            {

                                /* Yes, update the old priority.  */
                                old_priority =  inheritance_priority;
 80034d8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80034dc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
                            }
                        }

                        /* Determine if priority inheritance is in effect and there are one or more
                           threads suspended on the mutex.  */
                        if (mutex_ptr -> tx_mutex_suspended_count > ((UINT) 1))
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	69db      	ldr	r3, [r3, #28]
 80034e4:	2b01      	cmp	r3, #1
 80034e6:	d920      	bls.n	800352a <_tx_mutex_put+0x242>
                        {

                            /* Is priority inheritance in effect?  */
                            if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	691b      	ldr	r3, [r3, #16]
 80034ec:	2b01      	cmp	r3, #1
 80034ee:	d11c      	bne.n	800352a <_tx_mutex_put+0x242>
                                   at the front of the suspension list.  */

#ifndef TX_NOT_INTERRUPTABLE

                                /* Temporarily disable preemption.  */
                                _tx_thread_preempt_disable++;
 80034f0:	4b2e      	ldr	r3, [pc, #184]	@ (80035ac <_tx_mutex_put+0x2c4>)
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	3301      	adds	r3, #1
 80034f6:	4a2d      	ldr	r2, [pc, #180]	@ (80035ac <_tx_mutex_put+0x2c4>)
 80034f8:	6013      	str	r3, [r2, #0]
 80034fa:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80034fe:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8003500:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003502:	f383 8810 	msr	PRIMASK, r3
}
 8003506:	bf00      	nop
                                do
                                {
                                    status =  _tx_mutex_prioritize(mutex_ptr);
                                } while (status != TX_SUCCESS);
#else
                                _tx_mutex_prioritize(mutex_ptr);
 8003508:	6878      	ldr	r0, [r7, #4]
 800350a:	f7ff fd7d 	bl	8003008 <_tx_mutex_prioritize>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800350e:	f3ef 8310 	mrs	r3, PRIMASK
 8003512:	63bb      	str	r3, [r7, #56]	@ 0x38
    return(posture);
 8003514:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
    int_posture = __get_interrupt_posture();
 8003516:	637b      	str	r3, [r7, #52]	@ 0x34
    __asm__ volatile ("CPSID i" : : : "memory");
 8003518:	b672      	cpsid	i
    return(int_posture);
 800351a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
                                TX_MUTEX_PUT_EXTENSION_1

#ifndef TX_NOT_INTERRUPTABLE

                                /* Disable interrupts.  */
                                TX_DISABLE
 800351c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

                                /* Back off the preemption disable.  */
                                _tx_thread_preempt_disable--;
 8003520:	4b22      	ldr	r3, [pc, #136]	@ (80035ac <_tx_mutex_put+0x2c4>)
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	3b01      	subs	r3, #1
 8003526:	4a21      	ldr	r2, [pc, #132]	@ (80035ac <_tx_mutex_put+0x2c4>)
 8003528:	6013      	str	r3, [r2, #0]
#endif
                            }
                        }

                        /* Now determine if there are any threads still waiting on the mutex.  */
                        if (mutex_ptr -> tx_mutex_suspension_list == TX_NULL)
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	699b      	ldr	r3, [r3, #24]
 800352e:	2b00      	cmp	r3, #0
 8003530:	d13e      	bne.n	80035b0 <_tx_mutex_put+0x2c8>
                            /* No, there are no longer any threads waiting on the mutex.  */

#ifndef TX_NOT_INTERRUPTABLE

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 8003532:	4b1e      	ldr	r3, [pc, #120]	@ (80035ac <_tx_mutex_put+0x2c4>)
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	3301      	adds	r3, #1
 8003538:	4a1c      	ldr	r2, [pc, #112]	@ (80035ac <_tx_mutex_put+0x2c4>)
 800353a:	6013      	str	r3, [r2, #0]
 800353c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003540:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8003542:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003544:	f383 8810 	msr	PRIMASK, r3
}
 8003548:	bf00      	nop
                            /* Mutex is not owned, but it is possible that a thread that
                               caused a priority inheritance to occur is no longer waiting
                               on the mutex.  */

                            /* Setup the highest priority waiting thread.  */
                            mutex_ptr -> tx_mutex_highest_priority_waiting =  (UINT) TX_MAX_PRIORITIES;
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	2220      	movs	r2, #32
 800354e:	629a      	str	r2, [r3, #40]	@ 0x28

                            /* Determine if we need to restore priority.  */
                            if ((mutex_ptr -> tx_mutex_owner) -> tx_thread_priority != old_priority)
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	68db      	ldr	r3, [r3, #12]
 8003554:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003556:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 800355a:	429a      	cmp	r2, r3
 800355c:	d006      	beq.n	800356c <_tx_mutex_put+0x284>
                            {

                                /* Yes, restore the priority of thread.  */
                                _tx_mutex_priority_change(mutex_ptr -> tx_mutex_owner, old_priority);
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	68db      	ldr	r3, [r3, #12]
 8003562:	f8d7 108c 	ldr.w	r1, [r7, #140]	@ 0x8c
 8003566:	4618      	mov	r0, r3
 8003568:	f7ff fe00 	bl	800316c <_tx_mutex_priority_change>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800356c:	f3ef 8310 	mrs	r3, PRIMASK
 8003570:	627b      	str	r3, [r7, #36]	@ 0x24
    return(posture);
 8003572:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    int_posture = __get_interrupt_posture();
 8003574:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSID i" : : : "memory");
 8003576:	b672      	cpsid	i
    return(int_posture);
 8003578:	6a3b      	ldr	r3, [r7, #32]
                            }

#ifndef TX_NOT_INTERRUPTABLE

                            /* Disable interrupts again.  */
                            TX_DISABLE
 800357a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

                            /* Back off the preemption disable.  */
                            _tx_thread_preempt_disable--;
 800357e:	4b0b      	ldr	r3, [pc, #44]	@ (80035ac <_tx_mutex_put+0x2c4>)
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	3b01      	subs	r3, #1
 8003584:	4a09      	ldr	r2, [pc, #36]	@ (80035ac <_tx_mutex_put+0x2c4>)
 8003586:	6013      	str	r3, [r2, #0]
#endif

                            /* Set the mutex owner to NULL.  */
                            mutex_ptr -> tx_mutex_owner =  TX_NULL;
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	2200      	movs	r2, #0
 800358c:	60da      	str	r2, [r3, #12]
 800358e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003592:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8003594:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003596:	f383 8810 	msr	PRIMASK, r3
}
 800359a:	bf00      	nop

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Check for preemption.  */
                            _tx_thread_system_preempt_check();
 800359c:	f000 fb8e 	bl	8003cbc <_tx_thread_system_preempt_check>

                            /* Set status to success.  */
                            status =  TX_SUCCESS;
 80035a0:	2300      	movs	r3, #0
 80035a2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80035a6:	e0bd      	b.n	8003724 <_tx_mutex_put+0x43c>
 80035a8:	24000624 	.word	0x24000624
 80035ac:	240006bc 	.word	0x240006bc
                        }
                        else
                        {

                            /* Pickup the thread at the front of the suspension list.  */
                            thread_ptr =  mutex_ptr -> tx_mutex_suspension_list;
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	699b      	ldr	r3, [r3, #24]
 80035b4:	67fb      	str	r3, [r7, #124]	@ 0x7c

                            /* Save the previous ownership information, if inheritance is
                               in effect.  */
                            if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	691b      	ldr	r3, [r3, #16]
 80035ba:	2b01      	cmp	r3, #1
 80035bc:	d10a      	bne.n	80035d4 <_tx_mutex_put+0x2ec>
                            {

                                /* Remember the old mutex owner.  */
                                old_owner =  mutex_ptr -> tx_mutex_owner;
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	68db      	ldr	r3, [r3, #12]
 80035c2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

                                /* Setup owner thread priority information.  */
                                mutex_ptr -> tx_mutex_original_priority =   thread_ptr -> tx_thread_priority;
 80035c6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80035c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	615a      	str	r2, [r3, #20]

                                /* Setup the highest priority waiting thread.  */
                                mutex_ptr -> tx_mutex_highest_priority_waiting =  (UINT) TX_MAX_PRIORITIES;
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	2220      	movs	r2, #32
 80035d2:	629a      	str	r2, [r3, #40]	@ 0x28
                            }

                            /* Determine how many mutexes are owned by this thread.  */
                            owned_count =  thread_ptr -> tx_thread_owned_mutex_count;
 80035d4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80035d6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80035da:	673b      	str	r3, [r7, #112]	@ 0x70

                            /* Determine if this thread owns any other mutexes that have priority inheritance.  */
                            if (owned_count == ((UINT) 0))
 80035dc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d10a      	bne.n	80035f8 <_tx_mutex_put+0x310>
                            {

                                /* The owned mutex list is empty.  Add mutex to empty list.  */
                                thread_ptr -> tx_thread_owned_mutex_list =     mutex_ptr;
 80035e2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80035e4:	687a      	ldr	r2, [r7, #4]
 80035e6:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
                                mutex_ptr -> tx_mutex_owned_next =             mutex_ptr;
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	687a      	ldr	r2, [r7, #4]
 80035ee:	62da      	str	r2, [r3, #44]	@ 0x2c
                                mutex_ptr -> tx_mutex_owned_previous =         mutex_ptr;
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	687a      	ldr	r2, [r7, #4]
 80035f4:	631a      	str	r2, [r3, #48]	@ 0x30
 80035f6:	e016      	b.n	8003626 <_tx_mutex_put+0x33e>
                            {

                                /* Non-empty list. Link up the mutex.  */

                                /* Pickup tail pointer.  */
                                next_mutex =                            thread_ptr -> tx_thread_owned_mutex_list;
 80035f8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80035fa:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80035fe:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
                                previous_mutex =                        next_mutex -> tx_mutex_owned_previous;
 8003602:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003606:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003608:	677b      	str	r3, [r7, #116]	@ 0x74

                                /* Place the owned mutex in the list.  */
                                next_mutex -> tx_mutex_owned_previous =  mutex_ptr;
 800360a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800360e:	687a      	ldr	r2, [r7, #4]
 8003610:	631a      	str	r2, [r3, #48]	@ 0x30
                                previous_mutex -> tx_mutex_owned_next =  mutex_ptr;
 8003612:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003614:	687a      	ldr	r2, [r7, #4]
 8003616:	62da      	str	r2, [r3, #44]	@ 0x2c

                                /* Setup this mutex's next and previous created links.  */
                                mutex_ptr -> tx_mutex_owned_previous =   previous_mutex;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800361c:	631a      	str	r2, [r3, #48]	@ 0x30
                                mutex_ptr -> tx_mutex_owned_next =       next_mutex;
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8003624:	62da      	str	r2, [r3, #44]	@ 0x2c
                            }

                            /* Increment the number of mutexes owned counter.  */
                            thread_ptr -> tx_thread_owned_mutex_count =  owned_count + ((UINT) 1);
 8003626:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003628:	1c5a      	adds	r2, r3, #1
 800362a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800362c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

                            /* Mark the Mutex as owned and fill in the corresponding information.  */
                            mutex_ptr -> tx_mutex_ownership_count =  (UINT) 1;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	2201      	movs	r2, #1
 8003634:	609a      	str	r2, [r3, #8]
                            mutex_ptr -> tx_mutex_owner =            thread_ptr;
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800363a:	60da      	str	r2, [r3, #12]

                            /* Remove the suspended thread from the list.  */

                            /* Decrement the suspension count.  */
                            mutex_ptr -> tx_mutex_suspended_count--;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	69db      	ldr	r3, [r3, #28]
 8003640:	1e5a      	subs	r2, r3, #1
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	61da      	str	r2, [r3, #28]

                            /* Pickup the suspended count.  */
                            suspended_count =  mutex_ptr -> tx_mutex_suspended_count;
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	69db      	ldr	r3, [r3, #28]
 800364a:	66fb      	str	r3, [r7, #108]	@ 0x6c

                            /* See if this is the only suspended thread on the list.  */
                            if (suspended_count == TX_NO_SUSPENSIONS)
 800364c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800364e:	2b00      	cmp	r3, #0
 8003650:	d103      	bne.n	800365a <_tx_mutex_put+0x372>
                            {

                                /* Yes, the only suspended thread.  */

                                /* Update the head pointer.  */
                                mutex_ptr -> tx_mutex_suspension_list =  TX_NULL;
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	2200      	movs	r2, #0
 8003656:	619a      	str	r2, [r3, #24]
 8003658:	e00e      	b.n	8003678 <_tx_mutex_put+0x390>
                            {

                                /* At least one more thread is on the same expiration list.  */

                                /* Update the list head pointer.  */
                                next_thread =                                  thread_ptr -> tx_thread_suspended_next;
 800365a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800365c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800365e:	66bb      	str	r3, [r7, #104]	@ 0x68
                                mutex_ptr -> tx_mutex_suspension_list =        next_thread;
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8003664:	619a      	str	r2, [r3, #24]

                                /* Update the links of the adjacent threads.  */
                                previous_thread =                              thread_ptr -> tx_thread_suspended_previous;
 8003666:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003668:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800366a:	667b      	str	r3, [r7, #100]	@ 0x64
                                next_thread -> tx_thread_suspended_previous =  previous_thread;
 800366c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800366e:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8003670:	675a      	str	r2, [r3, #116]	@ 0x74
                                previous_thread -> tx_thread_suspended_next =  next_thread;
 8003672:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003674:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8003676:	671a      	str	r2, [r3, #112]	@ 0x70
                            }

                            /* Prepare for resumption of the first thread.  */

                            /* Clear cleanup routine to avoid timeout.  */
                            thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 8003678:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800367a:	2200      	movs	r2, #0
 800367c:	669a      	str	r2, [r3, #104]	@ 0x68

                            /* Put return status into the thread control block.  */
                            thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 800367e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003680:	2200      	movs	r2, #0
 8003682:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
                            /* Restore interrupts.  */
                            TX_RESTORE
#else

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 8003686:	4b2a      	ldr	r3, [pc, #168]	@ (8003730 <_tx_mutex_put+0x448>)
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	3301      	adds	r3, #1
 800368c:	4a28      	ldr	r2, [pc, #160]	@ (8003730 <_tx_mutex_put+0x448>)
 800368e:	6013      	str	r3, [r2, #0]
 8003690:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003694:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8003696:	69fb      	ldr	r3, [r7, #28]
 8003698:	f383 8810 	msr	PRIMASK, r3
}
 800369c:	bf00      	nop

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Determine if priority inheritance is enabled for this mutex.  */
                            if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	691b      	ldr	r3, [r3, #16]
 80036a2:	2b01      	cmp	r3, #1
 80036a4:	d12d      	bne.n	8003702 <_tx_mutex_put+0x41a>
                            {

                                /* Yes, priority inheritance is requested.  */

                                /* Determine if there are any more threads still suspended on the mutex.  */
                                if (mutex_ptr -> tx_mutex_suspended_count != TX_NO_SUSPENSIONS)
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	69db      	ldr	r3, [r3, #28]
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d01c      	beq.n	80036e8 <_tx_mutex_put+0x400>
                                    do
                                    {
                                        status =  _tx_mutex_prioritize(mutex_ptr);
                                    } while (status != TX_SUCCESS);
#else
                                    _tx_mutex_prioritize(mutex_ptr);
 80036ae:	6878      	ldr	r0, [r7, #4]
 80036b0:	f7ff fcaa 	bl	8003008 <_tx_mutex_prioritize>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80036b4:	f3ef 8310 	mrs	r3, PRIMASK
 80036b8:	61bb      	str	r3, [r7, #24]
    return(posture);
 80036ba:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 80036bc:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 80036be:	b672      	cpsid	i
    return(int_posture);
 80036c0:	697b      	ldr	r3, [r7, #20]

                                    /* Optional processing extension.  */
                                    TX_MUTEX_PUT_EXTENSION_2

                                    /* Disable interrupts.  */
                                    TX_DISABLE
 80036c2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

                                    /* Determine if there still are threads suspended for this mutex.  */
                                    suspended_thread =  mutex_ptr -> tx_mutex_suspension_list;
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	699b      	ldr	r3, [r3, #24]
 80036ca:	663b      	str	r3, [r7, #96]	@ 0x60
                                    if (suspended_thread != TX_NULL)
 80036cc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d003      	beq.n	80036da <_tx_mutex_put+0x3f2>
                                    {

                                        /* Setup the highest priority thread waiting on this mutex.  */
                                        mutex_ptr -> tx_mutex_highest_priority_waiting =  suspended_thread -> tx_thread_priority;
 80036d2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80036d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	629a      	str	r2, [r3, #40]	@ 0x28
 80036da:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80036de:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80036e0:	693b      	ldr	r3, [r7, #16]
 80036e2:	f383 8810 	msr	PRIMASK, r3
}
 80036e6:	bf00      	nop

                                /* Restore previous priority needs to be restored after priority
                                   inheritance.  */

                                /* Is the priority different?  */
                                if (old_owner -> tx_thread_priority != old_priority)
 80036e8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80036ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036ee:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 80036f2:	429a      	cmp	r2, r3
 80036f4:	d005      	beq.n	8003702 <_tx_mutex_put+0x41a>
                                {

                                    /* Restore the priority of thread.  */
                                    _tx_mutex_priority_change(old_owner, old_priority);
 80036f6:	f8d7 108c 	ldr.w	r1, [r7, #140]	@ 0x8c
 80036fa:	f8d7 0090 	ldr.w	r0, [r7, #144]	@ 0x90
 80036fe:	f7ff fd35 	bl	800316c <_tx_mutex_priority_change>
                                }
                            }

                            /* Resume thread.  */
                            _tx_thread_system_resume(thread_ptr);
 8003702:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 8003704:	f000 fb14 	bl	8003d30 <_tx_thread_system_resume>
#endif

                            /* Return a successful status.  */
                            status =  TX_SUCCESS;
 8003708:	2300      	movs	r3, #0
 800370a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800370e:	e009      	b.n	8003724 <_tx_mutex_put+0x43c>
 8003710:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003714:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	f383 8810 	msr	PRIMASK, r3
}
 800371c:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Caller does not own the mutex.  */
        status =  TX_NOT_OWNED;
 800371e:	231e      	movs	r3, #30
 8003720:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    }

    /* Return the completion status.  */
    return(status);
 8003724:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
}
 8003728:	4618      	mov	r0, r3
 800372a:	3798      	adds	r7, #152	@ 0x98
 800372c:	46bd      	mov	sp, r7
 800372e:	bd80      	pop	{r7, pc}
 8003730:	240006bc 	.word	0x240006bc

08003734 <_tx_queue_create>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_queue_create(TX_QUEUE *queue_ptr, CHAR *name_ptr, UINT message_size,
                        VOID *queue_start, ULONG queue_size)
{
 8003734:	b580      	push	{r7, lr}
 8003736:	b08c      	sub	sp, #48	@ 0x30
 8003738:	af00      	add	r7, sp, #0
 800373a:	60f8      	str	r0, [r7, #12]
 800373c:	60b9      	str	r1, [r7, #8]
 800373e:	607a      	str	r2, [r7, #4]
 8003740:	603b      	str	r3, [r7, #0]
TX_QUEUE        *next_queue;
TX_QUEUE        *previous_queue;


    /* Initialize queue control block to all zeros.  */
    TX_MEMSET(queue_ptr, 0, (sizeof(TX_QUEUE)));
 8003742:	2238      	movs	r2, #56	@ 0x38
 8003744:	2100      	movs	r1, #0
 8003746:	68f8      	ldr	r0, [r7, #12]
 8003748:	f001 fbb8 	bl	8004ebc <memset>

    /* Setup the basic queue fields.  */
    queue_ptr -> tx_queue_name =             name_ptr;
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	68ba      	ldr	r2, [r7, #8]
 8003750:	605a      	str	r2, [r3, #4]

    /* Save the message size in the control block.  */
    queue_ptr -> tx_queue_message_size =  message_size;
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	687a      	ldr	r2, [r7, #4]
 8003756:	609a      	str	r2, [r3, #8]

    /* Determine how many messages will fit in the queue area and the number
       of ULONGs used.  */
    capacity =    (UINT) (queue_size / ((ULONG) (((ULONG) message_size) * (sizeof(ULONG)))));
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	009b      	lsls	r3, r3, #2
 800375c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800375e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003762:	62fb      	str	r3, [r7, #44]	@ 0x2c
    used_words =  capacity * message_size;
 8003764:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003766:	687a      	ldr	r2, [r7, #4]
 8003768:	fb02 f303 	mul.w	r3, r2, r3
 800376c:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Save the starting address and calculate the ending address of
       the queue.  Note that the ending address is really one past the
       end!  */
    queue_ptr -> tx_queue_start =  TX_VOID_TO_ULONG_POINTER_CONVERT(queue_start);
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	683a      	ldr	r2, [r7, #0]
 8003772:	619a      	str	r2, [r3, #24]
    queue_ptr -> tx_queue_end =    TX_ULONG_POINTER_ADD(queue_ptr -> tx_queue_start, used_words);
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	699a      	ldr	r2, [r3, #24]
 8003778:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800377a:	009b      	lsls	r3, r3, #2
 800377c:	441a      	add	r2, r3
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	61da      	str	r2, [r3, #28]

    /* Set the read and write pointers to the beginning of the queue
       area.  */
    queue_ptr -> tx_queue_read =   TX_VOID_TO_ULONG_POINTER_CONVERT(queue_start);
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	683a      	ldr	r2, [r7, #0]
 8003786:	621a      	str	r2, [r3, #32]
    queue_ptr -> tx_queue_write =  TX_VOID_TO_ULONG_POINTER_CONVERT(queue_start);
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	683a      	ldr	r2, [r7, #0]
 800378c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Setup the number of enqueued messages and the number of message
       slots available in the queue.  */
    queue_ptr -> tx_queue_available_storage =  (UINT) capacity;
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003792:	615a      	str	r2, [r3, #20]
    queue_ptr -> tx_queue_capacity =           (UINT) capacity;
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003798:	60da      	str	r2, [r3, #12]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800379a:	f3ef 8310 	mrs	r3, PRIMASK
 800379e:	61bb      	str	r3, [r7, #24]
    return(posture);
 80037a0:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 80037a2:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 80037a4:	b672      	cpsid	i
    return(int_posture);
 80037a6:	697b      	ldr	r3, [r7, #20]

    /* Disable interrupts to put the queue on the created list.  */
    TX_DISABLE
 80037a8:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Setup the queue ID to make it valid.  */
    queue_ptr -> tx_queue_id =  TX_QUEUE_ID;
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	4a18      	ldr	r2, [pc, #96]	@ (8003810 <_tx_queue_create+0xdc>)
 80037ae:	601a      	str	r2, [r3, #0]

    /* Place the queue on the list of created queues.  First,
       check for an empty list.  */
    if (_tx_queue_created_count == TX_EMPTY)
 80037b0:	4b18      	ldr	r3, [pc, #96]	@ (8003814 <_tx_queue_create+0xe0>)
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d109      	bne.n	80037cc <_tx_queue_create+0x98>
    {

        /* The created queue list is empty.  Add queue to empty list.  */
        _tx_queue_created_ptr =                   queue_ptr;
 80037b8:	4a17      	ldr	r2, [pc, #92]	@ (8003818 <_tx_queue_create+0xe4>)
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	6013      	str	r3, [r2, #0]
        queue_ptr -> tx_queue_created_next =      queue_ptr;
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	68fa      	ldr	r2, [r7, #12]
 80037c2:	631a      	str	r2, [r3, #48]	@ 0x30
        queue_ptr -> tx_queue_created_previous =  queue_ptr;
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	68fa      	ldr	r2, [r7, #12]
 80037c8:	635a      	str	r2, [r3, #52]	@ 0x34
 80037ca:	e011      	b.n	80037f0 <_tx_queue_create+0xbc>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_queue =      _tx_queue_created_ptr;
 80037cc:	4b12      	ldr	r3, [pc, #72]	@ (8003818 <_tx_queue_create+0xe4>)
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	623b      	str	r3, [r7, #32]
        previous_queue =  next_queue -> tx_queue_created_previous;
 80037d2:	6a3b      	ldr	r3, [r7, #32]
 80037d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80037d6:	61fb      	str	r3, [r7, #28]

        /* Place the new queue in the list.  */
        next_queue -> tx_queue_created_previous =  queue_ptr;
 80037d8:	6a3b      	ldr	r3, [r7, #32]
 80037da:	68fa      	ldr	r2, [r7, #12]
 80037dc:	635a      	str	r2, [r3, #52]	@ 0x34
        previous_queue -> tx_queue_created_next =  queue_ptr;
 80037de:	69fb      	ldr	r3, [r7, #28]
 80037e0:	68fa      	ldr	r2, [r7, #12]
 80037e2:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Setup this queues's created links.  */
        queue_ptr -> tx_queue_created_previous =  previous_queue;
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	69fa      	ldr	r2, [r7, #28]
 80037e8:	635a      	str	r2, [r3, #52]	@ 0x34
        queue_ptr -> tx_queue_created_next =      next_queue;
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	6a3a      	ldr	r2, [r7, #32]
 80037ee:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Increment the created queue count.  */
    _tx_queue_created_count++;
 80037f0:	4b08      	ldr	r3, [pc, #32]	@ (8003814 <_tx_queue_create+0xe0>)
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	3301      	adds	r3, #1
 80037f6:	4a07      	ldr	r2, [pc, #28]	@ (8003814 <_tx_queue_create+0xe0>)
 80037f8:	6013      	str	r3, [r2, #0]
 80037fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037fc:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80037fe:	693b      	ldr	r3, [r7, #16]
 8003800:	f383 8810 	msr	PRIMASK, r3
}
 8003804:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 8003806:	2300      	movs	r3, #0
}
 8003808:	4618      	mov	r0, r3
 800380a:	3730      	adds	r7, #48	@ 0x30
 800380c:	46bd      	mov	sp, r7
 800380e:	bd80      	pop	{r7, pc}
 8003810:	51554555 	.word	0x51554555
 8003814:	240005f8 	.word	0x240005f8
 8003818:	240005f4 	.word	0x240005f4

0800381c <_tx_semaphore_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_semaphore_create(TX_SEMAPHORE *semaphore_ptr, CHAR *name_ptr, ULONG initial_count)
{
 800381c:	b580      	push	{r7, lr}
 800381e:	b08a      	sub	sp, #40	@ 0x28
 8003820:	af00      	add	r7, sp, #0
 8003822:	60f8      	str	r0, [r7, #12]
 8003824:	60b9      	str	r1, [r7, #8]
 8003826:	607a      	str	r2, [r7, #4]
TX_SEMAPHORE    *next_semaphore;
TX_SEMAPHORE    *previous_semaphore;


    /* Initialize semaphore control block to all zeros.  */
    TX_MEMSET(semaphore_ptr, 0, (sizeof(TX_SEMAPHORE)));
 8003828:	221c      	movs	r2, #28
 800382a:	2100      	movs	r1, #0
 800382c:	68f8      	ldr	r0, [r7, #12]
 800382e:	f001 fb45 	bl	8004ebc <memset>

    /* Setup the basic semaphore fields.  */
    semaphore_ptr -> tx_semaphore_name =             name_ptr;
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	68ba      	ldr	r2, [r7, #8]
 8003836:	605a      	str	r2, [r3, #4]
    semaphore_ptr -> tx_semaphore_count =            initial_count;
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	687a      	ldr	r2, [r7, #4]
 800383c:	609a      	str	r2, [r3, #8]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800383e:	f3ef 8310 	mrs	r3, PRIMASK
 8003842:	61bb      	str	r3, [r7, #24]
    return(posture);
 8003844:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 8003846:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 8003848:	b672      	cpsid	i
    return(int_posture);
 800384a:	697b      	ldr	r3, [r7, #20]

    /* Disable interrupts to place the semaphore on the created list.  */
    TX_DISABLE
 800384c:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Setup the semaphore ID to make it valid.  */
    semaphore_ptr -> tx_semaphore_id =  TX_SEMAPHORE_ID;
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	4a18      	ldr	r2, [pc, #96]	@ (80038b4 <_tx_semaphore_create+0x98>)
 8003852:	601a      	str	r2, [r3, #0]

    /* Place the semaphore on the list of created semaphores.  First,
       check for an empty list.  */
    if (_tx_semaphore_created_count == TX_EMPTY)
 8003854:	4b18      	ldr	r3, [pc, #96]	@ (80038b8 <_tx_semaphore_create+0x9c>)
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	2b00      	cmp	r3, #0
 800385a:	d109      	bne.n	8003870 <_tx_semaphore_create+0x54>
    {

        /* The created semaphore list is empty.  Add semaphore to empty list.  */
        _tx_semaphore_created_ptr =                       semaphore_ptr;
 800385c:	4a17      	ldr	r2, [pc, #92]	@ (80038bc <_tx_semaphore_create+0xa0>)
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	6013      	str	r3, [r2, #0]
        semaphore_ptr -> tx_semaphore_created_next =      semaphore_ptr;
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	68fa      	ldr	r2, [r7, #12]
 8003866:	615a      	str	r2, [r3, #20]
        semaphore_ptr -> tx_semaphore_created_previous =  semaphore_ptr;
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	68fa      	ldr	r2, [r7, #12]
 800386c:	619a      	str	r2, [r3, #24]
 800386e:	e011      	b.n	8003894 <_tx_semaphore_create+0x78>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_semaphore =      _tx_semaphore_created_ptr;
 8003870:	4b12      	ldr	r3, [pc, #72]	@ (80038bc <_tx_semaphore_create+0xa0>)
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	623b      	str	r3, [r7, #32]
        previous_semaphore =  next_semaphore -> tx_semaphore_created_previous;
 8003876:	6a3b      	ldr	r3, [r7, #32]
 8003878:	699b      	ldr	r3, [r3, #24]
 800387a:	61fb      	str	r3, [r7, #28]

        /* Place the new semaphore in the list.  */
        next_semaphore -> tx_semaphore_created_previous =  semaphore_ptr;
 800387c:	6a3b      	ldr	r3, [r7, #32]
 800387e:	68fa      	ldr	r2, [r7, #12]
 8003880:	619a      	str	r2, [r3, #24]
        previous_semaphore -> tx_semaphore_created_next =  semaphore_ptr;
 8003882:	69fb      	ldr	r3, [r7, #28]
 8003884:	68fa      	ldr	r2, [r7, #12]
 8003886:	615a      	str	r2, [r3, #20]

        /* Setup this semaphore's next and previous created links.  */
        semaphore_ptr -> tx_semaphore_created_previous =  previous_semaphore;
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	69fa      	ldr	r2, [r7, #28]
 800388c:	619a      	str	r2, [r3, #24]
        semaphore_ptr -> tx_semaphore_created_next =      next_semaphore;
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	6a3a      	ldr	r2, [r7, #32]
 8003892:	615a      	str	r2, [r3, #20]
    }

    /* Increment the created count.  */
    _tx_semaphore_created_count++;
 8003894:	4b08      	ldr	r3, [pc, #32]	@ (80038b8 <_tx_semaphore_create+0x9c>)
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	3301      	adds	r3, #1
 800389a:	4a07      	ldr	r2, [pc, #28]	@ (80038b8 <_tx_semaphore_create+0x9c>)
 800389c:	6013      	str	r3, [r2, #0]
 800389e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038a0:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80038a2:	693b      	ldr	r3, [r7, #16]
 80038a4:	f383 8810 	msr	PRIMASK, r3
}
 80038a8:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 80038aa:	2300      	movs	r3, #0
}
 80038ac:	4618      	mov	r0, r3
 80038ae:	3728      	adds	r7, #40	@ 0x28
 80038b0:	46bd      	mov	sp, r7
 80038b2:	bd80      	pop	{r7, pc}
 80038b4:	53454d41 	.word	0x53454d41
 80038b8:	240005f0 	.word	0x240005f0
 80038bc:	240005ec 	.word	0x240005ec

080038c0 <_tx_thread_create>:
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_create(TX_THREAD *thread_ptr, CHAR *name_ptr, VOID (*entry_function)(ULONG id), ULONG entry_input,
                            VOID *stack_start, ULONG stack_size, UINT priority, UINT preempt_threshold,
                            ULONG time_slice, UINT auto_start)
{
 80038c0:	b580      	push	{r7, lr}
 80038c2:	b092      	sub	sp, #72	@ 0x48
 80038c4:	af00      	add	r7, sp, #0
 80038c6:	60f8      	str	r0, [r7, #12]
 80038c8:	60b9      	str	r1, [r7, #8]
 80038ca:	607a      	str	r2, [r7, #4]
 80038cc:	603b      	str	r3, [r7, #0]
TX_INTERRUPT_SAVE_AREA

TX_THREAD               *next_thread;
TX_THREAD               *previous_thread;
TX_THREAD               *saved_thread_ptr;
UINT                    saved_threshold =  ((UINT) 0);
 80038ce:	2300      	movs	r3, #0
 80038d0:	643b      	str	r3, [r7, #64]	@ 0x40
#endif

    /* Set the thread stack to a pattern prior to creating the initial
       stack frame.  This pattern is used by the stack checking routines
       to see how much has been used.  */
    TX_MEMSET(stack_start, ((UCHAR) TX_STACK_FILL), stack_size);
 80038d2:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80038d4:	21ef      	movs	r1, #239	@ 0xef
 80038d6:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 80038d8:	f001 faf0 	bl	8004ebc <memset>

    /* Prepare the thread control block prior to placing it on the created
       list.  */

    /* Initialize thread control block to all zeros.  */
    TX_MEMSET(thread_ptr, 0, (sizeof(TX_THREAD)));
 80038dc:	22b0      	movs	r2, #176	@ 0xb0
 80038de:	2100      	movs	r1, #0
 80038e0:	68f8      	ldr	r0, [r7, #12]
 80038e2:	f001 faeb 	bl	8004ebc <memset>

    /* Place the supplied parameters into the thread's control block.  */
    thread_ptr -> tx_thread_name =              name_ptr;
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	68ba      	ldr	r2, [r7, #8]
 80038ea:	629a      	str	r2, [r3, #40]	@ 0x28
    thread_ptr -> tx_thread_entry =             entry_function;
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	687a      	ldr	r2, [r7, #4]
 80038f0:	645a      	str	r2, [r3, #68]	@ 0x44
    thread_ptr -> tx_thread_entry_parameter =   entry_input;
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	683a      	ldr	r2, [r7, #0]
 80038f6:	649a      	str	r2, [r3, #72]	@ 0x48
    thread_ptr -> tx_thread_stack_start =       stack_start;
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80038fc:	60da      	str	r2, [r3, #12]
    thread_ptr -> tx_thread_stack_size =        stack_size;
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8003902:	615a      	str	r2, [r3, #20]
    thread_ptr -> tx_thread_priority =          priority;
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003908:	62da      	str	r2, [r3, #44]	@ 0x2c
    thread_ptr -> tx_thread_user_priority =     priority;
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800390e:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    thread_ptr -> tx_thread_time_slice =        time_slice;
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8003916:	619a      	str	r2, [r3, #24]
    thread_ptr -> tx_thread_new_time_slice =    time_slice;
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800391c:	61da      	str	r2, [r3, #28]
    thread_ptr -> tx_thread_inherit_priority =  ((UINT) TX_MAX_PRIORITIES);
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	2220      	movs	r2, #32
 8003922:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Calculate the end of the thread's stack area.  */
    temp_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(stack_start);
 8003926:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003928:	63fb      	str	r3, [r7, #60]	@ 0x3c
    temp_ptr =  (TX_UCHAR_POINTER_ADD(temp_ptr, (stack_size - ((ULONG) 1))));
 800392a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800392c:	3b01      	subs	r3, #1
 800392e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003930:	4413      	add	r3, r2
 8003932:	63fb      	str	r3, [r7, #60]	@ 0x3c
    thread_ptr -> tx_thread_stack_end =         TX_UCHAR_TO_VOID_POINTER_CONVERT(temp_ptr);
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003938:	611a      	str	r2, [r3, #16]
    thread_ptr -> tx_thread_preempt_threshold =       preempt_threshold;
    thread_ptr -> tx_thread_user_preempt_threshold =  preempt_threshold;
#else

    /* Preemption-threshold is disabled, determine if preemption-threshold was required.  */
    if (priority != preempt_threshold)
 800393a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800393c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800393e:	429a      	cmp	r2, r3
 8003940:	d007      	beq.n	8003952 <_tx_thread_create+0x92>
    {

        /* Preemption-threshold specified. Since specific preemption-threshold is not supported,
           disable all preemption.  */
        thread_ptr -> tx_thread_preempt_threshold =       ((UINT) 0);
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	2200      	movs	r2, #0
 8003946:	63da      	str	r2, [r3, #60]	@ 0x3c
        thread_ptr -> tx_thread_user_preempt_threshold =  ((UINT) 0);
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	2200      	movs	r2, #0
 800394c:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 8003950:	e006      	b.n	8003960 <_tx_thread_create+0xa0>
    }
    else
    {

        /* Preemption-threshold is not specified, just setup with the priority.  */
        thread_ptr -> tx_thread_preempt_threshold =       priority;
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003956:	63da      	str	r2, [r3, #60]	@ 0x3c
        thread_ptr -> tx_thread_user_preempt_threshold =  priority;
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800395c:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
    }
#endif

    /* Now fill in the values that are required for thread initialization.  */
    thread_ptr -> tx_thread_state =  TX_SUSPENDED;
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	2203      	movs	r2, #3
 8003964:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Setup the necessary fields in the thread timer block.  */
    TX_THREAD_CREATE_TIMEOUT_SETUP(thread_ptr)
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	4a48      	ldr	r2, [pc, #288]	@ (8003a8c <_tx_thread_create+0x1cc>)
 800396a:	655a      	str	r2, [r3, #84]	@ 0x54
 800396c:	68fa      	ldr	r2, [r7, #12]
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	659a      	str	r2, [r3, #88]	@ 0x58
    TX_THREAD_CREATE_INTERNAL_EXTENSION(thread_ptr)

    /* Call the target specific stack frame building routine to build the
       thread's initial stack and to setup the actual stack pointer in the
       control block.  */
    _tx_thread_stack_build(thread_ptr, _tx_thread_shell_entry);
 8003972:	4947      	ldr	r1, [pc, #284]	@ (8003a90 <_tx_thread_create+0x1d0>)
 8003974:	68f8      	ldr	r0, [r7, #12]
 8003976:	f7fc fd6b 	bl	8000450 <_tx_thread_stack_build>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800397a:	f3ef 8310 	mrs	r3, PRIMASK
 800397e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 8003980:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 8003982:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 8003984:	b672      	cpsid	i
    return(int_posture);
 8003986:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    /* Setup the highest usage stack pointer.  */
    thread_ptr -> tx_thread_stack_highest_ptr =  thread_ptr -> tx_thread_stack_ptr;
#endif

    /* Prepare to make this thread a member of the created thread list.  */
    TX_DISABLE
 8003988:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* Load the thread ID field in the thread control block.  */
    thread_ptr -> tx_thread_id =  TX_THREAD_ID;
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	4a41      	ldr	r2, [pc, #260]	@ (8003a94 <_tx_thread_create+0x1d4>)
 800398e:	601a      	str	r2, [r3, #0]

    /* Place the thread on the list of created threads.  First,
       check for an empty list.  */
    if (_tx_thread_created_count == TX_EMPTY)
 8003990:	4b41      	ldr	r3, [pc, #260]	@ (8003a98 <_tx_thread_create+0x1d8>)
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	2b00      	cmp	r3, #0
 8003996:	d10b      	bne.n	80039b0 <_tx_thread_create+0xf0>
    {

        /* The created thread list is empty.  Add thread to empty list.  */
        _tx_thread_created_ptr =                    thread_ptr;
 8003998:	4a40      	ldr	r2, [pc, #256]	@ (8003a9c <_tx_thread_create+0x1dc>)
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	6013      	str	r3, [r2, #0]
        thread_ptr -> tx_thread_created_next =      thread_ptr;
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	68fa      	ldr	r2, [r7, #12]
 80039a2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        thread_ptr -> tx_thread_created_previous =  thread_ptr;
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	68fa      	ldr	r2, [r7, #12]
 80039aa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
 80039ae:	e016      	b.n	80039de <_tx_thread_create+0x11e>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_thread =  _tx_thread_created_ptr;
 80039b0:	4b3a      	ldr	r3, [pc, #232]	@ (8003a9c <_tx_thread_create+0x1dc>)
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	637b      	str	r3, [r7, #52]	@ 0x34
        previous_thread =  next_thread -> tx_thread_created_previous;
 80039b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80039b8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80039bc:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Place the new thread in the list.  */
        next_thread -> tx_thread_created_previous =  thread_ptr;
 80039be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80039c0:	68fa      	ldr	r2, [r7, #12]
 80039c2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        previous_thread -> tx_thread_created_next =  thread_ptr;
 80039c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039c8:	68fa      	ldr	r2, [r7, #12]
 80039ca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        /* Setup this thread's created links.  */
        thread_ptr -> tx_thread_created_previous =  previous_thread;
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80039d2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        thread_ptr -> tx_thread_created_next =      next_thread;
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80039da:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    }

    /* Increment the thread created count.  */
    _tx_thread_created_count++;
 80039de:	4b2e      	ldr	r3, [pc, #184]	@ (8003a98 <_tx_thread_create+0x1d8>)
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	3301      	adds	r3, #1
 80039e4:	4a2c      	ldr	r2, [pc, #176]	@ (8003a98 <_tx_thread_create+0x1d8>)
 80039e6:	6013      	str	r3, [r2, #0]
    TX_EL_THREAD_CREATE_INSERT

#ifndef TX_NOT_INTERRUPTABLE

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 80039e8:	4b2d      	ldr	r3, [pc, #180]	@ (8003aa0 <_tx_thread_create+0x1e0>)
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	3301      	adds	r3, #1
 80039ee:	4a2c      	ldr	r2, [pc, #176]	@ (8003aa0 <_tx_thread_create+0x1e0>)
 80039f0:	6013      	str	r3, [r2, #0]
#endif

    /* Determine if an automatic start was requested.  If so, call the resume
       thread function and then check for a preemption condition.  */
    if (auto_start == TX_AUTO_START)
 80039f2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80039f4:	2b01      	cmp	r3, #1
 80039f6:	d129      	bne.n	8003a4c <_tx_thread_create+0x18c>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80039f8:	f3ef 8305 	mrs	r3, IPSR
 80039fc:	627b      	str	r3, [r7, #36]	@ 0x24
    return(ipsr_value);
 80039fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
    {

        /* Determine if the create call is being called from initialization.  */
        if (TX_THREAD_GET_SYSTEM_STATE() >= TX_INITIALIZE_IN_PROGRESS)
 8003a00:	4b28      	ldr	r3, [pc, #160]	@ (8003aa4 <_tx_thread_create+0x1e4>)
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	4313      	orrs	r3, r2
 8003a06:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 8003a0a:	d30d      	bcc.n	8003a28 <_tx_thread_create+0x168>

            /* Pickup the current thread execute pointer, which corresponds to the
               highest priority thread ready to execute.  Interrupt lockout is
               not required, since interrupts are assumed to be disabled during
               initialization.  */
            saved_thread_ptr =  _tx_thread_execute_ptr;
 8003a0c:	4b26      	ldr	r3, [pc, #152]	@ (8003aa8 <_tx_thread_create+0x1e8>)
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	647b      	str	r3, [r7, #68]	@ 0x44

            /* Determine if there is thread ready for execution.  */
            if (saved_thread_ptr != TX_NULL)
 8003a12:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d009      	beq.n	8003a2c <_tx_thread_create+0x16c>
            {

                /* Yes, a thread is ready for execution when initialization completes.  */

                /* Save the current preemption-threshold.  */
                saved_threshold =  saved_thread_ptr -> tx_thread_preempt_threshold;
 8003a18:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003a1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a1c:	643b      	str	r3, [r7, #64]	@ 0x40

                /* For initialization, temporarily set the preemption-threshold to the
                   priority level to make sure the highest-priority thread runs once
                   initialization is complete.  */
                saved_thread_ptr -> tx_thread_preempt_threshold =  saved_thread_ptr -> tx_thread_priority;
 8003a1e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003a20:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003a22:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003a24:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003a26:	e001      	b.n	8003a2c <_tx_thread_create+0x16c>
        }
        else
        {

            /* Simply set the saved thread pointer to NULL.  */
            saved_thread_ptr =  TX_NULL;
 8003a28:	2300      	movs	r3, #0
 8003a2a:	647b      	str	r3, [r7, #68]	@ 0x44
 8003a2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a2e:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8003a30:	6a3b      	ldr	r3, [r7, #32]
 8003a32:	f383 8810 	msr	PRIMASK, r3
}
 8003a36:	bf00      	nop

        /* Perform any additional activities for tool or user purpose.  */
        TX_THREAD_CREATE_EXTENSION(thread_ptr)

        /* Call the resume thread function to make this thread ready.  */
        _tx_thread_system_resume(thread_ptr);
 8003a38:	68f8      	ldr	r0, [r7, #12]
 8003a3a:	f000 f979 	bl	8003d30 <_tx_thread_system_resume>
#endif

        /* Determine if the thread's preemption-threshold needs to be restored.  */
        if (saved_thread_ptr != TX_NULL)
 8003a3e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d01e      	beq.n	8003a82 <_tx_thread_create+0x1c2>
        {

            /* Yes, restore the previous highest-priority thread's preemption-threshold. This
               can only happen if this routine is called from initialization.  */
            saved_thread_ptr -> tx_thread_preempt_threshold =  saved_threshold;
 8003a44:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003a46:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003a48:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003a4a:	e01a      	b.n	8003a82 <_tx_thread_create+0x1c2>
 8003a4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a4e:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8003a50:	693b      	ldr	r3, [r7, #16]
 8003a52:	f383 8810 	msr	PRIMASK, r3
}
 8003a56:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8003a58:	f3ef 8310 	mrs	r3, PRIMASK
 8003a5c:	61bb      	str	r3, [r7, #24]
    return(posture);
 8003a5e:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 8003a60:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 8003a62:	b672      	cpsid	i
    return(int_posture);
 8003a64:	697b      	ldr	r3, [r7, #20]

        /* Perform any additional activities for tool or user purpose.  */
        TX_THREAD_CREATE_EXTENSION(thread_ptr)

        /* Disable interrupts.  */
        TX_DISABLE
 8003a66:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Re-enable preemption.  */
        _tx_thread_preempt_disable--;
 8003a68:	4b0d      	ldr	r3, [pc, #52]	@ (8003aa0 <_tx_thread_create+0x1e0>)
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	3b01      	subs	r3, #1
 8003a6e:	4a0c      	ldr	r2, [pc, #48]	@ (8003aa0 <_tx_thread_create+0x1e0>)
 8003a70:	6013      	str	r3, [r2, #0]
 8003a72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a74:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8003a76:	69fb      	ldr	r3, [r7, #28]
 8003a78:	f383 8810 	msr	PRIMASK, r3
}
 8003a7c:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 8003a7e:	f000 f91d 	bl	8003cbc <_tx_thread_system_preempt_check>
#endif
    }

    /* Always return a success.  */
    return(TX_SUCCESS);
 8003a82:	2300      	movs	r3, #0
}
 8003a84:	4618      	mov	r0, r3
 8003a86:	3748      	adds	r7, #72	@ 0x48
 8003a88:	46bd      	mov	sp, r7
 8003a8a:	bd80      	pop	{r7, pc}
 8003a8c:	08004205 	.word	0x08004205
 8003a90:	08003b25 	.word	0x08003b25
 8003a94:	54485244 	.word	0x54485244
 8003a98:	24000630 	.word	0x24000630
 8003a9c:	2400062c 	.word	0x2400062c
 8003aa0:	240006bc 	.word	0x240006bc
 8003aa4:	24000010 	.word	0x24000010
 8003aa8:	24000628 	.word	0x24000628

08003aac <_tx_thread_initialize>:
/*                                            stack check error handling, */
/*                                            resulting in version 6.1.9  */   
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_initialize(VOID)
{
 8003aac:	b580      	push	{r7, lr}
 8003aae:	af00      	add	r7, sp, #0
       respectively.  */

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Set current thread pointer to NULL.  */
    TX_THREAD_SET_CURRENT(TX_NULL)
 8003ab0:	4b12      	ldr	r3, [pc, #72]	@ (8003afc <_tx_thread_initialize+0x50>)
 8003ab2:	2200      	movs	r2, #0
 8003ab4:	601a      	str	r2, [r3, #0]

    /* Initialize the execute thread pointer to NULL.  */
    _tx_thread_execute_ptr =  TX_NULL;
 8003ab6:	4b12      	ldr	r3, [pc, #72]	@ (8003b00 <_tx_thread_initialize+0x54>)
 8003ab8:	2200      	movs	r2, #0
 8003aba:	601a      	str	r2, [r3, #0]

    /* Initialize the priority information.  */
    TX_MEMSET(&_tx_thread_priority_maps[0], 0, (sizeof(_tx_thread_priority_maps)));
 8003abc:	4b11      	ldr	r3, [pc, #68]	@ (8003b04 <_tx_thread_initialize+0x58>)
 8003abe:	2200      	movs	r2, #0
 8003ac0:	601a      	str	r2, [r3, #0]
#endif
#endif

    /* Setup the highest priority variable to the max, indicating no thread is currently
       ready.  */
    _tx_thread_highest_priority =  ((UINT) TX_MAX_PRIORITIES);
 8003ac2:	4b11      	ldr	r3, [pc, #68]	@ (8003b08 <_tx_thread_initialize+0x5c>)
 8003ac4:	2220      	movs	r2, #32
 8003ac6:	601a      	str	r2, [r3, #0]


#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the array of priority head pointers.  */
    TX_MEMSET(&_tx_thread_priority_list[0], 0, (sizeof(_tx_thread_priority_list)));
 8003ac8:	2280      	movs	r2, #128	@ 0x80
 8003aca:	2100      	movs	r1, #0
 8003acc:	480f      	ldr	r0, [pc, #60]	@ (8003b0c <_tx_thread_initialize+0x60>)
 8003ace:	f001 f9f5 	bl	8004ebc <memset>

    /* Initialize the head pointer of the created threads list and the
       number of threads created.  */
    _tx_thread_created_ptr =        TX_NULL;
 8003ad2:	4b0f      	ldr	r3, [pc, #60]	@ (8003b10 <_tx_thread_initialize+0x64>)
 8003ad4:	2200      	movs	r2, #0
 8003ad6:	601a      	str	r2, [r3, #0]
    _tx_thread_created_count =      TX_EMPTY;
 8003ad8:	4b0e      	ldr	r3, [pc, #56]	@ (8003b14 <_tx_thread_initialize+0x68>)
 8003ada:	2200      	movs	r2, #0
 8003adc:	601a      	str	r2, [r3, #0]

    /* Clear the global preempt disable variable.  */
    _tx_thread_preempt_disable =    ((UINT) 0);
 8003ade:	4b0e      	ldr	r3, [pc, #56]	@ (8003b18 <_tx_thread_initialize+0x6c>)
 8003ae0:	2200      	movs	r2, #0
 8003ae2:	601a      	str	r2, [r3, #0]

    /* Initialize the thread mutex release function pointer.  */
    _tx_thread_mutex_release =      TX_NULL;
 8003ae4:	4b0d      	ldr	r3, [pc, #52]	@ (8003b1c <_tx_thread_initialize+0x70>)
 8003ae6:	2200      	movs	r2, #0
 8003ae8:	601a      	str	r2, [r3, #0]
#endif
#ifdef TX_DISABLE_REDUNDANT_CLEARING
                            | (((ULONG) 1) << 18)
#endif
#ifdef TX_DISABLE_NOTIFY_CALLBACKS
                            | (((ULONG) 1) << 17)
 8003aea:	4b0d      	ldr	r3, [pc, #52]	@ (8003b20 <_tx_thread_initialize+0x74>)
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f043 7385 	orr.w	r3, r3, #17432576	@ 0x10a0000
    _tx_build_options =  _tx_build_options 
 8003af2:	4a0b      	ldr	r2, [pc, #44]	@ (8003b20 <_tx_thread_initialize+0x74>)
 8003af4:	6013      	str	r3, [r2, #0]
#endif
#if TX_PORT_SPECIFIC_BUILD_OPTIONS != 0
                            | TX_PORT_SPECIFIC_BUILD_OPTIONS
#endif
                            ;
}
 8003af6:	bf00      	nop
 8003af8:	bd80      	pop	{r7, pc}
 8003afa:	bf00      	nop
 8003afc:	24000624 	.word	0x24000624
 8003b00:	24000628 	.word	0x24000628
 8003b04:	24000634 	.word	0x24000634
 8003b08:	24000638 	.word	0x24000638
 8003b0c:	2400063c 	.word	0x2400063c
 8003b10:	2400062c 	.word	0x2400062c
 8003b14:	24000630 	.word	0x24000630
 8003b18:	240006bc 	.word	0x240006bc
 8003b1c:	240006c0 	.word	0x240006c0
 8003b20:	240006c4 	.word	0x240006c4

08003b24 <_tx_thread_shell_entry>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_shell_entry(VOID)
{
 8003b24:	b580      	push	{r7, lr}
 8003b26:	b088      	sub	sp, #32
 8003b28:	af00      	add	r7, sp, #0
VOID            (*entry_exit_notify)(TX_THREAD *notify_thread_ptr, UINT type);
#endif


    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 8003b2a:	4b21      	ldr	r3, [pc, #132]	@ (8003bb0 <_tx_thread_shell_entry+0x8c>)
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	61fb      	str	r3, [r7, #28]
        (entry_exit_notify)(thread_ptr, TX_THREAD_ENTRY);
    }
#endif

    /* Call current thread's entry function.  */
    (thread_ptr -> tx_thread_entry) (thread_ptr -> tx_thread_entry_parameter);
 8003b30:	69fb      	ldr	r3, [r7, #28]
 8003b32:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b34:	69fa      	ldr	r2, [r7, #28]
 8003b36:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003b38:	4610      	mov	r0, r2
 8003b3a:	4798      	blx	r3

    /* Suspend thread with a "completed" state.  */

    /* Determine if the application is using mutexes.  */
    if (_tx_thread_mutex_release != TX_NULL)
 8003b3c:	4b1d      	ldr	r3, [pc, #116]	@ (8003bb4 <_tx_thread_shell_entry+0x90>)
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d003      	beq.n	8003b4c <_tx_thread_shell_entry+0x28>
    {

        /* Yes, call the mutex release function via a function pointer that
           is setup during mutex initialization.  */
        (_tx_thread_mutex_release)(thread_ptr);
 8003b44:	4b1b      	ldr	r3, [pc, #108]	@ (8003bb4 <_tx_thread_shell_entry+0x90>)
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	69f8      	ldr	r0, [r7, #28]
 8003b4a:	4798      	blx	r3
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8003b4c:	f3ef 8310 	mrs	r3, PRIMASK
 8003b50:	607b      	str	r3, [r7, #4]
    return(posture);
 8003b52:	687b      	ldr	r3, [r7, #4]
    int_posture = __get_interrupt_posture();
 8003b54:	603b      	str	r3, [r7, #0]
    __asm__ volatile ("CPSID i" : : : "memory");
 8003b56:	b672      	cpsid	i
    return(int_posture);
 8003b58:	683b      	ldr	r3, [r7, #0]
    }

    /* Lockout interrupts while the thread state is setup.  */
    TX_DISABLE
 8003b5a:	61bb      	str	r3, [r7, #24]
    entry_exit_notify =  thread_ptr -> tx_thread_entry_exit_notify;
#endif

    /* Set the status to suspending, in order to indicate the suspension
       is in progress.  */
    thread_ptr -> tx_thread_state =  TX_COMPLETED;
 8003b5c:	69fb      	ldr	r3, [r7, #28]
 8003b5e:	2201      	movs	r2, #1
 8003b60:	631a      	str	r2, [r3, #48]	@ 0x30
    /* Restore interrupts.  */
    TX_RESTORE
#else

    /* Set the suspending flag. */
    thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8003b62:	69fb      	ldr	r3, [r7, #28]
 8003b64:	2201      	movs	r2, #1
 8003b66:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Setup for no timeout period.  */
    thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 8003b68:	69fb      	ldr	r3, [r7, #28]
 8003b6a:	2200      	movs	r2, #0
 8003b6c:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 8003b6e:	4b12      	ldr	r3, [pc, #72]	@ (8003bb8 <_tx_thread_shell_entry+0x94>)
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	3301      	adds	r3, #1
 8003b74:	4a10      	ldr	r2, [pc, #64]	@ (8003bb8 <_tx_thread_shell_entry+0x94>)
 8003b76:	6013      	str	r3, [r2, #0]
 8003b78:	69bb      	ldr	r3, [r7, #24]
 8003b7a:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8003b7c:	68bb      	ldr	r3, [r7, #8]
 8003b7e:	f383 8810 	msr	PRIMASK, r3
}
 8003b82:	bf00      	nop
    __asm__ volatile (" MRS  %0,CONTROL ": "=r" (control_value) );
 8003b84:	f3ef 8314 	mrs	r3, CONTROL
 8003b88:	60fb      	str	r3, [r7, #12]
    return(control_value);
 8003b8a:	68fb      	ldr	r3, [r7, #12]

    /* Restore interrupts.  */
    TX_RESTORE

    /* Perform any additional activities for tool or user purpose.  */
    TX_THREAD_COMPLETED_EXTENSION(thread_ptr)
 8003b8c:	617b      	str	r3, [r7, #20]
 8003b8e:	697b      	ldr	r3, [r7, #20]
 8003b90:	f023 0304 	bic.w	r3, r3, #4
 8003b94:	617b      	str	r3, [r7, #20]
 8003b96:	697b      	ldr	r3, [r7, #20]
 8003b98:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  CONTROL,%0": : "r" (control_value): "memory" );
 8003b9a:	693b      	ldr	r3, [r7, #16]
 8003b9c:	f383 8814 	msr	CONTROL, r3
}
 8003ba0:	bf00      	nop
        (entry_exit_notify)(thread_ptr, TX_THREAD_EXIT);
    }
#endif

    /* Call actual thread suspension routine.  */
    _tx_thread_system_suspend(thread_ptr);
 8003ba2:	69f8      	ldr	r0, [r7, #28]
 8003ba4:	f000 f9c4 	bl	8003f30 <_tx_thread_system_suspend>
#ifdef TX_SAFETY_CRITICAL

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif
}
 8003ba8:	bf00      	nop
 8003baa:	3720      	adds	r7, #32
 8003bac:	46bd      	mov	sp, r7
 8003bae:	bd80      	pop	{r7, pc}
 8003bb0:	24000624 	.word	0x24000624
 8003bb4:	240006c0 	.word	0x240006c0
 8003bb8:	240006bc 	.word	0x240006bc

08003bbc <_tx_thread_sleep>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_sleep(ULONG timer_ticks)
{
 8003bbc:	b580      	push	{r7, lr}
 8003bbe:	b08e      	sub	sp, #56	@ 0x38
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8003bc4:	f3ef 8310 	mrs	r3, PRIMASK
 8003bc8:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 8003bca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    int_posture = __get_interrupt_posture();
 8003bcc:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 8003bce:	b672      	cpsid	i
    return(int_posture);
 8003bd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
UINT            status;
TX_THREAD       *thread_ptr;


    /* Lockout interrupts while the thread is being resumed.  */
    TX_DISABLE
 8003bd2:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 8003bd4:	4b35      	ldr	r3, [pc, #212]	@ (8003cac <_tx_thread_sleep+0xf0>)
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Determine if this is a legal request.  */

    /* Is there a current thread?  */
    if (thread_ptr == TX_NULL)
 8003bda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d108      	bne.n	8003bf2 <_tx_thread_sleep+0x36>
 8003be0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003be2:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8003be4:	6a3b      	ldr	r3, [r7, #32]
 8003be6:	f383 8810 	msr	PRIMASK, r3
}
 8003bea:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Illegal caller of this service.  */
        status =  TX_CALLER_ERROR;
 8003bec:	2313      	movs	r3, #19
 8003bee:	637b      	str	r3, [r7, #52]	@ 0x34
 8003bf0:	e056      	b.n	8003ca0 <_tx_thread_sleep+0xe4>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8003bf2:	f3ef 8305 	mrs	r3, IPSR
 8003bf6:	61fb      	str	r3, [r7, #28]
    return(ipsr_value);
 8003bf8:	69fa      	ldr	r2, [r7, #28]
    }

    /* Is the caller an ISR or Initialization?  */
    else if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8003bfa:	4b2d      	ldr	r3, [pc, #180]	@ (8003cb0 <_tx_thread_sleep+0xf4>)
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	4313      	orrs	r3, r2
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d008      	beq.n	8003c16 <_tx_thread_sleep+0x5a>
 8003c04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c06:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8003c08:	69bb      	ldr	r3, [r7, #24]
 8003c0a:	f383 8810 	msr	PRIMASK, r3
}
 8003c0e:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Illegal caller of this service.  */
        status =  TX_CALLER_ERROR;
 8003c10:	2313      	movs	r3, #19
 8003c12:	637b      	str	r3, [r7, #52]	@ 0x34
 8003c14:	e044      	b.n	8003ca0 <_tx_thread_sleep+0xe4>
    }

#ifndef TX_TIMER_PROCESS_IN_ISR

    /* Is the caller the system timer thread?  */
    else if (thread_ptr == &_tx_timer_thread)
 8003c16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c18:	4a26      	ldr	r2, [pc, #152]	@ (8003cb4 <_tx_thread_sleep+0xf8>)
 8003c1a:	4293      	cmp	r3, r2
 8003c1c:	d108      	bne.n	8003c30 <_tx_thread_sleep+0x74>
 8003c1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c20:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8003c22:	697b      	ldr	r3, [r7, #20]
 8003c24:	f383 8810 	msr	PRIMASK, r3
}
 8003c28:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Illegal caller of this service.  */
        status =  TX_CALLER_ERROR;
 8003c2a:	2313      	movs	r3, #19
 8003c2c:	637b      	str	r3, [r7, #52]	@ 0x34
 8003c2e:	e037      	b.n	8003ca0 <_tx_thread_sleep+0xe4>
    }
#endif

    /* Determine if the requested number of ticks is zero.  */
    else if (timer_ticks == ((ULONG) 0))
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d108      	bne.n	8003c48 <_tx_thread_sleep+0x8c>
 8003c36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c38:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8003c3a:	693b      	ldr	r3, [r7, #16]
 8003c3c:	f383 8810 	msr	PRIMASK, r3
}
 8003c40:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Just return with a successful status.  */
        status =  TX_SUCCESS;
 8003c42:	2300      	movs	r3, #0
 8003c44:	637b      	str	r3, [r7, #52]	@ 0x34
 8003c46:	e02b      	b.n	8003ca0 <_tx_thread_sleep+0xe4>
    }
    else
    {

        /* Determine if the preempt disable flag is non-zero.  */
        if (_tx_thread_preempt_disable != ((UINT) 0))
 8003c48:	4b1b      	ldr	r3, [pc, #108]	@ (8003cb8 <_tx_thread_sleep+0xfc>)
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d008      	beq.n	8003c62 <_tx_thread_sleep+0xa6>
 8003c50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c52:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	f383 8810 	msr	PRIMASK, r3
}
 8003c5a:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
            status =  TX_CALLER_ERROR;
 8003c5c:	2313      	movs	r3, #19
 8003c5e:	637b      	str	r3, [r7, #52]	@ 0x34
 8003c60:	e01e      	b.n	8003ca0 <_tx_thread_sleep+0xe4>
            TX_EL_THREAD_SLEEP_INSERT

            /* Suspend the current thread.  */

            /* Set the state to suspended.  */
            thread_ptr -> tx_thread_state =    TX_SLEEP;
 8003c62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c64:	2204      	movs	r2, #4
 8003c66:	631a      	str	r2, [r3, #48]	@ 0x30
            /* Restore interrupts.  */
            TX_RESTORE
#else

            /* Set the suspending flag. */
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8003c68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c6a:	2201      	movs	r2, #1
 8003c6c:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Initialize the status to successful.  */
            thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 8003c6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c70:	2200      	movs	r2, #0
 8003c72:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

            /* Setup the timeout period.  */
            thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  timer_ticks;
 8003c76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c78:	687a      	ldr	r2, [r7, #4]
 8003c7a:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 8003c7c:	4b0e      	ldr	r3, [pc, #56]	@ (8003cb8 <_tx_thread_sleep+0xfc>)
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	3301      	adds	r3, #1
 8003c82:	4a0d      	ldr	r2, [pc, #52]	@ (8003cb8 <_tx_thread_sleep+0xfc>)
 8003c84:	6013      	str	r3, [r2, #0]
 8003c86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c88:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8003c8a:	68bb      	ldr	r3, [r7, #8]
 8003c8c:	f383 8810 	msr	PRIMASK, r3
}
 8003c90:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Call actual thread suspension routine.  */
            _tx_thread_system_suspend(thread_ptr);
 8003c92:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8003c94:	f000 f94c 	bl	8003f30 <_tx_thread_system_suspend>
#endif

            /* Return status to the caller.  */
            status =  thread_ptr -> tx_thread_suspend_status;
 8003c98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c9a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003c9e:	637b      	str	r3, [r7, #52]	@ 0x34
        }
    }

    /* Return completion status.  */
    return(status);
 8003ca0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8003ca2:	4618      	mov	r0, r3
 8003ca4:	3738      	adds	r7, #56	@ 0x38
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	bd80      	pop	{r7, pc}
 8003caa:	bf00      	nop
 8003cac:	24000624 	.word	0x24000624
 8003cb0:	24000010 	.word	0x24000010
 8003cb4:	2400076c 	.word	0x2400076c
 8003cb8:	240006bc 	.word	0x240006bc

08003cbc <_tx_thread_system_preempt_check>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_preempt_check(VOID)
{
 8003cbc:	b480      	push	{r7}
 8003cbe:	b089      	sub	sp, #36	@ 0x24
 8003cc0:	af00      	add	r7, sp, #0
TX_THREAD       *current_thread;
TX_THREAD       *thread_ptr;


    /* Combine the system state and preempt disable flags into one for comparison.  */
    TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 8003cc2:	4b17      	ldr	r3, [pc, #92]	@ (8003d20 <_tx_thread_system_preempt_check+0x64>)
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	61fb      	str	r3, [r7, #28]

    /* Determine if we are in a system state (ISR or Initialization) or internal preemption is disabled.  */
    if (combined_flags == ((ULONG) 0))
 8003cc8:	69fb      	ldr	r3, [r7, #28]
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d121      	bne.n	8003d12 <_tx_thread_system_preempt_check+0x56>
    {

        /* No, at thread execution level so continue checking for preemption.  */

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(current_thread)
 8003cce:	4b15      	ldr	r3, [pc, #84]	@ (8003d24 <_tx_thread_system_preempt_check+0x68>)
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	61bb      	str	r3, [r7, #24]

        /* Pickup the next execute pointer.  */
        thread_ptr =  _tx_thread_execute_ptr;
 8003cd4:	4b14      	ldr	r3, [pc, #80]	@ (8003d28 <_tx_thread_system_preempt_check+0x6c>)
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	617b      	str	r3, [r7, #20]

        /* Determine if preemption should take place.  */
        if (current_thread != thread_ptr)
 8003cda:	69ba      	ldr	r2, [r7, #24]
 8003cdc:	697b      	ldr	r3, [r7, #20]
 8003cde:	429a      	cmp	r2, r3
 8003ce0:	d017      	beq.n	8003d12 <_tx_thread_system_preempt_check+0x56>
__attribute__( ( always_inline ) ) static inline void _tx_thread_system_return_inline(void)
{
unsigned int interrupt_save;

    /* Set PendSV to invoke ThreadX scheduler.  */
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 8003ce2:	4b12      	ldr	r3, [pc, #72]	@ (8003d2c <_tx_thread_system_preempt_check+0x70>)
 8003ce4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003ce8:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8003cea:	f3ef 8305 	mrs	r3, IPSR
 8003cee:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 8003cf0:	693b      	ldr	r3, [r7, #16]
    if (__get_ipsr_value() == 0)
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d10c      	bne.n	8003d10 <_tx_thread_system_preempt_check+0x54>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8003cf6:	f3ef 8310 	mrs	r3, PRIMASK
 8003cfa:	60fb      	str	r3, [r7, #12]
    return(posture);
 8003cfc:	68fb      	ldr	r3, [r7, #12]
    {
        interrupt_save = __get_interrupt_posture();
 8003cfe:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("CPSIE  i": : : "memory");
 8003d00:	b662      	cpsie	i
}
 8003d02:	bf00      	nop
 8003d04:	68bb      	ldr	r3, [r7, #8]
 8003d06:	607b      	str	r3, [r7, #4]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	f383 8810 	msr	PRIMASK, r3
}
 8003d0e:	bf00      	nop
#else
        __enable_interrupts();
#endif
        __restore_interrupt(interrupt_save);
    }
}
 8003d10:	bf00      	nop

            /* Return to the system so the higher priority thread can be scheduled.  */
            _tx_thread_system_return();
        }
    }
}
 8003d12:	bf00      	nop
 8003d14:	3724      	adds	r7, #36	@ 0x24
 8003d16:	46bd      	mov	sp, r7
 8003d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d1c:	4770      	bx	lr
 8003d1e:	bf00      	nop
 8003d20:	240006bc 	.word	0x240006bc
 8003d24:	24000624 	.word	0x24000624
 8003d28:	24000628 	.word	0x24000628
 8003d2c:	e000ed04 	.word	0xe000ed04

08003d30 <_tx_thread_system_resume>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_resume(TX_THREAD *thread_ptr)
#ifndef TX_NOT_INTERRUPTABLE
{
 8003d30:	b580      	push	{r7, lr}
 8003d32:	b096      	sub	sp, #88	@ 0x58
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8003d38:	f3ef 8310 	mrs	r3, PRIMASK
 8003d3c:	637b      	str	r3, [r7, #52]	@ 0x34
    return(posture);
 8003d3e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
    int_posture = __get_interrupt_posture();
 8003d40:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("CPSID i" : : : "memory");
 8003d42:	b672      	cpsid	i
    return(int_posture);
 8003d44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
    /* Check this thread's stack.  */
    TX_THREAD_STACK_CHECK(thread_ptr)
#endif

    /* Lockout interrupts while the thread is being resumed.  */
    TX_DISABLE
 8003d46:	657b      	str	r3, [r7, #84]	@ 0x54

#ifndef TX_NO_TIMER

    /* Deactivate the timeout timer if necessary.  */
    if (thread_ptr -> tx_thread_timer.tx_timer_internal_list_head != TX_NULL)
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d005      	beq.n	8003d5c <_tx_thread_system_resume+0x2c>
    {

        /* Deactivate the thread's timeout timer.  */
        _tx_timer_system_deactivate(&(thread_ptr -> tx_thread_timer));
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	334c      	adds	r3, #76	@ 0x4c
 8003d54:	4618      	mov	r0, r3
 8003d56:	f000 fb91 	bl	800447c <_tx_timer_system_deactivate>
 8003d5a:	e002      	b.n	8003d62 <_tx_thread_system_resume+0x32>
    }
    else
    {

        /* Clear the remaining time to ensure timer doesn't get activated.  */
        thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	2200      	movs	r2, #0
 8003d60:	64da      	str	r2, [r3, #76]	@ 0x4c
        time_stamp =  entry_ptr -> tx_trace_buffer_entry_time_stamp;
    }
#endif

    /* Decrease the preempt disabled count.  */
    _tx_thread_preempt_disable--;
 8003d62:	4b6c      	ldr	r3, [pc, #432]	@ (8003f14 <_tx_thread_system_resume+0x1e4>)
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	3b01      	subs	r3, #1
 8003d68:	4a6a      	ldr	r2, [pc, #424]	@ (8003f14 <_tx_thread_system_resume+0x1e4>)
 8003d6a:	6013      	str	r3, [r2, #0]

    /* Determine if the thread is in the process of suspending.  If so, the thread
       control block is already on the linked list so nothing needs to be done.  */
    if (thread_ptr -> tx_thread_suspending == TX_FALSE)
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	f040 8083 	bne.w	8003e7c <_tx_thread_system_resume+0x14c>
    {

        /* Thread is not in the process of suspending. Now check to make sure the thread
           has not already been resumed.  */
        if (thread_ptr -> tx_thread_state != TX_READY)
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	f000 8097 	beq.w	8003eae <_tx_thread_system_resume+0x17e>
        {

            /* No, now check to see if the delayed suspension flag is set.  */
            if (thread_ptr -> tx_thread_delayed_suspend == TX_FALSE)
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d172      	bne.n	8003e6e <_tx_thread_system_resume+0x13e>
                /* Resume the thread!  */

                /* Make this thread ready.  */

                /* Change the state to ready.  */
                thread_ptr -> tx_thread_state =  TX_READY;
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	2200      	movs	r2, #0
 8003d8c:	631a      	str	r2, [r3, #48]	@ 0x30

                /* Pickup priority of thread.  */
                priority =  thread_ptr -> tx_thread_priority;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d92:	653b      	str	r3, [r7, #80]	@ 0x50
                thread_ptr -> tx_thread_performance_resume_count++;
#endif

                /* Determine if there are other threads at this priority that are
                   ready.  */
                head_ptr =  _tx_thread_priority_list[priority];
 8003d94:	4a60      	ldr	r2, [pc, #384]	@ (8003f18 <_tx_thread_system_resume+0x1e8>)
 8003d96:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003d98:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d9c:	64fb      	str	r3, [r7, #76]	@ 0x4c
                if (head_ptr == TX_NULL)
 8003d9e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d154      	bne.n	8003e4e <_tx_thread_system_resume+0x11e>
                {

                    /* First thread at this priority ready.  Add to the front of the list.  */
                    _tx_thread_priority_list[priority] =       thread_ptr;
 8003da4:	495c      	ldr	r1, [pc, #368]	@ (8003f18 <_tx_thread_system_resume+0x1e8>)
 8003da6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003da8:	687a      	ldr	r2, [r7, #4]
 8003daa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    thread_ptr -> tx_thread_ready_next =       thread_ptr;
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	687a      	ldr	r2, [r7, #4]
 8003db2:	621a      	str	r2, [r3, #32]
                    thread_ptr -> tx_thread_ready_previous =   thread_ptr;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	687a      	ldr	r2, [r7, #4]
 8003db8:	625a      	str	r2, [r3, #36]	@ 0x24
                    TX_DIV32_BIT_SET(priority, priority_bit)
                    _tx_thread_priority_map_active =  _tx_thread_priority_map_active | priority_bit;
#endif

                    /* Or in the thread's priority bit.  */
                    TX_MOD32_BIT_SET(priority, priority_bit)
 8003dba:	2201      	movs	r2, #1
 8003dbc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003dbe:	fa02 f303 	lsl.w	r3, r2, r3
 8003dc2:	647b      	str	r3, [r7, #68]	@ 0x44
                    _tx_thread_priority_maps[MAP_INDEX] =  _tx_thread_priority_maps[MAP_INDEX] | priority_bit;
 8003dc4:	4b55      	ldr	r3, [pc, #340]	@ (8003f1c <_tx_thread_system_resume+0x1ec>)
 8003dc6:	681a      	ldr	r2, [r3, #0]
 8003dc8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003dca:	4313      	orrs	r3, r2
 8003dcc:	4a53      	ldr	r2, [pc, #332]	@ (8003f1c <_tx_thread_system_resume+0x1ec>)
 8003dce:	6013      	str	r3, [r2, #0]

                    /* Determine if this newly ready thread is the highest priority.  */
                    if (priority < _tx_thread_highest_priority)
 8003dd0:	4b53      	ldr	r3, [pc, #332]	@ (8003f20 <_tx_thread_system_resume+0x1f0>)
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8003dd6:	429a      	cmp	r2, r3
 8003dd8:	d269      	bcs.n	8003eae <_tx_thread_system_resume+0x17e>
                    {

                        /* A new highest priority thread is present. */

                        /* Update the highest priority variable.  */
                        _tx_thread_highest_priority =  priority;
 8003dda:	4a51      	ldr	r2, [pc, #324]	@ (8003f20 <_tx_thread_system_resume+0x1f0>)
 8003ddc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003dde:	6013      	str	r3, [r2, #0]

                        /* Pickup the execute pointer. Since it is going to be referenced multiple
                           times, it is placed in a local variable.  */
                        execute_ptr =  _tx_thread_execute_ptr;
 8003de0:	4b50      	ldr	r3, [pc, #320]	@ (8003f24 <_tx_thread_system_resume+0x1f4>)
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	643b      	str	r3, [r7, #64]	@ 0x40

                        /* Determine if no thread is currently executing.  */
                        if (execute_ptr == TX_NULL)
 8003de6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d103      	bne.n	8003df4 <_tx_thread_system_resume+0xc4>
                        {

                            /* Simply setup the execute pointer.  */
                            _tx_thread_execute_ptr =  thread_ptr;
 8003dec:	4a4d      	ldr	r2, [pc, #308]	@ (8003f24 <_tx_thread_system_resume+0x1f4>)
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	6013      	str	r3, [r2, #0]
 8003df2:	e05c      	b.n	8003eae <_tx_thread_system_resume+0x17e>
                        {

                            /* Another thread has been scheduled for execution.  */

                            /* Check to see if this is a higher priority thread and determine if preemption is allowed.  */
                            if (priority < execute_ptr -> tx_thread_preempt_threshold)
 8003df4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003df6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003df8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8003dfa:	429a      	cmp	r2, r3
 8003dfc:	d257      	bcs.n	8003eae <_tx_thread_system_resume+0x17e>
                                execute_ptr -> tx_thread_performance_last_preempting_thread =  thread_ptr;

#endif

                                /* Yes, modify the execute thread pointer.  */
                                _tx_thread_execute_ptr =  thread_ptr;
 8003dfe:	4a49      	ldr	r2, [pc, #292]	@ (8003f24 <_tx_thread_system_resume+0x1f4>)
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	6013      	str	r3, [r2, #0]
 8003e04:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003e06:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8003e08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e0a:	f383 8810 	msr	PRIMASK, r3
}
 8003e0e:	bf00      	nop
                                TX_THREAD_STACK_CHECK(thread_ptr)
#endif

                                /* Now determine if preemption should take place. This is only possible if the current thread pointer is
                                   not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
                                TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 8003e10:	4b40      	ldr	r3, [pc, #256]	@ (8003f14 <_tx_thread_system_resume+0x1e4>)
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	63fb      	str	r3, [r7, #60]	@ 0x3c
                                if (combined_flags == ((ULONG) 0))
 8003e16:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d174      	bne.n	8003f06 <_tx_thread_system_resume+0x1d6>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 8003e1c:	4b42      	ldr	r3, [pc, #264]	@ (8003f28 <_tx_thread_system_resume+0x1f8>)
 8003e1e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003e22:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8003e24:	f3ef 8305 	mrs	r3, IPSR
 8003e28:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(ipsr_value);
 8003e2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    if (__get_ipsr_value() == 0)
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d10c      	bne.n	8003e4a <_tx_thread_system_resume+0x11a>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8003e30:	f3ef 8310 	mrs	r3, PRIMASK
 8003e34:	627b      	str	r3, [r7, #36]	@ 0x24
    return(posture);
 8003e36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
        interrupt_save = __get_interrupt_posture();
 8003e38:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSIE  i": : : "memory");
 8003e3a:	b662      	cpsie	i
}
 8003e3c:	bf00      	nop
 8003e3e:	6a3b      	ldr	r3, [r7, #32]
 8003e40:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8003e42:	69fb      	ldr	r3, [r7, #28]
 8003e44:	f383 8810 	msr	PRIMASK, r3
}
 8003e48:	bf00      	nop
}
 8003e4a:	bf00      	nop
                                    /* Preemption is needed - return to the system!  */
                                    _tx_thread_system_return();
                                }

                                /* Return in-line when MISRA is not enabled.  */
                                return;
 8003e4c:	e05b      	b.n	8003f06 <_tx_thread_system_resume+0x1d6>
                {

                    /* No, there are other threads at this priority already ready.  */

                    /* Just add this thread to the priority list.  */
                    tail_ptr =                                 head_ptr -> tx_thread_ready_previous;
 8003e4e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003e50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e52:	64bb      	str	r3, [r7, #72]	@ 0x48
                    tail_ptr -> tx_thread_ready_next =         thread_ptr;
 8003e54:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003e56:	687a      	ldr	r2, [r7, #4]
 8003e58:	621a      	str	r2, [r3, #32]
                    head_ptr -> tx_thread_ready_previous =     thread_ptr;
 8003e5a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003e5c:	687a      	ldr	r2, [r7, #4]
 8003e5e:	625a      	str	r2, [r3, #36]	@ 0x24
                    thread_ptr -> tx_thread_ready_previous =   tail_ptr;
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003e64:	625a      	str	r2, [r3, #36]	@ 0x24
                    thread_ptr -> tx_thread_ready_next =       head_ptr;
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003e6a:	621a      	str	r2, [r3, #32]
 8003e6c:	e01f      	b.n	8003eae <_tx_thread_system_resume+0x17e>
            /* Else, delayed suspend flag was set.  */
            else
            {

                /* Clear the delayed suspend flag and change the state.  */
                thread_ptr -> tx_thread_delayed_suspend =  TX_FALSE;
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	2200      	movs	r2, #0
 8003e72:	635a      	str	r2, [r3, #52]	@ 0x34
                thread_ptr -> tx_thread_state =            TX_SUSPENDED;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	2203      	movs	r2, #3
 8003e78:	631a      	str	r2, [r3, #48]	@ 0x30
 8003e7a:	e018      	b.n	8003eae <_tx_thread_system_resume+0x17e>
        /* A resumption occurred in the middle of a previous thread suspension.  */

        /* Make sure the type of suspension under way is not a terminate or
           thread completion.  In either of these cases, do not void the
           interrupted suspension processing.  */
        if (thread_ptr -> tx_thread_state != TX_COMPLETED)
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e80:	2b01      	cmp	r3, #1
 8003e82:	d014      	beq.n	8003eae <_tx_thread_system_resume+0x17e>
        {

            /* Make sure the thread isn't terminated.  */
            if (thread_ptr -> tx_thread_state != TX_TERMINATED)
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e88:	2b02      	cmp	r3, #2
 8003e8a:	d010      	beq.n	8003eae <_tx_thread_system_resume+0x17e>
            {

                /* No, now check to see if the delayed suspension flag is set.  */
                if (thread_ptr -> tx_thread_delayed_suspend == TX_FALSE)
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d106      	bne.n	8003ea2 <_tx_thread_system_resume+0x172>
                {

                    /* Clear the suspending flag.  */
                    thread_ptr -> tx_thread_suspending =   TX_FALSE;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	2200      	movs	r2, #0
 8003e98:	639a      	str	r2, [r3, #56]	@ 0x38

                    /* Restore the state to ready.  */
                    thread_ptr -> tx_thread_state =        TX_READY;
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	2200      	movs	r2, #0
 8003e9e:	631a      	str	r2, [r3, #48]	@ 0x30
 8003ea0:	e005      	b.n	8003eae <_tx_thread_system_resume+0x17e>
                }
                else
                {

                    /* Clear the delayed suspend flag and change the state.  */
                    thread_ptr -> tx_thread_delayed_suspend =  TX_FALSE;
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	2200      	movs	r2, #0
 8003ea6:	635a      	str	r2, [r3, #52]	@ 0x34
                    thread_ptr -> tx_thread_state =            TX_SUSPENDED;
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	2203      	movs	r2, #3
 8003eac:	631a      	str	r2, [r3, #48]	@ 0x30
        }
    }
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(current_thread)
 8003eae:	4b1f      	ldr	r3, [pc, #124]	@ (8003f2c <_tx_thread_system_resume+0x1fc>)
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003eb4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003eb6:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8003eb8:	69bb      	ldr	r3, [r7, #24]
 8003eba:	f383 8810 	msr	PRIMASK, r3
}
 8003ebe:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Determine if a preemption condition is present.  */
    if (current_thread != _tx_thread_execute_ptr)
 8003ec0:	4b18      	ldr	r3, [pc, #96]	@ (8003f24 <_tx_thread_system_resume+0x1f4>)
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003ec6:	429a      	cmp	r2, r3
 8003ec8:	d020      	beq.n	8003f0c <_tx_thread_system_resume+0x1dc>
        TX_THREAD_STACK_CHECK(thread_ptr)
#endif

        /* Now determine if preemption should take place. This is only possible if the current thread pointer is
           not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
        TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 8003eca:	4b12      	ldr	r3, [pc, #72]	@ (8003f14 <_tx_thread_system_resume+0x1e4>)
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if (combined_flags == ((ULONG) 0))
 8003ed0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d11a      	bne.n	8003f0c <_tx_thread_system_resume+0x1dc>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 8003ed6:	4b14      	ldr	r3, [pc, #80]	@ (8003f28 <_tx_thread_system_resume+0x1f8>)
 8003ed8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003edc:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8003ede:	f3ef 8305 	mrs	r3, IPSR
 8003ee2:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 8003ee4:	697b      	ldr	r3, [r7, #20]
    if (__get_ipsr_value() == 0)
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d10f      	bne.n	8003f0a <_tx_thread_system_resume+0x1da>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8003eea:	f3ef 8310 	mrs	r3, PRIMASK
 8003eee:	613b      	str	r3, [r7, #16]
    return(posture);
 8003ef0:	693b      	ldr	r3, [r7, #16]
        interrupt_save = __get_interrupt_posture();
 8003ef2:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("CPSIE  i": : : "memory");
 8003ef4:	b662      	cpsie	i
}
 8003ef6:	bf00      	nop
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8003efc:	68bb      	ldr	r3, [r7, #8]
 8003efe:	f383 8810 	msr	PRIMASK, r3
}
 8003f02:	bf00      	nop
}
 8003f04:	e001      	b.n	8003f0a <_tx_thread_system_resume+0x1da>
                                return;
 8003f06:	bf00      	nop
 8003f08:	e000      	b.n	8003f0c <_tx_thread_system_resume+0x1dc>
 8003f0a:	bf00      	nop

            /* Preemption is needed - return to the system!  */
            _tx_thread_system_return();
        }
    }
}
 8003f0c:	3758      	adds	r7, #88	@ 0x58
 8003f0e:	46bd      	mov	sp, r7
 8003f10:	bd80      	pop	{r7, pc}
 8003f12:	bf00      	nop
 8003f14:	240006bc 	.word	0x240006bc
 8003f18:	2400063c 	.word	0x2400063c
 8003f1c:	24000634 	.word	0x24000634
 8003f20:	24000638 	.word	0x24000638
 8003f24:	24000628 	.word	0x24000628
 8003f28:	e000ed04 	.word	0xe000ed04
 8003f2c:	24000624 	.word	0x24000624

08003f30 <_tx_thread_system_suspend>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_suspend(TX_THREAD *thread_ptr)
#ifndef TX_NOT_INTERRUPTABLE
{
 8003f30:	b580      	push	{r7, lr}
 8003f32:	b09e      	sub	sp, #120	@ 0x78
 8003f34:	af00      	add	r7, sp, #0
 8003f36:	6078      	str	r0, [r7, #4]
TX_TRACE_BUFFER_ENTRY       *entry_ptr;
ULONG                       time_stamp =  ((ULONG) 0);
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(current_thread)
 8003f38:	4b81      	ldr	r3, [pc, #516]	@ (8004140 <_tx_thread_system_suspend+0x210>)
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	677b      	str	r3, [r7, #116]	@ 0x74
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8003f3e:	f3ef 8310 	mrs	r3, PRIMASK
 8003f42:	64fb      	str	r3, [r7, #76]	@ 0x4c
    return(posture);
 8003f44:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    int_posture = __get_interrupt_posture();
 8003f46:	64bb      	str	r3, [r7, #72]	@ 0x48
    __asm__ volatile ("CPSID i" : : : "memory");
 8003f48:	b672      	cpsid	i
    return(int_posture);
 8003f4a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
    /* Check this thread's stack.  */
    TX_THREAD_STACK_CHECK(thread_ptr)
#endif

    /* Lockout interrupts while the thread is being suspended.  */
    TX_DISABLE
 8003f4c:	673b      	str	r3, [r7, #112]	@ 0x70

#ifndef TX_NO_TIMER

    /* Is the current thread suspending?  */
    if (thread_ptr == current_thread)
 8003f4e:	687a      	ldr	r2, [r7, #4]
 8003f50:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003f52:	429a      	cmp	r2, r3
 8003f54:	d112      	bne.n	8003f7c <_tx_thread_system_suspend+0x4c>
    {

        /* Pickup the wait option.  */
        timeout =  thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks;
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f5a:	66fb      	str	r3, [r7, #108]	@ 0x6c

        /* Determine if an activation is needed.  */
        if (timeout != TX_NO_WAIT)
 8003f5c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d008      	beq.n	8003f74 <_tx_thread_system_suspend+0x44>
        {

            /* Make sure the suspension is not a wait-forever.  */
            if (timeout != TX_WAIT_FOREVER)
 8003f62:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003f64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f68:	d004      	beq.n	8003f74 <_tx_thread_system_suspend+0x44>
            {

                /* Activate the thread timer with the timeout value setup in the caller.  */
                _tx_timer_system_activate(&(thread_ptr -> tx_thread_timer));
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	334c      	adds	r3, #76	@ 0x4c
 8003f6e:	4618      	mov	r0, r3
 8003f70:	f000 fa22 	bl	80043b8 <_tx_timer_system_activate>
            }
        }

        /* Yes, reset time slice for current thread.  */
        _tx_timer_time_slice =  thread_ptr -> tx_thread_new_time_slice;
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	69db      	ldr	r3, [r3, #28]
 8003f78:	4a72      	ldr	r2, [pc, #456]	@ (8004144 <_tx_thread_system_suspend+0x214>)
 8003f7a:	6013      	str	r3, [r2, #0]
    }
#endif

    /* Decrease the preempt disabled count.  */
    _tx_thread_preempt_disable--;
 8003f7c:	4b72      	ldr	r3, [pc, #456]	@ (8004148 <_tx_thread_system_suspend+0x218>)
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	3b01      	subs	r3, #1
 8003f82:	4a71      	ldr	r2, [pc, #452]	@ (8004148 <_tx_thread_system_suspend+0x218>)
 8003f84:	6013      	str	r3, [r2, #0]
    _tx_thread_performance_suspend_count++;
#endif

    /* Check to make sure the thread suspending flag is still set.  If not, it
       has already been resumed.  */
    if (thread_ptr -> tx_thread_suspending == TX_TRUE)
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f8a:	2b01      	cmp	r3, #1
 8003f8c:	f040 80a6 	bne.w	80040dc <_tx_thread_system_suspend+0x1ac>
            time_stamp =  entry_ptr -> tx_trace_buffer_entry_time_stamp;
        }
#endif

        /* Actually suspend this thread.  But first, clear the suspending flag.  */
        thread_ptr -> tx_thread_suspending =  TX_FALSE;
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	2200      	movs	r2, #0
 8003f94:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Pickup priority of thread.  */
        priority =  thread_ptr -> tx_thread_priority;
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f9a:	66bb      	str	r3, [r7, #104]	@ 0x68

        /* Pickup the next ready thread pointer.  */
        ready_next =      thread_ptr -> tx_thread_ready_next;
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	6a1b      	ldr	r3, [r3, #32]
 8003fa0:	667b      	str	r3, [r7, #100]	@ 0x64

        /* Determine if there are other threads at this priority that are
           ready.  */
        if (ready_next != thread_ptr)
 8003fa2:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	429a      	cmp	r2, r3
 8003fa8:	d015      	beq.n	8003fd6 <_tx_thread_system_suspend+0xa6>
        {

            /* Yes, there are other threads at this priority ready.  */

            /* Pickup the previous ready thread pointer.  */
            ready_previous =  thread_ptr -> tx_thread_ready_previous;
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fae:	653b      	str	r3, [r7, #80]	@ 0x50

            /* Just remove this thread from the priority list.  */
            ready_next -> tx_thread_ready_previous =    ready_previous;
 8003fb0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003fb2:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8003fb4:	625a      	str	r2, [r3, #36]	@ 0x24
            ready_previous -> tx_thread_ready_next =    ready_next;
 8003fb6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003fb8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8003fba:	621a      	str	r2, [r3, #32]

            /* Determine if this is the head of the priority list.  */
            if (_tx_thread_priority_list[priority] == thread_ptr)
 8003fbc:	4a63      	ldr	r2, [pc, #396]	@ (800414c <_tx_thread_system_suspend+0x21c>)
 8003fbe:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003fc0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003fc4:	687a      	ldr	r2, [r7, #4]
 8003fc6:	429a      	cmp	r2, r3
 8003fc8:	d157      	bne.n	800407a <_tx_thread_system_suspend+0x14a>
            {

                /* Update the head pointer of this priority list.  */
                _tx_thread_priority_list[priority] =  ready_next;
 8003fca:	4960      	ldr	r1, [pc, #384]	@ (800414c <_tx_thread_system_suspend+0x21c>)
 8003fcc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003fce:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8003fd0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8003fd4:	e051      	b.n	800407a <_tx_thread_system_suspend+0x14a>
        else
        {

            /* This is the only thread at this priority ready to run.  Set the head
               pointer to NULL.  */
            _tx_thread_priority_list[priority] =    TX_NULL;
 8003fd6:	4a5d      	ldr	r2, [pc, #372]	@ (800414c <_tx_thread_system_suspend+0x21c>)
 8003fd8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003fda:	2100      	movs	r1, #0
 8003fdc:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            /* Calculate the index into the bit map array.  */
            map_index =  priority/((UINT) 32);
#endif

            /* Clear this priority bit in the ready priority bit map.  */
            TX_MOD32_BIT_SET(priority, priority_bit)
 8003fe0:	2201      	movs	r2, #1
 8003fe2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003fe4:	fa02 f303 	lsl.w	r3, r2, r3
 8003fe8:	663b      	str	r3, [r7, #96]	@ 0x60
            _tx_thread_priority_maps[MAP_INDEX] =  _tx_thread_priority_maps[MAP_INDEX] & (~(priority_bit));
 8003fea:	4b59      	ldr	r3, [pc, #356]	@ (8004150 <_tx_thread_system_suspend+0x220>)
 8003fec:	681a      	ldr	r2, [r3, #0]
 8003fee:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003ff0:	43db      	mvns	r3, r3
 8003ff2:	4013      	ands	r3, r2
 8003ff4:	4a56      	ldr	r2, [pc, #344]	@ (8004150 <_tx_thread_system_suspend+0x220>)
 8003ff6:	6013      	str	r3, [r2, #0]
            /* Calculate the base priority as well.  */
            base_priority =  map_index * ((UINT) 32);
#else

            /* Setup the base priority to zero.  */
            base_priority =   ((UINT) 0);
 8003ff8:	2300      	movs	r3, #0
 8003ffa:	65fb      	str	r3, [r7, #92]	@ 0x5c
#endif

            /* Setup working variable for the priority map.  */
            priority_map =    _tx_thread_priority_maps[MAP_INDEX];
 8003ffc:	4b54      	ldr	r3, [pc, #336]	@ (8004150 <_tx_thread_system_suspend+0x220>)
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	65bb      	str	r3, [r7, #88]	@ 0x58

            /* Make a quick check for no other threads ready for execution.  */
            if (priority_map == ((ULONG) 0))
 8004002:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004004:	2b00      	cmp	r3, #0
 8004006:	d12b      	bne.n	8004060 <_tx_thread_system_suspend+0x130>
            {

                /* Nothing else is ready.  Set highest priority and execute thread
                   accordingly.  */
                _tx_thread_highest_priority =  ((UINT) TX_MAX_PRIORITIES);
 8004008:	4b52      	ldr	r3, [pc, #328]	@ (8004154 <_tx_thread_system_suspend+0x224>)
 800400a:	2220      	movs	r2, #32
 800400c:	601a      	str	r2, [r3, #0]
                _tx_thread_execute_ptr =       TX_NULL;
 800400e:	4b52      	ldr	r3, [pc, #328]	@ (8004158 <_tx_thread_system_suspend+0x228>)
 8004010:	2200      	movs	r2, #0
 8004012:	601a      	str	r2, [r3, #0]
 8004014:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004016:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8004018:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800401a:	f383 8810 	msr	PRIMASK, r3
}
 800401e:	bf00      	nop
                /* Restore interrupts.  */
                TX_RESTORE

                /* Determine if preemption should take place. This is only possible if the current thread pointer is
                   not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
                TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 8004020:	4b49      	ldr	r3, [pc, #292]	@ (8004148 <_tx_thread_system_suspend+0x218>)
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	657b      	str	r3, [r7, #84]	@ 0x54
                if (combined_flags == ((ULONG) 0))
 8004026:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004028:	2b00      	cmp	r3, #0
 800402a:	f040 8081 	bne.w	8004130 <_tx_thread_system_suspend+0x200>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800402e:	4b4b      	ldr	r3, [pc, #300]	@ (800415c <_tx_thread_system_suspend+0x22c>)
 8004030:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004034:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8004036:	f3ef 8305 	mrs	r3, IPSR
 800403a:	643b      	str	r3, [r7, #64]	@ 0x40
    return(ipsr_value);
 800403c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
    if (__get_ipsr_value() == 0)
 800403e:	2b00      	cmp	r3, #0
 8004040:	d10c      	bne.n	800405c <_tx_thread_system_suspend+0x12c>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8004042:	f3ef 8310 	mrs	r3, PRIMASK
 8004046:	63fb      	str	r3, [r7, #60]	@ 0x3c
    return(posture);
 8004048:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
        interrupt_save = __get_interrupt_posture();
 800404a:	63bb      	str	r3, [r7, #56]	@ 0x38
    __asm__ volatile ("CPSIE  i": : : "memory");
 800404c:	b662      	cpsie	i
}
 800404e:	bf00      	nop
 8004050:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004052:	637b      	str	r3, [r7, #52]	@ 0x34
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8004054:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004056:	f383 8810 	msr	PRIMASK, r3
}
 800405a:	bf00      	nop
}
 800405c:	bf00      	nop
                    /* Preemption is needed - return to the system!  */
                    _tx_thread_system_return();
                }

                /* Return to caller.  */
                return;
 800405e:	e067      	b.n	8004130 <_tx_thread_system_suspend+0x200>
            {

                /* Other threads at different priority levels are ready to run.  */

                /* Calculate the lowest bit set in the priority map. */
                TX_LOWEST_SET_BIT_CALCULATE(priority_map, priority_bit)
 8004060:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004062:	fa93 f3a3 	rbit	r3, r3
 8004066:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004068:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800406a:	fab3 f383 	clz	r3, r3
 800406e:	663b      	str	r3, [r7, #96]	@ 0x60

                /* Setup the next highest priority variable.  */
                _tx_thread_highest_priority =  base_priority + ((UINT) priority_bit);
 8004070:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8004072:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004074:	4413      	add	r3, r2
 8004076:	4a37      	ldr	r2, [pc, #220]	@ (8004154 <_tx_thread_system_suspend+0x224>)
 8004078:	6013      	str	r3, [r2, #0]
            }
        }

        /* Determine if the suspending thread is the thread designated to execute.  */
        if (thread_ptr == _tx_thread_execute_ptr)
 800407a:	4b37      	ldr	r3, [pc, #220]	@ (8004158 <_tx_thread_system_suspend+0x228>)
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	687a      	ldr	r2, [r7, #4]
 8004080:	429a      	cmp	r2, r3
 8004082:	d12b      	bne.n	80040dc <_tx_thread_system_suspend+0x1ac>
        {

            /* Pickup the highest priority thread to execute.  */
            _tx_thread_execute_ptr =  _tx_thread_priority_list[_tx_thread_highest_priority];
 8004084:	4b33      	ldr	r3, [pc, #204]	@ (8004154 <_tx_thread_system_suspend+0x224>)
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	4a30      	ldr	r2, [pc, #192]	@ (800414c <_tx_thread_system_suspend+0x21c>)
 800408a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800408e:	4a32      	ldr	r2, [pc, #200]	@ (8004158 <_tx_thread_system_suspend+0x228>)
 8004090:	6013      	str	r3, [r2, #0]
 8004092:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004094:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8004096:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004098:	f383 8810 	msr	PRIMASK, r3
}
 800409c:	bf00      	nop
            /* Restore interrupts.  */
            TX_RESTORE

            /* Determine if preemption should take place. This is only possible if the current thread pointer is
               not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
            TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 800409e:	4b2a      	ldr	r3, [pc, #168]	@ (8004148 <_tx_thread_system_suspend+0x218>)
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	657b      	str	r3, [r7, #84]	@ 0x54
            if (combined_flags == ((ULONG) 0))
 80040a4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d144      	bne.n	8004134 <_tx_thread_system_suspend+0x204>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 80040aa:	4b2c      	ldr	r3, [pc, #176]	@ (800415c <_tx_thread_system_suspend+0x22c>)
 80040ac:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80040b0:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80040b2:	f3ef 8305 	mrs	r3, IPSR
 80040b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(ipsr_value);
 80040b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    if (__get_ipsr_value() == 0)
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d10c      	bne.n	80040d8 <_tx_thread_system_suspend+0x1a8>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80040be:	f3ef 8310 	mrs	r3, PRIMASK
 80040c2:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 80040c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
        interrupt_save = __get_interrupt_posture();
 80040c6:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSIE  i": : : "memory");
 80040c8:	b662      	cpsie	i
}
 80040ca:	bf00      	nop
 80040cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040ce:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80040d0:	6a3b      	ldr	r3, [r7, #32]
 80040d2:	f383 8810 	msr	PRIMASK, r3
}
 80040d6:	bf00      	nop
}
 80040d8:	bf00      	nop
                /* Preemption is needed - return to the system!  */
                _tx_thread_system_return();
            }

            /* Return to caller.  */
            return;
 80040da:	e02b      	b.n	8004134 <_tx_thread_system_suspend+0x204>
 80040dc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80040de:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80040e0:	69fb      	ldr	r3, [r7, #28]
 80040e2:	f383 8810 	msr	PRIMASK, r3
}
 80040e6:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Determine if a preemption condition is present.  */
    if (current_thread != _tx_thread_execute_ptr)
 80040e8:	4b1b      	ldr	r3, [pc, #108]	@ (8004158 <_tx_thread_system_suspend+0x228>)
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80040ee:	429a      	cmp	r2, r3
 80040f0:	d022      	beq.n	8004138 <_tx_thread_system_suspend+0x208>
        TX_THREAD_STACK_CHECK(thread_ptr)
#endif

        /* Determine if preemption should take place. This is only possible if the current thread pointer is
           not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
        TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 80040f2:	4b15      	ldr	r3, [pc, #84]	@ (8004148 <_tx_thread_system_suspend+0x218>)
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	657b      	str	r3, [r7, #84]	@ 0x54
        if (combined_flags == ((ULONG) 0))
 80040f8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d11c      	bne.n	8004138 <_tx_thread_system_suspend+0x208>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 80040fe:	4b17      	ldr	r3, [pc, #92]	@ (800415c <_tx_thread_system_suspend+0x22c>)
 8004100:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004104:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8004106:	f3ef 8305 	mrs	r3, IPSR
 800410a:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 800410c:	69bb      	ldr	r3, [r7, #24]
    if (__get_ipsr_value() == 0)
 800410e:	2b00      	cmp	r3, #0
 8004110:	d10c      	bne.n	800412c <_tx_thread_system_suspend+0x1fc>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8004112:	f3ef 8310 	mrs	r3, PRIMASK
 8004116:	617b      	str	r3, [r7, #20]
    return(posture);
 8004118:	697b      	ldr	r3, [r7, #20]
        interrupt_save = __get_interrupt_posture();
 800411a:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSIE  i": : : "memory");
 800411c:	b662      	cpsie	i
}
 800411e:	bf00      	nop
 8004120:	693b      	ldr	r3, [r7, #16]
 8004122:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	f383 8810 	msr	PRIMASK, r3
}
 800412a:	bf00      	nop
}
 800412c:	bf00      	nop
            _tx_thread_system_return();
        }
    }

    /* Return to caller.  */
    return;
 800412e:	e003      	b.n	8004138 <_tx_thread_system_suspend+0x208>
                return;
 8004130:	bf00      	nop
 8004132:	e002      	b.n	800413a <_tx_thread_system_suspend+0x20a>
            return;
 8004134:	bf00      	nop
 8004136:	e000      	b.n	800413a <_tx_thread_system_suspend+0x20a>
    return;
 8004138:	bf00      	nop
}
 800413a:	3778      	adds	r7, #120	@ 0x78
 800413c:	46bd      	mov	sp, r7
 800413e:	bd80      	pop	{r7, pc}
 8004140:	24000624 	.word	0x24000624
 8004144:	24000c28 	.word	0x24000c28
 8004148:	240006bc 	.word	0x240006bc
 800414c:	2400063c 	.word	0x2400063c
 8004150:	24000634 	.word	0x24000634
 8004154:	24000638 	.word	0x24000638
 8004158:	24000628 	.word	0x24000628
 800415c:	e000ed04 	.word	0xe000ed04

08004160 <_tx_thread_time_slice>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_time_slice(VOID)
{
 8004160:	b480      	push	{r7}
 8004162:	b087      	sub	sp, #28
 8004164:	af00      	add	r7, sp, #0
ULONG           system_state;
UINT            preempt_disable;
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 8004166:	4b21      	ldr	r3, [pc, #132]	@ (80041ec <_tx_thread_time_slice+0x8c>)
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800416c:	f3ef 8310 	mrs	r3, PRIMASK
 8004170:	60fb      	str	r3, [r7, #12]
    return(posture);
 8004172:	68fb      	ldr	r3, [r7, #12]
    int_posture = __get_interrupt_posture();
 8004174:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("CPSID i" : : : "memory");
 8004176:	b672      	cpsid	i
    return(int_posture);
 8004178:	68bb      	ldr	r3, [r7, #8]
    /* Set the next thread pointer to NULL.  */
    next_thread_ptr =  TX_NULL;
#endif

    /* Lockout interrupts while the time-slice is evaluated.  */
    TX_DISABLE
 800417a:	613b      	str	r3, [r7, #16]

    /* Clear the expired time-slice flag.  */
    _tx_timer_expired_time_slice =  TX_FALSE;
 800417c:	4b1c      	ldr	r3, [pc, #112]	@ (80041f0 <_tx_thread_time_slice+0x90>)
 800417e:	2200      	movs	r2, #0
 8004180:	601a      	str	r2, [r3, #0]

    /* Make sure the thread pointer is valid.  */
    if (thread_ptr != TX_NULL)
 8004182:	697b      	ldr	r3, [r7, #20]
 8004184:	2b00      	cmp	r3, #0
 8004186:	d024      	beq.n	80041d2 <_tx_thread_time_slice+0x72>
    {

        /* Make sure the thread is still active, i.e. not suspended.  */
        if (thread_ptr -> tx_thread_state == TX_READY)
 8004188:	697b      	ldr	r3, [r7, #20]
 800418a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800418c:	2b00      	cmp	r3, #0
 800418e:	d120      	bne.n	80041d2 <_tx_thread_time_slice+0x72>
        {

            /* Setup a fresh time-slice for the thread.  */
            thread_ptr -> tx_thread_time_slice =  thread_ptr -> tx_thread_new_time_slice;
 8004190:	697b      	ldr	r3, [r7, #20]
 8004192:	69da      	ldr	r2, [r3, #28]
 8004194:	697b      	ldr	r3, [r7, #20]
 8004196:	619a      	str	r2, [r3, #24]

            /* Reset the actual time-slice variable.  */
            _tx_timer_time_slice =  thread_ptr -> tx_thread_time_slice;
 8004198:	697b      	ldr	r3, [r7, #20]
 800419a:	699b      	ldr	r3, [r3, #24]
 800419c:	4a15      	ldr	r2, [pc, #84]	@ (80041f4 <_tx_thread_time_slice+0x94>)
 800419e:	6013      	str	r3, [r2, #0]

            /* Determine if there is another thread at the same priority and preemption-threshold
               is not set.  Preemption-threshold overrides time-slicing.  */
            if (thread_ptr -> tx_thread_ready_next != thread_ptr)
 80041a0:	697b      	ldr	r3, [r7, #20]
 80041a2:	6a1b      	ldr	r3, [r3, #32]
 80041a4:	697a      	ldr	r2, [r7, #20]
 80041a6:	429a      	cmp	r2, r3
 80041a8:	d013      	beq.n	80041d2 <_tx_thread_time_slice+0x72>
            {

                /* Check to see if preemption-threshold is not being used.  */
                if (thread_ptr -> tx_thread_priority == thread_ptr -> tx_thread_preempt_threshold)
 80041aa:	697b      	ldr	r3, [r7, #20]
 80041ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80041ae:	697b      	ldr	r3, [r7, #20]
 80041b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041b2:	429a      	cmp	r2, r3
 80041b4:	d10d      	bne.n	80041d2 <_tx_thread_time_slice+0x72>

                    /* Preemption-threshold is not being used by this thread.  */

                    /* There is another thread at this priority, make it the highest at
                       this priority level.  */
                    _tx_thread_priority_list[thread_ptr -> tx_thread_priority] =  thread_ptr -> tx_thread_ready_next;
 80041b6:	697b      	ldr	r3, [r7, #20]
 80041b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041ba:	697a      	ldr	r2, [r7, #20]
 80041bc:	6a12      	ldr	r2, [r2, #32]
 80041be:	490e      	ldr	r1, [pc, #56]	@ (80041f8 <_tx_thread_time_slice+0x98>)
 80041c0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

                    /* Designate the highest priority thread as the one to execute.  Don't use this
                       thread's priority as an index just in case a higher priority thread is now
                       ready!  */
                    _tx_thread_execute_ptr =  _tx_thread_priority_list[_tx_thread_highest_priority];
 80041c4:	4b0d      	ldr	r3, [pc, #52]	@ (80041fc <_tx_thread_time_slice+0x9c>)
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	4a0b      	ldr	r2, [pc, #44]	@ (80041f8 <_tx_thread_time_slice+0x98>)
 80041ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80041ce:	4a0c      	ldr	r2, [pc, #48]	@ (8004200 <_tx_thread_time_slice+0xa0>)
 80041d0:	6013      	str	r3, [r2, #0]
 80041d2:	693b      	ldr	r3, [r7, #16]
 80041d4:	607b      	str	r3, [r7, #4]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	f383 8810 	msr	PRIMASK, r3
}
 80041dc:	bf00      	nop

        /* Yes, check this thread's stack.  */
        TX_THREAD_STACK_CHECK(next_thread_ptr)
    }
#endif
}
 80041de:	bf00      	nop
 80041e0:	371c      	adds	r7, #28
 80041e2:	46bd      	mov	sp, r7
 80041e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e8:	4770      	bx	lr
 80041ea:	bf00      	nop
 80041ec:	24000624 	.word	0x24000624
 80041f0:	240006cc 	.word	0x240006cc
 80041f4:	24000c28 	.word	0x24000c28
 80041f8:	2400063c 	.word	0x2400063c
 80041fc:	24000638 	.word	0x24000638
 8004200:	24000628 	.word	0x24000628

08004204 <_tx_thread_timeout>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_timeout(ULONG timeout_input)
{
 8004204:	b580      	push	{r7, lr}
 8004206:	b08a      	sub	sp, #40	@ 0x28
 8004208:	af00      	add	r7, sp, #0
 800420a:	6078      	str	r0, [r7, #4]
VOID            (*suspend_cleanup)(struct TX_THREAD_STRUCT *suspend_thread_ptr, ULONG suspension_sequence);
ULONG           suspension_sequence;


    /* Pickup the thread pointer.  */
    TX_THREAD_TIMEOUT_POINTER_SETUP(thread_ptr)
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8004210:	f3ef 8310 	mrs	r3, PRIMASK
 8004214:	617b      	str	r3, [r7, #20]
    return(posture);
 8004216:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 8004218:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 800421a:	b672      	cpsid	i
    return(int_posture);
 800421c:	693b      	ldr	r3, [r7, #16]

    /* Disable interrupts.  */
    TX_DISABLE
 800421e:	623b      	str	r3, [r7, #32]

    /* Determine how the thread is currently suspended.  */
    if (thread_ptr -> tx_thread_state == TX_SLEEP)
 8004220:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004222:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004224:	2b04      	cmp	r3, #4
 8004226:	d10e      	bne.n	8004246 <_tx_thread_timeout+0x42>
        /* Restore interrupts.  */
        TX_RESTORE
#else

        /* Increment the disable preemption flag.  */
        _tx_thread_preempt_disable++;
 8004228:	4b13      	ldr	r3, [pc, #76]	@ (8004278 <_tx_thread_timeout+0x74>)
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	3301      	adds	r3, #1
 800422e:	4a12      	ldr	r2, [pc, #72]	@ (8004278 <_tx_thread_timeout+0x74>)
 8004230:	6013      	str	r3, [r2, #0]
 8004232:	6a3b      	ldr	r3, [r7, #32]
 8004234:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	f383 8810 	msr	PRIMASK, r3
}
 800423c:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Lift the suspension on the sleeping thread.  */
        _tx_thread_system_resume(thread_ptr);
 800423e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004240:	f7ff fd76 	bl	8003d30 <_tx_thread_system_resume>

        /* Restore interrupts.  */
        TX_RESTORE
#endif
    }
}
 8004244:	e013      	b.n	800426e <_tx_thread_timeout+0x6a>
        suspend_cleanup =  thread_ptr -> tx_thread_suspend_cleanup;
 8004246:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004248:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800424a:	61fb      	str	r3, [r7, #28]
        suspension_sequence =  thread_ptr -> tx_thread_suspension_sequence;
 800424c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800424e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004252:	61bb      	str	r3, [r7, #24]
 8004254:	6a3b      	ldr	r3, [r7, #32]
 8004256:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8004258:	68bb      	ldr	r3, [r7, #8]
 800425a:	f383 8810 	msr	PRIMASK, r3
}
 800425e:	bf00      	nop
        if (suspend_cleanup != TX_NULL)
 8004260:	69fb      	ldr	r3, [r7, #28]
 8004262:	2b00      	cmp	r3, #0
 8004264:	d003      	beq.n	800426e <_tx_thread_timeout+0x6a>
            (suspend_cleanup)(thread_ptr, suspension_sequence);
 8004266:	69fb      	ldr	r3, [r7, #28]
 8004268:	69b9      	ldr	r1, [r7, #24]
 800426a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800426c:	4798      	blx	r3
}
 800426e:	bf00      	nop
 8004270:	3728      	adds	r7, #40	@ 0x28
 8004272:	46bd      	mov	sp, r7
 8004274:	bd80      	pop	{r7, pc}
 8004276:	bf00      	nop
 8004278:	240006bc 	.word	0x240006bc

0800427c <_tx_timer_expiration_process>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_expiration_process(VOID)
{
 800427c:	b580      	push	{r7, lr}
 800427e:	b084      	sub	sp, #16
 8004280:	af00      	add	r7, sp, #0
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8004282:	f3ef 8310 	mrs	r3, PRIMASK
 8004286:	607b      	str	r3, [r7, #4]
    return(posture);
 8004288:	687b      	ldr	r3, [r7, #4]
    int_posture = __get_interrupt_posture();
 800428a:	603b      	str	r3, [r7, #0]
    __asm__ volatile ("CPSID i" : : : "memory");
 800428c:	b672      	cpsid	i
    return(int_posture);
 800428e:	683b      	ldr	r3, [r7, #0]

    /* Don't process in the ISR, wakeup the system timer thread to process the
       timer expiration.  */

    /* Disable interrupts.  */
    TX_DISABLE
 8004290:	60fb      	str	r3, [r7, #12]
    /* Restore interrupts.  */
    TX_RESTORE
#else

    /* Increment the preempt disable flag.  */
    _tx_thread_preempt_disable++;
 8004292:	4b09      	ldr	r3, [pc, #36]	@ (80042b8 <_tx_timer_expiration_process+0x3c>)
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	3301      	adds	r3, #1
 8004298:	4a07      	ldr	r2, [pc, #28]	@ (80042b8 <_tx_timer_expiration_process+0x3c>)
 800429a:	6013      	str	r3, [r2, #0]
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80042a0:	68bb      	ldr	r3, [r7, #8]
 80042a2:	f383 8810 	msr	PRIMASK, r3
}
 80042a6:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Call the system resume function to activate the timer thread.  */
    _tx_thread_system_resume(&_tx_timer_thread);
 80042a8:	4804      	ldr	r0, [pc, #16]	@ (80042bc <_tx_timer_expiration_process+0x40>)
 80042aa:	f7ff fd41 	bl	8003d30 <_tx_thread_system_resume>
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 80042ae:	bf00      	nop
 80042b0:	3710      	adds	r7, #16
 80042b2:	46bd      	mov	sp, r7
 80042b4:	bd80      	pop	{r7, pc}
 80042b6:	bf00      	nop
 80042b8:	240006bc 	.word	0x240006bc
 80042bc:	2400076c 	.word	0x2400076c

080042c0 <_tx_timer_initialize>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_initialize(VOID)
{
 80042c0:	b590      	push	{r4, r7, lr}
 80042c2:	b089      	sub	sp, #36	@ 0x24
 80042c4:	af06      	add	r7, sp, #24
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the system clock to 0.  */
    _tx_timer_system_clock =  ((ULONG) 0);
 80042c6:	4b28      	ldr	r3, [pc, #160]	@ (8004368 <_tx_timer_initialize+0xa8>)
 80042c8:	2200      	movs	r2, #0
 80042ca:	601a      	str	r2, [r3, #0]

    /* Initialize the time-slice value to 0 to make sure it is disabled.  */
    _tx_timer_time_slice =  ((ULONG) 0);
 80042cc:	4b27      	ldr	r3, [pc, #156]	@ (800436c <_tx_timer_initialize+0xac>)
 80042ce:	2200      	movs	r2, #0
 80042d0:	601a      	str	r2, [r3, #0]

    /* Clear the expired flags.  */
    _tx_timer_expired_time_slice =  TX_FALSE;
 80042d2:	4b27      	ldr	r3, [pc, #156]	@ (8004370 <_tx_timer_initialize+0xb0>)
 80042d4:	2200      	movs	r2, #0
 80042d6:	601a      	str	r2, [r3, #0]
    _tx_timer_expired =             TX_FALSE;
 80042d8:	4b26      	ldr	r3, [pc, #152]	@ (8004374 <_tx_timer_initialize+0xb4>)
 80042da:	2200      	movs	r2, #0
 80042dc:	601a      	str	r2, [r3, #0]

    /* Set the currently expired timer being processed pointer to NULL.  */
    _tx_timer_expired_timer_ptr =  TX_NULL;
 80042de:	4b26      	ldr	r3, [pc, #152]	@ (8004378 <_tx_timer_initialize+0xb8>)
 80042e0:	2200      	movs	r2, #0
 80042e2:	601a      	str	r2, [r3, #0]

    /* Initialize the thread and application timer management control structures.  */

    /* First, initialize the timer list.  */
    TX_MEMSET(&_tx_timer_list[0], 0, (sizeof(_tx_timer_list)));
 80042e4:	2280      	movs	r2, #128	@ 0x80
 80042e6:	2100      	movs	r1, #0
 80042e8:	4824      	ldr	r0, [pc, #144]	@ (800437c <_tx_timer_initialize+0xbc>)
 80042ea:	f000 fde7 	bl	8004ebc <memset>
#endif

    /* Initialize all of the list pointers.  */
    _tx_timer_list_start =   &_tx_timer_list[0];
 80042ee:	4b24      	ldr	r3, [pc, #144]	@ (8004380 <_tx_timer_initialize+0xc0>)
 80042f0:	4a22      	ldr	r2, [pc, #136]	@ (800437c <_tx_timer_initialize+0xbc>)
 80042f2:	601a      	str	r2, [r3, #0]
    _tx_timer_current_ptr =  &_tx_timer_list[0];
 80042f4:	4b23      	ldr	r3, [pc, #140]	@ (8004384 <_tx_timer_initialize+0xc4>)
 80042f6:	4a21      	ldr	r2, [pc, #132]	@ (800437c <_tx_timer_initialize+0xbc>)
 80042f8:	601a      	str	r2, [r3, #0]

    /* Set the timer list end pointer to one past the actual timer list.  This is done
       to make the timer interrupt handling in assembly language a little easier.  */
    _tx_timer_list_end =     &_tx_timer_list[TX_TIMER_ENTRIES-((ULONG) 1)];
 80042fa:	4b23      	ldr	r3, [pc, #140]	@ (8004388 <_tx_timer_initialize+0xc8>)
 80042fc:	4a23      	ldr	r2, [pc, #140]	@ (800438c <_tx_timer_initialize+0xcc>)
 80042fe:	601a      	str	r2, [r3, #0]
    _tx_timer_list_end =     TX_TIMER_POINTER_ADD(_tx_timer_list_end, ((ULONG) 1));
 8004300:	4b21      	ldr	r3, [pc, #132]	@ (8004388 <_tx_timer_initialize+0xc8>)
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	3304      	adds	r3, #4
 8004306:	4a20      	ldr	r2, [pc, #128]	@ (8004388 <_tx_timer_initialize+0xc8>)
 8004308:	6013      	str	r3, [r2, #0]

#ifndef TX_TIMER_PROCESS_IN_ISR

    /* Setup the variables associated with the system timer thread's stack and
       priority.  */
    _tx_timer_stack_start =  (VOID *) &_tx_timer_thread_stack_area[0];
 800430a:	4b21      	ldr	r3, [pc, #132]	@ (8004390 <_tx_timer_initialize+0xd0>)
 800430c:	4a21      	ldr	r2, [pc, #132]	@ (8004394 <_tx_timer_initialize+0xd4>)
 800430e:	601a      	str	r2, [r3, #0]
    _tx_timer_stack_size =   ((ULONG) TX_TIMER_THREAD_STACK_SIZE);
 8004310:	4b21      	ldr	r3, [pc, #132]	@ (8004398 <_tx_timer_initialize+0xd8>)
 8004312:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004316:	601a      	str	r2, [r3, #0]
    _tx_timer_priority =     ((UINT) TX_TIMER_THREAD_PRIORITY);
 8004318:	4b20      	ldr	r3, [pc, #128]	@ (800439c <_tx_timer_initialize+0xdc>)
 800431a:	2200      	movs	r2, #0
 800431c:	601a      	str	r2, [r3, #0]
       low-level initialization component.  */
    do
    {

        /* Create the system timer thread.  */
        status =  _tx_thread_create(&_tx_timer_thread,
 800431e:	4b1c      	ldr	r3, [pc, #112]	@ (8004390 <_tx_timer_initialize+0xd0>)
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	4a1d      	ldr	r2, [pc, #116]	@ (8004398 <_tx_timer_initialize+0xd8>)
 8004324:	6812      	ldr	r2, [r2, #0]
 8004326:	491d      	ldr	r1, [pc, #116]	@ (800439c <_tx_timer_initialize+0xdc>)
 8004328:	6809      	ldr	r1, [r1, #0]
 800432a:	481c      	ldr	r0, [pc, #112]	@ (800439c <_tx_timer_initialize+0xdc>)
 800432c:	6800      	ldr	r0, [r0, #0]
 800432e:	2400      	movs	r4, #0
 8004330:	9405      	str	r4, [sp, #20]
 8004332:	2400      	movs	r4, #0
 8004334:	9404      	str	r4, [sp, #16]
 8004336:	9003      	str	r0, [sp, #12]
 8004338:	9102      	str	r1, [sp, #8]
 800433a:	9201      	str	r2, [sp, #4]
 800433c:	9300      	str	r3, [sp, #0]
 800433e:	4b18      	ldr	r3, [pc, #96]	@ (80043a0 <_tx_timer_initialize+0xe0>)
 8004340:	4a18      	ldr	r2, [pc, #96]	@ (80043a4 <_tx_timer_initialize+0xe4>)
 8004342:	4919      	ldr	r1, [pc, #100]	@ (80043a8 <_tx_timer_initialize+0xe8>)
 8004344:	4819      	ldr	r0, [pc, #100]	@ (80043ac <_tx_timer_initialize+0xec>)
 8004346:	f7ff fabb 	bl	80038c0 <_tx_thread_create>
 800434a:	6078      	str	r0, [r7, #4]
#endif

        /* Define timer initialize extension.  */
        TX_TIMER_INITIALIZE_EXTENSION(status)

    } while (status != TX_SUCCESS);
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	2b00      	cmp	r3, #0
 8004350:	d1e5      	bne.n	800431e <_tx_timer_initialize+0x5e>
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the head pointer of the created application timer list.  */
    _tx_timer_created_ptr =  TX_NULL;
 8004352:	4b17      	ldr	r3, [pc, #92]	@ (80043b0 <_tx_timer_initialize+0xf0>)
 8004354:	2200      	movs	r2, #0
 8004356:	601a      	str	r2, [r3, #0]

    /* Set the created count to zero.  */
    _tx_timer_created_count =  TX_EMPTY;
 8004358:	4b16      	ldr	r3, [pc, #88]	@ (80043b4 <_tx_timer_initialize+0xf4>)
 800435a:	2200      	movs	r2, #0
 800435c:	601a      	str	r2, [r3, #0]
    _tx_timer_performance_expiration_count =         ((ULONG) 0);
    _tx_timer_performance__expiration_adjust_count =  ((ULONG) 0);
#endif
#endif
#endif
}
 800435e:	bf00      	nop
 8004360:	370c      	adds	r7, #12
 8004362:	46bd      	mov	sp, r7
 8004364:	bd90      	pop	{r4, r7, pc}
 8004366:	bf00      	nop
 8004368:	240006c8 	.word	0x240006c8
 800436c:	24000c28 	.word	0x24000c28
 8004370:	240006cc 	.word	0x240006cc
 8004374:	2400075c 	.word	0x2400075c
 8004378:	24000768 	.word	0x24000768
 800437c:	240006d0 	.word	0x240006d0
 8004380:	24000750 	.word	0x24000750
 8004384:	24000758 	.word	0x24000758
 8004388:	24000754 	.word	0x24000754
 800438c:	2400074c 	.word	0x2400074c
 8004390:	2400081c 	.word	0x2400081c
 8004394:	24000828 	.word	0x24000828
 8004398:	24000820 	.word	0x24000820
 800439c:	24000824 	.word	0x24000824
 80043a0:	4154494d 	.word	0x4154494d
 80043a4:	080044ed 	.word	0x080044ed
 80043a8:	08004f84 	.word	0x08004f84
 80043ac:	2400076c 	.word	0x2400076c
 80043b0:	24000760 	.word	0x24000760
 80043b4:	24000764 	.word	0x24000764

080043b8 <_tx_timer_system_activate>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_system_activate(TX_TIMER_INTERNAL *timer_ptr)
{
 80043b8:	b480      	push	{r7}
 80043ba:	b089      	sub	sp, #36	@ 0x24
 80043bc:	af00      	add	r7, sp, #0
 80043be:	6078      	str	r0, [r7, #4]
ULONG                       remaining_ticks;
ULONG                       expiration_time;


    /* Pickup the remaining ticks.  */
    remaining_ticks =  timer_ptr -> tx_timer_internal_remaining_ticks;
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	617b      	str	r3, [r7, #20]

    /* Determine if there is a timer to activate.  */
    if (remaining_ticks != ((ULONG) 0))
 80043c6:	697b      	ldr	r3, [r7, #20]
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d04a      	beq.n	8004462 <_tx_timer_system_activate+0xaa>
    {

        /* Determine if the timer is set to wait forever.  */
        if (remaining_ticks != TX_WAIT_FOREVER)
 80043cc:	697b      	ldr	r3, [r7, #20]
 80043ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043d2:	d046      	beq.n	8004462 <_tx_timer_system_activate+0xaa>
        {

            /* Valid timer activate request.  */

            /* Determine if the timer still needs activation.  */
            if (timer_ptr -> tx_timer_internal_list_head == TX_NULL)
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	699b      	ldr	r3, [r3, #24]
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d142      	bne.n	8004462 <_tx_timer_system_activate+0xaa>
            {

                /* Activate the timer.  */

                /* Calculate the amount of time remaining for the timer.  */
                if (remaining_ticks > TX_TIMER_ENTRIES)
 80043dc:	697b      	ldr	r3, [r7, #20]
 80043de:	2b20      	cmp	r3, #32
 80043e0:	d902      	bls.n	80043e8 <_tx_timer_system_activate+0x30>
                {

                    /* Set expiration time to the maximum number of entries.  */
                    expiration_time =  TX_TIMER_ENTRIES - ((ULONG) 1);
 80043e2:	231f      	movs	r3, #31
 80043e4:	61bb      	str	r3, [r7, #24]
 80043e6:	e002      	b.n	80043ee <_tx_timer_system_activate+0x36>
                {

                    /* Timer value fits in the timer entries.  */

                    /* Set the expiration time.  */
                    expiration_time =  (remaining_ticks - ((ULONG) 1));
 80043e8:	697b      	ldr	r3, [r7, #20]
 80043ea:	3b01      	subs	r3, #1
 80043ec:	61bb      	str	r3, [r7, #24]

                /* At this point, we are ready to put the timer on one of
                   the timer lists.  */

                /* Calculate the proper place for the timer.  */
                timer_list =  TX_TIMER_POINTER_ADD(_tx_timer_current_ptr, expiration_time);
 80043ee:	4b20      	ldr	r3, [pc, #128]	@ (8004470 <_tx_timer_system_activate+0xb8>)
 80043f0:	681a      	ldr	r2, [r3, #0]
 80043f2:	69bb      	ldr	r3, [r7, #24]
 80043f4:	009b      	lsls	r3, r3, #2
 80043f6:	4413      	add	r3, r2
 80043f8:	61fb      	str	r3, [r7, #28]
                if (TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(timer_list) >= TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(_tx_timer_list_end))
 80043fa:	4b1e      	ldr	r3, [pc, #120]	@ (8004474 <_tx_timer_system_activate+0xbc>)
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	69fa      	ldr	r2, [r7, #28]
 8004400:	429a      	cmp	r2, r3
 8004402:	d30b      	bcc.n	800441c <_tx_timer_system_activate+0x64>
                {

                    /* Wrap from the beginning of the list.  */
                    delta =  TX_TIMER_POINTER_DIF(timer_list, _tx_timer_list_end);
 8004404:	4b1b      	ldr	r3, [pc, #108]	@ (8004474 <_tx_timer_system_activate+0xbc>)
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	69fa      	ldr	r2, [r7, #28]
 800440a:	1ad3      	subs	r3, r2, r3
 800440c:	109b      	asrs	r3, r3, #2
 800440e:	613b      	str	r3, [r7, #16]
                    timer_list =  TX_TIMER_POINTER_ADD(_tx_timer_list_start, delta);
 8004410:	4b19      	ldr	r3, [pc, #100]	@ (8004478 <_tx_timer_system_activate+0xc0>)
 8004412:	681a      	ldr	r2, [r3, #0]
 8004414:	693b      	ldr	r3, [r7, #16]
 8004416:	009b      	lsls	r3, r3, #2
 8004418:	4413      	add	r3, r2
 800441a:	61fb      	str	r3, [r7, #28]
                }

                /* Now put the timer on this list.  */
                if ((*timer_list) == TX_NULL)
 800441c:	69fb      	ldr	r3, [r7, #28]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	2b00      	cmp	r3, #0
 8004422:	d109      	bne.n	8004438 <_tx_timer_system_activate+0x80>
                {

                    /* This list is NULL, just put the new timer on it.  */

                    /* Setup the links in this timer.  */
                    timer_ptr -> tx_timer_internal_active_next =      timer_ptr;
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	687a      	ldr	r2, [r7, #4]
 8004428:	611a      	str	r2, [r3, #16]
                    timer_ptr -> tx_timer_internal_active_previous =  timer_ptr;
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	687a      	ldr	r2, [r7, #4]
 800442e:	615a      	str	r2, [r3, #20]

                    /* Setup the list head pointer.  */
                    *timer_list =  timer_ptr;
 8004430:	69fb      	ldr	r3, [r7, #28]
 8004432:	687a      	ldr	r2, [r7, #4]
 8004434:	601a      	str	r2, [r3, #0]
 8004436:	e011      	b.n	800445c <_tx_timer_system_activate+0xa4>
                }
                else
                {

                    /* This list is not NULL, add current timer to the end. */
                    next_timer =                                        *timer_list;
 8004438:	69fb      	ldr	r3, [r7, #28]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	60fb      	str	r3, [r7, #12]
                    previous_timer =                                    next_timer -> tx_timer_internal_active_previous;
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	695b      	ldr	r3, [r3, #20]
 8004442:	60bb      	str	r3, [r7, #8]
                    previous_timer -> tx_timer_internal_active_next =   timer_ptr;
 8004444:	68bb      	ldr	r3, [r7, #8]
 8004446:	687a      	ldr	r2, [r7, #4]
 8004448:	611a      	str	r2, [r3, #16]
                    next_timer -> tx_timer_internal_active_previous =   timer_ptr;
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	687a      	ldr	r2, [r7, #4]
 800444e:	615a      	str	r2, [r3, #20]
                    timer_ptr -> tx_timer_internal_active_next =        next_timer;
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	68fa      	ldr	r2, [r7, #12]
 8004454:	611a      	str	r2, [r3, #16]
                    timer_ptr -> tx_timer_internal_active_previous =    previous_timer;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	68ba      	ldr	r2, [r7, #8]
 800445a:	615a      	str	r2, [r3, #20]
                }

                /* Setup list head pointer.  */
                timer_ptr -> tx_timer_internal_list_head =  timer_list;
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	69fa      	ldr	r2, [r7, #28]
 8004460:	619a      	str	r2, [r3, #24]
            }
        }
    }
}
 8004462:	bf00      	nop
 8004464:	3724      	adds	r7, #36	@ 0x24
 8004466:	46bd      	mov	sp, r7
 8004468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800446c:	4770      	bx	lr
 800446e:	bf00      	nop
 8004470:	24000758 	.word	0x24000758
 8004474:	24000754 	.word	0x24000754
 8004478:	24000750 	.word	0x24000750

0800447c <_tx_timer_system_deactivate>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_system_deactivate(TX_TIMER_INTERNAL *timer_ptr)
{
 800447c:	b480      	push	{r7}
 800447e:	b087      	sub	sp, #28
 8004480:	af00      	add	r7, sp, #0
 8004482:	6078      	str	r0, [r7, #4]
TX_TIMER_INTERNAL   *next_timer;
TX_TIMER_INTERNAL   *previous_timer;


    /* Pickup the list head pointer.  */
    list_head =  timer_ptr -> tx_timer_internal_list_head;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	699b      	ldr	r3, [r3, #24]
 8004488:	617b      	str	r3, [r7, #20]

    /* Determine if the timer still needs deactivation.  */
    if (list_head != TX_NULL)
 800448a:	697b      	ldr	r3, [r7, #20]
 800448c:	2b00      	cmp	r3, #0
 800448e:	d026      	beq.n	80044de <_tx_timer_system_deactivate+0x62>
    {

        /* Deactivate the timer.  */

        /* Pickup the next active timer.  */
        next_timer =  timer_ptr -> tx_timer_internal_active_next;
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	691b      	ldr	r3, [r3, #16]
 8004494:	613b      	str	r3, [r7, #16]

        /* See if this is the only timer in the list.  */
        if (timer_ptr == next_timer)
 8004496:	687a      	ldr	r2, [r7, #4]
 8004498:	693b      	ldr	r3, [r7, #16]
 800449a:	429a      	cmp	r2, r3
 800449c:	d108      	bne.n	80044b0 <_tx_timer_system_deactivate+0x34>
        {

            /* Yes, the only timer on the list.  */

            /* Determine if the head pointer needs to be updated.  */
            if (*(list_head) == timer_ptr)
 800449e:	697b      	ldr	r3, [r7, #20]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	687a      	ldr	r2, [r7, #4]
 80044a4:	429a      	cmp	r2, r3
 80044a6:	d117      	bne.n	80044d8 <_tx_timer_system_deactivate+0x5c>
            {

                /* Update the head pointer.  */
                *(list_head) =  TX_NULL;
 80044a8:	697b      	ldr	r3, [r7, #20]
 80044aa:	2200      	movs	r2, #0
 80044ac:	601a      	str	r2, [r3, #0]
 80044ae:	e013      	b.n	80044d8 <_tx_timer_system_deactivate+0x5c>
        {

            /* At least one more timer is on the same expiration list.  */

            /* Update the links of the adjacent timers.  */
            previous_timer =                                   timer_ptr -> tx_timer_internal_active_previous;
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	695b      	ldr	r3, [r3, #20]
 80044b4:	60fb      	str	r3, [r7, #12]
            next_timer -> tx_timer_internal_active_previous =  previous_timer;
 80044b6:	693b      	ldr	r3, [r7, #16]
 80044b8:	68fa      	ldr	r2, [r7, #12]
 80044ba:	615a      	str	r2, [r3, #20]
            previous_timer -> tx_timer_internal_active_next =  next_timer;
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	693a      	ldr	r2, [r7, #16]
 80044c0:	611a      	str	r2, [r3, #16]

            /* Determine if the head pointer needs to be updated.  */
            if (*(list_head) == timer_ptr)
 80044c2:	697b      	ldr	r3, [r7, #20]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	687a      	ldr	r2, [r7, #4]
 80044c8:	429a      	cmp	r2, r3
 80044ca:	d105      	bne.n	80044d8 <_tx_timer_system_deactivate+0x5c>
            {

                /* Update the next timer in the list with the list head pointer.  */
                next_timer -> tx_timer_internal_list_head =  list_head;
 80044cc:	693b      	ldr	r3, [r7, #16]
 80044ce:	697a      	ldr	r2, [r7, #20]
 80044d0:	619a      	str	r2, [r3, #24]

                /* Update the head pointer.  */
                *(list_head) =  next_timer;
 80044d2:	697b      	ldr	r3, [r7, #20]
 80044d4:	693a      	ldr	r2, [r7, #16]
 80044d6:	601a      	str	r2, [r3, #0]
            }
        }

        /* Clear the timer's list head pointer.  */
        timer_ptr -> tx_timer_internal_list_head =  TX_NULL;
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	2200      	movs	r2, #0
 80044dc:	619a      	str	r2, [r3, #24]
    }
}
 80044de:	bf00      	nop
 80044e0:	371c      	adds	r7, #28
 80044e2:	46bd      	mov	sp, r7
 80044e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e8:	4770      	bx	lr
	...

080044ec <_tx_timer_thread_entry>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
#ifndef TX_TIMER_PROCESS_IN_ISR
VOID  _tx_timer_thread_entry(ULONG timer_thread_input)
{
 80044ec:	b580      	push	{r7, lr}
 80044ee:	b098      	sub	sp, #96	@ 0x60
 80044f0:	af00      	add	r7, sp, #0
 80044f2:	6078      	str	r0, [r7, #4]
TX_TIMER_INTERNAL           *reactivate_timer;
TX_TIMER_INTERNAL           *next_timer;
TX_TIMER_INTERNAL           *previous_timer;
TX_TIMER_INTERNAL           *current_timer;
VOID                        (*timeout_function)(ULONG id);
ULONG                       timeout_param =  ((ULONG) 0);
 80044f4:	2300      	movs	r3, #0
 80044f6:	657b      	str	r3, [r7, #84]	@ 0x54
#endif


    /* Make sure the timer input is correct.  This also gets rid of the
       silly compiler warnings.  */
    if (timer_thread_input == TX_TIMER_ID)
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	4a73      	ldr	r2, [pc, #460]	@ (80046c8 <_tx_timer_thread_entry+0x1dc>)
 80044fc:	4293      	cmp	r3, r2
 80044fe:	f040 80de 	bne.w	80046be <_tx_timer_thread_entry+0x1d2>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8004502:	f3ef 8310 	mrs	r3, PRIMASK
 8004506:	643b      	str	r3, [r7, #64]	@ 0x40
    return(posture);
 8004508:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
    int_posture = __get_interrupt_posture();
 800450a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    __asm__ volatile ("CPSID i" : : : "memory");
 800450c:	b672      	cpsid	i
    return(int_posture);
 800450e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
        {

            /* First, move the current list pointer and clear the timer
               expired value.  This allows the interrupt handling portion
               to continue looking for timer expirations.  */
            TX_DISABLE
 8004510:	65fb      	str	r3, [r7, #92]	@ 0x5c

            /* Save the current timer expiration list pointer.  */
            expired_timers =  *_tx_timer_current_ptr;
 8004512:	4b6e      	ldr	r3, [pc, #440]	@ (80046cc <_tx_timer_thread_entry+0x1e0>)
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	60fb      	str	r3, [r7, #12]

            /* Modify the head pointer in the first timer in the list, if there
               is one!  */
            if (expired_timers != TX_NULL)
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	2b00      	cmp	r3, #0
 800451e:	d003      	beq.n	8004528 <_tx_timer_thread_entry+0x3c>
            {

                expired_timers -> tx_timer_internal_list_head =  &expired_timers;
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	f107 020c 	add.w	r2, r7, #12
 8004526:	619a      	str	r2, [r3, #24]
            }

            /* Set the current list pointer to NULL.  */
            *_tx_timer_current_ptr =  TX_NULL;
 8004528:	4b68      	ldr	r3, [pc, #416]	@ (80046cc <_tx_timer_thread_entry+0x1e0>)
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	2200      	movs	r2, #0
 800452e:	601a      	str	r2, [r3, #0]

            /* Move the current pointer up one timer entry wrap if we get to
               the end of the list.  */
            _tx_timer_current_ptr =  TX_TIMER_POINTER_ADD(_tx_timer_current_ptr, 1);
 8004530:	4b66      	ldr	r3, [pc, #408]	@ (80046cc <_tx_timer_thread_entry+0x1e0>)
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	3304      	adds	r3, #4
 8004536:	4a65      	ldr	r2, [pc, #404]	@ (80046cc <_tx_timer_thread_entry+0x1e0>)
 8004538:	6013      	str	r3, [r2, #0]
            if (_tx_timer_current_ptr == _tx_timer_list_end)
 800453a:	4b64      	ldr	r3, [pc, #400]	@ (80046cc <_tx_timer_thread_entry+0x1e0>)
 800453c:	681a      	ldr	r2, [r3, #0]
 800453e:	4b64      	ldr	r3, [pc, #400]	@ (80046d0 <_tx_timer_thread_entry+0x1e4>)
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	429a      	cmp	r2, r3
 8004544:	d103      	bne.n	800454e <_tx_timer_thread_entry+0x62>
            {

                _tx_timer_current_ptr =  _tx_timer_list_start;
 8004546:	4b63      	ldr	r3, [pc, #396]	@ (80046d4 <_tx_timer_thread_entry+0x1e8>)
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	4a60      	ldr	r2, [pc, #384]	@ (80046cc <_tx_timer_thread_entry+0x1e0>)
 800454c:	6013      	str	r3, [r2, #0]
            }

            /* Clear the expired flag.  */
            _tx_timer_expired =  TX_FALSE;
 800454e:	4b62      	ldr	r3, [pc, #392]	@ (80046d8 <_tx_timer_thread_entry+0x1ec>)
 8004550:	2200      	movs	r2, #0
 8004552:	601a      	str	r2, [r3, #0]
 8004554:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004556:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8004558:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800455a:	f383 8810 	msr	PRIMASK, r3
}
 800455e:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8004560:	f3ef 8310 	mrs	r3, PRIMASK
 8004564:	63bb      	str	r3, [r7, #56]	@ 0x38
    return(posture);
 8004566:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
    int_posture = __get_interrupt_posture();
 8004568:	637b      	str	r3, [r7, #52]	@ 0x34
    __asm__ volatile ("CPSID i" : : : "memory");
 800456a:	b672      	cpsid	i
    return(int_posture);
 800456c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34

            /* Restore interrupts temporarily.  */
            TX_RESTORE

            /* Disable interrupts again.  */
            TX_DISABLE
 800456e:	65fb      	str	r3, [r7, #92]	@ 0x5c

            /* Next, process the expiration of the associated timers at this
               time slot.  */
            while (expired_timers != TX_NULL)
 8004570:	e07f      	b.n	8004672 <_tx_timer_thread_entry+0x186>
            {

                /* Something is on the list.  Remove it and process the expiration.  */
                current_timer =  expired_timers;
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	64fb      	str	r3, [r7, #76]	@ 0x4c

                /* Pickup the next timer.  */
                next_timer =  expired_timers -> tx_timer_internal_active_next;
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	691b      	ldr	r3, [r3, #16]
 800457a:	64bb      	str	r3, [r7, #72]	@ 0x48

                /* Set the reactivate_timer to NULL.  */
                reactivate_timer =  TX_NULL;
 800457c:	2300      	movs	r3, #0
 800457e:	60bb      	str	r3, [r7, #8]

                /* Determine if this is the only timer.  */
                if (current_timer == next_timer)
 8004580:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004582:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004584:	429a      	cmp	r2, r3
 8004586:	d102      	bne.n	800458e <_tx_timer_thread_entry+0xa2>
                {

                    /* Yes, this is the only timer in the list.  */

                    /* Set the head pointer to NULL.  */
                    expired_timers =  TX_NULL;
 8004588:	2300      	movs	r3, #0
 800458a:	60fb      	str	r3, [r7, #12]
 800458c:	e00e      	b.n	80045ac <_tx_timer_thread_entry+0xc0>
                {

                    /* No, not the only expired timer.  */

                    /* Remove this timer from the expired list.  */
                    previous_timer =                                   current_timer -> tx_timer_internal_active_previous;
 800458e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004590:	695b      	ldr	r3, [r3, #20]
 8004592:	647b      	str	r3, [r7, #68]	@ 0x44
                    next_timer -> tx_timer_internal_active_previous =  previous_timer;
 8004594:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004596:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004598:	615a      	str	r2, [r3, #20]
                    previous_timer -> tx_timer_internal_active_next =  next_timer;
 800459a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800459c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800459e:	611a      	str	r2, [r3, #16]

                    /* Modify the next timer's list head to point at the current list head.  */
                    next_timer -> tx_timer_internal_list_head =  &expired_timers;
 80045a0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80045a2:	f107 020c 	add.w	r2, r7, #12
 80045a6:	619a      	str	r2, [r3, #24]

                    /* Set the list head pointer.  */
                    expired_timers =  next_timer;
 80045a8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80045aa:	60fb      	str	r3, [r7, #12]

                /* In any case, the timer is now off of the expired list.  */

                /* Determine if the timer has expired or if it is just a really
                   big timer that needs to be placed in the list again.  */
                if (current_timer -> tx_timer_internal_remaining_ticks > TX_TIMER_ENTRIES)
 80045ac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	2b20      	cmp	r3, #32
 80045b2:	d911      	bls.n	80045d8 <_tx_timer_thread_entry+0xec>
                    }
#endif

                    /* Decrement the remaining ticks of the timer.  */
                    current_timer -> tx_timer_internal_remaining_ticks =
                            current_timer -> tx_timer_internal_remaining_ticks - TX_TIMER_ENTRIES;
 80045b4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	f1a3 0220 	sub.w	r2, r3, #32
                    current_timer -> tx_timer_internal_remaining_ticks =
 80045bc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80045be:	601a      	str	r2, [r3, #0]

                    /* Set the timeout function to NULL in order to bypass the
                       expiration.  */
                    timeout_function =  TX_NULL;
 80045c0:	2300      	movs	r3, #0
 80045c2:	65bb      	str	r3, [r7, #88]	@ 0x58

                    /* Make the timer appear that it is still active while interrupts
                       are enabled.  This will permit proper processing of a timer
                       deactivate from an ISR.  */
                    current_timer -> tx_timer_internal_list_head =    &reactivate_timer;
 80045c4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80045c6:	f107 0208 	add.w	r2, r7, #8
 80045ca:	619a      	str	r2, [r3, #24]
                    current_timer -> tx_timer_internal_active_next =  current_timer;
 80045cc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80045ce:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80045d0:	611a      	str	r2, [r3, #16]

                    /* Setup the temporary timer list head pointer.  */
                    reactivate_timer =  current_timer;
 80045d2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80045d4:	60bb      	str	r3, [r7, #8]
 80045d6:	e01a      	b.n	800460e <_tx_timer_thread_entry+0x122>
                    }
#endif

                    /* Copy the calling function and ID into local variables before interrupts
                       are re-enabled.  */
                    timeout_function =  current_timer -> tx_timer_internal_timeout_function;
 80045d8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80045da:	689b      	ldr	r3, [r3, #8]
 80045dc:	65bb      	str	r3, [r7, #88]	@ 0x58
                    timeout_param =     current_timer -> tx_timer_internal_timeout_param;
 80045de:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80045e0:	68db      	ldr	r3, [r3, #12]
 80045e2:	657b      	str	r3, [r7, #84]	@ 0x54

                    /* Copy the reinitialize ticks into the remaining ticks.  */
                    current_timer -> tx_timer_internal_remaining_ticks =  current_timer -> tx_timer_internal_re_initialize_ticks;
 80045e4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80045e6:	685a      	ldr	r2, [r3, #4]
 80045e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80045ea:	601a      	str	r2, [r3, #0]

                    /* Determine if the timer should be reactivated.  */
                    if (current_timer -> tx_timer_internal_remaining_ticks != ((ULONG) 0))
 80045ec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d009      	beq.n	8004608 <_tx_timer_thread_entry+0x11c>

                        /* Make the timer appear that it is still active while processing
                           the expiration routine and with interrupts enabled.  This will
                           permit proper processing of a timer deactivate from both the
                           expiration routine and an ISR.  */
                        current_timer -> tx_timer_internal_list_head =    &reactivate_timer;
 80045f4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80045f6:	f107 0208 	add.w	r2, r7, #8
 80045fa:	619a      	str	r2, [r3, #24]
                        current_timer -> tx_timer_internal_active_next =  current_timer;
 80045fc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80045fe:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004600:	611a      	str	r2, [r3, #16]

                        /* Setup the temporary timer list head pointer.  */
                        reactivate_timer =  current_timer;
 8004602:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004604:	60bb      	str	r3, [r7, #8]
 8004606:	e002      	b.n	800460e <_tx_timer_thread_entry+0x122>
                    else
                    {

                        /* Set the list pointer of this timer to NULL.  This is used to indicate
                           the timer is no longer active.  */
                        current_timer -> tx_timer_internal_list_head =  TX_NULL;
 8004608:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800460a:	2200      	movs	r2, #0
 800460c:	619a      	str	r2, [r3, #24]
                    }
                }

                /* Set pointer to indicate the expired timer that is currently being processed.  */
                _tx_timer_expired_timer_ptr =  current_timer;
 800460e:	4a33      	ldr	r2, [pc, #204]	@ (80046dc <_tx_timer_thread_entry+0x1f0>)
 8004610:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004612:	6013      	str	r3, [r2, #0]
 8004614:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004616:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8004618:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800461a:	f383 8810 	msr	PRIMASK, r3
}
 800461e:	bf00      	nop

                /* Restore interrupts for timer expiration call.  */
                TX_RESTORE

                /* Call the timer-expiration function, if non-NULL.  */
                if (timeout_function != TX_NULL)
 8004620:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004622:	2b00      	cmp	r3, #0
 8004624:	d002      	beq.n	800462c <_tx_timer_thread_entry+0x140>
                {

                    (timeout_function) (timeout_param);
 8004626:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004628:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 800462a:	4798      	blx	r3
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800462c:	f3ef 8310 	mrs	r3, PRIMASK
 8004630:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 8004632:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    int_posture = __get_interrupt_posture();
 8004634:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 8004636:	b672      	cpsid	i
    return(int_posture);
 8004638:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
                }

                /* Lockout interrupts again.  */
                TX_DISABLE
 800463a:	65fb      	str	r3, [r7, #92]	@ 0x5c

                /* Clear expired timer pointer.  */
                _tx_timer_expired_timer_ptr =  TX_NULL;
 800463c:	4b27      	ldr	r3, [pc, #156]	@ (80046dc <_tx_timer_thread_entry+0x1f0>)
 800463e:	2200      	movs	r2, #0
 8004640:	601a      	str	r2, [r3, #0]

                /* Determine if the timer needs to be reactivated.  */
                if (reactivate_timer == current_timer)
 8004642:	68bb      	ldr	r3, [r7, #8]
 8004644:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004646:	429a      	cmp	r2, r3
 8004648:	d105      	bne.n	8004656 <_tx_timer_thread_entry+0x16a>
#else

                    /* Reactivate through the timer activate function.  */

                    /* Clear the list head for the timer activate call.  */
                    current_timer -> tx_timer_internal_list_head = TX_NULL;
 800464a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800464c:	2200      	movs	r2, #0
 800464e:	619a      	str	r2, [r3, #24]

                    /* Activate the current timer.  */
                    _tx_timer_system_activate(current_timer);
 8004650:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8004652:	f7ff feb1 	bl	80043b8 <_tx_timer_system_activate>
 8004656:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004658:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800465a:	69bb      	ldr	r3, [r7, #24]
 800465c:	f383 8810 	msr	PRIMASK, r3
}
 8004660:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8004662:	f3ef 8310 	mrs	r3, PRIMASK
 8004666:	623b      	str	r3, [r7, #32]
    return(posture);
 8004668:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800466a:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800466c:	b672      	cpsid	i
    return(int_posture);
 800466e:	69fb      	ldr	r3, [r7, #28]

                /* Restore interrupts.  */
                TX_RESTORE

                /* Lockout interrupts again.  */
                TX_DISABLE
 8004670:	65fb      	str	r3, [r7, #92]	@ 0x5c
            while (expired_timers != TX_NULL)
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	2b00      	cmp	r3, #0
 8004676:	f47f af7c 	bne.w	8004572 <_tx_timer_thread_entry+0x86>

            /* Finally, suspend this thread and wait for the next expiration.  */

            /* Determine if another expiration took place while we were in this
               thread.  If so, process another expiration.  */
            if (_tx_timer_expired == TX_FALSE)
 800467a:	4b17      	ldr	r3, [pc, #92]	@ (80046d8 <_tx_timer_thread_entry+0x1ec>)
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	2b00      	cmp	r3, #0
 8004680:	d116      	bne.n	80046b0 <_tx_timer_thread_entry+0x1c4>
            {

                /* Otherwise, no timer expiration, so suspend the thread.  */

                /* Build pointer to the timer thread.  */
                thread_ptr =  &_tx_timer_thread;
 8004682:	4b17      	ldr	r3, [pc, #92]	@ (80046e0 <_tx_timer_thread_entry+0x1f4>)
 8004684:	653b      	str	r3, [r7, #80]	@ 0x50

                /* Set the status to suspending, in order to indicate the
                   suspension is in progress.  */
                thread_ptr -> tx_thread_state =  TX_SUSPENDED;
 8004686:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004688:	2203      	movs	r2, #3
 800468a:	631a      	str	r2, [r3, #48]	@ 0x30
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Set the suspending flag. */
                thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800468c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800468e:	2201      	movs	r2, #1
 8004690:	639a      	str	r2, [r3, #56]	@ 0x38

                /* Increment the preempt disable count prior to suspending.  */
                _tx_thread_preempt_disable++;
 8004692:	4b14      	ldr	r3, [pc, #80]	@ (80046e4 <_tx_timer_thread_entry+0x1f8>)
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	3301      	adds	r3, #1
 8004698:	4a12      	ldr	r2, [pc, #72]	@ (80046e4 <_tx_timer_thread_entry+0x1f8>)
 800469a:	6013      	str	r3, [r2, #0]
 800469c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800469e:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80046a0:	697b      	ldr	r3, [r7, #20]
 80046a2:	f383 8810 	msr	PRIMASK, r3
}
 80046a6:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Call actual thread suspension routine.  */
                _tx_thread_system_suspend(thread_ptr);
 80046a8:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 80046aa:	f7ff fc41 	bl	8003f30 <_tx_thread_system_suspend>
 80046ae:	e728      	b.n	8004502 <_tx_timer_thread_entry+0x16>
 80046b0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80046b2:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80046b4:	693b      	ldr	r3, [r7, #16]
 80046b6:	f383 8810 	msr	PRIMASK, r3
}
 80046ba:	bf00      	nop
            TX_DISABLE
 80046bc:	e721      	b.n	8004502 <_tx_timer_thread_entry+0x16>

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif

}
 80046be:	bf00      	nop
 80046c0:	3760      	adds	r7, #96	@ 0x60
 80046c2:	46bd      	mov	sp, r7
 80046c4:	bd80      	pop	{r7, pc}
 80046c6:	bf00      	nop
 80046c8:	4154494d 	.word	0x4154494d
 80046cc:	24000758 	.word	0x24000758
 80046d0:	24000754 	.word	0x24000754
 80046d4:	24000750 	.word	0x24000750
 80046d8:	2400075c 	.word	0x2400075c
 80046dc:	24000768 	.word	0x24000768
 80046e0:	2400076c 	.word	0x2400076c
 80046e4:	240006bc 	.word	0x240006bc

080046e8 <_txe_byte_allocate>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_byte_allocate(TX_BYTE_POOL *pool_ptr, VOID **memory_ptr,
                                    ULONG memory_size,  ULONG wait_option)
{
 80046e8:	b580      	push	{r7, lr}
 80046ea:	b08a      	sub	sp, #40	@ 0x28
 80046ec:	af00      	add	r7, sp, #0
 80046ee:	60f8      	str	r0, [r7, #12]
 80046f0:	60b9      	str	r1, [r7, #8]
 80046f2:	607a      	str	r2, [r7, #4]
 80046f4:	603b      	str	r3, [r7, #0]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 80046f6:	2300      	movs	r3, #0
 80046f8:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Check for an invalid byte pool pointer.  */
    if (pool_ptr == TX_NULL)
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d102      	bne.n	8004706 <_txe_byte_allocate+0x1e>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 8004700:	2302      	movs	r3, #2
 8004702:	627b      	str	r3, [r7, #36]	@ 0x24
 8004704:	e029      	b.n	800475a <_txe_byte_allocate+0x72>
    }

    /* Now check for invalid pool ID.  */
    else if  (pool_ptr -> tx_byte_pool_id != TX_BYTE_POOL_ID)
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	4a2d      	ldr	r2, [pc, #180]	@ (80047c0 <_txe_byte_allocate+0xd8>)
 800470c:	4293      	cmp	r3, r2
 800470e:	d002      	beq.n	8004716 <_txe_byte_allocate+0x2e>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 8004710:	2302      	movs	r3, #2
 8004712:	627b      	str	r3, [r7, #36]	@ 0x24
 8004714:	e021      	b.n	800475a <_txe_byte_allocate+0x72>
    }

    /* Check for an invalid destination for return pointer.  */
    else if (memory_ptr == TX_NULL)
 8004716:	68bb      	ldr	r3, [r7, #8]
 8004718:	2b00      	cmp	r3, #0
 800471a:	d102      	bne.n	8004722 <_txe_byte_allocate+0x3a>
    {

        /* Null destination pointer, return appropriate error.  */
        status =  TX_PTR_ERROR;
 800471c:	2303      	movs	r3, #3
 800471e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004720:	e01b      	b.n	800475a <_txe_byte_allocate+0x72>
    }

    /* Check for an invalid memory size.  */
    else if (memory_size == ((ULONG) 0))
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	2b00      	cmp	r3, #0
 8004726:	d102      	bne.n	800472e <_txe_byte_allocate+0x46>
    {

        /* Error in size, return appropriate error.  */
        status =  TX_SIZE_ERROR;
 8004728:	2305      	movs	r3, #5
 800472a:	627b      	str	r3, [r7, #36]	@ 0x24
 800472c:	e015      	b.n	800475a <_txe_byte_allocate+0x72>
    }

    /* Determine if the size is greater than the pool size.  */
    else if (memory_size > pool_ptr -> tx_byte_pool_size)
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	69db      	ldr	r3, [r3, #28]
 8004732:	687a      	ldr	r2, [r7, #4]
 8004734:	429a      	cmp	r2, r3
 8004736:	d902      	bls.n	800473e <_txe_byte_allocate+0x56>
    {

        /* Error in size, return appropriate error.  */
        status =  TX_SIZE_ERROR;
 8004738:	2305      	movs	r3, #5
 800473a:	627b      	str	r3, [r7, #36]	@ 0x24
 800473c:	e00d      	b.n	800475a <_txe_byte_allocate+0x72>
    else
    {

        /* Check for a wait option error.  Only threads are allowed any form of
           suspension.  */
        if (wait_option != TX_NO_WAIT)
 800473e:	683b      	ldr	r3, [r7, #0]
 8004740:	2b00      	cmp	r3, #0
 8004742:	d00a      	beq.n	800475a <_txe_byte_allocate+0x72>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8004744:	f3ef 8305 	mrs	r3, IPSR
 8004748:	61fb      	str	r3, [r7, #28]
    return(ipsr_value);
 800474a:	69fa      	ldr	r2, [r7, #28]
        {

            /* Is call from ISR or Initialization?  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800474c:	4b1d      	ldr	r3, [pc, #116]	@ (80047c4 <_txe_byte_allocate+0xdc>)
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	4313      	orrs	r3, r2
 8004752:	2b00      	cmp	r3, #0
 8004754:	d001      	beq.n	800475a <_txe_byte_allocate+0x72>
            {

                /* A non-thread is trying to suspend, return appropriate error code.  */
                status =  TX_WAIT_ERROR;
 8004756:	2304      	movs	r3, #4
 8004758:	627b      	str	r3, [r7, #36]	@ 0x24
        }
    }
#ifndef TX_TIMER_PROCESS_IN_ISR

    /* Check for timer execution.  */
    if (status == TX_SUCCESS)
 800475a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800475c:	2b00      	cmp	r3, #0
 800475e:	d108      	bne.n	8004772 <_txe_byte_allocate+0x8a>
    {

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(thread_ptr)
 8004760:	4b19      	ldr	r3, [pc, #100]	@ (80047c8 <_txe_byte_allocate+0xe0>)
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	623b      	str	r3, [r7, #32]

        /* Check for invalid caller of this function.  First check for a calling thread.  */
        if (thread_ptr == &_tx_timer_thread)
 8004766:	6a3b      	ldr	r3, [r7, #32]
 8004768:	4a18      	ldr	r2, [pc, #96]	@ (80047cc <_txe_byte_allocate+0xe4>)
 800476a:	4293      	cmp	r3, r2
 800476c:	d101      	bne.n	8004772 <_txe_byte_allocate+0x8a>
        {

            /* Invalid caller of this function, return appropriate error code.  */
            status =  TX_CALLER_ERROR;
 800476e:	2313      	movs	r3, #19
 8004770:	627b      	str	r3, [r7, #36]	@ 0x24
        }
    }
#endif

    /* Is everything still okay?  */
    if (status == TX_SUCCESS)
 8004772:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004774:	2b00      	cmp	r3, #0
 8004776:	d114      	bne.n	80047a2 <_txe_byte_allocate+0xba>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8004778:	f3ef 8305 	mrs	r3, IPSR
 800477c:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 800477e:	69ba      	ldr	r2, [r7, #24]
    {

        /* Check for interrupt call.  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8004780:	4b10      	ldr	r3, [pc, #64]	@ (80047c4 <_txe_byte_allocate+0xdc>)
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	4313      	orrs	r3, r2
 8004786:	2b00      	cmp	r3, #0
 8004788:	d00b      	beq.n	80047a2 <_txe_byte_allocate+0xba>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800478a:	f3ef 8305 	mrs	r3, IPSR
 800478e:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 8004790:	697a      	ldr	r2, [r7, #20]
        {

            /* Now, make sure the call is from an interrupt and not initialization.  */
            if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 8004792:	4b0c      	ldr	r3, [pc, #48]	@ (80047c4 <_txe_byte_allocate+0xdc>)
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	4313      	orrs	r3, r2
 8004798:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800479c:	d201      	bcs.n	80047a2 <_txe_byte_allocate+0xba>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800479e:	2313      	movs	r3, #19
 80047a0:	627b      	str	r3, [r7, #36]	@ 0x24
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 80047a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d106      	bne.n	80047b6 <_txe_byte_allocate+0xce>
    {

        /* Call actual byte memory allocate function.  */
        status =  _tx_byte_allocate(pool_ptr, memory_ptr, memory_size,  wait_option);
 80047a8:	683b      	ldr	r3, [r7, #0]
 80047aa:	687a      	ldr	r2, [r7, #4]
 80047ac:	68b9      	ldr	r1, [r7, #8]
 80047ae:	68f8      	ldr	r0, [r7, #12]
 80047b0:	f7fe f838 	bl	8002824 <_tx_byte_allocate>
 80047b4:	6278      	str	r0, [r7, #36]	@ 0x24
    }

    /* Return completion status.  */
    return(status);
 80047b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80047b8:	4618      	mov	r0, r3
 80047ba:	3728      	adds	r7, #40	@ 0x28
 80047bc:	46bd      	mov	sp, r7
 80047be:	bd80      	pop	{r7, pc}
 80047c0:	42595445 	.word	0x42595445
 80047c4:	24000010 	.word	0x24000010
 80047c8:	24000624 	.word	0x24000624
 80047cc:	2400076c 	.word	0x2400076c

080047d0 <_txe_byte_pool_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_byte_pool_create(TX_BYTE_POOL *pool_ptr, CHAR *name_ptr, VOID *pool_start, ULONG pool_size, UINT pool_control_block_size)
{
 80047d0:	b580      	push	{r7, lr}
 80047d2:	b092      	sub	sp, #72	@ 0x48
 80047d4:	af00      	add	r7, sp, #0
 80047d6:	60f8      	str	r0, [r7, #12]
 80047d8:	60b9      	str	r1, [r7, #8]
 80047da:	607a      	str	r2, [r7, #4]
 80047dc:	603b      	str	r3, [r7, #0]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 80047de:	2300      	movs	r3, #0
 80047e0:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Check for an invalid byte pool pointer.  */
    if (pool_ptr == TX_NULL)
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d102      	bne.n	80047ee <_txe_byte_pool_create+0x1e>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 80047e8:	2302      	movs	r3, #2
 80047ea:	647b      	str	r3, [r7, #68]	@ 0x44
 80047ec:	e075      	b.n	80048da <_txe_byte_pool_create+0x10a>
    }

    /* Now see if the pool control block size is valid.  */
    else if (pool_control_block_size != (sizeof(TX_BYTE_POOL)))
 80047ee:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80047f0:	2b34      	cmp	r3, #52	@ 0x34
 80047f2:	d002      	beq.n	80047fa <_txe_byte_pool_create+0x2a>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 80047f4:	2302      	movs	r3, #2
 80047f6:	647b      	str	r3, [r7, #68]	@ 0x44
 80047f8:	e06f      	b.n	80048da <_txe_byte_pool_create+0x10a>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80047fa:	f3ef 8310 	mrs	r3, PRIMASK
 80047fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 8004800:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 8004802:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 8004804:	b672      	cpsid	i
    return(int_posture);
 8004806:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 8004808:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 800480a:	4b3b      	ldr	r3, [pc, #236]	@ (80048f8 <_txe_byte_pool_create+0x128>)
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	3301      	adds	r3, #1
 8004810:	4a39      	ldr	r2, [pc, #228]	@ (80048f8 <_txe_byte_pool_create+0x128>)
 8004812:	6013      	str	r3, [r2, #0]
 8004814:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004816:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8004818:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800481a:	f383 8810 	msr	PRIMASK, r3
}
 800481e:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        next_pool =   _tx_byte_pool_created_ptr;
 8004820:	4b36      	ldr	r3, [pc, #216]	@ (80048fc <_txe_byte_pool_create+0x12c>)
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_byte_pool_created_count; i++)
 8004826:	2300      	movs	r3, #0
 8004828:	643b      	str	r3, [r7, #64]	@ 0x40
 800482a:	e009      	b.n	8004840 <_txe_byte_pool_create+0x70>
        {

            /* Determine if this byte pool matches the pool in the list.  */
            if (pool_ptr == next_pool)
 800482c:	68fa      	ldr	r2, [r7, #12]
 800482e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004830:	429a      	cmp	r2, r3
 8004832:	d00b      	beq.n	800484c <_txe_byte_pool_create+0x7c>
            }
            else
            {

                /* Move to the next pool.  */
                next_pool =  next_pool -> tx_byte_pool_created_next;
 8004834:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004836:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004838:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_byte_pool_created_count; i++)
 800483a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800483c:	3301      	adds	r3, #1
 800483e:	643b      	str	r3, [r7, #64]	@ 0x40
 8004840:	4b2f      	ldr	r3, [pc, #188]	@ (8004900 <_txe_byte_pool_create+0x130>)
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004846:	429a      	cmp	r2, r3
 8004848:	d3f0      	bcc.n	800482c <_txe_byte_pool_create+0x5c>
 800484a:	e000      	b.n	800484e <_txe_byte_pool_create+0x7e>
                break;
 800484c:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800484e:	f3ef 8310 	mrs	r3, PRIMASK
 8004852:	623b      	str	r3, [r7, #32]
    return(posture);
 8004854:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 8004856:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 8004858:	b672      	cpsid	i
    return(int_posture);
 800485a:	69fb      	ldr	r3, [r7, #28]
            }
        }

        /* Disable interrupts.  */
        TX_DISABLE
 800485c:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 800485e:	4b26      	ldr	r3, [pc, #152]	@ (80048f8 <_txe_byte_pool_create+0x128>)
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	3b01      	subs	r3, #1
 8004864:	4a24      	ldr	r2, [pc, #144]	@ (80048f8 <_txe_byte_pool_create+0x128>)
 8004866:	6013      	str	r3, [r2, #0]
 8004868:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800486a:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800486c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800486e:	f383 8810 	msr	PRIMASK, r3
}
 8004872:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 8004874:	f7ff fa22 	bl	8003cbc <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate pool.  */
        if (pool_ptr == next_pool)
 8004878:	68fa      	ldr	r2, [r7, #12]
 800487a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800487c:	429a      	cmp	r2, r3
 800487e:	d102      	bne.n	8004886 <_txe_byte_pool_create+0xb6>
        {

            /* Pool is already created, return appropriate error code.  */
            status =  TX_POOL_ERROR;
 8004880:	2302      	movs	r3, #2
 8004882:	647b      	str	r3, [r7, #68]	@ 0x44
 8004884:	e029      	b.n	80048da <_txe_byte_pool_create+0x10a>
        }

        /* Check for an invalid starting address.  */
        else if (pool_start == TX_NULL)
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	2b00      	cmp	r3, #0
 800488a:	d102      	bne.n	8004892 <_txe_byte_pool_create+0xc2>
        {

            /* Null starting address pointer, return appropriate error.  */
            status =  TX_PTR_ERROR;
 800488c:	2303      	movs	r3, #3
 800488e:	647b      	str	r3, [r7, #68]	@ 0x44
 8004890:	e023      	b.n	80048da <_txe_byte_pool_create+0x10a>
        }

        /* Check for invalid pool size.  */
        else if (pool_size < TX_BYTE_POOL_MIN)
 8004892:	683b      	ldr	r3, [r7, #0]
 8004894:	2b63      	cmp	r3, #99	@ 0x63
 8004896:	d802      	bhi.n	800489e <_txe_byte_pool_create+0xce>
        {

            /* Pool not big enough, return appropriate error.  */
            status =  TX_SIZE_ERROR;
 8004898:	2305      	movs	r3, #5
 800489a:	647b      	str	r3, [r7, #68]	@ 0x44
 800489c:	e01d      	b.n	80048da <_txe_byte_pool_create+0x10a>
        {

#ifndef TX_TIMER_PROCESS_IN_ISR

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 800489e:	4b19      	ldr	r3, [pc, #100]	@ (8004904 <_txe_byte_pool_create+0x134>)
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	637b      	str	r3, [r7, #52]	@ 0x34

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (thread_ptr == &_tx_timer_thread)
 80048a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80048a6:	4a18      	ldr	r2, [pc, #96]	@ (8004908 <_txe_byte_pool_create+0x138>)
 80048a8:	4293      	cmp	r3, r2
 80048aa:	d101      	bne.n	80048b0 <_txe_byte_pool_create+0xe0>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 80048ac:	2313      	movs	r3, #19
 80048ae:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80048b0:	f3ef 8305 	mrs	r3, IPSR
 80048b4:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 80048b6:	69ba      	ldr	r2, [r7, #24]
            }
#endif

            /* Check for interrupt call.  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 80048b8:	4b14      	ldr	r3, [pc, #80]	@ (800490c <_txe_byte_pool_create+0x13c>)
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	4313      	orrs	r3, r2
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d00b      	beq.n	80048da <_txe_byte_pool_create+0x10a>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80048c2:	f3ef 8305 	mrs	r3, IPSR
 80048c6:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 80048c8:	697a      	ldr	r2, [r7, #20]
            {

                /* Now, make sure the call is from an interrupt and not initialization.  */
                if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 80048ca:	4b10      	ldr	r3, [pc, #64]	@ (800490c <_txe_byte_pool_create+0x13c>)
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	4313      	orrs	r3, r2
 80048d0:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 80048d4:	d201      	bcs.n	80048da <_txe_byte_pool_create+0x10a>
                {

                    /* Invalid caller of this function, return appropriate error code.  */
                    status =  TX_CALLER_ERROR;
 80048d6:	2313      	movs	r3, #19
 80048d8:	647b      	str	r3, [r7, #68]	@ 0x44
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 80048da:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d106      	bne.n	80048ee <_txe_byte_pool_create+0x11e>
    {

        /* Call actual byte pool create function.  */
        status =  _tx_byte_pool_create(pool_ptr, name_ptr, pool_start, pool_size);
 80048e0:	683b      	ldr	r3, [r7, #0]
 80048e2:	687a      	ldr	r2, [r7, #4]
 80048e4:	68b9      	ldr	r1, [r7, #8]
 80048e6:	68f8      	ldr	r0, [r7, #12]
 80048e8:	f7fe f8de 	bl	8002aa8 <_tx_byte_pool_create>
 80048ec:	6478      	str	r0, [r7, #68]	@ 0x44
    }

    /* Return completion status.  */
    return(status);
 80048ee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 80048f0:	4618      	mov	r0, r3
 80048f2:	3748      	adds	r7, #72	@ 0x48
 80048f4:	46bd      	mov	sp, r7
 80048f6:	bd80      	pop	{r7, pc}
 80048f8:	240006bc 	.word	0x240006bc
 80048fc:	24000614 	.word	0x24000614
 8004900:	24000618 	.word	0x24000618
 8004904:	24000624 	.word	0x24000624
 8004908:	2400076c 	.word	0x2400076c
 800490c:	24000010 	.word	0x24000010

08004910 <_txe_mutex_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_mutex_create(TX_MUTEX *mutex_ptr, CHAR *name_ptr, UINT inherit, UINT mutex_control_block_size)
{
 8004910:	b580      	push	{r7, lr}
 8004912:	b092      	sub	sp, #72	@ 0x48
 8004914:	af00      	add	r7, sp, #0
 8004916:	60f8      	str	r0, [r7, #12]
 8004918:	60b9      	str	r1, [r7, #8]
 800491a:	607a      	str	r2, [r7, #4]
 800491c:	603b      	str	r3, [r7, #0]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800491e:	2300      	movs	r3, #0
 8004920:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Check for an invalid mutex pointer.  */
    if (mutex_ptr == TX_NULL)
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	2b00      	cmp	r3, #0
 8004926:	d102      	bne.n	800492e <_txe_mutex_create+0x1e>
    {

        /* Mutex pointer is invalid, return appropriate error code.  */
        status =  TX_MUTEX_ERROR;
 8004928:	231c      	movs	r3, #28
 800492a:	647b      	str	r3, [r7, #68]	@ 0x44
 800492c:	e053      	b.n	80049d6 <_txe_mutex_create+0xc6>
    }

    /* Now check to make sure the control block is the correct size.  */
    else if (mutex_control_block_size != (sizeof(TX_MUTEX)))
 800492e:	683b      	ldr	r3, [r7, #0]
 8004930:	2b34      	cmp	r3, #52	@ 0x34
 8004932:	d002      	beq.n	800493a <_txe_mutex_create+0x2a>
    {

        /* Mutex pointer is invalid, return appropriate error code.  */
        status =  TX_MUTEX_ERROR;
 8004934:	231c      	movs	r3, #28
 8004936:	647b      	str	r3, [r7, #68]	@ 0x44
 8004938:	e04d      	b.n	80049d6 <_txe_mutex_create+0xc6>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800493a:	f3ef 8310 	mrs	r3, PRIMASK
 800493e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 8004940:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 8004942:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 8004944:	b672      	cpsid	i
    return(int_posture);
 8004946:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 8004948:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 800494a:	4b3a      	ldr	r3, [pc, #232]	@ (8004a34 <_txe_mutex_create+0x124>)
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	3301      	adds	r3, #1
 8004950:	4a38      	ldr	r2, [pc, #224]	@ (8004a34 <_txe_mutex_create+0x124>)
 8004952:	6013      	str	r3, [r2, #0]
 8004954:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004956:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8004958:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800495a:	f383 8810 	msr	PRIMASK, r3
}
 800495e:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        next_mutex =   _tx_mutex_created_ptr;
 8004960:	4b35      	ldr	r3, [pc, #212]	@ (8004a38 <_txe_mutex_create+0x128>)
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_mutex_created_count; i++)
 8004966:	2300      	movs	r3, #0
 8004968:	643b      	str	r3, [r7, #64]	@ 0x40
 800496a:	e009      	b.n	8004980 <_txe_mutex_create+0x70>
        {

            /* Determine if this mutex matches the mutex in the list.  */
            if (mutex_ptr == next_mutex)
 800496c:	68fa      	ldr	r2, [r7, #12]
 800496e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004970:	429a      	cmp	r2, r3
 8004972:	d00b      	beq.n	800498c <_txe_mutex_create+0x7c>
            }
            else
            {

                /* Move to the next mutex.  */
                next_mutex =  next_mutex -> tx_mutex_created_next;
 8004974:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004976:	6a1b      	ldr	r3, [r3, #32]
 8004978:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_mutex_created_count; i++)
 800497a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800497c:	3301      	adds	r3, #1
 800497e:	643b      	str	r3, [r7, #64]	@ 0x40
 8004980:	4b2e      	ldr	r3, [pc, #184]	@ (8004a3c <_txe_mutex_create+0x12c>)
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004986:	429a      	cmp	r2, r3
 8004988:	d3f0      	bcc.n	800496c <_txe_mutex_create+0x5c>
 800498a:	e000      	b.n	800498e <_txe_mutex_create+0x7e>
                break;
 800498c:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800498e:	f3ef 8310 	mrs	r3, PRIMASK
 8004992:	623b      	str	r3, [r7, #32]
    return(posture);
 8004994:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 8004996:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 8004998:	b672      	cpsid	i
    return(int_posture);
 800499a:	69fb      	ldr	r3, [r7, #28]
            }
        }

        /* Disable interrupts.  */
        TX_DISABLE
 800499c:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 800499e:	4b25      	ldr	r3, [pc, #148]	@ (8004a34 <_txe_mutex_create+0x124>)
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	3b01      	subs	r3, #1
 80049a4:	4a23      	ldr	r2, [pc, #140]	@ (8004a34 <_txe_mutex_create+0x124>)
 80049a6:	6013      	str	r3, [r2, #0]
 80049a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049aa:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80049ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049ae:	f383 8810 	msr	PRIMASK, r3
}
 80049b2:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 80049b4:	f7ff f982 	bl	8003cbc <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate mutex.  */
        if (mutex_ptr == next_mutex)
 80049b8:	68fa      	ldr	r2, [r7, #12]
 80049ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80049bc:	429a      	cmp	r2, r3
 80049be:	d102      	bne.n	80049c6 <_txe_mutex_create+0xb6>
        {

            /* Mutex is already created, return appropriate error code.  */
            status =  TX_MUTEX_ERROR;
 80049c0:	231c      	movs	r3, #28
 80049c2:	647b      	str	r3, [r7, #68]	@ 0x44
 80049c4:	e007      	b.n	80049d6 <_txe_mutex_create+0xc6>
        }
        else
        {

            /* Check for a valid inherit option.  */
            if (inherit != TX_INHERIT)
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	2b01      	cmp	r3, #1
 80049ca:	d004      	beq.n	80049d6 <_txe_mutex_create+0xc6>
            {

                if (inherit != TX_NO_INHERIT)
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d001      	beq.n	80049d6 <_txe_mutex_create+0xc6>
                {

                    /* Inherit option is illegal.  */
                    status =  TX_INHERIT_ERROR;
 80049d2:	231f      	movs	r3, #31
 80049d4:	647b      	str	r3, [r7, #68]	@ 0x44
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 80049d6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d11d      	bne.n	8004a18 <_txe_mutex_create+0x108>
    {

#ifndef TX_TIMER_PROCESS_IN_ISR

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(thread_ptr)
 80049dc:	4b18      	ldr	r3, [pc, #96]	@ (8004a40 <_txe_mutex_create+0x130>)
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	637b      	str	r3, [r7, #52]	@ 0x34

        /* Check for invalid caller of this function.  First check for a calling thread.  */
        if (thread_ptr == &_tx_timer_thread)
 80049e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80049e4:	4a17      	ldr	r2, [pc, #92]	@ (8004a44 <_txe_mutex_create+0x134>)
 80049e6:	4293      	cmp	r3, r2
 80049e8:	d101      	bne.n	80049ee <_txe_mutex_create+0xde>
        {

            /* Invalid caller of this function, return appropriate error code.  */
            status =  TX_CALLER_ERROR;
 80049ea:	2313      	movs	r3, #19
 80049ec:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80049ee:	f3ef 8305 	mrs	r3, IPSR
 80049f2:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 80049f4:	69ba      	ldr	r2, [r7, #24]
        }
#endif

        /* Check for interrupt call.  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 80049f6:	4b14      	ldr	r3, [pc, #80]	@ (8004a48 <_txe_mutex_create+0x138>)
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	4313      	orrs	r3, r2
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d00b      	beq.n	8004a18 <_txe_mutex_create+0x108>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8004a00:	f3ef 8305 	mrs	r3, IPSR
 8004a04:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 8004a06:	697a      	ldr	r2, [r7, #20]
        {

            /* Now, make sure the call is from an interrupt and not initialization.  */
            if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 8004a08:	4b0f      	ldr	r3, [pc, #60]	@ (8004a48 <_txe_mutex_create+0x138>)
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	4313      	orrs	r3, r2
 8004a0e:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 8004a12:	d201      	bcs.n	8004a18 <_txe_mutex_create+0x108>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 8004a14:	2313      	movs	r3, #19
 8004a16:	647b      	str	r3, [r7, #68]	@ 0x44
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8004a18:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d105      	bne.n	8004a2a <_txe_mutex_create+0x11a>
    {

        /* Call actual mutex create function.  */
        status =  _tx_mutex_create(mutex_ptr, name_ptr, inherit);
 8004a1e:	687a      	ldr	r2, [r7, #4]
 8004a20:	68b9      	ldr	r1, [r7, #8]
 8004a22:	68f8      	ldr	r0, [r7, #12]
 8004a24:	f7fe fa96 	bl	8002f54 <_tx_mutex_create>
 8004a28:	6478      	str	r0, [r7, #68]	@ 0x44
    }

    /* Return completion status.  */
    return(status);
 8004a2a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 8004a2c:	4618      	mov	r0, r3
 8004a2e:	3748      	adds	r7, #72	@ 0x48
 8004a30:	46bd      	mov	sp, r7
 8004a32:	bd80      	pop	{r7, pc}
 8004a34:	240006bc 	.word	0x240006bc
 8004a38:	24000604 	.word	0x24000604
 8004a3c:	24000608 	.word	0x24000608
 8004a40:	24000624 	.word	0x24000624
 8004a44:	2400076c 	.word	0x2400076c
 8004a48:	24000010 	.word	0x24000010

08004a4c <_txe_queue_create>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_queue_create(TX_QUEUE *queue_ptr, CHAR *name_ptr, UINT message_size,
                        VOID *queue_start, ULONG queue_size, UINT queue_control_block_size)
{
 8004a4c:	b580      	push	{r7, lr}
 8004a4e:	b094      	sub	sp, #80	@ 0x50
 8004a50:	af02      	add	r7, sp, #8
 8004a52:	60f8      	str	r0, [r7, #12]
 8004a54:	60b9      	str	r1, [r7, #8]
 8004a56:	607a      	str	r2, [r7, #4]
 8004a58:	603b      	str	r3, [r7, #0]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 8004a5a:	2300      	movs	r3, #0
 8004a5c:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Check for an invalid queue pointer.  */
    if (queue_ptr == TX_NULL)
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d102      	bne.n	8004a6a <_txe_queue_create+0x1e>
    {

        /* Queue pointer is invalid, return appropriate error code.  */
        status =  TX_QUEUE_ERROR;
 8004a64:	2309      	movs	r3, #9
 8004a66:	647b      	str	r3, [r7, #68]	@ 0x44
 8004a68:	e083      	b.n	8004b72 <_txe_queue_create+0x126>
    }

    /* Now check for a valid control block size.  */
    else if (queue_control_block_size != (sizeof(TX_QUEUE)))
 8004a6a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004a6c:	2b38      	cmp	r3, #56	@ 0x38
 8004a6e:	d002      	beq.n	8004a76 <_txe_queue_create+0x2a>
    {

        /* Queue pointer is invalid, return appropriate error code.  */
        status =  TX_QUEUE_ERROR;
 8004a70:	2309      	movs	r3, #9
 8004a72:	647b      	str	r3, [r7, #68]	@ 0x44
 8004a74:	e07d      	b.n	8004b72 <_txe_queue_create+0x126>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8004a76:	f3ef 8310 	mrs	r3, PRIMASK
 8004a7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 8004a7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 8004a7e:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 8004a80:	b672      	cpsid	i
    return(int_posture);
 8004a82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 8004a84:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 8004a86:	4b43      	ldr	r3, [pc, #268]	@ (8004b94 <_txe_queue_create+0x148>)
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	3301      	adds	r3, #1
 8004a8c:	4a41      	ldr	r2, [pc, #260]	@ (8004b94 <_txe_queue_create+0x148>)
 8004a8e:	6013      	str	r3, [r2, #0]
 8004a90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a92:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8004a94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a96:	f383 8810 	msr	PRIMASK, r3
}
 8004a9a:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        next_queue =   _tx_queue_created_ptr;
 8004a9c:	4b3e      	ldr	r3, [pc, #248]	@ (8004b98 <_txe_queue_create+0x14c>)
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_queue_created_count; i++)
 8004aa2:	2300      	movs	r3, #0
 8004aa4:	643b      	str	r3, [r7, #64]	@ 0x40
 8004aa6:	e009      	b.n	8004abc <_txe_queue_create+0x70>
        {

            /* Determine if this queue matches the queue in the list.  */
            if (queue_ptr == next_queue)
 8004aa8:	68fa      	ldr	r2, [r7, #12]
 8004aaa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004aac:	429a      	cmp	r2, r3
 8004aae:	d00b      	beq.n	8004ac8 <_txe_queue_create+0x7c>
            }
            else
            {

                /* Move to the next queue.  */
                next_queue =  next_queue -> tx_queue_created_next;
 8004ab0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004ab2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ab4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_queue_created_count; i++)
 8004ab6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004ab8:	3301      	adds	r3, #1
 8004aba:	643b      	str	r3, [r7, #64]	@ 0x40
 8004abc:	4b37      	ldr	r3, [pc, #220]	@ (8004b9c <_txe_queue_create+0x150>)
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004ac2:	429a      	cmp	r2, r3
 8004ac4:	d3f0      	bcc.n	8004aa8 <_txe_queue_create+0x5c>
 8004ac6:	e000      	b.n	8004aca <_txe_queue_create+0x7e>
                break;
 8004ac8:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8004aca:	f3ef 8310 	mrs	r3, PRIMASK
 8004ace:	623b      	str	r3, [r7, #32]
    return(posture);
 8004ad0:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 8004ad2:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 8004ad4:	b672      	cpsid	i
    return(int_posture);
 8004ad6:	69fb      	ldr	r3, [r7, #28]
            }
        }

        /* Disable interrupts.  */
        TX_DISABLE
 8004ad8:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 8004ada:	4b2e      	ldr	r3, [pc, #184]	@ (8004b94 <_txe_queue_create+0x148>)
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	3b01      	subs	r3, #1
 8004ae0:	4a2c      	ldr	r2, [pc, #176]	@ (8004b94 <_txe_queue_create+0x148>)
 8004ae2:	6013      	str	r3, [r2, #0]
 8004ae4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ae6:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8004ae8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004aea:	f383 8810 	msr	PRIMASK, r3
}
 8004aee:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 8004af0:	f7ff f8e4 	bl	8003cbc <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate queue.  */
        if (queue_ptr == next_queue)
 8004af4:	68fa      	ldr	r2, [r7, #12]
 8004af6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004af8:	429a      	cmp	r2, r3
 8004afa:	d102      	bne.n	8004b02 <_txe_queue_create+0xb6>
        {

            /* Queue is already created, return appropriate error code.  */
            status =  TX_QUEUE_ERROR;
 8004afc:	2309      	movs	r3, #9
 8004afe:	647b      	str	r3, [r7, #68]	@ 0x44
 8004b00:	e037      	b.n	8004b72 <_txe_queue_create+0x126>
        }

        /* Check the starting address of the queue.  */
        else if (queue_start == TX_NULL)
 8004b02:	683b      	ldr	r3, [r7, #0]
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d102      	bne.n	8004b0e <_txe_queue_create+0xc2>
        {

            /* Invalid starting address of queue.  */
            status =  TX_PTR_ERROR;
 8004b08:	2303      	movs	r3, #3
 8004b0a:	647b      	str	r3, [r7, #68]	@ 0x44
 8004b0c:	e031      	b.n	8004b72 <_txe_queue_create+0x126>
        }

        /* Check for an invalid message size - less than 1.  */
        else if (message_size < TX_1_ULONG)
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d102      	bne.n	8004b1a <_txe_queue_create+0xce>
        {

            /* Invalid message size specified.  */
            status =  TX_SIZE_ERROR;
 8004b14:	2305      	movs	r3, #5
 8004b16:	647b      	str	r3, [r7, #68]	@ 0x44
 8004b18:	e02b      	b.n	8004b72 <_txe_queue_create+0x126>
        }

        /* Check for an invalid message size - greater than 16.  */
        else if (message_size > TX_16_ULONG)
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	2b10      	cmp	r3, #16
 8004b1e:	d902      	bls.n	8004b26 <_txe_queue_create+0xda>
        {

            /* Invalid message size specified.  */
            status =  TX_SIZE_ERROR;
 8004b20:	2305      	movs	r3, #5
 8004b22:	647b      	str	r3, [r7, #68]	@ 0x44
 8004b24:	e025      	b.n	8004b72 <_txe_queue_create+0x126>
        }

        /* Check on the queue size.  */
        else if ((queue_size/(sizeof(ULONG))) < message_size)
 8004b26:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004b28:	089b      	lsrs	r3, r3, #2
 8004b2a:	687a      	ldr	r2, [r7, #4]
 8004b2c:	429a      	cmp	r2, r3
 8004b2e:	d902      	bls.n	8004b36 <_txe_queue_create+0xea>
        {

            /* Invalid queue size specified.  */
            status =  TX_SIZE_ERROR;
 8004b30:	2305      	movs	r3, #5
 8004b32:	647b      	str	r3, [r7, #68]	@ 0x44
 8004b34:	e01d      	b.n	8004b72 <_txe_queue_create+0x126>
        {

#ifndef TX_TIMER_PROCESS_IN_ISR

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 8004b36:	4b1a      	ldr	r3, [pc, #104]	@ (8004ba0 <_txe_queue_create+0x154>)
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	637b      	str	r3, [r7, #52]	@ 0x34

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (thread_ptr == &_tx_timer_thread)
 8004b3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004b3e:	4a19      	ldr	r2, [pc, #100]	@ (8004ba4 <_txe_queue_create+0x158>)
 8004b40:	4293      	cmp	r3, r2
 8004b42:	d101      	bne.n	8004b48 <_txe_queue_create+0xfc>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 8004b44:	2313      	movs	r3, #19
 8004b46:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8004b48:	f3ef 8305 	mrs	r3, IPSR
 8004b4c:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 8004b4e:	69ba      	ldr	r2, [r7, #24]
            }
#endif

            /* Check for interrupt call.  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8004b50:	4b15      	ldr	r3, [pc, #84]	@ (8004ba8 <_txe_queue_create+0x15c>)
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	4313      	orrs	r3, r2
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d00b      	beq.n	8004b72 <_txe_queue_create+0x126>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8004b5a:	f3ef 8305 	mrs	r3, IPSR
 8004b5e:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 8004b60:	697a      	ldr	r2, [r7, #20]
            {

                /* Now, make sure the call is from an interrupt and not initialization.  */
                if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 8004b62:	4b11      	ldr	r3, [pc, #68]	@ (8004ba8 <_txe_queue_create+0x15c>)
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	4313      	orrs	r3, r2
 8004b68:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 8004b6c:	d201      	bcs.n	8004b72 <_txe_queue_create+0x126>
                {

                    /* Invalid caller of this function, return appropriate error code.  */
                    status =  TX_CALLER_ERROR;
 8004b6e:	2313      	movs	r3, #19
 8004b70:	647b      	str	r3, [r7, #68]	@ 0x44
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8004b72:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d108      	bne.n	8004b8a <_txe_queue_create+0x13e>
    {

        /* Call actual queue create function.  */
        status =  _tx_queue_create(queue_ptr, name_ptr, message_size, queue_start, queue_size);
 8004b78:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004b7a:	9300      	str	r3, [sp, #0]
 8004b7c:	683b      	ldr	r3, [r7, #0]
 8004b7e:	687a      	ldr	r2, [r7, #4]
 8004b80:	68b9      	ldr	r1, [r7, #8]
 8004b82:	68f8      	ldr	r0, [r7, #12]
 8004b84:	f7fe fdd6 	bl	8003734 <_tx_queue_create>
 8004b88:	6478      	str	r0, [r7, #68]	@ 0x44
    }

    /* Return completion status.  */
    return(status);
 8004b8a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 8004b8c:	4618      	mov	r0, r3
 8004b8e:	3748      	adds	r7, #72	@ 0x48
 8004b90:	46bd      	mov	sp, r7
 8004b92:	bd80      	pop	{r7, pc}
 8004b94:	240006bc 	.word	0x240006bc
 8004b98:	240005f4 	.word	0x240005f4
 8004b9c:	240005f8 	.word	0x240005f8
 8004ba0:	24000624 	.word	0x24000624
 8004ba4:	2400076c 	.word	0x2400076c
 8004ba8:	24000010 	.word	0x24000010

08004bac <_txe_semaphore_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_semaphore_create(TX_SEMAPHORE *semaphore_ptr, CHAR *name_ptr, ULONG initial_count, UINT semaphore_control_block_size)
{
 8004bac:	b580      	push	{r7, lr}
 8004bae:	b092      	sub	sp, #72	@ 0x48
 8004bb0:	af00      	add	r7, sp, #0
 8004bb2:	60f8      	str	r0, [r7, #12]
 8004bb4:	60b9      	str	r1, [r7, #8]
 8004bb6:	607a      	str	r2, [r7, #4]
 8004bb8:	603b      	str	r3, [r7, #0]
TX_THREAD           *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 8004bba:	2300      	movs	r3, #0
 8004bbc:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Check for an invalid semaphore pointer.  */
    if (semaphore_ptr == TX_NULL)
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d102      	bne.n	8004bca <_txe_semaphore_create+0x1e>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 8004bc4:	230c      	movs	r3, #12
 8004bc6:	647b      	str	r3, [r7, #68]	@ 0x44
 8004bc8:	e054      	b.n	8004c74 <_txe_semaphore_create+0xc8>
    }

    /* Now check for a valid semaphore ID.  */
    else if (semaphore_control_block_size != (sizeof(TX_SEMAPHORE)))
 8004bca:	683b      	ldr	r3, [r7, #0]
 8004bcc:	2b1c      	cmp	r3, #28
 8004bce:	d002      	beq.n	8004bd6 <_txe_semaphore_create+0x2a>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 8004bd0:	230c      	movs	r3, #12
 8004bd2:	647b      	str	r3, [r7, #68]	@ 0x44
 8004bd4:	e04e      	b.n	8004c74 <_txe_semaphore_create+0xc8>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8004bd6:	f3ef 8310 	mrs	r3, PRIMASK
 8004bda:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 8004bdc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 8004bde:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 8004be0:	b672      	cpsid	i
    return(int_posture);
 8004be2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 8004be4:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 8004be6:	4b36      	ldr	r3, [pc, #216]	@ (8004cc0 <_txe_semaphore_create+0x114>)
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	3301      	adds	r3, #1
 8004bec:	4a34      	ldr	r2, [pc, #208]	@ (8004cc0 <_txe_semaphore_create+0x114>)
 8004bee:	6013      	str	r3, [r2, #0]
 8004bf0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004bf2:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8004bf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bf6:	f383 8810 	msr	PRIMASK, r3
}
 8004bfa:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        next_semaphore =  _tx_semaphore_created_ptr;
 8004bfc:	4b31      	ldr	r3, [pc, #196]	@ (8004cc4 <_txe_semaphore_create+0x118>)
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_semaphore_created_count; i++)
 8004c02:	2300      	movs	r3, #0
 8004c04:	643b      	str	r3, [r7, #64]	@ 0x40
 8004c06:	e009      	b.n	8004c1c <_txe_semaphore_create+0x70>
        {

            /* Determine if this semaphore matches the current semaphore in the list.  */
            if (semaphore_ptr == next_semaphore)
 8004c08:	68fa      	ldr	r2, [r7, #12]
 8004c0a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004c0c:	429a      	cmp	r2, r3
 8004c0e:	d00b      	beq.n	8004c28 <_txe_semaphore_create+0x7c>
            }
            else
            {

                /* Move to next semaphore.  */
                next_semaphore =  next_semaphore -> tx_semaphore_created_next;
 8004c10:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004c12:	695b      	ldr	r3, [r3, #20]
 8004c14:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_semaphore_created_count; i++)
 8004c16:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004c18:	3301      	adds	r3, #1
 8004c1a:	643b      	str	r3, [r7, #64]	@ 0x40
 8004c1c:	4b2a      	ldr	r3, [pc, #168]	@ (8004cc8 <_txe_semaphore_create+0x11c>)
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004c22:	429a      	cmp	r2, r3
 8004c24:	d3f0      	bcc.n	8004c08 <_txe_semaphore_create+0x5c>
 8004c26:	e000      	b.n	8004c2a <_txe_semaphore_create+0x7e>
                break;
 8004c28:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8004c2a:	f3ef 8310 	mrs	r3, PRIMASK
 8004c2e:	623b      	str	r3, [r7, #32]
    return(posture);
 8004c30:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 8004c32:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 8004c34:	b672      	cpsid	i
    return(int_posture);
 8004c36:	69fb      	ldr	r3, [r7, #28]
            }
        }

        /* Disable interrupts.  */
        TX_DISABLE
 8004c38:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 8004c3a:	4b21      	ldr	r3, [pc, #132]	@ (8004cc0 <_txe_semaphore_create+0x114>)
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	3b01      	subs	r3, #1
 8004c40:	4a1f      	ldr	r2, [pc, #124]	@ (8004cc0 <_txe_semaphore_create+0x114>)
 8004c42:	6013      	str	r3, [r2, #0]
 8004c44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c46:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8004c48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c4a:	f383 8810 	msr	PRIMASK, r3
}
 8004c4e:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 8004c50:	f7ff f834 	bl	8003cbc <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate semaphore.  */
        if (semaphore_ptr == next_semaphore)
 8004c54:	68fa      	ldr	r2, [r7, #12]
 8004c56:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004c58:	429a      	cmp	r2, r3
 8004c5a:	d102      	bne.n	8004c62 <_txe_semaphore_create+0xb6>
        {

            /* Semaphore is already created, return appropriate error code.  */
            status =  TX_SEMAPHORE_ERROR;
 8004c5c:	230c      	movs	r3, #12
 8004c5e:	647b      	str	r3, [r7, #68]	@ 0x44
 8004c60:	e008      	b.n	8004c74 <_txe_semaphore_create+0xc8>
#ifndef TX_TIMER_PROCESS_IN_ISR
        else
        {

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 8004c62:	4b1a      	ldr	r3, [pc, #104]	@ (8004ccc <_txe_semaphore_create+0x120>)
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	637b      	str	r3, [r7, #52]	@ 0x34

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (thread_ptr == &_tx_timer_thread)
 8004c68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004c6a:	4a19      	ldr	r2, [pc, #100]	@ (8004cd0 <_txe_semaphore_create+0x124>)
 8004c6c:	4293      	cmp	r3, r2
 8004c6e:	d101      	bne.n	8004c74 <_txe_semaphore_create+0xc8>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 8004c70:	2313      	movs	r3, #19
 8004c72:	647b      	str	r3, [r7, #68]	@ 0x44
        }
#endif
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8004c74:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d114      	bne.n	8004ca4 <_txe_semaphore_create+0xf8>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8004c7a:	f3ef 8305 	mrs	r3, IPSR
 8004c7e:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 8004c80:	69ba      	ldr	r2, [r7, #24]
    {

        /* Check for interrupt call.  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8004c82:	4b14      	ldr	r3, [pc, #80]	@ (8004cd4 <_txe_semaphore_create+0x128>)
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	4313      	orrs	r3, r2
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d00b      	beq.n	8004ca4 <_txe_semaphore_create+0xf8>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8004c8c:	f3ef 8305 	mrs	r3, IPSR
 8004c90:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 8004c92:	697a      	ldr	r2, [r7, #20]
        {

            /* Now, make sure the call is from an interrupt and not initialization.  */
            if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 8004c94:	4b0f      	ldr	r3, [pc, #60]	@ (8004cd4 <_txe_semaphore_create+0x128>)
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	4313      	orrs	r3, r2
 8004c9a:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 8004c9e:	d201      	bcs.n	8004ca4 <_txe_semaphore_create+0xf8>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 8004ca0:	2313      	movs	r3, #19
 8004ca2:	647b      	str	r3, [r7, #68]	@ 0x44
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8004ca4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d105      	bne.n	8004cb6 <_txe_semaphore_create+0x10a>
    {

        /* Call actual semaphore create function.  */
        status =  _tx_semaphore_create(semaphore_ptr, name_ptr, initial_count);
 8004caa:	687a      	ldr	r2, [r7, #4]
 8004cac:	68b9      	ldr	r1, [r7, #8]
 8004cae:	68f8      	ldr	r0, [r7, #12]
 8004cb0:	f7fe fdb4 	bl	800381c <_tx_semaphore_create>
 8004cb4:	6478      	str	r0, [r7, #68]	@ 0x44
    }

    /* Return completion status.  */
    return(status);
 8004cb6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 8004cb8:	4618      	mov	r0, r3
 8004cba:	3748      	adds	r7, #72	@ 0x48
 8004cbc:	46bd      	mov	sp, r7
 8004cbe:	bd80      	pop	{r7, pc}
 8004cc0:	240006bc 	.word	0x240006bc
 8004cc4:	240005ec 	.word	0x240005ec
 8004cc8:	240005f0 	.word	0x240005f0
 8004ccc:	24000624 	.word	0x24000624
 8004cd0:	2400076c 	.word	0x2400076c
 8004cd4:	24000010 	.word	0x24000010

08004cd8 <_txe_thread_create>:
UINT    _txe_thread_create(TX_THREAD *thread_ptr, CHAR *name_ptr,
                VOID (*entry_function)(ULONG id), ULONG entry_input,
                VOID *stack_start, ULONG stack_size,
                UINT priority, UINT preempt_threshold,
                ULONG time_slice, UINT auto_start, UINT thread_control_block_size)
{
 8004cd8:	b580      	push	{r7, lr}
 8004cda:	b09a      	sub	sp, #104	@ 0x68
 8004cdc:	af06      	add	r7, sp, #24
 8004cde:	60f8      	str	r0, [r7, #12]
 8004ce0:	60b9      	str	r1, [r7, #8]
 8004ce2:	607a      	str	r2, [r7, #4]
 8004ce4:	603b      	str	r3, [r7, #0]
TX_THREAD       *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 8004ce6:	2300      	movs	r3, #0
 8004ce8:	64fb      	str	r3, [r7, #76]	@ 0x4c

    /* Check for an invalid thread pointer.  */
    if (thread_ptr == TX_NULL)
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d102      	bne.n	8004cf6 <_txe_thread_create+0x1e>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 8004cf0:	230e      	movs	r3, #14
 8004cf2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004cf4:	e0bb      	b.n	8004e6e <_txe_thread_create+0x196>
    }

    /* Now check for invalid thread control block size.  */
    else if (thread_control_block_size != (sizeof(TX_THREAD)))
 8004cf6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004cf8:	2bb0      	cmp	r3, #176	@ 0xb0
 8004cfa:	d002      	beq.n	8004d02 <_txe_thread_create+0x2a>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 8004cfc:	230e      	movs	r3, #14
 8004cfe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004d00:	e0b5      	b.n	8004e6e <_txe_thread_create+0x196>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8004d02:	f3ef 8310 	mrs	r3, PRIMASK
 8004d06:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 8004d08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    int_posture = __get_interrupt_posture();
 8004d0a:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 8004d0c:	b672      	cpsid	i
    return(int_posture);
 8004d0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 8004d10:	63fb      	str	r3, [r7, #60]	@ 0x3c

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 8004d12:	4b64      	ldr	r3, [pc, #400]	@ (8004ea4 <_txe_thread_create+0x1cc>)
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	3301      	adds	r3, #1
 8004d18:	4a62      	ldr	r2, [pc, #392]	@ (8004ea4 <_txe_thread_create+0x1cc>)
 8004d1a:	6013      	str	r3, [r2, #0]
 8004d1c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004d1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8004d20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d22:	f383 8810 	msr	PRIMASK, r3
}
 8004d26:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        break_flag =   TX_FALSE;
 8004d28:	2300      	movs	r3, #0
 8004d2a:	64bb      	str	r3, [r7, #72]	@ 0x48
        next_thread =  _tx_thread_created_ptr;
 8004d2c:	4b5e      	ldr	r3, [pc, #376]	@ (8004ea8 <_txe_thread_create+0x1d0>)
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	643b      	str	r3, [r7, #64]	@ 0x40
        work_ptr =     TX_VOID_TO_UCHAR_POINTER_CONVERT(stack_start);
 8004d32:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004d34:	63bb      	str	r3, [r7, #56]	@ 0x38
        work_ptr =     TX_UCHAR_POINTER_ADD(work_ptr, (stack_size - ((ULONG) 1)));
 8004d36:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004d38:	3b01      	subs	r3, #1
 8004d3a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004d3c:	4413      	add	r3, r2
 8004d3e:	63bb      	str	r3, [r7, #56]	@ 0x38
        stack_end =    TX_UCHAR_TO_VOID_POINTER_CONVERT(work_ptr);
 8004d40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d42:	637b      	str	r3, [r7, #52]	@ 0x34
        for (i = ((ULONG) 0); i < _tx_thread_created_count; i++)
 8004d44:	2300      	movs	r3, #0
 8004d46:	647b      	str	r3, [r7, #68]	@ 0x44
 8004d48:	e02b      	b.n	8004da2 <_txe_thread_create+0xca>
        {

            /* Determine if this thread matches the thread in the list.  */
            if (thread_ptr == next_thread)
 8004d4a:	68fa      	ldr	r2, [r7, #12]
 8004d4c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004d4e:	429a      	cmp	r2, r3
 8004d50:	d101      	bne.n	8004d56 <_txe_thread_create+0x7e>
            {

                /* Set the break flag.  */
                break_flag =  TX_TRUE;
 8004d52:	2301      	movs	r3, #1
 8004d54:	64bb      	str	r3, [r7, #72]	@ 0x48
            }

            /* Determine if we need to break the loop.  */
            if (break_flag == TX_TRUE)
 8004d56:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004d58:	2b01      	cmp	r3, #1
 8004d5a:	d028      	beq.n	8004dae <_txe_thread_create+0xd6>
                /* Yes, break out of the loop.  */
                break;
            }

            /* Check the stack pointer to see if it overlaps with this thread's stack.  */
            if (stack_start >= next_thread -> tx_thread_stack_start)
 8004d5c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004d5e:	68db      	ldr	r3, [r3, #12]
 8004d60:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004d62:	429a      	cmp	r2, r3
 8004d64:	d308      	bcc.n	8004d78 <_txe_thread_create+0xa0>
            {

                if (stack_start < next_thread -> tx_thread_stack_end)
 8004d66:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004d68:	691b      	ldr	r3, [r3, #16]
 8004d6a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004d6c:	429a      	cmp	r2, r3
 8004d6e:	d203      	bcs.n	8004d78 <_txe_thread_create+0xa0>
                {

                    /* This stack overlaps with an existing thread, clear the stack pointer to
                       force a stack error below.  */
                    stack_start =  TX_NULL;
 8004d70:	2300      	movs	r3, #0
 8004d72:	65bb      	str	r3, [r7, #88]	@ 0x58

                    /* Set the break flag.  */
                    break_flag =  TX_TRUE;
 8004d74:	2301      	movs	r3, #1
 8004d76:	64bb      	str	r3, [r7, #72]	@ 0x48
                }
            }

            /* Check the end of the stack to see if it is inside this thread's stack area as well.  */
            if (stack_end >= next_thread -> tx_thread_stack_start)
 8004d78:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004d7a:	68db      	ldr	r3, [r3, #12]
 8004d7c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004d7e:	429a      	cmp	r2, r3
 8004d80:	d308      	bcc.n	8004d94 <_txe_thread_create+0xbc>
            {

                if (stack_end < next_thread -> tx_thread_stack_end)
 8004d82:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004d84:	691b      	ldr	r3, [r3, #16]
 8004d86:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004d88:	429a      	cmp	r2, r3
 8004d8a:	d203      	bcs.n	8004d94 <_txe_thread_create+0xbc>
                {

                    /* This stack overlaps with an existing thread, clear the stack pointer to
                       force a stack error below.  */
                    stack_start =  TX_NULL;
 8004d8c:	2300      	movs	r3, #0
 8004d8e:	65bb      	str	r3, [r7, #88]	@ 0x58

                    /* Set the break flag.  */
                    break_flag =  TX_TRUE;
 8004d90:	2301      	movs	r3, #1
 8004d92:	64bb      	str	r3, [r7, #72]	@ 0x48
                }
            }

            /* Move to the next thread.  */
            next_thread =  next_thread -> tx_thread_created_next;
 8004d94:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004d96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d9a:	643b      	str	r3, [r7, #64]	@ 0x40
        for (i = ((ULONG) 0); i < _tx_thread_created_count; i++)
 8004d9c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004d9e:	3301      	adds	r3, #1
 8004da0:	647b      	str	r3, [r7, #68]	@ 0x44
 8004da2:	4b42      	ldr	r3, [pc, #264]	@ (8004eac <_txe_thread_create+0x1d4>)
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004da8:	429a      	cmp	r2, r3
 8004daa:	d3ce      	bcc.n	8004d4a <_txe_thread_create+0x72>
 8004dac:	e000      	b.n	8004db0 <_txe_thread_create+0xd8>
                break;
 8004dae:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8004db0:	f3ef 8310 	mrs	r3, PRIMASK
 8004db4:	61fb      	str	r3, [r7, #28]
    return(posture);
 8004db6:	69fb      	ldr	r3, [r7, #28]
    int_posture = __get_interrupt_posture();
 8004db8:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("CPSID i" : : : "memory");
 8004dba:	b672      	cpsid	i
    return(int_posture);
 8004dbc:	69bb      	ldr	r3, [r7, #24]
        }

        /* Disable interrupts.  */
        TX_DISABLE
 8004dbe:	63fb      	str	r3, [r7, #60]	@ 0x3c

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 8004dc0:	4b38      	ldr	r3, [pc, #224]	@ (8004ea4 <_txe_thread_create+0x1cc>)
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	3b01      	subs	r3, #1
 8004dc6:	4a37      	ldr	r2, [pc, #220]	@ (8004ea4 <_txe_thread_create+0x1cc>)
 8004dc8:	6013      	str	r3, [r2, #0]
 8004dca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004dcc:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8004dce:	6a3b      	ldr	r3, [r7, #32]
 8004dd0:	f383 8810 	msr	PRIMASK, r3
}
 8004dd4:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 8004dd6:	f7fe ff71 	bl	8003cbc <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate thread.  */
        if (thread_ptr == next_thread)
 8004dda:	68fa      	ldr	r2, [r7, #12]
 8004ddc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004dde:	429a      	cmp	r2, r3
 8004de0:	d102      	bne.n	8004de8 <_txe_thread_create+0x110>
        {

            /* Thread is already created, return appropriate error code.  */
            status =  TX_THREAD_ERROR;
 8004de2:	230e      	movs	r3, #14
 8004de4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004de6:	e042      	b.n	8004e6e <_txe_thread_create+0x196>
        }

        /* Check for invalid starting address of stack.  */
        else if (stack_start == TX_NULL)
 8004de8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d102      	bne.n	8004df4 <_txe_thread_create+0x11c>
        {

            /* Invalid stack or entry point, return appropriate error code.  */
            status =  TX_PTR_ERROR;
 8004dee:	2303      	movs	r3, #3
 8004df0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004df2:	e03c      	b.n	8004e6e <_txe_thread_create+0x196>
        }

        /* Check for invalid thread entry point.  */
        else if (entry_function == TX_NULL)
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d102      	bne.n	8004e00 <_txe_thread_create+0x128>
        {

            /* Invalid stack or entry point, return appropriate error code.  */
            status =  TX_PTR_ERROR;
 8004dfa:	2303      	movs	r3, #3
 8004dfc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004dfe:	e036      	b.n	8004e6e <_txe_thread_create+0x196>
        }

        /* Check the stack size.  */
        else if (stack_size < ((ULONG) TX_MINIMUM_STACK))
 8004e00:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004e02:	2bc7      	cmp	r3, #199	@ 0xc7
 8004e04:	d802      	bhi.n	8004e0c <_txe_thread_create+0x134>
        {

            /* Stack is not big enough, return appropriate error code.  */
            status =  TX_SIZE_ERROR;
 8004e06:	2305      	movs	r3, #5
 8004e08:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004e0a:	e030      	b.n	8004e6e <_txe_thread_create+0x196>
        }

        /* Check the priority specified.  */
        else if (priority >= ((UINT) TX_MAX_PRIORITIES))
 8004e0c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004e0e:	2b1f      	cmp	r3, #31
 8004e10:	d902      	bls.n	8004e18 <_txe_thread_create+0x140>
        {

            /* Invalid priority selected, return appropriate error code.  */
            status =  TX_PRIORITY_ERROR;
 8004e12:	230f      	movs	r3, #15
 8004e14:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004e16:	e02a      	b.n	8004e6e <_txe_thread_create+0x196>
        }

        /* Check preemption threshold. */
        else if (preempt_threshold > priority)
 8004e18:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8004e1a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004e1c:	429a      	cmp	r2, r3
 8004e1e:	d902      	bls.n	8004e26 <_txe_thread_create+0x14e>
        {

            /* Invalid preempt threshold, return appropriate error code.  */
            status =  TX_THRESH_ERROR;
 8004e20:	2318      	movs	r3, #24
 8004e22:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004e24:	e023      	b.n	8004e6e <_txe_thread_create+0x196>
        }

        /* Check the start selection.  */
        else if (auto_start > TX_AUTO_START)
 8004e26:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004e28:	2b01      	cmp	r3, #1
 8004e2a:	d902      	bls.n	8004e32 <_txe_thread_create+0x15a>
        {

            /* Invalid auto start selection, return appropriate error code.  */
            status =  TX_START_ERROR;
 8004e2c:	2310      	movs	r3, #16
 8004e2e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004e30:	e01d      	b.n	8004e6e <_txe_thread_create+0x196>
        {

#ifndef TX_TIMER_PROCESS_IN_ISR

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(current_thread)
 8004e32:	4b1f      	ldr	r3, [pc, #124]	@ (8004eb0 <_txe_thread_create+0x1d8>)
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	633b      	str	r3, [r7, #48]	@ 0x30

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (current_thread == &_tx_timer_thread)
 8004e38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e3a:	4a1e      	ldr	r2, [pc, #120]	@ (8004eb4 <_txe_thread_create+0x1dc>)
 8004e3c:	4293      	cmp	r3, r2
 8004e3e:	d101      	bne.n	8004e44 <_txe_thread_create+0x16c>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 8004e40:	2313      	movs	r3, #19
 8004e42:	64fb      	str	r3, [r7, #76]	@ 0x4c
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8004e44:	f3ef 8305 	mrs	r3, IPSR
 8004e48:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 8004e4a:	697a      	ldr	r2, [r7, #20]
            }
#endif

            /* Check for interrupt call.  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8004e4c:	4b1a      	ldr	r3, [pc, #104]	@ (8004eb8 <_txe_thread_create+0x1e0>)
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	4313      	orrs	r3, r2
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d00b      	beq.n	8004e6e <_txe_thread_create+0x196>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8004e56:	f3ef 8305 	mrs	r3, IPSR
 8004e5a:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 8004e5c:	693a      	ldr	r2, [r7, #16]
            {

                /* Now, make sure the call is from an interrupt and not initialization.  */
                if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 8004e5e:	4b16      	ldr	r3, [pc, #88]	@ (8004eb8 <_txe_thread_create+0x1e0>)
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	4313      	orrs	r3, r2
 8004e64:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 8004e68:	d201      	bcs.n	8004e6e <_txe_thread_create+0x196>
                {

                    /* Invalid caller of this function, return appropriate error code.  */
                    status =  TX_CALLER_ERROR;
 8004e6a:	2313      	movs	r3, #19
 8004e6c:	64fb      	str	r3, [r7, #76]	@ 0x4c
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8004e6e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d112      	bne.n	8004e9a <_txe_thread_create+0x1c2>
    {

        /* Call actual thread create function.  */
        status =  _tx_thread_create(thread_ptr, name_ptr, entry_function, entry_input,
 8004e74:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004e76:	9305      	str	r3, [sp, #20]
 8004e78:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004e7a:	9304      	str	r3, [sp, #16]
 8004e7c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004e7e:	9303      	str	r3, [sp, #12]
 8004e80:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004e82:	9302      	str	r3, [sp, #8]
 8004e84:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004e86:	9301      	str	r3, [sp, #4]
 8004e88:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004e8a:	9300      	str	r3, [sp, #0]
 8004e8c:	683b      	ldr	r3, [r7, #0]
 8004e8e:	687a      	ldr	r2, [r7, #4]
 8004e90:	68b9      	ldr	r1, [r7, #8]
 8004e92:	68f8      	ldr	r0, [r7, #12]
 8004e94:	f7fe fd14 	bl	80038c0 <_tx_thread_create>
 8004e98:	64f8      	str	r0, [r7, #76]	@ 0x4c
                        stack_start, stack_size, priority, preempt_threshold,
                        time_slice, auto_start);
    }

    /* Return completion status.  */
    return(status);
 8004e9a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
}
 8004e9c:	4618      	mov	r0, r3
 8004e9e:	3750      	adds	r7, #80	@ 0x50
 8004ea0:	46bd      	mov	sp, r7
 8004ea2:	bd80      	pop	{r7, pc}
 8004ea4:	240006bc 	.word	0x240006bc
 8004ea8:	2400062c 	.word	0x2400062c
 8004eac:	24000630 	.word	0x24000630
 8004eb0:	24000624 	.word	0x24000624
 8004eb4:	2400076c 	.word	0x2400076c
 8004eb8:	24000010 	.word	0x24000010

08004ebc <memset>:
 8004ebc:	4402      	add	r2, r0
 8004ebe:	4603      	mov	r3, r0
 8004ec0:	4293      	cmp	r3, r2
 8004ec2:	d100      	bne.n	8004ec6 <memset+0xa>
 8004ec4:	4770      	bx	lr
 8004ec6:	f803 1b01 	strb.w	r1, [r3], #1
 8004eca:	e7f9      	b.n	8004ec0 <memset+0x4>

08004ecc <__libc_init_array>:
 8004ecc:	b570      	push	{r4, r5, r6, lr}
 8004ece:	4d0d      	ldr	r5, [pc, #52]	@ (8004f04 <__libc_init_array+0x38>)
 8004ed0:	4c0d      	ldr	r4, [pc, #52]	@ (8004f08 <__libc_init_array+0x3c>)
 8004ed2:	1b64      	subs	r4, r4, r5
 8004ed4:	10a4      	asrs	r4, r4, #2
 8004ed6:	2600      	movs	r6, #0
 8004ed8:	42a6      	cmp	r6, r4
 8004eda:	d109      	bne.n	8004ef0 <__libc_init_array+0x24>
 8004edc:	4d0b      	ldr	r5, [pc, #44]	@ (8004f0c <__libc_init_array+0x40>)
 8004ede:	4c0c      	ldr	r4, [pc, #48]	@ (8004f10 <__libc_init_array+0x44>)
 8004ee0:	f000 f818 	bl	8004f14 <_init>
 8004ee4:	1b64      	subs	r4, r4, r5
 8004ee6:	10a4      	asrs	r4, r4, #2
 8004ee8:	2600      	movs	r6, #0
 8004eea:	42a6      	cmp	r6, r4
 8004eec:	d105      	bne.n	8004efa <__libc_init_array+0x2e>
 8004eee:	bd70      	pop	{r4, r5, r6, pc}
 8004ef0:	f855 3b04 	ldr.w	r3, [r5], #4
 8004ef4:	4798      	blx	r3
 8004ef6:	3601      	adds	r6, #1
 8004ef8:	e7ee      	b.n	8004ed8 <__libc_init_array+0xc>
 8004efa:	f855 3b04 	ldr.w	r3, [r5], #4
 8004efe:	4798      	blx	r3
 8004f00:	3601      	adds	r6, #1
 8004f02:	e7f2      	b.n	8004eea <__libc_init_array+0x1e>
 8004f04:	08004fa8 	.word	0x08004fa8
 8004f08:	08004fa8 	.word	0x08004fa8
 8004f0c:	08004fa8 	.word	0x08004fa8
 8004f10:	08004fac 	.word	0x08004fac

08004f14 <_init>:
 8004f14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f16:	bf00      	nop
 8004f18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004f1a:	bc08      	pop	{r3}
 8004f1c:	469e      	mov	lr, r3
 8004f1e:	4770      	bx	lr

08004f20 <_fini>:
 8004f20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f22:	bf00      	nop
 8004f24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004f26:	bc08      	pop	{r3}
 8004f28:	469e      	mov	lr, r3
 8004f2a:	4770      	bx	lr
