<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<HTML><HEAD>
<TITLE>Minimum Clock to Output Times</TITLE>

<link rel="stylesheet" type="text/css" href="css/reset.css">
<link rel="stylesheet" type="text/css" href="css/base.css">
<link rel="stylesheet" type="text/css" href="css/jquery-ui.css">
<link rel="stylesheet" type="text/css" href="css/jquery.layout-latest.css">
<link rel="stylesheet" type="text/css" href="css/override.css">

<script type="text/javascript" src="js/jquery.min.js"></script>
<script type="text/javascript" src="js/jquery-ui.min.js"></script>
<script type="text/javascript" src="js/jquery.layout-latest.js"></script>


</HEAD>

<BODY>
<TABLE>
<thead><TR  bgcolor="#BFBFBF">
<TH>Data Port</TH>
<TH>Clock Port</TH>
<TH>Rise</TH>
<TH>Fall</TH>
<TH>Clock Edge</TH>
<TH>Clock Reference</TH>
</TR>
</thead><tbody><TR >
<TD >_AS_IO</TD>
<TD >sclk</TD>
<TD >3.591</TD>
<TD >3.591</TD>
<TD >Fall</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR >
<TD >_DS_IO</TD>
<TD >sclk</TD>
<TD >3.710</TD>
<TD >3.710</TD>
<TD >Fall</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR >
<TD >DATA_IO[*]</TD>
<TD >sclk</TD>
<TD >12.586</TD>
<TD >12.586</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;DATA_IO[0]</TD>
<TD >sclk</TD>
<TD >13.667</TD>
<TD >13.667</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;DATA_IO[1]</TD>
<TD >sclk</TD>
<TD >13.591</TD>
<TD >13.591</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;DATA_IO[2]</TD>
<TD >sclk</TD>
<TD >13.105</TD>
<TD >13.105</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;DATA_IO[3]</TD>
<TD >sclk</TD>
<TD >13.386</TD>
<TD >13.386</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;DATA_IO[4]</TD>
<TD >sclk</TD>
<TD >13.595</TD>
<TD >13.595</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;DATA_IO[5]</TD>
<TD >sclk</TD>
<TD >13.147</TD>
<TD >13.147</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;DATA_IO[6]</TD>
<TD >sclk</TD>
<TD >12.966</TD>
<TD >12.966</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;DATA_IO[7]</TD>
<TD >sclk</TD>
<TD >13.177</TD>
<TD >13.177</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;DATA_IO[8]</TD>
<TD >sclk</TD>
<TD >13.184</TD>
<TD >13.184</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;DATA_IO[9]</TD>
<TD >sclk</TD>
<TD >13.161</TD>
<TD >13.161</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;DATA_IO[10]</TD>
<TD >sclk</TD>
<TD >12.795</TD>
<TD >12.795</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;DATA_IO[11]</TD>
<TD >sclk</TD>
<TD >12.761</TD>
<TD >12.761</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;DATA_IO[12]</TD>
<TD >sclk</TD>
<TD >13.070</TD>
<TD >13.070</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;DATA_IO[13]</TD>
<TD >sclk</TD>
<TD >12.832</TD>
<TD >12.832</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;DATA_IO[14]</TD>
<TD >sclk</TD>
<TD >12.835</TD>
<TD >12.835</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;DATA_IO[15]</TD>
<TD >sclk</TD>
<TD >12.744</TD>
<TD >12.744</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;DATA_IO[16]</TD>
<TD >sclk</TD>
<TD >12.742</TD>
<TD >12.742</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;DATA_IO[17]</TD>
<TD >sclk</TD>
<TD >12.739</TD>
<TD >12.739</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;DATA_IO[18]</TD>
<TD >sclk</TD>
<TD >12.829</TD>
<TD >12.829</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;DATA_IO[19]</TD>
<TD >sclk</TD>
<TD >12.884</TD>
<TD >12.884</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;DATA_IO[20]</TD>
<TD >sclk</TD>
<TD >12.948</TD>
<TD >12.948</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;DATA_IO[21]</TD>
<TD >sclk</TD>
<TD >12.833</TD>
<TD >12.833</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;DATA_IO[22]</TD>
<TD >sclk</TD>
<TD >12.746</TD>
<TD >12.746</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;DATA_IO[23]</TD>
<TD >sclk</TD>
<TD >12.771</TD>
<TD >12.771</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;DATA_IO[24]</TD>
<TD >sclk</TD>
<TD >12.871</TD>
<TD >12.871</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;DATA_IO[25]</TD>
<TD >sclk</TD>
<TD >12.787</TD>
<TD >12.787</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;DATA_IO[26]</TD>
<TD >sclk</TD>
<TD >12.666</TD>
<TD >12.666</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;DATA_IO[27]</TD>
<TD >sclk</TD>
<TD >13.230</TD>
<TD >13.230</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;DATA_IO[28]</TD>
<TD >sclk</TD>
<TD >12.947</TD>
<TD >12.947</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;DATA_IO[29]</TD>
<TD >sclk</TD>
<TD >13.086</TD>
<TD >13.086</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;DATA_IO[30]</TD>
<TD >sclk</TD>
<TD >12.652</TD>
<TD >12.652</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;DATA_IO[31]</TD>
<TD >sclk</TD>
<TD >12.586</TD>
<TD >12.586</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR >
<TD >OWN_</TD>
<TD >sclk</TD>
<TD >11.927</TD>
<TD >11.927</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR >
<TD >PDATA_OE_</TD>
<TD >sclk</TD>
<TD >12.488</TD>
<TD >12.488</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR >
<TD >PD_PORT[*]</TD>
<TD >sclk</TD>
<TD >13.021</TD>
<TD >13.021</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;PD_PORT[0]</TD>
<TD >sclk</TD>
<TD >13.021</TD>
<TD >13.021</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;PD_PORT[1]</TD>
<TD >sclk</TD>
<TD >13.152</TD>
<TD >13.152</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;PD_PORT[2]</TD>
<TD >sclk</TD>
<TD >13.187</TD>
<TD >13.187</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;PD_PORT[3]</TD>
<TD >sclk</TD>
<TD >13.151</TD>
<TD >13.151</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;PD_PORT[4]</TD>
<TD >sclk</TD>
<TD >13.299</TD>
<TD >13.299</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;PD_PORT[5]</TD>
<TD >sclk</TD>
<TD >13.332</TD>
<TD >13.332</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;PD_PORT[6]</TD>
<TD >sclk</TD>
<TD >13.120</TD>
<TD >13.120</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;PD_PORT[7]</TD>
<TD >sclk</TD>
<TD >13.337</TD>
<TD >13.337</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR >
<TD >SIZ1</TD>
<TD >sclk</TD>
<TD >12.371</TD>
<TD >12.371</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR >
<TD >_BGACK_IO</TD>
<TD >sclk</TD>
<TD >11.907</TD>
<TD >11.907</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR >
<TD >_BR</TD>
<TD >sclk</TD>
<TD >11.972</TD>
<TD >11.972</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR >
<TD >_CSS</TD>
<TD >sclk</TD>
<TD >11.781</TD>
<TD >11.781</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR >
<TD >_DACK</TD>
<TD >sclk</TD>
<TD >12.070</TD>
<TD >12.070</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR >
<TD >_DMAEN</TD>
<TD >sclk</TD>
<TD >13.094</TD>
<TD >13.094</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR >
<TD >_IOR</TD>
<TD >sclk</TD>
<TD >12.203</TD>
<TD >12.203</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR >
<TD >_IOW</TD>
<TD >sclk</TD>
<TD >12.197</TD>
<TD >12.197</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR >
<TD >_LED_DMA</TD>
<TD >sclk</TD>
<TD >13.161</TD>
<TD >13.161</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR >
<TD >_LED_RD</TD>
<TD >sclk</TD>
<TD >13.407</TD>
<TD >13.407</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR >
<TD >_LED_WR</TD>
<TD >sclk</TD>
<TD >13.321</TD>
<TD >13.321</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody></TABLE>

<noscript>JavaScript must be enabled to view the report.</noscript>
</BODY>
</HTML>
