Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Jun 26 16:55:49 2018
| Host         : DESKTOP-H32TPSL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./report/filter2D_hls_5_timing_routed.rpt
| Design       : filter2D_hls_5
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 91 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 74 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.132        0.000                      0                 6167        0.097        0.000                      0                 6167        2.020        0.000                       0                  2741  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock         Waveform(ns)         Period(ns)      Frequency(MHz)
-----         ------------         ----------      --------------
AXI_LITE_clk  {0.000 6.000}        12.000          83.333          
ap_clk        {0.000 3.000}        6.000           166.667         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
AXI_LITE_clk        6.061        0.000                      0                  148        0.210        0.000                      0                  148        5.500        0.000                       0                    79  
ap_clk              0.132        0.000                      0                 5952        0.097        0.000                      0                 5952        2.020        0.000                       0                  2662  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
ap_clk        AXI_LITE_clk        2.855        0.000                      0                    5        0.378        0.000                      0                    5  
AXI_LITE_clk  ap_clk              1.213        0.000                      0                   75        0.142        0.000                      0                   75  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  AXI_LITE_clk
  To Clock:  AXI_LITE_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.061ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.061ns  (required time - arrival time)
  Source:                 filter2D_hls_5_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (AXI_LITE_clk rise@12.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        5.932ns  (logic 1.542ns (25.995%)  route 4.390ns (74.005%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=78, unset)           0.973     0.973    filter2D_hls_5_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X29Y49         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  filter2D_hls_5_CONTROL_BUS_s_axi_U/rstate_reg[0]/Q
                         net (fo=37, routed)          0.714     2.143    filter2D_hls_5_CONTROL_BUS_s_axi_U/rstate[0]
    SLICE_X29Y49         LUT3 (Prop_lut3_I2_O)        0.152     2.295 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata[1]_i_2/O
                         net (fo=7, routed)           0.991     3.286    filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata[1]_i_2_n_0
    SLICE_X28Y48         LUT5 (Prop_lut5_I0_O)        0.332     3.618 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata[1]_i_6/O
                         net (fo=4, routed)           0.836     4.454    filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata[1]_i_6_n_0
    SLICE_X28Y47         LUT4 (Prop_lut4_I0_O)        0.152     4.606 f  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata[7]_i_4/O
                         net (fo=3, routed)           0.826     5.432    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/rstate_reg[1]_2
    SLICE_X27Y47         LUT6 (Prop_lut6_I4_O)        0.326     5.758 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/rdata[3]_i_2/O
                         net (fo=1, routed)           1.023     6.781    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/rdata[3]_i_2_n_0
    SLICE_X38Y47         LUT5 (Prop_lut5_I4_O)        0.124     6.905 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     6.905    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V_n_92
    SLICE_X38Y47         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=78, unset)           0.924    12.924    filter2D_hls_5_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X38Y47         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[3]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X38Y47         FDRE (Setup_fdre_C_D)        0.077    12.966    filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         12.966    
                         arrival time                          -6.905    
  -------------------------------------------------------------------
                         slack                                  6.061    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 rdata_reg[0]_i_2/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.554%)  route 0.137ns (42.446%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=78, unset)           0.410     0.410    AXI_LITE_clk
    SLICE_X29Y47         FDRE                                         r  rdata_reg[0]_i_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y47         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  rdata_reg[0]_i_2/Q
                         net (fo=1, routed)           0.137     0.688    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/rdata_reg[0]_i_2
    SLICE_X29Y48         LUT6 (Prop_lut6_I3_O)        0.045     0.733 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     0.733    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V_n_95
    SLICE_X29Y48         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=78, unset)           0.432     0.432    filter2D_hls_5_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X29Y48         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X29Y48         FDRE (Hold_fdre_C_D)         0.092     0.524    filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.733    
  -------------------------------------------------------------------
                         slack                                  0.210    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         AXI_LITE_clk
Waveform(ns):       { 0.000 6.000 }
Period(ns):         12.000
Sources:            { AXI_LITE_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         12.000      9.056      RAMB36_X1Y8   filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/gen_write[1].mem_reg/CLKBWRCLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.000       5.500      SLICE_X29Y49  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V_read_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.000       5.500      SLICE_X29Y49  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V_read_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (required time - arrival time)
  Source:                 Filter2D_U0/OP2_V_3_1_i_reg_3325_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Filter2D_U0/r_V_2_3_1_i_reg_4038_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.846ns  (logic 2.922ns (49.981%)  route 2.924ns (50.019%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2661, unset)         0.973     0.973    Filter2D_U0/ap_clk
    SLICE_X38Y22         FDRE                                         r  Filter2D_U0/OP2_V_3_1_i_reg_3325_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         FDRE (Prop_fdre_C_Q)         0.478     1.451 f  Filter2D_U0/OP2_V_3_1_i_reg_3325_reg[4]/Q
                         net (fo=17, routed)          0.907     2.358    Filter2D_U0/OP2_V_3_1_i_reg_3325_reg_n_0_[4]
    SLICE_X43Y22         LUT2 (Prop_lut2_I0_O)        0.321     2.679 r  Filter2D_U0/r_V_2_3_1_i_reg_4038[14]_i_33/O
                         net (fo=1, routed)           0.777     3.456    Filter2D_U0/r_V_2_3_1_i_reg_4038[14]_i_33_n_0
    SLICE_X42Y24         LUT6 (Prop_lut6_I3_O)        0.332     3.788 r  Filter2D_U0/r_V_2_3_1_i_reg_4038[14]_i_22/O
                         net (fo=1, routed)           0.000     3.788    Filter2D_U0/r_V_2_3_1_i_reg_4038[14]_i_22_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.168 r  Filter2D_U0/r_V_2_3_1_i_reg_4038_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.009     4.177    Filter2D_U0/r_V_2_3_1_i_reg_4038_reg[14]_i_11_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.396 r  Filter2D_U0/r_V_2_3_1_i_reg_4038_reg[15]_i_4/O[0]
                         net (fo=4, routed)           0.767     5.163    Filter2D_U0/r_V_2_3_1_i_reg_4038_reg[15]_i_4_n_7
    SLICE_X39Y25         LUT5 (Prop_lut5_I1_O)        0.295     5.458 r  Filter2D_U0/r_V_2_3_1_i_reg_4038[14]_i_4/O
                         net (fo=2, routed)           0.464     5.922    Filter2D_U0/r_V_2_3_1_i_reg_4038[14]_i_4_n_0
    SLICE_X40Y25         LUT5 (Prop_lut5_I4_O)        0.124     6.046 r  Filter2D_U0/r_V_2_3_1_i_reg_4038[14]_i_8/O
                         net (fo=1, routed)           0.000     6.046    Filter2D_U0/r_V_2_3_1_i_reg_4038[14]_i_8_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.596 r  Filter2D_U0/r_V_2_3_1_i_reg_4038_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.596    Filter2D_U0/r_V_2_3_1_i_reg_4038_reg[14]_i_1_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.819 r  Filter2D_U0/r_V_2_3_1_i_reg_4038_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.819    Filter2D_U0/r_V_2_3_1_i_reg_4038_reg[15]_i_1_n_7
    SLICE_X40Y26         FDRE                                         r  Filter2D_U0/r_V_2_3_1_i_reg_4038_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=2661, unset)         0.924     6.924    Filter2D_U0/ap_clk
    SLICE_X40Y26         FDRE                                         r  Filter2D_U0/r_V_2_3_1_i_reg_4038_reg[15]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X40Y26         FDRE (Setup_fdre_C_D)        0.062     6.951    Filter2D_U0/r_V_2_3_1_i_reg_4038_reg[15]
  -------------------------------------------------------------------
                         required time                          6.951    
                         arrival time                          -6.819    
  -------------------------------------------------------------------
                         slack                                  0.132    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 Filter2D_U0/src_kernel_win_0_va_30_reg_3771_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Filter2D_U0/A[5]__19_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2661, unset)         0.410     0.410    Filter2D_U0/ap_clk
    SLICE_X51Y32         FDRE                                         r  Filter2D_U0/src_kernel_win_0_va_30_reg_3771_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  Filter2D_U0/src_kernel_win_0_va_30_reg_3771_reg[5]/Q
                         net (fo=1, routed)           0.119     0.658    Filter2D_U0/src_kernel_win_0_va_30_reg_3771[5]
    SLICE_X50Y32         SRL16E                                       r  Filter2D_U0/A[5]__19_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2661, unset)         0.432     0.432    Filter2D_U0/ap_clk
    SLICE_X50Y32         SRL16E                                       r  Filter2D_U0/A[5]__19_srl2/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X50Y32         SRL16E (Hold_srl16e_CLK_D)
                                                      0.129     0.561    Filter2D_U0/A[5]__19_srl2
  -------------------------------------------------------------------
                         required time                         -0.561    
                         arrival time                           0.658    
  -------------------------------------------------------------------
                         slack                                  0.097    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 3.000 }
Period(ns):         6.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.000       3.056      RAMB36_X1Y8   filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/gen_write[1].mem_reg/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X42Y21  Filter2D_U0/A[0]__13_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X42Y21  Filter2D_U0/A[0]__13_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  AXI_LITE_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.855ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.378ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.855ns  (required time - arrival time)
  Source:                 filter2D_hls_5_CONTROL_BUS_s_axi_U/int_ap_start_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (AXI_LITE_clk rise@12.000ns - ap_clk rise@6.000ns)
  Data Path Delay:        3.092ns  (logic 0.828ns (26.782%)  route 2.264ns (73.218%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 6.973 - 6.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=2661, unset)         0.973     6.973    filter2D_hls_5_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X37Y31         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_ap_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.456     7.429 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_ap_start_reg/Q
                         net (fo=19, routed)          1.817     9.246    filter2D_hls_5_CONTROL_BUS_s_axi_U/Filter2D_U0_ap_start
    SLICE_X27Y48         LUT6 (Prop_lut6_I5_O)        0.124     9.370 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata[0]_i_4/O
                         net (fo=1, routed)           0.295     9.665    filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata[0]_i_4_n_0
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.124     9.789 f  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata[0]_i_3/O
                         net (fo=1, routed)           0.151     9.941    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/int_rows_reg[0]
    SLICE_X29Y48         LUT6 (Prop_lut6_I4_O)        0.124    10.065 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/rdata[0]_i_1/O
                         net (fo=1, routed)           0.000    10.065    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V_n_95
    SLICE_X29Y48         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=78, unset)           0.924    12.924    filter2D_hls_5_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X29Y48         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[0]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X29Y48         FDRE (Setup_fdre_C_D)        0.031    12.920    filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         12.920    
                         arrival time                         -10.065    
  -------------------------------------------------------------------
                         slack                                  2.855    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 filter2D_hls_5_CONTROL_BUS_s_axi_U/int_gie_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.299ns (56.768%)  route 0.228ns (43.232%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2661, unset)         0.410     0.410    filter2D_hls_5_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X26Y48         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_gie_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y48         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_gie_reg/Q
                         net (fo=3, routed)           0.071     0.645    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_gie
    SLICE_X27Y48         LUT6 (Prop_lut6_I1_O)        0.045     0.690 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata[0]_i_4/O
                         net (fo=1, routed)           0.106     0.797    filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata[0]_i_4_n_0
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.045     0.842 f  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata[0]_i_3/O
                         net (fo=1, routed)           0.050     0.892    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/int_rows_reg[0]
    SLICE_X29Y48         LUT6 (Prop_lut6_I4_O)        0.045     0.937 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V/rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     0.937    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_par_V_n_95
    SLICE_X29Y48         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=78, unset)           0.432     0.432    filter2D_hls_5_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X29Y48         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[0]/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X29Y48         FDRE (Hold_fdre_C_D)         0.092     0.559    filter2D_hls_5_CONTROL_BUS_s_axi_U/rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.559    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  0.378    





---------------------------------------------------------------------------------------------------
From Clock:  AXI_LITE_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.213ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.213ns  (required time - arrival time)
  Source:                 filter2D_hls_5_CONTROL_BUS_s_axi_U/wstate_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_hls_5_CONTROL_BUS_s_axi_U/int_ap_start_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        4.732ns  (logic 1.264ns (26.710%)  route 3.468ns (73.290%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=78, unset)           0.973     0.973    filter2D_hls_5_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X26Y54         FDSE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/wstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y54         FDSE (Prop_fdse_C_Q)         0.518     1.491 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/wstate_reg[0]/Q
                         net (fo=7, routed)           0.765     2.256    filter2D_hls_5_CONTROL_BUS_s_axi_U/wstate[0]
    SLICE_X26Y54         LUT2 (Prop_lut2_I0_O)        0.150     2.406 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/s_axi_CONTROL_BUS_WREADY_INST_0/O
                         net (fo=1, routed)           0.453     2.859    filter2D_hls_5_CONTROL_BUS_s_axi_U/s_axi_CONTROL_BUS_WREADY
    SLICE_X26Y53         LUT6 (Prop_lut6_I0_O)        0.348     3.207 f  filter2D_hls_5_CONTROL_BUS_s_axi_U/ap_start_mask_i_3/O
                         net (fo=4, routed)           0.607     3.814    filter2D_hls_5_CONTROL_BUS_s_axi_U/ap_start_mask_i_3_n_0
    SLICE_X26Y49         LUT6 (Prop_lut6_I4_O)        0.124     3.938 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/ap_start_mask_i_2/O
                         net (fo=2, routed)           1.643     5.581    filter2D_hls_5_CONTROL_BUS_s_axi_U/ap_start_set
    SLICE_X37Y31         LUT5 (Prop_lut5_I3_O)        0.124     5.705 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_ap_start_i_1/O
                         net (fo=1, routed)           0.000     5.705    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_ap_start_i_1_n_0
    SLICE_X37Y31         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_ap_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=2661, unset)         0.924     6.924    filter2D_hls_5_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X37Y31         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_ap_start_reg/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X37Y31         FDRE (Setup_fdre_C_D)        0.029     6.918    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_ap_start_reg
  -------------------------------------------------------------------
                         required time                          6.918    
                         arrival time                          -5.705    
  -------------------------------------------------------------------
                         slack                                  1.213    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 filter2D_hls_5_CONTROL_BUS_s_axi_U/waddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_hls_5_CONTROL_BUS_s_axi_U/int_ier_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.147%)  route 0.134ns (41.853%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=78, unset)           0.410     0.410    filter2D_hls_5_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X25Y49         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y49         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/waddr_reg[3]/Q
                         net (fo=10, routed)          0.134     0.685    filter2D_hls_5_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[3]
    SLICE_X26Y48         LUT6 (Prop_lut6_I3_O)        0.045     0.730 r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_ier[1]_i_1/O
                         net (fo=1, routed)           0.000     0.730    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_ier[1]_i_1_n_0
    SLICE_X26Y48         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_ier_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2661, unset)         0.432     0.432    filter2D_hls_5_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X26Y48         FDRE                                         r  filter2D_hls_5_CONTROL_BUS_s_axi_U/int_ier_reg[1]/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X26Y48         FDRE (Hold_fdre_C_D)         0.121     0.588    filter2D_hls_5_CONTROL_BUS_s_axi_U/int_ier_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.588    
                         arrival time                           0.730    
  -------------------------------------------------------------------
                         slack                                  0.142    





