// Generated by CIRCT firtool-1.128.0
module Decode(	// src/main/scala/mycpu/core/backend/Decode.scala:10:7
  input         clock,	// src/main/scala/mycpu/core/backend/Decode.scala:10:7
                reset,	// src/main/scala/mycpu/core/backend/Decode.scala:10:7
  output        io_in_ready,	// src/main/scala/mycpu/core/backend/Decode.scala:11:14
  input         io_in_valid,	// src/main/scala/mycpu/core/backend/Decode.scala:11:14
  input  [31:0] io_in_bits_pc,	// src/main/scala/mycpu/core/backend/Decode.scala:11:14
                io_in_bits_inst,	// src/main/scala/mycpu/core/backend/Decode.scala:11:14
                io_in_bits_dnpc,	// src/main/scala/mycpu/core/backend/Decode.scala:11:14
  input         io_out_ready,	// src/main/scala/mycpu/core/backend/Decode.scala:11:14
  output        io_out_valid,	// src/main/scala/mycpu/core/backend/Decode.scala:11:14
  output [31:0] io_out_bits_pc,	// src/main/scala/mycpu/core/backend/Decode.scala:11:14
                io_out_bits_inst,	// src/main/scala/mycpu/core/backend/Decode.scala:11:14
                io_out_bits_dnpc,	// src/main/scala/mycpu/core/backend/Decode.scala:11:14
                io_out_bits_rs1Data,	// src/main/scala/mycpu/core/backend/Decode.scala:11:14
                io_out_bits_rs2Data,	// src/main/scala/mycpu/core/backend/Decode.scala:11:14
                io_out_bits_imm,	// src/main/scala/mycpu/core/backend/Decode.scala:11:14
  output [4:0]  io_out_bits_rdAddr,	// src/main/scala/mycpu/core/backend/Decode.scala:11:14
                io_out_bits_rs1Addr,	// src/main/scala/mycpu/core/backend/Decode.scala:11:14
  output [3:0]  io_out_bits_ctrl_aluOp,	// src/main/scala/mycpu/core/backend/Decode.scala:11:14
  output [1:0]  io_out_bits_ctrl_csrOp,	// src/main/scala/mycpu/core/backend/Decode.scala:11:14
  output        io_out_bits_ctrl_regWen,	// src/main/scala/mycpu/core/backend/Decode.scala:11:14
                io_out_bits_ctrl_memEn,	// src/main/scala/mycpu/core/backend/Decode.scala:11:14
                io_out_bits_ctrl_memWen,	// src/main/scala/mycpu/core/backend/Decode.scala:11:14
  output [2:0]  io_out_bits_ctrl_memFunct3,	// src/main/scala/mycpu/core/backend/Decode.scala:11:14
  output        io_out_bits_ctrl_op1Sel,	// src/main/scala/mycpu/core/backend/Decode.scala:11:14
                io_out_bits_ctrl_op2Sel,	// src/main/scala/mycpu/core/backend/Decode.scala:11:14
                io_out_bits_ctrl_isJump,	// src/main/scala/mycpu/core/backend/Decode.scala:11:14
                io_out_bits_ctrl_isBranch,	// src/main/scala/mycpu/core/backend/Decode.scala:11:14
                io_out_bits_ctrl_isEcall,	// src/main/scala/mycpu/core/backend/Decode.scala:11:14
                io_out_bits_ctrl_isMret,	// src/main/scala/mycpu/core/backend/Decode.scala:11:14
                io_out_bits_ctrl_isEbreak,	// src/main/scala/mycpu/core/backend/Decode.scala:11:14
  output [11:0] io_out_bits_csrAddr,	// src/main/scala/mycpu/core/backend/Decode.scala:11:14
  input         io_regWrite_wen,	// src/main/scala/mycpu/core/backend/Decode.scala:11:14
  input  [4:0]  io_regWrite_addr,	// src/main/scala/mycpu/core/backend/Decode.scala:11:14
  input  [31:0] io_regWrite_data,	// src/main/scala/mycpu/core/backend/Decode.scala:11:14
  output [31:0] io_debug_regs_0,	// src/main/scala/mycpu/core/backend/Decode.scala:11:14
                io_debug_regs_1,	// src/main/scala/mycpu/core/backend/Decode.scala:11:14
                io_debug_regs_2,	// src/main/scala/mycpu/core/backend/Decode.scala:11:14
                io_debug_regs_3,	// src/main/scala/mycpu/core/backend/Decode.scala:11:14
                io_debug_regs_4,	// src/main/scala/mycpu/core/backend/Decode.scala:11:14
                io_debug_regs_5,	// src/main/scala/mycpu/core/backend/Decode.scala:11:14
                io_debug_regs_6,	// src/main/scala/mycpu/core/backend/Decode.scala:11:14
                io_debug_regs_7,	// src/main/scala/mycpu/core/backend/Decode.scala:11:14
                io_debug_regs_8,	// src/main/scala/mycpu/core/backend/Decode.scala:11:14
                io_debug_regs_9,	// src/main/scala/mycpu/core/backend/Decode.scala:11:14
                io_debug_regs_10,	// src/main/scala/mycpu/core/backend/Decode.scala:11:14
                io_debug_regs_11,	// src/main/scala/mycpu/core/backend/Decode.scala:11:14
                io_debug_regs_12,	// src/main/scala/mycpu/core/backend/Decode.scala:11:14
                io_debug_regs_13,	// src/main/scala/mycpu/core/backend/Decode.scala:11:14
                io_debug_regs_14,	// src/main/scala/mycpu/core/backend/Decode.scala:11:14
                io_debug_regs_15,	// src/main/scala/mycpu/core/backend/Decode.scala:11:14
                io_debug_regs_16,	// src/main/scala/mycpu/core/backend/Decode.scala:11:14
                io_debug_regs_17,	// src/main/scala/mycpu/core/backend/Decode.scala:11:14
                io_debug_regs_18,	// src/main/scala/mycpu/core/backend/Decode.scala:11:14
                io_debug_regs_19,	// src/main/scala/mycpu/core/backend/Decode.scala:11:14
                io_debug_regs_20,	// src/main/scala/mycpu/core/backend/Decode.scala:11:14
                io_debug_regs_21,	// src/main/scala/mycpu/core/backend/Decode.scala:11:14
                io_debug_regs_22,	// src/main/scala/mycpu/core/backend/Decode.scala:11:14
                io_debug_regs_23,	// src/main/scala/mycpu/core/backend/Decode.scala:11:14
                io_debug_regs_24,	// src/main/scala/mycpu/core/backend/Decode.scala:11:14
                io_debug_regs_25,	// src/main/scala/mycpu/core/backend/Decode.scala:11:14
                io_debug_regs_26,	// src/main/scala/mycpu/core/backend/Decode.scala:11:14
                io_debug_regs_27,	// src/main/scala/mycpu/core/backend/Decode.scala:11:14
                io_debug_regs_28,	// src/main/scala/mycpu/core/backend/Decode.scala:11:14
                io_debug_regs_29,	// src/main/scala/mycpu/core/backend/Decode.scala:11:14
                io_debug_regs_30,	// src/main/scala/mycpu/core/backend/Decode.scala:11:14
                io_debug_regs_31	// src/main/scala/mycpu/core/backend/Decode.scala:11:14
);

  wire        _ctrlSignals_T_1 = io_in_bits_inst[6:0] == 7'h37;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_3 = io_in_bits_inst[6:0] == 7'h17;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_210 = io_in_bits_inst[6:0] == 7'h6F;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire [9:0]  _GEN = {io_in_bits_inst[14:12], io_in_bits_inst[6:0]};	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_503 = _GEN == 10'h67;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_9 = _GEN == 10'h63;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_11 = _GEN == 10'hE3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_13 = _GEN == 10'h263;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_15 = _GEN == 10'h2E3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_17 = _GEN == 10'h363;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_455 = _GEN == 10'h3E3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_21 = _GEN == 10'h103;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_23 = _GEN == 10'h3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_25 = _GEN == 10'h203;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_27 = _GEN == 10'h283;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_29 = _GEN == 10'h83;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_31 = _GEN == 10'h23;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_33 = _GEN == 10'hA3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_363 = _GEN == 10'h123;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_37 = _GEN == 10'h13;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_39 = _GEN == 10'h393;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_41 = _GEN == 10'h313;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_43 = _GEN == 10'h213;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_45 = _GEN == 10'h113;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_47 = _GEN == 10'h193;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire [16:0] _GEN_0 =
    {io_in_bits_inst[31:25], io_in_bits_inst[14:12], io_in_bits_inst[6:0]};	// src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/mycpu/core/backend/Decode.scala:11:14
  wire        _ctrlSignals_T_49 = _GEN_0 == 17'h93;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_51 = _GEN_0 == 17'h293;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_53 = _GEN_0 == 17'h8293;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_55 = _GEN_0 == 17'h33;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_57 = _GEN_0 == 17'h8033;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_59 = _GEN_0 == 17'h3B3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_61 = _GEN_0 == 17'h333;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_63 = _GEN_0 == 17'h233;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_65 = _GEN_0 == 17'h133;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_67 = _GEN_0 == 17'h1B3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_69 = _GEN_0 == 17'hB3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_71 = _GEN_0 == 17'h2B3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_73 = _GEN_0 == 17'h82B3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_75 = _GEN == 10'hF3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_77 = _GEN == 10'h173;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_79 = _GEN == 10'h1F3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_81 = _GEN == 10'h2F3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_83 = _GEN == 10'h373;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_254 = _GEN == 10'h3F3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _GEN_1 =
    _ctrlSignals_T_75 | _ctrlSignals_T_77 | _ctrlSignals_T_79 | _ctrlSignals_T_81
    | _ctrlSignals_T_83 | _ctrlSignals_T_254;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :33:37
  wire        _GEN_2 =
    _ctrlSignals_T_55 | _ctrlSignals_T_57 | _ctrlSignals_T_59 | _ctrlSignals_T_61
    | _ctrlSignals_T_63 | _ctrlSignals_T_65 | _ctrlSignals_T_67 | _ctrlSignals_T_69
    | _ctrlSignals_T_71 | _ctrlSignals_T_73;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :33:37
  wire        _GEN_3 =
    _ctrlSignals_T_37 | _ctrlSignals_T_39 | _ctrlSignals_T_41 | _ctrlSignals_T_43
    | _ctrlSignals_T_45 | _ctrlSignals_T_47 | _ctrlSignals_T_49 | _ctrlSignals_T_51
    | _ctrlSignals_T_53;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :33:37
  wire        _GEN_4 = _ctrlSignals_T_31 | _ctrlSignals_T_33 | _ctrlSignals_T_363;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :33:37
  wire        _GEN_5 =
    _ctrlSignals_T_21 | _ctrlSignals_T_23 | _ctrlSignals_T_25 | _ctrlSignals_T_27
    | _ctrlSignals_T_29;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :33:37
  wire        _GEN_6 =
    _ctrlSignals_T_9 | _ctrlSignals_T_11 | _ctrlSignals_T_13 | _ctrlSignals_T_15
    | _ctrlSignals_T_17 | _ctrlSignals_T_455;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :33:37
  wire        _GEN_7 = _ctrlSignals_T_1 | _ctrlSignals_T_3;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :33:37
  wire        _GEN_8 = _ctrlSignals_T_3 | _ctrlSignals_T_210 | _ctrlSignals_T_503;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :33:37
  wire [3:0]  io_out_bits_ctrl_aluOp_0 =
    _ctrlSignals_T_1
      ? 4'hB
      : _GEN_8
          ? 4'h0
          : _GEN_6
              ? 4'hC
              : _ctrlSignals_T_21 | _ctrlSignals_T_23 | _ctrlSignals_T_25
                | _ctrlSignals_T_27 | _ctrlSignals_T_29 | _ctrlSignals_T_31
                | _ctrlSignals_T_33 | _ctrlSignals_T_363 | _ctrlSignals_T_37
                  ? 4'h0
                  : _ctrlSignals_T_39
                      ? 4'h2
                      : _ctrlSignals_T_41
                          ? 4'h3
                          : _ctrlSignals_T_43
                              ? 4'h4
                              : _ctrlSignals_T_45
                                  ? 4'h5
                                  : _ctrlSignals_T_47
                                      ? 4'h6
                                      : _ctrlSignals_T_49
                                          ? 4'h7
                                          : _ctrlSignals_T_51
                                              ? 4'h8
                                              : _ctrlSignals_T_53
                                                  ? 4'h9
                                                  : _ctrlSignals_T_55
                                                      ? 4'h0
                                                      : _ctrlSignals_T_57
                                                          ? 4'h1
                                                          : _ctrlSignals_T_59
                                                              ? 4'h2
                                                              : _ctrlSignals_T_61
                                                                  ? 4'h3
                                                                  : _ctrlSignals_T_63
                                                                      ? 4'h4
                                                                      : _ctrlSignals_T_65
                                                                          ? 4'h5
                                                                          : _ctrlSignals_T_67
                                                                              ? 4'h6
                                                                              : _ctrlSignals_T_69
                                                                                  ? 4'h7
                                                                                  : _ctrlSignals_T_71
                                                                                      ? 4'h8
                                                                                      : _ctrlSignals_T_73
                                                                                          ? 4'h9
                                                                                          : _GEN_1
                                                                                              ? 4'hA
                                                                                              : 4'hC;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :33:37, src/main/scala/mycpu/core/backend/Decode.scala:10:7
  wire        _GEN_9 = _ctrlSignals_T_81 | _ctrlSignals_T_83;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :33:37
  wire        _GEN_10 = _ctrlSignals_T_1 | _GEN_8;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :33:37
  wire        _GEN_11 = _ctrlSignals_T_31 | _ctrlSignals_T_33;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :33:37
  ImmGen immGen (	// src/main/scala/mycpu/core/backend/Decode.scala:29:22
    .io_inst (io_in_bits_inst),
    .io_sel
      (_GEN_7
         ? 3'h3
         : _ctrlSignals_T_210
             ? 3'h4
             : _ctrlSignals_T_503
                 ? 3'h0
                 : _GEN_6
                     ? 3'h2
                     : _GEN_5
                         ? 3'h0
                         : _GEN_4 ? 3'h1 : _GEN_3 | ~(_GEN_2 | ~_GEN_1) ? 3'h0 : 3'h5),	// src/main/scala/chisel3/util/Lookup.scala:31:38, :33:37
    .io_out  (io_out_bits_imm)
  );	// src/main/scala/mycpu/core/backend/Decode.scala:29:22
  RegFile regFile (	// src/main/scala/mycpu/core/backend/Decode.scala:34:23
    .clock            (clock),
    .reset            (reset),
    .io_raddr1        (io_in_bits_inst[19:15]),	// src/main/scala/mycpu/core/backend/Decode.scala:23:21
    .io_raddr2        (io_in_bits_inst[24:20]),	// src/main/scala/mycpu/core/backend/Decode.scala:24:21
    .io_rdata1        (io_out_bits_rs1Data),
    .io_rdata2        (io_out_bits_rs2Data),
    .io_wen           (io_regWrite_wen),
    .io_waddr         (io_regWrite_addr),
    .io_wdata         (io_regWrite_data),
    .io_debug_regs_0  (io_debug_regs_0),
    .io_debug_regs_1  (io_debug_regs_1),
    .io_debug_regs_2  (io_debug_regs_2),
    .io_debug_regs_3  (io_debug_regs_3),
    .io_debug_regs_4  (io_debug_regs_4),
    .io_debug_regs_5  (io_debug_regs_5),
    .io_debug_regs_6  (io_debug_regs_6),
    .io_debug_regs_7  (io_debug_regs_7),
    .io_debug_regs_8  (io_debug_regs_8),
    .io_debug_regs_9  (io_debug_regs_9),
    .io_debug_regs_10 (io_debug_regs_10),
    .io_debug_regs_11 (io_debug_regs_11),
    .io_debug_regs_12 (io_debug_regs_12),
    .io_debug_regs_13 (io_debug_regs_13),
    .io_debug_regs_14 (io_debug_regs_14),
    .io_debug_regs_15 (io_debug_regs_15),
    .io_debug_regs_16 (io_debug_regs_16),
    .io_debug_regs_17 (io_debug_regs_17),
    .io_debug_regs_18 (io_debug_regs_18),
    .io_debug_regs_19 (io_debug_regs_19),
    .io_debug_regs_20 (io_debug_regs_20),
    .io_debug_regs_21 (io_debug_regs_21),
    .io_debug_regs_22 (io_debug_regs_22),
    .io_debug_regs_23 (io_debug_regs_23),
    .io_debug_regs_24 (io_debug_regs_24),
    .io_debug_regs_25 (io_debug_regs_25),
    .io_debug_regs_26 (io_debug_regs_26),
    .io_debug_regs_27 (io_debug_regs_27),
    .io_debug_regs_28 (io_debug_regs_28),
    .io_debug_regs_29 (io_debug_regs_29),
    .io_debug_regs_30 (io_debug_regs_30),
    .io_debug_regs_31 (io_debug_regs_31)
  );	// src/main/scala/mycpu/core/backend/Decode.scala:34:23
  assign io_in_ready = io_out_ready;	// src/main/scala/mycpu/core/backend/Decode.scala:10:7
  assign io_out_valid = io_in_valid;	// src/main/scala/mycpu/core/backend/Decode.scala:10:7
  assign io_out_bits_pc = io_in_bits_pc;	// src/main/scala/mycpu/core/backend/Decode.scala:10:7
  assign io_out_bits_inst = io_in_bits_inst;	// src/main/scala/mycpu/core/backend/Decode.scala:10:7
  assign io_out_bits_dnpc = io_in_bits_dnpc;	// src/main/scala/mycpu/core/backend/Decode.scala:10:7
  assign io_out_bits_rdAddr = io_in_bits_inst[11:7];	// src/main/scala/mycpu/core/backend/Decode.scala:10:7, :25:21
  assign io_out_bits_rs1Addr = io_in_bits_inst[19:15];	// src/main/scala/mycpu/core/backend/Decode.scala:10:7, :23:21
  assign io_out_bits_ctrl_aluOp = io_out_bits_ctrl_aluOp_0;	// src/main/scala/mycpu/core/backend/Decode.scala:10:7
  assign io_out_bits_ctrl_csrOp =
    _ctrlSignals_T_1 | _ctrlSignals_T_3 | _ctrlSignals_T_210 | _ctrlSignals_T_503
    | _ctrlSignals_T_9 | _ctrlSignals_T_11 | _ctrlSignals_T_13 | _ctrlSignals_T_15
    | _ctrlSignals_T_17 | _ctrlSignals_T_455 | _ctrlSignals_T_21 | _ctrlSignals_T_23
    | _ctrlSignals_T_25 | _ctrlSignals_T_27 | _ctrlSignals_T_29 | _ctrlSignals_T_31
    | _ctrlSignals_T_33 | _ctrlSignals_T_363 | _ctrlSignals_T_37 | _ctrlSignals_T_39
    | _ctrlSignals_T_41 | _ctrlSignals_T_43 | _ctrlSignals_T_45 | _ctrlSignals_T_47
    | _ctrlSignals_T_49 | _ctrlSignals_T_51 | _ctrlSignals_T_53 | _GEN_2
      ? 2'h0
      : _ctrlSignals_T_75
          ? 2'h1
          : _ctrlSignals_T_77
              ? 2'h2
              : _ctrlSignals_T_79
                  ? 2'h3
                  : _ctrlSignals_T_81
                      ? 2'h1
                      : _ctrlSignals_T_83 ? 2'h2 : {2{_ctrlSignals_T_254}};	// src/main/scala/chisel3/util/Lookup.scala:31:38, :33:37, src/main/scala/mycpu/core/backend/Decode.scala:10:7
  assign io_out_bits_ctrl_regWen =
    _GEN_10 | ~_GEN_6
    & (_GEN_5 | ~_GEN_4
       & (_ctrlSignals_T_37 | _ctrlSignals_T_39 | _ctrlSignals_T_41 | _ctrlSignals_T_43
          | _ctrlSignals_T_45 | _ctrlSignals_T_47 | _ctrlSignals_T_49 | _ctrlSignals_T_51
          | _ctrlSignals_T_53 | _ctrlSignals_T_55 | _ctrlSignals_T_57 | _ctrlSignals_T_59
          | _ctrlSignals_T_61 | _ctrlSignals_T_63 | _ctrlSignals_T_65 | _ctrlSignals_T_67
          | _ctrlSignals_T_69 | _ctrlSignals_T_71 | _ctrlSignals_T_73 | _ctrlSignals_T_75
          | _ctrlSignals_T_77 | _ctrlSignals_T_79 | _GEN_9 | _ctrlSignals_T_254));	// src/main/scala/chisel3/util/Lookup.scala:31:38, :33:37, src/main/scala/mycpu/core/backend/Decode.scala:10:7
  assign io_out_bits_ctrl_memEn =
    ~(_ctrlSignals_T_1 | _ctrlSignals_T_3 | _ctrlSignals_T_210 | _ctrlSignals_T_503
      | _GEN_6)
    & (_ctrlSignals_T_21 | _ctrlSignals_T_23 | _ctrlSignals_T_25 | _ctrlSignals_T_27
       | _ctrlSignals_T_29 | _GEN_11 | _ctrlSignals_T_363);	// src/main/scala/chisel3/util/Lookup.scala:31:38, :33:37, src/main/scala/mycpu/core/backend/Decode.scala:10:7
  assign io_out_bits_ctrl_memWen =
    ~(_ctrlSignals_T_1 | _ctrlSignals_T_3 | _ctrlSignals_T_210 | _ctrlSignals_T_503
      | _ctrlSignals_T_9 | _ctrlSignals_T_11 | _ctrlSignals_T_13 | _ctrlSignals_T_15
      | _ctrlSignals_T_17 | _ctrlSignals_T_455 | _GEN_5) & (_GEN_11 | _ctrlSignals_T_363);	// src/main/scala/chisel3/util/Lookup.scala:31:38, :33:37, src/main/scala/mycpu/core/backend/Decode.scala:10:7
  assign io_out_bits_ctrl_memFunct3 = io_in_bits_inst[14:12];	// src/main/scala/mycpu/core/backend/Decode.scala:10:7, :133:25
  assign io_out_bits_ctrl_op1Sel =
    ~_ctrlSignals_T_1 & (_ctrlSignals_T_3 | _ctrlSignals_T_210);	// src/main/scala/chisel3/util/Lookup.scala:31:38, :33:37, src/main/scala/mycpu/core/backend/Decode.scala:10:7
  assign io_out_bits_ctrl_op2Sel =
    _GEN_10 | ~_GEN_6
    & (_ctrlSignals_T_21 | _ctrlSignals_T_23 | _ctrlSignals_T_25 | _ctrlSignals_T_27
       | _ctrlSignals_T_29 | _ctrlSignals_T_31 | _ctrlSignals_T_33 | _ctrlSignals_T_363
       | _GEN_3
       | ~(_ctrlSignals_T_55 | _ctrlSignals_T_57 | _ctrlSignals_T_59 | _ctrlSignals_T_61
           | _ctrlSignals_T_63 | _ctrlSignals_T_65 | _ctrlSignals_T_67 | _ctrlSignals_T_69
           | _ctrlSignals_T_71 | _ctrlSignals_T_73 | _ctrlSignals_T_75 | _ctrlSignals_T_77
           | _ctrlSignals_T_79) & (_GEN_9 | _ctrlSignals_T_254));	// src/main/scala/chisel3/util/Lookup.scala:31:38, :33:37, src/main/scala/mycpu/core/backend/Decode.scala:10:7
  assign io_out_bits_ctrl_isJump = ~_GEN_7 & (_ctrlSignals_T_210 | _ctrlSignals_T_503);	// src/main/scala/chisel3/util/Lookup.scala:31:38, :33:37, src/main/scala/mycpu/core/backend/Decode.scala:10:7
  assign io_out_bits_ctrl_isBranch =
    ~_GEN_10
    & (_ctrlSignals_T_9 | _ctrlSignals_T_11 | _ctrlSignals_T_13 | _ctrlSignals_T_15
       | _ctrlSignals_T_17 | _ctrlSignals_T_455);	// src/main/scala/chisel3/util/Lookup.scala:31:38, :33:37, src/main/scala/mycpu/core/backend/Decode.scala:10:7
  assign io_out_bits_ctrl_isEcall = io_in_bits_inst == 32'h73;	// src/main/scala/mycpu/core/backend/Decode.scala:10:7, :134:27
  assign io_out_bits_ctrl_isMret = io_in_bits_inst == 32'h30200073;	// src/main/scala/mycpu/core/backend/Decode.scala:10:7, :135:27
  assign io_out_bits_ctrl_isEbreak = io_in_bits_inst == 32'h100073;	// src/main/scala/mycpu/core/backend/Decode.scala:10:7, :136:27
  assign io_out_bits_csrAddr = io_in_bits_inst[31:20];	// src/main/scala/mycpu/core/backend/Decode.scala:10:7, :144:30
endmodule

