<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="Translate">
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U01/un1_sdiv_cry_19_0_COUT</Dynamic>
            <Navigation>U01/un1_sdiv_cry_19_0_COUT</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U01/un1_sdiv_cry_0_0_S0</Dynamic>
            <Navigation>U01/un1_sdiv_cry_0_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U00/OSCInst0_SEDSTDBY</Dynamic>
            <Navigation>U00/OSCInst0_SEDSTDBY</Navigation>
        </Message>
        <Message>
            <ID>1163101</ID>
            <Severity>Warning</Severity>
            <Dynamic>3</Dynamic>
        </Message>
    </Task>
    <Task name="Synplify_Synthesis">
        <Message>
            <ID>2011000</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD277 :&quot;D:\ArquitecturaDeComputadoras\PrimerParcial\Practicas\osc01\packageoscint00.vhdl&quot;:25:7:25:13|Port direction mismatch between component and entity</Dynamic>
            <Navigation>CD277</Navigation>
            <Navigation>D:\ArquitecturaDeComputadoras\PrimerParcial\Practicas\osc01\packageoscint00.vhdl</Navigation>
            <Navigation>25</Navigation>
            <Navigation>7</Navigation>
            <Navigation>25</Navigation>
            <Navigation>13</Navigation>
            <Navigation>Port direction mismatch between component and entity</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD276 :&quot;D:\Program Files (x86)\lscc\diamond\3.5_x64\cae_library\synthesis\vhdl\machxo2.vhd&quot;:2297:8:2297:15|Map for port sedstdby of component osch not found</Dynamic>
            <Navigation>CD276</Navigation>
            <Navigation>D:\Program Files (x86)\lscc\diamond\3.5_x64\cae_library\synthesis\vhdl\machxo2.vhd</Navigation>
            <Navigation>2297</Navigation>
            <Navigation>8</Navigation>
            <Navigation>2297</Navigation>
            <Navigation>15</Navigation>
            <Navigation>Map for port sedstdby of component osch not found</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT529 :&quot;d:\arquitecturadecomputadoras\primerparcial\practicas\osc01\div00.vhdl&quot;:22:5:22:6|Found inferred clock oscint00|osc_int_inferred_clock which controls 22 sequential elements including U01.sdiv[20:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance.</Dynamic>
            <Navigation>MT529</Navigation>
            <Navigation>d:\arquitecturadecomputadoras\primerparcial\practicas\osc01\div00.vhdl</Navigation>
            <Navigation>22</Navigation>
            <Navigation>5</Navigation>
            <Navigation>22</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Found inferred clock oscint00|osc_int_inferred_clock which controls 22 sequential elements including U01.sdiv[20:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT420 |Found inferred clock oscint00|osc_int_inferred_clock with period 480.77ns. Please declare a user-defined clock on object &quot;n:U00.osc_int&quot;</Dynamic>
            <Navigation>MT420</Navigation>
            <Navigation>Found inferred clock oscint00|osc_int_inferred_clock with period 480.77ns. Please declare a user-defined clock on object &quot;n:U00.osc_int&quot;</Navigation>
        </Message>
    </Task>
</BaliMessageLog>