
*** Running vivado
    with args -log CORDIC_FP_top.vds -m64 -mode batch -messageDb vivado.pb -notrace -source CORDIC_FP_top.tcl

WARNING: Default location for XILINX_VIVADO_HLS not found: 

****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source CORDIC_FP_top.tcl -notrace
Command: synth_design -top CORDIC_FP_top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 244.766 ; gain = 68.473
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CORDIC_FP_top' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:17]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'mux_2to1' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/mux_2to1.vhd:4' bound to instance 'mux_di' of component 'mux_2to1' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:114]
INFO: [Synth 8-638] synthesizing module 'mux_2to1' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/mux_2to1.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'mux_2to1' (1#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/mux_2to1.vhd:12]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_X_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:122]
INFO: [Synth 8-638] synthesizing module 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege' (2#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_Y_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:126]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_Z_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:130]
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized2' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized2' (2#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:14' bound to instance 'X_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:138]
INFO: [Synth 8-638] synthesizing module 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-638] synthesizing module 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'fulladd' (3#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:19]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'my_addsub' (4#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:14' bound to instance 'Y_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:142]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:14' bound to instance 'Z_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:146]
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized2' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized2' (4#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
INFO: [Synth 8-3491] module 'my4to1LUT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my4to1LUT_atan.vhd:14' bound to instance 'LUT_aTan' of component 'my4to1LUT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:154]
INFO: [Synth 8-638] synthesizing module 'my4to1LUT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my4to1LUT_atan.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'my4to1LUT' (5#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my4to1LUT_atan.vhd:19]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
INFO: [Synth 8-3491] module 'LPM_CLSHIFT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/lpm_clshift.vhd:23' bound to instance 'X_barrel_shifter' of component 'LPM_CLSHIFT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:162]
INFO: [Synth 8-638] synthesizing module 'LPM_CLSHIFT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/lpm_clshift.vhd:56]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
INFO: [Synth 8-256] done synthesizing module 'LPM_CLSHIFT' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/lpm_clshift.vhd:56]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
INFO: [Synth 8-3491] module 'LPM_CLSHIFT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/lpm_clshift.vhd:23' bound to instance 'Y_barrel_shifter' of component 'LPM_CLSHIFT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:177]
INFO: [Synth 8-3491] module 'mux_2to1' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/mux_2to1.vhd:4' bound to instance 'mux_di' of component 'mux_2to1' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:114]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_X_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:122]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_Y_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:126]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_Z_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:130]
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized6' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized6' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:14' bound to instance 'X_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:138]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:14' bound to instance 'Y_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:142]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:14' bound to instance 'Z_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:146]
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized6' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized6' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
INFO: [Synth 8-3491] module 'my4to1LUT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my4to1LUT_atan.vhd:14' bound to instance 'LUT_aTan' of component 'my4to1LUT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:154]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
INFO: [Synth 8-3491] module 'LPM_CLSHIFT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/lpm_clshift.vhd:23' bound to instance 'X_barrel_shifter' of component 'LPM_CLSHIFT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:162]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
INFO: [Synth 8-3491] module 'LPM_CLSHIFT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/lpm_clshift.vhd:23' bound to instance 'Y_barrel_shifter' of component 'LPM_CLSHIFT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:177]
INFO: [Synth 8-3491] module 'mux_2to1' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/mux_2to1.vhd:4' bound to instance 'mux_di' of component 'mux_2to1' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:114]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_X_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:122]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_Y_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:126]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_Z_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:130]
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized10' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized10' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:14' bound to instance 'X_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:138]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:14' bound to instance 'Y_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:142]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:14' bound to instance 'Z_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:146]
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized10' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized10' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
INFO: [Synth 8-3491] module 'my4to1LUT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my4to1LUT_atan.vhd:14' bound to instance 'LUT_aTan' of component 'my4to1LUT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:154]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
INFO: [Synth 8-3491] module 'LPM_CLSHIFT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/lpm_clshift.vhd:23' bound to instance 'X_barrel_shifter' of component 'LPM_CLSHIFT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:162]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
INFO: [Synth 8-3491] module 'LPM_CLSHIFT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/lpm_clshift.vhd:23' bound to instance 'Y_barrel_shifter' of component 'LPM_CLSHIFT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:177]
INFO: [Synth 8-3491] module 'mux_2to1' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/mux_2to1.vhd:4' bound to instance 'mux_di' of component 'mux_2to1' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:114]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_X_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:122]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized14' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized14' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized14' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized14' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized18' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized18' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized18' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized18' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized22' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized22' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized22' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized22' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized26' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized26' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized26' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized26' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized30' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized30' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized30' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized30' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized34' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized34' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized34' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized34' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized38' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized38' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized38' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized38' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized42' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized42' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized42' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized42' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized46' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized46' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized46' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized46' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized50' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized50' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized50' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized50' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized54' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized54' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized54' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized54' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized58' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized58' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized58' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized58' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized62' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized62' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized62' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized62' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
WARNING: [Synth 8-3848] Net XS[15] in module/entity CORDIC_FP_top does not have driver. [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:68]
WARNING: [Synth 8-3848] Net YS[15] in module/entity CORDIC_FP_top does not have driver. [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:68]
WARNING: [Synth 8-3848] Net ZS[15] in module/entity CORDIC_FP_top does not have driver. [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'CORDIC_FP_top' (7#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:17]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 281.949 ; gain = 105.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 281.949 ; gain = 105.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 281.949 ; gain = 105.656
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 335.176 ; gain = 158.883
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance '\test[15].data_X_reg ' (my_rege) to '\test[15].data_Y_reg '
INFO: [Synth 8-223] decloning instance '\test[15].X_barrel_shifter ' (LPM_CLSHIFT) to '\test[15].Y_barrel_shifter '

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |LPM_CLSHIFT        |          31|     10542|
|2     |CORDIC_FP_top__GC0 |           1|     10052|
+------+-------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1209  
+---XORs : 
	   3 Input      1 Bit         XORs := 896   
	   2 Input      1 Bit         XORs := 944   
+---Registers : 
	               20 Bit    Registers := 31    
	               16 Bit    Registers := 16    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 31    
	   2 Input     23 Bit        Muxes := 31    
	   2 Input     22 Bit        Muxes := 31    
	   2 Input     21 Bit        Muxes := 31    
	   2 Input     20 Bit        Muxes := 62    
	   2 Input     19 Bit        Muxes := 31    
	   2 Input     18 Bit        Muxes := 31    
	   2 Input     17 Bit        Muxes := 31    
	   2 Input     16 Bit        Muxes := 47    
	  18 Input     16 Bit        Muxes := 16    
	   2 Input     15 Bit        Muxes := 31    
	   2 Input     14 Bit        Muxes := 31    
	   2 Input     13 Bit        Muxes := 31    
	   2 Input     12 Bit        Muxes := 31    
	   2 Input     11 Bit        Muxes := 31    
	   2 Input     10 Bit        Muxes := 31    
	   2 Input      9 Bit        Muxes := 31    
	   2 Input      8 Bit        Muxes := 31    
	   2 Input      7 Bit        Muxes := 31    
	   2 Input      6 Bit        Muxes := 31    
	   2 Input      1 Bit        Muxes := 1349  
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module LPM_CLSHIFT 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 39    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 43    
Module mux_2to1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__1 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__2 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__295 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__294 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__293 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__292 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__291 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__290 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__289 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__288 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__287 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__286 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__285 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__284 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__283 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__282 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__281 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__280 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__279 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__278 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__277 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__276 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__315 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__314 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__313 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__312 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__311 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__310 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__309 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__308 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__307 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__306 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__305 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__304 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__303 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__302 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__301 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__300 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__299 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__298 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__297 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__296 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__261 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__262 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__263 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__264 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__265 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__266 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__267 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__268 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__269 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__270 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__271 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__272 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__273 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__274 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__275 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__1 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__3 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__4 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__335 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__334 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__333 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__332 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__331 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__330 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__329 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__328 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__327 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__326 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__325 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__324 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__323 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__322 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__321 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__320 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__319 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__318 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__317 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__316 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__355 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__354 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__353 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__352 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__351 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__350 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__349 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__348 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__347 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__346 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__345 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__344 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__343 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__342 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__341 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__340 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__339 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__338 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__337 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__336 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__245 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__246 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__247 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__248 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__249 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__250 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__251 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__252 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__253 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__254 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__255 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__256 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__257 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__258 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__259 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__260 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__2 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__5 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__6 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__375 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__374 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__373 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__372 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__371 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__370 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__369 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__368 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__367 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__366 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__365 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__364 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__363 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__362 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__361 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__360 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__359 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__358 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__357 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__356 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__395 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__394 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__393 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__392 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__391 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__390 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__389 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__388 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__387 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__386 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__385 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__384 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__383 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__382 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__381 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__380 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__379 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__378 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__377 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__376 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__229 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__230 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__231 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__232 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__233 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__234 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__235 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__236 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__237 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__238 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__239 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__240 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__241 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__242 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__243 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__244 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__3 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__7 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__8 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__415 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__414 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__413 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__412 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__411 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__410 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__409 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__408 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__407 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__406 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__405 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__404 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__403 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__402 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__401 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__400 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__399 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__398 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__397 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__396 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__435 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__434 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__433 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__432 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__431 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__430 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__429 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__428 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__427 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__426 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__425 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__424 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__423 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__422 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__421 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__420 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__419 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__418 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__417 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__416 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__213 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__214 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__215 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__216 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__217 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__218 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__219 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__220 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__221 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__222 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__223 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__224 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__225 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__226 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__227 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__228 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__4 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__9 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__10 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized18 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__455 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__454 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__453 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__452 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__451 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__450 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__449 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__448 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__447 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__446 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__445 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__444 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__443 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__442 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__441 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__440 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__439 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__438 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__437 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__436 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__475 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__474 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__473 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__472 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__471 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__470 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__469 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__468 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__467 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__466 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__465 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__464 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__463 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__462 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__461 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__460 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__459 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__458 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__457 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__456 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__197 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__198 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__199 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__200 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__201 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__202 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__203 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__204 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__205 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__206 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__207 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__208 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__209 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__210 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__211 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__212 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__5 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__11 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__12 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized22 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__495 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__494 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__493 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__492 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__491 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__490 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__489 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__488 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__487 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__486 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__485 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__484 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__483 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__482 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__481 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__480 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__479 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__478 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__477 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__476 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__515 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__514 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__513 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__512 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__511 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__510 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__509 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__508 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__507 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__506 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__505 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__504 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__503 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__502 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__501 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__500 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__499 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__498 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__497 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__496 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__181 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__182 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__183 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__184 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__185 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__186 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__187 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__188 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__189 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__190 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__191 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__192 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__193 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__194 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__195 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__196 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__6 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__13 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__14 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized26 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__535 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__534 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__533 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__532 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__531 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__530 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__529 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__528 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__527 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__526 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__525 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__524 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__523 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__522 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__521 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__520 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__519 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__518 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__517 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__516 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__555 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__554 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__553 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__552 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__551 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__550 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__549 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__548 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__547 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__546 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__545 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__544 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__543 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__542 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__541 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__540 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__539 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__538 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__537 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__536 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__165 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__166 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__167 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__168 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__169 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__170 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__171 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__172 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__173 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__174 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__175 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__176 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__177 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__178 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__179 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__180 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized26 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__7 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__15 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__16 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized30 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__575 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__574 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__573 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__572 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__571 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__570 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__569 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__568 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__567 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__566 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__565 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__564 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__563 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__562 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__561 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__560 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__559 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__558 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__557 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__556 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__595 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__594 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__593 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__592 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__591 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__590 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__589 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__588 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__587 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__586 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__585 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__584 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__583 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__582 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__581 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__580 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__579 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__578 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__577 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__576 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__149 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__150 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__151 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__152 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__153 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__154 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__155 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__156 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__157 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__158 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__159 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__160 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__161 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__162 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__163 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__164 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized30 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__8 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__17 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__18 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized34 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__615 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__614 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__613 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__612 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__611 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__610 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__609 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__608 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__607 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__606 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__605 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__604 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__603 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__602 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__601 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__600 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__599 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__598 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__597 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__596 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__635 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__634 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__633 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__632 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__631 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__630 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__629 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__628 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__627 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__626 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__625 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__624 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__623 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__622 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__621 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__620 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__619 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__618 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__617 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__616 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__133 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__134 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__135 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__136 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__137 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__138 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__139 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__140 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__141 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__142 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__143 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__144 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__145 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__146 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__147 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__148 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized34 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__9 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__19 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__20 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized38 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__655 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__654 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__653 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__652 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__651 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__650 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__649 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__648 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__647 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__646 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__645 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__644 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__643 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__642 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__641 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__640 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__639 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__638 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__637 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__636 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__675 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__674 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__673 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__672 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__671 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__670 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__669 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__668 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__667 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__666 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__665 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__664 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__663 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__662 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__661 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__660 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__659 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__658 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__657 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__656 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__117 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__118 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__119 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__120 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__121 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__122 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__123 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__124 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__125 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__126 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__127 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__128 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__129 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__130 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__131 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__132 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized38 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__10 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__21 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__22 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized42 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__695 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__694 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__693 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__692 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__691 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__690 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__689 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__688 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__687 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__686 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__685 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__684 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__683 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__682 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__681 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__680 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__679 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__678 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__677 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__676 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__715 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__714 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__713 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__712 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__711 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__710 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__709 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__708 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__707 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__706 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__705 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__704 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__703 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__702 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__701 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__700 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__699 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__698 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__697 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__696 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__101 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__102 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__103 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__104 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__105 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__106 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__107 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__108 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__109 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__110 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__111 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__112 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__113 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__114 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__115 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__116 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized42 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__11 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__23 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__24 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized46 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__735 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__734 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__733 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__732 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__731 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__730 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__729 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__728 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__727 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__726 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__725 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__724 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__723 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__722 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__721 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__720 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__719 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__718 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__717 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__716 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__755 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__754 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__753 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__752 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__751 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__750 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__749 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__748 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__747 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__746 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__745 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__744 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__743 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__742 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__741 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__740 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__739 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__738 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__737 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__736 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__85 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__86 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__87 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__88 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__89 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__90 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__91 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__92 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__93 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__94 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__95 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__96 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__97 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__98 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__99 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__100 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized46 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__12 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__25 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__26 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized50 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__775 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__774 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__773 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__772 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__771 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__770 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__769 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__768 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__767 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__766 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__765 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__764 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__763 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__762 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__761 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__760 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__759 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__758 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__757 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__756 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__25 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__795 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__794 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__793 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__792 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__791 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__790 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__789 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__788 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__787 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__786 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__785 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__784 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__783 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__782 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__781 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__780 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__779 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__778 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__777 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__776 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__26 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__69 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__70 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__71 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__72 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__73 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__74 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__75 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__76 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__77 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__78 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__79 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__80 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__81 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__82 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__83 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__84 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized50 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__13 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__27 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__28 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized54 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__815 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__814 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__813 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__812 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__811 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__810 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__809 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__808 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__807 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__806 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__805 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__804 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__803 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__802 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__801 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__800 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__799 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__798 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__797 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__796 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__27 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__835 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__834 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__833 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__832 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__831 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__830 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__829 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__828 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__827 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__826 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__825 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__824 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__823 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__822 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__821 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__820 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__819 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__818 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__817 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__816 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__28 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__53 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__54 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__55 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__56 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__57 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__58 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__59 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__60 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__61 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__62 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__63 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__64 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__65 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__66 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__67 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__68 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized54 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__14 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__29 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__30 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized58 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__855 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__854 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__853 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__852 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__851 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__850 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__849 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__848 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__847 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__846 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__845 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__844 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__843 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__842 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__841 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__840 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__839 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__838 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__837 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__836 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__29 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__875 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__874 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__873 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__872 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__871 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__870 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__869 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__868 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__867 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__866 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__865 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__864 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__863 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__862 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__861 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__860 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__859 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__858 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__857 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__856 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__30 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__37 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__38 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__39 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__40 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__41 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__42 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__43 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__44 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__45 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__46 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__47 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__48 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__49 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__50 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__51 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__52 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized58 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__15 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized62 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__895 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__894 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__893 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__892 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__891 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__890 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__889 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__888 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__887 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__886 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__885 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__884 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__883 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__882 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__881 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__880 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__879 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__878 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__877 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__876 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__31 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__17 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__18 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__19 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__20 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__21 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__22 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__23 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__24 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__25 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__26 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__27 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__28 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__29 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__30 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__31 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__32 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__33 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__34 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__35 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__36 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__2 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__3 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__4 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__5 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__6 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__7 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__8 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__9 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__10 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__11 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__12 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__13 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__14 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__15 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__16 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized62 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:30 ; elapsed = 00:00:28 . Memory (MB): peak = 432.426 ; gain = 256.133
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:30 . Memory (MB): peak = 433.797 ; gain = 257.504
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:32 ; elapsed = 00:00:30 . Memory (MB): peak = 433.797 ; gain = 257.504

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |LPM_CLSHIFT        |          31|      7992|
|2     |CORDIC_FP_top__GC0 |           1|     10053|
+------+-------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[15] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[14] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[13] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[12] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[11] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[10] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[9] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[8] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[7] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[6] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[5] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[4] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[3] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[2] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[1] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[0] ) is unused and will be removed from module my_rege__parameterized2.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[14].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[13].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[12].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[11].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[10].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[9].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[8].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[7].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[6].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[5].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[4].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[3].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[2].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[1].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[15].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[15].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[14].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[14].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[13].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[13].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[12].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[12].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[11].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[11].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[10].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[10].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[9].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[9].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[8].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[8].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[7].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[7].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[6].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[6].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[5].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[5].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[4].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[4].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[3].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[3].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[2].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[2].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[1].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[1].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[0].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[0].data_X_reg /\Qt_reg[19] )
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[19] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[18] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[17] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[16] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[15] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[14] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[13] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[12] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[11] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[10] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[9] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[8] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[7] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[6] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[5] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[4] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[3] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[2] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[1] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[0] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[19] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[18] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[17] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[16] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[15] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[14] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[13] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[12] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[11] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[10] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[9] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[8] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[7] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[6] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[5] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[4] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[3] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[2] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[1] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[0] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[19] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[18] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[17] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[16] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[15] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[14] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[13] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[12] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[11] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[10] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[9] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[8] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[7] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[6] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[5] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[4] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[3] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[2] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[1] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[0] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[19] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[18] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[17] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[16] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[15] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[14] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[13] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[12] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[11] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[10] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[9] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[8] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[7] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[6] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[5] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[4] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[3] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[2] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[1] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[0] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[15] ) is unused and will be removed from module my_rege__parameterized6.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[14] ) is unused and will be removed from module my_rege__parameterized6.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[13] ) is unused and will be removed from module my_rege__parameterized6.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[12] ) is unused and will be removed from module my_rege__parameterized6.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:34 . Memory (MB): peak = 452.555 ; gain = 276.262
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:36 ; elapsed = 00:00:34 . Memory (MB): peak = 452.555 ; gain = 276.262

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:36 ; elapsed = 00:00:34 . Memory (MB): peak = 452.555 ; gain = 276.262
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:34 . Memory (MB): peak = 452.555 ; gain = 276.262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:34 . Memory (MB): peak = 452.555 ; gain = 276.262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:35 . Memory (MB): peak = 452.555 ; gain = 276.262
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:35 . Memory (MB): peak = 452.555 ; gain = 276.262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:35 . Memory (MB): peak = 452.555 ; gain = 276.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:35 . Memory (MB): peak = 452.555 ; gain = 276.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:35 . Memory (MB): peak = 452.555 ; gain = 276.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |IBUF |     2|
|2     |OBUF |    50|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    52|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:35 . Memory (MB): peak = 452.555 ; gain = 276.262
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 879 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:31 . Memory (MB): peak = 452.555 ; gain = 260.793
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:35 . Memory (MB): peak = 452.555 ; gain = 276.262
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
237 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:34 . Memory (MB): peak = 498.375 ; gain = 308.012
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 498.375 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Nov 16 16:49:19 2015...

*** Running vivado
    with args -log CORDIC_FP_top.vds -m64 -mode batch -messageDb vivado.pb -notrace -source CORDIC_FP_top.tcl

WARNING: Default location for XILINX_VIVADO_HLS not found: 

****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source CORDIC_FP_top.tcl -notrace
Command: synth_design -top CORDIC_FP_top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 244.371 ; gain = 67.852
---------------------------------------------------------------------------------
ERROR: [Synth 8-2715] syntax error near := [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:67]
ERROR: [Synth 8-2330] missing full type definition for array1 [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:67]
ERROR: [Synth 8-1031] array1 is not declared [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:70]
ERROR: [Synth 8-1031] y is not declared [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:83]
ERROR: [Synth 8-1031] xs is not declared [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:87]
ERROR: [Synth 8-1031] ys is not declared [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:88]
ERROR: [Synth 8-1031] xs is not declared [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:94]
ERROR: [Synth 8-1031] ys is not declared [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:95]
ERROR: [Synth 8-1031] next_x is not declared [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:102]
ERROR: [Synth 8-1031] next_y is not declared [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:103]
WARNING: [Synth 8-1090] 'mux_2to1' is not compiled in library work [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:112]
WARNING: [Synth 8-1090] 'my_rege' is not compiled in library work [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:120]
ERROR: [Synth 8-1031] xs is not declared [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:122]
ERROR: [Synth 8-1031] x is not declared [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:122]
WARNING: [Synth 8-1090] 'my_rege' is not compiled in library work [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:124]
ERROR: [Synth 8-1031] ys is not declared [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:126]
ERROR: [Synth 8-1031] y is not declared [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:126]
WARNING: [Synth 8-1090] 'my_rege' is not compiled in library work [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:128]
WARNING: [Synth 8-1090] 'my_addsub' is not compiled in library work [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:136]
ERROR: [Synth 8-1031] x is not declared [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:138]
ERROR: [Synth 8-1031] result_y is not declared [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:138]
ERROR: [Synth 8-1031] next_x is not declared [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:138]
WARNING: [Synth 8-1090] 'my_addsub' is not compiled in library work [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:140]
ERROR: [Synth 8-1031] y is not declared [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:142]
ERROR: [Synth 8-1031] result_x is not declared [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:142]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 278.543 ; gain = 102.023
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
2 Infos, 6 Warnings, 0 Critical Warnings and 20 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Mon Nov 16 17:05:20 2015...

*** Running vivado
    with args -log CORDIC_FP_top.vds -m64 -mode batch -messageDb vivado.pb -notrace -source CORDIC_FP_top.tcl

WARNING: Default location for XILINX_VIVADO_HLS not found: 

****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source CORDIC_FP_top.tcl -notrace
Command: synth_design -top CORDIC_FP_top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 244.758 ; gain = 68.191
---------------------------------------------------------------------------------
ERROR: [Synth 8-2715] syntax error near := [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:67]
ERROR: [Synth 8-2330] missing full type definition for array1 [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:67]
ERROR: [Synth 8-1031] array1 is not declared [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:70]
ERROR: [Synth 8-1031] y is not declared [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:83]
ERROR: [Synth 8-1031] xs is not declared [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:87]
ERROR: [Synth 8-1031] ys is not declared [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:88]
ERROR: [Synth 8-1031] xs is not declared [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:94]
ERROR: [Synth 8-1031] ys is not declared [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:95]
ERROR: [Synth 8-1031] next_x is not declared [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:102]
ERROR: [Synth 8-1031] next_y is not declared [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:103]
WARNING: [Synth 8-1090] 'mux_2to1' is not compiled in library work [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:112]
WARNING: [Synth 8-1090] 'my_rege' is not compiled in library work [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:120]
ERROR: [Synth 8-1031] xs is not declared [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:122]
ERROR: [Synth 8-1031] x is not declared [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:122]
WARNING: [Synth 8-1090] 'my_rege' is not compiled in library work [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:124]
ERROR: [Synth 8-1031] ys is not declared [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:126]
ERROR: [Synth 8-1031] y is not declared [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:126]
WARNING: [Synth 8-1090] 'my_rege' is not compiled in library work [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:128]
WARNING: [Synth 8-1090] 'my_addsub' is not compiled in library work [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:136]
ERROR: [Synth 8-1031] x is not declared [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:138]
ERROR: [Synth 8-1031] result_y is not declared [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:138]
ERROR: [Synth 8-1031] next_x is not declared [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:138]
WARNING: [Synth 8-1090] 'my_addsub' is not compiled in library work [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:140]
ERROR: [Synth 8-1031] y is not declared [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:142]
ERROR: [Synth 8-1031] result_x is not declared [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:142]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 278.906 ; gain = 102.340
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
2 Infos, 6 Warnings, 0 Critical Warnings and 20 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Mon Nov 16 17:06:15 2015...

*** Running vivado
    with args -log CORDIC_FP_top.vds -m64 -mode batch -messageDb vivado.pb -notrace -source CORDIC_FP_top.tcl

WARNING: Default location for XILINX_VIVADO_HLS not found: 

****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source CORDIC_FP_top.tcl -notrace
Command: synth_design -top CORDIC_FP_top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 244.488 ; gain = 67.957
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CORDIC_FP_top' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:17]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'mux_2to1' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/mux_2to1.vhd:4' bound to instance 'mux_di' of component 'mux_2to1' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:112]
INFO: [Synth 8-638] synthesizing module 'mux_2to1' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/mux_2to1.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'mux_2to1' (1#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/mux_2to1.vhd:12]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_X_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:120]
INFO: [Synth 8-638] synthesizing module 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege' (2#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_Y_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:124]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_Z_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:128]
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized2' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized2' (2#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:14' bound to instance 'X_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:136]
INFO: [Synth 8-638] synthesizing module 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-638] synthesizing module 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'fulladd' (3#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:19]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'my_addsub' (4#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:14' bound to instance 'Y_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:140]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:14' bound to instance 'Z_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:144]
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized2' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized2' (4#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
INFO: [Synth 8-3491] module 'my4to1LUT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my4to1LUT_atan.vhd:14' bound to instance 'LUT_aTan' of component 'my4to1LUT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:152]
INFO: [Synth 8-638] synthesizing module 'my4to1LUT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my4to1LUT_atan.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'my4to1LUT' (5#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my4to1LUT_atan.vhd:19]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
INFO: [Synth 8-3491] module 'LPM_CLSHIFT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/lpm_clshift.vhd:23' bound to instance 'X_barrel_shifter' of component 'LPM_CLSHIFT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:160]
INFO: [Synth 8-638] synthesizing module 'LPM_CLSHIFT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/lpm_clshift.vhd:56]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
INFO: [Synth 8-256] done synthesizing module 'LPM_CLSHIFT' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/lpm_clshift.vhd:56]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
INFO: [Synth 8-3491] module 'LPM_CLSHIFT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/lpm_clshift.vhd:23' bound to instance 'Y_barrel_shifter' of component 'LPM_CLSHIFT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:175]
INFO: [Synth 8-3491] module 'mux_2to1' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/mux_2to1.vhd:4' bound to instance 'mux_di' of component 'mux_2to1' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:112]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_X_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:120]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_Y_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:124]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_Z_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:128]
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized6' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized6' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:14' bound to instance 'X_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:136]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:14' bound to instance 'Y_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:140]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:14' bound to instance 'Z_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:144]
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized6' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized6' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
INFO: [Synth 8-3491] module 'my4to1LUT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my4to1LUT_atan.vhd:14' bound to instance 'LUT_aTan' of component 'my4to1LUT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:152]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
INFO: [Synth 8-3491] module 'LPM_CLSHIFT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/lpm_clshift.vhd:23' bound to instance 'X_barrel_shifter' of component 'LPM_CLSHIFT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:160]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
INFO: [Synth 8-3491] module 'LPM_CLSHIFT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/lpm_clshift.vhd:23' bound to instance 'Y_barrel_shifter' of component 'LPM_CLSHIFT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:175]
INFO: [Synth 8-3491] module 'mux_2to1' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/mux_2to1.vhd:4' bound to instance 'mux_di' of component 'mux_2to1' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:112]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_X_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:120]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_Y_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:124]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_Z_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:128]
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized10' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized10' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:14' bound to instance 'X_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:136]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:14' bound to instance 'Y_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:140]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:14' bound to instance 'Z_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:144]
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized10' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized10' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
INFO: [Synth 8-3491] module 'my4to1LUT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my4to1LUT_atan.vhd:14' bound to instance 'LUT_aTan' of component 'my4to1LUT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:152]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
INFO: [Synth 8-3491] module 'LPM_CLSHIFT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/lpm_clshift.vhd:23' bound to instance 'X_barrel_shifter' of component 'LPM_CLSHIFT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:160]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
INFO: [Synth 8-3491] module 'LPM_CLSHIFT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/lpm_clshift.vhd:23' bound to instance 'Y_barrel_shifter' of component 'LPM_CLSHIFT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:175]
INFO: [Synth 8-3491] module 'mux_2to1' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/mux_2to1.vhd:4' bound to instance 'mux_di' of component 'mux_2to1' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:112]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_X_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:120]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized14' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized14' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized14' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized14' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized18' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized18' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized18' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized18' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized22' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized22' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized22' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized22' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized26' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized26' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized26' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized26' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized30' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized30' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized30' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized30' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized34' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized34' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized34' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized34' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized38' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized38' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized38' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized38' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized42' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized42' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized42' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized42' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized46' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized46' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized46' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized46' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized50' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized50' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized50' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized50' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized54' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized54' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized54' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized54' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized58' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized58' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized58' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized58' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized62' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized62' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized62' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized62' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
WARNING: [Synth 8-3848] Net XS[15] in module/entity CORDIC_FP_top does not have driver. [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:70]
WARNING: [Synth 8-3848] Net YS[15] in module/entity CORDIC_FP_top does not have driver. [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:70]
WARNING: [Synth 8-3848] Net ZS[15] in module/entity CORDIC_FP_top does not have driver. [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'CORDIC_FP_top' (7#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:17]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 282.527 ; gain = 105.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 282.527 ; gain = 105.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 282.527 ; gain = 105.996
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 335.254 ; gain = 158.723
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance '\test[15].data_X_reg ' (my_rege) to '\test[15].data_Y_reg '
INFO: [Synth 8-223] decloning instance '\test[15].X_barrel_shifter ' (LPM_CLSHIFT) to '\test[15].Y_barrel_shifter '

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |LPM_CLSHIFT        |          31|     10542|
|2     |CORDIC_FP_top__GC0 |           1|     10052|
+------+-------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1209  
+---XORs : 
	   3 Input      1 Bit         XORs := 896   
	   2 Input      1 Bit         XORs := 944   
+---Registers : 
	               20 Bit    Registers := 31    
	               16 Bit    Registers := 16    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 31    
	   2 Input     23 Bit        Muxes := 31    
	   2 Input     22 Bit        Muxes := 31    
	   2 Input     21 Bit        Muxes := 31    
	   2 Input     20 Bit        Muxes := 62    
	   2 Input     19 Bit        Muxes := 31    
	   2 Input     18 Bit        Muxes := 31    
	   2 Input     17 Bit        Muxes := 31    
	   2 Input     16 Bit        Muxes := 47    
	  18 Input     16 Bit        Muxes := 16    
	   2 Input     15 Bit        Muxes := 31    
	   2 Input     14 Bit        Muxes := 31    
	   2 Input     13 Bit        Muxes := 31    
	   2 Input     12 Bit        Muxes := 31    
	   2 Input     11 Bit        Muxes := 31    
	   2 Input     10 Bit        Muxes := 31    
	   2 Input      9 Bit        Muxes := 31    
	   2 Input      8 Bit        Muxes := 31    
	   2 Input      7 Bit        Muxes := 31    
	   2 Input      6 Bit        Muxes := 31    
	   2 Input      1 Bit        Muxes := 1349  
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module LPM_CLSHIFT 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 39    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 43    
Module mux_2to1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__1 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__2 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__295 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__294 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__293 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__292 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__291 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__290 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__289 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__288 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__287 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__286 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__285 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__284 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__283 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__282 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__281 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__280 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__279 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__278 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__277 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__276 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__315 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__314 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__313 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__312 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__311 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__310 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__309 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__308 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__307 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__306 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__305 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__304 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__303 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__302 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__301 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__300 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__299 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__298 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__297 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__296 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__261 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__262 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__263 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__264 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__265 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__266 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__267 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__268 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__269 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__270 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__271 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__272 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__273 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__274 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__275 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__1 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__3 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__4 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__335 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__334 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__333 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__332 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__331 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__330 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__329 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__328 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__327 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__326 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__325 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__324 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__323 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__322 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__321 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__320 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__319 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__318 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__317 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__316 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__355 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__354 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__353 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__352 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__351 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__350 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__349 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__348 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__347 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__346 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__345 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__344 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__343 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__342 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__341 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__340 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__339 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__338 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__337 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__336 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__245 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__246 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__247 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__248 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__249 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__250 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__251 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__252 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__253 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__254 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__255 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__256 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__257 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__258 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__259 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__260 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__2 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__5 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__6 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__375 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__374 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__373 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__372 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__371 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__370 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__369 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__368 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__367 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__366 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__365 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__364 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__363 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__362 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__361 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__360 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__359 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__358 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__357 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__356 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__395 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__394 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__393 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__392 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__391 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__390 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__389 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__388 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__387 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__386 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__385 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__384 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__383 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__382 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__381 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__380 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__379 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__378 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__377 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__376 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__229 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__230 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__231 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__232 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__233 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__234 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__235 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__236 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__237 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__238 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__239 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__240 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__241 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__242 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__243 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__244 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__3 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__7 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__8 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__415 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__414 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__413 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__412 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__411 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__410 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__409 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__408 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__407 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__406 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__405 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__404 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__403 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__402 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__401 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__400 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__399 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__398 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__397 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__396 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__435 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__434 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__433 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__432 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__431 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__430 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__429 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__428 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__427 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__426 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__425 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__424 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__423 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__422 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__421 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__420 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__419 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__418 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__417 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__416 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__213 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__214 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__215 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__216 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__217 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__218 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__219 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__220 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__221 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__222 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__223 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__224 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__225 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__226 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__227 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__228 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__4 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__9 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__10 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized18 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__455 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__454 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__453 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__452 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__451 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__450 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__449 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__448 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__447 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__446 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__445 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__444 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__443 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__442 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__441 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__440 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__439 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__438 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__437 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__436 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__475 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__474 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__473 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__472 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__471 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__470 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__469 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__468 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__467 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__466 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__465 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__464 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__463 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__462 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__461 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__460 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__459 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__458 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__457 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__456 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__197 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__198 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__199 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__200 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__201 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__202 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__203 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__204 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__205 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__206 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__207 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__208 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__209 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__210 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__211 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__212 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__5 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__11 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__12 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized22 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__495 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__494 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__493 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__492 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__491 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__490 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__489 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__488 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__487 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__486 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__485 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__484 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__483 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__482 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__481 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__480 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__479 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__478 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__477 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__476 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__515 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__514 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__513 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__512 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__511 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__510 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__509 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__508 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__507 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__506 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__505 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__504 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__503 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__502 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__501 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__500 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__499 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__498 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__497 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__496 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__181 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__182 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__183 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__184 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__185 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__186 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__187 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__188 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__189 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__190 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__191 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__192 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__193 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__194 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__195 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__196 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__6 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__13 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__14 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized26 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__535 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__534 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__533 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__532 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__531 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__530 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__529 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__528 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__527 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__526 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__525 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__524 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__523 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__522 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__521 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__520 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__519 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__518 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__517 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__516 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__555 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__554 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__553 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__552 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__551 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__550 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__549 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__548 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__547 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__546 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__545 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__544 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__543 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__542 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__541 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__540 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__539 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__538 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__537 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__536 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__165 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__166 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__167 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__168 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__169 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__170 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__171 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__172 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__173 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__174 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__175 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__176 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__177 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__178 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__179 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__180 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized26 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__7 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__15 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__16 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized30 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__575 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__574 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__573 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__572 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__571 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__570 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__569 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__568 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__567 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__566 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__565 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__564 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__563 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__562 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__561 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__560 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__559 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__558 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__557 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__556 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__595 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__594 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__593 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__592 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__591 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__590 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__589 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__588 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__587 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__586 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__585 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__584 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__583 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__582 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__581 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__580 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__579 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__578 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__577 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__576 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__149 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__150 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__151 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__152 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__153 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__154 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__155 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__156 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__157 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__158 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__159 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__160 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__161 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__162 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__163 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__164 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized30 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__8 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__17 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__18 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized34 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__615 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__614 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__613 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__612 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__611 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__610 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__609 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__608 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__607 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__606 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__605 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__604 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__603 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__602 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__601 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__600 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__599 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__598 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__597 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__596 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__635 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__634 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__633 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__632 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__631 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__630 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__629 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__628 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__627 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__626 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__625 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__624 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__623 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__622 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__621 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__620 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__619 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__618 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__617 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__616 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__133 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__134 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__135 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__136 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__137 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__138 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__139 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__140 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__141 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__142 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__143 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__144 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__145 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__146 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__147 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__148 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized34 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__9 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__19 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__20 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized38 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__655 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__654 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__653 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__652 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__651 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__650 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__649 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__648 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__647 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__646 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__645 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__644 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__643 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__642 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__641 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__640 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__639 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__638 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__637 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__636 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__675 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__674 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__673 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__672 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__671 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__670 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__669 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__668 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__667 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__666 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__665 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__664 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__663 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__662 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__661 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__660 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__659 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__658 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__657 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__656 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__117 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__118 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__119 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__120 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__121 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__122 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__123 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__124 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__125 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__126 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__127 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__128 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__129 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__130 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__131 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__132 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized38 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__10 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__21 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__22 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized42 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__695 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__694 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__693 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__692 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__691 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__690 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__689 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__688 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__687 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__686 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__685 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__684 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__683 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__682 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__681 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__680 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__679 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__678 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__677 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__676 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__715 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__714 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__713 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__712 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__711 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__710 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__709 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__708 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__707 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__706 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__705 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__704 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__703 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__702 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__701 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__700 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__699 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__698 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__697 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__696 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__101 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__102 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__103 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__104 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__105 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__106 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__107 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__108 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__109 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__110 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__111 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__112 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__113 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__114 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__115 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__116 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized42 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__11 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__23 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__24 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized46 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__735 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__734 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__733 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__732 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__731 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__730 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__729 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__728 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__727 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__726 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__725 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__724 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__723 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__722 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__721 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__720 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__719 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__718 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__717 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__716 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__755 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__754 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__753 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__752 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__751 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__750 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__749 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__748 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__747 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__746 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__745 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__744 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__743 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__742 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__741 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__740 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__739 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__738 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__737 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__736 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__85 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__86 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__87 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__88 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__89 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__90 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__91 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__92 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__93 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__94 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__95 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__96 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__97 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__98 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__99 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__100 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized46 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__12 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__25 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__26 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized50 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__775 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__774 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__773 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__772 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__771 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__770 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__769 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__768 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__767 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__766 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__765 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__764 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__763 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__762 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__761 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__760 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__759 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__758 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__757 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__756 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__25 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__795 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__794 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__793 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__792 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__791 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__790 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__789 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__788 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__787 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__786 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__785 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__784 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__783 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__782 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__781 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__780 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__779 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__778 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__777 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__776 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__26 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__69 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__70 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__71 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__72 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__73 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__74 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__75 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__76 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__77 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__78 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__79 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__80 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__81 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__82 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__83 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__84 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized50 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__13 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__27 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__28 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized54 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__815 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__814 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__813 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__812 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__811 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__810 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__809 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__808 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__807 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__806 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__805 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__804 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__803 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__802 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__801 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__800 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__799 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__798 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__797 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__796 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__27 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__835 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__834 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__833 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__832 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__831 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__830 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__829 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__828 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__827 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__826 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__825 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__824 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__823 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__822 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__821 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__820 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__819 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__818 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__817 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__816 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__28 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__53 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__54 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__55 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__56 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__57 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__58 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__59 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__60 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__61 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__62 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__63 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__64 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__65 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__66 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__67 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__68 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized54 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__14 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__29 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__30 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized58 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__855 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__854 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__853 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__852 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__851 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__850 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__849 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__848 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__847 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__846 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__845 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__844 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__843 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__842 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__841 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__840 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__839 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__838 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__837 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__836 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__29 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__875 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__874 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__873 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__872 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__871 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__870 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__869 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__868 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__867 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__866 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__865 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__864 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__863 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__862 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__861 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__860 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__859 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__858 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__857 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__856 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__30 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__37 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__38 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__39 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__40 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__41 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__42 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__43 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__44 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__45 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__46 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__47 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__48 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__49 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__50 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__51 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__52 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized58 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__15 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized62 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__895 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__894 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__893 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__892 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__891 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__890 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__889 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__888 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__887 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__886 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__885 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__884 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__883 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__882 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__881 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__880 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__879 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__878 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__877 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__876 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__31 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__17 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__18 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__19 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__20 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__21 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__22 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__23 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__24 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__25 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__26 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__27 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__28 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__29 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__30 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__31 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__32 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__33 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__34 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__35 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__36 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__2 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__3 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__4 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__5 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__6 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__7 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__8 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__9 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__10 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__11 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__12 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__13 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__14 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__15 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__16 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized62 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 432.617 ; gain = 256.086
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 434.008 ; gain = 257.477
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 434.008 ; gain = 257.477

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |LPM_CLSHIFT        |          31|      7992|
|2     |CORDIC_FP_top__GC0 |           1|     10053|
+------+-------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[15] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[14] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[13] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[12] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[11] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[10] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[9] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[8] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[7] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[6] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[5] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[4] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[3] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[2] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[1] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[0] ) is unused and will be removed from module my_rege__parameterized2.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[14].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[13].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[12].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[11].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[10].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[9].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[8].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[7].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[6].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[5].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[4].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[3].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[2].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[1].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[15].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[15].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[14].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[14].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[13].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[13].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[12].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[12].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[11].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[11].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[10].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[10].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[9].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[9].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[8].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[8].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[7].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[7].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[6].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[6].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[5].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[5].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[4].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[4].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[3].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[3].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[2].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[2].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[1].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[1].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[0].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[0].data_X_reg /\Qt_reg[19] )
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[19] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[18] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[17] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[16] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[15] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[14] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[13] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[12] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[11] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[10] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[9] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[8] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[7] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[6] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[5] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[4] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[3] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[2] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[1] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[0] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[19] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[18] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[17] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[16] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[15] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[14] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[13] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[12] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[11] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[10] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[9] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[8] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[7] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[6] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[5] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[4] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[3] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[2] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[1] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[0] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[19] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[18] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[17] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[16] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[15] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[14] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[13] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[12] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[11] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[10] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[9] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[8] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[7] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[6] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[5] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[4] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[3] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[2] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[1] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[0] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[19] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[18] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[17] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[16] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[15] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[14] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[13] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[12] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[11] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[10] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[9] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[8] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[7] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[6] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[5] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[4] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[3] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[2] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[1] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[0] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[15] ) is unused and will be removed from module my_rege__parameterized6.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[14] ) is unused and will be removed from module my_rege__parameterized6.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[13] ) is unused and will be removed from module my_rege__parameterized6.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[12] ) is unused and will be removed from module my_rege__parameterized6.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 452.629 ; gain = 276.098
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 452.629 ; gain = 276.098

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 452.629 ; gain = 276.098
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 452.629 ; gain = 276.098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 452.629 ; gain = 276.098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 452.629 ; gain = 276.098
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 452.629 ; gain = 276.098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 452.629 ; gain = 276.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 452.629 ; gain = 276.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 452.629 ; gain = 276.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |IBUF |     2|
|2     |OBUF |    50|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    52|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 452.629 ; gain = 276.098
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 879 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 452.629 ; gain = 261.242
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 452.629 ; gain = 276.098
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
237 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 497.559 ; gain = 307.422
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 497.559 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Nov 16 17:07:17 2015...

*** Running vivado
    with args -log CORDIC_FP_top.vds -m64 -mode batch -messageDb vivado.pb -notrace -source CORDIC_FP_top.tcl

WARNING: Default location for XILINX_VIVADO_HLS not found: 

****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source CORDIC_FP_top.tcl -notrace
Command: synth_design -top CORDIC_FP_top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 244.391 ; gain = 68.027
---------------------------------------------------------------------------------
ERROR: [Synth 8-1789] cannot update 'in' object e [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:90]
ERROR: [Synth 8-1789] cannot update 'in' object e [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:94]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:17]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 278.539 ; gain = 102.176
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
3 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Mon Nov 16 17:09:20 2015...

*** Running vivado
    with args -log CORDIC_FP_top.vds -m64 -mode batch -messageDb vivado.pb -notrace -source CORDIC_FP_top.tcl

WARNING: Default location for XILINX_VIVADO_HLS not found: 

****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source CORDIC_FP_top.tcl -notrace
Command: synth_design -top CORDIC_FP_top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 244.152 ; gain = 67.902
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CORDIC_FP_top' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:17]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'mux_2to1' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/mux_2to1.vhd:4' bound to instance 'mux_di' of component 'mux_2to1' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:110]
INFO: [Synth 8-638] synthesizing module 'mux_2to1' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/mux_2to1.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'mux_2to1' (1#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/mux_2to1.vhd:12]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_X_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:118]
INFO: [Synth 8-638] synthesizing module 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege' (2#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_Y_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:122]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_Z_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:126]
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized2' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized2' (2#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:14' bound to instance 'X_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:134]
INFO: [Synth 8-638] synthesizing module 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-638] synthesizing module 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'fulladd' (3#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:19]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'my_addsub' (4#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:14' bound to instance 'Y_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:138]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:14' bound to instance 'Z_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:142]
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized2' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized2' (4#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
INFO: [Synth 8-3491] module 'my4to1LUT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my4to1LUT_atan.vhd:14' bound to instance 'LUT_aTan' of component 'my4to1LUT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:150]
INFO: [Synth 8-638] synthesizing module 'my4to1LUT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my4to1LUT_atan.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'my4to1LUT' (5#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my4to1LUT_atan.vhd:19]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
INFO: [Synth 8-3491] module 'LPM_CLSHIFT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/lpm_clshift.vhd:23' bound to instance 'X_barrel_shifter' of component 'LPM_CLSHIFT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:158]
INFO: [Synth 8-638] synthesizing module 'LPM_CLSHIFT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/lpm_clshift.vhd:56]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
INFO: [Synth 8-256] done synthesizing module 'LPM_CLSHIFT' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/lpm_clshift.vhd:56]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
INFO: [Synth 8-3491] module 'LPM_CLSHIFT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/lpm_clshift.vhd:23' bound to instance 'Y_barrel_shifter' of component 'LPM_CLSHIFT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:173]
INFO: [Synth 8-3491] module 'mux_2to1' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/mux_2to1.vhd:4' bound to instance 'mux_di' of component 'mux_2to1' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:110]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_X_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:118]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_Y_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:122]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_Z_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:126]
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized6' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized6' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:14' bound to instance 'X_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:134]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:14' bound to instance 'Y_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:138]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:14' bound to instance 'Z_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:142]
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized6' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized6' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
INFO: [Synth 8-3491] module 'my4to1LUT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my4to1LUT_atan.vhd:14' bound to instance 'LUT_aTan' of component 'my4to1LUT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:150]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
INFO: [Synth 8-3491] module 'LPM_CLSHIFT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/lpm_clshift.vhd:23' bound to instance 'X_barrel_shifter' of component 'LPM_CLSHIFT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:158]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
INFO: [Synth 8-3491] module 'LPM_CLSHIFT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/lpm_clshift.vhd:23' bound to instance 'Y_barrel_shifter' of component 'LPM_CLSHIFT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:173]
INFO: [Synth 8-3491] module 'mux_2to1' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/mux_2to1.vhd:4' bound to instance 'mux_di' of component 'mux_2to1' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:110]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_X_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:118]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_Y_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:122]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_Z_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:126]
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized10' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized10' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:14' bound to instance 'X_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:134]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:14' bound to instance 'Y_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:138]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:14' bound to instance 'Z_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:142]
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized10' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized10' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
INFO: [Synth 8-3491] module 'my4to1LUT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my4to1LUT_atan.vhd:14' bound to instance 'LUT_aTan' of component 'my4to1LUT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:150]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
INFO: [Synth 8-3491] module 'LPM_CLSHIFT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/lpm_clshift.vhd:23' bound to instance 'X_barrel_shifter' of component 'LPM_CLSHIFT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:158]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
INFO: [Synth 8-3491] module 'LPM_CLSHIFT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/lpm_clshift.vhd:23' bound to instance 'Y_barrel_shifter' of component 'LPM_CLSHIFT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:173]
INFO: [Synth 8-3491] module 'mux_2to1' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/mux_2to1.vhd:4' bound to instance 'mux_di' of component 'mux_2to1' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:110]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_X_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:118]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized14' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized14' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized14' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized14' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized18' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized18' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized18' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized18' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized22' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized22' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized22' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized22' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized26' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized26' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized26' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized26' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized30' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized30' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized30' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized30' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized34' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized34' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized34' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized34' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized38' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized38' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized38' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized38' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized42' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized42' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized42' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized42' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized46' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized46' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized46' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized46' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized50' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized50' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized50' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized50' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized54' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized54' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized54' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized54' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized58' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized58' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized58' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized58' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized62' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized62' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized62' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized62' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
WARNING: [Synth 8-3848] Net XS[15] in module/entity CORDIC_FP_top does not have driver. [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:70]
WARNING: [Synth 8-3848] Net YS[15] in module/entity CORDIC_FP_top does not have driver. [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:70]
WARNING: [Synth 8-3848] Net ZS[15] in module/entity CORDIC_FP_top does not have driver. [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:71]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[4] with 1st driver pin 'CORDIC_FP_top:/Xin[0]' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:118]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[4] with 2nd driver pin 'GND' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:118]
CRITICAL WARNING: [Synth 8-5559] multi-driven net D[4] is connected to constant driver, other driver is ignored [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:118]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[5] with 1st driver pin 'CORDIC_FP_top:/Xin[1]' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:118]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[5] with 2nd driver pin 'GND' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:118]
CRITICAL WARNING: [Synth 8-5559] multi-driven net D[5] is connected to constant driver, other driver is ignored [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:118]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[6] with 1st driver pin 'CORDIC_FP_top:/Xin[2]' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:118]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[6] with 2nd driver pin 'GND' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:118]
CRITICAL WARNING: [Synth 8-5559] multi-driven net D[6] is connected to constant driver, other driver is ignored [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:118]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[7] with 1st driver pin 'CORDIC_FP_top:/Xin[3]' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:118]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[7] with 2nd driver pin 'GND' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:118]
CRITICAL WARNING: [Synth 8-5559] multi-driven net D[7] is connected to constant driver, other driver is ignored [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:118]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[8] with 1st driver pin 'CORDIC_FP_top:/Xin[4]' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:118]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[8] with 2nd driver pin 'GND' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:118]
CRITICAL WARNING: [Synth 8-5559] multi-driven net D[8] is connected to constant driver, other driver is ignored [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:118]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[9] with 1st driver pin 'CORDIC_FP_top:/Xin[5]' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:118]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[9] with 2nd driver pin 'GND' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:118]
CRITICAL WARNING: [Synth 8-5559] multi-driven net D[9] is connected to constant driver, other driver is ignored [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:118]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[10] with 1st driver pin 'CORDIC_FP_top:/Xin[6]' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:118]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[10] with 2nd driver pin 'GND' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:118]
CRITICAL WARNING: [Synth 8-5559] multi-driven net D[10] is connected to constant driver, other driver is ignored [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:118]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[11] with 1st driver pin 'CORDIC_FP_top:/Xin[7]' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:118]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[11] with 2nd driver pin 'GND' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:118]
CRITICAL WARNING: [Synth 8-5559] multi-driven net D[11] is connected to constant driver, other driver is ignored [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:118]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[12] with 1st driver pin 'CORDIC_FP_top:/Xin[8]' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:118]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[12] with 2nd driver pin 'GND' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:118]
CRITICAL WARNING: [Synth 8-5559] multi-driven net D[12] is connected to constant driver, other driver is ignored [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:118]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[13] with 1st driver pin 'CORDIC_FP_top:/Xin[9]' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:118]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[13] with 2nd driver pin 'GND' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:118]
CRITICAL WARNING: [Synth 8-5559] multi-driven net D[13] is connected to constant driver, other driver is ignored [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:118]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[14] with 1st driver pin 'CORDIC_FP_top:/Xin[10]' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:118]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[14] with 2nd driver pin 'GND' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:118]
CRITICAL WARNING: [Synth 8-5559] multi-driven net D[14] is connected to constant driver, other driver is ignored [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:118]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[15] with 1st driver pin 'CORDIC_FP_top:/Xin[11]' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:118]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[15] with 2nd driver pin 'GND' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:118]
CRITICAL WARNING: [Synth 8-5559] multi-driven net D[15] is connected to constant driver, other driver is ignored [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:118]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[16] with 1st driver pin 'CORDIC_FP_top:/Xin[12]' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:118]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[16] with 2nd driver pin 'GND' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:118]
CRITICAL WARNING: [Synth 8-5559] multi-driven net D[16] is connected to constant driver, other driver is ignored [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:118]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[17] with 1st driver pin 'CORDIC_FP_top:/Xin[13]' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:118]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[17] with 2nd driver pin 'GND' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:118]
CRITICAL WARNING: [Synth 8-5559] multi-driven net D[17] is connected to constant driver, other driver is ignored [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:118]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[18] with 1st driver pin 'CORDIC_FP_top:/Xin[14]' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:118]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[18] with 2nd driver pin 'GND' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:118]
CRITICAL WARNING: [Synth 8-5559] multi-driven net D[18] is connected to constant driver, other driver is ignored [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:118]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[19] with 1st driver pin 'CORDIC_FP_top:/Xin[15]' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:118]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[19] with 2nd driver pin 'GND' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:118]
CRITICAL WARNING: [Synth 8-5559] multi-driven net D[19] is connected to constant driver, other driver is ignored [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:118]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[4] with 1st driver pin 'CORDIC_FP_top:/Yin[0]' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:122]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[4] with 2nd driver pin 'GND' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:122]
CRITICAL WARNING: [Synth 8-5559] multi-driven net D[4] is connected to constant driver, other driver is ignored [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:122]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[5] with 1st driver pin 'CORDIC_FP_top:/Yin[1]' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:122]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[5] with 2nd driver pin 'GND' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:122]
CRITICAL WARNING: [Synth 8-5559] multi-driven net D[5] is connected to constant driver, other driver is ignored [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:122]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[6] with 1st driver pin 'CORDIC_FP_top:/Yin[2]' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:122]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[6] with 2nd driver pin 'GND' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:122]
CRITICAL WARNING: [Synth 8-5559] multi-driven net D[6] is connected to constant driver, other driver is ignored [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:122]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[7] with 1st driver pin 'CORDIC_FP_top:/Yin[3]' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:122]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[7] with 2nd driver pin 'GND' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:122]
CRITICAL WARNING: [Synth 8-5559] multi-driven net D[7] is connected to constant driver, other driver is ignored [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:122]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[8] with 1st driver pin 'CORDIC_FP_top:/Yin[4]' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:122]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[8] with 2nd driver pin 'GND' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:122]
CRITICAL WARNING: [Synth 8-5559] multi-driven net D[8] is connected to constant driver, other driver is ignored [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:122]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[9] with 1st driver pin 'CORDIC_FP_top:/Yin[5]' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:122]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[9] with 2nd driver pin 'GND' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:122]
CRITICAL WARNING: [Synth 8-5559] multi-driven net D[9] is connected to constant driver, other driver is ignored [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:122]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[10] with 1st driver pin 'CORDIC_FP_top:/Yin[6]' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:122]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[10] with 2nd driver pin 'GND' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:122]
CRITICAL WARNING: [Synth 8-5559] multi-driven net D[10] is connected to constant driver, other driver is ignored [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:122]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[11] with 1st driver pin 'CORDIC_FP_top:/Yin[7]' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:122]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[11] with 2nd driver pin 'GND' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:122]
CRITICAL WARNING: [Synth 8-5559] multi-driven net D[11] is connected to constant driver, other driver is ignored [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:122]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[12] with 1st driver pin 'CORDIC_FP_top:/Yin[8]' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:122]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[12] with 2nd driver pin 'GND' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:122]
CRITICAL WARNING: [Synth 8-5559] multi-driven net D[12] is connected to constant driver, other driver is ignored [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:122]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[13] with 1st driver pin 'CORDIC_FP_top:/Yin[9]' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:122]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[13] with 2nd driver pin 'GND' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:122]
CRITICAL WARNING: [Synth 8-5559] multi-driven net D[13] is connected to constant driver, other driver is ignored [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:122]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[14] with 1st driver pin 'CORDIC_FP_top:/Yin[10]' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:122]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[14] with 2nd driver pin 'GND' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:122]
CRITICAL WARNING: [Synth 8-5559] multi-driven net D[14] is connected to constant driver, other driver is ignored [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:122]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[15] with 1st driver pin 'CORDIC_FP_top:/Yin[11]' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:122]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[15] with 2nd driver pin 'GND' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:122]
CRITICAL WARNING: [Synth 8-5559] multi-driven net D[15] is connected to constant driver, other driver is ignored [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:122]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[16] with 1st driver pin 'CORDIC_FP_top:/Yin[12]' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:122]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[16] with 2nd driver pin 'GND' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:122]
CRITICAL WARNING: [Synth 8-5559] multi-driven net D[16] is connected to constant driver, other driver is ignored [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:122]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[17] with 1st driver pin 'CORDIC_FP_top:/Yin[13]' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:122]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[17] with 2nd driver pin 'GND' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:122]
CRITICAL WARNING: [Synth 8-5559] multi-driven net D[17] is connected to constant driver, other driver is ignored [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:122]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[18] with 1st driver pin 'CORDIC_FP_top:/Yin[14]' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:122]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[18] with 2nd driver pin 'GND' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:122]
CRITICAL WARNING: [Synth 8-5559] multi-driven net D[18] is connected to constant driver, other driver is ignored [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:122]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[19] with 1st driver pin 'CORDIC_FP_top:/Yin[15]' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:122]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[19] with 2nd driver pin 'GND' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:122]
CRITICAL WARNING: [Synth 8-5559] multi-driven net D[19] is connected to constant driver, other driver is ignored [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:122]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[0] with 1st driver pin 'CORDIC_FP_top:/Zin[0]' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:126]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[0] with 2nd driver pin 'GND' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:126]
CRITICAL WARNING: [Synth 8-5559] multi-driven net D[0] is connected to constant driver, other driver is ignored [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:126]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[1] with 1st driver pin 'CORDIC_FP_top:/Zin[1]' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:126]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[1] with 2nd driver pin 'GND' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:126]
CRITICAL WARNING: [Synth 8-5559] multi-driven net D[1] is connected to constant driver, other driver is ignored [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:126]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[2] with 1st driver pin 'CORDIC_FP_top:/Zin[2]' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:126]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[2] with 2nd driver pin 'GND' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:126]
CRITICAL WARNING: [Synth 8-5559] multi-driven net D[2] is connected to constant driver, other driver is ignored [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:126]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[3] with 1st driver pin 'CORDIC_FP_top:/Zin[3]' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:126]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[3] with 2nd driver pin 'GND' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:126]
CRITICAL WARNING: [Synth 8-5559] multi-driven net D[3] is connected to constant driver, other driver is ignored [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:126]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[4] with 1st driver pin 'CORDIC_FP_top:/Zin[4]' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:126]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[4] with 2nd driver pin 'GND' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:126]
CRITICAL WARNING: [Synth 8-5559] multi-driven net D[4] is connected to constant driver, other driver is ignored [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:126]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[5] with 1st driver pin 'CORDIC_FP_top:/Zin[5]' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:126]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[5] with 2nd driver pin 'GND' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:126]
CRITICAL WARNING: [Synth 8-5559] multi-driven net D[5] is connected to constant driver, other driver is ignored [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:126]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[6] with 1st driver pin 'CORDIC_FP_top:/Zin[6]' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:126]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[6] with 2nd driver pin 'GND' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:126]
CRITICAL WARNING: [Synth 8-5559] multi-driven net D[6] is connected to constant driver, other driver is ignored [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:126]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[7] with 1st driver pin 'CORDIC_FP_top:/Zin[7]' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:126]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[7] with 2nd driver pin 'GND' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:126]
CRITICAL WARNING: [Synth 8-5559] multi-driven net D[7] is connected to constant driver, other driver is ignored [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:126]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[8] with 1st driver pin 'CORDIC_FP_top:/Zin[8]' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:126]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[8] with 2nd driver pin 'GND' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:126]
CRITICAL WARNING: [Synth 8-5559] multi-driven net D[8] is connected to constant driver, other driver is ignored [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:126]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[9] with 1st driver pin 'CORDIC_FP_top:/Zin[9]' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:126]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[9] with 2nd driver pin 'GND' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:126]
CRITICAL WARNING: [Synth 8-5559] multi-driven net D[9] is connected to constant driver, other driver is ignored [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:126]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[10] with 1st driver pin 'CORDIC_FP_top:/Zin[10]' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:126]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[10] with 2nd driver pin 'GND' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:126]
CRITICAL WARNING: [Synth 8-5559] multi-driven net D[10] is connected to constant driver, other driver is ignored [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:126]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[11] with 1st driver pin 'CORDIC_FP_top:/Zin[11]' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:126]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[11] with 2nd driver pin 'GND' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:126]
CRITICAL WARNING: [Synth 8-5559] multi-driven net D[11] is connected to constant driver, other driver is ignored [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:126]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[12] with 1st driver pin 'CORDIC_FP_top:/Zin[12]' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:126]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[12] with 2nd driver pin 'GND' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:126]
CRITICAL WARNING: [Synth 8-5559] multi-driven net D[12] is connected to constant driver, other driver is ignored [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:126]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[13] with 1st driver pin 'CORDIC_FP_top:/Zin[13]' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:126]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[13] with 2nd driver pin 'GND' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:126]
CRITICAL WARNING: [Synth 8-5559] multi-driven net D[13] is connected to constant driver, other driver is ignored [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:126]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[14] with 1st driver pin 'CORDIC_FP_top:/Zin[14]' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:126]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[14] with 2nd driver pin 'GND' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:126]
CRITICAL WARNING: [Synth 8-5559] multi-driven net D[14] is connected to constant driver, other driver is ignored [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:126]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[15] with 1st driver pin 'CORDIC_FP_top:/Zin[15]' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:126]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D[15] with 2nd driver pin 'GND' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:126]
CRITICAL WARNING: [Synth 8-5559] multi-driven net D[15] is connected to constant driver, other driver is ignored [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'CORDIC_FP_top' (7#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:17]
WARNING: [Synth 8-3917] design CORDIC_FP_top has port Xin[15] driven by constant 0
WARNING: [Synth 8-3917] design CORDIC_FP_top has port Xin[14] driven by constant 0
WARNING: [Synth 8-3917] design CORDIC_FP_top has port Xin[13] driven by constant 0
WARNING: [Synth 8-3917] design CORDIC_FP_top has port Xin[12] driven by constant 0
WARNING: [Synth 8-3917] design CORDIC_FP_top has port Xin[11] driven by constant 0
WARNING: [Synth 8-3917] design CORDIC_FP_top has port Xin[10] driven by constant 0
WARNING: [Synth 8-3917] design CORDIC_FP_top has port Xin[9] driven by constant 0
WARNING: [Synth 8-3917] design CORDIC_FP_top has port Xin[8] driven by constant 0
WARNING: [Synth 8-3917] design CORDIC_FP_top has port Xin[7] driven by constant 0
WARNING: [Synth 8-3917] design CORDIC_FP_top has port Xin[6] driven by constant 0
WARNING: [Synth 8-3917] design CORDIC_FP_top has port Xin[5] driven by constant 0
WARNING: [Synth 8-3917] design CORDIC_FP_top has port Xin[4] driven by constant 0
WARNING: [Synth 8-3917] design CORDIC_FP_top has port Xin[3] driven by constant 0
WARNING: [Synth 8-3917] design CORDIC_FP_top has port Xin[2] driven by constant 0
WARNING: [Synth 8-3917] design CORDIC_FP_top has port Xin[1] driven by constant 0
WARNING: [Synth 8-3917] design CORDIC_FP_top has port Xin[0] driven by constant 0
WARNING: [Synth 8-3917] design CORDIC_FP_top has port Yin[15] driven by constant 0
WARNING: [Synth 8-3917] design CORDIC_FP_top has port Yin[14] driven by constant 0
WARNING: [Synth 8-3917] design CORDIC_FP_top has port Yin[13] driven by constant 0
WARNING: [Synth 8-3917] design CORDIC_FP_top has port Yin[12] driven by constant 0
WARNING: [Synth 8-3917] design CORDIC_FP_top has port Yin[11] driven by constant 0
WARNING: [Synth 8-3917] design CORDIC_FP_top has port Yin[10] driven by constant 0
WARNING: [Synth 8-3917] design CORDIC_FP_top has port Yin[9] driven by constant 0
WARNING: [Synth 8-3917] design CORDIC_FP_top has port Yin[8] driven by constant 0
WARNING: [Synth 8-3917] design CORDIC_FP_top has port Yin[7] driven by constant 0
WARNING: [Synth 8-3917] design CORDIC_FP_top has port Yin[6] driven by constant 0
WARNING: [Synth 8-3917] design CORDIC_FP_top has port Yin[5] driven by constant 0
WARNING: [Synth 8-3917] design CORDIC_FP_top has port Yin[4] driven by constant 0
WARNING: [Synth 8-3917] design CORDIC_FP_top has port Yin[3] driven by constant 0
WARNING: [Synth 8-3917] design CORDIC_FP_top has port Yin[2] driven by constant 0
WARNING: [Synth 8-3917] design CORDIC_FP_top has port Yin[1] driven by constant 0
WARNING: [Synth 8-3917] design CORDIC_FP_top has port Yin[0] driven by constant 0
WARNING: [Synth 8-3917] design CORDIC_FP_top has port Zin[15] driven by constant 0
WARNING: [Synth 8-3917] design CORDIC_FP_top has port Zin[14] driven by constant 0
WARNING: [Synth 8-3917] design CORDIC_FP_top has port Zin[13] driven by constant 0
WARNING: [Synth 8-3917] design CORDIC_FP_top has port Zin[12] driven by constant 0
WARNING: [Synth 8-3917] design CORDIC_FP_top has port Zin[11] driven by constant 0
WARNING: [Synth 8-3917] design CORDIC_FP_top has port Zin[10] driven by constant 0
WARNING: [Synth 8-3917] design CORDIC_FP_top has port Zin[9] driven by constant 0
WARNING: [Synth 8-3917] design CORDIC_FP_top has port Zin[8] driven by constant 0
WARNING: [Synth 8-3917] design CORDIC_FP_top has port Zin[7] driven by constant 0
WARNING: [Synth 8-3917] design CORDIC_FP_top has port Zin[6] driven by constant 0
WARNING: [Synth 8-3917] design CORDIC_FP_top has port Zin[5] driven by constant 0
WARNING: [Synth 8-3917] design CORDIC_FP_top has port Zin[4] driven by constant 0
WARNING: [Synth 8-3917] design CORDIC_FP_top has port Zin[3] driven by constant 0
WARNING: [Synth 8-3917] design CORDIC_FP_top has port Zin[2] driven by constant 0
WARNING: [Synth 8-3917] design CORDIC_FP_top has port Zin[1] driven by constant 0
WARNING: [Synth 8-3917] design CORDIC_FP_top has port Zin[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 282.191 ; gain = 105.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 282.191 ; gain = 105.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 282.191 ; gain = 105.941
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 335.309 ; gain = 159.059
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance '\test[0].data_X_reg ' (my_rege) to '\test[0].data_Y_reg '
INFO: [Synth 8-223] decloning instance '\test[15].data_X_reg ' (my_rege) to '\test[15].data_Y_reg '
INFO: [Synth 8-223] decloning instance '\test[0].X_barrel_shifter ' (LPM_CLSHIFT) to '\test[0].Y_barrel_shifter '
INFO: [Synth 8-223] decloning instance '\test[15].X_barrel_shifter ' (LPM_CLSHIFT) to '\test[15].Y_barrel_shifter '

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |LPM_CLSHIFT        |          30|     10542|
|2     |CORDIC_FP_top__GC0 |           1|      9991|
+------+-------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1170  
+---XORs : 
	   3 Input      1 Bit         XORs := 896   
	   2 Input      1 Bit         XORs := 944   
+---Registers : 
	               20 Bit    Registers := 30    
	               16 Bit    Registers := 16    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 30    
	   2 Input     23 Bit        Muxes := 30    
	   2 Input     22 Bit        Muxes := 30    
	   2 Input     21 Bit        Muxes := 30    
	   2 Input     20 Bit        Muxes := 60    
	   2 Input     19 Bit        Muxes := 30    
	   2 Input     18 Bit        Muxes := 30    
	   2 Input     17 Bit        Muxes := 30    
	   2 Input     16 Bit        Muxes := 46    
	  18 Input     16 Bit        Muxes := 16    
	   2 Input     15 Bit        Muxes := 30    
	   2 Input     14 Bit        Muxes := 30    
	   2 Input     13 Bit        Muxes := 30    
	   2 Input     12 Bit        Muxes := 30    
	   2 Input     11 Bit        Muxes := 30    
	   2 Input     10 Bit        Muxes := 30    
	   2 Input      9 Bit        Muxes := 30    
	   2 Input      8 Bit        Muxes := 30    
	   2 Input      7 Bit        Muxes := 30    
	   2 Input      6 Bit        Muxes := 30    
	   2 Input      1 Bit        Muxes := 1306  
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module LPM_CLSHIFT 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 39    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 43    
Module mux_2to1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__1 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__295 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__294 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__293 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__292 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__291 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__290 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__289 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__288 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__287 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__286 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__285 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__284 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__283 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__282 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__281 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__280 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__279 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__278 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__277 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__276 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__315 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__314 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__313 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__312 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__311 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__310 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__309 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__308 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__307 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__306 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__305 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__304 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__303 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__302 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__301 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__300 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__299 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__298 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__297 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__296 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__261 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__262 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__263 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__264 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__265 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__266 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__267 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__268 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__269 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__270 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__271 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__272 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__273 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__274 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__275 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__1 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__2 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__3 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__335 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__334 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__333 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__332 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__331 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__330 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__329 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__328 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__327 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__326 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__325 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__324 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__323 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__322 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__321 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__320 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__319 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__318 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__317 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__316 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__355 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__354 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__353 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__352 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__351 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__350 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__349 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__348 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__347 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__346 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__345 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__344 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__343 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__342 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__341 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__340 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__339 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__338 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__337 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__336 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__245 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__246 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__247 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__248 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__249 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__250 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__251 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__252 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__253 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__254 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__255 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__256 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__257 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__258 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__259 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__260 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__2 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__4 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__5 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__375 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__374 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__373 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__372 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__371 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__370 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__369 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__368 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__367 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__366 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__365 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__364 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__363 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__362 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__361 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__360 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__359 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__358 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__357 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__356 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__395 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__394 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__393 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__392 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__391 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__390 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__389 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__388 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__387 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__386 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__385 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__384 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__383 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__382 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__381 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__380 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__379 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__378 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__377 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__376 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__229 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__230 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__231 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__232 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__233 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__234 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__235 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__236 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__237 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__238 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__239 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__240 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__241 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__242 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__243 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__244 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__3 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__6 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__7 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__415 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__414 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__413 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__412 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__411 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__410 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__409 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__408 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__407 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__406 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__405 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__404 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__403 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__402 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__401 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__400 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__399 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__398 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__397 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__396 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__435 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__434 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__433 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__432 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__431 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__430 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__429 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__428 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__427 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__426 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__425 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__424 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__423 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__422 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__421 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__420 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__419 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__418 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__417 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__416 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__213 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__214 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__215 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__216 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__217 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__218 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__219 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__220 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__221 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__222 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__223 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__224 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__225 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__226 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__227 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__228 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__4 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__8 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__9 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized18 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__455 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__454 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__453 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__452 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__451 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__450 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__449 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__448 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__447 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__446 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__445 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__444 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__443 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__442 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__441 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__440 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__439 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__438 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__437 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__436 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__475 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__474 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__473 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__472 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__471 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__470 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__469 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__468 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__467 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__466 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__465 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__464 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__463 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__462 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__461 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__460 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__459 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__458 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__457 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__456 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__197 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__198 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__199 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__200 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__201 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__202 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__203 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__204 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__205 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__206 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__207 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__208 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__209 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__210 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__211 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__212 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__5 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__10 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__11 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized22 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__495 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__494 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__493 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__492 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__491 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__490 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__489 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__488 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__487 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__486 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__485 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__484 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__483 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__482 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__481 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__480 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__479 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__478 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__477 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__476 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__515 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__514 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__513 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__512 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__511 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__510 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__509 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__508 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__507 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__506 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__505 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__504 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__503 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__502 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__501 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__500 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__499 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__498 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__497 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__496 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__181 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__182 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__183 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__184 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__185 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__186 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__187 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__188 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__189 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__190 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__191 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__192 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__193 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__194 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__195 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__196 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__6 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__12 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__13 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized26 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__535 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__534 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__533 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__532 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__531 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__530 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__529 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__528 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__527 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__526 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__525 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__524 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__523 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__522 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__521 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__520 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__519 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__518 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__517 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__516 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__555 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__554 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__553 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__552 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__551 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__550 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__549 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__548 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__547 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__546 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__545 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__544 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__543 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__542 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__541 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__540 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__539 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__538 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__537 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__536 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__165 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__166 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__167 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__168 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__169 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__170 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__171 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__172 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__173 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__174 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__175 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__176 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__177 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__178 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__179 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__180 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized26 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__7 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__14 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__15 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized30 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__575 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__574 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__573 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__572 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__571 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__570 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__569 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__568 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__567 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__566 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__565 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__564 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__563 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__562 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__561 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__560 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__559 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__558 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__557 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__556 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__595 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__594 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__593 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__592 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__591 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__590 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__589 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__588 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__587 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__586 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__585 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__584 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__583 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__582 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__581 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__580 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__579 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__578 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__577 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__576 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__149 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__150 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__151 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__152 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__153 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__154 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__155 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__156 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__157 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__158 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__159 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__160 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__161 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__162 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__163 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__164 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized30 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__8 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__16 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__17 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized34 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__615 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__614 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__613 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__612 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__611 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__610 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__609 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__608 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__607 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__606 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__605 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__604 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__603 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__602 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__601 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__600 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__599 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__598 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__597 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__596 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__635 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__634 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__633 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__632 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__631 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__630 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__629 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__628 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__627 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__626 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__625 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__624 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__623 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__622 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__621 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__620 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__619 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__618 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__617 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__616 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__133 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__134 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__135 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__136 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__137 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__138 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__139 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__140 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__141 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__142 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__143 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__144 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__145 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__146 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__147 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__148 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized34 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__9 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__18 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__19 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized38 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__655 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__654 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__653 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__652 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__651 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__650 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__649 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__648 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__647 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__646 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__645 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__644 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__643 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__642 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__641 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__640 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__639 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__638 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__637 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__636 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__675 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__674 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__673 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__672 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__671 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__670 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__669 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__668 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__667 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__666 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__665 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__664 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__663 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__662 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__661 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__660 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__659 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__658 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__657 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__656 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__117 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__118 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__119 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__120 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__121 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__122 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__123 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__124 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__125 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__126 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__127 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__128 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__129 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__130 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__131 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__132 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized38 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__10 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__20 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__21 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized42 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__695 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__694 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__693 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__692 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__691 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__690 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__689 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__688 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__687 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__686 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__685 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__684 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__683 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__682 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__681 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__680 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__679 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__678 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__677 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__676 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__715 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__714 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__713 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__712 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__711 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__710 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__709 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__708 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__707 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__706 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__705 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__704 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__703 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__702 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__701 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__700 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__699 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__698 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__697 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__696 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__101 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__102 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__103 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__104 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__105 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__106 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__107 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__108 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__109 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__110 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__111 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__112 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__113 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__114 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__115 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__116 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized42 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__11 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__22 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__23 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized46 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__735 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__734 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__733 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__732 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__731 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__730 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__729 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__728 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__727 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__726 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__725 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__724 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__723 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__722 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__721 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__720 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__719 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__718 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__717 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__716 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__755 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__754 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__753 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__752 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__751 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__750 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__749 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__748 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__747 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__746 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__745 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__744 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__743 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__742 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__741 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__740 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__739 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__738 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__737 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__736 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__85 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__86 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__87 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__88 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__89 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__90 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__91 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__92 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__93 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__94 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__95 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__96 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__97 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__98 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__99 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__100 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized46 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__12 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__24 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__25 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized50 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__775 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__774 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__773 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__772 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__771 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__770 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__769 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__768 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__767 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__766 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__765 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__764 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__763 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__762 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__761 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__760 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__759 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__758 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__757 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__756 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__25 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__795 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__794 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__793 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__792 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__791 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__790 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__789 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__788 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__787 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__786 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__785 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__784 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__783 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__782 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__781 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__780 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__779 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__778 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__777 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__776 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__26 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__69 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__70 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__71 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__72 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__73 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__74 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__75 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__76 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__77 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__78 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__79 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__80 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__81 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__82 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__83 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__84 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized50 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__13 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__26 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__27 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized54 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__815 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__814 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__813 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__812 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__811 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__810 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__809 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__808 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__807 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__806 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__805 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__804 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__803 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__802 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__801 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__800 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__799 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__798 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__797 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__796 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__27 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__835 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__834 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__833 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__832 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__831 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__830 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__829 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__828 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__827 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__826 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__825 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__824 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__823 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__822 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__821 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__820 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__819 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__818 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__817 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__816 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__28 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__53 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__54 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__55 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__56 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__57 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__58 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__59 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__60 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__61 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__62 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__63 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__64 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__65 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__66 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__67 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__68 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized54 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__14 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__28 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__29 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized58 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__855 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__854 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__853 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__852 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__851 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__850 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__849 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__848 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__847 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__846 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__845 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__844 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__843 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__842 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__841 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__840 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__839 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__838 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__837 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__836 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__29 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__875 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__874 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__873 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__872 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__871 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__870 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__869 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__868 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__867 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__866 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__865 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__864 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__863 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__862 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__861 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__860 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__859 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__858 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__857 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__856 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__30 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__37 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__38 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__39 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__40 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__41 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__42 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__43 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__44 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__45 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__46 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__47 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__48 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__49 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__50 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__51 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__52 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized58 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__15 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized62 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__895 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__894 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__893 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__892 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__891 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__890 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__889 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__888 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__887 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__886 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__885 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__884 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__883 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__882 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__881 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__880 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__879 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__878 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__877 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__876 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__31 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__17 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__18 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__19 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__20 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__21 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__22 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__23 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__24 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__25 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__26 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__27 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__28 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__29 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__30 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__31 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__32 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__33 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__34 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__35 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__36 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__2 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__3 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__4 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__5 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__6 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__7 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__8 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__9 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__10 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__11 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__12 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__13 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__14 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__15 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__16 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized62 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 432.617 ; gain = 256.367
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design CORDIC_FP_top has port Xin[15] driven by constant 0
WARNING: [Synth 8-3917] design CORDIC_FP_top has port Xin[14] driven by constant 0
WARNING: [Synth 8-3917] design CORDIC_FP_top has port Xin[13] driven by constant 0
WARNING: [Synth 8-3917] design CORDIC_FP_top has port Xin[12] driven by constant 0
WARNING: [Synth 8-3917] design CORDIC_FP_top has port Xin[11] driven by constant 0
WARNING: [Synth 8-3917] design CORDIC_FP_top has port Xin[10] driven by constant 0
WARNING: [Synth 8-3917] design CORDIC_FP_top has port Xin[9] driven by constant 0
WARNING: [Synth 8-3917] design CORDIC_FP_top has port Xin[8] driven by constant 0
WARNING: [Synth 8-3917] design CORDIC_FP_top has port Xin[7] driven by constant 0
WARNING: [Synth 8-3917] design CORDIC_FP_top has port Xin[6] driven by constant 0
WARNING: [Synth 8-3917] design CORDIC_FP_top has port Xin[5] driven by constant 0
WARNING: [Synth 8-3917] design CORDIC_FP_top has port Xin[4] driven by constant 0
WARNING: [Synth 8-3917] design CORDIC_FP_top has port Xin[3] driven by constant 0
WARNING: [Synth 8-3917] design CORDIC_FP_top has port Xin[2] driven by constant 0
WARNING: [Synth 8-3917] design CORDIC_FP_top has port Xin[1] driven by constant 0
WARNING: [Synth 8-3917] design CORDIC_FP_top has port Xin[0] driven by constant 0
WARNING: [Synth 8-3917] design CORDIC_FP_top has port Yin[15] driven by constant 0
WARNING: [Synth 8-3917] design CORDIC_FP_top has port Yin[14] driven by constant 0
WARNING: [Synth 8-3917] design CORDIC_FP_top has port Yin[13] driven by constant 0
WARNING: [Synth 8-3917] design CORDIC_FP_top has port Yin[12] driven by constant 0
WARNING: [Synth 8-3917] design CORDIC_FP_top has port Yin[11] driven by constant 0
WARNING: [Synth 8-3917] design CORDIC_FP_top has port Yin[10] driven by constant 0
WARNING: [Synth 8-3917] design CORDIC_FP_top has port Yin[9] driven by constant 0
WARNING: [Synth 8-3917] design CORDIC_FP_top has port Yin[8] driven by constant 0
WARNING: [Synth 8-3917] design CORDIC_FP_top has port Yin[7] driven by constant 0
WARNING: [Synth 8-3917] design CORDIC_FP_top has port Yin[6] driven by constant 0
WARNING: [Synth 8-3917] design CORDIC_FP_top has port Yin[5] driven by constant 0
WARNING: [Synth 8-3917] design CORDIC_FP_top has port Yin[4] driven by constant 0
WARNING: [Synth 8-3917] design CORDIC_FP_top has port Yin[3] driven by constant 0
WARNING: [Synth 8-3917] design CORDIC_FP_top has port Yin[2] driven by constant 0
WARNING: [Synth 8-3917] design CORDIC_FP_top has port Yin[1] driven by constant 0
WARNING: [Synth 8-3917] design CORDIC_FP_top has port Yin[0] driven by constant 0
WARNING: [Synth 8-3917] design CORDIC_FP_top has port Zin[15] driven by constant 0
WARNING: [Synth 8-3917] design CORDIC_FP_top has port Zin[14] driven by constant 0
WARNING: [Synth 8-3917] design CORDIC_FP_top has port Zin[13] driven by constant 0
WARNING: [Synth 8-3917] design CORDIC_FP_top has port Zin[12] driven by constant 0
WARNING: [Synth 8-3917] design CORDIC_FP_top has port Zin[11] driven by constant 0
WARNING: [Synth 8-3917] design CORDIC_FP_top has port Zin[10] driven by constant 0
WARNING: [Synth 8-3917] design CORDIC_FP_top has port Zin[9] driven by constant 0
WARNING: [Synth 8-3917] design CORDIC_FP_top has port Zin[8] driven by constant 0
WARNING: [Synth 8-3917] design CORDIC_FP_top has port Zin[7] driven by constant 0
WARNING: [Synth 8-3917] design CORDIC_FP_top has port Zin[6] driven by constant 0
WARNING: [Synth 8-3917] design CORDIC_FP_top has port Zin[5] driven by constant 0
WARNING: [Synth 8-3917] design CORDIC_FP_top has port Zin[4] driven by constant 0
WARNING: [Synth 8-3917] design CORDIC_FP_top has port Zin[3] driven by constant 0
WARNING: [Synth 8-3917] design CORDIC_FP_top has port Zin[2] driven by constant 0
WARNING: [Synth 8-3917] design CORDIC_FP_top has port Zin[1] driven by constant 0
WARNING: [Synth 8-3917] design CORDIC_FP_top has port Zin[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 434.059 ; gain = 257.809
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 434.059 ; gain = 257.809

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |LPM_CLSHIFT        |          30|      7992|
|2     |CORDIC_FP_top__GC0 |           1|      9993|
+------+-------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[15] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[14] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[13] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[12] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[11] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[10] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[9] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[8] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[7] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[6] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[5] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[4] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[3] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[2] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[1] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[0] ) is unused and will be removed from module my_rege__parameterized2.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[14].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[13].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[12].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[11].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[10].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[9].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[8].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[7].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[6].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[5].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[4].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[3].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[2].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[1].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[15].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[15].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[14].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[14].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[13].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[13].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[12].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[12].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[11].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[11].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[10].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[10].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[9].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[9].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[8].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[8].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[7].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[7].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[6].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[6].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[5].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[5].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[4].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[4].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[3].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[3].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[2].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[2].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[1].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[1].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[0].data_X_reg /\Qt_reg[19] )
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[19] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[18] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[17] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[16] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[15] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[14] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[13] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[12] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[11] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[10] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[9] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[8] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[7] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[6] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[5] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[4] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[3] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[2] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[1] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[0] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[19] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[18] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[17] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[16] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[15] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[14] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[13] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[12] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[11] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[10] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[9] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[8] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[7] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[6] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[5] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[4] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[3] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[2] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[1] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[0] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[19] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[18] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[17] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[16] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[15] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[14] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[13] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[12] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[11] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[10] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[9] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[8] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[7] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[6] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[5] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[4] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[3] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[2] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[1] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[0] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[15] ) is unused and will be removed from module my_rege__parameterized6.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[14] ) is unused and will be removed from module my_rege__parameterized6.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[13] ) is unused and will be removed from module my_rege__parameterized6.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[12] ) is unused and will be removed from module my_rege__parameterized6.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[11] ) is unused and will be removed from module my_rege__parameterized6.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[10] ) is unused and will be removed from module my_rege__parameterized6.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[9] ) is unused and will be removed from module my_rege__parameterized6.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[8] ) is unused and will be removed from module my_rege__parameterized6.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[7] ) is unused and will be removed from module my_rege__parameterized6.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[6] ) is unused and will be removed from module my_rege__parameterized6.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[5] ) is unused and will be removed from module my_rege__parameterized6.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[4] ) is unused and will be removed from module my_rege__parameterized6.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[3] ) is unused and will be removed from module my_rege__parameterized6.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[2] ) is unused and will be removed from module my_rege__parameterized6.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[1] ) is unused and will be removed from module my_rege__parameterized6.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[0] ) is unused and will be removed from module my_rege__parameterized6.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[19] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[18] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[17] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[16] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[15] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[14] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[13] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[12] ) is unused and will be removed from module my_rege__4.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 452.410 ; gain = 276.160
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 452.410 ; gain = 276.160

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 452.410 ; gain = 276.160
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 452.410 ; gain = 276.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 452.410 ; gain = 276.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
ERROR: [Synth 8-4485] pin Xin[15] is connected to multiply driven net where other driver is constant
ERROR: synthesis optimization failed, fatal insert_io failure.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 452.410 ; gain = 261.359
INFO: [Common 17-83] Releasing license: Synthesis
232 Infos, 199 Warnings, 144 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Mon Nov 16 17:12:45 2015...

*** Running vivado
    with args -log CORDIC_FP_top.vds -m64 -mode batch -messageDb vivado.pb -notrace -source CORDIC_FP_top.tcl

WARNING: Default location for XILINX_VIVADO_HLS not found: 

****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source CORDIC_FP_top.tcl -notrace
Command: synth_design -top CORDIC_FP_top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 244.305 ; gain = 67.836
---------------------------------------------------------------------------------
ERROR: [Synth 8-1807] character '0' is not in type std_logic_vector [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:70]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:17]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 278.477 ; gain = 102.008
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
3 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Mon Nov 16 17:14:20 2015...

*** Running vivado
    with args -log CORDIC_FP_top.vds -m64 -mode batch -messageDb vivado.pb -notrace -source CORDIC_FP_top.tcl

WARNING: Default location for XILINX_VIVADO_HLS not found: 

****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source CORDIC_FP_top.tcl -notrace
Command: synth_design -top CORDIC_FP_top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 244.766 ; gain = 68.379
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CORDIC_FP_top' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:17]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'mux_2to1' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/mux_2to1.vhd:4' bound to instance 'mux_di' of component 'mux_2to1' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:108]
INFO: [Synth 8-638] synthesizing module 'mux_2to1' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/mux_2to1.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'mux_2to1' (1#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/mux_2to1.vhd:12]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_X_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:116]
INFO: [Synth 8-638] synthesizing module 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege' (2#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_Y_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:120]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_Z_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:124]
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized2' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized2' (2#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:14' bound to instance 'X_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:132]
INFO: [Synth 8-638] synthesizing module 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-638] synthesizing module 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'fulladd' (3#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:19]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'my_addsub' (4#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:14' bound to instance 'Y_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:136]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:14' bound to instance 'Z_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:140]
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized2' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized2' (4#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
INFO: [Synth 8-3491] module 'my4to1LUT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my4to1LUT_atan.vhd:14' bound to instance 'LUT_aTan' of component 'my4to1LUT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:148]
INFO: [Synth 8-638] synthesizing module 'my4to1LUT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my4to1LUT_atan.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'my4to1LUT' (5#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my4to1LUT_atan.vhd:19]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
INFO: [Synth 8-3491] module 'LPM_CLSHIFT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/lpm_clshift.vhd:23' bound to instance 'X_barrel_shifter' of component 'LPM_CLSHIFT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:156]
INFO: [Synth 8-638] synthesizing module 'LPM_CLSHIFT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/lpm_clshift.vhd:56]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
INFO: [Synth 8-256] done synthesizing module 'LPM_CLSHIFT' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/lpm_clshift.vhd:56]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
INFO: [Synth 8-3491] module 'LPM_CLSHIFT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/lpm_clshift.vhd:23' bound to instance 'Y_barrel_shifter' of component 'LPM_CLSHIFT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:171]
INFO: [Synth 8-3491] module 'mux_2to1' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/mux_2to1.vhd:4' bound to instance 'mux_di' of component 'mux_2to1' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:108]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_X_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:116]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_Y_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:120]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_Z_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:124]
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized6' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized6' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:14' bound to instance 'X_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:132]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:14' bound to instance 'Y_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:136]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:14' bound to instance 'Z_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:140]
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized6' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized6' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
INFO: [Synth 8-3491] module 'my4to1LUT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my4to1LUT_atan.vhd:14' bound to instance 'LUT_aTan' of component 'my4to1LUT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:148]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
INFO: [Synth 8-3491] module 'LPM_CLSHIFT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/lpm_clshift.vhd:23' bound to instance 'X_barrel_shifter' of component 'LPM_CLSHIFT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:156]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
INFO: [Synth 8-3491] module 'LPM_CLSHIFT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/lpm_clshift.vhd:23' bound to instance 'Y_barrel_shifter' of component 'LPM_CLSHIFT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:171]
INFO: [Synth 8-3491] module 'mux_2to1' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/mux_2to1.vhd:4' bound to instance 'mux_di' of component 'mux_2to1' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:108]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_X_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:116]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_Y_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:120]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_Z_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:124]
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized10' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized10' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:14' bound to instance 'X_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:132]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:14' bound to instance 'Y_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:136]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:14' bound to instance 'Z_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:140]
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized10' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized10' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
INFO: [Synth 8-3491] module 'my4to1LUT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my4to1LUT_atan.vhd:14' bound to instance 'LUT_aTan' of component 'my4to1LUT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:148]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
INFO: [Synth 8-3491] module 'LPM_CLSHIFT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/lpm_clshift.vhd:23' bound to instance 'X_barrel_shifter' of component 'LPM_CLSHIFT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:156]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
INFO: [Synth 8-3491] module 'LPM_CLSHIFT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/lpm_clshift.vhd:23' bound to instance 'Y_barrel_shifter' of component 'LPM_CLSHIFT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:171]
INFO: [Synth 8-3491] module 'mux_2to1' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/mux_2to1.vhd:4' bound to instance 'mux_di' of component 'mux_2to1' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:108]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_X_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:116]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized14' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized14' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized14' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized14' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized18' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized18' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized18' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized18' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized22' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized22' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized22' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized22' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized26' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized26' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized26' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized26' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized30' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized30' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized30' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized30' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized34' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized34' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized34' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized34' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized38' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized38' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized38' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized38' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized42' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized42' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized42' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized42' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized46' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized46' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized46' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized46' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized50' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized50' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized50' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized50' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized54' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized54' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized54' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized54' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized58' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized58' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized58' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized58' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized62' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized62' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized62' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized62' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
WARNING: [Synth 8-3848] Net ZS[15] in module/entity CORDIC_FP_top does not have driver. [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'CORDIC_FP_top' (7#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:17]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 281.945 ; gain = 105.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 281.945 ; gain = 105.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 281.945 ; gain = 105.559
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 336.840 ; gain = 160.453
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance '\test[15].data_X_reg ' (my_rege) to '\test[15].data_Y_reg '
INFO: [Synth 8-223] decloning instance '\test[15].X_barrel_shifter ' (LPM_CLSHIFT) to '\test[15].Y_barrel_shifter '

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |LPM_CLSHIFT        |          31|     10542|
|2     |CORDIC_FP_top__GC0 |           1|     10052|
+------+-------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1209  
+---XORs : 
	   3 Input      1 Bit         XORs := 896   
	   2 Input      1 Bit         XORs := 944   
+---Registers : 
	               20 Bit    Registers := 31    
	               16 Bit    Registers := 16    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 31    
	   2 Input     23 Bit        Muxes := 31    
	   2 Input     22 Bit        Muxes := 31    
	   2 Input     21 Bit        Muxes := 31    
	   2 Input     20 Bit        Muxes := 62    
	   2 Input     19 Bit        Muxes := 31    
	   2 Input     18 Bit        Muxes := 31    
	   2 Input     17 Bit        Muxes := 31    
	   2 Input     16 Bit        Muxes := 47    
	  18 Input     16 Bit        Muxes := 16    
	   2 Input     15 Bit        Muxes := 31    
	   2 Input     14 Bit        Muxes := 31    
	   2 Input     13 Bit        Muxes := 31    
	   2 Input     12 Bit        Muxes := 31    
	   2 Input     11 Bit        Muxes := 31    
	   2 Input     10 Bit        Muxes := 31    
	   2 Input      9 Bit        Muxes := 31    
	   2 Input      8 Bit        Muxes := 31    
	   2 Input      7 Bit        Muxes := 31    
	   2 Input      6 Bit        Muxes := 31    
	   2 Input      1 Bit        Muxes := 1349  
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module LPM_CLSHIFT 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 39    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 43    
Module mux_2to1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__1 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__2 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__295 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__294 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__293 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__292 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__291 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__290 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__289 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__288 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__287 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__286 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__285 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__284 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__283 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__282 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__281 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__280 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__279 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__278 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__277 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__276 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__315 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__314 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__313 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__312 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__311 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__310 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__309 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__308 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__307 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__306 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__305 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__304 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__303 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__302 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__301 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__300 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__299 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__298 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__297 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__296 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__261 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__262 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__263 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__264 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__265 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__266 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__267 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__268 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__269 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__270 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__271 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__272 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__273 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__274 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__275 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__1 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__3 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__4 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__335 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__334 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__333 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__332 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__331 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__330 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__329 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__328 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__327 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__326 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__325 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__324 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__323 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__322 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__321 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__320 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__319 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__318 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__317 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__316 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__355 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__354 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__353 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__352 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__351 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__350 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__349 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__348 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__347 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__346 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__345 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__344 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__343 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__342 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__341 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__340 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__339 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__338 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__337 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__336 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__245 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__246 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__247 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__248 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__249 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__250 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__251 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__252 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__253 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__254 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__255 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__256 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__257 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__258 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__259 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__260 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__2 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__5 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__6 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__375 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__374 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__373 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__372 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__371 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__370 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__369 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__368 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__367 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__366 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__365 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__364 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__363 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__362 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__361 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__360 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__359 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__358 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__357 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__356 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__395 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__394 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__393 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__392 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__391 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__390 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__389 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__388 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__387 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__386 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__385 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__384 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__383 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__382 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__381 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__380 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__379 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__378 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__377 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__376 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__229 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__230 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__231 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__232 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__233 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__234 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__235 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__236 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__237 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__238 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__239 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__240 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__241 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__242 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__243 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__244 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__3 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__7 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__8 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__415 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__414 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__413 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__412 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__411 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__410 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__409 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__408 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__407 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__406 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__405 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__404 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__403 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__402 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__401 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__400 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__399 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__398 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__397 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__396 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__435 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__434 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__433 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__432 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__431 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__430 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__429 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__428 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__427 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__426 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__425 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__424 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__423 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__422 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__421 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__420 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__419 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__418 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__417 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__416 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__213 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__214 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__215 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__216 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__217 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__218 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__219 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__220 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__221 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__222 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__223 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__224 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__225 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__226 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__227 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__228 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__4 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__9 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__10 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized18 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__455 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__454 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__453 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__452 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__451 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__450 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__449 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__448 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__447 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__446 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__445 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__444 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__443 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__442 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__441 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__440 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__439 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__438 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__437 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__436 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__475 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__474 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__473 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__472 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__471 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__470 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__469 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__468 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__467 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__466 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__465 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__464 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__463 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__462 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__461 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__460 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__459 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__458 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__457 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__456 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__197 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__198 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__199 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__200 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__201 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__202 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__203 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__204 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__205 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__206 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__207 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__208 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__209 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__210 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__211 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__212 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__5 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__11 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__12 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized22 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__495 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__494 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__493 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__492 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__491 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__490 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__489 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__488 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__487 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__486 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__485 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__484 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__483 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__482 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__481 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__480 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__479 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__478 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__477 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__476 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__515 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__514 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__513 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__512 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__511 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__510 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__509 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__508 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__507 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__506 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__505 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__504 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__503 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__502 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__501 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__500 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__499 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__498 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__497 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__496 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__181 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__182 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__183 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__184 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__185 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__186 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__187 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__188 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__189 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__190 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__191 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__192 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__193 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__194 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__195 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__196 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__6 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__13 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__14 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized26 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__535 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__534 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__533 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__532 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__531 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__530 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__529 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__528 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__527 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__526 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__525 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__524 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__523 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__522 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__521 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__520 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__519 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__518 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__517 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__516 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__555 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__554 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__553 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__552 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__551 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__550 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__549 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__548 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__547 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__546 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__545 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__544 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__543 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__542 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__541 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__540 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__539 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__538 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__537 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__536 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__165 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__166 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__167 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__168 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__169 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__170 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__171 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__172 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__173 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__174 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__175 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__176 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__177 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__178 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__179 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__180 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized26 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__7 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__15 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__16 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized30 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__575 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__574 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__573 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__572 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__571 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__570 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__569 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__568 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__567 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__566 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__565 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__564 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__563 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__562 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__561 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__560 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__559 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__558 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__557 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__556 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__595 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__594 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__593 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__592 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__591 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__590 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__589 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__588 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__587 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__586 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__585 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__584 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__583 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__582 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__581 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__580 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__579 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__578 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__577 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__576 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__149 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__150 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__151 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__152 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__153 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__154 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__155 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__156 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__157 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__158 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__159 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__160 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__161 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__162 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__163 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__164 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized30 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__8 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__17 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__18 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized34 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__615 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__614 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__613 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__612 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__611 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__610 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__609 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__608 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__607 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__606 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__605 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__604 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__603 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__602 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__601 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__600 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__599 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__598 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__597 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__596 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__635 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__634 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__633 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__632 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__631 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__630 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__629 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__628 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__627 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__626 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__625 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__624 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__623 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__622 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__621 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__620 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__619 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__618 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__617 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__616 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__133 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__134 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__135 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__136 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__137 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__138 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__139 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__140 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__141 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__142 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__143 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__144 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__145 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__146 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__147 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__148 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized34 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__9 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__19 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__20 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized38 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__655 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__654 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__653 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__652 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__651 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__650 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__649 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__648 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__647 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__646 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__645 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__644 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__643 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__642 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__641 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__640 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__639 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__638 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__637 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__636 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__675 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__674 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__673 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__672 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__671 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__670 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__669 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__668 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__667 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__666 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__665 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__664 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__663 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__662 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__661 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__660 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__659 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__658 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__657 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__656 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__117 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__118 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__119 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__120 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__121 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__122 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__123 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__124 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__125 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__126 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__127 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__128 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__129 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__130 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__131 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__132 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized38 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__10 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__21 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__22 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized42 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__695 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__694 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__693 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__692 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__691 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__690 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__689 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__688 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__687 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__686 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__685 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__684 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__683 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__682 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__681 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__680 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__679 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__678 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__677 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__676 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__715 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__714 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__713 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__712 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__711 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__710 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__709 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__708 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__707 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__706 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__705 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__704 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__703 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__702 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__701 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__700 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__699 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__698 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__697 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__696 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__101 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__102 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__103 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__104 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__105 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__106 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__107 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__108 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__109 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__110 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__111 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__112 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__113 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__114 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__115 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__116 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized42 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__11 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__23 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__24 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized46 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__735 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__734 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__733 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__732 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__731 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__730 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__729 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__728 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__727 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__726 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__725 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__724 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__723 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__722 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__721 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__720 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__719 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__718 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__717 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__716 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__755 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__754 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__753 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__752 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__751 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__750 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__749 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__748 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__747 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__746 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__745 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__744 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__743 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__742 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__741 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__740 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__739 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__738 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__737 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__736 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__85 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__86 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__87 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__88 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__89 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__90 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__91 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__92 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__93 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__94 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__95 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__96 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__97 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__98 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__99 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__100 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized46 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__12 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__25 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__26 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized50 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__775 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__774 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__773 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__772 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__771 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__770 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__769 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__768 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__767 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__766 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__765 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__764 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__763 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__762 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__761 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__760 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__759 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__758 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__757 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__756 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__25 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__795 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__794 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__793 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__792 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__791 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__790 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__789 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__788 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__787 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__786 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__785 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__784 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__783 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__782 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__781 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__780 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__779 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__778 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__777 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__776 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__26 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__69 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__70 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__71 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__72 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__73 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__74 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__75 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__76 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__77 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__78 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__79 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__80 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__81 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__82 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__83 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__84 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized50 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__13 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__27 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__28 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized54 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__815 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__814 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__813 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__812 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__811 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__810 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__809 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__808 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__807 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__806 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__805 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__804 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__803 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__802 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__801 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__800 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__799 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__798 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__797 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__796 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__27 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__835 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__834 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__833 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__832 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__831 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__830 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__829 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__828 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__827 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__826 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__825 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__824 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__823 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__822 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__821 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__820 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__819 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__818 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__817 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__816 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__28 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__53 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__54 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__55 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__56 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__57 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__58 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__59 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__60 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__61 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__62 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__63 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__64 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__65 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__66 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__67 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__68 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized54 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__14 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__29 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__30 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized58 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__855 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__854 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__853 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__852 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__851 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__850 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__849 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__848 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__847 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__846 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__845 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__844 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__843 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__842 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__841 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__840 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__839 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__838 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__837 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__836 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__29 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__875 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__874 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__873 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__872 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__871 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__870 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__869 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__868 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__867 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__866 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__865 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__864 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__863 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__862 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__861 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__860 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__859 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__858 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__857 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__856 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__30 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__37 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__38 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__39 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__40 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__41 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__42 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__43 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__44 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__45 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__46 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__47 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__48 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__49 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__50 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__51 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__52 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized58 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__15 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized62 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__895 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__894 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__893 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__892 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__891 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__890 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__889 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__888 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__887 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__886 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__885 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__884 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__883 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__882 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__881 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__880 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__879 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__878 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__877 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__876 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__31 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__17 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__18 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__19 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__20 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__21 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__22 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__23 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__24 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__25 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__26 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__27 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__28 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__29 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__30 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__31 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__32 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__33 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__34 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__35 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__36 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__2 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__3 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__4 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__5 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__6 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__7 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__8 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__9 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__10 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__11 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__12 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__13 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__14 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__15 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__16 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized62 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:30 ; elapsed = 00:00:29 . Memory (MB): peak = 432.141 ; gain = 255.754
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 433.563 ; gain = 257.176
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 433.563 ; gain = 257.176

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |LPM_CLSHIFT        |          31|      7992|
|2     |CORDIC_FP_top__GC0 |           1|     10053|
+------+-------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[15] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[14] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[13] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[12] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[11] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[10] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[9] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[8] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[7] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[6] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[5] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[4] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[3] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[2] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[1] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[0] ) is unused and will be removed from module my_rege__parameterized2.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[14].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[13].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[12].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[11].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[10].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[9].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[8].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[7].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[6].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[5].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[4].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[3].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[2].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[1].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[15].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[15].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[14].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[14].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[13].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[13].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[12].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[12].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[11].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[11].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[10].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[10].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[9].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[9].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[8].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[8].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[7].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[7].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[6].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[6].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[5].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[5].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[4].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[4].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[3].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[3].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[2].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[2].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[1].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[1].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[0].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[0].data_X_reg /\Qt_reg[19] )
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[19] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[18] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[17] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[16] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[15] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[14] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[13] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[12] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[11] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[10] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[9] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[8] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[7] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[6] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[5] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[4] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[3] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[2] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[1] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[0] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[19] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[18] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[17] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[16] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[15] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[14] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[13] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[12] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[11] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[10] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[9] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[8] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[7] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[6] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[5] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[4] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[3] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[2] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[1] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[0] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[19] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[18] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[17] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[16] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[15] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[14] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[13] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[12] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[11] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[10] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[9] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[8] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[7] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[6] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[5] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[4] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[3] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[2] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[1] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[0] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[19] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[18] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[17] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[16] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[15] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[14] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[13] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[12] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[11] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[10] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[9] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[8] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[7] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[6] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[5] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[4] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[3] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[2] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[1] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[0] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[15] ) is unused and will be removed from module my_rege__parameterized6.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[14] ) is unused and will be removed from module my_rege__parameterized6.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[13] ) is unused and will be removed from module my_rege__parameterized6.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[12] ) is unused and will be removed from module my_rege__parameterized6.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 452.355 ; gain = 275.969
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 452.355 ; gain = 275.969

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 452.355 ; gain = 275.969
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 452.355 ; gain = 275.969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 452.355 ; gain = 275.969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 452.355 ; gain = 275.969
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 452.355 ; gain = 275.969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 452.355 ; gain = 275.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 452.355 ; gain = 275.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 452.355 ; gain = 275.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |IBUF |     2|
|2     |OBUF |    50|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    52|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 452.355 ; gain = 275.969
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 877 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 452.355 ; gain = 260.609
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 452.355 ; gain = 275.969
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
237 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 498.113 ; gain = 307.762
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.109 . Memory (MB): peak = 498.113 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Nov 16 17:15:33 2015...

*** Running vivado
    with args -log CORDIC_FP_top.vds -m64 -mode batch -messageDb vivado.pb -notrace -source CORDIC_FP_top.tcl

WARNING: Default location for XILINX_VIVADO_HLS not found: 

****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source CORDIC_FP_top.tcl -notrace
Command: synth_design -top CORDIC_FP_top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 244.477 ; gain = 68.020
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CORDIC_FP_top' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:17]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'mux_2to1' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/mux_2to1.vhd:4' bound to instance 'mux_di' of component 'mux_2to1' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:110]
INFO: [Synth 8-638] synthesizing module 'mux_2to1' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/mux_2to1.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'mux_2to1' (1#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/mux_2to1.vhd:12]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_X_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:118]
INFO: [Synth 8-638] synthesizing module 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege' (2#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_Y_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:122]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_Z_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:126]
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized2' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized2' (2#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:14' bound to instance 'X_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:134]
INFO: [Synth 8-638] synthesizing module 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-638] synthesizing module 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'fulladd' (3#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:19]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'my_addsub' (4#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:14' bound to instance 'Y_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:138]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:14' bound to instance 'Z_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:142]
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized2' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized2' (4#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
INFO: [Synth 8-3491] module 'my4to1LUT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my4to1LUT_atan.vhd:14' bound to instance 'LUT_aTan' of component 'my4to1LUT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:150]
INFO: [Synth 8-638] synthesizing module 'my4to1LUT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my4to1LUT_atan.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'my4to1LUT' (5#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my4to1LUT_atan.vhd:19]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
INFO: [Synth 8-3491] module 'LPM_CLSHIFT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/lpm_clshift.vhd:23' bound to instance 'X_barrel_shifter' of component 'LPM_CLSHIFT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:158]
INFO: [Synth 8-638] synthesizing module 'LPM_CLSHIFT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/lpm_clshift.vhd:56]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
INFO: [Synth 8-256] done synthesizing module 'LPM_CLSHIFT' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/lpm_clshift.vhd:56]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
INFO: [Synth 8-3491] module 'LPM_CLSHIFT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/lpm_clshift.vhd:23' bound to instance 'Y_barrel_shifter' of component 'LPM_CLSHIFT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:173]
INFO: [Synth 8-3491] module 'mux_2to1' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/mux_2to1.vhd:4' bound to instance 'mux_di' of component 'mux_2to1' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:110]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_X_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:118]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_Y_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:122]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_Z_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:126]
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized6' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized6' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:14' bound to instance 'X_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:134]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:14' bound to instance 'Y_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:138]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:14' bound to instance 'Z_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:142]
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized6' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized6' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
INFO: [Synth 8-3491] module 'my4to1LUT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my4to1LUT_atan.vhd:14' bound to instance 'LUT_aTan' of component 'my4to1LUT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:150]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
INFO: [Synth 8-3491] module 'LPM_CLSHIFT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/lpm_clshift.vhd:23' bound to instance 'X_barrel_shifter' of component 'LPM_CLSHIFT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:158]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
INFO: [Synth 8-3491] module 'LPM_CLSHIFT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/lpm_clshift.vhd:23' bound to instance 'Y_barrel_shifter' of component 'LPM_CLSHIFT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:173]
INFO: [Synth 8-3491] module 'mux_2to1' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/mux_2to1.vhd:4' bound to instance 'mux_di' of component 'mux_2to1' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:110]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_X_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:118]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_Y_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:122]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_Z_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:126]
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized10' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized10' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:14' bound to instance 'X_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:134]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:14' bound to instance 'Y_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:138]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:14' bound to instance 'Z_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:142]
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized10' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized10' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
INFO: [Synth 8-3491] module 'my4to1LUT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my4to1LUT_atan.vhd:14' bound to instance 'LUT_aTan' of component 'my4to1LUT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:150]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
INFO: [Synth 8-3491] module 'LPM_CLSHIFT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/lpm_clshift.vhd:23' bound to instance 'X_barrel_shifter' of component 'LPM_CLSHIFT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:158]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
INFO: [Synth 8-3491] module 'LPM_CLSHIFT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/lpm_clshift.vhd:23' bound to instance 'Y_barrel_shifter' of component 'LPM_CLSHIFT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:173]
INFO: [Synth 8-3491] module 'mux_2to1' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/mux_2to1.vhd:4' bound to instance 'mux_di' of component 'mux_2to1' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:110]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_X_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:118]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized14' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized14' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized14' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized14' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized18' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized18' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized18' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized18' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized22' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized22' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized22' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized22' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized26' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized26' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized26' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized26' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized30' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized30' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized30' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized30' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized34' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized34' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized34' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized34' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized38' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized38' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized38' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized38' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized42' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized42' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized42' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized42' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized46' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized46' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized46' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized46' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized50' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized50' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized50' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized50' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized54' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized54' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized54' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized54' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized58' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized58' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized58' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized58' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized62' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized62' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized62' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized62' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
CRITICAL WARNING: [Synth 8-3352] multi-driven net v with 1st driver pin 'CORDIC_FP_top:/E' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:8]
CRITICAL WARNING: [Synth 8-3352] multi-driven net v with 2nd driver pin 'GND' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:8]
CRITICAL WARNING: [Synth 8-5559] multi-driven net v is connected to constant driver, other driver is ignored [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:8]
WARNING: [Synth 8-3848] Net ZS[15] in module/entity CORDIC_FP_top does not have driver. [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'CORDIC_FP_top' (7#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:17]
WARNING: [Synth 8-3917] design CORDIC_FP_top has port v driven by constant 0
WARNING: [Synth 8-3917] design CORDIC_FP_top has port E driven by constant 0
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 282.590 ; gain = 106.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 282.590 ; gain = 106.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 282.590 ; gain = 106.133
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 336.547 ; gain = 160.090
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance '\test[15].data_X_reg ' (my_rege) to '\test[15].data_Y_reg '
INFO: [Synth 8-223] decloning instance '\test[15].X_barrel_shifter ' (LPM_CLSHIFT) to '\test[15].Y_barrel_shifter '

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |LPM_CLSHIFT        |          31|     10542|
|2     |CORDIC_FP_top__GC0 |           1|     10052|
+------+-------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1209  
+---XORs : 
	   3 Input      1 Bit         XORs := 896   
	   2 Input      1 Bit         XORs := 944   
+---Registers : 
	               20 Bit    Registers := 31    
	               16 Bit    Registers := 16    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 31    
	   2 Input     23 Bit        Muxes := 31    
	   2 Input     22 Bit        Muxes := 31    
	   2 Input     21 Bit        Muxes := 31    
	   2 Input     20 Bit        Muxes := 62    
	   2 Input     19 Bit        Muxes := 31    
	   2 Input     18 Bit        Muxes := 31    
	   2 Input     17 Bit        Muxes := 31    
	   2 Input     16 Bit        Muxes := 47    
	  18 Input     16 Bit        Muxes := 16    
	   2 Input     15 Bit        Muxes := 31    
	   2 Input     14 Bit        Muxes := 31    
	   2 Input     13 Bit        Muxes := 31    
	   2 Input     12 Bit        Muxes := 31    
	   2 Input     11 Bit        Muxes := 31    
	   2 Input     10 Bit        Muxes := 31    
	   2 Input      9 Bit        Muxes := 31    
	   2 Input      8 Bit        Muxes := 31    
	   2 Input      7 Bit        Muxes := 31    
	   2 Input      6 Bit        Muxes := 31    
	   2 Input      1 Bit        Muxes := 1349  
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module LPM_CLSHIFT 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 39    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 43    
Module mux_2to1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__1 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__2 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__295 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__294 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__293 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__292 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__291 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__290 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__289 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__288 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__287 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__286 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__285 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__284 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__283 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__282 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__281 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__280 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__279 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__278 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__277 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__276 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__315 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__314 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__313 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__312 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__311 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__310 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__309 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__308 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__307 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__306 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__305 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__304 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__303 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__302 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__301 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__300 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__299 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__298 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__297 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__296 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__261 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__262 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__263 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__264 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__265 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__266 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__267 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__268 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__269 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__270 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__271 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__272 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__273 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__274 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__275 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__1 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__3 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__4 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__335 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__334 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__333 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__332 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__331 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__330 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__329 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__328 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__327 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__326 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__325 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__324 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__323 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__322 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__321 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__320 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__319 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__318 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__317 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__316 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__355 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__354 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__353 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__352 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__351 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__350 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__349 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__348 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__347 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__346 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__345 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__344 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__343 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__342 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__341 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__340 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__339 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__338 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__337 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__336 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__245 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__246 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__247 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__248 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__249 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__250 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__251 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__252 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__253 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__254 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__255 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__256 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__257 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__258 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__259 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__260 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__2 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__5 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__6 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__375 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__374 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__373 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__372 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__371 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__370 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__369 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__368 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__367 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__366 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__365 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__364 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__363 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__362 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__361 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__360 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__359 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__358 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__357 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__356 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__395 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__394 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__393 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__392 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__391 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__390 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__389 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__388 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__387 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__386 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__385 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__384 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__383 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__382 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__381 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__380 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__379 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__378 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__377 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__376 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__229 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__230 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__231 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__232 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__233 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__234 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__235 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__236 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__237 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__238 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__239 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__240 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__241 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__242 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__243 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__244 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__3 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__7 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__8 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__415 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__414 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__413 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__412 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__411 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__410 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__409 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__408 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__407 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__406 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__405 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__404 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__403 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__402 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__401 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__400 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__399 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__398 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__397 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__396 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__435 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__434 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__433 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__432 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__431 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__430 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__429 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__428 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__427 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__426 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__425 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__424 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__423 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__422 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__421 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__420 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__419 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__418 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__417 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__416 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__213 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__214 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__215 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__216 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__217 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__218 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__219 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__220 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__221 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__222 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__223 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__224 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__225 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__226 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__227 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__228 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__4 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__9 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__10 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized18 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__455 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__454 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__453 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__452 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__451 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__450 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__449 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__448 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__447 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__446 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__445 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__444 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__443 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__442 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__441 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__440 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__439 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__438 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__437 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__436 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__475 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__474 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__473 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__472 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__471 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__470 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__469 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__468 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__467 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__466 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__465 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__464 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__463 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__462 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__461 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__460 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__459 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__458 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__457 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__456 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__197 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__198 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__199 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__200 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__201 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__202 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__203 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__204 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__205 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__206 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__207 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__208 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__209 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__210 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__211 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__212 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__5 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__11 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__12 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized22 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__495 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__494 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__493 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__492 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__491 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__490 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__489 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__488 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__487 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__486 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__485 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__484 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__483 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__482 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__481 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__480 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__479 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__478 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__477 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__476 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__515 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__514 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__513 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__512 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__511 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__510 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__509 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__508 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__507 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__506 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__505 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__504 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__503 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__502 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__501 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__500 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__499 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__498 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__497 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__496 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__181 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__182 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__183 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__184 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__185 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__186 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__187 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__188 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__189 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__190 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__191 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__192 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__193 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__194 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__195 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__196 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__6 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__13 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__14 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized26 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__535 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__534 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__533 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__532 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__531 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__530 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__529 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__528 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__527 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__526 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__525 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__524 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__523 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__522 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__521 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__520 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__519 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__518 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__517 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__516 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__555 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__554 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__553 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__552 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__551 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__550 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__549 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__548 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__547 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__546 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__545 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__544 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__543 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__542 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__541 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__540 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__539 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__538 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__537 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__536 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__165 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__166 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__167 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__168 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__169 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__170 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__171 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__172 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__173 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__174 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__175 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__176 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__177 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__178 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__179 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__180 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized26 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__7 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__15 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__16 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized30 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__575 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__574 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__573 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__572 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__571 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__570 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__569 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__568 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__567 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__566 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__565 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__564 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__563 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__562 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__561 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__560 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__559 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__558 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__557 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__556 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__595 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__594 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__593 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__592 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__591 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__590 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__589 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__588 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__587 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__586 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__585 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__584 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__583 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__582 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__581 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__580 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__579 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__578 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__577 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__576 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__149 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__150 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__151 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__152 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__153 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__154 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__155 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__156 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__157 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__158 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__159 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__160 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__161 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__162 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__163 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__164 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized30 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__8 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__17 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__18 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized34 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__615 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__614 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__613 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__612 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__611 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__610 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__609 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__608 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__607 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__606 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__605 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__604 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__603 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__602 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__601 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__600 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__599 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__598 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__597 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__596 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__635 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__634 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__633 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__632 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__631 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__630 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__629 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__628 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__627 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__626 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__625 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__624 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__623 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__622 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__621 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__620 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__619 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__618 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__617 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__616 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__133 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__134 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__135 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__136 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__137 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__138 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__139 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__140 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__141 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__142 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__143 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__144 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__145 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__146 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__147 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__148 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized34 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__9 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__19 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__20 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized38 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__655 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__654 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__653 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__652 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__651 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__650 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__649 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__648 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__647 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__646 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__645 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__644 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__643 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__642 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__641 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__640 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__639 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__638 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__637 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__636 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__675 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__674 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__673 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__672 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__671 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__670 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__669 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__668 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__667 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__666 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__665 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__664 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__663 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__662 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__661 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__660 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__659 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__658 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__657 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__656 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__117 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__118 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__119 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__120 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__121 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__122 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__123 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__124 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__125 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__126 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__127 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__128 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__129 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__130 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__131 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__132 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized38 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__10 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__21 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__22 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized42 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__695 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__694 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__693 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__692 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__691 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__690 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__689 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__688 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__687 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__686 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__685 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__684 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__683 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__682 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__681 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__680 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__679 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__678 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__677 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__676 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__715 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__714 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__713 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__712 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__711 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__710 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__709 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__708 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__707 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__706 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__705 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__704 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__703 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__702 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__701 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__700 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__699 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__698 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__697 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__696 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__101 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__102 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__103 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__104 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__105 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__106 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__107 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__108 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__109 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__110 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__111 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__112 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__113 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__114 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__115 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__116 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized42 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__11 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__23 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__24 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized46 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__735 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__734 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__733 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__732 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__731 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__730 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__729 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__728 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__727 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__726 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__725 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__724 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__723 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__722 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__721 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__720 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__719 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__718 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__717 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__716 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__755 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__754 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__753 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__752 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__751 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__750 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__749 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__748 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__747 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__746 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__745 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__744 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__743 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__742 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__741 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__740 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__739 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__738 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__737 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__736 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__85 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__86 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__87 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__88 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__89 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__90 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__91 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__92 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__93 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__94 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__95 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__96 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__97 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__98 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__99 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__100 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized46 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__12 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__25 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__26 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized50 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__775 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__774 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__773 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__772 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__771 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__770 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__769 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__768 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__767 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__766 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__765 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__764 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__763 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__762 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__761 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__760 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__759 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__758 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__757 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__756 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__25 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__795 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__794 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__793 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__792 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__791 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__790 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__789 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__788 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__787 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__786 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__785 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__784 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__783 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__782 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__781 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__780 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__779 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__778 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__777 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__776 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__26 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__69 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__70 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__71 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__72 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__73 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__74 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__75 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__76 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__77 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__78 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__79 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__80 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__81 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__82 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__83 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__84 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized50 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__13 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__27 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__28 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized54 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__815 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__814 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__813 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__812 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__811 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__810 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__809 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__808 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__807 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__806 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__805 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__804 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__803 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__802 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__801 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__800 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__799 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__798 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__797 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__796 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__27 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__835 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__834 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__833 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__832 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__831 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__830 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__829 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__828 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__827 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__826 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__825 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__824 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__823 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__822 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__821 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__820 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__819 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__818 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__817 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__816 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__28 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__53 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__54 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__55 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__56 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__57 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__58 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__59 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__60 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__61 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__62 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__63 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__64 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__65 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__66 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__67 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__68 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized54 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__14 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__29 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__30 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized58 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__855 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__854 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__853 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__852 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__851 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__850 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__849 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__848 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__847 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__846 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__845 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__844 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__843 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__842 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__841 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__840 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__839 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__838 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__837 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__836 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__29 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__875 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__874 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__873 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__872 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__871 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__870 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__869 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__868 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__867 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__866 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__865 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__864 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__863 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__862 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__861 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__860 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__859 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__858 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__857 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__856 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__30 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__37 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__38 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__39 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__40 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__41 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__42 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__43 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__44 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__45 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__46 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__47 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__48 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__49 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__50 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__51 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__52 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized58 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__15 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized62 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__895 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__894 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__893 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__892 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__891 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__890 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__889 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__888 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__887 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__886 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__885 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__884 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__883 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__882 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__881 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__880 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__879 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__878 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__877 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__876 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__31 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__17 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__18 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__19 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__20 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__21 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__22 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__23 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__24 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__25 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__26 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__27 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__28 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__29 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__30 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__31 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__32 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__33 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__34 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__35 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__36 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__2 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__3 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__4 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__5 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__6 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__7 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__8 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__9 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__10 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__11 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__12 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__13 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__14 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__15 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__16 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized62 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 432.773 ; gain = 256.316
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design CORDIC_FP_top has port v driven by constant 0
WARNING: [Synth 8-3917] design CORDIC_FP_top has port E driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 434.191 ; gain = 257.734
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 434.191 ; gain = 257.734

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |LPM_CLSHIFT        |          31|      7992|
|2     |CORDIC_FP_top__GC0 |           1|     10053|
+------+-------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[15] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[14] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[13] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[12] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[11] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[10] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[9] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[8] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[7] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[6] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[5] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[4] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[3] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[2] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[1] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[0] ) is unused and will be removed from module my_rege__parameterized2.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[14].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[13].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[12].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[11].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[10].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[9].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[8].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[7].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[6].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[5].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[4].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[3].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[2].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[1].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[15].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[15].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[14].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[14].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[13].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[13].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[12].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[12].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[11].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[11].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[10].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[10].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[9].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[9].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[8].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[8].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[7].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[7].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[6].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[6].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[5].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[5].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[4].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[4].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[3].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[3].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[2].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[2].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[1].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[1].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[0].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[0].data_X_reg /\Qt_reg[19] )
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[19] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[18] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[17] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[16] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[15] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[14] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[13] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[12] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[11] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[10] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[9] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[8] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[7] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[6] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[5] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[4] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[3] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[2] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[1] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[0] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[19] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[18] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[17] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[16] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[15] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[14] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[13] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[12] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[11] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[10] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[9] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[8] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[7] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[6] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[5] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[4] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[3] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[2] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[1] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[0] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[19] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[18] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[17] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[16] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[15] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[14] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[13] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[12] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[11] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[10] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[9] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[8] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[7] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[6] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[5] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[4] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[3] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[2] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[1] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[0] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[19] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[18] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[17] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[16] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[15] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[14] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[13] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[12] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[11] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[10] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[9] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[8] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[7] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[6] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[5] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[4] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[3] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[2] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[1] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[0] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[15] ) is unused and will be removed from module my_rege__parameterized6.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[14] ) is unused and will be removed from module my_rege__parameterized6.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[13] ) is unused and will be removed from module my_rege__parameterized6.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[12] ) is unused and will be removed from module my_rege__parameterized6.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 452.543 ; gain = 276.086
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 452.543 ; gain = 276.086

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 452.543 ; gain = 276.086
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 452.543 ; gain = 276.086
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 452.543 ; gain = 276.086
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
ERROR: [Synth 8-4485] pin E is connected to multiply driven net where other driver is constant
ERROR: synthesis optimization failed, fatal insert_io failure.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 452.543 ; gain = 261.156
INFO: [Common 17-83] Releasing license: Synthesis
231 Infos, 105 Warnings, 3 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Mon Nov 16 17:21:19 2015...

*** Running vivado
    with args -log CORDIC_FP_top.vds -m64 -mode batch -messageDb vivado.pb -notrace -source CORDIC_FP_top.tcl

WARNING: Default location for XILINX_VIVADO_HLS not found: 

****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source CORDIC_FP_top.tcl -notrace
Command: synth_design -top CORDIC_FP_top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 244.828 ; gain = 68.645
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CORDIC_FP_top' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:17]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'mux_2to1' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/mux_2to1.vhd:4' bound to instance 'mux_di' of component 'mux_2to1' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:109]
INFO: [Synth 8-638] synthesizing module 'mux_2to1' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/mux_2to1.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'mux_2to1' (1#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/mux_2to1.vhd:12]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_X_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:117]
INFO: [Synth 8-638] synthesizing module 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege' (2#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_Y_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:121]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_Z_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:125]
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized2' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized2' (2#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:14' bound to instance 'X_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:133]
INFO: [Synth 8-638] synthesizing module 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-638] synthesizing module 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'fulladd' (3#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:19]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'my_addsub' (4#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:14' bound to instance 'Y_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:137]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:14' bound to instance 'Z_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:141]
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized2' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized2' (4#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
INFO: [Synth 8-3491] module 'my4to1LUT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my4to1LUT_atan.vhd:14' bound to instance 'LUT_aTan' of component 'my4to1LUT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:149]
INFO: [Synth 8-638] synthesizing module 'my4to1LUT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my4to1LUT_atan.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'my4to1LUT' (5#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my4to1LUT_atan.vhd:19]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
INFO: [Synth 8-3491] module 'LPM_CLSHIFT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/lpm_clshift.vhd:23' bound to instance 'X_barrel_shifter' of component 'LPM_CLSHIFT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:157]
INFO: [Synth 8-638] synthesizing module 'LPM_CLSHIFT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/lpm_clshift.vhd:56]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
INFO: [Synth 8-256] done synthesizing module 'LPM_CLSHIFT' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/lpm_clshift.vhd:56]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
INFO: [Synth 8-3491] module 'LPM_CLSHIFT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/lpm_clshift.vhd:23' bound to instance 'Y_barrel_shifter' of component 'LPM_CLSHIFT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:172]
INFO: [Synth 8-3491] module 'mux_2to1' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/mux_2to1.vhd:4' bound to instance 'mux_di' of component 'mux_2to1' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:109]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_X_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:117]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_Y_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:121]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_Z_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:125]
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized6' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized6' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:14' bound to instance 'X_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:133]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:14' bound to instance 'Y_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:137]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:14' bound to instance 'Z_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:141]
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized6' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized6' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
INFO: [Synth 8-3491] module 'my4to1LUT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my4to1LUT_atan.vhd:14' bound to instance 'LUT_aTan' of component 'my4to1LUT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:149]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
INFO: [Synth 8-3491] module 'LPM_CLSHIFT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/lpm_clshift.vhd:23' bound to instance 'X_barrel_shifter' of component 'LPM_CLSHIFT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:157]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
INFO: [Synth 8-3491] module 'LPM_CLSHIFT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/lpm_clshift.vhd:23' bound to instance 'Y_barrel_shifter' of component 'LPM_CLSHIFT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:172]
INFO: [Synth 8-3491] module 'mux_2to1' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/mux_2to1.vhd:4' bound to instance 'mux_di' of component 'mux_2to1' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:109]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_X_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:117]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_Y_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:121]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_Z_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:125]
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized10' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized10' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:14' bound to instance 'X_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:133]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:14' bound to instance 'Y_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:137]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:14' bound to instance 'Z_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:141]
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized10' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized10' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
INFO: [Synth 8-3491] module 'my4to1LUT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my4to1LUT_atan.vhd:14' bound to instance 'LUT_aTan' of component 'my4to1LUT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:149]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
INFO: [Synth 8-3491] module 'LPM_CLSHIFT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/lpm_clshift.vhd:23' bound to instance 'X_barrel_shifter' of component 'LPM_CLSHIFT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:157]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
INFO: [Synth 8-3491] module 'LPM_CLSHIFT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/lpm_clshift.vhd:23' bound to instance 'Y_barrel_shifter' of component 'LPM_CLSHIFT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:172]
INFO: [Synth 8-3491] module 'mux_2to1' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/mux_2to1.vhd:4' bound to instance 'mux_di' of component 'mux_2to1' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:109]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_X_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:117]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized14' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized14' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized14' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized14' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized18' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized18' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized18' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized18' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized22' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized22' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized22' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized22' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized26' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized26' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized26' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized26' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized30' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized30' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized30' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized30' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized34' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized34' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized34' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized34' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized38' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized38' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized38' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized38' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized42' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized42' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized42' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized42' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized46' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized46' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized46' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized46' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized50' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized50' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized50' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized50' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized54' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized54' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized54' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized54' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized58' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized58' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized58' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized58' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized62' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized62' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized62' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized62' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
WARNING: [Synth 8-3848] Net ZS[15] in module/entity CORDIC_FP_top does not have driver. [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'CORDIC_FP_top' (7#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:17]
WARNING: [Synth 8-3331] design CORDIC_FP_top has unconnected port v
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 282.051 ; gain = 105.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 282.051 ; gain = 105.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 282.051 ; gain = 105.867
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 336.141 ; gain = 159.957
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance '\test[15].data_X_reg ' (my_rege) to '\test[15].data_Y_reg '
INFO: [Synth 8-223] decloning instance '\test[15].X_barrel_shifter ' (LPM_CLSHIFT) to '\test[15].Y_barrel_shifter '

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |LPM_CLSHIFT        |          31|     10542|
|2     |CORDIC_FP_top__GC0 |           1|     10052|
+------+-------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1209  
+---XORs : 
	   3 Input      1 Bit         XORs := 896   
	   2 Input      1 Bit         XORs := 944   
+---Registers : 
	               20 Bit    Registers := 31    
	               16 Bit    Registers := 16    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 31    
	   2 Input     23 Bit        Muxes := 31    
	   2 Input     22 Bit        Muxes := 31    
	   2 Input     21 Bit        Muxes := 31    
	   2 Input     20 Bit        Muxes := 62    
	   2 Input     19 Bit        Muxes := 31    
	   2 Input     18 Bit        Muxes := 31    
	   2 Input     17 Bit        Muxes := 31    
	   2 Input     16 Bit        Muxes := 47    
	  18 Input     16 Bit        Muxes := 16    
	   2 Input     15 Bit        Muxes := 31    
	   2 Input     14 Bit        Muxes := 31    
	   2 Input     13 Bit        Muxes := 31    
	   2 Input     12 Bit        Muxes := 31    
	   2 Input     11 Bit        Muxes := 31    
	   2 Input     10 Bit        Muxes := 31    
	   2 Input      9 Bit        Muxes := 31    
	   2 Input      8 Bit        Muxes := 31    
	   2 Input      7 Bit        Muxes := 31    
	   2 Input      6 Bit        Muxes := 31    
	   2 Input      1 Bit        Muxes := 1349  
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module LPM_CLSHIFT 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 39    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 43    
Module mux_2to1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__1 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__2 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__295 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__294 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__293 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__292 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__291 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__290 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__289 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__288 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__287 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__286 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__285 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__284 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__283 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__282 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__281 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__280 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__279 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__278 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__277 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__276 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__315 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__314 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__313 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__312 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__311 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__310 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__309 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__308 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__307 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__306 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__305 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__304 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__303 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__302 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__301 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__300 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__299 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__298 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__297 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__296 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__261 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__262 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__263 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__264 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__265 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__266 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__267 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__268 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__269 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__270 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__271 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__272 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__273 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__274 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__275 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__1 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__3 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__4 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__335 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__334 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__333 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__332 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__331 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__330 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__329 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__328 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__327 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__326 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__325 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__324 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__323 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__322 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__321 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__320 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__319 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__318 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__317 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__316 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__355 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__354 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__353 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__352 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__351 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__350 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__349 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__348 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__347 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__346 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__345 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__344 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__343 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__342 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__341 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__340 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__339 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__338 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__337 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__336 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__245 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__246 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__247 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__248 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__249 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__250 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__251 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__252 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__253 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__254 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__255 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__256 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__257 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__258 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__259 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__260 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__2 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__5 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__6 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__375 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__374 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__373 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__372 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__371 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__370 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__369 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__368 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__367 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__366 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__365 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__364 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__363 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__362 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__361 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__360 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__359 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__358 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__357 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__356 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__395 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__394 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__393 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__392 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__391 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__390 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__389 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__388 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__387 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__386 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__385 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__384 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__383 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__382 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__381 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__380 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__379 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__378 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__377 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__376 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__229 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__230 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__231 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__232 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__233 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__234 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__235 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__236 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__237 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__238 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__239 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__240 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__241 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__242 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__243 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__244 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__3 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__7 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__8 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__415 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__414 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__413 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__412 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__411 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__410 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__409 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__408 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__407 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__406 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__405 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__404 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__403 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__402 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__401 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__400 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__399 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__398 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__397 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__396 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__435 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__434 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__433 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__432 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__431 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__430 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__429 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__428 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__427 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__426 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__425 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__424 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__423 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__422 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__421 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__420 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__419 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__418 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__417 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__416 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__213 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__214 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__215 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__216 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__217 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__218 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__219 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__220 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__221 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__222 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__223 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__224 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__225 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__226 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__227 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__228 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__4 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__9 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__10 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized18 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__455 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__454 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__453 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__452 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__451 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__450 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__449 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__448 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__447 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__446 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__445 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__444 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__443 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__442 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__441 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__440 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__439 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__438 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__437 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__436 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__475 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__474 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__473 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__472 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__471 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__470 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__469 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__468 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__467 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__466 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__465 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__464 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__463 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__462 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__461 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__460 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__459 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__458 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__457 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__456 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__197 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__198 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__199 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__200 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__201 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__202 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__203 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__204 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__205 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__206 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__207 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__208 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__209 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__210 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__211 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__212 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__5 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__11 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__12 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized22 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__495 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__494 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__493 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__492 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__491 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__490 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__489 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__488 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__487 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__486 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__485 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__484 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__483 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__482 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__481 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__480 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__479 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__478 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__477 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__476 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__515 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__514 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__513 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__512 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__511 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__510 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__509 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__508 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__507 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__506 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__505 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__504 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__503 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__502 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__501 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__500 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__499 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__498 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__497 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__496 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__181 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__182 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__183 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__184 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__185 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__186 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__187 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__188 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__189 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__190 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__191 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__192 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__193 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__194 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__195 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__196 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__6 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__13 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__14 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized26 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__535 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__534 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__533 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__532 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__531 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__530 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__529 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__528 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__527 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__526 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__525 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__524 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__523 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__522 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__521 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__520 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__519 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__518 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__517 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__516 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__555 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__554 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__553 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__552 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__551 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__550 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__549 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__548 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__547 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__546 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__545 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__544 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__543 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__542 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__541 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__540 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__539 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__538 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__537 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__536 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__165 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__166 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__167 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__168 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__169 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__170 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__171 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__172 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__173 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__174 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__175 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__176 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__177 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__178 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__179 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__180 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized26 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__7 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__15 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__16 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized30 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__575 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__574 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__573 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__572 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__571 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__570 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__569 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__568 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__567 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__566 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__565 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__564 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__563 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__562 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__561 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__560 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__559 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__558 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__557 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__556 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__595 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__594 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__593 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__592 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__591 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__590 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__589 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__588 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__587 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__586 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__585 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__584 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__583 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__582 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__581 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__580 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__579 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__578 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__577 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__576 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__149 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__150 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__151 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__152 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__153 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__154 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__155 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__156 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__157 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__158 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__159 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__160 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__161 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__162 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__163 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__164 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized30 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__8 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__17 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__18 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized34 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__615 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__614 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__613 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__612 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__611 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__610 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__609 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__608 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__607 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__606 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__605 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__604 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__603 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__602 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__601 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__600 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__599 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__598 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__597 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__596 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__635 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__634 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__633 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__632 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__631 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__630 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__629 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__628 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__627 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__626 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__625 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__624 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__623 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__622 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__621 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__620 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__619 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__618 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__617 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__616 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__133 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__134 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__135 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__136 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__137 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__138 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__139 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__140 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__141 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__142 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__143 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__144 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__145 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__146 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__147 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__148 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized34 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__9 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__19 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__20 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized38 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__655 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__654 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__653 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__652 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__651 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__650 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__649 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__648 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__647 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__646 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__645 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__644 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__643 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__642 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__641 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__640 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__639 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__638 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__637 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__636 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__675 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__674 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__673 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__672 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__671 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__670 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__669 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__668 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__667 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__666 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__665 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__664 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__663 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__662 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__661 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__660 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__659 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__658 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__657 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__656 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__117 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__118 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__119 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__120 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__121 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__122 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__123 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__124 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__125 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__126 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__127 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__128 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__129 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__130 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__131 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__132 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized38 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__10 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__21 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__22 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized42 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__695 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__694 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__693 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__692 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__691 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__690 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__689 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__688 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__687 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__686 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__685 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__684 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__683 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__682 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__681 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__680 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__679 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__678 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__677 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__676 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__715 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__714 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__713 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__712 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__711 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__710 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__709 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__708 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__707 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__706 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__705 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__704 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__703 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__702 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__701 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__700 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__699 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__698 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__697 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__696 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__101 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__102 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__103 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__104 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__105 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__106 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__107 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__108 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__109 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__110 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__111 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__112 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__113 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__114 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__115 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__116 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized42 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__11 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__23 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__24 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized46 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__735 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__734 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__733 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__732 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__731 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__730 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__729 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__728 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__727 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__726 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__725 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__724 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__723 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__722 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__721 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__720 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__719 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__718 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__717 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__716 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__755 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__754 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__753 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__752 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__751 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__750 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__749 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__748 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__747 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__746 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__745 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__744 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__743 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__742 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__741 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__740 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__739 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__738 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__737 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__736 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__85 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__86 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__87 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__88 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__89 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__90 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__91 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__92 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__93 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__94 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__95 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__96 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__97 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__98 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__99 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__100 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized46 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__12 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__25 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__26 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized50 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__775 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__774 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__773 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__772 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__771 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__770 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__769 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__768 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__767 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__766 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__765 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__764 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__763 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__762 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__761 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__760 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__759 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__758 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__757 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__756 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__25 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__795 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__794 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__793 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__792 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__791 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__790 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__789 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__788 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__787 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__786 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__785 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__784 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__783 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__782 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__781 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__780 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__779 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__778 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__777 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__776 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__26 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__69 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__70 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__71 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__72 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__73 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__74 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__75 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__76 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__77 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__78 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__79 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__80 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__81 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__82 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__83 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__84 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized50 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__13 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__27 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__28 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized54 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__815 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__814 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__813 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__812 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__811 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__810 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__809 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__808 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__807 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__806 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__805 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__804 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__803 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__802 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__801 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__800 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__799 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__798 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__797 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__796 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__27 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__835 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__834 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__833 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__832 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__831 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__830 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__829 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__828 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__827 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__826 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__825 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__824 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__823 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__822 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__821 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__820 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__819 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__818 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__817 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__816 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__28 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__53 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__54 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__55 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__56 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__57 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__58 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__59 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__60 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__61 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__62 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__63 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__64 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__65 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__66 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__67 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__68 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized54 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__14 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__29 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__30 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized58 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__855 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__854 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__853 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__852 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__851 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__850 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__849 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__848 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__847 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__846 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__845 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__844 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__843 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__842 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__841 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__840 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__839 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__838 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__837 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__836 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__29 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__875 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__874 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__873 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__872 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__871 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__870 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__869 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__868 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__867 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__866 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__865 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__864 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__863 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__862 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__861 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__860 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__859 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__858 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__857 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__856 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__30 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__37 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__38 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__39 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__40 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__41 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__42 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__43 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__44 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__45 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__46 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__47 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__48 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__49 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__50 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__51 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__52 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized58 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__15 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized62 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__895 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__894 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__893 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__892 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__891 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__890 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__889 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__888 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__887 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__886 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__885 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__884 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__883 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__882 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__881 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__880 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__879 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__878 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__877 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__876 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__31 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__17 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__18 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__19 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__20 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__21 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__22 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__23 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__24 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__25 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__26 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__27 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__28 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__29 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__30 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__31 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__32 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__33 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__34 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__35 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__36 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__2 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__3 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__4 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__5 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__6 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__7 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__8 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__9 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__10 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__11 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__12 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__13 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__14 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__15 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__16 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized62 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 432.391 ; gain = 256.207
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design CORDIC_FP_top has unconnected port v
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 433.801 ; gain = 257.617
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 433.801 ; gain = 257.617

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |LPM_CLSHIFT        |          31|      7992|
|2     |CORDIC_FP_top__GC0 |           1|     10053|
+------+-------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[15] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[14] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[13] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[12] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[11] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[10] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[9] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[8] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[7] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[6] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[5] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[4] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[3] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[2] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[1] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[0] ) is unused and will be removed from module my_rege__parameterized2.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[14].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[13].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[12].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[11].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[10].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[9].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[8].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[7].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[6].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[5].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[4].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[3].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[2].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[1].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[15].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[15].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[14].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[14].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[13].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[13].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[12].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[12].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[11].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[11].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[10].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[10].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[9].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[9].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[8].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[8].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[7].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[7].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[6].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[6].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[5].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[5].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[4].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[4].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[3].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[3].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[2].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[2].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[1].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[1].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[0].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[0].data_X_reg /\Qt_reg[19] )
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[19] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[18] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[17] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[16] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[15] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[14] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[13] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[12] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[11] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[10] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[9] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[8] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[7] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[6] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[5] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[4] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[3] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[2] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[1] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[0] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[19] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[18] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[17] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[16] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[15] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[14] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[13] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[12] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[11] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[10] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[9] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[8] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[7] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[6] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[5] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[4] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[3] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[2] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[1] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[0] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[19] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[18] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[17] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[16] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[15] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[14] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[13] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[12] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[11] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[10] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[9] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[8] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[7] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[6] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[5] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[4] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[3] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[2] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[1] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[0] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[19] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[18] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[17] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[16] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[15] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[14] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[13] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[12] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[11] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[10] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[9] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[8] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[7] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[6] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[5] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[4] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[3] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[2] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[1] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[0] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[15] ) is unused and will be removed from module my_rege__parameterized6.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[14] ) is unused and will be removed from module my_rege__parameterized6.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[13] ) is unused and will be removed from module my_rege__parameterized6.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[12] ) is unused and will be removed from module my_rege__parameterized6.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 452.426 ; gain = 276.242
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 452.426 ; gain = 276.242

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 452.426 ; gain = 276.242
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 452.426 ; gain = 276.242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 452.426 ; gain = 276.242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 452.426 ; gain = 276.242
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 452.426 ; gain = 276.242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 452.426 ; gain = 276.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 452.426 ; gain = 276.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 452.426 ; gain = 276.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |IBUF  |     1|
|2     |OBUF  |    49|
|3     |OBUFT |     1|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    51|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 452.426 ; gain = 276.242
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 879 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 452.426 ; gain = 261.637
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 452.426 ; gain = 276.242
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
237 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 498.344 ; gain = 307.820
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 498.344 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Nov 16 17:24:20 2015...

*** Running vivado
    with args -log CORDIC_FP_top.vds -m64 -mode batch -messageDb vivado.pb -notrace -source CORDIC_FP_top.tcl

WARNING: Default location for XILINX_VIVADO_HLS not found: 

****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source CORDIC_FP_top.tcl -notrace
Command: synth_design -top CORDIC_FP_top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 245.016 ; gain = 68.523
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CORDIC_FP_top' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:17]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'mux_2to1' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/mux_2to1.vhd:4' bound to instance 'mux_di' of component 'mux_2to1' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:110]
INFO: [Synth 8-638] synthesizing module 'mux_2to1' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/mux_2to1.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'mux_2to1' (1#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/mux_2to1.vhd:12]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_X_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:118]
INFO: [Synth 8-638] synthesizing module 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege' (2#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_Y_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:122]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_Z_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:126]
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized2' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized2' (2#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:14' bound to instance 'X_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:134]
INFO: [Synth 8-638] synthesizing module 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-638] synthesizing module 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'fulladd' (3#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:19]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'my_addsub' (4#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:14' bound to instance 'Y_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:138]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:14' bound to instance 'Z_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:142]
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized2' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized2' (4#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
INFO: [Synth 8-3491] module 'my4to1LUT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my4to1LUT_atan.vhd:14' bound to instance 'LUT_aTan' of component 'my4to1LUT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:150]
INFO: [Synth 8-638] synthesizing module 'my4to1LUT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my4to1LUT_atan.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'my4to1LUT' (5#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my4to1LUT_atan.vhd:19]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
INFO: [Synth 8-3491] module 'LPM_CLSHIFT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/lpm_clshift.vhd:23' bound to instance 'X_barrel_shifter' of component 'LPM_CLSHIFT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:158]
INFO: [Synth 8-638] synthesizing module 'LPM_CLSHIFT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/lpm_clshift.vhd:56]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
INFO: [Synth 8-256] done synthesizing module 'LPM_CLSHIFT' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/lpm_clshift.vhd:56]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
INFO: [Synth 8-3491] module 'LPM_CLSHIFT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/lpm_clshift.vhd:23' bound to instance 'Y_barrel_shifter' of component 'LPM_CLSHIFT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:173]
INFO: [Synth 8-3491] module 'mux_2to1' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/mux_2to1.vhd:4' bound to instance 'mux_di' of component 'mux_2to1' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:110]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_X_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:118]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_Y_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:122]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_Z_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:126]
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized6' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized6' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:14' bound to instance 'X_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:134]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:14' bound to instance 'Y_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:138]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:14' bound to instance 'Z_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:142]
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized6' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized6' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
INFO: [Synth 8-3491] module 'my4to1LUT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my4to1LUT_atan.vhd:14' bound to instance 'LUT_aTan' of component 'my4to1LUT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:150]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
INFO: [Synth 8-3491] module 'LPM_CLSHIFT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/lpm_clshift.vhd:23' bound to instance 'X_barrel_shifter' of component 'LPM_CLSHIFT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:158]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
INFO: [Synth 8-3491] module 'LPM_CLSHIFT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/lpm_clshift.vhd:23' bound to instance 'Y_barrel_shifter' of component 'LPM_CLSHIFT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:173]
INFO: [Synth 8-3491] module 'mux_2to1' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/mux_2to1.vhd:4' bound to instance 'mux_di' of component 'mux_2to1' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:110]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_X_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:118]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_Y_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:122]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_Z_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:126]
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized10' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized10' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:14' bound to instance 'X_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:134]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:14' bound to instance 'Y_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:138]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:14' bound to instance 'Z_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:142]
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized10' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized10' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
INFO: [Synth 8-3491] module 'my4to1LUT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my4to1LUT_atan.vhd:14' bound to instance 'LUT_aTan' of component 'my4to1LUT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:150]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
INFO: [Synth 8-3491] module 'LPM_CLSHIFT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/lpm_clshift.vhd:23' bound to instance 'X_barrel_shifter' of component 'LPM_CLSHIFT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:158]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
INFO: [Synth 8-3491] module 'LPM_CLSHIFT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/lpm_clshift.vhd:23' bound to instance 'Y_barrel_shifter' of component 'LPM_CLSHIFT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:173]
INFO: [Synth 8-3491] module 'mux_2to1' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/mux_2to1.vhd:4' bound to instance 'mux_di' of component 'mux_2to1' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:110]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_X_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:118]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized14' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized14' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized14' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized14' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized18' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized18' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized18' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized18' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized22' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized22' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized22' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized22' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized26' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized26' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized26' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized26' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized30' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized30' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized30' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized30' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized34' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized34' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized34' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized34' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized38' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized38' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized38' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized38' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized42' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized42' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized42' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized42' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized46' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized46' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized46' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized46' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized50' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized50' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized50' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized50' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized54' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized54' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized54' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized54' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized58' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized58' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized58' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized58' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized62' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized62' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized62' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized62' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
WARNING: [Synth 8-3848] Net ZS[15] in module/entity CORDIC_FP_top does not have driver. [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'CORDIC_FP_top' (7#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:17]
WARNING: [Synth 8-3331] design CORDIC_FP_top has unconnected port v
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 282.191 ; gain = 105.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 282.191 ; gain = 105.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 282.191 ; gain = 105.699
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 337.176 ; gain = 160.684
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance '\test[15].data_X_reg ' (my_rege) to '\test[15].data_Y_reg '
INFO: [Synth 8-223] decloning instance '\test[15].X_barrel_shifter ' (LPM_CLSHIFT) to '\test[15].Y_barrel_shifter '

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |LPM_CLSHIFT        |          31|     10542|
|2     |CORDIC_FP_top__GC0 |           1|     10052|
+------+-------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1209  
+---XORs : 
	   3 Input      1 Bit         XORs := 896   
	   2 Input      1 Bit         XORs := 944   
+---Registers : 
	               20 Bit    Registers := 31    
	               16 Bit    Registers := 16    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 31    
	   2 Input     23 Bit        Muxes := 31    
	   2 Input     22 Bit        Muxes := 31    
	   2 Input     21 Bit        Muxes := 31    
	   2 Input     20 Bit        Muxes := 62    
	   2 Input     19 Bit        Muxes := 31    
	   2 Input     18 Bit        Muxes := 31    
	   2 Input     17 Bit        Muxes := 31    
	   2 Input     16 Bit        Muxes := 47    
	  18 Input     16 Bit        Muxes := 16    
	   2 Input     15 Bit        Muxes := 31    
	   2 Input     14 Bit        Muxes := 31    
	   2 Input     13 Bit        Muxes := 31    
	   2 Input     12 Bit        Muxes := 31    
	   2 Input     11 Bit        Muxes := 31    
	   2 Input     10 Bit        Muxes := 31    
	   2 Input      9 Bit        Muxes := 31    
	   2 Input      8 Bit        Muxes := 31    
	   2 Input      7 Bit        Muxes := 31    
	   2 Input      6 Bit        Muxes := 31    
	   2 Input      1 Bit        Muxes := 1349  
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module LPM_CLSHIFT 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 39    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 43    
Module mux_2to1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__1 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__2 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__295 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__294 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__293 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__292 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__291 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__290 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__289 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__288 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__287 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__286 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__285 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__284 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__283 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__282 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__281 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__280 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__279 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__278 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__277 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__276 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__315 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__314 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__313 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__312 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__311 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__310 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__309 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__308 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__307 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__306 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__305 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__304 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__303 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__302 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__301 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__300 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__299 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__298 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__297 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__296 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__261 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__262 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__263 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__264 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__265 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__266 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__267 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__268 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__269 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__270 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__271 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__272 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__273 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__274 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__275 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__1 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__3 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__4 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__335 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__334 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__333 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__332 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__331 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__330 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__329 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__328 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__327 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__326 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__325 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__324 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__323 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__322 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__321 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__320 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__319 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__318 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__317 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__316 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__355 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__354 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__353 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__352 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__351 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__350 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__349 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__348 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__347 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__346 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__345 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__344 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__343 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__342 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__341 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__340 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__339 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__338 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__337 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__336 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__245 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__246 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__247 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__248 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__249 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__250 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__251 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__252 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__253 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__254 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__255 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__256 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__257 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__258 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__259 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__260 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__2 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__5 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__6 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__375 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__374 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__373 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__372 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__371 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__370 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__369 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__368 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__367 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__366 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__365 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__364 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__363 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__362 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__361 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__360 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__359 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__358 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__357 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__356 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__395 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__394 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__393 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__392 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__391 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__390 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__389 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__388 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__387 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__386 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__385 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__384 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__383 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__382 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__381 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__380 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__379 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__378 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__377 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__376 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__229 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__230 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__231 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__232 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__233 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__234 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__235 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__236 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__237 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__238 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__239 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__240 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__241 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__242 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__243 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__244 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__3 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__7 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__8 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__415 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__414 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__413 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__412 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__411 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__410 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__409 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__408 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__407 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__406 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__405 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__404 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__403 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__402 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__401 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__400 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__399 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__398 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__397 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__396 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__435 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__434 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__433 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__432 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__431 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__430 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__429 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__428 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__427 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__426 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__425 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__424 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__423 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__422 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__421 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__420 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__419 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__418 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__417 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__416 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__213 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__214 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__215 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__216 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__217 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__218 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__219 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__220 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__221 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__222 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__223 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__224 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__225 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__226 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__227 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__228 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__4 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__9 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__10 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized18 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__455 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__454 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__453 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__452 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__451 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__450 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__449 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__448 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__447 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__446 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__445 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__444 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__443 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__442 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__441 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__440 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__439 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__438 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__437 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__436 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__475 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__474 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__473 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__472 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__471 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__470 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__469 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__468 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__467 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__466 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__465 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__464 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__463 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__462 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__461 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__460 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__459 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__458 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__457 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__456 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__197 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__198 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__199 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__200 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__201 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__202 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__203 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__204 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__205 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__206 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__207 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__208 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__209 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__210 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__211 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__212 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__5 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__11 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__12 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized22 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__495 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__494 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__493 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__492 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__491 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__490 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__489 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__488 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__487 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__486 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__485 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__484 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__483 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__482 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__481 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__480 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__479 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__478 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__477 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__476 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__515 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__514 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__513 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__512 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__511 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__510 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__509 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__508 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__507 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__506 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__505 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__504 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__503 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__502 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__501 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__500 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__499 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__498 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__497 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__496 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__181 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__182 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__183 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__184 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__185 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__186 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__187 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__188 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__189 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__190 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__191 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__192 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__193 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__194 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__195 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__196 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__6 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__13 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__14 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized26 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__535 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__534 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__533 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__532 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__531 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__530 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__529 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__528 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__527 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__526 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__525 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__524 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__523 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__522 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__521 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__520 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__519 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__518 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__517 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__516 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__555 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__554 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__553 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__552 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__551 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__550 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__549 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__548 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__547 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__546 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__545 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__544 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__543 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__542 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__541 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__540 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__539 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__538 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__537 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__536 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__165 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__166 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__167 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__168 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__169 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__170 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__171 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__172 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__173 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__174 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__175 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__176 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__177 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__178 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__179 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__180 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized26 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__7 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__15 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__16 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized30 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__575 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__574 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__573 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__572 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__571 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__570 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__569 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__568 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__567 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__566 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__565 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__564 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__563 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__562 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__561 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__560 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__559 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__558 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__557 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__556 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__595 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__594 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__593 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__592 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__591 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__590 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__589 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__588 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__587 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__586 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__585 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__584 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__583 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__582 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__581 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__580 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__579 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__578 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__577 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__576 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__149 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__150 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__151 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__152 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__153 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__154 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__155 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__156 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__157 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__158 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__159 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__160 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__161 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__162 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__163 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__164 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized30 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__8 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__17 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__18 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized34 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__615 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__614 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__613 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__612 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__611 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__610 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__609 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__608 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__607 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__606 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__605 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__604 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__603 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__602 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__601 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__600 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__599 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__598 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__597 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__596 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__635 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__634 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__633 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__632 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__631 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__630 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__629 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__628 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__627 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__626 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__625 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__624 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__623 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__622 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__621 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__620 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__619 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__618 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__617 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__616 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__133 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__134 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__135 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__136 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__137 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__138 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__139 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__140 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__141 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__142 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__143 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__144 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__145 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__146 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__147 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__148 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized34 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__9 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__19 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__20 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized38 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__655 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__654 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__653 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__652 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__651 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__650 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__649 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__648 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__647 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__646 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__645 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__644 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__643 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__642 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__641 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__640 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__639 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__638 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__637 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__636 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__675 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__674 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__673 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__672 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__671 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__670 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__669 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__668 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__667 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__666 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__665 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__664 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__663 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__662 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__661 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__660 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__659 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__658 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__657 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__656 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__117 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__118 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__119 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__120 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__121 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__122 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__123 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__124 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__125 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__126 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__127 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__128 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__129 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__130 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__131 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__132 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized38 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__10 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__21 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__22 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized42 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__695 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__694 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__693 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__692 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__691 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__690 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__689 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__688 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__687 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__686 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__685 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__684 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__683 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__682 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__681 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__680 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__679 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__678 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__677 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__676 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__715 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__714 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__713 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__712 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__711 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__710 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__709 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__708 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__707 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__706 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__705 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__704 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__703 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__702 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__701 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__700 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__699 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__698 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__697 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__696 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__101 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__102 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__103 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__104 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__105 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__106 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__107 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__108 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__109 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__110 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__111 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__112 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__113 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__114 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__115 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__116 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized42 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__11 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__23 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__24 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized46 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__735 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__734 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__733 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__732 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__731 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__730 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__729 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__728 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__727 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__726 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__725 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__724 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__723 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__722 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__721 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__720 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__719 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__718 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__717 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__716 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__755 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__754 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__753 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__752 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__751 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__750 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__749 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__748 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__747 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__746 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__745 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__744 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__743 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__742 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__741 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__740 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__739 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__738 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__737 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__736 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__85 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__86 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__87 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__88 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__89 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__90 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__91 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__92 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__93 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__94 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__95 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__96 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__97 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__98 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__99 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__100 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized46 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__12 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__25 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__26 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized50 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__775 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__774 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__773 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__772 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__771 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__770 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__769 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__768 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__767 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__766 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__765 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__764 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__763 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__762 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__761 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__760 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__759 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__758 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__757 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__756 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__25 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__795 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__794 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__793 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__792 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__791 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__790 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__789 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__788 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__787 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__786 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__785 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__784 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__783 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__782 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__781 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__780 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__779 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__778 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__777 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__776 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__26 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__69 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__70 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__71 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__72 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__73 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__74 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__75 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__76 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__77 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__78 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__79 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__80 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__81 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__82 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__83 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__84 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized50 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__13 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__27 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__28 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized54 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__815 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__814 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__813 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__812 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__811 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__810 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__809 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__808 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__807 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__806 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__805 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__804 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__803 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__802 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__801 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__800 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__799 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__798 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__797 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__796 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__27 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__835 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__834 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__833 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__832 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__831 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__830 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__829 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__828 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__827 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__826 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__825 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__824 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__823 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__822 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__821 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__820 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__819 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__818 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__817 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__816 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__28 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__53 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__54 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__55 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__56 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__57 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__58 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__59 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__60 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__61 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__62 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__63 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__64 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__65 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__66 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__67 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__68 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized54 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__14 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__29 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__30 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized58 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__855 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__854 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__853 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__852 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__851 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__850 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__849 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__848 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__847 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__846 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__845 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__844 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__843 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__842 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__841 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__840 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__839 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__838 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__837 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__836 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__29 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__875 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__874 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__873 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__872 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__871 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__870 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__869 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__868 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__867 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__866 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__865 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__864 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__863 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__862 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__861 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__860 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__859 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__858 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__857 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__856 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__30 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__37 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__38 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__39 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__40 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__41 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__42 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__43 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__44 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__45 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__46 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__47 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__48 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__49 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__50 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__51 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__52 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized58 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__15 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized62 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__895 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__894 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__893 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__892 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__891 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__890 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__889 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__888 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__887 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__886 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__885 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__884 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__883 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__882 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__881 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__880 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__879 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__878 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__877 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__876 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__31 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__17 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__18 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__19 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__20 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__21 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__22 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__23 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__24 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__25 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__26 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__27 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__28 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__29 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__30 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__31 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__32 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__33 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__34 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__35 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__36 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__2 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__3 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__4 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__5 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__6 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__7 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__8 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__9 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__10 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__11 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__12 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__13 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__14 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__15 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__16 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized62 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 432.480 ; gain = 255.988
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design CORDIC_FP_top has unconnected port v
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 433.902 ; gain = 257.410
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 433.902 ; gain = 257.410

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |LPM_CLSHIFT        |          31|      7992|
|2     |CORDIC_FP_top__GC0 |           1|     10053|
+------+-------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[15] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[14] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[13] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[12] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[11] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[10] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[9] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[8] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[7] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[6] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[5] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[4] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[3] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[2] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[1] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[0] ) is unused and will be removed from module my_rege__parameterized2.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[14].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[13].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[12].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[11].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[10].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[9].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[8].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[7].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[6].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[5].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[4].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[3].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[2].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[1].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[15].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[15].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[14].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[14].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[13].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[13].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[12].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[12].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[11].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[11].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[10].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[10].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[9].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[9].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[8].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[8].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[7].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[7].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[6].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[6].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[5].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[5].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[4].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[4].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[3].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[3].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[2].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[2].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[1].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[1].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[0].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[0].data_X_reg /\Qt_reg[19] )
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[19] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[18] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[17] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[16] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[15] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[14] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[13] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[12] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[11] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[10] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[9] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[8] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[7] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[6] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[5] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[4] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[3] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[2] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[1] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[0] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[19] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[18] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[17] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[16] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[15] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[14] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[13] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[12] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[11] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[10] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[9] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[8] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[7] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[6] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[5] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[4] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[3] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[2] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[1] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[0] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[19] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[18] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[17] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[16] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[15] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[14] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[13] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[12] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[11] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[10] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[9] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[8] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[7] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[6] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[5] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[4] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[3] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[2] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[1] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[0] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[19] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[18] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[17] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[16] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[15] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[14] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[13] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[12] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[11] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[10] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[9] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[8] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[7] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[6] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[5] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[4] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[3] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[2] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[1] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[0] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[15] ) is unused and will be removed from module my_rege__parameterized6.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[14] ) is unused and will be removed from module my_rege__parameterized6.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[13] ) is unused and will be removed from module my_rege__parameterized6.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[12] ) is unused and will be removed from module my_rege__parameterized6.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 453.090 ; gain = 276.598
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 453.090 ; gain = 276.598

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 453.090 ; gain = 276.598
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 453.090 ; gain = 276.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 453.090 ; gain = 276.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 453.090 ; gain = 276.598
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 453.090 ; gain = 276.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 453.090 ; gain = 276.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 453.090 ; gain = 276.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 453.090 ; gain = 276.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |IBUF  |     1|
|2     |OBUF  |    49|
|3     |OBUFT |     1|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    51|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:35 . Memory (MB): peak = 453.090 ; gain = 276.598
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 879 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:30 . Memory (MB): peak = 453.090 ; gain = 261.051
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:35 . Memory (MB): peak = 453.090 ; gain = 276.598
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
237 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 498.648 ; gain = 307.879
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.110 . Memory (MB): peak = 498.648 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Nov 16 17:25:58 2015...

*** Running vivado
    with args -log CORDIC_FP_top.vds -m64 -mode batch -messageDb vivado.pb -notrace -source CORDIC_FP_top.tcl

WARNING: Default location for XILINX_VIVADO_HLS not found: 

****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source CORDIC_FP_top.tcl -notrace
Command: synth_design -top CORDIC_FP_top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 244.887 ; gain = 68.430
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CORDIC_FP_top' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:17]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'mux_2to1' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/mux_2to1.vhd:4' bound to instance 'mux_di' of component 'mux_2to1' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:108]
INFO: [Synth 8-638] synthesizing module 'mux_2to1' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/mux_2to1.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'mux_2to1' (1#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/mux_2to1.vhd:12]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_X_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:116]
INFO: [Synth 8-638] synthesizing module 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege' (2#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_Y_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:120]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_Z_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:124]
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized2' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized2' (2#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:14' bound to instance 'X_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:132]
INFO: [Synth 8-638] synthesizing module 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-638] synthesizing module 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'fulladd' (3#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:19]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'my_addsub' (4#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:14' bound to instance 'Y_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:136]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:14' bound to instance 'Z_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:140]
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized2' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized2' (4#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
INFO: [Synth 8-3491] module 'my4to1LUT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my4to1LUT_atan.vhd:14' bound to instance 'LUT_aTan' of component 'my4to1LUT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:148]
INFO: [Synth 8-638] synthesizing module 'my4to1LUT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my4to1LUT_atan.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'my4to1LUT' (5#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my4to1LUT_atan.vhd:19]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
INFO: [Synth 8-3491] module 'LPM_CLSHIFT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/lpm_clshift.vhd:23' bound to instance 'X_barrel_shifter' of component 'LPM_CLSHIFT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:156]
INFO: [Synth 8-638] synthesizing module 'LPM_CLSHIFT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/lpm_clshift.vhd:56]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
INFO: [Synth 8-256] done synthesizing module 'LPM_CLSHIFT' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/lpm_clshift.vhd:56]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
INFO: [Synth 8-3491] module 'LPM_CLSHIFT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/lpm_clshift.vhd:23' bound to instance 'Y_barrel_shifter' of component 'LPM_CLSHIFT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:171]
INFO: [Synth 8-3491] module 'mux_2to1' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/mux_2to1.vhd:4' bound to instance 'mux_di' of component 'mux_2to1' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:108]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_X_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:116]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_Y_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:120]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_Z_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:124]
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized6' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized6' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:14' bound to instance 'X_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:132]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:14' bound to instance 'Y_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:136]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:14' bound to instance 'Z_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:140]
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized6' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized6' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
INFO: [Synth 8-3491] module 'my4to1LUT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my4to1LUT_atan.vhd:14' bound to instance 'LUT_aTan' of component 'my4to1LUT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:148]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
INFO: [Synth 8-3491] module 'LPM_CLSHIFT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/lpm_clshift.vhd:23' bound to instance 'X_barrel_shifter' of component 'LPM_CLSHIFT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:156]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
INFO: [Synth 8-3491] module 'LPM_CLSHIFT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/lpm_clshift.vhd:23' bound to instance 'Y_barrel_shifter' of component 'LPM_CLSHIFT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:171]
INFO: [Synth 8-3491] module 'mux_2to1' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/mux_2to1.vhd:4' bound to instance 'mux_di' of component 'mux_2to1' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:108]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_X_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:116]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_Y_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:120]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_Z_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:124]
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized10' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized10' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:14' bound to instance 'X_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:132]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:14' bound to instance 'Y_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:136]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:14' bound to instance 'Z_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:140]
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized10' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized10' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
INFO: [Synth 8-3491] module 'my4to1LUT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my4to1LUT_atan.vhd:14' bound to instance 'LUT_aTan' of component 'my4to1LUT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:148]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
INFO: [Synth 8-3491] module 'LPM_CLSHIFT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/lpm_clshift.vhd:23' bound to instance 'X_barrel_shifter' of component 'LPM_CLSHIFT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:156]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
INFO: [Synth 8-3491] module 'LPM_CLSHIFT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/lpm_clshift.vhd:23' bound to instance 'Y_barrel_shifter' of component 'LPM_CLSHIFT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:171]
INFO: [Synth 8-3491] module 'mux_2to1' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/mux_2to1.vhd:4' bound to instance 'mux_di' of component 'mux_2to1' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:108]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_X_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:116]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized14' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized14' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized14' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized14' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized18' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized18' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized18' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized18' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized22' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized22' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized22' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized22' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized26' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized26' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized26' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized26' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized30' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized30' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized30' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized30' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized34' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized34' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized34' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized34' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized38' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized38' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized38' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized38' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized42' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized42' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized42' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized42' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized46' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized46' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized46' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized46' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized50' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized50' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized50' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized50' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized54' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized54' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized54' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized54' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized58' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized58' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized58' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized58' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized62' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized62' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized62' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized62' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
INFO: [Synth 8-256] done synthesizing module 'CORDIC_FP_top' (7#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:17]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 282.047 ; gain = 105.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 282.047 ; gain = 105.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 282.047 ; gain = 105.590
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 336.680 ; gain = 160.223
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance '\test[15].data_X_reg ' (my_rege) to '\test[15].data_Y_reg '
INFO: [Synth 8-223] decloning instance '\test[15].X_barrel_shifter ' (LPM_CLSHIFT) to '\test[15].Y_barrel_shifter '

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |LPM_CLSHIFT        |          31|     10542|
|2     |CORDIC_FP_top__GC0 |           1|     10052|
+------+-------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1209  
+---XORs : 
	   3 Input      1 Bit         XORs := 896   
	   2 Input      1 Bit         XORs := 944   
+---Registers : 
	               20 Bit    Registers := 31    
	               16 Bit    Registers := 16    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 31    
	   2 Input     23 Bit        Muxes := 31    
	   2 Input     22 Bit        Muxes := 31    
	   2 Input     21 Bit        Muxes := 31    
	   2 Input     20 Bit        Muxes := 62    
	   2 Input     19 Bit        Muxes := 31    
	   2 Input     18 Bit        Muxes := 31    
	   2 Input     17 Bit        Muxes := 31    
	   2 Input     16 Bit        Muxes := 47    
	  18 Input     16 Bit        Muxes := 16    
	   2 Input     15 Bit        Muxes := 31    
	   2 Input     14 Bit        Muxes := 31    
	   2 Input     13 Bit        Muxes := 31    
	   2 Input     12 Bit        Muxes := 31    
	   2 Input     11 Bit        Muxes := 31    
	   2 Input     10 Bit        Muxes := 31    
	   2 Input      9 Bit        Muxes := 31    
	   2 Input      8 Bit        Muxes := 31    
	   2 Input      7 Bit        Muxes := 31    
	   2 Input      6 Bit        Muxes := 31    
	   2 Input      1 Bit        Muxes := 1349  
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module LPM_CLSHIFT 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 39    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 43    
Module mux_2to1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__1 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__2 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__295 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__294 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__293 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__292 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__291 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__290 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__289 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__288 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__287 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__286 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__285 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__284 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__283 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__282 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__281 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__280 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__279 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__278 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__277 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__276 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__315 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__314 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__313 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__312 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__311 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__310 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__309 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__308 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__307 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__306 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__305 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__304 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__303 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__302 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__301 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__300 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__299 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__298 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__297 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__296 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__261 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__262 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__263 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__264 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__265 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__266 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__267 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__268 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__269 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__270 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__271 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__272 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__273 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__274 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__275 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__1 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__3 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__4 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__335 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__334 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__333 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__332 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__331 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__330 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__329 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__328 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__327 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__326 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__325 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__324 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__323 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__322 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__321 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__320 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__319 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__318 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__317 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__316 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__355 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__354 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__353 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__352 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__351 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__350 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__349 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__348 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__347 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__346 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__345 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__344 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__343 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__342 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__341 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__340 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__339 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__338 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__337 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__336 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__245 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__246 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__247 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__248 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__249 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__250 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__251 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__252 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__253 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__254 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__255 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__256 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__257 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__258 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__259 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__260 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__2 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__5 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__6 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__375 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__374 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__373 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__372 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__371 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__370 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__369 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__368 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__367 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__366 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__365 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__364 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__363 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__362 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__361 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__360 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__359 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__358 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__357 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__356 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__395 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__394 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__393 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__392 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__391 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__390 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__389 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__388 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__387 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__386 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__385 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__384 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__383 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__382 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__381 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__380 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__379 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__378 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__377 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__376 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__229 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__230 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__231 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__232 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__233 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__234 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__235 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__236 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__237 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__238 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__239 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__240 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__241 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__242 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__243 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__244 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__3 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__7 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__8 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__415 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__414 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__413 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__412 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__411 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__410 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__409 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__408 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__407 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__406 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__405 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__404 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__403 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__402 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__401 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__400 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__399 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__398 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__397 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__396 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__435 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__434 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__433 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__432 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__431 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__430 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__429 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__428 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__427 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__426 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__425 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__424 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__423 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__422 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__421 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__420 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__419 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__418 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__417 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__416 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__213 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__214 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__215 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__216 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__217 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__218 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__219 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__220 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__221 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__222 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__223 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__224 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__225 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__226 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__227 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__228 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__4 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__9 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__10 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized18 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__455 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__454 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__453 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__452 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__451 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__450 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__449 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__448 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__447 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__446 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__445 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__444 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__443 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__442 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__441 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__440 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__439 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__438 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__437 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__436 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__475 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__474 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__473 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__472 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__471 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__470 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__469 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__468 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__467 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__466 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__465 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__464 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__463 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__462 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__461 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__460 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__459 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__458 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__457 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__456 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__197 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__198 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__199 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__200 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__201 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__202 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__203 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__204 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__205 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__206 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__207 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__208 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__209 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__210 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__211 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__212 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__5 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__11 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__12 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized22 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__495 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__494 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__493 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__492 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__491 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__490 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__489 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__488 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__487 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__486 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__485 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__484 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__483 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__482 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__481 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__480 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__479 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__478 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__477 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__476 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__515 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__514 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__513 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__512 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__511 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__510 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__509 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__508 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__507 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__506 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__505 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__504 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__503 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__502 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__501 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__500 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__499 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__498 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__497 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__496 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__181 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__182 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__183 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__184 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__185 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__186 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__187 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__188 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__189 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__190 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__191 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__192 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__193 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__194 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__195 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__196 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__6 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__13 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__14 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized26 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__535 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__534 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__533 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__532 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__531 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__530 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__529 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__528 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__527 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__526 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__525 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__524 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__523 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__522 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__521 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__520 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__519 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__518 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__517 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__516 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__555 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__554 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__553 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__552 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__551 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__550 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__549 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__548 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__547 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__546 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__545 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__544 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__543 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__542 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__541 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__540 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__539 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__538 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__537 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__536 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__165 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__166 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__167 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__168 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__169 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__170 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__171 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__172 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__173 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__174 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__175 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__176 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__177 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__178 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__179 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__180 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized26 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__7 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__15 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__16 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized30 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__575 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__574 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__573 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__572 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__571 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__570 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__569 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__568 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__567 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__566 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__565 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__564 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__563 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__562 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__561 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__560 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__559 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__558 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__557 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__556 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__595 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__594 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__593 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__592 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__591 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__590 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__589 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__588 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__587 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__586 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__585 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__584 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__583 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__582 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__581 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__580 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__579 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__578 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__577 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__576 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__149 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__150 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__151 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__152 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__153 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__154 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__155 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__156 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__157 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__158 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__159 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__160 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__161 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__162 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__163 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__164 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized30 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__8 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__17 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__18 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized34 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__615 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__614 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__613 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__612 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__611 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__610 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__609 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__608 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__607 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__606 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__605 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__604 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__603 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__602 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__601 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__600 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__599 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__598 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__597 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__596 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__635 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__634 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__633 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__632 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__631 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__630 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__629 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__628 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__627 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__626 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__625 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__624 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__623 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__622 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__621 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__620 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__619 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__618 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__617 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__616 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__133 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__134 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__135 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__136 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__137 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__138 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__139 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__140 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__141 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__142 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__143 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__144 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__145 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__146 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__147 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__148 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized34 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__9 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__19 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__20 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized38 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__655 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__654 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__653 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__652 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__651 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__650 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__649 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__648 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__647 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__646 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__645 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__644 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__643 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__642 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__641 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__640 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__639 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__638 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__637 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__636 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__675 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__674 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__673 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__672 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__671 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__670 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__669 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__668 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__667 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__666 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__665 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__664 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__663 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__662 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__661 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__660 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__659 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__658 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__657 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__656 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__117 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__118 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__119 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__120 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__121 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__122 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__123 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__124 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__125 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__126 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__127 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__128 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__129 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__130 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__131 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__132 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized38 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__10 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__21 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__22 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized42 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__695 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__694 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__693 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__692 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__691 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__690 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__689 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__688 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__687 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__686 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__685 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__684 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__683 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__682 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__681 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__680 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__679 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__678 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__677 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__676 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__715 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__714 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__713 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__712 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__711 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__710 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__709 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__708 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__707 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__706 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__705 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__704 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__703 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__702 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__701 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__700 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__699 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__698 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__697 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__696 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__101 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__102 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__103 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__104 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__105 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__106 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__107 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__108 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__109 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__110 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__111 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__112 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__113 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__114 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__115 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__116 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized42 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__11 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__23 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__24 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized46 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__735 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__734 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__733 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__732 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__731 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__730 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__729 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__728 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__727 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__726 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__725 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__724 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__723 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__722 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__721 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__720 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__719 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__718 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__717 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__716 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__755 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__754 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__753 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__752 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__751 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__750 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__749 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__748 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__747 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__746 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__745 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__744 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__743 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__742 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__741 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__740 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__739 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__738 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__737 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__736 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__85 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__86 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__87 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__88 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__89 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__90 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__91 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__92 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__93 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__94 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__95 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__96 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__97 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__98 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__99 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__100 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized46 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__12 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__25 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__26 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized50 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__775 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__774 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__773 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__772 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__771 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__770 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__769 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__768 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__767 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__766 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__765 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__764 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__763 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__762 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__761 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__760 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__759 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__758 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__757 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__756 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__25 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__795 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__794 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__793 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__792 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__791 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__790 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__789 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__788 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__787 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__786 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__785 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__784 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__783 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__782 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__781 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__780 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__779 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__778 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__777 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__776 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__26 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__69 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__70 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__71 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__72 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__73 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__74 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__75 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__76 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__77 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__78 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__79 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__80 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__81 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__82 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__83 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__84 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized50 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__13 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__27 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__28 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized54 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__815 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__814 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__813 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__812 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__811 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__810 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__809 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__808 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__807 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__806 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__805 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__804 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__803 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__802 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__801 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__800 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__799 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__798 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__797 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__796 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__27 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__835 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__834 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__833 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__832 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__831 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__830 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__829 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__828 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__827 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__826 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__825 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__824 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__823 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__822 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__821 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__820 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__819 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__818 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__817 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__816 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__28 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__53 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__54 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__55 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__56 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__57 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__58 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__59 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__60 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__61 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__62 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__63 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__64 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__65 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__66 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__67 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__68 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized54 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__14 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__29 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__30 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized58 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__855 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__854 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__853 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__852 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__851 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__850 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__849 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__848 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__847 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__846 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__845 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__844 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__843 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__842 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__841 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__840 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__839 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__838 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__837 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__836 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__29 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__875 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__874 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__873 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__872 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__871 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__870 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__869 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__868 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__867 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__866 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__865 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__864 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__863 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__862 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__861 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__860 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__859 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__858 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__857 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__856 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__30 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__37 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__38 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__39 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__40 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__41 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__42 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__43 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__44 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__45 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__46 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__47 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__48 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__49 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__50 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__51 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__52 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized58 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__15 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized62 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__895 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__894 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__893 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__892 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__891 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__890 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__889 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__888 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__887 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__886 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__885 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__884 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__883 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__882 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__881 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__880 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__879 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__878 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__877 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__876 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__31 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__17 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__18 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__19 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__20 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__21 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__22 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__23 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__24 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__25 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__26 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__27 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__28 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__29 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__30 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__31 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__32 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__33 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__34 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__35 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__36 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__2 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__3 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__4 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__5 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__6 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__7 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__8 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__9 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__10 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__11 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__12 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__13 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__14 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__15 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__16 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized62 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 432.074 ; gain = 255.617
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:29 . Memory (MB): peak = 433.469 ; gain = 257.012
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:31 ; elapsed = 00:00:29 . Memory (MB): peak = 433.469 ; gain = 257.012

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |LPM_CLSHIFT        |          31|      7992|
|2     |CORDIC_FP_top__GC0 |           1|     10053|
+------+-------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[15] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[14] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[13] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[12] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[11] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[10] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[9] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[8] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[7] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[6] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[5] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[4] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[3] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[2] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[1] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[0] ) is unused and will be removed from module my_rege__parameterized2.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[14].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[13].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[12].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[11].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[10].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[9].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[8].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[7].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[6].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[5].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[4].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[3].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[2].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[1].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[15].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[15].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[14].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[14].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[13].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[13].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[12].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[12].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[11].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[11].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[10].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[10].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[9].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[9].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[8].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[8].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[7].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[7].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[6].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[6].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[5].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[5].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[4].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[4].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[3].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[3].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[2].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[2].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[1].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[1].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[0].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[0].data_X_reg /\Qt_reg[19] )
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[19] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[18] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[17] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[16] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[15] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[14] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[13] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[12] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[11] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[10] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[9] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[8] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[7] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[6] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[5] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[4] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[3] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[2] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[1] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[0] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[19] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[18] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[17] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[16] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[15] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[14] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[13] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[12] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[11] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[10] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[9] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[8] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[7] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[6] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[5] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[4] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[3] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[2] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[1] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[0] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[19] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[18] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[17] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[16] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[15] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[14] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[13] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[12] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[11] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[10] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[9] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[8] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[7] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[6] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[5] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[4] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[3] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[2] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[1] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[0] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[19] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[18] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[17] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[16] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[15] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[14] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[13] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[12] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[11] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[10] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[9] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[8] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[7] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[6] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[5] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[4] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[3] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[2] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[1] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[0] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[15] ) is unused and will be removed from module my_rege__parameterized6.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[14] ) is unused and will be removed from module my_rege__parameterized6.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[13] ) is unused and will be removed from module my_rege__parameterized6.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[12] ) is unused and will be removed from module my_rege__parameterized6.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:34 . Memory (MB): peak = 453.098 ; gain = 276.641
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:36 ; elapsed = 00:00:34 . Memory (MB): peak = 453.098 ; gain = 276.641

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:36 ; elapsed = 00:00:34 . Memory (MB): peak = 453.098 ; gain = 276.641
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:34 . Memory (MB): peak = 453.098 ; gain = 276.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:34 . Memory (MB): peak = 453.098 ; gain = 276.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:35 . Memory (MB): peak = 453.098 ; gain = 276.641
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:35 . Memory (MB): peak = 453.098 ; gain = 276.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:35 . Memory (MB): peak = 453.098 ; gain = 276.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:35 . Memory (MB): peak = 453.098 ; gain = 276.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:35 . Memory (MB): peak = 453.098 ; gain = 276.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |IBUF |     2|
|2     |OBUF |    50|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    52|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:35 . Memory (MB): peak = 453.098 ; gain = 276.641
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 876 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:31 . Memory (MB): peak = 453.098 ; gain = 261.234
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:35 . Memory (MB): peak = 453.098 ; gain = 276.641
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
237 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:34 . Memory (MB): peak = 498.113 ; gain = 307.645
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 498.113 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Nov 16 17:28:28 2015...

*** Running vivado
    with args -log CORDIC_FP_top.vds -m64 -mode batch -messageDb vivado.pb -notrace -source CORDIC_FP_top.tcl

WARNING: Default location for XILINX_VIVADO_HLS not found: 

****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source CORDIC_FP_top.tcl -notrace
Command: synth_design -top CORDIC_FP_top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 245.113 ; gain = 68.430
---------------------------------------------------------------------------------
ERROR: [Synth 8-989] xs is already declared in this region [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:71]
ERROR: [Synth 8-989] ys is already declared in this region [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:71]
ERROR: [Synth 8-989] data_x is already declared in this region [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:71]
ERROR: [Synth 8-989] data_y is already declared in this region [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:71]
ERROR: [Synth 8-989] x is already declared in this region [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:71]
ERROR: [Synth 8-989] y is already declared in this region [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:71]
ERROR: [Synth 8-989] result_x is already declared in this region [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:71]
ERROR: [Synth 8-989] result_y is already declared in this region [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:71]
ERROR: [Synth 8-989] next_x is already declared in this region [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:71]
ERROR: [Synth 8-989] next_y is already declared in this region [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:71]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:17]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 278.371 ; gain = 101.688
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
3 Infos, 0 Warnings, 0 Critical Warnings and 11 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Mon Nov 16 17:37:55 2015...

*** Running vivado
    with args -log CORDIC_FP_top.vds -m64 -mode batch -messageDb vivado.pb -notrace -source CORDIC_FP_top.tcl

WARNING: Default location for XILINX_VIVADO_HLS not found: 

****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source CORDIC_FP_top.tcl -notrace
Command: synth_design -top CORDIC_FP_top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 244.910 ; gain = 68.387
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CORDIC_FP_top' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:17]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'mux_2to1' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/mux_2to1.vhd:4' bound to instance 'mux_di' of component 'mux_2to1' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:109]
INFO: [Synth 8-638] synthesizing module 'mux_2to1' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/mux_2to1.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'mux_2to1' (1#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/mux_2to1.vhd:12]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_X_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:117]
INFO: [Synth 8-638] synthesizing module 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege' (2#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_Y_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:121]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_Z_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:125]
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized2' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized2' (2#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:14' bound to instance 'X_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:133]
INFO: [Synth 8-638] synthesizing module 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-638] synthesizing module 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'fulladd' (3#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:19]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'my_addsub' (4#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:14' bound to instance 'Y_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:137]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:14' bound to instance 'Z_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:141]
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized2' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized2' (4#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
INFO: [Synth 8-3491] module 'my4to1LUT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my4to1LUT_atan.vhd:14' bound to instance 'LUT_aTan' of component 'my4to1LUT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:149]
INFO: [Synth 8-638] synthesizing module 'my4to1LUT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my4to1LUT_atan.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'my4to1LUT' (5#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my4to1LUT_atan.vhd:19]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
INFO: [Synth 8-3491] module 'LPM_CLSHIFT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/lpm_clshift.vhd:23' bound to instance 'X_barrel_shifter' of component 'LPM_CLSHIFT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:157]
INFO: [Synth 8-638] synthesizing module 'LPM_CLSHIFT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/lpm_clshift.vhd:56]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
INFO: [Synth 8-256] done synthesizing module 'LPM_CLSHIFT' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/lpm_clshift.vhd:56]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
INFO: [Synth 8-3491] module 'LPM_CLSHIFT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/lpm_clshift.vhd:23' bound to instance 'Y_barrel_shifter' of component 'LPM_CLSHIFT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:172]
INFO: [Synth 8-3491] module 'mux_2to1' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/mux_2to1.vhd:4' bound to instance 'mux_di' of component 'mux_2to1' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:109]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_X_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:117]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_Y_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:121]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_Z_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:125]
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized6' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized6' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:14' bound to instance 'X_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:133]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:14' bound to instance 'Y_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:137]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:14' bound to instance 'Z_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:141]
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized6' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized6' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
INFO: [Synth 8-3491] module 'my4to1LUT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my4to1LUT_atan.vhd:14' bound to instance 'LUT_aTan' of component 'my4to1LUT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:149]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
INFO: [Synth 8-3491] module 'LPM_CLSHIFT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/lpm_clshift.vhd:23' bound to instance 'X_barrel_shifter' of component 'LPM_CLSHIFT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:157]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
INFO: [Synth 8-3491] module 'LPM_CLSHIFT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/lpm_clshift.vhd:23' bound to instance 'Y_barrel_shifter' of component 'LPM_CLSHIFT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:172]
INFO: [Synth 8-3491] module 'mux_2to1' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/mux_2to1.vhd:4' bound to instance 'mux_di' of component 'mux_2to1' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:109]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_X_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:117]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_Y_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:121]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_Z_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:125]
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized10' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized10' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:14' bound to instance 'X_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:133]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:14' bound to instance 'Y_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:137]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:14' bound to instance 'Z_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:141]
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized10' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized10' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
INFO: [Synth 8-3491] module 'my4to1LUT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my4to1LUT_atan.vhd:14' bound to instance 'LUT_aTan' of component 'my4to1LUT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:149]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
INFO: [Synth 8-3491] module 'LPM_CLSHIFT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/lpm_clshift.vhd:23' bound to instance 'X_barrel_shifter' of component 'LPM_CLSHIFT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:157]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
INFO: [Synth 8-3491] module 'LPM_CLSHIFT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/lpm_clshift.vhd:23' bound to instance 'Y_barrel_shifter' of component 'LPM_CLSHIFT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:172]
INFO: [Synth 8-3491] module 'mux_2to1' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/mux_2to1.vhd:4' bound to instance 'mux_di' of component 'mux_2to1' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:109]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_X_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:117]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized14' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized14' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized14' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized14' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized18' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized18' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized18' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized18' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized22' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized22' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized22' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized22' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized26' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized26' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized26' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized26' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized30' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized30' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized30' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized30' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized34' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized34' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized34' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized34' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized38' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized38' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized38' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized38' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized42' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized42' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized42' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized42' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized46' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized46' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized46' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized46' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized50' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized50' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized50' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized50' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized54' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized54' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized54' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized54' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized58' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized58' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized58' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized58' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized62' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized62' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized62' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized62' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
INFO: [Synth 8-256] done synthesizing module 'CORDIC_FP_top' (7#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:17]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 282.094 ; gain = 105.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 282.094 ; gain = 105.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 282.094 ; gain = 105.570
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 337.059 ; gain = 160.535
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance '\test[15].data_X_reg ' (my_rege) to '\test[15].data_Y_reg '
INFO: [Synth 8-223] decloning instance '\test[15].X_barrel_shifter ' (LPM_CLSHIFT) to '\test[15].Y_barrel_shifter '

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |LPM_CLSHIFT        |          31|     10542|
|2     |CORDIC_FP_top__GC0 |           1|     10052|
+------+-------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1209  
+---XORs : 
	   3 Input      1 Bit         XORs := 896   
	   2 Input      1 Bit         XORs := 944   
+---Registers : 
	               20 Bit    Registers := 31    
	               16 Bit    Registers := 16    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 31    
	   2 Input     23 Bit        Muxes := 31    
	   2 Input     22 Bit        Muxes := 31    
	   2 Input     21 Bit        Muxes := 31    
	   2 Input     20 Bit        Muxes := 62    
	   2 Input     19 Bit        Muxes := 31    
	   2 Input     18 Bit        Muxes := 31    
	   2 Input     17 Bit        Muxes := 31    
	   2 Input     16 Bit        Muxes := 47    
	  18 Input     16 Bit        Muxes := 16    
	   2 Input     15 Bit        Muxes := 31    
	   2 Input     14 Bit        Muxes := 31    
	   2 Input     13 Bit        Muxes := 31    
	   2 Input     12 Bit        Muxes := 31    
	   2 Input     11 Bit        Muxes := 31    
	   2 Input     10 Bit        Muxes := 31    
	   2 Input      9 Bit        Muxes := 31    
	   2 Input      8 Bit        Muxes := 31    
	   2 Input      7 Bit        Muxes := 31    
	   2 Input      6 Bit        Muxes := 31    
	   2 Input      1 Bit        Muxes := 1349  
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module LPM_CLSHIFT 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 39    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 43    
Module mux_2to1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__1 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__2 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__295 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__294 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__293 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__292 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__291 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__290 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__289 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__288 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__287 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__286 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__285 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__284 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__283 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__282 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__281 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__280 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__279 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__278 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__277 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__276 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__315 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__314 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__313 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__312 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__311 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__310 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__309 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__308 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__307 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__306 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__305 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__304 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__303 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__302 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__301 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__300 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__299 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__298 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__297 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__296 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__261 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__262 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__263 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__264 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__265 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__266 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__267 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__268 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__269 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__270 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__271 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__272 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__273 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__274 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__275 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__1 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__3 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__4 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__335 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__334 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__333 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__332 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__331 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__330 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__329 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__328 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__327 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__326 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__325 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__324 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__323 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__322 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__321 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__320 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__319 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__318 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__317 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__316 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__355 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__354 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__353 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__352 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__351 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__350 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__349 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__348 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__347 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__346 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__345 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__344 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__343 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__342 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__341 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__340 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__339 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__338 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__337 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__336 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__245 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__246 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__247 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__248 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__249 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__250 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__251 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__252 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__253 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__254 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__255 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__256 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__257 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__258 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__259 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__260 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__2 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__5 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__6 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__375 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__374 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__373 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__372 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__371 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__370 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__369 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__368 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__367 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__366 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__365 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__364 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__363 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__362 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__361 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__360 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__359 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__358 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__357 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__356 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__395 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__394 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__393 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__392 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__391 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__390 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__389 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__388 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__387 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__386 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__385 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__384 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__383 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__382 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__381 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__380 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__379 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__378 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__377 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__376 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__229 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__230 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__231 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__232 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__233 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__234 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__235 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__236 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__237 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__238 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__239 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__240 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__241 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__242 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__243 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__244 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__3 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__7 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__8 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__415 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__414 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__413 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__412 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__411 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__410 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__409 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__408 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__407 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__406 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__405 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__404 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__403 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__402 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__401 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__400 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__399 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__398 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__397 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__396 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__435 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__434 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__433 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__432 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__431 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__430 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__429 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__428 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__427 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__426 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__425 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__424 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__423 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__422 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__421 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__420 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__419 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__418 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__417 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__416 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__213 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__214 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__215 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__216 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__217 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__218 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__219 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__220 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__221 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__222 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__223 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__224 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__225 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__226 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__227 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__228 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__4 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__9 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__10 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized18 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__455 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__454 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__453 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__452 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__451 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__450 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__449 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__448 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__447 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__446 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__445 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__444 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__443 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__442 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__441 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__440 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__439 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__438 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__437 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__436 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__475 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__474 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__473 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__472 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__471 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__470 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__469 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__468 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__467 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__466 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__465 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__464 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__463 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__462 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__461 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__460 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__459 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__458 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__457 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__456 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__197 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__198 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__199 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__200 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__201 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__202 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__203 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__204 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__205 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__206 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__207 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__208 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__209 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__210 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__211 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__212 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__5 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__11 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__12 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized22 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__495 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__494 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__493 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__492 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__491 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__490 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__489 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__488 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__487 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__486 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__485 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__484 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__483 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__482 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__481 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__480 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__479 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__478 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__477 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__476 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__515 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__514 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__513 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__512 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__511 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__510 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__509 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__508 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__507 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__506 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__505 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__504 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__503 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__502 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__501 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__500 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__499 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__498 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__497 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__496 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__181 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__182 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__183 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__184 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__185 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__186 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__187 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__188 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__189 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__190 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__191 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__192 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__193 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__194 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__195 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__196 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__6 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__13 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__14 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized26 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__535 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__534 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__533 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__532 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__531 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__530 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__529 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__528 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__527 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__526 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__525 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__524 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__523 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__522 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__521 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__520 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__519 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__518 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__517 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__516 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__555 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__554 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__553 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__552 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__551 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__550 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__549 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__548 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__547 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__546 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__545 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__544 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__543 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__542 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__541 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__540 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__539 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__538 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__537 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__536 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__165 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__166 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__167 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__168 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__169 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__170 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__171 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__172 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__173 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__174 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__175 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__176 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__177 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__178 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__179 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__180 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized26 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__7 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__15 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__16 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized30 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__575 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__574 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__573 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__572 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__571 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__570 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__569 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__568 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__567 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__566 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__565 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__564 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__563 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__562 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__561 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__560 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__559 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__558 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__557 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__556 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__595 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__594 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__593 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__592 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__591 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__590 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__589 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__588 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__587 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__586 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__585 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__584 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__583 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__582 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__581 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__580 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__579 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__578 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__577 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__576 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__149 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__150 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__151 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__152 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__153 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__154 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__155 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__156 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__157 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__158 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__159 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__160 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__161 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__162 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__163 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__164 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized30 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__8 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__17 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__18 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized34 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__615 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__614 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__613 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__612 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__611 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__610 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__609 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__608 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__607 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__606 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__605 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__604 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__603 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__602 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__601 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__600 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__599 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__598 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__597 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__596 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__635 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__634 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__633 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__632 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__631 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__630 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__629 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__628 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__627 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__626 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__625 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__624 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__623 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__622 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__621 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__620 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__619 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__618 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__617 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__616 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__133 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__134 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__135 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__136 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__137 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__138 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__139 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__140 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__141 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__142 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__143 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__144 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__145 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__146 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__147 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__148 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized34 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__9 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__19 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__20 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized38 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__655 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__654 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__653 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__652 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__651 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__650 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__649 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__648 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__647 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__646 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__645 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__644 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__643 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__642 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__641 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__640 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__639 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__638 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__637 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__636 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__675 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__674 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__673 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__672 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__671 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__670 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__669 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__668 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__667 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__666 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__665 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__664 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__663 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__662 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__661 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__660 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__659 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__658 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__657 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__656 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__117 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__118 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__119 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__120 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__121 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__122 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__123 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__124 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__125 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__126 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__127 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__128 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__129 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__130 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__131 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__132 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized38 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__10 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__21 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__22 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized42 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__695 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__694 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__693 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__692 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__691 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__690 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__689 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__688 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__687 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__686 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__685 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__684 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__683 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__682 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__681 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__680 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__679 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__678 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__677 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__676 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__715 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__714 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__713 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__712 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__711 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__710 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__709 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__708 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__707 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__706 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__705 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__704 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__703 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__702 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__701 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__700 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__699 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__698 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__697 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__696 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__101 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__102 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__103 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__104 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__105 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__106 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__107 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__108 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__109 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__110 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__111 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__112 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__113 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__114 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__115 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__116 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized42 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__11 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__23 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__24 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized46 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__735 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__734 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__733 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__732 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__731 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__730 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__729 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__728 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__727 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__726 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__725 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__724 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__723 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__722 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__721 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__720 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__719 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__718 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__717 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__716 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__755 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__754 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__753 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__752 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__751 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__750 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__749 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__748 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__747 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__746 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__745 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__744 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__743 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__742 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__741 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__740 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__739 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__738 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__737 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__736 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__85 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__86 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__87 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__88 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__89 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__90 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__91 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__92 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__93 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__94 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__95 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__96 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__97 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__98 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__99 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__100 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized46 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__12 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__25 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__26 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized50 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__775 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__774 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__773 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__772 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__771 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__770 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__769 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__768 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__767 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__766 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__765 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__764 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__763 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__762 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__761 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__760 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__759 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__758 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__757 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__756 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__25 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__795 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__794 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__793 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__792 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__791 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__790 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__789 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__788 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__787 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__786 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__785 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__784 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__783 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__782 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__781 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__780 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__779 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__778 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__777 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__776 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__26 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__69 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__70 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__71 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__72 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__73 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__74 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__75 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__76 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__77 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__78 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__79 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__80 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__81 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__82 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__83 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__84 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized50 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__13 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__27 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__28 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized54 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__815 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__814 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__813 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__812 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__811 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__810 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__809 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__808 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__807 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__806 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__805 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__804 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__803 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__802 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__801 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__800 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__799 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__798 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__797 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__796 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__27 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__835 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__834 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__833 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__832 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__831 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__830 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__829 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__828 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__827 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__826 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__825 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__824 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__823 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__822 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__821 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__820 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__819 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__818 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__817 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__816 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__28 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__53 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__54 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__55 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__56 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__57 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__58 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__59 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__60 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__61 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__62 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__63 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__64 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__65 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__66 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__67 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__68 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized54 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__14 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__29 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__30 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized58 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__855 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__854 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__853 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__852 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__851 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__850 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__849 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__848 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__847 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__846 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__845 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__844 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__843 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__842 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__841 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__840 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__839 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__838 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__837 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__836 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__29 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__875 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__874 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__873 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__872 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__871 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__870 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__869 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__868 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__867 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__866 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__865 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__864 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__863 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__862 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__861 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__860 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__859 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__858 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__857 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__856 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__30 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__37 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__38 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__39 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__40 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__41 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__42 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__43 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__44 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__45 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__46 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__47 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__48 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__49 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__50 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__51 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__52 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized58 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__15 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized62 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__895 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__894 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__893 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__892 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__891 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__890 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__889 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__888 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__887 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__886 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__885 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__884 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__883 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__882 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__881 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__880 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__879 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__878 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__877 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__876 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__31 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__17 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__18 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__19 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__20 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__21 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__22 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__23 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__24 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__25 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__26 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__27 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__28 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__29 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__30 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__31 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__32 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__33 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__34 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__35 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__36 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__2 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__3 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__4 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__5 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__6 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__7 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__8 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__9 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__10 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__11 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__12 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__13 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__14 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__15 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__16 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized62 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 433.344 ; gain = 256.820
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:30 . Memory (MB): peak = 434.723 ; gain = 258.199
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:31 ; elapsed = 00:00:30 . Memory (MB): peak = 434.723 ; gain = 258.199

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |LPM_CLSHIFT        |          31|      7992|
|2     |CORDIC_FP_top__GC0 |           1|     10053|
+------+-------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[15] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[14] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[13] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[12] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[11] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[10] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[9] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[8] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[7] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[6] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[5] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[4] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[3] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[2] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[1] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[0] ) is unused and will be removed from module my_rege__parameterized2.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[14].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[13].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[12].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[11].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[10].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[9].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[8].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[7].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[6].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[5].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[4].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[3].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[2].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[1].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[15].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[15].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[14].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[14].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[13].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[13].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[12].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[12].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[11].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[11].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[10].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[10].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[9].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[9].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[8].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[8].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[7].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[7].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[6].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[6].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[5].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[5].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[4].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[4].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[3].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[3].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[2].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[2].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[1].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[1].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[0].data_Y_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test[0].data_X_reg /\Qt_reg[19] )
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[19] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[18] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[17] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[16] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[15] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[14] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[13] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[12] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[11] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[10] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[9] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[8] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[7] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[6] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[5] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[4] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[3] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[2] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[1] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[0] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[19] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[18] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[17] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[16] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[15] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[14] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[13] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[12] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[11] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[10] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[9] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[8] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[7] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[6] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[5] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[4] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[3] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[2] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[1] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[0] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[19] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[18] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[17] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[16] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[15] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[14] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[13] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[12] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[11] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[10] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[9] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[8] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[7] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[6] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[5] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[4] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[3] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[2] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[1] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[0] ) is unused and will be removed from module my_rege__3.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[19] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[18] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[17] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[16] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[15] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[14] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[13] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[12] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[11] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[10] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[9] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[8] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[7] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[6] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[5] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[4] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[3] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[2] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[1] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[0] ) is unused and will be removed from module my_rege__4.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[15] ) is unused and will be removed from module my_rege__parameterized6.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[14] ) is unused and will be removed from module my_rege__parameterized6.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[13] ) is unused and will be removed from module my_rege__parameterized6.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[12] ) is unused and will be removed from module my_rege__parameterized6.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 452.656 ; gain = 276.133
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 452.656 ; gain = 276.133

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 452.656 ; gain = 276.133
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 452.656 ; gain = 276.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 452.656 ; gain = 276.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 452.656 ; gain = 276.133
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 452.656 ; gain = 276.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 452.656 ; gain = 276.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 452.656 ; gain = 276.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 452.656 ; gain = 276.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |IBUF |     2|
|2     |OBUF |    50|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    52|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 452.656 ; gain = 276.133
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 876 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:31 . Memory (MB): peak = 452.656 ; gain = 260.754
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 452.656 ; gain = 276.133
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
237 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:34 . Memory (MB): peak = 498.469 ; gain = 307.980
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 498.469 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Nov 16 17:38:58 2015...

*** Running vivado
    with args -log CORDIC_FP_top.vds -m64 -mode batch -messageDb vivado.pb -notrace -source CORDIC_FP_top.tcl

WARNING: Default location for XILINX_VIVADO_HLS not found: 

****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source CORDIC_FP_top.tcl -notrace
Command: synth_design -top CORDIC_FP_top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 245.125 ; gain = 68.605
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CORDIC_FP_top' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:17]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'mux_2to1' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/mux_2to1.vhd:4' bound to instance 'mux_di' of component 'mux_2to1' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:107]
INFO: [Synth 8-638] synthesizing module 'mux_2to1' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/mux_2to1.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'mux_2to1' (1#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/mux_2to1.vhd:12]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_X_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:115]
INFO: [Synth 8-638] synthesizing module 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege' (2#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_Y_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:119]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_Z_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:123]
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized2' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized2' (2#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:14' bound to instance 'X_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:131]
INFO: [Synth 8-638] synthesizing module 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-638] synthesizing module 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'fulladd' (3#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:19]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'my_addsub' (4#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:14' bound to instance 'Y_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:135]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:14' bound to instance 'Z_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:139]
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized2' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized2' (4#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
INFO: [Synth 8-3491] module 'my4to1LUT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my4to1LUT_atan.vhd:14' bound to instance 'LUT_aTan' of component 'my4to1LUT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:147]
INFO: [Synth 8-638] synthesizing module 'my4to1LUT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my4to1LUT_atan.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'my4to1LUT' (5#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my4to1LUT_atan.vhd:19]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
INFO: [Synth 8-3491] module 'LPM_CLSHIFT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/lpm_clshift.vhd:23' bound to instance 'X_barrel_shifter' of component 'LPM_CLSHIFT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:155]
INFO: [Synth 8-638] synthesizing module 'LPM_CLSHIFT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/lpm_clshift.vhd:56]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
INFO: [Synth 8-256] done synthesizing module 'LPM_CLSHIFT' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/lpm_clshift.vhd:56]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
INFO: [Synth 8-3491] module 'LPM_CLSHIFT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/lpm_clshift.vhd:23' bound to instance 'Y_barrel_shifter' of component 'LPM_CLSHIFT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:170]
INFO: [Synth 8-3491] module 'mux_2to1' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/mux_2to1.vhd:4' bound to instance 'mux_di' of component 'mux_2to1' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:107]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_X_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:115]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_Y_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:119]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_Z_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:123]
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized6' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized6' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:14' bound to instance 'X_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:131]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:14' bound to instance 'Y_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:135]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:14' bound to instance 'Z_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:139]
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized6' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized6' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
INFO: [Synth 8-3491] module 'my4to1LUT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my4to1LUT_atan.vhd:14' bound to instance 'LUT_aTan' of component 'my4to1LUT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:147]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
INFO: [Synth 8-3491] module 'LPM_CLSHIFT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/lpm_clshift.vhd:23' bound to instance 'X_barrel_shifter' of component 'LPM_CLSHIFT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:155]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
INFO: [Synth 8-3491] module 'LPM_CLSHIFT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/lpm_clshift.vhd:23' bound to instance 'Y_barrel_shifter' of component 'LPM_CLSHIFT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:170]
INFO: [Synth 8-3491] module 'mux_2to1' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/mux_2to1.vhd:4' bound to instance 'mux_di' of component 'mux_2to1' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:107]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_X_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:115]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_Y_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:119]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_Z_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:123]
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized10' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized10' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:14' bound to instance 'X_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:131]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:14' bound to instance 'Y_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:135]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:14' bound to instance 'Z_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:139]
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized10' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized10' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
INFO: [Synth 8-3491] module 'my4to1LUT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my4to1LUT_atan.vhd:14' bound to instance 'LUT_aTan' of component 'my4to1LUT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:147]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
INFO: [Synth 8-3491] module 'LPM_CLSHIFT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/lpm_clshift.vhd:23' bound to instance 'X_barrel_shifter' of component 'LPM_CLSHIFT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:155]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
INFO: [Synth 8-3491] module 'LPM_CLSHIFT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/lpm_clshift.vhd:23' bound to instance 'Y_barrel_shifter' of component 'LPM_CLSHIFT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:170]
INFO: [Synth 8-3491] module 'mux_2to1' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/mux_2to1.vhd:4' bound to instance 'mux_di' of component 'mux_2to1' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:107]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:17' bound to instance 'data_X_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:115]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized14' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized14' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized14' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized14' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized18' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized18' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized18' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized18' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized22' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized22' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized22' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized22' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized26' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized26' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized26' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized26' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized30' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized30' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized30' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized30' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized34' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized34' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized34' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized34' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized38' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized38' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized38' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized38' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized42' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized42' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized42' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized42' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized46' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized46' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized46' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized46' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized50' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized50' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized50' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized50' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized54' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized54' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized54' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized54' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized58' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized58' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized58' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized58' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized62' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized62' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized62' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized62' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/my_addsub.vhd:23]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
INFO: [Synth 8-256] done synthesizing module 'CORDIC_FP_top' (7#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4/CORDIC_FP_top.vhd:17]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 282.336 ; gain = 105.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 282.336 ; gain = 105.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 282.336 ; gain = 105.816
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 337.414 ; gain = 160.895
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance '\pipeline[15].data_X_reg ' (my_rege) to '\pipeline[15].data_Y_reg '
INFO: [Synth 8-223] decloning instance '\pipeline[15].X_barrel_shifter ' (LPM_CLSHIFT) to '\pipeline[15].Y_barrel_shifter '

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |LPM_CLSHIFT        |          31|     10542|
|2     |CORDIC_FP_top__GC0 |           1|     10052|
+------+-------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1209  
+---XORs : 
	   3 Input      1 Bit         XORs := 896   
	   2 Input      1 Bit         XORs := 944   
+---Registers : 
	               20 Bit    Registers := 31    
	               16 Bit    Registers := 16    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 31    
	   2 Input     23 Bit        Muxes := 31    
	   2 Input     22 Bit        Muxes := 31    
	   2 Input     21 Bit        Muxes := 31    
	   2 Input     20 Bit        Muxes := 62    
	   2 Input     19 Bit        Muxes := 31    
	   2 Input     18 Bit        Muxes := 31    
	   2 Input     17 Bit        Muxes := 31    
	   2 Input     16 Bit        Muxes := 47    
	  18 Input     16 Bit        Muxes := 16    
	   2 Input     15 Bit        Muxes := 31    
	   2 Input     14 Bit        Muxes := 31    
	   2 Input     13 Bit        Muxes := 31    
	   2 Input     12 Bit        Muxes := 31    
	   2 Input     11 Bit        Muxes := 31    
	   2 Input     10 Bit        Muxes := 31    
	   2 Input      9 Bit        Muxes := 31    
	   2 Input      8 Bit        Muxes := 31    
	   2 Input      7 Bit        Muxes := 31    
	   2 Input      6 Bit        Muxes := 31    
	   2 Input      1 Bit        Muxes := 1349  
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module LPM_CLSHIFT 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 39    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 43    
Module mux_2to1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__1 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__2 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__295 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__294 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__293 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__292 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__291 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__290 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__289 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__288 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__287 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__286 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__285 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__284 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__283 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__282 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__281 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__280 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__279 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__278 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__277 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__276 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__315 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__314 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__313 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__312 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__311 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__310 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__309 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__308 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__307 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__306 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__305 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__304 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__303 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__302 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__301 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__300 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__299 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__298 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__297 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__296 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__261 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__262 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__263 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__264 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__265 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__266 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__267 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__268 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__269 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__270 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__271 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__272 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__273 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__274 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__275 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__1 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__3 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__4 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__335 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__334 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__333 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__332 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__331 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__330 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__329 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__328 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__327 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__326 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__325 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__324 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__323 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__322 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__321 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__320 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__319 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__318 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__317 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__316 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__355 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__354 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__353 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__352 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__351 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__350 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__349 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__348 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__347 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__346 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__345 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__344 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__343 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__342 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__341 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__340 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__339 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__338 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__337 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__336 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__245 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__246 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__247 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__248 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__249 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__250 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__251 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__252 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__253 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__254 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__255 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__256 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__257 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__258 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__259 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__260 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__2 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__5 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__6 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__375 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__374 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__373 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__372 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__371 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__370 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__369 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__368 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__367 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__366 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__365 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__364 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__363 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__362 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__361 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__360 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__359 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__358 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__357 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__356 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__395 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__394 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__393 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__392 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__391 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__390 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__389 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__388 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__387 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__386 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__385 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__384 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__383 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__382 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__381 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__380 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__379 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__378 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__377 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__376 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__229 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__230 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__231 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__232 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__233 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__234 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__235 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__236 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__237 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__238 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__239 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__240 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__241 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__242 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__243 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__244 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__3 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__7 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__8 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__415 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__414 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__413 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__412 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__411 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__410 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__409 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__408 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__407 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__406 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__405 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__404 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__403 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__402 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__401 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__400 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__399 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__398 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__397 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__396 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__435 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__434 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__433 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__432 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__431 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__430 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__429 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__428 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__427 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__426 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__425 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__424 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__423 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__422 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__421 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__420 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__419 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__418 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__417 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__416 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__213 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__214 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__215 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__216 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__217 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__218 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__219 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__220 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__221 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__222 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__223 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__224 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__225 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__226 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__227 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__228 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__4 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__9 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__10 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized18 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__455 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__454 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__453 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__452 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__451 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__450 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__449 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__448 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__447 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__446 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__445 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__444 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__443 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__442 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__441 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__440 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__439 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__438 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__437 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__436 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__475 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__474 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__473 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__472 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__471 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__470 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__469 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__468 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__467 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__466 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__465 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__464 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__463 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__462 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__461 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__460 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__459 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__458 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__457 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__456 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__197 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__198 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__199 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__200 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__201 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__202 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__203 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__204 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__205 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__206 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__207 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__208 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__209 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__210 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__211 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__212 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__5 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__11 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__12 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized22 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__495 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__494 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__493 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__492 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__491 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__490 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__489 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__488 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__487 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__486 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__485 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__484 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__483 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__482 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__481 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__480 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__479 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__478 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__477 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__476 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__515 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__514 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__513 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__512 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__511 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__510 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__509 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__508 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__507 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__506 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__505 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__504 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__503 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__502 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__501 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__500 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__499 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__498 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__497 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__496 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__181 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__182 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__183 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__184 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__185 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__186 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__187 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__188 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__189 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__190 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__191 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__192 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__193 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__194 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__195 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__196 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__6 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__13 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__14 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized26 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__535 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__534 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__533 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__532 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__531 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__530 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__529 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__528 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__527 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__526 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__525 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__524 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__523 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__522 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__521 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__520 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__519 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__518 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__517 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__516 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__555 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__554 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__553 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__552 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__551 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__550 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__549 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__548 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__547 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__546 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__545 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__544 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__543 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__542 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__541 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__540 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__539 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__538 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__537 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__536 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__165 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__166 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__167 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__168 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__169 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__170 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__171 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__172 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__173 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__174 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__175 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__176 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__177 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__178 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__179 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__180 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized26 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__7 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__15 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__16 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized30 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__575 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__574 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__573 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__572 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__571 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__570 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__569 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__568 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__567 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__566 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__565 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__564 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__563 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__562 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__561 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__560 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__559 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__558 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__557 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__556 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__595 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__594 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__593 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__592 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__591 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__590 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__589 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__588 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__587 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__586 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__585 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__584 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__583 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__582 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__581 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__580 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__579 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__578 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__577 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__576 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__149 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__150 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__151 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__152 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__153 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__154 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__155 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__156 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__157 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__158 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__159 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__160 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__161 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__162 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__163 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__164 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized30 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__8 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__17 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__18 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized34 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__615 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__614 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__613 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__612 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__611 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__610 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__609 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__608 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__607 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__606 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__605 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__604 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__603 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__602 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__601 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__600 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__599 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__598 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__597 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__596 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__635 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__634 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__633 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__632 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__631 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__630 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__629 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__628 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__627 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__626 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__625 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__624 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__623 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__622 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__621 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__620 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__619 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__618 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__617 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__616 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__133 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__134 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__135 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__136 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__137 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__138 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__139 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__140 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__141 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__142 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__143 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__144 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__145 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__146 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__147 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__148 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized34 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__9 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__19 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__20 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized38 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__655 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__654 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__653 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__652 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__651 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__650 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__649 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__648 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__647 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__646 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__645 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__644 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__643 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__642 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__641 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__640 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__639 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__638 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__637 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__636 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__675 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__674 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__673 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__672 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__671 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__670 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__669 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__668 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__667 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__666 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__665 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__664 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__663 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__662 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__661 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__660 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__659 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__658 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__657 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__656 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__117 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__118 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__119 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__120 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__121 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__122 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__123 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__124 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__125 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__126 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__127 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__128 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__129 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__130 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__131 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__132 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized38 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__10 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__21 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__22 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized42 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__695 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__694 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__693 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__692 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__691 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__690 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__689 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__688 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__687 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__686 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__685 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__684 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__683 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__682 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__681 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__680 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__679 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__678 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__677 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__676 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__715 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__714 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__713 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__712 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__711 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__710 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__709 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__708 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__707 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__706 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__705 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__704 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__703 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__702 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__701 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__700 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__699 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__698 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__697 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__696 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__101 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__102 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__103 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__104 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__105 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__106 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__107 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__108 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__109 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__110 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__111 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__112 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__113 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__114 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__115 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__116 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized42 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__11 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__23 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__24 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized46 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__735 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__734 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__733 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__732 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__731 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__730 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__729 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__728 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__727 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__726 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__725 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__724 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__723 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__722 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__721 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__720 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__719 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__718 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__717 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__716 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__755 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__754 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__753 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__752 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__751 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__750 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__749 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__748 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__747 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__746 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__745 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__744 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__743 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__742 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__741 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__740 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__739 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__738 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__737 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__736 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__85 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__86 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__87 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__88 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__89 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__90 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__91 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__92 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__93 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__94 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__95 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__96 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__97 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__98 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__99 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__100 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized46 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__12 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__25 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__26 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized50 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__775 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__774 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__773 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__772 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__771 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__770 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__769 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__768 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__767 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__766 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__765 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__764 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__763 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__762 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__761 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__760 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__759 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__758 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__757 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__756 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__25 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__795 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__794 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__793 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__792 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__791 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__790 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__789 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__788 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__787 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__786 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__785 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__784 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__783 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__782 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__781 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__780 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__779 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__778 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__777 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__776 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__26 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__69 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__70 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__71 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__72 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__73 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__74 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__75 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__76 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__77 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__78 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__79 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__80 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__81 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__82 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__83 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__84 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized50 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__13 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__27 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__28 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized54 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__815 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__814 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__813 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__812 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__811 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__810 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__809 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__808 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__807 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__806 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__805 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__804 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__803 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__802 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__801 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__800 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__799 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__798 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__797 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__796 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__27 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__835 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__834 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__833 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__832 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__831 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__830 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__829 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__828 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__827 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__826 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__825 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__824 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__823 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__822 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__821 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__820 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__819 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__818 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__817 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__816 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__28 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__53 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__54 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__55 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__56 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__57 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__58 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__59 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__60 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__61 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__62 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__63 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__64 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__65 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__66 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__67 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__68 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized54 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__14 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege__29 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__30 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized58 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__855 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__854 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__853 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__852 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__851 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__850 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__849 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__848 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__847 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__846 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__845 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__844 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__843 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__842 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__841 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__840 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__839 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__838 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__837 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__836 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__29 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__875 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__874 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__873 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__872 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__871 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__870 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__869 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__868 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__867 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__866 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__865 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__864 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__863 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__862 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__861 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__860 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__859 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__858 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__857 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__856 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__30 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__37 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__38 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__39 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__40 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__41 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__42 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__43 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__44 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__45 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__46 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__47 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__48 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__49 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__50 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__51 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__52 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized58 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT__15 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module mux_2to1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rege 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized62 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd__895 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__894 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__893 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__892 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__891 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__890 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__889 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__888 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__887 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__886 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__885 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__884 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__883 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__882 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__881 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__880 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__879 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__878 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__877 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__876 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__31 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__17 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__18 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__19 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__20 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__21 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__22 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__23 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__24 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__25 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__26 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__27 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__28 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__29 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__30 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__31 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__32 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__33 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__34 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__35 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__36 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module fulladd__1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__2 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__3 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__4 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__5 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__6 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__7 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__8 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__9 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__10 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__11 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__12 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__13 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__14 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__15 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module fulladd__16 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub__parameterized62 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 432.699 ; gain = 256.180
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 434.078 ; gain = 257.559
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 434.078 ; gain = 257.559

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |LPM_CLSHIFT        |          31|      7992|
|2     |CORDIC_FP_top__GC0 |           1|     10053|
+------+-------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[15] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[14] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[13] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[12] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[11] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[10] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[9] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[8] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[7] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[6] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[5] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[4] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[3] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[2] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[1] ) is unused and will be removed from module my_rege__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[0] ) is unused and will be removed from module my_rege__parameterized2.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pipeline[13].data_Z_reg /\Qt_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pipeline[12].data_Z_reg /\Qt_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pipeline[11].data_Z_reg /\Qt_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pipeline[10].data_Z_reg /\Qt_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pipeline[9].data_Z_reg /\Qt_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pipeline[8].data_Z_reg /\Qt_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pipeline[7].data_Z_reg /\Qt_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pipeline[6].data_Z_reg /\Qt_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pipeline[5].data_Z_reg /\Qt_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pipeline[2].data_Z_reg /\Qt_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pipeline[1].data_Z_reg /\Qt_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pipeline[15].data_Z_reg /\Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pipeline[15].data_X_reg /\Qt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pipeline[0].data_Y_reg /\Qt_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pipeline[0].data_X_reg /\Qt_reg[3] )
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[3] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[2] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[1] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[0] ) is unused and will be removed from module my_rege__1.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[3] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[2] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[1] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[0] ) is unused and will be removed from module my_rege__2.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[1] ) is unused and will be removed from module my_rege__parameterized6.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[0] ) is unused and will be removed from module my_rege__parameterized6.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[0] ) is unused and will be removed from module my_rege__parameterized10.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[8] ) is unused and will be removed from module my_rege__parameterized22.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[7] ) is unused and will be removed from module my_rege__parameterized22.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[6] ) is unused and will be removed from module my_rege__parameterized22.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[5] ) is unused and will be removed from module my_rege__parameterized22.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[4] ) is unused and will be removed from module my_rege__parameterized22.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[3] ) is unused and will be removed from module my_rege__parameterized22.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[2] ) is unused and will be removed from module my_rege__parameterized22.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[1] ) is unused and will be removed from module my_rege__parameterized22.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[0] ) is unused and will be removed from module my_rege__parameterized22.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[7] ) is unused and will be removed from module my_rege__parameterized26.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[6] ) is unused and will be removed from module my_rege__parameterized26.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[5] ) is unused and will be removed from module my_rege__parameterized26.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[4] ) is unused and will be removed from module my_rege__parameterized26.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[3] ) is unused and will be removed from module my_rege__parameterized26.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[2] ) is unused and will be removed from module my_rege__parameterized26.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[1] ) is unused and will be removed from module my_rege__parameterized26.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[0] ) is unused and will be removed from module my_rege__parameterized26.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[6] ) is unused and will be removed from module my_rege__parameterized30.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[5] ) is unused and will be removed from module my_rege__parameterized30.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[4] ) is unused and will be removed from module my_rege__parameterized30.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[3] ) is unused and will be removed from module my_rege__parameterized30.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[2] ) is unused and will be removed from module my_rege__parameterized30.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[1] ) is unused and will be removed from module my_rege__parameterized30.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[0] ) is unused and will be removed from module my_rege__parameterized30.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[5] ) is unused and will be removed from module my_rege__parameterized34.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[4] ) is unused and will be removed from module my_rege__parameterized34.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[3] ) is unused and will be removed from module my_rege__parameterized34.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[2] ) is unused and will be removed from module my_rege__parameterized34.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[1] ) is unused and will be removed from module my_rege__parameterized34.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[0] ) is unused and will be removed from module my_rege__parameterized34.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[4] ) is unused and will be removed from module my_rege__parameterized38.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[3] ) is unused and will be removed from module my_rege__parameterized38.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[2] ) is unused and will be removed from module my_rege__parameterized38.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[1] ) is unused and will be removed from module my_rege__parameterized38.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[0] ) is unused and will be removed from module my_rege__parameterized38.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[3] ) is unused and will be removed from module my_rege__parameterized42.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[2] ) is unused and will be removed from module my_rege__parameterized42.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[1] ) is unused and will be removed from module my_rege__parameterized42.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[0] ) is unused and will be removed from module my_rege__parameterized42.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[2] ) is unused and will be removed from module my_rege__parameterized46.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[1] ) is unused and will be removed from module my_rege__parameterized46.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[0] ) is unused and will be removed from module my_rege__parameterized46.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[1] ) is unused and will be removed from module my_rege__parameterized50.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[0] ) is unused and will be removed from module my_rege__parameterized50.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[0] ) is unused and will be removed from module my_rege__parameterized54.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[19] ) is unused and will be removed from module my_rege.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[18] ) is unused and will be removed from module my_rege.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[17] ) is unused and will be removed from module my_rege.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[16] ) is unused and will be removed from module my_rege.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[15] ) is unused and will be removed from module my_rege.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[14] ) is unused and will be removed from module my_rege.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[13] ) is unused and will be removed from module my_rege.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[12] ) is unused and will be removed from module my_rege.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[11] ) is unused and will be removed from module my_rege.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[10] ) is unused and will be removed from module my_rege.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[9] ) is unused and will be removed from module my_rege.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[8] ) is unused and will be removed from module my_rege.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[7] ) is unused and will be removed from module my_rege.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[6] ) is unused and will be removed from module my_rege.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[5] ) is unused and will be removed from module my_rege.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[4] ) is unused and will be removed from module my_rege.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[3] ) is unused and will be removed from module my_rege.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[2] ) is unused and will be removed from module my_rege.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[1] ) is unused and will be removed from module my_rege.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[0] ) is unused and will be removed from module my_rege.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[15] ) is unused and will be removed from module my_rege__parameterized62.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[14] ) is unused and will be removed from module my_rege__parameterized62.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[13] ) is unused and will be removed from module my_rege__parameterized62.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[12] ) is unused and will be removed from module my_rege__parameterized62.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[11] ) is unused and will be removed from module my_rege__parameterized62.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[10] ) is unused and will be removed from module my_rege__parameterized62.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[9] ) is unused and will be removed from module my_rege__parameterized62.
WARNING: [Synth 8-3332] Sequential element (\Qt_reg[8] ) is unused and will be removed from module my_rege__parameterized62.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 456.246 ; gain = 279.727
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 456.246 ; gain = 279.727

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 456.246 ; gain = 279.727
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 456.246 ; gain = 279.727
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 456.246 ; gain = 279.727
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 456.246 ; gain = 279.727
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 456.246 ; gain = 279.727
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 456.246 ; gain = 279.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 456.246 ; gain = 279.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 456.246 ; gain = 279.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |IBUF |     2|
|2     |OBUF |    50|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    52|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 456.246 ; gain = 279.727
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 876 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:43 ; elapsed = 00:00:43 . Memory (MB): peak = 456.246 ; gain = 265.117
Synthesis Optimization Complete : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 456.246 ; gain = 279.727
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
206 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 499.641 ; gain = 308.777
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 499.641 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Nov 16 18:12:15 2015...
