--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

B:\programfolder\ise\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v
3 -s 5 -n 3 -fastpaths -xml ripple_adder4.twx ripple_adder4.ncd -o
ripple_adder4.twr ripple_adder4.pcf

Design file:              ripple_adder4.ncd
Physical constraint file: ripple_adder4.pcf
Device,package,speed:     xc3s100e,vq100,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
A<0>           |S<0>           |    5.574|
A<0>           |S<1>           |    6.388|
A<0>           |S<2>           |    7.657|
A<0>           |S<3>           |    8.350|
A<0>           |cout           |    7.676|
A<1>           |S<1>           |    6.335|
A<1>           |S<2>           |    7.604|
A<1>           |S<3>           |    8.297|
A<1>           |cout           |    7.623|
A<2>           |S<2>           |    6.788|
A<2>           |S<3>           |    7.030|
A<2>           |cout           |    6.444|
A<3>           |S<3>           |    6.601|
A<3>           |cout           |    6.605|
B<0>           |S<0>           |    5.499|
B<0>           |S<1>           |    6.667|
B<0>           |S<2>           |    7.936|
B<0>           |S<3>           |    8.629|
B<0>           |cout           |    7.955|
B<1>           |S<1>           |    6.929|
B<1>           |S<2>           |    8.198|
B<1>           |S<3>           |    8.891|
B<1>           |cout           |    8.217|
B<2>           |S<2>           |    6.013|
B<2>           |S<3>           |    6.391|
B<2>           |cout           |    7.001|
B<3>           |S<3>           |    6.717|
B<3>           |cout           |    7.343|
C              |S<0>           |    5.454|
C              |S<1>           |    6.388|
C              |S<2>           |    7.657|
C              |S<3>           |    8.350|
C              |cout           |    7.676|
---------------+---------------+---------+


Analysis completed Thu Dec 15 22:06:13 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 128 MB



