// Seed: 3691302723
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = id_3;
endmodule
module module_1 (
    output tri0 id_0,
    input tri id_1,
    input wor id_2,
    inout uwire id_3,
    input wor id_4,
    output uwire id_5,
    input wire id_6
    , id_16,
    input tri id_7,
    input supply1 id_8,
    output uwire id_9,
    input tri1 id_10,
    input wire id_11,
    output supply1 id_12,
    input wor id_13,
    output wor id_14
);
  wire id_17;
  module_0(
      id_17, id_17, id_17
  );
endmodule
