Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sun Aug 29 21:29:37 2021
| Host         : P3nt1um running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7k325t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   568 |
|    Minimum number of control sets                        |   475 |
|    Addition due to synthesis replication                 |    93 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1487 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   568 |
| >= 0 to < 4        |    18 |
| >= 4 to < 6        |   132 |
| >= 6 to < 8        |   109 |
| >= 8 to < 10       |   101 |
| >= 10 to < 12      |    20 |
| >= 12 to < 14      |    16 |
| >= 14 to < 16      |     7 |
| >= 16              |   165 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3829 |         1198 |
| No           | No                    | Yes                    |              58 |           27 |
| No           | Yes                   | No                     |            1354 |          564 |
| Yes          | No                    | No                     |            6132 |         1903 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            2612 |          939 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                         Clock Signal                                         |                                                                                                                      Enable Signal                                                                                                                     |                                                                                Set/Reset Signal                                                                                | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                                            | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |                1 |              1 |         1.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                                  | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |                1 |              1 |         1.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[2][5]_i_1_n_0                                                                                                                  | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |                1 |              1 |         1.00 |
|  infrastructure/C0/inst/clkCPU                                                               |                                                                                                                                                                                                                                                        | core/icache/FSM1/completeStb_DDR                                                                                                                                               |                1 |              1 |         1.00 |
|  infrastructure/C0/inst/clkCPU                                                               |                                                                                                                                                                                                                                                        | core/dcache/FSM1/completeStb_DDR                                                                                                                                               |                1 |              1 |         1.00 |
|  infrastructure/C0/inst/clkCPU                                                               |                                                                                                                                                                                                                                                        | core/dcache/FSM1/ackI                                                                                                                                                          |                1 |              1 |         1.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/mmcm_ps_clk                                    |                                                                                                                                                                                                                                                        |                                                                                                                                                                                |                1 |              1 |         1.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                                  | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |                1 |              1 |         1.00 |
|  infrastructure/C0/inst/clk_100M                                                             | infrastructure/PS2_DEFINED.ps2/U0/byteBuf[8]_i_1_n_0                                                                                                                                                                                                   | infrastructure/PS2_DEFINED.ps2/U0/byteBuf[10]_i_1_n_0                                                                                                                          |                1 |              1 |         1.00 |
|  infrastructure/C0/inst/clk_100M                                                             |                                                                                                                                                                                                                                                        | infrastructure/rstFilter/p_0_in_0                                                                                                                                              |                1 |              1 |         1.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                            | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                1 |              1 |         1.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                  | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                1 |              1 |         1.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[3][5]_i_1_n_0                                                                                                                  | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |                1 |              1 |         1.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                         |                                                                                                                                                                                |                2 |              2 |         1.00 |
|  sr_clk_fwd_i_1__0_n_0                                                                       |                                                                                                                                                                                                                                                        |                                                                                                                                                                                |                1 |              2 |         2.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                        | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |                1 |              3 |         3.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                     | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |                2 |              3 |         1.50 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][3][5]_i_1_n_0                                                                                                     | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |                1 |              3 |         3.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                        | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1_n_0                                      |                1 |              4 |         4.00 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/TP/IF_PC_reg[31]                                                                                                                                                                                                                              |                                                                                                                                                                                |                1 |              4 |         4.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                                          | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                   |                3 |              4 |         1.33 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                                | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                2 |              4 |         2.00 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/TP/IF_PC_reg[31]_0                                                                                                                                                                                                                            |                                                                                                                                                                                |                1 |              4 |         4.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0                                                                                                                 | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r[3]_i_1_n_0                               |                1 |              4 |         4.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                        | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/wait_cnt_r[3]_i_1__1_n_0                         |                1 |              4 |         4.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                        | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/phy_if_reset                                                                                  |                2 |              4 |         2.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/detect_rd_cnt0                                                                                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/detect_rd_cnt[3]_i_1_n_0                          |                2 |              4 |         2.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                        | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst |                2 |              4 |         2.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                        | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                   |                1 |              4 |         4.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r[3]_i_2_n_0                                                                                                        | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r0                                          |                2 |              4 |         2.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0                                                                                                                               | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/SS[0]                                                                                                                             |                2 |              4 |         2.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                        | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst |                1 |              4 |         4.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_tap_cnt_r[5]_i_1_n_0                                                                                             | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                1 |              4 |         4.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                        | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst |                1 |              4 |         4.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                        | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst |                2 |              4 |         2.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in0_in                                                                                                                                             | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                         |                2 |              4 |         2.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                                         | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/pi_cnt_dec_reg[0]                                                                                                                 |                1 |              4 |         4.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                                       | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                   |                2 |              4 |         2.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt0                                                                                                                  | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                      |                1 |              4 |         4.00 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/stageEX/U0/dout[11]_i_2_0[1]                                                                                                                                                                                                                  | infrastructure/rstFilter/SR[0]                                                                                                                                                 |                2 |              4 |         2.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                        | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/rd_buf_indx.upd_rd_buf_indx0                                                                                     |                1 |              4 |         4.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                                   | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                          |                1 |              4 |         4.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                        | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/pre_bm_end_r_reg_0                                                          |                2 |              4 |         2.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                        | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/pre_bm_end_r_reg_0                                                          |                2 |              4 |         2.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1                                                                                                           | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_6                                                              |                1 |              4 |         4.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                        | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/pre_bm_end_r_reg_1                                                          |                2 |              4 |         2.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                        | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]     |                2 |              4 |         2.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_previous_r0                                                                                                                     |                                                                                                                                                                                |                1 |              4 |         4.00 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/cop0/excAccept_reg                                                                                                                                                                                                                            | core/rstCPU_sync/Q[0]                                                                                                                                                          |                3 |              4 |         1.33 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/cop0/RegStatus/Cp0Reg_1b[1].regBit_reg_0                                                                                                                                                                                                      | core/rstCPU_sync/Q[0]                                                                                                                                                          |                2 |              4 |         2.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                        | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/pre_bm_end_r_reg_0                                                          |                2 |              4 |         2.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                        | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/wrlvl_final_r_reg                                                                                                                 |                2 |              4 |         2.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                                           | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                         |                1 |              4 |         4.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r                                                                                                                                         | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r_reg[4]_1                                                          |                1 |              4 |         4.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[1]_2                                                                                                        |                                                                                                                                                                                |                1 |              4 |         4.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                                | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                        |                2 |              4 |         2.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/E[0]                                                                                                                                                   | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/SR[0]                                                                          |                1 |              4 |         4.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                                              | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                     |                1 |              4 |         4.00 |
|  anode_OBUF_BUFG[1]                                                                          | infrastructure/SWFilter[6]/cnt[3]_i_1__10_n_0                                                                                                                                                                                                          |                                                                                                                                                                                |                1 |              4 |         4.00 |
|  infrastructure/C0/inst/clkCPU                                                               |                                                                                                                                                                                                                                                        | core/cpu/stageEX/U0/data_reg_0_i_15_0                                                                                                                                          |                3 |              4 |         1.33 |
|  anode_OBUF_BUFG[1]                                                                          | infrastructure/U1/rdyFilter/cnt[3]_i_1_n_0                                                                                                                                                                                                             |                                                                                                                                                                                |                1 |              4 |         4.00 |
|  anode_OBUF_BUFG[1]                                                                          | infrastructure/SWFilter[0]/cnt[3]_i_1__16_n_0                                                                                                                                                                                                          |                                                                                                                                                                                |                1 |              4 |         4.00 |
|  infrastructure/C0/inst/clkCPU                                                               |                                                                                                                                                                                                                                                        | core/cpu/cop0/RegStatus/interruptCapture0                                                                                                                                      |                2 |              4 |         2.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/mc0/wr_data_en                                                                                                                                                                                     | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                1 |              4 |         4.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                                  | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                1 |              4 |         4.00 |
|  anode_OBUF_BUFG[1]                                                                          | infrastructure/SWFilter[1]/cnt[3]_i_1__15_n_0                                                                                                                                                                                                          |                                                                                                                                                                                |                1 |              4 |         4.00 |
|  anode_OBUF_BUFG[1]                                                                          | infrastructure/SWFilter[2]/cnt[3]_i_1__14_n_0                                                                                                                                                                                                          |                                                                                                                                                                                |                1 |              4 |         4.00 |
|  anode_OBUF_BUFG[1]                                                                          | infrastructure/SWFilter[3]/cnt[3]_i_1__13_n_0                                                                                                                                                                                                          |                                                                                                                                                                                |                1 |              4 |         4.00 |
|  anode_OBUF_BUFG[1]                                                                          | infrastructure/SWFilter[4]/cnt[3]_i_1__12_n_0                                                                                                                                                                                                          |                                                                                                                                                                                |                1 |              4 |         4.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                                 | ddr3/u_DDR3/u_DDR3_mig/temp_mon_enabled.u_tempmon/sync_cntr0                                                                                                                   |                1 |              4 |         4.00 |
|  anode_OBUF_BUFG[1]                                                                          | infrastructure/SWFilter[5]/cnt[3]_i_1__11_n_0                                                                                                                                                                                                          |                                                                                                                                                                                |                1 |              4 |         4.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/sm_ns_0                                                                                                             | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                   |                2 |              4 |         2.00 |
|  anode_OBUF_BUFG[1]                                                                          | infrastructure/SWFilter[15]/cnt[3]_i_1__1_n_0                                                                                                                                                                                                          |                                                                                                                                                                                |                1 |              4 |         4.00 |
|  anode_OBUF_BUFG[1]                                                                          | infrastructure/SWFilter[7]/cnt[3]_i_1__9_n_0                                                                                                                                                                                                           |                                                                                                                                                                                |                1 |              4 |         4.00 |
|  infrastructure/C0/inst/clk_100M                                                             | infrastructure/PS2_DEFINED.ps2/U0/count[3]_i_2_n_0                                                                                                                                                                                                     | infrastructure/PS2_DEFINED.ps2/U0/count[3]_i_1_n_0                                                                                                                             |                2 |              4 |         2.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[9]_i_1_n_0                                                                                                      |                                                                                                                                                                                |                1 |              4 |         4.00 |
|  anode_OBUF_BUFG[1]                                                                          | infrastructure/SWFilter[8]/cnt[3]_i_1__8_n_0                                                                                                                                                                                                           |                                                                                                                                                                                |                1 |              4 |         4.00 |
|  anode_OBUF_BUFG[1]                                                                          | infrastructure/SWFilter[9]/cnt[3]_i_1__7_n_0                                                                                                                                                                                                           |                                                                                                                                                                                |                1 |              4 |         4.00 |
|  anode_OBUF_BUFG[1]                                                                          | infrastructure/SWFilter[10]/cnt[3]_i_1__6_n_0                                                                                                                                                                                                          |                                                                                                                                                                                |                1 |              4 |         4.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/FSM_onehot_sm_r[3]_i_1_n_0                                                                                    | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                   |                1 |              4 |         4.00 |
|  anode_OBUF_BUFG[1]                                                                          | infrastructure/SWFilter[11]/cnt[3]_i_1__5_n_0                                                                                                                                                                                                          |                                                                                                                                                                                |                1 |              4 |         4.00 |
|  anode_OBUF_BUFG[1]                                                                          | infrastructure/SWFilter[12]/cnt[3]_i_1__4_n_0                                                                                                                                                                                                          |                                                                                                                                                                                |                1 |              4 |         4.00 |
|  anode_OBUF_BUFG[1]                                                                          | infrastructure/SWFilter[13]/cnt[3]_i_1__3_n_0                                                                                                                                                                                                          |                                                                                                                                                                                |                1 |              4 |         4.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_iodelay_ctrl/CLK                                                   | ddr3/u_DDR3/u_DDR3_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0                                                                                                                                        | ddr3/u_DDR3/u_DDR3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                1 |              4 |         4.00 |
|  anode_OBUF_BUFG[1]                                                                          | infrastructure/SWFilter[14]/cnt[3]_i_1__2_n_0                                                                                                                                                                                                          |                                                                                                                                                                                |                1 |              4 |         4.00 |
|  anode_OBUF_BUFG[1]                                                                          | infrastructure/rstFilter/cnt[3]_i_1__0_n_0                                                                                                                                                                                                             |                                                                                                                                                                                |                1 |              4 |         4.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/po_rd_wait_r[3]_i_1_n_0                                                                                                |                                                                                                                                                                                |                1 |              4 |         4.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                        | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                    |                2 |              4 |         2.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                        | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_cmd[2]_i_1_n_0                                                           |                1 |              4 |         4.00 |
|  sdc/sd/infrastructure/CLK                                                                   |                                                                                                                                                                                                                                                        | sdc/sd/dataPath/rx0/crc[0]/sd_rst_out_reg                                                                                                                                      |                2 |              4 |         2.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                        | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                   |                1 |              4 |         4.00 |
|  sdc/sd/infrastructure/CLK                                                                   |                                                                                                                                                                                                                                                        | sdc/sd/dataPath/tx0/crc[3]/FSM_sequential_state_reg[0]                                                                                                                         |                3 |              4 |         1.33 |
|  sdc/sd/infrastructure/CLK                                                                   | sdc/sd/infrastructure/sel                                                                                                                                                                                                                              | sdc/sd/infrastructure/sdResetCounter[3]_i_1_n_0                                                                                                                                |                1 |              4 |         4.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                        | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/regl_rank_cnt[1]_i_1_n_0                                    |                1 |              4 |         4.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                        | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wait_state_cnt_r[3]_i_1_n_0                       |                1 |              4 |         4.00 |
|  infrastructure/C0/inst/clkCPU                                                               | core/dcache/FSM0/cacheTag/write_reg_reg                                                                                                                                                                                                                |                                                                                                                                                                                |                1 |              4 |         4.00 |
|  infrastructure/C0/inst/clkCPU                                                               | core/dcache/FSM0/cacheTag/write_reg_reg_0                                                                                                                                                                                                              |                                                                                                                                                                                |                1 |              4 |         4.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                        | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/mc0/i___13_n_0                                                                                                             |                4 |              5 |         1.25 |
|  infrastructure/C0/inst/clkCPU                                                               | sdc/sd/dataPath/dma/txFifo/rdPtrCross[3]/outReg/E[0]                                                                                                                                                                                                   | infrastructure/rstFilter/SR[0]                                                                                                                                                 |                2 |              5 |         2.50 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                        | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/mc0/i___49_n_0                                                                                                             |                3 |              5 |         1.67 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                              | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0      |                2 |              5 |         2.50 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                                   | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0      |                2 |              5 |         2.50 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                              | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                              | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                              | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                              | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                              | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                              | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0      |                2 |              5 |         2.50 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                                             | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |                2 |              5 |         2.50 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/stageEX/U0/opA_reg_reg[7]_6[0]                                                                                                                                                                                                                | infrastructure/rstFilter/SR[0]                                                                                                                                                 |                1 |              5 |         5.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__2_n_0                         | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                1 |              5 |         5.00 |
|  sdc/sd/infrastructure/CLK                                                                   |                                                                                                                                                                                                                                                        | sdc/sd/commandPath/errEvents0                                                                                                                                                  |                3 |              5 |         1.67 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                        | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/D[2]                                                                                          |                1 |              5 |         5.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                        | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                  |                1 |              5 |         5.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_cnt_r0                                                                                                                | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_cnt_r[5]_i_1_n_0                              |                1 |              5 |         5.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__1_n_0                         | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                1 |              5 |         5.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                1 |              5 |         5.00 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/stageEX/U0/o_reg_reg_1[0]                                                                                                                                                                                                                     | infrastructure/rstFilter/SR[0]                                                                                                                                                 |                2 |              5 |         2.50 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/stageEX/U1/div/state[4]_i_1_n_0                                                                                                                                                                                                               | core/cpu/stageEX/U1/div/divider[31]_i_1_n_0                                                                                                                                    |                1 |              5 |         5.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0                         | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                2 |              5 |         2.50 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                        | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                 |                1 |              5 |         5.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                        | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/reset_scan                                     |                4 |              5 |         1.25 |
|  anode_OBUF_BUFG[1]                                                                          | infrastructure/U1/E[0]                                                                                                                                                                                                                                 |                                                                                                                                                                                |                2 |              5 |         2.50 |
|  anode_OBUF_BUFG[1]                                                                          | infrastructure/U1/btnY_TRI[0]                                                                                                                                                                                                                          |                                                                                                                                                                                |                2 |              5 |         2.50 |
|  sdc/sd/infrastructure/CLK                                                                   | sdc/sd/dataPath/rx1/E[0]                                                                                                                                                                                                                               | sdc/sd/infrastructure/sd_sysrst                                                                                                                                                |                2 |              5 |         2.50 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/rd_accepted                                                                                                                                                                                  | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                1 |              5 |         5.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                |                2 |              5 |         2.50 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_1_n_0                                                                                                    | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |                4 |              5 |         1.25 |
|  infrastructure/C0/inst/clkCPU                                                               |                                                                                                                                                                                                                                                        | sdc/sd/commandPath/FSM_onehot_state_reg[6]_0                                                                                                                                   |                1 |              5 |         5.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                                        | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                               |                2 |              5 |         2.50 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                |                2 |              5 |         2.50 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_state_r[4]_i_1_n_0                                                                                                   | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                   |                4 |              5 |         1.25 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                                  | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |                3 |              5 |         1.67 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[2][5]_i_1_n_0                                                                                                                  | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |                3 |              5 |         1.67 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                |                2 |              5 |         2.50 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                                  | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |                2 |              5 |         2.50 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                                 | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                2 |              5 |         2.50 |
|  infrastructure/C0/inst/clkCPU                                                               |                                                                                                                                                                                                                                                        | core/cpu/stageEX/U0/cmdIntClear                                                                                                                                                |                2 |              5 |         2.50 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/cop0/Q[1]                                                                                                                                                                                                                                     | core/rstCPU_sync/Q[0]                                                                                                                                                          |                4 |              5 |         1.25 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[3][5]_i_1_n_0                                                                                                                  | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |                3 |              5 |         1.67 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/resume_wait_r_reg[0]_0                                                                                              | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/resume_wait_r[9]_i_1_n_0                    |                2 |              5 |         2.50 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                |                3 |              5 |         1.67 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_1_n_0                                                                                                   |                                                                                                                                                                                |                1 |              5 |         5.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][1][4]_i_1_n_0                                                                                                   |                                                                                                                                                                                |                1 |              5 |         5.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][2][4]_i_1_n_0                                                                                                   |                                                                                                                                                                                |                2 |              5 |         2.50 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][3][4]_i_1_n_0                                                                                                   |                                                                                                                                                                                |                2 |              5 |         2.50 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/cop0/tlbOp_reg[0]_0[0]                                                                                                                                                                                                                        | core/cpu/cop0/Q[1]                                                                                                                                                             |                2 |              5 |         2.50 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                                      | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                          |                2 |              5 |         2.50 |
|  infrastructure/C0/inst/clk_100M                                                             | infrastructure/PS2_DEFINED.ps2/rxBuffer/rdPtrCross[4]/outReg/E[0]                                                                                                                                                                                      | infrastructure/rstFilter/SR[0]                                                                                                                                                 |                2 |              5 |         2.50 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/cop0/RegIndex/Cp0Reg_1b[0].regBit_i_1__0_n_0                                                                                                                                                                                                  | core/rstCPU_sync/Q[0]                                                                                                                                                          |                3 |              5 |         1.67 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                        | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/p_1_in                                      |                1 |              6 |         6.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_edge_pb[41]_i_2_n_0                                                                                      | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_edge_pb[41]_i_1_n_0              |                2 |              6 |         3.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].left_loss_pb[41]_i_2_n_0                                                                                       | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].left_loss_pb[41]_i_1_n_0               |                2 |              6 |         3.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_gain_pb[35]_i_2_n_0                                                                                      | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_gain_pb[35]_i_1_n_0              |                2 |              6 |         3.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].left_loss_pb[35]_i_2_n_0                                                                                       | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].left_loss_pb[35]_i_1_n_0               |                2 |              6 |         3.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_edge_pb[35]_i_2_n_0                                                                                      | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_edge_pb[35]_i_1_n_0              |                3 |              6 |         2.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].left_loss_pb[29]_i_2_n_0                                                                                       | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].left_loss_pb[29]_i_1_n_0               |                3 |              6 |         2.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                        | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                             |                2 |              6 |         3.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_gain_pb[29]_i_2_n_0                                                                                      | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_gain_pb[29]_i_1_n_0              |                2 |              6 |         3.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].left_loss_pb[23]_i_2_n_0                                                                                       | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].left_loss_pb[23]_i_1_n_0               |                3 |              6 |         2.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/stg3_r[5]_i_1_n_0                                                                                                   |                                                                                                                                                                                |                2 |              6 |         3.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_0[0]                                                                                       |                                                                                                                                                                                |                1 |              6 |         6.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/FSM_onehot_sm_r_reg[2]_0[0]                                                                                   | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                2 |              6 |         3.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/FSM_onehot_sm_r_reg[2]_0[0]                                                                                   | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                   |                2 |              6 |         3.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/E[0]                                                                                                          |                                                                                                                                                                                |                2 |              6 |         3.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_2[0]                                                                                       |                                                                                                                                                                                |                2 |              6 |         3.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/prev_samp_r_reg[1][0]                                                                                                   |                                                                                                                                                                                |                2 |              6 |         3.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/E[0]                                                                                                                    |                                                                                                                                                                                |                2 |              6 |         3.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_ns                                                                                                                | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[8]_i_1_n_0                              |                2 |              6 |         3.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_edge_pb[29]_i_2_n_0                                                                                      | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_edge_pb[29]_i_1_n_0              |                4 |              6 |         1.50 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/fine_pi_dec_cnt                                                                                                           | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                   |                4 |              6 |         1.50 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].left_loss_pb[17]_i_2_n_0                                                                                       | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].left_loss_pb[17]_i_1_n_0               |                3 |              6 |         2.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_edge_pb[17]_i_2_n_0                                                                                      | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_edge_pb[17]_i_1_n_0              |                3 |              6 |         2.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].match_flag_pb_reg[21]_0                                                                                        | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                      |                1 |              6 |         6.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_gain_pb[17]_i_2_n_0                                                                                      | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_gain_pb[17]_i_1_n_0              |                3 |              6 |         2.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_edge_pb[23]_i_2_n_0                                                                                      | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_edge_pb[23]_i_1_n_0              |                4 |              6 |         1.50 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/largest_left_edge[5]_i_1_n_0                                                                                              | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                   |                1 |              6 |         6.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_gain_pb[23]_i_2_n_0                                                                                      | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_gain_pb[23]_i_1_n_0              |                3 |              6 |         2.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].right_gain_pb[5]_i_2_n_0                                                                                       | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].right_gain_pb[5]_i_1_n_0               |                3 |              6 |         2.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/smallest_right_edge                                                                                                       | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_n_0                                                                                                   |                1 |              6 |         6.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][2][5]_i_1_n_0                                                                                                | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |                1 |              6 |         6.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][3][5]_i_1_n_0                                                                                                | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                1 |              6 |         6.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                                | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |                2 |              6 |         3.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                                 | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                1 |              6 |         6.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                             | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |                2 |              6 |         3.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1                                                                                                           | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/wrlvl_final_r_reg_2                            |                4 |              6 |         1.50 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_1[0]                                                                                       |                                                                                                                                                                                |                1 |              6 |         6.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                                       |                                                                                                                                                                                |                3 |              6 |         2.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/right_edge_pb                                                                                                             | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].right_edge_pb[5]_i_1_n_0               |                4 |              6 |         1.50 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_loss_pb[5]_i_2_n_0                                                                                        | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_loss_pb[5]_i_1_n_0                |                2 |              6 |         3.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                                        | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                |                2 |              6 |         3.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].left_loss_pb[11]_i_2_n_0                                                                                       | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].left_loss_pb[11]_i_1_n_0               |                2 |              6 |         3.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_edge_pb[11]_i_2_n_0                                                                                      | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_edge_pb[11]_i_1_n_0              |                4 |              6 |         1.50 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_gain_pb[11]_i_2_n_0                                                                                      | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_gain_pb[11]_i_1_n_0              |                2 |              6 |         3.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                                        | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |                2 |              6 |         3.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                       | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                               |                2 |              6 |         3.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                                       | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r0                                              |                1 |              6 |         6.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/left_edge_found_pb47_out                                                                                                  | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                      |                4 |              6 |         1.50 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_gain_pb[41]_i_2_n_0                                                                                      | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_gain_pb[41]_i_1_n_0              |                2 |              6 |         3.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_edge_pb[47]_i_2_n_0                                                                                      | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_edge_pb[47]_i_1_n_0              |                2 |              6 |         3.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].match_flag_pb_reg[61]_1                                                                                        | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                      |                4 |              6 |         1.50 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].left_loss_pb[47]_i_2_n_0                                                                                       | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].left_loss_pb[47]_i_1_n_0               |                2 |              6 |         3.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_gain_pb[47]_i_2_n_0                                                                                      | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_gain_pb[47]_i_1_n_0              |                2 |              6 |         3.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_3[0]                                                                                       |                                                                                                                                                                                |                1 |              6 |         6.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_tap_cnt_r[5]_i_1_n_0                                                                                             | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                   |                3 |              6 |         2.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/left_edge_found_pb50_out                                                                                                  | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                      |                5 |              6 |         1.20 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].match_flag_pb_reg[53]_0                                                                                        | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                      |                3 |              6 |         2.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/left_edge_found_pb41_out                                                                                                  | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                      |                2 |              6 |         3.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/left_edge_found_pb38_out                                                                                                  | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                      |                2 |              6 |         3.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/left_edge_found_pb35_out                                                                                                  | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                      |                1 |              6 |         6.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_4[0]                                                                                       |                                                                                                                                                                                |                2 |              6 |         3.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/new_cnt_dqs_r_reg_0                                                                                                       | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                   |                2 |              6 |         3.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dec_tap_cnt[5]_i_1_n_0                                                                                               | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                   |                4 |              6 |         1.50 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                        | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/SR[0]                                                           |                3 |              6 |         2.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_inc_tap_cnt                                                                                                          | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_n_0                                                                                                   |                3 |              6 |         2.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/inc_cnt                                                                                                                   | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                3 |              6 |         2.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[1]_1                                                                                                        |                                                                                                                                                                                |                1 |              6 |         6.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/dec_cnt[5]_i_1_n_0                                                                                                        | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |                5 |              6 |         1.20 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/p_55_out                                                                                                                  | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |                1 |              6 |         6.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_right_lim0                                                                                                          | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_right_lim[5]_i_1_n_0                        |                2 |              6 |         3.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0                                                                                                             | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[5]_i_1_n_0                           |                2 |              6 |         3.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[3][5]_i_1_n_0                                                                                                                  | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |                3 |              6 |         2.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_edge/oneeighty2fuzz_ns                                                                                                       |                                                                                                                                                                                |                3 |              6 |         2.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_edge/fuzz2zero_r[5]_i_1_n_0                                                                                                  |                                                                                                                                                                                |                2 |              6 |         3.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1_n_0                                                                                                               | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |                4 |              6 |         1.50 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/final_data_offset                                                                                                         | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                1 |              6 |         6.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_tap_cnt0                                                                                                            |                                                                                                                                                                                |                3 |              6 |         2.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[0]_1                                                                                                        |                                                                                                                                                                                |                1 |              6 |         6.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/mmcm_init_lead                                                                                                           | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                   |                2 |              6 |         3.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg2_tap_cnt0                                                                                                            | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_n_0                                                                                                   |                3 |              6 |         2.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/FSM_onehot_state[5]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                |                2 |              6 |         3.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/init_dec_cnt[5]_i_1_n_0                                                                                                   | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                2 |              6 |         3.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_1_n_0                                                                                                                 | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                3 |              6 |         2.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                                  | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |                3 |              6 |         2.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                                  | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |                3 |              6 |         2.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[2][5]_i_1_n_0                                                                                                                  | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |                2 |              6 |         3.00 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/stageEX/U0/opA_reg_reg[7]_5[1]                                                                                                                                                                                                                | infrastructure/rstFilter/SR[0]                                                                                                                                                 |                2 |              6 |         3.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/mmcm_init_trail                                                                                                          | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                   |                3 |              6 |         2.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_45_out                                                                                                                                | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |                2 |              6 |         3.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][3][5]_i_1_n_0                                                                                                     | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |                1 |              6 |         6.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[1]_3                                                                                                        |                                                                                                                                                                                |                2 |              6 |         3.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/stable_pass_cnt                                                                                                           | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                2 |              6 |         3.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][11]_i_2_n_0                                                                                        | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][11]_i_1_n_0                |                2 |              6 |         3.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                     | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |                3 |              6 |         2.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/final_data_offset_mc                                                                                                      |                                                                                                                                                                                |                1 |              6 |         6.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rank_final_loop[0].bank_final_loop[1].final_data_offset_mc[0][11]_i_1_n_0                                                 |                                                                                                                                                                                |                1 |              6 |         6.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_left_lim0                                                                                                           | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_left_lim[5]_i_1_n_0                         |                2 |              6 |         3.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rank_final_loop[0].final_do_max[0][5]_i_1_n_0                                                                             | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |                2 |              6 |         3.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset                                                                                                       | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][5]_i_1_n_0                 |                1 |              6 |         6.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                                    | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/mc0/i___15_n_0                                                                                                             |                2 |              6 |         3.00 |
|  infrastructure/C0/inst/clkCPU                                                               |                                                                                                                                                                                                                                                        | sdc/sd/dataPath/txRunning_reg_1                                                                                                                                                |                2 |              6 |         3.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_1_n_0                                                                                                                     |                                                                                                                                                                                |                2 |              6 |         3.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_0                                                                                                                                       | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/mc0/i___16_n_0                                                                                                             |                2 |              6 |         3.00 |
|  infrastructure/C0/inst/clkCPU                                                               |                                                                                                                                                                                                                                                        | core/cpu/stageEX/U0/dataIntClear                                                                                                                                               |                5 |              7 |         1.40 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                        | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                   |                5 |              7 |         1.40 |
|  sr_clk_fwd_i_1__0_n_0                                                                       | infrastructure/segDevice/U2/shift[63]_i_1_n_0                                                                                                                                                                                                          | infrastructure/segDevice/U2/shift[56]_i_1_n_0                                                                                                                                  |                6 |              7 |         1.17 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/stageEX/U0/dout[7]_i_2_0[0]                                                                                                                                                                                                                   | infrastructure/rstFilter/SR[0]                                                                                                                                                 |                1 |              7 |         7.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/first_fail_detect                                                                                                         | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                2 |              7 |         3.50 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                        | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                           |                2 |              7 |         3.50 |
|  sdc/sd/infrastructure/CLK                                                                   | sdc/sd/dataPath/rx1/rx_data_out[7]_i_1_n_0                                                                                                                                                                                                             |                                                                                                                                                                                |                1 |              8 |         8.00 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/stageEX/U0/dout[15]_i_2__0_0[0]                                                                                                                                                                                                               | infrastructure/rstFilter/SR[0]                                                                                                                                                 |                2 |              8 |         4.00 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/stageEX/U0/memCtrl_reg_reg[7]_4[1]                                                                                                                                                                                                            | infrastructure/rstFilter/SR[0]                                                                                                                                                 |                3 |              8 |         2.67 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/stageEX/U0/memCtrl_reg_reg[7]_4[2]                                                                                                                                                                                                            | infrastructure/rstFilter/SR[0]                                                                                                                                                 |                1 |              8 |         8.00 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/stageEX/U0/memCtrl_reg_reg[7]_4[0]                                                                                                                                                                                                            | infrastructure/rstFilter/SR[0]                                                                                                                                                 |                2 |              8 |         4.00 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/stageEX/U0/memCtrl_reg_reg[7]_10[3]                                                                                                                                                                                                           | infrastructure/rstFilter/SR[0]                                                                                                                                                 |                2 |              8 |         4.00 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/stageEX/U0/memCtrl_reg_reg[7]_10[2]                                                                                                                                                                                                           | infrastructure/rstFilter/SR[0]                                                                                                                                                 |                2 |              8 |         4.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1                                                                                                           |                                                                                                                                                                                |                3 |              8 |         2.67 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/stageEX/U0/memCtrl_reg_reg[7]_10[1]                                                                                                                                                                                                           | infrastructure/rstFilter/SR[0]                                                                                                                                                 |                1 |              8 |         8.00 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/stageEX/U0/memCtrl_reg_reg[7]_10[0]                                                                                                                                                                                                           | infrastructure/rstFilter/SR[0]                                                                                                                                                 |                2 |              8 |         4.00 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/stageEX/U0/memCtrl_reg_reg[7]_1[3]                                                                                                                                                                                                            | infrastructure/rstFilter/SR[0]                                                                                                                                                 |                3 |              8 |         2.67 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/stageEX/U0/memCtrl_reg_reg[7]_1[2]                                                                                                                                                                                                            | infrastructure/rstFilter/SR[0]                                                                                                                                                 |                3 |              8 |         2.67 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/stageEX/U0/memCtrl_reg_reg[7]_1[1]                                                                                                                                                                                                            | infrastructure/rstFilter/SR[0]                                                                                                                                                 |                4 |              8 |         2.00 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/stageEX/U0/memCtrl_reg_reg[7]_1[0]                                                                                                                                                                                                            | infrastructure/rstFilter/SR[0]                                                                                                                                                 |                3 |              8 |         2.67 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/stageEX/U0/E[0]                                                                                                                                                                                                                               | infrastructure/rstFilter/SR[0]                                                                                                                                                 |                4 |              8 |         2.00 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/stageEX/U0/dout[15]_i_2__0_0[1]                                                                                                                                                                                                               | infrastructure/rstFilter/SR[0]                                                                                                                                                 |                1 |              8 |         8.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                                |                                                                                                                                                                                |                2 |              8 |         4.00 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/stageEX/U0/dout[11]_i_2_0[0]                                                                                                                                                                                                                  | infrastructure/rstFilter/SR[0]                                                                                                                                                 |                1 |              8 |         8.00 |
|  infrastructure/C0/inst/clkUART                                                              | infrastructure/UART_DEFINED.uart/rxBuffer/rdPtrCross[7]/outReg/E[0]                                                                                                                                                                                    | infrastructure/rstFilter/SR[0]                                                                                                                                                 |                2 |              8 |         4.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/FSM_onehot_sm_r_reg[2]_0[0]                                                                                   | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/qcntr_ns                                                                                                                          |                2 |              8 |         4.00 |
|  infrastructure/C0/inst/clk_100M                                                             |                                                                                                                                                                                                                                                        | sdc/sd/infrastructure/clear                                                                                                                                                    |                4 |              8 |         2.00 |
|  infrastructure/C0/inst/clk_100M                                                             | mem0/U0/m_data[7]_i_1__0_n_0                                                                                                                                                                                                                           |                                                                                                                                                                                |                1 |              8 |         8.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/samp_wait_r[7]_i_1_n_0                                                                                        | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                   |                3 |              8 |         2.67 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_meta/done_ns                                                                                                           |                                                                                                                                                                                |                3 |              8 |         2.67 |
|  infrastructure/C0/inst/clk_100M                                                             | infrastructure/rstFilter/p_0_in_0                                                                                                                                                                                                                      |                                                                                                                                                                                |                1 |              8 |         8.00 |
|  infrastructure/C0/inst/clk_100M                                                             | sdc/sd/infrastructure/clear                                                                                                                                                                                                                            |                                                                                                                                                                                |                5 |              8 |         1.60 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le                                                                                                                                                       | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                3 |              8 |         2.67 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.rd_buf_we_r1                                                                                                                                                  |                                                                                                                                                                                |                1 |              8 |         8.00 |
|  infrastructure/C0/inst/clkVGA                                                               | vga/cursor/counter1_0                                                                                                                                                                                                                                  |                                                                                                                                                                                |                3 |              8 |         2.67 |
|  infrastructure/C0/inst/clkUART                                                              |                                                                                                                                                                                                                                                        | infrastructure/rstFilter/SR[0]                                                                                                                                                 |                3 |              8 |         2.67 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                                            | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |                2 |              8 |         4.00 |
|  infrastructure/C0/inst/clkUART                                                              | infrastructure/UART_DEFINED.uart/rx/m_data[7]_i_1__1_n_0                                                                                                                                                                                               |                                                                                                                                                                                |                1 |              8 |         8.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1__0_n_0                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]     |                2 |              8 |         4.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                      | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]     |                2 |              8 |         4.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                      | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]     |                2 |              8 |         4.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0                        | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]     |                2 |              8 |         4.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1_n_0                               | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]     |                2 |              8 |         4.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                      | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]     |                2 |              8 |         4.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/E[0]                                                                                                                   |                                                                                                                                                                                |                3 |              8 |         2.67 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                                       | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/cmp_err_pb_4to1.genblk1[0].compare_err_pb_reg0    |                5 |              8 |         1.60 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_bit_per_bit                                                                                                           | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                      |                4 |              8 |         2.00 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/cop0/RegEntryHi/Cp0Reg_1b[0].regBit_i_1__4_n_0                                                                                                                                                                                                | core/rstCPU_sync/Q[0]                                                                                                                                                          |                4 |              8 |         2.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                        | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                 |                2 |              8 |         4.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                                 | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                              |                3 |              8 |         2.67 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/stageEX/U0/opA_reg_reg[3][0]                                                                                                                                                                                                                  | infrastructure/rstFilter/SR[0]                                                                                                                                                 |                2 |              8 |         4.00 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/stageEX/U0/opA_reg_reg[7]_5[0]                                                                                                                                                                                                                | infrastructure/rstFilter/SR[0]                                                                                                                                                 |                1 |              8 |         8.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_if_empty_r_reg[0]                                                                                                                                  | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_ocal_reset_rd_addr_reg_0[0]                                            |                2 |              8 |         4.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                        | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_n_0                                                                                                   |                5 |              8 |         1.60 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/E[0]                                                                                                                                                                  | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                          |                3 |              8 |         2.67 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_reg[1]_28[0]                                                                                                                                                | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                          |                3 |              8 |         2.67 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_reg[1]_19[0]                                                                                                                                                | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                          |                2 |              8 |         4.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/fine_delay_sel_r_reg[0]                                                                                                                                               | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                          |                2 |              8 |         4.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0                     | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              8 |         4.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                        | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                          |                6 |              8 |         1.33 |
|  infrastructure/C0/inst/clkCPU                                                               | infrastructure/rstFilter/p_0_in_0                                                                                                                                                                                                                      |                                                                                                                                                                                |                4 |              8 |         2.00 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/stageEX/U0/memCtrl_reg_reg[7]_5[0]                                                                                                                                                                                                            | infrastructure/rstFilter/SR[0]                                                                                                                                                 |                3 |              8 |         2.67 |
|  sdc/sd/infrastructure/CLK                                                                   |                                                                                                                                                                                                                                                        | sdc/sd/commandPath/bitCounter                                                                                                                                                  |                3 |              8 |         2.67 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                         | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                2 |              8 |         4.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__3_n_0                     | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                2 |              8 |         4.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                         | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              8 |         4.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                        | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk7[0].compare_err_pb_latch_r_reg0            |                5 |              8 |         1.60 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                         | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              8 |         4.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0                     | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                3 |              8 |         2.67 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                         | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                2 |              8 |         4.00 |
|  sdc/sd/infrastructure/CLK                                                                   | sdc/sd/dataPath/rx1/rx_data_out[15]_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                |                1 |              8 |         8.00 |
|  sdc/sd/infrastructure/CLK                                                                   | sdc/sd/dataPath/rx1/rx_data_out[23]_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                |                1 |              8 |         8.00 |
|  sdc/sd/infrastructure/CLK                                                                   | sdc/sd/dataPath/rx1/rx_data_out[31]_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                |                1 |              8 |         8.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0                     | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                3 |              8 |         2.67 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/stageEX/U0/memCtrl_reg_reg[7]_9[0]                                                                                                                                                                                                            | infrastructure/rstFilter/SR[0]                                                                                                                                                 |                2 |              8 |         4.00 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/stageEX/U0/memCtrl_reg_reg[7]_7[0]                                                                                                                                                                                                            | infrastructure/rstFilter/SR[0]                                                                                                                                                 |                2 |              8 |         4.00 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/stageEX/U0/memCtrl_reg_reg[7]_7[1]                                                                                                                                                                                                            | infrastructure/rstFilter/SR[0]                                                                                                                                                 |                4 |              8 |         2.00 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/stageEX/U0/memCtrl_reg_reg[7]_7[2]                                                                                                                                                                                                            | infrastructure/rstFilter/SR[0]                                                                                                                                                 |                1 |              8 |         8.00 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/stageEX/U0/memCtrl_reg_reg[7]_6[3]                                                                                                                                                                                                            | infrastructure/rstFilter/SR[0]                                                                                                                                                 |                4 |              8 |         2.00 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/stageEX/U0/memCtrl_reg_reg[7]_8[0]                                                                                                                                                                                                            | infrastructure/rstFilter/SR[0]                                                                                                                                                 |                3 |              8 |         2.67 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/stageEX/U0/memCtrl_reg_reg[7]_8[1]                                                                                                                                                                                                            | infrastructure/rstFilter/SR[0]                                                                                                                                                 |                2 |              8 |         4.00 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/stageEX/U0/memCtrl_reg_reg[7]_6[2]                                                                                                                                                                                                            | infrastructure/rstFilter/SR[0]                                                                                                                                                 |                3 |              8 |         2.67 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/stageEX/U0/memCtrl_reg_reg[7]_6[1]                                                                                                                                                                                                            | infrastructure/rstFilter/SR[0]                                                                                                                                                 |                5 |              8 |         1.60 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                        | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/granted_col_r_reg                                                            |                3 |              8 |         2.67 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/stageEX/U0/memCtrl_reg_reg[7]_8[2]                                                                                                                                                                                                            | infrastructure/rstFilter/SR[0]                                                                                                                                                 |                2 |              8 |         4.00 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/stageEX/U0/memCtrl_reg_reg[7]_9[1]                                                                                                                                                                                                            | infrastructure/rstFilter/SR[0]                                                                                                                                                 |                2 |              8 |         4.00 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/stageEX/U0/memCtrl_reg_reg[7]_9[2]                                                                                                                                                                                                            | infrastructure/rstFilter/SR[0]                                                                                                                                                 |                1 |              8 |         8.00 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/stageEX/U0/memCtrl_reg_reg[7]_9[3]                                                                                                                                                                                                            | infrastructure/rstFilter/SR[0]                                                                                                                                                 |                2 |              8 |         4.00 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/stageEX/U0/memCtrl_reg_reg[7]_6[0]                                                                                                                                                                                                            | infrastructure/rstFilter/SR[0]                                                                                                                                                 |                3 |              8 |         2.67 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/stageEX/U0/memCtrl_reg_reg[7]_4[3]                                                                                                                                                                                                            | infrastructure/rstFilter/SR[0]                                                                                                                                                 |                2 |              8 |         4.00 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/stageEX/U0/memCtrl_reg_reg[7]_5[3]                                                                                                                                                                                                            | infrastructure/rstFilter/SR[0]                                                                                                                                                 |                3 |              8 |         2.67 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/stageEX/U0/memCtrl_reg_reg[7]_5[1]                                                                                                                                                                                                            | infrastructure/rstFilter/SR[0]                                                                                                                                                 |                4 |              8 |         2.00 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/stageEX/U0/memCtrl_reg_reg[7]_5[2]                                                                                                                                                                                                            | infrastructure/rstFilter/SR[0]                                                                                                                                                 |                4 |              8 |         2.00 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/stageEX/U0/o_reg_reg[0]                                                                                                                                                                                                                       | infrastructure/rstFilter/SR[0]                                                                                                                                                 |                3 |              8 |         2.67 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_1_n_0                                                                                                                 | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |                3 |              9 |         3.00 |
|  infrastructure/C0/inst/clkCPU                                                               | core/dcache/FSM0/cacheTag/o_reg_reg[0][0]                                                                                                                                                                                                              |                                                                                                                                                                                |                4 |              9 |         2.25 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                        | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r[7]_i_1_n_0                                                   |                2 |              9 |         4.50 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                        | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                          |                2 |              9 |         4.50 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | core/dcache/FSM1/addr[8]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                |                2 |              9 |         4.50 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/cop0/cp0RegWe_reg[4]                                                                                                                                                                                                                          | core/rstCPU_sync/Q[0]                                                                                                                                                          |                5 |              9 |         1.80 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                        | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_reg[0]_6[0]                                                                         |                5 |              9 |         1.80 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                             | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                2 |              9 |         4.50 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                              |                                                                                                                                                                                |                5 |              9 |         1.80 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                                       | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/compare_err0                                      |                4 |              9 |         2.25 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/stg2_r[8]_i_1_n_0                                                                                                   |                                                                                                                                                                                |                2 |              9 |         4.50 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][2][5]_i_1_n_0                                                                                                     | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |                5 |              9 |         1.80 |
|  infrastructure/C0/inst/clk_100M                                                             | infrastructure/PS2_DEFINED.ps2/U0/byteBuf[8]_i_1_n_0                                                                                                                                                                                                   |                                                                                                                                                                                |                2 |              9 |         4.50 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__1_n_0               | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst |                6 |             10 |         1.67 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                                       | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                   |                3 |             10 |         3.33 |
|  infrastructure/C0/inst/clkUART                                                              | infrastructure/UART_DEFINED.uart/tx/shift[9]_i_1__1_n_0                                                                                                                                                                                                |                                                                                                                                                                                |                3 |             10 |         3.33 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__0_n_0               | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst |                5 |             10 |         2.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__2_n_0               | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst |                4 |             10 |         2.50 |
|  infrastructure/C0/inst/clk_100M                                                             | mem0/U0/counter0                                                                                                                                                                                                                                       | mem0/U0/p_0_in                                                                                                                                                                 |                2 |             10 |         5.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1                                                                                                           | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_1                                                              |                7 |             10 |         1.43 |
|  infrastructure/C0/inst/clkUART                                                              | infrastructure/UART_DEFINED.uart/rx/counter0                                                                                                                                                                                                           | infrastructure/UART_DEFINED.uart/rx/p_0_in_0                                                                                                                                   |                2 |             10 |         5.00 |
|  infrastructure/C0/inst/clk_100M                                                             |                                                                                                                                                                                                                                                        | mem0/U0/counter[9]_i_1_n_0                                                                                                                                                     |                3 |             10 |         3.33 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1                                                                                                           | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[254]_i_1_n_0                             |                3 |             10 |         3.33 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_right_edge                                                                                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                      |                2 |             10 |         5.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_data/E[0]                                                                                                                    | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[8]_i_1_n_0                              |                2 |             10 |         5.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                        | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |                8 |             10 |         1.25 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1_n_0                  | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst |                3 |             10 |         3.33 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_data/agg_samp_r_reg[0]_0[0]                                                                                                  | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[8]_i_1_n_0                              |                3 |             10 |         3.33 |
|  infrastructure/C0/inst/clkCPU                                                               | core/dcache/FSM0/cacheTag/E[0]                                                                                                                                                                                                                         | core/cpu/stageEX/U1/div/SR[0]                                                                                                                                                  |                5 |             11 |         2.20 |
|  ddr3/u_DDR3/u_DDR3_mig/u_iodelay_ctrl/CLK                                                   | ddr3/u_DDR3/u_DDR3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en                                                                                                                                                            | ddr3/u_DDR3/u_DDR3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0                                                                                      |                3 |             11 |         3.67 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                        | core/rstDDR_sync/Q[0]                                                                                                                                                          |                3 |             11 |         3.67 |
|  sdc/sd/infrastructure/CLK                                                                   | sdc/sd/commandPath/FSM_onehot_state[10]_i_1_n_0                                                                                                                                                                                                        | sdc/sd/infrastructure/sd_sysrst                                                                                                                                                |                4 |             11 |         2.75 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                                           | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                6 |             11 |         1.83 |
|  sdc/sd/infrastructure/CLK                                                                   | sdc/sd/dataPath/rx0/byteCounter_0                                                                                                                                                                                                                      | sdc/sd/infrastructure/sd_sysrst                                                                                                                                                |                4 |             12 |         3.00 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/cop0/cp0RegWe_reg[12]                                                                                                                                                                                                                         | core/rstCPU_sync/Q[0]                                                                                                                                                          |                9 |             12 |         1.33 |
|  ddr3/u_DDR3/u_DDR3_mig/u_iodelay_ctrl/CLK                                                   | ddr3/u_DDR3/u_DDR3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature                                                                                                                                                                | ddr3/u_DDR3/u_DDR3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                3 |             12 |         4.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                                 | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                           |                3 |             12 |         4.00 |
|  coren_0_6314_BUFG                                                                           | mem0/U1/addr_internal[0]_i_1_n_0                                                                                                                                                                                                                       | infrastructure/rstFilter/p_0_in_0                                                                                                                                              |                3 |             12 |         4.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1                                                                                                           | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_5                                                              |                5 |             12 |         2.40 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_sample_cnt_inc_reg_0[0]                                                                                                                        | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                   |                3 |             12 |         4.00 |
|  sr_clk_fwd_i_1__0_n_0                                                                       | infrastructure/segDevice/U2/shift_reg[55]_0                                                                                                                                                                                                            |                                                                                                                                                                                |                3 |             12 |         4.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/prev_sr_diff_r1                                                                                                                     | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                           |                3 |             12 |         4.00 |
|  sr_clk_fwd_i_1__0_n_0                                                                       | infrastructure/ledDevice/shift_reg[7]_0[0]                                                                                                                                                                                                             |                                                                                                                                                                                |                3 |             12 |         4.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                |               12 |             12 |         1.00 |
|  sdc/sd/infrastructure/CLK                                                                   | sdc/sd/dataPath/tx0/txByte_ready                                                                                                                                                                                                                       | sdc/sd/dataPath/tx0/txRunning_reg                                                                                                                                              |                3 |             12 |         4.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                  | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                5 |             12 |         2.40 |
|  ddr3/u_DDR3/u_DDR3_mig/u_iodelay_ctrl/CLK                                                   |                                                                                                                                                                                                                                                        | ddr3/u_DDR3/u_DDR3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                4 |             13 |         3.25 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                        | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                4 |             13 |         3.25 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/mmcm_ps_clk                                    |                                                                                                                                                                                                                                                        | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_tmp                                   |                3 |             13 |         4.33 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1                                                                                                           | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/wrlvl_final_r_reg_1                            |                5 |             14 |         2.80 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/lim_nxt_state                                                                                                            | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                   |                7 |             14 |         2.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclkdelay_calib_start_int_reg_0                                                                                                                        | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclkdelay_ref_cnt[0]_i_1_n_0                                                   |                4 |             14 |         3.50 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | core/dcache/FSM1/addr[22]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                |                4 |             14 |         3.50 |
|  ddr3/u_DDR3/u_DDR3_mig/u_iodelay_ctrl/clk_ref_300_400_en.clk_ref_300.u_bufg_clk_ref_300_n_0 |                                                                                                                                                                                                                                                        |                                                                                                                                                                                |                4 |             15 |         3.75 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                            | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_n_0                                                                                                   |                5 |             15 |         3.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                        | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                   |               10 |             15 |         1.50 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                        | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 |                7 |             16 |         2.29 |
|  sr_clk_fwd_i_1__0_n_0                                                                       | infrastructure/ledDevice/shift[15]_i_1__0_n_0                                                                                                                                                                                                          |                                                                                                                                                                                |                6 |             16 |         2.67 |
|  sdc/sd/infrastructure/CLK                                                                   | sdc/sd/dataPath/tx0/byte_counter                                                                                                                                                                                                                       | sdc/sd/dataPath/tx0/txRunning_reg_0                                                                                                                                            |                4 |             16 |         4.00 |
|  sdc/sd/infrastructure/CLK                                                                   | sdc/sd/dataPath/rx0/block_counter                                                                                                                                                                                                                      | sdc/sd/dataPath/rx0/out_last_reg_0                                                                                                                                             |                4 |             16 |         4.00 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/stageEX/U0/p_0_in                                                                                                                                                                                                                             |                                                                                                                                                                                |                2 |             16 |         8.00 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/cop0/RegPageMask/Cp0Reg_1b[13].regBit_i_1__3_n_0                                                                                                                                                                                              | core/rstCPU_sync/Q[0]                                                                                                                                                          |                3 |             16 |         5.33 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.wr_data_en_reg_0                                                                                                                                                                 |                                                                                                                                                                                |                2 |             16 |         8.00 |
|  infrastructure/C0/inst/clkUART                                                              | infrastructure/UART_DEFINED.uart/tx/p_0_in                                                                                                                                                                                                             | infrastructure/UART_DEFINED.uart/tx/counter[0]_i_1__0_n_0                                                                                                                      |                4 |             16 |         4.00 |
|  infrastructure/C0/inst/clkUART                                                              |                                                                                                                                                                                                                                                        | infrastructure/UART_DEFINED.uart/rx/counter[0]_i_1__1_n_0                                                                                                                      |                4 |             16 |         4.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                                     | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                4 |             16 |         4.00 |
|  infrastructure/C0/inst/clk_100M                                                             | infrastructure/PS2_DEFINED.ps2/rxBuffer/rdPtrCross[4]/outReg/p_0_in                                                                                                                                                                                    |                                                                                                                                                                                |                2 |             16 |         8.00 |
|  infrastructure/C0/inst/clkCPU                                                               | core/icache/FSM0/invalidateTag[16]_i_1_n_0                                                                                                                                                                                                             |                                                                                                                                                                                |                4 |             17 |         4.25 |
|  infrastructure/C0/inst/clkCPU                                                               |                                                                                                                                                                                                                                                        | core/cpu/stageEX/U1/div/o_reg_reg[0][0]                                                                                                                                        |                9 |             18 |         2.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                        | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                9 |             18 |         2.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                        | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |                8 |             18 |         2.25 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_45_out                                                                                                                                | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |                4 |             18 |         4.50 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/cop0/tlbOp_reg[0]_0[0]                                                                                                                                                                                                                        |                                                                                                                                                                                |                5 |             18 |         3.60 |
|  infrastructure/C0/inst/clkVGA                                                               |                                                                                                                                                                                                                                                        | vga/cursor/counter1_0                                                                                                                                                          |                5 |             18 |         3.60 |
|  ddr3/u_DDR3/u_DDR3_mig/u_iodelay_ctrl/CLK                                                   |                                                                                                                                                                                                                                                        |                                                                                                                                                                                |                7 |             19 |         2.71 |
|  anode_OBUF_BUFG[1]                                                                          |                                                                                                                                                                                                                                                        |                                                                                                                                                                                |               18 |             19 |         1.06 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/cop0/RegEntryHi/Cp0Reg_1b[13].regBit_i_1__5_n_0                                                                                                                                                                                               | core/rstCPU_sync/Q[0]                                                                                                                                                          |                6 |             19 |         3.17 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                        | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                7 |             19 |         2.71 |
|  infrastructure/C0/inst/clk_100M                                                             |                                                                                                                                                                                                                                                        | infrastructure/rstFilter/SR[0]                                                                                                                                                 |                8 |             20 |         2.50 |
|  infrastructure/C0/inst/clkCPU                                                               | core/dcache/FSM0/cacheTag/E[0]                                                                                                                                                                                                                         | core/rstCPU_sync/Q[0]                                                                                                                                                          |                6 |             20 |         3.33 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0                                                                                                                                | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r0                                                                  |                5 |             20 |         4.00 |
|  infrastructure/C0/inst/clk_100M                                                             |                                                                                                                                                                                                                                                        | infrastructure/PS2_DEFINED.ps2/U0/counter[0]_i_1_n_0                                                                                                                           |                5 |             20 |         4.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                        | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |               11 |             21 |         1.91 |
|  coren_0_6314_BUFG                                                                           |                                                                                                                                                                                                                                                        |                                                                                                                                                                                |               10 |             21 |         2.10 |
|  infrastructure/C0/inst/clk_100M                                                             | mem0/cdcFifo/rdPtrCross[4]/outReg/wrPtr0                                                                                                                                                                                                               |                                                                                                                                                                                |                4 |             21 |         5.25 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | core/dcache/FSM1/readIn_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                |                9 |             22 |         2.44 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | core/dcache/FSM1/FSM_onehot_state_reg[0][0]                                                                                                                                                                                                            |                                                                                                                                                                                |                6 |             23 |         3.83 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                        | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |                7 |             23 |         3.29 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r10                                                                                                                                                                                 | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                8 |             24 |         3.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | core/icache/replaceStbCross/outReg/E[0]                                                                                                                                                                                                                |                                                                                                                                                                                |                6 |             24 |         4.00 |
|  sdc/sd/infrastructure/CLK                                                                   | sdc/sd/infrastructure/CO[0]                                                                                                                                                                                                                            | sdc/sd/commandPath/timeoutCounter0                                                                                                                                             |                6 |             24 |         4.00 |
|  sdc/sd/infrastructure/CLK                                                                   | sdc/sd/infrastructure/wb_sd_cdcOut_reg[108]_0[0]                                                                                                                                                                                                       | sdc/sd/dataPath/timeoutCounter0                                                                                                                                                |                6 |             24 |         4.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                        | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                      |               12 |             24 |         2.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                        | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                   |               14 |             24 |         1.71 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[35]_i_1_n_0                                                                                                 | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                8 |             25 |         3.12 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                        | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/Q[7]                                                        |               14 |             25 |         1.79 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/cop0/RegEntryLo1/Cp0Reg_1b[0].regBit_i_1__2_n_0                                                                                                                                                                                               | core/rstCPU_sync/Q[0]                                                                                                                                                          |                5 |             26 |         5.20 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/cop0/RegEntryLo0/Cp0Reg_1b[0].regBit_i_1__1_n_0                                                                                                                                                                                               | core/rstCPU_sync/Q[0]                                                                                                                                                          |                6 |             26 |         4.33 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                        | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                9 |             26 |         2.89 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                         | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                8 |             26 |         3.25 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/stageEX/U1/div/done_reg_2                                                                                                                                                                                                                     | core/cpu/stageEX/U1/div/done_reg_0                                                                                                                                             |                4 |             27 |         6.75 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                |               10 |             27 |         2.70 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                |               11 |             27 |         2.45 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                |               10 |             27 |         2.70 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                        | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |               11 |             27 |         2.45 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/TP/FSM_sequential_state_reg[0][0]                                                                                                                                                                                                             |                                                                                                                                                                                |                9 |             27 |         3.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                |                9 |             27 |         3.00 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/TP/FSM_sequential_state_reg[0]_0                                                                                                                                                                                                              |                                                                                                                                                                                |                9 |             29 |         3.22 |
|  sdc/sd/infrastructure/CLK                                                                   |                                                                                                                                                                                                                                                        | sdc/sd/infrastructure/sd_sysrst                                                                                                                                                |               13 |             29 |         2.23 |
|  infrastructure/C0/inst/clkCPU                                                               | sdc/sd/dataPath/dma/rxFifo/wrPtrCross[3]/outReg/buf_readAck_reg_0[0]                                                                                                                                                                                   | infrastructure/rstFilter/SR[0]                                                                                                                                                 |               10 |             30 |         3.00 |
|  coren_0_6314_BUFG                                                                           | mem0/cdcFifo/wrPtrCross[1]/outReg/O_reg                                                                                                                                                                                                                | infrastructure/rstFilter/p_0_in_0                                                                                                                                              |               11 |             32 |         2.91 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/stageEX/U1/div/divider[31]_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                |               13 |             32 |         2.46 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/exceptionCtrl/EXC_CP0_writeBadVAddr                                                                                                                                                                                                           | core/rstCPU_sync/Q[0]                                                                                                                                                          |               13 |             32 |         2.46 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/stageEX/U1/div/work[31]_i_1_n_0                                                                                                                                                                                                               | core/cpu/stageEX/U1/div/work[63]_i_1_n_0                                                                                                                                       |                8 |             32 |         4.00 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/stageEX/U1/div/E[0]                                                                                                                                                                                                                           | core/rstCPU_sync/Q[0]                                                                                                                                                          |               14 |             32 |         2.29 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/stageEX/U1/div/branchCond_reg_reg[2][0]                                                                                                                                                                                                       | core/rstCPU_sync/Q[0]                                                                                                                                                          |               24 |             32 |         1.33 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/stageEX/U1/div/done_reg_1[0]                                                                                                                                                                                                                  | core/rstCPU_sync/Q[0]                                                                                                                                                          |               17 |             32 |         1.88 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/stageID/PCOut[31]_i_1_n_0                                                                                                                                                                                                                     |                                                                                                                                                                                |               18 |             32 |         1.78 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                        | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                   |               17 |             32 |         1.88 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/cop0/cp0RegWe_reg[30]                                                                                                                                                                                                                         | core/rstCPU_sync/Q[0]                                                                                                                                                          |               19 |             32 |         1.68 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/cop0/cp0RegWe_reg[11]                                                                                                                                                                                                                         | core/rstCPU_sync/Q[0]                                                                                                                                                          |               10 |             32 |         3.20 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/cop0/RegEPC/Cp0Reg_1b[0].regBit_i_1__5_n_0                                                                                                                                                                                                    | core/rstCPU_sync/Q[0]                                                                                                                                                          |                8 |             32 |         4.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                        | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |               13 |             32 |         2.46 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/stageID/E[0]                                                                                                                                                                                                                                  | core/cpu/stageEX/U1/div/o_reg_reg[0]_0[0]                                                                                                                                      |               27 |             33 |         1.22 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/stageEX/U1/div/work[31]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                |               16 |             33 |         2.06 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/samps_hi_r[17]_i_1_n_0                                                                                        | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                   |                7 |             35 |         5.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                        | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                   |               16 |             36 |         2.25 |
|  infrastructure/C0/inst/clk_100M                                                             |                                                                                                                                                                                                                                                        |                                                                                                                                                                                |               14 |             38 |         2.71 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                        | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                   |               22 |             38 |         1.73 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                        | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_tmp                                   |               18 |             39 |         2.17 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/stageEX/U1/div/done_reg_2                                                                                                                                                                                                                     | core/cpu/stageEX/U1/div/o_reg_reg[0][0]                                                                                                                                        |               23 |             42 |         1.83 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/cop0/RegIndex/tlbOp_reg[1][0]                                                                                                                                                                                                                 |                                                                                                                                                                                |               12 |             44 |         3.67 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/cop0/RegIndex/E[0]                                                                                                                                                                                                                            |                                                                                                                                                                                |               14 |             44 |         3.14 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/cop0/RegIndex/tlbOp_reg[1]_25[0]                                                                                                                                                                                                              |                                                                                                                                                                                |               15 |             44 |         2.93 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/cop0/RegIndex/tlbOp_reg[1]_24[0]                                                                                                                                                                                                              |                                                                                                                                                                                |               12 |             44 |         3.67 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/cop0/RegIndex/tlbOp_reg[1]_23[0]                                                                                                                                                                                                              |                                                                                                                                                                                |               12 |             44 |         3.67 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/cop0/RegIndex/tlbOp_reg[1]_22[0]                                                                                                                                                                                                              |                                                                                                                                                                                |               16 |             44 |         2.75 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/cop0/RegIndex/tlbOp_reg[1]_21[0]                                                                                                                                                                                                              |                                                                                                                                                                                |               12 |             44 |         3.67 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/cop0/RegIndex/tlbOp_reg[1]_20[0]                                                                                                                                                                                                              |                                                                                                                                                                                |               20 |             44 |         2.20 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/cop0/RegIndex/tlbOp_reg[1]_2[0]                                                                                                                                                                                                               |                                                                                                                                                                                |               15 |             44 |         2.93 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/cop0/RegIndex/tlbOp_reg[1]_19[0]                                                                                                                                                                                                              |                                                                                                                                                                                |               18 |             44 |         2.44 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/cop0/RegIndex/tlbOp_reg[1]_18[0]                                                                                                                                                                                                              |                                                                                                                                                                                |               18 |             44 |         2.44 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/cop0/RegIndex/tlbOp_reg[1]_17[0]                                                                                                                                                                                                              |                                                                                                                                                                                |               16 |             44 |         2.75 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/cop0/RegIndex/tlbOp_reg[1]_14[0]                                                                                                                                                                                                              |                                                                                                                                                                                |               15 |             44 |         2.93 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/cop0/RegIndex/tlbOp_reg[1]_0[0]                                                                                                                                                                                                               |                                                                                                                                                                                |               15 |             44 |         2.93 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/cop0/RegIndex/tlbOp_reg[1]_1[0]                                                                                                                                                                                                               |                                                                                                                                                                                |               16 |             44 |         2.75 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/cop0/RegIndex/tlbOp_reg[1]_10[0]                                                                                                                                                                                                              |                                                                                                                                                                                |               14 |             44 |         3.14 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/cop0/RegIndex/tlbOp_reg[1]_16[0]                                                                                                                                                                                                              |                                                                                                                                                                                |               14 |             44 |         3.14 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/cop0/RegIndex/tlbOp_reg[1]_29[0]                                                                                                                                                                                                              |                                                                                                                                                                                |               16 |             44 |         2.75 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/cop0/RegIndex/tlbOp_reg[1]_11[0]                                                                                                                                                                                                              |                                                                                                                                                                                |               17 |             44 |         2.59 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/cop0/RegIndex/tlbOp_reg[1]_12[0]                                                                                                                                                                                                              |                                                                                                                                                                                |               14 |             44 |         3.14 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/cop0/RegIndex/tlbOp_reg[1]_15[0]                                                                                                                                                                                                              |                                                                                                                                                                                |               17 |             44 |         2.59 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/cop0/RegIndex/tlbOp_reg[1]_13[0]                                                                                                                                                                                                              |                                                                                                                                                                                |               18 |             44 |         2.44 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/cop0/RegIndex/tlbOp_reg[1]_27[0]                                                                                                                                                                                                              |                                                                                                                                                                                |               17 |             44 |         2.59 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/cop0/RegIndex/tlbOp_reg[1]_28[0]                                                                                                                                                                                                              |                                                                                                                                                                                |               14 |             44 |         3.14 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/cop0/RegIndex/tlbOp_reg[1]_26[0]                                                                                                                                                                                                              |                                                                                                                                                                                |               12 |             44 |         3.67 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/cop0/RegIndex/tlbOp_reg[1]_3[0]                                                                                                                                                                                                               |                                                                                                                                                                                |               15 |             44 |         2.93 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/cop0/RegIndex/tlbOp_reg[1]_4[0]                                                                                                                                                                                                               |                                                                                                                                                                                |               15 |             44 |         2.93 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/cop0/RegIndex/tlbOp_reg[1]_5[0]                                                                                                                                                                                                               |                                                                                                                                                                                |               13 |             44 |         3.38 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/cop0/RegIndex/tlbOp_reg[1]_6[0]                                                                                                                                                                                                               |                                                                                                                                                                                |               12 |             44 |         3.67 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/cop0/RegIndex/tlbOp_reg[1]_7[0]                                                                                                                                                                                                               |                                                                                                                                                                                |               18 |             44 |         2.44 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/cop0/RegIndex/tlbOp_reg[1]_8[0]                                                                                                                                                                                                               |                                                                                                                                                                                |               13 |             44 |         3.38 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/cop0/RegIndex/tlbOp_reg[1]_9[0]                                                                                                                                                                                                               |                                                                                                                                                                                |               16 |             44 |         2.75 |
|  infrastructure/C0/inst/clkCPU                                                               | core/dcache/FSM0/cacheTag/FSM_sequential_state_reg[1]_0[0]                                                                                                                                                                                             |                                                                                                                                                                                |               15 |             45 |         3.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                        | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |               14 |             45 |         3.21 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/stageEX/U1/div/memCtrl_reg_reg[3]                                                                                                                                                                                                             |                                                                                                                                                                                |               16 |             45 |         2.81 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                        | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |               21 |             47 |         2.24 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                |                6 |             48 |         8.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                        | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |               20 |             50 |         2.50 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                        | ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |               17 |             50 |         2.94 |
|  infrastructure/C0/inst/clkVGA                                                               |                                                                                                                                                                                                                                                        |                                                                                                                                                                                |               20 |             52 |         2.60 |
|  infrastructure/C0/inst/clkCPU                                                               |                                                                                                                                                                                                                                                        | infrastructure/rstFilter/SR[0]                                                                                                                                                 |               29 |             53 |         1.83 |
|  infrastructure/C0/inst/clkUART                                                              |                                                                                                                                                                                                                                                        |                                                                                                                                                                                |               20 |             57 |         2.85 |
|  sr_clk_fwd_i_1__0_n_0                                                                       | infrastructure/segDevice/U2/shift[63]_i_1_n_0                                                                                                                                                                                                          |                                                                                                                                                                                |               23 |             57 |         2.48 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/stageID/E[0]                                                                                                                                                                                                                                  | core/rstCPU_sync/SR[0]                                                                                                                                                         |               17 |             60 |         3.53 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/mux_rd_valid_r                                                                                                            |                                                                                                                                                                                |               17 |             64 |         3.76 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/phy_rddata_en_r1_reg_0                                                                                                 |                                                                                                                                                                                |               18 |             64 |         3.56 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/left_edge_pb1156_out                                                                                                      | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].match_flag_pb[7]_i_1_n_0               |               16 |             64 |         4.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                                         |                                                                                                                                                                                |               21 |             64 |         3.05 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r1                                                                                                                         |                                                                                                                                                                                |               20 |             64 |         3.20 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/cop0/entryWe                                                                                                                                                                                                                                  |                                                                                                                                                                                |               17 |             68 |         4.00 |
|  infrastructure/C0/inst/clkCPU                                                               | core/dcache/FSM0/cacheTag/data_reg_0_255_0_0_i_2__0_n_0                                                                                                                                                                                                |                                                                                                                                                                                |               18 |             72 |         4.00 |
|  infrastructure/C0/inst/clkCPU                                                               | core/dcache/FSM0/cacheTag/data_reg_0_255_18_18_i_2_n_0                                                                                                                                                                                                 |                                                                                                                                                                                |               18 |             72 |         4.00 |
|  infrastructure/C0/inst/clkCPU                                                               | core/dcache/FSM0/cacheTag/data_reg_256_511_0_0_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                |               18 |             72 |         4.00 |
|  infrastructure/C0/inst/clkCPU                                                               | core/dcache/FSM0/cacheTag/data_reg_256_511_18_18_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                |               18 |             72 |         4.00 |
|  infrastructure/C0/inst/clkCPU                                                               | core/icache/FSM0/cacheTag/data_reg_0_127_0_0_i_2_n_0                                                                                                                                                                                                   |                                                                                                                                                                                |               18 |             72 |         4.00 |
|  infrastructure/C0/inst/clkCPU                                                               | core/icache/FSM0/cacheTag/data_reg_0_127_18_18_i_2_n_0                                                                                                                                                                                                 |                                                                                                                                                                                |               18 |             72 |         4.00 |
|  infrastructure/C0/inst/clkCPU                                                               | core/icache/FSM0/cacheTag/data_reg_128_255_0_0_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                |               18 |             72 |         4.00 |
|  infrastructure/C0/inst/clkCPU                                                               | core/rstCPU_sync/o_reg_reg[0]_1[0]                                                                                                                                                                                                                     |                                                                                                                                                                                |               22 |             72 |         3.27 |
|  infrastructure/C0/inst/clkCPU                                                               | core/icache/FSM0/cacheTag/data_reg_128_255_18_18_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                |               18 |             72 |         4.00 |
|  infrastructure/C0/inst/clkCPU                                                               | core/icache/FSM0/cacheTag/data_reg_256_383_0_0_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                |               18 |             72 |         4.00 |
|  infrastructure/C0/inst/clkCPU                                                               | core/icache/FSM0/cacheTag/data_reg_384_511_18_18_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                |               18 |             72 |         4.00 |
|  infrastructure/C0/inst/clkCPU                                                               | core/icache/FSM0/cacheTag/data_reg_256_383_18_18_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                |               18 |             72 |         4.00 |
|  infrastructure/C0/inst/clkCPU                                                               | core/icache/FSM0/cacheTag/data_reg_384_511_0_0_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                |               18 |             72 |         4.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                |               10 |             80 |         8.00 |
|  infrastructure/C0/inst/clkCPU                                                               | core/dcache/FSM0/cacheTag/E[0]                                                                                                                                                                                                                         |                                                                                                                                                                                |               46 |             87 |         1.89 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                               |                                                                                                                                                                                |               12 |             96 |         8.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                               |                                                                                                                                                                                |               12 |             96 |         8.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                               |                                                                                                                                                                                |               12 |             96 |         8.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                               |                                                                                                                                                                                |               12 |             96 |         8.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                |               12 |             96 |         8.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                |               13 |            104 |         8.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                |               13 |            104 |         8.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                |               13 |            104 |         8.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                |               14 |            112 |         8.00 |
|  sdc/sd/infrastructure/CLK                                                                   | sdc/sd/commandPath/respRxShift                                                                                                                                                                                                                         |                                                                                                                                                                                |               24 |            120 |         5.00 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/stageMem/wbRegOut_reg[3]_0                                                                                                                                                                                                                    |                                                                                                                                                                                |               16 |            128 |         8.00 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/cop0/tlbOp_reg[1]_0[1]                                                                                                                                                                                                                        |                                                                                                                                                                                |               22 |            176 |         8.00 |
|  infrastructure/C0/inst/clkCPU                                                               | core/cpu/stageEX/U1/div/done_reg_2                                                                                                                                                                                                                     |                                                                                                                                                                                |               88 |            202 |         2.30 |
|  infrastructure/C0/inst/clkCPU                                                               |                                                                                                                                                                                                                                                        | core/rstCPU_sync/Q[0]                                                                                                                                                          |               91 |            259 |         2.85 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                                      |                                                                                                                                                                                |               85 |            288 |         3.39 |
|  sdc/sd/infrastructure/CLK                                                                   |                                                                                                                                                                                                                                                        |                                                                                                                                                                                |               65 |            308 |         4.74 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_buf_indx.ram_init_done_r_lcl_reg |                                                                                                                                                                                |               43 |            344 |         8.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/u_DDR3/u_DDR3_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                               |                                                                                                                                                                                |               48 |            384 |         8.00 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | core/icache/FSM1/dinb[511]_i_1__0_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                |              125 |            512 |         4.10 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | ddr3/rdData                                                                                                                                                                                                                                            |                                                                                                                                                                                |              152 |            512 |         3.37 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | core/dcache/FSM1/dinb[511]_i_1_n_0                                                                                                                                                                                                                     |                                                                                                                                                                                |              149 |            512 |         3.44 |
|  infrastructure/C0/inst/clkCPU                                                               |                                                                                                                                                                                                                                                        |                                                                                                                                                                                |              183 |            515 |         2.81 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | core/dcache/FSM1/FSM_sequential_state_reg[0]_0[0]                                                                                                                                                                                                      |                                                                                                                                                                                |              165 |            576 |         3.49 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            | core/dcache/FSM1/ws_dout[511]_i_1_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                |              144 |            577 |         4.01 |
|  ddr3/u_DDR3/u_DDR3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                        |                                                                                                                                                                                |              856 |           2845 |         3.32 |
+----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


