$date
	Sun Oct 23 02:42:48 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#383506
b111 &
b111 %
1$
b111 !
1"
#383507
0"
#383510
b10110 &
b10110 %
#383514
b1011 &
b1011 %
#383518
b100010 &
b100010 %
#383522
b10001 &
b10001 %
#383526
b110100 &
b110100 %
#383530
b11010 &
b11010 %
#383534
b1101 &
b1101 %
#383538
b101000 &
b101000 %
#383542
b10100 &
b10100 %
#383546
b1010 &
b1010 %
#383550
b101 &
b101 %
#383554
b10000 &
b10000 %
#383558
b1000 &
b1000 %
#383562
b100 &
b100 %
#383566
b10 &
b10 %
#383570
b1 &
b1 %
1#
#383574
b0 &
0#
b0 %
0$
#1458516
b10000 !
1"
#1458518
b10000 &
b10000 %
1$
#1458519
0"
#1458522
b1000 &
b1000 %
#1458526
b100 &
b100 %
#1458530
b10 &
b10 %
#1458534
b1 &
1#
b1 %
#1458538
b0 &
b0 %
0#
0$
#2434059
1"
#2434062
b10000 &
b10000 %
1$
#2434063
0"
#2434066
b1000 &
b1000 %
#2434070
b100 &
b100 %
#2434074
b10 &
b10 %
#2434078
b1 &
1#
b1 %
#2434082
b0 &
b0 %
0#
0$
#4500012
