{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1499354240302 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1499354240302 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 06 11:17:20 2017 " "Processing started: Thu Jul 06 11:17:20 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1499354240302 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499354240302 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off reaction_tester -c reaction_tester " "Command: quartus_map --read_settings_files=on --write_settings_files=off reaction_tester -c reaction_tester" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499354240302 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1499354240583 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1499354240583 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "reaction_tester.v(109) " "Verilog HDL warning at reaction_tester.v(109): extended using \"x\" or \"z\"" {  } { { "reaction_tester.v" "" { Text "C:/Users/Georgantas/Documents/Altera-Tutorials/digital_logic_tuts/debugging/reaction_tester.v" 109 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1499354248089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reaction_tester.v 7 7 " "Found 7 design units, including 7 entities, in source file reaction_tester.v" { { "Info" "ISGN_ENTITY_NAME" "1 reaction_tester " "Found entity 1: reaction_tester" {  } { { "reaction_tester.v" "" { Text "C:/Users/Georgantas/Documents/Altera-Tutorials/digital_logic_tuts/debugging/reaction_tester.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499354248089 ""} { "Info" "ISGN_ENTITY_NAME" "2 control_ff " "Found entity 2: control_ff" {  } { { "reaction_tester.v" "" { Text "C:/Users/Georgantas/Documents/Altera-Tutorials/digital_logic_tuts/debugging/reaction_tester.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499354248089 ""} { "Info" "ISGN_ENTITY_NAME" "3 delay_counter " "Found entity 3: delay_counter" {  } { { "reaction_tester.v" "" { Text "C:/Users/Georgantas/Documents/Altera-Tutorials/digital_logic_tuts/debugging/reaction_tester.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499354248089 ""} { "Info" "ISGN_ENTITY_NAME" "4 hundredth " "Found entity 4: hundredth" {  } { { "reaction_tester.v" "" { Text "C:/Users/Georgantas/Documents/Altera-Tutorials/digital_logic_tuts/debugging/reaction_tester.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499354248089 ""} { "Info" "ISGN_ENTITY_NAME" "5 BCD_counter " "Found entity 5: BCD_counter" {  } { { "reaction_tester.v" "" { Text "C:/Users/Georgantas/Documents/Altera-Tutorials/digital_logic_tuts/debugging/reaction_tester.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499354248089 ""} { "Info" "ISGN_ENTITY_NAME" "6 BCD_stage " "Found entity 6: BCD_stage" {  } { { "reaction_tester.v" "" { Text "C:/Users/Georgantas/Documents/Altera-Tutorials/digital_logic_tuts/debugging/reaction_tester.v" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499354248089 ""} { "Info" "ISGN_ENTITY_NAME" "7 bcd7seg " "Found entity 7: bcd7seg" {  } { { "reaction_tester.v" "" { Text "C:/Users/Georgantas/Documents/Altera-Tutorials/digital_logic_tuts/debugging/reaction_tester.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499354248089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499354248089 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "reaction_tester " "Elaborating entity \"reaction_tester\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1499354248140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_ff control_ff:run_signal " "Elaborating entity \"control_ff\" for hierarchy \"control_ff:run_signal\"" {  } { { "reaction_tester.v" "run_signal" { Text "C:/Users/Georgantas/Documents/Altera-Tutorials/digital_logic_tuts/debugging/reaction_tester.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499354248186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hundredth hundredth:hundredth_sec " "Elaborating entity \"hundredth\" for hierarchy \"hundredth:hundredth_sec\"" {  } { { "reaction_tester.v" "hundredth_sec" { Text "C:/Users/Georgantas/Documents/Altera-Tutorials/digital_logic_tuts/debugging/reaction_tester.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499354248202 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 reaction_tester.v(56) " "Verilog HDL assignment warning at reaction_tester.v(56): truncated value with size 32 to match size of target (20)" {  } { { "reaction_tester.v" "" { Text "C:/Users/Georgantas/Documents/Altera-Tutorials/digital_logic_tuts/debugging/reaction_tester.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1499354248202 "|reaction_tester|hundredth:hundredth_sec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay_counter delay_counter:foursec_delay " "Elaborating entity \"delay_counter\" for hierarchy \"delay_counter:foursec_delay\"" {  } { { "reaction_tester.v" "foursec_delay" { Text "C:/Users/Georgantas/Documents/Altera-Tutorials/digital_logic_tuts/debugging/reaction_tester.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499354248217 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 reaction_tester.v(44) " "Verilog HDL assignment warning at reaction_tester.v(44): truncated value with size 32 to match size of target (28)" {  } { { "reaction_tester.v" "" { Text "C:/Users/Georgantas/Documents/Altera-Tutorials/digital_logic_tuts/debugging/reaction_tester.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1499354248217 "|reaction_tester|delay_counter:foursec_delay"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_counter BCD_counter:bcdcount " "Elaborating entity \"BCD_counter\" for hierarchy \"BCD_counter:bcdcount\"" {  } { { "reaction_tester.v" "bcdcount" { Text "C:/Users/Georgantas/Documents/Altera-Tutorials/digital_logic_tuts/debugging/reaction_tester.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499354248217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_stage BCD_counter:bcdcount\|BCD_stage:stage0 " "Elaborating entity \"BCD_stage\" for hierarchy \"BCD_counter:bcdcount\|BCD_stage:stage0\"" {  } { { "reaction_tester.v" "stage0" { Text "C:/Users/Georgantas/Documents/Altera-Tutorials/digital_logic_tuts/debugging/reaction_tester.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499354248233 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 reaction_tester.v(83) " "Verilog HDL assignment warning at reaction_tester.v(83): truncated value with size 32 to match size of target (4)" {  } { { "reaction_tester.v" "" { Text "C:/Users/Georgantas/Documents/Altera-Tutorials/digital_logic_tuts/debugging/reaction_tester.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1499354248233 "|reaction_tester|BCD_counter:bcdcount|BCD_stage:stage0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd7seg bcd7seg:digit3 " "Elaborating entity \"bcd7seg\" for hierarchy \"bcd7seg:digit3\"" {  } { { "reaction_tester.v" "digit3" { Text "C:/Users/Georgantas/Documents/Altera-Tutorials/digital_logic_tuts/debugging/reaction_tester.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499354248264 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1499354248894 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Georgantas/Documents/Altera-Tutorials/digital_logic_tuts/debugging/output_files/reaction_tester.map.smsg " "Generated suppressed messages file C:/Users/Georgantas/Documents/Altera-Tutorials/digital_logic_tuts/debugging/output_files/reaction_tester.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499354249265 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1499354249460 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499354249460 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "165 " "Implemented 165 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1499354249606 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1499354249606 ""} { "Info" "ICUT_CUT_TM_LCELLS" "132 " "Implemented 132 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1499354249606 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1499354249606 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "657 " "Peak virtual memory: 657 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1499354249637 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 06 11:17:29 2017 " "Processing ended: Thu Jul 06 11:17:29 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1499354249637 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1499354249637 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1499354249637 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1499354249637 ""}
