// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module bgsub_Block_proc (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        init,
        m_axi_bgmodel_AWVALID,
        m_axi_bgmodel_AWREADY,
        m_axi_bgmodel_AWADDR,
        m_axi_bgmodel_AWID,
        m_axi_bgmodel_AWLEN,
        m_axi_bgmodel_AWSIZE,
        m_axi_bgmodel_AWBURST,
        m_axi_bgmodel_AWLOCK,
        m_axi_bgmodel_AWCACHE,
        m_axi_bgmodel_AWPROT,
        m_axi_bgmodel_AWQOS,
        m_axi_bgmodel_AWREGION,
        m_axi_bgmodel_AWUSER,
        m_axi_bgmodel_WVALID,
        m_axi_bgmodel_WREADY,
        m_axi_bgmodel_WDATA,
        m_axi_bgmodel_WSTRB,
        m_axi_bgmodel_WLAST,
        m_axi_bgmodel_WID,
        m_axi_bgmodel_WUSER,
        m_axi_bgmodel_ARVALID,
        m_axi_bgmodel_ARREADY,
        m_axi_bgmodel_ARADDR,
        m_axi_bgmodel_ARID,
        m_axi_bgmodel_ARLEN,
        m_axi_bgmodel_ARSIZE,
        m_axi_bgmodel_ARBURST,
        m_axi_bgmodel_ARLOCK,
        m_axi_bgmodel_ARCACHE,
        m_axi_bgmodel_ARPROT,
        m_axi_bgmodel_ARQOS,
        m_axi_bgmodel_ARREGION,
        m_axi_bgmodel_ARUSER,
        m_axi_bgmodel_RVALID,
        m_axi_bgmodel_RREADY,
        m_axi_bgmodel_RDATA,
        m_axi_bgmodel_RLAST,
        m_axi_bgmodel_RID,
        m_axi_bgmodel_RUSER,
        m_axi_bgmodel_RRESP,
        m_axi_bgmodel_BVALID,
        m_axi_bgmodel_BREADY,
        m_axi_bgmodel_BRESP,
        m_axi_bgmodel_BID,
        m_axi_bgmodel_BUSER,
        bgmodel1,
        m_axi_frame_out_AWVALID,
        m_axi_frame_out_AWREADY,
        m_axi_frame_out_AWADDR,
        m_axi_frame_out_AWID,
        m_axi_frame_out_AWLEN,
        m_axi_frame_out_AWSIZE,
        m_axi_frame_out_AWBURST,
        m_axi_frame_out_AWLOCK,
        m_axi_frame_out_AWCACHE,
        m_axi_frame_out_AWPROT,
        m_axi_frame_out_AWQOS,
        m_axi_frame_out_AWREGION,
        m_axi_frame_out_AWUSER,
        m_axi_frame_out_WVALID,
        m_axi_frame_out_WREADY,
        m_axi_frame_out_WDATA,
        m_axi_frame_out_WSTRB,
        m_axi_frame_out_WLAST,
        m_axi_frame_out_WID,
        m_axi_frame_out_WUSER,
        m_axi_frame_out_ARVALID,
        m_axi_frame_out_ARREADY,
        m_axi_frame_out_ARADDR,
        m_axi_frame_out_ARID,
        m_axi_frame_out_ARLEN,
        m_axi_frame_out_ARSIZE,
        m_axi_frame_out_ARBURST,
        m_axi_frame_out_ARLOCK,
        m_axi_frame_out_ARCACHE,
        m_axi_frame_out_ARPROT,
        m_axi_frame_out_ARQOS,
        m_axi_frame_out_ARREGION,
        m_axi_frame_out_ARUSER,
        m_axi_frame_out_RVALID,
        m_axi_frame_out_RREADY,
        m_axi_frame_out_RDATA,
        m_axi_frame_out_RLAST,
        m_axi_frame_out_RID,
        m_axi_frame_out_RUSER,
        m_axi_frame_out_RRESP,
        m_axi_frame_out_BVALID,
        m_axi_frame_out_BREADY,
        m_axi_frame_out_BRESP,
        m_axi_frame_out_BID,
        m_axi_frame_out_BUSER,
        frame_out2,
        frame_in
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 128'b1;
parameter    ap_ST_st2_fsm_1 = 128'b10;
parameter    ap_ST_st3_fsm_2 = 128'b100;
parameter    ap_ST_st4_fsm_3 = 128'b1000;
parameter    ap_ST_st5_fsm_4 = 128'b10000;
parameter    ap_ST_st6_fsm_5 = 128'b100000;
parameter    ap_ST_st7_fsm_6 = 128'b1000000;
parameter    ap_ST_st8_fsm_7 = 128'b10000000;
parameter    ap_ST_st9_fsm_8 = 128'b100000000;
parameter    ap_ST_st10_fsm_9 = 128'b1000000000;
parameter    ap_ST_st11_fsm_10 = 128'b10000000000;
parameter    ap_ST_st12_fsm_11 = 128'b100000000000;
parameter    ap_ST_st13_fsm_12 = 128'b1000000000000;
parameter    ap_ST_st14_fsm_13 = 128'b10000000000000;
parameter    ap_ST_pp0_stg0_fsm_14 = 128'b100000000000000;
parameter    ap_ST_st18_fsm_15 = 128'b1000000000000000;
parameter    ap_ST_st19_fsm_16 = 128'b10000000000000000;
parameter    ap_ST_st20_fsm_17 = 128'b100000000000000000;
parameter    ap_ST_st21_fsm_18 = 128'b1000000000000000000;
parameter    ap_ST_st22_fsm_19 = 128'b10000000000000000000;
parameter    ap_ST_st23_fsm_20 = 128'b100000000000000000000;
parameter    ap_ST_st24_fsm_21 = 128'b1000000000000000000000;
parameter    ap_ST_st25_fsm_22 = 128'b10000000000000000000000;
parameter    ap_ST_pp1_stg0_fsm_23 = 128'b100000000000000000000000;
parameter    ap_ST_st29_fsm_24 = 128'b1000000000000000000000000;
parameter    ap_ST_st30_fsm_25 = 128'b10000000000000000000000000;
parameter    ap_ST_st31_fsm_26 = 128'b100000000000000000000000000;
parameter    ap_ST_st32_fsm_27 = 128'b1000000000000000000000000000;
parameter    ap_ST_st33_fsm_28 = 128'b10000000000000000000000000000;
parameter    ap_ST_st34_fsm_29 = 128'b100000000000000000000000000000;
parameter    ap_ST_st35_fsm_30 = 128'b1000000000000000000000000000000;
parameter    ap_ST_st36_fsm_31 = 128'b10000000000000000000000000000000;
parameter    ap_ST_pp2_stg0_fsm_32 = 128'b100000000000000000000000000000000;
parameter    ap_ST_st40_fsm_33 = 128'b1000000000000000000000000000000000;
parameter    ap_ST_st41_fsm_34 = 128'b10000000000000000000000000000000000;
parameter    ap_ST_st42_fsm_35 = 128'b100000000000000000000000000000000000;
parameter    ap_ST_st43_fsm_36 = 128'b1000000000000000000000000000000000000;
parameter    ap_ST_st44_fsm_37 = 128'b10000000000000000000000000000000000000;
parameter    ap_ST_st45_fsm_38 = 128'b100000000000000000000000000000000000000;
parameter    ap_ST_st46_fsm_39 = 128'b1000000000000000000000000000000000000000;
parameter    ap_ST_st47_fsm_40 = 128'b10000000000000000000000000000000000000000;
parameter    ap_ST_pp3_stg0_fsm_41 = 128'b100000000000000000000000000000000000000000;
parameter    ap_ST_st51_fsm_42 = 128'b1000000000000000000000000000000000000000000;
parameter    ap_ST_st52_fsm_43 = 128'b10000000000000000000000000000000000000000000;
parameter    ap_ST_st53_fsm_44 = 128'b100000000000000000000000000000000000000000000;
parameter    ap_ST_st54_fsm_45 = 128'b1000000000000000000000000000000000000000000000;
parameter    ap_ST_st55_fsm_46 = 128'b10000000000000000000000000000000000000000000000;
parameter    ap_ST_st56_fsm_47 = 128'b100000000000000000000000000000000000000000000000;
parameter    ap_ST_st57_fsm_48 = 128'b1000000000000000000000000000000000000000000000000;
parameter    ap_ST_st58_fsm_49 = 128'b10000000000000000000000000000000000000000000000000;
parameter    ap_ST_pp4_stg0_fsm_50 = 128'b100000000000000000000000000000000000000000000000000;
parameter    ap_ST_st62_fsm_51 = 128'b1000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st63_fsm_52 = 128'b10000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st64_fsm_53 = 128'b100000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st65_fsm_54 = 128'b1000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st66_fsm_55 = 128'b10000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st67_fsm_56 = 128'b100000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st68_fsm_57 = 128'b1000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st69_fsm_58 = 128'b10000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_pp5_stg0_fsm_59 = 128'b100000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st73_fsm_60 = 128'b1000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st74_fsm_61 = 128'b10000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st75_fsm_62 = 128'b100000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st76_fsm_63 = 128'b1000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st77_fsm_64 = 128'b10000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st78_fsm_65 = 128'b100000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st79_fsm_66 = 128'b1000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st80_fsm_67 = 128'b10000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_pp6_stg0_fsm_68 = 128'b100000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st84_fsm_69 = 128'b1000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st85_fsm_70 = 128'b10000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st86_fsm_71 = 128'b100000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st87_fsm_72 = 128'b1000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st88_fsm_73 = 128'b10000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st89_fsm_74 = 128'b100000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st90_fsm_75 = 128'b1000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st91_fsm_76 = 128'b10000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_pp7_stg0_fsm_77 = 128'b100000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st95_fsm_78 = 128'b1000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st96_fsm_79 = 128'b10000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_pp8_stg0_fsm_80 = 128'b100000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st100_fsm_81 = 128'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st101_fsm_82 = 128'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st102_fsm_83 = 128'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st103_fsm_84 = 128'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st104_fsm_85 = 128'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_pp9_stg0_fsm_86 = 128'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st108_fsm_87 = 128'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st109_fsm_88 = 128'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st110_fsm_89 = 128'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st111_fsm_90 = 128'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st112_fsm_91 = 128'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_pp10_stg0_fsm_92 = 128'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st116_fsm_93 = 128'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st117_fsm_94 = 128'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st118_fsm_95 = 128'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st119_fsm_96 = 128'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st120_fsm_97 = 128'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_pp11_stg0_fsm_98 = 128'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st124_fsm_99 = 128'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st125_fsm_100 = 128'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st126_fsm_101 = 128'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st127_fsm_102 = 128'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st128_fsm_103 = 128'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_pp12_stg0_fsm_104 = 128'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st132_fsm_105 = 128'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st133_fsm_106 = 128'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st134_fsm_107 = 128'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st135_fsm_108 = 128'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st136_fsm_109 = 128'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_pp13_stg0_fsm_110 = 128'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st140_fsm_111 = 128'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st141_fsm_112 = 128'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st142_fsm_113 = 128'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st143_fsm_114 = 128'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st144_fsm_115 = 128'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_pp14_stg0_fsm_116 = 128'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st148_fsm_117 = 128'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st149_fsm_118 = 128'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st150_fsm_119 = 128'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st151_fsm_120 = 128'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st152_fsm_121 = 128'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_pp15_stg0_fsm_122 = 128'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st156_fsm_123 = 128'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st157_fsm_124 = 128'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st158_fsm_125 = 128'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st159_fsm_126 = 128'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st160_fsm_127 = 128'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv32_20 = 32'b100000;
parameter    ap_const_lv32_29 = 32'b101001;
parameter    ap_const_lv32_32 = 32'b110010;
parameter    ap_const_lv32_3B = 32'b111011;
parameter    ap_const_lv32_44 = 32'b1000100;
parameter    ap_const_lv32_4D = 32'b1001101;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_18 = 32'b11000;
parameter    ap_const_lv32_21 = 32'b100001;
parameter    ap_const_lv32_22 = 32'b100010;
parameter    ap_const_lv32_2A = 32'b101010;
parameter    ap_const_lv32_33 = 32'b110011;
parameter    ap_const_lv32_34 = 32'b110100;
parameter    ap_const_lv32_3C = 32'b111100;
parameter    ap_const_lv32_45 = 32'b1000101;
parameter    ap_const_lv32_46 = 32'b1000110;
parameter    ap_const_lv32_50 = 32'b1010000;
parameter    ap_const_lv32_51 = 32'b1010001;
parameter    ap_const_lv32_56 = 32'b1010110;
parameter    ap_const_lv32_5C = 32'b1011100;
parameter    ap_const_lv32_5D = 32'b1011101;
parameter    ap_const_lv32_62 = 32'b1100010;
parameter    ap_const_lv32_68 = 32'b1101000;
parameter    ap_const_lv32_69 = 32'b1101001;
parameter    ap_const_lv32_6E = 32'b1101110;
parameter    ap_const_lv32_74 = 32'b1110100;
parameter    ap_const_lv32_75 = 32'b1110101;
parameter    ap_const_lv32_7A = 32'b1111010;
parameter    ap_const_lv32_7B = 32'b1111011;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv32_16 = 32'b10110;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv32_28 = 32'b101000;
parameter    ap_const_lv32_31 = 32'b110001;
parameter    ap_const_lv32_3A = 32'b111010;
parameter    ap_const_lv32_43 = 32'b1000011;
parameter    ap_const_lv32_4C = 32'b1001100;
parameter    ap_const_lv32_4F = 32'b1001111;
parameter    ap_const_lv32_55 = 32'b1010101;
parameter    ap_const_lv32_5B = 32'b1011011;
parameter    ap_const_lv32_61 = 32'b1100001;
parameter    ap_const_lv32_67 = 32'b1100111;
parameter    ap_const_lv32_6D = 32'b1101101;
parameter    ap_const_lv32_73 = 32'b1110011;
parameter    ap_const_lv32_79 = 32'b1111001;
parameter    ap_const_lv20_0 = 20'b00000000000000000000;
parameter    ap_const_lv32_3F800000 = 32'b111111100000000000000000000000;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv7_0 = 7'b0000000;
parameter    ap_const_lv32_7F = 32'b1111111;
parameter    ap_const_lv10_0 = 10'b0000000000;
parameter    ap_const_lv13_0 = 13'b0000000000000;
parameter    ap_const_lv32_4E = 32'b1001110;
parameter    ap_const_lv32_96000 = 32'b10010110000000000000;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv4_F = 4'b1111;
parameter    ap_const_lv32_1400 = 32'b1010000000000;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_280 = 32'b1010000000;
parameter    ap_const_lv32_19 = 32'b11001;
parameter    ap_const_lv32_2B = 32'b101011;
parameter    ap_const_lv32_3D = 32'b111101;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv20_96000 = 20'b10010110000000000000;
parameter    ap_const_lv20_1 = 20'b1;
parameter    ap_const_lv7_78 = 7'b1111000;
parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_const_lv10_280 = 10'b1010000000;
parameter    ap_const_lv10_1 = 10'b1;
parameter    ap_const_lv12_0 = 12'b000000000000;
parameter    ap_const_lv13_1400 = 13'b1010000000000;
parameter    ap_const_lv13_1 = 13'b1;
parameter    ap_const_lv7_1 = 7'b1;
parameter    ap_const_lv7_2 = 7'b10;
parameter    ap_const_lv7_3 = 7'b11;
parameter    ap_const_lv8_FF = 8'b11111111;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv7_4 = 7'b100;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [0:0] init;
output   m_axi_bgmodel_AWVALID;
input   m_axi_bgmodel_AWREADY;
output  [31:0] m_axi_bgmodel_AWADDR;
output  [0:0] m_axi_bgmodel_AWID;
output  [31:0] m_axi_bgmodel_AWLEN;
output  [2:0] m_axi_bgmodel_AWSIZE;
output  [1:0] m_axi_bgmodel_AWBURST;
output  [1:0] m_axi_bgmodel_AWLOCK;
output  [3:0] m_axi_bgmodel_AWCACHE;
output  [2:0] m_axi_bgmodel_AWPROT;
output  [3:0] m_axi_bgmodel_AWQOS;
output  [3:0] m_axi_bgmodel_AWREGION;
output  [0:0] m_axi_bgmodel_AWUSER;
output   m_axi_bgmodel_WVALID;
input   m_axi_bgmodel_WREADY;
output  [31:0] m_axi_bgmodel_WDATA;
output  [3:0] m_axi_bgmodel_WSTRB;
output   m_axi_bgmodel_WLAST;
output  [0:0] m_axi_bgmodel_WID;
output  [0:0] m_axi_bgmodel_WUSER;
output   m_axi_bgmodel_ARVALID;
input   m_axi_bgmodel_ARREADY;
output  [31:0] m_axi_bgmodel_ARADDR;
output  [0:0] m_axi_bgmodel_ARID;
output  [31:0] m_axi_bgmodel_ARLEN;
output  [2:0] m_axi_bgmodel_ARSIZE;
output  [1:0] m_axi_bgmodel_ARBURST;
output  [1:0] m_axi_bgmodel_ARLOCK;
output  [3:0] m_axi_bgmodel_ARCACHE;
output  [2:0] m_axi_bgmodel_ARPROT;
output  [3:0] m_axi_bgmodel_ARQOS;
output  [3:0] m_axi_bgmodel_ARREGION;
output  [0:0] m_axi_bgmodel_ARUSER;
input   m_axi_bgmodel_RVALID;
output   m_axi_bgmodel_RREADY;
input  [31:0] m_axi_bgmodel_RDATA;
input   m_axi_bgmodel_RLAST;
input  [0:0] m_axi_bgmodel_RID;
input  [0:0] m_axi_bgmodel_RUSER;
input  [1:0] m_axi_bgmodel_RRESP;
input   m_axi_bgmodel_BVALID;
output   m_axi_bgmodel_BREADY;
input  [1:0] m_axi_bgmodel_BRESP;
input  [0:0] m_axi_bgmodel_BID;
input  [0:0] m_axi_bgmodel_BUSER;
input  [31:0] bgmodel1;
output   m_axi_frame_out_AWVALID;
input   m_axi_frame_out_AWREADY;
output  [31:0] m_axi_frame_out_AWADDR;
output  [0:0] m_axi_frame_out_AWID;
output  [31:0] m_axi_frame_out_AWLEN;
output  [2:0] m_axi_frame_out_AWSIZE;
output  [1:0] m_axi_frame_out_AWBURST;
output  [1:0] m_axi_frame_out_AWLOCK;
output  [3:0] m_axi_frame_out_AWCACHE;
output  [2:0] m_axi_frame_out_AWPROT;
output  [3:0] m_axi_frame_out_AWQOS;
output  [3:0] m_axi_frame_out_AWREGION;
output  [0:0] m_axi_frame_out_AWUSER;
output   m_axi_frame_out_WVALID;
input   m_axi_frame_out_WREADY;
output  [7:0] m_axi_frame_out_WDATA;
output  [0:0] m_axi_frame_out_WSTRB;
output   m_axi_frame_out_WLAST;
output  [0:0] m_axi_frame_out_WID;
output  [0:0] m_axi_frame_out_WUSER;
output   m_axi_frame_out_ARVALID;
input   m_axi_frame_out_ARREADY;
output  [31:0] m_axi_frame_out_ARADDR;
output  [0:0] m_axi_frame_out_ARID;
output  [31:0] m_axi_frame_out_ARLEN;
output  [2:0] m_axi_frame_out_ARSIZE;
output  [1:0] m_axi_frame_out_ARBURST;
output  [1:0] m_axi_frame_out_ARLOCK;
output  [3:0] m_axi_frame_out_ARCACHE;
output  [2:0] m_axi_frame_out_ARPROT;
output  [3:0] m_axi_frame_out_ARQOS;
output  [3:0] m_axi_frame_out_ARREGION;
output  [0:0] m_axi_frame_out_ARUSER;
input   m_axi_frame_out_RVALID;
output   m_axi_frame_out_RREADY;
input  [7:0] m_axi_frame_out_RDATA;
input   m_axi_frame_out_RLAST;
input  [0:0] m_axi_frame_out_RID;
input  [0:0] m_axi_frame_out_RUSER;
input  [1:0] m_axi_frame_out_RRESP;
input   m_axi_frame_out_BVALID;
output   m_axi_frame_out_BREADY;
input  [1:0] m_axi_frame_out_BRESP;
input  [0:0] m_axi_frame_out_BID;
input  [0:0] m_axi_frame_out_BUSER;
input  [31:0] frame_out2;
input  [31:0] frame_in;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axi_bgmodel_AWVALID;
reg[31:0] m_axi_bgmodel_AWADDR;
reg[31:0] m_axi_bgmodel_AWLEN;
reg m_axi_bgmodel_WVALID;
reg[31:0] m_axi_bgmodel_WDATA;
reg m_axi_bgmodel_ARVALID;
reg[31:0] m_axi_bgmodel_ARADDR;
reg m_axi_bgmodel_RREADY;
reg m_axi_bgmodel_BREADY;
reg m_axi_frame_out_AWVALID;
reg[31:0] m_axi_frame_out_AWADDR;
reg m_axi_frame_out_WVALID;
reg[7:0] m_axi_frame_out_WDATA;
reg m_axi_frame_out_ARVALID;
reg[31:0] m_axi_frame_out_ARADDR;
reg m_axi_frame_out_RREADY;
reg m_axi_frame_out_BREADY;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [127:0] ap_CS_fsm = 128'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_147;
reg   [9:0] indvar_reg_504;
reg   [9:0] ap_reg_ppstg_indvar_reg_504_pp0_it1;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_14;
reg    ap_sig_bdd_268;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg   [0:0] exitcond1_reg_1616;
reg    ap_sig_bdd_277;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
reg   [12:0] indvar9_reg_516;
reg   [12:0] ap_reg_ppstg_indvar9_reg_516_pp1_it1;
reg    ap_sig_cseq_ST_pp1_stg0_fsm_23;
reg    ap_sig_bdd_293;
reg    ap_reg_ppiten_pp1_it0 = 1'b0;
reg   [0:0] exitcond4_reg_1636;
reg    ap_sig_bdd_301;
reg    ap_reg_ppiten_pp1_it1 = 1'b0;
reg    ap_reg_ppiten_pp1_it2 = 1'b0;
reg   [9:0] indvar1_reg_528;
reg   [9:0] ap_reg_ppstg_indvar1_reg_528_pp2_it1;
reg    ap_sig_cseq_ST_pp2_stg0_fsm_32;
reg    ap_sig_bdd_317;
reg    ap_reg_ppiten_pp2_it0 = 1'b0;
reg   [0:0] exitcond5_reg_1662;
reg    ap_sig_bdd_324;
reg    ap_reg_ppiten_pp2_it1 = 1'b0;
reg    ap_reg_ppiten_pp2_it2 = 1'b0;
reg   [12:0] indvar2_reg_540;
reg   [12:0] ap_reg_ppstg_indvar2_reg_540_pp3_it1;
reg    ap_sig_cseq_ST_pp3_stg0_fsm_41;
reg    ap_sig_bdd_340;
reg    ap_reg_ppiten_pp3_it0 = 1'b0;
reg   [0:0] exitcond6_reg_1682;
reg    ap_sig_bdd_347;
reg    ap_reg_ppiten_pp3_it1 = 1'b0;
reg    ap_reg_ppiten_pp3_it2 = 1'b0;
reg   [9:0] indvar3_reg_552;
reg   [9:0] ap_reg_ppstg_indvar3_reg_552_pp4_it1;
reg    ap_sig_cseq_ST_pp4_stg0_fsm_50;
reg    ap_sig_bdd_363;
reg    ap_reg_ppiten_pp4_it0 = 1'b0;
reg   [0:0] exitcond7_reg_1708;
reg    ap_sig_bdd_370;
reg    ap_reg_ppiten_pp4_it1 = 1'b0;
reg    ap_reg_ppiten_pp4_it2 = 1'b0;
reg   [12:0] indvar4_reg_564;
reg   [12:0] ap_reg_ppstg_indvar4_reg_564_pp5_it1;
reg    ap_sig_cseq_ST_pp5_stg0_fsm_59;
reg    ap_sig_bdd_386;
reg    ap_reg_ppiten_pp5_it0 = 1'b0;
reg   [0:0] exitcond8_reg_1728;
reg    ap_sig_bdd_393;
reg    ap_reg_ppiten_pp5_it1 = 1'b0;
reg    ap_reg_ppiten_pp5_it2 = 1'b0;
reg   [9:0] indvar5_reg_576;
reg   [9:0] ap_reg_ppstg_indvar5_reg_576_pp6_it1;
reg    ap_sig_cseq_ST_pp6_stg0_fsm_68;
reg    ap_sig_bdd_409;
reg    ap_reg_ppiten_pp6_it0 = 1'b0;
reg   [0:0] exitcond9_reg_1754;
reg    ap_sig_bdd_416;
reg    ap_reg_ppiten_pp6_it1 = 1'b0;
reg    ap_reg_ppiten_pp6_it2 = 1'b0;
reg   [12:0] indvar6_reg_588;
reg   [12:0] ap_reg_ppstg_indvar6_reg_588_pp7_it1;
reg    ap_sig_cseq_ST_pp7_stg0_fsm_77;
reg    ap_sig_bdd_432;
reg    ap_reg_ppiten_pp7_it0 = 1'b0;
reg   [0:0] exitcond2_reg_1774;
reg    ap_sig_bdd_439;
reg    ap_reg_ppiten_pp7_it1 = 1'b0;
reg    ap_reg_ppiten_pp7_it2 = 1'b0;
reg   [12:0] indvar7_reg_600;
reg   [9:0] indvar8_reg_611;
reg   [12:0] indvar10_reg_622;
reg   [9:0] indvar11_reg_633;
reg   [12:0] indvar12_reg_644;
reg   [9:0] indvar13_reg_655;
reg   [12:0] indvar14_reg_666;
reg   [9:0] indvar15_reg_677;
reg   [7:0] reg_724;
reg   [31:0] reg_732;
reg    ap_sig_bdd_502;
reg    ap_sig_ioackin_m_axi_bgmodel_AWREADY;
wire  signed [32:0] tmp_114_cast_fu_740_p1;
reg  signed [32:0] tmp_114_cast_reg_1565;
wire  signed [32:0] tmp_115_cast_fu_744_p1;
reg  signed [32:0] tmp_115_cast_reg_1573;
wire   [30:0] tmp_116_cast_fu_758_p1;
reg   [30:0] tmp_116_cast_reg_1581;
wire   [19:0] p_1_fu_779_p2;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_bdd_527;
wire   [0:0] exitcond_fu_773_p2;
reg    ap_sig_ioackin_m_axi_bgmodel_WREADY;
wire   [32:0] tmp_115_fu_821_p1;
reg   [32:0] tmp_115_reg_1605;
reg    ap_sig_cseq_ST_st7_fsm_6;
reg    ap_sig_bdd_543;
wire   [0:0] tmp_54_fu_785_p2;
reg   [31:0] frame_out_addr_reg_1610;
wire   [0:0] exitcond1_fu_840_p2;
reg   [0:0] ap_reg_ppstg_exitcond1_reg_1616_pp0_it1;
wire   [9:0] indvar_next_fu_846_p2;
reg   [9:0] indvar_next_reg_1620;
wire   [30:0] tmp_119_fu_891_p2;
reg   [30:0] tmp_119_reg_1625;
reg    ap_sig_cseq_ST_st18_fsm_15;
reg    ap_sig_bdd_565;
reg   [31:0] bgmodel_addr_17_reg_1630;
reg    ap_sig_cseq_ST_st19_fsm_16;
reg    ap_sig_bdd_574;
reg    ap_sig_ioackin_m_axi_bgmodel_ARREADY;
wire   [0:0] exitcond4_fu_906_p2;
reg   [0:0] ap_reg_ppstg_exitcond4_reg_1636_pp1_it1;
wire   [12:0] indvar_next1_fu_912_p2;
reg   [12:0] indvar_next1_reg_1640;
wire   [6:0] tmp_59_fu_923_p2;
reg   [6:0] tmp_59_reg_1645;
reg    ap_sig_cseq_ST_st29_fsm_24;
reg    ap_sig_bdd_594;
wire   [32:0] tmp_121_fu_959_p1;
reg   [32:0] tmp_121_reg_1651;
reg   [31:0] frame_out_addr_2_reg_1656;
wire   [0:0] exitcond5_fu_978_p2;
reg   [0:0] ap_reg_ppstg_exitcond5_reg_1662_pp2_it1;
wire   [9:0] indvar_next2_fu_984_p2;
reg   [9:0] indvar_next2_reg_1666;
wire   [30:0] tmp_125_fu_1027_p2;
reg   [30:0] tmp_125_reg_1671;
reg    ap_sig_cseq_ST_st40_fsm_33;
reg    ap_sig_bdd_614;
reg   [31:0] bgmodel_addr_18_reg_1676;
reg    ap_sig_cseq_ST_st41_fsm_34;
reg    ap_sig_bdd_623;
wire   [0:0] exitcond6_fu_1042_p2;
reg   [0:0] ap_reg_ppstg_exitcond6_reg_1682_pp3_it1;
wire   [12:0] indvar_next3_fu_1048_p2;
reg   [12:0] indvar_next3_reg_1686;
wire   [6:0] tmp_66_fu_1059_p2;
reg   [6:0] tmp_66_reg_1691;
reg    ap_sig_cseq_ST_st51_fsm_42;
reg    ap_sig_bdd_640;
wire   [32:0] tmp_127_fu_1095_p1;
reg   [32:0] tmp_127_reg_1697;
reg   [31:0] frame_out_addr_3_reg_1702;
wire   [0:0] exitcond7_fu_1114_p2;
reg   [0:0] ap_reg_ppstg_exitcond7_reg_1708_pp4_it1;
wire   [9:0] indvar_next4_fu_1120_p2;
reg   [9:0] indvar_next4_reg_1712;
wire   [30:0] tmp_131_fu_1163_p2;
reg   [30:0] tmp_131_reg_1717;
reg    ap_sig_cseq_ST_st62_fsm_51;
reg    ap_sig_bdd_660;
reg   [31:0] bgmodel_addr_19_reg_1722;
reg    ap_sig_cseq_ST_st63_fsm_52;
reg    ap_sig_bdd_669;
wire   [0:0] exitcond8_fu_1178_p2;
reg   [0:0] ap_reg_ppstg_exitcond8_reg_1728_pp5_it1;
wire   [12:0] indvar_next5_fu_1184_p2;
reg   [12:0] indvar_next5_reg_1732;
wire   [6:0] tmp_73_fu_1195_p2;
reg   [6:0] tmp_73_reg_1737;
reg    ap_sig_cseq_ST_st73_fsm_60;
reg    ap_sig_bdd_686;
wire   [32:0] tmp_133_fu_1231_p1;
reg   [32:0] tmp_133_reg_1743;
reg   [31:0] frame_out_addr_4_reg_1748;
wire   [0:0] exitcond9_fu_1250_p2;
reg   [0:0] ap_reg_ppstg_exitcond9_reg_1754_pp6_it1;
wire   [9:0] indvar_next6_fu_1256_p2;
reg   [9:0] indvar_next6_reg_1758;
wire   [30:0] tmp_137_fu_1299_p2;
reg   [30:0] tmp_137_reg_1763;
reg    ap_sig_cseq_ST_st84_fsm_69;
reg    ap_sig_bdd_706;
reg   [31:0] bgmodel_addr_20_reg_1768;
reg    ap_sig_cseq_ST_st85_fsm_70;
reg    ap_sig_bdd_715;
wire   [0:0] exitcond2_fu_1314_p2;
reg   [0:0] ap_reg_ppstg_exitcond2_reg_1774_pp7_it1;
wire   [12:0] indvar_next7_fu_1320_p2;
reg   [12:0] indvar_next7_reg_1778;
wire   [0:0] exitcond3_fu_1331_p2;
reg   [0:0] exitcond3_reg_1783;
reg    ap_sig_cseq_ST_pp8_stg0_fsm_80;
reg    ap_sig_bdd_732;
reg    ap_reg_ppiten_pp8_it0 = 1'b0;
reg    ap_reg_ppiten_pp8_it1 = 1'b0;
reg   [0:0] ap_reg_ppstg_exitcond3_reg_1783_pp8_it1;
reg    ap_reg_ppiten_pp8_it2 = 1'b0;
wire   [12:0] indvar_next8_fu_1337_p2;
wire   [31:0] part_bgmodel_q0;
reg   [31:0] part_bgmodel_load_reg_1797;
reg   [31:0] frame_out_addr_5_reg_1802;
reg    ap_sig_cseq_ST_st100_fsm_81;
reg    ap_sig_bdd_768;
wire   [0:0] exitcond10_fu_1362_p2;
reg   [0:0] exitcond10_reg_1807;
reg    ap_sig_cseq_ST_pp9_stg0_fsm_86;
reg    ap_sig_bdd_777;
reg    ap_reg_ppiten_pp9_it0 = 1'b0;
reg    ap_reg_ppiten_pp9_it1 = 1'b0;
reg   [0:0] ap_reg_ppstg_exitcond10_reg_1807_pp9_it1;
reg    ap_sig_ioackin_m_axi_frame_out_WREADY;
reg    ap_reg_ppiten_pp9_it2 = 1'b0;
wire   [9:0] indvar_next9_fu_1368_p2;
wire   [7:0] extLd_fu_1379_p3;
reg   [7:0] extLd_reg_1821;
wire   [0:0] exitcond11_fu_1387_p2;
reg   [0:0] exitcond11_reg_1826;
reg    ap_sig_cseq_ST_pp10_stg0_fsm_92;
reg    ap_sig_bdd_813;
reg    ap_reg_ppiten_pp10_it0 = 1'b0;
reg    ap_reg_ppiten_pp10_it1 = 1'b0;
reg   [0:0] ap_reg_ppstg_exitcond11_reg_1826_pp10_it1;
reg    ap_reg_ppiten_pp10_it2 = 1'b0;
wire   [12:0] indvar_next10_fu_1393_p2;
wire   [31:0] part2_bgmodel_q0;
reg   [31:0] part2_bgmodel_load_reg_1840;
reg   [31:0] frame_out_addr_6_reg_1845;
reg    ap_sig_cseq_ST_st116_fsm_93;
reg    ap_sig_bdd_849;
wire   [0:0] exitcond12_fu_1418_p2;
reg   [0:0] exitcond12_reg_1850;
reg    ap_sig_cseq_ST_pp11_stg0_fsm_98;
reg    ap_sig_bdd_858;
reg    ap_reg_ppiten_pp11_it0 = 1'b0;
reg    ap_reg_ppiten_pp11_it1 = 1'b0;
reg   [0:0] ap_reg_ppstg_exitcond12_reg_1850_pp11_it1;
reg    ap_reg_ppiten_pp11_it2 = 1'b0;
wire   [9:0] indvar_next11_fu_1424_p2;
wire   [7:0] extLd1_fu_1435_p3;
reg   [7:0] extLd1_reg_1864;
wire   [0:0] exitcond13_fu_1443_p2;
reg   [0:0] exitcond13_reg_1869;
reg    ap_sig_cseq_ST_pp12_stg0_fsm_104;
reg    ap_sig_bdd_892;
reg    ap_reg_ppiten_pp12_it0 = 1'b0;
reg    ap_reg_ppiten_pp12_it1 = 1'b0;
reg   [0:0] ap_reg_ppstg_exitcond13_reg_1869_pp12_it1;
reg    ap_reg_ppiten_pp12_it2 = 1'b0;
wire   [12:0] indvar_next12_fu_1449_p2;
wire   [31:0] part3_bgmodel_q0;
reg   [31:0] part3_bgmodel_load_reg_1883;
reg   [31:0] frame_out_addr_7_reg_1888;
reg    ap_sig_cseq_ST_st132_fsm_105;
reg    ap_sig_bdd_928;
wire   [0:0] exitcond14_fu_1474_p2;
reg   [0:0] exitcond14_reg_1893;
reg    ap_sig_cseq_ST_pp13_stg0_fsm_110;
reg    ap_sig_bdd_937;
reg    ap_reg_ppiten_pp13_it0 = 1'b0;
reg    ap_reg_ppiten_pp13_it1 = 1'b0;
reg   [0:0] ap_reg_ppstg_exitcond14_reg_1893_pp13_it1;
reg    ap_reg_ppiten_pp13_it2 = 1'b0;
wire   [9:0] indvar_next13_fu_1480_p2;
wire   [7:0] extLd2_fu_1491_p3;
reg   [7:0] extLd2_reg_1907;
wire   [0:0] exitcond15_fu_1499_p2;
reg   [0:0] exitcond15_reg_1912;
reg    ap_sig_cseq_ST_pp14_stg0_fsm_116;
reg    ap_sig_bdd_971;
reg    ap_reg_ppiten_pp14_it0 = 1'b0;
reg    ap_reg_ppiten_pp14_it1 = 1'b0;
reg   [0:0] ap_reg_ppstg_exitcond15_reg_1912_pp14_it1;
reg    ap_reg_ppiten_pp14_it2 = 1'b0;
wire   [12:0] indvar_next14_fu_1505_p2;
wire   [31:0] part4_bgmodel_q0;
reg   [31:0] part4_bgmodel_load_reg_1926;
reg   [31:0] frame_out_addr_8_reg_1931;
reg    ap_sig_cseq_ST_st148_fsm_117;
reg    ap_sig_bdd_1007;
wire   [0:0] exitcond16_fu_1530_p2;
reg   [0:0] exitcond16_reg_1936;
reg    ap_sig_cseq_ST_pp15_stg0_fsm_122;
reg    ap_sig_bdd_1016;
reg    ap_reg_ppiten_pp15_it0 = 1'b0;
reg    ap_reg_ppiten_pp15_it1 = 1'b0;
reg   [0:0] ap_reg_ppstg_exitcond16_reg_1936_pp15_it1;
reg    ap_reg_ppiten_pp15_it2 = 1'b0;
wire   [9:0] indvar_next15_fu_1536_p2;
wire   [7:0] extLd3_fu_1547_p3;
reg   [7:0] extLd3_reg_1950;
wire   [6:0] part_1_fu_1555_p2;
reg   [6:0] part_1_reg_1955;
reg    ap_sig_cseq_ST_st156_fsm_123;
reg    ap_sig_bdd_1050;
reg    ap_sig_cseq_ST_st14_fsm_13;
reg    ap_sig_bdd_1057;
reg    ap_sig_cseq_ST_st25_fsm_22;
reg    ap_sig_bdd_1069;
reg    ap_sig_cseq_ST_st36_fsm_31;
reg    ap_sig_bdd_1081;
reg    ap_sig_cseq_ST_st47_fsm_40;
reg    ap_sig_bdd_1093;
reg    ap_sig_cseq_ST_st58_fsm_49;
reg    ap_sig_bdd_1105;
reg    ap_sig_cseq_ST_st69_fsm_58;
reg    ap_sig_bdd_1117;
reg    ap_sig_cseq_ST_st80_fsm_67;
reg    ap_sig_bdd_1129;
reg    ap_sig_cseq_ST_st91_fsm_76;
reg    ap_sig_bdd_1141;
reg    ap_sig_cseq_ST_st96_fsm_79;
reg    ap_sig_bdd_1153;
wire    grp_bgsub_process_fu_688_ap_done;
wire    grp_bgsub_process_fu_697_ap_done;
wire    grp_bgsub_process_fu_706_ap_done;
wire    grp_bgsub_process_fu_715_ap_done;
reg    ap_sig_cseq_ST_st104_fsm_85;
reg    ap_sig_bdd_1177;
reg    ap_sig_ioackin_m_axi_frame_out_AWREADY;
reg    ap_sig_cseq_ST_st112_fsm_91;
reg    ap_sig_bdd_1193;
reg    ap_sig_cseq_ST_st120_fsm_97;
reg    ap_sig_bdd_1207;
reg    ap_sig_cseq_ST_st128_fsm_103;
reg    ap_sig_bdd_1218;
reg    ap_sig_cseq_ST_st136_fsm_109;
reg    ap_sig_bdd_1229;
reg    ap_sig_cseq_ST_st144_fsm_115;
reg    ap_sig_bdd_1240;
reg    ap_sig_cseq_ST_st152_fsm_121;
reg    ap_sig_bdd_1251;
reg   [12:0] part_bgmodel_address0;
reg    part_bgmodel_ce0;
reg    part_bgmodel_we0;
reg   [31:0] part_bgmodel_d0;
wire   [12:0] part_bgmodel_address1;
reg    part_bgmodel_ce1;
reg    part_bgmodel_we1;
wire   [31:0] part_bgmodel_d1;
wire   [31:0] part_bgmodel_q1;
reg   [9:0] part_frame_in_address0;
reg    part_frame_in_ce0;
reg    part_frame_in_we0;
wire   [7:0] part_frame_in_d0;
wire   [7:0] part_frame_in_q0;
reg   [9:0] part_frame_out_address0;
reg    part_frame_out_ce0;
reg    part_frame_out_we0;
wire   [0:0] part_frame_out_d0;
wire   [0:0] part_frame_out_q0;
reg   [12:0] part2_bgmodel_address0;
reg    part2_bgmodel_ce0;
reg    part2_bgmodel_we0;
reg   [31:0] part2_bgmodel_d0;
wire   [12:0] part2_bgmodel_address1;
reg    part2_bgmodel_ce1;
reg    part2_bgmodel_we1;
wire   [31:0] part2_bgmodel_d1;
wire   [31:0] part2_bgmodel_q1;
reg   [9:0] part2_frame_in_address0;
reg    part2_frame_in_ce0;
reg    part2_frame_in_we0;
wire   [7:0] part2_frame_in_d0;
wire   [7:0] part2_frame_in_q0;
reg   [9:0] part2_frame_out_address0;
reg    part2_frame_out_ce0;
reg    part2_frame_out_we0;
wire   [0:0] part2_frame_out_d0;
wire   [0:0] part2_frame_out_q0;
reg   [12:0] part3_bgmodel_address0;
reg    part3_bgmodel_ce0;
reg    part3_bgmodel_we0;
reg   [31:0] part3_bgmodel_d0;
wire   [12:0] part3_bgmodel_address1;
reg    part3_bgmodel_ce1;
reg    part3_bgmodel_we1;
wire   [31:0] part3_bgmodel_d1;
wire   [31:0] part3_bgmodel_q1;
reg   [9:0] part3_frame_in_address0;
reg    part3_frame_in_ce0;
reg    part3_frame_in_we0;
wire   [7:0] part3_frame_in_d0;
wire   [7:0] part3_frame_in_q0;
reg   [9:0] part3_frame_out_address0;
reg    part3_frame_out_ce0;
reg    part3_frame_out_we0;
wire   [0:0] part3_frame_out_d0;
wire   [0:0] part3_frame_out_q0;
reg   [12:0] part4_bgmodel_address0;
reg    part4_bgmodel_ce0;
reg    part4_bgmodel_we0;
reg   [31:0] part4_bgmodel_d0;
wire   [12:0] part4_bgmodel_address1;
reg    part4_bgmodel_ce1;
reg    part4_bgmodel_we1;
wire   [31:0] part4_bgmodel_d1;
wire   [31:0] part4_bgmodel_q1;
reg   [9:0] part4_frame_in_address0;
reg    part4_frame_in_ce0;
reg    part4_frame_in_we0;
wire   [7:0] part4_frame_in_d0;
wire   [7:0] part4_frame_in_q0;
reg   [9:0] part4_frame_out_address0;
reg    part4_frame_out_ce0;
reg    part4_frame_out_we0;
wire   [0:0] part4_frame_out_d0;
wire   [0:0] part4_frame_out_q0;
wire    grp_bgsub_process_fu_688_ap_start;
wire    grp_bgsub_process_fu_688_ap_idle;
wire    grp_bgsub_process_fu_688_ap_ready;
wire   [9:0] grp_bgsub_process_fu_688_frame_in_address0;
wire    grp_bgsub_process_fu_688_frame_in_ce0;
wire   [7:0] grp_bgsub_process_fu_688_frame_in_q0;
wire   [9:0] grp_bgsub_process_fu_688_frame_out_address0;
wire    grp_bgsub_process_fu_688_frame_out_ce0;
wire    grp_bgsub_process_fu_688_frame_out_we0;
wire   [0:0] grp_bgsub_process_fu_688_frame_out_d0;
wire   [12:0] grp_bgsub_process_fu_688_bgmodel_address0;
wire    grp_bgsub_process_fu_688_bgmodel_ce0;
wire    grp_bgsub_process_fu_688_bgmodel_we0;
wire   [31:0] grp_bgsub_process_fu_688_bgmodel_d0;
wire   [31:0] grp_bgsub_process_fu_688_bgmodel_q0;
wire   [12:0] grp_bgsub_process_fu_688_bgmodel_address1;
wire    grp_bgsub_process_fu_688_bgmodel_ce1;
wire    grp_bgsub_process_fu_688_bgmodel_we1;
wire   [31:0] grp_bgsub_process_fu_688_bgmodel_d1;
wire   [31:0] grp_bgsub_process_fu_688_bgmodel_q1;
wire   [31:0] grp_bgsub_process_fu_688_learningRate;
wire    grp_bgsub_process_fu_697_ap_start;
wire    grp_bgsub_process_fu_697_ap_idle;
wire    grp_bgsub_process_fu_697_ap_ready;
wire   [9:0] grp_bgsub_process_fu_697_frame_in_address0;
wire    grp_bgsub_process_fu_697_frame_in_ce0;
wire   [7:0] grp_bgsub_process_fu_697_frame_in_q0;
wire   [9:0] grp_bgsub_process_fu_697_frame_out_address0;
wire    grp_bgsub_process_fu_697_frame_out_ce0;
wire    grp_bgsub_process_fu_697_frame_out_we0;
wire   [0:0] grp_bgsub_process_fu_697_frame_out_d0;
wire   [12:0] grp_bgsub_process_fu_697_bgmodel_address0;
wire    grp_bgsub_process_fu_697_bgmodel_ce0;
wire    grp_bgsub_process_fu_697_bgmodel_we0;
wire   [31:0] grp_bgsub_process_fu_697_bgmodel_d0;
wire   [31:0] grp_bgsub_process_fu_697_bgmodel_q0;
wire   [12:0] grp_bgsub_process_fu_697_bgmodel_address1;
wire    grp_bgsub_process_fu_697_bgmodel_ce1;
wire    grp_bgsub_process_fu_697_bgmodel_we1;
wire   [31:0] grp_bgsub_process_fu_697_bgmodel_d1;
wire   [31:0] grp_bgsub_process_fu_697_bgmodel_q1;
wire   [31:0] grp_bgsub_process_fu_697_learningRate;
wire    grp_bgsub_process_fu_706_ap_start;
wire    grp_bgsub_process_fu_706_ap_idle;
wire    grp_bgsub_process_fu_706_ap_ready;
wire   [9:0] grp_bgsub_process_fu_706_frame_in_address0;
wire    grp_bgsub_process_fu_706_frame_in_ce0;
wire   [7:0] grp_bgsub_process_fu_706_frame_in_q0;
wire   [9:0] grp_bgsub_process_fu_706_frame_out_address0;
wire    grp_bgsub_process_fu_706_frame_out_ce0;
wire    grp_bgsub_process_fu_706_frame_out_we0;
wire   [0:0] grp_bgsub_process_fu_706_frame_out_d0;
wire   [12:0] grp_bgsub_process_fu_706_bgmodel_address0;
wire    grp_bgsub_process_fu_706_bgmodel_ce0;
wire    grp_bgsub_process_fu_706_bgmodel_we0;
wire   [31:0] grp_bgsub_process_fu_706_bgmodel_d0;
wire   [31:0] grp_bgsub_process_fu_706_bgmodel_q0;
wire   [12:0] grp_bgsub_process_fu_706_bgmodel_address1;
wire    grp_bgsub_process_fu_706_bgmodel_ce1;
wire    grp_bgsub_process_fu_706_bgmodel_we1;
wire   [31:0] grp_bgsub_process_fu_706_bgmodel_d1;
wire   [31:0] grp_bgsub_process_fu_706_bgmodel_q1;
wire   [31:0] grp_bgsub_process_fu_706_learningRate;
wire    grp_bgsub_process_fu_715_ap_start;
wire    grp_bgsub_process_fu_715_ap_idle;
wire    grp_bgsub_process_fu_715_ap_ready;
wire   [9:0] grp_bgsub_process_fu_715_frame_in_address0;
wire    grp_bgsub_process_fu_715_frame_in_ce0;
wire   [7:0] grp_bgsub_process_fu_715_frame_in_q0;
wire   [9:0] grp_bgsub_process_fu_715_frame_out_address0;
wire    grp_bgsub_process_fu_715_frame_out_ce0;
wire    grp_bgsub_process_fu_715_frame_out_we0;
wire   [0:0] grp_bgsub_process_fu_715_frame_out_d0;
wire   [12:0] grp_bgsub_process_fu_715_bgmodel_address0;
wire    grp_bgsub_process_fu_715_bgmodel_ce0;
wire    grp_bgsub_process_fu_715_bgmodel_we0;
wire   [31:0] grp_bgsub_process_fu_715_bgmodel_d0;
wire   [31:0] grp_bgsub_process_fu_715_bgmodel_q0;
wire   [12:0] grp_bgsub_process_fu_715_bgmodel_address1;
wire    grp_bgsub_process_fu_715_bgmodel_ce1;
wire    grp_bgsub_process_fu_715_bgmodel_we1;
wire   [31:0] grp_bgsub_process_fu_715_bgmodel_d1;
wire   [31:0] grp_bgsub_process_fu_715_bgmodel_q1;
wire   [31:0] grp_bgsub_process_fu_715_learningRate;
reg   [19:0] p_reg_468;
reg   [31:0] learningRate2_reg_479;
reg    ap_sig_cseq_ST_st6_fsm_5;
reg    ap_sig_bdd_1486;
reg    ap_sig_bdd_1489;
reg   [6:0] part_reg_492;
reg    ap_sig_cseq_ST_st160_fsm_127;
reg    ap_sig_bdd_1502;
reg   [9:0] indvar_phi_fu_508_p4;
reg   [12:0] indvar9_phi_fu_520_p4;
reg   [9:0] indvar1_phi_fu_532_p4;
reg   [12:0] indvar2_phi_fu_544_p4;
reg   [9:0] indvar3_phi_fu_556_p4;
reg   [12:0] indvar4_phi_fu_568_p4;
reg   [9:0] indvar5_phi_fu_580_p4;
reg   [12:0] indvar6_phi_fu_592_p4;
reg    grp_bgsub_process_fu_688_ap_start_ap_start_reg = 1'b0;
reg    ap_sig_cseq_ST_st95_fsm_78;
reg    ap_sig_bdd_1547;
reg    grp_bgsub_process_fu_697_ap_start_ap_start_reg = 1'b0;
reg    grp_bgsub_process_fu_706_ap_start_ap_start_reg = 1'b0;
reg    grp_bgsub_process_fu_715_ap_start_ap_start_reg = 1'b0;
wire   [63:0] tmp_58_fu_852_p1;
wire   [63:0] tmp_62_fu_918_p1;
wire   [63:0] tmp_65_fu_990_p1;
wire   [63:0] tmp_69_fu_1054_p1;
wire   [63:0] tmp_72_fu_1126_p1;
wire   [63:0] tmp_76_fu_1190_p1;
wire   [63:0] tmp_79_fu_1262_p1;
wire   [63:0] tmp_82_fu_1326_p1;
wire   [63:0] tmp_83_fu_1343_p1;
wire   [63:0] tmp_85_fu_1374_p1;
wire   [63:0] tmp_87_fu_1399_p1;
wire   [63:0] tmp_89_fu_1430_p1;
wire   [63:0] tmp_91_fu_1455_p1;
wire   [63:0] tmp_93_fu_1486_p1;
wire   [63:0] tmp_95_fu_1511_p1;
wire   [63:0] tmp_97_fu_1542_p1;
wire   [63:0] tmp_114_fu_762_p1;
wire  signed [63:0] tmp_117_fu_830_p1;
wire   [63:0] tmp_120_fu_896_p1;
wire  signed [63:0] tmp_123_fu_968_p1;
wire   [63:0] tmp_126_fu_1032_p1;
wire  signed [63:0] tmp_129_fu_1104_p1;
wire   [63:0] tmp_132_fu_1168_p1;
wire  signed [63:0] tmp_135_fu_1240_p1;
wire   [63:0] tmp_138_fu_1304_p1;
wire  signed [63:0] tmp_140_fu_1352_p1;
wire  signed [63:0] tmp_142_fu_1408_p1;
wire  signed [63:0] tmp_144_fu_1464_p1;
wire  signed [63:0] tmp_146_fu_1520_p1;
reg    ap_reg_ioackin_m_axi_bgmodel_AWREADY = 1'b0;
reg    ap_reg_ioackin_m_axi_bgmodel_WREADY = 1'b0;
reg    ap_reg_ioackin_m_axi_bgmodel_ARREADY = 1'b0;
reg    ap_reg_ioackin_m_axi_frame_out_ARREADY = 1'b0;
reg    ap_sig_ioackin_m_axi_frame_out_ARREADY;
reg    ap_sig_cseq_ST_st8_fsm_7;
reg    ap_sig_bdd_1732;
reg    ap_sig_cseq_ST_st30_fsm_25;
reg    ap_sig_bdd_1747;
reg    ap_sig_cseq_ST_st52_fsm_43;
reg    ap_sig_bdd_1760;
reg    ap_sig_cseq_ST_st74_fsm_61;
reg    ap_sig_bdd_1773;
reg    ap_reg_ioackin_m_axi_frame_out_AWREADY = 1'b0;
reg    ap_reg_ioackin_m_axi_frame_out_WREADY = 1'b0;
wire   [29:0] tmp_113_fu_748_p4;
wire   [15:0] p_shl_fu_791_p3;
wire   [13:0] p_shl2_fu_803_p3;
wire   [16:0] p_shl_cast_fu_799_p1;
wire   [16:0] p_shl2_cast_fu_811_p1;
wire   [16:0] tmp_55_fu_815_p2;
wire   [32:0] tmp_116_fu_825_p2;
wire   [18:0] p_shl3_fu_857_p3;
wire   [16:0] p_shl4_fu_869_p3;
wire   [19:0] p_shl3_cast_fu_865_p1;
wire   [19:0] p_shl4_cast_fu_877_p1;
wire   [19:0] tmp_56_fu_881_p2;
wire   [30:0] tmp_118_fu_887_p1;
wire   [15:0] p_shl5_fu_929_p3;
wire   [13:0] p_shl6_fu_941_p3;
wire   [16:0] p_shl5_cast_fu_937_p1;
wire   [16:0] p_shl6_cast_fu_949_p1;
wire   [16:0] tmp_60_fu_953_p2;
wire   [32:0] tmp_122_fu_963_p2;
wire   [18:0] p_shl7_fu_995_p3;
wire   [16:0] p_shl8_fu_1006_p3;
wire   [19:0] p_shl7_cast_fu_1002_p1;
wire   [19:0] p_shl8_cast_fu_1013_p1;
wire   [19:0] tmp_63_fu_1017_p2;
wire   [30:0] tmp_124_fu_1023_p1;
wire   [15:0] p_shl9_fu_1065_p3;
wire   [13:0] p_shl1_fu_1077_p3;
wire   [16:0] p_shl9_cast_fu_1073_p1;
wire   [16:0] p_shl10_cast_fu_1085_p1;
wire   [16:0] tmp_67_fu_1089_p2;
wire   [32:0] tmp_128_fu_1099_p2;
wire   [18:0] p_shl10_fu_1131_p3;
wire   [16:0] p_shl11_fu_1142_p3;
wire   [19:0] p_shl11_cast_fu_1138_p1;
wire   [19:0] p_shl12_cast_fu_1149_p1;
wire   [19:0] tmp_70_fu_1153_p2;
wire   [30:0] tmp_130_fu_1159_p1;
wire   [15:0] p_shl12_fu_1201_p3;
wire   [13:0] p_shl13_fu_1213_p3;
wire   [16:0] p_shl13_cast_fu_1209_p1;
wire   [16:0] p_shl14_cast_fu_1221_p1;
wire   [16:0] tmp_74_fu_1225_p2;
wire   [32:0] tmp_134_fu_1235_p2;
wire   [18:0] p_shl14_fu_1267_p3;
wire   [16:0] p_shl15_fu_1278_p3;
wire   [19:0] p_shl15_cast_fu_1274_p1;
wire   [19:0] p_shl16_cast_fu_1285_p1;
wire   [19:0] tmp_77_fu_1289_p2;
wire   [30:0] tmp_136_fu_1295_p1;
wire   [32:0] tmp_139_fu_1348_p2;
wire   [32:0] tmp_141_fu_1404_p2;
wire   [32:0] tmp_143_fu_1460_p2;
wire   [32:0] tmp_145_fu_1516_p2;
reg   [127:0] ap_NS_fsm;
reg    ap_sig_bdd_1622;
reg    ap_sig_bdd_1662;
reg    ap_sig_bdd_1677;
reg    ap_sig_bdd_1693;
reg    ap_sig_bdd_1709;
reg    ap_sig_bdd_1633;
reg    ap_sig_bdd_1668;
reg    ap_sig_bdd_1684;
reg    ap_sig_bdd_1700;
reg    ap_sig_bdd_1716;
reg    ap_sig_bdd_2768;
reg    ap_sig_bdd_1792;
reg    ap_sig_bdd_1805;
reg    ap_sig_bdd_1820;
reg    ap_sig_bdd_1835;


bgsub_Block_proc_part_bgmodel #(
    .DataWidth( 32 ),
    .AddressRange( 5120 ),
    .AddressWidth( 13 ))
part_bgmodel_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( part_bgmodel_address0 ),
    .ce0( part_bgmodel_ce0 ),
    .we0( part_bgmodel_we0 ),
    .d0( part_bgmodel_d0 ),
    .q0( part_bgmodel_q0 ),
    .address1( part_bgmodel_address1 ),
    .ce1( part_bgmodel_ce1 ),
    .we1( part_bgmodel_we1 ),
    .d1( part_bgmodel_d1 ),
    .q1( part_bgmodel_q1 )
);

bgsub_Block_proc_part_frame_in #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
part_frame_in_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( part_frame_in_address0 ),
    .ce0( part_frame_in_ce0 ),
    .we0( part_frame_in_we0 ),
    .d0( part_frame_in_d0 ),
    .q0( part_frame_in_q0 )
);

bgsub_Block_proc_part_frame_out #(
    .DataWidth( 1 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
part_frame_out_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( part_frame_out_address0 ),
    .ce0( part_frame_out_ce0 ),
    .we0( part_frame_out_we0 ),
    .d0( part_frame_out_d0 ),
    .q0( part_frame_out_q0 )
);

bgsub_Block_proc_part_bgmodel #(
    .DataWidth( 32 ),
    .AddressRange( 5120 ),
    .AddressWidth( 13 ))
part2_bgmodel_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( part2_bgmodel_address0 ),
    .ce0( part2_bgmodel_ce0 ),
    .we0( part2_bgmodel_we0 ),
    .d0( part2_bgmodel_d0 ),
    .q0( part2_bgmodel_q0 ),
    .address1( part2_bgmodel_address1 ),
    .ce1( part2_bgmodel_ce1 ),
    .we1( part2_bgmodel_we1 ),
    .d1( part2_bgmodel_d1 ),
    .q1( part2_bgmodel_q1 )
);

bgsub_Block_proc_part_frame_in #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
part2_frame_in_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( part2_frame_in_address0 ),
    .ce0( part2_frame_in_ce0 ),
    .we0( part2_frame_in_we0 ),
    .d0( part2_frame_in_d0 ),
    .q0( part2_frame_in_q0 )
);

bgsub_Block_proc_part_frame_out #(
    .DataWidth( 1 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
part2_frame_out_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( part2_frame_out_address0 ),
    .ce0( part2_frame_out_ce0 ),
    .we0( part2_frame_out_we0 ),
    .d0( part2_frame_out_d0 ),
    .q0( part2_frame_out_q0 )
);

bgsub_Block_proc_part_bgmodel #(
    .DataWidth( 32 ),
    .AddressRange( 5120 ),
    .AddressWidth( 13 ))
part3_bgmodel_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( part3_bgmodel_address0 ),
    .ce0( part3_bgmodel_ce0 ),
    .we0( part3_bgmodel_we0 ),
    .d0( part3_bgmodel_d0 ),
    .q0( part3_bgmodel_q0 ),
    .address1( part3_bgmodel_address1 ),
    .ce1( part3_bgmodel_ce1 ),
    .we1( part3_bgmodel_we1 ),
    .d1( part3_bgmodel_d1 ),
    .q1( part3_bgmodel_q1 )
);

bgsub_Block_proc_part_frame_in #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
part3_frame_in_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( part3_frame_in_address0 ),
    .ce0( part3_frame_in_ce0 ),
    .we0( part3_frame_in_we0 ),
    .d0( part3_frame_in_d0 ),
    .q0( part3_frame_in_q0 )
);

bgsub_Block_proc_part_frame_out #(
    .DataWidth( 1 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
part3_frame_out_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( part3_frame_out_address0 ),
    .ce0( part3_frame_out_ce0 ),
    .we0( part3_frame_out_we0 ),
    .d0( part3_frame_out_d0 ),
    .q0( part3_frame_out_q0 )
);

bgsub_Block_proc_part_bgmodel #(
    .DataWidth( 32 ),
    .AddressRange( 5120 ),
    .AddressWidth( 13 ))
part4_bgmodel_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( part4_bgmodel_address0 ),
    .ce0( part4_bgmodel_ce0 ),
    .we0( part4_bgmodel_we0 ),
    .d0( part4_bgmodel_d0 ),
    .q0( part4_bgmodel_q0 ),
    .address1( part4_bgmodel_address1 ),
    .ce1( part4_bgmodel_ce1 ),
    .we1( part4_bgmodel_we1 ),
    .d1( part4_bgmodel_d1 ),
    .q1( part4_bgmodel_q1 )
);

bgsub_Block_proc_part_frame_in #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
part4_frame_in_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( part4_frame_in_address0 ),
    .ce0( part4_frame_in_ce0 ),
    .we0( part4_frame_in_we0 ),
    .d0( part4_frame_in_d0 ),
    .q0( part4_frame_in_q0 )
);

bgsub_Block_proc_part_frame_out #(
    .DataWidth( 1 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
part4_frame_out_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( part4_frame_out_address0 ),
    .ce0( part4_frame_out_ce0 ),
    .we0( part4_frame_out_we0 ),
    .d0( part4_frame_out_d0 ),
    .q0( part4_frame_out_q0 )
);

bgsub_process grp_bgsub_process_fu_688(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .ap_start( grp_bgsub_process_fu_688_ap_start ),
    .ap_done( grp_bgsub_process_fu_688_ap_done ),
    .ap_idle( grp_bgsub_process_fu_688_ap_idle ),
    .ap_ready( grp_bgsub_process_fu_688_ap_ready ),
    .frame_in_address0( grp_bgsub_process_fu_688_frame_in_address0 ),
    .frame_in_ce0( grp_bgsub_process_fu_688_frame_in_ce0 ),
    .frame_in_q0( grp_bgsub_process_fu_688_frame_in_q0 ),
    .frame_out_address0( grp_bgsub_process_fu_688_frame_out_address0 ),
    .frame_out_ce0( grp_bgsub_process_fu_688_frame_out_ce0 ),
    .frame_out_we0( grp_bgsub_process_fu_688_frame_out_we0 ),
    .frame_out_d0( grp_bgsub_process_fu_688_frame_out_d0 ),
    .bgmodel_address0( grp_bgsub_process_fu_688_bgmodel_address0 ),
    .bgmodel_ce0( grp_bgsub_process_fu_688_bgmodel_ce0 ),
    .bgmodel_we0( grp_bgsub_process_fu_688_bgmodel_we0 ),
    .bgmodel_d0( grp_bgsub_process_fu_688_bgmodel_d0 ),
    .bgmodel_q0( grp_bgsub_process_fu_688_bgmodel_q0 ),
    .bgmodel_address1( grp_bgsub_process_fu_688_bgmodel_address1 ),
    .bgmodel_ce1( grp_bgsub_process_fu_688_bgmodel_ce1 ),
    .bgmodel_we1( grp_bgsub_process_fu_688_bgmodel_we1 ),
    .bgmodel_d1( grp_bgsub_process_fu_688_bgmodel_d1 ),
    .bgmodel_q1( grp_bgsub_process_fu_688_bgmodel_q1 ),
    .learningRate( grp_bgsub_process_fu_688_learningRate )
);

bgsub_process grp_bgsub_process_fu_697(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .ap_start( grp_bgsub_process_fu_697_ap_start ),
    .ap_done( grp_bgsub_process_fu_697_ap_done ),
    .ap_idle( grp_bgsub_process_fu_697_ap_idle ),
    .ap_ready( grp_bgsub_process_fu_697_ap_ready ),
    .frame_in_address0( grp_bgsub_process_fu_697_frame_in_address0 ),
    .frame_in_ce0( grp_bgsub_process_fu_697_frame_in_ce0 ),
    .frame_in_q0( grp_bgsub_process_fu_697_frame_in_q0 ),
    .frame_out_address0( grp_bgsub_process_fu_697_frame_out_address0 ),
    .frame_out_ce0( grp_bgsub_process_fu_697_frame_out_ce0 ),
    .frame_out_we0( grp_bgsub_process_fu_697_frame_out_we0 ),
    .frame_out_d0( grp_bgsub_process_fu_697_frame_out_d0 ),
    .bgmodel_address0( grp_bgsub_process_fu_697_bgmodel_address0 ),
    .bgmodel_ce0( grp_bgsub_process_fu_697_bgmodel_ce0 ),
    .bgmodel_we0( grp_bgsub_process_fu_697_bgmodel_we0 ),
    .bgmodel_d0( grp_bgsub_process_fu_697_bgmodel_d0 ),
    .bgmodel_q0( grp_bgsub_process_fu_697_bgmodel_q0 ),
    .bgmodel_address1( grp_bgsub_process_fu_697_bgmodel_address1 ),
    .bgmodel_ce1( grp_bgsub_process_fu_697_bgmodel_ce1 ),
    .bgmodel_we1( grp_bgsub_process_fu_697_bgmodel_we1 ),
    .bgmodel_d1( grp_bgsub_process_fu_697_bgmodel_d1 ),
    .bgmodel_q1( grp_bgsub_process_fu_697_bgmodel_q1 ),
    .learningRate( grp_bgsub_process_fu_697_learningRate )
);

bgsub_process grp_bgsub_process_fu_706(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .ap_start( grp_bgsub_process_fu_706_ap_start ),
    .ap_done( grp_bgsub_process_fu_706_ap_done ),
    .ap_idle( grp_bgsub_process_fu_706_ap_idle ),
    .ap_ready( grp_bgsub_process_fu_706_ap_ready ),
    .frame_in_address0( grp_bgsub_process_fu_706_frame_in_address0 ),
    .frame_in_ce0( grp_bgsub_process_fu_706_frame_in_ce0 ),
    .frame_in_q0( grp_bgsub_process_fu_706_frame_in_q0 ),
    .frame_out_address0( grp_bgsub_process_fu_706_frame_out_address0 ),
    .frame_out_ce0( grp_bgsub_process_fu_706_frame_out_ce0 ),
    .frame_out_we0( grp_bgsub_process_fu_706_frame_out_we0 ),
    .frame_out_d0( grp_bgsub_process_fu_706_frame_out_d0 ),
    .bgmodel_address0( grp_bgsub_process_fu_706_bgmodel_address0 ),
    .bgmodel_ce0( grp_bgsub_process_fu_706_bgmodel_ce0 ),
    .bgmodel_we0( grp_bgsub_process_fu_706_bgmodel_we0 ),
    .bgmodel_d0( grp_bgsub_process_fu_706_bgmodel_d0 ),
    .bgmodel_q0( grp_bgsub_process_fu_706_bgmodel_q0 ),
    .bgmodel_address1( grp_bgsub_process_fu_706_bgmodel_address1 ),
    .bgmodel_ce1( grp_bgsub_process_fu_706_bgmodel_ce1 ),
    .bgmodel_we1( grp_bgsub_process_fu_706_bgmodel_we1 ),
    .bgmodel_d1( grp_bgsub_process_fu_706_bgmodel_d1 ),
    .bgmodel_q1( grp_bgsub_process_fu_706_bgmodel_q1 ),
    .learningRate( grp_bgsub_process_fu_706_learningRate )
);

bgsub_process grp_bgsub_process_fu_715(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .ap_start( grp_bgsub_process_fu_715_ap_start ),
    .ap_done( grp_bgsub_process_fu_715_ap_done ),
    .ap_idle( grp_bgsub_process_fu_715_ap_idle ),
    .ap_ready( grp_bgsub_process_fu_715_ap_ready ),
    .frame_in_address0( grp_bgsub_process_fu_715_frame_in_address0 ),
    .frame_in_ce0( grp_bgsub_process_fu_715_frame_in_ce0 ),
    .frame_in_q0( grp_bgsub_process_fu_715_frame_in_q0 ),
    .frame_out_address0( grp_bgsub_process_fu_715_frame_out_address0 ),
    .frame_out_ce0( grp_bgsub_process_fu_715_frame_out_ce0 ),
    .frame_out_we0( grp_bgsub_process_fu_715_frame_out_we0 ),
    .frame_out_d0( grp_bgsub_process_fu_715_frame_out_d0 ),
    .bgmodel_address0( grp_bgsub_process_fu_715_bgmodel_address0 ),
    .bgmodel_ce0( grp_bgsub_process_fu_715_bgmodel_ce0 ),
    .bgmodel_we0( grp_bgsub_process_fu_715_bgmodel_we0 ),
    .bgmodel_d0( grp_bgsub_process_fu_715_bgmodel_d0 ),
    .bgmodel_q0( grp_bgsub_process_fu_715_bgmodel_q0 ),
    .bgmodel_address1( grp_bgsub_process_fu_715_bgmodel_address1 ),
    .bgmodel_ce1( grp_bgsub_process_fu_715_bgmodel_ce1 ),
    .bgmodel_we1( grp_bgsub_process_fu_715_bgmodel_we1 ),
    .bgmodel_d1( grp_bgsub_process_fu_715_bgmodel_d1 ),
    .bgmodel_q1( grp_bgsub_process_fu_715_bgmodel_q1 ),
    .learningRate( grp_bgsub_process_fu_715_learningRate )
);



always @ (posedge ap_clk) begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) & (ap_const_lv1_0 == tmp_54_fu_785_p2))) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ioackin_m_axi_bgmodel_ARREADY
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_m_axi_bgmodel_ARREADY <= ap_const_logic_0;
    end else begin
        if ((((ap_const_logic_1 == ap_sig_cseq_ST_st19_fsm_16) & ~(ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_ARREADY)) | (~(ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_ARREADY) & (ap_const_logic_1 == ap_sig_cseq_ST_st41_fsm_34)) | (~(ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_ARREADY) & (ap_const_logic_1 == ap_sig_cseq_ST_st63_fsm_52)) | (~(ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_ARREADY) & (ap_const_logic_1 == ap_sig_cseq_ST_st85_fsm_70)))) begin
            ap_reg_ioackin_m_axi_bgmodel_ARREADY <= ap_const_logic_0;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st19_fsm_16) & (ap_const_logic_1 == m_axi_bgmodel_ARREADY)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st41_fsm_34) & (ap_const_logic_1 == m_axi_bgmodel_ARREADY)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st63_fsm_52) & (ap_const_logic_1 == m_axi_bgmodel_ARREADY)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st85_fsm_70) & (ap_const_logic_1 == m_axi_bgmodel_ARREADY)))) begin
            ap_reg_ioackin_m_axi_bgmodel_ARREADY <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ioackin_m_axi_bgmodel_AWREADY
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_m_axi_bgmodel_AWREADY <= ap_const_logic_0;
    end else begin
        if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == init) & ~(ap_sig_bdd_502 | (~(ap_const_lv1_0 == init) & (ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_AWREADY)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st96_fsm_79) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_AWREADY) | (ap_const_logic_0 == grp_bgsub_process_fu_688_ap_done) | (ap_const_logic_0 == grp_bgsub_process_fu_697_ap_done) | (ap_const_logic_0 == grp_bgsub_process_fu_706_ap_done) | (ap_const_logic_0 == grp_bgsub_process_fu_715_ap_done))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st112_fsm_91) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_AWREADY) | (m_axi_frame_out_BVALID == ap_const_logic_0))) | (~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_AWREADY) | (m_axi_frame_out_BVALID == ap_const_logic_0)) & (ap_const_logic_1 == ap_sig_cseq_ST_st128_fsm_103)) | (~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_AWREADY) | (m_axi_frame_out_BVALID == ap_const_logic_0)) & (ap_const_logic_1 == ap_sig_cseq_ST_st144_fsm_115)))) begin
            ap_reg_ioackin_m_axi_bgmodel_AWREADY <= ap_const_logic_0;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == init) & (ap_const_logic_1 == m_axi_bgmodel_AWREADY) & ~ap_sig_bdd_502) | ((ap_const_logic_1 == ap_sig_cseq_ST_st96_fsm_79) & (ap_const_logic_1 == m_axi_bgmodel_AWREADY) & ~((ap_const_logic_0 == grp_bgsub_process_fu_688_ap_done) | (ap_const_logic_0 == grp_bgsub_process_fu_697_ap_done) | (ap_const_logic_0 == grp_bgsub_process_fu_706_ap_done) | (ap_const_logic_0 == grp_bgsub_process_fu_715_ap_done))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st112_fsm_91) & ~(m_axi_frame_out_BVALID == ap_const_logic_0) & (ap_const_logic_1 == m_axi_bgmodel_AWREADY)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st128_fsm_103) & ~(m_axi_frame_out_BVALID == ap_const_logic_0) & (ap_const_logic_1 == m_axi_bgmodel_AWREADY)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st144_fsm_115) & ~(m_axi_frame_out_BVALID == ap_const_logic_0) & (ap_const_logic_1 == m_axi_bgmodel_AWREADY)))) begin
            ap_reg_ioackin_m_axi_bgmodel_AWREADY <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ioackin_m_axi_bgmodel_WREADY
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_m_axi_bgmodel_WREADY <= ap_const_logic_0;
    end else begin
        if ((((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (ap_const_lv1_0 == exitcond_fu_773_p2) & ~((ap_const_lv1_0 == exitcond_fu_773_p2) & (ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond3_reg_1783_pp8_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp8_it2) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond3_reg_1783_pp8_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp8_it2))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond11_reg_1826_pp10_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp10_it2) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond11_reg_1826_pp10_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp10_it2))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond13_reg_1869_pp12_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp12_it2) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond13_reg_1869_pp12_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp12_it2))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond15_reg_1912_pp14_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp14_it2) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond15_reg_1912_pp14_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp14_it2))))) begin
            ap_reg_ioackin_m_axi_bgmodel_WREADY <= ap_const_logic_0;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (ap_const_lv1_0 == exitcond_fu_773_p2) & (ap_const_logic_1 == m_axi_bgmodel_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond3_reg_1783_pp8_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp8_it2) & (ap_const_logic_1 == m_axi_bgmodel_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond11_reg_1826_pp10_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp10_it2) & (ap_const_logic_1 == m_axi_bgmodel_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond13_reg_1869_pp12_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp12_it2) & (ap_const_logic_1 == m_axi_bgmodel_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond15_reg_1912_pp14_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp14_it2) & (ap_const_logic_1 == m_axi_bgmodel_WREADY)))) begin
            ap_reg_ioackin_m_axi_bgmodel_WREADY <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ioackin_m_axi_frame_out_ARREADY
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_m_axi_frame_out_ARREADY <= ap_const_logic_0;
    end else begin
        if ((((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7) & ~(ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_ARREADY)) | (~(ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_ARREADY) & (ap_const_logic_1 == ap_sig_cseq_ST_st30_fsm_25)) | (~(ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_ARREADY) & (ap_const_logic_1 == ap_sig_cseq_ST_st52_fsm_43)) | (~(ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_ARREADY) & (ap_const_logic_1 == ap_sig_cseq_ST_st74_fsm_61)))) begin
            ap_reg_ioackin_m_axi_frame_out_ARREADY <= ap_const_logic_0;
        end else if ((((ap_const_logic_1 == m_axi_frame_out_ARREADY) & (ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7)) | ((ap_const_logic_1 == m_axi_frame_out_ARREADY) & (ap_const_logic_1 == ap_sig_cseq_ST_st30_fsm_25)) | ((ap_const_logic_1 == m_axi_frame_out_ARREADY) & (ap_const_logic_1 == ap_sig_cseq_ST_st52_fsm_43)) | ((ap_const_logic_1 == m_axi_frame_out_ARREADY) & (ap_const_logic_1 == ap_sig_cseq_ST_st74_fsm_61)))) begin
            ap_reg_ioackin_m_axi_frame_out_ARREADY <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ioackin_m_axi_frame_out_AWREADY
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_m_axi_frame_out_AWREADY <= ap_const_logic_0;
    end else begin
        if ((((ap_const_logic_1 == ap_sig_cseq_ST_st104_fsm_85) & ~((m_axi_bgmodel_BVALID == ap_const_logic_0) | (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_AWREADY))) | (~((m_axi_bgmodel_BVALID == ap_const_logic_0) | (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_AWREADY)) & (ap_const_logic_1 == ap_sig_cseq_ST_st120_fsm_97)) | (~((m_axi_bgmodel_BVALID == ap_const_logic_0) | (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_AWREADY)) & (ap_const_logic_1 == ap_sig_cseq_ST_st136_fsm_109)) | (~((m_axi_bgmodel_BVALID == ap_const_logic_0) | (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_AWREADY)) & (ap_const_logic_1 == ap_sig_cseq_ST_st152_fsm_121)))) begin
            ap_reg_ioackin_m_axi_frame_out_AWREADY <= ap_const_logic_0;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st104_fsm_85) & (ap_const_logic_1 == m_axi_frame_out_AWREADY) & ~(m_axi_bgmodel_BVALID == ap_const_logic_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st120_fsm_97) & (ap_const_logic_1 == m_axi_frame_out_AWREADY) & ~(m_axi_bgmodel_BVALID == ap_const_logic_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st136_fsm_109) & (ap_const_logic_1 == m_axi_frame_out_AWREADY) & ~(m_axi_bgmodel_BVALID == ap_const_logic_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st152_fsm_121) & (ap_const_logic_1 == m_axi_frame_out_AWREADY) & ~(m_axi_bgmodel_BVALID == ap_const_logic_0)))) begin
            ap_reg_ioackin_m_axi_frame_out_AWREADY <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ioackin_m_axi_frame_out_WREADY
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_m_axi_frame_out_WREADY <= ap_const_logic_0;
    end else begin
        if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond10_reg_1807_pp9_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp9_it2) & ~((ap_const_lv1_0 == ap_reg_ppstg_exitcond10_reg_1807_pp9_it1) & (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp9_it2))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond12_reg_1850_pp11_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp11_it2) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond12_reg_1850_pp11_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp11_it2))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond14_reg_1893_pp13_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp13_it2) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond14_reg_1893_pp13_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp13_it2))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond16_reg_1936_pp15_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp15_it2) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond16_reg_1936_pp15_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp15_it2))))) begin
            ap_reg_ioackin_m_axi_frame_out_WREADY <= ap_const_logic_0;
        end else if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond10_reg_1807_pp9_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp9_it2) & (ap_const_logic_1 == m_axi_frame_out_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond12_reg_1850_pp11_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp11_it2) & (ap_const_logic_1 == m_axi_frame_out_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond14_reg_1893_pp13_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp13_it2) & (ap_const_logic_1 == m_axi_frame_out_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond16_reg_1936_pp15_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp15_it2) & (ap_const_logic_1 == m_axi_frame_out_WREADY)))) begin
            ap_reg_ioackin_m_axi_frame_out_WREADY <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_14) & ~(ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & ~(ap_const_lv1_0 == exitcond1_fu_840_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13)) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_14) & ~(ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & (ap_const_lv1_0 == exitcond1_fu_840_p2))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_1;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_14) & ~(ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & ~(ap_const_lv1_0 == exitcond1_fu_840_p2)))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13)) begin
            ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp10_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp10_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp10_stg0_fsm_92) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond11_reg_1826_pp10_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp10_it2)) & ~(ap_const_lv1_0 == exitcond11_fu_1387_p2))) begin
            ap_reg_ppiten_pp10_it0 <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st112_fsm_91) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_AWREADY) | (m_axi_frame_out_BVALID == ap_const_logic_0)))) begin
            ap_reg_ppiten_pp10_it0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp10_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp10_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp10_stg0_fsm_92) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond11_reg_1826_pp10_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp10_it2)) & (ap_const_lv1_0 == exitcond11_fu_1387_p2))) begin
            ap_reg_ppiten_pp10_it1 <= ap_const_logic_1;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st112_fsm_91) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_AWREADY) | (m_axi_frame_out_BVALID == ap_const_logic_0))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp10_stg0_fsm_92) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond11_reg_1826_pp10_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp10_it2)) & ~(ap_const_lv1_0 == exitcond11_fu_1387_p2)))) begin
            ap_reg_ppiten_pp10_it1 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp10_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp10_it2 <= ap_const_logic_0;
    end else begin
        if (~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond11_reg_1826_pp10_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp10_it2))) begin
            ap_reg_ppiten_pp10_it2 <= ap_reg_ppiten_pp10_it1;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st112_fsm_91) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_AWREADY) | (m_axi_frame_out_BVALID == ap_const_logic_0)))) begin
            ap_reg_ppiten_pp10_it2 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp11_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp11_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp11_stg0_fsm_98) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond12_reg_1850_pp11_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp11_it2)) & ~(ap_const_lv1_0 == exitcond12_fu_1418_p2))) begin
            ap_reg_ppiten_pp11_it0 <= ap_const_logic_0;
        end else if ((~((m_axi_bgmodel_BVALID == ap_const_logic_0) | (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_AWREADY)) & (ap_const_logic_1 == ap_sig_cseq_ST_st120_fsm_97))) begin
            ap_reg_ppiten_pp11_it0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp11_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp11_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp11_stg0_fsm_98) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond12_reg_1850_pp11_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp11_it2)) & (ap_const_lv1_0 == exitcond12_fu_1418_p2))) begin
            ap_reg_ppiten_pp11_it1 <= ap_const_logic_1;
        end else if (((~((m_axi_bgmodel_BVALID == ap_const_logic_0) | (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_AWREADY)) & (ap_const_logic_1 == ap_sig_cseq_ST_st120_fsm_97)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp11_stg0_fsm_98) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond12_reg_1850_pp11_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp11_it2)) & ~(ap_const_lv1_0 == exitcond12_fu_1418_p2)))) begin
            ap_reg_ppiten_pp11_it1 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp11_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp11_it2 <= ap_const_logic_0;
    end else begin
        if (~((ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond12_reg_1850_pp11_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp11_it2))) begin
            ap_reg_ppiten_pp11_it2 <= ap_reg_ppiten_pp11_it1;
        end else if ((~((m_axi_bgmodel_BVALID == ap_const_logic_0) | (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_AWREADY)) & (ap_const_logic_1 == ap_sig_cseq_ST_st120_fsm_97))) begin
            ap_reg_ppiten_pp11_it2 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp12_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp12_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp12_stg0_fsm_104) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond13_reg_1869_pp12_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp12_it2)) & ~(ap_const_lv1_0 == exitcond13_fu_1443_p2))) begin
            ap_reg_ppiten_pp12_it0 <= ap_const_logic_0;
        end else if ((~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_AWREADY) | (m_axi_frame_out_BVALID == ap_const_logic_0)) & (ap_const_logic_1 == ap_sig_cseq_ST_st128_fsm_103))) begin
            ap_reg_ppiten_pp12_it0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp12_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp12_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp12_stg0_fsm_104) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond13_reg_1869_pp12_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp12_it2)) & (ap_const_lv1_0 == exitcond13_fu_1443_p2))) begin
            ap_reg_ppiten_pp12_it1 <= ap_const_logic_1;
        end else if (((~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_AWREADY) | (m_axi_frame_out_BVALID == ap_const_logic_0)) & (ap_const_logic_1 == ap_sig_cseq_ST_st128_fsm_103)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp12_stg0_fsm_104) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond13_reg_1869_pp12_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp12_it2)) & ~(ap_const_lv1_0 == exitcond13_fu_1443_p2)))) begin
            ap_reg_ppiten_pp12_it1 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp12_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp12_it2 <= ap_const_logic_0;
    end else begin
        if (~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond13_reg_1869_pp12_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp12_it2))) begin
            ap_reg_ppiten_pp12_it2 <= ap_reg_ppiten_pp12_it1;
        end else if ((~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_AWREADY) | (m_axi_frame_out_BVALID == ap_const_logic_0)) & (ap_const_logic_1 == ap_sig_cseq_ST_st128_fsm_103))) begin
            ap_reg_ppiten_pp12_it2 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp13_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp13_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp13_stg0_fsm_110) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond14_reg_1893_pp13_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp13_it2)) & ~(ap_const_lv1_0 == exitcond14_fu_1474_p2))) begin
            ap_reg_ppiten_pp13_it0 <= ap_const_logic_0;
        end else if ((~((m_axi_bgmodel_BVALID == ap_const_logic_0) | (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_AWREADY)) & (ap_const_logic_1 == ap_sig_cseq_ST_st136_fsm_109))) begin
            ap_reg_ppiten_pp13_it0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp13_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp13_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp13_stg0_fsm_110) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond14_reg_1893_pp13_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp13_it2)) & (ap_const_lv1_0 == exitcond14_fu_1474_p2))) begin
            ap_reg_ppiten_pp13_it1 <= ap_const_logic_1;
        end else if (((~((m_axi_bgmodel_BVALID == ap_const_logic_0) | (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_AWREADY)) & (ap_const_logic_1 == ap_sig_cseq_ST_st136_fsm_109)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp13_stg0_fsm_110) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond14_reg_1893_pp13_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp13_it2)) & ~(ap_const_lv1_0 == exitcond14_fu_1474_p2)))) begin
            ap_reg_ppiten_pp13_it1 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp13_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp13_it2 <= ap_const_logic_0;
    end else begin
        if (~((ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond14_reg_1893_pp13_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp13_it2))) begin
            ap_reg_ppiten_pp13_it2 <= ap_reg_ppiten_pp13_it1;
        end else if ((~((m_axi_bgmodel_BVALID == ap_const_logic_0) | (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_AWREADY)) & (ap_const_logic_1 == ap_sig_cseq_ST_st136_fsm_109))) begin
            ap_reg_ppiten_pp13_it2 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp14_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp14_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp14_stg0_fsm_116) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond15_reg_1912_pp14_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp14_it2)) & ~(ap_const_lv1_0 == exitcond15_fu_1499_p2))) begin
            ap_reg_ppiten_pp14_it0 <= ap_const_logic_0;
        end else if ((~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_AWREADY) | (m_axi_frame_out_BVALID == ap_const_logic_0)) & (ap_const_logic_1 == ap_sig_cseq_ST_st144_fsm_115))) begin
            ap_reg_ppiten_pp14_it0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp14_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp14_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp14_stg0_fsm_116) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond15_reg_1912_pp14_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp14_it2)) & (ap_const_lv1_0 == exitcond15_fu_1499_p2))) begin
            ap_reg_ppiten_pp14_it1 <= ap_const_logic_1;
        end else if (((~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_AWREADY) | (m_axi_frame_out_BVALID == ap_const_logic_0)) & (ap_const_logic_1 == ap_sig_cseq_ST_st144_fsm_115)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp14_stg0_fsm_116) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond15_reg_1912_pp14_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp14_it2)) & ~(ap_const_lv1_0 == exitcond15_fu_1499_p2)))) begin
            ap_reg_ppiten_pp14_it1 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp14_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp14_it2 <= ap_const_logic_0;
    end else begin
        if (~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond15_reg_1912_pp14_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp14_it2))) begin
            ap_reg_ppiten_pp14_it2 <= ap_reg_ppiten_pp14_it1;
        end else if ((~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_AWREADY) | (m_axi_frame_out_BVALID == ap_const_logic_0)) & (ap_const_logic_1 == ap_sig_cseq_ST_st144_fsm_115))) begin
            ap_reg_ppiten_pp14_it2 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp15_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp15_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp15_stg0_fsm_122) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond16_reg_1936_pp15_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp15_it2)) & ~(ap_const_lv1_0 == exitcond16_fu_1530_p2))) begin
            ap_reg_ppiten_pp15_it0 <= ap_const_logic_0;
        end else if ((~((m_axi_bgmodel_BVALID == ap_const_logic_0) | (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_AWREADY)) & (ap_const_logic_1 == ap_sig_cseq_ST_st152_fsm_121))) begin
            ap_reg_ppiten_pp15_it0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp15_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp15_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp15_stg0_fsm_122) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond16_reg_1936_pp15_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp15_it2)) & (ap_const_lv1_0 == exitcond16_fu_1530_p2))) begin
            ap_reg_ppiten_pp15_it1 <= ap_const_logic_1;
        end else if (((~((m_axi_bgmodel_BVALID == ap_const_logic_0) | (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_AWREADY)) & (ap_const_logic_1 == ap_sig_cseq_ST_st152_fsm_121)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp15_stg0_fsm_122) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond16_reg_1936_pp15_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp15_it2)) & ~(ap_const_lv1_0 == exitcond16_fu_1530_p2)))) begin
            ap_reg_ppiten_pp15_it1 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp15_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp15_it2 <= ap_const_logic_0;
    end else begin
        if (~((ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond16_reg_1936_pp15_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp15_it2))) begin
            ap_reg_ppiten_pp15_it2 <= ap_reg_ppiten_pp15_it1;
        end else if ((~((m_axi_bgmodel_BVALID == ap_const_logic_0) | (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_AWREADY)) & (ap_const_logic_1 == ap_sig_cseq_ST_st152_fsm_121))) begin
            ap_reg_ppiten_pp15_it2 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp1_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_23) & ~(ap_sig_bdd_301 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) & ~(ap_const_lv1_0 == exitcond4_fu_906_p2))) begin
            ap_reg_ppiten_pp1_it0 <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st25_fsm_22)) begin
            ap_reg_ppiten_pp1_it0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp1_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_23) & ~(ap_sig_bdd_301 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) & (ap_const_lv1_0 == exitcond4_fu_906_p2))) begin
            ap_reg_ppiten_pp1_it1 <= ap_const_logic_1;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st25_fsm_22) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_23) & ~(ap_sig_bdd_301 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) & ~(ap_const_lv1_0 == exitcond4_fu_906_p2)))) begin
            ap_reg_ppiten_pp1_it1 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp1_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it2 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_301 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1))) begin
            ap_reg_ppiten_pp1_it2 <= ap_reg_ppiten_pp1_it1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st25_fsm_22)) begin
            ap_reg_ppiten_pp1_it2 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp2_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_32) & ~(ap_sig_bdd_324 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1)) & ~(ap_const_lv1_0 == exitcond5_fu_978_p2))) begin
            ap_reg_ppiten_pp2_it0 <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st36_fsm_31)) begin
            ap_reg_ppiten_pp2_it0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp2_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_32) & ~(ap_sig_bdd_324 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1)) & (ap_const_lv1_0 == exitcond5_fu_978_p2))) begin
            ap_reg_ppiten_pp2_it1 <= ap_const_logic_1;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st36_fsm_31) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_32) & ~(ap_sig_bdd_324 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1)) & ~(ap_const_lv1_0 == exitcond5_fu_978_p2)))) begin
            ap_reg_ppiten_pp2_it1 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp2_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it2 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_324 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1))) begin
            ap_reg_ppiten_pp2_it2 <= ap_reg_ppiten_pp2_it1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st36_fsm_31)) begin
            ap_reg_ppiten_pp2_it2 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp3_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp3_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg0_fsm_41) & ~(ap_sig_bdd_347 & (ap_const_logic_1 == ap_reg_ppiten_pp3_it1)) & ~(ap_const_lv1_0 == exitcond6_fu_1042_p2))) begin
            ap_reg_ppiten_pp3_it0 <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st47_fsm_40)) begin
            ap_reg_ppiten_pp3_it0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp3_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp3_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg0_fsm_41) & ~(ap_sig_bdd_347 & (ap_const_logic_1 == ap_reg_ppiten_pp3_it1)) & (ap_const_lv1_0 == exitcond6_fu_1042_p2))) begin
            ap_reg_ppiten_pp3_it1 <= ap_const_logic_1;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st47_fsm_40) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg0_fsm_41) & ~(ap_sig_bdd_347 & (ap_const_logic_1 == ap_reg_ppiten_pp3_it1)) & ~(ap_const_lv1_0 == exitcond6_fu_1042_p2)))) begin
            ap_reg_ppiten_pp3_it1 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp3_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp3_it2 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_347 & (ap_const_logic_1 == ap_reg_ppiten_pp3_it1))) begin
            ap_reg_ppiten_pp3_it2 <= ap_reg_ppiten_pp3_it1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st47_fsm_40)) begin
            ap_reg_ppiten_pp3_it2 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp4_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp4_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp4_stg0_fsm_50) & ~(ap_sig_bdd_370 & (ap_const_logic_1 == ap_reg_ppiten_pp4_it1)) & ~(ap_const_lv1_0 == exitcond7_fu_1114_p2))) begin
            ap_reg_ppiten_pp4_it0 <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st58_fsm_49)) begin
            ap_reg_ppiten_pp4_it0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp4_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp4_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp4_stg0_fsm_50) & ~(ap_sig_bdd_370 & (ap_const_logic_1 == ap_reg_ppiten_pp4_it1)) & (ap_const_lv1_0 == exitcond7_fu_1114_p2))) begin
            ap_reg_ppiten_pp4_it1 <= ap_const_logic_1;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st58_fsm_49) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp4_stg0_fsm_50) & ~(ap_sig_bdd_370 & (ap_const_logic_1 == ap_reg_ppiten_pp4_it1)) & ~(ap_const_lv1_0 == exitcond7_fu_1114_p2)))) begin
            ap_reg_ppiten_pp4_it1 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp4_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp4_it2 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_370 & (ap_const_logic_1 == ap_reg_ppiten_pp4_it1))) begin
            ap_reg_ppiten_pp4_it2 <= ap_reg_ppiten_pp4_it1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st58_fsm_49)) begin
            ap_reg_ppiten_pp4_it2 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp5_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp5_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp5_stg0_fsm_59) & ~(ap_sig_bdd_393 & (ap_const_logic_1 == ap_reg_ppiten_pp5_it1)) & ~(ap_const_lv1_0 == exitcond8_fu_1178_p2))) begin
            ap_reg_ppiten_pp5_it0 <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st69_fsm_58)) begin
            ap_reg_ppiten_pp5_it0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp5_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp5_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp5_stg0_fsm_59) & ~(ap_sig_bdd_393 & (ap_const_logic_1 == ap_reg_ppiten_pp5_it1)) & (ap_const_lv1_0 == exitcond8_fu_1178_p2))) begin
            ap_reg_ppiten_pp5_it1 <= ap_const_logic_1;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st69_fsm_58) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp5_stg0_fsm_59) & ~(ap_sig_bdd_393 & (ap_const_logic_1 == ap_reg_ppiten_pp5_it1)) & ~(ap_const_lv1_0 == exitcond8_fu_1178_p2)))) begin
            ap_reg_ppiten_pp5_it1 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp5_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp5_it2 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_393 & (ap_const_logic_1 == ap_reg_ppiten_pp5_it1))) begin
            ap_reg_ppiten_pp5_it2 <= ap_reg_ppiten_pp5_it1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st69_fsm_58)) begin
            ap_reg_ppiten_pp5_it2 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp6_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp6_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp6_stg0_fsm_68) & ~(ap_sig_bdd_416 & (ap_const_logic_1 == ap_reg_ppiten_pp6_it1)) & ~(ap_const_lv1_0 == exitcond9_fu_1250_p2))) begin
            ap_reg_ppiten_pp6_it0 <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st80_fsm_67)) begin
            ap_reg_ppiten_pp6_it0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp6_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp6_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp6_stg0_fsm_68) & ~(ap_sig_bdd_416 & (ap_const_logic_1 == ap_reg_ppiten_pp6_it1)) & (ap_const_lv1_0 == exitcond9_fu_1250_p2))) begin
            ap_reg_ppiten_pp6_it1 <= ap_const_logic_1;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st80_fsm_67) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp6_stg0_fsm_68) & ~(ap_sig_bdd_416 & (ap_const_logic_1 == ap_reg_ppiten_pp6_it1)) & ~(ap_const_lv1_0 == exitcond9_fu_1250_p2)))) begin
            ap_reg_ppiten_pp6_it1 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp6_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp6_it2 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_416 & (ap_const_logic_1 == ap_reg_ppiten_pp6_it1))) begin
            ap_reg_ppiten_pp6_it2 <= ap_reg_ppiten_pp6_it1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st80_fsm_67)) begin
            ap_reg_ppiten_pp6_it2 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp7_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp7_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp7_stg0_fsm_77) & ~(ap_sig_bdd_439 & (ap_const_logic_1 == ap_reg_ppiten_pp7_it1)) & ~(ap_const_lv1_0 == exitcond2_fu_1314_p2))) begin
            ap_reg_ppiten_pp7_it0 <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st91_fsm_76)) begin
            ap_reg_ppiten_pp7_it0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp7_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp7_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp7_stg0_fsm_77) & ~(ap_sig_bdd_439 & (ap_const_logic_1 == ap_reg_ppiten_pp7_it1)) & (ap_const_lv1_0 == exitcond2_fu_1314_p2))) begin
            ap_reg_ppiten_pp7_it1 <= ap_const_logic_1;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st91_fsm_76) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp7_stg0_fsm_77) & ~(ap_sig_bdd_439 & (ap_const_logic_1 == ap_reg_ppiten_pp7_it1)) & ~(ap_const_lv1_0 == exitcond2_fu_1314_p2)))) begin
            ap_reg_ppiten_pp7_it1 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp7_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp7_it2 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_439 & (ap_const_logic_1 == ap_reg_ppiten_pp7_it1))) begin
            ap_reg_ppiten_pp7_it2 <= ap_reg_ppiten_pp7_it1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st91_fsm_76)) begin
            ap_reg_ppiten_pp7_it2 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp8_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp8_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp8_stg0_fsm_80) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond3_reg_1783_pp8_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp8_it2)) & ~(ap_const_lv1_0 == exitcond3_fu_1331_p2))) begin
            ap_reg_ppiten_pp8_it0 <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st96_fsm_79) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_AWREADY) | (ap_const_logic_0 == grp_bgsub_process_fu_688_ap_done) | (ap_const_logic_0 == grp_bgsub_process_fu_697_ap_done) | (ap_const_logic_0 == grp_bgsub_process_fu_706_ap_done) | (ap_const_logic_0 == grp_bgsub_process_fu_715_ap_done)))) begin
            ap_reg_ppiten_pp8_it0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp8_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp8_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp8_stg0_fsm_80) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond3_reg_1783_pp8_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp8_it2)) & (ap_const_lv1_0 == exitcond3_fu_1331_p2))) begin
            ap_reg_ppiten_pp8_it1 <= ap_const_logic_1;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st96_fsm_79) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_AWREADY) | (ap_const_logic_0 == grp_bgsub_process_fu_688_ap_done) | (ap_const_logic_0 == grp_bgsub_process_fu_697_ap_done) | (ap_const_logic_0 == grp_bgsub_process_fu_706_ap_done) | (ap_const_logic_0 == grp_bgsub_process_fu_715_ap_done))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp8_stg0_fsm_80) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond3_reg_1783_pp8_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp8_it2)) & ~(ap_const_lv1_0 == exitcond3_fu_1331_p2)))) begin
            ap_reg_ppiten_pp8_it1 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp8_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp8_it2 <= ap_const_logic_0;
    end else begin
        if (~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond3_reg_1783_pp8_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp8_it2))) begin
            ap_reg_ppiten_pp8_it2 <= ap_reg_ppiten_pp8_it1;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st96_fsm_79) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_AWREADY) | (ap_const_logic_0 == grp_bgsub_process_fu_688_ap_done) | (ap_const_logic_0 == grp_bgsub_process_fu_697_ap_done) | (ap_const_logic_0 == grp_bgsub_process_fu_706_ap_done) | (ap_const_logic_0 == grp_bgsub_process_fu_715_ap_done)))) begin
            ap_reg_ppiten_pp8_it2 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp9_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp9_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp9_stg0_fsm_86) & ~((ap_const_lv1_0 == ap_reg_ppstg_exitcond10_reg_1807_pp9_it1) & (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp9_it2)) & ~(ap_const_lv1_0 == exitcond10_fu_1362_p2))) begin
            ap_reg_ppiten_pp9_it0 <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st104_fsm_85) & ~((m_axi_bgmodel_BVALID == ap_const_logic_0) | (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_AWREADY)))) begin
            ap_reg_ppiten_pp9_it0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp9_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp9_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp9_stg0_fsm_86) & ~((ap_const_lv1_0 == ap_reg_ppstg_exitcond10_reg_1807_pp9_it1) & (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp9_it2)) & (ap_const_lv1_0 == exitcond10_fu_1362_p2))) begin
            ap_reg_ppiten_pp9_it1 <= ap_const_logic_1;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st104_fsm_85) & ~((m_axi_bgmodel_BVALID == ap_const_logic_0) | (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_AWREADY))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp9_stg0_fsm_86) & ~((ap_const_lv1_0 == ap_reg_ppstg_exitcond10_reg_1807_pp9_it1) & (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp9_it2)) & ~(ap_const_lv1_0 == exitcond10_fu_1362_p2)))) begin
            ap_reg_ppiten_pp9_it1 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp9_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp9_it2 <= ap_const_logic_0;
    end else begin
        if (~((ap_const_lv1_0 == ap_reg_ppstg_exitcond10_reg_1807_pp9_it1) & (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp9_it2))) begin
            ap_reg_ppiten_pp9_it2 <= ap_reg_ppiten_pp9_it1;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st104_fsm_85) & ~((m_axi_bgmodel_BVALID == ap_const_logic_0) | (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_AWREADY)))) begin
            ap_reg_ppiten_pp9_it2 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_grp_bgsub_process_fu_688_ap_start_ap_start_reg
    if (ap_rst == 1'b1) begin
        grp_bgsub_process_fu_688_ap_start_ap_start_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_st95_fsm_78)) begin
            grp_bgsub_process_fu_688_ap_start_ap_start_reg <= ap_const_logic_1;
        end else if ((ap_const_logic_1 == grp_bgsub_process_fu_688_ap_ready)) begin
            grp_bgsub_process_fu_688_ap_start_ap_start_reg <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_grp_bgsub_process_fu_697_ap_start_ap_start_reg
    if (ap_rst == 1'b1) begin
        grp_bgsub_process_fu_697_ap_start_ap_start_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_st95_fsm_78)) begin
            grp_bgsub_process_fu_697_ap_start_ap_start_reg <= ap_const_logic_1;
        end else if ((ap_const_logic_1 == grp_bgsub_process_fu_697_ap_ready)) begin
            grp_bgsub_process_fu_697_ap_start_ap_start_reg <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_grp_bgsub_process_fu_706_ap_start_ap_start_reg
    if (ap_rst == 1'b1) begin
        grp_bgsub_process_fu_706_ap_start_ap_start_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_st95_fsm_78)) begin
            grp_bgsub_process_fu_706_ap_start_ap_start_reg <= ap_const_logic_1;
        end else if ((ap_const_logic_1 == grp_bgsub_process_fu_706_ap_ready)) begin
            grp_bgsub_process_fu_706_ap_start_ap_start_reg <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_grp_bgsub_process_fu_715_ap_start_ap_start_reg
    if (ap_rst == 1'b1) begin
        grp_bgsub_process_fu_715_ap_start_ap_start_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_st95_fsm_78)) begin
            grp_bgsub_process_fu_715_ap_start_ap_start_reg <= ap_const_logic_1;
        end else if ((ap_const_logic_1 == grp_bgsub_process_fu_715_ap_ready)) begin
            grp_bgsub_process_fu_715_ap_start_ap_start_reg <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st112_fsm_91) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_AWREADY) | (m_axi_frame_out_BVALID == ap_const_logic_0)))) begin
        indvar10_reg_622 <= ap_const_lv13_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp10_stg0_fsm_92) & (ap_const_logic_1 == ap_reg_ppiten_pp10_it0) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond11_reg_1826_pp10_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp10_it2)) & (ap_const_lv1_0 == exitcond11_fu_1387_p2))) begin
        indvar10_reg_622 <= indvar_next10_fu_1393_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((m_axi_bgmodel_BVALID == ap_const_logic_0) | (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_AWREADY)) & (ap_const_logic_1 == ap_sig_cseq_ST_st120_fsm_97))) begin
        indvar11_reg_633 <= ap_const_lv10_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp11_stg0_fsm_98) & (ap_const_logic_1 == ap_reg_ppiten_pp11_it0) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond12_reg_1850_pp11_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp11_it2)) & (ap_const_lv1_0 == exitcond12_fu_1418_p2))) begin
        indvar11_reg_633 <= indvar_next11_fu_1424_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_AWREADY) | (m_axi_frame_out_BVALID == ap_const_logic_0)) & (ap_const_logic_1 == ap_sig_cseq_ST_st128_fsm_103))) begin
        indvar12_reg_644 <= ap_const_lv13_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp12_stg0_fsm_104) & (ap_const_logic_1 == ap_reg_ppiten_pp12_it0) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond13_reg_1869_pp12_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp12_it2)) & (ap_const_lv1_0 == exitcond13_fu_1443_p2))) begin
        indvar12_reg_644 <= indvar_next12_fu_1449_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((m_axi_bgmodel_BVALID == ap_const_logic_0) | (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_AWREADY)) & (ap_const_logic_1 == ap_sig_cseq_ST_st136_fsm_109))) begin
        indvar13_reg_655 <= ap_const_lv10_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp13_stg0_fsm_110) & (ap_const_logic_1 == ap_reg_ppiten_pp13_it0) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond14_reg_1893_pp13_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp13_it2)) & (ap_const_lv1_0 == exitcond14_fu_1474_p2))) begin
        indvar13_reg_655 <= indvar_next13_fu_1480_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_AWREADY) | (m_axi_frame_out_BVALID == ap_const_logic_0)) & (ap_const_logic_1 == ap_sig_cseq_ST_st144_fsm_115))) begin
        indvar14_reg_666 <= ap_const_lv13_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp14_stg0_fsm_116) & (ap_const_logic_1 == ap_reg_ppiten_pp14_it0) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond15_reg_1912_pp14_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp14_it2)) & (ap_const_lv1_0 == exitcond15_fu_1499_p2))) begin
        indvar14_reg_666 <= indvar_next14_fu_1505_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((m_axi_bgmodel_BVALID == ap_const_logic_0) | (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_AWREADY)) & (ap_const_logic_1 == ap_sig_cseq_ST_st152_fsm_121))) begin
        indvar15_reg_677 <= ap_const_lv10_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp15_stg0_fsm_122) & (ap_const_logic_1 == ap_reg_ppiten_pp15_it0) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond16_reg_1936_pp15_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp15_it2)) & (ap_const_lv1_0 == exitcond16_fu_1530_p2))) begin
        indvar15_reg_677 <= indvar_next15_fu_1536_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_32) & (ap_const_lv1_0 == exitcond5_reg_1662) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1) & ~(ap_sig_bdd_324 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1)))) begin
        indvar1_reg_528 <= indvar_next2_reg_1666;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st36_fsm_31)) begin
        indvar1_reg_528 <= ap_const_lv10_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg0_fsm_41) & (ap_const_lv1_0 == exitcond6_reg_1682) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it1) & ~(ap_sig_bdd_347 & (ap_const_logic_1 == ap_reg_ppiten_pp3_it1)))) begin
        indvar2_reg_540 <= indvar_next3_reg_1686;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st47_fsm_40)) begin
        indvar2_reg_540 <= ap_const_lv13_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp4_stg0_fsm_50) & (ap_const_lv1_0 == exitcond7_reg_1708) & (ap_const_logic_1 == ap_reg_ppiten_pp4_it1) & ~(ap_sig_bdd_370 & (ap_const_logic_1 == ap_reg_ppiten_pp4_it1)))) begin
        indvar3_reg_552 <= indvar_next4_reg_1712;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st58_fsm_49)) begin
        indvar3_reg_552 <= ap_const_lv10_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp5_stg0_fsm_59) & (ap_const_lv1_0 == exitcond8_reg_1728) & (ap_const_logic_1 == ap_reg_ppiten_pp5_it1) & ~(ap_sig_bdd_393 & (ap_const_logic_1 == ap_reg_ppiten_pp5_it1)))) begin
        indvar4_reg_564 <= indvar_next5_reg_1732;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st69_fsm_58)) begin
        indvar4_reg_564 <= ap_const_lv13_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp6_stg0_fsm_68) & (ap_const_lv1_0 == exitcond9_reg_1754) & (ap_const_logic_1 == ap_reg_ppiten_pp6_it1) & ~(ap_sig_bdd_416 & (ap_const_logic_1 == ap_reg_ppiten_pp6_it1)))) begin
        indvar5_reg_576 <= indvar_next6_reg_1758;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st80_fsm_67)) begin
        indvar5_reg_576 <= ap_const_lv10_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp7_stg0_fsm_77) & (ap_const_lv1_0 == exitcond2_reg_1774) & (ap_const_logic_1 == ap_reg_ppiten_pp7_it1) & ~(ap_sig_bdd_439 & (ap_const_logic_1 == ap_reg_ppiten_pp7_it1)))) begin
        indvar6_reg_588 <= indvar_next7_reg_1778;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st91_fsm_76)) begin
        indvar6_reg_588 <= ap_const_lv13_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp8_stg0_fsm_80) & (ap_const_logic_1 == ap_reg_ppiten_pp8_it0) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond3_reg_1783_pp8_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp8_it2)) & (ap_const_lv1_0 == exitcond3_fu_1331_p2))) begin
        indvar7_reg_600 <= indvar_next8_fu_1337_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st96_fsm_79) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_AWREADY) | (ap_const_logic_0 == grp_bgsub_process_fu_688_ap_done) | (ap_const_logic_0 == grp_bgsub_process_fu_697_ap_done) | (ap_const_logic_0 == grp_bgsub_process_fu_706_ap_done) | (ap_const_logic_0 == grp_bgsub_process_fu_715_ap_done)))) begin
        indvar7_reg_600 <= ap_const_lv13_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st104_fsm_85) & ~((m_axi_bgmodel_BVALID == ap_const_logic_0) | (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_AWREADY)))) begin
        indvar8_reg_611 <= ap_const_lv10_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp9_stg0_fsm_86) & (ap_const_logic_1 == ap_reg_ppiten_pp9_it0) & ~((ap_const_lv1_0 == ap_reg_ppstg_exitcond10_reg_1807_pp9_it1) & (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp9_it2)) & (ap_const_lv1_0 == exitcond10_fu_1362_p2))) begin
        indvar8_reg_611 <= indvar_next9_fu_1368_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_23) & (ap_const_lv1_0 == exitcond4_reg_1636) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_sig_bdd_301 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)))) begin
        indvar9_reg_516 <= indvar_next1_reg_1640;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st25_fsm_22)) begin
        indvar9_reg_516 <= ap_const_lv13_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_14) & (exitcond1_reg_1616 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
        indvar_reg_504 <= indvar_next_reg_1620;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        indvar_reg_504 <= ap_const_lv10_0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(ap_const_lv1_0 == init) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & ~ap_sig_bdd_1489)) begin
        learningRate2_reg_479[23] <= 1'b1;
        learningRate2_reg_479[24] <= 1'b1;
        learningRate2_reg_479[25] <= 1'b1;
        learningRate2_reg_479[26] <= 1'b1;
        learningRate2_reg_479[27] <= 1'b1;
        learningRate2_reg_479[28] <= 1'b1;
        learningRate2_reg_479[29] <= 1'b1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (ap_const_lv1_0 == init) & ~(ap_sig_bdd_502 | (~(ap_const_lv1_0 == init) & (ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_AWREADY))))) begin
        learningRate2_reg_479[23] <= 1'b0;
        learningRate2_reg_479[24] <= 1'b0;
        learningRate2_reg_479[25] <= 1'b0;
        learningRate2_reg_479[26] <= 1'b0;
        learningRate2_reg_479[27] <= 1'b0;
        learningRate2_reg_479[28] <= 1'b0;
        learningRate2_reg_479[29] <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == init) & ~(ap_sig_bdd_502 | (~(ap_const_lv1_0 == init) & (ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_AWREADY))))) begin
        p_reg_468 <= ap_const_lv20_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (ap_const_lv1_0 == exitcond_fu_773_p2) & ~((ap_const_lv1_0 == exitcond_fu_773_p2) & (ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY)))) begin
        p_reg_468 <= p_1_fu_779_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st160_fsm_127) & ~(m_axi_frame_out_BVALID == ap_const_logic_0))) begin
        part_reg_492 <= part_1_reg_1955;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & ~ap_sig_bdd_1489)) begin
        part_reg_492 <= ap_const_lv7_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp9_stg0_fsm_86) & ~((ap_const_lv1_0 == ap_reg_ppstg_exitcond10_reg_1807_pp9_it1) & (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp9_it2)))) begin
        ap_reg_ppstg_exitcond10_reg_1807_pp9_it1 <= exitcond10_reg_1807;
        exitcond10_reg_1807 <= exitcond10_fu_1362_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp10_stg0_fsm_92) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond11_reg_1826_pp10_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp10_it2)))) begin
        ap_reg_ppstg_exitcond11_reg_1826_pp10_it1 <= exitcond11_reg_1826;
        exitcond11_reg_1826 <= exitcond11_fu_1387_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp11_stg0_fsm_98) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond12_reg_1850_pp11_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp11_it2)))) begin
        ap_reg_ppstg_exitcond12_reg_1850_pp11_it1 <= exitcond12_reg_1850;
        exitcond12_reg_1850 <= exitcond12_fu_1418_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp12_stg0_fsm_104) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond13_reg_1869_pp12_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp12_it2)))) begin
        ap_reg_ppstg_exitcond13_reg_1869_pp12_it1 <= exitcond13_reg_1869;
        exitcond13_reg_1869 <= exitcond13_fu_1443_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp13_stg0_fsm_110) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond14_reg_1893_pp13_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp13_it2)))) begin
        ap_reg_ppstg_exitcond14_reg_1893_pp13_it1 <= exitcond14_reg_1893;
        exitcond14_reg_1893 <= exitcond14_fu_1474_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp14_stg0_fsm_116) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond15_reg_1912_pp14_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp14_it2)))) begin
        ap_reg_ppstg_exitcond15_reg_1912_pp14_it1 <= exitcond15_reg_1912;
        exitcond15_reg_1912 <= exitcond15_fu_1499_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp15_stg0_fsm_122) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond16_reg_1936_pp15_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp15_it2)))) begin
        ap_reg_ppstg_exitcond16_reg_1936_pp15_it1 <= exitcond16_reg_1936;
        exitcond16_reg_1936 <= exitcond16_fu_1530_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_14) & ~(ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
        ap_reg_ppstg_exitcond1_reg_1616_pp0_it1 <= exitcond1_reg_1616;
        ap_reg_ppstg_indvar_reg_504_pp0_it1 <= indvar_reg_504;
        exitcond1_reg_1616 <= exitcond1_fu_840_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp7_stg0_fsm_77) & ~(ap_sig_bdd_439 & (ap_const_logic_1 == ap_reg_ppiten_pp7_it1)))) begin
        ap_reg_ppstg_exitcond2_reg_1774_pp7_it1 <= exitcond2_reg_1774;
        ap_reg_ppstg_indvar6_reg_588_pp7_it1 <= indvar6_reg_588;
        exitcond2_reg_1774 <= exitcond2_fu_1314_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp8_stg0_fsm_80) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond3_reg_1783_pp8_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp8_it2)))) begin
        ap_reg_ppstg_exitcond3_reg_1783_pp8_it1 <= exitcond3_reg_1783;
        exitcond3_reg_1783 <= exitcond3_fu_1331_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_23) & ~(ap_sig_bdd_301 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)))) begin
        ap_reg_ppstg_exitcond4_reg_1636_pp1_it1 <= exitcond4_reg_1636;
        ap_reg_ppstg_indvar9_reg_516_pp1_it1 <= indvar9_reg_516;
        exitcond4_reg_1636 <= exitcond4_fu_906_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_32) & ~(ap_sig_bdd_324 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1)))) begin
        ap_reg_ppstg_exitcond5_reg_1662_pp2_it1 <= exitcond5_reg_1662;
        ap_reg_ppstg_indvar1_reg_528_pp2_it1 <= indvar1_reg_528;
        exitcond5_reg_1662 <= exitcond5_fu_978_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg0_fsm_41) & ~(ap_sig_bdd_347 & (ap_const_logic_1 == ap_reg_ppiten_pp3_it1)))) begin
        ap_reg_ppstg_exitcond6_reg_1682_pp3_it1 <= exitcond6_reg_1682;
        ap_reg_ppstg_indvar2_reg_540_pp3_it1 <= indvar2_reg_540;
        exitcond6_reg_1682 <= exitcond6_fu_1042_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp4_stg0_fsm_50) & ~(ap_sig_bdd_370 & (ap_const_logic_1 == ap_reg_ppiten_pp4_it1)))) begin
        ap_reg_ppstg_exitcond7_reg_1708_pp4_it1 <= exitcond7_reg_1708;
        ap_reg_ppstg_indvar3_reg_552_pp4_it1 <= indvar3_reg_552;
        exitcond7_reg_1708 <= exitcond7_fu_1114_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp5_stg0_fsm_59) & ~(ap_sig_bdd_393 & (ap_const_logic_1 == ap_reg_ppiten_pp5_it1)))) begin
        ap_reg_ppstg_exitcond8_reg_1728_pp5_it1 <= exitcond8_reg_1728;
        ap_reg_ppstg_indvar4_reg_564_pp5_it1 <= indvar4_reg_564;
        exitcond8_reg_1728 <= exitcond8_fu_1178_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp6_stg0_fsm_68) & ~(ap_sig_bdd_416 & (ap_const_logic_1 == ap_reg_ppiten_pp6_it1)))) begin
        ap_reg_ppstg_exitcond9_reg_1754_pp6_it1 <= exitcond9_reg_1754;
        ap_reg_ppstg_indvar5_reg_576_pp6_it1 <= indvar5_reg_576;
        exitcond9_reg_1754 <= exitcond9_fu_1250_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st19_fsm_16) & ~(ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_ARREADY))) begin
        bgmodel_addr_17_reg_1630[30 : 0] <= tmp_120_fu_896_p1[30 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((~(ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_ARREADY) & (ap_const_logic_1 == ap_sig_cseq_ST_st41_fsm_34))) begin
        bgmodel_addr_18_reg_1676[30 : 0] <= tmp_126_fu_1032_p1[30 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((~(ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_ARREADY) & (ap_const_logic_1 == ap_sig_cseq_ST_st63_fsm_52))) begin
        bgmodel_addr_19_reg_1722[30 : 0] <= tmp_132_fu_1168_p1[30 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((~(ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_ARREADY) & (ap_const_logic_1 == ap_sig_cseq_ST_st85_fsm_70))) begin
        bgmodel_addr_20_reg_1768[30 : 0] <= tmp_138_fu_1304_p1[30 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp11_stg0_fsm_98) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond12_reg_1850_pp11_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp11_it2)) & (ap_const_lv1_0 == exitcond12_reg_1850))) begin
        extLd1_reg_1864 <= extLd1_fu_1435_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp13_stg0_fsm_110) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond14_reg_1893_pp13_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp13_it2)) & (ap_const_lv1_0 == exitcond14_reg_1893))) begin
        extLd2_reg_1907 <= extLd2_fu_1491_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp15_stg0_fsm_122) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond16_reg_1936_pp15_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp15_it2)) & (ap_const_lv1_0 == exitcond16_reg_1936))) begin
        extLd3_reg_1950 <= extLd3_fu_1547_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp9_stg0_fsm_86) & ~((ap_const_lv1_0 == ap_reg_ppstg_exitcond10_reg_1807_pp9_it1) & (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp9_it2)) & (ap_const_lv1_0 == exitcond10_reg_1807))) begin
        extLd_reg_1821 <= extLd_fu_1379_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st29_fsm_24)) begin
        frame_out_addr_2_reg_1656 <= tmp_123_fu_968_p1;
        tmp_121_reg_1651[16 : 8] <= tmp_121_fu_959_p1[16 : 8];
        tmp_59_reg_1645[6 : 1] <= tmp_59_fu_923_p2[6 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st51_fsm_42)) begin
        frame_out_addr_3_reg_1702 <= tmp_129_fu_1104_p1;
        tmp_127_reg_1697[16 : 7] <= tmp_127_fu_1095_p1[16 : 7];
        tmp_66_reg_1691[0] <= tmp_66_fu_1059_p2[0];tmp_66_reg_1691[6 : 2] <= tmp_66_fu_1059_p2[6 : 2];
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st73_fsm_60)) begin
        frame_out_addr_4_reg_1748 <= tmp_135_fu_1240_p1;
        tmp_133_reg_1743[16 : 9] <= tmp_133_fu_1231_p1[16 : 9];
        tmp_73_reg_1737[6 : 2] <= tmp_73_fu_1195_p2[6 : 2];
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_81)) begin
        frame_out_addr_5_reg_1802 <= tmp_140_fu_1352_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st116_fsm_93)) begin
        frame_out_addr_6_reg_1845 <= tmp_142_fu_1408_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st132_fsm_105)) begin
        frame_out_addr_7_reg_1888 <= tmp_144_fu_1464_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st148_fsm_117)) begin
        frame_out_addr_8_reg_1931 <= tmp_146_fu_1520_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) & ~(ap_const_lv1_0 == tmp_54_fu_785_p2))) begin
        frame_out_addr_reg_1610 <= tmp_117_fu_830_p1;
        tmp_115_reg_1605[16 : 7] <= tmp_115_fu_821_p1[16 : 7];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_23) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_sig_bdd_301 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)))) begin
        indvar_next1_reg_1640 <= indvar_next1_fu_912_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_32) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_sig_bdd_324 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1)))) begin
        indvar_next2_reg_1666 <= indvar_next2_fu_984_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg0_fsm_41) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it0) & ~(ap_sig_bdd_347 & (ap_const_logic_1 == ap_reg_ppiten_pp3_it1)))) begin
        indvar_next3_reg_1686 <= indvar_next3_fu_1048_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp4_stg0_fsm_50) & (ap_const_logic_1 == ap_reg_ppiten_pp4_it0) & ~(ap_sig_bdd_370 & (ap_const_logic_1 == ap_reg_ppiten_pp4_it1)))) begin
        indvar_next4_reg_1712 <= indvar_next4_fu_1120_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp5_stg0_fsm_59) & (ap_const_logic_1 == ap_reg_ppiten_pp5_it0) & ~(ap_sig_bdd_393 & (ap_const_logic_1 == ap_reg_ppiten_pp5_it1)))) begin
        indvar_next5_reg_1732 <= indvar_next5_fu_1184_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp6_stg0_fsm_68) & (ap_const_logic_1 == ap_reg_ppiten_pp6_it0) & ~(ap_sig_bdd_416 & (ap_const_logic_1 == ap_reg_ppiten_pp6_it1)))) begin
        indvar_next6_reg_1758 <= indvar_next6_fu_1256_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp7_stg0_fsm_77) & (ap_const_logic_1 == ap_reg_ppiten_pp7_it0) & ~(ap_sig_bdd_439 & (ap_const_logic_1 == ap_reg_ppiten_pp7_it1)))) begin
        indvar_next7_reg_1778 <= indvar_next7_fu_1320_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_14) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
        indvar_next_reg_1620 <= indvar_next_fu_846_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp10_stg0_fsm_92) & (ap_const_logic_1 == ap_reg_ppiten_pp10_it1) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond11_reg_1826_pp10_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp10_it2)) & (ap_const_lv1_0 == exitcond11_reg_1826))) begin
        part2_bgmodel_load_reg_1840 <= part2_bgmodel_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp12_stg0_fsm_104) & (ap_const_logic_1 == ap_reg_ppiten_pp12_it1) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond13_reg_1869_pp12_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp12_it2)) & (ap_const_lv1_0 == exitcond13_reg_1869))) begin
        part3_bgmodel_load_reg_1883 <= part3_bgmodel_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp14_stg0_fsm_116) & (ap_const_logic_1 == ap_reg_ppiten_pp14_it1) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond15_reg_1912_pp14_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp14_it2)) & (ap_const_lv1_0 == exitcond15_reg_1912))) begin
        part4_bgmodel_load_reg_1926 <= part4_bgmodel_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st156_fsm_123)) begin
        part_1_reg_1955 <= part_1_fu_1555_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp8_stg0_fsm_80) & (ap_const_logic_1 == ap_reg_ppiten_pp8_it1) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond3_reg_1783_pp8_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp8_it2)) & (ap_const_lv1_0 == exitcond3_reg_1783))) begin
        part_bgmodel_load_reg_1797 <= part_bgmodel_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_14) & (exitcond1_reg_1616 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_32) & (ap_const_lv1_0 == exitcond5_reg_1662) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1) & ~(ap_sig_bdd_324 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp4_stg0_fsm_50) & (ap_const_lv1_0 == exitcond7_reg_1708) & (ap_const_logic_1 == ap_reg_ppiten_pp4_it1) & ~(ap_sig_bdd_370 & (ap_const_logic_1 == ap_reg_ppiten_pp4_it1))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp6_stg0_fsm_68) & (ap_const_lv1_0 == exitcond9_reg_1754) & (ap_const_logic_1 == ap_reg_ppiten_pp6_it1) & ~(ap_sig_bdd_416 & (ap_const_logic_1 == ap_reg_ppiten_pp6_it1))))) begin
        reg_724 <= m_axi_frame_out_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_23) & (ap_const_lv1_0 == exitcond4_reg_1636) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_sig_bdd_301 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg0_fsm_41) & (ap_const_lv1_0 == exitcond6_reg_1682) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it1) & ~(ap_sig_bdd_347 & (ap_const_logic_1 == ap_reg_ppiten_pp3_it1))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp5_stg0_fsm_59) & (ap_const_lv1_0 == exitcond8_reg_1728) & (ap_const_logic_1 == ap_reg_ppiten_pp5_it1) & ~(ap_sig_bdd_393 & (ap_const_logic_1 == ap_reg_ppiten_pp5_it1))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp7_stg0_fsm_77) & (ap_const_lv1_0 == exitcond2_reg_1774) & (ap_const_logic_1 == ap_reg_ppiten_pp7_it1) & ~(ap_sig_bdd_439 & (ap_const_logic_1 == ap_reg_ppiten_pp7_it1))))) begin
        reg_732 <= m_axi_bgmodel_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_sig_bdd_502 | (~(ap_const_lv1_0 == init) & (ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_AWREADY))))) begin
        tmp_114_cast_reg_1565 <= tmp_114_cast_fu_740_p1;
        tmp_115_cast_reg_1573 <= tmp_115_cast_fu_744_p1;
        tmp_116_cast_reg_1581[29 : 0] <= tmp_116_cast_fu_758_p1[29 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st18_fsm_15)) begin
        tmp_119_reg_1625 <= tmp_119_fu_891_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st40_fsm_33)) begin
        tmp_125_reg_1671 <= tmp_125_fu_1027_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st62_fsm_51)) begin
        tmp_131_reg_1717 <= tmp_131_fu_1163_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st84_fsm_69)) begin
        tmp_137_reg_1763 <= tmp_137_fu_1299_p2;
    end
end

always @ (ap_done_reg or ap_sig_cseq_ST_st7_fsm_6 or tmp_54_fu_785_p2) begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) & (ap_const_lv1_0 == tmp_54_fu_785_p2)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0) begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st7_fsm_6 or tmp_54_fu_785_p2) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) & (ap_const_lv1_0 == tmp_54_fu_785_p2))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_268) begin
    if (ap_sig_bdd_268) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_14 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_14 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_813) begin
    if (ap_sig_bdd_813) begin
        ap_sig_cseq_ST_pp10_stg0_fsm_92 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp10_stg0_fsm_92 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_858) begin
    if (ap_sig_bdd_858) begin
        ap_sig_cseq_ST_pp11_stg0_fsm_98 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp11_stg0_fsm_98 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_892) begin
    if (ap_sig_bdd_892) begin
        ap_sig_cseq_ST_pp12_stg0_fsm_104 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp12_stg0_fsm_104 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_937) begin
    if (ap_sig_bdd_937) begin
        ap_sig_cseq_ST_pp13_stg0_fsm_110 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp13_stg0_fsm_110 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_971) begin
    if (ap_sig_bdd_971) begin
        ap_sig_cseq_ST_pp14_stg0_fsm_116 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp14_stg0_fsm_116 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1016) begin
    if (ap_sig_bdd_1016) begin
        ap_sig_cseq_ST_pp15_stg0_fsm_122 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp15_stg0_fsm_122 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_293) begin
    if (ap_sig_bdd_293) begin
        ap_sig_cseq_ST_pp1_stg0_fsm_23 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp1_stg0_fsm_23 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_317) begin
    if (ap_sig_bdd_317) begin
        ap_sig_cseq_ST_pp2_stg0_fsm_32 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp2_stg0_fsm_32 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_340) begin
    if (ap_sig_bdd_340) begin
        ap_sig_cseq_ST_pp3_stg0_fsm_41 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp3_stg0_fsm_41 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_363) begin
    if (ap_sig_bdd_363) begin
        ap_sig_cseq_ST_pp4_stg0_fsm_50 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp4_stg0_fsm_50 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_386) begin
    if (ap_sig_bdd_386) begin
        ap_sig_cseq_ST_pp5_stg0_fsm_59 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp5_stg0_fsm_59 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_409) begin
    if (ap_sig_bdd_409) begin
        ap_sig_cseq_ST_pp6_stg0_fsm_68 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp6_stg0_fsm_68 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_432) begin
    if (ap_sig_bdd_432) begin
        ap_sig_cseq_ST_pp7_stg0_fsm_77 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp7_stg0_fsm_77 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_732) begin
    if (ap_sig_bdd_732) begin
        ap_sig_cseq_ST_pp8_stg0_fsm_80 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp8_stg0_fsm_80 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_777) begin
    if (ap_sig_bdd_777) begin
        ap_sig_cseq_ST_pp9_stg0_fsm_86 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp9_stg0_fsm_86 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_768) begin
    if (ap_sig_bdd_768) begin
        ap_sig_cseq_ST_st100_fsm_81 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st100_fsm_81 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1177) begin
    if (ap_sig_bdd_1177) begin
        ap_sig_cseq_ST_st104_fsm_85 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st104_fsm_85 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1193) begin
    if (ap_sig_bdd_1193) begin
        ap_sig_cseq_ST_st112_fsm_91 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st112_fsm_91 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_849) begin
    if (ap_sig_bdd_849) begin
        ap_sig_cseq_ST_st116_fsm_93 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st116_fsm_93 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1207) begin
    if (ap_sig_bdd_1207) begin
        ap_sig_cseq_ST_st120_fsm_97 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st120_fsm_97 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1218) begin
    if (ap_sig_bdd_1218) begin
        ap_sig_cseq_ST_st128_fsm_103 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st128_fsm_103 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_928) begin
    if (ap_sig_bdd_928) begin
        ap_sig_cseq_ST_st132_fsm_105 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st132_fsm_105 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1229) begin
    if (ap_sig_bdd_1229) begin
        ap_sig_cseq_ST_st136_fsm_109 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st136_fsm_109 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1240) begin
    if (ap_sig_bdd_1240) begin
        ap_sig_cseq_ST_st144_fsm_115 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st144_fsm_115 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1007) begin
    if (ap_sig_bdd_1007) begin
        ap_sig_cseq_ST_st148_fsm_117 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st148_fsm_117 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1057) begin
    if (ap_sig_bdd_1057) begin
        ap_sig_cseq_ST_st14_fsm_13 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st14_fsm_13 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1251) begin
    if (ap_sig_bdd_1251) begin
        ap_sig_cseq_ST_st152_fsm_121 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st152_fsm_121 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1050) begin
    if (ap_sig_bdd_1050) begin
        ap_sig_cseq_ST_st156_fsm_123 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st156_fsm_123 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1502) begin
    if (ap_sig_bdd_1502) begin
        ap_sig_cseq_ST_st160_fsm_127 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st160_fsm_127 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_565) begin
    if (ap_sig_bdd_565) begin
        ap_sig_cseq_ST_st18_fsm_15 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st18_fsm_15 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_574) begin
    if (ap_sig_bdd_574) begin
        ap_sig_cseq_ST_st19_fsm_16 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st19_fsm_16 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_147) begin
    if (ap_sig_bdd_147) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1069) begin
    if (ap_sig_bdd_1069) begin
        ap_sig_cseq_ST_st25_fsm_22 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st25_fsm_22 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_594) begin
    if (ap_sig_bdd_594) begin
        ap_sig_cseq_ST_st29_fsm_24 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st29_fsm_24 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_527) begin
    if (ap_sig_bdd_527) begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1747) begin
    if (ap_sig_bdd_1747) begin
        ap_sig_cseq_ST_st30_fsm_25 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st30_fsm_25 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1081) begin
    if (ap_sig_bdd_1081) begin
        ap_sig_cseq_ST_st36_fsm_31 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st36_fsm_31 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_614) begin
    if (ap_sig_bdd_614) begin
        ap_sig_cseq_ST_st40_fsm_33 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st40_fsm_33 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_623) begin
    if (ap_sig_bdd_623) begin
        ap_sig_cseq_ST_st41_fsm_34 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st41_fsm_34 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1093) begin
    if (ap_sig_bdd_1093) begin
        ap_sig_cseq_ST_st47_fsm_40 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st47_fsm_40 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_640) begin
    if (ap_sig_bdd_640) begin
        ap_sig_cseq_ST_st51_fsm_42 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st51_fsm_42 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1760) begin
    if (ap_sig_bdd_1760) begin
        ap_sig_cseq_ST_st52_fsm_43 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st52_fsm_43 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1105) begin
    if (ap_sig_bdd_1105) begin
        ap_sig_cseq_ST_st58_fsm_49 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st58_fsm_49 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_660) begin
    if (ap_sig_bdd_660) begin
        ap_sig_cseq_ST_st62_fsm_51 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st62_fsm_51 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_669) begin
    if (ap_sig_bdd_669) begin
        ap_sig_cseq_ST_st63_fsm_52 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st63_fsm_52 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1117) begin
    if (ap_sig_bdd_1117) begin
        ap_sig_cseq_ST_st69_fsm_58 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st69_fsm_58 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1486) begin
    if (ap_sig_bdd_1486) begin
        ap_sig_cseq_ST_st6_fsm_5 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st6_fsm_5 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_686) begin
    if (ap_sig_bdd_686) begin
        ap_sig_cseq_ST_st73_fsm_60 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st73_fsm_60 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1773) begin
    if (ap_sig_bdd_1773) begin
        ap_sig_cseq_ST_st74_fsm_61 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st74_fsm_61 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_543) begin
    if (ap_sig_bdd_543) begin
        ap_sig_cseq_ST_st7_fsm_6 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st7_fsm_6 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1129) begin
    if (ap_sig_bdd_1129) begin
        ap_sig_cseq_ST_st80_fsm_67 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st80_fsm_67 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_706) begin
    if (ap_sig_bdd_706) begin
        ap_sig_cseq_ST_st84_fsm_69 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st84_fsm_69 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_715) begin
    if (ap_sig_bdd_715) begin
        ap_sig_cseq_ST_st85_fsm_70 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st85_fsm_70 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1732) begin
    if (ap_sig_bdd_1732) begin
        ap_sig_cseq_ST_st8_fsm_7 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st8_fsm_7 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1141) begin
    if (ap_sig_bdd_1141) begin
        ap_sig_cseq_ST_st91_fsm_76 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st91_fsm_76 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1547) begin
    if (ap_sig_bdd_1547) begin
        ap_sig_cseq_ST_st95_fsm_78 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st95_fsm_78 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1153) begin
    if (ap_sig_bdd_1153) begin
        ap_sig_cseq_ST_st96_fsm_79 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st96_fsm_79 = ap_const_logic_0;
    end
end

always @ (m_axi_bgmodel_ARREADY or ap_reg_ioackin_m_axi_bgmodel_ARREADY) begin
    if ((ap_const_logic_0 == ap_reg_ioackin_m_axi_bgmodel_ARREADY)) begin
        ap_sig_ioackin_m_axi_bgmodel_ARREADY = m_axi_bgmodel_ARREADY;
    end else begin
        ap_sig_ioackin_m_axi_bgmodel_ARREADY = ap_const_logic_1;
    end
end

always @ (m_axi_bgmodel_AWREADY or ap_reg_ioackin_m_axi_bgmodel_AWREADY) begin
    if ((ap_const_logic_0 == ap_reg_ioackin_m_axi_bgmodel_AWREADY)) begin
        ap_sig_ioackin_m_axi_bgmodel_AWREADY = m_axi_bgmodel_AWREADY;
    end else begin
        ap_sig_ioackin_m_axi_bgmodel_AWREADY = ap_const_logic_1;
    end
end

always @ (m_axi_bgmodel_WREADY or ap_reg_ioackin_m_axi_bgmodel_WREADY) begin
    if ((ap_const_logic_0 == ap_reg_ioackin_m_axi_bgmodel_WREADY)) begin
        ap_sig_ioackin_m_axi_bgmodel_WREADY = m_axi_bgmodel_WREADY;
    end else begin
        ap_sig_ioackin_m_axi_bgmodel_WREADY = ap_const_logic_1;
    end
end

always @ (m_axi_frame_out_ARREADY or ap_reg_ioackin_m_axi_frame_out_ARREADY) begin
    if ((ap_const_logic_0 == ap_reg_ioackin_m_axi_frame_out_ARREADY)) begin
        ap_sig_ioackin_m_axi_frame_out_ARREADY = m_axi_frame_out_ARREADY;
    end else begin
        ap_sig_ioackin_m_axi_frame_out_ARREADY = ap_const_logic_1;
    end
end

always @ (m_axi_frame_out_AWREADY or ap_reg_ioackin_m_axi_frame_out_AWREADY) begin
    if ((ap_const_logic_0 == ap_reg_ioackin_m_axi_frame_out_AWREADY)) begin
        ap_sig_ioackin_m_axi_frame_out_AWREADY = m_axi_frame_out_AWREADY;
    end else begin
        ap_sig_ioackin_m_axi_frame_out_AWREADY = ap_const_logic_1;
    end
end

always @ (m_axi_frame_out_WREADY or ap_reg_ioackin_m_axi_frame_out_WREADY) begin
    if ((ap_const_logic_0 == ap_reg_ioackin_m_axi_frame_out_WREADY)) begin
        ap_sig_ioackin_m_axi_frame_out_WREADY = m_axi_frame_out_WREADY;
    end else begin
        ap_sig_ioackin_m_axi_frame_out_WREADY = ap_const_logic_1;
    end
end

always @ (indvar1_reg_528 or ap_sig_cseq_ST_pp2_stg0_fsm_32 or exitcond5_reg_1662 or ap_reg_ppiten_pp2_it1 or indvar_next2_reg_1666) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_32) & (ap_const_lv1_0 == exitcond5_reg_1662) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1))) begin
        indvar1_phi_fu_532_p4 = indvar_next2_reg_1666;
    end else begin
        indvar1_phi_fu_532_p4 = indvar1_reg_528;
    end
end

always @ (indvar2_reg_540 or ap_sig_cseq_ST_pp3_stg0_fsm_41 or exitcond6_reg_1682 or ap_reg_ppiten_pp3_it1 or indvar_next3_reg_1686) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg0_fsm_41) & (ap_const_lv1_0 == exitcond6_reg_1682) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it1))) begin
        indvar2_phi_fu_544_p4 = indvar_next3_reg_1686;
    end else begin
        indvar2_phi_fu_544_p4 = indvar2_reg_540;
    end
end

always @ (indvar3_reg_552 or ap_sig_cseq_ST_pp4_stg0_fsm_50 or exitcond7_reg_1708 or ap_reg_ppiten_pp4_it1 or indvar_next4_reg_1712) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp4_stg0_fsm_50) & (ap_const_lv1_0 == exitcond7_reg_1708) & (ap_const_logic_1 == ap_reg_ppiten_pp4_it1))) begin
        indvar3_phi_fu_556_p4 = indvar_next4_reg_1712;
    end else begin
        indvar3_phi_fu_556_p4 = indvar3_reg_552;
    end
end

always @ (indvar4_reg_564 or ap_sig_cseq_ST_pp5_stg0_fsm_59 or exitcond8_reg_1728 or ap_reg_ppiten_pp5_it1 or indvar_next5_reg_1732) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp5_stg0_fsm_59) & (ap_const_lv1_0 == exitcond8_reg_1728) & (ap_const_logic_1 == ap_reg_ppiten_pp5_it1))) begin
        indvar4_phi_fu_568_p4 = indvar_next5_reg_1732;
    end else begin
        indvar4_phi_fu_568_p4 = indvar4_reg_564;
    end
end

always @ (indvar5_reg_576 or ap_sig_cseq_ST_pp6_stg0_fsm_68 or exitcond9_reg_1754 or ap_reg_ppiten_pp6_it1 or indvar_next6_reg_1758) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp6_stg0_fsm_68) & (ap_const_lv1_0 == exitcond9_reg_1754) & (ap_const_logic_1 == ap_reg_ppiten_pp6_it1))) begin
        indvar5_phi_fu_580_p4 = indvar_next6_reg_1758;
    end else begin
        indvar5_phi_fu_580_p4 = indvar5_reg_576;
    end
end

always @ (indvar6_reg_588 or ap_sig_cseq_ST_pp7_stg0_fsm_77 or exitcond2_reg_1774 or ap_reg_ppiten_pp7_it1 or indvar_next7_reg_1778) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp7_stg0_fsm_77) & (ap_const_lv1_0 == exitcond2_reg_1774) & (ap_const_logic_1 == ap_reg_ppiten_pp7_it1))) begin
        indvar6_phi_fu_592_p4 = indvar_next7_reg_1778;
    end else begin
        indvar6_phi_fu_592_p4 = indvar6_reg_588;
    end
end

always @ (indvar9_reg_516 or ap_sig_cseq_ST_pp1_stg0_fsm_23 or exitcond4_reg_1636 or ap_reg_ppiten_pp1_it1 or indvar_next1_reg_1640) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_23) & (ap_const_lv1_0 == exitcond4_reg_1636) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1))) begin
        indvar9_phi_fu_520_p4 = indvar_next1_reg_1640;
    end else begin
        indvar9_phi_fu_520_p4 = indvar9_reg_516;
    end
end

always @ (indvar_reg_504 or ap_sig_cseq_ST_pp0_stg0_fsm_14 or exitcond1_reg_1616 or ap_reg_ppiten_pp0_it1 or indvar_next_reg_1620) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_14) & (exitcond1_reg_1616 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
        indvar_phi_fu_508_p4 = indvar_next_reg_1620;
    end else begin
        indvar_phi_fu_508_p4 = indvar_reg_504;
    end
end

always @ (ap_sig_cseq_ST_st19_fsm_16 or ap_sig_cseq_ST_st41_fsm_34 or ap_sig_cseq_ST_st63_fsm_52 or ap_sig_cseq_ST_st85_fsm_70 or tmp_120_fu_896_p1 or tmp_126_fu_1032_p1 or tmp_132_fu_1168_p1 or tmp_138_fu_1304_p1 or ap_reg_ioackin_m_axi_bgmodel_ARREADY) begin
    if ((ap_const_logic_0 == ap_reg_ioackin_m_axi_bgmodel_ARREADY)) begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_st85_fsm_70)) begin
            m_axi_bgmodel_ARADDR = tmp_138_fu_1304_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st63_fsm_52)) begin
            m_axi_bgmodel_ARADDR = tmp_132_fu_1168_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st41_fsm_34)) begin
            m_axi_bgmodel_ARADDR = tmp_126_fu_1032_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st19_fsm_16)) begin
            m_axi_bgmodel_ARADDR = tmp_120_fu_896_p1;
        end else begin
            m_axi_bgmodel_ARADDR = 'bx;
        end
    end else begin
        m_axi_bgmodel_ARADDR = 'bx;
    end
end

always @ (ap_sig_cseq_ST_st19_fsm_16 or ap_sig_cseq_ST_st41_fsm_34 or ap_sig_cseq_ST_st63_fsm_52 or ap_sig_cseq_ST_st85_fsm_70 or ap_reg_ioackin_m_axi_bgmodel_ARREADY) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st19_fsm_16) & (ap_const_logic_0 == ap_reg_ioackin_m_axi_bgmodel_ARREADY)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st41_fsm_34) & (ap_const_logic_0 == ap_reg_ioackin_m_axi_bgmodel_ARREADY)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st63_fsm_52) & (ap_const_logic_0 == ap_reg_ioackin_m_axi_bgmodel_ARREADY)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st85_fsm_70) & (ap_const_logic_0 == ap_reg_ioackin_m_axi_bgmodel_ARREADY)))) begin
        m_axi_bgmodel_ARVALID = ap_const_logic_1;
    end else begin
        m_axi_bgmodel_ARVALID = ap_const_logic_0;
    end
end

always @ (bgmodel_addr_17_reg_1630 or bgmodel_addr_18_reg_1676 or bgmodel_addr_19_reg_1722 or bgmodel_addr_20_reg_1768 or tmp_114_fu_762_p1 or ap_reg_ioackin_m_axi_bgmodel_AWREADY or ap_sig_bdd_1622 or ap_sig_bdd_1662 or ap_sig_bdd_1677 or ap_sig_bdd_1693 or ap_sig_bdd_1709) begin
    if ((ap_const_logic_0 == ap_reg_ioackin_m_axi_bgmodel_AWREADY)) begin
        if (ap_sig_bdd_1709) begin
            m_axi_bgmodel_AWADDR = bgmodel_addr_20_reg_1768;
        end else if (ap_sig_bdd_1693) begin
            m_axi_bgmodel_AWADDR = bgmodel_addr_19_reg_1722;
        end else if (ap_sig_bdd_1677) begin
            m_axi_bgmodel_AWADDR = bgmodel_addr_18_reg_1676;
        end else if (ap_sig_bdd_1662) begin
            m_axi_bgmodel_AWADDR = bgmodel_addr_17_reg_1630;
        end else if (ap_sig_bdd_1622) begin
            m_axi_bgmodel_AWADDR = tmp_114_fu_762_p1;
        end else begin
            m_axi_bgmodel_AWADDR = 'bx;
        end
    end else begin
        m_axi_bgmodel_AWADDR = 'bx;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or init or m_axi_frame_out_BVALID or ap_sig_bdd_502 or ap_sig_cseq_ST_st96_fsm_79 or grp_bgsub_process_fu_688_ap_done or grp_bgsub_process_fu_697_ap_done or grp_bgsub_process_fu_706_ap_done or grp_bgsub_process_fu_715_ap_done or ap_sig_cseq_ST_st112_fsm_91 or ap_sig_cseq_ST_st128_fsm_103 or ap_sig_cseq_ST_st144_fsm_115 or ap_reg_ioackin_m_axi_bgmodel_AWREADY) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st96_fsm_79) & (ap_const_logic_0 == ap_reg_ioackin_m_axi_bgmodel_AWREADY) & ~((ap_const_logic_0 == grp_bgsub_process_fu_688_ap_done) | (ap_const_logic_0 == grp_bgsub_process_fu_697_ap_done) | (ap_const_logic_0 == grp_bgsub_process_fu_706_ap_done) | (ap_const_logic_0 == grp_bgsub_process_fu_715_ap_done))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st112_fsm_91) & ~(m_axi_frame_out_BVALID == ap_const_logic_0) & (ap_const_logic_0 == ap_reg_ioackin_m_axi_bgmodel_AWREADY)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st128_fsm_103) & ~(m_axi_frame_out_BVALID == ap_const_logic_0) & (ap_const_logic_0 == ap_reg_ioackin_m_axi_bgmodel_AWREADY)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st144_fsm_115) & ~(m_axi_frame_out_BVALID == ap_const_logic_0) & (ap_const_logic_0 == ap_reg_ioackin_m_axi_bgmodel_AWREADY)))) begin
        m_axi_bgmodel_AWLEN = ap_const_lv32_1400;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == init) & ~ap_sig_bdd_502 & (ap_const_logic_0 == ap_reg_ioackin_m_axi_bgmodel_AWREADY))) begin
        m_axi_bgmodel_AWLEN = ap_const_lv32_96000;
    end else begin
        m_axi_bgmodel_AWLEN = 'bx;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or init or m_axi_frame_out_BVALID or ap_sig_bdd_502 or ap_sig_cseq_ST_st96_fsm_79 or grp_bgsub_process_fu_688_ap_done or grp_bgsub_process_fu_697_ap_done or grp_bgsub_process_fu_706_ap_done or grp_bgsub_process_fu_715_ap_done or ap_sig_cseq_ST_st112_fsm_91 or ap_sig_cseq_ST_st128_fsm_103 or ap_sig_cseq_ST_st144_fsm_115 or ap_reg_ioackin_m_axi_bgmodel_AWREADY) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == init) & ~ap_sig_bdd_502 & (ap_const_logic_0 == ap_reg_ioackin_m_axi_bgmodel_AWREADY)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st96_fsm_79) & (ap_const_logic_0 == ap_reg_ioackin_m_axi_bgmodel_AWREADY) & ~((ap_const_logic_0 == grp_bgsub_process_fu_688_ap_done) | (ap_const_logic_0 == grp_bgsub_process_fu_697_ap_done) | (ap_const_logic_0 == grp_bgsub_process_fu_706_ap_done) | (ap_const_logic_0 == grp_bgsub_process_fu_715_ap_done))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st112_fsm_91) & ~(m_axi_frame_out_BVALID == ap_const_logic_0) & (ap_const_logic_0 == ap_reg_ioackin_m_axi_bgmodel_AWREADY)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st128_fsm_103) & ~(m_axi_frame_out_BVALID == ap_const_logic_0) & (ap_const_logic_0 == ap_reg_ioackin_m_axi_bgmodel_AWREADY)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st144_fsm_115) & ~(m_axi_frame_out_BVALID == ap_const_logic_0) & (ap_const_logic_0 == ap_reg_ioackin_m_axi_bgmodel_AWREADY)))) begin
        m_axi_bgmodel_AWVALID = ap_const_logic_1;
    end else begin
        m_axi_bgmodel_AWVALID = ap_const_logic_0;
    end
end

always @ (init or m_axi_bgmodel_BVALID or ap_sig_cseq_ST_st104_fsm_85 or ap_sig_ioackin_m_axi_frame_out_AWREADY or ap_sig_cseq_ST_st120_fsm_97 or ap_sig_cseq_ST_st136_fsm_109 or ap_sig_cseq_ST_st152_fsm_121 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_bdd_1489) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st104_fsm_85) & ~((m_axi_bgmodel_BVALID == ap_const_logic_0) | (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_AWREADY))) | (~((m_axi_bgmodel_BVALID == ap_const_logic_0) | (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_AWREADY)) & (ap_const_logic_1 == ap_sig_cseq_ST_st120_fsm_97)) | (~((m_axi_bgmodel_BVALID == ap_const_logic_0) | (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_AWREADY)) & (ap_const_logic_1 == ap_sig_cseq_ST_st136_fsm_109)) | (~((m_axi_bgmodel_BVALID == ap_const_logic_0) | (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_AWREADY)) & (ap_const_logic_1 == ap_sig_cseq_ST_st152_fsm_121)) | (~(ap_const_lv1_0 == init) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & ~ap_sig_bdd_1489))) begin
        m_axi_bgmodel_BREADY = ap_const_logic_1;
    end else begin
        m_axi_bgmodel_BREADY = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp1_stg0_fsm_23 or exitcond4_reg_1636 or ap_sig_bdd_301 or ap_reg_ppiten_pp1_it1 or ap_sig_cseq_ST_pp3_stg0_fsm_41 or exitcond6_reg_1682 or ap_sig_bdd_347 or ap_reg_ppiten_pp3_it1 or ap_sig_cseq_ST_pp5_stg0_fsm_59 or exitcond8_reg_1728 or ap_sig_bdd_393 or ap_reg_ppiten_pp5_it1 or ap_sig_cseq_ST_pp7_stg0_fsm_77 or exitcond2_reg_1774 or ap_sig_bdd_439 or ap_reg_ppiten_pp7_it1) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_23) & (ap_const_lv1_0 == exitcond4_reg_1636) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_sig_bdd_301 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg0_fsm_41) & (ap_const_lv1_0 == exitcond6_reg_1682) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it1) & ~(ap_sig_bdd_347 & (ap_const_logic_1 == ap_reg_ppiten_pp3_it1))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp5_stg0_fsm_59) & (ap_const_lv1_0 == exitcond8_reg_1728) & (ap_const_logic_1 == ap_reg_ppiten_pp5_it1) & ~(ap_sig_bdd_393 & (ap_const_logic_1 == ap_reg_ppiten_pp5_it1))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp7_stg0_fsm_77) & (ap_const_lv1_0 == exitcond2_reg_1774) & (ap_const_logic_1 == ap_reg_ppiten_pp7_it1) & ~(ap_sig_bdd_439 & (ap_const_logic_1 == ap_reg_ppiten_pp7_it1))))) begin
        m_axi_bgmodel_RREADY = ap_const_logic_1;
    end else begin
        m_axi_bgmodel_RREADY = ap_const_logic_0;
    end
end

always @ (part_bgmodel_load_reg_1797 or part2_bgmodel_load_reg_1840 or part3_bgmodel_load_reg_1883 or part4_bgmodel_load_reg_1926 or ap_reg_ioackin_m_axi_bgmodel_WREADY or ap_sig_bdd_1633 or ap_sig_bdd_1668 or ap_sig_bdd_1684 or ap_sig_bdd_1700 or ap_sig_bdd_1716) begin
    if ((ap_const_logic_0 == ap_reg_ioackin_m_axi_bgmodel_WREADY)) begin
        if (ap_sig_bdd_1716) begin
            m_axi_bgmodel_WDATA = part4_bgmodel_load_reg_1926;
        end else if (ap_sig_bdd_1700) begin
            m_axi_bgmodel_WDATA = part3_bgmodel_load_reg_1883;
        end else if (ap_sig_bdd_1684) begin
            m_axi_bgmodel_WDATA = part2_bgmodel_load_reg_1840;
        end else if (ap_sig_bdd_1668) begin
            m_axi_bgmodel_WDATA = part_bgmodel_load_reg_1797;
        end else if (ap_sig_bdd_1633) begin
            m_axi_bgmodel_WDATA = ap_const_lv32_0;
        end else begin
            m_axi_bgmodel_WDATA = 'bx;
        end
    end else begin
        m_axi_bgmodel_WDATA = 'bx;
    end
end

always @ (ap_sig_cseq_ST_st2_fsm_1 or exitcond_fu_773_p2 or ap_reg_ppstg_exitcond3_reg_1783_pp8_it1 or ap_reg_ppiten_pp8_it2 or ap_reg_ppstg_exitcond11_reg_1826_pp10_it1 or ap_reg_ppiten_pp10_it2 or ap_reg_ppstg_exitcond13_reg_1869_pp12_it1 or ap_reg_ppiten_pp12_it2 or ap_reg_ppstg_exitcond15_reg_1912_pp14_it1 or ap_reg_ppiten_pp14_it2 or ap_reg_ioackin_m_axi_bgmodel_WREADY) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (ap_const_lv1_0 == exitcond_fu_773_p2) & (ap_const_logic_0 == ap_reg_ioackin_m_axi_bgmodel_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond3_reg_1783_pp8_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp8_it2) & (ap_const_logic_0 == ap_reg_ioackin_m_axi_bgmodel_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond11_reg_1826_pp10_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp10_it2) & (ap_const_logic_0 == ap_reg_ioackin_m_axi_bgmodel_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond13_reg_1869_pp12_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp12_it2) & (ap_const_logic_0 == ap_reg_ioackin_m_axi_bgmodel_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond15_reg_1912_pp14_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp14_it2) & (ap_const_logic_0 == ap_reg_ioackin_m_axi_bgmodel_WREADY)))) begin
        m_axi_bgmodel_WVALID = ap_const_logic_1;
    end else begin
        m_axi_bgmodel_WVALID = ap_const_logic_0;
    end
end

always @ (frame_out_addr_reg_1610 or frame_out_addr_2_reg_1656 or frame_out_addr_3_reg_1702 or frame_out_addr_4_reg_1748 or ap_reg_ioackin_m_axi_frame_out_ARREADY or ap_sig_cseq_ST_st8_fsm_7 or ap_sig_cseq_ST_st30_fsm_25 or ap_sig_cseq_ST_st52_fsm_43 or ap_sig_cseq_ST_st74_fsm_61) begin
    if ((ap_const_logic_0 == ap_reg_ioackin_m_axi_frame_out_ARREADY)) begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_st74_fsm_61)) begin
            m_axi_frame_out_ARADDR = frame_out_addr_4_reg_1748;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st52_fsm_43)) begin
            m_axi_frame_out_ARADDR = frame_out_addr_3_reg_1702;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st30_fsm_25)) begin
            m_axi_frame_out_ARADDR = frame_out_addr_2_reg_1656;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7)) begin
            m_axi_frame_out_ARADDR = frame_out_addr_reg_1610;
        end else begin
            m_axi_frame_out_ARADDR = 'bx;
        end
    end else begin
        m_axi_frame_out_ARADDR = 'bx;
    end
end

always @ (ap_reg_ioackin_m_axi_frame_out_ARREADY or ap_sig_cseq_ST_st8_fsm_7 or ap_sig_cseq_ST_st30_fsm_25 or ap_sig_cseq_ST_st52_fsm_43 or ap_sig_cseq_ST_st74_fsm_61) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7) & (ap_const_logic_0 == ap_reg_ioackin_m_axi_frame_out_ARREADY)) | ((ap_const_logic_0 == ap_reg_ioackin_m_axi_frame_out_ARREADY) & (ap_const_logic_1 == ap_sig_cseq_ST_st30_fsm_25)) | ((ap_const_logic_0 == ap_reg_ioackin_m_axi_frame_out_ARREADY) & (ap_const_logic_1 == ap_sig_cseq_ST_st52_fsm_43)) | ((ap_const_logic_0 == ap_reg_ioackin_m_axi_frame_out_ARREADY) & (ap_const_logic_1 == ap_sig_cseq_ST_st74_fsm_61)))) begin
        m_axi_frame_out_ARVALID = ap_const_logic_1;
    end else begin
        m_axi_frame_out_ARVALID = ap_const_logic_0;
    end
end

always @ (frame_out_addr_5_reg_1802 or frame_out_addr_6_reg_1845 or frame_out_addr_7_reg_1888 or frame_out_addr_8_reg_1931 or ap_sig_cseq_ST_st104_fsm_85 or ap_sig_cseq_ST_st120_fsm_97 or ap_sig_cseq_ST_st136_fsm_109 or ap_sig_cseq_ST_st152_fsm_121 or ap_sig_bdd_2768) begin
    if (ap_sig_bdd_2768) begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_st152_fsm_121)) begin
            m_axi_frame_out_AWADDR = frame_out_addr_8_reg_1931;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st136_fsm_109)) begin
            m_axi_frame_out_AWADDR = frame_out_addr_7_reg_1888;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st120_fsm_97)) begin
            m_axi_frame_out_AWADDR = frame_out_addr_6_reg_1845;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st104_fsm_85)) begin
            m_axi_frame_out_AWADDR = frame_out_addr_5_reg_1802;
        end else begin
            m_axi_frame_out_AWADDR = 'bx;
        end
    end else begin
        m_axi_frame_out_AWADDR = 'bx;
    end
end

always @ (m_axi_bgmodel_BVALID or ap_sig_cseq_ST_st104_fsm_85 or ap_sig_cseq_ST_st120_fsm_97 or ap_sig_cseq_ST_st136_fsm_109 or ap_sig_cseq_ST_st152_fsm_121 or ap_reg_ioackin_m_axi_frame_out_AWREADY) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st104_fsm_85) & ~(m_axi_bgmodel_BVALID == ap_const_logic_0) & (ap_const_logic_0 == ap_reg_ioackin_m_axi_frame_out_AWREADY)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st120_fsm_97) & ~(m_axi_bgmodel_BVALID == ap_const_logic_0) & (ap_const_logic_0 == ap_reg_ioackin_m_axi_frame_out_AWREADY)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st136_fsm_109) & ~(m_axi_bgmodel_BVALID == ap_const_logic_0) & (ap_const_logic_0 == ap_reg_ioackin_m_axi_frame_out_AWREADY)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st152_fsm_121) & ~(m_axi_bgmodel_BVALID == ap_const_logic_0) & (ap_const_logic_0 == ap_reg_ioackin_m_axi_frame_out_AWREADY)))) begin
        m_axi_frame_out_AWVALID = ap_const_logic_1;
    end else begin
        m_axi_frame_out_AWVALID = ap_const_logic_0;
    end
end

always @ (m_axi_frame_out_BVALID or ap_sig_ioackin_m_axi_bgmodel_AWREADY or ap_sig_cseq_ST_st112_fsm_91 or ap_sig_cseq_ST_st128_fsm_103 or ap_sig_cseq_ST_st144_fsm_115 or ap_sig_cseq_ST_st160_fsm_127) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st112_fsm_91) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_AWREADY) | (m_axi_frame_out_BVALID == ap_const_logic_0))) | (~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_AWREADY) | (m_axi_frame_out_BVALID == ap_const_logic_0)) & (ap_const_logic_1 == ap_sig_cseq_ST_st128_fsm_103)) | (~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_AWREADY) | (m_axi_frame_out_BVALID == ap_const_logic_0)) & (ap_const_logic_1 == ap_sig_cseq_ST_st144_fsm_115)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st160_fsm_127) & ~(m_axi_frame_out_BVALID == ap_const_logic_0)))) begin
        m_axi_frame_out_BREADY = ap_const_logic_1;
    end else begin
        m_axi_frame_out_BREADY = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_14 or exitcond1_reg_1616 or ap_sig_bdd_277 or ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_pp2_stg0_fsm_32 or exitcond5_reg_1662 or ap_sig_bdd_324 or ap_reg_ppiten_pp2_it1 or ap_sig_cseq_ST_pp4_stg0_fsm_50 or exitcond7_reg_1708 or ap_sig_bdd_370 or ap_reg_ppiten_pp4_it1 or ap_sig_cseq_ST_pp6_stg0_fsm_68 or exitcond9_reg_1754 or ap_sig_bdd_416 or ap_reg_ppiten_pp6_it1) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_14) & (exitcond1_reg_1616 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_32) & (ap_const_lv1_0 == exitcond5_reg_1662) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1) & ~(ap_sig_bdd_324 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp4_stg0_fsm_50) & (ap_const_lv1_0 == exitcond7_reg_1708) & (ap_const_logic_1 == ap_reg_ppiten_pp4_it1) & ~(ap_sig_bdd_370 & (ap_const_logic_1 == ap_reg_ppiten_pp4_it1))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp6_stg0_fsm_68) & (ap_const_lv1_0 == exitcond9_reg_1754) & (ap_const_logic_1 == ap_reg_ppiten_pp6_it1) & ~(ap_sig_bdd_416 & (ap_const_logic_1 == ap_reg_ppiten_pp6_it1))))) begin
        m_axi_frame_out_RREADY = ap_const_logic_1;
    end else begin
        m_axi_frame_out_RREADY = ap_const_logic_0;
    end
end

always @ (extLd_reg_1821 or extLd1_reg_1864 or extLd2_reg_1907 or extLd3_reg_1950 or ap_reg_ioackin_m_axi_frame_out_WREADY or ap_sig_bdd_1792 or ap_sig_bdd_1805 or ap_sig_bdd_1820 or ap_sig_bdd_1835) begin
    if ((ap_const_logic_0 == ap_reg_ioackin_m_axi_frame_out_WREADY)) begin
        if (ap_sig_bdd_1835) begin
            m_axi_frame_out_WDATA = extLd3_reg_1950;
        end else if (ap_sig_bdd_1820) begin
            m_axi_frame_out_WDATA = extLd2_reg_1907;
        end else if (ap_sig_bdd_1805) begin
            m_axi_frame_out_WDATA = extLd1_reg_1864;
        end else if (ap_sig_bdd_1792) begin
            m_axi_frame_out_WDATA = extLd_reg_1821;
        end else begin
            m_axi_frame_out_WDATA = 'bx;
        end
    end else begin
        m_axi_frame_out_WDATA = 'bx;
    end
end

always @ (ap_reg_ppstg_exitcond10_reg_1807_pp9_it1 or ap_reg_ppiten_pp9_it2 or ap_reg_ppstg_exitcond12_reg_1850_pp11_it1 or ap_reg_ppiten_pp11_it2 or ap_reg_ppstg_exitcond14_reg_1893_pp13_it1 or ap_reg_ppiten_pp13_it2 or ap_reg_ppstg_exitcond16_reg_1936_pp15_it1 or ap_reg_ppiten_pp15_it2 or ap_reg_ioackin_m_axi_frame_out_WREADY) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond10_reg_1807_pp9_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp9_it2) & (ap_const_logic_0 == ap_reg_ioackin_m_axi_frame_out_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond12_reg_1850_pp11_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp11_it2) & (ap_const_logic_0 == ap_reg_ioackin_m_axi_frame_out_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond14_reg_1893_pp13_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp13_it2) & (ap_const_logic_0 == ap_reg_ioackin_m_axi_frame_out_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond16_reg_1936_pp15_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp15_it2) & (ap_const_logic_0 == ap_reg_ioackin_m_axi_frame_out_WREADY)))) begin
        m_axi_frame_out_WVALID = ap_const_logic_1;
    end else begin
        m_axi_frame_out_WVALID = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp3_it2 or ap_sig_cseq_ST_pp10_stg0_fsm_92 or ap_reg_ppiten_pp10_it0 or ap_sig_cseq_ST_st96_fsm_79 or grp_bgsub_process_fu_697_bgmodel_address0 or tmp_69_fu_1054_p1 or tmp_87_fu_1399_p1) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp3_it2)) begin
        part2_bgmodel_address0 = tmp_69_fu_1054_p1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp10_stg0_fsm_92) & (ap_const_logic_1 == ap_reg_ppiten_pp10_it0))) begin
        part2_bgmodel_address0 = tmp_87_fu_1399_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st96_fsm_79)) begin
        part2_bgmodel_address0 = grp_bgsub_process_fu_697_bgmodel_address0;
    end else begin
        part2_bgmodel_address0 = 'bx;
    end
end

always @ (ap_sig_bdd_347 or ap_reg_ppiten_pp3_it1 or ap_reg_ppiten_pp3_it2 or ap_sig_ioackin_m_axi_bgmodel_WREADY or ap_sig_cseq_ST_pp10_stg0_fsm_92 or ap_reg_ppiten_pp10_it0 or ap_reg_ppstg_exitcond11_reg_1826_pp10_it1 or ap_reg_ppiten_pp10_it2 or ap_sig_cseq_ST_st96_fsm_79 or grp_bgsub_process_fu_697_bgmodel_ce0) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp10_stg0_fsm_92) & (ap_const_logic_1 == ap_reg_ppiten_pp10_it0) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond11_reg_1826_pp10_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp10_it2))) | ((ap_const_logic_1 == ap_reg_ppiten_pp3_it2) & ~(ap_sig_bdd_347 & (ap_const_logic_1 == ap_reg_ppiten_pp3_it1))))) begin
        part2_bgmodel_ce0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st96_fsm_79)) begin
        part2_bgmodel_ce0 = grp_bgsub_process_fu_697_bgmodel_ce0;
    end else begin
        part2_bgmodel_ce0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st96_fsm_79 or grp_bgsub_process_fu_697_bgmodel_ce1) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st96_fsm_79)) begin
        part2_bgmodel_ce1 = grp_bgsub_process_fu_697_bgmodel_ce1;
    end else begin
        part2_bgmodel_ce1 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp3_it2 or reg_732 or ap_sig_cseq_ST_st96_fsm_79 or grp_bgsub_process_fu_697_bgmodel_d0) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp3_it2)) begin
        part2_bgmodel_d0 = reg_732;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st96_fsm_79)) begin
        part2_bgmodel_d0 = grp_bgsub_process_fu_697_bgmodel_d0;
    end else begin
        part2_bgmodel_d0 = 'bx;
    end
end

always @ (ap_sig_bdd_347 or ap_reg_ppiten_pp3_it1 or ap_reg_ppiten_pp3_it2 or ap_reg_ppstg_exitcond6_reg_1682_pp3_it1 or ap_sig_cseq_ST_st96_fsm_79 or grp_bgsub_process_fu_697_bgmodel_we0) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp3_it2) & ~(ap_sig_bdd_347 & (ap_const_logic_1 == ap_reg_ppiten_pp3_it1)) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond6_reg_1682_pp3_it1))) begin
        part2_bgmodel_we0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st96_fsm_79)) begin
        part2_bgmodel_we0 = grp_bgsub_process_fu_697_bgmodel_we0;
    end else begin
        part2_bgmodel_we0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st96_fsm_79 or grp_bgsub_process_fu_697_bgmodel_we1) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st96_fsm_79)) begin
        part2_bgmodel_we1 = grp_bgsub_process_fu_697_bgmodel_we1;
    end else begin
        part2_bgmodel_we1 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp2_it2 or ap_sig_cseq_ST_st96_fsm_79 or grp_bgsub_process_fu_697_frame_in_address0 or tmp_65_fu_990_p1) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp2_it2)) begin
        part2_frame_in_address0 = tmp_65_fu_990_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st96_fsm_79)) begin
        part2_frame_in_address0 = grp_bgsub_process_fu_697_frame_in_address0;
    end else begin
        part2_frame_in_address0 = 'bx;
    end
end

always @ (ap_sig_bdd_324 or ap_reg_ppiten_pp2_it1 or ap_reg_ppiten_pp2_it2 or ap_sig_cseq_ST_st96_fsm_79 or grp_bgsub_process_fu_697_frame_in_ce0) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it2) & ~(ap_sig_bdd_324 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1)))) begin
        part2_frame_in_ce0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st96_fsm_79)) begin
        part2_frame_in_ce0 = grp_bgsub_process_fu_697_frame_in_ce0;
    end else begin
        part2_frame_in_ce0 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_324 or ap_reg_ppiten_pp2_it1 or ap_reg_ppiten_pp2_it2 or ap_reg_ppstg_exitcond5_reg_1662_pp2_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it2) & ~(ap_sig_bdd_324 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1)) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_1662_pp2_it1))) begin
        part2_frame_in_we0 = ap_const_logic_1;
    end else begin
        part2_frame_in_we0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp11_stg0_fsm_98 or ap_reg_ppiten_pp11_it0 or ap_sig_cseq_ST_st96_fsm_79 or grp_bgsub_process_fu_697_frame_out_address0 or tmp_89_fu_1430_p1) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp11_stg0_fsm_98) & (ap_const_logic_1 == ap_reg_ppiten_pp11_it0))) begin
        part2_frame_out_address0 = tmp_89_fu_1430_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st96_fsm_79)) begin
        part2_frame_out_address0 = grp_bgsub_process_fu_697_frame_out_address0;
    end else begin
        part2_frame_out_address0 = 'bx;
    end
end

always @ (ap_sig_ioackin_m_axi_frame_out_WREADY or ap_sig_cseq_ST_pp11_stg0_fsm_98 or ap_reg_ppiten_pp11_it0 or ap_reg_ppstg_exitcond12_reg_1850_pp11_it1 or ap_reg_ppiten_pp11_it2 or ap_sig_cseq_ST_st96_fsm_79 or grp_bgsub_process_fu_697_frame_out_ce0) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp11_stg0_fsm_98) & (ap_const_logic_1 == ap_reg_ppiten_pp11_it0) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond12_reg_1850_pp11_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp11_it2)))) begin
        part2_frame_out_ce0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st96_fsm_79)) begin
        part2_frame_out_ce0 = grp_bgsub_process_fu_697_frame_out_ce0;
    end else begin
        part2_frame_out_ce0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st96_fsm_79 or grp_bgsub_process_fu_697_frame_out_we0) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st96_fsm_79)) begin
        part2_frame_out_we0 = grp_bgsub_process_fu_697_frame_out_we0;
    end else begin
        part2_frame_out_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp5_it2 or ap_sig_cseq_ST_pp12_stg0_fsm_104 or ap_reg_ppiten_pp12_it0 or ap_sig_cseq_ST_st96_fsm_79 or grp_bgsub_process_fu_706_bgmodel_address0 or tmp_76_fu_1190_p1 or tmp_91_fu_1455_p1) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp5_it2)) begin
        part3_bgmodel_address0 = tmp_76_fu_1190_p1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp12_stg0_fsm_104) & (ap_const_logic_1 == ap_reg_ppiten_pp12_it0))) begin
        part3_bgmodel_address0 = tmp_91_fu_1455_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st96_fsm_79)) begin
        part3_bgmodel_address0 = grp_bgsub_process_fu_706_bgmodel_address0;
    end else begin
        part3_bgmodel_address0 = 'bx;
    end
end

always @ (ap_sig_bdd_393 or ap_reg_ppiten_pp5_it1 or ap_reg_ppiten_pp5_it2 or ap_sig_ioackin_m_axi_bgmodel_WREADY or ap_sig_cseq_ST_pp12_stg0_fsm_104 or ap_reg_ppiten_pp12_it0 or ap_reg_ppstg_exitcond13_reg_1869_pp12_it1 or ap_reg_ppiten_pp12_it2 or ap_sig_cseq_ST_st96_fsm_79 or grp_bgsub_process_fu_706_bgmodel_ce0) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp12_stg0_fsm_104) & (ap_const_logic_1 == ap_reg_ppiten_pp12_it0) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond13_reg_1869_pp12_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp12_it2))) | ((ap_const_logic_1 == ap_reg_ppiten_pp5_it2) & ~(ap_sig_bdd_393 & (ap_const_logic_1 == ap_reg_ppiten_pp5_it1))))) begin
        part3_bgmodel_ce0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st96_fsm_79)) begin
        part3_bgmodel_ce0 = grp_bgsub_process_fu_706_bgmodel_ce0;
    end else begin
        part3_bgmodel_ce0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st96_fsm_79 or grp_bgsub_process_fu_706_bgmodel_ce1) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st96_fsm_79)) begin
        part3_bgmodel_ce1 = grp_bgsub_process_fu_706_bgmodel_ce1;
    end else begin
        part3_bgmodel_ce1 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp5_it2 or reg_732 or ap_sig_cseq_ST_st96_fsm_79 or grp_bgsub_process_fu_706_bgmodel_d0) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp5_it2)) begin
        part3_bgmodel_d0 = reg_732;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st96_fsm_79)) begin
        part3_bgmodel_d0 = grp_bgsub_process_fu_706_bgmodel_d0;
    end else begin
        part3_bgmodel_d0 = 'bx;
    end
end

always @ (ap_sig_bdd_393 or ap_reg_ppiten_pp5_it1 or ap_reg_ppiten_pp5_it2 or ap_reg_ppstg_exitcond8_reg_1728_pp5_it1 or ap_sig_cseq_ST_st96_fsm_79 or grp_bgsub_process_fu_706_bgmodel_we0) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp5_it2) & ~(ap_sig_bdd_393 & (ap_const_logic_1 == ap_reg_ppiten_pp5_it1)) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond8_reg_1728_pp5_it1))) begin
        part3_bgmodel_we0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st96_fsm_79)) begin
        part3_bgmodel_we0 = grp_bgsub_process_fu_706_bgmodel_we0;
    end else begin
        part3_bgmodel_we0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st96_fsm_79 or grp_bgsub_process_fu_706_bgmodel_we1) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st96_fsm_79)) begin
        part3_bgmodel_we1 = grp_bgsub_process_fu_706_bgmodel_we1;
    end else begin
        part3_bgmodel_we1 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp4_it2 or ap_sig_cseq_ST_st96_fsm_79 or grp_bgsub_process_fu_706_frame_in_address0 or tmp_72_fu_1126_p1) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp4_it2)) begin
        part3_frame_in_address0 = tmp_72_fu_1126_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st96_fsm_79)) begin
        part3_frame_in_address0 = grp_bgsub_process_fu_706_frame_in_address0;
    end else begin
        part3_frame_in_address0 = 'bx;
    end
end

always @ (ap_sig_bdd_370 or ap_reg_ppiten_pp4_it1 or ap_reg_ppiten_pp4_it2 or ap_sig_cseq_ST_st96_fsm_79 or grp_bgsub_process_fu_706_frame_in_ce0) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp4_it2) & ~(ap_sig_bdd_370 & (ap_const_logic_1 == ap_reg_ppiten_pp4_it1)))) begin
        part3_frame_in_ce0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st96_fsm_79)) begin
        part3_frame_in_ce0 = grp_bgsub_process_fu_706_frame_in_ce0;
    end else begin
        part3_frame_in_ce0 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_370 or ap_reg_ppiten_pp4_it1 or ap_reg_ppiten_pp4_it2 or ap_reg_ppstg_exitcond7_reg_1708_pp4_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp4_it2) & ~(ap_sig_bdd_370 & (ap_const_logic_1 == ap_reg_ppiten_pp4_it1)) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_1708_pp4_it1))) begin
        part3_frame_in_we0 = ap_const_logic_1;
    end else begin
        part3_frame_in_we0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp13_stg0_fsm_110 or ap_reg_ppiten_pp13_it0 or ap_sig_cseq_ST_st96_fsm_79 or grp_bgsub_process_fu_706_frame_out_address0 or tmp_93_fu_1486_p1) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp13_stg0_fsm_110) & (ap_const_logic_1 == ap_reg_ppiten_pp13_it0))) begin
        part3_frame_out_address0 = tmp_93_fu_1486_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st96_fsm_79)) begin
        part3_frame_out_address0 = grp_bgsub_process_fu_706_frame_out_address0;
    end else begin
        part3_frame_out_address0 = 'bx;
    end
end

always @ (ap_sig_ioackin_m_axi_frame_out_WREADY or ap_sig_cseq_ST_pp13_stg0_fsm_110 or ap_reg_ppiten_pp13_it0 or ap_reg_ppstg_exitcond14_reg_1893_pp13_it1 or ap_reg_ppiten_pp13_it2 or ap_sig_cseq_ST_st96_fsm_79 or grp_bgsub_process_fu_706_frame_out_ce0) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp13_stg0_fsm_110) & (ap_const_logic_1 == ap_reg_ppiten_pp13_it0) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond14_reg_1893_pp13_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp13_it2)))) begin
        part3_frame_out_ce0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st96_fsm_79)) begin
        part3_frame_out_ce0 = grp_bgsub_process_fu_706_frame_out_ce0;
    end else begin
        part3_frame_out_ce0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st96_fsm_79 or grp_bgsub_process_fu_706_frame_out_we0) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st96_fsm_79)) begin
        part3_frame_out_we0 = grp_bgsub_process_fu_706_frame_out_we0;
    end else begin
        part3_frame_out_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp7_it2 or ap_sig_cseq_ST_pp14_stg0_fsm_116 or ap_reg_ppiten_pp14_it0 or ap_sig_cseq_ST_st96_fsm_79 or grp_bgsub_process_fu_715_bgmodel_address0 or tmp_82_fu_1326_p1 or tmp_95_fu_1511_p1) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp7_it2)) begin
        part4_bgmodel_address0 = tmp_82_fu_1326_p1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp14_stg0_fsm_116) & (ap_const_logic_1 == ap_reg_ppiten_pp14_it0))) begin
        part4_bgmodel_address0 = tmp_95_fu_1511_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st96_fsm_79)) begin
        part4_bgmodel_address0 = grp_bgsub_process_fu_715_bgmodel_address0;
    end else begin
        part4_bgmodel_address0 = 'bx;
    end
end

always @ (ap_sig_bdd_439 or ap_reg_ppiten_pp7_it1 or ap_reg_ppiten_pp7_it2 or ap_sig_ioackin_m_axi_bgmodel_WREADY or ap_sig_cseq_ST_pp14_stg0_fsm_116 or ap_reg_ppiten_pp14_it0 or ap_reg_ppstg_exitcond15_reg_1912_pp14_it1 or ap_reg_ppiten_pp14_it2 or ap_sig_cseq_ST_st96_fsm_79 or grp_bgsub_process_fu_715_bgmodel_ce0) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp14_stg0_fsm_116) & (ap_const_logic_1 == ap_reg_ppiten_pp14_it0) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond15_reg_1912_pp14_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp14_it2))) | ((ap_const_logic_1 == ap_reg_ppiten_pp7_it2) & ~(ap_sig_bdd_439 & (ap_const_logic_1 == ap_reg_ppiten_pp7_it1))))) begin
        part4_bgmodel_ce0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st96_fsm_79)) begin
        part4_bgmodel_ce0 = grp_bgsub_process_fu_715_bgmodel_ce0;
    end else begin
        part4_bgmodel_ce0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st96_fsm_79 or grp_bgsub_process_fu_715_bgmodel_ce1) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st96_fsm_79)) begin
        part4_bgmodel_ce1 = grp_bgsub_process_fu_715_bgmodel_ce1;
    end else begin
        part4_bgmodel_ce1 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp7_it2 or reg_732 or ap_sig_cseq_ST_st96_fsm_79 or grp_bgsub_process_fu_715_bgmodel_d0) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp7_it2)) begin
        part4_bgmodel_d0 = reg_732;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st96_fsm_79)) begin
        part4_bgmodel_d0 = grp_bgsub_process_fu_715_bgmodel_d0;
    end else begin
        part4_bgmodel_d0 = 'bx;
    end
end

always @ (ap_sig_bdd_439 or ap_reg_ppiten_pp7_it1 or ap_reg_ppiten_pp7_it2 or ap_reg_ppstg_exitcond2_reg_1774_pp7_it1 or ap_sig_cseq_ST_st96_fsm_79 or grp_bgsub_process_fu_715_bgmodel_we0) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp7_it2) & ~(ap_sig_bdd_439 & (ap_const_logic_1 == ap_reg_ppiten_pp7_it1)) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_1774_pp7_it1))) begin
        part4_bgmodel_we0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st96_fsm_79)) begin
        part4_bgmodel_we0 = grp_bgsub_process_fu_715_bgmodel_we0;
    end else begin
        part4_bgmodel_we0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st96_fsm_79 or grp_bgsub_process_fu_715_bgmodel_we1) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st96_fsm_79)) begin
        part4_bgmodel_we1 = grp_bgsub_process_fu_715_bgmodel_we1;
    end else begin
        part4_bgmodel_we1 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp6_it2 or ap_sig_cseq_ST_st96_fsm_79 or grp_bgsub_process_fu_715_frame_in_address0 or tmp_79_fu_1262_p1) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp6_it2)) begin
        part4_frame_in_address0 = tmp_79_fu_1262_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st96_fsm_79)) begin
        part4_frame_in_address0 = grp_bgsub_process_fu_715_frame_in_address0;
    end else begin
        part4_frame_in_address0 = 'bx;
    end
end

always @ (ap_sig_bdd_416 or ap_reg_ppiten_pp6_it1 or ap_reg_ppiten_pp6_it2 or ap_sig_cseq_ST_st96_fsm_79 or grp_bgsub_process_fu_715_frame_in_ce0) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp6_it2) & ~(ap_sig_bdd_416 & (ap_const_logic_1 == ap_reg_ppiten_pp6_it1)))) begin
        part4_frame_in_ce0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st96_fsm_79)) begin
        part4_frame_in_ce0 = grp_bgsub_process_fu_715_frame_in_ce0;
    end else begin
        part4_frame_in_ce0 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_416 or ap_reg_ppiten_pp6_it1 or ap_reg_ppiten_pp6_it2 or ap_reg_ppstg_exitcond9_reg_1754_pp6_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp6_it2) & ~(ap_sig_bdd_416 & (ap_const_logic_1 == ap_reg_ppiten_pp6_it1)) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond9_reg_1754_pp6_it1))) begin
        part4_frame_in_we0 = ap_const_logic_1;
    end else begin
        part4_frame_in_we0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp15_stg0_fsm_122 or ap_reg_ppiten_pp15_it0 or ap_sig_cseq_ST_st96_fsm_79 or grp_bgsub_process_fu_715_frame_out_address0 or tmp_97_fu_1542_p1) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp15_stg0_fsm_122) & (ap_const_logic_1 == ap_reg_ppiten_pp15_it0))) begin
        part4_frame_out_address0 = tmp_97_fu_1542_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st96_fsm_79)) begin
        part4_frame_out_address0 = grp_bgsub_process_fu_715_frame_out_address0;
    end else begin
        part4_frame_out_address0 = 'bx;
    end
end

always @ (ap_sig_ioackin_m_axi_frame_out_WREADY or ap_sig_cseq_ST_pp15_stg0_fsm_122 or ap_reg_ppiten_pp15_it0 or ap_reg_ppstg_exitcond16_reg_1936_pp15_it1 or ap_reg_ppiten_pp15_it2 or ap_sig_cseq_ST_st96_fsm_79 or grp_bgsub_process_fu_715_frame_out_ce0) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp15_stg0_fsm_122) & (ap_const_logic_1 == ap_reg_ppiten_pp15_it0) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond16_reg_1936_pp15_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp15_it2)))) begin
        part4_frame_out_ce0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st96_fsm_79)) begin
        part4_frame_out_ce0 = grp_bgsub_process_fu_715_frame_out_ce0;
    end else begin
        part4_frame_out_ce0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st96_fsm_79 or grp_bgsub_process_fu_715_frame_out_we0) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st96_fsm_79)) begin
        part4_frame_out_we0 = grp_bgsub_process_fu_715_frame_out_we0;
    end else begin
        part4_frame_out_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp1_it2 or ap_sig_cseq_ST_pp8_stg0_fsm_80 or ap_reg_ppiten_pp8_it0 or ap_sig_cseq_ST_st96_fsm_79 or grp_bgsub_process_fu_688_bgmodel_address0 or tmp_62_fu_918_p1 or tmp_83_fu_1343_p1) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp1_it2)) begin
        part_bgmodel_address0 = tmp_62_fu_918_p1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp8_stg0_fsm_80) & (ap_const_logic_1 == ap_reg_ppiten_pp8_it0))) begin
        part_bgmodel_address0 = tmp_83_fu_1343_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st96_fsm_79)) begin
        part_bgmodel_address0 = grp_bgsub_process_fu_688_bgmodel_address0;
    end else begin
        part_bgmodel_address0 = 'bx;
    end
end

always @ (ap_sig_bdd_301 or ap_reg_ppiten_pp1_it1 or ap_reg_ppiten_pp1_it2 or ap_sig_ioackin_m_axi_bgmodel_WREADY or ap_sig_cseq_ST_pp8_stg0_fsm_80 or ap_reg_ppiten_pp8_it0 or ap_reg_ppstg_exitcond3_reg_1783_pp8_it1 or ap_reg_ppiten_pp8_it2 or ap_sig_cseq_ST_st96_fsm_79 or grp_bgsub_process_fu_688_bgmodel_ce0) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp8_stg0_fsm_80) & (ap_const_logic_1 == ap_reg_ppiten_pp8_it0) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond3_reg_1783_pp8_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp8_it2))) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & ~(ap_sig_bdd_301 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1))))) begin
        part_bgmodel_ce0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st96_fsm_79)) begin
        part_bgmodel_ce0 = grp_bgsub_process_fu_688_bgmodel_ce0;
    end else begin
        part_bgmodel_ce0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st96_fsm_79 or grp_bgsub_process_fu_688_bgmodel_ce1) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st96_fsm_79)) begin
        part_bgmodel_ce1 = grp_bgsub_process_fu_688_bgmodel_ce1;
    end else begin
        part_bgmodel_ce1 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp1_it2 or reg_732 or ap_sig_cseq_ST_st96_fsm_79 or grp_bgsub_process_fu_688_bgmodel_d0) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp1_it2)) begin
        part_bgmodel_d0 = reg_732;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st96_fsm_79)) begin
        part_bgmodel_d0 = grp_bgsub_process_fu_688_bgmodel_d0;
    end else begin
        part_bgmodel_d0 = 'bx;
    end
end

always @ (ap_sig_bdd_301 or ap_reg_ppiten_pp1_it1 or ap_reg_ppiten_pp1_it2 or ap_reg_ppstg_exitcond4_reg_1636_pp1_it1 or ap_sig_cseq_ST_st96_fsm_79 or grp_bgsub_process_fu_688_bgmodel_we0) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & ~(ap_sig_bdd_301 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond4_reg_1636_pp1_it1))) begin
        part_bgmodel_we0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st96_fsm_79)) begin
        part_bgmodel_we0 = grp_bgsub_process_fu_688_bgmodel_we0;
    end else begin
        part_bgmodel_we0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st96_fsm_79 or grp_bgsub_process_fu_688_bgmodel_we1) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st96_fsm_79)) begin
        part_bgmodel_we1 = grp_bgsub_process_fu_688_bgmodel_we1;
    end else begin
        part_bgmodel_we1 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_sig_cseq_ST_st96_fsm_79 or grp_bgsub_process_fu_688_frame_in_address0 or tmp_58_fu_852_p1) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        part_frame_in_address0 = tmp_58_fu_852_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st96_fsm_79)) begin
        part_frame_in_address0 = grp_bgsub_process_fu_688_frame_in_address0;
    end else begin
        part_frame_in_address0 = 'bx;
    end
end

always @ (ap_sig_bdd_277 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_cseq_ST_st96_fsm_79 or grp_bgsub_process_fu_688_frame_in_ce0) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~(ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
        part_frame_in_ce0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st96_fsm_79)) begin
        part_frame_in_ce0 = grp_bgsub_process_fu_688_frame_in_ce0;
    end else begin
        part_frame_in_ce0 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_277 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_exitcond1_reg_1616_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~(ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_1616_pp0_it1))) begin
        part_frame_in_we0 = ap_const_logic_1;
    end else begin
        part_frame_in_we0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp9_stg0_fsm_86 or ap_reg_ppiten_pp9_it0 or ap_sig_cseq_ST_st96_fsm_79 or grp_bgsub_process_fu_688_frame_out_address0 or tmp_85_fu_1374_p1) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp9_stg0_fsm_86) & (ap_const_logic_1 == ap_reg_ppiten_pp9_it0))) begin
        part_frame_out_address0 = tmp_85_fu_1374_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st96_fsm_79)) begin
        part_frame_out_address0 = grp_bgsub_process_fu_688_frame_out_address0;
    end else begin
        part_frame_out_address0 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_pp9_stg0_fsm_86 or ap_reg_ppiten_pp9_it0 or ap_reg_ppstg_exitcond10_reg_1807_pp9_it1 or ap_sig_ioackin_m_axi_frame_out_WREADY or ap_reg_ppiten_pp9_it2 or ap_sig_cseq_ST_st96_fsm_79 or grp_bgsub_process_fu_688_frame_out_ce0) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp9_stg0_fsm_86) & (ap_const_logic_1 == ap_reg_ppiten_pp9_it0) & ~((ap_const_lv1_0 == ap_reg_ppstg_exitcond10_reg_1807_pp9_it1) & (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp9_it2)))) begin
        part_frame_out_ce0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st96_fsm_79)) begin
        part_frame_out_ce0 = grp_bgsub_process_fu_688_frame_out_ce0;
    end else begin
        part_frame_out_ce0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st96_fsm_79 or grp_bgsub_process_fu_688_frame_out_we0) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st96_fsm_79)) begin
        part_frame_out_we0 = grp_bgsub_process_fu_688_frame_out_we0;
    end else begin
        part_frame_out_we0 = ap_const_logic_0;
    end
end
always @ (ap_CS_fsm or init or m_axi_bgmodel_BVALID or m_axi_frame_out_BVALID or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_277 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp1_it0 or ap_sig_bdd_301 or ap_reg_ppiten_pp1_it1 or ap_reg_ppiten_pp1_it2 or ap_reg_ppiten_pp2_it0 or ap_sig_bdd_324 or ap_reg_ppiten_pp2_it1 or ap_reg_ppiten_pp2_it2 or ap_reg_ppiten_pp3_it0 or ap_sig_bdd_347 or ap_reg_ppiten_pp3_it1 or ap_reg_ppiten_pp3_it2 or ap_reg_ppiten_pp4_it0 or ap_sig_bdd_370 or ap_reg_ppiten_pp4_it1 or ap_reg_ppiten_pp4_it2 or ap_reg_ppiten_pp5_it0 or ap_sig_bdd_393 or ap_reg_ppiten_pp5_it1 or ap_reg_ppiten_pp5_it2 or ap_reg_ppiten_pp6_it0 or ap_sig_bdd_416 or ap_reg_ppiten_pp6_it1 or ap_reg_ppiten_pp6_it2 or ap_reg_ppiten_pp7_it0 or ap_sig_bdd_439 or ap_reg_ppiten_pp7_it1 or ap_reg_ppiten_pp7_it2 or ap_sig_bdd_502 or ap_sig_ioackin_m_axi_bgmodel_AWREADY or exitcond_fu_773_p2 or ap_sig_ioackin_m_axi_bgmodel_WREADY or tmp_54_fu_785_p2 or exitcond1_fu_840_p2 or ap_sig_ioackin_m_axi_bgmodel_ARREADY or exitcond4_fu_906_p2 or exitcond5_fu_978_p2 or exitcond6_fu_1042_p2 or exitcond7_fu_1114_p2 or exitcond8_fu_1178_p2 or exitcond9_fu_1250_p2 or exitcond2_fu_1314_p2 or exitcond3_fu_1331_p2 or ap_reg_ppiten_pp8_it0 or ap_reg_ppiten_pp8_it1 or ap_reg_ppstg_exitcond3_reg_1783_pp8_it1 or ap_reg_ppiten_pp8_it2 or exitcond10_fu_1362_p2 or ap_reg_ppiten_pp9_it0 or ap_reg_ppiten_pp9_it1 or ap_reg_ppstg_exitcond10_reg_1807_pp9_it1 or ap_sig_ioackin_m_axi_frame_out_WREADY or ap_reg_ppiten_pp9_it2 or exitcond11_fu_1387_p2 or ap_reg_ppiten_pp10_it0 or ap_reg_ppiten_pp10_it1 or ap_reg_ppstg_exitcond11_reg_1826_pp10_it1 or ap_reg_ppiten_pp10_it2 or exitcond12_fu_1418_p2 or ap_reg_ppiten_pp11_it0 or ap_reg_ppiten_pp11_it1 or ap_reg_ppstg_exitcond12_reg_1850_pp11_it1 or ap_reg_ppiten_pp11_it2 or exitcond13_fu_1443_p2 or ap_reg_ppiten_pp12_it0 or ap_reg_ppiten_pp12_it1 or ap_reg_ppstg_exitcond13_reg_1869_pp12_it1 or ap_reg_ppiten_pp12_it2 or exitcond14_fu_1474_p2 or ap_reg_ppiten_pp13_it0 or ap_reg_ppiten_pp13_it1 or ap_reg_ppstg_exitcond14_reg_1893_pp13_it1 or ap_reg_ppiten_pp13_it2 or exitcond15_fu_1499_p2 or ap_reg_ppiten_pp14_it0 or ap_reg_ppiten_pp14_it1 or ap_reg_ppstg_exitcond15_reg_1912_pp14_it1 or ap_reg_ppiten_pp14_it2 or exitcond16_fu_1530_p2 or ap_reg_ppiten_pp15_it0 or ap_reg_ppiten_pp15_it1 or ap_reg_ppstg_exitcond16_reg_1936_pp15_it1 or ap_reg_ppiten_pp15_it2 or grp_bgsub_process_fu_688_ap_done or grp_bgsub_process_fu_697_ap_done or grp_bgsub_process_fu_706_ap_done or grp_bgsub_process_fu_715_ap_done or ap_sig_ioackin_m_axi_frame_out_AWREADY or ap_sig_bdd_1489 or ap_sig_ioackin_m_axi_frame_out_ARREADY) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if ((~(ap_const_lv1_0 == init) & ~(ap_sig_bdd_502 | (~(ap_const_lv1_0 == init) & (ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_AWREADY))))) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else if (((ap_const_lv1_0 == init) & ~(ap_sig_bdd_502 | (~(ap_const_lv1_0 == init) & (ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_AWREADY))))) begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : 
        begin
            if (((ap_const_lv1_0 == exitcond_fu_773_p2) & ~((ap_const_lv1_0 == exitcond_fu_773_p2) & (ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY)))) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else if ((~((ap_const_lv1_0 == exitcond_fu_773_p2) & (ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY)) & ~(ap_const_lv1_0 == exitcond_fu_773_p2))) begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end
        end
        ap_ST_st3_fsm_2 : 
        begin
            ap_NS_fsm = ap_ST_st4_fsm_3;
        end
        ap_ST_st4_fsm_3 : 
        begin
            ap_NS_fsm = ap_ST_st5_fsm_4;
        end
        ap_ST_st5_fsm_4 : 
        begin
            ap_NS_fsm = ap_ST_st6_fsm_5;
        end
        ap_ST_st6_fsm_5 : 
        begin
            if (~ap_sig_bdd_1489) begin
                ap_NS_fsm = ap_ST_st7_fsm_6;
            end else begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end
        end
        ap_ST_st7_fsm_6 : 
        begin
            if ((ap_const_lv1_0 == tmp_54_fu_785_p2)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st8_fsm_7;
            end
        end
        ap_ST_st8_fsm_7 : 
        begin
            if (~(ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_ARREADY)) begin
                ap_NS_fsm = ap_ST_st9_fsm_8;
            end else begin
                ap_NS_fsm = ap_ST_st8_fsm_7;
            end
        end
        ap_ST_st9_fsm_8 : 
        begin
            ap_NS_fsm = ap_ST_st10_fsm_9;
        end
        ap_ST_st10_fsm_9 : 
        begin
            ap_NS_fsm = ap_ST_st11_fsm_10;
        end
        ap_ST_st11_fsm_10 : 
        begin
            ap_NS_fsm = ap_ST_st12_fsm_11;
        end
        ap_ST_st12_fsm_11 : 
        begin
            ap_NS_fsm = ap_ST_st13_fsm_12;
        end
        ap_ST_st13_fsm_12 : 
        begin
            ap_NS_fsm = ap_ST_st14_fsm_13;
        end
        ap_ST_st14_fsm_13 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_14;
        end
        ap_ST_pp0_stg0_fsm_14 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~(ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & ~(ap_const_lv1_0 == exitcond1_fu_840_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_14;
            end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~(ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & ~(ap_const_lv1_0 == exitcond1_fu_840_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
                ap_NS_fsm = ap_ST_st18_fsm_15;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_14;
            end
        end
        ap_ST_st18_fsm_15 : 
        begin
            ap_NS_fsm = ap_ST_st19_fsm_16;
        end
        ap_ST_st19_fsm_16 : 
        begin
            if (~(ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_ARREADY)) begin
                ap_NS_fsm = ap_ST_st20_fsm_17;
            end else begin
                ap_NS_fsm = ap_ST_st19_fsm_16;
            end
        end
        ap_ST_st20_fsm_17 : 
        begin
            ap_NS_fsm = ap_ST_st21_fsm_18;
        end
        ap_ST_st21_fsm_18 : 
        begin
            ap_NS_fsm = ap_ST_st22_fsm_19;
        end
        ap_ST_st22_fsm_19 : 
        begin
            ap_NS_fsm = ap_ST_st23_fsm_20;
        end
        ap_ST_st23_fsm_20 : 
        begin
            ap_NS_fsm = ap_ST_st24_fsm_21;
        end
        ap_ST_st24_fsm_21 : 
        begin
            ap_NS_fsm = ap_ST_st25_fsm_22;
        end
        ap_ST_st25_fsm_22 : 
        begin
            ap_NS_fsm = ap_ST_pp1_stg0_fsm_23;
        end
        ap_ST_pp1_stg0_fsm_23 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & ~(ap_sig_bdd_301 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_sig_bdd_301 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) & ~(ap_const_lv1_0 == exitcond4_fu_906_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp1_it1)))) begin
                ap_NS_fsm = ap_ST_pp1_stg0_fsm_23;
            end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & ~(ap_sig_bdd_301 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_sig_bdd_301 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) & ~(ap_const_lv1_0 == exitcond4_fu_906_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp1_it1)))) begin
                ap_NS_fsm = ap_ST_st29_fsm_24;
            end else begin
                ap_NS_fsm = ap_ST_pp1_stg0_fsm_23;
            end
        end
        ap_ST_st29_fsm_24 : 
        begin
            ap_NS_fsm = ap_ST_st30_fsm_25;
        end
        ap_ST_st30_fsm_25 : 
        begin
            if (~(ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_ARREADY)) begin
                ap_NS_fsm = ap_ST_st31_fsm_26;
            end else begin
                ap_NS_fsm = ap_ST_st30_fsm_25;
            end
        end
        ap_ST_st31_fsm_26 : 
        begin
            ap_NS_fsm = ap_ST_st32_fsm_27;
        end
        ap_ST_st32_fsm_27 : 
        begin
            ap_NS_fsm = ap_ST_st33_fsm_28;
        end
        ap_ST_st33_fsm_28 : 
        begin
            ap_NS_fsm = ap_ST_st34_fsm_29;
        end
        ap_ST_st34_fsm_29 : 
        begin
            ap_NS_fsm = ap_ST_st35_fsm_30;
        end
        ap_ST_st35_fsm_30 : 
        begin
            ap_NS_fsm = ap_ST_st36_fsm_31;
        end
        ap_ST_st36_fsm_31 : 
        begin
            ap_NS_fsm = ap_ST_pp2_stg0_fsm_32;
        end
        ap_ST_pp2_stg0_fsm_32 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp2_it2) & ~(ap_sig_bdd_324 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp2_it1)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_sig_bdd_324 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1)) & ~(ap_const_lv1_0 == exitcond5_fu_978_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp2_it1)))) begin
                ap_NS_fsm = ap_ST_pp2_stg0_fsm_32;
            end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp2_it2) & ~(ap_sig_bdd_324 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp2_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_sig_bdd_324 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1)) & ~(ap_const_lv1_0 == exitcond5_fu_978_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp2_it1)))) begin
                ap_NS_fsm = ap_ST_st40_fsm_33;
            end else begin
                ap_NS_fsm = ap_ST_pp2_stg0_fsm_32;
            end
        end
        ap_ST_st40_fsm_33 : 
        begin
            ap_NS_fsm = ap_ST_st41_fsm_34;
        end
        ap_ST_st41_fsm_34 : 
        begin
            if (~(ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_ARREADY)) begin
                ap_NS_fsm = ap_ST_st42_fsm_35;
            end else begin
                ap_NS_fsm = ap_ST_st41_fsm_34;
            end
        end
        ap_ST_st42_fsm_35 : 
        begin
            ap_NS_fsm = ap_ST_st43_fsm_36;
        end
        ap_ST_st43_fsm_36 : 
        begin
            ap_NS_fsm = ap_ST_st44_fsm_37;
        end
        ap_ST_st44_fsm_37 : 
        begin
            ap_NS_fsm = ap_ST_st45_fsm_38;
        end
        ap_ST_st45_fsm_38 : 
        begin
            ap_NS_fsm = ap_ST_st46_fsm_39;
        end
        ap_ST_st46_fsm_39 : 
        begin
            ap_NS_fsm = ap_ST_st47_fsm_40;
        end
        ap_ST_st47_fsm_40 : 
        begin
            ap_NS_fsm = ap_ST_pp3_stg0_fsm_41;
        end
        ap_ST_pp3_stg0_fsm_41 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp3_it2) & ~(ap_sig_bdd_347 & (ap_const_logic_1 == ap_reg_ppiten_pp3_it1)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp3_it1)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp3_it0) & ~(ap_sig_bdd_347 & (ap_const_logic_1 == ap_reg_ppiten_pp3_it1)) & ~(ap_const_lv1_0 == exitcond6_fu_1042_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp3_it1)))) begin
                ap_NS_fsm = ap_ST_pp3_stg0_fsm_41;
            end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp3_it2) & ~(ap_sig_bdd_347 & (ap_const_logic_1 == ap_reg_ppiten_pp3_it1)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp3_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp3_it0) & ~(ap_sig_bdd_347 & (ap_const_logic_1 == ap_reg_ppiten_pp3_it1)) & ~(ap_const_lv1_0 == exitcond6_fu_1042_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp3_it1)))) begin
                ap_NS_fsm = ap_ST_st51_fsm_42;
            end else begin
                ap_NS_fsm = ap_ST_pp3_stg0_fsm_41;
            end
        end
        ap_ST_st51_fsm_42 : 
        begin
            ap_NS_fsm = ap_ST_st52_fsm_43;
        end
        ap_ST_st52_fsm_43 : 
        begin
            if (~(ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_ARREADY)) begin
                ap_NS_fsm = ap_ST_st53_fsm_44;
            end else begin
                ap_NS_fsm = ap_ST_st52_fsm_43;
            end
        end
        ap_ST_st53_fsm_44 : 
        begin
            ap_NS_fsm = ap_ST_st54_fsm_45;
        end
        ap_ST_st54_fsm_45 : 
        begin
            ap_NS_fsm = ap_ST_st55_fsm_46;
        end
        ap_ST_st55_fsm_46 : 
        begin
            ap_NS_fsm = ap_ST_st56_fsm_47;
        end
        ap_ST_st56_fsm_47 : 
        begin
            ap_NS_fsm = ap_ST_st57_fsm_48;
        end
        ap_ST_st57_fsm_48 : 
        begin
            ap_NS_fsm = ap_ST_st58_fsm_49;
        end
        ap_ST_st58_fsm_49 : 
        begin
            ap_NS_fsm = ap_ST_pp4_stg0_fsm_50;
        end
        ap_ST_pp4_stg0_fsm_50 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp4_it2) & ~(ap_sig_bdd_370 & (ap_const_logic_1 == ap_reg_ppiten_pp4_it1)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp4_it1)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp4_it0) & ~(ap_sig_bdd_370 & (ap_const_logic_1 == ap_reg_ppiten_pp4_it1)) & ~(ap_const_lv1_0 == exitcond7_fu_1114_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp4_it1)))) begin
                ap_NS_fsm = ap_ST_pp4_stg0_fsm_50;
            end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp4_it2) & ~(ap_sig_bdd_370 & (ap_const_logic_1 == ap_reg_ppiten_pp4_it1)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp4_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp4_it0) & ~(ap_sig_bdd_370 & (ap_const_logic_1 == ap_reg_ppiten_pp4_it1)) & ~(ap_const_lv1_0 == exitcond7_fu_1114_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp4_it1)))) begin
                ap_NS_fsm = ap_ST_st62_fsm_51;
            end else begin
                ap_NS_fsm = ap_ST_pp4_stg0_fsm_50;
            end
        end
        ap_ST_st62_fsm_51 : 
        begin
            ap_NS_fsm = ap_ST_st63_fsm_52;
        end
        ap_ST_st63_fsm_52 : 
        begin
            if (~(ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_ARREADY)) begin
                ap_NS_fsm = ap_ST_st64_fsm_53;
            end else begin
                ap_NS_fsm = ap_ST_st63_fsm_52;
            end
        end
        ap_ST_st64_fsm_53 : 
        begin
            ap_NS_fsm = ap_ST_st65_fsm_54;
        end
        ap_ST_st65_fsm_54 : 
        begin
            ap_NS_fsm = ap_ST_st66_fsm_55;
        end
        ap_ST_st66_fsm_55 : 
        begin
            ap_NS_fsm = ap_ST_st67_fsm_56;
        end
        ap_ST_st67_fsm_56 : 
        begin
            ap_NS_fsm = ap_ST_st68_fsm_57;
        end
        ap_ST_st68_fsm_57 : 
        begin
            ap_NS_fsm = ap_ST_st69_fsm_58;
        end
        ap_ST_st69_fsm_58 : 
        begin
            ap_NS_fsm = ap_ST_pp5_stg0_fsm_59;
        end
        ap_ST_pp5_stg0_fsm_59 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp5_it2) & ~(ap_sig_bdd_393 & (ap_const_logic_1 == ap_reg_ppiten_pp5_it1)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp5_it1)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp5_it0) & ~(ap_sig_bdd_393 & (ap_const_logic_1 == ap_reg_ppiten_pp5_it1)) & ~(ap_const_lv1_0 == exitcond8_fu_1178_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp5_it1)))) begin
                ap_NS_fsm = ap_ST_pp5_stg0_fsm_59;
            end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp5_it2) & ~(ap_sig_bdd_393 & (ap_const_logic_1 == ap_reg_ppiten_pp5_it1)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp5_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp5_it0) & ~(ap_sig_bdd_393 & (ap_const_logic_1 == ap_reg_ppiten_pp5_it1)) & ~(ap_const_lv1_0 == exitcond8_fu_1178_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp5_it1)))) begin
                ap_NS_fsm = ap_ST_st73_fsm_60;
            end else begin
                ap_NS_fsm = ap_ST_pp5_stg0_fsm_59;
            end
        end
        ap_ST_st73_fsm_60 : 
        begin
            ap_NS_fsm = ap_ST_st74_fsm_61;
        end
        ap_ST_st74_fsm_61 : 
        begin
            if (~(ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_ARREADY)) begin
                ap_NS_fsm = ap_ST_st75_fsm_62;
            end else begin
                ap_NS_fsm = ap_ST_st74_fsm_61;
            end
        end
        ap_ST_st75_fsm_62 : 
        begin
            ap_NS_fsm = ap_ST_st76_fsm_63;
        end
        ap_ST_st76_fsm_63 : 
        begin
            ap_NS_fsm = ap_ST_st77_fsm_64;
        end
        ap_ST_st77_fsm_64 : 
        begin
            ap_NS_fsm = ap_ST_st78_fsm_65;
        end
        ap_ST_st78_fsm_65 : 
        begin
            ap_NS_fsm = ap_ST_st79_fsm_66;
        end
        ap_ST_st79_fsm_66 : 
        begin
            ap_NS_fsm = ap_ST_st80_fsm_67;
        end
        ap_ST_st80_fsm_67 : 
        begin
            ap_NS_fsm = ap_ST_pp6_stg0_fsm_68;
        end
        ap_ST_pp6_stg0_fsm_68 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp6_it2) & ~(ap_sig_bdd_416 & (ap_const_logic_1 == ap_reg_ppiten_pp6_it1)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp6_it1)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp6_it0) & ~(ap_sig_bdd_416 & (ap_const_logic_1 == ap_reg_ppiten_pp6_it1)) & ~(ap_const_lv1_0 == exitcond9_fu_1250_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp6_it1)))) begin
                ap_NS_fsm = ap_ST_pp6_stg0_fsm_68;
            end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp6_it2) & ~(ap_sig_bdd_416 & (ap_const_logic_1 == ap_reg_ppiten_pp6_it1)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp6_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp6_it0) & ~(ap_sig_bdd_416 & (ap_const_logic_1 == ap_reg_ppiten_pp6_it1)) & ~(ap_const_lv1_0 == exitcond9_fu_1250_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp6_it1)))) begin
                ap_NS_fsm = ap_ST_st84_fsm_69;
            end else begin
                ap_NS_fsm = ap_ST_pp6_stg0_fsm_68;
            end
        end
        ap_ST_st84_fsm_69 : 
        begin
            ap_NS_fsm = ap_ST_st85_fsm_70;
        end
        ap_ST_st85_fsm_70 : 
        begin
            if (~(ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_ARREADY)) begin
                ap_NS_fsm = ap_ST_st86_fsm_71;
            end else begin
                ap_NS_fsm = ap_ST_st85_fsm_70;
            end
        end
        ap_ST_st86_fsm_71 : 
        begin
            ap_NS_fsm = ap_ST_st87_fsm_72;
        end
        ap_ST_st87_fsm_72 : 
        begin
            ap_NS_fsm = ap_ST_st88_fsm_73;
        end
        ap_ST_st88_fsm_73 : 
        begin
            ap_NS_fsm = ap_ST_st89_fsm_74;
        end
        ap_ST_st89_fsm_74 : 
        begin
            ap_NS_fsm = ap_ST_st90_fsm_75;
        end
        ap_ST_st90_fsm_75 : 
        begin
            ap_NS_fsm = ap_ST_st91_fsm_76;
        end
        ap_ST_st91_fsm_76 : 
        begin
            ap_NS_fsm = ap_ST_pp7_stg0_fsm_77;
        end
        ap_ST_pp7_stg0_fsm_77 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp7_it2) & ~(ap_sig_bdd_439 & (ap_const_logic_1 == ap_reg_ppiten_pp7_it1)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp7_it1)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp7_it0) & ~(ap_sig_bdd_439 & (ap_const_logic_1 == ap_reg_ppiten_pp7_it1)) & ~(ap_const_lv1_0 == exitcond2_fu_1314_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp7_it1)))) begin
                ap_NS_fsm = ap_ST_pp7_stg0_fsm_77;
            end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp7_it2) & ~(ap_sig_bdd_439 & (ap_const_logic_1 == ap_reg_ppiten_pp7_it1)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp7_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp7_it0) & ~(ap_sig_bdd_439 & (ap_const_logic_1 == ap_reg_ppiten_pp7_it1)) & ~(ap_const_lv1_0 == exitcond2_fu_1314_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp7_it1)))) begin
                ap_NS_fsm = ap_ST_st95_fsm_78;
            end else begin
                ap_NS_fsm = ap_ST_pp7_stg0_fsm_77;
            end
        end
        ap_ST_st95_fsm_78 : 
        begin
            ap_NS_fsm = ap_ST_st96_fsm_79;
        end
        ap_ST_st96_fsm_79 : 
        begin
            if (~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_AWREADY) | (ap_const_logic_0 == grp_bgsub_process_fu_688_ap_done) | (ap_const_logic_0 == grp_bgsub_process_fu_697_ap_done) | (ap_const_logic_0 == grp_bgsub_process_fu_706_ap_done) | (ap_const_logic_0 == grp_bgsub_process_fu_715_ap_done))) begin
                ap_NS_fsm = ap_ST_pp8_stg0_fsm_80;
            end else begin
                ap_NS_fsm = ap_ST_st96_fsm_79;
            end
        end
        ap_ST_pp8_stg0_fsm_80 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp8_it2) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond3_reg_1783_pp8_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp8_it2)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp8_it1)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp8_it0) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond3_reg_1783_pp8_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp8_it2)) & ~(ap_const_lv1_0 == exitcond3_fu_1331_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp8_it1)))) begin
                ap_NS_fsm = ap_ST_pp8_stg0_fsm_80;
            end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp8_it2) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond3_reg_1783_pp8_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp8_it2)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp8_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp8_it0) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond3_reg_1783_pp8_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp8_it2)) & ~(ap_const_lv1_0 == exitcond3_fu_1331_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp8_it1)))) begin
                ap_NS_fsm = ap_ST_st100_fsm_81;
            end else begin
                ap_NS_fsm = ap_ST_pp8_stg0_fsm_80;
            end
        end
        ap_ST_st100_fsm_81 : 
        begin
            ap_NS_fsm = ap_ST_st101_fsm_82;
        end
        ap_ST_st101_fsm_82 : 
        begin
            ap_NS_fsm = ap_ST_st102_fsm_83;
        end
        ap_ST_st102_fsm_83 : 
        begin
            ap_NS_fsm = ap_ST_st103_fsm_84;
        end
        ap_ST_st103_fsm_84 : 
        begin
            ap_NS_fsm = ap_ST_st104_fsm_85;
        end
        ap_ST_st104_fsm_85 : 
        begin
            if (~((m_axi_bgmodel_BVALID == ap_const_logic_0) | (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_AWREADY))) begin
                ap_NS_fsm = ap_ST_pp9_stg0_fsm_86;
            end else begin
                ap_NS_fsm = ap_ST_st104_fsm_85;
            end
        end
        ap_ST_pp9_stg0_fsm_86 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp9_it2) & ~((ap_const_lv1_0 == ap_reg_ppstg_exitcond10_reg_1807_pp9_it1) & (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp9_it2)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp9_it1)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp9_it0) & ~((ap_const_lv1_0 == ap_reg_ppstg_exitcond10_reg_1807_pp9_it1) & (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp9_it2)) & ~(ap_const_lv1_0 == exitcond10_fu_1362_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp9_it1)))) begin
                ap_NS_fsm = ap_ST_pp9_stg0_fsm_86;
            end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp9_it2) & ~((ap_const_lv1_0 == ap_reg_ppstg_exitcond10_reg_1807_pp9_it1) & (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp9_it2)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp9_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp9_it0) & ~((ap_const_lv1_0 == ap_reg_ppstg_exitcond10_reg_1807_pp9_it1) & (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp9_it2)) & ~(ap_const_lv1_0 == exitcond10_fu_1362_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp9_it1)))) begin
                ap_NS_fsm = ap_ST_st108_fsm_87;
            end else begin
                ap_NS_fsm = ap_ST_pp9_stg0_fsm_86;
            end
        end
        ap_ST_st108_fsm_87 : 
        begin
            ap_NS_fsm = ap_ST_st109_fsm_88;
        end
        ap_ST_st109_fsm_88 : 
        begin
            ap_NS_fsm = ap_ST_st110_fsm_89;
        end
        ap_ST_st110_fsm_89 : 
        begin
            ap_NS_fsm = ap_ST_st111_fsm_90;
        end
        ap_ST_st111_fsm_90 : 
        begin
            ap_NS_fsm = ap_ST_st112_fsm_91;
        end
        ap_ST_st112_fsm_91 : 
        begin
            if (~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_AWREADY) | (m_axi_frame_out_BVALID == ap_const_logic_0))) begin
                ap_NS_fsm = ap_ST_pp10_stg0_fsm_92;
            end else begin
                ap_NS_fsm = ap_ST_st112_fsm_91;
            end
        end
        ap_ST_pp10_stg0_fsm_92 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp10_it2) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond11_reg_1826_pp10_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp10_it2)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp10_it1)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp10_it0) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond11_reg_1826_pp10_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp10_it2)) & ~(ap_const_lv1_0 == exitcond11_fu_1387_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp10_it1)))) begin
                ap_NS_fsm = ap_ST_pp10_stg0_fsm_92;
            end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp10_it2) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond11_reg_1826_pp10_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp10_it2)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp10_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp10_it0) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond11_reg_1826_pp10_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp10_it2)) & ~(ap_const_lv1_0 == exitcond11_fu_1387_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp10_it1)))) begin
                ap_NS_fsm = ap_ST_st116_fsm_93;
            end else begin
                ap_NS_fsm = ap_ST_pp10_stg0_fsm_92;
            end
        end
        ap_ST_st116_fsm_93 : 
        begin
            ap_NS_fsm = ap_ST_st117_fsm_94;
        end
        ap_ST_st117_fsm_94 : 
        begin
            ap_NS_fsm = ap_ST_st118_fsm_95;
        end
        ap_ST_st118_fsm_95 : 
        begin
            ap_NS_fsm = ap_ST_st119_fsm_96;
        end
        ap_ST_st119_fsm_96 : 
        begin
            ap_NS_fsm = ap_ST_st120_fsm_97;
        end
        ap_ST_st120_fsm_97 : 
        begin
            if (~((m_axi_bgmodel_BVALID == ap_const_logic_0) | (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_AWREADY))) begin
                ap_NS_fsm = ap_ST_pp11_stg0_fsm_98;
            end else begin
                ap_NS_fsm = ap_ST_st120_fsm_97;
            end
        end
        ap_ST_pp11_stg0_fsm_98 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp11_it2) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond12_reg_1850_pp11_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp11_it2)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp11_it1)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp11_it0) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond12_reg_1850_pp11_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp11_it2)) & ~(ap_const_lv1_0 == exitcond12_fu_1418_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp11_it1)))) begin
                ap_NS_fsm = ap_ST_pp11_stg0_fsm_98;
            end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp11_it2) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond12_reg_1850_pp11_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp11_it2)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp11_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp11_it0) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond12_reg_1850_pp11_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp11_it2)) & ~(ap_const_lv1_0 == exitcond12_fu_1418_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp11_it1)))) begin
                ap_NS_fsm = ap_ST_st124_fsm_99;
            end else begin
                ap_NS_fsm = ap_ST_pp11_stg0_fsm_98;
            end
        end
        ap_ST_st124_fsm_99 : 
        begin
            ap_NS_fsm = ap_ST_st125_fsm_100;
        end
        ap_ST_st125_fsm_100 : 
        begin
            ap_NS_fsm = ap_ST_st126_fsm_101;
        end
        ap_ST_st126_fsm_101 : 
        begin
            ap_NS_fsm = ap_ST_st127_fsm_102;
        end
        ap_ST_st127_fsm_102 : 
        begin
            ap_NS_fsm = ap_ST_st128_fsm_103;
        end
        ap_ST_st128_fsm_103 : 
        begin
            if (~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_AWREADY) | (m_axi_frame_out_BVALID == ap_const_logic_0))) begin
                ap_NS_fsm = ap_ST_pp12_stg0_fsm_104;
            end else begin
                ap_NS_fsm = ap_ST_st128_fsm_103;
            end
        end
        ap_ST_pp12_stg0_fsm_104 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp12_it2) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond13_reg_1869_pp12_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp12_it2)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp12_it1)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp12_it0) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond13_reg_1869_pp12_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp12_it2)) & ~(ap_const_lv1_0 == exitcond13_fu_1443_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp12_it1)))) begin
                ap_NS_fsm = ap_ST_pp12_stg0_fsm_104;
            end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp12_it2) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond13_reg_1869_pp12_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp12_it2)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp12_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp12_it0) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond13_reg_1869_pp12_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp12_it2)) & ~(ap_const_lv1_0 == exitcond13_fu_1443_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp12_it1)))) begin
                ap_NS_fsm = ap_ST_st132_fsm_105;
            end else begin
                ap_NS_fsm = ap_ST_pp12_stg0_fsm_104;
            end
        end
        ap_ST_st132_fsm_105 : 
        begin
            ap_NS_fsm = ap_ST_st133_fsm_106;
        end
        ap_ST_st133_fsm_106 : 
        begin
            ap_NS_fsm = ap_ST_st134_fsm_107;
        end
        ap_ST_st134_fsm_107 : 
        begin
            ap_NS_fsm = ap_ST_st135_fsm_108;
        end
        ap_ST_st135_fsm_108 : 
        begin
            ap_NS_fsm = ap_ST_st136_fsm_109;
        end
        ap_ST_st136_fsm_109 : 
        begin
            if (~((m_axi_bgmodel_BVALID == ap_const_logic_0) | (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_AWREADY))) begin
                ap_NS_fsm = ap_ST_pp13_stg0_fsm_110;
            end else begin
                ap_NS_fsm = ap_ST_st136_fsm_109;
            end
        end
        ap_ST_pp13_stg0_fsm_110 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp13_it2) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond14_reg_1893_pp13_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp13_it2)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp13_it1)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp13_it0) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond14_reg_1893_pp13_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp13_it2)) & ~(ap_const_lv1_0 == exitcond14_fu_1474_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp13_it1)))) begin
                ap_NS_fsm = ap_ST_pp13_stg0_fsm_110;
            end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp13_it2) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond14_reg_1893_pp13_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp13_it2)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp13_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp13_it0) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond14_reg_1893_pp13_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp13_it2)) & ~(ap_const_lv1_0 == exitcond14_fu_1474_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp13_it1)))) begin
                ap_NS_fsm = ap_ST_st140_fsm_111;
            end else begin
                ap_NS_fsm = ap_ST_pp13_stg0_fsm_110;
            end
        end
        ap_ST_st140_fsm_111 : 
        begin
            ap_NS_fsm = ap_ST_st141_fsm_112;
        end
        ap_ST_st141_fsm_112 : 
        begin
            ap_NS_fsm = ap_ST_st142_fsm_113;
        end
        ap_ST_st142_fsm_113 : 
        begin
            ap_NS_fsm = ap_ST_st143_fsm_114;
        end
        ap_ST_st143_fsm_114 : 
        begin
            ap_NS_fsm = ap_ST_st144_fsm_115;
        end
        ap_ST_st144_fsm_115 : 
        begin
            if (~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_AWREADY) | (m_axi_frame_out_BVALID == ap_const_logic_0))) begin
                ap_NS_fsm = ap_ST_pp14_stg0_fsm_116;
            end else begin
                ap_NS_fsm = ap_ST_st144_fsm_115;
            end
        end
        ap_ST_pp14_stg0_fsm_116 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp14_it2) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond15_reg_1912_pp14_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp14_it2)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp14_it1)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp14_it0) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond15_reg_1912_pp14_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp14_it2)) & ~(ap_const_lv1_0 == exitcond15_fu_1499_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp14_it1)))) begin
                ap_NS_fsm = ap_ST_pp14_stg0_fsm_116;
            end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp14_it2) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond15_reg_1912_pp14_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp14_it2)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp14_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp14_it0) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_bgmodel_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond15_reg_1912_pp14_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp14_it2)) & ~(ap_const_lv1_0 == exitcond15_fu_1499_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp14_it1)))) begin
                ap_NS_fsm = ap_ST_st148_fsm_117;
            end else begin
                ap_NS_fsm = ap_ST_pp14_stg0_fsm_116;
            end
        end
        ap_ST_st148_fsm_117 : 
        begin
            ap_NS_fsm = ap_ST_st149_fsm_118;
        end
        ap_ST_st149_fsm_118 : 
        begin
            ap_NS_fsm = ap_ST_st150_fsm_119;
        end
        ap_ST_st150_fsm_119 : 
        begin
            ap_NS_fsm = ap_ST_st151_fsm_120;
        end
        ap_ST_st151_fsm_120 : 
        begin
            ap_NS_fsm = ap_ST_st152_fsm_121;
        end
        ap_ST_st152_fsm_121 : 
        begin
            if (~((m_axi_bgmodel_BVALID == ap_const_logic_0) | (ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_AWREADY))) begin
                ap_NS_fsm = ap_ST_pp15_stg0_fsm_122;
            end else begin
                ap_NS_fsm = ap_ST_st152_fsm_121;
            end
        end
        ap_ST_pp15_stg0_fsm_122 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp15_it2) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond16_reg_1936_pp15_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp15_it2)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp15_it1)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp15_it0) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond16_reg_1936_pp15_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp15_it2)) & ~(ap_const_lv1_0 == exitcond16_fu_1530_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp15_it1)))) begin
                ap_NS_fsm = ap_ST_pp15_stg0_fsm_122;
            end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp15_it2) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond16_reg_1936_pp15_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp15_it2)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp15_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp15_it0) & ~((ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_out_WREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond16_reg_1936_pp15_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp15_it2)) & ~(ap_const_lv1_0 == exitcond16_fu_1530_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp15_it1)))) begin
                ap_NS_fsm = ap_ST_st156_fsm_123;
            end else begin
                ap_NS_fsm = ap_ST_pp15_stg0_fsm_122;
            end
        end
        ap_ST_st156_fsm_123 : 
        begin
            ap_NS_fsm = ap_ST_st157_fsm_124;
        end
        ap_ST_st157_fsm_124 : 
        begin
            ap_NS_fsm = ap_ST_st158_fsm_125;
        end
        ap_ST_st158_fsm_125 : 
        begin
            ap_NS_fsm = ap_ST_st159_fsm_126;
        end
        ap_ST_st159_fsm_126 : 
        begin
            ap_NS_fsm = ap_ST_st160_fsm_127;
        end
        ap_ST_st160_fsm_127 : 
        begin
            if (~(m_axi_frame_out_BVALID == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st7_fsm_6;
            end else begin
                ap_NS_fsm = ap_ST_st160_fsm_127;
            end
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end



always @ (ap_CS_fsm) begin
    ap_sig_bdd_1007 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_75]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1016 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_7A]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1050 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_7B]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1057 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_D]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1069 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_16]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1081 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1F]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1093 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_28]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1105 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_31]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1117 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3A]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1129 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_43]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1141 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_4C]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1153 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_4F]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1177 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_55]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1193 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_5B]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1207 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_61]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1218 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_67]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1229 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_6D]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1240 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_73]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1251 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_79]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_147 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1486 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_5]);
end


always @ (init or m_axi_bgmodel_BVALID) begin
    ap_sig_bdd_1489 = (~(ap_const_lv1_0 == init) & (m_axi_bgmodel_BVALID == ap_const_logic_0));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1502 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_7F]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1547 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_4E]);
end


always @ (ap_sig_cseq_ST_st1_fsm_0 or init or ap_sig_bdd_502) begin
    ap_sig_bdd_1622 = ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == init) & ~ap_sig_bdd_502);
end


always @ (ap_sig_cseq_ST_st2_fsm_1 or exitcond_fu_773_p2) begin
    ap_sig_bdd_1633 = ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (ap_const_lv1_0 == exitcond_fu_773_p2));
end


always @ (ap_sig_cseq_ST_st96_fsm_79 or grp_bgsub_process_fu_688_ap_done or grp_bgsub_process_fu_697_ap_done or grp_bgsub_process_fu_706_ap_done or grp_bgsub_process_fu_715_ap_done) begin
    ap_sig_bdd_1662 = ((ap_const_logic_1 == ap_sig_cseq_ST_st96_fsm_79) & ~((ap_const_logic_0 == grp_bgsub_process_fu_688_ap_done) | (ap_const_logic_0 == grp_bgsub_process_fu_697_ap_done) | (ap_const_logic_0 == grp_bgsub_process_fu_706_ap_done) | (ap_const_logic_0 == grp_bgsub_process_fu_715_ap_done)));
end


always @ (ap_reg_ppstg_exitcond3_reg_1783_pp8_it1 or ap_reg_ppiten_pp8_it2) begin
    ap_sig_bdd_1668 = ((ap_const_lv1_0 == ap_reg_ppstg_exitcond3_reg_1783_pp8_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp8_it2));
end


always @ (m_axi_frame_out_BVALID or ap_sig_cseq_ST_st112_fsm_91) begin
    ap_sig_bdd_1677 = ((ap_const_logic_1 == ap_sig_cseq_ST_st112_fsm_91) & ~(m_axi_frame_out_BVALID == ap_const_logic_0));
end


always @ (ap_reg_ppstg_exitcond11_reg_1826_pp10_it1 or ap_reg_ppiten_pp10_it2) begin
    ap_sig_bdd_1684 = ((ap_const_lv1_0 == ap_reg_ppstg_exitcond11_reg_1826_pp10_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp10_it2));
end


always @ (m_axi_frame_out_BVALID or ap_sig_cseq_ST_st128_fsm_103) begin
    ap_sig_bdd_1693 = ((ap_const_logic_1 == ap_sig_cseq_ST_st128_fsm_103) & ~(m_axi_frame_out_BVALID == ap_const_logic_0));
end


always @ (ap_reg_ppstg_exitcond13_reg_1869_pp12_it1 or ap_reg_ppiten_pp12_it2) begin
    ap_sig_bdd_1700 = ((ap_const_lv1_0 == ap_reg_ppstg_exitcond13_reg_1869_pp12_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp12_it2));
end


always @ (m_axi_frame_out_BVALID or ap_sig_cseq_ST_st144_fsm_115) begin
    ap_sig_bdd_1709 = ((ap_const_logic_1 == ap_sig_cseq_ST_st144_fsm_115) & ~(m_axi_frame_out_BVALID == ap_const_logic_0));
end


always @ (ap_reg_ppstg_exitcond15_reg_1912_pp14_it1 or ap_reg_ppiten_pp14_it2) begin
    ap_sig_bdd_1716 = ((ap_const_lv1_0 == ap_reg_ppstg_exitcond15_reg_1912_pp14_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp14_it2));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1732 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_7]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1747 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_19]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1760 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2B]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1773 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3D]);
end


always @ (ap_reg_ppstg_exitcond10_reg_1807_pp9_it1 or ap_reg_ppiten_pp9_it2) begin
    ap_sig_bdd_1792 = ((ap_const_lv1_0 == ap_reg_ppstg_exitcond10_reg_1807_pp9_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp9_it2));
end


always @ (ap_reg_ppstg_exitcond12_reg_1850_pp11_it1 or ap_reg_ppiten_pp11_it2) begin
    ap_sig_bdd_1805 = ((ap_const_lv1_0 == ap_reg_ppstg_exitcond12_reg_1850_pp11_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp11_it2));
end


always @ (ap_reg_ppstg_exitcond14_reg_1893_pp13_it1 or ap_reg_ppiten_pp13_it2) begin
    ap_sig_bdd_1820 = ((ap_const_lv1_0 == ap_reg_ppstg_exitcond14_reg_1893_pp13_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp13_it2));
end


always @ (ap_reg_ppstg_exitcond16_reg_1936_pp15_it1 or ap_reg_ppiten_pp15_it2) begin
    ap_sig_bdd_1835 = ((ap_const_lv1_0 == ap_reg_ppstg_exitcond16_reg_1936_pp15_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp15_it2));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_268 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_E]);
end


always @ (m_axi_bgmodel_BVALID or ap_reg_ioackin_m_axi_frame_out_AWREADY) begin
    ap_sig_bdd_2768 = (~(m_axi_bgmodel_BVALID == ap_const_logic_0) & (ap_const_logic_0 == ap_reg_ioackin_m_axi_frame_out_AWREADY));
end


always @ (m_axi_frame_out_RVALID or exitcond1_reg_1616) begin
    ap_sig_bdd_277 = ((m_axi_frame_out_RVALID == ap_const_logic_0) & (exitcond1_reg_1616 == ap_const_lv1_0));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_293 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_17]);
end


always @ (m_axi_bgmodel_RVALID or exitcond4_reg_1636) begin
    ap_sig_bdd_301 = ((m_axi_bgmodel_RVALID == ap_const_logic_0) & (ap_const_lv1_0 == exitcond4_reg_1636));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_317 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_20]);
end


always @ (m_axi_frame_out_RVALID or exitcond5_reg_1662) begin
    ap_sig_bdd_324 = ((m_axi_frame_out_RVALID == ap_const_logic_0) & (ap_const_lv1_0 == exitcond5_reg_1662));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_340 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_29]);
end


always @ (m_axi_bgmodel_RVALID or exitcond6_reg_1682) begin
    ap_sig_bdd_347 = ((m_axi_bgmodel_RVALID == ap_const_logic_0) & (ap_const_lv1_0 == exitcond6_reg_1682));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_363 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_32]);
end


always @ (m_axi_frame_out_RVALID or exitcond7_reg_1708) begin
    ap_sig_bdd_370 = ((m_axi_frame_out_RVALID == ap_const_logic_0) & (ap_const_lv1_0 == exitcond7_reg_1708));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_386 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3B]);
end


always @ (m_axi_bgmodel_RVALID or exitcond8_reg_1728) begin
    ap_sig_bdd_393 = ((m_axi_bgmodel_RVALID == ap_const_logic_0) & (ap_const_lv1_0 == exitcond8_reg_1728));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_409 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_44]);
end


always @ (m_axi_frame_out_RVALID or exitcond9_reg_1754) begin
    ap_sig_bdd_416 = ((m_axi_frame_out_RVALID == ap_const_logic_0) & (ap_const_lv1_0 == exitcond9_reg_1754));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_432 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_4D]);
end


always @ (m_axi_bgmodel_RVALID or exitcond2_reg_1774) begin
    ap_sig_bdd_439 = ((m_axi_bgmodel_RVALID == ap_const_logic_0) & (ap_const_lv1_0 == exitcond2_reg_1774));
end


always @ (ap_start or ap_done_reg) begin
    ap_sig_bdd_502 = ((ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_527 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_543 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_6]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_565 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_F]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_574 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_10]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_594 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_18]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_614 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_21]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_623 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_22]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_640 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2A]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_660 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_33]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_669 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_34]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_686 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3C]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_706 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_45]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_715 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_46]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_732 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_50]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_768 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_51]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_777 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_56]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_813 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_5C]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_849 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_5D]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_858 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_62]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_892 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_68]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_928 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_69]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_937 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_6E]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_971 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_74]);
end

assign exitcond10_fu_1362_p2 = (indvar8_reg_611 == ap_const_lv10_280? 1'b1: 1'b0);

assign exitcond11_fu_1387_p2 = (indvar10_reg_622 == ap_const_lv13_1400? 1'b1: 1'b0);

assign exitcond12_fu_1418_p2 = (indvar11_reg_633 == ap_const_lv10_280? 1'b1: 1'b0);

assign exitcond13_fu_1443_p2 = (indvar12_reg_644 == ap_const_lv13_1400? 1'b1: 1'b0);

assign exitcond14_fu_1474_p2 = (indvar13_reg_655 == ap_const_lv10_280? 1'b1: 1'b0);

assign exitcond15_fu_1499_p2 = (indvar14_reg_666 == ap_const_lv13_1400? 1'b1: 1'b0);

assign exitcond16_fu_1530_p2 = (indvar15_reg_677 == ap_const_lv10_280? 1'b1: 1'b0);

assign exitcond1_fu_840_p2 = (indvar_phi_fu_508_p4 == ap_const_lv10_280? 1'b1: 1'b0);

assign exitcond2_fu_1314_p2 = (indvar6_phi_fu_592_p4 == ap_const_lv13_1400? 1'b1: 1'b0);

assign exitcond3_fu_1331_p2 = (indvar7_reg_600 == ap_const_lv13_1400? 1'b1: 1'b0);

assign exitcond4_fu_906_p2 = (indvar9_phi_fu_520_p4 == ap_const_lv13_1400? 1'b1: 1'b0);

assign exitcond5_fu_978_p2 = (indvar1_phi_fu_532_p4 == ap_const_lv10_280? 1'b1: 1'b0);

assign exitcond6_fu_1042_p2 = (indvar2_phi_fu_544_p4 == ap_const_lv13_1400? 1'b1: 1'b0);

assign exitcond7_fu_1114_p2 = (indvar3_phi_fu_556_p4 == ap_const_lv10_280? 1'b1: 1'b0);

assign exitcond8_fu_1178_p2 = (indvar4_phi_fu_568_p4 == ap_const_lv13_1400? 1'b1: 1'b0);

assign exitcond9_fu_1250_p2 = (indvar5_phi_fu_580_p4 == ap_const_lv10_280? 1'b1: 1'b0);

assign exitcond_fu_773_p2 = (p_reg_468 == ap_const_lv20_96000? 1'b1: 1'b0);

assign extLd1_fu_1435_p3 = ((part2_frame_out_q0[0:0] === 1'b1) ? ap_const_lv8_FF : ap_const_lv8_0);

assign extLd2_fu_1491_p3 = ((part3_frame_out_q0[0:0] === 1'b1) ? ap_const_lv8_FF : ap_const_lv8_0);

assign extLd3_fu_1547_p3 = ((part4_frame_out_q0[0:0] === 1'b1) ? ap_const_lv8_FF : ap_const_lv8_0);

assign extLd_fu_1379_p3 = ((part_frame_out_q0[0:0] === 1'b1) ? ap_const_lv8_FF : ap_const_lv8_0);

assign grp_bgsub_process_fu_688_ap_start = grp_bgsub_process_fu_688_ap_start_ap_start_reg;

assign grp_bgsub_process_fu_688_bgmodel_q0 = part_bgmodel_q0;

assign grp_bgsub_process_fu_688_bgmodel_q1 = part_bgmodel_q1;

assign grp_bgsub_process_fu_688_frame_in_q0 = part_frame_in_q0;

assign grp_bgsub_process_fu_688_learningRate = learningRate2_reg_479;

assign grp_bgsub_process_fu_697_ap_start = grp_bgsub_process_fu_697_ap_start_ap_start_reg;

assign grp_bgsub_process_fu_697_bgmodel_q0 = part2_bgmodel_q0;

assign grp_bgsub_process_fu_697_bgmodel_q1 = part2_bgmodel_q1;

assign grp_bgsub_process_fu_697_frame_in_q0 = part2_frame_in_q0;

assign grp_bgsub_process_fu_697_learningRate = learningRate2_reg_479;

assign grp_bgsub_process_fu_706_ap_start = grp_bgsub_process_fu_706_ap_start_ap_start_reg;

assign grp_bgsub_process_fu_706_bgmodel_q0 = part3_bgmodel_q0;

assign grp_bgsub_process_fu_706_bgmodel_q1 = part3_bgmodel_q1;

assign grp_bgsub_process_fu_706_frame_in_q0 = part3_frame_in_q0;

assign grp_bgsub_process_fu_706_learningRate = learningRate2_reg_479;

assign grp_bgsub_process_fu_715_ap_start = grp_bgsub_process_fu_715_ap_start_ap_start_reg;

assign grp_bgsub_process_fu_715_bgmodel_q0 = part4_bgmodel_q0;

assign grp_bgsub_process_fu_715_bgmodel_q1 = part4_bgmodel_q1;

assign grp_bgsub_process_fu_715_frame_in_q0 = part4_frame_in_q0;

assign grp_bgsub_process_fu_715_learningRate = learningRate2_reg_479;

assign indvar_next10_fu_1393_p2 = (indvar10_reg_622 + ap_const_lv13_1);

assign indvar_next11_fu_1424_p2 = (indvar11_reg_633 + ap_const_lv10_1);

assign indvar_next12_fu_1449_p2 = (indvar12_reg_644 + ap_const_lv13_1);

assign indvar_next13_fu_1480_p2 = (indvar13_reg_655 + ap_const_lv10_1);

assign indvar_next14_fu_1505_p2 = (indvar14_reg_666 + ap_const_lv13_1);

assign indvar_next15_fu_1536_p2 = (indvar15_reg_677 + ap_const_lv10_1);

assign indvar_next1_fu_912_p2 = (indvar9_phi_fu_520_p4 + ap_const_lv13_1);

assign indvar_next2_fu_984_p2 = (indvar1_phi_fu_532_p4 + ap_const_lv10_1);

assign indvar_next3_fu_1048_p2 = (indvar2_phi_fu_544_p4 + ap_const_lv13_1);

assign indvar_next4_fu_1120_p2 = (indvar3_phi_fu_556_p4 + ap_const_lv10_1);

assign indvar_next5_fu_1184_p2 = (indvar4_phi_fu_568_p4 + ap_const_lv13_1);

assign indvar_next6_fu_1256_p2 = (indvar5_phi_fu_580_p4 + ap_const_lv10_1);

assign indvar_next7_fu_1320_p2 = (indvar6_phi_fu_592_p4 + ap_const_lv13_1);

assign indvar_next8_fu_1337_p2 = (indvar7_reg_600 + ap_const_lv13_1);

assign indvar_next9_fu_1368_p2 = (indvar8_reg_611 + ap_const_lv10_1);

assign indvar_next_fu_846_p2 = (indvar_phi_fu_508_p4 + ap_const_lv10_1);

assign m_axi_bgmodel_ARBURST = ap_const_lv2_0;

assign m_axi_bgmodel_ARCACHE = ap_const_lv4_0;

assign m_axi_bgmodel_ARID = ap_const_lv1_0;

assign m_axi_bgmodel_ARLEN = ap_const_lv32_1400;

assign m_axi_bgmodel_ARLOCK = ap_const_lv2_0;

assign m_axi_bgmodel_ARPROT = ap_const_lv3_0;

assign m_axi_bgmodel_ARQOS = ap_const_lv4_0;

assign m_axi_bgmodel_ARREGION = ap_const_lv4_0;

assign m_axi_bgmodel_ARSIZE = ap_const_lv3_0;

assign m_axi_bgmodel_ARUSER = ap_const_lv1_0;

assign m_axi_bgmodel_AWBURST = ap_const_lv2_0;

assign m_axi_bgmodel_AWCACHE = ap_const_lv4_0;

assign m_axi_bgmodel_AWID = ap_const_lv1_0;

assign m_axi_bgmodel_AWLOCK = ap_const_lv2_0;

assign m_axi_bgmodel_AWPROT = ap_const_lv3_0;

assign m_axi_bgmodel_AWQOS = ap_const_lv4_0;

assign m_axi_bgmodel_AWREGION = ap_const_lv4_0;

assign m_axi_bgmodel_AWSIZE = ap_const_lv3_0;

assign m_axi_bgmodel_AWUSER = ap_const_lv1_0;

assign m_axi_bgmodel_WID = ap_const_lv1_0;

assign m_axi_bgmodel_WLAST = ap_const_logic_0;

assign m_axi_bgmodel_WSTRB = ap_const_lv4_F;

assign m_axi_bgmodel_WUSER = ap_const_lv1_0;

assign m_axi_frame_out_ARBURST = ap_const_lv2_0;

assign m_axi_frame_out_ARCACHE = ap_const_lv4_0;

assign m_axi_frame_out_ARID = ap_const_lv1_0;

assign m_axi_frame_out_ARLEN = ap_const_lv32_280;

assign m_axi_frame_out_ARLOCK = ap_const_lv2_0;

assign m_axi_frame_out_ARPROT = ap_const_lv3_0;

assign m_axi_frame_out_ARQOS = ap_const_lv4_0;

assign m_axi_frame_out_ARREGION = ap_const_lv4_0;

assign m_axi_frame_out_ARSIZE = ap_const_lv3_0;

assign m_axi_frame_out_ARUSER = ap_const_lv1_0;

assign m_axi_frame_out_AWBURST = ap_const_lv2_0;

assign m_axi_frame_out_AWCACHE = ap_const_lv4_0;

assign m_axi_frame_out_AWID = ap_const_lv1_0;

assign m_axi_frame_out_AWLEN = ap_const_lv32_280;

assign m_axi_frame_out_AWLOCK = ap_const_lv2_0;

assign m_axi_frame_out_AWPROT = ap_const_lv3_0;

assign m_axi_frame_out_AWQOS = ap_const_lv4_0;

assign m_axi_frame_out_AWREGION = ap_const_lv4_0;

assign m_axi_frame_out_AWSIZE = ap_const_lv3_0;

assign m_axi_frame_out_AWUSER = ap_const_lv1_0;

assign m_axi_frame_out_WID = ap_const_lv1_0;

assign m_axi_frame_out_WLAST = ap_const_logic_0;

assign m_axi_frame_out_WSTRB = ap_const_lv1_1;

assign m_axi_frame_out_WUSER = ap_const_lv1_0;

assign p_1_fu_779_p2 = (p_reg_468 + ap_const_lv20_1);

assign p_shl10_cast_fu_1085_p1 = p_shl1_fu_1077_p3;

assign p_shl10_fu_1131_p3 = {{tmp_66_reg_1691}, {ap_const_lv12_0}};

assign p_shl11_cast_fu_1138_p1 = p_shl10_fu_1131_p3;

assign p_shl11_fu_1142_p3 = {{tmp_66_reg_1691}, {ap_const_lv10_0}};

assign p_shl12_cast_fu_1149_p1 = p_shl11_fu_1142_p3;

assign p_shl12_fu_1201_p3 = {{tmp_73_fu_1195_p2}, {ap_const_lv9_0}};

assign p_shl13_cast_fu_1209_p1 = p_shl12_fu_1201_p3;

assign p_shl13_fu_1213_p3 = {{tmp_73_fu_1195_p2}, {ap_const_lv7_0}};

assign p_shl14_cast_fu_1221_p1 = p_shl13_fu_1213_p3;

assign p_shl14_fu_1267_p3 = {{tmp_73_reg_1737}, {ap_const_lv12_0}};

assign p_shl15_cast_fu_1274_p1 = p_shl14_fu_1267_p3;

assign p_shl15_fu_1278_p3 = {{tmp_73_reg_1737}, {ap_const_lv10_0}};

assign p_shl16_cast_fu_1285_p1 = p_shl15_fu_1278_p3;

assign p_shl1_fu_1077_p3 = {{tmp_66_fu_1059_p2}, {ap_const_lv7_0}};

assign p_shl2_cast_fu_811_p1 = p_shl2_fu_803_p3;

assign p_shl2_fu_803_p3 = {{part_reg_492}, {ap_const_lv7_0}};

assign p_shl3_cast_fu_865_p1 = p_shl3_fu_857_p3;

assign p_shl3_fu_857_p3 = {{part_reg_492}, {ap_const_lv12_0}};

assign p_shl4_cast_fu_877_p1 = p_shl4_fu_869_p3;

assign p_shl4_fu_869_p3 = {{part_reg_492}, {ap_const_lv10_0}};

assign p_shl5_cast_fu_937_p1 = p_shl5_fu_929_p3;

assign p_shl5_fu_929_p3 = {{tmp_59_fu_923_p2}, {ap_const_lv9_0}};

assign p_shl6_cast_fu_949_p1 = p_shl6_fu_941_p3;

assign p_shl6_fu_941_p3 = {{tmp_59_fu_923_p2}, {ap_const_lv7_0}};

assign p_shl7_cast_fu_1002_p1 = p_shl7_fu_995_p3;

assign p_shl7_fu_995_p3 = {{tmp_59_reg_1645}, {ap_const_lv12_0}};

assign p_shl8_cast_fu_1013_p1 = p_shl8_fu_1006_p3;

assign p_shl8_fu_1006_p3 = {{tmp_59_reg_1645}, {ap_const_lv10_0}};

assign p_shl9_cast_fu_1073_p1 = p_shl9_fu_1065_p3;

assign p_shl9_fu_1065_p3 = {{tmp_66_fu_1059_p2}, {ap_const_lv9_0}};

assign p_shl_cast_fu_799_p1 = p_shl_fu_791_p3;

assign p_shl_fu_791_p3 = {{part_reg_492}, {ap_const_lv9_0}};

assign part2_bgmodel_address1 = grp_bgsub_process_fu_697_bgmodel_address1;

assign part2_bgmodel_d1 = grp_bgsub_process_fu_697_bgmodel_d1;

assign part2_frame_in_d0 = reg_724;

assign part2_frame_out_d0 = grp_bgsub_process_fu_697_frame_out_d0;

assign part3_bgmodel_address1 = grp_bgsub_process_fu_706_bgmodel_address1;

assign part3_bgmodel_d1 = grp_bgsub_process_fu_706_bgmodel_d1;

assign part3_frame_in_d0 = reg_724;

assign part3_frame_out_d0 = grp_bgsub_process_fu_706_frame_out_d0;

assign part4_bgmodel_address1 = grp_bgsub_process_fu_715_bgmodel_address1;

assign part4_bgmodel_d1 = grp_bgsub_process_fu_715_bgmodel_d1;

assign part4_frame_in_d0 = reg_724;

assign part4_frame_out_d0 = grp_bgsub_process_fu_715_frame_out_d0;

assign part_1_fu_1555_p2 = (part_reg_492 + ap_const_lv7_4);

assign part_bgmodel_address1 = grp_bgsub_process_fu_688_bgmodel_address1;

assign part_bgmodel_d1 = grp_bgsub_process_fu_688_bgmodel_d1;

assign part_frame_in_d0 = reg_724;

assign part_frame_out_d0 = grp_bgsub_process_fu_688_frame_out_d0;

assign tmp_113_fu_748_p4 = {{bgmodel1[ap_const_lv32_1F : ap_const_lv32_2]}};

assign tmp_114_cast_fu_740_p1 = $signed(frame_in);

assign tmp_114_fu_762_p1 = tmp_113_fu_748_p4;

assign tmp_115_cast_fu_744_p1 = $signed(frame_out2);

assign tmp_115_fu_821_p1 = tmp_55_fu_815_p2;

assign tmp_116_cast_fu_758_p1 = tmp_113_fu_748_p4;

assign tmp_116_fu_825_p2 = ($signed(tmp_114_cast_reg_1565) + $signed(tmp_115_fu_821_p1));

assign tmp_117_fu_830_p1 = $signed(tmp_116_fu_825_p2);

assign tmp_118_fu_887_p1 = tmp_56_fu_881_p2;

assign tmp_119_fu_891_p2 = (tmp_116_cast_reg_1581 + tmp_118_fu_887_p1);

assign tmp_120_fu_896_p1 = tmp_119_reg_1625;

assign tmp_121_fu_959_p1 = tmp_60_fu_953_p2;

assign tmp_122_fu_963_p2 = ($signed(tmp_114_cast_reg_1565) + $signed(tmp_121_fu_959_p1));

assign tmp_123_fu_968_p1 = $signed(tmp_122_fu_963_p2);

assign tmp_124_fu_1023_p1 = tmp_63_fu_1017_p2;

assign tmp_125_fu_1027_p2 = (tmp_116_cast_reg_1581 + tmp_124_fu_1023_p1);

assign tmp_126_fu_1032_p1 = tmp_125_reg_1671;

assign tmp_127_fu_1095_p1 = tmp_67_fu_1089_p2;

assign tmp_128_fu_1099_p2 = ($signed(tmp_114_cast_reg_1565) + $signed(tmp_127_fu_1095_p1));

assign tmp_129_fu_1104_p1 = $signed(tmp_128_fu_1099_p2);

assign tmp_130_fu_1159_p1 = tmp_70_fu_1153_p2;

assign tmp_131_fu_1163_p2 = (tmp_116_cast_reg_1581 + tmp_130_fu_1159_p1);

assign tmp_132_fu_1168_p1 = tmp_131_reg_1717;

assign tmp_133_fu_1231_p1 = tmp_74_fu_1225_p2;

assign tmp_134_fu_1235_p2 = ($signed(tmp_114_cast_reg_1565) + $signed(tmp_133_fu_1231_p1));

assign tmp_135_fu_1240_p1 = $signed(tmp_134_fu_1235_p2);

assign tmp_136_fu_1295_p1 = tmp_77_fu_1289_p2;

assign tmp_137_fu_1299_p2 = (tmp_116_cast_reg_1581 + tmp_136_fu_1295_p1);

assign tmp_138_fu_1304_p1 = tmp_137_reg_1763;

assign tmp_139_fu_1348_p2 = ($signed(tmp_115_reg_1605) + $signed(tmp_115_cast_reg_1573));

assign tmp_140_fu_1352_p1 = $signed(tmp_139_fu_1348_p2);

assign tmp_141_fu_1404_p2 = ($signed(tmp_121_reg_1651) + $signed(tmp_115_cast_reg_1573));

assign tmp_142_fu_1408_p1 = $signed(tmp_141_fu_1404_p2);

assign tmp_143_fu_1460_p2 = ($signed(tmp_127_reg_1697) + $signed(tmp_115_cast_reg_1573));

assign tmp_144_fu_1464_p1 = $signed(tmp_143_fu_1460_p2);

assign tmp_145_fu_1516_p2 = ($signed(tmp_133_reg_1743) + $signed(tmp_115_cast_reg_1573));

assign tmp_146_fu_1520_p1 = $signed(tmp_145_fu_1516_p2);

assign tmp_54_fu_785_p2 = (part_reg_492 < ap_const_lv7_78? 1'b1: 1'b0);

assign tmp_55_fu_815_p2 = (p_shl_cast_fu_799_p1 + p_shl2_cast_fu_811_p1);

assign tmp_56_fu_881_p2 = (p_shl3_cast_fu_865_p1 + p_shl4_cast_fu_877_p1);

assign tmp_58_fu_852_p1 = ap_reg_ppstg_indvar_reg_504_pp0_it1;

assign tmp_59_fu_923_p2 = (part_reg_492 | ap_const_lv7_1);

assign tmp_60_fu_953_p2 = (p_shl5_cast_fu_937_p1 + p_shl6_cast_fu_949_p1);

assign tmp_62_fu_918_p1 = ap_reg_ppstg_indvar9_reg_516_pp1_it1;

assign tmp_63_fu_1017_p2 = (p_shl7_cast_fu_1002_p1 + p_shl8_cast_fu_1013_p1);

assign tmp_65_fu_990_p1 = ap_reg_ppstg_indvar1_reg_528_pp2_it1;

assign tmp_66_fu_1059_p2 = (part_reg_492 | ap_const_lv7_2);

assign tmp_67_fu_1089_p2 = (p_shl9_cast_fu_1073_p1 + p_shl10_cast_fu_1085_p1);

assign tmp_69_fu_1054_p1 = ap_reg_ppstg_indvar2_reg_540_pp3_it1;

assign tmp_70_fu_1153_p2 = (p_shl11_cast_fu_1138_p1 + p_shl12_cast_fu_1149_p1);

assign tmp_72_fu_1126_p1 = ap_reg_ppstg_indvar3_reg_552_pp4_it1;

assign tmp_73_fu_1195_p2 = (part_reg_492 | ap_const_lv7_3);

assign tmp_74_fu_1225_p2 = (p_shl13_cast_fu_1209_p1 + p_shl14_cast_fu_1221_p1);

assign tmp_76_fu_1190_p1 = ap_reg_ppstg_indvar4_reg_564_pp5_it1;

assign tmp_77_fu_1289_p2 = (p_shl15_cast_fu_1274_p1 + p_shl16_cast_fu_1285_p1);

assign tmp_79_fu_1262_p1 = ap_reg_ppstg_indvar5_reg_576_pp6_it1;

assign tmp_82_fu_1326_p1 = ap_reg_ppstg_indvar6_reg_588_pp7_it1;

assign tmp_83_fu_1343_p1 = indvar7_reg_600;

assign tmp_85_fu_1374_p1 = indvar8_reg_611;

assign tmp_87_fu_1399_p1 = indvar10_reg_622;

assign tmp_89_fu_1430_p1 = indvar11_reg_633;

assign tmp_91_fu_1455_p1 = indvar12_reg_644;

assign tmp_93_fu_1486_p1 = indvar13_reg_655;

assign tmp_95_fu_1511_p1 = indvar14_reg_666;

assign tmp_97_fu_1542_p1 = indvar15_reg_677;
always @ (posedge ap_clk) begin
    tmp_116_cast_reg_1581[30] <= 1'b0;
    tmp_115_reg_1605[6:0] <= 7'b0000000;
    tmp_115_reg_1605[32:17] <= 16'b0000000000000000;
    bgmodel_addr_17_reg_1630[31] <= 1'b0;
    tmp_59_reg_1645[0] <= 1'b1;
    tmp_121_reg_1651[7:0] <= 8'b10000000;
    tmp_121_reg_1651[32:17] <= 16'b0000000000000000;
    bgmodel_addr_18_reg_1676[31] <= 1'b0;
    tmp_66_reg_1691[1] <= 1'b1;
    tmp_127_reg_1697[6:0] <= 7'b0000000;
    tmp_127_reg_1697[32:17] <= 16'b0000000000000000;
    bgmodel_addr_19_reg_1722[31] <= 1'b0;
    tmp_73_reg_1737[1:0] <= 2'b11;
    tmp_133_reg_1743[8:0] <= 9'b110000000;
    tmp_133_reg_1743[32:17] <= 16'b0000000000000000;
    bgmodel_addr_20_reg_1768[31] <= 1'b0;
    learningRate2_reg_479[22:0] <= 23'b00000000000000000000000;
    learningRate2_reg_479[31:30] <= 2'b00;
end



endmodule //bgsub_Block_proc

