// Seed: 928375710
module module_0 #(
    parameter id_5 = 32'd55,
    parameter id_6 = 32'd19,
    parameter id_8 = 32'd99
) (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_4, _id_5, _id_6, id_7, _id_8[id_5 : id_6], id_9, id_10;
  assign id_5 = ~id_6;
  assign id_6 = id_6;
  logic id_11;
  wire id_12, id_13, id_14, id_15;
  wire [id_8 : -1] id_16;
  wire [-1 : -1 'b0] id_17, id_18;
  if (1) begin : LABEL_0
    assign id_5 = id_8;
    logic id_19;
  end else logic id_20 = id_8;
  wire id_21;
  ;
  assign id_2 = (id_8) ** id_7;
endmodule
module module_1 #(
    parameter id_4 = 32'd46
) (
    input tri1 id_0,
    output supply0 id_1,
    output tri id_2
);
  assign id_2 = -1;
  logic _id_4;
  ;
  assign id_4 = id_4;
  assign id_1 = id_0;
  assign id_1 = 1'b0;
  if (1) assign id_2 = 1;
  else assign id_1 = id_0 == -1;
  logic id_5;
  ;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5
  );
  logic id_6;
  wire [(  1  ) : id_4] id_7;
  assign id_7 = 1 * id_0;
endmodule
