// Seed: 3112411054
module module_0;
  wire id_1;
  assign id_1 = id_1;
endmodule
module module_1 (
    input wand id_0,
    input wand id_1
);
  wire id_3;
  integer id_4;
  ;
  wire  id_5;
  logic id_6;
  logic id_7;
  ;
  wand id_8, id_9;
  module_0 modCall_1 ();
  logic id_10;
  wire [(  -1  ) : 1] id_11;
  supply0 id_12 = -1;
  supply1 id_13, id_14 = {-1 == id_3{1}};
  assign id_14 = 1;
  wire id_15 = id_6, id_16, id_17;
  assign id_9.id_7 = {id_12, 1 & id_15, id_7, 1'b0};
  logic id_18;
endmodule
