module module_0 (
    output [1 : id_1] id_2,
    input [id_1 : id_2] id_3,
    output logic [id_3[id_2 : id_1] : id_2[~  id_2]] id_4,
    output id_5,
    output logic id_6,
    input [id_6 : id_3] id_7,
    input id_8,
    input logic [id_3 : id_6] id_9,
    input logic [id_5 : id_4] id_10,
    input [1 : id_1] id_11,
    inout logic id_12,
    input [id_1 : id_2] id_13,
    id_14,
    output [id_4 : id_6] id_15
);
  logic [id_8 : id_14] id_16;
endmodule
`define pp_1 0
