Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc3s100e-5-cp132

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "StaticCounter.v" in library work
Compiling verilog file "ipcore_dir/snake_mem.v" in library work
Module <StaticCounter> compiled
Compiling verilog file "snake.v" in library work
Module <snake_mem> compiled
Compiling verilog file "ipcore_dir/screen_mem_i.v" in library work
Module <snake> compiled
Compiling verilog file "Sync.v" in library work
Module <screen_mem_i> compiled
Compiling verilog file "snake_game.v" in library work
Module <Sync> compiled
Compiling verilog file "ClockRatio.v" in library work
Module <snake_game> compiled
Compiling verilog file "top.v" in library work
Module <ClockRatio> compiled
Module <top> compiled
No errors in compilation
Analysis of file <"top.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <top> in library <work> with parameters.
	bg_color = "10010010"
	coin_color = "11111100"
	down = "00000000000000000000000000000011"
	fpgaClk = "00000010111110101111000010000000"
	gameClk = "00000000000000000000000000000001"
	game_pos_x = "00000000000000000000000000001010"
	game_pos_y = "00000000000000000000000000001010"
	game_scale_x = "00000000000000000000000000001000"
	game_scale_y = "00000000000000000000000000001000"
	game_size_x = "00000000000000000000000000100000"
	game_size_y = "00000000000000000000000000100000"
	left = "00000000000000000000000000000010"
	right = "00000000000000000000000000000000"
	snake_color = "11111111"
	up = "00000000000000000000000000000001"

Analyzing hierarchy for module <ClockRatio> in library <work> with parameters.
	demRatio = "00000000000000000000000000000001"
	numRatio = "00000010111110101111000010000000"
	numSize = "00000000000000000000000000011011"

Analyzing hierarchy for module <Sync> in library <work> with parameters.
	BP_h = "00000000000000000000000010010000"
	BP_v = "00000000000000000000000000100001"
	FP_h = "00000000000000000000001100010000"
	FP_v = "00000000000000000000001000000001"
	h_px = "00000000000000000000001100100000"
	v_ln = "00000000000000000000001000001100"

Analyzing hierarchy for module <snake_game> in library <work> with parameters.
	H = "00000000000000000000000000100000"
	V = "00000000000000000000000000100000"
	addrBits = "00000000000000000000000000001010"
	bg_color = "10010010"
	bg_index = "00000000000000000000000000000000"
	coin_color = "11111100"
	coin_index = "00000000000000000000000000000010"
	pos_x = "00000000000000000000000000001010"
	pos_y = "00000000000000000000000000001010"
	scale_x = "00000000000000000000000000001000"
	scale_y = "00000000000000000000000000001000"
	snake_color = "11111111"
	snake_index = "00000000000000000000000000000001"
	xBits = "00000000000000000000000000000101"
	yBits = "00000000000000000000000000000101"

Analyzing hierarchy for module <snake> in library <work> with parameters.
	H = "00000000000000000000000000100000"
	V = "00000000000000000000000000100000"
	addrBits = "00000000000000000000000000001010"
	down = "00000000000000000000000000000011"
	left = "00000000000000000000000000000010"
	right = "00000000000000000000000000000000"
	up = "00000000000000000000000000000001"
	xBits = "00000000000000000000000000000101"
	yBits = "00000000000000000000000000000101"

Analyzing hierarchy for module <StaticCounter> in library <work> with parameters.
	numLength = "00000000000000000000000000001010"
	upTo = "00000000000000000000001111111111"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <top>.
WARNING:Xst:863 - "top.v" line 33: Name conflict (<vsync> and <VSYNC>, renaming vsync as vsync_rnm0).
WARNING:Xst:863 - "top.v" line 86: Name conflict (<VON> and <von>, renaming VON as von_rnm0).
WARNING:Xst:863 - "top.v" line 33: Name conflict (<hsync> and <HSYNC>, renaming hsync as hsync_rnm0).
	bg_color = 8'b10010010
	coin_color = 8'b11111100
	down = 32'sb00000000000000000000000000000011
	fpgaClk = 32'sb00000010111110101111000010000000
	gameClk = 32'sb00000000000000000000000000000001
	game_pos_x = 32'sb00000000000000000000000000001010
	game_pos_y = 32'sb00000000000000000000000000001010
	game_scale_x = 32'sb00000000000000000000000000001000
	game_scale_y = 32'sb00000000000000000000000000001000
	game_size_x = 32'sb00000000000000000000000000100000
	game_size_y = 32'sb00000000000000000000000000100000
	left = 32'sb00000000000000000000000000000010
	right = 32'sb00000000000000000000000000000000
	snake_color = 8'b11111111
	up = 32'sb00000000000000000000000000000001
Module <top> is correct for synthesis.
 
Analyzing module <ClockRatio> in library <work>.
	demRatio = 32'sb00000000000000000000000000000001
	numRatio = 32'sb00000010111110101111000010000000
	numSize = 32'sb00000000000000000000000000011011
Module <ClockRatio> is correct for synthesis.
 
Analyzing module <Sync> in library <work>.
	BP_h = 32'sb00000000000000000000000010010000
	BP_v = 32'sb00000000000000000000000000100001
	FP_h = 32'sb00000000000000000000001100010000
	FP_v = 32'sb00000000000000000000001000000001
	h_px = 32'sb00000000000000000000001100100000
	v_ln = 32'sb00000000000000000000001000001100
Module <Sync> is correct for synthesis.
 
Analyzing module <snake_game> in library <work>.
	H = 32'sb00000000000000000000000000100000
	V = 32'sb00000000000000000000000000100000
	addrBits = 32'sb00000000000000000000000000001010
	bg_color = 8'b10010010
	bg_index = 32'sb00000000000000000000000000000000
	coin_color = 8'b11111100
	coin_index = 32'sb00000000000000000000000000000010
	pos_x = 32'sb00000000000000000000000000001010
	pos_y = 32'sb00000000000000000000000000001010
	scale_x = 32'sb00000000000000000000000000001000
	scale_y = 32'sb00000000000000000000000000001000
	snake_color = 8'b11111111
	snake_index = 32'sb00000000000000000000000000000001
	xBits = 32'sb00000000000000000000000000000101
	yBits = 32'sb00000000000000000000000000000101
WARNING:Xst:2211 - "ipcore_dir/screen_mem_i.v" line 93: Instantiating black box module <screen_mem_i>.
Module <snake_game> is correct for synthesis.
 
Analyzing module <snake> in library <work>.
	Calling function <logb2>.
	Calling function <logb2>.
	Calling function <logb2>.
	Calling function <logb2>.
	Calling function <logb2>.
	H = 32'sb00000000000000000000000000100000
	V = 32'sb00000000000000000000000000100000
	addrBits = 32'sb00000000000000000000000000001010
	down = 32'sb00000000000000000000000000000011
	left = 32'sb00000000000000000000000000000010
	right = 32'sb00000000000000000000000000000000
	up = 32'sb00000000000000000000000000000001
	xBits = 32'sb00000000000000000000000000000101
	yBits = 32'sb00000000000000000000000000000101
WARNING:Xst:2211 - "ipcore_dir/snake_mem.v" line 88: Instantiating black box module <snake_mem>.
Module <snake> is correct for synthesis.
 
Analyzing module <StaticCounter> in library <work>.
	Calling function <logb2>.
	numLength = 32'sb00000000000000000000000000001010
	upTo = 32'sb00000000000000000000001111111111
Module <StaticCounter> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ClockRatio>.
    Related source file is "ClockRatio.v".
    Found 27-bit updown accumulator for signal <currrentCount>.
    Found 27-bit comparator greatequal for signal <currrentCount$cmp_ge0000> created at line 45.
    Found 1-bit register for signal <reClk>.
    Summary:
	inferred   1 Accumulator(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <ClockRatio> synthesized.


Synthesizing Unit <Sync>.
    Related source file is "Sync.v".
    Found 10-bit up counter for signal <h>.
    Found 10-bit up counter for signal <v>.
    Found 10-bit up counter for signal <hc>.
    Found 10-bit comparator less for signal <hsync$cmp_lt0000> created at line 82.
    Found 11-bit comparator greatequal for signal <v$cmp_ge0000> created at line 108.
    Found 10-bit comparator lessequal for signal <v$cmp_le0000> created at line 108.
    Found 10-bit up counter for signal <vc>.
    Found 1-bit register for signal <venable>.
    Found 10-bit comparator greater for signal <von$cmp_gt0000> created at line 136.
    Found 10-bit comparator greater for signal <von$cmp_gt0001> created at line 136.
    Found 11-bit comparator less for signal <von$cmp_lt0000> created at line 136.
    Found 11-bit comparator less for signal <von$cmp_lt0001> created at line 136.
    Found 10-bit comparator less for signal <vsync$cmp_lt0000> created at line 121.
    Summary:
	inferred   4 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   8 Comparator(s).
Unit <Sync> synthesized.


Synthesizing Unit <StaticCounter>.
    Related source file is "StaticCounter.v".
    Found 11-bit adder for signal <$add0000> created at line 47.
    Found 11-bit register for signal <prePowerOfTwoGen.internalCount>.
    Summary:
	inferred  11 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <StaticCounter> synthesized.


Synthesizing Unit <snake>.
    Related source file is "snake.v".
WARNING:Xst:646 - Signal <last_data<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 11-bit register for signal <last_head>.
    Found 1-bit register for signal <self_col>.
    Found 10-bit register for signal <addra>.
    Found 10-bit register for signal <addrb>.
    Found 1-bit register for signal <applyReset>.
    Found 1-bit register for signal <body_count_enable>.
    Found 11-bit register for signal <last_data>.
    Found 2-bit register for signal <last_move>.
    Found 1-bit register for signal <next_wea>.
    Found 1-bit register for signal <next_write_active>.
    Found 10-bit comparator less for signal <next_write_active$cmp_lt0000> created at line 151.
    Found 5-bit register for signal <next_write_x>.
    Found 5-bit register for signal <next_write_y>.
    Found 5-bit subtractor for signal <read_x_m1>.
    Found 5-bit adder for signal <read_x_p1>.
    Found 5-bit subtractor for signal <read_y_m1>.
    Found 5-bit adder for signal <read_y_p1>.
    Found 11-bit comparator not equal for signal <self_col$cmp_ne0000> created at line 158.
    Found 1-bit register for signal <wea<0>>.
    Found 1-bit register for signal <write_active>.
    Found 5-bit register for signal <write_x>.
    Found 5-bit register for signal <write_y>.
    Summary:
	inferred  71 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <snake> synthesized.


Synthesizing Unit <snake_game>.
    Related source file is "snake_game.v".
WARNING:Xst:646 - Signal <screen_read_data<1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <local_y<9:5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <local_x<9:5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <state>.
    Found 1-bit register for signal <color_valid>.
    Found 1-bit register for signal <clear_count_enable>.
    Found 10-bit comparator greatequal for signal <color_valid$cmp_ge0000> created at line 128.
    Found 10-bit comparator greatequal for signal <color_valid$cmp_ge0001> created at line 128.
    Found 10-bit comparator less for signal <color_valid$cmp_lt0000> created at line 128.
    Found 10-bit comparator less for signal <color_valid$cmp_lt0001> created at line 128.
    Found 11-bit subtractor for signal <local_x$sub0000> created at line 119.
    Found 11-bit subtractor for signal <local_y$sub0000> created at line 120.
    Found 10-bit adder for signal <screen_read_address>.
    Found 10-bit register for signal <screen_write_address>.
    Found 10-bit adder for signal <screen_write_address$addsub0000> created at line 185.
    Found 2-bit register for signal <screen_write_data>.
    Found 1-bit register for signal <screen_write_enable>.
    Found 1-bit register for signal <snake_shift>.
    Found 3-bit register for signal <state>.
    Summary:
	inferred  19 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <snake_game> synthesized.


Synthesizing Unit <top>.
    Related source file is "top.v".
WARNING:Xst:647 - Input <PS2C> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PS2D> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sw<7:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <tmp<10:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <snake_game_color_valid> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <refresh> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <game_over> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <HSYNC>.
    Found 1-bit register for signal <VSYNC>.
    Found 10-bit adder for signal <eval_y>.
    Found 2-bit register for signal <move>.
    Found 1-bit xor2 for signal <move$xor0000> created at line 81.
    Found 1-bit xor2 for signal <move$xor0001> created at line 81.
    Found 2-bit register for signal <move_next>.
    Found 4-bit comparator greater for signal <move_next$cmp_gt0000> created at line 72.
    Found 4-bit comparator greater for signal <move_next$cmp_gt0001> created at line 74.
    Found 4-bit comparator greater for signal <move_next$cmp_gt0002> created at line 76.
    Found 7-bit register for signal <outColor>.
    Found 1-bit register for signal <ticked>.
    Found 1-bit register for signal <vgaClk>.
    Found 1-bit register for signal <von_rnm0>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   3 Comparator(s).
Unit <top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 11
 10-bit adder                                          : 3
 11-bit adder                                          : 2
 11-bit subtractor                                     : 2
 5-bit adder                                           : 2
 5-bit subtractor                                      : 2
# Counters                                             : 4
 10-bit up counter                                     : 4
# Accumulators                                         : 1
 27-bit updown accumulator                             : 1
# Registers                                            : 54
 1-bit register                                        : 39
 10-bit register                                       : 3
 11-bit register                                       : 2
 2-bit register                                        : 4
 3-bit register                                        : 1
 5-bit register                                        : 4
 7-bit register                                        : 1
# Comparators                                          : 18
 10-bit comparator greatequal                          : 2
 10-bit comparator greater                             : 2
 10-bit comparator less                                : 5
 10-bit comparator lessequal                           : 1
 11-bit comparator greatequal                          : 1
 11-bit comparator less                                : 2
 11-bit comparator not equal                           : 1
 27-bit comparator greatequal                          : 1
 4-bit comparator greater                              : 3
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/snake_mem.ngc>.
Reading core <ipcore_dir/screen_mem_i.ngc>.
Loading core <snake_mem> for timing and area information for instance <snake_mem_i>.
Loading core <screen_mem_i> for timing and area information for instance <snake_screen_mem>.
WARNING:Xst:1710 - FF/Latch <last_head_0> (without init value) has a constant value of 1 in block <snake_position>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <screen_write_data_1> (without init value) has a constant value of 0 in block <snake_game_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <last_data_0> of sequential type is unconnected in block <snake_position>.
WARNING:Xst:2677 - Node <last_head_8> of sequential type is unconnected in block <snake_position>.
WARNING:Xst:2677 - Node <last_head_9> of sequential type is unconnected in block <snake_position>.
WARNING:Xst:2677 - Node <last_head_10> of sequential type is unconnected in block <snake_position>.
WARNING:Xst:2677 - Node <state_0> of sequential type is unconnected in block <snake_game_i>.
WARNING:Xst:2677 - Node <last_data_0> of sequential type is unconnected in block <snake>.
WARNING:Xst:2677 - Node <state_0> of sequential type is unconnected in block <snake_game>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 11
 10-bit adder                                          : 3
 11-bit adder                                          : 2
 5-bit adder                                           : 2
 5-bit subtractor                                      : 2
 8-bit subtractor                                      : 2
# Counters                                             : 4
 10-bit up counter                                     : 4
# Accumulators                                         : 1
 27-bit updown accumulator                             : 1
# Registers                                            : 127
 Flip-Flops                                            : 127
# Comparators                                          : 18
 10-bit comparator greatequal                          : 2
 10-bit comparator greater                             : 2
 10-bit comparator less                                : 5
 10-bit comparator lessequal                           : 1
 11-bit comparator greatequal                          : 1
 11-bit comparator less                                : 2
 11-bit comparator not equal                           : 1
 27-bit comparator greatequal                          : 1
 4-bit comparator greater                              : 3
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <last_head_0> (without init value) has a constant value of 1 in block <snake>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <screen_write_data_1> (without init value) has a constant value of 0 in block <snake_game>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <top> ...

Optimizing unit <Sync> ...

Optimizing unit <StaticCounter> ...

Optimizing unit <snake> ...

Optimizing unit <snake_game> ...
WARNING:Xst:2677 - Node <vgaDriver/h_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <vgaDriver/h_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <vgaDriver/v_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <vgaDriver/v_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <snake_game_i/snake_position/self_col> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <snake_game_i/snake_position/last_head_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <snake_game_i/snake_position/last_head_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <snake_game_i/snake_position/last_head_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <snake_game_i/color_valid> of sequential type is unconnected in block <top>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <outColor_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <outColor_4> 
INFO:Xst:2261 - The FF/Latch <outColor_0> in Unit <top> is equivalent to the following 4 FFs/Latches, which will be removed : <outColor_2> <outColor_3> <outColor_5> <outColor_6> 
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 12.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 178
 Flip-Flops                                            : 178

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top.ngr
Top Level Output File Name         : top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 34

Cell Usage :
# BELS                             : 394
#      GND                         : 3
#      INV                         : 14
#      LUT1                        : 73
#      LUT2                        : 18
#      LUT2_L                      : 1
#      LUT3                        : 21
#      LUT3_D                      : 2
#      LUT3_L                      : 3
#      LUT4                        : 64
#      LUT4_D                      : 2
#      LUT4_L                      : 2
#      MUXCY                       : 89
#      MUXF5                       : 14
#      VCC                         : 3
#      XORCY                       : 85
# FlipFlops/Latches                : 178
#      FD                          : 35
#      FDE                         : 33
#      FDR                         : 42
#      FDRE                        : 60
#      FDRSE                       : 1
#      FDS                         : 4
#      FDSE                        : 3
# RAMS                             : 2
#      RAMB16_S18_S18              : 2
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 24
#      IBUF                        : 5
#      OBUF                        : 19
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-5 

 Number of Slices:                      119  out of    960    12%  
 Number of Slice Flip Flops:            176  out of   1920     9%  
 Number of 4 input LUTs:                200  out of   1920    10%  
 Number of IOs:                          34
 Number of bonded IOBs:                  25  out of     83    30%  
    IOB Flip Flops:                       2
 Number of BRAMs:                         2  out of      4    50%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
mclk                               | BUFGP                  | 143   |
vgaClk1                            | BUFG                   | 37    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 6.733ns (Maximum Frequency: 148.516MHz)
   Minimum input arrival time before clock: 4.558ns
   Maximum output required time after clock: 4.221ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'mclk'
  Clock period: 6.733ns (frequency: 148.516MHz)
  Total number of paths / destination ports: 4457 / 258
-------------------------------------------------------------------------
Delay:               6.733ns (Levels of Logic = 40)
  Source:            tick_gen/currrentCount_7 (FF)
  Destination:       tick_gen/currrentCount_26 (FF)
  Source Clock:      mclk rising
  Destination Clock: mclk rising

  Data Path: tick_gen/currrentCount_7 to tick_gen/currrentCount_26
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.514   0.532  tick_gen/currrentCount_7 (tick_gen/currrentCount_7)
     LUT1:I0->O            1   0.612   0.000  tick_gen/Mcompar_currrentCount_cmp_ge0000_cy<0>_rt (tick_gen/Mcompar_currrentCount_cmp_ge0000_cy<0>_rt)
     MUXCY:S->O            1   0.404   0.000  tick_gen/Mcompar_currrentCount_cmp_ge0000_cy<0> (tick_gen/Mcompar_currrentCount_cmp_ge0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  tick_gen/Mcompar_currrentCount_cmp_ge0000_cy<1> (tick_gen/Mcompar_currrentCount_cmp_ge0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  tick_gen/Mcompar_currrentCount_cmp_ge0000_cy<2> (tick_gen/Mcompar_currrentCount_cmp_ge0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  tick_gen/Mcompar_currrentCount_cmp_ge0000_cy<3> (tick_gen/Mcompar_currrentCount_cmp_ge0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  tick_gen/Mcompar_currrentCount_cmp_ge0000_cy<4> (tick_gen/Mcompar_currrentCount_cmp_ge0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  tick_gen/Mcompar_currrentCount_cmp_ge0000_cy<5> (tick_gen/Mcompar_currrentCount_cmp_ge0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  tick_gen/Mcompar_currrentCount_cmp_ge0000_cy<6> (tick_gen/Mcompar_currrentCount_cmp_ge0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  tick_gen/Mcompar_currrentCount_cmp_ge0000_cy<7> (tick_gen/Mcompar_currrentCount_cmp_ge0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  tick_gen/Mcompar_currrentCount_cmp_ge0000_cy<8> (tick_gen/Mcompar_currrentCount_cmp_ge0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  tick_gen/Mcompar_currrentCount_cmp_ge0000_cy<9> (tick_gen/Mcompar_currrentCount_cmp_ge0000_cy<9>)
     MUXCY:CI->O          12   0.051   0.886  tick_gen/Mcompar_currrentCount_cmp_ge0000_cy<10> (tick_gen/currrentCount_cmp_ge0000)
     LUT2:I1->O            1   0.612   0.000  tick_gen/Maccum_currrentCount_lut<0> (tick_gen/Maccum_currrentCount_lut<0>)
     MUXCY:S->O            1   0.404   0.000  tick_gen/Maccum_currrentCount_cy<0> (tick_gen/Maccum_currrentCount_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  tick_gen/Maccum_currrentCount_cy<1> (tick_gen/Maccum_currrentCount_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  tick_gen/Maccum_currrentCount_cy<2> (tick_gen/Maccum_currrentCount_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  tick_gen/Maccum_currrentCount_cy<3> (tick_gen/Maccum_currrentCount_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  tick_gen/Maccum_currrentCount_cy<4> (tick_gen/Maccum_currrentCount_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  tick_gen/Maccum_currrentCount_cy<5> (tick_gen/Maccum_currrentCount_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  tick_gen/Maccum_currrentCount_cy<6> (tick_gen/Maccum_currrentCount_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  tick_gen/Maccum_currrentCount_cy<7> (tick_gen/Maccum_currrentCount_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  tick_gen/Maccum_currrentCount_cy<8> (tick_gen/Maccum_currrentCount_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  tick_gen/Maccum_currrentCount_cy<9> (tick_gen/Maccum_currrentCount_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  tick_gen/Maccum_currrentCount_cy<10> (tick_gen/Maccum_currrentCount_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  tick_gen/Maccum_currrentCount_cy<11> (tick_gen/Maccum_currrentCount_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  tick_gen/Maccum_currrentCount_cy<12> (tick_gen/Maccum_currrentCount_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  tick_gen/Maccum_currrentCount_cy<13> (tick_gen/Maccum_currrentCount_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  tick_gen/Maccum_currrentCount_cy<14> (tick_gen/Maccum_currrentCount_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  tick_gen/Maccum_currrentCount_cy<15> (tick_gen/Maccum_currrentCount_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  tick_gen/Maccum_currrentCount_cy<16> (tick_gen/Maccum_currrentCount_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  tick_gen/Maccum_currrentCount_cy<17> (tick_gen/Maccum_currrentCount_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  tick_gen/Maccum_currrentCount_cy<18> (tick_gen/Maccum_currrentCount_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  tick_gen/Maccum_currrentCount_cy<19> (tick_gen/Maccum_currrentCount_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  tick_gen/Maccum_currrentCount_cy<20> (tick_gen/Maccum_currrentCount_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  tick_gen/Maccum_currrentCount_cy<21> (tick_gen/Maccum_currrentCount_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  tick_gen/Maccum_currrentCount_cy<22> (tick_gen/Maccum_currrentCount_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  tick_gen/Maccum_currrentCount_cy<23> (tick_gen/Maccum_currrentCount_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  tick_gen/Maccum_currrentCount_cy<24> (tick_gen/Maccum_currrentCount_cy<24>)
     MUXCY:CI->O           0   0.051   0.000  tick_gen/Maccum_currrentCount_cy<25> (tick_gen/Maccum_currrentCount_cy<25>)
     XORCY:CI->O           1   0.699   0.000  tick_gen/Maccum_currrentCount_xor<26> (Result<26>)
     FDR:D                     0.268          tick_gen/currrentCount_26
    ----------------------------------------
    Total                      6.733ns (5.315ns logic, 1.418ns route)
                                       (78.9% logic, 21.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'vgaClk1'
  Clock period: 5.335ns (frequency: 187.450MHz)
  Total number of paths / destination ports: 852 / 99
-------------------------------------------------------------------------
Delay:               5.335ns (Levels of Logic = 4)
  Source:            vgaDriver/vc_7 (FF)
  Destination:       vgaDriver/v_7 (FF)
  Source Clock:      vgaClk1 rising
  Destination Clock: vgaClk1 rising

  Data Path: vgaDriver/vc_7 to vgaDriver/v_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.514   0.603  vgaDriver/vc_7 (vgaDriver/vc_7)
     LUT3_D:I0->LO         1   0.612   0.130  vgaDriver/vc_and000012 (N85)
     LUT3:I2->O            2   0.612   0.410  vgaDriver/von_cmp_lt000126 (vgaDriver/von_cmp_lt000126)
     LUT3_L:I2->LO         1   0.612   0.103  vgaDriver/von_cmp_lt0001232 (vgaDriver/von_cmp_lt0001)
     LUT4:I3->O            8   0.612   0.643  vgaDriver/v_not00011 (vgaDriver/v_not0001)
     FDRE:CE                   0.483          vgaDriver/v_0
    ----------------------------------------
    Total                      5.335ns (3.445ns logic, 1.890ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mclk'
  Total number of paths / destination ports: 111 / 102
-------------------------------------------------------------------------
Offset:              4.558ns (Levels of Logic = 2)
  Source:            sw<0> (PAD)
  Destination:       snake_game_i/snake_position/body_count_enable (FF)
  Destination Clock: mclk rising

  Data Path: sw<0> to snake_game_i/snake_position/body_count_enable
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            46   1.106   1.229  sw_0_IBUF (sw_0_IBUF)
     LUT2:I0->O           12   0.612   0.817  snake_game_i/snake_position/_or00001 (snake_game_i/snake_position/_or0000)
     FDRE:R                    0.795          snake_game_i/snake_position/body_count_enable
    ----------------------------------------
    Total                      4.558ns (2.513ns logic, 2.045ns route)
                                       (55.1% logic, 44.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mclk'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              4.221ns (Levels of Logic = 1)
  Source:            outColor_0 (FF)
  Destination:       OutBlue<1> (PAD)
  Source Clock:      mclk rising

  Data Path: outColor_0 to OutBlue<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              5   0.514   0.538  outColor_0 (outColor_0)
     OBUF:I->O                 3.169          OutBlue_1_OBUF (OutBlue<1>)
    ----------------------------------------
    Total                      4.221ns (3.683ns logic, 0.538ns route)
                                       (87.3% logic, 12.7% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.00 secs
 
--> 

Total memory usage is 274240 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   37 (   0 filtered)
Number of infos    :    2 (   0 filtered)

