[12/21 18:00:53      0s] 
[12/21 18:00:53      0s] Cadence Innovus(TM) Implementation System.
[12/21 18:00:53      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[12/21 18:00:53      0s] 
[12/21 18:00:53      0s] Version:	v20.10-p004_1, built Thu May 7 20:02:41 PDT 2020
[12/21 18:00:53      0s] Options:	
[12/21 18:00:53      0s] Date:		Tue Dec 21 18:00:53 2021
[12/21 18:00:53      0s] Host:		cad29 (x86_64 w/Linux 2.6.32-754.27.1.el6.x86_64) (10cores*40cpus*Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz 25600KB)
[12/21 18:00:53      0s] OS:		CentOS release 6.10 (Final)
[12/21 18:00:53      0s] 
[12/21 18:00:53      0s] License:
[12/21 18:00:53      0s] 		invs	Innovus Implementation System	20.1	checkout succeeded
[12/21 18:00:53      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[12/21 18:01:21     13s] **WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
[12/21 18:01:22     15s] @(#)CDS: Innovus v20.10-p004_1 (64bit) 05/07/2020 20:02 (Linux 2.6.32-431.11.2.el6.x86_64)
[12/21 18:01:22     15s] @(#)CDS: NanoRoute 20.10-p004_1 NR200413-0234/20_10-UB (database version 18.20.505) {superthreading v1.69}
[12/21 18:01:22     15s] @(#)CDS: AAE 20.10-p005 (64bit) 05/07/2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[12/21 18:01:22     15s] @(#)CDS: CTE 20.10-p005_1 () Apr 14 2020 09:14:28 ( )
[12/21 18:01:22     15s] @(#)CDS: SYNTECH 20.10-b004_1 () Mar 12 2020 22:18:21 ( )
[12/21 18:01:22     15s] @(#)CDS: CPE v20.10-p006
[12/21 18:01:22     15s] @(#)CDS: IQuantus/TQuantus 19.1.3-s155 (64bit) Sun Nov 3 18:26:52 PST 2019 (Linux 2.6.32-431.11.2.el6.x86_64)
[12/21 18:01:22     15s] @(#)CDS: OA 22.60-p028 Tue Dec  3 14:08:48 2019
[12/21 18:01:22     15s] @(#)CDS: SGN 19.10-d001 (24-May-2019) (64 bit executable, Qt5.9.0)
[12/21 18:01:22     15s] @(#)CDS: RCDB 11.15.0
[12/21 18:01:22     15s] @(#)CDS: STYLUS 20.10-p002_1 (03/12/2020 10:11 PDT)
[12/21 18:01:22     15s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_103038_cad29_d10013_jdXhMo.

[12/21 18:01:22     15s] Change the soft stacksize limit to 0.2%RAM (677 mbytes). Set global soft_stack_size_limit to change the value.
[12/21 18:01:24     16s] 
[12/21 18:01:24     16s] **INFO:  MMMC transition support version v31-84 
[12/21 18:01:24     16s] 
[12/21 18:01:24     16s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[12/21 18:01:24     16s] <CMD> suppressMessage ENCEXT-2799
[12/21 18:01:24     16s] <CMD> win
[12/21 18:01:51     18s] <CMD> encMessage warning 0
[12/21 18:01:51     18s] Suppress "**WARN ..." messages.
[12/21 18:01:51     18s] <CMD> encMessage debug 0
[12/21 18:01:51     18s] <CMD> encMessage info 0
[12/21 18:01:52     19s] **WARN: (IMPLF-119):	LAYER 'METAL1' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/21 18:01:52     19s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/21 18:01:52     19s] **WARN: (IMPLF-119):	LAYER 'METAL2' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/21 18:01:52     19s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/21 18:01:52     19s] **WARN: (IMPLF-119):	LAYER 'METAL3' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/21 18:01:52     19s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/21 18:01:52     19s] **WARN: (IMPLF-119):	LAYER 'METAL4' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/21 18:01:52     19s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/21 18:01:52     19s] **WARN: (IMPLF-119):	LAYER 'METAL5' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/21 18:01:52     19s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/21 18:01:52     19s] **WARN: (IMPLF-119):	LAYER 'METAL6' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/21 18:01:52     19s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/21 18:01:52     19s] **WARN: (IMPLF-119):	LAYER 'METAL7' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/21 18:01:52     19s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/21 18:01:52     19s] **WARN: (IMPLF-119):	LAYER 'METAL8' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/21 18:01:52     19s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/21 18:01:52     19s] **WARN: (IMPLF-119):	LAYER 'VIA12' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/21 18:01:52     19s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/21 18:01:52     19s] **WARN: (IMPLF-119):	LAYER 'VIA23' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/21 18:01:52     19s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/21 18:01:52     19s] **WARN: (IMPLF-119):	LAYER 'VIA34' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/21 18:01:52     19s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/21 18:01:52     19s] **WARN: (IMPLF-119):	LAYER 'VIA45' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/21 18:01:52     19s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/21 18:01:52     19s] **WARN: (IMPLF-119):	LAYER 'VIA56' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/21 18:01:52     19s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/21 18:01:52     19s] **WARN: (IMPLF-119):	LAYER 'VIA67' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/21 18:01:52     19s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/21 18:01:52     19s] **WARN: (IMPLF-119):	LAYER 'VIA78' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/21 18:01:52     19s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/21 18:01:52     19s] **WARN: (IMPLF-44):	Macro 'PDC0102CDG' has no SIZE statement or a zero SIZE
[12/21 18:01:52     19s] statement and it is a class CORE macro so it needs a correct SIZE. There
[12/21 18:01:52     19s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[12/21 18:01:52     19s] is not loaded in the Innovus database and cannot be used in the
[12/21 18:01:52     19s] netlist.
[12/21 18:01:52     19s] **WARN: (IMPLF-44):	Macro 'PDC0204CDG' has no SIZE statement or a zero SIZE
[12/21 18:01:52     19s] statement and it is a class CORE macro so it needs a correct SIZE. There
[12/21 18:01:52     19s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[12/21 18:01:52     19s] is not loaded in the Innovus database and cannot be used in the
[12/21 18:01:52     19s] netlist.
[12/21 18:01:52     19s] **WARN: (IMPLF-44):	Macro 'PDC0408CDG' has no SIZE statement or a zero SIZE
[12/21 18:01:52     19s] statement and it is a class CORE macro so it needs a correct SIZE. There
[12/21 18:01:52     19s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[12/21 18:01:52     19s] is not loaded in the Innovus database and cannot be used in the
[12/21 18:01:52     19s] netlist.
[12/21 18:01:52     19s] **WARN: (IMPLF-44):	Macro 'PDC1216CDG' has no SIZE statement or a zero SIZE
[12/21 18:01:52     19s] statement and it is a class CORE macro so it needs a correct SIZE. There
[12/21 18:01:52     19s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[12/21 18:01:52     19s] is not loaded in the Innovus database and cannot be used in the
[12/21 18:01:52     19s] netlist.
[12/21 18:01:52     19s] **WARN: (IMPLF-44):	Macro 'PDS0102CDG' has no SIZE statement or a zero SIZE
[12/21 18:01:52     19s] statement and it is a class CORE macro so it needs a correct SIZE. There
[12/21 18:01:52     19s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[12/21 18:01:52     19s] is not loaded in the Innovus database and cannot be used in the
[12/21 18:01:52     19s] netlist.
[12/21 18:01:52     19s] **WARN: (IMPLF-44):	Macro 'PDS0204CDG' has no SIZE statement or a zero SIZE
[12/21 18:01:52     19s] statement and it is a class CORE macro so it needs a correct SIZE. There
[12/21 18:01:52     19s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[12/21 18:01:52     19s] is not loaded in the Innovus database and cannot be used in the
[12/21 18:01:52     19s] netlist.
[12/21 18:01:52     19s] **WARN: (IMPLF-44):	Macro 'PDS0408CDG' has no SIZE statement or a zero SIZE
[12/21 18:01:52     19s] statement and it is a class CORE macro so it needs a correct SIZE. There
[12/21 18:01:52     19s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[12/21 18:01:52     19s] is not loaded in the Innovus database and cannot be used in the
[12/21 18:01:52     19s] netlist.
[12/21 18:01:52     19s] **WARN: (IMPLF-44):	Macro 'PDS1216CDG' has no SIZE statement or a zero SIZE
[12/21 18:01:52     19s] statement and it is a class CORE macro so it needs a correct SIZE. There
[12/21 18:01:52     19s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[12/21 18:01:52     19s] is not loaded in the Innovus database and cannot be used in the
[12/21 18:01:52     19s] netlist.
[12/21 18:01:52     19s] **WARN: (IMPLF-44):	Macro 'PRC0102CDG' has no SIZE statement or a zero SIZE
[12/21 18:01:52     19s] statement and it is a class CORE macro so it needs a correct SIZE. There
[12/21 18:01:52     19s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[12/21 18:01:52     19s] is not loaded in the Innovus database and cannot be used in the
[12/21 18:01:52     19s] netlist.
[12/21 18:01:52     19s] **WARN: (IMPLF-44):	Macro 'PRC0204CDG' has no SIZE statement or a zero SIZE
[12/21 18:01:52     19s] statement and it is a class CORE macro so it needs a correct SIZE. There
[12/21 18:01:52     19s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[12/21 18:01:52     19s] is not loaded in the Innovus database and cannot be used in the
[12/21 18:01:52     19s] netlist.
[12/21 18:01:52     19s] **WARN: (IMPLF-44):	Macro 'PRC0408CDG' has no SIZE statement or a zero SIZE
[12/21 18:01:52     19s] statement and it is a class CORE macro so it needs a correct SIZE. There
[12/21 18:01:52     19s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[12/21 18:01:52     19s] is not loaded in the Innovus database and cannot be used in the
[12/21 18:01:52     19s] netlist.
[12/21 18:01:52     19s] **WARN: (IMPLF-44):	Macro 'PRC1216CDG' has no SIZE statement or a zero SIZE
[12/21 18:01:52     19s] statement and it is a class CORE macro so it needs a correct SIZE. There
[12/21 18:01:52     19s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[12/21 18:01:52     19s] is not loaded in the Innovus database and cannot be used in the
[12/21 18:01:52     19s] netlist.
[12/21 18:01:52     19s] **WARN: (IMPLF-44):	Macro 'PRS0102CDG' has no SIZE statement or a zero SIZE
[12/21 18:01:52     19s] statement and it is a class CORE macro so it needs a correct SIZE. There
[12/21 18:01:52     19s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[12/21 18:01:52     19s] is not loaded in the Innovus database and cannot be used in the
[12/21 18:01:52     19s] netlist.
[12/21 18:01:52     19s] **WARN: (IMPLF-44):	Macro 'PRS0204CDG' has no SIZE statement or a zero SIZE
[12/21 18:01:52     19s] statement and it is a class CORE macro so it needs a correct SIZE. There
[12/21 18:01:52     19s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[12/21 18:01:52     19s] is not loaded in the Innovus database and cannot be used in the
[12/21 18:01:52     19s] netlist.
[12/21 18:01:52     19s] **WARN: (IMPLF-44):	Macro 'PRS0408CDG' has no SIZE statement or a zero SIZE
[12/21 18:01:52     19s] statement and it is a class CORE macro so it needs a correct SIZE. There
[12/21 18:01:52     19s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[12/21 18:01:52     19s] is not loaded in the Innovus database and cannot be used in the
[12/21 18:01:52     19s] netlist.
[12/21 18:01:52     19s] **WARN: (IMPLF-44):	Macro 'PRS1216CDG' has no SIZE statement or a zero SIZE
[12/21 18:01:52     19s] statement and it is a class CORE macro so it needs a correct SIZE. There
[12/21 18:01:52     19s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[12/21 18:01:52     19s] is not loaded in the Innovus database and cannot be used in the
[12/21 18:01:52     19s] netlist.
[12/21 18:01:52     19s] **WARN: (IMPLF-44):	Macro 'PVDD1CDG' has no SIZE statement or a zero SIZE
[12/21 18:01:52     19s] statement and it is a class CORE macro so it needs a correct SIZE. There
[12/21 18:01:52     19s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[12/21 18:01:52     19s] is not loaded in the Innovus database and cannot be used in the
[12/21 18:01:52     19s] netlist.
[12/21 18:01:52     19s] **WARN: (IMPLF-44):	Macro 'PVSS1CDG' has no SIZE statement or a zero SIZE
[12/21 18:01:52     19s] statement and it is a class CORE macro so it needs a correct SIZE. There
[12/21 18:01:52     19s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[12/21 18:01:52     19s] is not loaded in the Innovus database and cannot be used in the
[12/21 18:01:52     19s] netlist.
[12/21 18:01:52     19s] **WARN: (IMPLF-44):	Macro 'PVSS3CDG' has no SIZE statement or a zero SIZE
[12/21 18:01:52     19s] statement and it is a class CORE macro so it needs a correct SIZE. There
[12/21 18:01:52     19s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[12/21 18:01:52     19s] is not loaded in the Innovus database and cannot be used in the
[12/21 18:01:52     19s] netlist.
[12/21 18:01:52     19s] **WARN: (IMPLF-44):	Macro 'PXOE1CDG' has no SIZE statement or a zero SIZE
[12/21 18:01:52     19s] statement and it is a class CORE macro so it needs a correct SIZE. There
[12/21 18:01:52     19s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[12/21 18:01:52     19s] is not loaded in the Innovus database and cannot be used in the
[12/21 18:01:52     19s] netlist.
[12/21 18:01:52     19s] **WARN: (EMS-27):	Message (IMPLF-44) has exceeded the current message display limit of 20.
[12/21 18:01:52     19s] To increase the message display limit, refer to the product command reference manual.
[12/21 18:01:52     19s] **WARN: (IMPLF-200):	Pin 'AA[0]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 18:01:52     19s] **WARN: (IMPLF-200):	Pin 'AA[1]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 18:01:52     19s] **WARN: (IMPLF-200):	Pin 'AA[2]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 18:01:52     19s] **WARN: (IMPLF-200):	Pin 'AA[3]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 18:01:52     19s] **WARN: (IMPLF-200):	Pin 'AA[4]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 18:01:52     19s] **WARN: (IMPLF-200):	Pin 'AA[5]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 18:01:52     19s] **WARN: (IMPLF-200):	Pin 'AB[0]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 18:01:52     19s] **WARN: (IMPLF-200):	Pin 'AB[1]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 18:01:52     19s] **WARN: (IMPLF-200):	Pin 'AB[2]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 18:01:52     19s] **WARN: (IMPLF-200):	Pin 'AB[3]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 18:01:52     19s] **WARN: (IMPLF-200):	Pin 'AB[4]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 18:01:52     19s] **WARN: (IMPLF-200):	Pin 'AB[5]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 18:01:52     19s] **WARN: (IMPLF-200):	Pin 'CENA' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 18:01:52     19s] **WARN: (IMPLF-200):	Pin 'CENB' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 18:01:52     19s] **WARN: (IMPLF-200):	Pin 'CLKA' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 18:01:52     19s] **WARN: (IMPLF-200):	Pin 'CLKB' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 18:01:52     19s] **WARN: (IMPLF-200):	Pin 'DB[0]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 18:01:52     19s] **WARN: (IMPLF-200):	Pin 'DB[10]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 18:01:52     19s] **WARN: (IMPLF-200):	Pin 'DB[11]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 18:01:52     19s] **WARN: (IMPLF-200):	Pin 'DB[12]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 18:01:52     19s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[12/21 18:01:52     19s] To increase the message display limit, refer to the product command reference manual.
[12/21 18:01:52     19s] **WARN: (IMPLF-201):	Pin 'QA[0]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 18:01:52     19s] **WARN: (IMPLF-201):	Pin 'QA[10]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 18:01:52     19s] **WARN: (IMPLF-201):	Pin 'QA[11]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 18:01:52     19s] **WARN: (IMPLF-201):	Pin 'QA[12]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 18:01:52     19s] **WARN: (IMPLF-201):	Pin 'QA[13]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 18:01:52     19s] **WARN: (IMPLF-201):	Pin 'QA[14]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 18:01:52     19s] **WARN: (IMPLF-201):	Pin 'QA[15]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 18:01:52     19s] **WARN: (IMPLF-201):	Pin 'QA[1]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 18:01:52     19s] **WARN: (IMPLF-201):	Pin 'QA[2]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 18:01:52     19s] **WARN: (IMPLF-201):	Pin 'QA[3]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 18:01:52     19s] **WARN: (IMPLF-201):	Pin 'QA[4]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 18:01:52     19s] **WARN: (IMPLF-201):	Pin 'QA[5]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 18:01:52     19s] **WARN: (IMPLF-201):	Pin 'QA[6]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 18:01:52     19s] **WARN: (IMPLF-201):	Pin 'QA[7]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 18:01:52     19s] **WARN: (IMPLF-201):	Pin 'QA[8]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 18:01:52     19s] **WARN: (IMPLF-201):	Pin 'QA[9]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 18:01:52     19s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'PRUW24DGZ' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 18:01:52     19s] **WARN: (IMPLF-201):	Pin 'C' in macro 'PRUW24DGZ' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 18:01:52     19s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'PRUW16DGZ' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 18:01:52     19s] **WARN: (IMPLF-201):	Pin 'C' in macro 'PRUW16DGZ' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 18:01:52     19s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[12/21 18:01:52     19s] To increase the message display limit, refer to the product command reference manual.
[12/21 18:01:52     19s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM1 GENERATE.
[12/21 18:01:52     19s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM2 GENERATE.
[12/21 18:01:52     19s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM3 GENERATE.
[12/21 18:01:52     19s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM4 GENERATE.
[12/21 18:01:52     19s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM5 GENERATE.
[12/21 18:01:52     19s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM6 GENERATE.
[12/21 18:01:52     19s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM7 GENERATE.
[12/21 18:01:52     19s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM8 GENERATE.
[12/21 18:01:52     19s] Loading view definition file from /home/raid7_1/userd/d10013/CVSD/lab7/Lab6/DBS/cts2.dat/viewDefinition.tcl
[12/21 18:01:53     20s] **WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1'. The cell will only be used for analysis. (File /home/raid7_1/userd/d10013/CVSD/lab6/Lab6/library/lib/slow.lib)
[12/21 18:01:53     20s] **WARN: (TECHLIB-302):	No function defined for cell 'PVSS3DGZ'. The cell will only be used for analysis. (File /home/raid7_1/userd/d10013/CVSD/lab6/Lab6/library/lib/tpz013g3wc.lib)
[12/21 18:01:53     20s] **WARN: (TECHLIB-302):	No function defined for cell 'PVSS2DGZ'. The cell will only be used for analysis. (File /home/raid7_1/userd/d10013/CVSD/lab6/Lab6/library/lib/tpz013g3wc.lib)
[12/21 18:01:53     20s] **WARN: (TECHLIB-302):	No function defined for cell 'PVSS1DGZ'. The cell will only be used for analysis. (File /home/raid7_1/userd/d10013/CVSD/lab6/Lab6/library/lib/tpz013g3wc.lib)
[12/21 18:01:53     20s] **WARN: (TECHLIB-302):	No function defined for cell 'PVDD2POC'. The cell will only be used for analysis. (File /home/raid7_1/userd/d10013/CVSD/lab6/Lab6/library/lib/tpz013g3wc.lib)
[12/21 18:01:53     20s] **WARN: (TECHLIB-302):	No function defined for cell 'PVDD2DGZ'. The cell will only be used for analysis. (File /home/raid7_1/userd/d10013/CVSD/lab6/Lab6/library/lib/tpz013g3wc.lib)
[12/21 18:01:53     20s] **WARN: (TECHLIB-302):	No function defined for cell 'PVDD1DGZ'. The cell will only be used for analysis. (File /home/raid7_1/userd/d10013/CVSD/lab6/Lab6/library/lib/tpz013g3wc.lib)
[12/21 18:01:53     21s] **WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1'. The cell will only be used for analysis. (File /home/raid7_1/userd/d10013/CVSD/lab6/Lab6/library/lib/fast.lib)
[12/21 18:01:54     21s] **WARN: (TECHLIB-302):	No function defined for cell 'PVSS3DGZ'. The cell will only be used for analysis. (File /home/raid7_1/userd/d10013/CVSD/lab6/Lab6/library/lib/tpz013g3lt.lib)
[12/21 18:01:54     21s] **WARN: (TECHLIB-302):	No function defined for cell 'PVSS2DGZ'. The cell will only be used for analysis. (File /home/raid7_1/userd/d10013/CVSD/lab6/Lab6/library/lib/tpz013g3lt.lib)
[12/21 18:01:54     21s] **WARN: (TECHLIB-302):	No function defined for cell 'PVSS1DGZ'. The cell will only be used for analysis. (File /home/raid7_1/userd/d10013/CVSD/lab6/Lab6/library/lib/tpz013g3lt.lib)
[12/21 18:01:54     21s] **WARN: (TECHLIB-302):	No function defined for cell 'PVDD2POC'. The cell will only be used for analysis. (File /home/raid7_1/userd/d10013/CVSD/lab6/Lab6/library/lib/tpz013g3lt.lib)
[12/21 18:01:54     21s] **WARN: (TECHLIB-302):	No function defined for cell 'PVDD2DGZ'. The cell will only be used for analysis. (File /home/raid7_1/userd/d10013/CVSD/lab6/Lab6/library/lib/tpz013g3lt.lib)
[12/21 18:01:54     21s] **WARN: (TECHLIB-302):	No function defined for cell 'PVDD1DGZ'. The cell will only be used for analysis. (File /home/raid7_1/userd/d10013/CVSD/lab6/Lab6/library/lib/tpz013g3lt.lib)
[12/21 18:01:54     21s] *** End library_loading (cpu=0.03min, real=0.03min, mem=26.4M, fe_cpu=0.35min, fe_real=1.02min, fe_mem=884.2M) ***
[12/21 18:01:54     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3XL' is defined in LEF but not in the timing library.
[12/21 18:01:54     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3XL' is defined in LEF but not in the timing library.
[12/21 18:01:54     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X4' is defined in LEF but not in the timing library.
[12/21 18:01:54     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X4' is defined in LEF but not in the timing library.
[12/21 18:01:54     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X2' is defined in LEF but not in the timing library.
[12/21 18:01:54     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X2' is defined in LEF but not in the timing library.
[12/21 18:01:54     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1' is defined in LEF but not in the timing library.
[12/21 18:01:54     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1' is defined in LEF but not in the timing library.
[12/21 18:01:54     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2XL' is defined in LEF but not in the timing library.
[12/21 18:01:54     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2XL' is defined in LEF but not in the timing library.
[12/21 18:01:54     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X4' is defined in LEF but not in the timing library.
[12/21 18:01:54     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X4' is defined in LEF but not in the timing library.
[12/21 18:01:54     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X2' is defined in LEF but not in the timing library.
[12/21 18:01:54     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X2' is defined in LEF but not in the timing library.
[12/21 18:01:54     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[12/21 18:01:54     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[12/21 18:01:54     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3XL' is defined in LEF but not in the timing library.
[12/21 18:01:54     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3XL' is defined in LEF but not in the timing library.
[12/21 18:01:54     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3X4' is defined in LEF but not in the timing library.
[12/21 18:01:54     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3X4' is defined in LEF but not in the timing library.
[12/21 18:01:54     21s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[12/21 18:01:54     21s] To increase the message display limit, refer to the product command reference manual.
[12/21 18:01:54     21s] *** Netlist is unique.
[12/21 18:01:54     21s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/21 18:01:54     21s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/21 18:01:54     21s] Loading preference file /home/raid7_1/userd/d10013/CVSD/lab7/Lab6/DBS/cts2.dat/gui.pref.tcl ...
[12/21 18:01:54     21s] **WARN: (IMPOPT-3602):	The specified path group name reg2reg is not defined.
[12/21 18:01:54     21s] **WARN: (IMPOPT-3602):	The specified path group name reg2out is not defined.
[12/21 18:01:54     21s] **WARN: (IMPOPT-3602):	The specified path group name in2reg is not defined.
[12/21 18:01:54     21s] **WARN: (IMPOPT-3602):	The specified path group name in2out is not defined.
[12/21 18:01:55     22s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/21 18:01:55     22s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/21 18:01:55     22s] Loading place ...
[12/21 18:01:57     23s] **WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
[12/21 18:01:57     23s] {RT RC_corner 0 8 8 {7 0} 1}
[12/21 18:01:58     23s] **WARN: (IMPESI-3505):	setDelayCalMode -eng_copyNetPropToNewNet true (default=false) will be obsoleted along with its sgs2set equivalent.  This parameter will continue to be supported in the current release, but will be removed in the next major release of the software.
[12/21 18:01:58     23s] **WARN: (IMPCTE-107):	The following globals have been obsoleted since version 20.10-p004_1. They will be removed in the next release. 
[12/21 18:01:58     23s] timing_enable_default_delay_arc
[12/21 18:02:27     26s] <CMD> zoomBox 74.39800 144.28600 873.24450 859.42400
[12/21 18:02:28     26s] <CMD> zoomBox 253.21700 282.10500 670.22050 655.41200
[12/21 18:02:29     26s] <CMD> zoomBox 343.76200 365.72400 528.78950 531.36300
[12/21 18:02:30     26s] <CMD> zoomBox 296.38550 313.53500 597.67200 583.25050
[12/21 18:03:32     31s] <CMD> addTieHiLo -cell {TIEHI TIELO} -prefix LTIE
[12/21 18:03:32     31s] OPERPROF: Starting DPlace-Init at level 1, MEM:1256.4M
[12/21 18:03:32     31s] #spOpts: N=130 
[12/21 18:03:32     31s] # Building CHIP llgBox search-tree.
[12/21 18:03:32     31s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1257.4M
[12/21 18:03:32     31s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1257.4M
[12/21 18:03:32     31s] Core basic site is TSM13SITE
[12/21 18:03:32     31s] Use non-trimmed site array because memory saving is not enough.
[12/21 18:03:32     31s] SiteArray: non-trimmed site array dimensions = 110 x 884
[12/21 18:03:32     31s] SiteArray: use 450,560 bytes
[12/21 18:03:32     31s] SiteArray: current memory after site array memory allocation 1290.8M
[12/21 18:03:32     31s] SiteArray: FP blocked sites are writable
[12/21 18:03:32     31s] Estimated cell power/ground rail width = 0.577 um
[12/21 18:03:32     31s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/21 18:03:32     31s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1290.8M
[12/21 18:03:32     31s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.002, MEM:1290.8M
[12/21 18:03:32     31s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.050, REAL:0.029, MEM:1290.8M
[12/21 18:03:32     31s] OPERPROF:     Starting CMU at level 3, MEM:1290.8M
[12/21 18:03:32     31s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1290.8M
[12/21 18:03:32     31s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.033, MEM:1290.8M
[12/21 18:03:32     31s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1290.8MB).
[12/21 18:03:32     31s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.150, REAL:0.143, MEM:1290.8M
[12/21 18:03:32     31s] Options: No distance constraint, No Fan-out constraint.
[12/21 18:03:32     31s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1290.8M
[12/21 18:03:32     31s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1290.8M
[12/21 18:03:32     31s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 18:03:32     31s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 18:03:32     31s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 18:03:32     31s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 18:03:32     31s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 18:03:32     31s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 18:03:32     31s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 18:03:32     31s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 18:03:32     31s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 18:03:32     31s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 18:03:32     31s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 18:03:32     32s] Re-routed 3 nets
[12/21 18:03:32     32s] INFO: Total Number of Tie Cells (TIEHI) placed: 3  
[12/21 18:03:32     32s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1436.0M
[12/21 18:03:32     32s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1436.0M
[12/21 18:03:32     32s] INFO: Total Number of Tie Cells (TIELO) placed: 0  
[12/21 18:03:32     32s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1436.0M
[12/21 18:03:32     32s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1436.0M
[12/21 18:03:32     32s] All LLGs are deleted
[12/21 18:03:32     32s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1436.0M
[12/21 18:03:32     32s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1436.0M
[12/21 18:04:25     36s] <CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode 1
[12/21 18:04:25     36s] <CMD> setNanoRouteMode -quiet -routeAntennaCellName ANTENNA
[12/21 18:04:25     36s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[12/21 18:04:25     36s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
[12/21 18:04:25     36s] <CMD> setNanoRouteMode -quiet -routeWithEco 1
[12/21 18:04:25     36s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
[12/21 18:04:25     36s] <CMD> setNanoRouteMode -quiet -routeTdrEffort 10
[12/21 18:04:25     36s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[12/21 18:04:25     36s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[12/21 18:04:25     36s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[12/21 18:04:25     36s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[12/21 18:04:25     36s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[12/21 18:04:25     36s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[12/21 18:04:25     36s] Running Native NanoRoute ...
[12/21 18:04:25     36s] <CMD> routeDesign -globalDetail -viaOpt -wireOpt
[12/21 18:04:25     36s] ### Time Record (routeDesign) is installed.
[12/21 18:04:25     36s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1034.67 (MB), peak = 1043.56 (MB)
[12/21 18:04:25     36s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[12/21 18:04:25     36s] #WARNING (NRIG-144) Cannot combine -viaOpt with -globalDetail option. The -viaOpt will be ignored.
[12/21 18:04:25     36s] **INFO: User settings:
[12/21 18:04:25     36s] setNanoRouteMode -drouteStartIteration                          0
[12/21 18:04:25     36s] setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
[12/21 18:04:25     36s] setNanoRouteMode -extractThirdPartyCompatible                   false
[12/21 18:04:25     36s] setNanoRouteMode -grouteExpTdStdDelay                           35.2
[12/21 18:04:25     36s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
[12/21 18:04:25     36s] setNanoRouteMode -routeAntennaCellName                          ANTENNA
[12/21 18:04:25     36s] setNanoRouteMode -routeInsertAntennaDiode                       true
[12/21 18:04:25     36s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
[12/21 18:04:25     36s] setNanoRouteMode -routeTdrEffort                                10
[12/21 18:04:25     36s] setNanoRouteMode -routeWithEco                                  true
[12/21 18:04:25     36s] setNanoRouteMode -routeWithSiDriven                             true
[12/21 18:04:25     36s] setNanoRouteMode -routeWithTimingDriven                         true
[12/21 18:04:25     36s] setNanoRouteMode -timingEngine                                  {}
[12/21 18:04:25     36s] setDesignMode -process                                          130
[12/21 18:04:25     36s] setExtractRCMode -coupling_c_th                                 0.4
[12/21 18:04:25     36s] setExtractRCMode -engine                                        preRoute
[12/21 18:04:25     36s] setExtractRCMode -relative_c_th                                 1
[12/21 18:04:25     36s] setExtractRCMode -total_c_th                                    0
[12/21 18:04:25     36s] setDelayCalMode -enable_high_fanout                             true
[12/21 18:04:25     36s] setDelayCalMode -eng_copyNetPropToNewNet                        true
[12/21 18:04:25     36s] setDelayCalMode -engine                                         aae
[12/21 18:04:25     36s] setDelayCalMode -ignoreNetLoad                                  false
[12/21 18:04:25     36s] setSIMode -separate_delta_delay_on_data                         true
[12/21 18:04:25     36s] 
[12/21 18:04:25     36s] #**INFO: setDesignMode -flowEffort standard
[12/21 18:04:25     36s] #**INFO: multi-cut via swapping will not be performed after routing.
[12/21 18:04:25     36s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[12/21 18:04:25     36s] OPERPROF: Starting checkPlace at level 1, MEM:1364.0M
[12/21 18:04:25     36s] #spOpts: N=130 
[12/21 18:04:25     36s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1364.0M
[12/21 18:04:25     36s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1364.0M
[12/21 18:04:25     36s] Core basic site is TSM13SITE
[12/21 18:04:25     36s] SiteArray: non-trimmed site array dimensions = 110 x 884
[12/21 18:04:25     36s] SiteArray: use 450,560 bytes
[12/21 18:04:25     36s] SiteArray: current memory after site array memory allocation 1364.0M
[12/21 18:04:25     36s] SiteArray: FP blocked sites are writable
[12/21 18:04:25     36s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.007, MEM:1364.0M
[12/21 18:04:25     36s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:1364.0M
[12/21 18:04:25     36s] Begin checking placement ... (start mem=1364.0M, init mem=1364.0M)
[12/21 18:04:26     36s] 
[12/21 18:04:26     36s] Running CheckPlace using 1 thread in normal mode...
[12/21 18:04:26     36s] 
[12/21 18:04:26     36s] ...checkPlace normal is done!
[12/21 18:04:26     36s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1364.0M
[12/21 18:04:26     36s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.002, MEM:1364.0M
[12/21 18:04:26     36s] *info: Placed = 4626           (Fixed = 23)
[12/21 18:04:26     36s] *info: Unplaced = 0           
[12/21 18:04:26     36s] Placement Density:75.70%(102338/135189)
[12/21 18:04:26     36s] Placement Density (including fixed std cells):75.70%(102338/135189)
[12/21 18:04:26     36s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1364.0M
[12/21 18:04:26     36s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1364.0M
[12/21 18:04:26     36s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:01.0; vio checks: cpu=0:00:00.0, real=0:00:01.0; mem=1364.0M)
[12/21 18:04:26     36s] OPERPROF: Finished checkPlace at level 1, CPU:0.060, REAL:0.062, MEM:1364.0M
[12/21 18:04:26     36s] #WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
[12/21 18:04:26     36s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[12/21 18:04:26     36s] 
[12/21 18:04:26     36s] changeUseClockNetStatus Option :  -noFixedNetWires 
[12/21 18:04:26     36s] *** Changed status on (23) nets in Clock.
[12/21 18:04:26     36s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1364.0M) ***
[12/21 18:04:26     36s] 
[12/21 18:04:26     36s] globalDetailRoute
[12/21 18:04:26     36s] 
[12/21 18:04:26     36s] #WARNING (NRIF-78) The option routeWithEco combined with routeWithTimingDriven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
[12/21 18:04:26     36s] ### Time Record (globalDetailRoute) is installed.
[12/21 18:04:26     36s] #Start globalDetailRoute on Tue Dec 21 18:04:26 2021
[12/21 18:04:26     36s] #
[12/21 18:04:26     36s] ### Time Record (Pre Callback) is installed.
[12/21 18:04:26     36s] RC Grid backup saved.
[12/21 18:04:26     36s] ### Time Record (Pre Callback) is uninstalled.
[12/21 18:04:26     36s] ### Time Record (DB Import) is installed.
[12/21 18:04:26     36s] ### Time Record (Timing Data Generation) is installed.
[12/21 18:04:26     36s] ### Time Record (Timing Data Generation) is uninstalled.
[12/21 18:04:26     36s] #create default rule from bind_ndr_rule rule=0x7fe00567c8a0 0x7fdff13e6018
[12/21 18:04:26     37s] LayerId::1 widthSet size::4
[12/21 18:04:26     37s] LayerId::2 widthSet size::4
[12/21 18:04:26     37s] LayerId::3 widthSet size::4
[12/21 18:04:26     37s] LayerId::4 widthSet size::4
[12/21 18:04:26     37s] LayerId::5 widthSet size::4
[12/21 18:04:26     37s] LayerId::6 widthSet size::4
[12/21 18:04:26     37s] LayerId::7 widthSet size::5
[12/21 18:04:26     37s] LayerId::8 widthSet size::3
[12/21 18:04:26     37s] Skipped RC grid update for preRoute extraction.
[12/21 18:04:26     37s] Initializing multi-corner capacitance tables ... 
[12/21 18:04:26     37s] Initializing multi-corner resistance tables ...
[12/21 18:04:26     37s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 18:04:26     37s] {RT RC_corner 0 8 8 {7 0} 1}
[12/21 18:04:26     37s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.282716 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.829000 ; wcR: 0.686400 ; newSi: 0.095200 ; pMod: 80 ; 
[12/21 18:04:26     37s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[12/21 18:04:26     37s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/CLK of net CLK because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 18:04:26     37s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/HALT of net HALT because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 18:04:26     37s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/RESET_ of net RESET_ because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 18:04:26     37s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/DoDCT of net DoDCT because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 18:04:26     37s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[11] of net X[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 18:04:26     37s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[10] of net X[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 18:04:26     37s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[9] of net X[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 18:04:26     37s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[8] of net X[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 18:04:26     37s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[7] of net X[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 18:04:26     37s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[6] of net X[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 18:04:26     37s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[5] of net X[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 18:04:26     37s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[4] of net X[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 18:04:26     37s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[3] of net X[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 18:04:26     37s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[2] of net X[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 18:04:26     37s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[1] of net X[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 18:04:26     37s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[0] of net X[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 18:04:26     37s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Z[11] of net Z[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 18:04:26     37s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Z[10] of net Z[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 18:04:26     37s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Z[9] of net Z[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 18:04:26     37s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Z[8] of net Z[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 18:04:26     37s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[12/21 18:04:26     37s] #To increase the message display limit, refer to the product command reference manual.
[12/21 18:04:26     37s] ### Net info: total nets: 6133
[12/21 18:04:26     37s] ### Net info: dirty nets: 4
[12/21 18:04:26     37s] ### Net info: marked as disconnected nets: 0
[12/21 18:04:26     37s] #num needed restored net=0
[12/21 18:04:26     37s] #need_extraction net=0 (total=6133)
[12/21 18:04:26     37s] ### Net info: fully routed nets: 23
[12/21 18:04:26     37s] ### Net info: trivial (< 2 pins) nets: 49
[12/21 18:04:26     37s] ### Net info: unrouted nets: 6061
[12/21 18:04:26     37s] ### Net info: re-extraction nets: 0
[12/21 18:04:26     37s] ### Net info: ignored nets: 0
[12/21 18:04:26     37s] ### Net info: skip routing nets: 0
[12/21 18:04:26     37s] #WARNING (NRDB-733) PIN CLK in CELL_VIEW CHIP does not have physical port.
[12/21 18:04:26     37s] #WARNING (NRDB-733) PIN DoDCT in CELL_VIEW CHIP does not have physical port.
[12/21 18:04:26     37s] #WARNING (NRDB-733) PIN HALT in CELL_VIEW CHIP does not have physical port.
[12/21 18:04:26     37s] #WARNING (NRDB-733) PIN Mode in CELL_VIEW CHIP does not have physical port.
[12/21 18:04:26     37s] #WARNING (NRDB-733) PIN RESET_ in CELL_VIEW CHIP does not have physical port.
[12/21 18:04:26     37s] #WARNING (NRDB-733) PIN SCAN_EN in CELL_VIEW CHIP does not have physical port.
[12/21 18:04:26     37s] #WARNING (NRDB-733) PIN SCAN_IN in CELL_VIEW CHIP does not have physical port.
[12/21 18:04:26     37s] #WARNING (NRDB-733) PIN SCAN_OUT in CELL_VIEW CHIP does not have physical port.
[12/21 18:04:26     37s] #WARNING (NRDB-733) PIN X[0] in CELL_VIEW CHIP does not have physical port.
[12/21 18:04:26     37s] #WARNING (NRDB-733) PIN X[10] in CELL_VIEW CHIP does not have physical port.
[12/21 18:04:26     37s] #WARNING (NRDB-733) PIN X[11] in CELL_VIEW CHIP does not have physical port.
[12/21 18:04:26     37s] #WARNING (NRDB-733) PIN X[1] in CELL_VIEW CHIP does not have physical port.
[12/21 18:04:26     37s] #WARNING (NRDB-733) PIN X[2] in CELL_VIEW CHIP does not have physical port.
[12/21 18:04:26     37s] #WARNING (NRDB-733) PIN X[3] in CELL_VIEW CHIP does not have physical port.
[12/21 18:04:26     37s] #WARNING (NRDB-733) PIN X[4] in CELL_VIEW CHIP does not have physical port.
[12/21 18:04:26     37s] #WARNING (NRDB-733) PIN X[5] in CELL_VIEW CHIP does not have physical port.
[12/21 18:04:26     37s] #WARNING (NRDB-733) PIN X[6] in CELL_VIEW CHIP does not have physical port.
[12/21 18:04:26     37s] #WARNING (NRDB-733) PIN X[7] in CELL_VIEW CHIP does not have physical port.
[12/21 18:04:26     37s] #WARNING (NRDB-733) PIN X[8] in CELL_VIEW CHIP does not have physical port.
[12/21 18:04:26     37s] #WARNING (NRDB-733) PIN X[9] in CELL_VIEW CHIP does not have physical port.
[12/21 18:04:26     37s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[12/21 18:04:26     37s] #To increase the message display limit, refer to the product command reference manual.
[12/21 18:04:26     37s] #WARNING (NRDB-976) The TRACK STEP 0.4100 for preferred direction tracks is smaller than the PITCH 0.6150 for LAYER METAL7. This will cause routability problems for NanoRoute.
[12/21 18:04:26     37s] ### import design signature (2): route=1140174218 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1892961504 dirty_area=1933261701, del_dirty_area=0 cell=1205772740 placement=333085452 pin_access=1
[12/21 18:04:26     37s] ### Time Record (DB Import) is uninstalled.
[12/21 18:04:26     37s] #NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
[12/21 18:04:26     37s] #RTESIG:78da8d94316fc32010853bf7579c4806576adce30083c754caea56519a35726592584a70
[12/21 18:04:26     37s] #       85f1d07f5fd4aeb5013120f1e9e9dde38ed5fab8db03232c396ebe10e58943b3a778e062
[12/21 18:04:26     37s] #       8324e40be1295e7dbcb2c7d5faedfd509101d64e61605004eb5debbf9f611aad87d186d0
[12/21 18:04:26     37s] #       bbcbd31f6714c1b9bd8d168acf61b8fdcbd48243f0d312c251d680252a8c0b8af36d68c3
[12/21 18:04:26     37s] #       0ca809d8b5bf5ca3b131f87833c7993c418e9474479c27ab8c90060945ef82bd583fc310
[12/21 18:04:26     37s] #       c226c65e22268d9194a0f2c00a78a932c08a80b2147546264664302a83a9928ce02a83d1
[12/21 18:04:26     37s] #       692676a25025a5131032c395ca705521b0bbedfae99e6858a131a9a67854db36875dd36c
[12/21 18:04:26     37s] #       13728af2e644d502d8185ad7b5be8bac75d37d8e94c0dce0ec22a5ab7419daa43f045d6b
[12/21 18:04:26     37s] #       60bf339728c0c44ce25e9e3b23d34f6594cc60969aece1072d899e25
[12/21 18:04:26     37s] #
[12/21 18:04:26     37s] #Skip comparing routing design signature in db-snapshot flow
[12/21 18:04:26     37s] ### Time Record (Data Preparation) is installed.
[12/21 18:04:26     37s] #RTESIG:78da8d94c16ec3200c8677de5358b4874c5a336320906327f59a4d55b76b9529b48dd492
[12/21 18:04:26     37s] #       8990c3de7ea8bb2e01c401894fbf7f8cedd5fa73b707465872dc7c23ca2387664ff1c0c5
[12/21 18:04:26     37s] #       0649c817c263bcfa78658fabf5dbfba12203ac9dc2c0a008d6bbd6ff3cc3345a0fa30da1
[12/21 18:04:26     37s] #       77e7a73fce2882537b1d2d145fc370fd97a90587e0a72584a3ac014b54181714a7ebd086
[12/21 18:04:26     37s] #       195013b04b7fbe446363f0f1668e3379821c29e98e384fbe32421a2414bd0bf66cfd0c43
[12/21 18:04:26     37s] #       089b98f61231698ca404950756c04b9501560494a5a83372624406a332982ac908ae3218
[12/21 18:04:26     37s] #       9d6662250a55523a034266b85219ae2a0476b35d3fdd12052b3426d5148f6adbe6b06b9a
[12/21 18:04:26     37s] #       6d424e515e9fa85a001b43ebbad67791b56ebacd9112981b9c5da4ee83e3de2b89c0ba4a
[12/21 18:04:26     37s] #       bf579bf4e4d0b5ce0b6862f2e25e6e5023d37f6a94cc6096aaf1e1178604aada
[12/21 18:04:26     37s] #
[12/21 18:04:26     37s] ### Time Record (Data Preparation) is uninstalled.
[12/21 18:04:26     37s] ### Time Record (Data Preparation) is installed.
[12/21 18:04:26     37s] #Start routing data preparation on Tue Dec 21 18:04:26 2021
[12/21 18:04:26     37s] #
[12/21 18:04:26     37s] #Minimum voltage of a net in the design = 0.000.
[12/21 18:04:26     37s] #Maximum voltage of a net in the design = 1.320.
[12/21 18:04:26     37s] #Voltage range [0.000 - 1.320] has 6131 nets.
[12/21 18:04:26     37s] #Voltage range [1.080 - 1.320] has 1 net.
[12/21 18:04:26     37s] #Voltage range [0.000 - 0.000] has 1 net.
[12/21 18:04:26     37s] ### Time Record (Cell Pin Access) is installed.
[12/21 18:04:26     37s] #Restoring pin access data from file /home/raid7_1/userd/d10013/CVSD/lab7/Lab6/DBS/cts2.dat/CHIP.apa ...
[12/21 18:04:26     37s] #Done restoring pin access data
[12/21 18:04:26     37s] ### Time Record (Cell Pin Access) is uninstalled.
[12/21 18:04:27     37s] # METAL1       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.36500
[12/21 18:04:27     37s] # METAL2       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
[12/21 18:04:27     37s] # METAL3       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
[12/21 18:04:27     37s] # METAL4       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
[12/21 18:04:27     37s] # METAL5       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
[12/21 18:04:27     37s] # METAL6       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
[12/21 18:04:27     37s] # METAL7       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
[12/21 18:04:27     37s] # METAL8       V   Track-Pitch = 1.15000    Line-2-Via Pitch = 0.95000
[12/21 18:04:27     37s] #Monitoring time of adding inner blkg by smac
[12/21 18:04:27     37s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1082.12 (MB), peak = 1115.10 (MB)
[12/21 18:04:27     37s] #Regenerating Ggrids automatically.
[12/21 18:04:27     37s] #Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.41000.
[12/21 18:04:27     37s] #Using automatically generated G-grids.
[12/21 18:04:27     37s] #Done routing data preparation.
[12/21 18:04:27     37s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1086.74 (MB), peak = 1115.10 (MB)
[12/21 18:04:27     37s] ### Time Record (Data Preparation) is uninstalled.
[12/21 18:04:27     37s] #
[12/21 18:04:27     37s] #Summary of active signal nets routing constraints set by OPT:
[12/21 18:04:27     37s] #	preferred routing layers      : 0
[12/21 18:04:27     37s] #	preferred routing layer effort: 0
[12/21 18:04:27     37s] #	preferred extra space         : 0
[12/21 18:04:27     37s] #	preferred multi-cut via       : 0
[12/21 18:04:27     37s] #	avoid detour                  : 0
[12/21 18:04:27     37s] #	expansion ratio               : 0
[12/21 18:04:27     37s] #	net priority                  : 0
[12/21 18:04:27     37s] #	s2s control                   : 0
[12/21 18:04:27     37s] #	avoid chaining                : 0
[12/21 18:04:27     37s] #	inst-based stacking via       : 0
[12/21 18:04:27     37s] #
[12/21 18:04:27     37s] #Summary of active signal nets routing constraints set by USER:
[12/21 18:04:27     37s] #	preferred routing layers      : 0
[12/21 18:04:27     37s] #	preferred routing layer effort     : 0
[12/21 18:04:27     37s] #	preferred extra space              : 0
[12/21 18:04:27     37s] #	preferred multi-cut via            : 0
[12/21 18:04:27     37s] #	avoid detour                       : 0
[12/21 18:04:27     37s] #	net weight                         : 0
[12/21 18:04:27     37s] #	avoid chaining                     : 0
[12/21 18:04:27     37s] #	cell-based stacking via (required) : 0
[12/21 18:04:27     37s] #	cell-based stacking via (optional) : 0
[12/21 18:04:27     37s] #
[12/21 18:04:27     37s] #Start timing driven prevention iteration
[12/21 18:04:27     37s] ### td_prevention_read_timing_data starts on Tue Dec 21 18:04:27 2021 with memory = 1086.76 (MB), peak = 1115.10 (MB)
[12/21 18:04:27     37s] ### td_prevention_read_timing_data cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[12/21 18:04:27     37s] #
[12/21 18:04:27     37s] #----------------------------------------------------
[12/21 18:04:27     37s] # Summary of active signal nets routing constraints
[12/21 18:04:27     37s] #+--------------------------+-----------+
[12/21 18:04:27     37s] #+--------------------------+-----------+
[12/21 18:04:27     37s] #
[12/21 18:04:27     37s] #----------------------------------------------------
[12/21 18:04:27     37s] #Done timing-driven prevention
[12/21 18:04:27     37s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1088.23 (MB), peak = 1115.10 (MB)
[12/21 18:04:27     37s] ### Time Record (Data Preparation) is installed.
[12/21 18:04:27     37s] #
[12/21 18:04:27     37s] #Finished routing data preparation on Tue Dec 21 18:04:27 2021
[12/21 18:04:27     37s] #
[12/21 18:04:27     37s] #Cpu time = 00:00:00
[12/21 18:04:27     37s] #Elapsed time = 00:00:00
[12/21 18:04:27     37s] #Increased memory = 0.25 (MB)
[12/21 18:04:27     37s] #Total memory = 1088.52 (MB)
[12/21 18:04:27     37s] #Peak memory = 1115.10 (MB)
[12/21 18:04:27     37s] #
[12/21 18:04:27     37s] ### Time Record (Data Preparation) is uninstalled.
[12/21 18:04:27     37s] ### Time Record (Global Routing) is installed.
[12/21 18:04:27     37s] #
[12/21 18:04:27     37s] #Start global routing on Tue Dec 21 18:04:27 2021
[12/21 18:04:27     37s] #
[12/21 18:04:27     37s] #
[12/21 18:04:27     37s] #Start global routing initialization on Tue Dec 21 18:04:27 2021
[12/21 18:04:27     37s] #
[12/21 18:04:27     37s] #Number of eco nets is 0
[12/21 18:04:27     37s] #
[12/21 18:04:27     37s] #Start global routing data preparation on Tue Dec 21 18:04:27 2021
[12/21 18:04:27     37s] #
[12/21 18:04:27     37s] ### build_merged_routing_blockage_rect_list starts on Tue Dec 21 18:04:27 2021 with memory = 1089.02 (MB), peak = 1115.10 (MB)
[12/21 18:04:27     37s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[12/21 18:04:27     37s] #Start routing resource analysis on Tue Dec 21 18:04:27 2021
[12/21 18:04:27     37s] #
[12/21 18:04:27     37s] ### init_is_bin_blocked starts on Tue Dec 21 18:04:27 2021 with memory = 1089.34 (MB), peak = 1115.10 (MB)
[12/21 18:04:27     37s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[12/21 18:04:27     37s] ### PDHT_Row_Thread::compute_flow_cap starts on Tue Dec 21 18:04:27 2021 with memory = 1093.68 (MB), peak = 1115.10 (MB)
[12/21 18:04:27     38s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[12/21 18:04:27     38s] ### adjust_flow_cap starts on Tue Dec 21 18:04:27 2021 with memory = 1094.13 (MB), peak = 1115.10 (MB)
[12/21 18:04:27     38s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[12/21 18:04:27     38s] ### adjust_partial_route_blockage starts on Tue Dec 21 18:04:27 2021 with memory = 1094.13 (MB), peak = 1115.10 (MB)
[12/21 18:04:27     38s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[12/21 18:04:27     38s] ### set_via_blocked starts on Tue Dec 21 18:04:27 2021 with memory = 1094.13 (MB), peak = 1115.10 (MB)
[12/21 18:04:27     38s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[12/21 18:04:27     38s] ### copy_flow starts on Tue Dec 21 18:04:27 2021 with memory = 1094.13 (MB), peak = 1115.10 (MB)
[12/21 18:04:27     38s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[12/21 18:04:27     38s] #Routing resource analysis is done on Tue Dec 21 18:04:27 2021
[12/21 18:04:27     38s] #
[12/21 18:04:27     38s] ### report_flow_cap starts on Tue Dec 21 18:04:27 2021 with memory = 1094.13 (MB), peak = 1115.10 (MB)
[12/21 18:04:27     38s] #  Resource Analysis:
[12/21 18:04:27     38s] #
[12/21 18:04:27     38s] #               Routing  #Avail      #Track     #Total     %Gcell
[12/21 18:04:27     38s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[12/21 18:04:27     38s] #  --------------------------------------------------------------
[12/21 18:04:27     38s] #  METAL1         H         851        1731       29584    83.25%
[12/21 18:04:27     38s] #  METAL2         V         588        1714       29584    79.11%
[12/21 18:04:27     38s] #  METAL3         H         664        1918       29584    78.93%
[12/21 18:04:27     38s] #  METAL4         V         765        1537       29584    71.61%
[12/21 18:04:27     38s] #  METAL5         H         831        1751       29584    71.27%
[12/21 18:04:27     38s] #  METAL6         V         792        1510       29584    71.28%
[12/21 18:04:27     38s] #  METAL7         H         888        1694       29584    71.27%
[12/21 18:04:27     38s] #  METAL8         V         329         591       29584    71.39%
[12/21 18:04:27     38s] #  --------------------------------------------------------------
[12/21 18:04:27     38s] #  Total                   5709      68.22%      236672    74.77%
[12/21 18:04:27     38s] #
[12/21 18:04:27     38s] #  24 nets (0.39%) with 1 preferred extra spacing.
[12/21 18:04:27     38s] #
[12/21 18:04:27     38s] #
[12/21 18:04:27     38s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[12/21 18:04:27     38s] ### analyze_m2_tracks starts on Tue Dec 21 18:04:27 2021 with memory = 1094.13 (MB), peak = 1115.10 (MB)
[12/21 18:04:27     38s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[12/21 18:04:27     38s] ### report_initial_resource starts on Tue Dec 21 18:04:27 2021 with memory = 1094.14 (MB), peak = 1115.10 (MB)
[12/21 18:04:27     38s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[12/21 18:04:27     38s] ### mark_pg_pins_accessibility starts on Tue Dec 21 18:04:27 2021 with memory = 1094.14 (MB), peak = 1115.10 (MB)
[12/21 18:04:27     38s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[12/21 18:04:27     38s] ### set_net_region starts on Tue Dec 21 18:04:27 2021 with memory = 1094.14 (MB), peak = 1115.10 (MB)
[12/21 18:04:27     38s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[12/21 18:04:27     38s] #
[12/21 18:04:27     38s] #Global routing data preparation is done on Tue Dec 21 18:04:27 2021
[12/21 18:04:27     38s] #
[12/21 18:04:27     38s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1094.15 (MB), peak = 1115.10 (MB)
[12/21 18:04:27     38s] #
[12/21 18:04:27     38s] ### prepare_level starts on Tue Dec 21 18:04:27 2021 with memory = 1094.16 (MB), peak = 1115.10 (MB)
[12/21 18:04:27     38s] ### init level 1 starts on Tue Dec 21 18:04:27 2021 with memory = 1094.16 (MB), peak = 1115.10 (MB)
[12/21 18:04:27     38s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[12/21 18:04:27     38s] ### Level 1 hgrid = 172 X 172
[12/21 18:04:27     38s] ### prepare_level_flow starts on Tue Dec 21 18:04:27 2021 with memory = 1094.20 (MB), peak = 1115.10 (MB)
[12/21 18:04:27     38s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[12/21 18:04:27     38s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[12/21 18:04:27     38s] #
[12/21 18:04:27     38s] #Global routing initialization is done on Tue Dec 21 18:04:27 2021
[12/21 18:04:27     38s] #
[12/21 18:04:27     38s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1094.21 (MB), peak = 1115.10 (MB)
[12/21 18:04:27     38s] #
[12/21 18:04:27     38s] #start global routing iteration 1...
[12/21 18:04:27     38s] ### init_flow_edge starts on Tue Dec 21 18:04:27 2021 with memory = 1094.28 (MB), peak = 1115.10 (MB)
[12/21 18:04:27     38s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[12/21 18:04:27     38s] ### routing at level 1 (topmost level) iter 0
[12/21 18:04:30     41s] ### measure_qor starts on Tue Dec 21 18:04:30 2021 with memory = 1117.97 (MB), peak = 1117.97 (MB)
[12/21 18:04:30     41s] ### measure_congestion starts on Tue Dec 21 18:04:30 2021 with memory = 1117.97 (MB), peak = 1117.97 (MB)
[12/21 18:04:30     41s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[12/21 18:04:30     41s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[12/21 18:04:30     41s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1105.95 (MB), peak = 1117.98 (MB)
[12/21 18:04:30     41s] #
[12/21 18:04:30     41s] #start global routing iteration 2...
[12/21 18:04:30     41s] ### routing at level 1 (topmost level) iter 1
[12/21 18:04:31     42s] ### measure_qor starts on Tue Dec 21 18:04:31 2021 with memory = 1118.96 (MB), peak = 1118.96 (MB)
[12/21 18:04:31     42s] ### measure_congestion starts on Tue Dec 21 18:04:31 2021 with memory = 1118.96 (MB), peak = 1118.96 (MB)
[12/21 18:04:31     42s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[12/21 18:04:31     42s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[12/21 18:04:31     42s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1105.76 (MB), peak = 1118.96 (MB)
[12/21 18:04:31     42s] #
[12/21 18:04:31     42s] ### route_end starts on Tue Dec 21 18:04:31 2021 with memory = 1105.77 (MB), peak = 1118.96 (MB)
[12/21 18:04:31     42s] #
[12/21 18:04:31     42s] #Total number of trivial nets (e.g. < 2 pins) = 49 (skipped).
[12/21 18:04:31     42s] #Total number of routable nets = 6084.
[12/21 18:04:31     42s] #Total number of nets in the design = 6133.
[12/21 18:04:31     42s] #
[12/21 18:04:31     42s] #6061 routable nets have only global wires.
[12/21 18:04:31     42s] #23 routable nets have only detail routed wires.
[12/21 18:04:31     42s] #23 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/21 18:04:31     42s] #
[12/21 18:04:31     42s] #Routed nets constraints summary:
[12/21 18:04:31     42s] #-----------------------------
[12/21 18:04:31     42s] #        Rules   Unconstrained  
[12/21 18:04:31     42s] #-----------------------------
[12/21 18:04:31     42s] #      Default            6061  
[12/21 18:04:31     42s] #-----------------------------
[12/21 18:04:31     42s] #        Total            6061  
[12/21 18:04:31     42s] #-----------------------------
[12/21 18:04:31     42s] #
[12/21 18:04:31     42s] #Routing constraints summary of the whole design:
[12/21 18:04:31     42s] #------------------------------------------------
[12/21 18:04:31     42s] #        Rules   Pref Extra Space   Unconstrained  
[12/21 18:04:31     42s] #------------------------------------------------
[12/21 18:04:31     42s] #      Default                 23            6061  
[12/21 18:04:31     42s] #------------------------------------------------
[12/21 18:04:31     42s] #        Total                 23            6061  
[12/21 18:04:31     42s] #------------------------------------------------
[12/21 18:04:31     42s] #
[12/21 18:04:31     42s] ### cal_base_flow starts on Tue Dec 21 18:04:31 2021 with memory = 1105.78 (MB), peak = 1118.96 (MB)
[12/21 18:04:31     42s] ### init_flow_edge starts on Tue Dec 21 18:04:31 2021 with memory = 1105.78 (MB), peak = 1118.96 (MB)
[12/21 18:04:31     42s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[12/21 18:04:31     42s] ### cal_flow starts on Tue Dec 21 18:04:31 2021 with memory = 1105.78 (MB), peak = 1118.96 (MB)
[12/21 18:04:31     42s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[12/21 18:04:31     42s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[12/21 18:04:31     42s] ### report_overcon starts on Tue Dec 21 18:04:31 2021 with memory = 1105.80 (MB), peak = 1118.96 (MB)
[12/21 18:04:31     42s] #
[12/21 18:04:31     42s] #  Congestion Analysis: (blocked Gcells are excluded)
[12/21 18:04:31     42s] #
[12/21 18:04:31     42s] #                 OverCon       OverCon       OverCon          
[12/21 18:04:31     42s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[12/21 18:04:31     42s] #     Layer         (1-2)         (3-4)           (5)   OverCon  Flow/Cap
[12/21 18:04:31     42s] #  --------------------------------------------------------------------------
[12/21 18:04:31     42s] #  METAL1        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.25  
[12/21 18:04:31     42s] #  METAL2       31(0.50%)     10(0.16%)      2(0.03%)   (0.69%)     0.35  
[12/21 18:04:31     42s] #  METAL3        2(0.03%)      0(0.00%)      0(0.00%)   (0.03%)     0.30  
[12/21 18:04:31     42s] #  METAL4        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.09  
[12/21 18:04:31     42s] #  METAL5        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.02  
[12/21 18:04:31     42s] #  METAL6        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[12/21 18:04:31     42s] #  METAL7        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[12/21 18:04:31     42s] #  METAL8        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[12/21 18:04:31     42s] #  --------------------------------------------------------------------------
[12/21 18:04:31     42s] #     Total     33(0.05%)     10(0.02%)      2(0.00%)   (0.07%)
[12/21 18:04:31     42s] #
[12/21 18:04:31     42s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 5
[12/21 18:04:31     42s] #  Overflow after GR: 0.00% H + 0.07% V
[12/21 18:04:31     42s] #
[12/21 18:04:31     42s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[12/21 18:04:31     42s] ### cal_base_flow starts on Tue Dec 21 18:04:31 2021 with memory = 1105.82 (MB), peak = 1118.96 (MB)
[12/21 18:04:31     42s] ### init_flow_edge starts on Tue Dec 21 18:04:31 2021 with memory = 1105.82 (MB), peak = 1118.96 (MB)
[12/21 18:04:31     42s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[12/21 18:04:31     42s] ### cal_flow starts on Tue Dec 21 18:04:31 2021 with memory = 1105.82 (MB), peak = 1118.96 (MB)
[12/21 18:04:31     42s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[12/21 18:04:31     42s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[12/21 18:04:31     42s] ### export_cong_map starts on Tue Dec 21 18:04:31 2021 with memory = 1105.82 (MB), peak = 1118.96 (MB)
[12/21 18:04:31     42s] ### PDZT_Export::export_cong_map starts on Tue Dec 21 18:04:31 2021 with memory = 1106.34 (MB), peak = 1118.96 (MB)
[12/21 18:04:31     42s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[12/21 18:04:31     42s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[12/21 18:04:31     42s] ### import_cong_map starts on Tue Dec 21 18:04:31 2021 with memory = 1106.35 (MB), peak = 1118.96 (MB)
[12/21 18:04:31     42s] #Hotspot report including placement blocked areas
[12/21 18:04:31     42s] OPERPROF: Starting HotSpotCal at level 1, MEM:1450.6M
[12/21 18:04:31     42s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/21 18:04:31     42s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[12/21 18:04:31     42s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/21 18:04:31     42s] [hotspot] |   METAL1(H)    |            483.56 |            492.33 |   324.72   339.48   723.24   723.24 |
[12/21 18:04:31     42s] [hotspot] |   METAL2(V)    |              7.11 |             15.11 |    -0.01   236.16    29.52   265.68 |
[12/21 18:04:31     42s] [hotspot] |   METAL3(H)    |              7.11 |             28.44 |   236.16    -0.01   265.68    29.52 |
[12/21 18:04:31     42s] [hotspot] |   METAL4(V)    |              7.11 |             14.22 |    -0.01   236.16    29.52   265.68 |
[12/21 18:04:31     42s] [hotspot] |   METAL5(H)    |              7.11 |             28.44 |   236.16    -0.01   265.68    29.52 |
[12/21 18:04:31     42s] [hotspot] |   METAL6(V)    |              7.11 |             14.22 |    -0.01   236.16    29.52   265.68 |
[12/21 18:04:31     42s] [hotspot] |   METAL7(H)    |              7.11 |             28.44 |   236.16    -0.01   265.68    29.52 |
[12/21 18:04:31     42s] [hotspot] |   METAL8(V)    |              7.56 |             29.33 |    -0.01   236.16    29.52   265.68 |
[12/21 18:04:31     42s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/21 18:04:31     42s] [hotspot] |      worst     | (METAL1)   483.56 | (METAL1)   492.33 |                                     |
[12/21 18:04:31     42s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/21 18:04:31     42s] [hotspot] |   all layers   |              7.56 |            220.44 |                                     |
[12/21 18:04:31     42s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/21 18:04:31     42s] Local HotSpot Analysis (3d): normalized max congestion hotspot area = 7.56, normalized total congestion hotspot area = 220.44 (area is in unit of 4 std-cell row bins)
[12/21 18:04:31     42s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 7.56/220.44 (area is in unit of 4 std-cell row bins)
[12/21 18:04:31     42s] [hotspot] max/total 7.56/220.44, big hotspot (>10) total 220.44
[12/21 18:04:31     42s] [hotspot] top 5 congestion hotspot bounding boxes and scores of all layers hotspot
[12/21 18:04:31     42s] [hotspot] +-----+-------------------------------------+---------------+
[12/21 18:04:31     42s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/21 18:04:31     42s] [hotspot] +-----+-------------------------------------+---------------+
[12/21 18:04:31     42s] [hotspot] |  1  |   236.16    -0.01   265.68    29.52 |        0.89   |
[12/21 18:04:31     42s] [hotspot] +-----+-------------------------------------+---------------+
[12/21 18:04:31     42s] [hotspot] |  2  |   560.88    -0.01   590.39    29.52 |        0.89   |
[12/21 18:04:31     42s] [hotspot] +-----+-------------------------------------+---------------+
[12/21 18:04:31     42s] [hotspot] |  3  |   619.91    -0.01   649.44    29.52 |        0.89   |
[12/21 18:04:31     42s] [hotspot] +-----+-------------------------------------+---------------+
[12/21 18:04:31     42s] [hotspot] |  4  |   678.96    -0.01   708.48    29.52 |        0.89   |
[12/21 18:04:31     42s] [hotspot] +-----+-------------------------------------+---------------+
[12/21 18:04:31     42s] [hotspot] |  5  |   738.00    -0.01   767.51    29.52 |        0.89   |
[12/21 18:04:31     42s] [hotspot] +-----+-------------------------------------+---------------+
[12/21 18:04:31     42s] Top 5 hotspots total area: 4.44
[12/21 18:04:31     42s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.050, REAL:0.051, MEM:1450.6M
[12/21 18:04:31     42s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[12/21 18:04:31     42s] ### update starts on Tue Dec 21 18:04:31 2021 with memory = 1106.98 (MB), peak = 1118.96 (MB)
[12/21 18:04:31     42s] #Complete Global Routing.
[12/21 18:04:31     42s] #Total number of nets with non-default rule or having extra spacing = 24
[12/21 18:04:31     42s] #Total wire length = 198095 um.
[12/21 18:04:31     42s] #Total half perimeter of net bounding box = 188652 um.
[12/21 18:04:31     42s] #Total wire length on LAYER METAL1 = 2999 um.
[12/21 18:04:31     42s] #Total wire length on LAYER METAL2 = 62967 um.
[12/21 18:04:31     42s] #Total wire length on LAYER METAL3 = 82150 um.
[12/21 18:04:31     42s] #Total wire length on LAYER METAL4 = 37755 um.
[12/21 18:04:31     42s] #Total wire length on LAYER METAL5 = 11309 um.
[12/21 18:04:31     42s] #Total wire length on LAYER METAL6 = 916 um.
[12/21 18:04:31     42s] #Total wire length on LAYER METAL7 = 0 um.
[12/21 18:04:31     42s] #Total wire length on LAYER METAL8 = 0 um.
[12/21 18:04:31     42s] #Total number of vias = 37937
[12/21 18:04:31     42s] #Up-Via Summary (total 37937):
[12/21 18:04:31     42s] #           
[12/21 18:04:31     42s] #-----------------------
[12/21 18:04:31     42s] # METAL1          20662
[12/21 18:04:31     42s] # METAL2          13771
[12/21 18:04:31     42s] # METAL3           3035
[12/21 18:04:31     42s] # METAL4            425
[12/21 18:04:31     42s] # METAL5             44
[12/21 18:04:31     42s] #-----------------------
[12/21 18:04:31     42s] #                 37937 
[12/21 18:04:31     42s] #
[12/21 18:04:31     42s] #Total number of involved regular nets 1422
[12/21 18:04:31     42s] #Maximum src to sink distance  669.0
[12/21 18:04:31     42s] #Average of max src_to_sink distance  63.8
[12/21 18:04:31     42s] #Average of ave src_to_sink distance  45.9
[12/21 18:04:31     42s] ### update cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[12/21 18:04:31     42s] ### report_overcon starts on Tue Dec 21 18:04:31 2021 with memory = 1107.43 (MB), peak = 1118.96 (MB)
[12/21 18:04:31     42s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[12/21 18:04:31     42s] ### report_overcon starts on Tue Dec 21 18:04:31 2021 with memory = 1107.43 (MB), peak = 1118.96 (MB)
[12/21 18:04:31     42s] #Max overcon = 5 tracks.
[12/21 18:04:31     42s] #Total overcon = 0.07%.
[12/21 18:04:31     42s] #Worst layer Gcell overcon rate = 0.03%.
[12/21 18:04:31     42s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[12/21 18:04:31     42s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[12/21 18:04:31     42s] ### global_route design signature (5): route=1483288310 net_attr=1653170050
[12/21 18:04:31     42s] #
[12/21 18:04:31     42s] #Global routing statistics:
[12/21 18:04:31     42s] #Cpu time = 00:00:05
[12/21 18:04:31     42s] #Elapsed time = 00:00:05
[12/21 18:04:31     42s] #Increased memory = 17.09 (MB)
[12/21 18:04:31     42s] #Total memory = 1105.61 (MB)
[12/21 18:04:31     42s] #Peak memory = 1118.96 (MB)
[12/21 18:04:31     42s] #
[12/21 18:04:31     42s] #Finished global routing on Tue Dec 21 18:04:31 2021
[12/21 18:04:31     42s] #
[12/21 18:04:31     42s] #
[12/21 18:04:31     42s] ### Time Record (Global Routing) is uninstalled.
[12/21 18:04:31     42s] ### Time Record (Data Preparation) is installed.
[12/21 18:04:31     42s] ### Time Record (Data Preparation) is uninstalled.
[12/21 18:04:31     42s] ### track-assign external-init starts on Tue Dec 21 18:04:31 2021 with memory = 1101.97 (MB), peak = 1118.96 (MB)
[12/21 18:04:31     42s] ### Time Record (Track Assignment) is installed.
[12/21 18:04:31     42s] ### Time Record (Track Assignment) is uninstalled.
[12/21 18:04:31     42s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[12/21 18:04:31     42s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1101.97 (MB), peak = 1118.96 (MB)
[12/21 18:04:31     42s] ### track-assign engine-init starts on Tue Dec 21 18:04:31 2021 with memory = 1101.98 (MB), peak = 1118.96 (MB)
[12/21 18:04:31     42s] ### Time Record (Track Assignment) is installed.
[12/21 18:04:31     42s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[12/21 18:04:31     42s] ### track-assign core-engine starts on Tue Dec 21 18:04:31 2021 with memory = 1102.02 (MB), peak = 1118.96 (MB)
[12/21 18:04:31     42s] #Start Track Assignment.
[12/21 18:04:32     42s] #Done with 7997 horizontal wires in 6 hboxes and 8851 vertical wires in 6 hboxes.
[12/21 18:04:32     43s] #Done with 1756 horizontal wires in 6 hboxes and 2320 vertical wires in 6 hboxes.
[12/21 18:04:32     43s] #Complete Track Assignment.
[12/21 18:04:32     43s] #Total number of nets with non-default rule or having extra spacing = 24
[12/21 18:04:32     43s] #Total wire length = 208129 um.
[12/21 18:04:32     43s] #Total half perimeter of net bounding box = 188652 um.
[12/21 18:04:32     43s] #Total wire length on LAYER METAL1 = 9996 um.
[12/21 18:04:32     43s] #Total wire length on LAYER METAL2 = 62699 um.
[12/21 18:04:32     43s] #Total wire length on LAYER METAL3 = 85214 um.
[12/21 18:04:32     43s] #Total wire length on LAYER METAL4 = 37855 um.
[12/21 18:04:32     43s] #Total wire length on LAYER METAL5 = 11442 um.
[12/21 18:04:32     43s] #Total wire length on LAYER METAL6 = 923 um.
[12/21 18:04:32     43s] #Total wire length on LAYER METAL7 = 0 um.
[12/21 18:04:32     43s] #Total wire length on LAYER METAL8 = 0 um.
[12/21 18:04:32     43s] #Total number of vias = 37937
[12/21 18:04:32     43s] #Up-Via Summary (total 37937):
[12/21 18:04:32     43s] #           
[12/21 18:04:32     43s] #-----------------------
[12/21 18:04:32     43s] # METAL1          20662
[12/21 18:04:32     43s] # METAL2          13771
[12/21 18:04:32     43s] # METAL3           3035
[12/21 18:04:32     43s] # METAL4            425
[12/21 18:04:32     43s] # METAL5             44
[12/21 18:04:32     43s] #-----------------------
[12/21 18:04:32     43s] #                 37937 
[12/21 18:04:32     43s] #
[12/21 18:04:32     43s] ### track_assign design signature (8): route=1725411032
[12/21 18:04:32     43s] ### track-assign core-engine cpu:00:00:01, real:00:00:01, mem:1.1 GB, peak:1.1 GB
[12/21 18:04:32     43s] ### Time Record (Track Assignment) is uninstalled.
[12/21 18:04:32     43s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1100.21 (MB), peak = 1118.96 (MB)
[12/21 18:04:32     43s] #
[12/21 18:04:32     43s] #number of short segments in preferred routing layers
[12/21 18:04:32     43s] #	
[12/21 18:04:32     43s] #	
[12/21 18:04:32     43s] #
[12/21 18:04:32     43s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/21 18:04:32     43s] #Cpu time = 00:00:06
[12/21 18:04:32     43s] #Elapsed time = 00:00:06
[12/21 18:04:32     43s] #Increased memory = 37.50 (MB)
[12/21 18:04:32     43s] #Total memory = 1100.22 (MB)
[12/21 18:04:32     43s] #Peak memory = 1118.96 (MB)
[12/21 18:04:32     43s] ### Time Record (Detail Routing) is installed.
[12/21 18:04:33     43s] ### max drc and si pitch = 5880 ( 2.94000 um) MT-safe pitch = 5600 ( 2.80000 um) patch pitch = 15640 ( 7.82000 um)
[12/21 18:04:33     43s] #
[12/21 18:04:33     43s] #Start Detail Routing..
[12/21 18:04:33     43s] #start initial detail routing ...
[12/21 18:04:33     43s] ### Design has 2 dirty nets, 4154 dirty-areas)
[12/21 18:05:02     73s] # ECO: 6.2% of the total area was rechecked for DRC, and 20.3% required routing.
[12/21 18:05:02     73s] #   number of violations = 13
[12/21 18:05:02     73s] #
[12/21 18:05:02     73s] #    By Layer and Type :
[12/21 18:05:02     73s] #	         MetSpc    Short   Totals
[12/21 18:05:02     73s] #	METAL1        0        0        0
[12/21 18:05:02     73s] #	METAL2        9        4       13
[12/21 18:05:02     73s] #	Totals        9        4       13
[12/21 18:05:02     73s] #13 out of 5456 instances (0.2%) need to be verified(marked ipoed), dirty area = 0.0%.
[12/21 18:05:02     73s] #1.1% of the total area is being checked for drcs
[12/21 18:05:02     73s] #1.1% of the total area was checked
[12/21 18:05:02     73s] #   number of violations = 13
[12/21 18:05:02     73s] #
[12/21 18:05:02     73s] #    By Layer and Type :
[12/21 18:05:02     73s] #	         MetSpc    Short   Totals
[12/21 18:05:02     73s] #	METAL1        0        0        0
[12/21 18:05:02     73s] #	METAL2        9        4       13
[12/21 18:05:02     73s] #	Totals        9        4       13
[12/21 18:05:02     73s] #cpu time = 00:00:30, elapsed time = 00:00:30, memory = 1110.59 (MB), peak = 1147.57 (MB)
[12/21 18:05:03     73s] #start 1st optimization iteration ...
[12/21 18:05:03     74s] #   number of violations = 1
[12/21 18:05:03     74s] #
[12/21 18:05:03     74s] #    By Layer and Type :
[12/21 18:05:03     74s] #	          Short   Totals
[12/21 18:05:03     74s] #	METAL1        0        0
[12/21 18:05:03     74s] #	METAL2        1        1
[12/21 18:05:03     74s] #	Totals        1        1
[12/21 18:05:03     74s] #    number of process antenna violations = 8
[12/21 18:05:03     74s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1110.91 (MB), peak = 1147.57 (MB)
[12/21 18:05:03     74s] #start 2nd optimization iteration ...
[12/21 18:05:03     74s] #   number of violations = 1
[12/21 18:05:03     74s] #
[12/21 18:05:03     74s] #    By Layer and Type :
[12/21 18:05:03     74s] #	          Short   Totals
[12/21 18:05:03     74s] #	METAL1        0        0
[12/21 18:05:03     74s] #	METAL2        1        1
[12/21 18:05:03     74s] #	Totals        1        1
[12/21 18:05:03     74s] #    number of process antenna violations = 8
[12/21 18:05:03     74s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1110.52 (MB), peak = 1147.57 (MB)
[12/21 18:05:03     74s] #start 3rd optimization iteration ...
[12/21 18:05:03     74s] #   number of violations = 0
[12/21 18:05:03     74s] #    number of process antenna violations = 8
[12/21 18:05:03     74s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1109.16 (MB), peak = 1147.57 (MB)
[12/21 18:05:03     74s] #Complete Detail Routing.
[12/21 18:05:03     74s] #Total number of nets with non-default rule or having extra spacing = 24
[12/21 18:05:03     74s] #Total wire length = 213263 um.
[12/21 18:05:03     74s] #Total half perimeter of net bounding box = 188652 um.
[12/21 18:05:03     74s] #Total wire length on LAYER METAL1 = 9135 um.
[12/21 18:05:03     74s] #Total wire length on LAYER METAL2 = 73961 um.
[12/21 18:05:03     74s] #Total wire length on LAYER METAL3 = 79683 um.
[12/21 18:05:03     74s] #Total wire length on LAYER METAL4 = 39253 um.
[12/21 18:05:03     74s] #Total wire length on LAYER METAL5 = 10401 um.
[12/21 18:05:03     74s] #Total wire length on LAYER METAL6 = 830 um.
[12/21 18:05:03     74s] #Total wire length on LAYER METAL7 = 0 um.
[12/21 18:05:03     74s] #Total wire length on LAYER METAL8 = 0 um.
[12/21 18:05:03     74s] #Total number of vias = 40166
[12/21 18:05:03     74s] #Up-Via Summary (total 40166):
[12/21 18:05:03     74s] #           
[12/21 18:05:03     74s] #-----------------------
[12/21 18:05:03     74s] # METAL1          21090
[12/21 18:05:03     74s] # METAL2          15437
[12/21 18:05:03     74s] # METAL3           3252
[12/21 18:05:03     74s] # METAL4            347
[12/21 18:05:03     74s] # METAL5             40
[12/21 18:05:03     74s] #-----------------------
[12/21 18:05:03     74s] #                 40166 
[12/21 18:05:03     74s] #
[12/21 18:05:03     74s] #Total number of DRC violations = 0
[12/21 18:05:03     74s] ### Time Record (Detail Routing) is uninstalled.
[12/21 18:05:03     74s] #Cpu time = 00:00:31
[12/21 18:05:03     74s] #Elapsed time = 00:00:31
[12/21 18:05:03     74s] #Increased memory = 7.21 (MB)
[12/21 18:05:03     74s] #Total memory = 1107.44 (MB)
[12/21 18:05:03     74s] #Peak memory = 1147.57 (MB)
[12/21 18:05:03     74s] ### Time Record (Antenna Fixing) is installed.
[12/21 18:05:03     74s] #
[12/21 18:05:03     74s] #start routing for process antenna violation fix ...
[12/21 18:05:03     74s] ### max drc and si pitch = 5880 ( 2.94000 um) MT-safe pitch = 5600 ( 2.80000 um) patch pitch = 15640 ( 7.82000 um)
[12/21 18:05:04     74s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1109.57 (MB), peak = 1147.57 (MB)
[12/21 18:05:04     74s] #
[12/21 18:05:04     74s] #Total number of nets with non-default rule or having extra spacing = 24
[12/21 18:05:04     74s] #Total wire length = 213264 um.
[12/21 18:05:04     74s] #Total half perimeter of net bounding box = 188652 um.
[12/21 18:05:04     74s] #Total wire length on LAYER METAL1 = 9135 um.
[12/21 18:05:04     74s] #Total wire length on LAYER METAL2 = 73961 um.
[12/21 18:05:04     74s] #Total wire length on LAYER METAL3 = 79671 um.
[12/21 18:05:04     74s] #Total wire length on LAYER METAL4 = 39242 um.
[12/21 18:05:04     74s] #Total wire length on LAYER METAL5 = 10413 um.
[12/21 18:05:04     74s] #Total wire length on LAYER METAL6 = 843 um.
[12/21 18:05:04     74s] #Total wire length on LAYER METAL7 = 0 um.
[12/21 18:05:04     74s] #Total wire length on LAYER METAL8 = 0 um.
[12/21 18:05:04     74s] #Total number of vias = 40178
[12/21 18:05:04     74s] #Up-Via Summary (total 40178):
[12/21 18:05:04     74s] #           
[12/21 18:05:04     74s] #-----------------------
[12/21 18:05:04     74s] # METAL1          21090
[12/21 18:05:04     74s] # METAL2          15437
[12/21 18:05:04     74s] # METAL3           3254
[12/21 18:05:04     74s] # METAL4            353
[12/21 18:05:04     74s] # METAL5             44
[12/21 18:05:04     74s] #-----------------------
[12/21 18:05:04     74s] #                 40178 
[12/21 18:05:04     74s] #
[12/21 18:05:04     74s] #Total number of DRC violations = 0
[12/21 18:05:04     74s] #Total number of process antenna violations = 0
[12/21 18:05:04     74s] #Total number of net violated process antenna rule = 0 ant fix stage
[12/21 18:05:04     74s] #
[12/21 18:05:04     75s] #
[12/21 18:05:04     75s] #Total number of nets with non-default rule or having extra spacing = 24
[12/21 18:05:04     75s] #Total wire length = 213264 um.
[12/21 18:05:04     75s] #Total half perimeter of net bounding box = 188652 um.
[12/21 18:05:04     75s] #Total wire length on LAYER METAL1 = 9135 um.
[12/21 18:05:04     75s] #Total wire length on LAYER METAL2 = 73961 um.
[12/21 18:05:04     75s] #Total wire length on LAYER METAL3 = 79671 um.
[12/21 18:05:04     75s] #Total wire length on LAYER METAL4 = 39242 um.
[12/21 18:05:04     75s] #Total wire length on LAYER METAL5 = 10413 um.
[12/21 18:05:04     75s] #Total wire length on LAYER METAL6 = 843 um.
[12/21 18:05:04     75s] #Total wire length on LAYER METAL7 = 0 um.
[12/21 18:05:04     75s] #Total wire length on LAYER METAL8 = 0 um.
[12/21 18:05:04     75s] #Total number of vias = 40178
[12/21 18:05:04     75s] #Up-Via Summary (total 40178):
[12/21 18:05:04     75s] #           
[12/21 18:05:04     75s] #-----------------------
[12/21 18:05:04     75s] # METAL1          21090
[12/21 18:05:04     75s] # METAL2          15437
[12/21 18:05:04     75s] # METAL3           3254
[12/21 18:05:04     75s] # METAL4            353
[12/21 18:05:04     75s] # METAL5             44
[12/21 18:05:04     75s] #-----------------------
[12/21 18:05:04     75s] #                 40178 
[12/21 18:05:04     75s] #
[12/21 18:05:04     75s] #Total number of DRC violations = 0
[12/21 18:05:04     75s] #Total number of process antenna violations = 0
[12/21 18:05:04     75s] #Total number of net violated process antenna rule = 0 ant fix stage
[12/21 18:05:04     75s] #
[12/21 18:05:04     75s] ### Time Record (Antenna Fixing) is uninstalled.
[12/21 18:05:04     75s] ### Time Record (Post Route Wire Spreading) is installed.
[12/21 18:05:04     75s] ### max drc and si pitch = 5880 ( 2.94000 um) MT-safe pitch = 5600 ( 2.80000 um) patch pitch = 15640 ( 7.82000 um)
[12/21 18:05:04     75s] #
[12/21 18:05:04     75s] #Start Post Route wire spreading..
[12/21 18:05:04     75s] ### max drc and si pitch = 5880 ( 2.94000 um) MT-safe pitch = 5600 ( 2.80000 um) patch pitch = 15640 ( 7.82000 um)
[12/21 18:05:04     75s] #
[12/21 18:05:04     75s] #Start DRC checking..
[12/21 18:05:08     79s] #   number of violations = 0
[12/21 18:05:08     79s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1108.60 (MB), peak = 1147.57 (MB)
[12/21 18:05:08     79s] #CELL_VIEW CHIP,init has no DRC violation.
[12/21 18:05:08     79s] #Total number of DRC violations = 0
[12/21 18:05:08     79s] #Total number of process antenna violations = 0
[12/21 18:05:08     79s] #Total number of net violated process antenna rule = 0 ant fix stage
[12/21 18:05:08     79s] #
[12/21 18:05:08     79s] #Start data preparation for wire spreading...
[12/21 18:05:08     79s] #
[12/21 18:05:08     79s] #Data preparation is done on Tue Dec 21 18:05:08 2021
[12/21 18:05:08     79s] #
[12/21 18:05:08     79s] ### track-assign engine-init starts on Tue Dec 21 18:05:08 2021 with memory = 1108.60 (MB), peak = 1147.57 (MB)
[12/21 18:05:08     79s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[12/21 18:05:08     79s] #
[12/21 18:05:08     79s] #Start Post Route Wire Spread.
[12/21 18:05:09     79s] #Done with 1926 horizontal wires in 11 hboxes and 1762 vertical wires in 11 hboxes.
[12/21 18:05:09     79s] #Complete Post Route Wire Spread.
[12/21 18:05:09     79s] #
[12/21 18:05:09     79s] #Total number of nets with non-default rule or having extra spacing = 24
[12/21 18:05:09     79s] #Total wire length = 215732 um.
[12/21 18:05:09     79s] #Total half perimeter of net bounding box = 188652 um.
[12/21 18:05:09     79s] #Total wire length on LAYER METAL1 = 9188 um.
[12/21 18:05:09     79s] #Total wire length on LAYER METAL2 = 74749 um.
[12/21 18:05:09     79s] #Total wire length on LAYER METAL3 = 80822 um.
[12/21 18:05:09     79s] #Total wire length on LAYER METAL4 = 39675 um.
[12/21 18:05:09     79s] #Total wire length on LAYER METAL5 = 10455 um.
[12/21 18:05:09     79s] #Total wire length on LAYER METAL6 = 843 um.
[12/21 18:05:09     79s] #Total wire length on LAYER METAL7 = 0 um.
[12/21 18:05:09     79s] #Total wire length on LAYER METAL8 = 0 um.
[12/21 18:05:09     79s] #Total number of vias = 40178
[12/21 18:05:09     79s] #Up-Via Summary (total 40178):
[12/21 18:05:09     79s] #           
[12/21 18:05:09     79s] #-----------------------
[12/21 18:05:09     79s] # METAL1          21090
[12/21 18:05:09     79s] # METAL2          15437
[12/21 18:05:09     79s] # METAL3           3254
[12/21 18:05:09     79s] # METAL4            353
[12/21 18:05:09     79s] # METAL5             44
[12/21 18:05:09     79s] #-----------------------
[12/21 18:05:09     79s] #                 40178 
[12/21 18:05:09     79s] #
[12/21 18:05:09     80s] ### max drc and si pitch = 5880 ( 2.94000 um) MT-safe pitch = 5600 ( 2.80000 um) patch pitch = 15640 ( 7.82000 um)
[12/21 18:05:09     80s] #
[12/21 18:05:09     80s] #Start DRC checking..
[12/21 18:05:13     83s] #   number of violations = 0
[12/21 18:05:13     83s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1108.55 (MB), peak = 1148.39 (MB)
[12/21 18:05:13     83s] #CELL_VIEW CHIP,init has no DRC violation.
[12/21 18:05:13     83s] #Total number of DRC violations = 0
[12/21 18:05:13     83s] #Total number of process antenna violations = 0
[12/21 18:05:13     83s] #Total number of net violated process antenna rule = 0 ant fix stage
[12/21 18:05:13     84s] #   number of violations = 0
[12/21 18:05:13     84s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1108.55 (MB), peak = 1148.39 (MB)
[12/21 18:05:13     84s] #CELL_VIEW CHIP,init has no DRC violation.
[12/21 18:05:13     84s] #Total number of DRC violations = 0
[12/21 18:05:13     84s] #Total number of process antenna violations = 0
[12/21 18:05:13     84s] #Total number of net violated process antenna rule = 0 ant fix stage
[12/21 18:05:13     84s] #Post Route wire spread is done.
[12/21 18:05:13     84s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[12/21 18:05:13     84s] #Total number of nets with non-default rule or having extra spacing = 24
[12/21 18:05:13     84s] #Total wire length = 215732 um.
[12/21 18:05:13     84s] #Total half perimeter of net bounding box = 188652 um.
[12/21 18:05:13     84s] #Total wire length on LAYER METAL1 = 9188 um.
[12/21 18:05:13     84s] #Total wire length on LAYER METAL2 = 74749 um.
[12/21 18:05:13     84s] #Total wire length on LAYER METAL3 = 80822 um.
[12/21 18:05:13     84s] #Total wire length on LAYER METAL4 = 39675 um.
[12/21 18:05:13     84s] #Total wire length on LAYER METAL5 = 10455 um.
[12/21 18:05:13     84s] #Total wire length on LAYER METAL6 = 843 um.
[12/21 18:05:13     84s] #Total wire length on LAYER METAL7 = 0 um.
[12/21 18:05:13     84s] #Total wire length on LAYER METAL8 = 0 um.
[12/21 18:05:13     84s] #Total number of vias = 40178
[12/21 18:05:13     84s] #Up-Via Summary (total 40178):
[12/21 18:05:13     84s] #           
[12/21 18:05:13     84s] #-----------------------
[12/21 18:05:13     84s] # METAL1          21090
[12/21 18:05:13     84s] # METAL2          15437
[12/21 18:05:13     84s] # METAL3           3254
[12/21 18:05:13     84s] # METAL4            353
[12/21 18:05:13     84s] # METAL5             44
[12/21 18:05:13     84s] #-----------------------
[12/21 18:05:13     84s] #                 40178 
[12/21 18:05:13     84s] #
[12/21 18:05:13     84s] #detailRoute Statistics:
[12/21 18:05:13     84s] #Cpu time = 00:00:41
[12/21 18:05:13     84s] #Elapsed time = 00:00:41
[12/21 18:05:13     84s] #Increased memory = 6.60 (MB)
[12/21 18:05:13     84s] #Total memory = 1106.82 (MB)
[12/21 18:05:13     84s] #Peak memory = 1148.39 (MB)
[12/21 18:05:13     84s] #Skip updating routing design signature in db-snapshot flow
[12/21 18:05:13     84s] ### global_detail_route design signature (37): route=824993363 flt_obj=0 vio=1905142130 shield_wire=1
[12/21 18:05:13     84s] ### Time Record (DB Export) is installed.
[12/21 18:05:13     84s] ### export design design signature (38): route=824993363 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2001719812 dirty_area=0, del_dirty_area=0 cell=1205772740 placement=333085452 pin_access=1845172242
[12/21 18:05:13     84s] ### Time Record (DB Export) is uninstalled.
[12/21 18:05:13     84s] ### Time Record (Post Callback) is installed.
[12/21 18:05:13     84s] ### Time Record (Post Callback) is uninstalled.
[12/21 18:05:13     84s] #
[12/21 18:05:13     84s] #globalDetailRoute statistics:
[12/21 18:05:13     84s] #Cpu time = 00:00:48
[12/21 18:05:13     84s] #Elapsed time = 00:00:48
[12/21 18:05:13     84s] #Increased memory = 70.71 (MB)
[12/21 18:05:13     84s] #Total memory = 1109.64 (MB)
[12/21 18:05:13     84s] #Peak memory = 1148.39 (MB)
[12/21 18:05:13     84s] #Number of warnings = 45
[12/21 18:05:13     84s] #Total number of warnings = 48
[12/21 18:05:13     84s] #Number of fails = 0
[12/21 18:05:13     84s] #Total number of fails = 0
[12/21 18:05:13     84s] #Complete globalDetailRoute on Tue Dec 21 18:05:13 2021
[12/21 18:05:13     84s] #
[12/21 18:05:13     84s] ### Time Record (globalDetailRoute) is uninstalled.
[12/21 18:05:13     84s] #Default setup view is reset to av_func_mode_max.
[12/21 18:05:13     84s] 
[12/21 18:05:13     84s] detailRoute
[12/21 18:05:13     84s] 
[12/21 18:05:13     84s] #WARNING (NRIF-78) The option routeWithEco combined with routeWithTimingDriven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
[12/21 18:05:13     84s] ### Time Record (detailRoute) is installed.
[12/21 18:05:13     84s] #Start detailRoute on Tue Dec 21 18:05:13 2021
[12/21 18:05:13     84s] #
[12/21 18:05:13     84s] ### Time Record (Pre Callback) is installed.
[12/21 18:05:13     84s] Saved RC grid cleaned up.
[12/21 18:05:13     84s] ### Time Record (Pre Callback) is uninstalled.
[12/21 18:05:13     84s] ### Time Record (DB Import) is installed.
[12/21 18:05:13     84s] ### Time Record (Timing Data Generation) is installed.
[12/21 18:05:13     84s] ### Time Record (Timing Data Generation) is uninstalled.
[12/21 18:05:13     84s] LayerId::1 widthSet size::4
[12/21 18:05:13     84s] LayerId::2 widthSet size::4
[12/21 18:05:13     84s] LayerId::3 widthSet size::4
[12/21 18:05:13     84s] LayerId::4 widthSet size::4
[12/21 18:05:13     84s] LayerId::5 widthSet size::4
[12/21 18:05:13     84s] LayerId::6 widthSet size::4
[12/21 18:05:13     84s] LayerId::7 widthSet size::5
[12/21 18:05:13     84s] LayerId::8 widthSet size::3
[12/21 18:05:13     84s] Updating RC grid for preRoute extraction ...
[12/21 18:05:13     84s] Initializing multi-corner capacitance tables ... 
[12/21 18:05:13     84s] Initializing multi-corner resistance tables ...
[12/21 18:05:13     84s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 18:05:13     84s] {RT RC_corner 0 8 8 {7 0} 1}
[12/21 18:05:13     84s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.288044 ; uaWl: 1.000000 ; uaWlH: 0.222382 ; aWlH: 0.000000 ; Pmax: 0.823100 ; wcR: 0.686400 ; newSi: 0.095200 ; pMod: 80 ; 
[12/21 18:05:13     84s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/CLK of net CLK because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 18:05:13     84s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/HALT of net HALT because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 18:05:13     84s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/RESET_ of net RESET_ because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 18:05:13     84s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/DoDCT of net DoDCT because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 18:05:13     84s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[11] of net X[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 18:05:13     84s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[10] of net X[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 18:05:13     84s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[9] of net X[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 18:05:13     84s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[8] of net X[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 18:05:13     84s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[7] of net X[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 18:05:13     84s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[6] of net X[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 18:05:13     84s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[5] of net X[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 18:05:13     84s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[4] of net X[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 18:05:13     84s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[3] of net X[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 18:05:13     84s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[2] of net X[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 18:05:13     84s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[1] of net X[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 18:05:13     84s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[0] of net X[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 18:05:13     84s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Z[11] of net Z[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 18:05:13     84s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Z[10] of net Z[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 18:05:13     84s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Z[9] of net Z[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 18:05:13     84s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Z[8] of net Z[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 18:05:13     84s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[12/21 18:05:13     84s] #To increase the message display limit, refer to the product command reference manual.
[12/21 18:05:13     84s] ### Net info: total nets: 6133
[12/21 18:05:13     84s] ### Net info: dirty nets: 0
[12/21 18:05:13     84s] ### Net info: marked as disconnected nets: 0
[12/21 18:05:14     84s] #num needed restored net=0
[12/21 18:05:14     84s] #need_extraction net=0 (total=6133)
[12/21 18:05:14     84s] ### Net info: fully routed nets: 6084
[12/21 18:05:14     84s] ### Net info: trivial (< 2 pins) nets: 49
[12/21 18:05:14     84s] ### Net info: unrouted nets: 0
[12/21 18:05:14     84s] ### Net info: re-extraction nets: 0
[12/21 18:05:14     84s] ### Net info: ignored nets: 0
[12/21 18:05:14     84s] ### Net info: skip routing nets: 0
[12/21 18:05:14     84s] #WARNING (NRDB-733) PIN CLK in CELL_VIEW CHIP does not have physical port.
[12/21 18:05:14     84s] #WARNING (NRDB-733) PIN DoDCT in CELL_VIEW CHIP does not have physical port.
[12/21 18:05:14     84s] #WARNING (NRDB-733) PIN HALT in CELL_VIEW CHIP does not have physical port.
[12/21 18:05:14     84s] #WARNING (NRDB-733) PIN Mode in CELL_VIEW CHIP does not have physical port.
[12/21 18:05:14     84s] #WARNING (NRDB-733) PIN RESET_ in CELL_VIEW CHIP does not have physical port.
[12/21 18:05:14     84s] #WARNING (NRDB-733) PIN SCAN_EN in CELL_VIEW CHIP does not have physical port.
[12/21 18:05:14     84s] #WARNING (NRDB-733) PIN SCAN_IN in CELL_VIEW CHIP does not have physical port.
[12/21 18:05:14     84s] #WARNING (NRDB-733) PIN SCAN_OUT in CELL_VIEW CHIP does not have physical port.
[12/21 18:05:14     84s] #WARNING (NRDB-733) PIN X[0] in CELL_VIEW CHIP does not have physical port.
[12/21 18:05:14     84s] #WARNING (NRDB-733) PIN X[10] in CELL_VIEW CHIP does not have physical port.
[12/21 18:05:14     84s] #WARNING (NRDB-733) PIN X[11] in CELL_VIEW CHIP does not have physical port.
[12/21 18:05:14     84s] #WARNING (NRDB-733) PIN X[1] in CELL_VIEW CHIP does not have physical port.
[12/21 18:05:14     84s] #WARNING (NRDB-733) PIN X[2] in CELL_VIEW CHIP does not have physical port.
[12/21 18:05:14     84s] #WARNING (NRDB-733) PIN X[3] in CELL_VIEW CHIP does not have physical port.
[12/21 18:05:14     84s] #WARNING (NRDB-733) PIN X[4] in CELL_VIEW CHIP does not have physical port.
[12/21 18:05:14     84s] #WARNING (NRDB-733) PIN X[5] in CELL_VIEW CHIP does not have physical port.
[12/21 18:05:14     84s] #WARNING (NRDB-733) PIN X[6] in CELL_VIEW CHIP does not have physical port.
[12/21 18:05:14     84s] #WARNING (NRDB-733) PIN X[7] in CELL_VIEW CHIP does not have physical port.
[12/21 18:05:14     84s] #WARNING (NRDB-733) PIN X[8] in CELL_VIEW CHIP does not have physical port.
[12/21 18:05:14     84s] #WARNING (NRDB-733) PIN X[9] in CELL_VIEW CHIP does not have physical port.
[12/21 18:05:14     84s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[12/21 18:05:14     84s] #To increase the message display limit, refer to the product command reference manual.
[12/21 18:05:14     84s] #WARNING (NRDB-976) The TRACK STEP 0.4100 for preferred direction tracks is smaller than the PITCH 0.6150 for LAYER METAL7. This will cause routability problems for NanoRoute.
[12/21 18:05:14     84s] ### import design signature (39): route=1682366433 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2138066342 dirty_area=0, del_dirty_area=0 cell=1205772740 placement=333085452 pin_access=1845172242
[12/21 18:05:14     84s] ### Time Record (DB Import) is uninstalled.
[12/21 18:05:14     84s] #NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
[12/21 18:05:14     84s] #RTESIG:78da8dd4c16ac3300c00d09df715c2ed21833593653b768e1df49a8db2ed5a32eab68136
[12/21 18:05:14     84s] #       198e73d8df4f74d73676c821e0872c4b7216cbafcd1604612971f583a877129a2df18754
[12/21 18:05:14     84s] #       2b24a55f0877bcf4f92a1e17cbb7f70f490e6489d7078ac37968e3334ca30f30fa18bbfe
[12/21 18:05:14     84s] #       f8f4ef2a76a29de220a0883ef46df8bde99c2138b4e7d143f13d0ce79ba656126298e688
[12/21 18:05:14     84s] #       445d039668527949b404e2d41d4f9cd81803afdc732e2f2049993c01230b1a8aae8ffee8
[12/21 18:05:14     84s] #       c31d43082b2e7d467525690d260f56dc2f93012b02ca8ac8054c75839cca3026c35449a3
[12/21 18:05:14     84s] #       a4c930366d78ca9429295d01a533b23219595508e2e2f7dd74490ca3b2988ca649a5e7d0
[12/21 18:05:14     84s] #       48de72dd7c6c9a669dd8d350de4531b50231c6b6dfb761cfd6f7d3e59ed420faa1f7b3ca
[12/21 18:05:14     84s] #       56e9b35a97fe23d81ab3f2b7b505712d5c023aae1dbff397d8e974df9dd119666e621ffe
[12/21 18:05:14     84s] #       00fedeb5ee
[12/21 18:05:14     84s] #
[12/21 18:05:14     84s] ### Time Record (Data Preparation) is installed.
[12/21 18:05:14     84s] #Start routing data preparation on Tue Dec 21 18:05:14 2021
[12/21 18:05:14     84s] #
[12/21 18:05:14     84s] #Minimum voltage of a net in the design = 0.000.
[12/21 18:05:14     84s] #Maximum voltage of a net in the design = 1.320.
[12/21 18:05:14     84s] #Voltage range [0.000 - 1.320] has 6131 nets.
[12/21 18:05:14     84s] #Voltage range [1.080 - 1.320] has 1 net.
[12/21 18:05:14     84s] #Voltage range [0.000 - 0.000] has 1 net.
[12/21 18:05:14     84s] ### Time Record (Cell Pin Access) is installed.
[12/21 18:05:14     84s] ### Time Record (Cell Pin Access) is uninstalled.
[12/21 18:05:14     84s] # METAL1       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.36500
[12/21 18:05:14     84s] # METAL2       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
[12/21 18:05:14     84s] # METAL3       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
[12/21 18:05:14     84s] # METAL4       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
[12/21 18:05:14     84s] # METAL5       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
[12/21 18:05:14     84s] # METAL6       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
[12/21 18:05:14     84s] # METAL7       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
[12/21 18:05:14     84s] # METAL8       V   Track-Pitch = 1.15000    Line-2-Via Pitch = 0.95000
[12/21 18:05:14     84s] #Monitoring time of adding inner blkg by smac
[12/21 18:05:14     84s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1109.52 (MB), peak = 1148.39 (MB)
[12/21 18:05:14     84s] #Regenerating Ggrids automatically.
[12/21 18:05:14     84s] #Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.41000.
[12/21 18:05:14     84s] #Using automatically generated G-grids.
[12/21 18:05:14     84s] #Done routing data preparation.
[12/21 18:05:14     84s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1110.22 (MB), peak = 1148.39 (MB)
[12/21 18:05:14     84s] ### Time Record (Data Preparation) is uninstalled.
[12/21 18:05:14     84s] ### Time Record (Detail Routing) is installed.
[12/21 18:05:14     84s] ### max drc and si pitch = 5880 ( 2.94000 um) MT-safe pitch = 5600 ( 2.80000 um) patch pitch = 15640 ( 7.82000 um)
[12/21 18:05:14     85s] #
[12/21 18:05:14     85s] #Start Detail Routing..
[12/21 18:05:14     85s] #start initial detail routing ...
[12/21 18:05:14     85s] ### Design has 0 dirty nets, has valid drcs
[12/21 18:05:14     85s] #   number of violations = 0
[12/21 18:05:14     85s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1113.22 (MB), peak = 1148.39 (MB)
[12/21 18:05:14     85s] #Complete Detail Routing.
[12/21 18:05:14     85s] #Total number of nets with non-default rule or having extra spacing = 24
[12/21 18:05:14     85s] #Total wire length = 215732 um.
[12/21 18:05:14     85s] #Total half perimeter of net bounding box = 188652 um.
[12/21 18:05:14     85s] #Total wire length on LAYER METAL1 = 9188 um.
[12/21 18:05:14     85s] #Total wire length on LAYER METAL2 = 74749 um.
[12/21 18:05:14     85s] #Total wire length on LAYER METAL3 = 80822 um.
[12/21 18:05:14     85s] #Total wire length on LAYER METAL4 = 39675 um.
[12/21 18:05:14     85s] #Total wire length on LAYER METAL5 = 10455 um.
[12/21 18:05:14     85s] #Total wire length on LAYER METAL6 = 843 um.
[12/21 18:05:14     85s] #Total wire length on LAYER METAL7 = 0 um.
[12/21 18:05:14     85s] #Total wire length on LAYER METAL8 = 0 um.
[12/21 18:05:14     85s] #Total number of vias = 40178
[12/21 18:05:14     85s] #Up-Via Summary (total 40178):
[12/21 18:05:14     85s] #           
[12/21 18:05:14     85s] #-----------------------
[12/21 18:05:14     85s] # METAL1          21090
[12/21 18:05:14     85s] # METAL2          15437
[12/21 18:05:14     85s] # METAL3           3254
[12/21 18:05:14     85s] # METAL4            353
[12/21 18:05:14     85s] # METAL5             44
[12/21 18:05:14     85s] #-----------------------
[12/21 18:05:14     85s] #                 40178 
[12/21 18:05:14     85s] #
[12/21 18:05:14     85s] #Total number of DRC violations = 0
[12/21 18:05:14     85s] ### Time Record (Detail Routing) is uninstalled.
[12/21 18:05:14     85s] #Cpu time = 00:00:01
[12/21 18:05:14     85s] #Elapsed time = 00:00:01
[12/21 18:05:14     85s] #Increased memory = 6.21 (MB)
[12/21 18:05:14     85s] #Total memory = 1111.48 (MB)
[12/21 18:05:14     85s] #Peak memory = 1148.39 (MB)
[12/21 18:05:14     85s] ### Time Record (Antenna Fixing) is installed.
[12/21 18:05:14     85s] #
[12/21 18:05:14     85s] #start routing for process antenna violation fix ...
[12/21 18:05:14     85s] ### max drc and si pitch = 5880 ( 2.94000 um) MT-safe pitch = 5600 ( 2.80000 um) patch pitch = 15640 ( 7.82000 um)
[12/21 18:05:15     85s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1113.34 (MB), peak = 1148.39 (MB)
[12/21 18:05:15     85s] #
[12/21 18:05:15     85s] #Total number of nets with non-default rule or having extra spacing = 24
[12/21 18:05:15     85s] #Total wire length = 215732 um.
[12/21 18:05:15     85s] #Total half perimeter of net bounding box = 188652 um.
[12/21 18:05:15     85s] #Total wire length on LAYER METAL1 = 9188 um.
[12/21 18:05:15     85s] #Total wire length on LAYER METAL2 = 74749 um.
[12/21 18:05:15     85s] #Total wire length on LAYER METAL3 = 80822 um.
[12/21 18:05:15     85s] #Total wire length on LAYER METAL4 = 39675 um.
[12/21 18:05:15     85s] #Total wire length on LAYER METAL5 = 10455 um.
[12/21 18:05:15     85s] #Total wire length on LAYER METAL6 = 843 um.
[12/21 18:05:15     85s] #Total wire length on LAYER METAL7 = 0 um.
[12/21 18:05:15     85s] #Total wire length on LAYER METAL8 = 0 um.
[12/21 18:05:15     85s] #Total number of vias = 40178
[12/21 18:05:15     85s] #Up-Via Summary (total 40178):
[12/21 18:05:15     85s] #           
[12/21 18:05:15     85s] #-----------------------
[12/21 18:05:15     85s] # METAL1          21090
[12/21 18:05:15     85s] # METAL2          15437
[12/21 18:05:15     85s] # METAL3           3254
[12/21 18:05:15     85s] # METAL4            353
[12/21 18:05:15     85s] # METAL5             44
[12/21 18:05:15     85s] #-----------------------
[12/21 18:05:15     85s] #                 40178 
[12/21 18:05:15     85s] #
[12/21 18:05:15     85s] #Total number of DRC violations = 0
[12/21 18:05:15     85s] #Total number of process antenna violations = 0
[12/21 18:05:15     85s] #Total number of net violated process antenna rule = 0 ant fix stage
[12/21 18:05:15     85s] #
[12/21 18:05:15     86s] #
[12/21 18:05:15     86s] #Total number of nets with non-default rule or having extra spacing = 24
[12/21 18:05:15     86s] #Total wire length = 215732 um.
[12/21 18:05:15     86s] #Total half perimeter of net bounding box = 188652 um.
[12/21 18:05:15     86s] #Total wire length on LAYER METAL1 = 9188 um.
[12/21 18:05:15     86s] #Total wire length on LAYER METAL2 = 74749 um.
[12/21 18:05:15     86s] #Total wire length on LAYER METAL3 = 80822 um.
[12/21 18:05:15     86s] #Total wire length on LAYER METAL4 = 39675 um.
[12/21 18:05:15     86s] #Total wire length on LAYER METAL5 = 10455 um.
[12/21 18:05:15     86s] #Total wire length on LAYER METAL6 = 843 um.
[12/21 18:05:15     86s] #Total wire length on LAYER METAL7 = 0 um.
[12/21 18:05:15     86s] #Total wire length on LAYER METAL8 = 0 um.
[12/21 18:05:15     86s] #Total number of vias = 40178
[12/21 18:05:15     86s] #Up-Via Summary (total 40178):
[12/21 18:05:15     86s] #           
[12/21 18:05:15     86s] #-----------------------
[12/21 18:05:15     86s] # METAL1          21090
[12/21 18:05:15     86s] # METAL2          15437
[12/21 18:05:15     86s] # METAL3           3254
[12/21 18:05:15     86s] # METAL4            353
[12/21 18:05:15     86s] # METAL5             44
[12/21 18:05:15     86s] #-----------------------
[12/21 18:05:15     86s] #                 40178 
[12/21 18:05:15     86s] #
[12/21 18:05:15     86s] #Total number of DRC violations = 0
[12/21 18:05:15     86s] #Total number of process antenna violations = 0
[12/21 18:05:15     86s] #Total number of net violated process antenna rule = 0 ant fix stage
[12/21 18:05:15     86s] #
[12/21 18:05:15     86s] ### Time Record (Antenna Fixing) is uninstalled.
[12/21 18:05:15     86s] ### detail_route design signature (47): route=177155766 flt_obj=0 vio=1905142130 shield_wire=1
[12/21 18:05:15     86s] ### Time Record (DB Export) is installed.
[12/21 18:05:15     86s] ### export design design signature (48): route=177155766 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2051009981 dirty_area=0, del_dirty_area=0 cell=1205772740 placement=333085452 pin_access=1845172242
[12/21 18:05:15     86s] ### Time Record (DB Export) is uninstalled.
[12/21 18:05:15     86s] ### Time Record (Post Callback) is installed.
[12/21 18:05:15     86s] ### Time Record (Post Callback) is uninstalled.
[12/21 18:05:15     86s] #
[12/21 18:05:15     86s] #detailRoute statistics:
[12/21 18:05:15     86s] #Cpu time = 00:00:02
[12/21 18:05:15     86s] #Elapsed time = 00:00:02
[12/21 18:05:15     86s] #Increased memory = -1.16 (MB)
[12/21 18:05:15     86s] #Total memory = 1108.56 (MB)
[12/21 18:05:15     86s] #Peak memory = 1148.39 (MB)
[12/21 18:05:15     86s] #Number of warnings = 44
[12/21 18:05:15     86s] #Total number of warnings = 92
[12/21 18:05:15     86s] #Number of fails = 0
[12/21 18:05:15     86s] #Total number of fails = 0
[12/21 18:05:15     86s] #Complete detailRoute on Tue Dec 21 18:05:15 2021
[12/21 18:05:15     86s] #
[12/21 18:05:15     86s] ### Time Record (detailRoute) is uninstalled.
[12/21 18:05:15     86s] #Default setup view is reset to av_func_mode_max.
[12/21 18:05:15     86s] #routeDesign: cpu time = 00:00:50, elapsed time = 00:00:50, memory = 1108.33 (MB), peak = 1148.39 (MB)
[12/21 18:05:15     86s] 
[12/21 18:05:15     86s] *** Summary of all messages that are not suppressed in this session:
[12/21 18:05:15     86s] Severity  ID               Count  Summary                                  
[12/21 18:05:15     86s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[12/21 18:05:15     86s] *** Message Summary: 1 warning(s), 0 error(s)
[12/21 18:05:15     86s] 
[12/21 18:05:15     86s] ### Time Record (routeDesign) is uninstalled.
[12/21 18:05:15     86s] ### 
[12/21 18:05:15     86s] ###   Scalability Statistics
[12/21 18:05:15     86s] ### 
[12/21 18:05:15     86s] ### --------------------------------+----------------+----------------+----------------+
[12/21 18:05:15     86s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[12/21 18:05:15     86s] ### --------------------------------+----------------+----------------+----------------+
[12/21 18:05:15     86s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/21 18:05:15     86s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/21 18:05:15     86s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[12/21 18:05:15     86s] ###   DB Import                     |        00:00:01|        00:00:01|             1.1|
[12/21 18:05:15     86s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[12/21 18:05:15     86s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[12/21 18:05:15     86s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[12/21 18:05:15     86s] ###   Global Routing                |        00:00:05|        00:00:05|             1.0|
[12/21 18:05:15     86s] ###   Track Assignment              |        00:00:01|        00:00:01|             1.0|
[12/21 18:05:15     86s] ###   Detail Routing                |        00:00:31|        00:00:31|             1.0|
[12/21 18:05:15     86s] ###   Antenna Fixing                |        00:00:02|        00:00:02|             1.0|
[12/21 18:05:15     86s] ###   Post Route Wire Spreading     |        00:00:09|        00:00:09|             1.0|
[12/21 18:05:15     86s] ###   Entire Command                |        00:00:50|        00:00:50|             1.0|
[12/21 18:05:15     86s] ### --------------------------------+----------------+----------------+----------------+
[12/21 18:05:15     86s] ### 
[12/21 18:09:16    106s] <CMD> zoomBox 191.59450 257.54650 608.60000 630.85550
[12/21 18:09:17    106s] <CMD> setDrawView place
[12/21 18:09:18    106s] <CMD> setDrawView place
[12/21 18:09:19    106s] <CMD> setDrawView fplan
[12/21 18:09:45    108s] <CMD> saveDesign DBS/route
[12/21 18:09:45    108s] #% Begin save design ... (date=12/21 18:09:45, mem=1112.4M)
[12/21 18:09:45    108s] % Begin Save ccopt configuration ... (date=12/21 18:09:45, mem=1114.4M)
[12/21 18:09:45    108s] % End Save ccopt configuration ... (date=12/21 18:09:45, total cpu=0:00:00.1, real=0:00:00.0, peak res=1116.0M, current mem=1116.0M)
[12/21 18:09:45    108s] % Begin Save netlist data ... (date=12/21 18:09:45, mem=1116.1M)
[12/21 18:09:45    108s] Writing Binary DB to DBS/route.dat.tmp/CHIP.v.bin in single-threaded mode...
[12/21 18:09:45    108s] % End Save netlist data ... (date=12/21 18:09:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=1116.6M, current mem=1116.6M)
[12/21 18:09:45    108s] Saving symbol-table file ...
[12/21 18:09:45    108s] Saving congestion map file DBS/route.dat.tmp/CHIP.route.congmap.gz ...
[12/21 18:09:45    108s] % Begin Save AAE data ... (date=12/21 18:09:45, mem=1117.2M)
[12/21 18:09:45    108s] Saving AAE Data ...
[12/21 18:09:45    108s] AAE DB initialization (MEM=1471.75 CPU=0:00:00.0 REAL=0:00:00.0) 
[12/21 18:09:45    108s] % End Save AAE data ... (date=12/21 18:09:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=1118.7M, current mem=1118.7M)
[12/21 18:09:46    109s] Saving preference file DBS/route.dat.tmp/gui.pref.tcl ...
[12/21 18:09:46    109s] Saving mode setting ...
[12/21 18:09:46    109s] Saving global file ...
[12/21 18:09:46    109s] % Begin Save floorplan data ... (date=12/21 18:09:46, mem=1121.9M)
[12/21 18:09:46    109s] Saving floorplan file ...
[12/21 18:09:47    109s] % End Save floorplan data ... (date=12/21 18:09:47, total cpu=0:00:00.0, real=0:00:01.0, peak res=1122.2M, current mem=1122.2M)
[12/21 18:09:47    109s] Saving PG file DBS/route.dat.tmp/CHIP.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Tue Dec 21 18:09:47 2021)
[12/21 18:09:47    109s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1474.3M) ***
[12/21 18:09:47    109s] Saving Drc markers ...
[12/21 18:09:47    109s] ... 1 markers are saved ...
[12/21 18:09:47    109s] ... 0 geometry drc markers are saved ...
[12/21 18:09:47    109s] ... 0 antenna drc markers are saved ...
[12/21 18:09:47    109s] % Begin Save placement data ... (date=12/21 18:09:47, mem=1122.4M)
[12/21 18:09:47    109s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/21 18:09:47    109s] Save Adaptive View Pruning View Names to Binary file
[12/21 18:09:47    109s] av_func_mode_max
[12/21 18:09:47    109s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1477.3M) ***
[12/21 18:09:47    109s] % End Save placement data ... (date=12/21 18:09:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=1122.4M, current mem=1122.4M)
[12/21 18:09:47    109s] % Begin Save routing data ... (date=12/21 18:09:47, mem=1122.4M)
[12/21 18:09:47    109s] Saving route file ...
[12/21 18:09:52    109s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:05.0 mem=1474.3M) ***
[12/21 18:09:52    109s] % End Save routing data ... (date=12/21 18:09:52, total cpu=0:00:00.1, real=0:00:05.0, peak res=1122.6M, current mem=1122.6M)
[12/21 18:09:52    109s] Saving property file DBS/route.dat.tmp/CHIP.prop
[12/21 18:09:52    109s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1477.3M) ***
[12/21 18:09:53    109s] #Saving pin access data to file DBS/route.dat.tmp/CHIP.apa ...
[12/21 18:09:53    110s] #
[12/21 18:09:53    110s] % Begin Save power constraints data ... (date=12/21 18:09:53, mem=1123.0M)
[12/21 18:09:54    110s] % End Save power constraints data ... (date=12/21 18:09:53, total cpu=0:00:00.0, real=0:00:01.0, peak res=1123.1M, current mem=1123.1M)
[12/21 18:09:58    114s] Generated self-contained design route.dat.tmp
[12/21 18:09:58    114s] #% End save design ... (date=12/21 18:09:58, total cpu=0:00:06.3, real=0:00:13.0, peak res=1152.4M, current mem=1128.6M)
[12/21 18:09:58    114s] *** Message Summary: 0 warning(s), 0 error(s)
[12/21 18:09:58    114s] 
[12/21 18:10:27    117s] <CMD> setAnalysisMode -cppr both -clockGatingCheck true -timeBorrowing true -useOutputPinCap true -sequentialConstProp false -timingSelfLoopsNoSkew false -enableMultipleDriveNet true -clkSrcPath true -warn true -usefulSkew true -analysisType onChipVariation -log true
[12/21 18:10:39    118s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[12/21 18:10:39    118s] <CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix CHIP_postRoute -outDir timingReports
[12/21 18:10:39    118s] Switching SI Aware to true by default in postroute mode   
[12/21 18:10:39    118s]  Reset EOS DB
[12/21 18:10:39    118s] Ignoring AAE DB Resetting ...
[12/21 18:10:39    118s] Extraction called for design 'CHIP' of instances=5456 and nets=6133 using extraction engine 'postRoute' at effort level 'low' .
[12/21 18:10:39    118s] PostRoute (effortLevel low) RC Extraction called for design CHIP.
[12/21 18:10:39    118s] RC Extraction called in multi-corner(1) mode.
[12/21 18:10:39    118s] Process corner(s) are loaded.
[12/21 18:10:39    118s]  Corner: RC_corner
[12/21 18:10:39    118s] extractDetailRC Option : -outfile /tmp/innovus_temp_103038_cad29_d10013_jdXhMo/CHIP_103038_xgLAYs.rcdb.d  -extended
[12/21 18:10:39    118s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[12/21 18:10:39    118s]       RC Corner Indexes            0   
[12/21 18:10:39    118s] Capacitance Scaling Factor   : 1.00000 
[12/21 18:10:39    118s] Coupling Cap. Scaling Factor : 1.00000 
[12/21 18:10:39    118s] Resistance Scaling Factor    : 1.00000 
[12/21 18:10:39    118s] Clock Cap. Scaling Factor    : 1.00000 
[12/21 18:10:39    118s] Clock Res. Scaling Factor    : 1.00000 
[12/21 18:10:39    118s] Shrink Factor                : 1.00000
[12/21 18:10:39    118s] LayerId::1 widthSet size::4
[12/21 18:10:39    118s] LayerId::2 widthSet size::4
[12/21 18:10:39    118s] LayerId::3 widthSet size::4
[12/21 18:10:39    118s] LayerId::4 widthSet size::4
[12/21 18:10:39    118s] LayerId::5 widthSet size::4
[12/21 18:10:39    118s] LayerId::6 widthSet size::4
[12/21 18:10:39    118s] LayerId::7 widthSet size::5
[12/21 18:10:39    118s] LayerId::8 widthSet size::3
[12/21 18:10:39    118s] Initializing multi-corner capacitance tables ... 
[12/21 18:10:39    118s] Initializing multi-corner resistance tables ...
[12/21 18:10:39    118s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.288044 ; uaWl: 1.000000 ; uaWlH: 0.222382 ; aWlH: 0.000000 ; Pmax: 0.823100 ; wcR: 0.686400 ; newSi: 0.095200 ; pMod: 80 ; 
[12/21 18:10:39    118s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1495.7M)
[12/21 18:10:39    118s] Creating parasitic data file '/tmp/innovus_temp_103038_cad29_d10013_jdXhMo/CHIP_103038_xgLAYs.rcdb.d' for storing RC.
[12/21 18:10:40    119s] Extracted 10.0022% (CPU Time= 0:00:01.3  MEM= 1572.2M)
[12/21 18:10:40    119s] Extracted 20.0027% (CPU Time= 0:00:01.3  MEM= 1572.2M)
[12/21 18:10:40    119s] Extracted 30.0032% (CPU Time= 0:00:01.3  MEM= 1572.2M)
[12/21 18:10:40    119s] Extracted 40.002% (CPU Time= 0:00:01.3  MEM= 1572.2M)
[12/21 18:10:40    119s] Extracted 50.0025% (CPU Time= 0:00:01.4  MEM= 1572.2M)
[12/21 18:10:42    121s] Extracted 60.003% (CPU Time= 0:00:02.8  MEM= 1572.2M)
[12/21 18:10:42    121s] Extracted 70.0018% (CPU Time= 0:00:02.9  MEM= 1572.2M)
[12/21 18:10:42    121s] Extracted 80.0023% (CPU Time= 0:00:03.0  MEM= 1572.2M)
[12/21 18:10:42    121s] Extracted 90.0028% (CPU Time= 0:00:03.0  MEM= 1572.2M)
[12/21 18:10:42    121s] Extracted 100% (CPU Time= 0:00:03.1  MEM= 1572.2M)
[12/21 18:10:42    121s] Number of Extracted Resistors     : 105735
[12/21 18:10:42    121s] Number of Extracted Ground Cap.   : 106463
[12/21 18:10:42    121s] Number of Extracted Coupling Cap. : 196528
[12/21 18:10:42    121s] Opening parasitic data file '/tmp/innovus_temp_103038_cad29_d10013_jdXhMo/CHIP_103038_xgLAYs.rcdb.d' for reading (mem: 1534.133M)
[12/21 18:10:42    121s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
[12/21 18:10:42    121s]  Corner: RC_corner
[12/21 18:10:42    121s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1534.1M)
[12/21 18:10:42    121s] Creating parasitic data file '/tmp/innovus_temp_103038_cad29_d10013_jdXhMo/CHIP_103038_xgLAYs.rcdb_Filter.rcdb.d' for storing RC.
[12/21 18:10:43    121s] Closing parasitic data file '/tmp/innovus_temp_103038_cad29_d10013_jdXhMo/CHIP_103038_xgLAYs.rcdb.d': 6116 access done (mem: 1534.133M)
[12/21 18:10:43    121s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1534.133M)
[12/21 18:10:43    121s] Opening parasitic data file '/tmp/innovus_temp_103038_cad29_d10013_jdXhMo/CHIP_103038_xgLAYs.rcdb.d' for reading (mem: 1534.133M)
[12/21 18:10:43    121s] processing rcdb (/tmp/innovus_temp_103038_cad29_d10013_jdXhMo/CHIP_103038_xgLAYs.rcdb.d) for hinst (top) of cell (CHIP);
[12/21 18:10:43    122s] Closing parasitic data file '/tmp/innovus_temp_103038_cad29_d10013_jdXhMo/CHIP_103038_xgLAYs.rcdb.d': 0 access done (mem: 1534.133M)
[12/21 18:10:43    122s] Lumped Parasitic Loading Completed (total cpu=0:00:00.8, real=0:00:00.0, current mem=1534.133M)
[12/21 18:10:43    122s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:04.1  Real Time: 0:00:04.0  MEM: 1534.133M)
[12/21 18:10:44    122s] Starting delay calculation for Setup views
[12/21 18:10:44    122s] AAE DB initialization (MEM=1534.13 CPU=0:00:00.0 REAL=0:00:00.0) 
[12/21 18:10:44    122s] Starting SI iteration 1 using Infinite Timing Windows
[12/21 18:10:44    122s] #################################################################################
[12/21 18:10:44    122s] # Design Stage: PostRoute
[12/21 18:10:44    122s] # Design Name: CHIP
[12/21 18:10:44    122s] # Design Mode: 130nm
[12/21 18:10:44    122s] # Analysis Mode: MMMC OCV 
[12/21 18:10:44    122s] # Parasitics Mode: SPEF/RCDB
[12/21 18:10:44    122s] # Signoff Settings: SI On 
[12/21 18:10:44    122s] #################################################################################
[12/21 18:10:44    122s] AAE_INFO: 1 threads acquired from CTE.
[12/21 18:10:44    122s] Setting infinite Tws ...
[12/21 18:10:44    122s] First Iteration Infinite Tw... 
[12/21 18:10:44    122s] Calculate early delays in OCV mode...
[12/21 18:10:44    122s] Calculate late delays in OCV mode...
[12/21 18:10:44    122s] Topological Sorting (REAL = 0:00:00.0, MEM = 1534.1M, InitMEM = 1534.1M)
[12/21 18:10:44    122s] Start delay calculation (fullDC) (1 T). (MEM=1534.13)
[12/21 18:10:44    122s] LayerId::1 widthSet size::4
[12/21 18:10:44    122s] LayerId::2 widthSet size::4
[12/21 18:10:44    122s] LayerId::3 widthSet size::4
[12/21 18:10:44    122s] LayerId::4 widthSet size::4
[12/21 18:10:44    122s] LayerId::5 widthSet size::4
[12/21 18:10:44    122s] LayerId::6 widthSet size::4
[12/21 18:10:44    122s] LayerId::7 widthSet size::5
[12/21 18:10:44    122s] LayerId::8 widthSet size::3
[12/21 18:10:44    122s] Initializing multi-corner capacitance tables ... 
[12/21 18:10:44    122s] Initializing multi-corner resistance tables ...
[12/21 18:10:44    122s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.288044 ; uaWl: 1.000000 ; uaWlH: 0.222382 ; aWlH: 0.000000 ; Pmax: 0.823100 ; wcR: 0.686400 ; newSi: 0.095200 ; pMod: 80 ; 
[12/21 18:10:44    122s] AAE_INFO: Number of noise libraries( CDBs ) loaded = 2
[12/21 18:10:44    122s] AAE_INFO: Cdb files are: 
[12/21 18:10:44    122s]  	/home/raid7_1/userd/d10013/CVSD/lab7/Lab6/DBS/cts2.dat/libs/mmmc/slow.cdB
[12/21 18:10:44    122s] 	/home/raid7_1/userd/d10013/CVSD/lab7/Lab6/DBS/cts2.dat/libs/mmmc/fast.cdB
[12/21 18:10:44    122s]  
[12/21 18:10:44    122s] Start AAE Lib Loading. (MEM=1550.75)
[12/21 18:10:48    126s] End AAE Lib Loading. (MEM=1601.84 CPU=0:00:03.1 Real=0:00:04.0)
[12/21 18:10:48    126s] End AAE Lib Interpolated Model. (MEM=1601.84 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/21 18:10:48    126s] Opening parasitic data file '/tmp/innovus_temp_103038_cad29_d10013_jdXhMo/CHIP_103038_xgLAYs.rcdb.d' for reading (mem: 1601.836M)
[12/21 18:10:48    126s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1601.8M)
[12/21 18:10:48    126s] **WARN: (IMPESI-3086):	The cell 'PDIDGZ' does not have characterized noise model(s) for 'tpz013g3wc, tpz013g3lt' lib(s). Missing noise information could compromise the accuracy of analysis.
[12/21 18:10:48    126s] Type 'man IMPESI-3086' for more detail.
[12/21 18:10:48    126s] **WARN: (IMPESI-3086):	The cell 'RF2SH64x16' does not have characterized noise model(s) for 'USERLIB, USERLIB' lib(s). Missing noise information could compromise the accuracy of analysis.
[12/21 18:10:48    126s] Type 'man IMPESI-3086' for more detail.
[12/21 18:10:49    126s] **WARN: (IMPESI-3086):	The cell 'PDO12CDG' does not have characterized noise model(s) for 'tpz013g3wc, tpz013g3lt' lib(s). Missing noise information could compromise the accuracy of analysis.
[12/21 18:10:49    126s] Type 'man IMPESI-3086' for more detail.
[12/21 18:10:50    128s] Total number of fetched objects 6116
[12/21 18:10:50    128s] AAE_INFO-618: Total number of nets in the design is 6133,  100.0 percent of the nets selected for SI analysis
[12/21 18:10:50    128s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/21 18:10:50    128s] End delay calculation. (MEM=1608.44 CPU=0:00:02.0 REAL=0:00:02.0)
[12/21 18:10:50    128s] End delay calculation (fullDC). (MEM=1581.36 CPU=0:00:05.5 REAL=0:00:06.0)
[12/21 18:10:50    128s] *** CDM Built up (cpu=0:00:05.5  real=0:00:06.0  mem= 1581.4M) ***
[12/21 18:10:51    128s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1581.4M)
[12/21 18:10:51    128s] Add other clocks and setupCteToAAEClockMapping during iter 1
[12/21 18:10:51    128s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1581.4M)
[12/21 18:10:51    128s] Starting SI iteration 2
[12/21 18:10:52    130s] Calculate early delays in OCV mode...
[12/21 18:10:52    130s] Calculate late delays in OCV mode...
[12/21 18:10:52    130s] Start delay calculation (fullDC) (1 T). (MEM=1549.57)
[12/21 18:10:52    130s] End AAE Lib Interpolated Model. (MEM=1549.57 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/21 18:10:52    130s] Glitch Analysis: View av_func_mode_max -- Total Number of Nets Skipped = 0. 
[12/21 18:10:52    130s] Glitch Analysis: View av_func_mode_max -- Total Number of Nets Analyzed = 6116. 
[12/21 18:10:52    130s] Total number of fetched objects 6116
[12/21 18:10:52    130s] AAE_INFO-618: Total number of nets in the design is 6133,  2.5 percent of the nets selected for SI analysis
[12/21 18:10:52    130s] End delay calculation. (MEM=1593.26 CPU=0:00:00.1 REAL=0:00:00.0)
[12/21 18:10:52    130s] End delay calculation (fullDC). (MEM=1593.26 CPU=0:00:00.2 REAL=0:00:00.0)
[12/21 18:10:52    130s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1593.3M) ***
[12/21 18:10:53    131s] *** Done Building Timing Graph (cpu=0:00:08.3 real=0:00:09.0 totSessionCpu=0:02:11 mem=1593.3M)
[12/21 18:10:53    131s] All LLGs are deleted
[12/21 18:10:53    131s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1553.3M
[12/21 18:10:53    131s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1553.3M
[12/21 18:10:53    131s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1553.3M
[12/21 18:10:53    131s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1553.3M
[12/21 18:10:53    131s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1586.3M
[12/21 18:10:53    131s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.003, MEM:1586.3M
[12/21 18:10:53    131s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.028, MEM:1586.3M
[12/21 18:10:53    131s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.034, MEM:1586.3M
[12/21 18:10:53    131s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1586.3M
[12/21 18:10:53    131s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1586.3M
[12/21 18:10:55    131s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.120  |  2.210  |  5.653  |  0.120  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  2281   |  1877   |   771   |   13    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     17 (17)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.700%
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir timingReports
[12/21 18:10:55    131s] Total CPU time: 13.68 sec
[12/21 18:10:55    131s] Total Real time: 16.0 sec
[12/21 18:10:55    131s] Total Memory Usage: 1589.277344 Mbytes
[12/21 18:10:55    131s] Info: pop threads available for lower-level modules during optimization.
[12/21 18:10:55    131s] Reset AAE Options
[12/21 18:10:55    131s] 
[12/21 18:10:55    131s] =============================================================================================
[12/21 18:10:55    131s]  Final TAT Report for timeDesign
[12/21 18:10:55    131s] =============================================================================================
[12/21 18:10:55    131s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/21 18:10:55    131s] ---------------------------------------------------------------------------------------------
[12/21 18:10:55    131s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/21 18:10:55    131s] [ ExtractRC              ]      1   0:00:04.6  (  28.4 % )     0:00:04.6 /  0:00:04.1    0.9
[12/21 18:10:55    131s] [ TimingUpdate           ]      2   0:00:00.3  (   1.9 % )     0:00:09.0 /  0:00:08.3    0.9
[12/21 18:10:55    131s] [ FullDelayCalc          ]      1   0:00:08.7  (  53.6 % )     0:00:08.7 /  0:00:08.0    0.9
[12/21 18:10:55    131s] [ OptSummaryReport       ]      1   0:00:00.1  (   0.4 % )     0:00:02.2 /  0:00:00.9    0.4
[12/21 18:10:55    131s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[12/21 18:10:55    131s] [ DrvReport              ]      1   0:00:01.2  (   7.3 % )     0:00:01.6 /  0:00:00.3    0.2
[12/21 18:10:55    131s] [ GenerateReports        ]      1   0:00:00.4  (   2.6 % )     0:00:00.4 /  0:00:00.4    1.0
[12/21 18:10:55    131s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.8
[12/21 18:10:55    131s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[12/21 18:10:55    131s] [ ReportFanoutViolation  ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.7
[12/21 18:10:55    131s] [ ReportLenViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/21 18:10:55    131s] [ ReportGlitchViolation  ]      1   0:00:00.2  (   1.1 % )     0:00:00.2 /  0:00:00.0    0.1
[12/21 18:10:55    131s] [ GenerateDrvReportData  ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.0
[12/21 18:10:55    131s] [ ReportAnalysisSummary  ]      2   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.0
[12/21 18:10:55    131s] [ MISC                   ]          0:00:00.4  (   2.4 % )     0:00:00.4 /  0:00:00.4    1.0
[12/21 18:10:55    131s] ---------------------------------------------------------------------------------------------
[12/21 18:10:55    131s]  timeDesign TOTAL                   0:00:16.2  ( 100.0 % )     0:00:16.2 /  0:00:13.7    0.8
[12/21 18:10:55    131s] ---------------------------------------------------------------------------------------------
[12/21 18:10:55    131s] 
[12/21 18:11:16    133s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[12/21 18:11:16    133s] <CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix CHIP_postRoute -outDir timingReports
[12/21 18:11:16    133s]  Reset EOS DB
[12/21 18:11:16    133s] Ignoring AAE DB Resetting ...
[12/21 18:11:16    133s] Closing parasitic data file '/tmp/innovus_temp_103038_cad29_d10013_jdXhMo/CHIP_103038_xgLAYs.rcdb.d': 6116 access done (mem: 1594.371M)
[12/21 18:11:16    133s] Extraction called for design 'CHIP' of instances=5456 and nets=6133 using extraction engine 'postRoute' at effort level 'low' .
[12/21 18:11:16    133s] PostRoute (effortLevel low) RC Extraction called for design CHIP.
[12/21 18:11:16    133s] RC Extraction called in multi-corner(1) mode.
[12/21 18:11:16    133s] Process corner(s) are loaded.
[12/21 18:11:16    133s]  Corner: RC_corner
[12/21 18:11:16    133s] extractDetailRC Option : -outfile /tmp/innovus_temp_103038_cad29_d10013_jdXhMo/CHIP_103038_xgLAYs.rcdb.d -maxResLength 200  -extended
[12/21 18:11:16    133s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[12/21 18:11:16    133s]       RC Corner Indexes            0   
[12/21 18:11:16    133s] Capacitance Scaling Factor   : 1.00000 
[12/21 18:11:16    133s] Coupling Cap. Scaling Factor : 1.00000 
[12/21 18:11:16    133s] Resistance Scaling Factor    : 1.00000 
[12/21 18:11:16    133s] Clock Cap. Scaling Factor    : 1.00000 
[12/21 18:11:16    133s] Clock Res. Scaling Factor    : 1.00000 
[12/21 18:11:16    133s] Shrink Factor                : 1.00000
[12/21 18:11:16    133s] LayerId::1 widthSet size::4
[12/21 18:11:16    133s] LayerId::2 widthSet size::4
[12/21 18:11:16    133s] LayerId::3 widthSet size::4
[12/21 18:11:16    133s] LayerId::4 widthSet size::4
[12/21 18:11:16    133s] LayerId::5 widthSet size::4
[12/21 18:11:16    133s] LayerId::6 widthSet size::4
[12/21 18:11:16    133s] LayerId::7 widthSet size::5
[12/21 18:11:16    133s] LayerId::8 widthSet size::3
[12/21 18:11:16    133s] Initializing multi-corner capacitance tables ... 
[12/21 18:11:16    133s] Initializing multi-corner resistance tables ...
[12/21 18:11:16    133s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.288044 ; uaWl: 1.000000 ; uaWlH: 0.222382 ; aWlH: 0.000000 ; Pmax: 0.823100 ; wcR: 0.686400 ; newSi: 0.095200 ; pMod: 80 ; 
[12/21 18:11:16    133s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1588.4M)
[12/21 18:11:16    133s] Creating parasitic data file '/tmp/innovus_temp_103038_cad29_d10013_jdXhMo/CHIP_103038_xgLAYs.rcdb.d' for storing RC.
[12/21 18:11:17    134s] Extracted 10.0022% (CPU Time= 0:00:00.9  MEM= 1664.8M)
[12/21 18:11:17    134s] Extracted 20.0027% (CPU Time= 0:00:01.0  MEM= 1664.8M)
[12/21 18:11:17    134s] Extracted 30.0032% (CPU Time= 0:00:01.0  MEM= 1664.8M)
[12/21 18:11:17    134s] Extracted 40.002% (CPU Time= 0:00:01.0  MEM= 1664.8M)
[12/21 18:11:17    134s] Extracted 50.0025% (CPU Time= 0:00:01.1  MEM= 1664.8M)
[12/21 18:11:17    134s] Extracted 60.003% (CPU Time= 0:00:01.1  MEM= 1664.8M)
[12/21 18:11:19    136s] Extracted 70.0018% (CPU Time= 0:00:02.8  MEM= 1664.8M)
[12/21 18:11:19    136s] Extracted 80.0023% (CPU Time= 0:00:02.9  MEM= 1664.8M)
[12/21 18:11:19    136s] Extracted 90.0028% (CPU Time= 0:00:02.9  MEM= 1664.8M)
[12/21 18:11:19    136s] Extracted 100% (CPU Time= 0:00:03.0  MEM= 1664.8M)
[12/21 18:11:19    136s] Number of Extracted Resistors     : 105735
[12/21 18:11:19    136s] Number of Extracted Ground Cap.   : 106463
[12/21 18:11:19    136s] Number of Extracted Coupling Cap. : 196528
[12/21 18:11:19    136s] Opening parasitic data file '/tmp/innovus_temp_103038_cad29_d10013_jdXhMo/CHIP_103038_xgLAYs.rcdb.d' for reading (mem: 1620.805M)
[12/21 18:11:19    136s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
[12/21 18:11:19    136s]  Corner: RC_corner
[12/21 18:11:19    136s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1620.8M)
[12/21 18:11:19    136s] Creating parasitic data file '/tmp/innovus_temp_103038_cad29_d10013_jdXhMo/CHIP_103038_xgLAYs.rcdb_Filter.rcdb.d' for storing RC.
[12/21 18:11:25    138s] Closing parasitic data file '/tmp/innovus_temp_103038_cad29_d10013_jdXhMo/CHIP_103038_xgLAYs.rcdb.d': 6116 access done (mem: 1620.805M)
[12/21 18:11:25    138s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1620.805M)
[12/21 18:11:25    138s] Opening parasitic data file '/tmp/innovus_temp_103038_cad29_d10013_jdXhMo/CHIP_103038_xgLAYs.rcdb.d' for reading (mem: 1620.805M)
[12/21 18:11:25    138s] processing rcdb (/tmp/innovus_temp_103038_cad29_d10013_jdXhMo/CHIP_103038_xgLAYs.rcdb.d) for hinst (top) of cell (CHIP);
[12/21 18:11:30    146s] Closing parasitic data file '/tmp/innovus_temp_103038_cad29_d10013_jdXhMo/CHIP_103038_xgLAYs.rcdb.d': 0 access done (mem: 1620.805M)
[12/21 18:11:30    146s] Lumped Parasitic Loading Completed (total cpu=0:00:07.8, real=0:00:05.0, current mem=1620.805M)
[12/21 18:11:30    146s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:12.6  Real Time: 0:00:14.0  MEM: 1620.805M)
[12/21 18:11:30    146s] All LLGs are deleted
[12/21 18:11:30    146s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1531.0M
[12/21 18:11:30    146s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1531.0M
[12/21 18:11:30    146s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1531.0M
[12/21 18:11:30    146s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1531.0M
[12/21 18:11:30    146s] Fast DP-INIT is on for default
[12/21 18:11:30    146s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.026, MEM:1533.0M
[12/21 18:11:30    146s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.031, MEM:1533.0M
[12/21 18:11:30    146s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1533.0M
[12/21 18:11:30    146s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1533.0M
[12/21 18:11:30    146s] Starting delay calculation for Hold views
[12/21 18:11:30    146s] Starting SI iteration 1 using Infinite Timing Windows
[12/21 18:11:31    146s] #################################################################################
[12/21 18:11:31    146s] # Design Stage: PostRoute
[12/21 18:11:31    146s] # Design Name: CHIP
[12/21 18:11:31    146s] # Design Mode: 130nm
[12/21 18:11:31    146s] # Analysis Mode: MMMC OCV 
[12/21 18:11:31    146s] # Parasitics Mode: SPEF/RCDB
[12/21 18:11:31    146s] # Signoff Settings: SI On 
[12/21 18:11:31    146s] #################################################################################
[12/21 18:11:31    147s] AAE_INFO: 1 threads acquired from CTE.
[12/21 18:11:31    147s] Setting infinite Tws ...
[12/21 18:11:31    147s] First Iteration Infinite Tw... 
[12/21 18:11:31    147s] Calculate late delays in OCV mode...
[12/21 18:11:31    147s] Calculate early delays in OCV mode...
[12/21 18:11:31    147s] Calculate late delays in OCV mode...
[12/21 18:11:31    147s] Calculate early delays in OCV mode...
[12/21 18:11:31    147s] Topological Sorting (REAL = 0:00:00.0, MEM = 1555.6M, InitMEM = 1555.6M)
[12/21 18:11:31    147s] Start delay calculation (fullDC) (1 T). (MEM=1555.6)
[12/21 18:11:31    147s] *** Calculating scaling factor for lib_min libraries using the default operating condition of each library.
[12/21 18:11:31    147s] LayerId::1 widthSet size::4
[12/21 18:11:31    147s] LayerId::2 widthSet size::4
[12/21 18:11:31    147s] LayerId::3 widthSet size::4
[12/21 18:11:31    147s] LayerId::4 widthSet size::4
[12/21 18:11:31    147s] LayerId::5 widthSet size::4
[12/21 18:11:31    147s] LayerId::6 widthSet size::4
[12/21 18:11:31    147s] LayerId::7 widthSet size::5
[12/21 18:11:31    147s] LayerId::8 widthSet size::3
[12/21 18:11:31    147s] Initializing multi-corner capacitance tables ... 
[12/21 18:11:31    147s] Initializing multi-corner resistance tables ...
[12/21 18:11:31    147s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.288044 ; uaWl: 1.000000 ; uaWlH: 0.222382 ; aWlH: 0.000000 ; Pmax: 0.823100 ; wcR: 0.686400 ; newSi: 0.095200 ; pMod: 80 ; 
[12/21 18:11:32    147s] End AAE Lib Interpolated Model. (MEM=1573.22 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/21 18:11:32    147s] Opening parasitic data file '/tmp/innovus_temp_103038_cad29_d10013_jdXhMo/CHIP_103038_xgLAYs.rcdb.d' for reading (mem: 1573.223M)
[12/21 18:11:33    149s] RC Database In Completed (CPU Time= 0:00:01.5  Real Time=0:00:01.0  MEM= 1573.2M)
[12/21 18:11:36    152s] Total number of fetched objects 6116
[12/21 18:11:36    152s] AAE_INFO-618: Total number of nets in the design is 6133,  100.0 percent of the nets selected for SI analysis
[12/21 18:11:37    152s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:01.0)
[12/21 18:11:37    152s] End delay calculation. (MEM=1596.44 CPU=0:00:02.8 REAL=0:00:03.0)
[12/21 18:11:37    152s] End delay calculation (fullDC). (MEM=1596.44 CPU=0:00:05.2 REAL=0:00:06.0)
[12/21 18:11:37    152s] *** CDM Built up (cpu=0:00:06.0  real=0:00:06.0  mem= 1596.4M) ***
[12/21 18:11:37    153s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1596.4M)
[12/21 18:11:37    153s] Add other clocks and setupCteToAAEClockMapping during iter 1
[12/21 18:11:37    153s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1596.4M)
[12/21 18:11:37    153s] Starting SI iteration 2
[12/21 18:11:43    159s] Calculate late delays in OCV mode...
[12/21 18:11:43    159s] Calculate early delays in OCV mode...
[12/21 18:11:43    159s] Calculate late delays in OCV mode...
[12/21 18:11:43    159s] Calculate early delays in OCV mode...
[12/21 18:11:43    159s] Start delay calculation (fullDC) (1 T). (MEM=1564.65)
[12/21 18:11:43    159s] End AAE Lib Interpolated Model. (MEM=1564.65 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/21 18:11:43    159s] Glitch Analysis: View av_func_mode_min -- Total Number of Nets Skipped = 46. 
[12/21 18:11:43    159s] Glitch Analysis: View av_func_mode_min -- Total Number of Nets Analyzed = 6116. 
[12/21 18:11:43    159s] Glitch Analysis: View av_scan_mode_min -- Total Number of Nets Skipped = 0. 
[12/21 18:11:43    159s] Glitch Analysis: View av_scan_mode_min -- Total Number of Nets Analyzed = 78. 
[12/21 18:11:43    159s] Total number of fetched objects 6116
[12/21 18:11:43    159s] AAE_INFO-618: Total number of nets in the design is 6133,  2.3 percent of the nets selected for SI analysis
[12/21 18:11:43    159s] End delay calculation. (MEM=1607.33 CPU=0:00:00.1 REAL=0:00:00.0)
[12/21 18:11:43    159s] End delay calculation (fullDC). (MEM=1607.33 CPU=0:00:00.1 REAL=0:00:00.0)
[12/21 18:11:43    159s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1607.3M) ***
[12/21 18:11:43    159s] *** Done Building Timing Graph (cpu=0:00:13.0 real=0:00:13.0 totSessionCpu=0:02:40 mem=1607.3M)
[12/21 18:11:44    160s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 av_func_mode_min av_scan_mode_min 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.153  |  0.153  |  0.515  |  1.914  |  7.863  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |    0    |
|          All Paths:|  5436   |  3450   |  2636   |   13    |   12    |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 75.700%
------------------------------------------------------------
Reported timing to dir timingReports
[12/21 18:11:44    160s] Total CPU time: 26.59 sec
[12/21 18:11:44    160s] Total Real time: 28.0 sec
[12/21 18:11:44    160s] Total Memory Usage: 1511.503906 Mbytes
[12/21 18:11:44    160s] Reset AAE Options
[12/21 18:11:44    160s] 
[12/21 18:11:44    160s] =============================================================================================
[12/21 18:11:44    160s]  Final TAT Report for timeDesign
[12/21 18:11:44    160s] =============================================================================================
[12/21 18:11:44    160s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/21 18:11:44    160s] ---------------------------------------------------------------------------------------------
[12/21 18:11:44    160s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/21 18:11:44    160s] [ ExtractRC              ]      1   0:00:14.1  (  50.4 % )     0:00:14.1 /  0:00:12.8    0.9
[12/21 18:11:44    160s] [ TimingUpdate           ]      1   0:00:00.4  (   1.4 % )     0:00:13.0 /  0:00:13.0    1.0
[12/21 18:11:44    160s] [ FullDelayCalc          ]      1   0:00:12.6  (  45.3 % )     0:00:12.6 /  0:00:12.6    1.0
[12/21 18:11:44    160s] [ OptSummaryReport       ]      1   0:00:00.1  (   0.2 % )     0:00:13.7 /  0:00:13.7    1.0
[12/21 18:11:44    160s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.3 /  0:00:00.3    1.0
[12/21 18:11:44    160s] [ GenerateReports        ]      1   0:00:00.4  (   1.4 % )     0:00:00.4 /  0:00:00.4    1.0
[12/21 18:11:44    160s] [ ReportAnalysisSummary  ]      2   0:00:00.3  (   0.9 % )     0:00:00.3 /  0:00:00.3    1.0
[12/21 18:11:44    160s] [ MISC                   ]          0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    0.9
[12/21 18:11:44    160s] ---------------------------------------------------------------------------------------------
[12/21 18:11:44    160s]  timeDesign TOTAL                   0:00:27.9  ( 100.0 % )     0:00:27.9 /  0:00:26.6    1.0
[12/21 18:11:44    160s] ---------------------------------------------------------------------------------------------
[12/21 18:11:44    160s] 
[12/21 18:11:56    161s] <CMD> saveDesign DBS/route2
[12/21 18:11:56    161s] The in-memory database contained RC information but was not saved. To save 
[12/21 18:11:56    161s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[12/21 18:11:56    161s] so it should only be saved when it is really desired.
[12/21 18:11:56    161s] #% Begin save design ... (date=12/21 18:11:56, mem=1166.5M)
[12/21 18:11:56    161s] % Begin Save ccopt configuration ... (date=12/21 18:11:56, mem=1166.5M)
[12/21 18:11:56    161s] % End Save ccopt configuration ... (date=12/21 18:11:56, total cpu=0:00:00.1, real=0:00:00.0, peak res=1167.1M, current mem=1167.1M)
[12/21 18:11:56    161s] % Begin Save netlist data ... (date=12/21 18:11:56, mem=1167.1M)
[12/21 18:11:56    161s] Writing Binary DB to DBS/route2.dat.tmp/CHIP.v.bin in single-threaded mode...
[12/21 18:11:56    161s] % End Save netlist data ... (date=12/21 18:11:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1167.1M, current mem=1167.1M)
[12/21 18:11:56    161s] Saving symbol-table file ...
[12/21 18:11:58    161s] Saving congestion map file DBS/route2.dat.tmp/CHIP.route.congmap.gz ...
[12/21 18:12:00    161s] % Begin Save AAE data ... (date=12/21 18:12:00, mem=1167.4M)
[12/21 18:12:00    161s] Saving AAE Data ...
[12/21 18:12:00    161s] % End Save AAE data ... (date=12/21 18:12:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=1167.4M, current mem=1167.4M)
[12/21 18:12:05    166s] Saving preference file DBS/route2.dat.tmp/gui.pref.tcl ...
[12/21 18:12:05    166s] Saving mode setting ...
[12/21 18:12:05    166s] Saving global file ...
[12/21 18:12:05    166s] % Begin Save floorplan data ... (date=12/21 18:12:05, mem=1168.0M)
[12/21 18:12:05    166s] Saving floorplan file ...
[12/21 18:12:05    166s] % End Save floorplan data ... (date=12/21 18:12:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=1168.0M, current mem=1168.0M)
[12/21 18:12:05    166s] Saving PG file DBS/route2.dat.tmp/CHIP.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Tue Dec 21 18:12:05 2021)
[12/21 18:12:06    166s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=1513.1M) ***
[12/21 18:12:06    166s] Saving Drc markers ...
[12/21 18:12:06    166s] ... 1 markers are saved ...
[12/21 18:12:06    166s] ... 0 geometry drc markers are saved ...
[12/21 18:12:06    166s] ... 0 antenna drc markers are saved ...
[12/21 18:12:06    166s] % Begin Save placement data ... (date=12/21 18:12:06, mem=1168.1M)
[12/21 18:12:06    166s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/21 18:12:06    166s] Save Adaptive View Pruning View Names to Binary file
[12/21 18:12:06    166s] av_func_mode_max
[12/21 18:12:06    166s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1516.1M) ***
[12/21 18:12:06    166s] % End Save placement data ... (date=12/21 18:12:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=1168.1M, current mem=1168.1M)
[12/21 18:12:06    166s] % Begin Save routing data ... (date=12/21 18:12:06, mem=1168.1M)
[12/21 18:12:06    166s] Saving route file ...
[12/21 18:12:07    166s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:01.0 mem=1513.1M) ***
[12/21 18:12:07    166s] % End Save routing data ... (date=12/21 18:12:07, total cpu=0:00:00.1, real=0:00:01.0, peak res=1168.3M, current mem=1168.3M)
[12/21 18:12:07    166s] Saving property file DBS/route2.dat.tmp/CHIP.prop
[12/21 18:12:07    166s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1516.1M) ***
[12/21 18:12:12    166s] #Saving pin access data to file DBS/route2.dat.tmp/CHIP.apa ...
[12/21 18:12:12    167s] #
[12/21 18:12:12    167s] % Begin Save power constraints data ... (date=12/21 18:12:12, mem=1168.3M)
[12/21 18:12:12    167s] % End Save power constraints data ... (date=12/21 18:12:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=1168.3M, current mem=1168.3M)
[12/21 18:12:17    171s] Generated self-contained design route2.dat.tmp
[12/21 18:12:17    171s] #% End save design ... (date=12/21 18:12:17, total cpu=0:00:10.2, real=0:00:21.0, peak res=1168.9M, current mem=1168.9M)
[12/21 18:12:17    171s] *** Message Summary: 0 warning(s), 0 error(s)
[12/21 18:12:17    171s] 
[12/21 18:12:23    172s] <CMD> getFillerMode -quiet
[12/21 18:12:46    173s] <CMD> addFiller -cell FILL1 FILL2 FILL4 FILL8 FILL16 FILL32 FILL64 -prefix FILLER
[12/21 18:12:46    173s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[12/21 18:12:46    173s] Type 'man IMPSP-5217' for more detail.
[12/21 18:12:46    173s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:1529.3M
[12/21 18:12:46    173s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1529.3M
[12/21 18:12:46    173s] #spOpts: N=130 
[12/21 18:12:46    173s] All LLGs are deleted
[12/21 18:12:46    173s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1529.3M
[12/21 18:12:46    173s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1529.3M
[12/21 18:12:46    173s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1529.3M
[12/21 18:12:46    173s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1529.3M
[12/21 18:12:46    173s] Core basic site is TSM13SITE
[12/21 18:12:47    175s] SiteArray: non-trimmed site array dimensions = 110 x 884
[12/21 18:12:47    175s] SiteArray: use 450,560 bytes
[12/21 18:12:47    175s] SiteArray: current memory after site array memory allocation 1561.3M
[12/21 18:12:47    175s] SiteArray: FP blocked sites are writable
[12/21 18:12:47    175s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/21 18:12:47    175s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1561.3M
[12/21 18:12:47    175s] Process 107189 wires and vias for routing blockage and capacity analysis
[12/21 18:12:47    175s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.030, REAL:0.033, MEM:1561.3M
[12/21 18:12:47    175s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:1.760, REAL:0.937, MEM:1561.3M
[12/21 18:12:47    175s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:1.790, REAL:0.943, MEM:1561.3M
[12/21 18:12:47    175s] [CPU] DPlace-Init (cpu=0:00:01.8, real=0:00:01.0, mem=1561.3MB).
[12/21 18:12:47    175s] OPERPROF:   Finished DPlace-Init at level 2, CPU:1.800, REAL:0.958, MEM:1561.3M
[12/21 18:12:47    175s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1561.3M
[12/21 18:12:47    175s]   Signal wire search tree: 105408 elements. (cpu=0:00:00.0, mem=0.0M)
[12/21 18:12:47    175s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.030, REAL:0.028, MEM:1561.3M
[12/21 18:12:47    175s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:1561.3M
[12/21 18:12:47    175s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:1561.3M
[12/21 18:12:47    175s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:1561.3M
[12/21 18:12:47    175s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:1561.3M
[12/21 18:12:47    175s] AddFiller init all instances time CPU:0.000, REAL:0.001
[12/21 18:12:48    176s] AddFiller main function time CPU:0.357, REAL:0.358
[12/21 18:12:48    176s] Filler instance commit time CPU:0.087, REAL:0.087
[12/21 18:12:48    176s] *INFO: Adding fillers to top-module.
[12/21 18:12:48    176s] *INFO:   Added 11 filler insts (cell FILL64 / prefix FILLER).
[12/21 18:12:48    176s] *INFO:   Added 23 filler insts (cell FILL32 / prefix FILLER).
[12/21 18:12:48    176s] *INFO:   Added 93 filler insts (cell FILL16 / prefix FILLER).
[12/21 18:12:48    176s] *INFO:   Added 435 filler insts (cell FILL8 / prefix FILLER).
[12/21 18:12:48    176s] *INFO:   Added 1802 filler insts (cell FILL4 / prefix FILLER).
[12/21 18:12:48    176s] *INFO:   Added 1937 filler insts (cell FILL2 / prefix FILLER).
[12/21 18:12:48    176s] *INFO:   Added 1864 filler insts (cell FILL1 / prefix FILLER).
[12/21 18:12:48    176s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.360, REAL:0.360, MEM:1561.3M
[12/21 18:12:48    176s] *INFO: Total 6165 filler insts added - prefix FILLER (CPU: 0:00:02.2).
[12/21 18:12:48    176s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.360, REAL:0.360, MEM:1561.3M
[12/21 18:12:48    176s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:1561.3M
[12/21 18:12:48    176s] For 6165 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[12/21 18:12:48    176s] OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.000, REAL:0.004, MEM:1561.3M
[12/21 18:12:48    176s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.360, REAL:0.364, MEM:1561.3M
[12/21 18:12:48    176s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.360, REAL:0.364, MEM:1561.3M
[12/21 18:12:48    176s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1561.3M
[12/21 18:12:48    176s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.004, MEM:1561.3M
[12/21 18:12:48    176s] All LLGs are deleted
[12/21 18:12:48    176s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1561.3M
[12/21 18:12:48    176s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1561.3M
[12/21 18:12:48    176s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:2.230, REAL:1.389, MEM:1561.3M
[12/21 18:12:58    176s] <CMD> verify_drc
[12/21 18:12:58    176s]  *** Starting Verify DRC (MEM: 1563.4) ***
[12/21 18:12:58    176s] 
[12/21 18:12:58    176s] ### import design signature (49): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1845172242
[12/21 18:12:58    177s]   VERIFY DRC ...... Starting Verification
[12/21 18:12:58    177s]   VERIFY DRC ...... Initializing
[12/21 18:12:58    177s]   VERIFY DRC ...... Deleting Existing Violations
[12/21 18:12:58    177s]   VERIFY DRC ...... Creating Sub-Areas
[12/21 18:12:58    177s]   VERIFY DRC ...... Using new threading
[12/21 18:12:58    177s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 176.800 176.800} 1 of 36
[12/21 18:12:58    177s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[12/21 18:12:58    177s]   VERIFY DRC ...... Sub-Area: {176.800 0.000 353.600 176.800} 2 of 36
[12/21 18:12:58    177s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[12/21 18:12:58    177s]   VERIFY DRC ...... Sub-Area: {353.600 0.000 530.400 176.800} 3 of 36
[12/21 18:12:58    177s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[12/21 18:12:58    177s]   VERIFY DRC ...... Sub-Area: {530.400 0.000 707.200 176.800} 4 of 36
[12/21 18:12:58    177s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[12/21 18:12:58    177s]   VERIFY DRC ...... Sub-Area: {707.200 0.000 884.000 176.800} 5 of 36
[12/21 18:12:58    177s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[12/21 18:12:58    177s]   VERIFY DRC ...... Sub-Area: {884.000 0.000 1058.820 176.800} 6 of 36
[12/21 18:12:58    177s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[12/21 18:12:58    177s]   VERIFY DRC ...... Sub-Area: {0.000 176.800 176.800 353.600} 7 of 36
[12/21 18:12:58    177s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[12/21 18:12:58    177s]   VERIFY DRC ...... Sub-Area: {176.800 176.800 353.600 353.600} 8 of 36
[12/21 18:12:58    177s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[12/21 18:12:58    177s]   VERIFY DRC ...... Sub-Area: {353.600 176.800 530.400 353.600} 9 of 36
[12/21 18:12:58    177s]   VERIFY DRC ...... Sub-Area : 9 complete 1 Viols.
[12/21 18:12:58    177s]   VERIFY DRC ...... Sub-Area: {530.400 176.800 707.200 353.600} 10 of 36
[12/21 18:12:58    177s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[12/21 18:12:58    177s]   VERIFY DRC ...... Sub-Area: {707.200 176.800 884.000 353.600} 11 of 36
[12/21 18:12:58    177s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[12/21 18:12:58    177s]   VERIFY DRC ...... Sub-Area: {884.000 176.800 1058.820 353.600} 12 of 36
[12/21 18:12:58    177s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[12/21 18:12:58    177s]   VERIFY DRC ...... Sub-Area: {0.000 353.600 176.800 530.400} 13 of 36
[12/21 18:12:58    177s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[12/21 18:12:58    177s]   VERIFY DRC ...... Sub-Area: {176.800 353.600 353.600 530.400} 14 of 36
[12/21 18:12:58    177s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[12/21 18:12:58    177s]   VERIFY DRC ...... Sub-Area: {353.600 353.600 530.400 530.400} 15 of 36
[12/21 18:12:58    177s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[12/21 18:12:58    177s]   VERIFY DRC ...... Sub-Area: {530.400 353.600 707.200 530.400} 16 of 36
[12/21 18:12:59    177s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[12/21 18:12:59    177s]   VERIFY DRC ...... Sub-Area: {707.200 353.600 884.000 530.400} 17 of 36
[12/21 18:12:59    177s]   VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
[12/21 18:12:59    177s]   VERIFY DRC ...... Sub-Area: {884.000 353.600 1058.820 530.400} 18 of 36
[12/21 18:12:59    177s]   VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
[12/21 18:12:59    177s]   VERIFY DRC ...... Sub-Area: {0.000 530.400 176.800 707.200} 19 of 36
[12/21 18:12:59    177s]   VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
[12/21 18:12:59    177s]   VERIFY DRC ...... Sub-Area: {176.800 530.400 353.600 707.200} 20 of 36
[12/21 18:12:59    177s]   VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
[12/21 18:12:59    177s]   VERIFY DRC ...... Sub-Area: {353.600 530.400 530.400 707.200} 21 of 36
[12/21 18:12:59    178s]   VERIFY DRC ...... Sub-Area : 21 complete 0 Viols.
[12/21 18:12:59    178s]   VERIFY DRC ...... Sub-Area: {530.400 530.400 707.200 707.200} 22 of 36
[12/21 18:13:00    178s]   VERIFY DRC ...... Sub-Area : 22 complete 0 Viols.
[12/21 18:13:00    178s]   VERIFY DRC ...... Sub-Area: {707.200 530.400 884.000 707.200} 23 of 36
[12/21 18:13:00    178s]   VERIFY DRC ...... Sub-Area : 23 complete 0 Viols.
[12/21 18:13:00    178s]   VERIFY DRC ...... Sub-Area: {884.000 530.400 1058.820 707.200} 24 of 36
[12/21 18:13:00    178s]   VERIFY DRC ...... Sub-Area : 24 complete 0 Viols.
[12/21 18:13:00    178s]   VERIFY DRC ...... Sub-Area: {0.000 707.200 176.800 884.000} 25 of 36
[12/21 18:13:00    178s]   VERIFY DRC ...... Sub-Area : 25 complete 0 Viols.
[12/21 18:13:00    178s]   VERIFY DRC ...... Sub-Area: {176.800 707.200 353.600 884.000} 26 of 36
[12/21 18:13:00    178s]   VERIFY DRC ...... Sub-Area : 26 complete 0 Viols.
[12/21 18:13:00    178s]   VERIFY DRC ...... Sub-Area: {353.600 707.200 530.400 884.000} 27 of 36
[12/21 18:13:00    178s]   VERIFY DRC ...... Sub-Area : 27 complete 0 Viols.
[12/21 18:13:00    178s]   VERIFY DRC ...... Sub-Area: {530.400 707.200 707.200 884.000} 28 of 36
[12/21 18:13:00    178s]   VERIFY DRC ...... Sub-Area : 28 complete 0 Viols.
[12/21 18:13:00    178s]   VERIFY DRC ...... Sub-Area: {707.200 707.200 884.000 884.000} 29 of 36
[12/21 18:13:00    178s]   VERIFY DRC ...... Sub-Area : 29 complete 0 Viols.
[12/21 18:13:00    178s]   VERIFY DRC ...... Sub-Area: {884.000 707.200 1058.820 884.000} 30 of 36
[12/21 18:13:00    178s]   VERIFY DRC ...... Sub-Area : 30 complete 0 Viols.
[12/21 18:13:00    178s]   VERIFY DRC ...... Sub-Area: {0.000 884.000 176.800 1058.620} 31 of 36
[12/21 18:13:00    178s]   VERIFY DRC ...... Sub-Area : 31 complete 0 Viols.
[12/21 18:13:00    178s]   VERIFY DRC ...... Sub-Area: {176.800 884.000 353.600 1058.620} 32 of 36
[12/21 18:13:00    178s]   VERIFY DRC ...... Sub-Area : 32 complete 0 Viols.
[12/21 18:13:00    178s]   VERIFY DRC ...... Sub-Area: {353.600 884.000 530.400 1058.620} 33 of 36
[12/21 18:13:00    178s]   VERIFY DRC ...... Sub-Area : 33 complete 0 Viols.
[12/21 18:13:00    178s]   VERIFY DRC ...... Sub-Area: {530.400 884.000 707.200 1058.620} 34 of 36
[12/21 18:13:00    178s]   VERIFY DRC ...... Sub-Area : 34 complete 0 Viols.
[12/21 18:13:00    178s]   VERIFY DRC ...... Sub-Area: {707.200 884.000 884.000 1058.620} 35 of 36
[12/21 18:13:00    178s]   VERIFY DRC ...... Sub-Area : 35 complete 0 Viols.
[12/21 18:13:00    178s]   VERIFY DRC ...... Sub-Area: {884.000 884.000 1058.820 1058.620} 36 of 36
[12/21 18:13:00    178s]   VERIFY DRC ...... Sub-Area : 36 complete 0 Viols.
[12/21 18:13:00    178s] 
[12/21 18:13:00    178s]   Verification Complete : 1 Viols.
[12/21 18:13:00    178s] 
[12/21 18:13:00    178s]  Violation Summary By Layer and Type:
[12/21 18:13:00    178s] 
[12/21 18:13:00    178s] 	         MetSpc   Totals
[12/21 18:13:00    178s] 	METAL4        1        1
[12/21 18:13:00    178s] 	Totals        1        1
[12/21 18:13:00    178s] 
[12/21 18:13:00    178s]  *** End Verify DRC (CPU: 0:00:02.0  ELAPSED TIME: 2.00  MEM: 46.0M) ***
[12/21 18:13:00    178s] 
[12/21 18:13:09    179s] <CMD> zoomBox 302.99000 297.77250 520.66950 492.64200
[12/21 18:13:10    179s] <CMD> zoomBox 361.13900 318.77050 474.76900 420.49350
[12/21 18:13:11    179s] <CMD> zoomBox 370.66400 322.21000 467.25000 408.67500
[12/21 18:13:12    179s] <CMD> selectRouteBlk -box 416.925 341.37 426.035 351.995 defLayerBlkName -layer VIA34
[12/21 18:13:31    181s] <CMD> deselectAll
[12/21 18:13:31    181s] <CMD> selectWire 426.1400 261.5800 428.1400 797.0400 4 VDD
[12/21 18:13:32    181s] <CMD> deselectAll
[12/21 18:13:32    181s] <CMD> selectWire 261.4700 346.3600 797.4000 350.3600 5 VDD
[12/21 18:13:33    181s] <CMD> deselectAll
[12/21 18:13:33    181s] <CMD> selectRouteBlk -box 416.925 341.37 426.035 351.995 defLayerBlkName -layer VIA34
[12/21 18:13:39    182s] <CMD> zoomBox 401.54650 335.23700 444.40300 373.60250
[12/21 18:13:39    182s] <CMD> zoomBox 413.20600 340.27100 435.57800 360.29850
[12/21 18:13:40    182s] <CMD> zoomBox 420.33750 343.61900 430.26450 352.50600
[12/21 18:13:41    182s] <CMD> zoomBox 423.06850 344.92650 428.25100 349.56600
[12/21 18:13:42    182s] <CMD> deselectAll
[12/21 18:13:42    182s] <CMD> selectMarker 426.0350 341.3700 426.1400 351.9950 4 1 2
[12/21 18:13:42    182s] <CMD> setLayerPreference violation -isVisible 1
[12/21 18:13:42    182s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[12/21 18:14:16    185s] <CMD> zoomBox 420.7225 336.0575 431.4525 357.3075
[12/21 18:14:19    185s] <CMD_INTERNAL> violationBrowserClose
[12/21 18:15:28    190s] <CMD> zoomBox 412.83100 335.00100 440.75750 360.00100
[12/21 18:15:30    191s] <CMD> deselectAll
[12/21 18:15:30    191s] <CMD> selectRouteBlk -box 416.925 341.37 426.035 351.995 defLayerBlkName -layer VIA34
[12/21 18:16:17    195s] <CMD> setSelectedRouteBlk 416.345 338.51 425.455 349.135 defLayerBlkName {{3 } {4 } {V4 }} {Undefined ALLNET} {} {}
[12/21 18:17:47    202s] <CMD> setSelectedRouteBlk 416.345 338.51 425.765 351.465 defLayerBlkName {{3 } {4 } {V4 }} {Undefined ALLNET} {} {}
[12/21 18:17:58    203s] <CMD> verify_drc
[12/21 18:17:58    203s]  *** Starting Verify DRC (MEM: 1613.6) ***
[12/21 18:17:58    203s] 
[12/21 18:17:58    203s] ### import design signature (50): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1845172242
[12/21 18:17:58    203s]   VERIFY DRC ...... Starting Verification
[12/21 18:17:58    203s]   VERIFY DRC ...... Initializing
[12/21 18:17:58    203s]   VERIFY DRC ...... Deleting Existing Violations
[12/21 18:17:58    203s]   VERIFY DRC ...... Creating Sub-Areas
[12/21 18:17:58    203s]   VERIFY DRC ...... Using new threading
[12/21 18:17:58    203s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 176.800 176.800} 1 of 36
[12/21 18:17:58    203s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[12/21 18:17:58    203s]   VERIFY DRC ...... Sub-Area: {176.800 0.000 353.600 176.800} 2 of 36
[12/21 18:17:58    203s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[12/21 18:17:58    203s]   VERIFY DRC ...... Sub-Area: {353.600 0.000 530.400 176.800} 3 of 36
[12/21 18:17:58    203s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[12/21 18:17:58    203s]   VERIFY DRC ...... Sub-Area: {530.400 0.000 707.200 176.800} 4 of 36
[12/21 18:17:58    203s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[12/21 18:17:58    203s]   VERIFY DRC ...... Sub-Area: {707.200 0.000 884.000 176.800} 5 of 36
[12/21 18:17:58    203s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[12/21 18:17:58    203s]   VERIFY DRC ...... Sub-Area: {884.000 0.000 1058.820 176.800} 6 of 36
[12/21 18:17:58    203s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[12/21 18:17:58    203s]   VERIFY DRC ...... Sub-Area: {0.000 176.800 176.800 353.600} 7 of 36
[12/21 18:17:58    203s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[12/21 18:17:58    203s]   VERIFY DRC ...... Sub-Area: {176.800 176.800 353.600 353.600} 8 of 36
[12/21 18:17:58    203s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[12/21 18:17:58    203s]   VERIFY DRC ...... Sub-Area: {353.600 176.800 530.400 353.600} 9 of 36
[12/21 18:17:58    203s]   VERIFY DRC ...... Sub-Area : 9 complete 1 Viols.
[12/21 18:17:58    203s]   VERIFY DRC ...... Sub-Area: {530.400 176.800 707.200 353.600} 10 of 36
[12/21 18:17:58    203s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[12/21 18:17:58    203s]   VERIFY DRC ...... Sub-Area: {707.200 176.800 884.000 353.600} 11 of 36
[12/21 18:17:58    203s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[12/21 18:17:58    203s]   VERIFY DRC ...... Sub-Area: {884.000 176.800 1058.820 353.600} 12 of 36
[12/21 18:17:58    203s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[12/21 18:17:58    203s]   VERIFY DRC ...... Sub-Area: {0.000 353.600 176.800 530.400} 13 of 36
[12/21 18:17:58    203s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[12/21 18:17:58    203s]   VERIFY DRC ...... Sub-Area: {176.800 353.600 353.600 530.400} 14 of 36
[12/21 18:17:58    203s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[12/21 18:17:58    203s]   VERIFY DRC ...... Sub-Area: {353.600 353.600 530.400 530.400} 15 of 36
[12/21 18:17:58    203s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[12/21 18:17:58    203s]   VERIFY DRC ...... Sub-Area: {530.400 353.600 707.200 530.400} 16 of 36
[12/21 18:17:58    204s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[12/21 18:17:58    204s]   VERIFY DRC ...... Sub-Area: {707.200 353.600 884.000 530.400} 17 of 36
[12/21 18:17:58    204s]   VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
[12/21 18:17:58    204s]   VERIFY DRC ...... Sub-Area: {884.000 353.600 1058.820 530.400} 18 of 36
[12/21 18:17:58    204s]   VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
[12/21 18:17:58    204s]   VERIFY DRC ...... Sub-Area: {0.000 530.400 176.800 707.200} 19 of 36
[12/21 18:17:58    204s]   VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
[12/21 18:17:58    204s]   VERIFY DRC ...... Sub-Area: {176.800 530.400 353.600 707.200} 20 of 36
[12/21 18:17:58    204s]   VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
[12/21 18:17:58    204s]   VERIFY DRC ...... Sub-Area: {353.600 530.400 530.400 707.200} 21 of 36
[12/21 18:17:59    204s]   VERIFY DRC ...... Sub-Area : 21 complete 0 Viols.
[12/21 18:17:59    204s]   VERIFY DRC ...... Sub-Area: {530.400 530.400 707.200 707.200} 22 of 36
[12/21 18:17:59    205s]   VERIFY DRC ...... Sub-Area : 22 complete 0 Viols.
[12/21 18:17:59    205s]   VERIFY DRC ...... Sub-Area: {707.200 530.400 884.000 707.200} 23 of 36
[12/21 18:17:59    205s]   VERIFY DRC ...... Sub-Area : 23 complete 0 Viols.
[12/21 18:17:59    205s]   VERIFY DRC ...... Sub-Area: {884.000 530.400 1058.820 707.200} 24 of 36
[12/21 18:17:59    205s]   VERIFY DRC ...... Sub-Area : 24 complete 0 Viols.
[12/21 18:17:59    205s]   VERIFY DRC ...... Sub-Area: {0.000 707.200 176.800 884.000} 25 of 36
[12/21 18:17:59    205s]   VERIFY DRC ...... Sub-Area : 25 complete 0 Viols.
[12/21 18:17:59    205s]   VERIFY DRC ...... Sub-Area: {176.800 707.200 353.600 884.000} 26 of 36
[12/21 18:17:59    205s]   VERIFY DRC ...... Sub-Area : 26 complete 0 Viols.
[12/21 18:17:59    205s]   VERIFY DRC ...... Sub-Area: {353.600 707.200 530.400 884.000} 27 of 36
[12/21 18:17:59    205s]   VERIFY DRC ...... Sub-Area : 27 complete 0 Viols.
[12/21 18:17:59    205s]   VERIFY DRC ...... Sub-Area: {530.400 707.200 707.200 884.000} 28 of 36
[12/21 18:18:00    205s]   VERIFY DRC ...... Sub-Area : 28 complete 0 Viols.
[12/21 18:18:00    205s]   VERIFY DRC ...... Sub-Area: {707.200 707.200 884.000 884.000} 29 of 36
[12/21 18:18:00    205s]   VERIFY DRC ...... Sub-Area : 29 complete 0 Viols.
[12/21 18:18:00    205s]   VERIFY DRC ...... Sub-Area: {884.000 707.200 1058.820 884.000} 30 of 36
[12/21 18:18:00    205s]   VERIFY DRC ...... Sub-Area : 30 complete 0 Viols.
[12/21 18:18:00    205s]   VERIFY DRC ...... Sub-Area: {0.000 884.000 176.800 1058.620} 31 of 36
[12/21 18:18:00    205s]   VERIFY DRC ...... Sub-Area : 31 complete 0 Viols.
[12/21 18:18:00    205s]   VERIFY DRC ...... Sub-Area: {176.800 884.000 353.600 1058.620} 32 of 36
[12/21 18:18:00    205s]   VERIFY DRC ...... Sub-Area : 32 complete 0 Viols.
[12/21 18:18:00    205s]   VERIFY DRC ...... Sub-Area: {353.600 884.000 530.400 1058.620} 33 of 36
[12/21 18:18:00    205s]   VERIFY DRC ...... Sub-Area : 33 complete 0 Viols.
[12/21 18:18:00    205s]   VERIFY DRC ...... Sub-Area: {530.400 884.000 707.200 1058.620} 34 of 36
[12/21 18:18:00    205s]   VERIFY DRC ...... Sub-Area : 34 complete 0 Viols.
[12/21 18:18:00    205s]   VERIFY DRC ...... Sub-Area: {707.200 884.000 884.000 1058.620} 35 of 36
[12/21 18:18:00    205s]   VERIFY DRC ...... Sub-Area : 35 complete 0 Viols.
[12/21 18:18:00    205s]   VERIFY DRC ...... Sub-Area: {884.000 884.000 1058.820 1058.620} 36 of 36
[12/21 18:18:00    205s]   VERIFY DRC ...... Sub-Area : 36 complete 0 Viols.
[12/21 18:18:00    205s] 
[12/21 18:18:00    205s]   Verification Complete : 1 Viols.
[12/21 18:18:00    205s] 
[12/21 18:18:00    205s]  Violation Summary By Layer and Type:
[12/21 18:18:00    205s] 
[12/21 18:18:00    205s] 	          Short   Totals
[12/21 18:18:00    205s] 	METAL4        1        1
[12/21 18:18:00    205s] 	Totals        1        1
[12/21 18:18:00    205s] 
[12/21 18:18:00    205s]  *** End Verify DRC (CPU: 0:00:01.9  ELAPSED TIME: 2.00  MEM: 1.0M) ***
[12/21 18:18:00    205s] 
[12/21 18:18:00    205s] <CMD> zoomBox 385.40700 310.78200 459.45400 377.07000
[12/21 18:18:04    205s] <CMD> zoomBox 397.46550 322.05600 442.94000 362.76550
[12/21 18:18:04    205s] <CMD> zoomBox 400.35100 324.74750 439.00450 359.35050
[12/21 18:18:06    205s] <CMD> zoomBox 405.49900 328.60500 433.42600 353.60550
[12/21 18:18:08    205s] <CMD> setDrawView place
[12/21 18:18:12    206s] <CMD> deselectAll
[12/21 18:18:12    206s] <CMD> selectWire 261.4700 346.3600 797.4000 350.3600 5 VDD
[12/21 18:18:14    206s] <CMD> deselectAll
[12/21 18:18:14    206s] <CMD> selectWire 253.2300 350.6000 805.6400 354.6000 5 VSS
[12/21 18:18:15    206s] <CMD> deselectAll
[12/21 18:18:15    206s] <CMD> selectWire 253.2300 350.6000 805.6400 354.6000 5 VSS
[12/21 18:18:15    206s] <CMD> deselectAll
[12/21 18:18:15    206s] <CMD> selectWire 261.4700 346.3600 797.4000 350.3600 5 VDD
[12/21 18:18:17    206s] <CMD> deselectAll
[12/21 18:18:17    206s] <CMD> selectRouteBlk -box 416.345 338.51 425.765 351.465 defLayerBlkName -layer VIA34
[12/21 18:18:42    208s] <CMD> setSelectedRouteBlk 416.345 338.51 425.345 350.51 defLayerBlkName {{3 } {4 } {V4 }} {Undefined ALLNET} {} {}
[12/21 18:19:01    210s] <CMD> setSelectedRouteBlk 416.345 338.51 425.765 351.465 defLayerBlkName {{3 } {4 } {V4 }} {Undefined ALLNET} {} {}
[12/21 18:19:10    211s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[12/21 18:19:10    211s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[12/21 18:19:10    211s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[12/21 18:19:10    211s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[12/21 18:19:10    211s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[12/21 18:19:10    211s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[12/21 18:19:10    211s] Running Native NanoRoute ...
[12/21 18:19:10    211s] <CMD> routeDesign -globalDetail -viaOpt -wireOpt
[12/21 18:19:10    211s] ### Time Record (routeDesign) is installed.
[12/21 18:19:10    211s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1194.02 (MB), peak = 1266.66 (MB)
[12/21 18:19:10    211s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[12/21 18:19:10    211s] #WARNING (NRIG-144) Cannot combine -viaOpt with -globalDetail option. The -viaOpt will be ignored.
[12/21 18:19:10    211s] **INFO: User settings:
[12/21 18:19:10    211s] setNanoRouteMode -drouteStartIteration                          0
[12/21 18:19:10    211s] setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
[12/21 18:19:10    211s] setNanoRouteMode -extractThirdPartyCompatible                   false
[12/21 18:19:10    211s] setNanoRouteMode -grouteExpTdStdDelay                           35.2
[12/21 18:19:10    211s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
[12/21 18:19:10    211s] setNanoRouteMode -routeAntennaCellName                          ANTENNA
[12/21 18:19:10    211s] setNanoRouteMode -routeInsertAntennaDiode                       true
[12/21 18:19:10    211s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
[12/21 18:19:10    211s] setNanoRouteMode -routeTdrEffort                                10
[12/21 18:19:10    211s] setNanoRouteMode -routeWithEco                                  true
[12/21 18:19:10    211s] setNanoRouteMode -routeWithSiDriven                             true
[12/21 18:19:10    211s] setNanoRouteMode -routeWithTimingDriven                         true
[12/21 18:19:10    211s] setNanoRouteMode -timingEngine                                  {}
[12/21 18:19:10    211s] setDesignMode -process                                          130
[12/21 18:19:10    211s] setExtractRCMode -coupled                                       true
[12/21 18:19:10    211s] setExtractRCMode -coupling_c_th                                 0.4
[12/21 18:19:10    211s] setExtractRCMode -engine                                        postRoute
[12/21 18:19:10    211s] setExtractRCMode -relative_c_th                                 1
[12/21 18:19:10    211s] setExtractRCMode -total_c_th                                    0
[12/21 18:19:10    211s] setDelayCalMode -enable_high_fanout                             true
[12/21 18:19:10    211s] setDelayCalMode -eng_copyNetPropToNewNet                        true
[12/21 18:19:10    211s] setDelayCalMode -engine                                         aae
[12/21 18:19:10    211s] setDelayCalMode -ignoreNetLoad                                  false
[12/21 18:19:10    211s] setDelayCalMode -SIAware                                        true
[12/21 18:19:10    211s] setSIMode -separate_delta_delay_on_data                         true
[12/21 18:19:10    211s] 
[12/21 18:19:10    211s] #**INFO: setDesignMode -flowEffort standard
[12/21 18:19:10    211s] #**INFO: multi-cut via swapping will not be performed after routing.
[12/21 18:19:10    211s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[12/21 18:19:10    211s] OPERPROF: Starting checkPlace at level 1, MEM:1607.7M
[12/21 18:19:10    211s] #spOpts: N=130 
[12/21 18:19:10    211s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1607.7M
[12/21 18:19:10    211s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1607.7M
[12/21 18:19:10    211s] Core basic site is TSM13SITE
[12/21 18:19:10    211s] SiteArray: non-trimmed site array dimensions = 110 x 884
[12/21 18:19:10    211s] SiteArray: use 450,560 bytes
[12/21 18:19:10    211s] SiteArray: current memory after site array memory allocation 1607.7M
[12/21 18:19:10    211s] SiteArray: FP blocked sites are writable
[12/21 18:19:10    211s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.010, MEM:1607.7M
[12/21 18:19:10    211s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.014, MEM:1607.7M
[12/21 18:19:10    211s] Begin checking placement ... (start mem=1607.7M, init mem=1607.7M)
[12/21 18:19:10    211s] 
[12/21 18:19:10    211s] Running CheckPlace using 1 thread in normal mode...
[12/21 18:19:10    211s] 
[12/21 18:19:10    211s] ...checkPlace normal is done!
[12/21 18:19:10    211s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1607.7M
[12/21 18:19:10    211s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.005, MEM:1607.7M
[12/21 18:19:10    211s] *info: Placed = 10791          (Fixed = 23)
[12/21 18:19:10    211s] *info: Unplaced = 0           
[12/21 18:19:10    211s] Placement Density:100.00%(135189/135189)
[12/21 18:19:10    211s] Placement Density (including fixed std cells):100.00%(135189/135189)
[12/21 18:19:10    211s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1607.7M
[12/21 18:19:10    211s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.002, MEM:1607.7M
[12/21 18:19:10    211s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1607.7M)
[12/21 18:19:10    211s] OPERPROF: Finished checkPlace at level 1, CPU:0.120, REAL:0.124, MEM:1607.7M
[12/21 18:19:10    211s] #WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
[12/21 18:19:10    211s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[12/21 18:19:10    211s] 
[12/21 18:19:10    211s] changeUseClockNetStatus Option :  -noFixedNetWires 
[12/21 18:19:10    211s] *** Changed status on (0) nets in Clock.
[12/21 18:19:10    211s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1607.7M) ***
[12/21 18:19:10    211s] 
[12/21 18:19:10    211s] globalDetailRoute
[12/21 18:19:10    211s] 
[12/21 18:19:10    211s] #WARNING (NRIF-78) The option routeWithEco combined with routeWithTimingDriven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
[12/21 18:19:10    211s] ### Time Record (globalDetailRoute) is installed.
[12/21 18:19:10    211s] #Start globalDetailRoute on Tue Dec 21 18:19:10 2021
[12/21 18:19:10    211s] #
[12/21 18:19:10    211s] ### Time Record (Pre Callback) is installed.
[12/21 18:19:10    211s] Closing parasitic data file '/tmp/innovus_temp_103038_cad29_d10013_jdXhMo/CHIP_103038_xgLAYs.rcdb.d': 6116 access done (mem: 1607.699M)
[12/21 18:19:10    211s] ### Time Record (Pre Callback) is uninstalled.
[12/21 18:19:10    211s] ### Time Record (DB Import) is installed.
[12/21 18:19:10    211s] ### Time Record (Timing Data Generation) is installed.
[12/21 18:19:10    211s] ### Time Record (Timing Data Generation) is uninstalled.
[12/21 18:19:10    211s] LayerId::1 widthSet size::4
[12/21 18:19:10    211s] LayerId::2 widthSet size::4
[12/21 18:19:10    211s] LayerId::3 widthSet size::4
[12/21 18:19:10    211s] LayerId::4 widthSet size::4
[12/21 18:19:10    211s] LayerId::5 widthSet size::4
[12/21 18:19:10    211s] LayerId::6 widthSet size::4
[12/21 18:19:10    211s] LayerId::7 widthSet size::5
[12/21 18:19:10    211s] LayerId::8 widthSet size::3
[12/21 18:19:10    211s] Initializing multi-corner capacitance tables ... 
[12/21 18:19:10    211s] Initializing multi-corner resistance tables ...
[12/21 18:19:10    211s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.288044 ; uaWl: 1.000000 ; uaWlH: 0.222382 ; aWlH: 0.000000 ; Pmax: 0.823100 ; wcR: 0.686400 ; newSi: 0.095200 ; pMod: 80 ; 
[12/21 18:19:10    211s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/CLK of net CLK because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 18:19:10    211s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/HALT of net HALT because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 18:19:10    211s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/RESET_ of net RESET_ because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 18:19:10    211s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/DoDCT of net DoDCT because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 18:19:10    211s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[11] of net X[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 18:19:10    211s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[10] of net X[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 18:19:10    211s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[9] of net X[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 18:19:10    211s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[8] of net X[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 18:19:10    211s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[7] of net X[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 18:19:10    211s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[6] of net X[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 18:19:10    211s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[5] of net X[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 18:19:10    211s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[4] of net X[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 18:19:10    211s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[3] of net X[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 18:19:10    211s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[2] of net X[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 18:19:10    211s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[1] of net X[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 18:19:10    211s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[0] of net X[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 18:19:10    211s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Z[11] of net Z[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 18:19:10    211s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Z[10] of net Z[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 18:19:10    211s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Z[9] of net Z[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 18:19:10    211s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Z[8] of net Z[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 18:19:10    211s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[12/21 18:19:10    211s] #To increase the message display limit, refer to the product command reference manual.
[12/21 18:19:10    211s] ### Net info: total nets: 6133
[12/21 18:19:10    211s] ### Net info: dirty nets: 0
[12/21 18:19:10    211s] ### Net info: marked as disconnected nets: 0
[12/21 18:19:10    211s] #num needed restored net=0
[12/21 18:19:10    211s] #need_extraction net=0 (total=6133)
[12/21 18:19:10    211s] ### Net info: fully routed nets: 6084
[12/21 18:19:10    211s] ### Net info: trivial (< 2 pins) nets: 49
[12/21 18:19:10    211s] ### Net info: unrouted nets: 0
[12/21 18:19:10    211s] ### Net info: re-extraction nets: 0
[12/21 18:19:10    211s] ### Net info: ignored nets: 0
[12/21 18:19:10    211s] ### Net info: skip routing nets: 0
[12/21 18:19:11    211s] #WARNING (NRDB-733) PIN CLK in CELL_VIEW CHIP does not have physical port.
[12/21 18:19:11    211s] #WARNING (NRDB-733) PIN DoDCT in CELL_VIEW CHIP does not have physical port.
[12/21 18:19:11    211s] #WARNING (NRDB-733) PIN HALT in CELL_VIEW CHIP does not have physical port.
[12/21 18:19:11    211s] #WARNING (NRDB-733) PIN Mode in CELL_VIEW CHIP does not have physical port.
[12/21 18:19:11    211s] #WARNING (NRDB-733) PIN RESET_ in CELL_VIEW CHIP does not have physical port.
[12/21 18:19:11    211s] #WARNING (NRDB-733) PIN SCAN_EN in CELL_VIEW CHIP does not have physical port.
[12/21 18:19:11    211s] #WARNING (NRDB-733) PIN SCAN_IN in CELL_VIEW CHIP does not have physical port.
[12/21 18:19:11    211s] #WARNING (NRDB-733) PIN SCAN_OUT in CELL_VIEW CHIP does not have physical port.
[12/21 18:19:11    211s] #WARNING (NRDB-733) PIN X[0] in CELL_VIEW CHIP does not have physical port.
[12/21 18:19:11    211s] #WARNING (NRDB-733) PIN X[10] in CELL_VIEW CHIP does not have physical port.
[12/21 18:19:11    211s] #WARNING (NRDB-733) PIN X[11] in CELL_VIEW CHIP does not have physical port.
[12/21 18:19:11    211s] #WARNING (NRDB-733) PIN X[1] in CELL_VIEW CHIP does not have physical port.
[12/21 18:19:11    211s] #WARNING (NRDB-733) PIN X[2] in CELL_VIEW CHIP does not have physical port.
[12/21 18:19:11    211s] #WARNING (NRDB-733) PIN X[3] in CELL_VIEW CHIP does not have physical port.
[12/21 18:19:11    211s] #WARNING (NRDB-733) PIN X[4] in CELL_VIEW CHIP does not have physical port.
[12/21 18:19:11    211s] #WARNING (NRDB-733) PIN X[5] in CELL_VIEW CHIP does not have physical port.
[12/21 18:19:11    211s] #WARNING (NRDB-733) PIN X[6] in CELL_VIEW CHIP does not have physical port.
[12/21 18:19:11    211s] #WARNING (NRDB-733) PIN X[7] in CELL_VIEW CHIP does not have physical port.
[12/21 18:19:11    211s] #WARNING (NRDB-733) PIN X[8] in CELL_VIEW CHIP does not have physical port.
[12/21 18:19:11    211s] #WARNING (NRDB-733) PIN X[9] in CELL_VIEW CHIP does not have physical port.
[12/21 18:19:11    211s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[12/21 18:19:11    211s] #To increase the message display limit, refer to the product command reference manual.
[12/21 18:19:11    211s] #WARNING (NRDB-976) The TRACK STEP 0.4100 for preferred direction tracks is smaller than the PITCH 0.6150 for LAYER METAL7. This will cause routability problems for NanoRoute.
[12/21 18:19:11    211s] ### import design signature (51): route=1682366433 flt_obj=0 vio=140564168 swire=282492057 shield_wire=1 net_attr=1467904569 dirty_area=810514675, del_dirty_area=0 cell=1132137381 placement=1936019036 pin_access=1845172242
[12/21 18:19:11    211s] ### Time Record (DB Import) is uninstalled.
[12/21 18:19:11    211s] #NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
[12/21 18:19:11    211s] #RTESIG:78da8dd13d6fc3201006e0cefd15a74b06576a528e8f188fa994d5ada2b46b4415e25872
[12/21 18:19:11    211s] #       20023cf4df17b56b6cca84748f0edebbc5f273b707e46c4d6c75634c1e09da3dcf17122b
[12/21 18:19:11    211s] #       c6857ce1ec984b1faff8b858bebd1f44a38141d5bb643b1b9e618c3640b429f5ae7bfa23
[12/21 18:19:11    211s] #       1bae01cd983c42956c70267cdf755a71389b215aa8bebc1fee1a128240a875fe513e509d
[12/21 18:19:11    211s] #       076fd284540a521867bb492eca4f2a6280dbf6b06bdb6d8e1053c8c509ca39e0a5ef2e25
[12/21 18:19:11    211s] #       d708c0988c3b9970cad6baf13a2525a0f3ceceaa7ac38a596b4d65d3d480bf032904d079
[12/21 18:19:11    211s] #       2654d83b6959de8056f21fa69e310f3f4c74cfc2
[12/21 18:19:11    211s] #
[12/21 18:19:11    211s] #Skip comparing routing design signature in db-snapshot flow
[12/21 18:19:11    211s] ### Time Record (Data Preparation) is installed.
[12/21 18:19:11    211s] #RTESIG:78da8dd2b16ec3201006e0ce7d8a13c9e04a4dca1d10e33195b2ba5594768da8421c4b2e
[12/21 18:19:11    211s] #       548087be7d51bac6264c48f789e37e582c3f777b60c4d7c8573f9ccb2342bba7bc41b1e2
[12/21 18:19:11    211s] #       24e40bf1632e7dbcb2c7c5f2edfd201a0d1caade25dbd9f00c63b401a24da977ddd33fd9
[12/21 18:19:11    211s] #       900666c6e41954c90667c2ef4da715c1d90cd142f5e5fd70d3a0100842adf38df282ea3c
[12/21 18:19:11    211s] #       789326a45290c2387b9a24516ea99003dbb6875ddb6ef30831855c9ca044c02e7d7729b9
[12/21 18:19:11    211s] #       46008bc9b89309a76cad1bbfa7a404e6bcb3b3ea1af1759042e37ac38ba1d41acba6a9ef
[12/21 18:19:11    211s] #       6ba8737858f820a865f9a9b49277987ac63cfc01978cdc77
[12/21 18:19:11    211s] #
[12/21 18:19:11    211s] ### Time Record (Data Preparation) is uninstalled.
[12/21 18:19:11    211s] ### Time Record (Data Preparation) is installed.
[12/21 18:19:11    211s] #Start routing data preparation on Tue Dec 21 18:19:11 2021
[12/21 18:19:11    211s] #
[12/21 18:19:11    211s] #Minimum voltage of a net in the design = 0.000.
[12/21 18:19:11    211s] #Maximum voltage of a net in the design = 1.320.
[12/21 18:19:11    211s] #Voltage range [0.000 - 1.320] has 6131 nets.
[12/21 18:19:11    211s] #Voltage range [1.080 - 1.320] has 1 net.
[12/21 18:19:11    211s] #Voltage range [0.000 - 0.000] has 1 net.
[12/21 18:19:11    211s] ### Time Record (Cell Pin Access) is installed.
[12/21 18:19:11    211s] ### Time Record (Cell Pin Access) is uninstalled.
[12/21 18:19:11    211s] # METAL1       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.36500
[12/21 18:19:11    211s] # METAL2       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
[12/21 18:19:11    211s] # METAL3       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
[12/21 18:19:11    211s] # METAL4       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
[12/21 18:19:11    211s] # METAL5       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
[12/21 18:19:11    211s] # METAL6       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
[12/21 18:19:11    211s] # METAL7       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
[12/21 18:19:11    211s] # METAL8       V   Track-Pitch = 1.15000    Line-2-Via Pitch = 0.95000
[12/21 18:19:11    211s] #Monitoring time of adding inner blkg by smac
[12/21 18:19:11    211s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1183.56 (MB), peak = 1266.66 (MB)
[12/21 18:19:11    211s] #Regenerating Ggrids automatically.
[12/21 18:19:11    211s] #Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.41000.
[12/21 18:19:11    211s] #Using automatically generated G-grids.
[12/21 18:19:11    211s] #Done routing data preparation.
[12/21 18:19:11    211s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1183.56 (MB), peak = 1266.66 (MB)
[12/21 18:19:11    211s] #
[12/21 18:19:11    211s] #Finished routing data preparation on Tue Dec 21 18:19:11 2021
[12/21 18:19:11    211s] #
[12/21 18:19:11    211s] #Cpu time = 00:00:00
[12/21 18:19:11    211s] #Elapsed time = 00:00:00
[12/21 18:19:11    211s] #Increased memory = 4.06 (MB)
[12/21 18:19:11    211s] #Total memory = 1183.56 (MB)
[12/21 18:19:11    211s] #Peak memory = 1266.66 (MB)
[12/21 18:19:11    211s] #
[12/21 18:19:11    211s] ### Time Record (Data Preparation) is uninstalled.
[12/21 18:19:11    211s] ### Time Record (Global Routing) is installed.
[12/21 18:19:11    211s] #
[12/21 18:19:11    211s] #Start global routing on Tue Dec 21 18:19:11 2021
[12/21 18:19:11    211s] #
[12/21 18:19:11    211s] #
[12/21 18:19:11    211s] #Start global routing initialization on Tue Dec 21 18:19:11 2021
[12/21 18:19:11    211s] #
[12/21 18:19:11    211s] #WARNING (NRGR-22) Design is already detail routed.
[12/21 18:19:11    211s] ### Time Record (Global Routing) is uninstalled.
[12/21 18:19:11    211s] ### Time Record (Data Preparation) is installed.
[12/21 18:19:11    211s] ### Time Record (Data Preparation) is uninstalled.
[12/21 18:19:11    211s] ### track-assign external-init starts on Tue Dec 21 18:19:11 2021 with memory = 1183.56 (MB), peak = 1266.66 (MB)
[12/21 18:19:11    211s] ### Time Record (Track Assignment) is installed.
[12/21 18:19:11    211s] ### Time Record (Track Assignment) is uninstalled.
[12/21 18:19:11    211s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[12/21 18:19:11    211s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/21 18:19:11    211s] #Cpu time = 00:00:00
[12/21 18:19:11    211s] #Elapsed time = 00:00:00
[12/21 18:19:11    211s] #Increased memory = 4.06 (MB)
[12/21 18:19:11    211s] #Total memory = 1183.56 (MB)
[12/21 18:19:11    211s] #Peak memory = 1266.66 (MB)
[12/21 18:19:11    211s] ### Time Record (Detail Routing) is installed.
[12/21 18:19:11    211s] ### max drc and si pitch = 5880 ( 2.94000 um) MT-safe pitch = 5600 ( 2.80000 um) patch pitch = 15640 ( 7.82000 um)
[12/21 18:19:11    212s] #
[12/21 18:19:11    212s] #Start Detail Routing..
[12/21 18:19:11    212s] #start initial detail routing ...
[12/21 18:19:11    212s] ### Design has 2 dirty nets, 6165 dirty-areas), has valid drcs
[12/21 18:19:11    212s] #   number of violations = 1
[12/21 18:19:11    212s] #
[12/21 18:19:11    212s] #    By Layer and Type :
[12/21 18:19:11    212s] #	          Short   Totals
[12/21 18:19:11    212s] #	METAL1        0        0
[12/21 18:19:11    212s] #	METAL2        0        0
[12/21 18:19:11    212s] #	METAL3        0        0
[12/21 18:19:11    212s] #	METAL4        1        1
[12/21 18:19:11    212s] #	Totals        1        1
[12/21 18:19:11    212s] #6165 out of 11621 instances (53.1%) need to be verified(marked ipoed), dirty area = 3.3%.
[12/21 18:19:15    216s] #   number of violations = 2
[12/21 18:19:15    216s] #
[12/21 18:19:15    216s] #    By Layer and Type :
[12/21 18:19:15    216s] #	          Short   Totals
[12/21 18:19:15    216s] #	METAL1        0        0
[12/21 18:19:15    216s] #	METAL2        0        0
[12/21 18:19:15    216s] #	METAL3        0        0
[12/21 18:19:15    216s] #	METAL4        2        2
[12/21 18:19:15    216s] #	Totals        2        2
[12/21 18:19:15    216s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1195.69 (MB), peak = 1266.66 (MB)
[12/21 18:19:16    216s] #start 1st optimization iteration ...
[12/21 18:19:16    216s] #   number of violations = 2
[12/21 18:19:16    216s] #
[12/21 18:19:16    216s] #    By Layer and Type :
[12/21 18:19:16    216s] #	          Short   Totals
[12/21 18:19:16    216s] #	METAL1        0        0
[12/21 18:19:16    216s] #	METAL2        0        0
[12/21 18:19:16    216s] #	METAL3        0        0
[12/21 18:19:16    216s] #	METAL4        2        2
[12/21 18:19:16    216s] #	Totals        2        2
[12/21 18:19:16    216s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1195.92 (MB), peak = 1266.66 (MB)
[12/21 18:19:16    216s] #start 2nd optimization iteration ...
[12/21 18:19:16    216s] #   number of violations = 2
[12/21 18:19:16    216s] #
[12/21 18:19:16    216s] #    By Layer and Type :
[12/21 18:19:16    216s] #	          Short   Totals
[12/21 18:19:16    216s] #	METAL1        0        0
[12/21 18:19:16    216s] #	METAL2        0        0
[12/21 18:19:16    216s] #	METAL3        0        0
[12/21 18:19:16    216s] #	METAL4        2        2
[12/21 18:19:16    216s] #	Totals        2        2
[12/21 18:19:16    216s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1195.92 (MB), peak = 1266.66 (MB)
[12/21 18:19:16    216s] #start 3rd optimization iteration ...
[12/21 18:19:16    216s] #   number of violations = 1
[12/21 18:19:16    216s] #
[12/21 18:19:16    216s] #    By Layer and Type :
[12/21 18:19:16    216s] #	          Short   Totals
[12/21 18:19:16    216s] #	METAL1        0        0
[12/21 18:19:16    216s] #	METAL2        0        0
[12/21 18:19:16    216s] #	METAL3        0        0
[12/21 18:19:16    216s] #	METAL4        1        1
[12/21 18:19:16    216s] #	Totals        1        1
[12/21 18:19:16    216s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1194.43 (MB), peak = 1266.66 (MB)
[12/21 18:19:16    216s] #start 4th optimization iteration ...
[12/21 18:19:16    216s] #   number of violations = 1
[12/21 18:19:16    216s] #
[12/21 18:19:16    216s] #    By Layer and Type :
[12/21 18:19:16    216s] #	          Short   Totals
[12/21 18:19:16    216s] #	METAL1        0        0
[12/21 18:19:16    216s] #	METAL2        0        0
[12/21 18:19:16    216s] #	METAL3        0        0
[12/21 18:19:16    216s] #	METAL4        1        1
[12/21 18:19:16    216s] #	Totals        1        1
[12/21 18:19:16    216s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1195.69 (MB), peak = 1266.66 (MB)
[12/21 18:19:16    216s] #start 5th optimization iteration ...
[12/21 18:19:16    216s] #   number of violations = 1
[12/21 18:19:16    216s] #
[12/21 18:19:16    216s] #    By Layer and Type :
[12/21 18:19:16    216s] #	          Short   Totals
[12/21 18:19:16    216s] #	METAL1        0        0
[12/21 18:19:16    216s] #	METAL2        0        0
[12/21 18:19:16    216s] #	METAL3        0        0
[12/21 18:19:16    216s] #	METAL4        1        1
[12/21 18:19:16    216s] #	Totals        1        1
[12/21 18:19:16    216s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1197.00 (MB), peak = 1266.66 (MB)
[12/21 18:19:16    216s] #start 6th optimization iteration ...
[12/21 18:19:16    216s] #   number of violations = 1
[12/21 18:19:16    216s] #
[12/21 18:19:16    216s] #    By Layer and Type :
[12/21 18:19:16    216s] #	          Short   Totals
[12/21 18:19:16    216s] #	METAL1        0        0
[12/21 18:19:16    216s] #	METAL2        0        0
[12/21 18:19:16    216s] #	METAL3        0        0
[12/21 18:19:16    216s] #	METAL4        1        1
[12/21 18:19:16    216s] #	Totals        1        1
[12/21 18:19:16    216s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1198.37 (MB), peak = 1266.66 (MB)
[12/21 18:19:16    216s] #start 7th optimization iteration ...
[12/21 18:19:16    216s] #   number of violations = 1
[12/21 18:19:16    216s] #
[12/21 18:19:16    216s] #    By Layer and Type :
[12/21 18:19:16    216s] #	          Short   Totals
[12/21 18:19:16    216s] #	METAL1        0        0
[12/21 18:19:16    216s] #	METAL2        0        0
[12/21 18:19:16    216s] #	METAL3        0        0
[12/21 18:19:16    216s] #	METAL4        1        1
[12/21 18:19:16    216s] #	Totals        1        1
[12/21 18:19:16    216s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1199.05 (MB), peak = 1266.66 (MB)
[12/21 18:19:16    216s] #start 8th optimization iteration ...
[12/21 18:19:16    217s] #   number of violations = 1
[12/21 18:19:16    217s] #
[12/21 18:19:16    217s] #    By Layer and Type :
[12/21 18:19:16    217s] #	          Short   Totals
[12/21 18:19:16    217s] #	METAL1        0        0
[12/21 18:19:16    217s] #	METAL2        0        0
[12/21 18:19:16    217s] #	METAL3        0        0
[12/21 18:19:16    217s] #	METAL4        1        1
[12/21 18:19:16    217s] #	Totals        1        1
[12/21 18:19:16    217s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1199.56 (MB), peak = 1266.66 (MB)
[12/21 18:19:16    217s] #start 9th optimization iteration ...
[12/21 18:19:16    217s] #   number of violations = 1
[12/21 18:19:16    217s] #
[12/21 18:19:16    217s] #    By Layer and Type :
[12/21 18:19:16    217s] #	          Short   Totals
[12/21 18:19:16    217s] #	METAL1        0        0
[12/21 18:19:16    217s] #	METAL2        0        0
[12/21 18:19:16    217s] #	METAL3        0        0
[12/21 18:19:16    217s] #	METAL4        1        1
[12/21 18:19:16    217s] #	Totals        1        1
[12/21 18:19:16    217s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1197.69 (MB), peak = 1266.66 (MB)
[12/21 18:19:16    217s] #start 10th optimization iteration ...
[12/21 18:19:16    217s] #   number of violations = 1
[12/21 18:19:16    217s] #
[12/21 18:19:16    217s] #    By Layer and Type :
[12/21 18:19:16    217s] #	          Short   Totals
[12/21 18:19:16    217s] #	METAL1        0        0
[12/21 18:19:16    217s] #	METAL2        0        0
[12/21 18:19:16    217s] #	METAL3        0        0
[12/21 18:19:16    217s] #	METAL4        1        1
[12/21 18:19:16    217s] #	Totals        1        1
[12/21 18:19:16    217s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1198.51 (MB), peak = 1266.66 (MB)
[12/21 18:19:16    217s] #start 11th optimization iteration ...
[12/21 18:19:16    217s] #   number of violations = 1
[12/21 18:19:16    217s] #
[12/21 18:19:16    217s] #    By Layer and Type :
[12/21 18:19:16    217s] #	          Short   Totals
[12/21 18:19:16    217s] #	METAL1        0        0
[12/21 18:19:16    217s] #	METAL2        0        0
[12/21 18:19:16    217s] #	METAL3        0        0
[12/21 18:19:16    217s] #	METAL4        1        1
[12/21 18:19:16    217s] #	Totals        1        1
[12/21 18:19:16    217s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1197.92 (MB), peak = 1266.66 (MB)
[12/21 18:19:16    217s] #start 12th optimization iteration ...
[12/21 18:19:16    217s] #   number of violations = 1
[12/21 18:19:16    217s] #
[12/21 18:19:16    217s] #    By Layer and Type :
[12/21 18:19:16    217s] #	          Short   Totals
[12/21 18:19:16    217s] #	METAL1        0        0
[12/21 18:19:16    217s] #	METAL2        0        0
[12/21 18:19:16    217s] #	METAL3        0        0
[12/21 18:19:16    217s] #	METAL4        1        1
[12/21 18:19:16    217s] #	Totals        1        1
[12/21 18:19:16    217s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1199.69 (MB), peak = 1266.66 (MB)
[12/21 18:19:16    217s] #start 13th optimization iteration ...
[12/21 18:19:16    217s] #   number of violations = 1
[12/21 18:19:16    217s] #
[12/21 18:19:16    217s] #    By Layer and Type :
[12/21 18:19:16    217s] #	          Short   Totals
[12/21 18:19:16    217s] #	METAL1        0        0
[12/21 18:19:16    217s] #	METAL2        0        0
[12/21 18:19:16    217s] #	METAL3        0        0
[12/21 18:19:16    217s] #	METAL4        1        1
[12/21 18:19:16    217s] #	Totals        1        1
[12/21 18:19:16    217s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1198.64 (MB), peak = 1266.66 (MB)
[12/21 18:19:16    217s] #start 14th optimization iteration ...
[12/21 18:19:16    217s] #   number of violations = 1
[12/21 18:19:16    217s] #
[12/21 18:19:16    217s] #    By Layer and Type :
[12/21 18:19:16    217s] #	          Short   Totals
[12/21 18:19:16    217s] #	METAL1        0        0
[12/21 18:19:16    217s] #	METAL2        0        0
[12/21 18:19:16    217s] #	METAL3        0        0
[12/21 18:19:16    217s] #	METAL4        1        1
[12/21 18:19:16    217s] #	Totals        1        1
[12/21 18:19:16    217s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1198.64 (MB), peak = 1266.66 (MB)
[12/21 18:19:16    217s] #start 15th optimization iteration ...
[12/21 18:19:16    217s] #   number of violations = 1
[12/21 18:19:16    217s] #
[12/21 18:19:16    217s] #    By Layer and Type :
[12/21 18:19:16    217s] #	          Short   Totals
[12/21 18:19:16    217s] #	METAL1        0        0
[12/21 18:19:16    217s] #	METAL2        0        0
[12/21 18:19:16    217s] #	METAL3        0        0
[12/21 18:19:16    217s] #	METAL4        1        1
[12/21 18:19:16    217s] #	Totals        1        1
[12/21 18:19:16    217s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1198.97 (MB), peak = 1266.66 (MB)
[12/21 18:19:16    217s] #start 16th optimization iteration ...
[12/21 18:19:16    217s] #   number of violations = 0
[12/21 18:19:16    217s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1197.61 (MB), peak = 1266.66 (MB)
[12/21 18:19:17    217s] #Complete Detail Routing.
[12/21 18:19:17    217s] #Total number of nets with non-default rule or having extra spacing = 24
[12/21 18:19:17    217s] #Total wire length = 215733 um.
[12/21 18:19:17    217s] #Total half perimeter of net bounding box = 188652 um.
[12/21 18:19:17    217s] #Total wire length on LAYER METAL1 = 9188 um.
[12/21 18:19:17    217s] #Total wire length on LAYER METAL2 = 74749 um.
[12/21 18:19:17    217s] #Total wire length on LAYER METAL3 = 80822 um.
[12/21 18:19:17    217s] #Total wire length on LAYER METAL4 = 39676 um.
[12/21 18:19:17    217s] #Total wire length on LAYER METAL5 = 10456 um.
[12/21 18:19:17    217s] #Total wire length on LAYER METAL6 = 843 um.
[12/21 18:19:17    217s] #Total wire length on LAYER METAL7 = 0 um.
[12/21 18:19:17    217s] #Total wire length on LAYER METAL8 = 0 um.
[12/21 18:19:17    217s] #Total number of vias = 40178
[12/21 18:19:17    217s] #Up-Via Summary (total 40178):
[12/21 18:19:17    217s] #           
[12/21 18:19:17    217s] #-----------------------
[12/21 18:19:17    217s] # METAL1          21090
[12/21 18:19:17    217s] # METAL2          15437
[12/21 18:19:17    217s] # METAL3           3254
[12/21 18:19:17    217s] # METAL4            353
[12/21 18:19:17    217s] # METAL5             44
[12/21 18:19:17    217s] #-----------------------
[12/21 18:19:17    217s] #                 40178 
[12/21 18:19:17    217s] #
[12/21 18:19:17    217s] #Total number of DRC violations = 0
[12/21 18:19:17    217s] ### Time Record (Detail Routing) is uninstalled.
[12/21 18:19:17    217s] #Cpu time = 00:00:06
[12/21 18:19:17    217s] #Elapsed time = 00:00:06
[12/21 18:19:17    217s] #Increased memory = 12.32 (MB)
[12/21 18:19:17    217s] #Total memory = 1195.88 (MB)
[12/21 18:19:17    217s] #Peak memory = 1266.66 (MB)
[12/21 18:19:17    217s] ### Time Record (Antenna Fixing) is installed.
[12/21 18:19:17    217s] #
[12/21 18:19:17    217s] #start routing for process antenna violation fix ...
[12/21 18:19:17    217s] ### max drc and si pitch = 5880 ( 2.94000 um) MT-safe pitch = 5600 ( 2.80000 um) patch pitch = 15640 ( 7.82000 um)
[12/21 18:19:17    217s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1197.61 (MB), peak = 1266.66 (MB)
[12/21 18:19:17    217s] #
[12/21 18:19:17    217s] #Total number of nets with non-default rule or having extra spacing = 24
[12/21 18:19:17    217s] #Total wire length = 215733 um.
[12/21 18:19:17    217s] #Total half perimeter of net bounding box = 188652 um.
[12/21 18:19:17    217s] #Total wire length on LAYER METAL1 = 9188 um.
[12/21 18:19:17    217s] #Total wire length on LAYER METAL2 = 74749 um.
[12/21 18:19:17    217s] #Total wire length on LAYER METAL3 = 80822 um.
[12/21 18:19:17    217s] #Total wire length on LAYER METAL4 = 39676 um.
[12/21 18:19:17    217s] #Total wire length on LAYER METAL5 = 10456 um.
[12/21 18:19:17    217s] #Total wire length on LAYER METAL6 = 843 um.
[12/21 18:19:17    217s] #Total wire length on LAYER METAL7 = 0 um.
[12/21 18:19:17    217s] #Total wire length on LAYER METAL8 = 0 um.
[12/21 18:19:17    217s] #Total number of vias = 40178
[12/21 18:19:17    217s] #Up-Via Summary (total 40178):
[12/21 18:19:17    217s] #           
[12/21 18:19:17    217s] #-----------------------
[12/21 18:19:17    217s] # METAL1          21090
[12/21 18:19:17    217s] # METAL2          15437
[12/21 18:19:17    217s] # METAL3           3254
[12/21 18:19:17    217s] # METAL4            353
[12/21 18:19:17    217s] # METAL5             44
[12/21 18:19:17    217s] #-----------------------
[12/21 18:19:17    217s] #                 40178 
[12/21 18:19:17    217s] #
[12/21 18:19:17    217s] #Total number of DRC violations = 0
[12/21 18:19:17    217s] #Total number of process antenna violations = 0
[12/21 18:19:17    217s] #Total number of net violated process antenna rule = 0 ant fix stage
[12/21 18:19:17    217s] #
[12/21 18:19:17    218s] #
[12/21 18:19:17    218s] #Total number of nets with non-default rule or having extra spacing = 24
[12/21 18:19:17    218s] #Total wire length = 215733 um.
[12/21 18:19:17    218s] #Total half perimeter of net bounding box = 188652 um.
[12/21 18:19:17    218s] #Total wire length on LAYER METAL1 = 9188 um.
[12/21 18:19:17    218s] #Total wire length on LAYER METAL2 = 74749 um.
[12/21 18:19:17    218s] #Total wire length on LAYER METAL3 = 80822 um.
[12/21 18:19:17    218s] #Total wire length on LAYER METAL4 = 39676 um.
[12/21 18:19:17    218s] #Total wire length on LAYER METAL5 = 10456 um.
[12/21 18:19:17    218s] #Total wire length on LAYER METAL6 = 843 um.
[12/21 18:19:17    218s] #Total wire length on LAYER METAL7 = 0 um.
[12/21 18:19:17    218s] #Total wire length on LAYER METAL8 = 0 um.
[12/21 18:19:17    218s] #Total number of vias = 40178
[12/21 18:19:17    218s] #Up-Via Summary (total 40178):
[12/21 18:19:17    218s] #           
[12/21 18:19:17    218s] #-----------------------
[12/21 18:19:17    218s] # METAL1          21090
[12/21 18:19:17    218s] # METAL2          15437
[12/21 18:19:17    218s] # METAL3           3254
[12/21 18:19:17    218s] # METAL4            353
[12/21 18:19:17    218s] # METAL5             44
[12/21 18:19:17    218s] #-----------------------
[12/21 18:19:17    218s] #                 40178 
[12/21 18:19:17    218s] #
[12/21 18:19:17    218s] #Total number of DRC violations = 0
[12/21 18:19:17    218s] #Total number of process antenna violations = 0
[12/21 18:19:17    218s] #Total number of net violated process antenna rule = 0 ant fix stage
[12/21 18:19:17    218s] #
[12/21 18:19:17    218s] ### Time Record (Antenna Fixing) is uninstalled.
[12/21 18:19:18    218s] ### Time Record (Post Route Wire Spreading) is installed.
[12/21 18:19:18    218s] ### max drc and si pitch = 5880 ( 2.94000 um) MT-safe pitch = 5600 ( 2.80000 um) patch pitch = 15640 ( 7.82000 um)
[12/21 18:19:18    218s] #
[12/21 18:19:18    218s] #Start Post Route wire spreading..
[12/21 18:19:18    218s] ### max drc and si pitch = 5880 ( 2.94000 um) MT-safe pitch = 5600 ( 2.80000 um) patch pitch = 15640 ( 7.82000 um)
[12/21 18:19:18    219s] #
[12/21 18:19:18    219s] #Start DRC checking..
[12/21 18:19:22    223s] #   number of violations = 0
[12/21 18:19:22    223s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1195.50 (MB), peak = 1266.66 (MB)
[12/21 18:19:22    223s] #CELL_VIEW CHIP,init has no DRC violation.
[12/21 18:19:22    223s] #Total number of DRC violations = 0
[12/21 18:19:22    223s] #Total number of process antenna violations = 0
[12/21 18:19:22    223s] #Total number of net violated process antenna rule = 0 ant fix stage
[12/21 18:19:22    223s] #
[12/21 18:19:22    223s] #Start data preparation for wire spreading...
[12/21 18:19:22    223s] #
[12/21 18:19:22    223s] #Data preparation is done on Tue Dec 21 18:19:22 2021
[12/21 18:19:22    223s] #
[12/21 18:19:23    223s] ### track-assign engine-init starts on Tue Dec 21 18:19:23 2021 with memory = 1195.50 (MB), peak = 1266.66 (MB)
[12/21 18:19:23    223s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[12/21 18:19:23    223s] #
[12/21 18:19:23    223s] #Start Post Route Wire Spread.
[12/21 18:19:23    224s] #Done with 411 horizontal wires in 11 hboxes and 228 vertical wires in 11 hboxes.
[12/21 18:19:23    224s] #Complete Post Route Wire Spread.
[12/21 18:19:23    224s] #
[12/21 18:19:23    224s] #Total number of nets with non-default rule or having extra spacing = 24
[12/21 18:19:23    224s] #Total wire length = 215955 um.
[12/21 18:19:23    224s] #Total half perimeter of net bounding box = 188652 um.
[12/21 18:19:23    224s] #Total wire length on LAYER METAL1 = 9189 um.
[12/21 18:19:23    224s] #Total wire length on LAYER METAL2 = 74820 um.
[12/21 18:19:23    224s] #Total wire length on LAYER METAL3 = 80927 um.
[12/21 18:19:23    224s] #Total wire length on LAYER METAL4 = 39716 um.
[12/21 18:19:23    224s] #Total wire length on LAYER METAL5 = 10460 um.
[12/21 18:19:23    224s] #Total wire length on LAYER METAL6 = 843 um.
[12/21 18:19:23    224s] #Total wire length on LAYER METAL7 = 0 um.
[12/21 18:19:23    224s] #Total wire length on LAYER METAL8 = 0 um.
[12/21 18:19:23    224s] #Total number of vias = 40178
[12/21 18:19:23    224s] #Up-Via Summary (total 40178):
[12/21 18:19:23    224s] #           
[12/21 18:19:23    224s] #-----------------------
[12/21 18:19:23    224s] # METAL1          21090
[12/21 18:19:23    224s] # METAL2          15437
[12/21 18:19:23    224s] # METAL3           3254
[12/21 18:19:23    224s] # METAL4            353
[12/21 18:19:23    224s] # METAL5             44
[12/21 18:19:23    224s] #-----------------------
[12/21 18:19:23    224s] #                 40178 
[12/21 18:19:23    224s] #
[12/21 18:19:23    224s] ### max drc and si pitch = 5880 ( 2.94000 um) MT-safe pitch = 5600 ( 2.80000 um) patch pitch = 15640 ( 7.82000 um)
[12/21 18:19:23    224s] #
[12/21 18:19:23    224s] #Start DRC checking..
[12/21 18:19:29    229s] #   number of violations = 0
[12/21 18:19:29    229s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1197.67 (MB), peak = 1266.66 (MB)
[12/21 18:19:29    229s] #CELL_VIEW CHIP,init has no DRC violation.
[12/21 18:19:29    229s] #Total number of DRC violations = 0
[12/21 18:19:29    229s] #Total number of process antenna violations = 0
[12/21 18:19:29    229s] #Total number of net violated process antenna rule = 0 ant fix stage
[12/21 18:19:29    229s] #   number of violations = 0
[12/21 18:19:29    229s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1197.67 (MB), peak = 1266.66 (MB)
[12/21 18:19:29    229s] #CELL_VIEW CHIP,init has no DRC violation.
[12/21 18:19:29    229s] #Total number of DRC violations = 0
[12/21 18:19:29    229s] #Total number of process antenna violations = 0
[12/21 18:19:29    229s] #Total number of net violated process antenna rule = 0 ant fix stage
[12/21 18:19:29    229s] #Post Route wire spread is done.
[12/21 18:19:29    229s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[12/21 18:19:29    229s] #Total number of nets with non-default rule or having extra spacing = 24
[12/21 18:19:29    229s] #Total wire length = 215955 um.
[12/21 18:19:29    229s] #Total half perimeter of net bounding box = 188652 um.
[12/21 18:19:29    229s] #Total wire length on LAYER METAL1 = 9189 um.
[12/21 18:19:29    229s] #Total wire length on LAYER METAL2 = 74820 um.
[12/21 18:19:29    229s] #Total wire length on LAYER METAL3 = 80927 um.
[12/21 18:19:29    229s] #Total wire length on LAYER METAL4 = 39716 um.
[12/21 18:19:29    229s] #Total wire length on LAYER METAL5 = 10460 um.
[12/21 18:19:29    229s] #Total wire length on LAYER METAL6 = 843 um.
[12/21 18:19:29    229s] #Total wire length on LAYER METAL7 = 0 um.
[12/21 18:19:29    229s] #Total wire length on LAYER METAL8 = 0 um.
[12/21 18:19:29    229s] #Total number of vias = 40178
[12/21 18:19:29    229s] #Up-Via Summary (total 40178):
[12/21 18:19:29    229s] #           
[12/21 18:19:29    229s] #-----------------------
[12/21 18:19:29    229s] # METAL1          21090
[12/21 18:19:29    229s] # METAL2          15437
[12/21 18:19:29    229s] # METAL3           3254
[12/21 18:19:29    229s] # METAL4            353
[12/21 18:19:29    229s] # METAL5             44
[12/21 18:19:29    229s] #-----------------------
[12/21 18:19:29    229s] #                 40178 
[12/21 18:19:29    229s] #
[12/21 18:19:29    229s] #detailRoute Statistics:
[12/21 18:19:29    229s] #Cpu time = 00:00:18
[12/21 18:19:29    229s] #Elapsed time = 00:00:18
[12/21 18:19:29    229s] #Increased memory = 12.38 (MB)
[12/21 18:19:29    229s] #Total memory = 1195.94 (MB)
[12/21 18:19:29    229s] #Peak memory = 1266.66 (MB)
[12/21 18:19:29    229s] #Skip updating routing design signature in db-snapshot flow
[12/21 18:19:29    229s] ### global_detail_route design signature (105): route=532806997 flt_obj=0 vio=1905142130 shield_wire=1
[12/21 18:19:29    229s] ### Time Record (DB Export) is installed.
[12/21 18:19:29    229s] ### export design design signature (106): route=532806997 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1761045235 dirty_area=0, del_dirty_area=0 cell=1132137381 placement=1936019036 pin_access=1312830159
[12/21 18:19:29    230s] ### Time Record (DB Export) is uninstalled.
[12/21 18:19:29    230s] ### Time Record (Post Callback) is installed.
[12/21 18:19:29    230s] ### Time Record (Post Callback) is uninstalled.
[12/21 18:19:29    230s] #
[12/21 18:19:29    230s] #globalDetailRoute statistics:
[12/21 18:19:29    230s] #Cpu time = 00:00:19
[12/21 18:19:29    230s] #Elapsed time = 00:00:19
[12/21 18:19:29    230s] #Increased memory = -7.16 (MB)
[12/21 18:19:29    230s] #Total memory = 1187.37 (MB)
[12/21 18:19:29    230s] #Peak memory = 1266.66 (MB)
[12/21 18:19:29    230s] #Number of warnings = 45
[12/21 18:19:29    230s] #Total number of warnings = 140
[12/21 18:19:29    230s] #Number of fails = 0
[12/21 18:19:29    230s] #Total number of fails = 0
[12/21 18:19:29    230s] #Complete globalDetailRoute on Tue Dec 21 18:19:29 2021
[12/21 18:19:29    230s] #
[12/21 18:19:29    230s] ### import design signature (107): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1312830159
[12/21 18:19:29    230s] ### Time Record (globalDetailRoute) is uninstalled.
[12/21 18:19:29    230s] #Default setup view is reset to av_func_mode_max.
[12/21 18:19:29    230s] 
[12/21 18:19:29    230s] detailRoute
[12/21 18:19:29    230s] 
[12/21 18:19:29    230s] #WARNING (NRIF-78) The option routeWithEco combined with routeWithTimingDriven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
[12/21 18:19:29    230s] ### Time Record (detailRoute) is installed.
[12/21 18:19:29    230s] #Start detailRoute on Tue Dec 21 18:19:29 2021
[12/21 18:19:29    230s] #
[12/21 18:19:29    230s] ### Time Record (Pre Callback) is installed.
[12/21 18:19:29    230s] ### Time Record (Pre Callback) is uninstalled.
[12/21 18:19:29    230s] ### Time Record (DB Import) is installed.
[12/21 18:19:29    230s] ### Time Record (Timing Data Generation) is installed.
[12/21 18:19:29    230s] ### Time Record (Timing Data Generation) is uninstalled.
[12/21 18:19:29    230s] LayerId::1 widthSet size::4
[12/21 18:19:29    230s] LayerId::2 widthSet size::4
[12/21 18:19:29    230s] LayerId::3 widthSet size::4
[12/21 18:19:29    230s] LayerId::4 widthSet size::4
[12/21 18:19:29    230s] LayerId::5 widthSet size::4
[12/21 18:19:29    230s] LayerId::6 widthSet size::4
[12/21 18:19:29    230s] LayerId::7 widthSet size::5
[12/21 18:19:29    230s] LayerId::8 widthSet size::3
[12/21 18:19:29    230s] Initializing multi-corner capacitance tables ... 
[12/21 18:19:29    230s] Initializing multi-corner resistance tables ...
[12/21 18:19:29    230s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.288634 ; uaWl: 1.000000 ; uaWlH: 0.222354 ; aWlH: 0.000000 ; Pmax: 0.823100 ; wcR: 0.686400 ; newSi: 0.095200 ; pMod: 80 ; 
[12/21 18:19:29    230s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/CLK of net CLK because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 18:19:29    230s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/HALT of net HALT because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 18:19:29    230s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/RESET_ of net RESET_ because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 18:19:29    230s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/DoDCT of net DoDCT because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 18:19:29    230s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[11] of net X[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 18:19:29    230s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[10] of net X[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 18:19:29    230s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[9] of net X[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 18:19:29    230s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[8] of net X[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 18:19:29    230s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[7] of net X[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 18:19:29    230s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[6] of net X[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 18:19:29    230s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[5] of net X[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 18:19:29    230s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[4] of net X[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 18:19:29    230s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[3] of net X[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 18:19:29    230s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[2] of net X[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 18:19:29    230s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[1] of net X[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 18:19:29    230s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[0] of net X[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 18:19:29    230s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Z[11] of net Z[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 18:19:29    230s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Z[10] of net Z[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 18:19:29    230s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Z[9] of net Z[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 18:19:29    230s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Z[8] of net Z[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 18:19:29    230s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[12/21 18:19:29    230s] #To increase the message display limit, refer to the product command reference manual.
[12/21 18:19:29    230s] ### Net info: total nets: 6133
[12/21 18:19:29    230s] ### Net info: dirty nets: 0
[12/21 18:19:29    230s] ### Net info: marked as disconnected nets: 0
[12/21 18:19:30    230s] #num needed restored net=0
[12/21 18:19:30    230s] #need_extraction net=0 (total=6133)
[12/21 18:19:30    230s] ### Net info: fully routed nets: 6084
[12/21 18:19:30    230s] ### Net info: trivial (< 2 pins) nets: 49
[12/21 18:19:30    230s] ### Net info: unrouted nets: 0
[12/21 18:19:30    230s] ### Net info: re-extraction nets: 0
[12/21 18:19:30    230s] ### Net info: ignored nets: 0
[12/21 18:19:30    230s] ### Net info: skip routing nets: 0
[12/21 18:19:30    230s] #WARNING (NRDB-733) PIN CLK in CELL_VIEW CHIP does not have physical port.
[12/21 18:19:30    230s] #WARNING (NRDB-733) PIN DoDCT in CELL_VIEW CHIP does not have physical port.
[12/21 18:19:30    230s] #WARNING (NRDB-733) PIN HALT in CELL_VIEW CHIP does not have physical port.
[12/21 18:19:30    230s] #WARNING (NRDB-733) PIN Mode in CELL_VIEW CHIP does not have physical port.
[12/21 18:19:30    230s] #WARNING (NRDB-733) PIN RESET_ in CELL_VIEW CHIP does not have physical port.
[12/21 18:19:30    230s] #WARNING (NRDB-733) PIN SCAN_EN in CELL_VIEW CHIP does not have physical port.
[12/21 18:19:30    230s] #WARNING (NRDB-733) PIN SCAN_IN in CELL_VIEW CHIP does not have physical port.
[12/21 18:19:30    230s] #WARNING (NRDB-733) PIN SCAN_OUT in CELL_VIEW CHIP does not have physical port.
[12/21 18:19:30    230s] #WARNING (NRDB-733) PIN X[0] in CELL_VIEW CHIP does not have physical port.
[12/21 18:19:30    230s] #WARNING (NRDB-733) PIN X[10] in CELL_VIEW CHIP does not have physical port.
[12/21 18:19:30    230s] #WARNING (NRDB-733) PIN X[11] in CELL_VIEW CHIP does not have physical port.
[12/21 18:19:30    230s] #WARNING (NRDB-733) PIN X[1] in CELL_VIEW CHIP does not have physical port.
[12/21 18:19:30    230s] #WARNING (NRDB-733) PIN X[2] in CELL_VIEW CHIP does not have physical port.
[12/21 18:19:30    230s] #WARNING (NRDB-733) PIN X[3] in CELL_VIEW CHIP does not have physical port.
[12/21 18:19:30    230s] #WARNING (NRDB-733) PIN X[4] in CELL_VIEW CHIP does not have physical port.
[12/21 18:19:30    230s] #WARNING (NRDB-733) PIN X[5] in CELL_VIEW CHIP does not have physical port.
[12/21 18:19:30    230s] #WARNING (NRDB-733) PIN X[6] in CELL_VIEW CHIP does not have physical port.
[12/21 18:19:30    230s] #WARNING (NRDB-733) PIN X[7] in CELL_VIEW CHIP does not have physical port.
[12/21 18:19:30    230s] #WARNING (NRDB-733) PIN X[8] in CELL_VIEW CHIP does not have physical port.
[12/21 18:19:30    230s] #WARNING (NRDB-733) PIN X[9] in CELL_VIEW CHIP does not have physical port.
[12/21 18:19:30    230s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[12/21 18:19:30    230s] #To increase the message display limit, refer to the product command reference manual.
[12/21 18:19:30    230s] #WARNING (NRDB-976) The TRACK STEP 0.4100 for preferred direction tracks is smaller than the PITCH 0.6150 for LAYER METAL7. This will cause routability problems for NanoRoute.
[12/21 18:19:30    230s] ### import design signature (108): route=286044656 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2138066342 dirty_area=0, del_dirty_area=0 cell=1132137381 placement=1936019036 pin_access=1312830159
[12/21 18:19:30    230s] ### Time Record (DB Import) is uninstalled.
[12/21 18:19:30    230s] #NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
[12/21 18:19:30    230s] #RTESIG:78da8dd23b6fc3201000e0cefd152792c1951a97e311f0984a59dd2a4abb4654218e2507
[12/21 18:19:30    230s] #       22c043ff7d51ba3a264c48f7e9b8078be5f7760784d11ae9ea4aa93820b43b962fc85794
[12/21 18:19:30    230s] #       71f1c6e82187bedec9f362f9f1b947a6016b7a3b509d066fd22b8cd1068836a5de752fff
[12/21 18:19:30    230s] #       8e371a32e85db29d0d93649d531133264fa04a3638137e279d960c4e668816aa1fef8749
[12/21 18:19:30    230s] #       839c237059b36261c8a58414c6d96c82f1f2931229904dbbdfb6ed26b71053c8c13b9431
[12/21 18:19:30    230s] #       20e7be3b975cc381c464dcd18463b6d68d977b520071ded959a5d6b4d8abd258360d7da8
[12/21 18:19:30    230s] #       7ed52820b7c115a0ceb3c3c2ff402dca9bd2523c60d48c79fa03f6c5e73a
[12/21 18:19:30    230s] #
[12/21 18:19:30    230s] ### Time Record (Data Preparation) is installed.
[12/21 18:19:30    230s] #Start routing data preparation on Tue Dec 21 18:19:30 2021
[12/21 18:19:30    230s] #
[12/21 18:19:30    230s] #Minimum voltage of a net in the design = 0.000.
[12/21 18:19:30    230s] #Maximum voltage of a net in the design = 1.320.
[12/21 18:19:30    230s] #Voltage range [0.000 - 1.320] has 6131 nets.
[12/21 18:19:30    230s] #Voltage range [1.080 - 1.320] has 1 net.
[12/21 18:19:30    230s] #Voltage range [0.000 - 0.000] has 1 net.
[12/21 18:19:30    230s] ### Time Record (Cell Pin Access) is installed.
[12/21 18:19:30    230s] ### Time Record (Cell Pin Access) is uninstalled.
[12/21 18:19:30    230s] # METAL1       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.36500
[12/21 18:19:30    230s] # METAL2       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
[12/21 18:19:30    230s] # METAL3       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
[12/21 18:19:30    230s] # METAL4       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
[12/21 18:19:30    230s] # METAL5       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
[12/21 18:19:30    230s] # METAL6       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
[12/21 18:19:30    230s] # METAL7       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
[12/21 18:19:30    230s] # METAL8       V   Track-Pitch = 1.15000    Line-2-Via Pitch = 0.95000
[12/21 18:19:30    230s] #Monitoring time of adding inner blkg by smac
[12/21 18:19:30    230s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1159.89 (MB), peak = 1266.66 (MB)
[12/21 18:19:30    230s] #Regenerating Ggrids automatically.
[12/21 18:19:30    230s] #Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.41000.
[12/21 18:19:30    230s] #Using automatically generated G-grids.
[12/21 18:19:30    230s] #Done routing data preparation.
[12/21 18:19:30    230s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1159.89 (MB), peak = 1266.66 (MB)
[12/21 18:19:30    230s] ### Time Record (Data Preparation) is uninstalled.
[12/21 18:19:30    230s] ### Time Record (Detail Routing) is installed.
[12/21 18:19:30    230s] ### max drc and si pitch = 5880 ( 2.94000 um) MT-safe pitch = 5600 ( 2.80000 um) patch pitch = 15640 ( 7.82000 um)
[12/21 18:19:30    231s] #
[12/21 18:19:30    231s] #Start Detail Routing..
[12/21 18:19:30    231s] #start initial detail routing ...
[12/21 18:19:30    231s] ### Design has 0 dirty nets, has valid drcs
[12/21 18:19:30    231s] #   number of violations = 0
[12/21 18:19:30    231s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1161.88 (MB), peak = 1266.66 (MB)
[12/21 18:19:30    231s] #Complete Detail Routing.
[12/21 18:19:30    231s] #Total number of nets with non-default rule or having extra spacing = 24
[12/21 18:19:30    231s] #Total wire length = 215955 um.
[12/21 18:19:30    231s] #Total half perimeter of net bounding box = 188652 um.
[12/21 18:19:30    231s] #Total wire length on LAYER METAL1 = 9189 um.
[12/21 18:19:30    231s] #Total wire length on LAYER METAL2 = 74820 um.
[12/21 18:19:30    231s] #Total wire length on LAYER METAL3 = 80927 um.
[12/21 18:19:30    231s] #Total wire length on LAYER METAL4 = 39716 um.
[12/21 18:19:30    231s] #Total wire length on LAYER METAL5 = 10460 um.
[12/21 18:19:30    231s] #Total wire length on LAYER METAL6 = 843 um.
[12/21 18:19:30    231s] #Total wire length on LAYER METAL7 = 0 um.
[12/21 18:19:30    231s] #Total wire length on LAYER METAL8 = 0 um.
[12/21 18:19:30    231s] #Total number of vias = 40178
[12/21 18:19:30    231s] #Up-Via Summary (total 40178):
[12/21 18:19:30    231s] #           
[12/21 18:19:30    231s] #-----------------------
[12/21 18:19:30    231s] # METAL1          21090
[12/21 18:19:30    231s] # METAL2          15437
[12/21 18:19:30    231s] # METAL3           3254
[12/21 18:19:30    231s] # METAL4            353
[12/21 18:19:30    231s] # METAL5             44
[12/21 18:19:30    231s] #-----------------------
[12/21 18:19:30    231s] #                 40178 
[12/21 18:19:30    231s] #
[12/21 18:19:30    231s] #Total number of DRC violations = 0
[12/21 18:19:30    231s] ### Time Record (Detail Routing) is uninstalled.
[12/21 18:19:30    231s] #Cpu time = 00:00:01
[12/21 18:19:30    231s] #Elapsed time = 00:00:01
[12/21 18:19:30    231s] #Increased memory = 4.11 (MB)
[12/21 18:19:30    231s] #Total memory = 1160.14 (MB)
[12/21 18:19:30    231s] #Peak memory = 1266.66 (MB)
[12/21 18:19:30    231s] ### Time Record (Antenna Fixing) is installed.
[12/21 18:19:30    231s] #
[12/21 18:19:30    231s] #start routing for process antenna violation fix ...
[12/21 18:19:30    231s] ### max drc and si pitch = 5880 ( 2.94000 um) MT-safe pitch = 5600 ( 2.80000 um) patch pitch = 15640 ( 7.82000 um)
[12/21 18:19:31    231s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1161.88 (MB), peak = 1266.66 (MB)
[12/21 18:19:31    231s] #
[12/21 18:19:31    231s] #Total number of nets with non-default rule or having extra spacing = 24
[12/21 18:19:31    231s] #Total wire length = 215955 um.
[12/21 18:19:31    231s] #Total half perimeter of net bounding box = 188652 um.
[12/21 18:19:31    231s] #Total wire length on LAYER METAL1 = 9189 um.
[12/21 18:19:31    231s] #Total wire length on LAYER METAL2 = 74820 um.
[12/21 18:19:31    231s] #Total wire length on LAYER METAL3 = 80927 um.
[12/21 18:19:31    231s] #Total wire length on LAYER METAL4 = 39716 um.
[12/21 18:19:31    231s] #Total wire length on LAYER METAL5 = 10460 um.
[12/21 18:19:31    231s] #Total wire length on LAYER METAL6 = 843 um.
[12/21 18:19:31    231s] #Total wire length on LAYER METAL7 = 0 um.
[12/21 18:19:31    231s] #Total wire length on LAYER METAL8 = 0 um.
[12/21 18:19:31    231s] #Total number of vias = 40178
[12/21 18:19:31    231s] #Up-Via Summary (total 40178):
[12/21 18:19:31    231s] #           
[12/21 18:19:31    231s] #-----------------------
[12/21 18:19:31    231s] # METAL1          21090
[12/21 18:19:31    231s] # METAL2          15437
[12/21 18:19:31    231s] # METAL3           3254
[12/21 18:19:31    231s] # METAL4            353
[12/21 18:19:31    231s] # METAL5             44
[12/21 18:19:31    231s] #-----------------------
[12/21 18:19:31    231s] #                 40178 
[12/21 18:19:31    231s] #
[12/21 18:19:31    231s] #Total number of DRC violations = 0
[12/21 18:19:31    231s] #Total number of process antenna violations = 0
[12/21 18:19:31    231s] #Total number of net violated process antenna rule = 0 ant fix stage
[12/21 18:19:31    231s] #
[12/21 18:19:31    232s] #
[12/21 18:19:31    232s] #Total number of nets with non-default rule or having extra spacing = 24
[12/21 18:19:31    232s] #Total wire length = 215955 um.
[12/21 18:19:31    232s] #Total half perimeter of net bounding box = 188652 um.
[12/21 18:19:31    232s] #Total wire length on LAYER METAL1 = 9189 um.
[12/21 18:19:31    232s] #Total wire length on LAYER METAL2 = 74820 um.
[12/21 18:19:31    232s] #Total wire length on LAYER METAL3 = 80927 um.
[12/21 18:19:31    232s] #Total wire length on LAYER METAL4 = 39716 um.
[12/21 18:19:31    232s] #Total wire length on LAYER METAL5 = 10460 um.
[12/21 18:19:31    232s] #Total wire length on LAYER METAL6 = 843 um.
[12/21 18:19:31    232s] #Total wire length on LAYER METAL7 = 0 um.
[12/21 18:19:31    232s] #Total wire length on LAYER METAL8 = 0 um.
[12/21 18:19:31    232s] #Total number of vias = 40178
[12/21 18:19:31    232s] #Up-Via Summary (total 40178):
[12/21 18:19:31    232s] #           
[12/21 18:19:31    232s] #-----------------------
[12/21 18:19:31    232s] # METAL1          21090
[12/21 18:19:31    232s] # METAL2          15437
[12/21 18:19:31    232s] # METAL3           3254
[12/21 18:19:31    232s] # METAL4            353
[12/21 18:19:31    232s] # METAL5             44
[12/21 18:19:31    232s] #-----------------------
[12/21 18:19:31    232s] #                 40178 
[12/21 18:19:31    232s] #
[12/21 18:19:31    232s] #Total number of DRC violations = 0
[12/21 18:19:31    232s] #Total number of process antenna violations = 0
[12/21 18:19:31    232s] #Total number of net violated process antenna rule = 0 ant fix stage
[12/21 18:19:31    232s] #
[12/21 18:19:31    232s] ### Time Record (Antenna Fixing) is uninstalled.
[12/21 18:19:31    232s] ### detail_route design signature (116): route=532806997 flt_obj=0 vio=1905142130 shield_wire=1
[12/21 18:19:31    232s] ### Time Record (DB Export) is installed.
[12/21 18:19:31    232s] ### export design design signature (117): route=532806997 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2051009981 dirty_area=0, del_dirty_area=0 cell=1132137381 placement=1936019036 pin_access=1312830159
[12/21 18:19:31    232s] ### Time Record (DB Export) is uninstalled.
[12/21 18:19:31    232s] ### Time Record (Post Callback) is installed.
[12/21 18:19:31    232s] ### Time Record (Post Callback) is uninstalled.
[12/21 18:19:31    232s] #
[12/21 18:19:31    232s] #detailRoute statistics:
[12/21 18:19:31    232s] #Cpu time = 00:00:02
[12/21 18:19:31    232s] #Elapsed time = 00:00:02
[12/21 18:19:31    232s] #Increased memory = -12.41 (MB)
[12/21 18:19:31    232s] #Total memory = 1156.86 (MB)
[12/21 18:19:31    232s] #Peak memory = 1266.66 (MB)
[12/21 18:19:31    232s] #Number of warnings = 44
[12/21 18:19:31    232s] #Total number of warnings = 184
[12/21 18:19:31    232s] #Number of fails = 0
[12/21 18:19:31    232s] #Total number of fails = 0
[12/21 18:19:31    232s] #Complete detailRoute on Tue Dec 21 18:19:31 2021
[12/21 18:19:31    232s] #
[12/21 18:19:31    232s] ### import design signature (118): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1312830159
[12/21 18:19:31    232s] ### Time Record (detailRoute) is uninstalled.
[12/21 18:19:31    232s] #Default setup view is reset to av_func_mode_max.
[12/21 18:19:31    232s] #routeDesign: cpu time = 00:00:21, elapsed time = 00:00:22, memory = 1156.75 (MB), peak = 1266.66 (MB)
[12/21 18:19:31    232s] 
[12/21 18:19:31    232s] *** Summary of all messages that are not suppressed in this session:
[12/21 18:19:31    232s] Severity  ID               Count  Summary                                  
[12/21 18:19:31    232s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[12/21 18:19:31    232s] *** Message Summary: 1 warning(s), 0 error(s)
[12/21 18:19:31    232s] 
[12/21 18:19:31    232s] ### Time Record (routeDesign) is uninstalled.
[12/21 18:19:31    232s] ### 
[12/21 18:19:31    232s] ###   Scalability Statistics
[12/21 18:19:31    232s] ### 
[12/21 18:19:31    232s] ### --------------------------------+----------------+----------------+----------------+
[12/21 18:19:31    232s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[12/21 18:19:31    232s] ### --------------------------------+----------------+----------------+----------------+
[12/21 18:19:31    232s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/21 18:19:31    232s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/21 18:19:31    232s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[12/21 18:19:31    232s] ###   DB Import                     |        00:00:01|        00:00:01|             1.0|
[12/21 18:19:31    232s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[12/21 18:19:31    232s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[12/21 18:19:31    232s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[12/21 18:19:31    232s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[12/21 18:19:31    232s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[12/21 18:19:31    232s] ###   Detail Routing                |        00:00:06|        00:00:06|             1.0|
[12/21 18:19:31    232s] ###   Antenna Fixing                |        00:00:02|        00:00:02|             1.0|
[12/21 18:19:31    232s] ###   Post Route Wire Spreading     |        00:00:11|        00:00:11|             1.0|
[12/21 18:19:31    232s] ###   Entire Command                |        00:00:21|        00:00:22|             1.0|
[12/21 18:19:31    232s] ### --------------------------------+----------------+----------------+----------------+
[12/21 18:19:31    232s] ### 
[12/21 18:20:00    234s] <CMD> verify_drc
[12/21 18:20:00    234s]  *** Starting Verify DRC (MEM: 1610.0) ***
[12/21 18:20:00    234s] 
[12/21 18:20:00    234s]   VERIFY DRC ...... Starting Verification
[12/21 18:20:00    234s]   VERIFY DRC ...... Initializing
[12/21 18:20:00    234s]   VERIFY DRC ...... Deleting Existing Violations
[12/21 18:20:00    234s]   VERIFY DRC ...... Creating Sub-Areas
[12/21 18:20:00    234s]   VERIFY DRC ...... Using new threading
[12/21 18:20:00    234s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 176.800 176.800} 1 of 36
[12/21 18:20:00    234s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[12/21 18:20:00    234s]   VERIFY DRC ...... Sub-Area: {176.800 0.000 353.600 176.800} 2 of 36
[12/21 18:20:00    234s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[12/21 18:20:00    234s]   VERIFY DRC ...... Sub-Area: {353.600 0.000 530.400 176.800} 3 of 36
[12/21 18:20:00    234s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[12/21 18:20:00    234s]   VERIFY DRC ...... Sub-Area: {530.400 0.000 707.200 176.800} 4 of 36
[12/21 18:20:00    234s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[12/21 18:20:00    234s]   VERIFY DRC ...... Sub-Area: {707.200 0.000 884.000 176.800} 5 of 36
[12/21 18:20:00    234s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[12/21 18:20:00    234s]   VERIFY DRC ...... Sub-Area: {884.000 0.000 1058.820 176.800} 6 of 36
[12/21 18:20:00    234s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[12/21 18:20:00    234s]   VERIFY DRC ...... Sub-Area: {0.000 176.800 176.800 353.600} 7 of 36
[12/21 18:20:00    234s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[12/21 18:20:00    234s]   VERIFY DRC ...... Sub-Area: {176.800 176.800 353.600 353.600} 8 of 36
[12/21 18:20:00    234s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[12/21 18:20:00    234s]   VERIFY DRC ...... Sub-Area: {353.600 176.800 530.400 353.600} 9 of 36
[12/21 18:20:00    234s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[12/21 18:20:00    234s]   VERIFY DRC ...... Sub-Area: {530.400 176.800 707.200 353.600} 10 of 36
[12/21 18:20:00    234s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[12/21 18:20:00    234s]   VERIFY DRC ...... Sub-Area: {707.200 176.800 884.000 353.600} 11 of 36
[12/21 18:20:00    234s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[12/21 18:20:00    234s]   VERIFY DRC ...... Sub-Area: {884.000 176.800 1058.820 353.600} 12 of 36
[12/21 18:20:00    234s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[12/21 18:20:00    234s]   VERIFY DRC ...... Sub-Area: {0.000 353.600 176.800 530.400} 13 of 36
[12/21 18:20:00    234s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[12/21 18:20:00    234s]   VERIFY DRC ...... Sub-Area: {176.800 353.600 353.600 530.400} 14 of 36
[12/21 18:20:00    234s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[12/21 18:20:00    234s]   VERIFY DRC ...... Sub-Area: {353.600 353.600 530.400 530.400} 15 of 36
[12/21 18:20:01    234s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[12/21 18:20:01    234s]   VERIFY DRC ...... Sub-Area: {530.400 353.600 707.200 530.400} 16 of 36
[12/21 18:20:01    235s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[12/21 18:20:01    235s]   VERIFY DRC ...... Sub-Area: {707.200 353.600 884.000 530.400} 17 of 36
[12/21 18:20:01    235s]   VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
[12/21 18:20:01    235s]   VERIFY DRC ...... Sub-Area: {884.000 353.600 1058.820 530.400} 18 of 36
[12/21 18:20:01    235s]   VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
[12/21 18:20:01    235s]   VERIFY DRC ...... Sub-Area: {0.000 530.400 176.800 707.200} 19 of 36
[12/21 18:20:01    235s]   VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
[12/21 18:20:01    235s]   VERIFY DRC ...... Sub-Area: {176.800 530.400 353.600 707.200} 20 of 36
[12/21 18:20:01    235s]   VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
[12/21 18:20:01    235s]   VERIFY DRC ...... Sub-Area: {353.600 530.400 530.400 707.200} 21 of 36
[12/21 18:20:02    236s]   VERIFY DRC ...... Sub-Area : 21 complete 0 Viols.
[12/21 18:20:02    236s]   VERIFY DRC ...... Sub-Area: {530.400 530.400 707.200 707.200} 22 of 36
[12/21 18:20:02    236s]   VERIFY DRC ...... Sub-Area : 22 complete 0 Viols.
[12/21 18:20:02    236s]   VERIFY DRC ...... Sub-Area: {707.200 530.400 884.000 707.200} 23 of 36
[12/21 18:20:02    236s]   VERIFY DRC ...... Sub-Area : 23 complete 0 Viols.
[12/21 18:20:02    236s]   VERIFY DRC ...... Sub-Area: {884.000 530.400 1058.820 707.200} 24 of 36
[12/21 18:20:02    236s]   VERIFY DRC ...... Sub-Area : 24 complete 0 Viols.
[12/21 18:20:02    236s]   VERIFY DRC ...... Sub-Area: {0.000 707.200 176.800 884.000} 25 of 36
[12/21 18:20:02    236s]   VERIFY DRC ...... Sub-Area : 25 complete 0 Viols.
[12/21 18:20:02    236s]   VERIFY DRC ...... Sub-Area: {176.800 707.200 353.600 884.000} 26 of 36
[12/21 18:20:02    236s]   VERIFY DRC ...... Sub-Area : 26 complete 0 Viols.
[12/21 18:20:02    236s]   VERIFY DRC ...... Sub-Area: {353.600 707.200 530.400 884.000} 27 of 36
[12/21 18:20:02    236s]   VERIFY DRC ...... Sub-Area : 27 complete 0 Viols.
[12/21 18:20:02    236s]   VERIFY DRC ...... Sub-Area: {530.400 707.200 707.200 884.000} 28 of 36
[12/21 18:20:02    236s]   VERIFY DRC ...... Sub-Area : 28 complete 0 Viols.
[12/21 18:20:02    236s]   VERIFY DRC ...... Sub-Area: {707.200 707.200 884.000 884.000} 29 of 36
[12/21 18:20:02    236s]   VERIFY DRC ...... Sub-Area : 29 complete 0 Viols.
[12/21 18:20:02    236s]   VERIFY DRC ...... Sub-Area: {884.000 707.200 1058.820 884.000} 30 of 36
[12/21 18:20:02    236s]   VERIFY DRC ...... Sub-Area : 30 complete 0 Viols.
[12/21 18:20:02    236s]   VERIFY DRC ...... Sub-Area: {0.000 884.000 176.800 1058.620} 31 of 36
[12/21 18:20:02    236s]   VERIFY DRC ...... Sub-Area : 31 complete 0 Viols.
[12/21 18:20:02    236s]   VERIFY DRC ...... Sub-Area: {176.800 884.000 353.600 1058.620} 32 of 36
[12/21 18:20:02    236s]   VERIFY DRC ...... Sub-Area : 32 complete 0 Viols.
[12/21 18:20:02    236s]   VERIFY DRC ...... Sub-Area: {353.600 884.000 530.400 1058.620} 33 of 36
[12/21 18:20:02    236s]   VERIFY DRC ...... Sub-Area : 33 complete 0 Viols.
[12/21 18:20:02    236s]   VERIFY DRC ...... Sub-Area: {530.400 884.000 707.200 1058.620} 34 of 36
[12/21 18:20:02    236s]   VERIFY DRC ...... Sub-Area : 34 complete 0 Viols.
[12/21 18:20:02    236s]   VERIFY DRC ...... Sub-Area: {707.200 884.000 884.000 1058.620} 35 of 36
[12/21 18:20:02    236s]   VERIFY DRC ...... Sub-Area : 35 complete 0 Viols.
[12/21 18:20:02    236s]   VERIFY DRC ...... Sub-Area: {884.000 884.000 1058.820 1058.620} 36 of 36
[12/21 18:20:02    236s]   VERIFY DRC ...... Sub-Area : 36 complete 0 Viols.
[12/21 18:20:02    236s] 
[12/21 18:20:02    236s]   Verification Complete : 0 Viols.
[12/21 18:20:02    236s] 
[12/21 18:20:02    236s]  *** End Verify DRC (CPU: 0:00:02.1  ELAPSED TIME: 2.00  MEM: 1.0M) ***
[12/21 18:20:02    236s] 
[12/21 18:20:10    239s] <CMD> zoomBox 360.01200 304.63850 495.41950 373.36000
[12/21 18:20:19    239s] <CMD> setDrawView fplan
[12/21 18:20:49    242s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[12/21 18:20:49    242s] VERIFY_CONNECTIVITY use new engine.
[12/21 18:20:49    242s] 
[12/21 18:20:49    242s] ******** Start: VERIFY CONNECTIVITY ********
[12/21 18:20:49    242s] Start Time: Tue Dec 21 18:20:49 2021
[12/21 18:20:49    242s] 
[12/21 18:20:49    242s] Design Name: CHIP
[12/21 18:20:49    242s] Database Units: 2000
[12/21 18:20:49    242s] Design Boundary: (0.0000, 0.0000) (1058.8200, 1058.6200)
[12/21 18:20:49    242s] Error Limit = 1000; Warning Limit = 50
[12/21 18:20:49    242s] Check all nets
[12/21 18:20:49    242s] **** 18:20:49 **** Processed 5000 nets.
[12/21 18:20:49    242s] 
[12/21 18:20:49    242s] Begin Summary 
[12/21 18:20:49    242s]   Found no problems or warnings.
[12/21 18:20:49    242s] End Summary
[12/21 18:20:49    242s] 
[12/21 18:20:49    242s] End Time: Tue Dec 21 18:20:49 2021
[12/21 18:20:49    242s] Time Elapsed: 0:00:00.0
[12/21 18:20:49    242s] 
[12/21 18:20:49    242s] ******** End: VERIFY CONNECTIVITY ********
[12/21 18:20:49    242s]   Verification Complete : 0 Viols.  0 Wrngs.
[12/21 18:20:49    242s]   (CPU Time: 0:00:00.4  MEM: 0.000M)
[12/21 18:20:49    242s] 
[12/21 18:21:03    243s] <CMD> verifyProcessAntenna -report CHIP.antenna.rpt -error 1000
[12/21 18:21:03    243s] 
[12/21 18:21:03    243s] ******* START VERIFY ANTENNA ********
[12/21 18:21:03    243s] Report File: CHIP.antenna.rpt
[12/21 18:21:03    243s] LEF Macro File: CHIP.antenna.lef
[12/21 18:21:04    244s] 5000 nets processed: 0 violations
[12/21 18:21:04    244s] Verification Complete: 0 Violations
[12/21 18:21:04    244s] ******* DONE VERIFY ANTENNA ********
[12/21 18:21:04    244s] (CPU Time: 0:00:00.5  MEM: 0.000M)
[12/21 18:21:04    244s] 
[12/21 18:21:34    246s] <CMD> saveNetlist CHIP_pr.v
[12/21 18:21:34    246s] Writing Netlist "CHIP_pr.v" ...
[12/21 18:21:49    248s] <CMD> saveDesign DBS/final
[12/21 18:21:50    248s] #% Begin save design ... (date=12/21 18:21:49, mem=1233.8M)
[12/21 18:21:50    248s] % Begin Save ccopt configuration ... (date=12/21 18:21:50, mem=1233.8M)
[12/21 18:21:50    248s] % End Save ccopt configuration ... (date=12/21 18:21:50, total cpu=0:00:00.1, real=0:00:00.0, peak res=1234.4M, current mem=1234.4M)
[12/21 18:21:50    248s] % Begin Save netlist data ... (date=12/21 18:21:50, mem=1234.4M)
[12/21 18:21:50    248s] Writing Binary DB to DBS/final.dat/CHIP.v.bin in single-threaded mode...
[12/21 18:21:50    248s] % End Save netlist data ... (date=12/21 18:21:50, total cpu=0:00:00.4, real=0:00:00.0, peak res=1234.4M, current mem=1234.4M)
[12/21 18:21:50    248s] Saving symbol-table file ...
[12/21 18:21:50    248s] Saving congestion map file DBS/final.dat/CHIP.route.congmap.gz ...
[12/21 18:21:50    248s] % Begin Save AAE data ... (date=12/21 18:21:50, mem=1234.8M)
[12/21 18:21:50    248s] Saving AAE Data ...
[12/21 18:21:51    248s] AAE DB initialization (MEM=1652.23 CPU=0:00:00.0 REAL=0:00:01.0) 
[12/21 18:21:51    248s] % End Save AAE data ... (date=12/21 18:21:51, total cpu=0:00:00.0, real=0:00:01.0, peak res=1236.2M, current mem=1236.2M)
[12/21 18:21:55    252s] Saving preference file DBS/final.dat/gui.pref.tcl ...
[12/21 18:21:55    252s] Saving mode setting ...
[12/21 18:21:55    252s] Saving global file ...
[12/21 18:21:55    253s] % Begin Save floorplan data ... (date=12/21 18:21:55, mem=1236.7M)
[12/21 18:21:55    253s] Saving floorplan file ...
[12/21 18:21:55    253s] % End Save floorplan data ... (date=12/21 18:21:55, total cpu=0:00:00.1, real=0:00:00.0, peak res=1236.7M, current mem=1236.7M)
[12/21 18:21:55    253s] Saving PG file DBS/final.dat/CHIP.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Tue Dec 21 18:21:55 2021)
[12/21 18:21:56    253s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=1654.8M) ***
[12/21 18:21:56    253s] Saving Drc markers ...
[12/21 18:21:56    253s] ... 1 markers are saved ...
[12/21 18:21:56    253s] ... 0 geometry drc markers are saved ...
[12/21 18:21:56    253s] ... 0 antenna drc markers are saved ...
[12/21 18:21:56    253s] % Begin Save placement data ... (date=12/21 18:21:56, mem=1237.0M)
[12/21 18:21:56    253s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/21 18:21:56    253s] Save Adaptive View Pruning View Names to Binary file
[12/21 18:21:56    253s] av_func_mode_max
[12/21 18:21:56    253s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1657.8M) ***
[12/21 18:21:56    253s] % End Save placement data ... (date=12/21 18:21:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1237.0M, current mem=1237.0M)
[12/21 18:21:56    253s] % Begin Save routing data ... (date=12/21 18:21:56, mem=1237.0M)
[12/21 18:21:56    253s] Saving route file ...
[12/21 18:21:59    253s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:03.0 mem=1654.8M) ***
[12/21 18:21:59    253s] % End Save routing data ... (date=12/21 18:21:59, total cpu=0:00:00.1, real=0:00:03.0, peak res=1237.1M, current mem=1237.1M)
[12/21 18:21:59    253s] Saving property file DBS/final.dat/CHIP.prop
[12/21 18:22:00    253s] *** Completed saveProperty (cpu=0:00:00.6 real=0:00:01.0 mem=1657.8M) ***
[12/21 18:22:02    253s] #Saving pin access data to file DBS/final.dat/CHIP.apa ...
[12/21 18:22:02    254s] #
[12/21 18:22:03    254s] % Begin Save power constraints data ... (date=12/21 18:22:02, mem=1237.1M)
[12/21 18:22:03    254s] % End Save power constraints data ... (date=12/21 18:22:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1237.1M, current mem=1237.1M)
[12/21 18:22:07    258s] Generated self-contained design final.dat
[12/21 18:22:07    258s] #% End save design ... (date=12/21 18:22:07, total cpu=0:00:10.2, real=0:00:17.0, peak res=1266.8M, current mem=1238.2M)
[12/21 18:22:07    258s] *** Message Summary: 0 warning(s), 0 error(s)
[12/21 18:22:07    258s] 
[12/21 18:23:08    263s] <CMD> setAnalysisMode -analysisType bcwc
[12/21 18:23:15    263s] <CMD> write_sdf -max_view av_func_mode_max \
-min_view av_func_mode_min \
-edges noedge \
-splitsetuphold \
-remashold \
-splitrecrem \
-min_period_edges none \
CHIP.sdf
[12/21 18:23:15    263s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
[12/21 18:23:15    263s] AAE DB initialization (MEM=1663.47 CPU=0:00:00.0 REAL=0:00:00.0) 
[12/21 18:23:15    263s] Starting SI iteration 1 using Infinite Timing Windows
[12/21 18:23:15    263s] #################################################################################
[12/21 18:23:15    263s] # Design Stage: PostRoute
[12/21 18:23:15    263s] # Design Name: CHIP
[12/21 18:23:15    263s] # Design Mode: 130nm
[12/21 18:23:15    263s] # Analysis Mode: MMMC Non-OCV 
[12/21 18:23:15    263s] # Parasitics Mode: No SPEF/RCDB
[12/21 18:23:15    263s] # Signoff Settings: SI On 
[12/21 18:23:15    263s] #################################################################################
[12/21 18:23:15    263s] Extraction called for design 'CHIP' of instances=11621 and nets=6133 using extraction engine 'postRoute' at effort level 'low' .
[12/21 18:23:15    263s] PostRoute (effortLevel low) RC Extraction called for design CHIP.
[12/21 18:23:15    263s] RC Extraction called in multi-corner(1) mode.
[12/21 18:23:15    263s] Process corner(s) are loaded.
[12/21 18:23:15    263s]  Corner: RC_corner
[12/21 18:23:15    263s] extractDetailRC Option : -outfile /tmp/innovus_temp_103038_cad29_d10013_jdXhMo/CHIP_103038_h3WjaW.rcdb.d -maxResLength 200  -extended
[12/21 18:23:15    263s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[12/21 18:23:15    263s]       RC Corner Indexes            0   
[12/21 18:23:15    263s] Capacitance Scaling Factor   : 1.00000 
[12/21 18:23:15    263s] Coupling Cap. Scaling Factor : 1.00000 
[12/21 18:23:15    263s] Resistance Scaling Factor    : 1.00000 
[12/21 18:23:15    263s] Clock Cap. Scaling Factor    : 1.00000 
[12/21 18:23:15    263s] Clock Res. Scaling Factor    : 1.00000 
[12/21 18:23:15    263s] Shrink Factor                : 1.00000
[12/21 18:23:15    264s] LayerId::1 widthSet size::4
[12/21 18:23:15    264s] LayerId::2 widthSet size::4
[12/21 18:23:15    264s] LayerId::3 widthSet size::4
[12/21 18:23:15    264s] LayerId::4 widthSet size::4
[12/21 18:23:15    264s] LayerId::5 widthSet size::4
[12/21 18:23:15    264s] LayerId::6 widthSet size::4
[12/21 18:23:15    264s] LayerId::7 widthSet size::5
[12/21 18:23:15    264s] LayerId::8 widthSet size::3
[12/21 18:23:15    264s] Initializing multi-corner capacitance tables ... 
[12/21 18:23:15    264s] Initializing multi-corner resistance tables ...
[12/21 18:23:15    264s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.288634 ; uaWl: 1.000000 ; uaWlH: 0.222354 ; aWlH: 0.000000 ; Pmax: 0.823100 ; wcR: 0.686400 ; newSi: 0.095200 ; pMod: 80 ; 
[12/21 18:23:15    264s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1651.5M)
[12/21 18:23:15    264s] Creating parasitic data file '/tmp/innovus_temp_103038_cad29_d10013_jdXhMo/CHIP_103038_h3WjaW.rcdb.d' for storing RC.
[12/21 18:23:17    265s] Extracted 10.0031% (CPU Time= 0:00:01.8  MEM= 1727.9M)
[12/21 18:23:17    265s] Extracted 20.003% (CPU Time= 0:00:01.8  MEM= 1727.9M)
[12/21 18:23:17    265s] Extracted 30.0028% (CPU Time= 0:00:01.8  MEM= 1727.9M)
[12/21 18:23:17    265s] Extracted 40.0026% (CPU Time= 0:00:01.8  MEM= 1727.9M)
[12/21 18:23:17    265s] Extracted 50.0025% (CPU Time= 0:00:01.9  MEM= 1727.9M)
[12/21 18:23:17    265s] Extracted 60.0023% (CPU Time= 0:00:02.0  MEM= 1727.9M)
[12/21 18:23:17    266s] Extracted 70.0021% (CPU Time= 0:00:02.0  MEM= 1727.9M)
[12/21 18:23:17    266s] Extracted 80.002% (CPU Time= 0:00:02.2  MEM= 1727.9M)
[12/21 18:23:17    266s] Extracted 90.0018% (CPU Time= 0:00:02.2  MEM= 1727.9M)
[12/21 18:23:17    266s] Extracted 100% (CPU Time= 0:00:02.3  MEM= 1727.9M)
[12/21 18:23:17    266s] Number of Extracted Resistors     : 106389
[12/21 18:23:17    266s] Number of Extracted Ground Cap.   : 107117
[12/21 18:23:17    266s] Number of Extracted Coupling Cap. : 197748
[12/21 18:23:17    266s] Opening parasitic data file '/tmp/innovus_temp_103038_cad29_d10013_jdXhMo/CHIP_103038_h3WjaW.rcdb.d' for reading (mem: 1683.906M)
[12/21 18:23:17    266s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
[12/21 18:23:17    266s]  Corner: RC_corner
[12/21 18:23:18    266s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1683.9M)
[12/21 18:23:18    266s] Creating parasitic data file '/tmp/innovus_temp_103038_cad29_d10013_jdXhMo/CHIP_103038_h3WjaW.rcdb_Filter.rcdb.d' for storing RC.
[12/21 18:23:18    266s] Closing parasitic data file '/tmp/innovus_temp_103038_cad29_d10013_jdXhMo/CHIP_103038_h3WjaW.rcdb.d': 6116 access done (mem: 1683.906M)
[12/21 18:23:18    266s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1683.906M)
[12/21 18:23:18    266s] Opening parasitic data file '/tmp/innovus_temp_103038_cad29_d10013_jdXhMo/CHIP_103038_h3WjaW.rcdb.d' for reading (mem: 1683.906M)
[12/21 18:23:18    266s] processing rcdb (/tmp/innovus_temp_103038_cad29_d10013_jdXhMo/CHIP_103038_h3WjaW.rcdb.d) for hinst (top) of cell (CHIP);
[12/21 18:23:18    266s] Closing parasitic data file '/tmp/innovus_temp_103038_cad29_d10013_jdXhMo/CHIP_103038_h3WjaW.rcdb.d': 0 access done (mem: 1683.906M)
[12/21 18:23:18    266s] Lumped Parasitic Loading Completed (total cpu=0:00:00.5, real=0:00:00.0, current mem=1683.906M)
[12/21 18:23:18    266s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.0  Real Time: 0:00:03.0  MEM: 1683.906M)
[12/21 18:23:19    267s] AAE_INFO: 1 threads acquired from CTE.
[12/21 18:23:19    267s] Setting infinite Tws ...
[12/21 18:23:19    267s] First Iteration Infinite Tw... 
[12/21 18:23:19    267s] Topological Sorting (REAL = 0:00:00.0, MEM = 1683.9M, InitMEM = 1683.9M)
[12/21 18:23:19    267s] Start delay calculation (fullDC) (1 T). (MEM=1683.91)
[12/21 18:23:19    267s] *** Calculating scaling factor for lib_max libraries using the default operating condition of each library.
[12/21 18:23:19    267s] LayerId::1 widthSet size::4
[12/21 18:23:19    267s] LayerId::2 widthSet size::4
[12/21 18:23:19    267s] LayerId::3 widthSet size::4
[12/21 18:23:19    267s] LayerId::4 widthSet size::4
[12/21 18:23:19    267s] LayerId::5 widthSet size::4
[12/21 18:23:19    267s] LayerId::6 widthSet size::4
[12/21 18:23:19    267s] LayerId::7 widthSet size::5
[12/21 18:23:19    267s] LayerId::8 widthSet size::3
[12/21 18:23:19    267s] Initializing multi-corner capacitance tables ... 
[12/21 18:23:19    267s] Initializing multi-corner resistance tables ...
[12/21 18:23:19    267s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.288634 ; uaWl: 1.000000 ; uaWlH: 0.222354 ; aWlH: 0.000000 ; Pmax: 0.823100 ; wcR: 0.686400 ; newSi: 0.095200 ; pMod: 80 ; 
[12/21 18:23:19    267s] AAE_INFO: Number of noise libraries( CDBs ) loaded = 2
[12/21 18:23:19    267s] AAE_INFO: Cdb files are: 
[12/21 18:23:19    267s]  	/home/raid7_1/userd/d10013/CVSD/lab7/Lab6/DBS/cts2.dat/libs/mmmc/slow.cdB
[12/21 18:23:19    267s] 	/home/raid7_1/userd/d10013/CVSD/lab7/Lab6/DBS/cts2.dat/libs/mmmc/fast.cdB
[12/21 18:23:19    267s]  
[12/21 18:23:19    267s] Start AAE Lib Loading. (MEM=1700.52)
[12/21 18:23:22    269s] **WARN: (IMPESI-3083):	CDB cell FILL1 does not have a corresponding model in any timing library file. Skipping the characterized noise model from cdb file /home/raid7_1/userd/d10013/CVSD/lab7/Lab6/DBS/cts2.dat/libs/mmmc/slow.cdB.
[12/21 18:23:22    269s] **WARN: (IMPESI-3083):	CDB cell FILL16 does not have a corresponding model in any timing library file. Skipping the characterized noise model from cdb file /home/raid7_1/userd/d10013/CVSD/lab7/Lab6/DBS/cts2.dat/libs/mmmc/slow.cdB.
[12/21 18:23:22    269s] **WARN: (IMPESI-3083):	CDB cell FILL2 does not have a corresponding model in any timing library file. Skipping the characterized noise model from cdb file /home/raid7_1/userd/d10013/CVSD/lab7/Lab6/DBS/cts2.dat/libs/mmmc/slow.cdB.
[12/21 18:23:22    269s] **WARN: (IMPESI-3083):	CDB cell FILL32 does not have a corresponding model in any timing library file. Skipping the characterized noise model from cdb file /home/raid7_1/userd/d10013/CVSD/lab7/Lab6/DBS/cts2.dat/libs/mmmc/slow.cdB.
[12/21 18:23:22    269s] **WARN: (IMPESI-3083):	CDB cell FILL4 does not have a corresponding model in any timing library file. Skipping the characterized noise model from cdb file /home/raid7_1/userd/d10013/CVSD/lab7/Lab6/DBS/cts2.dat/libs/mmmc/slow.cdB.
[12/21 18:23:22    269s] **WARN: (IMPESI-3083):	CDB cell FILL64 does not have a corresponding model in any timing library file. Skipping the characterized noise model from cdb file /home/raid7_1/userd/d10013/CVSD/lab7/Lab6/DBS/cts2.dat/libs/mmmc/slow.cdB.
[12/21 18:23:22    269s] **WARN: (IMPESI-3083):	CDB cell FILL8 does not have a corresponding model in any timing library file. Skipping the characterized noise model from cdb file /home/raid7_1/userd/d10013/CVSD/lab7/Lab6/DBS/cts2.dat/libs/mmmc/slow.cdB.
[12/21 18:23:24    271s] **WARN: (IMPESI-3083):	CDB cell FILL1 does not have a corresponding model in any timing library file. Skipping the characterized noise model from cdb file /home/raid7_1/userd/d10013/CVSD/lab7/Lab6/DBS/cts2.dat/libs/mmmc/fast.cdB.
[12/21 18:23:24    271s] **WARN: (IMPESI-3083):	CDB cell FILL16 does not have a corresponding model in any timing library file. Skipping the characterized noise model from cdb file /home/raid7_1/userd/d10013/CVSD/lab7/Lab6/DBS/cts2.dat/libs/mmmc/fast.cdB.
[12/21 18:23:24    271s] **WARN: (IMPESI-3083):	CDB cell FILL2 does not have a corresponding model in any timing library file. Skipping the characterized noise model from cdb file /home/raid7_1/userd/d10013/CVSD/lab7/Lab6/DBS/cts2.dat/libs/mmmc/fast.cdB.
[12/21 18:23:24    271s] **WARN: (IMPESI-3083):	CDB cell FILL32 does not have a corresponding model in any timing library file. Skipping the characterized noise model from cdb file /home/raid7_1/userd/d10013/CVSD/lab7/Lab6/DBS/cts2.dat/libs/mmmc/fast.cdB.
[12/21 18:23:24    271s] **WARN: (IMPESI-3083):	CDB cell FILL4 does not have a corresponding model in any timing library file. Skipping the characterized noise model from cdb file /home/raid7_1/userd/d10013/CVSD/lab7/Lab6/DBS/cts2.dat/libs/mmmc/fast.cdB.
[12/21 18:23:24    271s] **WARN: (IMPESI-3083):	CDB cell FILL64 does not have a corresponding model in any timing library file. Skipping the characterized noise model from cdb file /home/raid7_1/userd/d10013/CVSD/lab7/Lab6/DBS/cts2.dat/libs/mmmc/fast.cdB.
[12/21 18:23:24    271s] **WARN: (IMPESI-3083):	CDB cell FILL8 does not have a corresponding model in any timing library file. Skipping the characterized noise model from cdb file /home/raid7_1/userd/d10013/CVSD/lab7/Lab6/DBS/cts2.dat/libs/mmmc/fast.cdB.
[12/21 18:23:24    271s] End AAE Lib Loading. (MEM=1768.16 CPU=0:00:04.3 Real=0:00:05.0)
[12/21 18:23:24    271s] End AAE Lib Interpolated Model. (MEM=1768.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/21 18:23:24    271s] Opening parasitic data file '/tmp/innovus_temp_103038_cad29_d10013_jdXhMo/CHIP_103038_h3WjaW.rcdb.d' for reading (mem: 1768.164M)
[12/21 18:23:24    271s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1768.2M)
[12/21 18:23:24    272s] **WARN: (IMPESI-3086):	The cell 'PDIDGZ' does not have characterized noise model(s) for 'tpz013g3wc, tpz013g3lt' lib(s). Missing noise information could compromise the accuracy of analysis.
[12/21 18:23:24    272s] Type 'man IMPESI-3086' for more detail.
[12/21 18:23:24    272s] **WARN: (IMPESI-3086):	The cell 'RF2SH64x16' does not have characterized noise model(s) for 'USERLIB, USERLIB' lib(s). Missing noise information could compromise the accuracy of analysis.
[12/21 18:23:24    272s] Type 'man IMPESI-3086' for more detail.
[12/21 18:23:25    273s] **WARN: (IMPESI-3086):	The cell 'PDO12CDG' does not have characterized noise model(s) for 'tpz013g3wc, tpz013g3lt' lib(s). Missing noise information could compromise the accuracy of analysis.
[12/21 18:23:25    273s] Type 'man IMPESI-3086' for more detail.
[12/21 18:23:26    274s] Total number of fetched objects 6116
[12/21 18:23:26    274s] AAE_INFO-618: Total number of nets in the design is 6133,  100.0 percent of the nets selected for SI analysis
[12/21 18:23:28    276s] Total number of fetched objects 6116
[12/21 18:23:28    276s] AAE_INFO-618: Total number of nets in the design is 6133,  100.0 percent of the nets selected for SI analysis
[12/21 18:23:28    276s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[12/21 18:23:29    276s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:01.0)
[12/21 18:23:29    276s] End delay calculation. (MEM=1774.77 CPU=0:00:04.2 REAL=0:00:05.0)
[12/21 18:23:29    276s] End delay calculation (fullDC). (MEM=1747.69 CPU=0:00:09.1 REAL=0:00:10.0)
[12/21 18:23:29    276s] *** CDM Built up (cpu=0:00:12.6  real=0:00:14.0  mem= 1747.7M) ***
[12/21 18:23:30    277s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1747.7M)
[12/21 18:23:30    277s] Add other clocks and setupCteToAAEClockMapping during iter 1
[12/21 18:23:30    277s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1747.7M)
[12/21 18:23:30    277s] Starting SI iteration 2
[12/21 18:23:30    277s] Start delay calculation (fullDC) (1 T). (MEM=1685.69)
[12/21 18:23:30    277s] End AAE Lib Interpolated Model. (MEM=1685.69 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/21 18:23:30    278s] Total number of fetched objects 6116
[12/21 18:23:30    278s] AAE_INFO-618: Total number of nets in the design is 6133,  2.6 percent of the nets selected for SI analysis
[12/21 18:23:30    278s] Glitch Analysis: View av_func_mode_min -- Total Number of Nets Skipped = 45. 
[12/21 18:23:30    278s] Glitch Analysis: View av_func_mode_min -- Total Number of Nets Analyzed = 6116. 
[12/21 18:23:30    278s] Glitch Analysis: View av_scan_mode_min -- Total Number of Nets Skipped = 0. 
[12/21 18:23:30    278s] Glitch Analysis: View av_scan_mode_min -- Total Number of Nets Analyzed = 77. 
[12/21 18:23:30    278s] Total number of fetched objects 6116
[12/21 18:23:30    278s] AAE_INFO-618: Total number of nets in the design is 6133,  2.5 percent of the nets selected for SI analysis
[12/21 18:23:30    278s] End delay calculation. (MEM=1728.37 CPU=0:00:00.3 REAL=0:00:00.0)
[12/21 18:23:30    278s] End delay calculation (fullDC). (MEM=1728.37 CPU=0:00:00.3 REAL=0:00:00.0)
[12/21 18:23:30    278s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1728.4M) ***
[12/21 18:23:37    279s] <CMD> setStreamOutMode -specifyViaName default -SEvianames false - virtualConnection false -uniquifyCellNamesPrefix false -snapToMGrid false -textSize 1 -version 3
[12/21 18:23:37    279s] 
[12/21 18:23:37    279s] Usage: setStreamOutMode [-help] [-reset] [-cellInstanceColor {true|false}] [-cellMasterColor {true|false}]
[12/21 18:23:37    279s]                         [-cellNameUserPrefix {prefix}] [-cellNameUserSuffix {suffix}]
[12/21 18:23:37    279s]                         [-check_map_file {true|false}] [-ignoreFixedMask {true|false}]
[12/21 18:23:37    279s]                         [-labelAllPinShape {true|false}] [-oasisCompression {true|false}]
[12/21 18:23:37    279s]                         [-oasisLayerName {true|false}] [-pinTextOrientation {default|automatic}]
[12/21 18:23:37    279s]                         [-removeNets {list of net names}] [-SEcompatible {true|false}]
[12/21 18:23:37    279s]                         [-SEvianames {true|false}] [-snapToMGrid {true|false}]
[12/21 18:23:37    279s]                         [-specifyViaName {default | %t_%v_%l(lcu)_%n_%r_%c_%u}]
[12/21 18:23:37    279s]                         [-streamConvertRectToPath {true|false}] [-streamVersion <number>]
[12/21 18:23:37    279s]                         [-supportPathType4 {true|false}] [-textSize <realNumber>]
[12/21 18:23:37    279s]                         [-uniquifyCellNamesPrefix {true|false}] [-virtualConnection {true|false}] [-mergeAppend {true|false} ]
[12/21 18:23:37    279s] 
[12/21 18:23:37    279s] **ERROR: (IMPTCM-48):	"-" is not a legal option for command "setStreamOutMode". Either the current option or an option prior to it is not specified correctly.

[12/21 18:23:46    280s] <CMD> setStreamOutMode -specifyViaName default -SEvianames false -virtualConnection false -uniquifyCellNamesPrefix false -snapToMGrid false -textSize 1 -version 3
[12/21 18:23:54    280s] <CMD> streamOut CHIP.gds -mapFile library/streamOut.map -merge {library/gds/tsmc13gfsg_fram.gds  library/gds/tpz013g3_v1.1.gds } -stripes 1 -units 1000 -mode ALL
[12/21 18:23:54    280s] **WARN: (IMPTCM-125):	Option "-stripes" for command streamOut is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[12/21 18:23:54    280s] Merge file: library/gds/tsmc13gfsg_fram.gds has version number: 5
[12/21 18:23:54    280s] Merge file: library/gds/tpz013g3_v1.1.gds has version number: 5
[12/21 18:23:54    280s] Parse flat map file...
[12/21 18:23:54    280s] **WARN: (IMPOGDS-407):	Duplicate entry found in line 8, the same mapping is already specified before this line. Duplicate entries leads to duplicate write hence bigger file size. Remove the line from mapping file if not intended.
[12/21 18:23:54    280s] Writing GDSII file ...
[12/21 18:23:54    280s] 	****** db unit per micron = 2000 ******
[12/21 18:23:54    280s] 	****** output gds2 file unit per micron = 1000 ******
[12/21 18:23:54    280s] 	****** unit scaling factor = 0.5 ******
[12/21 18:23:54    280s] **WARN: (IMPOGDS-250):	Specified unit is smaller than the one in db. You may have rounding problems
[12/21 18:23:54    280s] Output for instance
[12/21 18:23:54    280s] Output for bump
[12/21 18:23:54    280s] Output for physical terminals
[12/21 18:23:54    280s] Output for logical terminals
[12/21 18:23:54    280s] Output for regular nets
[12/21 18:23:54    280s] Output for special nets and metal fills
[12/21 18:23:54    280s] Output for via structure generation total number 45
[12/21 18:23:54    280s] Statistics for GDS generated (version 5)
[12/21 18:23:54    280s] ----------------------------------------
[12/21 18:23:54    280s] Stream Out Layer Mapping Information:
[12/21 18:23:54    280s] GDS Layer Number          GDS Layer Name
[12/21 18:23:54    280s] ----------------------------------------
[12/21 18:23:54    280s]     38                            METAL8
[12/21 18:23:54    280s]     34                            METAL4
[12/21 18:23:54    280s]     37                            METAL7
[12/21 18:23:54    280s]     57                             VIA78
[12/21 18:23:54    280s]     31                            METAL1
[12/21 18:23:54    280s]     53                             VIA34
[12/21 18:23:54    280s]     33                            METAL3
[12/21 18:23:54    280s]     36                            METAL6
[12/21 18:23:54    280s]     56                             VIA67
[12/21 18:23:54    280s]     52                             VIA23
[12/21 18:23:54    280s]     51                             VIA12
[12/21 18:23:54    280s]     32                            METAL2
[12/21 18:23:54    280s]     55                             VIA56
[12/21 18:23:54    280s]     54                             VIA45
[12/21 18:23:54    280s]     35                            METAL5
[12/21 18:23:54    280s]     138                           METAL8
[12/21 18:23:54    280s]     131                           METAL1
[12/21 18:23:54    280s]     132                           METAL2
[12/21 18:23:54    280s]     133                           METAL3
[12/21 18:23:54    280s]     134                           METAL4
[12/21 18:23:54    280s]     135                           METAL5
[12/21 18:23:54    280s]     136                           METAL6
[12/21 18:23:54    280s]     137                           METAL7
[12/21 18:23:54    280s] 
[12/21 18:23:54    280s] 
[12/21 18:23:54    280s] Stream Out Information Processed for GDS version 5:
[12/21 18:23:54    280s] Units: 1000 DBU
[12/21 18:23:54    280s] 
[12/21 18:23:54    280s] Object                             Count
[12/21 18:23:54    280s] ----------------------------------------
[12/21 18:23:54    280s] Instances                          11621
[12/21 18:23:54    280s] 
[12/21 18:23:54    280s] Ports/Pins                             0
[12/21 18:23:54    280s] 
[12/21 18:23:54    280s] Nets                               65884
[12/21 18:23:54    280s]     metal layer METAL1              4869
[12/21 18:23:54    280s]     metal layer METAL2             36755
[12/21 18:23:54    280s]     metal layer METAL3             19147
[12/21 18:23:54    280s]     metal layer METAL4              4662
[12/21 18:23:54    280s]     metal layer METAL5               428
[12/21 18:23:54    280s]     metal layer METAL6                23
[12/21 18:23:54    280s] 
[12/21 18:23:54    280s]     Via Instances                  40178
[12/21 18:23:54    280s] 
[12/21 18:23:54    280s] Special Nets                         409
[12/21 18:23:54    280s]     metal layer METAL1               333
[12/21 18:23:54    280s]     metal layer METAL2                28
[12/21 18:23:54    280s]     metal layer METAL3                25
[12/21 18:23:54    280s]     metal layer METAL4                11
[12/21 18:23:54    280s]     metal layer METAL5                12
[12/21 18:23:54    280s] 
[12/21 18:23:54    280s]     Via Instances                   2540
[12/21 18:23:54    280s] 
[12/21 18:23:54    280s] Metal Fills                            0
[12/21 18:23:54    280s] 
[12/21 18:23:54    280s]     Via Instances                      0
[12/21 18:23:54    280s] 
[12/21 18:23:54    280s] Metal FillOPCs                         0
[12/21 18:23:54    280s] 
[12/21 18:23:54    280s]     Via Instances                      0
[12/21 18:23:54    280s] 
[12/21 18:23:54    280s] Metal FillDRCs                         0
[12/21 18:23:54    280s] 
[12/21 18:23:54    280s]     Via Instances                      0
[12/21 18:23:54    280s] 
[12/21 18:23:54    280s] Text                                  34
[12/21 18:23:54    280s]     metal layer METAL3                34
[12/21 18:23:54    280s] 
[12/21 18:23:54    280s] 
[12/21 18:23:54    280s] Blockages                              0
[12/21 18:23:54    280s] 
[12/21 18:23:54    280s] 
[12/21 18:23:54    280s] Custom Text                            0
[12/21 18:23:54    280s] 
[12/21 18:23:54    280s] 
[12/21 18:23:54    280s] Custom Box                             0
[12/21 18:23:54    280s] 
[12/21 18:23:54    280s] Trim Metal                             0
[12/21 18:23:54    280s] 
[12/21 18:23:54    280s] Scanning GDS file library/gds/tsmc13gfsg_fram.gds to register cell name ......
[12/21 18:23:54    280s] Scanning GDS file library/gds/tpz013g3_v1.1.gds to register cell name ......
[12/21 18:23:54    281s] Merging GDS file library/gds/tsmc13gfsg_fram.gds ......
[12/21 18:23:54    281s] 	****** Merge file: library/gds/tsmc13gfsg_fram.gds has version number: 5.
[12/21 18:23:54    281s] 	****** Merge file: library/gds/tsmc13gfsg_fram.gds has units: 1000 per micron.
[12/21 18:23:54    281s] 	****** unit scaling factor = 1 ******
[12/21 18:23:54    281s] Merging GDS file library/gds/tpz013g3_v1.1.gds ......
[12/21 18:23:54    281s] 	****** Merge file: library/gds/tpz013g3_v1.1.gds has version number: 5.
[12/21 18:23:54    281s] 	****** Merge file: library/gds/tpz013g3_v1.1.gds has units: 1000 per micron.
[12/21 18:23:54    281s] 	****** unit scaling factor = 1 ******
[12/21 18:23:54    281s] **WARN: (IMPOGDS-217):	Master cell: RF2SH64x16 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[12/21 18:23:54    281s] **WARN: (IMPOGDS-218):	Number of master cells not found after merging: 1
[12/21 18:23:54    281s] 
[12/21 18:23:54    281s] ######Streamout is finished!
[12/21 18:24:17    282s] <CMD> zoomBox 73.05500 201.16000 569.98450 453.36000
[12/21 18:24:17    283s] <CMD> fit
[12/21 18:24:39    284s] <CMD> setDrawView place
[12/21 18:26:22    293s] 
--------------------------------------------------------------------------------
Exiting Innovus on Tue Dec 21 18:26:22 2021
  Total CPU time:     0:05:30
  Total real time:    0:25:30
  Peak memory (main): 1333.48MB

[12/21 18:26:22    293s] 
[12/21 18:26:22    293s] *** Memory Usage v#1 (Current mem = 1713.754M, initial mem = 274.973M) ***
[12/21 18:26:22    293s] 
[12/21 18:26:22    293s] *** Summary of all messages that are not suppressed in this session:
[12/21 18:26:22    293s] Severity  ID               Count  Summary                                  
[12/21 18:26:22    293s] WARNING   IMPLF-44            21  Macro '%s' has no SIZE statement or a ze...
[12/21 18:26:22    293s] WARNING   IMPLF-200          355  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/21 18:26:22    293s] WARNING   IMPLF-201          225  Pin '%s' in macro '%s' has no ANTENNADIF...
[12/21 18:26:22    293s] WARNING   IMPLF-119           15  LAYER '%s' has been found in the databas...
[12/21 18:26:22    293s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[12/21 18:26:22    293s] WARNING   IMPOGDS-217          1  Master cell: %s not found in merged file...
[12/21 18:26:22    293s] WARNING   IMPOGDS-218          1  Number of master cells not found after m...
[12/21 18:26:22    293s] WARNING   IMPOGDS-250          1  Specified unit is smaller than the one i...
[12/21 18:26:22    293s] WARNING   IMPOGDS-407          1  Duplicate entry found in line %d, the sa...
[12/21 18:26:22    293s] WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
[12/21 18:26:22    293s] WARNING   IMPCK-8086           2  The command %s is obsolete and will be r...
[12/21 18:26:22    293s] WARNING   IMPVL-159         1056  Pin '%s' of cell '%s' is defined in LEF ...
[12/21 18:26:22    293s] WARNING   IMPESI-3083         14  CDB cell %s does not have a correspondin...
[12/21 18:26:22    293s] WARNING   IMPESI-3086          6  The cell '%s' does not have characterize...
[12/21 18:26:22    293s] WARNING   IMPESI-3505          1  setDelayCalMode -eng_%s (default=%s) wil...
[12/21 18:26:22    293s] WARNING   IMPPP-557            8  A single-layer VIARULE GENERATE for turn...
[12/21 18:26:22    293s] WARNING   IMPSP-5217           1  addFiller command is running on a postRo...
[12/21 18:26:22    293s] WARNING   IMPOPT-3602          4  The specified path group name %s is not ...
[12/21 18:26:22    293s] WARNING   IMPOPT-801           1  Genus executable not found in PATH%s. In...
[12/21 18:26:22    293s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[12/21 18:26:22    293s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[12/21 18:26:22    293s] ERROR     IMPTCM-48            1  "%s" is not a legal option for command "...
[12/21 18:26:22    293s] WARNING   IMPTCM-125           1  Option "%s" for command %s is obsolete a...
[12/21 18:26:22    293s] WARNING   SDF-808              1  The software is currently operating in a...
[12/21 18:26:22    293s] WARNING   TECHLIB-302         14  No function defined for cell '%s'. The c...
[12/21 18:26:22    293s] *** Message Summary: 1737 warning(s), 1 error(s)
[12/21 18:26:22    293s] 
[12/21 18:26:22    293s] --- Ending "Innovus" (totcpu=0:04:53, real=0:25:29, mem=1713.8M) ---
