Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Dec 28 20:15:10 2019
| Host         : DESKTOP-8DK78OG running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file uart_ram_control_sets_placed.rpt
| Design       : uart_ram
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    19 |
| Unused register locations in slices containing registers |    86 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              16 |            9 |
| No           | No                    | Yes                    |             108 |           33 |
| No           | Yes                   | No                     |              11 |            4 |
| Yes          | No                    | No                     |               3 |            2 |
| Yes          | No                    | Yes                    |              69 |           25 |
| Yes          | Yes                   | No                     |              35 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------+----------------------------+------------------------------+------------------+----------------+
|           Clock Signal           |        Enable Signal       |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+----------------------------------+----------------------------+------------------------------+------------------+----------------+
|  u3/u1/vsync_out_reg             | u3/vsync_out_i_2_n_0       | u3/vsync_out021_out          |                1 |              1 |
|  u3/u1/vsync_out_reg             | u3/hsync_out_i_2_n_0       | u3/hsync_out025_out          |                1 |              1 |
|  u4/CLK                          |                            |                              |                1 |              2 |
|  u3/u1/vsync_out_reg             | u3/delay[2]_i_1_n_0        |                              |                2 |              3 |
|  u4/CLK                          | u2/E[0]                    | nolabel_line48/clk_out_reg_0 |                2 |              4 |
|  rx0_reg_i_1_n_0                 | u2/p_0_in_0                | nolabel_line48/clk_out_reg_0 |                3 |              4 |
|  u4/CLK                          | u2/E[1]                    | nolabel_line48/clk_out_reg_0 |                2 |              8 |
|  nolabel_line48/leftspace_reg[9] | leftspace[9]_i_1_n_0       | nolabel_line48/clk_out_reg_0 |                4 |             10 |
|  nolabel_line48/leftspace_reg[9] | upspace                    | nolabel_line48/clk_out_reg_0 |                4 |             10 |
|  u3/u1/vsync_out_reg             | u3/sel                     | u3/clear                     |                3 |             11 |
|  u3/u1/vsync_out_reg             | u3/counter2[10]_i_2__0_n_0 | u3/counter2[10]_i_1__0_n_0   |                3 |             11 |
|  addrb_reg[17]_i_3_n_0           |                            | counter1[10]_i_1_n_0         |                4 |             11 |
|  addrb_reg[17]_i_3_n_0           | counter2                   | counter2[10]_i_1_n_0         |                2 |             11 |
|  rx0_reg_i_1_n_0                 |                            | nolabel_line48/clk_out_reg_0 |                5 |             12 |
|  clk_IBUF_BUFG                   |                            |                              |                8 |             14 |
|  rx0_reg_i_1_n_0                 | u2/flag_add                | nolabel_line48/clk_out_reg_0 |                4 |             15 |
|  addrb_reg[17]_i_3_n_0           | addrb[17]_i_1_n_0          | nolabel_line48/clk_out_reg_0 |                6 |             18 |
| ~input_to_ram_reg_n_0            |                            | nolabel_line48/clk_out_reg_0 |                6 |             18 |
|  clk_IBUF_BUFG                   |                            | nolabel_line48/clk_out_reg_0 |               22 |             78 |
+----------------------------------+----------------------------+------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 2      |                     1 |
| 3      |                     1 |
| 4      |                     2 |
| 8      |                     1 |
| 10     |                     2 |
| 11     |                     4 |
| 12     |                     1 |
| 14     |                     1 |
| 15     |                     1 |
| 16+    |                     3 |
+--------+-----------------------+


