27
1|Proceedings of the Seventh International Symposium on High-Performance Computer Architecture (HPCA'01), Nuevo Leone, Mexico, January 20-24, 2001.|n/a
2|Stack Value File: Custom Microarchitecture for the Stack.|Hsien-Hsin S. Lee,Mikhail Smelyanskiy,Chris J. Newburn,Gary S. Tyson|63|25|3|5
3|Register Renaming and Scheduling for Dynamic Execution of Predicated Code.|Perry H. Wang,Hong Wang,Ralph-Michael Kling,Kalpana Ramakrishnan,John Paul Shen|50|10|6|4
4|Data-Flow Prescheduling for Large Instruction Windows in Out-of-Order Processors.|Pierre Michaud,André Seznec|110|11|1|2
5|Speculative Data-Driven Multithreading.|Amir Roth,Gurindar S. Sohi|292|59|8|16
6|Towards Virtually-Addressed Memory Hierarchies.|Xiaogang Qiu,Michel Dubois|20|3|0|3
7|Reevaluating Online Superpage Promotion with Hardware Support.|Zhen Fang,Lixin Zhang,John B. Carter,Wilson C. Hsieh,Sally A. McKee|35|11|0|4
8|Performance of Hardware Compressed Main Memory.|Bülent Abali,Hubertus Franke,Xiaowei Shen,Dan E. Poff,T. Basil Smith|79|33|6|5
9|JETTY: Filtering Snoops for Reduced Energy Consumption in SMP Servers.|Andreas Moshovos,Gokhan Memik,Babak Falsafi,Alok N. Choudhary|193|104|15|14
10|A New Scalable Directory Architecture for Large-Scale Multiprocessors.|Manuel E. Acacio,José González,José M. García,José Duato|49|30|1|11
11|Self-Tuned Congestion Control for Multiprocessor Networks.|Mithuna Thottethodi,Alvin R. Lebeck,Shubhendu S. Mukherjee|116|62|4|0
12|Automatically Mapping Code on an Intelligent Memory Architecture.|Jaejin Lee,Yan Solihin,Josep Torrellas|41|10|0|16
13|CARS: A New Code Generation Framework for Clustered ILP Processors.|Krishnan Kailas,Kemal Ebcioglu,Ashok K. Agrawala|101|29|2|1
14|An Integrated Circuit/Architecture Approach to Reducing Leakage in Deep-Submicron High-Performance I-Caches.|Se-Hyun Yang,Michael D. Powell,Babak Falsafi,Kaushik Roy,T. N. Vijaykumar|260|70|3|8
15|DRAM Energy Management Using Software and Hardware Directed Power Mode Control.|Victor Delaluz,Mahmut T. Kandemir,Narayanan Vijaykrishnan,Anand Sivasubramaniam,Mary Jane Irwin|200|71|15|40
16|Dynamic Thermal Management for High-Performance Microprocessors.|David M. Brooks,Margaret Martonosi|773|359|12|8
17|Dynamic Prediction of Critical Path Instructions.|Eric Tune,Dongning Liang,Dean M. Tullsen,Brad Calder|148|24|4|5
18|Dynamic Branch Prediction with Perceptrons.|Daniel A. Jiménez,Calvin Lin|293|101|5|6
19|Differential FCM: Increasing Value Prediction Accuracy by Improving Table Usage Efficiency.|Bart Goeman,Hans Vandierendonck,Koenraad De Bosschere|131|55|0|2
20|DLP + TLP Processors for the Next Generation of Media Workloads.|Jesús Corbal,Roger Espasa,Mateo Valero|31|11|16|3
21|An Architectural Evaluation of Java TPC-W.|Harold W. Cain,Ravi Rajwar,Morris Marden,Mikko H. Lipasti|161|51|3|4
22|A Programmable Co-Processor for Profiling.|Craig B. Zilles,Gurindar S. Sohi|83|15|1|1
23|A Delay Model and Speculative Architecture for Pipelined Routers.|Li-Shiuan Peh,William J. Dally|513|326|5|30
24|Quantifying the Impact of Architectural Scaling on Communication.|Taliver Heath,Samian Kaur,Richard P. Martin,Thu D. Nguyen|4|0|0|1
25|Call Graph Prefetching for Database Applications.|Murali Annavaram,Jignesh M. Patel,Edward S. Davidson|43|13|2|3
26|Branch History Guided Instruction Prefetching.|Viji Srinivasan,Edward S. Davidson,Gary S. Tyson,Mark J. Charney,Thomas R. Puzak|35|14|0|4
27|Reducing DRAM Latencies with an Integrated Memory Hierarchy Design.|Wei-Fen Lin,Steven K. Reinhardt,Doug Burger|211|87|11|7
