Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Wed Jun 15 13:33:20 2022
| Host         : Alienware17R3 running 64-bit major release  (build 9200)
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xczu7ev-ffvc1156-2-e
| Speed File   : -2
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 1
+--------+----------+-------------------------------------------+------------+
| Rule   | Severity | Description                               | Violations |
+--------+----------+-------------------------------------------+------------+
| CLKC-3 | Advisory | Clock Buffer has LOC and not CLOCK_REGION | 1          |
+--------+----------+-------------------------------------------+------------+

2. REPORT DETAILS
-----------------
CLKC-3#1 Advisory
Clock Buffer has LOC and not CLOCK_REGION  
The BUFG_PS cell design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG has a LOC constraint, but using the CLOCK_REGION property instead would give more flexibility to the Placer to select the appropriate routing/distribution track.
Related violations: <none>


