module updowncounter_tb();
reg clk,reset;
reg mode; 
wire [3:0] count;

updowncounter dut(clk,reset,mode,count);
initial clk = 0;
always #5 clk = ~clk;

initial begin
$monitor($time,"count=%0d,clk=%b,reset=%b,mode=%b",count,clk,reset,mode);
reset = 0;

mode = 0;
#100;
mode = 1;
#200;

reset = 1;
mode = 0;
#50;
reset = 0;
end
endmodule
