

================================================================
== Vivado HLS Report for 'mandelbrot'
================================================================
* Date:           Sun Feb 25 22:13:22 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        mandelbrot
* Solution:       solution3
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.42|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  515|  515|  515|  515|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- myloop  |  512|  512|         2|          -|          -|   256|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / (!exitcond)
5 --> 
	4  / true

* FSM state operations: 

 <State 1> : 7.89ns
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%im_read = call float @_ssdm_op_Read.ap_auto.float(float %im) nounwind"
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%re_read = call float @_ssdm_op_Read.ap_auto.float(float %re) nounwind"
ST_1 : Operation 8 [1/1] (4.33ns)   --->   "%d_assign = fpext float %re_read to double" [mandelbrot/C/mandelbrot.cpp:17]   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%ireg_V = bitcast double %d_assign to i64" [mandelbrot/C/mandelbrot.cpp:17]
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_4 = trunc i64 %ireg_V to i63" [mandelbrot/C/mandelbrot.cpp:17]
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%isneg = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [mandelbrot/C/mandelbrot.cpp:17]
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)" [mandelbrot/C/mandelbrot.cpp:17]
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_2 = zext i11 %exp_tmp_V to i12" [mandelbrot/C/mandelbrot.cpp:17]
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_11 = trunc i64 %ireg_V to i52" [mandelbrot/C/mandelbrot.cpp:17]
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_11)" [mandelbrot/C/mandelbrot.cpp:17]
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_Result_s = zext i53 %tmp to i54" [mandelbrot/C/mandelbrot.cpp:17]
ST_1 : Operation 17 [1/1] (2.73ns)   --->   "%man_V_1 = sub i54 0, %p_Result_s" [mandelbrot/C/mandelbrot.cpp:17]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (2.34ns)   --->   "%tmp_7 = icmp eq i63 %tmp_4, 0" [mandelbrot/C/mandelbrot.cpp:17]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.77ns)   --->   "%F2 = sub i12 1075, %tmp_2" [mandelbrot/C/mandelbrot.cpp:17]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.61ns)   --->   "%tmp_9 = icmp sgt i12 %F2, 28" [mandelbrot/C/mandelbrot.cpp:17]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.77ns)   --->   "%tmp_s = add i12 -28, %F2" [mandelbrot/C/mandelbrot.cpp:17]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.77ns)   --->   "%tmp_1 = sub i12 28, %F2" [mandelbrot/C/mandelbrot.cpp:17]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (4.33ns)   --->   "%d_assign_1 = fpext float %im_read to double" [mandelbrot/C/mandelbrot.cpp:19]   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%ireg_V_1 = bitcast double %d_assign_1 to i64" [mandelbrot/C/mandelbrot.cpp:19]
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_38 = trunc i64 %ireg_V_1 to i63" [mandelbrot/C/mandelbrot.cpp:19]
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%isneg_1 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_1, i32 63)" [mandelbrot/C/mandelbrot.cpp:19]
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%exp_tmp_V_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_1, i32 52, i32 62)" [mandelbrot/C/mandelbrot.cpp:19]
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_15 = zext i11 %exp_tmp_V_1 to i12" [mandelbrot/C/mandelbrot.cpp:19]
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_40 = trunc i64 %ireg_V_1 to i52" [mandelbrot/C/mandelbrot.cpp:19]
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_16 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_40)" [mandelbrot/C/mandelbrot.cpp:19]
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_Result_1 = zext i53 %tmp_16 to i54" [mandelbrot/C/mandelbrot.cpp:19]
ST_1 : Operation 32 [1/1] (2.73ns)   --->   "%man_V_4 = sub i54 0, %p_Result_1" [mandelbrot/C/mandelbrot.cpp:19]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (2.34ns)   --->   "%tmp_17 = icmp eq i63 %tmp_38, 0" [mandelbrot/C/mandelbrot.cpp:19]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (1.77ns)   --->   "%F2_1 = sub i12 1075, %tmp_15" [mandelbrot/C/mandelbrot.cpp:19]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.61ns)   --->   "%tmp_18 = icmp sgt i12 %F2_1, 28" [mandelbrot/C/mandelbrot.cpp:19]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (1.77ns)   --->   "%tmp_19 = add i12 -28, %F2_1" [mandelbrot/C/mandelbrot.cpp:19]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (1.77ns)   --->   "%tmp_20 = sub i12 28, %F2_1" [mandelbrot/C/mandelbrot.cpp:19]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 2> : 8.42ns
ST_2 : Operation 38 [1/1] (1.15ns)   --->   "%p_Val2_18 = select i1 %isneg, i54 %man_V_1, i54 %p_Result_s" [mandelbrot/C/mandelbrot.cpp:17]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (1.15ns)   --->   "%sh_amt = select i1 %tmp_9, i12 %tmp_s, i12 %tmp_1" [mandelbrot/C/mandelbrot.cpp:17]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%sh_amt_cast = sext i12 %sh_amt to i32" [mandelbrot/C/mandelbrot.cpp:17]
ST_2 : Operation 41 [1/1] (1.61ns)   --->   "%tmp_3 = icmp eq i12 %F2, 28" [mandelbrot/C/mandelbrot.cpp:17]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_23 = trunc i54 %p_Val2_18 to i32" [mandelbrot/C/mandelbrot.cpp:17]
ST_2 : Operation 43 [1/1] (1.61ns)   --->   "%tmp_5 = icmp ult i12 %sh_amt, 54" [mandelbrot/C/mandelbrot.cpp:17]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_25 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt, i32 5, i32 11)" [mandelbrot/C/mandelbrot.cpp:17]
ST_2 : Operation 45 [1/1] (1.23ns)   --->   "%icmp = icmp eq i7 %tmp_25, 0" [mandelbrot/C/mandelbrot.cpp:17]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%tmp_8 = zext i32 %sh_amt_cast to i54" [mandelbrot/C/mandelbrot.cpp:17]
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%tmp_6 = ashr i54 %p_Val2_18, %tmp_8" [mandelbrot/C/mandelbrot.cpp:17]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.30> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%tmp_28 = trunc i54 %tmp_6 to i32" [mandelbrot/C/mandelbrot.cpp:17]
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%p_Val2_0_i_i_i1 = select i1 %isneg, i32 -1, i32 0" [mandelbrot/C/mandelbrot.cpp:17]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (3.47ns) (out node of the LUT)   --->   "%p_Val2_3 = select i1 %tmp_5, i32 %tmp_28, i32 %p_Val2_0_i_i_i1" [mandelbrot/C/mandelbrot.cpp:17]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.61ns)   --->   "%tmp_12 = icmp sgt i12 %tmp_s, 54" [mandelbrot/C/mandelbrot.cpp:17]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (1.77ns)   --->   "%tmp_13 = add i12 -29, %F2" [mandelbrot/C/mandelbrot.cpp:17]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%tmp_17_cast = sext i12 %tmp_13 to i32" [mandelbrot/C/mandelbrot.cpp:17]
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%tmp_37 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %p_Val2_18, i32 %tmp_17_cast)" [mandelbrot/C/mandelbrot.cpp:17]
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%qb = select i1 %tmp_12, i1 %isneg, i1 %tmp_37" [mandelbrot/C/mandelbrot.cpp:17]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%tmp_14 = zext i1 %qb to i32" [mandelbrot/C/mandelbrot.cpp:17]
ST_2 : Operation 57 [1/1] (2.18ns) (out node of the LUT)   --->   "%p_Val2_4 = add nsw i32 %tmp_14, %p_Val2_3" [mandelbrot/C/mandelbrot.cpp:17]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (1.15ns)   --->   "%p_Val2_21 = select i1 %isneg_1, i54 %man_V_4, i54 %p_Result_1" [mandelbrot/C/mandelbrot.cpp:19]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (1.15ns)   --->   "%sh_amt_1 = select i1 %tmp_18, i12 %tmp_19, i12 %tmp_20" [mandelbrot/C/mandelbrot.cpp:19]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%sh_amt_1_cast = sext i12 %sh_amt_1 to i32" [mandelbrot/C/mandelbrot.cpp:19]
ST_2 : Operation 61 [1/1] (1.61ns)   --->   "%tmp_21 = icmp eq i12 %F2_1, 28" [mandelbrot/C/mandelbrot.cpp:19]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_41 = trunc i54 %p_Val2_21 to i32" [mandelbrot/C/mandelbrot.cpp:19]
ST_2 : Operation 63 [1/1] (1.61ns)   --->   "%tmp_22 = icmp ult i12 %sh_amt_1, 54" [mandelbrot/C/mandelbrot.cpp:19]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_42 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_1, i32 5, i32 11)" [mandelbrot/C/mandelbrot.cpp:19]
ST_2 : Operation 65 [1/1] (1.23ns)   --->   "%icmp5 = icmp eq i7 %tmp_42, 0" [mandelbrot/C/mandelbrot.cpp:19]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_8)   --->   "%tmp_24 = zext i32 %sh_amt_1_cast to i54" [mandelbrot/C/mandelbrot.cpp:19]
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_8)   --->   "%tmp_26 = ashr i54 %p_Val2_21, %tmp_24" [mandelbrot/C/mandelbrot.cpp:19]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.30> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_8)   --->   "%tmp_43 = trunc i54 %tmp_26 to i32" [mandelbrot/C/mandelbrot.cpp:19]
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_8)   --->   "%p_Val2_0_i_i_i3 = select i1 %isneg_1, i32 -1, i32 0" [mandelbrot/C/mandelbrot.cpp:19]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (3.47ns) (out node of the LUT)   --->   "%p_Val2_8 = select i1 %tmp_22, i32 %tmp_43, i32 %p_Val2_0_i_i_i3" [mandelbrot/C/mandelbrot.cpp:19]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (1.61ns)   --->   "%tmp_29 = icmp sgt i12 %tmp_19, 54" [mandelbrot/C/mandelbrot.cpp:19]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (1.77ns)   --->   "%tmp_30 = add i12 -29, %F2_1" [mandelbrot/C/mandelbrot.cpp:19]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%tmp_39_cast = sext i12 %tmp_30 to i32" [mandelbrot/C/mandelbrot.cpp:19]
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%tmp_44 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %p_Val2_21, i32 %tmp_39_cast)" [mandelbrot/C/mandelbrot.cpp:19]
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%qb_1 = select i1 %tmp_29, i1 %isneg_1, i1 %tmp_44" [mandelbrot/C/mandelbrot.cpp:19]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%tmp_31 = zext i1 %qb_1 to i32" [mandelbrot/C/mandelbrot.cpp:19]
ST_2 : Operation 77 [1/1] (2.18ns) (out node of the LUT)   --->   "%p_Val2_9 = add nsw i32 %tmp_31, %p_Val2_8" [mandelbrot/C/mandelbrot.cpp:19]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 3> : 6.38ns
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %re) nounwind, !map !88"
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %im) nounwind, !map !94"
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %outp) nounwind, !map !98"
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @mandelbrot_str) nounwind"
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%tmp_10 = shl i32 %tmp_23, %sh_amt_cast" [mandelbrot/C/mandelbrot.cpp:17]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.30> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp8)   --->   "%sel_tmp1 = xor i1 %tmp_7, true" [mandelbrot/C/mandelbrot.cpp:17]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp8)   --->   "%sel_tmp2 = and i1 %tmp_3, %sel_tmp1" [mandelbrot/C/mandelbrot.cpp:17]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp8)   --->   "%sel_tmp3 = select i1 %sel_tmp2, i32 %tmp_23, i32 0" [mandelbrot/C/mandelbrot.cpp:17]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.57ns)   --->   "%sel_tmp6_demorgan = or i1 %tmp_7, %tmp_3" [mandelbrot/C/mandelbrot.cpp:17]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp8)   --->   "%sel_tmp6 = xor i1 %sel_tmp6_demorgan, true" [mandelbrot/C/mandelbrot.cpp:17]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp8)   --->   "%sel_tmp7 = and i1 %tmp_9, %sel_tmp6" [mandelbrot/C/mandelbrot.cpp:17]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (1.15ns) (out node of the LUT)   --->   "%sel_tmp8 = select i1 %sel_tmp7, i32 %p_Val2_4, i32 %sel_tmp3" [mandelbrot/C/mandelbrot.cpp:17]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%sel_tmp13_demorgan = or i1 %sel_tmp6_demorgan, %tmp_9" [mandelbrot/C/mandelbrot.cpp:17]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%sel_tmp = xor i1 %sel_tmp13_demorgan, true" [mandelbrot/C/mandelbrot.cpp:17]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%sel_tmp4 = and i1 %icmp, %sel_tmp" [mandelbrot/C/mandelbrot.cpp:17]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (3.30ns) (out node of the LUT)   --->   "%p_Val2_5 = select i1 %sel_tmp4, i32 %tmp_10, i32 %sel_tmp8" [mandelbrot/C/mandelbrot.cpp:17]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (1.35ns)   --->   "store i32 %p_Val2_5, i32* @z_re_V, align 4" [mandelbrot/C/mandelbrot.cpp:18]
ST_3 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_20)   --->   "%tmp_27 = shl i32 %tmp_41, %sh_amt_1_cast" [mandelbrot/C/mandelbrot.cpp:19]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.30> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp13)   --->   "%sel_tmp5 = xor i1 %tmp_17, true" [mandelbrot/C/mandelbrot.cpp:19]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp13)   --->   "%sel_tmp9 = and i1 %tmp_21, %sel_tmp5" [mandelbrot/C/mandelbrot.cpp:19]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp13)   --->   "%sel_tmp10 = select i1 %sel_tmp9, i32 %tmp_41, i32 0" [mandelbrot/C/mandelbrot.cpp:35]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.57ns)   --->   "%sel_tmp24_demorgan = or i1 %tmp_17, %tmp_21" [mandelbrot/C/mandelbrot.cpp:19]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp13)   --->   "%sel_tmp11 = xor i1 %sel_tmp24_demorgan, true" [mandelbrot/C/mandelbrot.cpp:19]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp13)   --->   "%sel_tmp12 = and i1 %tmp_18, %sel_tmp11" [mandelbrot/C/mandelbrot.cpp:19]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (1.15ns) (out node of the LUT)   --->   "%sel_tmp13 = select i1 %sel_tmp12, i32 %p_Val2_9, i32 %sel_tmp10" [mandelbrot/C/mandelbrot.cpp:35]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_20)   --->   "%sel_tmp31_demorgan = or i1 %sel_tmp24_demorgan, %tmp_18" [mandelbrot/C/mandelbrot.cpp:19]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_20)   --->   "%sel_tmp14 = xor i1 %sel_tmp31_demorgan, true" [mandelbrot/C/mandelbrot.cpp:19]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_20)   --->   "%sel_tmp15 = and i1 %icmp5, %sel_tmp14" [mandelbrot/C/mandelbrot.cpp:19]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (3.30ns) (out node of the LUT)   --->   "%p_Val2_20 = select i1 %sel_tmp15, i32 %tmp_27, i32 %sel_tmp13" [mandelbrot/C/mandelbrot.cpp:35]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (1.35ns)   --->   "store i32 %p_Val2_20, i32* @z_im_V, align 4" [mandelbrot/C/mandelbrot.cpp:20]
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_32 = call i60 @_ssdm_op_BitConcatenate.i60.i32.i28(i32 %p_Val2_20, i28 0)" [mandelbrot/C/mandelbrot.cpp:35]
ST_3 : Operation 109 [1/1] (1.35ns)   --->   "br label %0" [mandelbrot/C/mandelbrot.cpp:24]

 <State 4> : 6.95ns
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%i = phi i9 [ 0, %codeRepl_ifconv ], [ %i_1, %"ap_fixed_base<64, 8, true, 5, 3, 0>.exit183" ]"
ST_4 : Operation 111 [1/1] (1.34ns)   --->   "%exitcond = icmp eq i9 %i, -256" [mandelbrot/C/mandelbrot.cpp:24]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256) nounwind"
ST_4 : Operation 113 [1/1] (1.73ns)   --->   "%i_1 = add i9 %i, 1" [mandelbrot/C/mandelbrot.cpp:24]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %1, label %"ap_fixed_base<64, 8, true, 5, 3, 0>.exit183"" [mandelbrot/C/mandelbrot.cpp:24]
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%z_re_V_load = load i32* @z_re_V, align 4" [mandelbrot/C/mandelbrot.cpp:27]
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%OP1_V = sext i32 %z_re_V_load to i64" [mandelbrot/C/mandelbrot.cpp:27]
ST_4 : Operation 117 [1/1] (6.88ns)   --->   "%p_Val2_2 = mul nsw i64 %OP1_V, %OP1_V" [mandelbrot/C/mandelbrot.cpp:27]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%p_Val2_7 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_2, i32 28, i32 59)" [mandelbrot/C/mandelbrot.cpp:27]
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_45 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_2, i32 27)" [mandelbrot/C/mandelbrot.cpp:27]
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%z_im_V_load = load i32* @z_im_V, align 4" [mandelbrot/C/mandelbrot.cpp:28]
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%OP1_V_1 = sext i32 %z_im_V_load to i64" [mandelbrot/C/mandelbrot.cpp:28]
ST_4 : Operation 122 [1/1] (6.88ns)   --->   "%p_Val2_11 = mul nsw i64 %OP1_V_1, %OP1_V_1" [mandelbrot/C/mandelbrot.cpp:28]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%p_Val2_12 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_11, i32 28, i32 59)" [mandelbrot/C/mandelbrot.cpp:28]
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_46 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_11, i32 27)" [mandelbrot/C/mandelbrot.cpp:28]
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%r_V = call i33 @_ssdm_op_BitConcatenate.i33.i32.i1(i32 %z_re_V_load, i1 false)" [mandelbrot/C/mandelbrot.cpp:35]
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%OP1_V_cast = sext i33 %r_V to i65" [mandelbrot/C/mandelbrot.cpp:35]
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%OP2_V_2_cast = sext i32 %z_im_V_load to i65" [mandelbrot/C/mandelbrot.cpp:35]
ST_4 : Operation 128 [1/1] (6.95ns)   --->   "%p_Val2_14 = mul i65 %OP2_V_2_cast, %OP1_V_cast" [mandelbrot/C/mandelbrot.cpp:35]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_47 = trunc i65 %p_Val2_14 to i60" [mandelbrot/C/mandelbrot.cpp:35]
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_48 = call i1 @_ssdm_op_BitSelect.i1.i65.i32(i65 %p_Val2_14, i32 27)" [mandelbrot/C/mandelbrot.cpp:35]
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i16P(i16* %outp, i16 0) nounwind" [mandelbrot/C/mandelbrot.cpp:42]
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "ret void" [mandelbrot/C/mandelbrot.cpp:46]

 <State 5> : 7.25ns
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str1) nounwind" [mandelbrot/C/mandelbrot.cpp:24]
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_33 = zext i1 %tmp_45 to i32" [mandelbrot/C/mandelbrot.cpp:27]
ST_5 : Operation 135 [1/1] (2.18ns)   --->   "%p_Val2_10 = add nsw i32 %tmp_33, %p_Val2_7" [mandelbrot/C/mandelbrot.cpp:27]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_34 = zext i1 %tmp_46 to i32" [mandelbrot/C/mandelbrot.cpp:28]
ST_5 : Operation 137 [1/1] (2.18ns)   --->   "%p_Val2_13 = add nsw i32 %tmp_34, %p_Val2_12" [mandelbrot/C/mandelbrot.cpp:28]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (2.90ns)   --->   "%p_Val2_15 = add i60 %tmp_47, %tmp_32" [mandelbrot/C/mandelbrot.cpp:35]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%p_Val2_16 = call i32 @_ssdm_op_PartSelect.i32.i60.i32.i32(i60 %p_Val2_15, i32 28, i32 59)" [mandelbrot/C/mandelbrot.cpp:35]
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_35 = zext i1 %tmp_48 to i32" [mandelbrot/C/mandelbrot.cpp:35]
ST_5 : Operation 141 [1/1] (2.18ns)   --->   "%p_Val2_17 = add nsw i32 %tmp_35, %p_Val2_16" [mandelbrot/C/mandelbrot.cpp:35]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (1.35ns)   --->   "store i32 %p_Val2_17, i32* @z_im_V, align 4" [mandelbrot/C/mandelbrot.cpp:35]
ST_5 : Operation 143 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%p_Val2_s = sub i32 %p_Val2_10, %p_Val2_13" [mandelbrot/C/mandelbrot.cpp:36]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 144 [1/1] (3.71ns) (root node of TernaryAdder)   --->   "%p_Val2_1 = add i32 %p_Val2_5, %p_Val2_s" [mandelbrot/C/mandelbrot.cpp:36]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 145 [1/1] (1.35ns)   --->   "store i32 %p_Val2_1, i32* @z_re_V, align 4" [mandelbrot/C/mandelbrot.cpp:36]
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "br label %0" [mandelbrot/C/mandelbrot.cpp:24]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ re]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ im]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ z_re_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ z_im_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
im_read            (read             ) [ 000000]
re_read            (read             ) [ 000000]
d_assign           (fpext            ) [ 000000]
ireg_V             (bitcast          ) [ 000000]
tmp_4              (trunc            ) [ 000000]
isneg              (bitselect        ) [ 001000]
exp_tmp_V          (partselect       ) [ 000000]
tmp_2              (zext             ) [ 000000]
tmp_11             (trunc            ) [ 000000]
tmp                (bitconcatenate   ) [ 000000]
p_Result_s         (zext             ) [ 001000]
man_V_1            (sub              ) [ 001000]
tmp_7              (icmp             ) [ 001100]
F2                 (sub              ) [ 001000]
tmp_9              (icmp             ) [ 001100]
tmp_s              (add              ) [ 001000]
tmp_1              (sub              ) [ 001000]
d_assign_1         (fpext            ) [ 000000]
ireg_V_1           (bitcast          ) [ 000000]
tmp_38             (trunc            ) [ 000000]
isneg_1            (bitselect        ) [ 001000]
exp_tmp_V_1        (partselect       ) [ 000000]
tmp_15             (zext             ) [ 000000]
tmp_40             (trunc            ) [ 000000]
tmp_16             (bitconcatenate   ) [ 000000]
p_Result_1         (zext             ) [ 001000]
man_V_4            (sub              ) [ 001000]
tmp_17             (icmp             ) [ 001100]
F2_1               (sub              ) [ 001000]
tmp_18             (icmp             ) [ 001100]
tmp_19             (add              ) [ 001000]
tmp_20             (sub              ) [ 001000]
p_Val2_18          (select           ) [ 000000]
sh_amt             (select           ) [ 000000]
sh_amt_cast        (sext             ) [ 000100]
tmp_3              (icmp             ) [ 000100]
tmp_23             (trunc            ) [ 000100]
tmp_5              (icmp             ) [ 000000]
tmp_25             (partselect       ) [ 000000]
icmp               (icmp             ) [ 000100]
tmp_8              (zext             ) [ 000000]
tmp_6              (ashr             ) [ 000000]
tmp_28             (trunc            ) [ 000000]
p_Val2_0_i_i_i1    (select           ) [ 000000]
p_Val2_3           (select           ) [ 000000]
tmp_12             (icmp             ) [ 000000]
tmp_13             (add              ) [ 000000]
tmp_17_cast        (sext             ) [ 000000]
tmp_37             (bitselect        ) [ 000000]
qb                 (select           ) [ 000000]
tmp_14             (zext             ) [ 000000]
p_Val2_4           (add              ) [ 000100]
p_Val2_21          (select           ) [ 000000]
sh_amt_1           (select           ) [ 000000]
sh_amt_1_cast      (sext             ) [ 000100]
tmp_21             (icmp             ) [ 000100]
tmp_41             (trunc            ) [ 000100]
tmp_22             (icmp             ) [ 000000]
tmp_42             (partselect       ) [ 000000]
icmp5              (icmp             ) [ 000100]
tmp_24             (zext             ) [ 000000]
tmp_26             (ashr             ) [ 000000]
tmp_43             (trunc            ) [ 000000]
p_Val2_0_i_i_i3    (select           ) [ 000000]
p_Val2_8           (select           ) [ 000000]
tmp_29             (icmp             ) [ 000000]
tmp_30             (add              ) [ 000000]
tmp_39_cast        (sext             ) [ 000000]
tmp_44             (bitselect        ) [ 000000]
qb_1               (select           ) [ 000000]
tmp_31             (zext             ) [ 000000]
p_Val2_9           (add              ) [ 000100]
StgValue_78        (specbitsmap      ) [ 000000]
StgValue_79        (specbitsmap      ) [ 000000]
StgValue_80        (specbitsmap      ) [ 000000]
StgValue_81        (spectopmodule    ) [ 000000]
tmp_10             (shl              ) [ 000000]
sel_tmp1           (xor              ) [ 000000]
sel_tmp2           (and              ) [ 000000]
sel_tmp3           (select           ) [ 000000]
sel_tmp6_demorgan  (or               ) [ 000000]
sel_tmp6           (xor              ) [ 000000]
sel_tmp7           (and              ) [ 000000]
sel_tmp8           (select           ) [ 000000]
sel_tmp13_demorgan (or               ) [ 000000]
sel_tmp            (xor              ) [ 000000]
sel_tmp4           (and              ) [ 000000]
p_Val2_5           (select           ) [ 000011]
StgValue_94        (store            ) [ 000000]
tmp_27             (shl              ) [ 000000]
sel_tmp5           (xor              ) [ 000000]
sel_tmp9           (and              ) [ 000000]
sel_tmp10          (select           ) [ 000000]
sel_tmp24_demorgan (or               ) [ 000000]
sel_tmp11          (xor              ) [ 000000]
sel_tmp12          (and              ) [ 000000]
sel_tmp13          (select           ) [ 000000]
sel_tmp31_demorgan (or               ) [ 000000]
sel_tmp14          (xor              ) [ 000000]
sel_tmp15          (and              ) [ 000000]
p_Val2_20          (select           ) [ 000000]
StgValue_107       (store            ) [ 000000]
tmp_32             (bitconcatenate   ) [ 000011]
StgValue_109       (br               ) [ 000111]
i                  (phi              ) [ 000010]
exitcond           (icmp             ) [ 000011]
empty              (speclooptripcount) [ 000000]
i_1                (add              ) [ 000111]
StgValue_114       (br               ) [ 000000]
z_re_V_load        (load             ) [ 000000]
OP1_V              (sext             ) [ 000000]
p_Val2_2           (mul              ) [ 000000]
p_Val2_7           (partselect       ) [ 000001]
tmp_45             (bitselect        ) [ 000001]
z_im_V_load        (load             ) [ 000000]
OP1_V_1            (sext             ) [ 000000]
p_Val2_11          (mul              ) [ 000000]
p_Val2_12          (partselect       ) [ 000001]
tmp_46             (bitselect        ) [ 000001]
r_V                (bitconcatenate   ) [ 000000]
OP1_V_cast         (sext             ) [ 000000]
OP2_V_2_cast       (sext             ) [ 000000]
p_Val2_14          (mul              ) [ 000000]
tmp_47             (trunc            ) [ 000001]
tmp_48             (bitselect        ) [ 000001]
StgValue_131       (write            ) [ 000000]
StgValue_132       (ret              ) [ 000000]
StgValue_133       (specloopname     ) [ 000000]
tmp_33             (zext             ) [ 000000]
p_Val2_10          (add              ) [ 000000]
tmp_34             (zext             ) [ 000000]
p_Val2_13          (add              ) [ 000000]
p_Val2_15          (add              ) [ 000000]
p_Val2_16          (partselect       ) [ 000000]
tmp_35             (zext             ) [ 000000]
p_Val2_17          (add              ) [ 000000]
StgValue_142       (store            ) [ 000000]
p_Val2_s           (sub              ) [ 000000]
p_Val2_1           (add              ) [ 000000]
StgValue_145       (store            ) [ 000000]
StgValue_146       (br               ) [ 000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="re">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="re"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="im">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="im"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="outp">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outp"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="z_re_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z_re_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="z_im_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z_im_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i54.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mandelbrot_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i60.i32.i28"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i33.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i65.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i60.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="im_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="im_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="re_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="re_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="StgValue_131_write_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="0" slack="0"/>
<pin id="112" dir="0" index="1" bw="16" slack="0"/>
<pin id="113" dir="0" index="2" bw="1" slack="0"/>
<pin id="114" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_131/4 "/>
</bind>
</comp>

<comp id="118" class="1005" name="i_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="9" slack="1"/>
<pin id="120" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="122" class="1004" name="i_phi_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="1"/>
<pin id="124" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="9" slack="0"/>
<pin id="126" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="129" class="1004" name="d_assign_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="d_assign/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="d_assign_1_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="d_assign_1/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="ireg_V_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="64" slack="0"/>
<pin id="139" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ireg_V/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="tmp_4_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="64" slack="0"/>
<pin id="143" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="isneg_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="0"/>
<pin id="147" dir="0" index="1" bw="64" slack="0"/>
<pin id="148" dir="0" index="2" bw="7" slack="0"/>
<pin id="149" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isneg/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="exp_tmp_V_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="11" slack="0"/>
<pin id="155" dir="0" index="1" bw="64" slack="0"/>
<pin id="156" dir="0" index="2" bw="7" slack="0"/>
<pin id="157" dir="0" index="3" bw="7" slack="0"/>
<pin id="158" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_tmp_V/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="tmp_2_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="11" slack="0"/>
<pin id="165" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="tmp_11_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="64" slack="0"/>
<pin id="169" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_11/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="tmp_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="53" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="52" slack="0"/>
<pin id="175" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="p_Result_s_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="53" slack="0"/>
<pin id="181" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="man_V_1_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="0"/>
<pin id="185" dir="0" index="1" bw="53" slack="0"/>
<pin id="186" dir="1" index="2" bw="54" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="man_V_1/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="tmp_7_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="63" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="F2_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="12" slack="0"/>
<pin id="197" dir="0" index="1" bw="11" slack="0"/>
<pin id="198" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="F2/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="tmp_9_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="12" slack="0"/>
<pin id="203" dir="0" index="1" bw="6" slack="0"/>
<pin id="204" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="tmp_s_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="6" slack="0"/>
<pin id="209" dir="0" index="1" bw="12" slack="0"/>
<pin id="210" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="tmp_1_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="6" slack="0"/>
<pin id="215" dir="0" index="1" bw="12" slack="0"/>
<pin id="216" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="ireg_V_1_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="64" slack="0"/>
<pin id="221" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ireg_V_1/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="tmp_38_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="64" slack="0"/>
<pin id="225" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_38/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="isneg_1_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="0"/>
<pin id="229" dir="0" index="1" bw="64" slack="0"/>
<pin id="230" dir="0" index="2" bw="7" slack="0"/>
<pin id="231" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isneg_1/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="exp_tmp_V_1_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="11" slack="0"/>
<pin id="237" dir="0" index="1" bw="64" slack="0"/>
<pin id="238" dir="0" index="2" bw="7" slack="0"/>
<pin id="239" dir="0" index="3" bw="7" slack="0"/>
<pin id="240" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_tmp_V_1/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="tmp_15_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="11" slack="0"/>
<pin id="247" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="tmp_40_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="64" slack="0"/>
<pin id="251" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_40/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="tmp_16_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="53" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="0" index="2" bw="52" slack="0"/>
<pin id="257" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_16/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="p_Result_1_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="53" slack="0"/>
<pin id="263" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Result_1/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="man_V_4_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="0"/>
<pin id="267" dir="0" index="1" bw="53" slack="0"/>
<pin id="268" dir="1" index="2" bw="54" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="man_V_4/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="tmp_17_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="63" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_17/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="F2_1_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="12" slack="0"/>
<pin id="279" dir="0" index="1" bw="11" slack="0"/>
<pin id="280" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="F2_1/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="tmp_18_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="12" slack="0"/>
<pin id="285" dir="0" index="1" bw="6" slack="0"/>
<pin id="286" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_18/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="tmp_19_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="6" slack="0"/>
<pin id="291" dir="0" index="1" bw="12" slack="0"/>
<pin id="292" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_19/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="tmp_20_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="6" slack="0"/>
<pin id="297" dir="0" index="1" bw="12" slack="0"/>
<pin id="298" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_20/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="p_Val2_18_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="1"/>
<pin id="303" dir="0" index="1" bw="54" slack="1"/>
<pin id="304" dir="0" index="2" bw="53" slack="1"/>
<pin id="305" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_18/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="sh_amt_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="1"/>
<pin id="308" dir="0" index="1" bw="12" slack="1"/>
<pin id="309" dir="0" index="2" bw="12" slack="1"/>
<pin id="310" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_amt/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="sh_amt_cast_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="12" slack="0"/>
<pin id="313" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_amt_cast/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="tmp_3_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="12" slack="1"/>
<pin id="317" dir="0" index="1" bw="6" slack="0"/>
<pin id="318" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="tmp_23_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="54" slack="0"/>
<pin id="322" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_23/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp_5_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="12" slack="0"/>
<pin id="326" dir="0" index="1" bw="7" slack="0"/>
<pin id="327" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_25_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="7" slack="0"/>
<pin id="332" dir="0" index="1" bw="12" slack="0"/>
<pin id="333" dir="0" index="2" bw="4" slack="0"/>
<pin id="334" dir="0" index="3" bw="5" slack="0"/>
<pin id="335" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_25/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="icmp_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="7" slack="0"/>
<pin id="342" dir="0" index="1" bw="1" slack="0"/>
<pin id="343" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="tmp_8_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="12" slack="0"/>
<pin id="348" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="tmp_6_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="54" slack="0"/>
<pin id="352" dir="0" index="1" bw="32" slack="0"/>
<pin id="353" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_28_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="54" slack="0"/>
<pin id="358" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_28/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="p_Val2_0_i_i_i1_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="1"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="0" index="2" bw="1" slack="0"/>
<pin id="364" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_0_i_i_i1/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="p_Val2_3_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="0"/>
<pin id="369" dir="0" index="1" bw="32" slack="0"/>
<pin id="370" dir="0" index="2" bw="32" slack="0"/>
<pin id="371" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_3/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_12_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="12" slack="1"/>
<pin id="377" dir="0" index="1" bw="7" slack="0"/>
<pin id="378" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_12/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp_13_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="6" slack="0"/>
<pin id="382" dir="0" index="1" bw="12" slack="1"/>
<pin id="383" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_13/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="tmp_17_cast_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="12" slack="0"/>
<pin id="387" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_17_cast/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="tmp_37_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="0"/>
<pin id="391" dir="0" index="1" bw="54" slack="0"/>
<pin id="392" dir="0" index="2" bw="12" slack="0"/>
<pin id="393" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_37/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="qb_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="0"/>
<pin id="399" dir="0" index="1" bw="1" slack="1"/>
<pin id="400" dir="0" index="2" bw="1" slack="0"/>
<pin id="401" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="qb/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="tmp_14_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="p_Val2_4_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="0"/>
<pin id="410" dir="0" index="1" bw="32" slack="0"/>
<pin id="411" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_4/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="p_Val2_21_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="1"/>
<pin id="416" dir="0" index="1" bw="54" slack="1"/>
<pin id="417" dir="0" index="2" bw="53" slack="1"/>
<pin id="418" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_21/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="sh_amt_1_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="1"/>
<pin id="421" dir="0" index="1" bw="12" slack="1"/>
<pin id="422" dir="0" index="2" bw="12" slack="1"/>
<pin id="423" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_amt_1/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="sh_amt_1_cast_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="12" slack="0"/>
<pin id="426" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_amt_1_cast/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_21_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="12" slack="1"/>
<pin id="430" dir="0" index="1" bw="6" slack="0"/>
<pin id="431" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_21/2 "/>
</bind>
</comp>

<comp id="433" class="1004" name="tmp_41_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="54" slack="0"/>
<pin id="435" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_41/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_22_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="12" slack="0"/>
<pin id="439" dir="0" index="1" bw="7" slack="0"/>
<pin id="440" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_22/2 "/>
</bind>
</comp>

<comp id="443" class="1004" name="tmp_42_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="7" slack="0"/>
<pin id="445" dir="0" index="1" bw="12" slack="0"/>
<pin id="446" dir="0" index="2" bw="4" slack="0"/>
<pin id="447" dir="0" index="3" bw="5" slack="0"/>
<pin id="448" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_42/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="icmp5_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="7" slack="0"/>
<pin id="455" dir="0" index="1" bw="1" slack="0"/>
<pin id="456" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp5/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="tmp_24_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="12" slack="0"/>
<pin id="461" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_24/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="tmp_26_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="54" slack="0"/>
<pin id="465" dir="0" index="1" bw="32" slack="0"/>
<pin id="466" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="tmp_26/2 "/>
</bind>
</comp>

<comp id="469" class="1004" name="tmp_43_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="54" slack="0"/>
<pin id="471" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_43/2 "/>
</bind>
</comp>

<comp id="473" class="1004" name="p_Val2_0_i_i_i3_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="1"/>
<pin id="475" dir="0" index="1" bw="1" slack="0"/>
<pin id="476" dir="0" index="2" bw="1" slack="0"/>
<pin id="477" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_0_i_i_i3/2 "/>
</bind>
</comp>

<comp id="480" class="1004" name="p_Val2_8_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="0"/>
<pin id="482" dir="0" index="1" bw="32" slack="0"/>
<pin id="483" dir="0" index="2" bw="32" slack="0"/>
<pin id="484" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_8/2 "/>
</bind>
</comp>

<comp id="488" class="1004" name="tmp_29_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="12" slack="1"/>
<pin id="490" dir="0" index="1" bw="7" slack="0"/>
<pin id="491" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_29/2 "/>
</bind>
</comp>

<comp id="493" class="1004" name="tmp_30_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="6" slack="0"/>
<pin id="495" dir="0" index="1" bw="12" slack="1"/>
<pin id="496" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_30/2 "/>
</bind>
</comp>

<comp id="498" class="1004" name="tmp_39_cast_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="12" slack="0"/>
<pin id="500" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_39_cast/2 "/>
</bind>
</comp>

<comp id="502" class="1004" name="tmp_44_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="0"/>
<pin id="504" dir="0" index="1" bw="54" slack="0"/>
<pin id="505" dir="0" index="2" bw="12" slack="0"/>
<pin id="506" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_44/2 "/>
</bind>
</comp>

<comp id="510" class="1004" name="qb_1_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="0"/>
<pin id="512" dir="0" index="1" bw="1" slack="1"/>
<pin id="513" dir="0" index="2" bw="1" slack="0"/>
<pin id="514" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="qb_1/2 "/>
</bind>
</comp>

<comp id="517" class="1004" name="tmp_31_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="0"/>
<pin id="519" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_31/2 "/>
</bind>
</comp>

<comp id="521" class="1004" name="p_Val2_9_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="1" slack="0"/>
<pin id="523" dir="0" index="1" bw="32" slack="0"/>
<pin id="524" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_9/2 "/>
</bind>
</comp>

<comp id="527" class="1004" name="tmp_10_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="1"/>
<pin id="529" dir="0" index="1" bw="12" slack="1"/>
<pin id="530" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_10/3 "/>
</bind>
</comp>

<comp id="531" class="1004" name="sel_tmp1_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="2"/>
<pin id="533" dir="0" index="1" bw="1" slack="0"/>
<pin id="534" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp1/3 "/>
</bind>
</comp>

<comp id="536" class="1004" name="sel_tmp2_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="1"/>
<pin id="538" dir="0" index="1" bw="1" slack="0"/>
<pin id="539" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp2/3 "/>
</bind>
</comp>

<comp id="541" class="1004" name="sel_tmp3_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="0"/>
<pin id="543" dir="0" index="1" bw="32" slack="1"/>
<pin id="544" dir="0" index="2" bw="1" slack="0"/>
<pin id="545" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp3/3 "/>
</bind>
</comp>

<comp id="548" class="1004" name="sel_tmp6_demorgan_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="2"/>
<pin id="550" dir="0" index="1" bw="1" slack="1"/>
<pin id="551" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp6_demorgan/3 "/>
</bind>
</comp>

<comp id="552" class="1004" name="sel_tmp6_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="0"/>
<pin id="554" dir="0" index="1" bw="1" slack="0"/>
<pin id="555" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp6/3 "/>
</bind>
</comp>

<comp id="558" class="1004" name="sel_tmp7_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="2"/>
<pin id="560" dir="0" index="1" bw="1" slack="0"/>
<pin id="561" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp7/3 "/>
</bind>
</comp>

<comp id="563" class="1004" name="sel_tmp8_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="0"/>
<pin id="565" dir="0" index="1" bw="32" slack="1"/>
<pin id="566" dir="0" index="2" bw="32" slack="0"/>
<pin id="567" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp8/3 "/>
</bind>
</comp>

<comp id="570" class="1004" name="sel_tmp13_demorgan_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="0"/>
<pin id="572" dir="0" index="1" bw="1" slack="2"/>
<pin id="573" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp13_demorgan/3 "/>
</bind>
</comp>

<comp id="575" class="1004" name="sel_tmp_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="0"/>
<pin id="577" dir="0" index="1" bw="1" slack="0"/>
<pin id="578" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp/3 "/>
</bind>
</comp>

<comp id="581" class="1004" name="sel_tmp4_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="1"/>
<pin id="583" dir="0" index="1" bw="1" slack="0"/>
<pin id="584" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp4/3 "/>
</bind>
</comp>

<comp id="586" class="1004" name="p_Val2_5_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="0"/>
<pin id="588" dir="0" index="1" bw="32" slack="0"/>
<pin id="589" dir="0" index="2" bw="32" slack="0"/>
<pin id="590" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_5/3 "/>
</bind>
</comp>

<comp id="594" class="1004" name="StgValue_94_store_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="32" slack="0"/>
<pin id="596" dir="0" index="1" bw="32" slack="0"/>
<pin id="597" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_94/3 "/>
</bind>
</comp>

<comp id="600" class="1004" name="tmp_27_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="32" slack="1"/>
<pin id="602" dir="0" index="1" bw="12" slack="1"/>
<pin id="603" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_27/3 "/>
</bind>
</comp>

<comp id="604" class="1004" name="sel_tmp5_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="1" slack="2"/>
<pin id="606" dir="0" index="1" bw="1" slack="0"/>
<pin id="607" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp5/3 "/>
</bind>
</comp>

<comp id="609" class="1004" name="sel_tmp9_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="1" slack="1"/>
<pin id="611" dir="0" index="1" bw="1" slack="0"/>
<pin id="612" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp9/3 "/>
</bind>
</comp>

<comp id="614" class="1004" name="sel_tmp10_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="1" slack="0"/>
<pin id="616" dir="0" index="1" bw="32" slack="1"/>
<pin id="617" dir="0" index="2" bw="1" slack="0"/>
<pin id="618" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp10/3 "/>
</bind>
</comp>

<comp id="621" class="1004" name="sel_tmp24_demorgan_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="1" slack="2"/>
<pin id="623" dir="0" index="1" bw="1" slack="1"/>
<pin id="624" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp24_demorgan/3 "/>
</bind>
</comp>

<comp id="625" class="1004" name="sel_tmp11_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="1" slack="0"/>
<pin id="627" dir="0" index="1" bw="1" slack="0"/>
<pin id="628" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp11/3 "/>
</bind>
</comp>

<comp id="631" class="1004" name="sel_tmp12_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="1" slack="2"/>
<pin id="633" dir="0" index="1" bw="1" slack="0"/>
<pin id="634" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp12/3 "/>
</bind>
</comp>

<comp id="636" class="1004" name="sel_tmp13_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="0"/>
<pin id="638" dir="0" index="1" bw="32" slack="1"/>
<pin id="639" dir="0" index="2" bw="32" slack="0"/>
<pin id="640" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp13/3 "/>
</bind>
</comp>

<comp id="643" class="1004" name="sel_tmp31_demorgan_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="1" slack="0"/>
<pin id="645" dir="0" index="1" bw="1" slack="2"/>
<pin id="646" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp31_demorgan/3 "/>
</bind>
</comp>

<comp id="648" class="1004" name="sel_tmp14_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="1" slack="0"/>
<pin id="650" dir="0" index="1" bw="1" slack="0"/>
<pin id="651" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp14/3 "/>
</bind>
</comp>

<comp id="654" class="1004" name="sel_tmp15_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="1" slack="1"/>
<pin id="656" dir="0" index="1" bw="1" slack="0"/>
<pin id="657" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp15/3 "/>
</bind>
</comp>

<comp id="659" class="1004" name="p_Val2_20_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="1" slack="0"/>
<pin id="661" dir="0" index="1" bw="32" slack="0"/>
<pin id="662" dir="0" index="2" bw="32" slack="0"/>
<pin id="663" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_20/3 "/>
</bind>
</comp>

<comp id="667" class="1004" name="StgValue_107_store_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="32" slack="0"/>
<pin id="669" dir="0" index="1" bw="32" slack="0"/>
<pin id="670" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_107/3 "/>
</bind>
</comp>

<comp id="673" class="1004" name="tmp_32_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="60" slack="0"/>
<pin id="675" dir="0" index="1" bw="32" slack="0"/>
<pin id="676" dir="0" index="2" bw="1" slack="0"/>
<pin id="677" dir="1" index="3" bw="60" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_32/3 "/>
</bind>
</comp>

<comp id="681" class="1004" name="exitcond_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="9" slack="0"/>
<pin id="683" dir="0" index="1" bw="9" slack="0"/>
<pin id="684" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/4 "/>
</bind>
</comp>

<comp id="687" class="1004" name="i_1_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="9" slack="0"/>
<pin id="689" dir="0" index="1" bw="1" slack="0"/>
<pin id="690" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/4 "/>
</bind>
</comp>

<comp id="693" class="1004" name="z_re_V_load_load_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="32" slack="0"/>
<pin id="695" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="z_re_V_load/4 "/>
</bind>
</comp>

<comp id="697" class="1004" name="OP1_V_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="32" slack="0"/>
<pin id="699" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V/4 "/>
</bind>
</comp>

<comp id="701" class="1004" name="p_Val2_2_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="32" slack="0"/>
<pin id="703" dir="0" index="1" bw="32" slack="0"/>
<pin id="704" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_2/4 "/>
</bind>
</comp>

<comp id="707" class="1004" name="p_Val2_7_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="32" slack="0"/>
<pin id="709" dir="0" index="1" bw="64" slack="0"/>
<pin id="710" dir="0" index="2" bw="6" slack="0"/>
<pin id="711" dir="0" index="3" bw="7" slack="0"/>
<pin id="712" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_7/4 "/>
</bind>
</comp>

<comp id="717" class="1004" name="tmp_45_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="1" slack="0"/>
<pin id="719" dir="0" index="1" bw="64" slack="0"/>
<pin id="720" dir="0" index="2" bw="6" slack="0"/>
<pin id="721" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_45/4 "/>
</bind>
</comp>

<comp id="725" class="1004" name="z_im_V_load_load_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="32" slack="0"/>
<pin id="727" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="z_im_V_load/4 "/>
</bind>
</comp>

<comp id="729" class="1004" name="OP1_V_1_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="32" slack="0"/>
<pin id="731" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_1/4 "/>
</bind>
</comp>

<comp id="733" class="1004" name="p_Val2_11_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="32" slack="0"/>
<pin id="735" dir="0" index="1" bw="32" slack="0"/>
<pin id="736" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_11/4 "/>
</bind>
</comp>

<comp id="739" class="1004" name="p_Val2_12_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="32" slack="0"/>
<pin id="741" dir="0" index="1" bw="64" slack="0"/>
<pin id="742" dir="0" index="2" bw="6" slack="0"/>
<pin id="743" dir="0" index="3" bw="7" slack="0"/>
<pin id="744" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_12/4 "/>
</bind>
</comp>

<comp id="749" class="1004" name="tmp_46_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="1" slack="0"/>
<pin id="751" dir="0" index="1" bw="64" slack="0"/>
<pin id="752" dir="0" index="2" bw="6" slack="0"/>
<pin id="753" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_46/4 "/>
</bind>
</comp>

<comp id="757" class="1004" name="r_V_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="33" slack="0"/>
<pin id="759" dir="0" index="1" bw="32" slack="0"/>
<pin id="760" dir="0" index="2" bw="1" slack="0"/>
<pin id="761" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V/4 "/>
</bind>
</comp>

<comp id="765" class="1004" name="OP1_V_cast_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="33" slack="0"/>
<pin id="767" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_cast/4 "/>
</bind>
</comp>

<comp id="769" class="1004" name="OP2_V_2_cast_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="32" slack="0"/>
<pin id="771" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_2_cast/4 "/>
</bind>
</comp>

<comp id="773" class="1004" name="p_Val2_14_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="32" slack="0"/>
<pin id="775" dir="0" index="1" bw="33" slack="0"/>
<pin id="776" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_14/4 "/>
</bind>
</comp>

<comp id="779" class="1004" name="tmp_47_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="65" slack="0"/>
<pin id="781" dir="1" index="1" bw="60" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_47/4 "/>
</bind>
</comp>

<comp id="783" class="1004" name="tmp_48_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="1" slack="0"/>
<pin id="785" dir="0" index="1" bw="65" slack="0"/>
<pin id="786" dir="0" index="2" bw="6" slack="0"/>
<pin id="787" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_48/4 "/>
</bind>
</comp>

<comp id="791" class="1004" name="tmp_33_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="1" slack="1"/>
<pin id="793" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_33/5 "/>
</bind>
</comp>

<comp id="794" class="1004" name="p_Val2_10_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="1" slack="0"/>
<pin id="796" dir="0" index="1" bw="32" slack="1"/>
<pin id="797" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_10/5 "/>
</bind>
</comp>

<comp id="799" class="1004" name="tmp_34_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="1" slack="1"/>
<pin id="801" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_34/5 "/>
</bind>
</comp>

<comp id="802" class="1004" name="p_Val2_13_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="1" slack="0"/>
<pin id="804" dir="0" index="1" bw="32" slack="1"/>
<pin id="805" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_13/5 "/>
</bind>
</comp>

<comp id="807" class="1004" name="p_Val2_15_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="60" slack="1"/>
<pin id="809" dir="0" index="1" bw="60" slack="2"/>
<pin id="810" dir="1" index="2" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_15/5 "/>
</bind>
</comp>

<comp id="811" class="1004" name="p_Val2_16_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="32" slack="0"/>
<pin id="813" dir="0" index="1" bw="60" slack="0"/>
<pin id="814" dir="0" index="2" bw="6" slack="0"/>
<pin id="815" dir="0" index="3" bw="7" slack="0"/>
<pin id="816" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_16/5 "/>
</bind>
</comp>

<comp id="821" class="1004" name="tmp_35_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="1" slack="1"/>
<pin id="823" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_35/5 "/>
</bind>
</comp>

<comp id="824" class="1004" name="p_Val2_17_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="1" slack="0"/>
<pin id="826" dir="0" index="1" bw="32" slack="0"/>
<pin id="827" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_17/5 "/>
</bind>
</comp>

<comp id="830" class="1004" name="StgValue_142_store_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="32" slack="0"/>
<pin id="832" dir="0" index="1" bw="32" slack="0"/>
<pin id="833" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_142/5 "/>
</bind>
</comp>

<comp id="836" class="1004" name="p_Val2_s_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="32" slack="0"/>
<pin id="838" dir="0" index="1" bw="32" slack="0"/>
<pin id="839" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_s/5 "/>
</bind>
</comp>

<comp id="842" class="1004" name="p_Val2_1_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="32" slack="2"/>
<pin id="844" dir="0" index="1" bw="32" slack="0"/>
<pin id="845" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_1/5 "/>
</bind>
</comp>

<comp id="847" class="1004" name="StgValue_145_store_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="32" slack="0"/>
<pin id="849" dir="0" index="1" bw="32" slack="0"/>
<pin id="850" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_145/5 "/>
</bind>
</comp>

<comp id="853" class="1005" name="isneg_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="1" slack="1"/>
<pin id="855" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isneg "/>
</bind>
</comp>

<comp id="860" class="1005" name="p_Result_s_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="54" slack="1"/>
<pin id="862" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="865" class="1005" name="man_V_1_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="54" slack="1"/>
<pin id="867" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="man_V_1 "/>
</bind>
</comp>

<comp id="870" class="1005" name="tmp_7_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="1" slack="2"/>
<pin id="872" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="876" class="1005" name="F2_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="12" slack="1"/>
<pin id="878" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="F2 "/>
</bind>
</comp>

<comp id="882" class="1005" name="tmp_9_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="1" slack="1"/>
<pin id="884" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="889" class="1005" name="tmp_s_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="12" slack="1"/>
<pin id="891" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="895" class="1005" name="tmp_1_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="12" slack="1"/>
<pin id="897" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="900" class="1005" name="isneg_1_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="1" slack="1"/>
<pin id="902" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isneg_1 "/>
</bind>
</comp>

<comp id="907" class="1005" name="p_Result_1_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="54" slack="1"/>
<pin id="909" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_1 "/>
</bind>
</comp>

<comp id="912" class="1005" name="man_V_4_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="54" slack="1"/>
<pin id="914" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="man_V_4 "/>
</bind>
</comp>

<comp id="917" class="1005" name="tmp_17_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="1" slack="2"/>
<pin id="919" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="923" class="1005" name="F2_1_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="12" slack="1"/>
<pin id="925" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="F2_1 "/>
</bind>
</comp>

<comp id="929" class="1005" name="tmp_18_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="1" slack="1"/>
<pin id="931" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="936" class="1005" name="tmp_19_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="12" slack="1"/>
<pin id="938" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="942" class="1005" name="tmp_20_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="12" slack="1"/>
<pin id="944" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="947" class="1005" name="sh_amt_cast_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="32" slack="1"/>
<pin id="949" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sh_amt_cast "/>
</bind>
</comp>

<comp id="952" class="1005" name="tmp_3_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="1" slack="1"/>
<pin id="954" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="958" class="1005" name="tmp_23_reg_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="32" slack="1"/>
<pin id="960" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

<comp id="964" class="1005" name="icmp_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="1" slack="1"/>
<pin id="966" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="969" class="1005" name="p_Val2_4_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="32" slack="1"/>
<pin id="971" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_4 "/>
</bind>
</comp>

<comp id="974" class="1005" name="sh_amt_1_cast_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="32" slack="1"/>
<pin id="976" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sh_amt_1_cast "/>
</bind>
</comp>

<comp id="979" class="1005" name="tmp_21_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="1" slack="1"/>
<pin id="981" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="985" class="1005" name="tmp_41_reg_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="32" slack="1"/>
<pin id="987" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_41 "/>
</bind>
</comp>

<comp id="991" class="1005" name="icmp5_reg_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="1" slack="1"/>
<pin id="993" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp5 "/>
</bind>
</comp>

<comp id="996" class="1005" name="p_Val2_9_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="32" slack="1"/>
<pin id="998" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_9 "/>
</bind>
</comp>

<comp id="1001" class="1005" name="p_Val2_5_reg_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="32" slack="2"/>
<pin id="1003" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_5 "/>
</bind>
</comp>

<comp id="1006" class="1005" name="tmp_32_reg_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="60" slack="2"/>
<pin id="1008" dir="1" index="1" bw="60" slack="2"/>
</pin_list>
<bind>
<opset="tmp_32 "/>
</bind>
</comp>

<comp id="1014" class="1005" name="i_1_reg_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="9" slack="0"/>
<pin id="1016" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="1019" class="1005" name="p_Val2_7_reg_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="32" slack="1"/>
<pin id="1021" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_7 "/>
</bind>
</comp>

<comp id="1024" class="1005" name="tmp_45_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="1" slack="1"/>
<pin id="1026" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_45 "/>
</bind>
</comp>

<comp id="1029" class="1005" name="p_Val2_12_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="32" slack="1"/>
<pin id="1031" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_12 "/>
</bind>
</comp>

<comp id="1034" class="1005" name="tmp_46_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="1" slack="1"/>
<pin id="1036" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_46 "/>
</bind>
</comp>

<comp id="1039" class="1005" name="tmp_47_reg_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="60" slack="1"/>
<pin id="1041" dir="1" index="1" bw="60" slack="1"/>
</pin_list>
<bind>
<opset="tmp_47 "/>
</bind>
</comp>

<comp id="1044" class="1005" name="tmp_48_reg_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="1" slack="1"/>
<pin id="1046" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_48 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="102"><net_src comp="10" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="10" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="88" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="4" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="117"><net_src comp="90" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="121"><net_src comp="64" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="128"><net_src comp="118" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="104" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="136"><net_src comp="98" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="140"><net_src comp="129" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="144"><net_src comp="137" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="150"><net_src comp="12" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="137" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="152"><net_src comp="14" pin="0"/><net_sink comp="145" pin=2"/></net>

<net id="159"><net_src comp="16" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="160"><net_src comp="137" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="161"><net_src comp="18" pin="0"/><net_sink comp="153" pin=2"/></net>

<net id="162"><net_src comp="20" pin="0"/><net_sink comp="153" pin=3"/></net>

<net id="166"><net_src comp="153" pin="4"/><net_sink comp="163" pin=0"/></net>

<net id="170"><net_src comp="137" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="176"><net_src comp="22" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="24" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="178"><net_src comp="167" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="182"><net_src comp="171" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="187"><net_src comp="26" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="179" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="193"><net_src comp="141" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="28" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="199"><net_src comp="30" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="163" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="205"><net_src comp="195" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="32" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="34" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="195" pin="2"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="32" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="195" pin="2"/><net_sink comp="213" pin=1"/></net>

<net id="222"><net_src comp="133" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="219" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="232"><net_src comp="12" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="219" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="234"><net_src comp="14" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="241"><net_src comp="16" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="219" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="243"><net_src comp="18" pin="0"/><net_sink comp="235" pin=2"/></net>

<net id="244"><net_src comp="20" pin="0"/><net_sink comp="235" pin=3"/></net>

<net id="248"><net_src comp="235" pin="4"/><net_sink comp="245" pin=0"/></net>

<net id="252"><net_src comp="219" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="258"><net_src comp="22" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="24" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="260"><net_src comp="249" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="264"><net_src comp="253" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="269"><net_src comp="26" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="261" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="275"><net_src comp="223" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="28" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="30" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="245" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="277" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="32" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="293"><net_src comp="34" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="277" pin="2"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="32" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="277" pin="2"/><net_sink comp="295" pin=1"/></net>

<net id="314"><net_src comp="306" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="319"><net_src comp="32" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="323"><net_src comp="301" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="328"><net_src comp="306" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="36" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="336"><net_src comp="38" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="306" pin="3"/><net_sink comp="330" pin=1"/></net>

<net id="338"><net_src comp="40" pin="0"/><net_sink comp="330" pin=2"/></net>

<net id="339"><net_src comp="42" pin="0"/><net_sink comp="330" pin=3"/></net>

<net id="344"><net_src comp="330" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="44" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="349"><net_src comp="311" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="354"><net_src comp="301" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="346" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="359"><net_src comp="350" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="365"><net_src comp="46" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="366"><net_src comp="48" pin="0"/><net_sink comp="360" pin=2"/></net>

<net id="372"><net_src comp="324" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="356" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="374"><net_src comp="360" pin="3"/><net_sink comp="367" pin=2"/></net>

<net id="379"><net_src comp="36" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="384"><net_src comp="50" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="388"><net_src comp="380" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="394"><net_src comp="52" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="395"><net_src comp="301" pin="3"/><net_sink comp="389" pin=1"/></net>

<net id="396"><net_src comp="385" pin="1"/><net_sink comp="389" pin=2"/></net>

<net id="402"><net_src comp="375" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="403"><net_src comp="389" pin="3"/><net_sink comp="397" pin=2"/></net>

<net id="407"><net_src comp="397" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="412"><net_src comp="404" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="367" pin="3"/><net_sink comp="408" pin=1"/></net>

<net id="427"><net_src comp="419" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="432"><net_src comp="32" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="436"><net_src comp="414" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="441"><net_src comp="419" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="36" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="449"><net_src comp="38" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="450"><net_src comp="419" pin="3"/><net_sink comp="443" pin=1"/></net>

<net id="451"><net_src comp="40" pin="0"/><net_sink comp="443" pin=2"/></net>

<net id="452"><net_src comp="42" pin="0"/><net_sink comp="443" pin=3"/></net>

<net id="457"><net_src comp="443" pin="4"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="44" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="462"><net_src comp="424" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="467"><net_src comp="414" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="459" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="472"><net_src comp="463" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="478"><net_src comp="46" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="479"><net_src comp="48" pin="0"/><net_sink comp="473" pin=2"/></net>

<net id="485"><net_src comp="437" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="486"><net_src comp="469" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="487"><net_src comp="473" pin="3"/><net_sink comp="480" pin=2"/></net>

<net id="492"><net_src comp="36" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="497"><net_src comp="50" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="501"><net_src comp="493" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="507"><net_src comp="52" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="508"><net_src comp="414" pin="3"/><net_sink comp="502" pin=1"/></net>

<net id="509"><net_src comp="498" pin="1"/><net_sink comp="502" pin=2"/></net>

<net id="515"><net_src comp="488" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="516"><net_src comp="502" pin="3"/><net_sink comp="510" pin=2"/></net>

<net id="520"><net_src comp="510" pin="3"/><net_sink comp="517" pin=0"/></net>

<net id="525"><net_src comp="517" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="480" pin="3"/><net_sink comp="521" pin=1"/></net>

<net id="535"><net_src comp="24" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="540"><net_src comp="531" pin="2"/><net_sink comp="536" pin=1"/></net>

<net id="546"><net_src comp="536" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="547"><net_src comp="48" pin="0"/><net_sink comp="541" pin=2"/></net>

<net id="556"><net_src comp="548" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="24" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="562"><net_src comp="552" pin="2"/><net_sink comp="558" pin=1"/></net>

<net id="568"><net_src comp="558" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="569"><net_src comp="541" pin="3"/><net_sink comp="563" pin=2"/></net>

<net id="574"><net_src comp="548" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="579"><net_src comp="570" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="24" pin="0"/><net_sink comp="575" pin=1"/></net>

<net id="585"><net_src comp="575" pin="2"/><net_sink comp="581" pin=1"/></net>

<net id="591"><net_src comp="581" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="592"><net_src comp="527" pin="2"/><net_sink comp="586" pin=1"/></net>

<net id="593"><net_src comp="563" pin="3"/><net_sink comp="586" pin=2"/></net>

<net id="598"><net_src comp="586" pin="3"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="6" pin="0"/><net_sink comp="594" pin=1"/></net>

<net id="608"><net_src comp="24" pin="0"/><net_sink comp="604" pin=1"/></net>

<net id="613"><net_src comp="604" pin="2"/><net_sink comp="609" pin=1"/></net>

<net id="619"><net_src comp="609" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="620"><net_src comp="48" pin="0"/><net_sink comp="614" pin=2"/></net>

<net id="629"><net_src comp="621" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="630"><net_src comp="24" pin="0"/><net_sink comp="625" pin=1"/></net>

<net id="635"><net_src comp="625" pin="2"/><net_sink comp="631" pin=1"/></net>

<net id="641"><net_src comp="631" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="642"><net_src comp="614" pin="3"/><net_sink comp="636" pin=2"/></net>

<net id="647"><net_src comp="621" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="652"><net_src comp="643" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="24" pin="0"/><net_sink comp="648" pin=1"/></net>

<net id="658"><net_src comp="648" pin="2"/><net_sink comp="654" pin=1"/></net>

<net id="664"><net_src comp="654" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="665"><net_src comp="600" pin="2"/><net_sink comp="659" pin=1"/></net>

<net id="666"><net_src comp="636" pin="3"/><net_sink comp="659" pin=2"/></net>

<net id="671"><net_src comp="659" pin="3"/><net_sink comp="667" pin=0"/></net>

<net id="672"><net_src comp="8" pin="0"/><net_sink comp="667" pin=1"/></net>

<net id="678"><net_src comp="60" pin="0"/><net_sink comp="673" pin=0"/></net>

<net id="679"><net_src comp="659" pin="3"/><net_sink comp="673" pin=1"/></net>

<net id="680"><net_src comp="62" pin="0"/><net_sink comp="673" pin=2"/></net>

<net id="685"><net_src comp="122" pin="4"/><net_sink comp="681" pin=0"/></net>

<net id="686"><net_src comp="66" pin="0"/><net_sink comp="681" pin=1"/></net>

<net id="691"><net_src comp="122" pin="4"/><net_sink comp="687" pin=0"/></net>

<net id="692"><net_src comp="72" pin="0"/><net_sink comp="687" pin=1"/></net>

<net id="696"><net_src comp="6" pin="0"/><net_sink comp="693" pin=0"/></net>

<net id="700"><net_src comp="693" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="705"><net_src comp="697" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="706"><net_src comp="697" pin="1"/><net_sink comp="701" pin=1"/></net>

<net id="713"><net_src comp="74" pin="0"/><net_sink comp="707" pin=0"/></net>

<net id="714"><net_src comp="701" pin="2"/><net_sink comp="707" pin=1"/></net>

<net id="715"><net_src comp="76" pin="0"/><net_sink comp="707" pin=2"/></net>

<net id="716"><net_src comp="78" pin="0"/><net_sink comp="707" pin=3"/></net>

<net id="722"><net_src comp="12" pin="0"/><net_sink comp="717" pin=0"/></net>

<net id="723"><net_src comp="701" pin="2"/><net_sink comp="717" pin=1"/></net>

<net id="724"><net_src comp="80" pin="0"/><net_sink comp="717" pin=2"/></net>

<net id="728"><net_src comp="8" pin="0"/><net_sink comp="725" pin=0"/></net>

<net id="732"><net_src comp="725" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="737"><net_src comp="729" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="738"><net_src comp="729" pin="1"/><net_sink comp="733" pin=1"/></net>

<net id="745"><net_src comp="74" pin="0"/><net_sink comp="739" pin=0"/></net>

<net id="746"><net_src comp="733" pin="2"/><net_sink comp="739" pin=1"/></net>

<net id="747"><net_src comp="76" pin="0"/><net_sink comp="739" pin=2"/></net>

<net id="748"><net_src comp="78" pin="0"/><net_sink comp="739" pin=3"/></net>

<net id="754"><net_src comp="12" pin="0"/><net_sink comp="749" pin=0"/></net>

<net id="755"><net_src comp="733" pin="2"/><net_sink comp="749" pin=1"/></net>

<net id="756"><net_src comp="80" pin="0"/><net_sink comp="749" pin=2"/></net>

<net id="762"><net_src comp="82" pin="0"/><net_sink comp="757" pin=0"/></net>

<net id="763"><net_src comp="693" pin="1"/><net_sink comp="757" pin=1"/></net>

<net id="764"><net_src comp="84" pin="0"/><net_sink comp="757" pin=2"/></net>

<net id="768"><net_src comp="757" pin="3"/><net_sink comp="765" pin=0"/></net>

<net id="772"><net_src comp="725" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="777"><net_src comp="769" pin="1"/><net_sink comp="773" pin=0"/></net>

<net id="778"><net_src comp="765" pin="1"/><net_sink comp="773" pin=1"/></net>

<net id="782"><net_src comp="773" pin="2"/><net_sink comp="779" pin=0"/></net>

<net id="788"><net_src comp="86" pin="0"/><net_sink comp="783" pin=0"/></net>

<net id="789"><net_src comp="773" pin="2"/><net_sink comp="783" pin=1"/></net>

<net id="790"><net_src comp="80" pin="0"/><net_sink comp="783" pin=2"/></net>

<net id="798"><net_src comp="791" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="806"><net_src comp="799" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="817"><net_src comp="96" pin="0"/><net_sink comp="811" pin=0"/></net>

<net id="818"><net_src comp="807" pin="2"/><net_sink comp="811" pin=1"/></net>

<net id="819"><net_src comp="76" pin="0"/><net_sink comp="811" pin=2"/></net>

<net id="820"><net_src comp="78" pin="0"/><net_sink comp="811" pin=3"/></net>

<net id="828"><net_src comp="821" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="829"><net_src comp="811" pin="4"/><net_sink comp="824" pin=1"/></net>

<net id="834"><net_src comp="824" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="835"><net_src comp="8" pin="0"/><net_sink comp="830" pin=1"/></net>

<net id="840"><net_src comp="794" pin="2"/><net_sink comp="836" pin=0"/></net>

<net id="841"><net_src comp="802" pin="2"/><net_sink comp="836" pin=1"/></net>

<net id="846"><net_src comp="836" pin="2"/><net_sink comp="842" pin=1"/></net>

<net id="851"><net_src comp="842" pin="2"/><net_sink comp="847" pin=0"/></net>

<net id="852"><net_src comp="6" pin="0"/><net_sink comp="847" pin=1"/></net>

<net id="856"><net_src comp="145" pin="3"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="858"><net_src comp="853" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="859"><net_src comp="853" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="863"><net_src comp="179" pin="1"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="868"><net_src comp="183" pin="2"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="873"><net_src comp="189" pin="2"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="875"><net_src comp="870" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="879"><net_src comp="195" pin="2"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="881"><net_src comp="876" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="885"><net_src comp="201" pin="2"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="887"><net_src comp="882" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="888"><net_src comp="882" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="892"><net_src comp="207" pin="2"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="894"><net_src comp="889" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="898"><net_src comp="213" pin="2"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="903"><net_src comp="227" pin="3"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="905"><net_src comp="900" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="906"><net_src comp="900" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="910"><net_src comp="261" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="414" pin=2"/></net>

<net id="915"><net_src comp="265" pin="2"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="920"><net_src comp="271" pin="2"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="922"><net_src comp="917" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="926"><net_src comp="277" pin="2"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="928"><net_src comp="923" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="932"><net_src comp="283" pin="2"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="934"><net_src comp="929" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="935"><net_src comp="929" pin="1"/><net_sink comp="643" pin=1"/></net>

<net id="939"><net_src comp="289" pin="2"/><net_sink comp="936" pin=0"/></net>

<net id="940"><net_src comp="936" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="941"><net_src comp="936" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="945"><net_src comp="295" pin="2"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="419" pin=2"/></net>

<net id="950"><net_src comp="311" pin="1"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="955"><net_src comp="315" pin="2"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="957"><net_src comp="952" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="961"><net_src comp="320" pin="1"/><net_sink comp="958" pin=0"/></net>

<net id="962"><net_src comp="958" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="963"><net_src comp="958" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="967"><net_src comp="340" pin="2"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="972"><net_src comp="408" pin="2"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="563" pin=1"/></net>

<net id="977"><net_src comp="424" pin="1"/><net_sink comp="974" pin=0"/></net>

<net id="978"><net_src comp="974" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="982"><net_src comp="428" pin="2"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="984"><net_src comp="979" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="988"><net_src comp="433" pin="1"/><net_sink comp="985" pin=0"/></net>

<net id="989"><net_src comp="985" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="990"><net_src comp="985" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="994"><net_src comp="453" pin="2"/><net_sink comp="991" pin=0"/></net>

<net id="995"><net_src comp="991" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="999"><net_src comp="521" pin="2"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="636" pin=1"/></net>

<net id="1004"><net_src comp="586" pin="3"/><net_sink comp="1001" pin=0"/></net>

<net id="1005"><net_src comp="1001" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="1009"><net_src comp="673" pin="3"/><net_sink comp="1006" pin=0"/></net>

<net id="1010"><net_src comp="1006" pin="1"/><net_sink comp="807" pin=1"/></net>

<net id="1017"><net_src comp="687" pin="2"/><net_sink comp="1014" pin=0"/></net>

<net id="1018"><net_src comp="1014" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="1022"><net_src comp="707" pin="4"/><net_sink comp="1019" pin=0"/></net>

<net id="1023"><net_src comp="1019" pin="1"/><net_sink comp="794" pin=1"/></net>

<net id="1027"><net_src comp="717" pin="3"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="1032"><net_src comp="739" pin="4"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="802" pin=1"/></net>

<net id="1037"><net_src comp="749" pin="3"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="1042"><net_src comp="779" pin="1"/><net_sink comp="1039" pin=0"/></net>

<net id="1043"><net_src comp="1039" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="1047"><net_src comp="783" pin="3"/><net_sink comp="1044" pin=0"/></net>

<net id="1048"><net_src comp="1044" pin="1"/><net_sink comp="821" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outp | {4 }
	Port: z_re_V | {3 5 }
	Port: z_im_V | {3 5 }
 - Input state : 
	Port: mandelbrot : re | {1 }
	Port: mandelbrot : im | {1 }
	Port: mandelbrot : z_re_V | {4 }
	Port: mandelbrot : z_im_V | {4 }
  - Chain level:
	State 1
		ireg_V : 1
		tmp_4 : 2
		isneg : 2
		exp_tmp_V : 2
		tmp_2 : 3
		tmp_11 : 2
		tmp : 3
		p_Result_s : 4
		man_V_1 : 5
		tmp_7 : 3
		F2 : 4
		tmp_9 : 5
		tmp_s : 5
		tmp_1 : 5
		ireg_V_1 : 1
		tmp_38 : 2
		isneg_1 : 2
		exp_tmp_V_1 : 2
		tmp_15 : 3
		tmp_40 : 2
		tmp_16 : 3
		p_Result_1 : 4
		man_V_4 : 5
		tmp_17 : 3
		F2_1 : 4
		tmp_18 : 5
		tmp_19 : 5
		tmp_20 : 5
	State 2
		sh_amt_cast : 1
		tmp_23 : 1
		tmp_5 : 1
		tmp_25 : 1
		icmp : 2
		tmp_8 : 2
		tmp_6 : 3
		tmp_28 : 4
		p_Val2_3 : 5
		tmp_17_cast : 1
		tmp_37 : 2
		qb : 3
		tmp_14 : 4
		p_Val2_4 : 6
		sh_amt_1_cast : 1
		tmp_41 : 1
		tmp_22 : 1
		tmp_42 : 1
		icmp5 : 2
		tmp_24 : 2
		tmp_26 : 3
		tmp_43 : 4
		p_Val2_8 : 5
		tmp_39_cast : 1
		tmp_44 : 2
		qb_1 : 3
		tmp_31 : 4
		p_Val2_9 : 6
	State 3
		StgValue_94 : 1
		StgValue_107 : 1
		tmp_32 : 1
	State 4
		exitcond : 1
		i_1 : 1
		StgValue_114 : 2
		OP1_V : 1
		p_Val2_2 : 2
		p_Val2_7 : 3
		tmp_45 : 3
		OP1_V_1 : 1
		p_Val2_11 : 2
		p_Val2_12 : 3
		tmp_46 : 3
		r_V : 1
		OP1_V_cast : 2
		OP2_V_2_cast : 1
		p_Val2_14 : 3
		tmp_47 : 4
		tmp_48 : 4
	State 5
		p_Val2_10 : 1
		p_Val2_13 : 1
		p_Val2_16 : 1
		p_Val2_17 : 2
		StgValue_142 : 3
		p_Val2_s : 2
		p_Val2_1 : 3
		StgValue_145 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|          |      p_Val2_18_fu_301     |    0    |    0    |    54   |
|          |       sh_amt_fu_306       |    0    |    0    |    12   |
|          |   p_Val2_0_i_i_i1_fu_360  |    0    |    0    |    2    |
|          |      p_Val2_3_fu_367      |    0    |    0    |    32   |
|          |         qb_fu_397         |    0    |    0    |    2    |
|          |      p_Val2_21_fu_414     |    0    |    0    |    54   |
|          |      sh_amt_1_fu_419      |    0    |    0    |    12   |
|  select  |   p_Val2_0_i_i_i3_fu_473  |    0    |    0    |    2    |
|          |      p_Val2_8_fu_480      |    0    |    0    |    32   |
|          |        qb_1_fu_510        |    0    |    0    |    2    |
|          |      sel_tmp3_fu_541      |    0    |    0    |    32   |
|          |      sel_tmp8_fu_563      |    0    |    0    |    32   |
|          |      p_Val2_5_fu_586      |    0    |    0    |    32   |
|          |      sel_tmp10_fu_614     |    0    |    0    |    32   |
|          |      sel_tmp13_fu_636     |    0    |    0    |    32   |
|          |      p_Val2_20_fu_659     |    0    |    0    |    32   |
|----------|---------------------------|---------|---------|---------|
|          |        tmp_s_fu_207       |    0    |    0    |    19   |
|          |       tmp_19_fu_289       |    0    |    0    |    19   |
|          |       tmp_13_fu_380       |    0    |    0    |    19   |
|          |      p_Val2_4_fu_408      |    0    |    0    |    39   |
|          |       tmp_30_fu_493       |    0    |    0    |    19   |
|    add   |      p_Val2_9_fu_521      |    0    |    0    |    39   |
|          |         i_1_fu_687        |    0    |    0    |    16   |
|          |      p_Val2_10_fu_794     |    0    |    0    |    39   |
|          |      p_Val2_13_fu_802     |    0    |    0    |    39   |
|          |      p_Val2_15_fu_807     |    0    |    0    |    67   |
|          |      p_Val2_17_fu_824     |    0    |    0    |    39   |
|          |      p_Val2_1_fu_842      |    0    |    0    |    32   |
|----------|---------------------------|---------|---------|---------|
|   ashr   |        tmp_6_fu_350       |    0    |    0    |   162   |
|          |       tmp_26_fu_463       |    0    |    0    |   162   |
|----------|---------------------------|---------|---------|---------|
|   fpext  |      d_assign_fu_129      |    0    |   100   |    54   |
|          |     d_assign_1_fu_133     |    0    |   100   |    54   |
|----------|---------------------------|---------|---------|---------|
|          |       man_V_1_fu_183      |    0    |    0    |    60   |
|          |         F2_fu_195         |    0    |    0    |    19   |
|          |        tmp_1_fu_213       |    0    |    0    |    19   |
|    sub   |       man_V_4_fu_265      |    0    |    0    |    60   |
|          |        F2_1_fu_277        |    0    |    0    |    19   |
|          |       tmp_20_fu_295       |    0    |    0    |    19   |
|          |      p_Val2_s_fu_836      |    0    |    0    |    32   |
|----------|---------------------------|---------|---------|---------|
|    shl   |       tmp_10_fu_527       |    0    |    0    |   101   |
|          |       tmp_27_fu_600       |    0    |    0    |   101   |
|----------|---------------------------|---------|---------|---------|
|          |        tmp_7_fu_189       |    0    |    0    |    29   |
|          |        tmp_9_fu_201       |    0    |    0    |    13   |
|          |       tmp_17_fu_271       |    0    |    0    |    29   |
|          |       tmp_18_fu_283       |    0    |    0    |    13   |
|          |        tmp_3_fu_315       |    0    |    0    |    13   |
|          |        tmp_5_fu_324       |    0    |    0    |    13   |
|   icmp   |        icmp_fu_340        |    0    |    0    |    11   |
|          |       tmp_12_fu_375       |    0    |    0    |    13   |
|          |       tmp_21_fu_428       |    0    |    0    |    13   |
|          |       tmp_22_fu_437       |    0    |    0    |    13   |
|          |        icmp5_fu_453       |    0    |    0    |    11   |
|          |       tmp_29_fu_488       |    0    |    0    |    13   |
|          |      exitcond_fu_681      |    0    |    0    |    13   |
|----------|---------------------------|---------|---------|---------|
|          |      p_Val2_2_fu_701      |    3    |    0    |    21   |
|    mul   |      p_Val2_11_fu_733     |    3    |    0    |    21   |
|          |      p_Val2_14_fu_773     |    4    |    0    |    22   |
|----------|---------------------------|---------|---------|---------|
|          |      sel_tmp1_fu_531      |    0    |    0    |    8    |
|          |      sel_tmp6_fu_552      |    0    |    0    |    8    |
|    xor   |       sel_tmp_fu_575      |    0    |    0    |    8    |
|          |      sel_tmp5_fu_604      |    0    |    0    |    8    |
|          |      sel_tmp11_fu_625     |    0    |    0    |    8    |
|          |      sel_tmp14_fu_648     |    0    |    0    |    8    |
|----------|---------------------------|---------|---------|---------|
|          |      sel_tmp2_fu_536      |    0    |    0    |    8    |
|          |      sel_tmp7_fu_558      |    0    |    0    |    8    |
|    and   |      sel_tmp4_fu_581      |    0    |    0    |    8    |
|          |      sel_tmp9_fu_609      |    0    |    0    |    8    |
|          |      sel_tmp12_fu_631     |    0    |    0    |    8    |
|          |      sel_tmp15_fu_654     |    0    |    0    |    8    |
|----------|---------------------------|---------|---------|---------|
|          |  sel_tmp6_demorgan_fu_548 |    0    |    0    |    8    |
|    or    | sel_tmp13_demorgan_fu_570 |    0    |    0    |    8    |
|          | sel_tmp24_demorgan_fu_621 |    0    |    0    |    8    |
|          | sel_tmp31_demorgan_fu_643 |    0    |    0    |    8    |
|----------|---------------------------|---------|---------|---------|
|   read   |     im_read_read_fu_98    |    0    |    0    |    0    |
|          |    re_read_read_fu_104    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   write  | StgValue_131_write_fu_110 |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |        tmp_4_fu_141       |    0    |    0    |    0    |
|          |       tmp_11_fu_167       |    0    |    0    |    0    |
|          |       tmp_38_fu_223       |    0    |    0    |    0    |
|          |       tmp_40_fu_249       |    0    |    0    |    0    |
|   trunc  |       tmp_23_fu_320       |    0    |    0    |    0    |
|          |       tmp_28_fu_356       |    0    |    0    |    0    |
|          |       tmp_41_fu_433       |    0    |    0    |    0    |
|          |       tmp_43_fu_469       |    0    |    0    |    0    |
|          |       tmp_47_fu_779       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |        isneg_fu_145       |    0    |    0    |    0    |
|          |       isneg_1_fu_227      |    0    |    0    |    0    |
|          |       tmp_37_fu_389       |    0    |    0    |    0    |
| bitselect|       tmp_44_fu_502       |    0    |    0    |    0    |
|          |       tmp_45_fu_717       |    0    |    0    |    0    |
|          |       tmp_46_fu_749       |    0    |    0    |    0    |
|          |       tmp_48_fu_783       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |      exp_tmp_V_fu_153     |    0    |    0    |    0    |
|          |     exp_tmp_V_1_fu_235    |    0    |    0    |    0    |
|          |       tmp_25_fu_330       |    0    |    0    |    0    |
|partselect|       tmp_42_fu_443       |    0    |    0    |    0    |
|          |      p_Val2_7_fu_707      |    0    |    0    |    0    |
|          |      p_Val2_12_fu_739     |    0    |    0    |    0    |
|          |      p_Val2_16_fu_811     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |        tmp_2_fu_163       |    0    |    0    |    0    |
|          |     p_Result_s_fu_179     |    0    |    0    |    0    |
|          |       tmp_15_fu_245       |    0    |    0    |    0    |
|          |     p_Result_1_fu_261     |    0    |    0    |    0    |
|          |        tmp_8_fu_346       |    0    |    0    |    0    |
|   zext   |       tmp_14_fu_404       |    0    |    0    |    0    |
|          |       tmp_24_fu_459       |    0    |    0    |    0    |
|          |       tmp_31_fu_517       |    0    |    0    |    0    |
|          |       tmp_33_fu_791       |    0    |    0    |    0    |
|          |       tmp_34_fu_799       |    0    |    0    |    0    |
|          |       tmp_35_fu_821       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |         tmp_fu_171        |    0    |    0    |    0    |
|bitconcatenate|       tmp_16_fu_253       |    0    |    0    |    0    |
|          |       tmp_32_fu_673       |    0    |    0    |    0    |
|          |         r_V_fu_757        |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |     sh_amt_cast_fu_311    |    0    |    0    |    0    |
|          |     tmp_17_cast_fu_385    |    0    |    0    |    0    |
|          |    sh_amt_1_cast_fu_424   |    0    |    0    |    0    |
|   sext   |     tmp_39_cast_fu_498    |    0    |    0    |    0    |
|          |        OP1_V_fu_697       |    0    |    0    |    0    |
|          |       OP1_V_1_fu_729      |    0    |    0    |    0    |
|          |     OP1_V_cast_fu_765     |    0    |    0    |    0    |
|          |    OP2_V_2_cast_fu_769    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    10   |   200   |   2033  |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|     F2_1_reg_923    |   12   |
|      F2_reg_876     |   12   |
|     i_1_reg_1014    |    9   |
|      i_reg_118      |    9   |
|    icmp5_reg_991    |    1   |
|     icmp_reg_964    |    1   |
|   isneg_1_reg_900   |    1   |
|    isneg_reg_853    |    1   |
|   man_V_1_reg_865   |   54   |
|   man_V_4_reg_912   |   54   |
|  p_Result_1_reg_907 |   54   |
|  p_Result_s_reg_860 |   54   |
|  p_Val2_12_reg_1029 |   32   |
|   p_Val2_4_reg_969  |   32   |
|  p_Val2_5_reg_1001  |   32   |
|  p_Val2_7_reg_1019  |   32   |
|   p_Val2_9_reg_996  |   32   |
|sh_amt_1_cast_reg_974|   32   |
| sh_amt_cast_reg_947 |   32   |
|    tmp_17_reg_917   |    1   |
|    tmp_18_reg_929   |    1   |
|    tmp_19_reg_936   |   12   |
|    tmp_1_reg_895    |   12   |
|    tmp_20_reg_942   |   12   |
|    tmp_21_reg_979   |    1   |
|    tmp_23_reg_958   |   32   |
|   tmp_32_reg_1006   |   60   |
|    tmp_3_reg_952    |    1   |
|    tmp_41_reg_985   |   32   |
|   tmp_45_reg_1024   |    1   |
|   tmp_46_reg_1034   |    1   |
|   tmp_47_reg_1039   |   60   |
|   tmp_48_reg_1044   |    1   |
|    tmp_7_reg_870    |    1   |
|    tmp_9_reg_882    |    1   |
|    tmp_s_reg_889    |   12   |
+---------------------+--------+
|        Total        |   727  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   10   |   200  |  2033  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   727  |    -   |
+-----------+--------+--------+--------+
|   Total   |   10   |   927  |  2033  |
+-----------+--------+--------+--------+
