

================================================================
== Vitis HLS Report for 'gesummv'
================================================================
* Date:           Mon Dec  2 12:52:43 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    37349|    37349|  0.373 ms|  0.373 ms|  37350|  37350|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------+--------------------------+---------+---------+----------+----------+-------+-------+---------+
        |                                     |                          |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |               Instance              |          Module          |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +-------------------------------------+--------------------------+---------+---------+----------+----------+-------+-------+---------+
        |grp_gesummv_Pipeline_lp1_lp2_fu_204  |gesummv_Pipeline_lp1_lp2  |    16394|    16394|  0.164 ms|  0.164 ms|  16394|  16394|       no|
        |grp_gesummv_Pipeline_lprd_2_fu_214   |gesummv_Pipeline_lprd_2   |       66|       66|  0.660 us|  0.660 us|     66|     66|       no|
        |grp_gesummv_Pipeline_lp3_lp4_fu_228  |gesummv_Pipeline_lp3_lp4  |    16394|    16394|  0.164 ms|  0.164 ms|  16394|  16394|       no|
        |grp_gesummv_Pipeline_lp5_fu_238      |gesummv_Pipeline_lp5      |       71|       71|  0.710 us|  0.710 us|     71|     71|       no|
        |grp_gesummv_Pipeline_lpwr_fu_245     |gesummv_Pipeline_lpwr     |       66|       66|  0.660 us|  0.660 us|     66|     66|       no|
        +-------------------------------------+--------------------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- lprd_1  |     4416|     4416|        69|          -|          -|    64|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      29|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     5|    1662|    1424|    -|
|Memory           |       23|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       -|     709|    -|
|Register         |        -|     -|      55|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       23|     5|    1717|    2162|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        1|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_4_full_dsp_1_U31   |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U32    |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|  128|  135|    0|
    |grp_gesummv_Pipeline_lp1_lp2_fu_204  |gesummv_Pipeline_lp1_lp2        |        0|   0|  547|  406|    0|
    |grp_gesummv_Pipeline_lp3_lp4_fu_228  |gesummv_Pipeline_lp3_lp4        |        0|   0|  547|  406|    0|
    |grp_gesummv_Pipeline_lp5_fu_238      |gesummv_Pipeline_lp5            |        0|   0|  187|   99|    0|
    |grp_gesummv_Pipeline_lprd_2_fu_214   |gesummv_Pipeline_lprd_2         |        0|   0|   16|   86|    0|
    |grp_gesummv_Pipeline_lpwr_fu_245     |gesummv_Pipeline_lpwr           |        0|   0|   10|   78|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                |                                |        0|   5| 1662| 1424|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory    |          Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |buff_A_U      |buff_A_RAM_AUTO_1R1W      |        4|  0|   0|    0|  2048|   32|     1|        65536|
    |buff_A_1_U    |buff_A_RAM_AUTO_1R1W      |        4|  0|   0|    0|  2048|   32|     1|        65536|
    |buff_B_U      |buff_A_RAM_AUTO_1R1W      |        4|  0|   0|    0|  2048|   32|     1|        65536|
    |buff_B_1_U    |buff_A_RAM_AUTO_1R1W      |        4|  0|   0|    0|  2048|   32|     1|        65536|
    |buff_x_U      |buff_x_RAM_AUTO_1R1W      |        2|  0|   0|    0|    32|   32|     1|         1024|
    |buff_x_1_U    |buff_x_RAM_AUTO_1R1W      |        2|  0|   0|    0|    32|   32|     1|         1024|
    |buff_y_out_U  |buff_y_out_RAM_AUTO_1R1W  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |tmp1_U        |buff_y_out_RAM_AUTO_1R1W  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |tmp2_U        |buff_y_out_RAM_AUTO_1R1W  |        1|  0|   0|    0|    64|   32|     1|         2048|
    +--------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total         |                          |       23|  0|   0|    0|  8448|  288|     9|       270336|
    +--------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln14_fu_270_p2   |         +|   0|  0|  14|           7|           1|
    |icmp_ln14_fu_264_p2  |      icmp|   0|  0|  15|           7|           8|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  29|          14|           9|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  65|         12|    1|         12|
    |buff_A_1_address0    |  14|          3|   11|         33|
    |buff_A_1_ce0         |  14|          3|    1|          3|
    |buff_A_1_ce1         |   9|          2|    1|          2|
    |buff_A_1_we0         |   9|          2|    1|          2|
    |buff_A_address0      |  14|          3|   11|         33|
    |buff_A_ce0           |  14|          3|    1|          3|
    |buff_A_ce1           |   9|          2|    1|          2|
    |buff_A_we0           |   9|          2|    1|          2|
    |buff_B_1_address0    |  14|          3|   11|         33|
    |buff_B_1_ce0         |  14|          3|    1|          3|
    |buff_B_1_ce1         |   9|          2|    1|          2|
    |buff_B_1_we0         |   9|          2|    1|          2|
    |buff_B_address0      |  14|          3|   11|         33|
    |buff_B_ce0           |  14|          3|    1|          3|
    |buff_B_ce1           |   9|          2|    1|          2|
    |buff_B_we0           |   9|          2|    1|          2|
    |buff_x_1_address0    |  20|          4|    5|         20|
    |buff_x_1_address1    |  14|          3|    5|         15|
    |buff_x_1_ce0         |  20|          4|    1|          4|
    |buff_x_1_ce1         |  14|          3|    1|          3|
    |buff_x_address0      |  20|          4|    5|         20|
    |buff_x_address1      |  14|          3|    5|         15|
    |buff_x_ce0           |  20|          4|    1|          4|
    |buff_x_ce1           |  14|          3|    1|          3|
    |buff_y_out_address0  |  20|          4|    6|         24|
    |buff_y_out_ce0       |  20|          4|    1|          4|
    |buff_y_out_d0        |  14|          3|   32|         96|
    |buff_y_out_we0       |  14|          3|    1|          3|
    |grp_fu_375_ce        |  20|          4|    1|          4|
    |grp_fu_375_p0        |  20|          4|   32|        128|
    |grp_fu_375_p1        |  20|          4|   32|        128|
    |grp_fu_379_ce        |  14|          3|    1|          3|
    |grp_fu_379_p0        |  14|          3|   32|         96|
    |grp_fu_379_p1        |  14|          3|   32|         96|
    |i_fu_76              |   9|          2|    7|         14|
    |tmp1_address0        |  20|          4|    6|         24|
    |tmp1_ce0             |  20|          4|    1|          4|
    |tmp1_d0              |  14|          3|   32|         96|
    |tmp1_we0             |  14|          3|    1|          3|
    |tmp2_address0        |  20|          4|    6|         24|
    |tmp2_ce0             |  20|          4|    1|          4|
    |tmp2_d0              |  14|          3|   32|         96|
    |tmp2_we0             |  14|          3|    1|          3|
    |y_out_write          |   9|          2|    1|          2|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 709|        147|  339|       1108|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+----+----+-----+-----------+
    |                       Name                       | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+----+----+-----+-----------+
    |add_ln14_reg_344                                  |   7|   0|    7|          0|
    |ap_CS_fsm                                         |  11|   0|   11|          0|
    |grp_gesummv_Pipeline_lp1_lp2_fu_204_ap_start_reg  |   1|   0|    1|          0|
    |grp_gesummv_Pipeline_lp3_lp4_fu_228_ap_start_reg  |   1|   0|    1|          0|
    |grp_gesummv_Pipeline_lp5_fu_238_ap_start_reg      |   1|   0|    1|          0|
    |grp_gesummv_Pipeline_lprd_2_fu_214_ap_start_reg   |   1|   0|    1|          0|
    |grp_gesummv_Pipeline_lpwr_fu_245_ap_start_reg     |   1|   0|    1|          0|
    |i_fu_76                                           |   7|   0|    7|          0|
    |lshr_ln6_reg_360                                  |   5|   0|    5|          0|
    |tmp_reg_370                                       |   6|   0|   12|          6|
    |trunc_ln14_1_reg_356                              |   1|   0|    1|          0|
    |trunc_ln14_reg_335                                |   6|   0|    6|          0|
    |zext_ln14_reg_349                                 |   7|   0|   64|         57|
    +--------------------------------------------------+----+----+-----+-----------+
    |Total                                             |  55|   0|  118|         63|
    +--------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|       gesummv|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|       gesummv|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|       gesummv|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|       gesummv|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|       gesummv|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|       gesummv|  return value|
|alpha         |   in|   32|     ap_none|         alpha|        scalar|
|beta          |   in|   32|     ap_none|          beta|        scalar|
|A_address0    |  out|   12|   ap_memory|             A|         array|
|A_ce0         |  out|    1|   ap_memory|             A|         array|
|A_q0          |   in|   32|   ap_memory|             A|         array|
|B_address0    |  out|   12|   ap_memory|             B|         array|
|B_ce0         |  out|    1|   ap_memory|             B|         array|
|B_q0          |   in|   32|   ap_memory|             B|         array|
|x_address0    |  out|    6|   ap_memory|             x|         array|
|x_ce0         |  out|    1|   ap_memory|             x|         array|
|x_q0          |   in|   32|   ap_memory|             x|         array|
|y_out_din     |  out|   32|     ap_fifo|         y_out|       pointer|
|y_out_full_n  |   in|    1|     ap_fifo|         y_out|       pointer|
|y_out_write   |  out|    1|     ap_fifo|         y_out|       pointer|
+--------------+-----+-----+------------+--------------+--------------+

