# Chapter 7

## Module 7.1 Memory Subsystem Basics

### Problem
- Q: Base CPI is 1.2. Every 5th instr is ld, memory access is 10 cycles. What is the new CPI?

![image](https://github.com/user-attachments/assets/04b20f47-9982-49f9-adb1-77fe1dbc4241)

### Motivation
![image](https://github.com/user-attachments/assets/199efcfc-09d5-4ac1-b11a-152e00a11082)

### Types of Memory
![image](https://github.com/user-attachments/assets/f98bf573-1d25-406b-a4e6-cf5d61fe88c1)

### Storage Technology Trends
![image](https://github.com/user-attachments/assets/46d621fc-fdf6-4717-bbac-a02cedf15c5c)

### The "Memory Wall"
![image](https://github.com/user-attachments/assets/855e3aeb-f874-41fb-9405-83bbd43d23db)

### Basic Memory Array Structure
![image](https://github.com/user-attachments/assets/f987983b-b434-47e8-865a-411f6414d24c)

### Physical Cache/Memory Layout
![image](https://github.com/user-attachments/assets/a4d3964d-2b58-4e09-ae24-cf2028124043)

![image](https://github.com/user-attachments/assets/e2d6c8c3-d3ca-468a-a3d9-025307b7e5c8)

### Challenge: CPU-Memory Gap
![image](https://github.com/user-attachments/assets/dee8232f-001f-4c93-b5d8-338e5d2317c8)

