gs vlddqu xmm13,oword [rsp]
vlddqu xmm13,oword [r15 + 2 * rdi + 0x72]
gs vlddqu xmm13,oword [r11 + r11 * 2 + 0x4650e5a6]
gs vlddqu xmm10,oword [rsp]
vlddqu xmm10,oword [r15 + 2 * rdi + 0x72]
gs vlddqu xmm10,oword [r11 + r11 * 2 + 0x4650e5a6]
gs vlddqu xmm7,oword [rsp]
gs vlddqu xmm7,oword [r15 + 2 * rdi + 0x72]
vlddqu xmm7,oword [r11 + r11 * 2 + 0x4650e5a6]
gs a32 vlddqu xmm6,oword [r15d + 2 * edi + 0x72]
a32 gs vlddqu xmm6,oword [r11d + r11d * 2 + 0x4650e5a6]
gs a32 vlddqu xmm6,oword [edx - 0x80000000]
a32 vlddqu xmm12,oword [r15d + 2 * edi + 0x72]
vlddqu xmm12,oword [r11d + r11d * 2 + 0x4650e5a6]
a32 gs vlddqu xmm12,oword [edx - 0x80000000]
vlddqu xmm2,oword [r15d + 2 * edi + 0x72]
gs vlddqu xmm2,oword [r11d + r11d * 2 + 0x4650e5a6]
a32 gs vlddqu xmm2,oword [edx - 0x80000000]
vlddqu xmm15,oword [rbx + 8 * rdx]
vlddqu xmm15,oword [rbp]
gs vlddqu xmm15,oword [r15 + 2 * rdi + 0x72]
gs vlddqu xmm10,oword [rbx + 8 * rdx]
gs vlddqu xmm10,oword [rbp]
gs vlddqu xmm10,oword [r15 + 2 * rdi + 0x72]
vlddqu xmm4,oword [rbx + 8 * rdx]
vlddqu xmm4,oword [rbp]
gs vlddqu xmm4,oword [r15 + 2 * rdi + 0x72]
vlddqu xmm4,oword [r13d]
a32 vlddqu xmm4,oword [esp]
gs a32 vlddqu xmm4,oword [eax]
gs vlddqu xmm1,oword [r13d]
a32 gs vlddqu xmm1,oword [esp]
vlddqu xmm1,oword [eax]
a32 gs vlddqu xmm3,oword [r13d]
gs a32 vlddqu xmm3,oword [esp]
a32 gs vlddqu xmm3,oword [eax]
gs vlddqu ymm7,yword [r14 + 1 * rdx + 0x7FFFFFFF]
gs vlddqu ymm7,yword [r11 + r11 * 2 + 0x20abbde3]
vlddqu ymm7,yword [r12]
gs vlddqu ymm11,yword [r14 + 1 * rdx + 0x7FFFFFFF]
gs vlddqu ymm11,yword [r11 + r11 * 2 + 0x20abbde3]
gs vlddqu ymm11,yword [r12]
vlddqu ymm10,yword [r14 + 1 * rdx + 0x7FFFFFFF]
gs vlddqu ymm10,yword [r11 + r11 * 2 + 0x20abbde3]
gs vlddqu ymm10,yword [r12]
a32 gs vlddqu ymm6,yword [r12d]
gs a32 vlddqu ymm6,yword [edx - 0x80000000]
vlddqu ymm6,yword [ebp]
gs a32 vlddqu ymm1,yword [r12d]
a32 vlddqu ymm1,yword [edx - 0x80000000]
vlddqu ymm1,yword [ebp]
a32 vlddqu ymm12,yword [r12d]
a32 gs vlddqu ymm12,yword [edx - 0x80000000]
gs a32 vlddqu ymm12,yword [ebp]
gs vlddqu ymm14,yword [r12]
vlddqu ymm14,yword [r13]
vlddqu ymm14,yword [rbx + 8 * rdx]
gs vlddqu ymm2,yword [r12]
gs vlddqu ymm2,yword [r13]
vlddqu ymm2,yword [rbx + 8 * rdx]
vlddqu ymm11,yword [r12]
gs vlddqu ymm11,yword [r13]
gs vlddqu ymm11,yword [rbx + 8 * rdx]
a32 gs vlddqu ymm2,yword [r11d + r11d * 2 + 0x20abbde3]
gs vlddqu ymm2,yword [edx - 0x80000000]
a32 vlddqu ymm2,yword [esp + 1 * ebp]
gs vlddqu ymm5,yword [r11d + r11d * 2 + 0x20abbde3]
vlddqu ymm5,yword [edx - 0x80000000]
gs vlddqu ymm5,yword [esp + 1 * ebp]
gs a32 vlddqu ymm13,yword [r11d + r11d * 2 + 0x20abbde3]
a32 vlddqu ymm13,yword [edx - 0x80000000]
a32 gs vlddqu ymm13,yword [esp + 1 * ebp]
