-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity contrast_hls_rom is
generic (
    C_S_AXI_AXILITES_ADDR_WIDTH : INTEGER := 4;
    C_S_AXI_AXILITES_DATA_WIDTH : INTEGER := 32 );
port (
    s_axi_AXILiteS_AWVALID : IN STD_LOGIC;
    s_axi_AXILiteS_AWREADY : OUT STD_LOGIC;
    s_axi_AXILiteS_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_AXILITES_ADDR_WIDTH-1 downto 0);
    s_axi_AXILiteS_WVALID : IN STD_LOGIC;
    s_axi_AXILiteS_WREADY : OUT STD_LOGIC;
    s_axi_AXILiteS_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_AXILITES_DATA_WIDTH-1 downto 0);
    s_axi_AXILiteS_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_AXILITES_DATA_WIDTH/8-1 downto 0);
    s_axi_AXILiteS_ARVALID : IN STD_LOGIC;
    s_axi_AXILiteS_ARREADY : OUT STD_LOGIC;
    s_axi_AXILiteS_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_AXILITES_ADDR_WIDTH-1 downto 0);
    s_axi_AXILiteS_RVALID : OUT STD_LOGIC;
    s_axi_AXILiteS_RREADY : IN STD_LOGIC;
    s_axi_AXILiteS_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_AXILITES_DATA_WIDTH-1 downto 0);
    s_axi_AXILiteS_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_AXILiteS_BVALID : OUT STD_LOGIC;
    s_axi_AXILiteS_BREADY : IN STD_LOGIC;
    s_axi_AXILiteS_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    interrupt : OUT STD_LOGIC;
    input_r_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    input_r_TKEEP : IN STD_LOGIC_VECTOR (0 downto 0);
    input_r_TSTRB : IN STD_LOGIC_VECTOR (0 downto 0);
    input_r_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    input_r_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    input_r_TID : IN STD_LOGIC_VECTOR (0 downto 0);
    input_r_TDEST : IN STD_LOGIC_VECTOR (0 downto 0);
    diff_sum_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    diff_sum_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    diff_sum_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    diff_sum_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    diff_sum_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
    diff_sum_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
    diff_sum_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
    diff_sum_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
    diff_sum_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
    diff_sum_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
    diff_sum_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
    input_r_TVALID : IN STD_LOGIC;
    input_r_TREADY : OUT STD_LOGIC;
    diff_sum_0_ap_vld : OUT STD_LOGIC;
    diff_sum_1_ap_vld : OUT STD_LOGIC;
    diff_sum_2_ap_vld : OUT STD_LOGIC;
    diff_sum_3_ap_vld : OUT STD_LOGIC;
    diff_sum_4_ap_vld : OUT STD_LOGIC;
    diff_sum_5_ap_vld : OUT STD_LOGIC;
    diff_sum_6_ap_vld : OUT STD_LOGIC;
    diff_sum_7_ap_vld : OUT STD_LOGIC;
    diff_sum_8_ap_vld : OUT STD_LOGIC;
    diff_sum_9_ap_vld : OUT STD_LOGIC;
    diff_sum_10_ap_vld : OUT STD_LOGIC );
end;


architecture behav of contrast_hls_rom is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "contrast_hls_rom,hls_ip_2018_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a100tcsg324-1,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=5.103000,HLS_SYN_LAT=-1,HLS_SYN_TPT=-1,HLS_SYN_MEM=11,HLS_SYN_DSP=0,HLS_SYN_FF=3374,HLS_SYN_LUT=5502,HLS_VERSION=2018_2}";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant C_S_AXI_WSTRB_WIDTH : INTEGER range 63 downto 0 := 4;
    constant C_S_AXI_ADDR_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_logic_0 : STD_LOGIC := '0';

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_ready : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal Block_proc_U0_ap_start : STD_LOGIC;
    signal Block_proc_U0_ap_done : STD_LOGIC;
    signal Block_proc_U0_ap_continue : STD_LOGIC;
    signal Block_proc_U0_ap_idle : STD_LOGIC;
    signal Block_proc_U0_ap_ready : STD_LOGIC;
    signal Block_proc_U0_img_src_0_rows_V_out_din : STD_LOGIC_VECTOR (5 downto 0);
    signal Block_proc_U0_img_src_0_rows_V_out_write : STD_LOGIC;
    signal Block_proc_U0_img_src_0_cols_V_out_din : STD_LOGIC_VECTOR (5 downto 0);
    signal Block_proc_U0_img_src_0_cols_V_out_write : STD_LOGIC;
    signal AXIvideo2Mat_U0_ap_start : STD_LOGIC;
    signal AXIvideo2Mat_U0_ap_done : STD_LOGIC;
    signal AXIvideo2Mat_U0_ap_continue : STD_LOGIC;
    signal AXIvideo2Mat_U0_ap_idle : STD_LOGIC;
    signal AXIvideo2Mat_U0_ap_ready : STD_LOGIC;
    signal AXIvideo2Mat_U0_start_out : STD_LOGIC;
    signal AXIvideo2Mat_U0_start_write : STD_LOGIC;
    signal AXIvideo2Mat_U0_input_r_TREADY : STD_LOGIC;
    signal AXIvideo2Mat_U0_img_rows_V_read : STD_LOGIC;
    signal AXIvideo2Mat_U0_img_cols_V_read : STD_LOGIC;
    signal AXIvideo2Mat_U0_img_data_stream_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal AXIvideo2Mat_U0_img_data_stream_V_write : STD_LOGIC;
    signal AXIvideo2Mat_U0_img_rows_V_out_din : STD_LOGIC_VECTOR (5 downto 0);
    signal AXIvideo2Mat_U0_img_rows_V_out_write : STD_LOGIC;
    signal AXIvideo2Mat_U0_img_cols_V_out_din : STD_LOGIC_VECTOR (5 downto 0);
    signal AXIvideo2Mat_U0_img_cols_V_out_write : STD_LOGIC;
    signal Duplicate_my_U0_ap_start : STD_LOGIC;
    signal Duplicate_my_U0_start_full_n : STD_LOGIC;
    signal Duplicate_my_U0_ap_done : STD_LOGIC;
    signal Duplicate_my_U0_ap_continue : STD_LOGIC;
    signal Duplicate_my_U0_ap_idle : STD_LOGIC;
    signal Duplicate_my_U0_ap_ready : STD_LOGIC;
    signal Duplicate_my_U0_start_out : STD_LOGIC;
    signal Duplicate_my_U0_start_write : STD_LOGIC;
    signal Duplicate_my_U0_src_rows_V_read : STD_LOGIC;
    signal Duplicate_my_U0_src_cols_V_read : STD_LOGIC;
    signal Duplicate_my_U0_src_data_stream_V_read : STD_LOGIC;
    signal Duplicate_my_U0_dst0_data_stream_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Duplicate_my_U0_dst0_data_stream_V_write : STD_LOGIC;
    signal Duplicate_my_U0_dst1_data_stream_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Duplicate_my_U0_dst1_data_stream_V_write : STD_LOGIC;
    signal Duplicate_my_U0_dst2_data_stream_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Duplicate_my_U0_dst2_data_stream_V_write : STD_LOGIC;
    signal Duplicate_my_U0_dst3_data_stream_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Duplicate_my_U0_dst3_data_stream_V_write : STD_LOGIC;
    signal Duplicate_my_U0_dst4_data_stream_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Duplicate_my_U0_dst4_data_stream_V_write : STD_LOGIC;
    signal Duplicate_my_U0_dst5_data_stream_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Duplicate_my_U0_dst5_data_stream_V_write : STD_LOGIC;
    signal Duplicate_my_U0_dst6_data_stream_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Duplicate_my_U0_dst6_data_stream_V_write : STD_LOGIC;
    signal Duplicate_my_U0_dst7_data_stream_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Duplicate_my_U0_dst7_data_stream_V_write : STD_LOGIC;
    signal Duplicate_my_U0_dst8_data_stream_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Duplicate_my_U0_dst8_data_stream_V_write : STD_LOGIC;
    signal Duplicate_my_U0_dst9_data_stream_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Duplicate_my_U0_dst9_data_stream_V_write : STD_LOGIC;
    signal Duplicate_my_U0_dst10_data_stream_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Duplicate_my_U0_dst10_data_stream_V_write : STD_LOGIC;
    signal minus_vector26_U0_ap_start : STD_LOGIC;
    signal minus_vector26_U0_ap_done : STD_LOGIC;
    signal minus_vector26_U0_ap_continue : STD_LOGIC;
    signal minus_vector26_U0_ap_idle : STD_LOGIC;
    signal minus_vector26_U0_ap_ready : STD_LOGIC;
    signal minus_vector26_U0_src_data_stream_V_read : STD_LOGIC;
    signal minus_vector26_U0_diff_sum : STD_LOGIC_VECTOR (15 downto 0);
    signal minus_vector26_U0_diff_sum_ap_vld : STD_LOGIC;
    signal ap_sync_continue : STD_LOGIC;
    signal minus_vector27_U0_ap_start : STD_LOGIC;
    signal minus_vector27_U0_ap_done : STD_LOGIC;
    signal minus_vector27_U0_ap_continue : STD_LOGIC;
    signal minus_vector27_U0_ap_idle : STD_LOGIC;
    signal minus_vector27_U0_ap_ready : STD_LOGIC;
    signal minus_vector27_U0_src_data_stream_V_read : STD_LOGIC;
    signal minus_vector27_U0_diff_sum : STD_LOGIC_VECTOR (15 downto 0);
    signal minus_vector27_U0_diff_sum_ap_vld : STD_LOGIC;
    signal minus_vector28_U0_ap_start : STD_LOGIC;
    signal minus_vector28_U0_ap_done : STD_LOGIC;
    signal minus_vector28_U0_ap_continue : STD_LOGIC;
    signal minus_vector28_U0_ap_idle : STD_LOGIC;
    signal minus_vector28_U0_ap_ready : STD_LOGIC;
    signal minus_vector28_U0_src_data_stream_V_read : STD_LOGIC;
    signal minus_vector28_U0_diff_sum : STD_LOGIC_VECTOR (15 downto 0);
    signal minus_vector28_U0_diff_sum_ap_vld : STD_LOGIC;
    signal minus_vector29_U0_ap_start : STD_LOGIC;
    signal minus_vector29_U0_ap_done : STD_LOGIC;
    signal minus_vector29_U0_ap_continue : STD_LOGIC;
    signal minus_vector29_U0_ap_idle : STD_LOGIC;
    signal minus_vector29_U0_ap_ready : STD_LOGIC;
    signal minus_vector29_U0_src_data_stream_V_read : STD_LOGIC;
    signal minus_vector29_U0_diff_sum : STD_LOGIC_VECTOR (15 downto 0);
    signal minus_vector29_U0_diff_sum_ap_vld : STD_LOGIC;
    signal minus_vector30_U0_ap_start : STD_LOGIC;
    signal minus_vector30_U0_ap_done : STD_LOGIC;
    signal minus_vector30_U0_ap_continue : STD_LOGIC;
    signal minus_vector30_U0_ap_idle : STD_LOGIC;
    signal minus_vector30_U0_ap_ready : STD_LOGIC;
    signal minus_vector30_U0_src_data_stream_V_read : STD_LOGIC;
    signal minus_vector30_U0_diff_sum : STD_LOGIC_VECTOR (15 downto 0);
    signal minus_vector30_U0_diff_sum_ap_vld : STD_LOGIC;
    signal minus_vector31_U0_ap_start : STD_LOGIC;
    signal minus_vector31_U0_ap_done : STD_LOGIC;
    signal minus_vector31_U0_ap_continue : STD_LOGIC;
    signal minus_vector31_U0_ap_idle : STD_LOGIC;
    signal minus_vector31_U0_ap_ready : STD_LOGIC;
    signal minus_vector31_U0_src_data_stream_V_read : STD_LOGIC;
    signal minus_vector31_U0_diff_sum : STD_LOGIC_VECTOR (15 downto 0);
    signal minus_vector31_U0_diff_sum_ap_vld : STD_LOGIC;
    signal minus_vector32_U0_ap_start : STD_LOGIC;
    signal minus_vector32_U0_ap_done : STD_LOGIC;
    signal minus_vector32_U0_ap_continue : STD_LOGIC;
    signal minus_vector32_U0_ap_idle : STD_LOGIC;
    signal minus_vector32_U0_ap_ready : STD_LOGIC;
    signal minus_vector32_U0_src_data_stream_V_read : STD_LOGIC;
    signal minus_vector32_U0_diff_sum : STD_LOGIC_VECTOR (15 downto 0);
    signal minus_vector32_U0_diff_sum_ap_vld : STD_LOGIC;
    signal minus_vector33_U0_ap_start : STD_LOGIC;
    signal minus_vector33_U0_ap_done : STD_LOGIC;
    signal minus_vector33_U0_ap_continue : STD_LOGIC;
    signal minus_vector33_U0_ap_idle : STD_LOGIC;
    signal minus_vector33_U0_ap_ready : STD_LOGIC;
    signal minus_vector33_U0_src_data_stream_V_read : STD_LOGIC;
    signal minus_vector33_U0_diff_sum : STD_LOGIC_VECTOR (15 downto 0);
    signal minus_vector33_U0_diff_sum_ap_vld : STD_LOGIC;
    signal minus_vector34_U0_ap_start : STD_LOGIC;
    signal minus_vector34_U0_ap_done : STD_LOGIC;
    signal minus_vector34_U0_ap_continue : STD_LOGIC;
    signal minus_vector34_U0_ap_idle : STD_LOGIC;
    signal minus_vector34_U0_ap_ready : STD_LOGIC;
    signal minus_vector34_U0_src_data_stream_V_read : STD_LOGIC;
    signal minus_vector34_U0_diff_sum : STD_LOGIC_VECTOR (15 downto 0);
    signal minus_vector34_U0_diff_sum_ap_vld : STD_LOGIC;
    signal minus_vector35_U0_ap_start : STD_LOGIC;
    signal minus_vector35_U0_ap_done : STD_LOGIC;
    signal minus_vector35_U0_ap_continue : STD_LOGIC;
    signal minus_vector35_U0_ap_idle : STD_LOGIC;
    signal minus_vector35_U0_ap_ready : STD_LOGIC;
    signal minus_vector35_U0_src_data_stream_V_read : STD_LOGIC;
    signal minus_vector35_U0_diff_sum : STD_LOGIC_VECTOR (15 downto 0);
    signal minus_vector35_U0_diff_sum_ap_vld : STD_LOGIC;
    signal minus_vector_U0_ap_start : STD_LOGIC;
    signal minus_vector_U0_ap_done : STD_LOGIC;
    signal minus_vector_U0_ap_continue : STD_LOGIC;
    signal minus_vector_U0_ap_idle : STD_LOGIC;
    signal minus_vector_U0_ap_ready : STD_LOGIC;
    signal minus_vector_U0_src_data_stream_V_read : STD_LOGIC;
    signal minus_vector_U0_diff_sum : STD_LOGIC_VECTOR (15 downto 0);
    signal minus_vector_U0_diff_sum_ap_vld : STD_LOGIC;
    signal img_src_0_rows_V_c_full_n : STD_LOGIC;
    signal img_src_0_rows_V_c_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal img_src_0_rows_V_c_empty_n : STD_LOGIC;
    signal img_src_0_cols_V_c_full_n : STD_LOGIC;
    signal img_src_0_cols_V_c_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal img_src_0_cols_V_c_empty_n : STD_LOGIC;
    signal img_src_0_data_strea_full_n : STD_LOGIC;
    signal img_src_0_data_strea_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal img_src_0_data_strea_empty_n : STD_LOGIC;
    signal img_src_0_rows_V_c26_full_n : STD_LOGIC;
    signal img_src_0_rows_V_c26_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal img_src_0_rows_V_c26_empty_n : STD_LOGIC;
    signal img_src_0_cols_V_c27_full_n : STD_LOGIC;
    signal img_src_0_cols_V_c27_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal img_src_0_cols_V_c27_empty_n : STD_LOGIC;
    signal img_src_c_0_data_str_full_n : STD_LOGIC;
    signal img_src_c_0_data_str_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal img_src_c_0_data_str_empty_n : STD_LOGIC;
    signal img_src_c_1_data_str_full_n : STD_LOGIC;
    signal img_src_c_1_data_str_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal img_src_c_1_data_str_empty_n : STD_LOGIC;
    signal img_src_c_2_data_str_full_n : STD_LOGIC;
    signal img_src_c_2_data_str_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal img_src_c_2_data_str_empty_n : STD_LOGIC;
    signal img_src_c_3_data_str_full_n : STD_LOGIC;
    signal img_src_c_3_data_str_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal img_src_c_3_data_str_empty_n : STD_LOGIC;
    signal img_src_c_4_data_str_full_n : STD_LOGIC;
    signal img_src_c_4_data_str_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal img_src_c_4_data_str_empty_n : STD_LOGIC;
    signal img_src_c_5_data_str_full_n : STD_LOGIC;
    signal img_src_c_5_data_str_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal img_src_c_5_data_str_empty_n : STD_LOGIC;
    signal img_src_c_6_data_str_full_n : STD_LOGIC;
    signal img_src_c_6_data_str_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal img_src_c_6_data_str_empty_n : STD_LOGIC;
    signal img_src_c_7_data_str_full_n : STD_LOGIC;
    signal img_src_c_7_data_str_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal img_src_c_7_data_str_empty_n : STD_LOGIC;
    signal img_src_c_8_data_str_full_n : STD_LOGIC;
    signal img_src_c_8_data_str_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal img_src_c_8_data_str_empty_n : STD_LOGIC;
    signal img_src_c_9_data_str_full_n : STD_LOGIC;
    signal img_src_c_9_data_str_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal img_src_c_9_data_str_empty_n : STD_LOGIC;
    signal img_src_c_10_data_st_full_n : STD_LOGIC;
    signal img_src_c_10_data_st_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal img_src_c_10_data_st_empty_n : STD_LOGIC;
    signal ap_sync_done : STD_LOGIC;
    signal ap_sync_ready : STD_LOGIC;
    signal Block_proc_U0_start_full_n : STD_LOGIC;
    signal Block_proc_U0_start_write : STD_LOGIC;
    signal start_for_Duplicate_my_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Duplicate_my_U0_full_n : STD_LOGIC;
    signal start_for_Duplicate_my_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Duplicate_my_U0_empty_n : STD_LOGIC;
    signal start_for_minus_vector26_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_minus_vector26_U0_full_n : STD_LOGIC;
    signal start_for_minus_vector26_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_minus_vector26_U0_empty_n : STD_LOGIC;
    signal start_for_minus_vector27_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_minus_vector27_U0_full_n : STD_LOGIC;
    signal start_for_minus_vector27_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_minus_vector27_U0_empty_n : STD_LOGIC;
    signal start_for_minus_vector28_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_minus_vector28_U0_full_n : STD_LOGIC;
    signal start_for_minus_vector28_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_minus_vector28_U0_empty_n : STD_LOGIC;
    signal start_for_minus_vector29_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_minus_vector29_U0_full_n : STD_LOGIC;
    signal start_for_minus_vector29_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_minus_vector29_U0_empty_n : STD_LOGIC;
    signal start_for_minus_vector30_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_minus_vector30_U0_full_n : STD_LOGIC;
    signal start_for_minus_vector30_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_minus_vector30_U0_empty_n : STD_LOGIC;
    signal start_for_minus_vector31_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_minus_vector31_U0_full_n : STD_LOGIC;
    signal start_for_minus_vector31_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_minus_vector31_U0_empty_n : STD_LOGIC;
    signal start_for_minus_vector32_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_minus_vector32_U0_full_n : STD_LOGIC;
    signal start_for_minus_vector32_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_minus_vector32_U0_empty_n : STD_LOGIC;
    signal start_for_minus_vector33_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_minus_vector33_U0_full_n : STD_LOGIC;
    signal start_for_minus_vector33_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_minus_vector33_U0_empty_n : STD_LOGIC;
    signal start_for_minus_vector34_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_minus_vector34_U0_full_n : STD_LOGIC;
    signal start_for_minus_vector34_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_minus_vector34_U0_empty_n : STD_LOGIC;
    signal start_for_minus_vector35_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_minus_vector35_U0_full_n : STD_LOGIC;
    signal start_for_minus_vector35_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_minus_vector35_U0_empty_n : STD_LOGIC;
    signal start_for_minus_vector_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_minus_vector_U0_full_n : STD_LOGIC;
    signal start_for_minus_vector_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_minus_vector_U0_empty_n : STD_LOGIC;
    signal minus_vector26_U0_start_full_n : STD_LOGIC;
    signal minus_vector26_U0_start_write : STD_LOGIC;
    signal minus_vector27_U0_start_full_n : STD_LOGIC;
    signal minus_vector27_U0_start_write : STD_LOGIC;
    signal minus_vector28_U0_start_full_n : STD_LOGIC;
    signal minus_vector28_U0_start_write : STD_LOGIC;
    signal minus_vector29_U0_start_full_n : STD_LOGIC;
    signal minus_vector29_U0_start_write : STD_LOGIC;
    signal minus_vector30_U0_start_full_n : STD_LOGIC;
    signal minus_vector30_U0_start_write : STD_LOGIC;
    signal minus_vector31_U0_start_full_n : STD_LOGIC;
    signal minus_vector31_U0_start_write : STD_LOGIC;
    signal minus_vector32_U0_start_full_n : STD_LOGIC;
    signal minus_vector32_U0_start_write : STD_LOGIC;
    signal minus_vector33_U0_start_full_n : STD_LOGIC;
    signal minus_vector33_U0_start_write : STD_LOGIC;
    signal minus_vector34_U0_start_full_n : STD_LOGIC;
    signal minus_vector34_U0_start_write : STD_LOGIC;
    signal minus_vector35_U0_start_full_n : STD_LOGIC;
    signal minus_vector35_U0_start_write : STD_LOGIC;
    signal minus_vector_U0_start_full_n : STD_LOGIC;
    signal minus_vector_U0_start_write : STD_LOGIC;

    component Block_proc IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        img_src_0_rows_V_out_din : OUT STD_LOGIC_VECTOR (5 downto 0);
        img_src_0_rows_V_out_full_n : IN STD_LOGIC;
        img_src_0_rows_V_out_write : OUT STD_LOGIC;
        img_src_0_cols_V_out_din : OUT STD_LOGIC_VECTOR (5 downto 0);
        img_src_0_cols_V_out_full_n : IN STD_LOGIC;
        img_src_0_cols_V_out_write : OUT STD_LOGIC );
    end component;


    component AXIvideo2Mat IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        input_r_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
        input_r_TVALID : IN STD_LOGIC;
        input_r_TREADY : OUT STD_LOGIC;
        input_r_TKEEP : IN STD_LOGIC_VECTOR (0 downto 0);
        input_r_TSTRB : IN STD_LOGIC_VECTOR (0 downto 0);
        input_r_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        input_r_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
        input_r_TID : IN STD_LOGIC_VECTOR (0 downto 0);
        input_r_TDEST : IN STD_LOGIC_VECTOR (0 downto 0);
        img_rows_V_dout : IN STD_LOGIC_VECTOR (5 downto 0);
        img_rows_V_empty_n : IN STD_LOGIC;
        img_rows_V_read : OUT STD_LOGIC;
        img_cols_V_dout : IN STD_LOGIC_VECTOR (5 downto 0);
        img_cols_V_empty_n : IN STD_LOGIC;
        img_cols_V_read : OUT STD_LOGIC;
        img_data_stream_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        img_data_stream_V_full_n : IN STD_LOGIC;
        img_data_stream_V_write : OUT STD_LOGIC;
        img_rows_V_out_din : OUT STD_LOGIC_VECTOR (5 downto 0);
        img_rows_V_out_full_n : IN STD_LOGIC;
        img_rows_V_out_write : OUT STD_LOGIC;
        img_cols_V_out_din : OUT STD_LOGIC_VECTOR (5 downto 0);
        img_cols_V_out_full_n : IN STD_LOGIC;
        img_cols_V_out_write : OUT STD_LOGIC );
    end component;


    component Duplicate_my IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        src_rows_V_dout : IN STD_LOGIC_VECTOR (5 downto 0);
        src_rows_V_empty_n : IN STD_LOGIC;
        src_rows_V_read : OUT STD_LOGIC;
        src_cols_V_dout : IN STD_LOGIC_VECTOR (5 downto 0);
        src_cols_V_empty_n : IN STD_LOGIC;
        src_cols_V_read : OUT STD_LOGIC;
        src_data_stream_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_data_stream_V_empty_n : IN STD_LOGIC;
        src_data_stream_V_read : OUT STD_LOGIC;
        dst0_data_stream_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst0_data_stream_V_full_n : IN STD_LOGIC;
        dst0_data_stream_V_write : OUT STD_LOGIC;
        dst1_data_stream_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst1_data_stream_V_full_n : IN STD_LOGIC;
        dst1_data_stream_V_write : OUT STD_LOGIC;
        dst2_data_stream_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst2_data_stream_V_full_n : IN STD_LOGIC;
        dst2_data_stream_V_write : OUT STD_LOGIC;
        dst3_data_stream_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst3_data_stream_V_full_n : IN STD_LOGIC;
        dst3_data_stream_V_write : OUT STD_LOGIC;
        dst4_data_stream_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst4_data_stream_V_full_n : IN STD_LOGIC;
        dst4_data_stream_V_write : OUT STD_LOGIC;
        dst5_data_stream_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst5_data_stream_V_full_n : IN STD_LOGIC;
        dst5_data_stream_V_write : OUT STD_LOGIC;
        dst6_data_stream_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst6_data_stream_V_full_n : IN STD_LOGIC;
        dst6_data_stream_V_write : OUT STD_LOGIC;
        dst7_data_stream_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst7_data_stream_V_full_n : IN STD_LOGIC;
        dst7_data_stream_V_write : OUT STD_LOGIC;
        dst8_data_stream_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst8_data_stream_V_full_n : IN STD_LOGIC;
        dst8_data_stream_V_write : OUT STD_LOGIC;
        dst9_data_stream_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst9_data_stream_V_full_n : IN STD_LOGIC;
        dst9_data_stream_V_write : OUT STD_LOGIC;
        dst10_data_stream_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst10_data_stream_V_full_n : IN STD_LOGIC;
        dst10_data_stream_V_write : OUT STD_LOGIC );
    end component;


    component minus_vector26 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        src_data_stream_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_data_stream_V_empty_n : IN STD_LOGIC;
        src_data_stream_V_read : OUT STD_LOGIC;
        diff_sum : OUT STD_LOGIC_VECTOR (15 downto 0);
        diff_sum_ap_vld : OUT STD_LOGIC );
    end component;


    component minus_vector27 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        src_data_stream_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_data_stream_V_empty_n : IN STD_LOGIC;
        src_data_stream_V_read : OUT STD_LOGIC;
        diff_sum : OUT STD_LOGIC_VECTOR (15 downto 0);
        diff_sum_ap_vld : OUT STD_LOGIC );
    end component;


    component minus_vector28 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        src_data_stream_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_data_stream_V_empty_n : IN STD_LOGIC;
        src_data_stream_V_read : OUT STD_LOGIC;
        diff_sum : OUT STD_LOGIC_VECTOR (15 downto 0);
        diff_sum_ap_vld : OUT STD_LOGIC );
    end component;


    component minus_vector29 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        src_data_stream_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_data_stream_V_empty_n : IN STD_LOGIC;
        src_data_stream_V_read : OUT STD_LOGIC;
        diff_sum : OUT STD_LOGIC_VECTOR (15 downto 0);
        diff_sum_ap_vld : OUT STD_LOGIC );
    end component;


    component minus_vector30 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        src_data_stream_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_data_stream_V_empty_n : IN STD_LOGIC;
        src_data_stream_V_read : OUT STD_LOGIC;
        diff_sum : OUT STD_LOGIC_VECTOR (15 downto 0);
        diff_sum_ap_vld : OUT STD_LOGIC );
    end component;


    component minus_vector31 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        src_data_stream_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_data_stream_V_empty_n : IN STD_LOGIC;
        src_data_stream_V_read : OUT STD_LOGIC;
        diff_sum : OUT STD_LOGIC_VECTOR (15 downto 0);
        diff_sum_ap_vld : OUT STD_LOGIC );
    end component;


    component minus_vector32 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        src_data_stream_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_data_stream_V_empty_n : IN STD_LOGIC;
        src_data_stream_V_read : OUT STD_LOGIC;
        diff_sum : OUT STD_LOGIC_VECTOR (15 downto 0);
        diff_sum_ap_vld : OUT STD_LOGIC );
    end component;


    component minus_vector33 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        src_data_stream_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_data_stream_V_empty_n : IN STD_LOGIC;
        src_data_stream_V_read : OUT STD_LOGIC;
        diff_sum : OUT STD_LOGIC_VECTOR (15 downto 0);
        diff_sum_ap_vld : OUT STD_LOGIC );
    end component;


    component minus_vector34 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        src_data_stream_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_data_stream_V_empty_n : IN STD_LOGIC;
        src_data_stream_V_read : OUT STD_LOGIC;
        diff_sum : OUT STD_LOGIC_VECTOR (15 downto 0);
        diff_sum_ap_vld : OUT STD_LOGIC );
    end component;


    component minus_vector35 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        src_data_stream_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_data_stream_V_empty_n : IN STD_LOGIC;
        src_data_stream_V_read : OUT STD_LOGIC;
        diff_sum : OUT STD_LOGIC_VECTOR (15 downto 0);
        diff_sum_ap_vld : OUT STD_LOGIC );
    end component;


    component minus_vector IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        src_data_stream_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_data_stream_V_empty_n : IN STD_LOGIC;
        src_data_stream_V_read : OUT STD_LOGIC;
        diff_sum : OUT STD_LOGIC_VECTOR (15 downto 0);
        diff_sum_ap_vld : OUT STD_LOGIC );
    end component;


    component fifo_w6_d2_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (5 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (5 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w8_d2_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_Duplicamb6 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_minus_vncg IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_minus_vocq IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_minus_vpcA IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_minus_vqcK IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_minus_vrcU IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_minus_vsc4 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_minus_vtde IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_minus_vudo IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_minus_vvdy IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_minus_vwdI IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_minus_vxdS IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component contrast_hls_rom_AXILiteS_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;



begin
    contrast_hls_rom_AXILiteS_s_axi_U : component contrast_hls_rom_AXILiteS_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_AXILITES_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_AXILITES_DATA_WIDTH)
    port map (
        AWVALID => s_axi_AXILiteS_AWVALID,
        AWREADY => s_axi_AXILiteS_AWREADY,
        AWADDR => s_axi_AXILiteS_AWADDR,
        WVALID => s_axi_AXILiteS_WVALID,
        WREADY => s_axi_AXILiteS_WREADY,
        WDATA => s_axi_AXILiteS_WDATA,
        WSTRB => s_axi_AXILiteS_WSTRB,
        ARVALID => s_axi_AXILiteS_ARVALID,
        ARREADY => s_axi_AXILiteS_ARREADY,
        ARADDR => s_axi_AXILiteS_ARADDR,
        RVALID => s_axi_AXILiteS_RVALID,
        RREADY => s_axi_AXILiteS_RREADY,
        RDATA => s_axi_AXILiteS_RDATA,
        RRESP => s_axi_AXILiteS_RRESP,
        BVALID => s_axi_AXILiteS_BVALID,
        BREADY => s_axi_AXILiteS_BREADY,
        BRESP => s_axi_AXILiteS_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    Block_proc_U0 : component Block_proc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => Block_proc_U0_ap_start,
        ap_done => Block_proc_U0_ap_done,
        ap_continue => Block_proc_U0_ap_continue,
        ap_idle => Block_proc_U0_ap_idle,
        ap_ready => Block_proc_U0_ap_ready,
        img_src_0_rows_V_out_din => Block_proc_U0_img_src_0_rows_V_out_din,
        img_src_0_rows_V_out_full_n => img_src_0_rows_V_c_full_n,
        img_src_0_rows_V_out_write => Block_proc_U0_img_src_0_rows_V_out_write,
        img_src_0_cols_V_out_din => Block_proc_U0_img_src_0_cols_V_out_din,
        img_src_0_cols_V_out_full_n => img_src_0_cols_V_c_full_n,
        img_src_0_cols_V_out_write => Block_proc_U0_img_src_0_cols_V_out_write);

    AXIvideo2Mat_U0 : component AXIvideo2Mat
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => AXIvideo2Mat_U0_ap_start,
        start_full_n => start_for_Duplicate_my_U0_full_n,
        ap_done => AXIvideo2Mat_U0_ap_done,
        ap_continue => AXIvideo2Mat_U0_ap_continue,
        ap_idle => AXIvideo2Mat_U0_ap_idle,
        ap_ready => AXIvideo2Mat_U0_ap_ready,
        start_out => AXIvideo2Mat_U0_start_out,
        start_write => AXIvideo2Mat_U0_start_write,
        input_r_TDATA => input_r_TDATA,
        input_r_TVALID => input_r_TVALID,
        input_r_TREADY => AXIvideo2Mat_U0_input_r_TREADY,
        input_r_TKEEP => input_r_TKEEP,
        input_r_TSTRB => input_r_TSTRB,
        input_r_TUSER => input_r_TUSER,
        input_r_TLAST => input_r_TLAST,
        input_r_TID => input_r_TID,
        input_r_TDEST => input_r_TDEST,
        img_rows_V_dout => img_src_0_rows_V_c_dout,
        img_rows_V_empty_n => img_src_0_rows_V_c_empty_n,
        img_rows_V_read => AXIvideo2Mat_U0_img_rows_V_read,
        img_cols_V_dout => img_src_0_cols_V_c_dout,
        img_cols_V_empty_n => img_src_0_cols_V_c_empty_n,
        img_cols_V_read => AXIvideo2Mat_U0_img_cols_V_read,
        img_data_stream_V_din => AXIvideo2Mat_U0_img_data_stream_V_din,
        img_data_stream_V_full_n => img_src_0_data_strea_full_n,
        img_data_stream_V_write => AXIvideo2Mat_U0_img_data_stream_V_write,
        img_rows_V_out_din => AXIvideo2Mat_U0_img_rows_V_out_din,
        img_rows_V_out_full_n => img_src_0_rows_V_c26_full_n,
        img_rows_V_out_write => AXIvideo2Mat_U0_img_rows_V_out_write,
        img_cols_V_out_din => AXIvideo2Mat_U0_img_cols_V_out_din,
        img_cols_V_out_full_n => img_src_0_cols_V_c27_full_n,
        img_cols_V_out_write => AXIvideo2Mat_U0_img_cols_V_out_write);

    Duplicate_my_U0 : component Duplicate_my
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => Duplicate_my_U0_ap_start,
        start_full_n => Duplicate_my_U0_start_full_n,
        ap_done => Duplicate_my_U0_ap_done,
        ap_continue => Duplicate_my_U0_ap_continue,
        ap_idle => Duplicate_my_U0_ap_idle,
        ap_ready => Duplicate_my_U0_ap_ready,
        start_out => Duplicate_my_U0_start_out,
        start_write => Duplicate_my_U0_start_write,
        src_rows_V_dout => img_src_0_rows_V_c26_dout,
        src_rows_V_empty_n => img_src_0_rows_V_c26_empty_n,
        src_rows_V_read => Duplicate_my_U0_src_rows_V_read,
        src_cols_V_dout => img_src_0_cols_V_c27_dout,
        src_cols_V_empty_n => img_src_0_cols_V_c27_empty_n,
        src_cols_V_read => Duplicate_my_U0_src_cols_V_read,
        src_data_stream_V_dout => img_src_0_data_strea_dout,
        src_data_stream_V_empty_n => img_src_0_data_strea_empty_n,
        src_data_stream_V_read => Duplicate_my_U0_src_data_stream_V_read,
        dst0_data_stream_V_din => Duplicate_my_U0_dst0_data_stream_V_din,
        dst0_data_stream_V_full_n => img_src_c_0_data_str_full_n,
        dst0_data_stream_V_write => Duplicate_my_U0_dst0_data_stream_V_write,
        dst1_data_stream_V_din => Duplicate_my_U0_dst1_data_stream_V_din,
        dst1_data_stream_V_full_n => img_src_c_1_data_str_full_n,
        dst1_data_stream_V_write => Duplicate_my_U0_dst1_data_stream_V_write,
        dst2_data_stream_V_din => Duplicate_my_U0_dst2_data_stream_V_din,
        dst2_data_stream_V_full_n => img_src_c_2_data_str_full_n,
        dst2_data_stream_V_write => Duplicate_my_U0_dst2_data_stream_V_write,
        dst3_data_stream_V_din => Duplicate_my_U0_dst3_data_stream_V_din,
        dst3_data_stream_V_full_n => img_src_c_3_data_str_full_n,
        dst3_data_stream_V_write => Duplicate_my_U0_dst3_data_stream_V_write,
        dst4_data_stream_V_din => Duplicate_my_U0_dst4_data_stream_V_din,
        dst4_data_stream_V_full_n => img_src_c_4_data_str_full_n,
        dst4_data_stream_V_write => Duplicate_my_U0_dst4_data_stream_V_write,
        dst5_data_stream_V_din => Duplicate_my_U0_dst5_data_stream_V_din,
        dst5_data_stream_V_full_n => img_src_c_5_data_str_full_n,
        dst5_data_stream_V_write => Duplicate_my_U0_dst5_data_stream_V_write,
        dst6_data_stream_V_din => Duplicate_my_U0_dst6_data_stream_V_din,
        dst6_data_stream_V_full_n => img_src_c_6_data_str_full_n,
        dst6_data_stream_V_write => Duplicate_my_U0_dst6_data_stream_V_write,
        dst7_data_stream_V_din => Duplicate_my_U0_dst7_data_stream_V_din,
        dst7_data_stream_V_full_n => img_src_c_7_data_str_full_n,
        dst7_data_stream_V_write => Duplicate_my_U0_dst7_data_stream_V_write,
        dst8_data_stream_V_din => Duplicate_my_U0_dst8_data_stream_V_din,
        dst8_data_stream_V_full_n => img_src_c_8_data_str_full_n,
        dst8_data_stream_V_write => Duplicate_my_U0_dst8_data_stream_V_write,
        dst9_data_stream_V_din => Duplicate_my_U0_dst9_data_stream_V_din,
        dst9_data_stream_V_full_n => img_src_c_9_data_str_full_n,
        dst9_data_stream_V_write => Duplicate_my_U0_dst9_data_stream_V_write,
        dst10_data_stream_V_din => Duplicate_my_U0_dst10_data_stream_V_din,
        dst10_data_stream_V_full_n => img_src_c_10_data_st_full_n,
        dst10_data_stream_V_write => Duplicate_my_U0_dst10_data_stream_V_write);

    minus_vector26_U0 : component minus_vector26
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => minus_vector26_U0_ap_start,
        ap_done => minus_vector26_U0_ap_done,
        ap_continue => minus_vector26_U0_ap_continue,
        ap_idle => minus_vector26_U0_ap_idle,
        ap_ready => minus_vector26_U0_ap_ready,
        src_data_stream_V_dout => img_src_c_0_data_str_dout,
        src_data_stream_V_empty_n => img_src_c_0_data_str_empty_n,
        src_data_stream_V_read => minus_vector26_U0_src_data_stream_V_read,
        diff_sum => minus_vector26_U0_diff_sum,
        diff_sum_ap_vld => minus_vector26_U0_diff_sum_ap_vld);

    minus_vector27_U0 : component minus_vector27
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => minus_vector27_U0_ap_start,
        ap_done => minus_vector27_U0_ap_done,
        ap_continue => minus_vector27_U0_ap_continue,
        ap_idle => minus_vector27_U0_ap_idle,
        ap_ready => minus_vector27_U0_ap_ready,
        src_data_stream_V_dout => img_src_c_1_data_str_dout,
        src_data_stream_V_empty_n => img_src_c_1_data_str_empty_n,
        src_data_stream_V_read => minus_vector27_U0_src_data_stream_V_read,
        diff_sum => minus_vector27_U0_diff_sum,
        diff_sum_ap_vld => minus_vector27_U0_diff_sum_ap_vld);

    minus_vector28_U0 : component minus_vector28
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => minus_vector28_U0_ap_start,
        ap_done => minus_vector28_U0_ap_done,
        ap_continue => minus_vector28_U0_ap_continue,
        ap_idle => minus_vector28_U0_ap_idle,
        ap_ready => minus_vector28_U0_ap_ready,
        src_data_stream_V_dout => img_src_c_2_data_str_dout,
        src_data_stream_V_empty_n => img_src_c_2_data_str_empty_n,
        src_data_stream_V_read => minus_vector28_U0_src_data_stream_V_read,
        diff_sum => minus_vector28_U0_diff_sum,
        diff_sum_ap_vld => minus_vector28_U0_diff_sum_ap_vld);

    minus_vector29_U0 : component minus_vector29
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => minus_vector29_U0_ap_start,
        ap_done => minus_vector29_U0_ap_done,
        ap_continue => minus_vector29_U0_ap_continue,
        ap_idle => minus_vector29_U0_ap_idle,
        ap_ready => minus_vector29_U0_ap_ready,
        src_data_stream_V_dout => img_src_c_3_data_str_dout,
        src_data_stream_V_empty_n => img_src_c_3_data_str_empty_n,
        src_data_stream_V_read => minus_vector29_U0_src_data_stream_V_read,
        diff_sum => minus_vector29_U0_diff_sum,
        diff_sum_ap_vld => minus_vector29_U0_diff_sum_ap_vld);

    minus_vector30_U0 : component minus_vector30
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => minus_vector30_U0_ap_start,
        ap_done => minus_vector30_U0_ap_done,
        ap_continue => minus_vector30_U0_ap_continue,
        ap_idle => minus_vector30_U0_ap_idle,
        ap_ready => minus_vector30_U0_ap_ready,
        src_data_stream_V_dout => img_src_c_4_data_str_dout,
        src_data_stream_V_empty_n => img_src_c_4_data_str_empty_n,
        src_data_stream_V_read => minus_vector30_U0_src_data_stream_V_read,
        diff_sum => minus_vector30_U0_diff_sum,
        diff_sum_ap_vld => minus_vector30_U0_diff_sum_ap_vld);

    minus_vector31_U0 : component minus_vector31
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => minus_vector31_U0_ap_start,
        ap_done => minus_vector31_U0_ap_done,
        ap_continue => minus_vector31_U0_ap_continue,
        ap_idle => minus_vector31_U0_ap_idle,
        ap_ready => minus_vector31_U0_ap_ready,
        src_data_stream_V_dout => img_src_c_5_data_str_dout,
        src_data_stream_V_empty_n => img_src_c_5_data_str_empty_n,
        src_data_stream_V_read => minus_vector31_U0_src_data_stream_V_read,
        diff_sum => minus_vector31_U0_diff_sum,
        diff_sum_ap_vld => minus_vector31_U0_diff_sum_ap_vld);

    minus_vector32_U0 : component minus_vector32
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => minus_vector32_U0_ap_start,
        ap_done => minus_vector32_U0_ap_done,
        ap_continue => minus_vector32_U0_ap_continue,
        ap_idle => minus_vector32_U0_ap_idle,
        ap_ready => minus_vector32_U0_ap_ready,
        src_data_stream_V_dout => img_src_c_6_data_str_dout,
        src_data_stream_V_empty_n => img_src_c_6_data_str_empty_n,
        src_data_stream_V_read => minus_vector32_U0_src_data_stream_V_read,
        diff_sum => minus_vector32_U0_diff_sum,
        diff_sum_ap_vld => minus_vector32_U0_diff_sum_ap_vld);

    minus_vector33_U0 : component minus_vector33
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => minus_vector33_U0_ap_start,
        ap_done => minus_vector33_U0_ap_done,
        ap_continue => minus_vector33_U0_ap_continue,
        ap_idle => minus_vector33_U0_ap_idle,
        ap_ready => minus_vector33_U0_ap_ready,
        src_data_stream_V_dout => img_src_c_7_data_str_dout,
        src_data_stream_V_empty_n => img_src_c_7_data_str_empty_n,
        src_data_stream_V_read => minus_vector33_U0_src_data_stream_V_read,
        diff_sum => minus_vector33_U0_diff_sum,
        diff_sum_ap_vld => minus_vector33_U0_diff_sum_ap_vld);

    minus_vector34_U0 : component minus_vector34
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => minus_vector34_U0_ap_start,
        ap_done => minus_vector34_U0_ap_done,
        ap_continue => minus_vector34_U0_ap_continue,
        ap_idle => minus_vector34_U0_ap_idle,
        ap_ready => minus_vector34_U0_ap_ready,
        src_data_stream_V_dout => img_src_c_8_data_str_dout,
        src_data_stream_V_empty_n => img_src_c_8_data_str_empty_n,
        src_data_stream_V_read => minus_vector34_U0_src_data_stream_V_read,
        diff_sum => minus_vector34_U0_diff_sum,
        diff_sum_ap_vld => minus_vector34_U0_diff_sum_ap_vld);

    minus_vector35_U0 : component minus_vector35
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => minus_vector35_U0_ap_start,
        ap_done => minus_vector35_U0_ap_done,
        ap_continue => minus_vector35_U0_ap_continue,
        ap_idle => minus_vector35_U0_ap_idle,
        ap_ready => minus_vector35_U0_ap_ready,
        src_data_stream_V_dout => img_src_c_9_data_str_dout,
        src_data_stream_V_empty_n => img_src_c_9_data_str_empty_n,
        src_data_stream_V_read => minus_vector35_U0_src_data_stream_V_read,
        diff_sum => minus_vector35_U0_diff_sum,
        diff_sum_ap_vld => minus_vector35_U0_diff_sum_ap_vld);

    minus_vector_U0 : component minus_vector
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => minus_vector_U0_ap_start,
        ap_done => minus_vector_U0_ap_done,
        ap_continue => minus_vector_U0_ap_continue,
        ap_idle => minus_vector_U0_ap_idle,
        ap_ready => minus_vector_U0_ap_ready,
        src_data_stream_V_dout => img_src_c_10_data_st_dout,
        src_data_stream_V_empty_n => img_src_c_10_data_st_empty_n,
        src_data_stream_V_read => minus_vector_U0_src_data_stream_V_read,
        diff_sum => minus_vector_U0_diff_sum,
        diff_sum_ap_vld => minus_vector_U0_diff_sum_ap_vld);

    img_src_0_rows_V_c_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_proc_U0_img_src_0_rows_V_out_din,
        if_full_n => img_src_0_rows_V_c_full_n,
        if_write => Block_proc_U0_img_src_0_rows_V_out_write,
        if_dout => img_src_0_rows_V_c_dout,
        if_empty_n => img_src_0_rows_V_c_empty_n,
        if_read => AXIvideo2Mat_U0_img_rows_V_read);

    img_src_0_cols_V_c_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_proc_U0_img_src_0_cols_V_out_din,
        if_full_n => img_src_0_cols_V_c_full_n,
        if_write => Block_proc_U0_img_src_0_cols_V_out_write,
        if_dout => img_src_0_cols_V_c_dout,
        if_empty_n => img_src_0_cols_V_c_empty_n,
        if_read => AXIvideo2Mat_U0_img_cols_V_read);

    img_src_0_data_strea_U : component fifo_w8_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => AXIvideo2Mat_U0_img_data_stream_V_din,
        if_full_n => img_src_0_data_strea_full_n,
        if_write => AXIvideo2Mat_U0_img_data_stream_V_write,
        if_dout => img_src_0_data_strea_dout,
        if_empty_n => img_src_0_data_strea_empty_n,
        if_read => Duplicate_my_U0_src_data_stream_V_read);

    img_src_0_rows_V_c26_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => AXIvideo2Mat_U0_img_rows_V_out_din,
        if_full_n => img_src_0_rows_V_c26_full_n,
        if_write => AXIvideo2Mat_U0_img_rows_V_out_write,
        if_dout => img_src_0_rows_V_c26_dout,
        if_empty_n => img_src_0_rows_V_c26_empty_n,
        if_read => Duplicate_my_U0_src_rows_V_read);

    img_src_0_cols_V_c27_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => AXIvideo2Mat_U0_img_cols_V_out_din,
        if_full_n => img_src_0_cols_V_c27_full_n,
        if_write => AXIvideo2Mat_U0_img_cols_V_out_write,
        if_dout => img_src_0_cols_V_c27_dout,
        if_empty_n => img_src_0_cols_V_c27_empty_n,
        if_read => Duplicate_my_U0_src_cols_V_read);

    img_src_c_0_data_str_U : component fifo_w8_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Duplicate_my_U0_dst0_data_stream_V_din,
        if_full_n => img_src_c_0_data_str_full_n,
        if_write => Duplicate_my_U0_dst0_data_stream_V_write,
        if_dout => img_src_c_0_data_str_dout,
        if_empty_n => img_src_c_0_data_str_empty_n,
        if_read => minus_vector26_U0_src_data_stream_V_read);

    img_src_c_1_data_str_U : component fifo_w8_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Duplicate_my_U0_dst1_data_stream_V_din,
        if_full_n => img_src_c_1_data_str_full_n,
        if_write => Duplicate_my_U0_dst1_data_stream_V_write,
        if_dout => img_src_c_1_data_str_dout,
        if_empty_n => img_src_c_1_data_str_empty_n,
        if_read => minus_vector27_U0_src_data_stream_V_read);

    img_src_c_2_data_str_U : component fifo_w8_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Duplicate_my_U0_dst2_data_stream_V_din,
        if_full_n => img_src_c_2_data_str_full_n,
        if_write => Duplicate_my_U0_dst2_data_stream_V_write,
        if_dout => img_src_c_2_data_str_dout,
        if_empty_n => img_src_c_2_data_str_empty_n,
        if_read => minus_vector28_U0_src_data_stream_V_read);

    img_src_c_3_data_str_U : component fifo_w8_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Duplicate_my_U0_dst3_data_stream_V_din,
        if_full_n => img_src_c_3_data_str_full_n,
        if_write => Duplicate_my_U0_dst3_data_stream_V_write,
        if_dout => img_src_c_3_data_str_dout,
        if_empty_n => img_src_c_3_data_str_empty_n,
        if_read => minus_vector29_U0_src_data_stream_V_read);

    img_src_c_4_data_str_U : component fifo_w8_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Duplicate_my_U0_dst4_data_stream_V_din,
        if_full_n => img_src_c_4_data_str_full_n,
        if_write => Duplicate_my_U0_dst4_data_stream_V_write,
        if_dout => img_src_c_4_data_str_dout,
        if_empty_n => img_src_c_4_data_str_empty_n,
        if_read => minus_vector30_U0_src_data_stream_V_read);

    img_src_c_5_data_str_U : component fifo_w8_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Duplicate_my_U0_dst5_data_stream_V_din,
        if_full_n => img_src_c_5_data_str_full_n,
        if_write => Duplicate_my_U0_dst5_data_stream_V_write,
        if_dout => img_src_c_5_data_str_dout,
        if_empty_n => img_src_c_5_data_str_empty_n,
        if_read => minus_vector31_U0_src_data_stream_V_read);

    img_src_c_6_data_str_U : component fifo_w8_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Duplicate_my_U0_dst6_data_stream_V_din,
        if_full_n => img_src_c_6_data_str_full_n,
        if_write => Duplicate_my_U0_dst6_data_stream_V_write,
        if_dout => img_src_c_6_data_str_dout,
        if_empty_n => img_src_c_6_data_str_empty_n,
        if_read => minus_vector32_U0_src_data_stream_V_read);

    img_src_c_7_data_str_U : component fifo_w8_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Duplicate_my_U0_dst7_data_stream_V_din,
        if_full_n => img_src_c_7_data_str_full_n,
        if_write => Duplicate_my_U0_dst7_data_stream_V_write,
        if_dout => img_src_c_7_data_str_dout,
        if_empty_n => img_src_c_7_data_str_empty_n,
        if_read => minus_vector33_U0_src_data_stream_V_read);

    img_src_c_8_data_str_U : component fifo_w8_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Duplicate_my_U0_dst8_data_stream_V_din,
        if_full_n => img_src_c_8_data_str_full_n,
        if_write => Duplicate_my_U0_dst8_data_stream_V_write,
        if_dout => img_src_c_8_data_str_dout,
        if_empty_n => img_src_c_8_data_str_empty_n,
        if_read => minus_vector34_U0_src_data_stream_V_read);

    img_src_c_9_data_str_U : component fifo_w8_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Duplicate_my_U0_dst9_data_stream_V_din,
        if_full_n => img_src_c_9_data_str_full_n,
        if_write => Duplicate_my_U0_dst9_data_stream_V_write,
        if_dout => img_src_c_9_data_str_dout,
        if_empty_n => img_src_c_9_data_str_empty_n,
        if_read => minus_vector35_U0_src_data_stream_V_read);

    img_src_c_10_data_st_U : component fifo_w8_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Duplicate_my_U0_dst10_data_stream_V_din,
        if_full_n => img_src_c_10_data_st_full_n,
        if_write => Duplicate_my_U0_dst10_data_stream_V_write,
        if_dout => img_src_c_10_data_st_dout,
        if_empty_n => img_src_c_10_data_st_empty_n,
        if_read => minus_vector_U0_src_data_stream_V_read);

    start_for_Duplicamb6_U : component start_for_Duplicamb6
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_Duplicate_my_U0_din,
        if_full_n => start_for_Duplicate_my_U0_full_n,
        if_write => AXIvideo2Mat_U0_start_write,
        if_dout => start_for_Duplicate_my_U0_dout,
        if_empty_n => start_for_Duplicate_my_U0_empty_n,
        if_read => Duplicate_my_U0_ap_ready);

    start_for_minus_vncg_U : component start_for_minus_vncg
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_minus_vector26_U0_din,
        if_full_n => start_for_minus_vector26_U0_full_n,
        if_write => Duplicate_my_U0_start_write,
        if_dout => start_for_minus_vector26_U0_dout,
        if_empty_n => start_for_minus_vector26_U0_empty_n,
        if_read => minus_vector26_U0_ap_ready);

    start_for_minus_vocq_U : component start_for_minus_vocq
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_minus_vector27_U0_din,
        if_full_n => start_for_minus_vector27_U0_full_n,
        if_write => Duplicate_my_U0_start_write,
        if_dout => start_for_minus_vector27_U0_dout,
        if_empty_n => start_for_minus_vector27_U0_empty_n,
        if_read => minus_vector27_U0_ap_ready);

    start_for_minus_vpcA_U : component start_for_minus_vpcA
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_minus_vector28_U0_din,
        if_full_n => start_for_minus_vector28_U0_full_n,
        if_write => Duplicate_my_U0_start_write,
        if_dout => start_for_minus_vector28_U0_dout,
        if_empty_n => start_for_minus_vector28_U0_empty_n,
        if_read => minus_vector28_U0_ap_ready);

    start_for_minus_vqcK_U : component start_for_minus_vqcK
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_minus_vector29_U0_din,
        if_full_n => start_for_minus_vector29_U0_full_n,
        if_write => Duplicate_my_U0_start_write,
        if_dout => start_for_minus_vector29_U0_dout,
        if_empty_n => start_for_minus_vector29_U0_empty_n,
        if_read => minus_vector29_U0_ap_ready);

    start_for_minus_vrcU_U : component start_for_minus_vrcU
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_minus_vector30_U0_din,
        if_full_n => start_for_minus_vector30_U0_full_n,
        if_write => Duplicate_my_U0_start_write,
        if_dout => start_for_minus_vector30_U0_dout,
        if_empty_n => start_for_minus_vector30_U0_empty_n,
        if_read => minus_vector30_U0_ap_ready);

    start_for_minus_vsc4_U : component start_for_minus_vsc4
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_minus_vector31_U0_din,
        if_full_n => start_for_minus_vector31_U0_full_n,
        if_write => Duplicate_my_U0_start_write,
        if_dout => start_for_minus_vector31_U0_dout,
        if_empty_n => start_for_minus_vector31_U0_empty_n,
        if_read => minus_vector31_U0_ap_ready);

    start_for_minus_vtde_U : component start_for_minus_vtde
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_minus_vector32_U0_din,
        if_full_n => start_for_minus_vector32_U0_full_n,
        if_write => Duplicate_my_U0_start_write,
        if_dout => start_for_minus_vector32_U0_dout,
        if_empty_n => start_for_minus_vector32_U0_empty_n,
        if_read => minus_vector32_U0_ap_ready);

    start_for_minus_vudo_U : component start_for_minus_vudo
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_minus_vector33_U0_din,
        if_full_n => start_for_minus_vector33_U0_full_n,
        if_write => Duplicate_my_U0_start_write,
        if_dout => start_for_minus_vector33_U0_dout,
        if_empty_n => start_for_minus_vector33_U0_empty_n,
        if_read => minus_vector33_U0_ap_ready);

    start_for_minus_vvdy_U : component start_for_minus_vvdy
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_minus_vector34_U0_din,
        if_full_n => start_for_minus_vector34_U0_full_n,
        if_write => Duplicate_my_U0_start_write,
        if_dout => start_for_minus_vector34_U0_dout,
        if_empty_n => start_for_minus_vector34_U0_empty_n,
        if_read => minus_vector34_U0_ap_ready);

    start_for_minus_vwdI_U : component start_for_minus_vwdI
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_minus_vector35_U0_din,
        if_full_n => start_for_minus_vector35_U0_full_n,
        if_write => Duplicate_my_U0_start_write,
        if_dout => start_for_minus_vector35_U0_dout,
        if_empty_n => start_for_minus_vector35_U0_empty_n,
        if_read => minus_vector35_U0_ap_ready);

    start_for_minus_vxdS_U : component start_for_minus_vxdS
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_minus_vector_U0_din,
        if_full_n => start_for_minus_vector_U0_full_n,
        if_write => Duplicate_my_U0_start_write,
        if_dout => start_for_minus_vector_U0_dout,
        if_empty_n => start_for_minus_vector_U0_empty_n,
        if_read => minus_vector_U0_ap_ready);




    AXIvideo2Mat_U0_ap_continue <= ap_const_logic_1;
    AXIvideo2Mat_U0_ap_start <= ap_start;
    Block_proc_U0_ap_continue <= ap_const_logic_1;
    Block_proc_U0_ap_start <= ap_start;
    Block_proc_U0_start_full_n <= ap_const_logic_1;
    Block_proc_U0_start_write <= ap_const_logic_0;
    Duplicate_my_U0_ap_continue <= ap_const_logic_1;
    Duplicate_my_U0_ap_start <= start_for_Duplicate_my_U0_empty_n;
    Duplicate_my_U0_start_full_n <= (start_for_minus_vector_U0_full_n and start_for_minus_vector35_U0_full_n and start_for_minus_vector34_U0_full_n and start_for_minus_vector33_U0_full_n and start_for_minus_vector32_U0_full_n and start_for_minus_vector31_U0_full_n and start_for_minus_vector30_U0_full_n and start_for_minus_vector29_U0_full_n and start_for_minus_vector28_U0_full_n and start_for_minus_vector27_U0_full_n and start_for_minus_vector26_U0_full_n);
    ap_done <= ap_sync_done;
    ap_idle <= (minus_vector_U0_ap_idle and minus_vector35_U0_ap_idle and minus_vector34_U0_ap_idle and minus_vector33_U0_ap_idle and minus_vector32_U0_ap_idle and minus_vector31_U0_ap_idle and minus_vector30_U0_ap_idle and minus_vector29_U0_ap_idle and minus_vector28_U0_ap_idle and minus_vector27_U0_ap_idle and minus_vector26_U0_ap_idle and Duplicate_my_U0_ap_idle and Block_proc_U0_ap_idle and AXIvideo2Mat_U0_ap_idle);
    ap_ready <= AXIvideo2Mat_U0_ap_ready;

    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    ap_sync_continue <= ap_sync_done;
    ap_sync_done <= (minus_vector_U0_ap_done and minus_vector35_U0_ap_done and minus_vector34_U0_ap_done and minus_vector33_U0_ap_done and minus_vector32_U0_ap_done and minus_vector31_U0_ap_done and minus_vector30_U0_ap_done and minus_vector29_U0_ap_done and minus_vector28_U0_ap_done and minus_vector27_U0_ap_done and minus_vector26_U0_ap_done);
    ap_sync_ready <= AXIvideo2Mat_U0_ap_ready;
    diff_sum_0 <= minus_vector26_U0_diff_sum;
    diff_sum_0_ap_vld <= minus_vector26_U0_diff_sum_ap_vld;
    diff_sum_1 <= minus_vector27_U0_diff_sum;
    diff_sum_10 <= minus_vector_U0_diff_sum;
    diff_sum_10_ap_vld <= minus_vector_U0_diff_sum_ap_vld;
    diff_sum_1_ap_vld <= minus_vector27_U0_diff_sum_ap_vld;
    diff_sum_2 <= minus_vector28_U0_diff_sum;
    diff_sum_2_ap_vld <= minus_vector28_U0_diff_sum_ap_vld;
    diff_sum_3 <= minus_vector29_U0_diff_sum;
    diff_sum_3_ap_vld <= minus_vector29_U0_diff_sum_ap_vld;
    diff_sum_4 <= minus_vector30_U0_diff_sum;
    diff_sum_4_ap_vld <= minus_vector30_U0_diff_sum_ap_vld;
    diff_sum_5 <= minus_vector31_U0_diff_sum;
    diff_sum_5_ap_vld <= minus_vector31_U0_diff_sum_ap_vld;
    diff_sum_6 <= minus_vector32_U0_diff_sum;
    diff_sum_6_ap_vld <= minus_vector32_U0_diff_sum_ap_vld;
    diff_sum_7 <= minus_vector33_U0_diff_sum;
    diff_sum_7_ap_vld <= minus_vector33_U0_diff_sum_ap_vld;
    diff_sum_8 <= minus_vector34_U0_diff_sum;
    diff_sum_8_ap_vld <= minus_vector34_U0_diff_sum_ap_vld;
    diff_sum_9 <= minus_vector35_U0_diff_sum;
    diff_sum_9_ap_vld <= minus_vector35_U0_diff_sum_ap_vld;
    input_r_TREADY <= AXIvideo2Mat_U0_input_r_TREADY;
    minus_vector26_U0_ap_continue <= ap_sync_done;
    minus_vector26_U0_ap_start <= start_for_minus_vector26_U0_empty_n;
    minus_vector26_U0_start_full_n <= ap_const_logic_1;
    minus_vector26_U0_start_write <= ap_const_logic_0;
    minus_vector27_U0_ap_continue <= ap_sync_done;
    minus_vector27_U0_ap_start <= start_for_minus_vector27_U0_empty_n;
    minus_vector27_U0_start_full_n <= ap_const_logic_1;
    minus_vector27_U0_start_write <= ap_const_logic_0;
    minus_vector28_U0_ap_continue <= ap_sync_done;
    minus_vector28_U0_ap_start <= start_for_minus_vector28_U0_empty_n;
    minus_vector28_U0_start_full_n <= ap_const_logic_1;
    minus_vector28_U0_start_write <= ap_const_logic_0;
    minus_vector29_U0_ap_continue <= ap_sync_done;
    minus_vector29_U0_ap_start <= start_for_minus_vector29_U0_empty_n;
    minus_vector29_U0_start_full_n <= ap_const_logic_1;
    minus_vector29_U0_start_write <= ap_const_logic_0;
    minus_vector30_U0_ap_continue <= ap_sync_done;
    minus_vector30_U0_ap_start <= start_for_minus_vector30_U0_empty_n;
    minus_vector30_U0_start_full_n <= ap_const_logic_1;
    minus_vector30_U0_start_write <= ap_const_logic_0;
    minus_vector31_U0_ap_continue <= ap_sync_done;
    minus_vector31_U0_ap_start <= start_for_minus_vector31_U0_empty_n;
    minus_vector31_U0_start_full_n <= ap_const_logic_1;
    minus_vector31_U0_start_write <= ap_const_logic_0;
    minus_vector32_U0_ap_continue <= ap_sync_done;
    minus_vector32_U0_ap_start <= start_for_minus_vector32_U0_empty_n;
    minus_vector32_U0_start_full_n <= ap_const_logic_1;
    minus_vector32_U0_start_write <= ap_const_logic_0;
    minus_vector33_U0_ap_continue <= ap_sync_done;
    minus_vector33_U0_ap_start <= start_for_minus_vector33_U0_empty_n;
    minus_vector33_U0_start_full_n <= ap_const_logic_1;
    minus_vector33_U0_start_write <= ap_const_logic_0;
    minus_vector34_U0_ap_continue <= ap_sync_done;
    minus_vector34_U0_ap_start <= start_for_minus_vector34_U0_empty_n;
    minus_vector34_U0_start_full_n <= ap_const_logic_1;
    minus_vector34_U0_start_write <= ap_const_logic_0;
    minus_vector35_U0_ap_continue <= ap_sync_done;
    minus_vector35_U0_ap_start <= start_for_minus_vector35_U0_empty_n;
    minus_vector35_U0_start_full_n <= ap_const_logic_1;
    minus_vector35_U0_start_write <= ap_const_logic_0;
    minus_vector_U0_ap_continue <= ap_sync_done;
    minus_vector_U0_ap_start <= start_for_minus_vector_U0_empty_n;
    minus_vector_U0_start_full_n <= ap_const_logic_1;
    minus_vector_U0_start_write <= ap_const_logic_0;
    start_for_Duplicate_my_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_minus_vector26_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_minus_vector27_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_minus_vector28_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_minus_vector29_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_minus_vector30_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_minus_vector31_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_minus_vector32_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_minus_vector33_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_minus_vector34_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_minus_vector35_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_minus_vector_U0_din <= (0=>ap_const_logic_1, others=>'-');
end behav;
