<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_ED7B9174-A1DB-4AC3-AE56-E9AD9FFD6263"><title>TCP USB3.2 Gen2x1 Type-A Main Link Topology</title><body><section id="SECTION_977F4B45-5758-4482-8B1B-A61F86E3CE71"><fig id="FIG_tcp_usb3_2_gen2x1_type-a_main_link_topology_diagram_1"><title>TCP USB3.2 Gen2x1 Type-A Main Link Topology Diagram</title><image href="FIG_tcp usb3.2 gen2x1 type-a main link topology diagram_1.png" scalefit="yes" id="IMG_tcp_usb3_2_gen2x1_type-a_main_link_topology_diagram_1_png" /></fig><table id="TABLE_977F4B45-5758-4482-8B1B-A61F86E3CE71_1"><title>TCP USB3.2 Gen2x1 Type-A Main Link Topology Notes</title><tgroup cols="2"><thead><row><entry>Note</entry><entry>Detail</entry></row></thead><tbody><row><entry><p>Maximum via stub length</p></entry><entry><p>250 um</p></entry></row><row><entry><p>Reference plane for microstrip route</p></entry><entry><p>Must be continuous ground.</p><p /></entry></row><row><entry><p>Reference plane for stripline route</p></entry><entry><p>One side can be power plane that has low frequency peak-to-peak noise, the other plane must be continuous ground. Prefer ground on both sides.</p></entry></row><row><entry><p>Reference plane for dual stripline route</p></entry><entry><p>One side can be power plane that has low frequency peak-to-peak noise, the other plane must be continuous ground and it is the layer that is closer to the signal route. Prefer ground on both sides.</p></entry></row><row><entry><p>CMC</p></entry><entry><p>Refer to the EMC Component Selection section of the PDG for CMC recommendation(s).</p></entry></row><row><entry><p>ESD</p></entry><entry><p>Refer to the EMC Component Selection section of the PDG for ESD recommendation(s).</p><p /></entry></row><row><entry><p>AC cap value</p></entry><entry><p>75 nF to 265 nF including tolerance, 25 V (Extended Power Range not implemented)/ 63 V (Extended Power Range implemented).</p></entry></row><row><entry><p>Supported interfaces</p></entry><entry><p>USB3.2 Gen2 (10 Gbps)</p></entry></row><row><entry><p>Routing style</p></entry><entry><p>Microstrip main route routing must be interleaved.</p><p>To reduce system RFI/ EMI, it is recommended to use SL instead of MS. If MS routing is needed, refer to EMC PDG for RFI/ EMI mitigation.</p></entry></row></tbody></tgroup></table><table id="TABLE_977F4B45-5758-4482-8B1B-A61F86E3CE71_2"><title>Max Number of vias</title><tgroup cols="4"><thead><row><entry>Signal Group</entry><entry>Max Number of Vias Allowed</entry><entry>Via Placement</entry><entry>Notes</entry></row></thead><tbody><row><entry><p>Rx, Tx</p></entry><entry><p>4</p></entry><entry><p>Total Channel</p></entry><entry><p>Route within 2 layers.</p></entry></row></tbody></tgroup></table></section><section id="SECTION_5824275B-27E7-46EC-8385-31714EDB4F2A"><title>Mainstream, Premium Mid Loss (PML), Rx,Tx</title><table id="TABLE_5824275B-27E7-46EC-8385-31714EDB4F2A_1"><title>TCP USB3.2 Gen2x1 Type-A Main Link Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</title><tgroup cols="3"><thead><row><entry>Segment</entry><entry>Tline Type</entry><entry>Max Length Segment (mm)</entry></row></thead><tbody><row><entry><p>BO</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>8</p></entry></row><row><entry><p>M1+M2</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>140</p></entry></row><row><entry><p>M3+M4+M5</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>25</p></entry></row><row><entry><p>M6+M7</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>25</p></entry></row></tbody></tgroup></table><p>Max Length Total (mm): 140</p></section></body></topic>