/*
 * Copyright (c) 2012 Samsung Electronics Co., Ltd.
 *		http://www.samsung.com/
 *
 * EXYNOS - MIF clock frequency scaling support in DEVFREQ framework
 *	This version supports EXYNOS5250 only. This changes bus frequencies.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 */

#include <linux/io.h>
#include <linux/slab.h>
#include <linux/mutex.h>
#include <linux/suspend.h>
#include <linux/opp.h>
#include <linux/clk.h>
#include <linux/devfreq.h>
#include <linux/delay.h>
#include <linux/platform_device.h>
#include <linux/regulator/consumer.h>
#include <linux/module.h>
#include <linux/pm_qos.h>

#include <mach/map.h>
#include <mach/regs-clock.h>
#include <mach/asv-exynos.h>

#include "exynos_ppmu.h"

#define MAX_SAFEVOLT	1100000 /* 1.1V */


/* Assume that the bus is saturated if the utilization is 20% */
#define MIF_BUS_SATURATION_RATIO	20

enum mif_level_idx {
	LV_0,
	LV_1,
	LV_2,
	_LV_END
};

enum exynos_ppmu_list {
	PPMU_DDR_L0,
	PPMU_DDR_L1,
	PPMU_DDR_L2,
	PPMU_END,
};

struct busfreq_data_mif {
	struct device *dev;
	struct devfreq *devfreq;
	bool disabled;
	struct regulator *vdd_mif;
	struct opp *curr_opp;
	struct exynos_ppmu ppmu[PPMU_END];

	struct notifier_block pm_notifier;
	struct mutex lock;

	struct clk *mif_clk;
};

struct mif_bus_opp_table {
	unsigned int idx;
	unsigned long clk;
	unsigned long volt;
};

static struct mif_bus_opp_table exynos5_mif_opp_table[] = {
	{LV_0, 800000, 1000000},
	{LV_1, 400000, 1000000},
	{LV_2, 160000, 1000000},
	{0, 0, 0},
};

static void busfreq_mon_reset(struct busfreq_data_mif *data)
{
	unsigned int i;

	for (i = PPMU_DDR_L0; i < PPMU_END; i++) {
		void __iomem *ppmu_base = data->ppmu[i].hw_base;

		/* Reset PPMU */
		exynos_ppmu_reset(ppmu_base);

		/* Set PPMU Event */
		data->ppmu[i].event[PPMU_PMNCNT3] = RDWR_DATA_COUNT;
		exynos_ppmu_setevent(ppmu_base, PPMU_PMNCNT3, data->ppmu[i].event[PPMU_PMNCNT3]);

		/* Start PPMU */
		exynos_ppmu_start(ppmu_base);
	}
}

static void exynos5_read_ppmu(struct busfreq_data_mif *data)
{
	int i, j;

	for (i = PPMU_DDR_L0; i < PPMU_END; i++) {
		void __iomem *ppmu_base = data->ppmu[i].hw_base;

		/* Stop PPMU */
		exynos_ppmu_stop(ppmu_base);

		/* Update local data from PPMU */
		data->ppmu[i].ccnt = __raw_readl(ppmu_base + PPMU_CCNT);

		for (j = PPMU_PMNCNT0; j < PPMU_PMNCNT_MAX; j++) {
			if (data->ppmu[i].event[j] == 0)
				data->ppmu[i].count[j] = 0;
			else
				data->ppmu[i].count[j] = exynos_ppmu_read(ppmu_base, j);
		}
	}

	busfreq_mon_reset(data);
}

static int exynos5_mif_setvolt(struct busfreq_data_mif *data, struct opp *opp)
{
	unsigned long volt;

	rcu_read_lock();
	volt = opp_get_voltage(opp);
	rcu_read_unlock();

	return regulator_set_voltage(data->vdd_mif, volt, MAX_SAFEVOLT);
}

static int exynos5_busfreq_mif_target(struct device *dev, unsigned long *_freq,
			      u32 flags)
{
	int err = 0;
	struct platform_device *pdev = container_of(dev, struct platform_device,
						    dev);
	struct busfreq_data_mif *data = platform_get_drvdata(pdev);
	struct opp *opp;
	unsigned long old_freq, freq;
	unsigned long volt;

	rcu_read_lock();
	opp = devfreq_recommended_opp(dev, _freq, flags);
	if (IS_ERR(opp)) {
		rcu_read_unlock();
		dev_err(dev, "%s: Invalid OPP.\n", __func__);
		return PTR_ERR(opp);
	}

	freq = opp_get_freq(opp);
	volt = opp_get_voltage(opp);

	old_freq = opp_get_freq(data->curr_opp);
	rcu_read_unlock();

	if (old_freq == freq)
		return 0;

	dev_dbg(dev, "targetting %lukHz %luuV\n", freq, volt);

	mutex_lock(&data->lock);

	if (data->disabled)
		goto out;

	if (old_freq < freq)
		err = exynos5_mif_setvolt(data, opp);
	if (err)
		goto out;

	err = clk_set_rate(data->mif_clk, freq * 1000);
	if (err)
		goto out;

	if (old_freq > freq)
		err = exynos5_mif_setvolt(data, opp);
	if (err)
		goto out;

	data->curr_opp = opp;
out:
	mutex_unlock(&data->lock);
	return err;
}

static int exynos5_get_busier_dmc(struct busfreq_data_mif *data)
{
	int i, j;
	int busy = 0;
	unsigned int temp = 0;

	for (i = PPMU_DDR_L0; i < PPMU_END; i++) {
		for (j = PPMU_PMNCNT0; j < PPMU_PMNCNT_MAX; j++) {
			if (data->ppmu[i].count[j] > temp) {
				temp = data->ppmu[i].count[j];
				busy = i;
			}
		}
	}

	return busy;
}

static int exynos5_mif_get_dev_status(struct device *dev,
				      struct devfreq_dev_status *stat)
{
	struct platform_device *pdev = container_of(dev, struct platform_device,
						    dev);
	struct busfreq_data_mif *data = platform_get_drvdata(pdev);
	int busier_dmc;

	exynos5_read_ppmu(data);
	busier_dmc = exynos5_get_busier_dmc(data);

	rcu_read_lock();
	stat->current_frequency = opp_get_freq(data->curr_opp);
	rcu_read_unlock();

	/* Number of cycles spent on memory access */
	stat->busy_time = data->ppmu[busier_dmc].count[PPMU_PMNCNT3];
	stat->busy_time *= 100 / MIF_BUS_SATURATION_RATIO;
	stat->total_time = data->ppmu[busier_dmc].ccnt;

	return 0;
}

static void exynos5_mif_exit(struct device *dev)
{
	struct platform_device *pdev = container_of(dev, struct platform_device,
						    dev);
	struct busfreq_data_mif *data = platform_get_drvdata(pdev);

	devfreq_unregister_opp_notifier(dev, data->devfreq);
}

static struct devfreq_dev_profile exynos5_devfreq_mif_profile = {
	.initial_freq		= 400000,
	.polling_ms		= 100,
	.target			= exynos5_busfreq_mif_target,
	.get_dev_status		= exynos5_mif_get_dev_status,
	.exit			= exynos5_mif_exit,
};

static int exynos5250_init_mif_tables(struct busfreq_data_mif *data)
{
	int i, err = 0;

	for (i = LV_0; i < _LV_END; i++) {
		exynos5_mif_opp_table[i].volt = asv_get_volt(ID_MIF, exynos5_mif_opp_table[i].clk);
		if (exynos5_mif_opp_table[i].volt == 0) {
			dev_err(data->dev, "Invalid value\n");
			return -EINVAL;
		}
	}

	for (i = LV_0; i < _LV_END; i++) {
		err = opp_add(data->dev, exynos5_mif_opp_table[i].clk,
				exynos5_mif_opp_table[i].volt);
		if (err) {
			dev_err(data->dev, "Cannot add opp entries.\n");
			return err;
		}
	}

	return 0;
}

static int exynos5_busfreq_mif_pm_notifier_event(struct notifier_block *this,
		unsigned long event, void *ptr)
{
	struct busfreq_data_mif *data = container_of(this, struct busfreq_data_mif,
						 pm_notifier);
	struct opp *opp;
	unsigned long maxfreq = ULONG_MAX;
	unsigned long freq;
	int err = 0;

	switch (event) {
	case PM_SUSPEND_PREPARE:
		/* Set Fastest and Deactivate DVFS */
		mutex_lock(&data->lock);

		data->disabled = true;

		rcu_read_lock();
		opp = opp_find_freq_floor(data->dev, &maxfreq);
		if (IS_ERR(opp)) {
			rcu_read_unlock();
			err = PTR_ERR(opp);
			goto unlock;
		}
		freq = opp_get_freq(opp);
		rcu_read_unlock();

		err = exynos5_mif_setvolt(data, opp);
		if (err)
			goto unlock;

		err = clk_set_rate(data->mif_clk, freq * 1000);
		if (err)
			goto unlock;

		data->curr_opp = opp;
unlock:
		mutex_unlock(&data->lock);
		if (err)
			return NOTIFY_BAD;
		return NOTIFY_OK;
	case PM_POST_RESTORE:
	case PM_POST_SUSPEND:
		/* Reactivate */
		mutex_lock(&data->lock);
		data->disabled = false;
		mutex_unlock(&data->lock);
		return NOTIFY_OK;
	}

	return NOTIFY_DONE;
}

static struct devfreq_pm_qos_data exynos5_devfreq_mif_pm_qos_data = {
	.bytes_per_sec_per_hz = 8,
	.pm_qos_class = PM_QOS_MEMORY_THROUGHPUT,
};

static __devinit int exynos5_busfreq_mif_probe(struct platform_device *pdev)
{
	struct busfreq_data_mif *data;
	struct opp *opp;
	struct device *dev = &pdev->dev;
	unsigned long initial_freq;
	int err = 0;

	data = devm_kzalloc(&pdev->dev, sizeof(struct busfreq_data_mif), GFP_KERNEL);
	if (data == NULL) {
		dev_err(dev, "Cannot allocate memory.\n");
		return -ENOMEM;
	}

	data->ppmu[PPMU_DDR_L0].hw_base = S5P_VA_PPMU_DDR_C,
	data->ppmu[PPMU_DDR_L1].hw_base = S5P_VA_PPMU_DDR_R1,
	data->ppmu[PPMU_DDR_L2].hw_base = S5P_VA_PPMU_DDR_L,
	data->pm_notifier.notifier_call = exynos5_busfreq_mif_pm_notifier_event;
	data->dev = dev;
	mutex_init(&data->lock);

	err = exynos5250_init_mif_tables(data);
	if (err)
		goto err_regulator;

	data->vdd_mif = regulator_get(dev, "vdd_mif");
	if (IS_ERR(data->vdd_mif)) {
		dev_err(dev, "Cannot get the regulator \"vdd_mif\"\n");
		err = PTR_ERR(data->vdd_mif);
		goto err_regulator;
	}

	data->mif_clk = clk_get(dev, "mif_clk");
	if (IS_ERR(data->mif_clk)) {
		dev_err(dev, "Cannot get clock \"mif_clk\"\n");
		err = PTR_ERR(data->mif_clk);
		goto err_clock;
	}

	rcu_read_lock();
	opp = opp_find_freq_floor(dev, &exynos5_devfreq_mif_profile.initial_freq);
	if (IS_ERR(opp)) {
		rcu_read_unlock();
		dev_err(dev, "Invalid initial frequency %lu kHz.\n",
		       exynos5_devfreq_mif_profile.initial_freq);
		err = PTR_ERR(opp);
		goto err_opp_add;
	}
	initial_freq = opp_get_freq(opp);
	rcu_read_unlock();

	data->curr_opp = opp;

	err = clk_set_rate(data->mif_clk, initial_freq * 1000);
	if (err) {
		dev_err(dev, "Failed to set initial frequency\n");
		goto err_opp_add;
	}

	err = exynos5_mif_setvolt(data, opp);
	if (err)
		goto err_opp_add;

	platform_set_drvdata(pdev, data);

	busfreq_mon_reset(data);

	data->devfreq = devfreq_add_device(dev, &exynos5_devfreq_mif_profile,
					   &devfreq_pm_qos,
					   &exynos5_devfreq_mif_pm_qos_data);

	if (IS_ERR(data->devfreq)) {
		err = PTR_ERR(data->devfreq);
		goto err_devfreq_add;
	}

	devfreq_register_opp_notifier(dev, data->devfreq);

	err = register_pm_notifier(&data->pm_notifier);
	if (err) {
		dev_err(dev, "Failed to setup pm notifier\n");
		goto err_devfreq_add;
	}

	return 0;

err_devfreq_add:
	devfreq_remove_device(data->devfreq);
	platform_set_drvdata(pdev, NULL);
err_opp_add:
	clk_put(data->mif_clk);
err_clock:
	regulator_put(data->vdd_mif);
err_regulator:
	return err;
}

static __devexit int exynos5_busfreq_mif_remove(struct platform_device *pdev)
{
	struct busfreq_data_mif *data = platform_get_drvdata(pdev);

	unregister_pm_notifier(&data->pm_notifier);
	devfreq_remove_device(data->devfreq);
	regulator_put(data->vdd_mif);
	clk_put(data->mif_clk);
	platform_set_drvdata(pdev, NULL);

	return 0;
}

static int exynos5_busfreq_mif_resume(struct device *dev)
{
	struct platform_device *pdev = container_of(dev, struct platform_device,
						    dev);
	struct busfreq_data_mif *data = platform_get_drvdata(pdev);

	busfreq_mon_reset(data);
	return 0;
}

static const struct dev_pm_ops exynos5_busfreq_mif_pm = {
	.resume	= exynos5_busfreq_mif_resume,
};

static struct platform_driver exynos5_busfreq_mif_driver = {
	.probe		= exynos5_busfreq_mif_probe,
	.remove		= __devexit_p(exynos5_busfreq_mif_remove),
	.driver		= {
		.name		= "exynos5-bus-mif",
		.owner		= THIS_MODULE,
		.pm		= &exynos5_busfreq_mif_pm,
	},
};

static int __init exynos5_busfreq_mif_init(void)
{
	return platform_driver_register(&exynos5_busfreq_mif_driver);
}
late_initcall(exynos5_busfreq_mif_init);

static void __exit exynos5_busfreq_mif_exit(void)
{
	platform_driver_unregister(&exynos5_busfreq_mif_driver);
}
module_exit(exynos5_busfreq_mif_exit);
