MIPS
====

This is a simple implementation of MIPS I instruction set. The ultimate goal of this project is to build a massive-core MIPS system to achieve similar functionaloty of GPGPU.
