{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695810270202 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695810270202 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 27 19:24:30 2023 " "Processing started: Wed Sep 27 19:24:30 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695810270202 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695810270202 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off adder -c adder " "Command: quartus_map --read_settings_files=on --write_settings_files=off adder -c adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695810270202 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1695810270440 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1695810270440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.bdf" "" { Schematic "E:/quartus_prime/week3/work2/adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695810277288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695810277288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "detobin.bdf 1 1 " "Found 1 design units, including 1 entities, in source file detobin.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 deToBin " "Found entity 1: deToBin" {  } { { "deToBin.bdf" "" { Schematic "E:/quartus_prime/week3/work2/deToBin.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695810277289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695810277289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbit_ripplecarryadder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fourbit_ripplecarryadder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fourbit_rippleCarryAdder " "Found entity 1: fourbit_rippleCarryAdder" {  } { { "fourbit_rippleCarryAdder.bdf" "" { Schematic "E:/quartus_prime/week3/work2/fourbit_rippleCarryAdder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695810277290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695810277290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.bdf" "" { Schematic "E:/quartus_prime/week3/work2/full_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695810277290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695810277290 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "adder " "Elaborating entity \"adder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1695810277304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourbit_rippleCarryAdder fourbit_rippleCarryAdder:inst " "Elaborating entity \"fourbit_rippleCarryAdder\" for hierarchy \"fourbit_rippleCarryAdder:inst\"" {  } { { "adder.bdf" "inst" { Schematic "E:/quartus_prime/week3/work2/adder.bdf" { { 256 768 920 448 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695810277305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder fourbit_rippleCarryAdder:inst\|full_adder:inst " "Elaborating entity \"full_adder\" for hierarchy \"fourbit_rippleCarryAdder:inst\|full_adder:inst\"" {  } { { "fourbit_rippleCarryAdder.bdf" "inst" { Schematic "E:/quartus_prime/week3/work2/fourbit_rippleCarryAdder.bdf" { { 136 616 712 232 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695810277305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deToBin deToBin:inst2 " "Elaborating entity \"deToBin\" for hierarchy \"deToBin:inst2\"" {  } { { "adder.bdf" "inst2" { Schematic "E:/quartus_prime/week3/work2/adder.bdf" { { 96 400 496 352 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695810277354 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst1 half_adder " "Node instance \"inst1\" instantiates undefined entity \"half_adder\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "full_adder.bdf" "inst1" { Schematic "E:/quartus_prime/week3/work2/full_adder.bdf" { { 312 952 1048 408 "inst1" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1695810277356 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst half_adder " "Node instance \"inst\" instantiates undefined entity \"half_adder\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "full_adder.bdf" "inst" { Schematic "E:/quartus_prime/week3/work2/full_adder.bdf" { { 296 760 856 392 "inst" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1695810277356 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst1 half_adder " "Node instance \"inst1\" instantiates undefined entity \"half_adder\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "full_adder.bdf" "inst1" { Schematic "E:/quartus_prime/week3/work2/full_adder.bdf" { { 312 952 1048 408 "inst1" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1695810277356 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst half_adder " "Node instance \"inst\" instantiates undefined entity \"half_adder\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "full_adder.bdf" "inst" { Schematic "E:/quartus_prime/week3/work2/full_adder.bdf" { { 296 760 856 392 "inst" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1695810277356 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst1 half_adder " "Node instance \"inst1\" instantiates undefined entity \"half_adder\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "full_adder.bdf" "inst1" { Schematic "E:/quartus_prime/week3/work2/full_adder.bdf" { { 312 952 1048 408 "inst1" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1695810277357 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst half_adder " "Node instance \"inst\" instantiates undefined entity \"half_adder\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "full_adder.bdf" "inst" { Schematic "E:/quartus_prime/week3/work2/full_adder.bdf" { { 296 760 856 392 "inst" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1695810277357 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst1 half_adder " "Node instance \"inst1\" instantiates undefined entity \"half_adder\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "full_adder.bdf" "inst1" { Schematic "E:/quartus_prime/week3/work2/full_adder.bdf" { { 312 952 1048 408 "inst1" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1695810277357 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst half_adder " "Node instance \"inst\" instantiates undefined entity \"half_adder\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "full_adder.bdf" "inst" { Schematic "E:/quartus_prime/week3/work2/full_adder.bdf" { { 296 760 856 392 "inst" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1695810277357 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 8 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4766 " "Peak virtual memory: 4766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695810277412 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Sep 27 19:24:37 2023 " "Processing ended: Wed Sep 27 19:24:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695810277412 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695810277412 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695810277412 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695810277412 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Flow 10 s 1  " "Quartus Prime Flow was unsuccessful. 10 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695810278021 ""}
