#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x14be0a500 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x14be0a670 .scope module, "addiu_tb" "addiu_tb" 3 1;
 .timescale 0 0;
v0x14be275e0_0 .net "active", 0 0, L_0x14be30960;  1 drivers
v0x14be27690_0 .var "clk", 0 0;
v0x14be277a0_0 .var "clk_enable", 0 0;
v0x14be27830_0 .net "data_address", 31 0, v0x14be253c0_0;  1 drivers
v0x14be278c0_0 .net "data_read", 0 0, L_0x14be300c0;  1 drivers
v0x14be27950_0 .var "data_readdata", 31 0;
v0x14be279e0_0 .net "data_write", 0 0, L_0x14be2fa30;  1 drivers
v0x14be27a70_0 .net "data_writedata", 31 0, v0x14be1e060_0;  1 drivers
v0x14be27b40_0 .net "instr_address", 31 0, L_0x14be30a90;  1 drivers
v0x14be27c50_0 .var "instr_readdata", 31 0;
v0x14be27ce0_0 .net "register_v0", 31 0, L_0x14be2e300;  1 drivers
v0x14be27db0_0 .var "reset", 0 0;
S_0x14be0aeb0 .scope begin, "$unm_blk_3" "$unm_blk_3" 3 36, 3 36 0, S_0x14be0a670;
 .timescale 0 0;
v0x14be0b070_0 .var "imm", 15 0;
v0x14be1b0d0_0 .var "imm_instr", 31 0;
v0x14be1b170_0 .var "opcode", 5 0;
v0x14be1b220_0 .var "rs", 4 0;
v0x14be1b2d0_0 .var "rt", 4 0;
E_0x14be093f0 .event posedge, v0x14be1e3d0_0;
S_0x14be1b3c0 .scope module, "dut" "mips_cpu_harvard" 3 113, 4 1 0, S_0x14be0a670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x14be29450 .functor OR 1, L_0x14be29100, L_0x14be29310, C4<0>, C4<0>;
L_0x14be29540 .functor BUFZ 1, L_0x14be28bf0, C4<0>, C4<0>, C4<0>;
L_0x14be298d0 .functor BUFZ 1, L_0x14be28d10, C4<0>, C4<0>, C4<0>;
L_0x14be29a20 .functor AND 1, L_0x14be28bf0, L_0x14be29b70, C4<1>, C4<1>;
L_0x14be29d10 .functor OR 1, L_0x14be29a20, L_0x14be29a90, C4<0>, C4<0>;
L_0x14be29e50 .functor OR 1, L_0x14be29d10, L_0x14be297f0, C4<0>, C4<0>;
L_0x14be29f40 .functor OR 1, L_0x14be29e50, L_0x14be2b1e0, C4<0>, C4<0>;
L_0x14be2a030 .functor OR 1, L_0x14be29f40, L_0x14be2acc0, C4<0>, C4<0>;
L_0x14be2ab80 .functor AND 1, L_0x14be2a690, L_0x14be2a7b0, C4<1>, C4<1>;
L_0x14be2acc0 .functor OR 1, L_0x14be2a430, L_0x14be2ab80, C4<0>, C4<0>;
L_0x14be2b1e0 .functor AND 1, L_0x14be2a960, L_0x14be2ae50, C4<1>, C4<1>;
L_0x14be2b760 .functor OR 1, L_0x14be2b080, L_0x14be2b410, C4<0>, C4<0>;
L_0x14be289a0 .functor OR 1, L_0x14be2baf0, L_0x14be2bda0, C4<0>, C4<0>;
L_0x14be2c180 .functor AND 1, L_0x14be296f0, L_0x14be289a0, C4<1>, C4<1>;
L_0x14be2c310 .functor OR 1, L_0x14be2bf60, L_0x14be2c450, C4<0>, C4<0>;
L_0x14be2c110 .functor OR 1, L_0x14be2c310, L_0x14be2c700, C4<0>, C4<0>;
L_0x14be2c860 .functor AND 1, L_0x14be28bf0, L_0x14be2c110, C4<1>, C4<1>;
L_0x14be2c530 .functor AND 1, L_0x14be28bf0, L_0x14be2ca20, C4<1>, C4<1>;
L_0x14be2aaa0 .functor AND 1, L_0x14be28bf0, L_0x14be2c5a0, C4<1>, C4<1>;
L_0x14be2d470 .functor AND 1, v0x14be252a0_0, v0x14be272e0_0, C4<1>, C4<1>;
L_0x14be2d4e0 .functor AND 1, L_0x14be2d470, L_0x14be2a030, C4<1>, C4<1>;
L_0x14be2d6c0 .functor OR 1, L_0x14be2acc0, L_0x14be2b1e0, C4<0>, C4<0>;
L_0x14be2e370 .functor BUFZ 32, L_0x14be2dfa0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14be2e520 .functor BUFZ 32, L_0x14be2e250, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14be2f380 .functor AND 1, v0x14be277a0_0, L_0x14be2c860, C4<1>, C4<1>;
L_0x14be2f4c0 .functor AND 1, L_0x14be2f380, v0x14be252a0_0, C4<1>, C4<1>;
L_0x14be2dd00 .functor AND 1, L_0x14be2f4c0, L_0x14be2f5d0, C4<1>, C4<1>;
L_0x14be2f9c0 .functor AND 1, v0x14be252a0_0, v0x14be272e0_0, C4<1>, C4<1>;
L_0x14be2fa30 .functor AND 1, L_0x14be2f9c0, L_0x14be2a1c0, C4<1>, C4<1>;
L_0x14be2f710 .functor OR 1, L_0x14be2f8e0, L_0x14be2fc10, C4<0>, C4<0>;
L_0x14be2ff50 .functor AND 1, L_0x14be2f710, L_0x14be2f800, C4<1>, C4<1>;
L_0x14be300c0 .functor OR 1, L_0x14be297f0, L_0x14be2ff50, C4<0>, C4<0>;
L_0x14be30960 .functor BUFZ 1, v0x14be252a0_0, C4<0>, C4<0>, C4<0>;
L_0x14be30a90 .functor BUFZ 32, v0x14be25330_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14be20410_0 .net *"_ivl_102", 31 0, L_0x14be2adb0;  1 drivers
L_0x1500884d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14be204a0_0 .net *"_ivl_105", 25 0, L_0x1500884d8;  1 drivers
L_0x150088520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14be20530_0 .net/2u *"_ivl_106", 31 0, L_0x150088520;  1 drivers
v0x14be205c0_0 .net *"_ivl_108", 0 0, L_0x14be2a960;  1 drivers
v0x14be20650_0 .net *"_ivl_111", 5 0, L_0x14be2afe0;  1 drivers
L_0x150088568 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x14be206f0_0 .net/2u *"_ivl_112", 5 0, L_0x150088568;  1 drivers
v0x14be207a0_0 .net *"_ivl_114", 0 0, L_0x14be2ae50;  1 drivers
v0x14be20840_0 .net *"_ivl_118", 31 0, L_0x14be2b370;  1 drivers
L_0x1500880a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x14be208f0_0 .net/2u *"_ivl_12", 5 0, L_0x1500880a0;  1 drivers
L_0x1500885b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14be20a00_0 .net *"_ivl_121", 25 0, L_0x1500885b0;  1 drivers
L_0x1500885f8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x14be20ab0_0 .net/2u *"_ivl_122", 31 0, L_0x1500885f8;  1 drivers
v0x14be20b60_0 .net *"_ivl_124", 0 0, L_0x14be2b080;  1 drivers
v0x14be20c00_0 .net *"_ivl_126", 31 0, L_0x14be2b540;  1 drivers
L_0x150088640 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14be20cb0_0 .net *"_ivl_129", 25 0, L_0x150088640;  1 drivers
L_0x150088688 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x14be20d60_0 .net/2u *"_ivl_130", 31 0, L_0x150088688;  1 drivers
v0x14be20e10_0 .net *"_ivl_132", 0 0, L_0x14be2b410;  1 drivers
v0x14be20eb0_0 .net *"_ivl_136", 31 0, L_0x14be2b850;  1 drivers
L_0x1500886d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14be21040_0 .net *"_ivl_139", 25 0, L_0x1500886d0;  1 drivers
L_0x150088718 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14be210d0_0 .net/2u *"_ivl_140", 31 0, L_0x150088718;  1 drivers
v0x14be21180_0 .net *"_ivl_142", 0 0, L_0x14be296f0;  1 drivers
v0x14be21220_0 .net *"_ivl_145", 5 0, L_0x14be2bc00;  1 drivers
L_0x150088760 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x14be212d0_0 .net/2u *"_ivl_146", 5 0, L_0x150088760;  1 drivers
v0x14be21380_0 .net *"_ivl_148", 0 0, L_0x14be2baf0;  1 drivers
v0x14be21420_0 .net *"_ivl_151", 5 0, L_0x14be2bec0;  1 drivers
L_0x1500887a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x14be214d0_0 .net/2u *"_ivl_152", 5 0, L_0x1500887a8;  1 drivers
v0x14be21580_0 .net *"_ivl_154", 0 0, L_0x14be2bda0;  1 drivers
v0x14be21620_0 .net *"_ivl_157", 0 0, L_0x14be289a0;  1 drivers
L_0x1500880e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x14be216c0_0 .net/2u *"_ivl_16", 5 0, L_0x1500880e8;  1 drivers
v0x14be21770_0 .net *"_ivl_161", 1 0, L_0x14be2c230;  1 drivers
L_0x1500887f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x14be21820_0 .net/2u *"_ivl_162", 1 0, L_0x1500887f0;  1 drivers
v0x14be218d0_0 .net *"_ivl_164", 0 0, L_0x14be2bf60;  1 drivers
L_0x150088838 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x14be21970_0 .net/2u *"_ivl_166", 5 0, L_0x150088838;  1 drivers
v0x14be21a20_0 .net *"_ivl_168", 0 0, L_0x14be2c450;  1 drivers
v0x14be20f50_0 .net *"_ivl_171", 0 0, L_0x14be2c310;  1 drivers
L_0x150088880 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x14be21cb0_0 .net/2u *"_ivl_172", 5 0, L_0x150088880;  1 drivers
v0x14be21d40_0 .net *"_ivl_174", 0 0, L_0x14be2c700;  1 drivers
v0x14be21dd0_0 .net *"_ivl_177", 0 0, L_0x14be2c110;  1 drivers
L_0x1500888c8 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x14be21e60_0 .net/2u *"_ivl_180", 5 0, L_0x1500888c8;  1 drivers
v0x14be21f00_0 .net *"_ivl_182", 0 0, L_0x14be2ca20;  1 drivers
L_0x150088910 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x14be21fa0_0 .net/2u *"_ivl_186", 5 0, L_0x150088910;  1 drivers
v0x14be22050_0 .net *"_ivl_188", 0 0, L_0x14be2c5a0;  1 drivers
L_0x150088958 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x14be220f0_0 .net/2u *"_ivl_196", 4 0, L_0x150088958;  1 drivers
v0x14be221a0_0 .net *"_ivl_199", 4 0, L_0x14be2cb60;  1 drivers
v0x14be22250_0 .net *"_ivl_20", 31 0, L_0x14be28f60;  1 drivers
v0x14be22300_0 .net *"_ivl_201", 4 0, L_0x14be2d120;  1 drivers
v0x14be223b0_0 .net *"_ivl_202", 4 0, L_0x14be2d1c0;  1 drivers
v0x14be22460_0 .net *"_ivl_207", 0 0, L_0x14be2d470;  1 drivers
v0x14be22500_0 .net *"_ivl_211", 0 0, L_0x14be2d6c0;  1 drivers
L_0x1500889a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x14be225a0_0 .net/2u *"_ivl_212", 31 0, L_0x1500889a0;  1 drivers
v0x14be22650_0 .net *"_ivl_214", 31 0, L_0x14be2d730;  1 drivers
v0x14be22700_0 .net *"_ivl_216", 31 0, L_0x14be2d260;  1 drivers
v0x14be227b0_0 .net *"_ivl_218", 31 0, L_0x14be2d9d0;  1 drivers
v0x14be22860_0 .net *"_ivl_220", 31 0, L_0x14be2d890;  1 drivers
v0x14be22910_0 .net *"_ivl_229", 0 0, L_0x14be2f380;  1 drivers
L_0x150088130 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14be229b0_0 .net *"_ivl_23", 25 0, L_0x150088130;  1 drivers
v0x14be22a60_0 .net *"_ivl_231", 0 0, L_0x14be2f4c0;  1 drivers
v0x14be22b00_0 .net *"_ivl_232", 31 0, L_0x14be2f530;  1 drivers
L_0x150088ac0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14be22bb0_0 .net *"_ivl_235", 30 0, L_0x150088ac0;  1 drivers
L_0x150088b08 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x14be22c60_0 .net/2u *"_ivl_236", 31 0, L_0x150088b08;  1 drivers
v0x14be22d10_0 .net *"_ivl_238", 0 0, L_0x14be2f5d0;  1 drivers
L_0x150088178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x14be22db0_0 .net/2u *"_ivl_24", 31 0, L_0x150088178;  1 drivers
v0x14be22e60_0 .net *"_ivl_243", 0 0, L_0x14be2f9c0;  1 drivers
L_0x150088b50 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0x14be22f00_0 .net/2u *"_ivl_246", 5 0, L_0x150088b50;  1 drivers
L_0x150088b98 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x14be22fb0_0 .net/2u *"_ivl_250", 5 0, L_0x150088b98;  1 drivers
v0x14be23060_0 .net *"_ivl_257", 0 0, L_0x14be2f800;  1 drivers
v0x14be21ac0_0 .net *"_ivl_259", 0 0, L_0x14be2ff50;  1 drivers
v0x14be21b60_0 .net *"_ivl_26", 0 0, L_0x14be29100;  1 drivers
L_0x150088be0 .functor BUFT 1, C4<100110>, C4<0>, C4<0>, C4<0>;
v0x14be21c00_0 .net/2u *"_ivl_262", 5 0, L_0x150088be0;  1 drivers
L_0x150088c28 .functor BUFT 1, C4<100010>, C4<0>, C4<0>, C4<0>;
v0x14be230f0_0 .net/2u *"_ivl_266", 5 0, L_0x150088c28;  1 drivers
v0x14be231a0_0 .net *"_ivl_271", 15 0, L_0x14be30600;  1 drivers
v0x14be23250_0 .net *"_ivl_272", 17 0, L_0x14be301b0;  1 drivers
L_0x150088cb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14be23300_0 .net *"_ivl_275", 1 0, L_0x150088cb8;  1 drivers
v0x14be233b0_0 .net *"_ivl_278", 15 0, L_0x14be308c0;  1 drivers
v0x14be23460_0 .net *"_ivl_28", 31 0, L_0x14be29220;  1 drivers
L_0x150088d00 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14be23510_0 .net *"_ivl_280", 1 0, L_0x150088d00;  1 drivers
v0x14be235c0_0 .net *"_ivl_283", 0 0, L_0x14be307e0;  1 drivers
L_0x150088d48 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x14be23670_0 .net/2u *"_ivl_284", 13 0, L_0x150088d48;  1 drivers
L_0x150088d90 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x14be23720_0 .net/2u *"_ivl_286", 13 0, L_0x150088d90;  1 drivers
v0x14be237d0_0 .net *"_ivl_288", 13 0, L_0x14be30b80;  1 drivers
L_0x1500881c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14be23880_0 .net *"_ivl_31", 25 0, L_0x1500881c0;  1 drivers
L_0x150088208 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x14be23930_0 .net/2u *"_ivl_32", 31 0, L_0x150088208;  1 drivers
v0x14be239e0_0 .net *"_ivl_34", 0 0, L_0x14be29310;  1 drivers
v0x14be23a80_0 .net *"_ivl_4", 31 0, L_0x14be28ac0;  1 drivers
v0x14be23b30_0 .net *"_ivl_41", 2 0, L_0x14be295f0;  1 drivers
L_0x150088250 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x14be23be0_0 .net/2u *"_ivl_42", 2 0, L_0x150088250;  1 drivers
v0x14be23c90_0 .net *"_ivl_49", 2 0, L_0x14be29980;  1 drivers
L_0x150088298 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x14be23d40_0 .net/2u *"_ivl_50", 2 0, L_0x150088298;  1 drivers
v0x14be23df0_0 .net *"_ivl_55", 0 0, L_0x14be29b70;  1 drivers
v0x14be23e90_0 .net *"_ivl_57", 0 0, L_0x14be29a20;  1 drivers
v0x14be23f30_0 .net *"_ivl_59", 0 0, L_0x14be29d10;  1 drivers
v0x14be23fd0_0 .net *"_ivl_61", 0 0, L_0x14be29e50;  1 drivers
v0x14be24070_0 .net *"_ivl_63", 0 0, L_0x14be29f40;  1 drivers
v0x14be24110_0 .net *"_ivl_67", 2 0, L_0x14be2a100;  1 drivers
L_0x1500882e0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x14be241c0_0 .net/2u *"_ivl_68", 2 0, L_0x1500882e0;  1 drivers
L_0x150088010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14be24270_0 .net *"_ivl_7", 25 0, L_0x150088010;  1 drivers
v0x14be24320_0 .net *"_ivl_72", 31 0, L_0x14be2a390;  1 drivers
L_0x150088328 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14be243d0_0 .net *"_ivl_75", 25 0, L_0x150088328;  1 drivers
L_0x150088370 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x14be24480_0 .net/2u *"_ivl_76", 31 0, L_0x150088370;  1 drivers
v0x14be24530_0 .net *"_ivl_78", 0 0, L_0x14be2a430;  1 drivers
L_0x150088058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14be245d0_0 .net/2u *"_ivl_8", 31 0, L_0x150088058;  1 drivers
v0x14be24680_0 .net *"_ivl_80", 31 0, L_0x14be2a5f0;  1 drivers
L_0x1500883b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14be24730_0 .net *"_ivl_83", 25 0, L_0x1500883b8;  1 drivers
L_0x150088400 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x14be247e0_0 .net/2u *"_ivl_84", 31 0, L_0x150088400;  1 drivers
v0x14be24890_0 .net *"_ivl_86", 0 0, L_0x14be2a690;  1 drivers
v0x14be24930_0 .net *"_ivl_89", 0 0, L_0x14be2a550;  1 drivers
v0x14be249e0_0 .net *"_ivl_90", 31 0, L_0x14be2a860;  1 drivers
L_0x150088448 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14be24a90_0 .net *"_ivl_93", 30 0, L_0x150088448;  1 drivers
L_0x150088490 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x14be24b40_0 .net/2u *"_ivl_94", 31 0, L_0x150088490;  1 drivers
v0x14be24bf0_0 .net *"_ivl_96", 0 0, L_0x14be2a7b0;  1 drivers
v0x14be24c90_0 .net *"_ivl_99", 0 0, L_0x14be2ab80;  1 drivers
v0x14be24d30_0 .net "active", 0 0, L_0x14be30960;  alias, 1 drivers
v0x14be24dd0_0 .net "alu_op1", 31 0, L_0x14be2e370;  1 drivers
v0x14be24e70_0 .net "alu_op2", 31 0, L_0x14be2e520;  1 drivers
v0x14be24f10_0 .net "alui_instr", 0 0, L_0x14be29a90;  1 drivers
v0x14be24fb0_0 .net "b_flag", 0 0, v0x14be1c040_0;  1 drivers
v0x14be25060_0 .net "b_imm", 17 0, L_0x14be306c0;  1 drivers
v0x14be250f0_0 .net "b_offset", 31 0, L_0x14be30d00;  1 drivers
v0x14be25180_0 .net "clk", 0 0, v0x14be27690_0;  1 drivers
v0x14be25210_0 .net "clk_enable", 0 0, v0x14be277a0_0;  1 drivers
v0x14be252a0_0 .var "cpu_active", 0 0;
v0x14be25330_0 .var "curr_addr", 31 0;
v0x14be253c0_0 .var "data_address", 31 0;
v0x14be25460_0 .net "data_read", 0 0, L_0x14be300c0;  alias, 1 drivers
v0x14be25500_0 .net "data_readdata", 31 0, v0x14be27950_0;  1 drivers
v0x14be255e0_0 .net "data_write", 0 0, L_0x14be2fa30;  alias, 1 drivers
v0x14be25680_0 .net "data_writedata", 31 0, v0x14be1e060_0;  alias, 1 drivers
v0x14be25720_0 .var "delay_slot", 31 0;
v0x14be257c0_0 .net "effective_addr", 31 0, v0x14be1c400_0;  1 drivers
v0x14be25860_0 .net "funct_code", 5 0, L_0x14be28a20;  1 drivers
v0x14be25910_0 .net "hi_out", 31 0, v0x14be1e460_0;  1 drivers
v0x14be259d0_0 .net "hl_reg_enable", 0 0, L_0x14be2dd00;  1 drivers
v0x14be25aa0_0 .net "instr_address", 31 0, L_0x14be30a90;  alias, 1 drivers
v0x14be25b40_0 .net "instr_opcode", 5 0, L_0x14be288c0;  1 drivers
v0x14be25be0_0 .net "instr_readdata", 31 0, v0x14be27c50_0;  1 drivers
v0x14be25cb0_0 .net "j_imm", 0 0, L_0x14be2b760;  1 drivers
v0x14be25d50_0 .net "j_reg", 0 0, L_0x14be2c180;  1 drivers
v0x14be25df0_0 .net "link_const", 0 0, L_0x14be2acc0;  1 drivers
v0x14be25e90_0 .net "link_reg", 0 0, L_0x14be2b1e0;  1 drivers
v0x14be25f30_0 .net "lo_out", 31 0, v0x14be1eb70_0;  1 drivers
v0x14be25fd0_0 .net "load_data", 31 0, v0x14be1d4b0_0;  1 drivers
v0x14be26080_0 .net "load_instr", 0 0, L_0x14be297f0;  1 drivers
v0x14be26110_0 .net "lw", 0 0, L_0x14be28d10;  1 drivers
v0x14be261b0_0 .net "lwl", 0 0, L_0x14be2fb60;  1 drivers
v0x14be26250_0 .net "lwr", 0 0, L_0x14be2fcf0;  1 drivers
v0x14be262f0_0 .net "mem_to_reg", 0 0, L_0x14be298d0;  1 drivers
v0x14be26390_0 .net "mfhi", 0 0, L_0x14be2c530;  1 drivers
v0x14be26430_0 .net "mflo", 0 0, L_0x14be2aaa0;  1 drivers
v0x14be264d0_0 .net "movefrom", 0 0, L_0x14be29450;  1 drivers
v0x14be26570_0 .net "muldiv", 0 0, L_0x14be2c860;  1 drivers
v0x14be26610_0 .var "next_delay_slot", 31 0;
v0x14be266c0_0 .net "partial_store", 0 0, L_0x14be2f710;  1 drivers
v0x14be26760_0 .net "r_format", 0 0, L_0x14be28bf0;  1 drivers
v0x14be26800_0 .net "reg_a_read_data", 31 0, L_0x14be2dfa0;  1 drivers
v0x14be268c0_0 .net "reg_a_read_index", 4 0, L_0x14be2cec0;  1 drivers
v0x14be26970_0 .net "reg_b_read_data", 31 0, L_0x14be2e250;  1 drivers
v0x14be26a40_0 .net "reg_b_read_index", 4 0, L_0x14be2cac0;  1 drivers
v0x14be26ae0_0 .net "reg_dst", 0 0, L_0x14be29540;  1 drivers
v0x14be26b70_0 .net "reg_write", 0 0, L_0x14be2a030;  1 drivers
v0x14be26c10_0 .net "reg_write_data", 31 0, L_0x14be2dc60;  1 drivers
v0x14be26cd0_0 .net "reg_write_enable", 0 0, L_0x14be2d4e0;  1 drivers
v0x14be26d80_0 .net "reg_write_index", 4 0, L_0x14be2d020;  1 drivers
v0x14be26e30_0 .net "register_v0", 31 0, L_0x14be2e300;  alias, 1 drivers
v0x14be26ee0_0 .net "reset", 0 0, v0x14be27db0_0;  1 drivers
v0x14be26f70_0 .net "result", 31 0, v0x14be1c850_0;  1 drivers
v0x14be27020_0 .net "result_hi", 31 0, v0x14be1c1f0_0;  1 drivers
v0x14be270f0_0 .net "result_lo", 31 0, v0x14be1c350_0;  1 drivers
v0x14be271c0_0 .net "sb", 0 0, L_0x14be2f8e0;  1 drivers
v0x14be27250_0 .net "sh", 0 0, L_0x14be2fc10;  1 drivers
v0x14be272e0_0 .var "state", 0 0;
v0x14be27380_0 .net "store_instr", 0 0, L_0x14be2a1c0;  1 drivers
v0x14be27420_0 .net "sw", 0 0, L_0x14be28e80;  1 drivers
E_0x14be1b710/0 .event edge, v0x14be1c040_0, v0x14be25720_0, v0x14be250f0_0, v0x14be25cb0_0;
E_0x14be1b710/1 .event edge, v0x14be1c2a0_0, v0x14be25d50_0, v0x14be1f830_0, v0x14be25330_0;
E_0x14be1b710 .event/or E_0x14be1b710/0, E_0x14be1b710/1;
E_0x14be1b780 .event edge, v0x14be261b0_0, v0x14be26250_0, v0x14be1dd60_0, v0x14be1c400_0;
L_0x14be288c0 .part v0x14be27c50_0, 26, 6;
L_0x14be28a20 .part v0x14be27c50_0, 0, 6;
L_0x14be28ac0 .concat [ 6 26 0 0], L_0x14be288c0, L_0x150088010;
L_0x14be28bf0 .cmp/eq 32, L_0x14be28ac0, L_0x150088058;
L_0x14be28d10 .cmp/eq 6, L_0x14be288c0, L_0x1500880a0;
L_0x14be28e80 .cmp/eq 6, L_0x14be288c0, L_0x1500880e8;
L_0x14be28f60 .concat [ 6 26 0 0], L_0x14be288c0, L_0x150088130;
L_0x14be29100 .cmp/eq 32, L_0x14be28f60, L_0x150088178;
L_0x14be29220 .concat [ 6 26 0 0], L_0x14be288c0, L_0x1500881c0;
L_0x14be29310 .cmp/eq 32, L_0x14be29220, L_0x150088208;
L_0x14be295f0 .part L_0x14be288c0, 3, 3;
L_0x14be297f0 .cmp/eq 3, L_0x14be295f0, L_0x150088250;
L_0x14be29980 .part L_0x14be288c0, 3, 3;
L_0x14be29a90 .cmp/eq 3, L_0x14be29980, L_0x150088298;
L_0x14be29b70 .reduce/nor L_0x14be2c860;
L_0x14be2a100 .part L_0x14be288c0, 3, 3;
L_0x14be2a1c0 .cmp/eq 3, L_0x14be2a100, L_0x1500882e0;
L_0x14be2a390 .concat [ 6 26 0 0], L_0x14be288c0, L_0x150088328;
L_0x14be2a430 .cmp/eq 32, L_0x14be2a390, L_0x150088370;
L_0x14be2a5f0 .concat [ 6 26 0 0], L_0x14be288c0, L_0x1500883b8;
L_0x14be2a690 .cmp/eq 32, L_0x14be2a5f0, L_0x150088400;
L_0x14be2a550 .part v0x14be27c50_0, 20, 1;
L_0x14be2a860 .concat [ 1 31 0 0], L_0x14be2a550, L_0x150088448;
L_0x14be2a7b0 .cmp/eq 32, L_0x14be2a860, L_0x150088490;
L_0x14be2adb0 .concat [ 6 26 0 0], L_0x14be288c0, L_0x1500884d8;
L_0x14be2a960 .cmp/eq 32, L_0x14be2adb0, L_0x150088520;
L_0x14be2afe0 .part v0x14be27c50_0, 0, 6;
L_0x14be2ae50 .cmp/eq 6, L_0x14be2afe0, L_0x150088568;
L_0x14be2b370 .concat [ 6 26 0 0], L_0x14be288c0, L_0x1500885b0;
L_0x14be2b080 .cmp/eq 32, L_0x14be2b370, L_0x1500885f8;
L_0x14be2b540 .concat [ 6 26 0 0], L_0x14be288c0, L_0x150088640;
L_0x14be2b410 .cmp/eq 32, L_0x14be2b540, L_0x150088688;
L_0x14be2b850 .concat [ 6 26 0 0], L_0x14be288c0, L_0x1500886d0;
L_0x14be296f0 .cmp/eq 32, L_0x14be2b850, L_0x150088718;
L_0x14be2bc00 .part v0x14be27c50_0, 0, 6;
L_0x14be2baf0 .cmp/eq 6, L_0x14be2bc00, L_0x150088760;
L_0x14be2bec0 .part v0x14be27c50_0, 0, 6;
L_0x14be2bda0 .cmp/eq 6, L_0x14be2bec0, L_0x1500887a8;
L_0x14be2c230 .part L_0x14be28a20, 3, 2;
L_0x14be2bf60 .cmp/eq 2, L_0x14be2c230, L_0x1500887f0;
L_0x14be2c450 .cmp/eq 6, L_0x14be28a20, L_0x150088838;
L_0x14be2c700 .cmp/eq 6, L_0x14be28a20, L_0x150088880;
L_0x14be2ca20 .cmp/eq 6, L_0x14be28a20, L_0x1500888c8;
L_0x14be2c5a0 .cmp/eq 6, L_0x14be28a20, L_0x150088910;
L_0x14be2cec0 .part v0x14be27c50_0, 21, 5;
L_0x14be2cac0 .part v0x14be27c50_0, 16, 5;
L_0x14be2cb60 .part v0x14be27c50_0, 11, 5;
L_0x14be2d120 .part v0x14be27c50_0, 16, 5;
L_0x14be2d1c0 .functor MUXZ 5, L_0x14be2d120, L_0x14be2cb60, L_0x14be29540, C4<>;
L_0x14be2d020 .functor MUXZ 5, L_0x14be2d1c0, L_0x150088958, L_0x14be2acc0, C4<>;
L_0x14be2d730 .arith/sum 32, v0x14be25720_0, L_0x1500889a0;
L_0x14be2d260 .functor MUXZ 32, v0x14be1c850_0, v0x14be1d4b0_0, L_0x14be298d0, C4<>;
L_0x14be2d9d0 .functor MUXZ 32, L_0x14be2d260, v0x14be1eb70_0, L_0x14be2aaa0, C4<>;
L_0x14be2d890 .functor MUXZ 32, L_0x14be2d9d0, v0x14be1e460_0, L_0x14be2c530, C4<>;
L_0x14be2dc60 .functor MUXZ 32, L_0x14be2d890, L_0x14be2d730, L_0x14be2d6c0, C4<>;
L_0x14be2f530 .concat [ 1 31 0 0], v0x14be272e0_0, L_0x150088ac0;
L_0x14be2f5d0 .cmp/eq 32, L_0x14be2f530, L_0x150088b08;
L_0x14be2f8e0 .cmp/eq 6, L_0x14be288c0, L_0x150088b50;
L_0x14be2fc10 .cmp/eq 6, L_0x14be288c0, L_0x150088b98;
L_0x14be2f800 .reduce/nor v0x14be272e0_0;
L_0x14be2fb60 .cmp/eq 6, L_0x14be288c0, L_0x150088be0;
L_0x14be2fcf0 .cmp/eq 6, L_0x14be288c0, L_0x150088c28;
L_0x14be30600 .part v0x14be27c50_0, 0, 16;
L_0x14be301b0 .concat [ 16 2 0 0], L_0x14be30600, L_0x150088cb8;
L_0x14be308c0 .part L_0x14be301b0, 0, 16;
L_0x14be306c0 .concat [ 2 16 0 0], L_0x150088d00, L_0x14be308c0;
L_0x14be307e0 .part L_0x14be306c0, 17, 1;
L_0x14be30b80 .functor MUXZ 14, L_0x150088d90, L_0x150088d48, L_0x14be307e0, C4<>;
L_0x14be30d00 .concat [ 18 14 0 0], L_0x14be306c0, L_0x14be30b80;
S_0x14be1b7b0 .scope module, "cpu_alu" "alu" 4 138, 5 1 0, S_0x14be1b3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x14be1bb10_0 .net *"_ivl_10", 15 0, L_0x14be2ee00;  1 drivers
L_0x150088a78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14be1bbd0_0 .net/2u *"_ivl_14", 15 0, L_0x150088a78;  1 drivers
v0x14be1bc80_0 .net *"_ivl_17", 15 0, L_0x14be2ef40;  1 drivers
v0x14be1bd40_0 .net *"_ivl_5", 0 0, L_0x14be2e750;  1 drivers
v0x14be1bdf0_0 .net *"_ivl_6", 15 0, L_0x14be2bca0;  1 drivers
v0x14be1bee0_0 .net *"_ivl_9", 15 0, L_0x14be2eb00;  1 drivers
v0x14be1bf90_0 .net "addr_rt", 4 0, L_0x14be2f120;  1 drivers
v0x14be1c040_0 .var "b_flag", 0 0;
v0x14be1c0e0_0 .net "funct", 5 0, L_0x14be2e6b0;  1 drivers
v0x14be1c1f0_0 .var "hi", 31 0;
v0x14be1c2a0_0 .net "instructionword", 31 0, v0x14be27c50_0;  alias, 1 drivers
v0x14be1c350_0 .var "lo", 31 0;
v0x14be1c400_0 .var "memaddroffset", 31 0;
v0x14be1c4b0_0 .var "multresult", 63 0;
v0x14be1c560_0 .net "op1", 31 0, L_0x14be2e370;  alias, 1 drivers
v0x14be1c610_0 .net "op2", 31 0, L_0x14be2e520;  alias, 1 drivers
v0x14be1c6c0_0 .net "opcode", 5 0, L_0x14be2e610;  1 drivers
v0x14be1c850_0 .var "result", 31 0;
v0x14be1c8e0_0 .net "shamt", 4 0, L_0x14be2f080;  1 drivers
v0x14be1c990_0 .net/s "sign_op1", 31 0, L_0x14be2e370;  alias, 1 drivers
v0x14be1ca50_0 .net/s "sign_op2", 31 0, L_0x14be2e520;  alias, 1 drivers
v0x14be1cae0_0 .net "simmediatedata", 31 0, L_0x14be2eea0;  1 drivers
v0x14be1cb70_0 .net "simmediatedatas", 31 0, L_0x14be2eea0;  alias, 1 drivers
v0x14be1cc00_0 .net "uimmediatedata", 31 0, L_0x14be2efe0;  1 drivers
v0x14be1cc90_0 .net "unsign_op1", 31 0, L_0x14be2e370;  alias, 1 drivers
v0x14be1cd60_0 .net "unsign_op2", 31 0, L_0x14be2e520;  alias, 1 drivers
v0x14be1ce40_0 .var "unsigned_result", 31 0;
E_0x14be1ba80/0 .event edge, v0x14be1c6c0_0, v0x14be1c0e0_0, v0x14be1c610_0, v0x14be1c8e0_0;
E_0x14be1ba80/1 .event edge, v0x14be1c560_0, v0x14be1c4b0_0, v0x14be1bf90_0, v0x14be1cae0_0;
E_0x14be1ba80/2 .event edge, v0x14be1cc00_0, v0x14be1ce40_0;
E_0x14be1ba80 .event/or E_0x14be1ba80/0, E_0x14be1ba80/1, E_0x14be1ba80/2;
L_0x14be2e610 .part v0x14be27c50_0, 26, 6;
L_0x14be2e6b0 .part v0x14be27c50_0, 0, 6;
L_0x14be2e750 .part v0x14be27c50_0, 15, 1;
LS_0x14be2bca0_0_0 .concat [ 1 1 1 1], L_0x14be2e750, L_0x14be2e750, L_0x14be2e750, L_0x14be2e750;
LS_0x14be2bca0_0_4 .concat [ 1 1 1 1], L_0x14be2e750, L_0x14be2e750, L_0x14be2e750, L_0x14be2e750;
LS_0x14be2bca0_0_8 .concat [ 1 1 1 1], L_0x14be2e750, L_0x14be2e750, L_0x14be2e750, L_0x14be2e750;
LS_0x14be2bca0_0_12 .concat [ 1 1 1 1], L_0x14be2e750, L_0x14be2e750, L_0x14be2e750, L_0x14be2e750;
L_0x14be2bca0 .concat [ 4 4 4 4], LS_0x14be2bca0_0_0, LS_0x14be2bca0_0_4, LS_0x14be2bca0_0_8, LS_0x14be2bca0_0_12;
L_0x14be2eb00 .part v0x14be27c50_0, 0, 16;
L_0x14be2ee00 .concat [ 16 0 0 0], L_0x14be2eb00;
L_0x14be2eea0 .concat [ 16 16 0 0], L_0x14be2ee00, L_0x14be2bca0;
L_0x14be2ef40 .part v0x14be27c50_0, 0, 16;
L_0x14be2efe0 .concat [ 16 16 0 0], L_0x14be2ef40, L_0x150088a78;
L_0x14be2f080 .part v0x14be27c50_0, 6, 5;
L_0x14be2f120 .part v0x14be27c50_0, 16, 5;
S_0x14be1cf90 .scope module, "cpu_load_block" "load_block" 4 151, 6 1 0, S_0x14be1b3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 32 "instr_word";
    .port_info 2 /INPUT 32 "datafromMem";
    .port_info 3 /OUTPUT 32 "out_transformed";
v0x14be1d1e0_0 .net "address", 31 0, v0x14be1c400_0;  alias, 1 drivers
v0x14be1d2a0_0 .net "datafromMem", 31 0, v0x14be27950_0;  alias, 1 drivers
v0x14be1d340_0 .net "instr_word", 31 0, v0x14be27c50_0;  alias, 1 drivers
v0x14be1d410_0 .net "opcode", 5 0, L_0x14be2f1c0;  1 drivers
v0x14be1d4b0_0 .var "out_transformed", 31 0;
v0x14be1d5a0_0 .net "whichbyte", 1 0, L_0x14be2f260;  1 drivers
E_0x14be1d1b0 .event edge, v0x14be1d410_0, v0x14be1d2a0_0, v0x14be1d5a0_0, v0x14be1c2a0_0;
L_0x14be2f1c0 .part v0x14be27c50_0, 26, 6;
L_0x14be2f260 .part v0x14be1c400_0, 0, 2;
S_0x14be1d690 .scope module, "dut" "store_block" 4 214, 7 1 0, S_0x14be1b3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 32 "regword";
    .port_info 2 /INPUT 32 "dataword";
    .port_info 3 /INPUT 32 "eff_addr";
    .port_info 4 /OUTPUT 32 "storedata";
v0x14be1d960_0 .net *"_ivl_1", 1 0, L_0x14be2fdd0;  1 drivers
L_0x150088c70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14be1da20_0 .net *"_ivl_5", 0 0, L_0x150088c70;  1 drivers
v0x14be1dad0_0 .net "bytenum", 2 0, L_0x14be303a0;  1 drivers
v0x14be1db90_0 .net "dataword", 31 0, v0x14be27950_0;  alias, 1 drivers
v0x14be1dc50_0 .net "eff_addr", 31 0, v0x14be1c400_0;  alias, 1 drivers
v0x14be1dd60_0 .net "opcode", 5 0, L_0x14be288c0;  alias, 1 drivers
v0x14be1ddf0_0 .net "regbyte", 7 0, L_0x14be30480;  1 drivers
v0x14be1dea0_0 .net "reghalfword", 15 0, L_0x14be30540;  1 drivers
v0x14be1df50_0 .net "regword", 31 0, L_0x14be2e250;  alias, 1 drivers
v0x14be1e060_0 .var "storedata", 31 0;
E_0x14be1d900/0 .event edge, v0x14be1dd60_0, v0x14be1df50_0, v0x14be1dad0_0, v0x14be1ddf0_0;
E_0x14be1d900/1 .event edge, v0x14be1d2a0_0, v0x14be1dea0_0;
E_0x14be1d900 .event/or E_0x14be1d900/0, E_0x14be1d900/1;
L_0x14be2fdd0 .part v0x14be1c400_0, 0, 2;
L_0x14be303a0 .concat [ 2 1 0 0], L_0x14be2fdd0, L_0x150088c70;
L_0x14be30480 .part L_0x14be2e250, 0, 8;
L_0x14be30540 .part L_0x14be2e250, 0, 16;
S_0x14be1e190 .scope module, "hi" "hl_reg" 4 174, 8 1 0, S_0x14be1b3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x14be1e3d0_0 .net "clk", 0 0, v0x14be27690_0;  alias, 1 drivers
v0x14be1e460_0 .var "data", 31 0;
v0x14be1e4f0_0 .net "data_in", 31 0, v0x14be1c1f0_0;  alias, 1 drivers
v0x14be1e5c0_0 .net "data_out", 31 0, v0x14be1e460_0;  alias, 1 drivers
v0x14be1e660_0 .net "enable", 0 0, L_0x14be2dd00;  alias, 1 drivers
v0x14be1e740_0 .net "reset", 0 0, v0x14be27db0_0;  alias, 1 drivers
S_0x14be1e860 .scope module, "lo" "hl_reg" 4 166, 8 1 0, S_0x14be1b3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x14be1eae0_0 .net "clk", 0 0, v0x14be27690_0;  alias, 1 drivers
v0x14be1eb70_0 .var "data", 31 0;
v0x14be1ec00_0 .net "data_in", 31 0, v0x14be1c350_0;  alias, 1 drivers
v0x14be1ecd0_0 .net "data_out", 31 0, v0x14be1eb70_0;  alias, 1 drivers
v0x14be1ed70_0 .net "enable", 0 0, L_0x14be2dd00;  alias, 1 drivers
v0x14be1ee40_0 .net "reset", 0 0, v0x14be27db0_0;  alias, 1 drivers
S_0x14be1ef50 .scope module, "register" "regfile" 4 109, 9 1 0, S_0x14be1b3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x14be2dfa0 .functor BUFZ 32, L_0x14be2db30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14be2e250 .functor BUFZ 32, L_0x14be2e090, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14be1fbb0_2 .array/port v0x14be1fbb0, 2;
L_0x14be2e300 .functor BUFZ 32, v0x14be1fbb0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14be1f280_0 .net *"_ivl_0", 31 0, L_0x14be2db30;  1 drivers
v0x14be1f340_0 .net *"_ivl_10", 6 0, L_0x14be2e130;  1 drivers
L_0x150088a30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14be1f3e0_0 .net *"_ivl_13", 1 0, L_0x150088a30;  1 drivers
v0x14be1f480_0 .net *"_ivl_2", 6 0, L_0x14be2dec0;  1 drivers
L_0x1500889e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14be1f530_0 .net *"_ivl_5", 1 0, L_0x1500889e8;  1 drivers
v0x14be1f620_0 .net *"_ivl_8", 31 0, L_0x14be2e090;  1 drivers
v0x14be1f6d0_0 .net "r_clk", 0 0, v0x14be27690_0;  alias, 1 drivers
v0x14be1f7a0_0 .net "r_clk_enable", 0 0, v0x14be277a0_0;  alias, 1 drivers
v0x14be1f830_0 .net "read_data1", 31 0, L_0x14be2dfa0;  alias, 1 drivers
v0x14be1f940_0 .net "read_data2", 31 0, L_0x14be2e250;  alias, 1 drivers
v0x14be1f9f0_0 .net "read_reg1", 4 0, L_0x14be2cec0;  alias, 1 drivers
v0x14be1fa80_0 .net "read_reg2", 4 0, L_0x14be2cac0;  alias, 1 drivers
v0x14be1fb10_0 .net "register_v0", 31 0, L_0x14be2e300;  alias, 1 drivers
v0x14be1fbb0 .array "registers", 0 31, 31 0;
v0x14be1ff50_0 .net "reset", 0 0, v0x14be27db0_0;  alias, 1 drivers
v0x14be20020_0 .net "write_control", 0 0, L_0x14be2d4e0;  alias, 1 drivers
v0x14be200c0_0 .net "write_data", 31 0, L_0x14be2dc60;  alias, 1 drivers
v0x14be20250_0 .net "write_reg", 4 0, L_0x14be2d020;  alias, 1 drivers
L_0x14be2db30 .array/port v0x14be1fbb0, L_0x14be2dec0;
L_0x14be2dec0 .concat [ 5 2 0 0], L_0x14be2cec0, L_0x1500889e8;
L_0x14be2e090 .array/port v0x14be1fbb0, L_0x14be2e130;
L_0x14be2e130 .concat [ 5 2 0 0], L_0x14be2cac0, L_0x150088a30;
S_0x14be0a7e0 .scope module, "alu_tb" "alu_tb" 10 1;
 .timescale 0 0;
S_0x14be0a950 .scope module, "convert_endian" "convert_endian" 11 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
o0x1500535e0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x14be27ec0_0 .net "in", 31 0, o0x1500535e0;  0 drivers
v0x14be27f50_0 .var "out", 31 0;
S_0x14be0aac0 .scope module, "data_ram" "data_ram" 12 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x1500536a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x14be27fe0_0 .net "clk", 0 0, o0x1500536a0;  0 drivers
o0x1500536d0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x14be28070_0 .net "data_address", 31 0, o0x1500536d0;  0 drivers
o0x150053700 .functor BUFZ 1, C4<z>; HiZ drive
v0x14be28120_0 .net "data_read", 0 0, o0x150053700;  0 drivers
v0x14be281d0_0 .var "data_readdata", 31 0;
o0x150053760 .functor BUFZ 1, C4<z>; HiZ drive
v0x14be28280_0 .net "data_write", 0 0, o0x150053760;  0 drivers
o0x150053790 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x14be28360_0 .net "data_writedata", 31 0, o0x150053790;  0 drivers
S_0x14be0acc0 .scope module, "pc" "pc" 13 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
o0x1500538e0 .functor BUFZ 1, C4<z>; HiZ drive
v0x14be284a0_0 .net "clk", 0 0, o0x1500538e0;  0 drivers
v0x14be28550_0 .var "curr_addr", 31 0;
o0x150053940 .functor BUFZ 1, C4<z>; HiZ drive
v0x14be28600_0 .net "enable", 0 0, o0x150053940;  0 drivers
o0x150053970 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x14be286b0_0 .net "next_addr", 31 0, o0x150053970;  0 drivers
o0x1500539a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x14be28760_0 .net "reset", 0 0, o0x1500539a0;  0 drivers
E_0x14be07ba0 .event posedge, v0x14be284a0_0;
    .scope S_0x14be1ef50;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14be1fbb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14be1fbb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14be1fbb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14be1fbb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14be1fbb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14be1fbb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14be1fbb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14be1fbb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14be1fbb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14be1fbb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14be1fbb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14be1fbb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14be1fbb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14be1fbb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14be1fbb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14be1fbb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14be1fbb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14be1fbb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14be1fbb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14be1fbb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14be1fbb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14be1fbb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14be1fbb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14be1fbb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14be1fbb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14be1fbb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14be1fbb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14be1fbb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14be1fbb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14be1fbb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14be1fbb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14be1fbb0, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x14be1ef50;
T_1 ;
    %wait E_0x14be093f0;
    %load/vec4 v0x14be1ff50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14be1fbb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14be1fbb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14be1fbb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14be1fbb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14be1fbb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14be1fbb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14be1fbb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14be1fbb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14be1fbb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14be1fbb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14be1fbb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14be1fbb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14be1fbb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14be1fbb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14be1fbb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14be1fbb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14be1fbb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14be1fbb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14be1fbb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14be1fbb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14be1fbb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14be1fbb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14be1fbb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14be1fbb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14be1fbb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14be1fbb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14be1fbb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14be1fbb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14be1fbb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14be1fbb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14be1fbb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14be1fbb0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x14be1f7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x14be20020_0;
    %load/vec4 v0x14be20250_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x14be200c0_0;
    %load/vec4 v0x14be20250_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14be1fbb0, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x14be1b7b0;
T_2 ;
    %wait E_0x14be1ba80;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14be1c040_0, 0, 1;
    %load/vec4 v0x14be1c6c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %jmp T_2.22;
T_2.0 ;
    %load/vec4 v0x14be1c0e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %jmp T_2.44;
T_2.23 ;
    %load/vec4 v0x14be1ca50_0;
    %ix/getv 4, v0x14be1c8e0_0;
    %shiftl 4;
    %store/vec4 v0x14be1ce40_0, 0, 32;
    %jmp T_2.44;
T_2.24 ;
    %load/vec4 v0x14be1ca50_0;
    %ix/getv 4, v0x14be1c8e0_0;
    %shiftr 4;
    %store/vec4 v0x14be1ce40_0, 0, 32;
    %jmp T_2.44;
T_2.25 ;
    %load/vec4 v0x14be1ca50_0;
    %ix/getv 4, v0x14be1c8e0_0;
    %shiftr/s 4;
    %store/vec4 v0x14be1ce40_0, 0, 32;
    %jmp T_2.44;
T_2.26 ;
    %load/vec4 v0x14be1ca50_0;
    %load/vec4 v0x14be1cc90_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x14be1ce40_0, 0, 32;
    %jmp T_2.44;
T_2.27 ;
    %load/vec4 v0x14be1ca50_0;
    %load/vec4 v0x14be1cc90_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x14be1ce40_0, 0, 32;
    %jmp T_2.44;
T_2.28 ;
    %load/vec4 v0x14be1ca50_0;
    %load/vec4 v0x14be1cc90_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x14be1ce40_0, 0, 32;
    %jmp T_2.44;
T_2.29 ;
    %load/vec4 v0x14be1c990_0;
    %pad/s 64;
    %load/vec4 v0x14be1ca50_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x14be1c4b0_0, 0, 64;
    %load/vec4 v0x14be1c4b0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x14be1c1f0_0, 0, 32;
    %load/vec4 v0x14be1c4b0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x14be1c350_0, 0, 32;
    %jmp T_2.44;
T_2.30 ;
    %load/vec4 v0x14be1cc90_0;
    %pad/u 64;
    %load/vec4 v0x14be1cd60_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x14be1c4b0_0, 0, 64;
    %load/vec4 v0x14be1c4b0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x14be1c1f0_0, 0, 32;
    %load/vec4 v0x14be1c4b0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x14be1c350_0, 0, 32;
    %jmp T_2.44;
T_2.31 ;
    %load/vec4 v0x14be1c990_0;
    %load/vec4 v0x14be1ca50_0;
    %mod/s;
    %store/vec4 v0x14be1c1f0_0, 0, 32;
    %load/vec4 v0x14be1c990_0;
    %load/vec4 v0x14be1ca50_0;
    %div/s;
    %store/vec4 v0x14be1c350_0, 0, 32;
    %jmp T_2.44;
T_2.32 ;
    %load/vec4 v0x14be1cc90_0;
    %load/vec4 v0x14be1cd60_0;
    %mod;
    %store/vec4 v0x14be1c1f0_0, 0, 32;
    %load/vec4 v0x14be1cc90_0;
    %load/vec4 v0x14be1cd60_0;
    %div;
    %store/vec4 v0x14be1c350_0, 0, 32;
    %jmp T_2.44;
T_2.33 ;
    %load/vec4 v0x14be1c560_0;
    %store/vec4 v0x14be1c1f0_0, 0, 32;
    %jmp T_2.44;
T_2.34 ;
    %load/vec4 v0x14be1c560_0;
    %store/vec4 v0x14be1c350_0, 0, 32;
    %jmp T_2.44;
T_2.35 ;
    %load/vec4 v0x14be1c990_0;
    %load/vec4 v0x14be1ca50_0;
    %add;
    %store/vec4 v0x14be1ce40_0, 0, 32;
    %jmp T_2.44;
T_2.36 ;
    %load/vec4 v0x14be1cc90_0;
    %load/vec4 v0x14be1cd60_0;
    %add;
    %store/vec4 v0x14be1ce40_0, 0, 32;
    %jmp T_2.44;
T_2.37 ;
    %load/vec4 v0x14be1cc90_0;
    %load/vec4 v0x14be1cd60_0;
    %sub;
    %store/vec4 v0x14be1ce40_0, 0, 32;
    %jmp T_2.44;
T_2.38 ;
    %load/vec4 v0x14be1cc90_0;
    %load/vec4 v0x14be1cd60_0;
    %and;
    %store/vec4 v0x14be1ce40_0, 0, 32;
    %jmp T_2.44;
T_2.39 ;
    %load/vec4 v0x14be1cc90_0;
    %load/vec4 v0x14be1cd60_0;
    %or;
    %store/vec4 v0x14be1ce40_0, 0, 32;
    %jmp T_2.44;
T_2.40 ;
    %load/vec4 v0x14be1cc90_0;
    %load/vec4 v0x14be1cd60_0;
    %xor;
    %store/vec4 v0x14be1ce40_0, 0, 32;
    %jmp T_2.44;
T_2.41 ;
    %load/vec4 v0x14be1cc90_0;
    %load/vec4 v0x14be1cd60_0;
    %or;
    %inv;
    %store/vec4 v0x14be1ce40_0, 0, 32;
    %jmp T_2.44;
T_2.42 ;
    %load/vec4 v0x14be1c990_0;
    %load/vec4 v0x14be1ca50_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.46, 8;
T_2.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.46, 8;
 ; End of false expr.
    %blend;
T_2.46;
    %store/vec4 v0x14be1ce40_0, 0, 32;
    %jmp T_2.44;
T_2.43 ;
    %load/vec4 v0x14be1cc90_0;
    %load/vec4 v0x14be1cd60_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.48, 8;
T_2.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.48, 8;
 ; End of false expr.
    %blend;
T_2.48;
    %store/vec4 v0x14be1ce40_0, 0, 32;
    %jmp T_2.44;
T_2.44 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.1 ;
    %load/vec4 v0x14be1bf90_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.52, 6;
    %jmp T_2.53;
T_2.49 ;
    %load/vec4 v0x14be1c990_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14be1c040_0, 0, 1;
    %jmp T_2.55;
T_2.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14be1c040_0, 0, 1;
T_2.55 ;
    %jmp T_2.53;
T_2.50 ;
    %load/vec4 v0x14be1c990_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14be1c040_0, 0, 1;
    %jmp T_2.57;
T_2.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14be1c040_0, 0, 1;
T_2.57 ;
    %jmp T_2.53;
T_2.51 ;
    %load/vec4 v0x14be1c990_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14be1c040_0, 0, 1;
    %jmp T_2.59;
T_2.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14be1c040_0, 0, 1;
T_2.59 ;
    %jmp T_2.53;
T_2.52 ;
    %load/vec4 v0x14be1c990_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14be1c040_0, 0, 1;
    %jmp T_2.61;
T_2.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14be1c040_0, 0, 1;
T_2.61 ;
    %jmp T_2.53;
T_2.53 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.2 ;
    %load/vec4 v0x14be1c990_0;
    %load/vec4 v0x14be1ca50_0;
    %cmp/e;
    %jmp/0xz  T_2.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14be1c040_0, 0, 1;
    %jmp T_2.63;
T_2.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14be1c040_0, 0, 1;
T_2.63 ;
    %jmp T_2.22;
T_2.3 ;
    %load/vec4 v0x14be1c990_0;
    %load/vec4 v0x14be1c610_0;
    %cmp/ne;
    %jmp/0xz  T_2.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14be1c040_0, 0, 1;
    %jmp T_2.65;
T_2.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14be1c040_0, 0, 1;
T_2.65 ;
    %jmp T_2.22;
T_2.4 ;
    %load/vec4 v0x14be1c990_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14be1c040_0, 0, 1;
    %jmp T_2.67;
T_2.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14be1c040_0, 0, 1;
T_2.67 ;
    %jmp T_2.22;
T_2.5 ;
    %load/vec4 v0x14be1c990_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14be1c040_0, 0, 1;
    %jmp T_2.69;
T_2.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14be1c040_0, 0, 1;
T_2.69 ;
    %jmp T_2.22;
T_2.6 ;
    %load/vec4 v0x14be1c990_0;
    %load/vec4 v0x14be1cae0_0;
    %add;
    %store/vec4 v0x14be1ce40_0, 0, 32;
    %jmp T_2.22;
T_2.7 ;
    %load/vec4 v0x14be1cc90_0;
    %load/vec4 v0x14be1cae0_0;
    %add;
    %store/vec4 v0x14be1ce40_0, 0, 32;
    %jmp T_2.22;
T_2.8 ;
    %load/vec4 v0x14be1c990_0;
    %load/vec4 v0x14be1cae0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.71, 8;
T_2.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.71, 8;
 ; End of false expr.
    %blend;
T_2.71;
    %store/vec4 v0x14be1ce40_0, 0, 32;
    %jmp T_2.22;
T_2.9 ;
    %load/vec4 v0x14be1cc90_0;
    %load/vec4 v0x14be1cb70_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.73, 8;
T_2.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.73, 8;
 ; End of false expr.
    %blend;
T_2.73;
    %store/vec4 v0x14be1ce40_0, 0, 32;
    %jmp T_2.22;
T_2.10 ;
    %load/vec4 v0x14be1cc90_0;
    %load/vec4 v0x14be1cc00_0;
    %and;
    %store/vec4 v0x14be1ce40_0, 0, 32;
    %jmp T_2.22;
T_2.11 ;
    %load/vec4 v0x14be1cc90_0;
    %load/vec4 v0x14be1cc00_0;
    %or;
    %store/vec4 v0x14be1ce40_0, 0, 32;
    %jmp T_2.22;
T_2.12 ;
    %load/vec4 v0x14be1cc90_0;
    %load/vec4 v0x14be1cc00_0;
    %xor;
    %store/vec4 v0x14be1ce40_0, 0, 32;
    %jmp T_2.22;
T_2.13 ;
    %load/vec4 v0x14be1cc00_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x14be1ce40_0, 0, 32;
    %jmp T_2.22;
T_2.14 ;
    %load/vec4 v0x14be1c990_0;
    %load/vec4 v0x14be1cae0_0;
    %add;
    %store/vec4 v0x14be1c400_0, 0, 32;
    %jmp T_2.22;
T_2.15 ;
    %load/vec4 v0x14be1c990_0;
    %load/vec4 v0x14be1cae0_0;
    %add;
    %store/vec4 v0x14be1c400_0, 0, 32;
    %jmp T_2.22;
T_2.16 ;
    %load/vec4 v0x14be1c990_0;
    %load/vec4 v0x14be1cae0_0;
    %add;
    %store/vec4 v0x14be1c400_0, 0, 32;
    %jmp T_2.22;
T_2.17 ;
    %load/vec4 v0x14be1c990_0;
    %load/vec4 v0x14be1cae0_0;
    %add;
    %store/vec4 v0x14be1c400_0, 0, 32;
    %jmp T_2.22;
T_2.18 ;
    %load/vec4 v0x14be1c990_0;
    %load/vec4 v0x14be1cae0_0;
    %add;
    %store/vec4 v0x14be1c400_0, 0, 32;
    %jmp T_2.22;
T_2.19 ;
    %load/vec4 v0x14be1c990_0;
    %load/vec4 v0x14be1cae0_0;
    %add;
    %store/vec4 v0x14be1c400_0, 0, 32;
    %jmp T_2.22;
T_2.20 ;
    %load/vec4 v0x14be1c990_0;
    %load/vec4 v0x14be1cae0_0;
    %add;
    %store/vec4 v0x14be1c400_0, 0, 32;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v0x14be1c990_0;
    %load/vec4 v0x14be1cae0_0;
    %add;
    %store/vec4 v0x14be1c400_0, 0, 32;
    %jmp T_2.22;
T_2.22 ;
    %pop/vec4 1;
    %load/vec4 v0x14be1ce40_0;
    %store/vec4 v0x14be1c850_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x14be1cf90;
T_3 ;
    %wait E_0x14be1d1b0;
    %load/vec4 v0x14be1d410_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %jmp T_3.6;
T_3.0 ;
    %load/vec4 v0x14be1d2a0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x14be1d2a0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14be1d2a0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14be1d2a0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14be1d4b0_0, 0, 32;
    %jmp T_3.6;
T_3.1 ;
    %load/vec4 v0x14be1d5a0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %jmp T_3.11;
T_3.7 ;
    %load/vec4 v0x14be1d2a0_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x14be1d2a0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14be1d4b0_0, 0, 32;
    %jmp T_3.11;
T_3.8 ;
    %load/vec4 v0x14be1d2a0_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x14be1d2a0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14be1d4b0_0, 0, 32;
    %jmp T_3.11;
T_3.9 ;
    %load/vec4 v0x14be1d2a0_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x14be1d2a0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14be1d4b0_0, 0, 32;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v0x14be1d2a0_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x14be1d2a0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14be1d4b0_0, 0, 32;
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.2 ;
    %load/vec4 v0x14be1d5a0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x14be1d2a0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14be1d4b0_0, 0, 32;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x14be1d2a0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14be1d4b0_0, 0, 32;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x14be1d2a0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14be1d4b0_0, 0, 32;
    %jmp T_3.16;
T_3.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x14be1d2a0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14be1d4b0_0, 0, 32;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.3 ;
    %load/vec4 v0x14be1d5a0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %jmp T_3.19;
T_3.17 ;
    %load/vec4 v0x14be1d2a0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x14be1d2a0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14be1d4b0_0, 0, 32;
    %jmp T_3.19;
T_3.18 ;
    %load/vec4 v0x14be1d2a0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x14be1d2a0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14be1d4b0_0, 0, 32;
    %jmp T_3.19;
T_3.19 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.4 ;
    %load/vec4 v0x14be1d5a0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %jmp T_3.22;
T_3.20 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x14be1d2a0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14be1d4b0_0, 0, 32;
    %jmp T_3.22;
T_3.21 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x14be1d2a0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14be1d4b0_0, 0, 32;
    %jmp T_3.22;
T_3.22 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.5 ;
    %load/vec4 v0x14be1d340_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x14be1d4b0_0, 0, 32;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x14be1e860;
T_4 ;
    %wait E_0x14be093f0;
    %load/vec4 v0x14be1ee40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14be1eb70_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x14be1ed70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x14be1ec00_0;
    %assign/vec4 v0x14be1eb70_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x14be1e190;
T_5 ;
    %wait E_0x14be093f0;
    %load/vec4 v0x14be1e740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14be1e460_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x14be1e660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x14be1e4f0_0;
    %assign/vec4 v0x14be1e460_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x14be1d690;
T_6 ;
    %wait E_0x14be1d900;
    %load/vec4 v0x14be1dd60_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x14be1df50_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14be1e060_0, 4, 8;
    %load/vec4 v0x14be1df50_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14be1e060_0, 4, 8;
    %load/vec4 v0x14be1df50_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14be1e060_0, 4, 8;
    %load/vec4 v0x14be1df50_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14be1e060_0, 4, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x14be1dd60_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x14be1dad0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %jmp T_6.8;
T_6.4 ;
    %load/vec4 v0x14be1ddf0_0;
    %load/vec4 v0x14be1db90_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14be1e060_0, 0, 32;
    %jmp T_6.8;
T_6.5 ;
    %load/vec4 v0x14be1db90_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x14be1ddf0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14be1db90_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x14be1e060_0, 0, 32;
    %jmp T_6.8;
T_6.6 ;
    %load/vec4 v0x14be1db90_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x14be1ddf0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14be1db90_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14be1e060_0, 0, 32;
    %jmp T_6.8;
T_6.7 ;
    %load/vec4 v0x14be1db90_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x14be1ddf0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14be1e060_0, 0, 32;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x14be1dd60_0;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_6.9, 4;
    %load/vec4 v0x14be1dad0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %jmp T_6.13;
T_6.11 ;
    %load/vec4 v0x14be1dea0_0;
    %load/vec4 v0x14be1db90_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14be1e060_0, 0, 32;
    %jmp T_6.13;
T_6.12 ;
    %load/vec4 v0x14be1db90_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x14be1dea0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14be1e060_0, 0, 32;
    %jmp T_6.13;
T_6.13 ;
    %pop/vec4 1;
T_6.9 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x14be1b3c0;
T_7 ;
    %wait E_0x14be1b780;
    %load/vec4 v0x14be261b0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x14be26250_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_7.0, 9;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x14be25b40_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x14be257c0_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x14be253c0_0, 0, 32;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x14be1b3c0;
T_8 ;
    %wait E_0x14be1b710;
    %load/vec4 v0x14be24fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x14be25720_0;
    %load/vec4 v0x14be250f0_0;
    %add;
    %store/vec4 v0x14be26610_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x14be25cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x14be25720_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x14be25be0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x14be26610_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x14be25d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x14be26800_0;
    %store/vec4 v0x14be26610_0, 0, 32;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x14be25330_0;
    %addi 4, 0, 32;
    %store/vec4 v0x14be26610_0, 0, 32;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x14be1b3c0;
T_9 ;
    %wait E_0x14be093f0;
    %load/vec4 v0x14be25210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x14be26ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x14be25330_0, 0;
    %pushi/vec4 3217031172, 0, 32;
    %assign/vec4 v0x14be25720_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14be252a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14be272e0_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x14be252a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x14be272e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14be272e0_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x14be272e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14be272e0_0, 0;
    %load/vec4 v0x14be25720_0;
    %assign/vec4 v0x14be25330_0, 0;
    %load/vec4 v0x14be26610_0;
    %assign/vec4 v0x14be25720_0, 0;
T_9.8 ;
T_9.7 ;
    %load/vec4 v0x14be25720_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14be252a0_0, 0;
T_9.10 ;
T_9.4 ;
T_9.3 ;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x14be0a670;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14be27690_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1000, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x14be27690_0;
    %inv;
    %store/vec4 v0x14be27690_0, 0, 1;
    %delay 4, 0;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %end;
    .thread T_10;
    .scope S_0x14be0a670;
T_11 ;
    %fork t_1, S_0x14be0aeb0;
    %jmp t_0;
    .scope S_0x14be0aeb0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14be27db0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14be277a0_0, 0, 1;
    %wait E_0x14be093f0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14be27db0_0, 0, 1;
    %wait E_0x14be093f0;
    %wait E_0x14be093f0;
    %delay 2, 0;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x14be1b170_0, 0, 6;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x14be1b220_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x14be1b2d0_0, 0, 5;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v0x14be0b070_0, 0, 16;
    %load/vec4 v0x14be1b170_0;
    %load/vec4 v0x14be1b220_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14be1b2d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14be0b070_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14be1b0d0_0, 0, 32;
    %load/vec4 v0x14be1b0d0_0;
    %store/vec4 v0x14be27c50_0, 0, 32;
    %wait E_0x14be093f0;
    %wait E_0x14be093f0;
    %delay 2, 0;
    %load/vec4 v0x14be279e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 69 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_11.1 ;
    %load/vec4 v0x14be278c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 70 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_11.3 ;
    %load/vec4 v0x14be27ce0_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_11.4, 4;
    %jmp T_11.5;
T_11.4 ;
    %vpi_call/w 3 71 "$fatal", 32'sb00000000000000000000000000000001, "expected v0=2, got output=%d", v0x14be27ce0_0 {0 0 0};
T_11.5 ;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x14be1b170_0, 0, 6;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x14be1b220_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x14be1b2d0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x14be0b070_0, 0, 16;
    %load/vec4 v0x14be1b170_0;
    %load/vec4 v0x14be1b220_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14be1b2d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14be0b070_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14be1b0d0_0, 0, 32;
    %load/vec4 v0x14be1b0d0_0;
    %store/vec4 v0x14be27c50_0, 0, 32;
    %pushi/vec4 9, 0, 32;
    %store/vec4 v0x14be27950_0, 0, 32;
    %delay 2, 0;
    %wait E_0x14be093f0;
    %wait E_0x14be093f0;
    %delay 2, 0;
    %load/vec4 v0x14be279e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %jmp T_11.7;
T_11.6 ;
    %vpi_call/w 3 88 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_11.7 ;
    %load/vec4 v0x14be278c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.8, 8;
    %jmp T_11.9;
T_11.8 ;
    %vpi_call/w 3 89 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_11.9 ;
    %load/vec4 v0x14be27830_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_11.10, 4;
    %jmp T_11.11;
T_11.10 ;
    %vpi_call/w 3 90 "$fatal", 32'sb00000000000000000000000000000001, "expected data_addr=%h, got %h", 32'sb00000000000000000000000000000010, v0x14be27830_0 {0 0 0};
T_11.11 ;
    %load/vec4 v0x14be27ce0_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_11.12, 4;
    %jmp T_11.13;
T_11.12 ;
    %vpi_call/w 3 91 "$fatal", 32'sb00000000000000000000000000000001, "wrong value loaded" {0 0 0};
T_11.13 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x14be1b170_0, 0, 6;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x14be1b220_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x14be1b2d0_0, 0, 5;
    %pushi/vec4 65534, 0, 16;
    %store/vec4 v0x14be0b070_0, 0, 16;
    %vpi_call/w 3 100 "$display", "%b", v0x14be0b070_0 {0 0 0};
    %load/vec4 v0x14be1b170_0;
    %load/vec4 v0x14be1b220_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14be1b2d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14be0b070_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14be1b0d0_0, 0, 32;
    %load/vec4 v0x14be1b0d0_0;
    %store/vec4 v0x14be27c50_0, 0, 32;
    %wait E_0x14be093f0;
    %wait E_0x14be093f0;
    %delay 2, 0;
    %load/vec4 v0x14be279e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.14, 8;
    %jmp T_11.15;
T_11.14 ;
    %vpi_call/w 3 107 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_11.15 ;
    %load/vec4 v0x14be278c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.16, 8;
    %jmp T_11.17;
T_11.16 ;
    %vpi_call/w 3 108 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_11.17 ;
    %load/vec4 v0x14be27ce0_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_11.18, 4;
    %jmp T_11.19;
T_11.18 ;
    %vpi_call/w 3 109 "$fatal", 32'sb00000000000000000000000000000001, "expected v0=7, got output=%d", v0x14be27ce0_0 {0 0 0};
T_11.19 ;
    %end;
    .scope S_0x14be0a670;
t_0 %join;
    %end;
    .thread T_11;
    .scope S_0x14be0acc0;
T_12 ;
    %wait E_0x14be07ba0;
    %load/vec4 v0x14be28760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x14be28550_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x14be28600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x14be286b0_0;
    %assign/vec4 v0x14be28550_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/addiu_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/load_block.v";
    "rtl/mips_cpu/store_block.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/convert_endian.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/pc.v";
