INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:01:50 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_3mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.531ns  (required time - arrival time)
  Source:                 buffer28/outs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.850ns period=7.700ns})
  Destination:            lsq3/handshake_lsq_lsq3_core/stq_data_4_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.850ns period=7.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.700ns  (clk rise@7.700ns - clk rise@0.000ns)
  Data Path Delay:        6.813ns  (logic 1.211ns (17.774%)  route 5.602ns (82.226%))
  Logic Levels:           13  (CARRY4=2 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 8.183 - 7.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3668, unset)         0.508     0.508    buffer28/clk
    SLICE_X26Y87         FDRE                                         r  buffer28/outs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y87         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  buffer28/outs_reg[1]/Q
                         net (fo=7, routed)           0.535     1.259    buffer29/control/Q[1]
    SLICE_X28Y90         LUT3 (Prop_lut3_I2_O)        0.050     1.309 r  buffer29/control/result__6_carry_i_4__0/O
                         net (fo=6, routed)           0.500     1.809    buffer29/control/dataReg_reg[1]
    SLICE_X30Y91         LUT6 (Prop_lut6_I3_O)        0.126     1.935 f  buffer29/control/dataReg[0]_i_6/O
                         net (fo=1, routed)           0.676     2.611    buffer39/control/dataReg_reg[0]_3
    SLICE_X42Y105        LUT6 (Prop_lut6_I4_O)        0.043     2.654 f  buffer39/control/dataReg[0]_i_3__8/O
                         net (fo=7, routed)           0.616     3.270    control_merge10/tehb/control/dataReg_reg[0]_0
    SLICE_X50Y118        LUT5 (Prop_lut5_I2_O)        0.043     3.313 f  control_merge10/tehb/control/fullReg_i_2__19/O
                         net (fo=12, routed)          0.340     3.653    control_merge11/tehb/control/fullReg_reg_10
    SLICE_X55Y117        LUT5 (Prop_lut5_I4_O)        0.043     3.696 f  control_merge11/tehb/control/fullReg_i_2__29/O
                         net (fo=12, routed)          0.311     4.006    control_merge11/tehb/control/fullReg_reg_1
    SLICE_X59Y112        LUT5 (Prop_lut5_I0_O)        0.043     4.049 r  control_merge11/tehb/control/Full_i_2/O
                         net (fo=3, routed)           0.170     4.219    buffer45/fifo/Full_reg_0
    SLICE_X59Y111        LUT2 (Prop_lut2_I1_O)        0.043     4.262 f  buffer45/fifo/Empty_i_3/O
                         net (fo=25, routed)          0.113     4.375    lsq3/handshake_lsq_lsq3_core/stq_data_7_q_reg[0]_0
    SLICE_X59Y111        LUT6 (Prop_lut6_I5_O)        0.043     4.418 r  lsq3/handshake_lsq_lsq3_core/stq_data_0_q[31]_i_8/O
                         net (fo=3, routed)           0.595     5.013    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_std_dispatcher/entry_port_options_0_0
    SLICE_X55Y102        LUT4 (Prop_lut4_I0_O)        0.043     5.056 r  lsq3/handshake_lsq_lsq3_core/stq_data_0_q[31]_i_17/O
                         net (fo=1, routed)           0.000     5.056    lsq3/handshake_lsq_lsq3_core/stq_data_0_q[31]_i_17_n_0
    SLICE_X55Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     5.307 r  lsq3/handshake_lsq_lsq3_core/stq_data_0_q_reg[31]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.307    lsq3/handshake_lsq_lsq3_core/stq_data_0_q_reg[31]_i_5_n_0
    SLICE_X55Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     5.411 f  lsq3/handshake_lsq_lsq3_core/stq_data_4_q_reg[31]_i_4/O[0]
                         net (fo=1, routed)           0.495     5.906    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_std_dispatcher/TEMP_11_double_out_01[4]
    SLICE_X56Y105        LUT6 (Prop_lut6_I1_O)        0.120     6.026 r  lsq3/handshake_lsq_lsq3_core/stq_data_4_q[31]_i_2/O
                         net (fo=34, routed)          0.356     6.382    lsq3/handshake_lsq_lsq3_core/stq_data_wen_4
    SLICE_X53Y103        LUT2 (Prop_lut2_I0_O)        0.043     6.425 r  lsq3/handshake_lsq_lsq3_core/stq_data_4_q[31]_i_1/O
                         net (fo=32, routed)          0.896     7.321    lsq3/handshake_lsq_lsq3_core/stq_data_4_q[31]_i_1_n_0
    SLICE_X31Y91         FDRE                                         r  lsq3/handshake_lsq_lsq3_core/stq_data_4_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.700     7.700 r  
                                                      0.000     7.700 r  clk (IN)
                         net (fo=3668, unset)         0.483     8.183    lsq3/handshake_lsq_lsq3_core/clk
    SLICE_X31Y91         FDRE                                         r  lsq3/handshake_lsq_lsq3_core/stq_data_4_q_reg[1]/C
                         clock pessimism              0.000     8.183    
                         clock uncertainty           -0.035     8.147    
    SLICE_X31Y91         FDRE (Setup_fdre_C_R)       -0.295     7.852    lsq3/handshake_lsq_lsq3_core/stq_data_4_q_reg[1]
  -------------------------------------------------------------------
                         required time                          7.852    
                         arrival time                          -7.321    
  -------------------------------------------------------------------
                         slack                                  0.531    




