Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Nov 20 00:14:39 2023
| Host         : TeddyLaptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    34 |
|    Minimum number of control sets                        |    34 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   135 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    34 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |    25 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |             126 |           52 |
| No           | Yes                   | No                     |              32 |            9 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             122 |           46 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------+--------------------------------------------+------------------------+------------------+----------------+--------------+
|             Clock Signal             |                Enable Signal               |    Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------+--------------------------------------------+------------------------+------------------+----------------+--------------+
|  clk_inst/inst/clk_out1              |                                            |                        |                1 |              1 |         1.00 |
|  mode_trigger[1]                     |                                            | debounce_btn0_inst/rst |                1 |              2 |         2.00 |
|  gen_clock_en_inst/CLK               |                                            | debounce_btn0_inst/rst |                2 |              2 |         1.00 |
|  gen_clock_en_blink_inst/o_reg[11]_0 |                                            | debounce_btn0_inst/rst |                2 |              2 |         1.00 |
|  clk_inst/inst/clk_out1              | gen_clock_en_m_inst/o_reg[29]_1[0]         | stopwatch_inst/rst0    |                1 |              4 |         4.00 |
|  clk_inst/inst/clk_out1              | stopwatch_inst/min00                       | stopwatch_inst/rst0    |                2 |              4 |         2.00 |
|  clk_inst/inst/clk_out1              | stopwatch_inst/min10                       | stopwatch_inst/rst0    |                1 |              4 |         4.00 |
|  clk_inst/inst/clk_out1              | stopwatch_inst/sec10                       | stopwatch_inst/rst0    |                1 |              4 |         4.00 |
|  clk_inst/inst/clk_out1              | timer_inst/hrs0[3]_i_1__0_n_0              | debounce_btn0_inst/rst |                2 |              4 |         2.00 |
|  clk_inst/inst/clk_out1              | timer_inst/min0[3]_i_1__0_n_0              | debounce_btn0_inst/rst |                2 |              4 |         2.00 |
|  clk_inst/inst/clk_out1              | timer_inst/sec0[3]_i_1__0_n_0              | debounce_btn0_inst/rst |                2 |              4 |         2.00 |
|  clk_inst/inst/clk_out1              | timer_inst/min1[3]_i_1__0_n_0              | debounce_btn0_inst/rst |                3 |              4 |         1.33 |
|  clk_inst/inst/clk_out1              | timer_inst/sec1[3]_i_1__0_n_0              | debounce_btn0_inst/rst |                3 |              4 |         1.33 |
|  clk_inst/inst/clk_out1              | alarm_inst/hrs0[3]_i_1__1_n_0              | debounce_btn0_inst/rst |                2 |              4 |         2.00 |
|  clk_inst/inst/clk_out1              | clock_inst/p_0_in                          | debounce_btn0_inst/rst |                2 |              4 |         2.00 |
|  clk_inst/inst/clk_out1              | clock_inst/hrs0[3]_i_1_n_0                 | debounce_btn0_inst/rst |                2 |              4 |         2.00 |
|  clk_inst/inst/clk_out1              | gen_clock_en_m_inst/E[0]                   | stopwatch_inst/rst0    |                1 |              4 |         4.00 |
|  clk_inst/inst/clk_out1              | gen_clock_en_m_inst/dip[1][0]              | stopwatch_inst/rst0    |                2 |              4 |         2.00 |
|  clk_inst/inst/clk_out1              | debounce_btn0_inst/E[0]                    | debounce_btn0_inst/rst |                2 |              4 |         2.00 |
|  clk_inst/inst/clk_out1              | debounce_btn0_inst/digit_reg[0][0]         | debounce_btn0_inst/rst |                1 |              4 |         4.00 |
|  clk_inst/inst/clk_out1              | debounce_btn0_inst/digit_reg[0]_0[0]       | debounce_btn0_inst/rst |                1 |              4 |         4.00 |
|  clk_inst/inst/clk_out1              | debounce_btn0_inst/digit_reg[5]_0[0]       | debounce_btn0_inst/rst |                1 |              4 |         4.00 |
|  clk_inst/inst/clk_out1              | debounce_btn0_inst/digit_reg[3][0]         | debounce_btn0_inst/rst |                1 |              4 |         4.00 |
|  clk_inst/inst/clk_out1              | debounce_btn0_inst/digit_reg[4][0]         | debounce_btn0_inst/rst |                2 |              4 |         2.00 |
|  clk_inst/inst/clk_out1              | debounce_btn0_inst/digit_reg[4]_2[0]       | debounce_btn0_inst/rst |                1 |              4 |         4.00 |
|  clk_inst/inst/clk_out1              | debounce_btn0_inst/digit_reg[3]_3[0]       | debounce_btn0_inst/rst |                1 |              4 |         4.00 |
|  clk_inst/inst/clk_out1              | debounce_btn0_inst/digit_reg[2]_1[0]       | debounce_btn0_inst/rst |                1 |              4 |         4.00 |
|  clk_inst/inst/clk_out1              | debounce_btn0_inst/digit_reg[2][0]         | debounce_btn0_inst/rst |                1 |              4 |         4.00 |
|  clk_inst/inst/clk_out1              | debounce_btn0_inst/btn_in_d                | debounce_btn0_inst/rst |                3 |              4 |         1.33 |
|  clk_inst/inst/clk_out1              | debounce_btn0_inst/btn_in_d_reg[4][1]_0[0] | debounce_btn0_inst/rst |                1 |              6 |         6.00 |
|  clk_div/CLK                         |                                            | debounce_btn0_inst/rst |                5 |             12 |         2.40 |
|  clk_inst/inst/clk_out1              | debounce_btn0_inst/o[0]_i_1__3_n_0         | debounce_btn0_inst/rst |                4 |             16 |         4.00 |
|  clk_inst/inst/clk_out1              |                                            | clk_div/o[31]_i_1_n_0  |                9 |             32 |         3.56 |
|  clk_inst/inst/clk_out1              |                                            | debounce_btn0_inst/rst |               42 |            108 |         2.57 |
+--------------------------------------+--------------------------------------------+------------------------+------------------+----------------+--------------+


