#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Fri Dec 09 11:54:27 2022
# Process ID: 7416
# Log file: G:/AMEY_3744/traficlight_final/planAhead_run_1/planAhead.log
# Journal file: G:/AMEY_3744/traficlight_final/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -739 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source G:/AMEY_3744/traficlight_final/pa.fromHdl.tcl
# create_project -name traficlight_final -dir "G:/AMEY_3744/traficlight_final/planAhead_run_1" -part xc3s400pq208-4
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "tpm.ucf" [current_fileset -constrset]
Adding file 'G:/AMEY_3744/traficlight_final/tpm.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {master_clock.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {lights.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {left.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {tpm.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set_property top tpm $srcset
# add_files [list {tpm.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s400pq208-4
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "G:/AMEY_3744/traficlight_final/master_clock.vhd" into library work
Parsing VHDL file "G:/AMEY_3744/traficlight_final/lights.vhd" into library work
Parsing VHDL file "G:/AMEY_3744/traficlight_final/left.vhd" into library work
Parsing VHDL file "G:/AMEY_3744/traficlight_final/tpm.vhd" into library work
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn]
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s400/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s400/ClockBuffers.xml
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s400/pq208/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s400/pq208/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/spartan3-4.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/spartan3-4.lib.
Parsing UCF File [G:/AMEY_3744/traficlight_final/tpm.ucf]
Finished Parsing UCF File [G:/AMEY_3744/traficlight_final/tpm.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: d62c8a19
update_compile_order -fileset sim_1
startgroup
set_property package_pin P79 [get_ports clk]
endgroup
startgroup
set_property package_pin P26 [get_ports g1]
endgroup
startgroup
set_property package_pin P39 [get_ports g2]
endgroup
startgroup
set_property package_pin P51 [get_ports g3]
endgroup
startgroup
set_property package_pin P65 [get_ports g4]
endgroup
startgroup
set_property package_pin P78 [get_ports L1]
endgroup
startgroup
set_property package_pin P81 [get_ports L2]
endgroup
startgroup
set_property package_pin P85 [get_ports L3]
endgroup
startgroup
set_property package_pin P87 [get_ports L4]
endgroup
startgroup
set_property package_pin P20 [get_ports r1]
endgroup
startgroup
set_property package_pin P36 [get_ports r2]
endgroup
startgroup
set_property package_pin P46 [get_ports r3]
endgroup
startgroup
set_property package_pin P63 [get_ports r4]
endgroup
startgroup
set_property package_pin P28 [get_ports y1]
endgroup
startgroup
set_property package_pin P42 [get_ports y2]
endgroup
startgroup
set_property package_pin P57 [get_ports y3]
endgroup
save_constraints
