<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="C:/Users/CHEMSTI/HOME/TG68_MiniSOC/branches/burst8/SOC/fpga/ems11-bb21/abb_tb_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="abb_tb" />
            <top_module name="dmacache_config" />
            <top_module name="dmacache_pkg" />
            <top_module name="glbl" />
            <top_module name="numeric_std" />
            <top_module name="std_logic_1164" />
            <top_module name="std_logic_arith" />
            <top_module name="std_logic_signed" />
            <top_module name="std_logic_unsigned" />
            <top_module name="textio" />
            <top_module name="tg68k_pack" />
            <top_module name="vcomponents" />
            <top_module name="vital_primitives" />
            <top_module name="vital_timing" />
            <top_module name="vl_types" />
            <top_module name="vpkg" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="36" />
   <wvobject fp_name="/abb_tb/clk50" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clk50</obj_property>
      <obj_property name="ObjectShortName">clk50</obj_property>
   </wvobject>
   <wvobject fp_name="/abb_tb/uart1_rxd" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">uart1_rxd</obj_property>
      <obj_property name="ObjectShortName">uart1_rxd</obj_property>
   </wvobject>
   <wvobject fp_name="/abb_tb/uart1_cts_n" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">uart1_cts_n</obj_property>
      <obj_property name="ObjectShortName">uart1_cts_n</obj_property>
   </wvobject>
   <wvobject fp_name="/abb_tb/dr_clk_i" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">dr_clk_i</obj_property>
      <obj_property name="ObjectShortName">dr_clk_i</obj_property>
   </wvobject>
   <wvobject fp_name="/abb_tb/fpga_sd_cdet_n" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">fpga_sd_cdet_n</obj_property>
      <obj_property name="ObjectShortName">fpga_sd_cdet_n</obj_property>
   </wvobject>
   <wvobject fp_name="/abb_tb/fpga_sd_wprot_n" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">fpga_sd_wprot_n</obj_property>
      <obj_property name="ObjectShortName">fpga_sd_wprot_n</obj_property>
   </wvobject>
   <wvobject fp_name="/abb_tb/fpga_sd_d0" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">fpga_sd_d0</obj_property>
      <obj_property name="ObjectShortName">fpga_sd_d0</obj_property>
   </wvobject>
   <wvobject fp_name="/abb_tb/fpga_sd_d1" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">fpga_sd_d1</obj_property>
      <obj_property name="ObjectShortName">fpga_sd_d1</obj_property>
   </wvobject>
   <wvobject fp_name="/abb_tb/fpga_sd_d2" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">fpga_sd_d2</obj_property>
      <obj_property name="ObjectShortName">fpga_sd_d2</obj_property>
   </wvobject>
   <wvobject fp_name="/abb_tb/diag_n" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">diag_n</obj_property>
      <obj_property name="ObjectShortName">diag_n</obj_property>
   </wvobject>
   <wvobject fp_name="/abb_tb/reset_n" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">reset_n</obj_property>
      <obj_property name="ObjectShortName">reset_n</obj_property>
   </wvobject>
   <wvobject fp_name="/abb_tb/dr_d" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">dr_d[15:0]</obj_property>
      <obj_property name="ObjectShortName">dr_d[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/abb_tb/m1_s" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">m1_s[39:0]</obj_property>
      <obj_property name="ObjectShortName">m1_s[39:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/abb_tb/gpio" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">gpio[15:0]</obj_property>
      <obj_property name="ObjectShortName">gpio[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/abb_tb/uart1_txd" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">uart1_txd</obj_property>
      <obj_property name="ObjectShortName">uart1_txd</obj_property>
   </wvobject>
   <wvobject fp_name="/abb_tb/uart1_rts_n" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">uart1_rts_n</obj_property>
      <obj_property name="ObjectShortName">uart1_rts_n</obj_property>
   </wvobject>
   <wvobject fp_name="/abb_tb/dr_cas_n" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">dr_cas_n</obj_property>
      <obj_property name="ObjectShortName">dr_cas_n</obj_property>
   </wvobject>
   <wvobject fp_name="/abb_tb/dr_cs_n" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">dr_cs_n</obj_property>
      <obj_property name="ObjectShortName">dr_cs_n</obj_property>
   </wvobject>
   <wvobject fp_name="/abb_tb/dr_ras_n" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">dr_ras_n</obj_property>
      <obj_property name="ObjectShortName">dr_ras_n</obj_property>
   </wvobject>
   <wvobject fp_name="/abb_tb/dr_we_n" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">dr_we_n</obj_property>
      <obj_property name="ObjectShortName">dr_we_n</obj_property>
   </wvobject>
   <wvobject fp_name="/abb_tb/dr_clk_o" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">dr_clk_o</obj_property>
      <obj_property name="ObjectShortName">dr_clk_o</obj_property>
   </wvobject>
   <wvobject fp_name="/abb_tb/dr_cke" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">dr_cke</obj_property>
      <obj_property name="ObjectShortName">dr_cke</obj_property>
   </wvobject>
   <wvobject fp_name="/abb_tb/dr_a" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">dr_a[12:0]</obj_property>
      <obj_property name="ObjectShortName">dr_a[12:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/abb_tb/dr_dqmh" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">dr_dqmh</obj_property>
      <obj_property name="ObjectShortName">dr_dqmh</obj_property>
   </wvobject>
   <wvobject fp_name="/abb_tb/dr_dqml" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">dr_dqml</obj_property>
      <obj_property name="ObjectShortName">dr_dqml</obj_property>
   </wvobject>
   <wvobject fp_name="/abb_tb/dr_ba" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">dr_ba[1:0]</obj_property>
      <obj_property name="ObjectShortName">dr_ba[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/abb_tb/fpga_sd_cmd" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">fpga_sd_cmd</obj_property>
      <obj_property name="ObjectShortName">fpga_sd_cmd</obj_property>
   </wvobject>
   <wvobject fp_name="/abb_tb/fpga_sd_d3" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">fpga_sd_d3</obj_property>
      <obj_property name="ObjectShortName">fpga_sd_d3</obj_property>
   </wvobject>
   <wvobject fp_name="/abb_tb/fpga_sd_sclk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">fpga_sd_sclk</obj_property>
      <obj_property name="ObjectShortName">fpga_sd_sclk</obj_property>
   </wvobject>
   <wvobject fp_name="/abb_tb/uart2_rts_n" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">uart2_rts_n</obj_property>
      <obj_property name="ObjectShortName">uart2_rts_n</obj_property>
   </wvobject>
   <wvobject fp_name="/abb_tb/led1" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">led1</obj_property>
      <obj_property name="ObjectShortName">led1</obj_property>
   </wvobject>
   <wvobject fp_name="/abb_tb/led2" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">led2</obj_property>
      <obj_property name="ObjectShortName">led2</obj_property>
   </wvobject>
   <wvobject fp_name="/abb_tb/clk50_period" type="other" db_ref_id="1">
      <obj_property name="ElementShortName">clk50_period</obj_property>
      <obj_property name="ObjectShortName">clk50_period</obj_property>
   </wvobject>
   <wvobject fp_name="/abb_tb/fpga_sd_sclk_period" type="other" db_ref_id="1">
      <obj_property name="ElementShortName">fpga_sd_sclk_period</obj_property>
      <obj_property name="ObjectShortName">fpga_sd_sclk_period</obj_property>
   </wvobject>
   <wvobject fp_name="/abb_tb/uut/project/gpio_dir" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">gpio_dir[15:0]</obj_property>
      <obj_property name="ObjectShortName">gpio_dir[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/abb_tb/uut/project/gpio_data" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">gpio_data[15:0]</obj_property>
      <obj_property name="ObjectShortName">gpio_data[15:0]</obj_property>
   </wvobject>
</wave_config>
