\subsection{arch Architecture Reference}
\label{classFPGA__LED1__cntrl_1_1arch}\index{arch@{arch}}


Collaboration diagram for arch\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=164pt]{dd/d56/classFPGA__LED1__cntrl_1_1arch__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
{\bf all\+\_\+pll\+\_\+locked} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf led\+\_\+g\+\_\+ovr} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf led\+\_\+r\+\_\+ovr} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf led\+\_\+r\+\_\+def} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 32} of file {\bf F\+P\+G\+A\+\_\+\+L\+E\+D1\+\_\+cntrl.\+vhd}.



\subsubsection{Member Data Documentation}
\index{F\+P\+G\+A\+\_\+\+L\+E\+D1\+\_\+cntrl\+::arch@{F\+P\+G\+A\+\_\+\+L\+E\+D1\+\_\+cntrl\+::arch}!all\+\_\+pll\+\_\+locked@{all\+\_\+pll\+\_\+locked}}
\index{all\+\_\+pll\+\_\+locked@{all\+\_\+pll\+\_\+locked}!F\+P\+G\+A\+\_\+\+L\+E\+D1\+\_\+cntrl\+::arch@{F\+P\+G\+A\+\_\+\+L\+E\+D1\+\_\+cntrl\+::arch}}
\paragraph[{all\+\_\+pll\+\_\+locked}]{\setlength{\rightskip}{0pt plus 5cm}{\bf all\+\_\+pll\+\_\+locked} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classFPGA__LED1__cntrl_1_1arch_ab9877c50c26429b9e542f187c109e5af}


Definition at line {\bf 33} of file {\bf F\+P\+G\+A\+\_\+\+L\+E\+D1\+\_\+cntrl.\+vhd}.

\index{F\+P\+G\+A\+\_\+\+L\+E\+D1\+\_\+cntrl\+::arch@{F\+P\+G\+A\+\_\+\+L\+E\+D1\+\_\+cntrl\+::arch}!led\+\_\+g\+\_\+ovr@{led\+\_\+g\+\_\+ovr}}
\index{led\+\_\+g\+\_\+ovr@{led\+\_\+g\+\_\+ovr}!F\+P\+G\+A\+\_\+\+L\+E\+D1\+\_\+cntrl\+::arch@{F\+P\+G\+A\+\_\+\+L\+E\+D1\+\_\+cntrl\+::arch}}
\paragraph[{led\+\_\+g\+\_\+ovr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf led\+\_\+g\+\_\+ovr} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classFPGA__LED1__cntrl_1_1arch_a7ba595bc9859b6f571034efb9039dcef}


Definition at line {\bf 34} of file {\bf F\+P\+G\+A\+\_\+\+L\+E\+D1\+\_\+cntrl.\+vhd}.

\index{F\+P\+G\+A\+\_\+\+L\+E\+D1\+\_\+cntrl\+::arch@{F\+P\+G\+A\+\_\+\+L\+E\+D1\+\_\+cntrl\+::arch}!led\+\_\+r\+\_\+def@{led\+\_\+r\+\_\+def}}
\index{led\+\_\+r\+\_\+def@{led\+\_\+r\+\_\+def}!F\+P\+G\+A\+\_\+\+L\+E\+D1\+\_\+cntrl\+::arch@{F\+P\+G\+A\+\_\+\+L\+E\+D1\+\_\+cntrl\+::arch}}
\paragraph[{led\+\_\+r\+\_\+def}]{\setlength{\rightskip}{0pt plus 5cm}{\bf led\+\_\+r\+\_\+def} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classFPGA__LED1__cntrl_1_1arch_ac2119d6f67fd96b90d590be6b423b877}


Definition at line {\bf 36} of file {\bf F\+P\+G\+A\+\_\+\+L\+E\+D1\+\_\+cntrl.\+vhd}.

\index{F\+P\+G\+A\+\_\+\+L\+E\+D1\+\_\+cntrl\+::arch@{F\+P\+G\+A\+\_\+\+L\+E\+D1\+\_\+cntrl\+::arch}!led\+\_\+r\+\_\+ovr@{led\+\_\+r\+\_\+ovr}}
\index{led\+\_\+r\+\_\+ovr@{led\+\_\+r\+\_\+ovr}!F\+P\+G\+A\+\_\+\+L\+E\+D1\+\_\+cntrl\+::arch@{F\+P\+G\+A\+\_\+\+L\+E\+D1\+\_\+cntrl\+::arch}}
\paragraph[{led\+\_\+r\+\_\+ovr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf led\+\_\+r\+\_\+ovr} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classFPGA__LED1__cntrl_1_1arch_a67886c5045d27f249f9daa43213ebecd}


Definition at line {\bf 35} of file {\bf F\+P\+G\+A\+\_\+\+L\+E\+D1\+\_\+cntrl.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/general/{\bf F\+P\+G\+A\+\_\+\+L\+E\+D1\+\_\+cntrl.\+vhd}\end{DoxyCompactItemize}
