$date
	Fri Nov  1 20:02:19 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module fulladder_tb $end
$var wire 1 ! f $end
$var wire 1 " co $end
$var reg 1 # ci $end
$var reg 1 $ x $end
$var reg 1 % y $end
$scope module ut $end
$var wire 1 & a1 $end
$var wire 1 ' a2 $end
$var wire 1 ( b1 $end
$var wire 1 # ci $end
$var wire 1 " co $end
$var wire 1 ! so $end
$var wire 1 $ xi $end
$var wire 1 % yi $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#20
1!
1#
#40
1'
1!
1$
0#
#60
1"
1(
0!
1#
#80
0"
0(
1!
1%
0$
0#
#100
1"
1(
0!
1#
#120
1&
0'
0(
0!
1$
0#
#140
1!
1#
#160
