/********************************************************************
 * Copyright (C) 2013-2014 Texas Instruments Incorporated.
 *
 *  Redistribution and use in source and binary forms, with or without
 *  modification, are permitted provided that the following conditions
 *  are met:
 *
 *    Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 *
 *    Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the
 *    distribution.
 *
 *    Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
*/
#ifndef CSLR_CONTROL_CORE_WKUP_PAD_H
#define CSLR_CONTROL_CORE_WKUP_PAD_H

#ifdef __cplusplus
extern "C"
{
#endif
#include <ti/csl/cslr.h>
#include <ti/csl/tistdtypes.h>


/**************************************************************************
* Register Overlay Structure for __ALL__
**************************************************************************/
typedef struct {
    volatile Uint32 CONTROL_PADCONF_MODE;
    volatile Uint32 CONTROL_XTAL_OSCILLATOR;
    volatile Uint32 CONTROL_I2C_2;
    volatile Uint32 CONTROL_CKOBUFFER;
    volatile Uint32 WKUP_CONTROL_SPARE_RW;
    volatile Uint32 WKUP_CONTROL_SPARE_R;
    volatile Uint32 WKUP_CONTROL_SPARE_R_C0;
    volatile Uint32 SRCOMP_EAST_SIDE_WKUP;
    volatile Uint32 EFUSE_1;
    volatile Uint32 EFUSE_2;
    volatile Uint32 EFUSE_3;
    volatile Uint32 EFUSE_4;
    volatile Uint8  RSVD0[32];
    volatile Uint32 EFUSE_13;
} CSL_control_core_wkup_padRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

/* PAD Conf Mode */
#define CSL_CONTROL_CORE_WKUP_PAD_CONTROL_PADCONF_MODE          (0x0U)

/* XTAL OSCILLATOR control */
#define CSL_CONTROL_CORE_WKUP_PAD_CONTROL_XTAL_OSCILLATOR       (0x4U)

/* I2C pads control 2 */
#define CSL_CONTROL_CORE_WKUP_PAD_CONTROL_I2C_2                 (0x8U)

/* CKO buffer control */
#define CSL_CONTROL_CORE_WKUP_PAD_CONTROL_CKOBUFFER             (0xCU)

/* WKUP control spare RW */
#define CSL_CONTROL_CORE_WKUP_PAD_WKUP_CONTROL_SPARE_RW         (0x10U)

/* WKUP control spare R */
#define CSL_CONTROL_CORE_WKUP_PAD_WKUP_CONTROL_SPARE_R          (0x14U)

/* WKUP control spare RC */
#define CSL_CONTROL_CORE_WKUP_PAD_WKUP_CONTROL_SPARE_R_C0       (0x18U)

/* SR compensation east */
#define CSL_CONTROL_CORE_WKUP_PAD_SRCOMP_EAST_SIDE_WKUP         (0x1CU)

/* EFUSE compensation 1 */
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_1                       (0x20U)

/* EFUSE compensation 2 */
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_2                       (0x24U)

/* EFUSE compensation 3 */
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_3                       (0x28U)

/* EFUSE compensation 4 */
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_4                       (0x2CU)

/* EFUSE_13 */
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_13                      (0x50U)


/**************************************************************************
* Field Definition Macros
**************************************************************************/

/* CONTROL_PADCONF_MODE */

#define CSL_CONTROL_CORE_WKUP_PAD_CONTROL_PADCONF_MODE_VDDS_25_MODE_MASK  (0x80000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_CONTROL_PADCONF_MODE_VDDS_25_MODE_SHIFT  (31U)
#define CSL_CONTROL_CORE_WKUP_PAD_CONTROL_PADCONF_MODE_VDDS_25_MODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_CONTROL_PADCONF_MODE_VDDS_25_MODE__1V2  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_PAD_CONTROL_PADCONF_MODE_VDDS_25_MODE__1V8  (0x00000000U)

#define CSL_CONTROL_CORE_WKUP_PAD_CONTROL_PADCONF_MODE_VDDS_26_MODE_MASK  (0x40000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_CONTROL_PADCONF_MODE_VDDS_26_MODE_SHIFT  (30U)
#define CSL_CONTROL_CORE_WKUP_PAD_CONTROL_PADCONF_MODE_VDDS_26_MODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_CONTROL_PADCONF_MODE_VDDS_26_MODE__1V2  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_PAD_CONTROL_PADCONF_MODE_VDDS_26_MODE__1V8  (0x00000000U)

#define CSL_CONTROL_CORE_WKUP_PAD_CONTROL_PADCONF_MODE_RESETVAL  (0x00000000U)

/* CONTROL_XTAL_OSCILLATOR */

#define CSL_CONTROL_CORE_WKUP_PAD_CONTROL_XTAL_OSCILLATOR_OSCILLATOR0_BOOST_MASK  (0x80000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_CONTROL_XTAL_OSCILLATOR_OSCILLATOR0_BOOST_SHIFT  (31U)
#define CSL_CONTROL_CORE_WKUP_PAD_CONTROL_XTAL_OSCILLATOR_OSCILLATOR0_BOOST_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_PAD_CONTROL_XTAL_OSCILLATOR_OSCILLATOR0_BOOST_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_PAD_CONTROL_XTAL_OSCILLATOR_OSCILLATOR0_BOOST_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_WKUP_PAD_CONTROL_XTAL_OSCILLATOR_OSCILLATOR0_OS_OUT_MASK  (0x40000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_CONTROL_XTAL_OSCILLATOR_OSCILLATOR0_OS_OUT_SHIFT  (30U)
#define CSL_CONTROL_CORE_WKUP_PAD_CONTROL_XTAL_OSCILLATOR_OSCILLATOR0_OS_OUT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_CONTROL_XTAL_OSCILLATOR_OSCILLATOR0_OS_OUT_DISABLE  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_PAD_CONTROL_XTAL_OSCILLATOR_OSCILLATOR0_OS_OUT_ENABLE  (0x00000000U)

#define CSL_CONTROL_CORE_WKUP_PAD_CONTROL_XTAL_OSCILLATOR_OSCILLATOR1_BOOST_MASK  (0x20000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_CONTROL_XTAL_OSCILLATOR_OSCILLATOR1_BOOST_SHIFT  (29U)
#define CSL_CONTROL_CORE_WKUP_PAD_CONTROL_XTAL_OSCILLATOR_OSCILLATOR1_BOOST_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_PAD_CONTROL_XTAL_OSCILLATOR_OSCILLATOR1_BOOST_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_PAD_CONTROL_XTAL_OSCILLATOR_OSCILLATOR1_BOOST_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_WKUP_PAD_CONTROL_XTAL_OSCILLATOR_OSCILLATOR1_OS_OUT_MASK  (0x10000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_CONTROL_XTAL_OSCILLATOR_OSCILLATOR1_OS_OUT_SHIFT  (28U)
#define CSL_CONTROL_CORE_WKUP_PAD_CONTROL_XTAL_OSCILLATOR_OSCILLATOR1_OS_OUT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_CONTROL_XTAL_OSCILLATOR_OSCILLATOR1_OS_OUT_DISABLE  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_PAD_CONTROL_XTAL_OSCILLATOR_OSCILLATOR1_OS_OUT_ENABLE  (0x00000000U)

#define CSL_CONTROL_CORE_WKUP_PAD_CONTROL_XTAL_OSCILLATOR_RESETVAL  (0xa0000000U)

/* CONTROL_I2C_2 */

#define CSL_CONTROL_CORE_WKUP_PAD_CONTROL_I2C_2_SR_PMIC_SDA_GLFENB_MASK  (0x80000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_CONTROL_I2C_2_SR_PMIC_SDA_GLFENB_SHIFT  (31U)
#define CSL_CONTROL_CORE_WKUP_PAD_CONTROL_I2C_2_SR_PMIC_SDA_GLFENB_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_CONTROL_I2C_2_SR_PMIC_SDA_GLFENB_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_PAD_CONTROL_I2C_2_SR_PMIC_SDA_GLFENB_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_WKUP_PAD_CONTROL_I2C_2_SR_PMIC_SDA_PULLUPRESX_MASK  (0x40000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_CONTROL_I2C_2_SR_PMIC_SDA_PULLUPRESX_SHIFT  (30U)
#define CSL_CONTROL_CORE_WKUP_PAD_CONTROL_I2C_2_SR_PMIC_SDA_PULLUPRESX_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_CONTROL_I2C_2_SR_PMIC_SDA_PULLUPRESX_DISABLE  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_PAD_CONTROL_I2C_2_SR_PMIC_SDA_PULLUPRESX_ENABLE  (0x00000000U)

#define CSL_CONTROL_CORE_WKUP_PAD_CONTROL_I2C_2_SR_PMIC_SCL_GLFENB_MASK  (0x20000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_CONTROL_I2C_2_SR_PMIC_SCL_GLFENB_SHIFT  (29U)
#define CSL_CONTROL_CORE_WKUP_PAD_CONTROL_I2C_2_SR_PMIC_SCL_GLFENB_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_CONTROL_I2C_2_SR_PMIC_SCL_GLFENB_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_PAD_CONTROL_I2C_2_SR_PMIC_SCL_GLFENB_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_WKUP_PAD_CONTROL_I2C_2_SR_PMIC_SCL_PULLUPRESX_MASK  (0x10000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_CONTROL_I2C_2_SR_PMIC_SCL_PULLUPRESX_SHIFT  (28U)
#define CSL_CONTROL_CORE_WKUP_PAD_CONTROL_I2C_2_SR_PMIC_SCL_PULLUPRESX_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_CONTROL_I2C_2_SR_PMIC_SCL_PULLUPRESX_DISABLE  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_PAD_CONTROL_I2C_2_SR_PMIC_SCL_PULLUPRESX_ENABLE  (0x00000000U)

#define CSL_CONTROL_CORE_WKUP_PAD_CONTROL_I2C_2_RESETVAL        (0x00000000U)

/* CONTROL_CKOBUFFER */

#define CSL_CONTROL_CORE_WKUP_PAD_CONTROL_CKOBUFFER_CKOBUFFER_OUT_EN_MASK  (0x80000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_CONTROL_CKOBUFFER_CKOBUFFER_OUT_EN_SHIFT  (31U)
#define CSL_CONTROL_CORE_WKUP_PAD_CONTROL_CKOBUFFER_CKOBUFFER_OUT_EN_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_CONTROL_CKOBUFFER_CKOBUFFER_OUT_EN_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_CONTROL_CKOBUFFER_CKOBUFFER_ALTSEL_MASK  (0x40000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_CONTROL_CKOBUFFER_CKOBUFFER_ALTSEL_SHIFT  (30U)
#define CSL_CONTROL_CORE_WKUP_PAD_CONTROL_CKOBUFFER_CKOBUFFER_ALTSEL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_CONTROL_CKOBUFFER_CKOBUFFER_ALTSEL_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_CONTROL_CKOBUFFER_CKOBUFFER_POLARITY_MASK  (0x20000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_CONTROL_CKOBUFFER_CKOBUFFER_POLARITY_SHIFT  (29U)
#define CSL_CONTROL_CORE_WKUP_PAD_CONTROL_CKOBUFFER_CKOBUFFER_POLARITY_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_CONTROL_CKOBUFFER_CKOBUFFER_POLARITY_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_CONTROL_CKOBUFFER_CKOBUFFER_CLK_EN_MASK  (0x10000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_CONTROL_CKOBUFFER_CKOBUFFER_CLK_EN_SHIFT  (28U)
#define CSL_CONTROL_CORE_WKUP_PAD_CONTROL_CKOBUFFER_CKOBUFFER_CLK_EN_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_CONTROL_CKOBUFFER_CKOBUFFER_CLK_EN_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_CONTROL_CKOBUFFER_RESETVAL    (0x00000000U)

/* WKUP_CONTROL_SPARE_RW */

#define CSL_CONTROL_CORE_WKUP_PAD_WKUP_CONTROL_SPARE_RW_WKUP_CONTROL_SPARE_RW_MASK  (0xFFFFFFFFU)
#define CSL_CONTROL_CORE_WKUP_PAD_WKUP_CONTROL_SPARE_RW_WKUP_CONTROL_SPARE_RW_SHIFT  (0U)
#define CSL_CONTROL_CORE_WKUP_PAD_WKUP_CONTROL_SPARE_RW_WKUP_CONTROL_SPARE_RW_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_WKUP_CONTROL_SPARE_RW_WKUP_CONTROL_SPARE_RW_MAX  (0xffffffffU)

#define CSL_CONTROL_CORE_WKUP_PAD_WKUP_CONTROL_SPARE_RW_RESETVAL  (0x00000000U)

/* WKUP_CONTROL_SPARE_R */

#define CSL_CONTROL_CORE_WKUP_PAD_WKUP_CONTROL_SPARE_R_WKUP_CONTROL_SPARE_R_MASK  (0xFFFFFFFFU)
#define CSL_CONTROL_CORE_WKUP_PAD_WKUP_CONTROL_SPARE_R_WKUP_CONTROL_SPARE_R_SHIFT  (0U)
#define CSL_CONTROL_CORE_WKUP_PAD_WKUP_CONTROL_SPARE_R_WKUP_CONTROL_SPARE_R_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_WKUP_CONTROL_SPARE_R_WKUP_CONTROL_SPARE_R_MAX  (0xffffffffU)

#define CSL_CONTROL_CORE_WKUP_PAD_WKUP_CONTROL_SPARE_R_RESETVAL  (0x00000000U)

/* WKUP_CONTROL_SPARE_R_C0 */

#define CSL_CONTROL_CORE_WKUP_PAD_WKUP_CONTROL_SPARE_R_C0_WKUP_CONTROL_SPARE_R_C0_MASK  (0x80000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_WKUP_CONTROL_SPARE_R_C0_WKUP_CONTROL_SPARE_R_C0_SHIFT  (31U)
#define CSL_CONTROL_CORE_WKUP_PAD_WKUP_CONTROL_SPARE_R_C0_WKUP_CONTROL_SPARE_R_C0_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_WKUP_CONTROL_SPARE_R_C0_WKUP_CONTROL_SPARE_R_C0_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_WKUP_CONTROL_SPARE_R_C0_WKUP_CONTROL_SPARE_R_C1_MASK  (0x40000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_WKUP_CONTROL_SPARE_R_C0_WKUP_CONTROL_SPARE_R_C1_SHIFT  (30U)
#define CSL_CONTROL_CORE_WKUP_PAD_WKUP_CONTROL_SPARE_R_C0_WKUP_CONTROL_SPARE_R_C1_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_WKUP_CONTROL_SPARE_R_C0_WKUP_CONTROL_SPARE_R_C1_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_WKUP_CONTROL_SPARE_R_C0_WKUP_CONTROL_SPARE_R_C2_MASK  (0x20000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_WKUP_CONTROL_SPARE_R_C0_WKUP_CONTROL_SPARE_R_C2_SHIFT  (29U)
#define CSL_CONTROL_CORE_WKUP_PAD_WKUP_CONTROL_SPARE_R_C0_WKUP_CONTROL_SPARE_R_C2_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_WKUP_CONTROL_SPARE_R_C0_WKUP_CONTROL_SPARE_R_C2_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_WKUP_CONTROL_SPARE_R_C0_WKUP_CONTROL_SPARE_R_C3_MASK  (0x10000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_WKUP_CONTROL_SPARE_R_C0_WKUP_CONTROL_SPARE_R_C3_SHIFT  (28U)
#define CSL_CONTROL_CORE_WKUP_PAD_WKUP_CONTROL_SPARE_R_C0_WKUP_CONTROL_SPARE_R_C3_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_WKUP_CONTROL_SPARE_R_C0_WKUP_CONTROL_SPARE_R_C3_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_WKUP_CONTROL_SPARE_R_C0_WKUP_CONTROL_SPARE_R_C4_MASK  (0x08000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_WKUP_CONTROL_SPARE_R_C0_WKUP_CONTROL_SPARE_R_C4_SHIFT  (27U)
#define CSL_CONTROL_CORE_WKUP_PAD_WKUP_CONTROL_SPARE_R_C0_WKUP_CONTROL_SPARE_R_C4_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_WKUP_CONTROL_SPARE_R_C0_WKUP_CONTROL_SPARE_R_C4_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_WKUP_CONTROL_SPARE_R_C0_WKUP_CONTROL_SPARE_R_C5_MASK  (0x04000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_WKUP_CONTROL_SPARE_R_C0_WKUP_CONTROL_SPARE_R_C5_SHIFT  (26U)
#define CSL_CONTROL_CORE_WKUP_PAD_WKUP_CONTROL_SPARE_R_C0_WKUP_CONTROL_SPARE_R_C5_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_WKUP_CONTROL_SPARE_R_C0_WKUP_CONTROL_SPARE_R_C5_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_WKUP_CONTROL_SPARE_R_C0_WKUP_CONTROL_SPARE_R_C6_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_WKUP_CONTROL_SPARE_R_C0_WKUP_CONTROL_SPARE_R_C6_SHIFT  (25U)
#define CSL_CONTROL_CORE_WKUP_PAD_WKUP_CONTROL_SPARE_R_C0_WKUP_CONTROL_SPARE_R_C6_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_WKUP_CONTROL_SPARE_R_C0_WKUP_CONTROL_SPARE_R_C6_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_WKUP_CONTROL_SPARE_R_C0_WKUP_CONTROL_SPARE_R_C7_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_WKUP_CONTROL_SPARE_R_C0_WKUP_CONTROL_SPARE_R_C7_SHIFT  (24U)
#define CSL_CONTROL_CORE_WKUP_PAD_WKUP_CONTROL_SPARE_R_C0_WKUP_CONTROL_SPARE_R_C7_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_WKUP_CONTROL_SPARE_R_C0_WKUP_CONTROL_SPARE_R_C7_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_WKUP_CONTROL_SPARE_R_C0_RESETVAL  (0x00000000U)

/* SRCOMP_EAST_SIDE_WKUP */

#define CSL_CONTROL_CORE_WKUP_PAD_SRCOMP_EAST_SIDE_WKUP_OVERFLOW_ES_MASK  (0x80000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_SRCOMP_EAST_SIDE_WKUP_OVERFLOW_ES_SHIFT  (31U)
#define CSL_CONTROL_CORE_WKUP_PAD_SRCOMP_EAST_SIDE_WKUP_OVERFLOW_ES_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_SRCOMP_EAST_SIDE_WKUP_OVERFLOW_ES_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_SRCOMP_EAST_SIDE_WKUP_OVERRIDE_ES_MASK  (0x40000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_SRCOMP_EAST_SIDE_WKUP_OVERRIDE_ES_SHIFT  (30U)
#define CSL_CONTROL_CORE_WKUP_PAD_SRCOMP_EAST_SIDE_WKUP_OVERRIDE_ES_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_PAD_SRCOMP_EAST_SIDE_WKUP_OVERRIDE_ES_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_SRCOMP_EAST_SIDE_WKUP_SRCODE_OVERRIDE_ES_MASK  (0x3FC00000U)
#define CSL_CONTROL_CORE_WKUP_PAD_SRCOMP_EAST_SIDE_WKUP_SRCODE_OVERRIDE_ES_SHIFT  (22U)
#define CSL_CONTROL_CORE_WKUP_PAD_SRCOMP_EAST_SIDE_WKUP_SRCODE_OVERRIDE_ES_RESETVAL  (0x00000008U)
#define CSL_CONTROL_CORE_WKUP_PAD_SRCOMP_EAST_SIDE_WKUP_SRCODE_OVERRIDE_ES_MAX  (0x000000ffU)

#define CSL_CONTROL_CORE_WKUP_PAD_SRCOMP_EAST_SIDE_WKUP_CODE_LATCH_ES_MASK  (0x00200000U)
#define CSL_CONTROL_CORE_WKUP_PAD_SRCOMP_EAST_SIDE_WKUP_CODE_LATCH_ES_SHIFT  (21U)
#define CSL_CONTROL_CORE_WKUP_PAD_SRCOMP_EAST_SIDE_WKUP_CODE_LATCH_ES_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_SRCOMP_EAST_SIDE_WKUP_CODE_LATCH_ES_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_SRCOMP_EAST_SIDE_WKUP_CODE_UPDATE_ES_MASK  (0x00100000U)
#define CSL_CONTROL_CORE_WKUP_PAD_SRCOMP_EAST_SIDE_WKUP_CODE_UPDATE_ES_SHIFT  (20U)
#define CSL_CONTROL_CORE_WKUP_PAD_SRCOMP_EAST_SIDE_WKUP_CODE_UPDATE_ES_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_SRCOMP_EAST_SIDE_WKUP_CODE_UPDATE_ES_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_SRCOMP_EAST_SIDE_WKUP_SRCODE_READ_ES_MASK  (0x000FF000U)
#define CSL_CONTROL_CORE_WKUP_PAD_SRCOMP_EAST_SIDE_WKUP_SRCODE_READ_ES_SHIFT  (12U)
#define CSL_CONTROL_CORE_WKUP_PAD_SRCOMP_EAST_SIDE_WKUP_SRCODE_READ_ES_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_SRCOMP_EAST_SIDE_WKUP_SRCODE_READ_ES_MAX  (0x000000ffU)

#define CSL_CONTROL_CORE_WKUP_PAD_SRCOMP_EAST_SIDE_WKUP_DIVIDE_FACTOR_ES_MASK  (0x000007F0U)
#define CSL_CONTROL_CORE_WKUP_PAD_SRCOMP_EAST_SIDE_WKUP_DIVIDE_FACTOR_ES_SHIFT  (4U)
#define CSL_CONTROL_CORE_WKUP_PAD_SRCOMP_EAST_SIDE_WKUP_DIVIDE_FACTOR_ES_RESETVAL  (0x00000041U)
#define CSL_CONTROL_CORE_WKUP_PAD_SRCOMP_EAST_SIDE_WKUP_DIVIDE_FACTOR_ES_MAX  (0x0000007fU)

#define CSL_CONTROL_CORE_WKUP_PAD_SRCOMP_EAST_SIDE_WKUP_MULTIPLY_FACTOR_ES_MASK  (0x0000000EU)
#define CSL_CONTROL_CORE_WKUP_PAD_SRCOMP_EAST_SIDE_WKUP_MULTIPLY_FACTOR_ES_SHIFT  (1U)
#define CSL_CONTROL_CORE_WKUP_PAD_SRCOMP_EAST_SIDE_WKUP_MULTIPLY_FACTOR_ES_RESETVAL  (0x00000003U)
#define CSL_CONTROL_CORE_WKUP_PAD_SRCOMP_EAST_SIDE_WKUP_MULTIPLY_FACTOR_ES_MAX  (0x00000007U)

#define CSL_CONTROL_CORE_WKUP_PAD_SRCOMP_EAST_SIDE_WKUP_CODE_DISABLE_ES_MASK  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_PAD_SRCOMP_EAST_SIDE_WKUP_CODE_DISABLE_ES_SHIFT  (0U)
#define CSL_CONTROL_CORE_WKUP_PAD_SRCOMP_EAST_SIDE_WKUP_CODE_DISABLE_ES_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_PAD_SRCOMP_EAST_SIDE_WKUP_CODE_DISABLE_ES_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_SRCOMP_EAST_SIDE_WKUP_RESETVAL  (0x42000417U)

/* EFUSE_1 */

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_1_DDRDIFF_PTV_NORTH_SIDE_N5_MASK  (0x80000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_1_DDRDIFF_PTV_NORTH_SIDE_N5_SHIFT  (31U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_1_DDRDIFF_PTV_NORTH_SIDE_N5_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_1_DDRDIFF_PTV_NORTH_SIDE_N5_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_1_DDRDIFF_PTV_NORTH_SIDE_N4_MASK  (0x40000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_1_DDRDIFF_PTV_NORTH_SIDE_N4_SHIFT  (30U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_1_DDRDIFF_PTV_NORTH_SIDE_N4_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_1_DDRDIFF_PTV_NORTH_SIDE_N4_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_1_DDRDIFF_PTV_NORTH_SIDE_N3_MASK  (0x20000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_1_DDRDIFF_PTV_NORTH_SIDE_N3_SHIFT  (29U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_1_DDRDIFF_PTV_NORTH_SIDE_N3_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_1_DDRDIFF_PTV_NORTH_SIDE_N3_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_1_DDRDIFF_PTV_NORTH_SIDE_N2_MASK  (0x10000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_1_DDRDIFF_PTV_NORTH_SIDE_N2_SHIFT  (28U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_1_DDRDIFF_PTV_NORTH_SIDE_N2_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_1_DDRDIFF_PTV_NORTH_SIDE_N2_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_1_DDRDIFF_PTV_NORTH_SIDE_N1_MASK  (0x08000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_1_DDRDIFF_PTV_NORTH_SIDE_N1_SHIFT  (27U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_1_DDRDIFF_PTV_NORTH_SIDE_N1_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_1_DDRDIFF_PTV_NORTH_SIDE_N1_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_1_DDRDIFF_PTV_NORTH_SIDE_N0_MASK  (0x04000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_1_DDRDIFF_PTV_NORTH_SIDE_N0_SHIFT  (26U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_1_DDRDIFF_PTV_NORTH_SIDE_N0_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_1_DDRDIFF_PTV_NORTH_SIDE_N0_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_1_DDRDIFF_PTV_NORTH_SIDE_P5_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_1_DDRDIFF_PTV_NORTH_SIDE_P5_SHIFT  (25U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_1_DDRDIFF_PTV_NORTH_SIDE_P5_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_1_DDRDIFF_PTV_NORTH_SIDE_P5_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_1_DDRDIFF_PTV_NORTH_SIDE_P4_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_1_DDRDIFF_PTV_NORTH_SIDE_P4_SHIFT  (24U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_1_DDRDIFF_PTV_NORTH_SIDE_P4_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_1_DDRDIFF_PTV_NORTH_SIDE_P4_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_1_DDRDIFF_PTV_NORTH_SIDE_P3_MASK  (0x00800000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_1_DDRDIFF_PTV_NORTH_SIDE_P3_SHIFT  (23U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_1_DDRDIFF_PTV_NORTH_SIDE_P3_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_1_DDRDIFF_PTV_NORTH_SIDE_P3_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_1_DDRDIFF_PTV_NORTH_SIDE_P2_MASK  (0x00400000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_1_DDRDIFF_PTV_NORTH_SIDE_P2_SHIFT  (22U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_1_DDRDIFF_PTV_NORTH_SIDE_P2_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_1_DDRDIFF_PTV_NORTH_SIDE_P2_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_1_DDRDIFF_PTV_NORTH_SIDE_P1_MASK  (0x00200000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_1_DDRDIFF_PTV_NORTH_SIDE_P1_SHIFT  (21U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_1_DDRDIFF_PTV_NORTH_SIDE_P1_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_1_DDRDIFF_PTV_NORTH_SIDE_P1_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_1_DDRDIFF_PTV_NORTH_SIDE_P0_MASK  (0x00100000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_1_DDRDIFF_PTV_NORTH_SIDE_P0_SHIFT  (20U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_1_DDRDIFF_PTV_NORTH_SIDE_P0_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_1_DDRDIFF_PTV_NORTH_SIDE_P0_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_1_DDRDIFF_PTV_EAST_SIDE_N5_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_1_DDRDIFF_PTV_EAST_SIDE_N5_SHIFT  (19U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_1_DDRDIFF_PTV_EAST_SIDE_N5_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_1_DDRDIFF_PTV_EAST_SIDE_N5_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_1_DDRDIFF_PTV_EAST_SIDE_N4_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_1_DDRDIFF_PTV_EAST_SIDE_N4_SHIFT  (18U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_1_DDRDIFF_PTV_EAST_SIDE_N4_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_1_DDRDIFF_PTV_EAST_SIDE_N4_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_1_DDRDIFF_PTV_EAST_SIDE_N3_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_1_DDRDIFF_PTV_EAST_SIDE_N3_SHIFT  (17U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_1_DDRDIFF_PTV_EAST_SIDE_N3_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_1_DDRDIFF_PTV_EAST_SIDE_N3_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_1_DDRDIFF_PTV_EAST_SIDE_N2_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_1_DDRDIFF_PTV_EAST_SIDE_N2_SHIFT  (16U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_1_DDRDIFF_PTV_EAST_SIDE_N2_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_1_DDRDIFF_PTV_EAST_SIDE_N2_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_1_DDRDIFF_PTV_EAST_SIDE_N1_MASK  (0x00008000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_1_DDRDIFF_PTV_EAST_SIDE_N1_SHIFT  (15U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_1_DDRDIFF_PTV_EAST_SIDE_N1_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_1_DDRDIFF_PTV_EAST_SIDE_N1_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_1_DDRDIFF_PTV_EAST_SIDE_N0_MASK  (0x00004000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_1_DDRDIFF_PTV_EAST_SIDE_N0_SHIFT  (14U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_1_DDRDIFF_PTV_EAST_SIDE_N0_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_1_DDRDIFF_PTV_EAST_SIDE_N0_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_1_DDRDIFF_PTV_EAST_SIDE_P5_MASK  (0x00002000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_1_DDRDIFF_PTV_EAST_SIDE_P5_SHIFT  (13U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_1_DDRDIFF_PTV_EAST_SIDE_P5_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_1_DDRDIFF_PTV_EAST_SIDE_P5_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_1_DDRDIFF_PTV_EAST_SIDE_P4_MASK  (0x00001000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_1_DDRDIFF_PTV_EAST_SIDE_P4_SHIFT  (12U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_1_DDRDIFF_PTV_EAST_SIDE_P4_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_1_DDRDIFF_PTV_EAST_SIDE_P4_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_1_DDRDIFF_PTV_EAST_SIDE_P3_MASK  (0x00000800U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_1_DDRDIFF_PTV_EAST_SIDE_P3_SHIFT  (11U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_1_DDRDIFF_PTV_EAST_SIDE_P3_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_1_DDRDIFF_PTV_EAST_SIDE_P3_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_1_DDRDIFF_PTV_EAST_SIDE_P2_MASK  (0x00000400U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_1_DDRDIFF_PTV_EAST_SIDE_P2_SHIFT  (10U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_1_DDRDIFF_PTV_EAST_SIDE_P2_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_1_DDRDIFF_PTV_EAST_SIDE_P2_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_1_DDRDIFF_PTV_EAST_SIDE_P1_MASK  (0x00000200U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_1_DDRDIFF_PTV_EAST_SIDE_P1_SHIFT  (9U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_1_DDRDIFF_PTV_EAST_SIDE_P1_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_1_DDRDIFF_PTV_EAST_SIDE_P1_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_1_DDRDIFF_PTV_EAST_SIDE_P0_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_1_DDRDIFF_PTV_EAST_SIDE_P0_SHIFT  (8U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_1_DDRDIFF_PTV_EAST_SIDE_P0_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_1_DDRDIFF_PTV_EAST_SIDE_P0_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_1_RESETVAL              (0x00000000U)

/* EFUSE_2 */

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_2_DDRDIFF_PTV_SOUTH_SIDE_N5_MASK  (0x80000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_2_DDRDIFF_PTV_SOUTH_SIDE_N5_SHIFT  (31U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_2_DDRDIFF_PTV_SOUTH_SIDE_N5_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_2_DDRDIFF_PTV_SOUTH_SIDE_N5_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_2_DDRDIFF_PTV_SOUTH_SIDE_N4_MASK  (0x40000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_2_DDRDIFF_PTV_SOUTH_SIDE_N4_SHIFT  (30U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_2_DDRDIFF_PTV_SOUTH_SIDE_N4_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_2_DDRDIFF_PTV_SOUTH_SIDE_N4_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_2_DDRDIFF_PTV_SOUTH_SIDE_N3_MASK  (0x20000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_2_DDRDIFF_PTV_SOUTH_SIDE_N3_SHIFT  (29U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_2_DDRDIFF_PTV_SOUTH_SIDE_N3_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_2_DDRDIFF_PTV_SOUTH_SIDE_N3_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_2_DDRDIFF_PTV_SOUTH_SIDE_N2_MASK  (0x10000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_2_DDRDIFF_PTV_SOUTH_SIDE_N2_SHIFT  (28U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_2_DDRDIFF_PTV_SOUTH_SIDE_N2_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_2_DDRDIFF_PTV_SOUTH_SIDE_N2_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_2_DDRDIFF_PTV_SOUTH_SIDE_N1_MASK  (0x08000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_2_DDRDIFF_PTV_SOUTH_SIDE_N1_SHIFT  (27U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_2_DDRDIFF_PTV_SOUTH_SIDE_N1_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_2_DDRDIFF_PTV_SOUTH_SIDE_N1_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_2_DDRDIFF_PTV_SOUTH_SIDE_N0_MASK  (0x04000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_2_DDRDIFF_PTV_SOUTH_SIDE_N0_SHIFT  (26U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_2_DDRDIFF_PTV_SOUTH_SIDE_N0_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_2_DDRDIFF_PTV_SOUTH_SIDE_N0_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_2_DDRDIFF_PTV_SOUTH_SIDE_P5_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_2_DDRDIFF_PTV_SOUTH_SIDE_P5_SHIFT  (25U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_2_DDRDIFF_PTV_SOUTH_SIDE_P5_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_2_DDRDIFF_PTV_SOUTH_SIDE_P5_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_2_DDRDIFF_PTV_SOUTH_SIDE_P4_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_2_DDRDIFF_PTV_SOUTH_SIDE_P4_SHIFT  (24U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_2_DDRDIFF_PTV_SOUTH_SIDE_P4_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_2_DDRDIFF_PTV_SOUTH_SIDE_P4_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_2_DDRDIFF_PTV_SOUTH_SIDE_P3_MASK  (0x00800000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_2_DDRDIFF_PTV_SOUTH_SIDE_P3_SHIFT  (23U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_2_DDRDIFF_PTV_SOUTH_SIDE_P3_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_2_DDRDIFF_PTV_SOUTH_SIDE_P3_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_2_DDRDIFF_PTV_SOUTH_SIDE_P2_MASK  (0x00400000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_2_DDRDIFF_PTV_SOUTH_SIDE_P2_SHIFT  (22U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_2_DDRDIFF_PTV_SOUTH_SIDE_P2_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_2_DDRDIFF_PTV_SOUTH_SIDE_P2_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_2_DDRDIFF_PTV_SOUTH_SIDE_P1_MASK  (0x00200000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_2_DDRDIFF_PTV_SOUTH_SIDE_P1_SHIFT  (21U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_2_DDRDIFF_PTV_SOUTH_SIDE_P1_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_2_DDRDIFF_PTV_SOUTH_SIDE_P1_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_2_DDRDIFF_PTV_SOUTH_SIDE_P0_MASK  (0x00100000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_2_DDRDIFF_PTV_SOUTH_SIDE_P0_SHIFT  (20U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_2_DDRDIFF_PTV_SOUTH_SIDE_P0_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_2_DDRDIFF_PTV_SOUTH_SIDE_P0_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_2_DDRDIFF_PTV_WEST_SIDE_N5_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_2_DDRDIFF_PTV_WEST_SIDE_N5_SHIFT  (19U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_2_DDRDIFF_PTV_WEST_SIDE_N5_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_2_DDRDIFF_PTV_WEST_SIDE_N5_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_2_DDRDIFF_PTV_WEST_SIDE_N4_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_2_DDRDIFF_PTV_WEST_SIDE_N4_SHIFT  (18U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_2_DDRDIFF_PTV_WEST_SIDE_N4_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_2_DDRDIFF_PTV_WEST_SIDE_N4_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_2_DDRDIFF_PTV_WEST_SIDE_N3_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_2_DDRDIFF_PTV_WEST_SIDE_N3_SHIFT  (17U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_2_DDRDIFF_PTV_WEST_SIDE_N3_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_2_DDRDIFF_PTV_WEST_SIDE_N3_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_2_DDRDIFF_PTV_WEST_SIDE_N2_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_2_DDRDIFF_PTV_WEST_SIDE_N2_SHIFT  (16U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_2_DDRDIFF_PTV_WEST_SIDE_N2_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_2_DDRDIFF_PTV_WEST_SIDE_N2_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_2_DDRDIFF_PTV_WEST_SIDE_N1_MASK  (0x00008000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_2_DDRDIFF_PTV_WEST_SIDE_N1_SHIFT  (15U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_2_DDRDIFF_PTV_WEST_SIDE_N1_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_2_DDRDIFF_PTV_WEST_SIDE_N1_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_2_DDRDIFF_PTV_WEST_SIDE_N0_MASK  (0x00004000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_2_DDRDIFF_PTV_WEST_SIDE_N0_SHIFT  (14U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_2_DDRDIFF_PTV_WEST_SIDE_N0_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_2_DDRDIFF_PTV_WEST_SIDE_N0_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_2_DDRDIFF_PTV_WEST_SIDE_P5_MASK  (0x00002000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_2_DDRDIFF_PTV_WEST_SIDE_P5_SHIFT  (13U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_2_DDRDIFF_PTV_WEST_SIDE_P5_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_2_DDRDIFF_PTV_WEST_SIDE_P5_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_2_DDRDIFF_PTV_WEST_SIDE_P4_MASK  (0x00001000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_2_DDRDIFF_PTV_WEST_SIDE_P4_SHIFT  (12U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_2_DDRDIFF_PTV_WEST_SIDE_P4_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_2_DDRDIFF_PTV_WEST_SIDE_P4_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_2_DDRDIFF_PTV_WEST_SIDE_P3_MASK  (0x00000800U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_2_DDRDIFF_PTV_WEST_SIDE_P3_SHIFT  (11U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_2_DDRDIFF_PTV_WEST_SIDE_P3_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_2_DDRDIFF_PTV_WEST_SIDE_P3_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_2_DDRDIFF_PTV_WEST_SIDE_P2_MASK  (0x00000400U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_2_DDRDIFF_PTV_WEST_SIDE_P2_SHIFT  (10U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_2_DDRDIFF_PTV_WEST_SIDE_P2_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_2_DDRDIFF_PTV_WEST_SIDE_P2_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_2_DDRDIFF_PTV_WEST_SIDE_P1_MASK  (0x00000200U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_2_DDRDIFF_PTV_WEST_SIDE_P1_SHIFT  (9U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_2_DDRDIFF_PTV_WEST_SIDE_P1_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_2_DDRDIFF_PTV_WEST_SIDE_P1_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_2_DDRDIFF_PTV_WEST_SIDE_P0_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_2_DDRDIFF_PTV_WEST_SIDE_P0_SHIFT  (8U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_2_DDRDIFF_PTV_WEST_SIDE_P0_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_2_DDRDIFF_PTV_WEST_SIDE_P0_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_2_RESETVAL              (0x00000000U)

/* EFUSE_3 */

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_3_DDRSE_PTV_NORTH_SIDE_N5_MASK  (0x80000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_3_DDRSE_PTV_NORTH_SIDE_N5_SHIFT  (31U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_3_DDRSE_PTV_NORTH_SIDE_N5_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_3_DDRSE_PTV_NORTH_SIDE_N5_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_3_DDRSE_PTV_NORTH_SIDE_N4_MASK  (0x40000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_3_DDRSE_PTV_NORTH_SIDE_N4_SHIFT  (30U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_3_DDRSE_PTV_NORTH_SIDE_N4_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_3_DDRSE_PTV_NORTH_SIDE_N4_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_3_DDRSE_PTV_NORTH_SIDE_N3_MASK  (0x20000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_3_DDRSE_PTV_NORTH_SIDE_N3_SHIFT  (29U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_3_DDRSE_PTV_NORTH_SIDE_N3_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_3_DDRSE_PTV_NORTH_SIDE_N3_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_3_DDRSE_PTV_NORTH_SIDE_N2_MASK  (0x10000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_3_DDRSE_PTV_NORTH_SIDE_N2_SHIFT  (28U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_3_DDRSE_PTV_NORTH_SIDE_N2_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_3_DDRSE_PTV_NORTH_SIDE_N2_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_3_DDRSE_PTV_NORTH_SIDE_N1_MASK  (0x08000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_3_DDRSE_PTV_NORTH_SIDE_N1_SHIFT  (27U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_3_DDRSE_PTV_NORTH_SIDE_N1_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_3_DDRSE_PTV_NORTH_SIDE_N1_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_3_DDRSE_PTV_NORTH_SIDE_N0_MASK  (0x04000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_3_DDRSE_PTV_NORTH_SIDE_N0_SHIFT  (26U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_3_DDRSE_PTV_NORTH_SIDE_N0_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_3_DDRSE_PTV_NORTH_SIDE_N0_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_3_DDRSE_PTV_NORTH_SIDE_P5_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_3_DDRSE_PTV_NORTH_SIDE_P5_SHIFT  (25U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_3_DDRSE_PTV_NORTH_SIDE_P5_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_3_DDRSE_PTV_NORTH_SIDE_P5_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_3_DDRSE_PTV_NORTH_SIDE_P4_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_3_DDRSE_PTV_NORTH_SIDE_P4_SHIFT  (24U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_3_DDRSE_PTV_NORTH_SIDE_P4_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_3_DDRSE_PTV_NORTH_SIDE_P4_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_3_DDRSE_PTV_NORTH_SIDE_P3_MASK  (0x00800000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_3_DDRSE_PTV_NORTH_SIDE_P3_SHIFT  (23U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_3_DDRSE_PTV_NORTH_SIDE_P3_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_3_DDRSE_PTV_NORTH_SIDE_P3_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_3_DDRSE_PTV_NORTH_SIDE_P2_MASK  (0x00400000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_3_DDRSE_PTV_NORTH_SIDE_P2_SHIFT  (22U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_3_DDRSE_PTV_NORTH_SIDE_P2_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_3_DDRSE_PTV_NORTH_SIDE_P2_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_3_DDRSE_PTV_NORTH_SIDE_P1_MASK  (0x00200000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_3_DDRSE_PTV_NORTH_SIDE_P1_SHIFT  (21U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_3_DDRSE_PTV_NORTH_SIDE_P1_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_3_DDRSE_PTV_NORTH_SIDE_P1_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_3_DDRSE_PTV_NORTH_SIDE_P0_MASK  (0x00100000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_3_DDRSE_PTV_NORTH_SIDE_P0_SHIFT  (20U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_3_DDRSE_PTV_NORTH_SIDE_P0_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_3_DDRSE_PTV_NORTH_SIDE_P0_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_3_DDRSE_PTV_EAST_SIDE_N5_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_3_DDRSE_PTV_EAST_SIDE_N5_SHIFT  (19U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_3_DDRSE_PTV_EAST_SIDE_N5_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_3_DDRSE_PTV_EAST_SIDE_N5_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_3_DDRSE_PTV_EAST_SIDE_N4_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_3_DDRSE_PTV_EAST_SIDE_N4_SHIFT  (18U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_3_DDRSE_PTV_EAST_SIDE_N4_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_3_DDRSE_PTV_EAST_SIDE_N4_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_3_DDRSE_PTV_EAST_SIDE_N3_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_3_DDRSE_PTV_EAST_SIDE_N3_SHIFT  (17U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_3_DDRSE_PTV_EAST_SIDE_N3_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_3_DDRSE_PTV_EAST_SIDE_N3_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_3_DDRSE_PTV_EAST_SIDE_N2_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_3_DDRSE_PTV_EAST_SIDE_N2_SHIFT  (16U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_3_DDRSE_PTV_EAST_SIDE_N2_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_3_DDRSE_PTV_EAST_SIDE_N2_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_3_DDRSE_PTV_EAST_SIDE_N1_MASK  (0x00008000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_3_DDRSE_PTV_EAST_SIDE_N1_SHIFT  (15U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_3_DDRSE_PTV_EAST_SIDE_N1_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_3_DDRSE_PTV_EAST_SIDE_N1_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_3_DDRSE_PTV_EAST_SIDE_N0_MASK  (0x00004000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_3_DDRSE_PTV_EAST_SIDE_N0_SHIFT  (14U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_3_DDRSE_PTV_EAST_SIDE_N0_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_3_DDRSE_PTV_EAST_SIDE_N0_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_3_DDRSE_PTV_EAST_SIDE_P5_MASK  (0x00002000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_3_DDRSE_PTV_EAST_SIDE_P5_SHIFT  (13U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_3_DDRSE_PTV_EAST_SIDE_P5_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_3_DDRSE_PTV_EAST_SIDE_P5_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_3_DDRSE_PTV_EAST_SIDE_P4_MASK  (0x00001000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_3_DDRSE_PTV_EAST_SIDE_P4_SHIFT  (12U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_3_DDRSE_PTV_EAST_SIDE_P4_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_3_DDRSE_PTV_EAST_SIDE_P4_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_3_DDRSE_PTV_EAST_SIDE_P3_MASK  (0x00000800U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_3_DDRSE_PTV_EAST_SIDE_P3_SHIFT  (11U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_3_DDRSE_PTV_EAST_SIDE_P3_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_3_DDRSE_PTV_EAST_SIDE_P3_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_3_DDRSE_PTV_EAST_SIDE_P2_MASK  (0x00000400U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_3_DDRSE_PTV_EAST_SIDE_P2_SHIFT  (10U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_3_DDRSE_PTV_EAST_SIDE_P2_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_3_DDRSE_PTV_EAST_SIDE_P2_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_3_DDRSE_PTV_EAST_SIDE_P1_MASK  (0x00000200U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_3_DDRSE_PTV_EAST_SIDE_P1_SHIFT  (9U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_3_DDRSE_PTV_EAST_SIDE_P1_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_3_DDRSE_PTV_EAST_SIDE_P1_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_3_DDRSE_PTV_EAST_SIDE_P0_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_3_DDRSE_PTV_EAST_SIDE_P0_SHIFT  (8U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_3_DDRSE_PTV_EAST_SIDE_P0_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_3_DDRSE_PTV_EAST_SIDE_P0_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_3_RESETVAL              (0x00000000U)

/* EFUSE_4 */

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_4_DDRSE_PTV_SOUTH_SIDE_N5_MASK  (0x80000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_4_DDRSE_PTV_SOUTH_SIDE_N5_SHIFT  (31U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_4_DDRSE_PTV_SOUTH_SIDE_N5_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_4_DDRSE_PTV_SOUTH_SIDE_N5_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_4_DDRSE_PTV_SOUTH_SIDE_N4_MASK  (0x40000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_4_DDRSE_PTV_SOUTH_SIDE_N4_SHIFT  (30U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_4_DDRSE_PTV_SOUTH_SIDE_N4_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_4_DDRSE_PTV_SOUTH_SIDE_N4_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_4_DDRSE_PTV_SOUTH_SIDE_N3_MASK  (0x20000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_4_DDRSE_PTV_SOUTH_SIDE_N3_SHIFT  (29U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_4_DDRSE_PTV_SOUTH_SIDE_N3_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_4_DDRSE_PTV_SOUTH_SIDE_N3_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_4_DDRSE_PTV_SOUTH_SIDE_N2_MASK  (0x10000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_4_DDRSE_PTV_SOUTH_SIDE_N2_SHIFT  (28U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_4_DDRSE_PTV_SOUTH_SIDE_N2_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_4_DDRSE_PTV_SOUTH_SIDE_N2_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_4_DDRSE_PTV_SOUTH_SIDE_N1_MASK  (0x08000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_4_DDRSE_PTV_SOUTH_SIDE_N1_SHIFT  (27U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_4_DDRSE_PTV_SOUTH_SIDE_N1_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_4_DDRSE_PTV_SOUTH_SIDE_N1_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_4_DDRSE_PTV_SOUTH_SIDE_N0_MASK  (0x04000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_4_DDRSE_PTV_SOUTH_SIDE_N0_SHIFT  (26U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_4_DDRSE_PTV_SOUTH_SIDE_N0_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_4_DDRSE_PTV_SOUTH_SIDE_N0_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_4_DDRSE_PTV_SOUTH_SIDE_P5_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_4_DDRSE_PTV_SOUTH_SIDE_P5_SHIFT  (25U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_4_DDRSE_PTV_SOUTH_SIDE_P5_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_4_DDRSE_PTV_SOUTH_SIDE_P5_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_4_DDRSE_PTV_SOUTH_SIDE_P4_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_4_DDRSE_PTV_SOUTH_SIDE_P4_SHIFT  (24U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_4_DDRSE_PTV_SOUTH_SIDE_P4_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_4_DDRSE_PTV_SOUTH_SIDE_P4_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_4_DDRSE_PTV_SOUTH_SIDE_P3_MASK  (0x00800000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_4_DDRSE_PTV_SOUTH_SIDE_P3_SHIFT  (23U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_4_DDRSE_PTV_SOUTH_SIDE_P3_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_4_DDRSE_PTV_SOUTH_SIDE_P3_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_4_DDRSE_PTV_SOUTH_SIDE_P2_MASK  (0x00400000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_4_DDRSE_PTV_SOUTH_SIDE_P2_SHIFT  (22U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_4_DDRSE_PTV_SOUTH_SIDE_P2_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_4_DDRSE_PTV_SOUTH_SIDE_P2_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_4_DDRSE_PTV_SOUTH_SIDE_P1_MASK  (0x00200000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_4_DDRSE_PTV_SOUTH_SIDE_P1_SHIFT  (21U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_4_DDRSE_PTV_SOUTH_SIDE_P1_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_4_DDRSE_PTV_SOUTH_SIDE_P1_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_4_DDRSE_PTV_SOUTH_SIDE_P0_MASK  (0x00100000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_4_DDRSE_PTV_SOUTH_SIDE_P0_SHIFT  (20U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_4_DDRSE_PTV_SOUTH_SIDE_P0_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_4_DDRSE_PTV_SOUTH_SIDE_P0_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_4_DDRSE_PTV_WEST_SIDE_N5_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_4_DDRSE_PTV_WEST_SIDE_N5_SHIFT  (19U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_4_DDRSE_PTV_WEST_SIDE_N5_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_4_DDRSE_PTV_WEST_SIDE_N5_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_4_DDRSE_PTV_WEST_SIDE_N4_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_4_DDRSE_PTV_WEST_SIDE_N4_SHIFT  (18U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_4_DDRSE_PTV_WEST_SIDE_N4_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_4_DDRSE_PTV_WEST_SIDE_N4_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_4_DDRSE_PTV_WEST_SIDE_N3_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_4_DDRSE_PTV_WEST_SIDE_N3_SHIFT  (17U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_4_DDRSE_PTV_WEST_SIDE_N3_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_4_DDRSE_PTV_WEST_SIDE_N3_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_4_DDRSE_PTV_WEST_SIDE_N2_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_4_DDRSE_PTV_WEST_SIDE_N2_SHIFT  (16U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_4_DDRSE_PTV_WEST_SIDE_N2_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_4_DDRSE_PTV_WEST_SIDE_N2_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_4_DDRSE_PTV_WEST_SIDE_N1_MASK  (0x00008000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_4_DDRSE_PTV_WEST_SIDE_N1_SHIFT  (15U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_4_DDRSE_PTV_WEST_SIDE_N1_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_4_DDRSE_PTV_WEST_SIDE_N1_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_4_DDRSE_PTV_WEST_SIDE_N0_MASK  (0x00004000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_4_DDRSE_PTV_WEST_SIDE_N0_SHIFT  (14U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_4_DDRSE_PTV_WEST_SIDE_N0_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_4_DDRSE_PTV_WEST_SIDE_N0_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_4_DDRSE_PTV_WEST_SIDE_P5_MASK  (0x00002000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_4_DDRSE_PTV_WEST_SIDE_P5_SHIFT  (13U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_4_DDRSE_PTV_WEST_SIDE_P5_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_4_DDRSE_PTV_WEST_SIDE_P5_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_4_DDRSE_PTV_WEST_SIDE_P4_MASK  (0x00001000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_4_DDRSE_PTV_WEST_SIDE_P4_SHIFT  (12U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_4_DDRSE_PTV_WEST_SIDE_P4_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_4_DDRSE_PTV_WEST_SIDE_P4_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_4_DDRSE_PTV_WEST_SIDE_P3_MASK  (0x00000800U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_4_DDRSE_PTV_WEST_SIDE_P3_SHIFT  (11U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_4_DDRSE_PTV_WEST_SIDE_P3_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_4_DDRSE_PTV_WEST_SIDE_P3_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_4_DDRSE_PTV_WEST_SIDE_P2_MASK  (0x00000400U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_4_DDRSE_PTV_WEST_SIDE_P2_SHIFT  (10U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_4_DDRSE_PTV_WEST_SIDE_P2_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_4_DDRSE_PTV_WEST_SIDE_P2_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_4_DDRSE_PTV_WEST_SIDE_P1_MASK  (0x00000200U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_4_DDRSE_PTV_WEST_SIDE_P1_SHIFT  (9U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_4_DDRSE_PTV_WEST_SIDE_P1_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_4_DDRSE_PTV_WEST_SIDE_P1_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_4_DDRSE_PTV_WEST_SIDE_P0_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_4_DDRSE_PTV_WEST_SIDE_P0_SHIFT  (8U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_4_DDRSE_PTV_WEST_SIDE_P0_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_4_DDRSE_PTV_WEST_SIDE_P0_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_4_RESETVAL              (0x00000000U)

/* EFUSE_13 */

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_13_SDIO1833_PTV_N5_MASK  (0x80000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_13_SDIO1833_PTV_N5_SHIFT  (31U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_13_SDIO1833_PTV_N5_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_13_SDIO1833_PTV_N5_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_13_SDIO1833_PTV_N4_MASK  (0x40000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_13_SDIO1833_PTV_N4_SHIFT  (30U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_13_SDIO1833_PTV_N4_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_13_SDIO1833_PTV_N4_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_13_SDIO1833_PTV_N3_MASK  (0x20000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_13_SDIO1833_PTV_N3_SHIFT  (29U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_13_SDIO1833_PTV_N3_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_13_SDIO1833_PTV_N3_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_13_SDIO1833_PTV_N2_MASK  (0x10000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_13_SDIO1833_PTV_N2_SHIFT  (28U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_13_SDIO1833_PTV_N2_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_13_SDIO1833_PTV_N2_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_13_SDIO1833_PTV_N1_MASK  (0x08000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_13_SDIO1833_PTV_N1_SHIFT  (27U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_13_SDIO1833_PTV_N1_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_13_SDIO1833_PTV_N1_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_13_SDIO1833_PTV_N0_MASK  (0x04000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_13_SDIO1833_PTV_N0_SHIFT  (26U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_13_SDIO1833_PTV_N0_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_13_SDIO1833_PTV_N0_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_13_SDIO1833_PTV_P5_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_13_SDIO1833_PTV_P5_SHIFT  (25U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_13_SDIO1833_PTV_P5_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_13_SDIO1833_PTV_P5_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_13_SDIO1833_PTV_P4_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_13_SDIO1833_PTV_P4_SHIFT  (24U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_13_SDIO1833_PTV_P4_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_13_SDIO1833_PTV_P4_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_13_SDIO1833_PTV_P3_MASK  (0x00800000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_13_SDIO1833_PTV_P3_SHIFT  (23U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_13_SDIO1833_PTV_P3_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_13_SDIO1833_PTV_P3_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_13_SDIO1833_PTV_P2_MASK  (0x00400000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_13_SDIO1833_PTV_P2_SHIFT  (22U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_13_SDIO1833_PTV_P2_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_13_SDIO1833_PTV_P2_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_13_SDIO1833_PTV_P1_MASK  (0x00200000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_13_SDIO1833_PTV_P1_SHIFT  (21U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_13_SDIO1833_PTV_P1_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_13_SDIO1833_PTV_P1_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_13_SDIO1833_PTV_P0_MASK  (0x00100000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_13_SDIO1833_PTV_P0_SHIFT  (20U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_13_SDIO1833_PTV_P0_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_13_SDIO1833_PTV_P0_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_PAD_EFUSE_13_RESETVAL             (0x00000000U)

#ifdef __cplusplus
}
#endif
#endif
