{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "75b0b0ca",
   "metadata": {},
   "source": [
    "# Chapter 3: Operators and Expressions"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "8de4109c",
   "metadata": {},
   "source": [
    "## Overview\n",
    "\n",
    "SystemVerilog provides a rich set of operators for performing various operations on data. Understanding these operators and their precedence is crucial for writing efficient and correct SystemVerilog code. This chapter covers all major operator categories with practical examples."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "e6ff976d",
   "metadata": {},
   "source": [
    "## Arithmetic Operators\n",
    "\n",
    "Arithmetic operators perform mathematical operations on numeric values."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "2462327e",
   "metadata": {},
   "source": [
    "### Basic Arithmetic Operators\n",
    "\n",
    "| Operator | Description | Example |\n",
    "|----------|-------------|---------|\n",
    "| `+` | Addition | `a + b` |\n",
    "| `-` | Subtraction | `a - b` |\n",
    "| `*` | Multiplication | `a * b` |\n",
    "| `/` | Division | `a / b` |\n",
    "| `%` | Modulus | `a % b` |\n",
    "| `**` | Exponentiation | `a ** b` |"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "7ad15a94",
   "metadata": {},
   "source": [
    "### Examples\n",
    "\n",
    "```systemverilog\n",
    "module arithmetic_example;\n",
    "    logic [7:0] a = 8'd25;\n",
    "    logic [7:0] b = 8'd5;\n",
    "    logic [15:0] result;\n",
    "    \n",
    "    initial begin\n",
    "        result = a + b;     // result = 30\n",
    "        result = a - b;     // result = 20\n",
    "        result = a * b;     // result = 125\n",
    "        result = a / b;     // result = 5\n",
    "        result = a % b;     // result = 0 (25 % 5)\n",
    "        result = a ** 2;    // result = 625 (25^2)\n",
    "        \n",
    "        // Signed arithmetic\n",
    "        logic signed [7:0] x = -8'd10;\n",
    "        logic signed [7:0] y = 8'd3;\n",
    "        logic signed [15:0] signed_result;\n",
    "        \n",
    "        signed_result = x + y;  // -7\n",
    "        signed_result = x / y;  // -3 (truncated toward zero)\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "7eb69c85",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Docker Compose Output:\n",
      "================================================================================\n",
      "make: Entering directory '/work/obj_dir'\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o\n",
      "/usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_vcd_c.o\n",
      "/usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "verilated_timing.o /usr/local/share/verilator/include/verilated_timing.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp\n",
      "python3 /usr/local/share/verilator/bin/verilator_includer\n",
      "-DVL_INCLUDE_OPT=include Varithmetic_example_testbench.cpp\n",
      "Varithmetic_example_testbench___024root__DepSet_he18eae00__0.cpp\n",
      "Varithmetic_example_testbench___024root__DepSet_hd9f241cd__0.cpp\n",
      "Varithmetic_example_testbench__main.cpp\n",
      "Varithmetic_example_testbench__Trace__0.cpp\n",
      "Varithmetic_example_testbench__ConstPool_0.cpp\n",
      "Varithmetic_example_testbench___024root__Slow.cpp\n",
      "Varithmetic_example_testbench___024root__DepSet_hd9f241cd__0__Slow.cpp\n",
      "Varithmetic_example_testbench__Syms.cpp\n",
      "Varithmetic_example_testbench__Trace__0__Slow.cpp\n",
      "Varithmetic_example_testbench__TraceDecls__0__Slow.cpp >\n",
      "Varithmetic_example_testbench__ALL.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "Varithmetic_example_testbench__ALL.o Varithmetic_example_testbench__ALL.cpp\n",
      "echo \"\" > Varithmetic_example_testbench__ALL.verilator_deplist.tmp\n",
      "g++    verilated.o verilated_vcd_c.o verilated_timing.o verilated_threads.o\n",
      "Varithmetic_example_testbench__ALL.a    -pthread -lpthread -latomic   -o\n",
      "Varithmetic_example_testbench\n",
      "rm Varithmetic_example_testbench__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/work/obj_dir'\n",
      "- V e r i l a t i o n   R e p o r t: Verilator 5.036 2025-04-27 rev v5.036\n",
      "- Verilator: Built from 0.037 MB sources in 3 modules, into 0.038 MB in 11 C++\n",
      "files needing 0.000 MB\n",
      "- Verilator: Walltime 27.134 s (elab=0.001, cvt=0.065, bld=26.853); cpu 0.037 s\n",
      "on 1 threads; alloced 20.176 MB\n",
      "\n",
      "a =  25\n",
      "b =   5\n",
      "a + b =    30\n",
      "a - b =    20\n",
      "a * b =   125\n",
      "a / b =     5\n",
      "a % b =     0\n",
      "a ** 2 =   625\n",
      "\n",
      "x =  -10\n",
      "y =    3\n",
      "x + y =     -7\n",
      "x / y =     -3\n",
      "\n",
      "- arithmetic_example_testbench.sv:12: Verilog $finish\n",
      "- S i m u l a t i o n   R e p o r t: Verilator 5.036 2025-04-27\n",
      "- Verilator: $finish at 20ps; walltime 0.004 s; speed 11.060 ns/s\n",
      "- Verilator: cpu 0.002 s on 1 threads; alloced 25 MB\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_3_examples/arithmetic_example/obj_dir directory...\n",
      "Chapter_3_examples/arithmetic_example/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 2,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "run_docker_compose(\"Chapter_3_examples/arithmetic_example/\")\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "de8b7572",
   "metadata": {},
   "source": [
    "### Important Notes\n",
    "- Division by zero results in 'x' (unknown)\n",
    "- Integer division truncates toward zero\n",
    "- Modulus result has the same sign as the first operand"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "7d9e88ec",
   "metadata": {},
   "source": [
    "## Logical and Bitwise Operators"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "57b67b97",
   "metadata": {},
   "source": [
    "### Logical Operators\n",
    "\n",
    "Logical operators work on entire expressions and return 1-bit results.\n",
    "\n",
    "| Operator | Description | Example |\n",
    "|----------|-------------|---------|\n",
    "| `&&` | Logical AND | `(a > 0) && (b < 10)` |\n",
    "| `\\|\\|` | Logical OR | `(a == 0) \\|\\| (b == 0)` |\n",
    "| `!` | Logical NOT | `!(a == b)` |"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "dbeb5554",
   "metadata": {},
   "source": [
    "### Bitwise Operators\n",
    "\n",
    "Bitwise operators work on individual bits of operands.\n",
    "\n",
    "| Operator | Description | Example |\n",
    "|----------|-------------|---------|\n",
    "| `&` | Bitwise AND | `a & b` |\n",
    "| `\\|` | Bitwise OR | `a \\| b` |\n",
    "| `^` | Bitwise XOR | `a ^ b` |\n",
    "| `~` | Bitwise NOT | `~a` |\n",
    "| `~&` | Bitwise NAND | `~&a` or `~(a & b)` |\n",
    "| `~\\|` | Bitwise NOR | `~\\|a` or `~(a \\| b)` |\n",
    "| `~^` or `^~` | Bitwise XNOR | `~^a` or `a ~^ b` |"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "901f91c7",
   "metadata": {},
   "source": [
    "### Examples\n",
    "\n",
    "```systemverilog\n",
    "module logical_bitwise_example;\n",
    "    logic [3:0] a = 4'b1010;\n",
    "    logic [3:0] b = 4'b1100;\n",
    "    logic [3:0] result;\n",
    "    logic logical_result;\n",
    "    \n",
    "    initial begin\n",
    "        // Bitwise operations\n",
    "        result = a & b;     // 4'b1000\n",
    "        result = a | b;     // 4'b1110\n",
    "        result = a ^ b;     // 4'b0110\n",
    "        result = ~a;        // 4'b0101\n",
    "        result = ~&a;       // 1'b1 (NAND of all bits)\n",
    "        \n",
    "        // Logical operations\n",
    "        logical_result = (a > 0) && (b > 0);  // 1'b1\n",
    "        logical_result = (a == 0) || (b == 0); // 1'b0\n",
    "        logical_result = !(a == b);            // 1'b1\n",
    "        \n",
    "        $display(\"a = %b, b = %b\", a, b);\n",
    "        $display(\"a & b = %b\", a & b);\n",
    "        $display(\"a | b = %b\", a | b);\n",
    "        $display(\"a ^ b = %b\", a ^ b);\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "dd662827",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Docker Compose Output:\n",
      "================================================================================\n",
      "make: Entering directory '/work/obj_dir'\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o\n",
      "/usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_vcd_c.o\n",
      "/usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "verilated_timing.o /usr/local/share/verilator/include/verilated_timing.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp\n",
      "python3 /usr/local/share/verilator/bin/verilator_includer\n",
      "-DVL_INCLUDE_OPT=include Vbitwise_example_testbench.cpp\n",
      "Vbitwise_example_testbench___024root__DepSet_h2209eb68__0.cpp\n",
      "Vbitwise_example_testbench___024root__DepSet_h0cfe163c__0.cpp\n",
      "Vbitwise_example_testbench__main.cpp Vbitwise_example_testbench__Trace__0.cpp\n",
      "Vbitwise_example_testbench__ConstPool_0.cpp\n",
      "Vbitwise_example_testbench___024root__Slow.cpp\n",
      "Vbitwise_example_testbench___024root__DepSet_h0cfe163c__0__Slow.cpp\n",
      "Vbitwise_example_testbench__Syms.cpp\n",
      "Vbitwise_example_testbench__Trace__0__Slow.cpp\n",
      "Vbitwise_example_testbench__TraceDecls__0__Slow.cpp >\n",
      "Vbitwise_example_testbench__ALL.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "Vbitwise_example_testbench__ALL.o Vbitwise_example_testbench__ALL.cpp\n",
      "echo \"\" > Vbitwise_example_testbench__ALL.verilator_deplist.tmp\n",
      "g++    verilated.o verilated_vcd_c.o verilated_timing.o verilated_threads.o\n",
      "Vbitwise_example_testbench__ALL.a    -pthread -lpthread -latomic   -o\n",
      "Vbitwise_example_testbench\n",
      "rm Vbitwise_example_testbench__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/work/obj_dir'\n",
      "- V e r i l a t i o n   R e p o r t: Verilator 5.036 2025-04-27 rev v5.036\n",
      "- Verilator: Built from 0.037 MB sources in 3 modules, into 0.039 MB in 11 C++\n",
      "files needing 0.000 MB\n",
      "- Verilator: Walltime 25.406 s (elab=0.001, cvt=0.049, bld=25.141); cpu 0.037 s\n",
      "on 1 threads; alloced 20.180 MB\n",
      "\n",
      "Hello from logical bitwise testbench!\n",
      "Testing logical and bitwise operations...\n",
      "\n",
      "Starting logical and bitwise operations...\n",
      "Initial values: a = 1010, b = 1100\n",
      "\n",
      "a = 1010\n",
      "b = 1100\n",
      "a & b = 1000 (bitwise AND)\n",
      "a | b = 1110 (bitwise OR)\n",
      "a ^ b = 0110 (bitwise XOR)\n",
      "~a = 0101 (bitwise NOT)\n",
      "~&a = 0001 (reduction NAND)\n",
      "\n",
      "(a > 0) && (b > 0) = 1 (logical AND)\n",
      "(a == 0) || (b == 0) = 0 (logical OR)\n",
      "!(a == b) = 1 (logical NOT)\n",
      "\n",
      "All operations completed successfully!\n",
      "\n",
      "- bitwise_example_testbench.sv:20: Verilog $finish\n",
      "- S i m u l a t i o n   R e p o r t: Verilator 5.036 2025-04-27\n",
      "- Verilator: $finish at 11ps; walltime 0.003 s; speed 9.811 ns/s\n",
      "- Verilator: cpu 0.001 s on 1 threads; alloced 25 MB\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_3_examples/bitwise_example/obj_dir directory...\n",
      "Chapter_3_examples/bitwise_example/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 7,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "run_docker_compose(\"Chapter_3_examples/bitwise_example/\")\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "43c7dfcb",
   "metadata": {},
   "source": [
    "## Reduction Operators\n",
    "\n",
    "Reduction operators perform operations across all bits of a single operand, returning a 1-bit result.\n",
    "\n",
    "| Operator | Description | Equivalent |\n",
    "|----------|-------------|------------|\n",
    "| `&` | Reduction AND | `&a` = `a[0] & a[1] & ... & a[n]` |\n",
    "| `\\|` | Reduction OR | `\\|a` = `a[0] \\| a[1] \\| ... \\| a[n]` |\n",
    "| `^` | Reduction XOR | `^a` = `a[0] ^ a[1] ^ ... ^ a[n]` |\n",
    "| `~&` | Reduction NAND | `~(&a)` |\n",
    "| `~\\|` | Reduction NOR | `~(\\|a)` |\n",
    "| `~^` or `^~` | Reduction XNOR | `~(^a)` |"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "94f1342f",
   "metadata": {},
   "source": [
    "### Examples\n",
    "\n",
    "```systemverilog\n",
    "module reduction_example;\n",
    "    logic [7:0] data = 8'b11010010;\n",
    "    logic result;\n",
    "    \n",
    "    initial begin\n",
    "        result = &data;   // 1'b0 (not all bits are 1)\n",
    "        result = |data;   // 1'b1 (at least one bit is 1)\n",
    "        result = ^data;   // 1'b1 (odd number of 1s - parity)\n",
    "        result = ~&data;  // 1'b1 (NAND - not all bits are 1)\n",
    "        result = ~|data;  // 1'b0 (NOR - not all bits are 0)\n",
    "        result = ~^data;  // 1'b0 (XNOR - even parity)\n",
    "        \n",
    "        $display(\"data = %b\", data);\n",
    "        $display(\"&data = %b (AND reduction)\", &data);\n",
    "        $display(\"|data = %b (OR reduction)\", |data);\n",
    "        $display(\"^data = %b (XOR reduction - parity)\", ^data);\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "1af6e544",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Docker Compose Output:\n",
      "================================================================================\n",
      "make: Entering directory '/work/obj_dir'\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o\n",
      "/usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_vcd_c.o\n",
      "/usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "verilated_timing.o /usr/local/share/verilator/include/verilated_timing.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp\n",
      "python3 /usr/local/share/verilator/bin/verilator_includer\n",
      "-DVL_INCLUDE_OPT=include Vreduction_example_testbench.cpp\n",
      "Vreduction_example_testbench___024root__DepSet_h84669c16__0.cpp\n",
      "Vreduction_example_testbench___024root__DepSet_h97080791__0.cpp\n",
      "Vreduction_example_testbench__main.cpp\n",
      "Vreduction_example_testbench__Trace__0.cpp\n",
      "Vreduction_example_testbench__ConstPool_0.cpp\n",
      "Vreduction_example_testbench___024root__Slow.cpp\n",
      "Vreduction_example_testbench___024root__DepSet_h97080791__0__Slow.cpp\n",
      "Vreduction_example_testbench__Syms.cpp\n",
      "Vreduction_example_testbench__Trace__0__Slow.cpp\n",
      "Vreduction_example_testbench__TraceDecls__0__Slow.cpp >\n",
      "Vreduction_example_testbench__ALL.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "Vreduction_example_testbench__ALL.o Vreduction_example_testbench__ALL.cpp\n",
      "echo \"\" > Vreduction_example_testbench__ALL.verilator_deplist.tmp\n",
      "g++    verilated.o verilated_vcd_c.o verilated_timing.o verilated_threads.o\n",
      "Vreduction_example_testbench__ALL.a    -pthread -lpthread -latomic   -o\n",
      "Vreduction_example_testbench\n",
      "rm Vreduction_example_testbench__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/work/obj_dir'\n",
      "- V e r i l a t i o n   R e p o r t: Verilator 5.036 2025-04-27 rev v5.036\n",
      "- Verilator: Built from 0.038 MB sources in 3 modules, into 0.043 MB in 11 C++\n",
      "files needing 0.000 MB\n",
      "- Verilator: Walltime 26.275 s (elab=0.000, cvt=0.037, bld=26.077); cpu 0.025 s\n",
      "on 1 threads; alloced 20.180 MB\n",
      "\n",
      "Starting reduction operations...\n",
      "Input data: 11010010 (decimal 210)\n",
      "Bit count analysis:           4 ones,           4 zeros\n",
      "\n",
      "&data = 0 (AND reduction - all bits 1?)\n",
      "|data = 1 (OR reduction - any bit 1?)\n",
      "^data = 0 (XOR reduction - odd parity?)\n",
      "~&data = 1 (NAND reduction - not all bits 1?)\n",
      "~|data = 0 (NOR reduction - all bits 0?)\n",
      "~^data = 1 (XNOR reduction - even parity?)\n",
      "\n",
      "=== Testing with different patterns ===\n",
      "All 1s (11111111): &=1 |=1 ^=0\n",
      "All 0s (00000000): &=0 |=0 ^=0\n",
      "Single 1 (00000001): &=0 |=1 ^=1\n",
      "Even 1s (11000011): &=0 |=1 ^=0\n",
      "\n",
      "All reduction operations completed successfully!\n",
      "\n",
      "- reduction_example_testbench.sv:17: Verilog $finish\n",
      "- S i m u l a t i o n   R e p o r t: Verilator 5.036 2025-04-27\n",
      "- Verilator: $finish at 20ps; walltime 0.018 s; speed 9.462 ns/s\n",
      "- Verilator: cpu 0.002 s on 1 threads; alloced 25 MB\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_3_examples/reduction_example/obj_dir directory...\n",
      "Chapter_3_examples/reduction_example/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 14,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "run_docker_compose(\"Chapter_3_examples/reduction_example/\")\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "86771657",
   "metadata": {},
   "source": [
    "## Shift Operators\n",
    "\n",
    "Shift operators move bits left or right within a vector."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "6f67ed0d",
   "metadata": {},
   "source": [
    "### Logical Shift Operators\n",
    "\n",
    "| Operator | Description | Fill bits |\n",
    "|----------|-------------|-----------|\n",
    "| `<<` | Logical left shift | Zeros from right |\n",
    "| `>>` | Logical right shift | Zeros from left |"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "000d0b34",
   "metadata": {},
   "source": [
    "### Arithmetic Shift Operators\n",
    "\n",
    "| Operator | Description | Fill bits |\n",
    "|----------|-------------|-----------|\n",
    "| `<<<` | Arithmetic left shift | Zeros from right |\n",
    "| `>>>` | Arithmetic right shift | Sign bit from left |"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ec13ca4c",
   "metadata": {},
   "source": [
    "### Examples\n",
    "\n",
    "```systemverilog\n",
    "module shift_example;\n",
    "    logic [7:0] data = 8'b10110100;\n",
    "    logic signed [7:0] signed_data = 8'sb10110100; // -76 in decimal\n",
    "    logic [7:0] result;\n",
    "    \n",
    "    initial begin\n",
    "        // Logical shifts\n",
    "        result = data << 2;     // 8'b10110100 -> 8'b11010000\n",
    "        result = data >> 2;     // 8'b10110100 -> 8'b00101101\n",
    "        \n",
    "        // Arithmetic shifts\n",
    "        result = data <<< 2;    // Same as logical left shift\n",
    "        result = signed_data >>> 2; // Sign extension: 8'b11101101\n",
    "        \n",
    "        $display(\"Original: %b (%d)\", data, data);\n",
    "        $display(\"Left shift 2: %b\", data << 2);\n",
    "        $display(\"Right shift 2: %b\", data >> 2);\n",
    "        $display(\"Signed data: %b (%d)\", signed_data, signed_data);\n",
    "        $display(\"Arithmetic right shift 2: %b (%d)\", signed_data >>> 2, signed_data >>> 2);\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "5890cafd",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Docker Compose Output:\n",
      "================================================================================\n",
      "make: Entering directory '/work/obj_dir'\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o\n",
      "/usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_vcd_c.o\n",
      "/usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "verilated_timing.o /usr/local/share/verilator/include/verilated_timing.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp\n",
      "python3 /usr/local/share/verilator/bin/verilator_includer\n",
      "-DVL_INCLUDE_OPT=include Vshift_example_testbench.cpp\n",
      "Vshift_example_testbench___024root__DepSet_h90ac87bd__0.cpp\n",
      "Vshift_example_testbench___024root__DepSet_ha1ad569f__0.cpp\n",
      "Vshift_example_testbench__main.cpp Vshift_example_testbench__Trace__0.cpp\n",
      "Vshift_example_testbench___024root__Slow.cpp\n",
      "Vshift_example_testbench___024root__DepSet_ha1ad569f__0__Slow.cpp\n",
      "Vshift_example_testbench__Syms.cpp Vshift_example_testbench__Trace__0__Slow.cpp\n",
      "Vshift_example_testbench__TraceDecls__0__Slow.cpp >\n",
      "Vshift_example_testbench__ALL.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "Vshift_example_testbench__ALL.o Vshift_example_testbench__ALL.cpp\n",
      "echo \"\" > Vshift_example_testbench__ALL.verilator_deplist.tmp\n",
      "g++    verilated.o verilated_vcd_c.o verilated_timing.o verilated_threads.o\n",
      "Vshift_example_testbench__ALL.a    -pthread -lpthread -latomic   -o\n",
      "Vshift_example_testbench\n",
      "rm Vshift_example_testbench__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/work/obj_dir'\n",
      "- V e r i l a t i o n   R e p o r t: Verilator 5.036 2025-04-27 rev v5.036\n",
      "- Verilator: Built from 0.041 MB sources in 3 modules, into 0.040 MB in 10 C++\n",
      "files needing 0.000 MB\n",
      "- Verilator: Walltime 26.863 s (elab=0.001, cvt=0.057, bld=26.489); cpu 0.032 s\n",
      "on 1 threads; alloced 20.172 MB\n",
      "Starting shift operations...\n",
      "Original data: 10110100 (decimal 180)\n",
      "Signed data: 10110100 (decimal  -76)\n",
      "\n",
      "Logical left shift by 2:  10110100 << 2 = 11010000 (decimal 208)\n",
      "Logical right shift by 2: 10110100 >> 2 = 00101101 (decimal  45)\n",
      "\n",
      "Arithmetic left shift by 2:  10110100 <<< 2 = 11010000 (decimal 208)\n",
      "Arithmetic right shift by 2: 10110100 >>> 2 = 11101101 (decimal  -19)\n",
      "\n",
      "=== Testing different shift amounts ===\n",
      "Shift by 1:\n",
      "  10110100 << 1 = 01101000\n",
      "  10110100 >> 1 = 01011010\n",
      "  10110100 >>> 1 = 11011010 (signed)\n",
      "Shift by 4:\n",
      "  10110100 << 4 = 01000000\n",
      "  10110100 >> 4 = 00001011\n",
      "  10110100 >>> 4 = 11111011 (signed)\n",
      "\n",
      "=== Testing with positive signed number ===\n",
      "Positive signed: 01110100 (decimal  116)\n",
      "  >>> 2 = 00011101 (decimal   29)\n",
      "\n",
      "All shift operations completed successfully!\n",
      "Hello from shift operations testbench!\n",
      "Testing all shift operators...\n",
      "\n",
      "\n",
      "=== Test Results Summary ===\n",
      "Final unsigned result: 11010000 (decimal 208)\n",
      "Final signed result: 11101101 (decimal  -19)\n",
      "\n",
      "=== Manual Verification ===\n",
      "Test data: 10110100 (decimal 180)\n",
      "Logical shifts:\n",
      "  << 2: Expected 11010000, Manual calc: 11010000\n",
      "  >> 2: Expected 00101101, Manual calc: 00101101\n",
      "Arithmetic shifts:\n",
      "  <<< 2: Expected 11010000, Manual calc: 11010000\n",
      "  >>> 2: Expected 11101101, Manual calc: 11101101\n",
      "\n",
      "=== Bit-by-bit Analysis ===\n",
      "Original: 10110100\n",
      "Positions: 76543210\n",
      "After << 2: 11010000 (bits shifted left, zeros fill right)\n",
      "After >> 2: 00101101 (bits shifted right, zeros fill left)\n",
      "\n",
      "Signed arithmetic right shift analysis:\n",
      "Original signed: 10110100 (decimal  -76)\n",
      "After >>> 2:     11101101 (decimal  -19) - sign bit extended\n",
      "Sign bit (1) extended to fill left positions\n",
      "\n",
      "=== Edge Case Testing ===\n",
      "All ones (11111111):\n",
      "  << 1 = 11111110\n",
      "  >> 1 = 01111111\n",
      "All zeros (00000000):\n",
      "  << 3 = 00000000\n",
      "  >> 3 = 00000000\n",
      "Negative one (11111111 =   -1):\n",
      "  >>> 1 = 11111111 =   -1\n",
      "  >>> 3 = 11111111 =   -1\n",
      "=== Test Completed Successfully ===\n",
      "\n",
      "- shift_example_testbench.sv:82: Verilog $finish\n",
      "- S i m u l a t i o n   R e p o r t: Verilator 5.036 2025-04-27\n",
      "- Verilator: $finish at 21ps; walltime 0.008 s; speed 11.459 ns/s\n",
      "- Verilator: cpu 0.002 s on 1 threads; alloced 25 MB\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_3_examples/shift_example/obj_dir directory...\n",
      "Chapter_3_examples/shift_example/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 16,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "run_docker_compose(\"Chapter_3_examples/shift_example/\")\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "d1db1590",
   "metadata": {},
   "source": [
    "## Comparison and Equality Operators"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "94824ba1",
   "metadata": {},
   "source": [
    "### Equality Operators\n",
    "\n",
    "| Operator | Description | X/Z handling |\n",
    "|----------|-------------|--------------|\n",
    "| `==` | Logical equality | X/Z → unknown result |\n",
    "| `!=` | Logical inequality | X/Z → unknown result |\n",
    "| `===` | Case equality | X/Z compared exactly |\n",
    "| `!==` | Case inequality | X/Z compared exactly |"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "aaec8077",
   "metadata": {},
   "source": [
    "### Relational Operators\n",
    "\n",
    "| Operator | Description |\n",
    "|----------|-------------|\n",
    "| `<` | Less than |\n",
    "| `<=` | Less than or equal |\n",
    "| `>` | Greater than |\n",
    "| `>=` | Greater than or equal |"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b92a7e4e",
   "metadata": {},
   "source": [
    "### Examples\n",
    "\n",
    "```systemverilog\n",
    "module comparison_example;\n",
    "    logic [3:0] a = 4'b1010;\n",
    "    logic [3:0] b = 4'b1010;\n",
    "    logic [3:0] c = 4'b1x1z;\n",
    "    logic result;\n",
    "    \n",
    "    initial begin\n",
    "        // Equality comparisons\n",
    "        result = (a == b);      // 1'b1\n",
    "        result = (a != b);      // 1'b0\n",
    "        result = (a == c);      // 1'bx (unknown due to x/z)\n",
    "        result = (a === c);     // 1'b0 (exact comparison)\n",
    "        \n",
    "        // Relational comparisons\n",
    "        result = (a < 4'd15);   // 1'b1\n",
    "        result = (a <= b);      // 1'b1\n",
    "        result = (a > 4'd5);    // 1'b1\n",
    "        result = (a >= b);      // 1'b1\n",
    "        \n",
    "        $display(\"a = %b, b = %b, c = %b\", a, b, c);\n",
    "        $display(\"a == b: %b\", a == b);\n",
    "        $display(\"a == c: %b\", a == c);\n",
    "        $display(\"a === c: %b\", a === c);\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "3c090a0f",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Docker Compose Output:\n",
      "================================================================================\n",
      "make: Entering directory '/work/obj_dir'\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o\n",
      "/usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_vcd_c.o\n",
      "/usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "verilated_timing.o /usr/local/share/verilator/include/verilated_timing.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp\n",
      "python3 /usr/local/share/verilator/bin/verilator_includer\n",
      "-DVL_INCLUDE_OPT=include Vcomparison_example_testbench.cpp\n",
      "Vcomparison_example_testbench___024root__DepSet_h1f6b729d__0.cpp\n",
      "Vcomparison_example_testbench___024root__DepSet_he63bd93c__0.cpp\n",
      "Vcomparison_example_testbench__main.cpp\n",
      "Vcomparison_example_testbench__Trace__0.cpp\n",
      "Vcomparison_example_testbench__ConstPool_0.cpp\n",
      "Vcomparison_example_testbench___024root__Slow.cpp\n",
      "Vcomparison_example_testbench___024root__DepSet_he63bd93c__0__Slow.cpp\n",
      "Vcomparison_example_testbench__Syms.cpp\n",
      "Vcomparison_example_testbench__Trace__0__Slow.cpp\n",
      "Vcomparison_example_testbench__TraceDecls__0__Slow.cpp >\n",
      "Vcomparison_example_testbench__ALL.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "Vcomparison_example_testbench__ALL.o Vcomparison_example_testbench__ALL.cpp\n",
      "echo \"\" > Vcomparison_example_testbench__ALL.verilator_deplist.tmp\n",
      "g++    verilated.o verilated_vcd_c.o verilated_timing.o verilated_threads.o\n",
      "Vcomparison_example_testbench__ALL.a    -pthread -lpthread -latomic   -o\n",
      "Vcomparison_example_testbench\n",
      "rm Vcomparison_example_testbench__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/work/obj_dir'\n",
      "- V e r i l a t i o n   R e p o r t: Verilator 5.036 2025-04-27 rev v5.036\n",
      "- Verilator: Built from 0.050 MB sources in 3 modules, into 0.055 MB in 11 C++\n",
      "files needing 0.000 MB\n",
      "- Verilator: Walltime 30.050 s (elab=0.002, cvt=0.048, bld=29.823); cpu 0.039 s\n",
      "on 1 threads; alloced 20.176 MB\n",
      "Hello from comparison operations testbench!\n",
      "Testing all comparison operators...\n",
      "\n",
      "\n",
      "Starting comparison operations...\n",
      "Values: a=1010(10), b=1010(10), c=1010, d=0110( 6), e=1111(15)\n",
      "Signed values: pos_num=0111( 7), neg_num=1001(-7)\n",
      "\n",
      "=== Equality Comparisons ===\n",
      "a == b: 1010 == 1010 = 1 (identical values)\n",
      "a != b: 1010 != 1010 = 0 (should be 0)\n",
      "a == d: 1010 == 0110 = 0 (different values)\n",
      "a != d: 1010 != 0110 = 1 (different values)\n",
      "\n",
      "=== Comparisons with Unknown Values ===\n",
      "a == c: 1010 == 1010 = 1 (unknown due to x/z in c)\n",
      "a != c: 1010 != 1010 = 0 (unknown due to x/z in c)\n",
      "a === b: 1010 === 1010 = 1 (exact bit-by-bit match)\n",
      "a === c: 1010 === 1010 = 1 (exact comparison, no x/z match)\n",
      "c === c: 1010 === 1010 = 1 (identical including x/z)\n",
      "a !== c: 1010 !== 1010 = 0 (case inequality)\n",
      "\n",
      "=== Relational Comparisons ===\n",
      "a < e: 1010(10) < 1111(15) = 1\n",
      "d < a: 0110( 6) < 1010(10) = 1\n",
      "a < a: 1010(10) < 1010(10) = 0 (same values)\n",
      "a <= b: 1010(10) <= 1010(10) = 1 (equal values)\n",
      "d <= a: 0110( 6) <= 1010(10) = 1\n",
      "e > a: 1111(15) > 1010(10) = 1\n",
      "a > d: 1010(10) > 0110( 6) = 1\n",
      "a >= b: 1010(10) >= 1010(10) = 1 (equal values)\n",
      "a >= d: 1010(10) >= 0110( 6) = 1\n",
      "\n",
      "=== Signed Number Comparisons ===\n",
      "pos_num > neg_num: 0111( 7) > 1001(-7) = 1\n",
      "neg_num < pos_num: 1001(-7) < 0111( 7) = 1\n",
      "neg_num < 0: 1001(-7) < 0 = 1\n",
      "\n",
      "=== Width Mismatched Comparisons ===\n",
      "a == wide_val: 1010(10) == 00001010( 10) = 1 (different widths, same value)\n",
      "a === wide_val[3:0]: 1010 === 1010 = 1 (same width after slicing)\n",
      "\n",
      "=== Edge Cases ===\n",
      "4'b0000 == 4'd0: 1\n",
      "4'b1111 == 4'd15: 1\n",
      "c > d: 1010 > 0110( 6) = 1 (unknown due to x/z)\n",
      "c < d: 1010 < 0110( 6) = 0 (unknown due to x/z)\n",
      "\n",
      "=== Chained Comparisons ===\n",
      "(d < a) && (a < e): (0110 < 1010) && (1010 < 1111) = 1 && 1 = 1\n",
      "(a >= d) || (a <= b): (1010 >= 0110) || (1010 <= 1010) = 1 || 1 = 1\n",
      "\n",
      "All comparison operations completed successfully!\n",
      "\n",
      "=== Testbench Verification ===\n",
      "Final result from design: 1\n",
      "\n",
      "=== Manual Verification Tests ===\n",
      "Equality Tests:\n",
      "  1010 == 1010 = 1 (Expected: 1)\n",
      "  1010 != 0110 = 1 (Expected: 1)\n",
      "  1010 === 1010 = 1 (Expected: 1)\n",
      "  1010 !== 1010 = 0 (Expected: 1)\n",
      "\n",
      "Relational Tests:\n",
      "  0001( 1) < 1010(10) = 1 (Expected: 1)\n",
      "  1111(15) > 1010(10) = 1 (Expected: 1)\n",
      "\n",
      "Signed Comparison Tests:\n",
      "  0111( 7) > 1001(-7) = 1 (Expected: 1)\n",
      "  1001(-7) < 0111( 7) = 1 (Expected: 1)\n",
      "\n",
      "Unknown Value Tests:\n",
      "  1010 == 1010 = 1 (Expected: x)\n",
      "  1010 === 1010 = 1 (Expected: 0)\n",
      "  1010 === 1010 = 1 (Expected: 1)\n",
      "\n",
      "=== Comprehensive Comparison Matrix ===\n",
      "Testing all combinations of a=1010, d=0110, small=0001, large=1111\n",
      "\n",
      "   Operator |  a vs d  | small vs a | large vs a | a vs large\n",
      "   ---------|----------|------------|------------|------------\n",
      "       ==   |    0     |     0      |     0      |     0\n",
      "       !=   |    1     |     1      |     1      |     1\n",
      "       <    |    0     |     1      |     0      |     1\n",
      "       <=   |    0     |     1      |     0      |     1\n",
      "       >    |    1     |     0      |     1      |     0\n",
      "       >=   |    1     |     0      |     1      |     0\n",
      "\n",
      "=== Edge Case Testing ===\n",
      "Boundary Value Tests:\n",
      "  4'b0000 == 4'd0: 1\n",
      "  4'b1111 == 4'd15: 1\n",
      "  4'b1111 > 4'b1110: 1\n",
      "  4'b0000 < 4'b0001: 1\n",
      "\n",
      "Self-Comparison Tests:\n",
      "  a == a: 1 (Expected: 1)\n",
      "  a < a: 0 (Expected: 0)\n",
      "  a <= a: 1 (Expected: 1)\n",
      "  a >= a: 1 (Expected: 1)\n",
      "  a > a: 0 (Expected: 0)\n",
      "\n",
      "=== Complex Boolean Expression Tests ===\n",
      "(small < a) && (a < large): 1 (Expected: 1)\n",
      "(a == d) || (a == test_b): 1 (Expected: 1)\n",
      "!(a != test_b): 1 (Expected: 1)\n",
      "\n",
      "=== Operation Timing Test ===\n",
      "Performing 1000 comparison operations...\n",
      "Completed 1000 operations. Final result: 1\n",
      "\n",
      "=== Summary ===\n",
      "All comparison operations tested successfully!\n",
      "Key takeaways:\n",
      "- Logical equality (==) returns X for unknown values\n",
      "- Case equality (===) performs exact bit comparison\n",
      "- Signed comparisons handle negative numbers correctly\n",
      "- Width mismatches are handled by zero-extension\n",
      "\n",
      "=== Test Completed Successfully ===\n",
      "\n",
      "- comparison_example_testbench.sv:164: Verilog $finish\n",
      "- S i m u l a t i o n   R e p o r t: Verilator 5.036 2025-04-27\n",
      "- Verilator: $finish at 31ps; walltime 0.003 s; speed 17.900 ns/s\n",
      "- Verilator: cpu 0.002 s on 1 threads; alloced 25 MB\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_3_examples/comparison_example/obj_dir directory...\n",
      "Chapter_3_examples/comparison_example/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 24,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "run_docker_compose(\"Chapter_3_examples/comparison_example/\")\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "fd0aea82",
   "metadata": {},
   "source": [
    "## Conditional Operator\n",
    "\n",
    "The conditional operator provides a compact way to select between two values based on a condition."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "19ea25ff",
   "metadata": {},
   "source": [
    "### Syntax\n",
    "```systemverilog\n",
    "condition ? true_expression : false_expression\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "aa8e8b98",
   "metadata": {},
   "source": [
    "### Examples\n",
    "\n",
    "```systemverilog\n",
    "module conditional_example;\n",
    "    logic [7:0] a = 8'd10;\n",
    "    logic [7:0] b = 8'd20;\n",
    "    logic [7:0] max_val;\n",
    "    logic [7:0] abs_diff;\n",
    "    \n",
    "    initial begin\n",
    "        // Find maximum\n",
    "        max_val = (a > b) ? a : b;  // max_val = 20\n",
    "        \n",
    "        // Absolute difference\n",
    "        abs_diff = (a > b) ? (a - b) : (b - a);  // abs_diff = 10\n",
    "        \n",
    "        // Nested conditional\n",
    "        logic [1:0] sel = 2'b10;\n",
    "        logic [7:0] mux_out;\n",
    "        mux_out = (sel == 2'b00) ? 8'd1 :\n",
    "                  (sel == 2'b01) ? 8'd2 :\n",
    "                  (sel == 2'b10) ? 8'd4 : 8'd8;  // mux_out = 4\n",
    "        \n",
    "        $display(\"max(%d, %d) = %d\", a, b, max_val);\n",
    "        $display(\"abs_diff = %d\", abs_diff);\n",
    "        $display(\"mux_out = %d\", mux_out);\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "403c479d",
   "metadata": {},
   "source": [
    "## Operator Precedence\n",
    "\n",
    "Understanding operator precedence is crucial for writing correct expressions. Operators are listed from highest to lowest precedence:\n",
    "\n",
    "| Precedence | Operators | Description |\n",
    "|------------|-----------|-------------|\n",
    "| 1 (Highest) | `()` `[]` `::` `.` | Parentheses, brackets, scope, member selection |\n",
    "| 2  | `+` `-` `!` `~` `&` `~&` `\\|` `~\\|` `^` `~^` `^~` | Unary operators |\n",
    "| 3  | `**` | Exponentiation |\n",
    "| 4  | `*` `/` `%` | Multiplication, division, modulus |\n",
    "| 5  | `+` `-` | Addition, subtraction |\n",
    "| 6  | `<<` `>>` `<<<` `>>>` | Shift operators |\n",
    "| 7  | `<` `<=` `>` `>=`     | Relational operators |\n",
    "| 8  | `==` `!=` `===` `!==` | Equality operators |\n",
    "| 9  | `&`  | Bitwise AND |\n",
    "| 10 | `^` `~^` `^~` | Bitwise XOR, XNOR |\n",
    "| 11 | `\\|`          | Bitwise OR |\n",
    "| 12 | `&&`   | Logical AND |\n",
    "| 13 | `\\|\\|` | Logical OR |\n",
    "| 14 (Lowest) | `?:` | Conditional operator |"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cc3e5dd3",
   "metadata": {},
   "source": [
    "### Examples\n",
    "\n",
    "```systemverilog\n",
    "module precedence_example;\n",
    "    logic [7:0] a = 8'd2;\n",
    "    logic [7:0] b = 8'd3;\n",
    "    logic [7:0] c = 8'd4;\n",
    "    logic [7:0] result;\n",
    "    \n",
    "    initial begin\n",
    "        // Without parentheses - follows precedence\n",
    "        result = a + b * c;     // 2 + (3 * 4) = 14\n",
    "        \n",
    "        // With parentheses - overrides precedence\n",
    "        result = (a + b) * c;   // (2 + 3) * 4 = 20\n",
    "        \n",
    "        // Complex expression\n",
    "        result = a < b && b < c ? a + b : b * c;\n",
    "        // Evaluated as: ((a < b) && (b < c)) ? (a + b) : (b * c)\n",
    "        // Result: 5 (since 2 < 3 && 3 < 4 is true)\n",
    "        \n",
    "        $display(\"a + b * c = %d\", a + b * c);\n",
    "        $display(\"(a + b) * c = %d\", (a + b) * c);\n",
    "        $display(\"Complex expression = %d\", result);\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "83c387eb",
   "metadata": {},
   "source": [
    "## Best Practices\n",
    "\n",
    "1. **Use parentheses for clarity**: Even when not required by precedence, parentheses make expressions more readable.\n",
    "2. **Be careful with signed/unsigned mixing**: SystemVerilog has specific rules for mixed arithmetic.\n",
    "3. **Use case equality for X/Z values**: Use `===` and `!==` when you need to compare X and Z values exactly.\n",
    "4. **Consider bit widths**: Ensure your result variables are wide enough to hold the operation results.\n",
    "5. **Use reduction operators efficiently**: They're powerful for checking conditions across all bits."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a6f87603",
   "metadata": {},
   "source": [
    "## Summary\n",
    "\n",
    "SystemVerilog operators provide powerful tools for data manipulation and decision making. Key points to remember:\n",
    "\n",
    "- Arithmetic operators follow standard mathematical rules with special handling for division and modulus\n",
    "- Logical operators work on expressions, bitwise operators work on individual bits\n",
    "- Reduction operators collapse multi-bit values to single bits\n",
    "- Shift operators provide both logical and arithmetic variants\n",
    "- Comparison operators include both standard and case-sensitive versions\n",
    "- The conditional operator enables compact selection logic\n",
    "- Operator precedence follows intuitive mathematical conventions but should be clarified with parentheses when in doubt\n",
    "\n",
    "Understanding these operators and their interactions is fundamental to writing effective SystemVerilog code for both design and verification."
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "systemverilog_learning",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.13.3"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
