Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun May  9 23:07:14 2021
| Host         : DESKTOP-CJI5TPG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file series_adder_axi_wrapper_timing_summary_routed.rpt -pb series_adder_axi_wrapper_timing_summary_routed.pb -rpx series_adder_axi_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : series_adder_axi_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.360        0.000                      0                  320        0.144        0.000                      0                  320        4.500        0.000                       0                   205  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
sysclk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysclk              3.360        0.000                      0                  320        0.144        0.000                      0                  320        4.500        0.000                       0                   205  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :            0  Failing Endpoints,  Worst Slack        3.360ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.360ns  (required time - arrival time)
  Source:                 u_series_adder/data_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_series_adder/partial_sum_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        6.587ns  (logic 1.860ns (28.236%)  route 4.727ns (71.764%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=204, unset)          0.973     0.973    u_series_adder/clk
    SLICE_X22Y54         FDRE                                         r  u_series_adder/data_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y54         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  u_series_adder/data_reg_reg[27]/Q
                         net (fo=2, routed)           0.636     2.065    u_series_adder/p_0_in25_in
    SLICE_X22Y54         LUT3 (Prop_lut3_I0_O)        0.150     2.215 r  u_series_adder/partial_sum_reg[4]_i_24/O
                         net (fo=3, routed)           1.121     3.336    u_series_adder/partial_sum_reg[4]_i_24_n_0
    SLICE_X19Y53         LUT5 (Prop_lut5_I3_O)        0.354     3.690 r  u_series_adder/partial_sum_reg[0]_i_6/O
                         net (fo=3, routed)           0.581     4.271    u_series_adder/partial_sum_reg[0]_i_6_n_0
    SLICE_X20Y55         LUT4 (Prop_lut4_I0_O)        0.324     4.595 r  u_series_adder/partial_sum_reg[0]_i_2/O
                         net (fo=4, routed)           0.924     5.519    u_series_adder/partial_sum_reg[0]_i_2_n_0
    SLICE_X18Y53         LUT6 (Prop_lut6_I2_O)        0.328     5.847 r  u_series_adder/partial_sum_reg[1]_i_3/O
                         net (fo=3, routed)           0.964     6.811    u_series_adder/partial_sum_reg[1]_i_3_n_0
    SLICE_X15Y54         LUT6 (Prop_lut6_I1_O)        0.124     6.935 r  u_series_adder/partial_sum_reg[4]_i_2/O
                         net (fo=1, routed)           0.502     7.436    u_series_adder/partial_sum_reg[4]_i_2_n_0
    SLICE_X14Y54         LUT5 (Prop_lut5_I0_O)        0.124     7.560 r  u_series_adder/partial_sum_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     7.560    u_series_adder/partial_sum_reg[4]_i_1_n_0
    SLICE_X14Y54         FDRE                                         r  u_series_adder/partial_sum_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=204, unset)          0.924    10.924    u_series_adder/clk
    SLICE_X14Y54         FDRE                                         r  u_series_adder/partial_sum_reg_reg[4]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X14Y54         FDRE (Setup_fdre_C_D)        0.031    10.920    u_series_adder/partial_sum_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -7.560    
  -------------------------------------------------------------------
                         slack                                  3.360    

Slack (MET) :             3.680ns  (required time - arrival time)
  Source:                 u_series_adder/data_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_series_adder/partial_sum_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        6.265ns  (logic 1.860ns (29.687%)  route 4.405ns (70.313%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=204, unset)          0.973     0.973    u_series_adder/clk
    SLICE_X22Y54         FDRE                                         r  u_series_adder/data_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y54         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  u_series_adder/data_reg_reg[27]/Q
                         net (fo=2, routed)           0.636     2.065    u_series_adder/p_0_in25_in
    SLICE_X22Y54         LUT3 (Prop_lut3_I0_O)        0.150     2.215 r  u_series_adder/partial_sum_reg[4]_i_24/O
                         net (fo=3, routed)           1.121     3.336    u_series_adder/partial_sum_reg[4]_i_24_n_0
    SLICE_X19Y53         LUT5 (Prop_lut5_I3_O)        0.354     3.690 r  u_series_adder/partial_sum_reg[0]_i_6/O
                         net (fo=3, routed)           0.581     4.271    u_series_adder/partial_sum_reg[0]_i_6_n_0
    SLICE_X20Y55         LUT4 (Prop_lut4_I0_O)        0.324     4.595 r  u_series_adder/partial_sum_reg[0]_i_2/O
                         net (fo=4, routed)           0.829     5.424    u_series_adder/partial_sum_reg[0]_i_2_n_0
    SLICE_X18Y53         LUT6 (Prop_lut6_I2_O)        0.328     5.752 r  u_series_adder/partial_sum_reg[4]_i_6/O
                         net (fo=4, routed)           0.649     6.401    u_series_adder/partial_sum_reg[4]_i_6_n_0
    SLICE_X17Y54         LUT3 (Prop_lut3_I0_O)        0.124     6.525 r  u_series_adder/partial_sum_reg[3]_i_2/O
                         net (fo=2, routed)           0.589     7.114    u_series_adder/partial_sum_reg[3]_i_2_n_0
    SLICE_X14Y54         LUT6 (Prop_lut6_I2_O)        0.124     7.238 r  u_series_adder/partial_sum_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     7.238    u_series_adder/partial_sum_reg[3]_i_1_n_0
    SLICE_X14Y54         FDRE                                         r  u_series_adder/partial_sum_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=204, unset)          0.924    10.924    u_series_adder/clk
    SLICE_X14Y54         FDRE                                         r  u_series_adder/partial_sum_reg_reg[3]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X14Y54         FDRE (Setup_fdre_C_D)        0.029    10.918    u_series_adder/partial_sum_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.918    
                         arrival time                          -7.238    
  -------------------------------------------------------------------
                         slack                                  3.680    

Slack (MET) :             3.701ns  (required time - arrival time)
  Source:                 u_series_adder/num_bytes_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_series_adder/byte_ctr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        5.786ns  (logic 2.630ns (45.452%)  route 3.156ns (54.548%))
  Logic Levels:           7  (CARRY4=5 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=204, unset)          0.973     0.973    u_series_adder/clk
    SLICE_X15Y49         FDRE                                         r  u_series_adder/num_bytes_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  u_series_adder/num_bytes_r_reg[0]/Q
                         net (fo=2, routed)           0.634     2.063    u_series_adder/num_bytes_r_reg_n_0_[0]
    SLICE_X14Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.643 r  u_series_adder/last_byte1_carry/CO[3]
                         net (fo=1, routed)           0.001     2.643    u_series_adder/last_byte1_carry_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.882 r  u_series_adder/last_byte1_carry__0/O[2]
                         net (fo=1, routed)           0.954     3.836    u_series_adder/last_byte1[7]
    SLICE_X15Y51         LUT6 (Prop_lut6_I1_O)        0.302     4.138 r  u_series_adder/last_byte0_carry_i_2/O
                         net (fo=1, routed)           0.000     4.138    u_series_adder/last_byte0_carry_i_2_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.536 r  u_series_adder/last_byte0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.536    u_series_adder/last_byte0_carry_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.650 r  u_series_adder/last_byte0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.650    u_series_adder/last_byte0_carry__0_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.878 r  u_series_adder/last_byte0_carry__1/CO[2]
                         net (fo=3, routed)           0.752     5.630    u_series_adder/last_byte0
    SLICE_X12Y53         LUT6 (Prop_lut6_I2_O)        0.313     5.943 r  u_series_adder/byte_ctr[0]_i_1/O
                         net (fo=16, routed)          0.816     6.759    u_series_adder/byte_ctr[0]_i_1_n_0
    SLICE_X13Y50         FDRE                                         r  u_series_adder/byte_ctr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=204, unset)          0.924    10.924    u_series_adder/clk
    SLICE_X13Y50         FDRE                                         r  u_series_adder/byte_ctr_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X13Y50         FDRE (Setup_fdre_C_R)       -0.429    10.460    u_series_adder/byte_ctr_reg[0]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -6.759    
  -------------------------------------------------------------------
                         slack                                  3.701    

Slack (MET) :             3.701ns  (required time - arrival time)
  Source:                 u_series_adder/num_bytes_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_series_adder/byte_ctr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        5.786ns  (logic 2.630ns (45.452%)  route 3.156ns (54.548%))
  Logic Levels:           7  (CARRY4=5 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=204, unset)          0.973     0.973    u_series_adder/clk
    SLICE_X15Y49         FDRE                                         r  u_series_adder/num_bytes_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  u_series_adder/num_bytes_r_reg[0]/Q
                         net (fo=2, routed)           0.634     2.063    u_series_adder/num_bytes_r_reg_n_0_[0]
    SLICE_X14Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.643 r  u_series_adder/last_byte1_carry/CO[3]
                         net (fo=1, routed)           0.001     2.643    u_series_adder/last_byte1_carry_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.882 r  u_series_adder/last_byte1_carry__0/O[2]
                         net (fo=1, routed)           0.954     3.836    u_series_adder/last_byte1[7]
    SLICE_X15Y51         LUT6 (Prop_lut6_I1_O)        0.302     4.138 r  u_series_adder/last_byte0_carry_i_2/O
                         net (fo=1, routed)           0.000     4.138    u_series_adder/last_byte0_carry_i_2_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.536 r  u_series_adder/last_byte0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.536    u_series_adder/last_byte0_carry_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.650 r  u_series_adder/last_byte0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.650    u_series_adder/last_byte0_carry__0_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.878 r  u_series_adder/last_byte0_carry__1/CO[2]
                         net (fo=3, routed)           0.752     5.630    u_series_adder/last_byte0
    SLICE_X12Y53         LUT6 (Prop_lut6_I2_O)        0.313     5.943 r  u_series_adder/byte_ctr[0]_i_1/O
                         net (fo=16, routed)          0.816     6.759    u_series_adder/byte_ctr[0]_i_1_n_0
    SLICE_X13Y50         FDRE                                         r  u_series_adder/byte_ctr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=204, unset)          0.924    10.924    u_series_adder/clk
    SLICE_X13Y50         FDRE                                         r  u_series_adder/byte_ctr_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X13Y50         FDRE (Setup_fdre_C_R)       -0.429    10.460    u_series_adder/byte_ctr_reg[1]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -6.759    
  -------------------------------------------------------------------
                         slack                                  3.701    

Slack (MET) :             3.701ns  (required time - arrival time)
  Source:                 u_series_adder/num_bytes_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_series_adder/byte_ctr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        5.786ns  (logic 2.630ns (45.452%)  route 3.156ns (54.548%))
  Logic Levels:           7  (CARRY4=5 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=204, unset)          0.973     0.973    u_series_adder/clk
    SLICE_X15Y49         FDRE                                         r  u_series_adder/num_bytes_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  u_series_adder/num_bytes_r_reg[0]/Q
                         net (fo=2, routed)           0.634     2.063    u_series_adder/num_bytes_r_reg_n_0_[0]
    SLICE_X14Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.643 r  u_series_adder/last_byte1_carry/CO[3]
                         net (fo=1, routed)           0.001     2.643    u_series_adder/last_byte1_carry_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.882 r  u_series_adder/last_byte1_carry__0/O[2]
                         net (fo=1, routed)           0.954     3.836    u_series_adder/last_byte1[7]
    SLICE_X15Y51         LUT6 (Prop_lut6_I1_O)        0.302     4.138 r  u_series_adder/last_byte0_carry_i_2/O
                         net (fo=1, routed)           0.000     4.138    u_series_adder/last_byte0_carry_i_2_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.536 r  u_series_adder/last_byte0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.536    u_series_adder/last_byte0_carry_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.650 r  u_series_adder/last_byte0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.650    u_series_adder/last_byte0_carry__0_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.878 r  u_series_adder/last_byte0_carry__1/CO[2]
                         net (fo=3, routed)           0.752     5.630    u_series_adder/last_byte0
    SLICE_X12Y53         LUT6 (Prop_lut6_I2_O)        0.313     5.943 r  u_series_adder/byte_ctr[0]_i_1/O
                         net (fo=16, routed)          0.816     6.759    u_series_adder/byte_ctr[0]_i_1_n_0
    SLICE_X13Y50         FDRE                                         r  u_series_adder/byte_ctr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=204, unset)          0.924    10.924    u_series_adder/clk
    SLICE_X13Y50         FDRE                                         r  u_series_adder/byte_ctr_reg[2]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X13Y50         FDRE (Setup_fdre_C_R)       -0.429    10.460    u_series_adder/byte_ctr_reg[2]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -6.759    
  -------------------------------------------------------------------
                         slack                                  3.701    

Slack (MET) :             3.701ns  (required time - arrival time)
  Source:                 u_series_adder/num_bytes_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_series_adder/byte_ctr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        5.786ns  (logic 2.630ns (45.452%)  route 3.156ns (54.548%))
  Logic Levels:           7  (CARRY4=5 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=204, unset)          0.973     0.973    u_series_adder/clk
    SLICE_X15Y49         FDRE                                         r  u_series_adder/num_bytes_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  u_series_adder/num_bytes_r_reg[0]/Q
                         net (fo=2, routed)           0.634     2.063    u_series_adder/num_bytes_r_reg_n_0_[0]
    SLICE_X14Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.643 r  u_series_adder/last_byte1_carry/CO[3]
                         net (fo=1, routed)           0.001     2.643    u_series_adder/last_byte1_carry_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.882 r  u_series_adder/last_byte1_carry__0/O[2]
                         net (fo=1, routed)           0.954     3.836    u_series_adder/last_byte1[7]
    SLICE_X15Y51         LUT6 (Prop_lut6_I1_O)        0.302     4.138 r  u_series_adder/last_byte0_carry_i_2/O
                         net (fo=1, routed)           0.000     4.138    u_series_adder/last_byte0_carry_i_2_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.536 r  u_series_adder/last_byte0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.536    u_series_adder/last_byte0_carry_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.650 r  u_series_adder/last_byte0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.650    u_series_adder/last_byte0_carry__0_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.878 r  u_series_adder/last_byte0_carry__1/CO[2]
                         net (fo=3, routed)           0.752     5.630    u_series_adder/last_byte0
    SLICE_X12Y53         LUT6 (Prop_lut6_I2_O)        0.313     5.943 r  u_series_adder/byte_ctr[0]_i_1/O
                         net (fo=16, routed)          0.816     6.759    u_series_adder/byte_ctr[0]_i_1_n_0
    SLICE_X13Y50         FDRE                                         r  u_series_adder/byte_ctr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=204, unset)          0.924    10.924    u_series_adder/clk
    SLICE_X13Y50         FDRE                                         r  u_series_adder/byte_ctr_reg[3]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X13Y50         FDRE (Setup_fdre_C_R)       -0.429    10.460    u_series_adder/byte_ctr_reg[3]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -6.759    
  -------------------------------------------------------------------
                         slack                                  3.701    

Slack (MET) :             3.731ns  (required time - arrival time)
  Source:                 u_series_adder/data_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_series_adder/partial_sum_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        5.930ns  (logic 1.731ns (29.191%)  route 4.199ns (70.809%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=204, unset)          0.973     0.973    u_series_adder/clk
    SLICE_X22Y54         FDRE                                         r  u_series_adder/data_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y54         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  u_series_adder/data_reg_reg[27]/Q
                         net (fo=2, routed)           0.636     2.065    u_series_adder/p_0_in25_in
    SLICE_X22Y54         LUT3 (Prop_lut3_I0_O)        0.150     2.215 r  u_series_adder/partial_sum_reg[4]_i_24/O
                         net (fo=3, routed)           1.121     3.336    u_series_adder/partial_sum_reg[4]_i_24_n_0
    SLICE_X19Y53         LUT5 (Prop_lut5_I3_O)        0.354     3.690 r  u_series_adder/partial_sum_reg[0]_i_6/O
                         net (fo=3, routed)           0.581     4.271    u_series_adder/partial_sum_reg[0]_i_6_n_0
    SLICE_X20Y55         LUT4 (Prop_lut4_I0_O)        0.324     4.595 r  u_series_adder/partial_sum_reg[0]_i_2/O
                         net (fo=4, routed)           0.924     5.519    u_series_adder/partial_sum_reg[0]_i_2_n_0
    SLICE_X18Y53         LUT6 (Prop_lut6_I2_O)        0.328     5.847 r  u_series_adder/partial_sum_reg[1]_i_3/O
                         net (fo=3, routed)           0.591     6.438    u_series_adder/partial_sum_reg[1]_i_3_n_0
    SLICE_X14Y54         LUT4 (Prop_lut4_I3_O)        0.119     6.557 r  u_series_adder/partial_sum_reg[1]_i_1/O
                         net (fo=1, routed)           0.346     6.903    u_series_adder/partial_sum_reg[1]_i_1_n_0
    SLICE_X14Y54         FDRE                                         r  u_series_adder/partial_sum_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=204, unset)          0.924    10.924    u_series_adder/clk
    SLICE_X14Y54         FDRE                                         r  u_series_adder/partial_sum_reg_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X14Y54         FDRE (Setup_fdre_C_D)       -0.255    10.634    u_series_adder/partial_sum_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.634    
                         arrival time                          -6.903    
  -------------------------------------------------------------------
                         slack                                  3.731    

Slack (MET) :             3.823ns  (required time - arrival time)
  Source:                 u_series_adder/data_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_series_adder/partial_sum_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        6.125ns  (logic 1.860ns (30.369%)  route 4.265ns (69.631%))
  Logic Levels:           6  (LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=204, unset)          0.973     0.973    u_series_adder/clk
    SLICE_X22Y54         FDRE                                         r  u_series_adder/data_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y54         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  u_series_adder/data_reg_reg[27]/Q
                         net (fo=2, routed)           0.636     2.065    u_series_adder/p_0_in25_in
    SLICE_X22Y54         LUT3 (Prop_lut3_I0_O)        0.150     2.215 r  u_series_adder/partial_sum_reg[4]_i_24/O
                         net (fo=3, routed)           1.121     3.336    u_series_adder/partial_sum_reg[4]_i_24_n_0
    SLICE_X19Y53         LUT5 (Prop_lut5_I3_O)        0.354     3.690 r  u_series_adder/partial_sum_reg[0]_i_6/O
                         net (fo=3, routed)           0.581     4.271    u_series_adder/partial_sum_reg[0]_i_6_n_0
    SLICE_X20Y55         LUT4 (Prop_lut4_I0_O)        0.324     4.595 r  u_series_adder/partial_sum_reg[0]_i_2/O
                         net (fo=4, routed)           0.829     5.424    u_series_adder/partial_sum_reg[0]_i_2_n_0
    SLICE_X18Y53         LUT6 (Prop_lut6_I2_O)        0.328     5.752 r  u_series_adder/partial_sum_reg[4]_i_6/O
                         net (fo=4, routed)           0.649     6.401    u_series_adder/partial_sum_reg[4]_i_6_n_0
    SLICE_X17Y54         LUT3 (Prop_lut3_I0_O)        0.124     6.525 r  u_series_adder/partial_sum_reg[3]_i_2/O
                         net (fo=2, routed)           0.449     6.974    u_series_adder/partial_sum_reg[3]_i_2_n_0
    SLICE_X14Y54         LUT4 (Prop_lut4_I3_O)        0.124     7.098 r  u_series_adder/partial_sum_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     7.098    u_series_adder/partial_sum_reg[2]_i_1_n_0
    SLICE_X14Y54         FDRE                                         r  u_series_adder/partial_sum_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=204, unset)          0.924    10.924    u_series_adder/clk
    SLICE_X14Y54         FDRE                                         r  u_series_adder/partial_sum_reg_reg[2]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X14Y54         FDRE (Setup_fdre_C_D)        0.032    10.921    u_series_adder/partial_sum_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -7.098    
  -------------------------------------------------------------------
                         slack                                  3.823    

Slack (MET) :             3.867ns  (required time - arrival time)
  Source:                 u_series_adder/num_bytes_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_series_adder/byte_ctr_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        5.620ns  (logic 2.630ns (46.797%)  route 2.990ns (53.203%))
  Logic Levels:           7  (CARRY4=5 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=204, unset)          0.973     0.973    u_series_adder/clk
    SLICE_X15Y49         FDRE                                         r  u_series_adder/num_bytes_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  u_series_adder/num_bytes_r_reg[0]/Q
                         net (fo=2, routed)           0.634     2.063    u_series_adder/num_bytes_r_reg_n_0_[0]
    SLICE_X14Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.643 r  u_series_adder/last_byte1_carry/CO[3]
                         net (fo=1, routed)           0.001     2.643    u_series_adder/last_byte1_carry_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.882 r  u_series_adder/last_byte1_carry__0/O[2]
                         net (fo=1, routed)           0.954     3.836    u_series_adder/last_byte1[7]
    SLICE_X15Y51         LUT6 (Prop_lut6_I1_O)        0.302     4.138 r  u_series_adder/last_byte0_carry_i_2/O
                         net (fo=1, routed)           0.000     4.138    u_series_adder/last_byte0_carry_i_2_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.536 r  u_series_adder/last_byte0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.536    u_series_adder/last_byte0_carry_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.650 r  u_series_adder/last_byte0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.650    u_series_adder/last_byte0_carry__0_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.878 r  u_series_adder/last_byte0_carry__1/CO[2]
                         net (fo=3, routed)           0.752     5.630    u_series_adder/last_byte0
    SLICE_X12Y53         LUT6 (Prop_lut6_I2_O)        0.313     5.943 r  u_series_adder/byte_ctr[0]_i_1/O
                         net (fo=16, routed)          0.650     6.593    u_series_adder/byte_ctr[0]_i_1_n_0
    SLICE_X13Y53         FDRE                                         r  u_series_adder/byte_ctr_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=204, unset)          0.924    10.924    u_series_adder/clk
    SLICE_X13Y53         FDRE                                         r  u_series_adder/byte_ctr_reg[12]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X13Y53         FDRE (Setup_fdre_C_R)       -0.429    10.460    u_series_adder/byte_ctr_reg[12]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -6.593    
  -------------------------------------------------------------------
                         slack                                  3.867    

Slack (MET) :             3.867ns  (required time - arrival time)
  Source:                 u_series_adder/num_bytes_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_series_adder/byte_ctr_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        5.620ns  (logic 2.630ns (46.797%)  route 2.990ns (53.203%))
  Logic Levels:           7  (CARRY4=5 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=204, unset)          0.973     0.973    u_series_adder/clk
    SLICE_X15Y49         FDRE                                         r  u_series_adder/num_bytes_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  u_series_adder/num_bytes_r_reg[0]/Q
                         net (fo=2, routed)           0.634     2.063    u_series_adder/num_bytes_r_reg_n_0_[0]
    SLICE_X14Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.643 r  u_series_adder/last_byte1_carry/CO[3]
                         net (fo=1, routed)           0.001     2.643    u_series_adder/last_byte1_carry_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.882 r  u_series_adder/last_byte1_carry__0/O[2]
                         net (fo=1, routed)           0.954     3.836    u_series_adder/last_byte1[7]
    SLICE_X15Y51         LUT6 (Prop_lut6_I1_O)        0.302     4.138 r  u_series_adder/last_byte0_carry_i_2/O
                         net (fo=1, routed)           0.000     4.138    u_series_adder/last_byte0_carry_i_2_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.536 r  u_series_adder/last_byte0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.536    u_series_adder/last_byte0_carry_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.650 r  u_series_adder/last_byte0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.650    u_series_adder/last_byte0_carry__0_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.878 r  u_series_adder/last_byte0_carry__1/CO[2]
                         net (fo=3, routed)           0.752     5.630    u_series_adder/last_byte0
    SLICE_X12Y53         LUT6 (Prop_lut6_I2_O)        0.313     5.943 r  u_series_adder/byte_ctr[0]_i_1/O
                         net (fo=16, routed)          0.650     6.593    u_series_adder/byte_ctr[0]_i_1_n_0
    SLICE_X13Y53         FDRE                                         r  u_series_adder/byte_ctr_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=204, unset)          0.924    10.924    u_series_adder/clk
    SLICE_X13Y53         FDRE                                         r  u_series_adder/byte_ctr_reg[13]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X13Y53         FDRE (Setup_fdre_C_R)       -0.429    10.460    u_series_adder/byte_ctr_reg[13]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -6.593    
  -------------------------------------------------------------------
                         slack                                  3.867    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 data_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_series_adder/data_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=204, unset)          0.410     0.410    clk
    SLICE_X19Y56         FDRE                                         r  data_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y56         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  data_r_reg[8]/Q
                         net (fo=1, routed)           0.059     0.597    u_series_adder/data_reg_reg[31]_0[8]
    SLICE_X18Y56         FDRE                                         r  u_series_adder/data_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=204, unset)          0.432     0.432    u_series_adder/clk
    SLICE_X18Y56         FDRE                                         r  u_series_adder/data_reg_reg[8]/C
                         clock pessimism              0.000     0.432    
    SLICE_X18Y56         FDRE (Hold_fdre_C_D)         0.022     0.454    u_series_adder/data_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.454    
                         arrival time                           0.597    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 data_r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_series_adder/data_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=204, unset)          0.410     0.410    clk
    SLICE_X17Y55         FDRE                                         r  data_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y55         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  data_r_reg[16]/Q
                         net (fo=1, routed)           0.102     0.653    u_series_adder/data_reg_reg[31]_0[16]
    SLICE_X18Y55         FDRE                                         r  u_series_adder/data_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=204, unset)          0.432     0.432    u_series_adder/clk
    SLICE_X18Y55         FDRE                                         r  u_series_adder/data_reg_reg[16]/C
                         clock pessimism              0.000     0.432    
    SLICE_X18Y55         FDRE (Hold_fdre_C_D)         0.070     0.502    u_series_adder/data_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.653    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 data_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_series_adder/data_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=204, unset)          0.410     0.410    clk
    SLICE_X17Y55         FDRE                                         r  data_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y55         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  data_r_reg[14]/Q
                         net (fo=1, routed)           0.102     0.653    u_series_adder/data_reg_reg[31]_0[14]
    SLICE_X18Y55         FDRE                                         r  u_series_adder/data_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=204, unset)          0.432     0.432    u_series_adder/clk
    SLICE_X18Y55         FDRE                                         r  u_series_adder/data_reg_reg[14]/C
                         clock pessimism              0.000     0.432    
    SLICE_X18Y55         FDRE (Hold_fdre_C_D)         0.066     0.498    u_series_adder/data_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.653    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 data_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_series_adder/data_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=204, unset)          0.410     0.410    clk
    SLICE_X19Y54         FDRE                                         r  data_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y54         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  data_r_reg[3]/Q
                         net (fo=1, routed)           0.112     0.663    u_series_adder/data_reg_reg[31]_0[3]
    SLICE_X19Y55         FDRE                                         r  u_series_adder/data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=204, unset)          0.432     0.432    u_series_adder/clk
    SLICE_X19Y55         FDRE                                         r  u_series_adder/data_reg_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X19Y55         FDRE (Hold_fdre_C_D)         0.072     0.504    u_series_adder/data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 data_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_series_adder/data_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=204, unset)          0.410     0.410    clk
    SLICE_X19Y54         FDRE                                         r  data_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y54         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  data_r_reg[15]/Q
                         net (fo=1, routed)           0.112     0.663    u_series_adder/data_reg_reg[31]_0[15]
    SLICE_X19Y55         FDRE                                         r  u_series_adder/data_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=204, unset)          0.432     0.432    u_series_adder/clk
    SLICE_X19Y55         FDRE                                         r  u_series_adder/data_reg_reg[15]/C
                         clock pessimism              0.000     0.432    
    SLICE_X19Y55         FDRE (Hold_fdre_C_D)         0.070     0.502    u_series_adder/data_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 data_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_series_adder/data_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=204, unset)          0.410     0.410    clk
    SLICE_X19Y54         FDRE                                         r  data_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y54         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  data_r_reg[2]/Q
                         net (fo=1, routed)           0.112     0.663    u_series_adder/data_reg_reg[31]_0[2]
    SLICE_X19Y55         FDRE                                         r  u_series_adder/data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=204, unset)          0.432     0.432    u_series_adder/clk
    SLICE_X19Y55         FDRE                                         r  u_series_adder/data_reg_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X19Y55         FDRE (Hold_fdre_C_D)         0.070     0.502    u_series_adder/data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 data_r_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_series_adder/data_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.543%)  route 0.113ns (44.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=204, unset)          0.410     0.410    clk
    SLICE_X22Y53         FDRE                                         r  data_r_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y53         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  data_r_reg[26]/Q
                         net (fo=1, routed)           0.113     0.664    u_series_adder/data_reg_reg[31]_0[26]
    SLICE_X22Y54         FDRE                                         r  u_series_adder/data_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=204, unset)          0.432     0.432    u_series_adder/clk
    SLICE_X22Y54         FDRE                                         r  u_series_adder/data_reg_reg[26]/C
                         clock pessimism              0.000     0.432    
    SLICE_X22Y54         FDRE (Hold_fdre_C_D)         0.066     0.498    u_series_adder/data_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.664    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 data_r_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_series_adder/data_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=204, unset)          0.410     0.410    clk
    SLICE_X18Y53         FDRE                                         r  data_r_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y53         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  data_r_reg[19]/Q
                         net (fo=1, routed)           0.118     0.669    u_series_adder/data_reg_reg[31]_0[19]
    SLICE_X19Y53         FDRE                                         r  u_series_adder/data_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=204, unset)          0.432     0.432    u_series_adder/clk
    SLICE_X19Y53         FDRE                                         r  u_series_adder/data_reg_reg[19]/C
                         clock pessimism              0.000     0.432    
    SLICE_X19Y53         FDRE (Hold_fdre_C_D)         0.070     0.502    u_series_adder/data_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.669    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 data_r_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_series_adder/data_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.232%)  route 0.119ns (45.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=204, unset)          0.410     0.410    clk
    SLICE_X18Y53         FDRE                                         r  data_r_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y53         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  data_r_reg[21]/Q
                         net (fo=1, routed)           0.119     0.670    u_series_adder/data_reg_reg[31]_0[21]
    SLICE_X19Y53         FDRE                                         r  u_series_adder/data_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=204, unset)          0.432     0.432    u_series_adder/clk
    SLICE_X19Y53         FDRE                                         r  u_series_adder/data_reg_reg[21]/C
                         clock pessimism              0.000     0.432    
    SLICE_X19Y53         FDRE (Hold_fdre_C_D)         0.070     0.502    u_series_adder/data_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.670    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 u_series_adder/partial_sum_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_series_adder/result_byte_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.694%)  route 0.097ns (34.306%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=204, unset)          0.410     0.410    u_series_adder/clk
    SLICE_X14Y54         FDRE                                         r  u_series_adder/partial_sum_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y54         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  u_series_adder/partial_sum_reg_reg[2]/Q
                         net (fo=4, routed)           0.097     0.648    u_series_adder/partial_sum_reg_reg_n_0_[2]
    SLICE_X15Y54         LUT3 (Prop_lut3_I2_O)        0.045     0.693 r  u_series_adder/result_byte_o[2]_i_1/O
                         net (fo=1, routed)           0.000     0.693    u_series_adder/result_byte_o[2]_i_1_n_0
    SLICE_X15Y54         FDRE                                         r  u_series_adder/result_byte_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=204, unset)          0.432     0.432    u_series_adder/clk
    SLICE_X15Y54         FDRE                                         r  u_series_adder/result_byte_o_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X15Y54         FDRE (Hold_fdre_C_D)         0.092     0.524    u_series_adder/result_byte_o_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.693    
  -------------------------------------------------------------------
                         slack                                  0.170    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y50  bit_ctr_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y51  bit_ctr_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y50  bit_ctr_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y49  byte_ctr_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y51  byte_ctr_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y51  byte_ctr_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y50  byte_ctr_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y50  byte_ctr_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y50  byte_ctr_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y50  byte_ctr_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y50  bit_ctr_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y51  bit_ctr_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y50  bit_ctr_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y49  byte_ctr_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y51  byte_ctr_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y51  byte_ctr_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y50  byte_ctr_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y50  byte_ctr_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y50  byte_ctr_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y50  byte_ctr_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y50  bit_ctr_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y50  bit_ctr_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y51  bit_ctr_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y51  bit_ctr_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y50  bit_ctr_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y50  bit_ctr_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y49  byte_ctr_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y49  byte_ctr_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y51  byte_ctr_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y51  byte_ctr_reg[10]/C



