#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Jan 26 15:55:58 2022
# Process ID: 40648
# Current directory: C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent38036 C:\Users\SER\Desktop\T2K\mPMT\MAIN_ACQ_ZYNQ _v6_BUG_fixing\MAIN_ACQ\MAIN_ACQ.xpr
# Log file: C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/vivado.log
# Journal file: C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/ip_repo/myip2_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/ip_repo/RunControl_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 999.996 ; gain = 349.008
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sim_1/new/TB_ClockSafe.vhd} w ]
add_files -fileset sim_1 {{C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sim_1/new/TB_ClockSafe.vhd}}
update_compile_order -fileset sim_1
set_property top TB_CLK_SAFE [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CLK_SAFE' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_6 -L processing_system7_vip_v1_0_8 -L xilinx_vip -prj TB_CLK_SAFE_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj TB_CLK_SAFE_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/pippopakage.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/CLK_SAFE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CLK_SAFE'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sim_1/new/TB_ClockSafe.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TB_CLK_SAFE'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.sim/sim_1/behav/xsim'
"xelab -wto 21e58bb949f44e2cb611c0d8fba278d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_CLK_SAFE_behav xil_defaultlib.TB_CLK_SAFE xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 21e58bb949f44e2cb611c0d8fba278d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_CLK_SAFE_behav xil_defaultlib.TB_CLK_SAFE xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package xil_defaultlib.instruction_buffer_type
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.glbl
Compiling architecture bufgctrl_v of entity unisim.BUFGCTRL [\BUFGCTRL(preselect_i0=true)(1,4...]
Compiling architecture inv_v of entity unisim.INV [inv_default]
Compiling architecture bufgmux_v of entity unisim.BUFGMUX [\BUFGMUX(1,4)\]
Compiling architecture behavioral of entity xil_defaultlib.CLK_SAFE [clk_safe_default]
Compiling architecture behavior of entity xil_defaultlib.tb_clk_safe
Built simulation snapshot TB_CLK_SAFE_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ" line 1)
INFO: [Common 17-206] Exiting Webtalk at Wed Jan 26 17:15:11 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CLK_SAFE_behav -key {Behavioral:sim_1:Functional:TB_CLK_SAFE} -tclbatch {TB_CLK_SAFE.tcl} -protoinst "protoinst_files/TOP_block.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/TOP_block.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/TOP_block.protoinst for the following reason(s):
There are no instances of module "TOP_block" in the design.

Time resolution is 1 ps
source TB_CLK_SAFE.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CLK_SAFE_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1409.203 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 s
run: Time (s): cpu = 00:01:11 ; elapsed = 00:01:31 . Memory (MB): peak = 1409.203 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CLK_SAFE' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_6 -L processing_system7_vip_v1_0_8 -L xilinx_vip -prj TB_CLK_SAFE_vlog.prj"
"xvhdl --incr --relax -prj TB_CLK_SAFE_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sim_1/new/TB_ClockSafe.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TB_CLK_SAFE'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.sim/sim_1/behav/xsim'
"xelab -wto 21e58bb949f44e2cb611c0d8fba278d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_CLK_SAFE_behav xil_defaultlib.TB_CLK_SAFE xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 21e58bb949f44e2cb611c0d8fba278d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_CLK_SAFE_behav xil_defaultlib.TB_CLK_SAFE xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package xil_defaultlib.instruction_buffer_type
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.glbl
Compiling architecture bufgctrl_v of entity unisim.BUFGCTRL [\BUFGCTRL(preselect_i0=true)(1,4...]
Compiling architecture inv_v of entity unisim.INV [inv_default]
Compiling architecture bufgmux_v of entity unisim.BUFGMUX [\BUFGMUX(1,4)\]
Compiling architecture behavioral of entity xil_defaultlib.CLK_SAFE [\CLK_SAFE(maxtime_ok=10)\]
Compiling architecture behavior of entity xil_defaultlib.tb_clk_safe
Built simulation snapshot TB_CLK_SAFE_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/TOP_block.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/TOP_block.protoinst for the following reason(s):
There are no instances of module "TOP_block" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1409.203 ; gain = 0.000
run 1 ms
run 1 ms
run 1 ms
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CLK_SAFE' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_6 -L processing_system7_vip_v1_0_8 -L xilinx_vip -prj TB_CLK_SAFE_vlog.prj"
"xvhdl --incr --relax -prj TB_CLK_SAFE_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/CLK_SAFE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CLK_SAFE'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.sim/sim_1/behav/xsim'
"xelab -wto 21e58bb949f44e2cb611c0d8fba278d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_CLK_SAFE_behav xil_defaultlib.TB_CLK_SAFE xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 21e58bb949f44e2cb611c0d8fba278d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_CLK_SAFE_behav xil_defaultlib.TB_CLK_SAFE xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package xil_defaultlib.instruction_buffer_type
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.glbl
Compiling architecture bufgctrl_v of entity unisim.BUFGCTRL [\BUFGCTRL(preselect_i0=true)(1,4...]
Compiling architecture inv_v of entity unisim.INV [inv_default]
Compiling architecture bufgmux_v of entity unisim.BUFGMUX [\BUFGMUX(1,4)\]
Compiling architecture behavioral of entity xil_defaultlib.CLK_SAFE [\CLK_SAFE(maxtime_ok=10)\]
Compiling architecture behavior of entity xil_defaultlib.tb_clk_safe
Built simulation snapshot TB_CLK_SAFE_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/TOP_block.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/TOP_block.protoinst for the following reason(s):
There are no instances of module "TOP_block" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1409.203 ; gain = 0.000
run 1 ms
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ms
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CLK_SAFE' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_6 -L processing_system7_vip_v1_0_8 -L xilinx_vip -prj TB_CLK_SAFE_vlog.prj"
"xvhdl --incr --relax -prj TB_CLK_SAFE_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sim_1/new/TB_ClockSafe.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TB_CLK_SAFE'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.sim/sim_1/behav/xsim'
"xelab -wto 21e58bb949f44e2cb611c0d8fba278d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_CLK_SAFE_behav xil_defaultlib.TB_CLK_SAFE xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 21e58bb949f44e2cb611c0d8fba278d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_CLK_SAFE_behav xil_defaultlib.TB_CLK_SAFE xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package xil_defaultlib.instruction_buffer_type
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.glbl
Compiling architecture bufgctrl_v of entity unisim.BUFGCTRL [\BUFGCTRL(preselect_i0=true)(1,4...]
Compiling architecture inv_v of entity unisim.INV [inv_default]
Compiling architecture bufgmux_v of entity unisim.BUFGMUX [\BUFGMUX(1,4)\]
Compiling architecture behavioral of entity xil_defaultlib.CLK_SAFE [\CLK_SAFE(maxtime_ok=10)\]
Compiling architecture behavior of entity xil_defaultlib.tb_clk_safe
Built simulation snapshot TB_CLK_SAFE_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/TOP_block.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/TOP_block.protoinst for the following reason(s):
There are no instances of module "TOP_block" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1409.203 ; gain = 0.000
run 1 ms
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ms
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CLK_SAFE' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_6 -L processing_system7_vip_v1_0_8 -L xilinx_vip -prj TB_CLK_SAFE_vlog.prj"
"xvhdl --incr --relax -prj TB_CLK_SAFE_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sim_1/new/TB_ClockSafe.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TB_CLK_SAFE'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.sim/sim_1/behav/xsim'
"xelab -wto 21e58bb949f44e2cb611c0d8fba278d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_CLK_SAFE_behav xil_defaultlib.TB_CLK_SAFE xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 21e58bb949f44e2cb611c0d8fba278d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_CLK_SAFE_behav xil_defaultlib.TB_CLK_SAFE xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package xil_defaultlib.instruction_buffer_type
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.glbl
Compiling architecture bufgctrl_v of entity unisim.BUFGCTRL [\BUFGCTRL(preselect_i0=true)(1,4...]
Compiling architecture inv_v of entity unisim.INV [inv_default]
Compiling architecture bufgmux_v of entity unisim.BUFGMUX [\BUFGMUX(1,4)\]
Compiling architecture behavioral of entity xil_defaultlib.CLK_SAFE [\CLK_SAFE(maxtime_ok=10)\]
Compiling architecture behavior of entity xil_defaultlib.tb_clk_safe
Built simulation snapshot TB_CLK_SAFE_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/TOP_block.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/TOP_block.protoinst for the following reason(s):
There are no instances of module "TOP_block" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1409.203 ; gain = 0.000
run 1 ms
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CLK_SAFE' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_6 -L processing_system7_vip_v1_0_8 -L xilinx_vip -prj TB_CLK_SAFE_vlog.prj"
"xvhdl --incr --relax -prj TB_CLK_SAFE_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sim_1/new/TB_ClockSafe.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TB_CLK_SAFE'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.sim/sim_1/behav/xsim'
"xelab -wto 21e58bb949f44e2cb611c0d8fba278d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_CLK_SAFE_behav xil_defaultlib.TB_CLK_SAFE xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 21e58bb949f44e2cb611c0d8fba278d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_CLK_SAFE_behav xil_defaultlib.TB_CLK_SAFE xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package xil_defaultlib.instruction_buffer_type
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.glbl
Compiling architecture bufgctrl_v of entity unisim.BUFGCTRL [\BUFGCTRL(preselect_i0=true)(1,4...]
Compiling architecture inv_v of entity unisim.INV [inv_default]
Compiling architecture bufgmux_v of entity unisim.BUFGMUX [\BUFGMUX(1,4)\]
Compiling architecture behavioral of entity xil_defaultlib.CLK_SAFE [\CLK_SAFE(maxtime_ok=10)\]
Compiling architecture behavior of entity xil_defaultlib.tb_clk_safe
Built simulation snapshot TB_CLK_SAFE_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/TOP_block.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/TOP_block.protoinst for the following reason(s):
There are no instances of module "TOP_block" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1409.203 ; gain = 0.000
run 1 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 8
CRITICAL WARNING: [BD 41-1287] Associated interface by name S_AXI_0 not found for clock port /CLK_200_main
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Wrote  : <C:\Users\SER\Desktop\T2K\mPMT\MAIN_ACQ_ZYNQ _v6_BUG_fixing\MAIN_ACQ\MAIN_ACQ.srcs\sources_1\bd\TOP_block\TOP_block.bd> 
VHDL Output written to : C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/synth/TOP_block.vhd
VHDL Output written to : C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/sim/TOP_block.vhd
VHDL Output written to : C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/hdl/TOP_block_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_200M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_auto_pc_0/TOP_block_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_auto_pc_1/TOP_block_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/hw_handoff/TOP_block.hwh
Generated Block Design Tcl file C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/hw_handoff/TOP_block_bd.tcl
Generated Hardware Definition File C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/synth/TOP_block.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP TOP_block_auto_pc_0, cache-ID = 1f3e7c42a528baf4; cache size = 80.304 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP TOP_block_auto_pc_1, cache-ID = 320ef539253da405; cache size = 80.304 MB.
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Wed Jan 26 17:30:56 2022] Launched synth_1...
Run output will be captured here: C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1409.203 ; gain = 0.000
open_bd_design {C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/TOP_block.bd}
CRITICAL WARNING: [BD 41-1287] Associated interface by name S_AXI_0 not found for clock port /CLK_200_main
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_200M
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_1
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_0
Successfully read diagram <TOP_block> from BD file <C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/TOP_block.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1461.285 ; gain = 52.082
set_property name M00_AXI [get_bd_intf_ports RunControl_AXI]
save_bd_design
Wrote  : <C:\Users\SER\Desktop\T2K\mPMT\MAIN_ACQ_ZYNQ _v6_BUG_fixing\MAIN_ACQ\MAIN_ACQ.srcs\sources_1\bd\TOP_block\TOP_block.bd> 
Wrote  : <C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ui/bd_dd2d7be3.ui> 
reset_run synth_1
launch_runs synth_1 -jobs 8
Wrote  : <C:\Users\SER\Desktop\T2K\mPMT\MAIN_ACQ_ZYNQ _v6_BUG_fixing\MAIN_ACQ\MAIN_ACQ.srcs\sources_1\bd\TOP_block\TOP_block.bd> 
VHDL Output written to : C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/synth/TOP_block.vhd
VHDL Output written to : C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/sim/TOP_block.vhd
VHDL Output written to : C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/hdl/TOP_block_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_200M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_auto_pc_0/TOP_block_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_auto_pc_1/TOP_block_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/hw_handoff/TOP_block.hwh
Generated Block Design Tcl file C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/hw_handoff/TOP_block_bd.tcl
Generated Hardware Definition File C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/synth/TOP_block.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP TOP_block_auto_pc_0, cache-ID = 1f3e7c42a528baf4; cache size = 80.304 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP TOP_block_auto_pc_1, cache-ID = 320ef539253da405; cache size = 80.304 MB.
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Wed Jan 26 17:39:26 2022] Launched synth_1...
Run output will be captured here: C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1471.551 ; gain = 8.773
set_property name M00_AXI_0 [get_bd_intf_ports M00_AXI]
save_bd_design
Wrote  : <C:\Users\SER\Desktop\T2K\mPMT\MAIN_ACQ_ZYNQ _v6_BUG_fixing\MAIN_ACQ\MAIN_ACQ.srcs\sources_1\bd\TOP_block\TOP_block.bd> 
Wrote  : <C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ui/bd_dd2d7be3.ui> 
reset_run synth_1
launch_runs synth_1 -jobs 8
Wrote  : <C:\Users\SER\Desktop\T2K\mPMT\MAIN_ACQ_ZYNQ _v6_BUG_fixing\MAIN_ACQ\MAIN_ACQ.srcs\sources_1\bd\TOP_block\TOP_block.bd> 
VHDL Output written to : C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/synth/TOP_block.vhd
VHDL Output written to : C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/sim/TOP_block.vhd
VHDL Output written to : C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/hdl/TOP_block_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_200M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_auto_pc_0/TOP_block_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_auto_pc_1/TOP_block_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/hw_handoff/TOP_block.hwh
Generated Block Design Tcl file C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/hw_handoff/TOP_block_bd.tcl
Generated Hardware Definition File C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/synth/TOP_block.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP TOP_block_auto_pc_0, cache-ID = 1f3e7c42a528baf4; cache size = 80.304 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP TOP_block_auto_pc_1, cache-ID = 320ef539253da405; cache size = 80.304 MB.
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Wed Jan 26 17:40:12 2022] Launched synth_1...
Run output will be captured here: C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1483.184 ; gain = 5.570
close_bd_design [get_bd_designs TOP_block]
Wrote  : <C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ui/bd_dd2d7be3.ui> 
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed Jan 26 17:50:47 2022] Launched synth_1...
Run output will be captured here: C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.runs/synth_1/runme.log
open_bd_design {C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/TOP_block.bd}
CRITICAL WARNING: [BD 41-1287] Associated interface by name S_AXI_0 not found for clock port /CLK_200_main
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_200M
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_1
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_0
Successfully read diagram <TOP_block> from BD file <C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/TOP_block.bd>
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.007 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.010 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.048 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.007 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.010 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.048 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.007 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.010 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.048 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.007 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.010 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.048 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_USE_DMA0 {1}] [get_bd_cells processing_system7_0]
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
endgroup
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.007 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.010 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.048 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] TOP_block_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] TOP_block_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
endgroup
WARNING: [IP_Flow 19-465] param 'READ_LATENCY' already exists. Ignoring.
WARNING: [IP_Flow 19-465] param 'RD_CMD_OPTIMIZATION' already exists. Ignoring.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_0
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Enable_32bit_Address {true} CONFIG.Use_Byte_Write_Enable {true} CONFIG.Byte_Size {8} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Use_RSTA_Pin {true} CONFIG.Use_RSTB_Pin {true} CONFIG.Port_A_Write_Rate {50} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100} CONFIG.use_bram_block {BRAM_Controller} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells blk_mem_gen_0]
WARNING: [IP_Flow 19-465] param 'READ_LATENCY' already exists. Ignoring.
WARNING: [IP_Flow 19-465] param 'RD_CMD_OPTIMIZATION' already exists. Ignoring.
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells axi_bram_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTA]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-465] param 'READ_LATENCY' already exists. Ignoring.
WARNING: [IP_Flow 19-465] param 'RD_CMD_OPTIMIZATION' already exists. Ignoring.
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB]
endgroup
startgroup
set_property -dict [list CONFIG.c_include_mm2s {1}] [get_bd_cells axi_dma_0]
endgroup
startgroup
set_property -dict [list CONFIG.c_include_mm2s {0}] [get_bd_cells axi_dma_0]
endgroup
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z014sclg484-2
INFO: [Device 21-403] Loading part xc7z014sclg484-2
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.dcp' for cell 'FIFO_DATA_32bit'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'multiphase_clock'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'RunControl_AXI_inst/RAM_PWR_EN'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_axi_dma_0_0/TOP_block_axi_dma_0_0.dcp' for cell 'TOP_block_i/TOP_block_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_axi_uartlite_1_0/TOP_block_axi_uartlite_1_0.dcp' for cell 'TOP_block_i/TOP_block_i/axi_uartlite_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_axis_data_fifo_0_1/TOP_block_axis_data_fifo_0_1.dcp' for cell 'TOP_block_i/TOP_block_i/axis_data_fifo_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0.dcp' for cell 'TOP_block_i/TOP_block_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_rst_ps7_0_200M_0/TOP_block_rst_ps7_0_200M_0.dcp' for cell 'TOP_block_i/TOP_block_i/rst_ps7_0_200M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_auto_pc_1/TOP_block_auto_pc_1.dcp' for cell 'TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_xbar_0/TOP_block_xbar_0.dcp' for cell 'TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_auto_pc_0/TOP_block_auto_pc_0.dcp' for cell 'TOP_block_i/TOP_block_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.403 . Memory (MB): peak = 1724.938 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 930 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. multiphase_clock/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'multiphase_clock/CLK_IN' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0.xdc] for cell 'TOP_block_i/TOP_block_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0.xdc] for cell 'TOP_block_i/TOP_block_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_rst_ps7_0_200M_0/TOP_block_rst_ps7_0_200M_0_board.xdc] for cell 'TOP_block_i/TOP_block_i/rst_ps7_0_200M/U0'
Finished Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_rst_ps7_0_200M_0/TOP_block_rst_ps7_0_200M_0_board.xdc] for cell 'TOP_block_i/TOP_block_i/rst_ps7_0_200M/U0'
Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_rst_ps7_0_200M_0/TOP_block_rst_ps7_0_200M_0.xdc] for cell 'TOP_block_i/TOP_block_i/rst_ps7_0_200M/U0'
Finished Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_rst_ps7_0_200M_0/TOP_block_rst_ps7_0_200M_0.xdc] for cell 'TOP_block_i/TOP_block_i/rst_ps7_0_200M/U0'
Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_axi_uartlite_1_0/TOP_block_axi_uartlite_1_0_board.xdc] for cell 'TOP_block_i/TOP_block_i/axi_uartlite_1/U0'
Finished Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_axi_uartlite_1_0/TOP_block_axi_uartlite_1_0_board.xdc] for cell 'TOP_block_i/TOP_block_i/axi_uartlite_1/U0'
Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_axi_uartlite_1_0/TOP_block_axi_uartlite_1_0.xdc] for cell 'TOP_block_i/TOP_block_i/axi_uartlite_1/U0'
Finished Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_axi_uartlite_1_0/TOP_block_axi_uartlite_1_0.xdc] for cell 'TOP_block_i/TOP_block_i/axi_uartlite_1/U0'
Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_axi_dma_0_0/TOP_block_axi_dma_0_0.xdc] for cell 'TOP_block_i/TOP_block_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_axi_dma_0_0/TOP_block_axi_dma_0_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_axi_dma_0_0/TOP_block_axi_dma_0_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_axi_dma_0_0/TOP_block_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_axi_dma_0_0/TOP_block_axi_dma_0_0.xdc] for cell 'TOP_block_i/TOP_block_i/axi_dma_0/U0'
Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'multiphase_clock/inst'
Finished Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'multiphase_clock/inst'
Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'multiphase_clock/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2466.793 ; gain = 582.246
Finished Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'multiphase_clock/inst'
Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'FIFO_DATA_32bit/U0'
Finished Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'FIFO_DATA_32bit/U0'
Parsing XDC File [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc]
WARNING: [Vivado 12-584] No ports matched 'UART_TX_ACQ'. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:465]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:465]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART_TX_ACQ'. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:466]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:466]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART_RX_ACQ'. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:467]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:467]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART_RX_ACQ'. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:468]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:468]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
INFO: [Power 33-23] Power model is not available for STARTUPE2_inst [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:542]
WARNING: [Constraints 18-633] Creating clock RING_OSC with 19 sources. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:816]
Finished Parsing XDC File [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc]
Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_axi_dma_0_0/TOP_block_axi_dma_0_0_clocks.xdc] for cell 'TOP_block_i/TOP_block_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_axi_dma_0_0/TOP_block_axi_dma_0_0_clocks.xdc] for cell 'TOP_block_i/TOP_block_i/axi_dma_0/U0'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'TOP_block_i/TOP_block_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'TOP_block_i/TOP_block_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'TOP_block_i/TOP_block_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'TOP_block_i/TOP_block_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2480.867 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 28 instances were transformed.
  IBUFDS_IBUFDISABLE => IBUFDS_IBUFDISABLE (IBUFDS_IBUFDISABLE_INT(x2)): 19 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  OBUFDS => OBUFDS: 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 5 instances

open_run: Time (s): cpu = 00:00:35 ; elapsed = 00:00:29 . Memory (MB): peak = 2608.133 ; gain = 1037.125
open_project {C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/ip_repo/myip2_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/ip_repo/RunControl_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2669.477 ; gain = 14.832
update_compile_order -fileset sources_1
open_project {C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v4_UART_ACQ/MAIN_ACQ/MAIN_ACQ.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v4_UART_ACQ/ip_repo/myip2_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v4_UART_ACQ/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v4_UART_ACQ/ip_repo/RunControl_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3369.734 ; gain = 236.027
update_compile_order -fileset sources_1
open_run impl_board
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.399 . Memory (MB): peak = 3495.797 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 793 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'multiphase_clock/CLK_IN' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Constraints 18-5170] The checkpoint was created with non-default parameter values which do not match the current Vivado settings.  Mismatching parameters are:
  tcl.collectionResultDisplayLimit
INFO: [Power 33-23] Power model is not available for STARTUPE2_inst
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3755.895 ; gain = 0.000
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3755.895 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 3755.895 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 25 instances were transformed.
  IBUFDS_IBUFDISABLE => IBUFDS_IBUFDISABLE (IBUFDS_IBUFDISABLE_INT(x2)): 19 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3755.895 ; gain = 284.309
open_report: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3771.254 ; gain = 15.359
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
current_project MAIN_ACQ(2)
open_run impl_board
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.396 . Memory (MB): peak = 3830.820 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 901 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'multiphase_clock/CLK_IN' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Constraints 18-5170] The checkpoint was created with non-default parameter values which do not match the current Vivado settings.  Mismatching parameters are:
  tcl.collectionResultDisplayLimit
INFO: [Power 33-23] Power model is not available for STARTUPE2_inst
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4058.566 ; gain = 2.000
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4058.566 ; gain = 2.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 4058.914 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 26 instances were transformed.
  IBUFDS_IBUFDISABLE => IBUFDS_IBUFDISABLE (IBUFDS_IBUFDISABLE_INT(x2)): 19 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 5 instances

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 4130.230 ; gain = 307.594
open_report: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 4234.770 ; gain = 78.406
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
close_design
open_bd_design {C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/TOP_block.bd}
CRITICAL WARNING: [BD 41-1287] Associated interface by name S_AXI_0 not found for clock port /CLK_200_main
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_200M
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_1
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_0
Successfully read diagram <TOP_block> from BD file <C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/TOP_block.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 4341.520 ; gain = 0.051
startgroup
set_property -dict [list CONFIG.c_s2mm_burst_size {64}] [get_bd_cells axi_dma_0]
endgroup
save_bd_design
Wrote  : <C:\Users\SER\Desktop\T2K\mPMT\MAIN_ACQ_ZYNQ _v5_DMA\MAIN_ACQ\MAIN_ACQ.srcs\sources_1\bd\TOP_block\TOP_block.bd> 
Wrote  : <C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ui/bd_dd2d7be3.ui> 
reset_run synth_1
reset_run TOP_block_xbar_0_synth_1
launch_runs impl_board -to_step write_bitstream -jobs 8
Wrote  : <C:\Users\SER\Desktop\T2K\mPMT\MAIN_ACQ_ZYNQ _v5_DMA\MAIN_ACQ\MAIN_ACQ.srcs\sources_1\bd\TOP_block\TOP_block.bd> 
VHDL Output written to : C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/synth/TOP_block.vhd
VHDL Output written to : C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/sim/TOP_block.vhd
VHDL Output written to : C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/hdl/TOP_block_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_200M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_auto_pc_0/TOP_block_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_auto_pc_1/TOP_block_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/hw_handoff/TOP_block.hwh
Generated Block Design Tcl file C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/hw_handoff/TOP_block_bd.tcl
Generated Hardware Definition File C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/synth/TOP_block.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP TOP_block_auto_pc_0, cache-ID = 1f3e7c42a528baf4; cache size = 80.304 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP TOP_block_auto_pc_1, cache-ID = 320ef539253da405; cache size = 80.304 MB.
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Mon Jan 31 13:40:32 2022] Launched TOP_block_xbar_0_synth_1, TOP_block_axi_dma_0_0_synth_1, synth_1...
Run output will be captured here:
TOP_block_xbar_0_synth_1: C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.runs/TOP_block_xbar_0_synth_1/runme.log
TOP_block_axi_dma_0_0_synth_1: C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.runs/TOP_block_axi_dma_0_0_synth_1/runme.log
synth_1: C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.runs/synth_1/runme.log
[Mon Jan 31 13:40:32 2022] Launched impl_board...
Run output will be captured here: C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.runs/impl_board/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 4345.043 ; gain = 2.961
set_property name M00 [get_bd_intf_ports RunControl_AXI]
current_project MAIN_ACQ
open_bd_design {C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/TOP_block.bd}
current_project MAIN_ACQ(2)
set_property name M00_AXI_0 [get_bd_intf_ports M00]
save_bd_design
Wrote  : <C:\Users\SER\Desktop\T2K\mPMT\MAIN_ACQ_ZYNQ _v5_DMA\MAIN_ACQ\MAIN_ACQ.srcs\sources_1\bd\TOP_block\TOP_block.bd> 
Wrote  : <C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ui/bd_dd2d7be3.ui> 
reset_run synth_1
launch_runs impl_board -to_step write_bitstream -jobs 8
Wrote  : <C:\Users\SER\Desktop\T2K\mPMT\MAIN_ACQ_ZYNQ _v5_DMA\MAIN_ACQ\MAIN_ACQ.srcs\sources_1\bd\TOP_block\TOP_block.bd> 
VHDL Output written to : C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/synth/TOP_block.vhd
VHDL Output written to : C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/sim/TOP_block.vhd
VHDL Output written to : C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/hdl/TOP_block_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_200M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_auto_pc_0/TOP_block_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_auto_pc_1/TOP_block_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/hw_handoff/TOP_block.hwh
Generated Block Design Tcl file C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/hw_handoff/TOP_block_bd.tcl
Generated Hardware Definition File C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/synth/TOP_block.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP TOP_block_auto_pc_0, cache-ID = 1f3e7c42a528baf4; cache size = 83.482 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP TOP_block_auto_pc_1, cache-ID = 320ef539253da405; cache size = 83.482 MB.
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Mon Jan 31 13:43:23 2022] Launched synth_1...
Run output will be captured here: C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.runs/synth_1/runme.log
[Mon Jan 31 13:43:23 2022] Launched impl_board...
Run output will be captured here: C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.runs/impl_board/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 4345.043 ; gain = 0.000
write_hw_platform -fixed -force  -include_bit -file {C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/TOP.xsa}
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/TOP.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2019.2/data\embeddedsw) loading 0 seconds
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/TOP.xsa
write_hw_platform: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 4345.043 ; gain = 0.000
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z014sclg484-2
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.dcp' for cell 'FIFO_DATA_32bit'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'multiphase_clock'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'RunControl_AXI_inst/RAM_PWR_EN'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_axi_dma_0_0/TOP_block_axi_dma_0_0.dcp' for cell 'TOP_block_i/TOP_block_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_axi_uartlite_1_0/TOP_block_axi_uartlite_1_0.dcp' for cell 'TOP_block_i/TOP_block_i/axi_uartlite_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_axis_data_fifo_0_1/TOP_block_axis_data_fifo_0_1.dcp' for cell 'TOP_block_i/TOP_block_i/axis_data_fifo_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0.dcp' for cell 'TOP_block_i/TOP_block_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_rst_ps7_0_200M_0/TOP_block_rst_ps7_0_200M_0.dcp' for cell 'TOP_block_i/TOP_block_i/rst_ps7_0_200M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_auto_pc_1/TOP_block_auto_pc_1.dcp' for cell 'TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_xbar_0/TOP_block_xbar_0.dcp' for cell 'TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_auto_pc_0/TOP_block_auto_pc_0.dcp' for cell 'TOP_block_i/TOP_block_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.408 . Memory (MB): peak = 4345.043 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 893 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. multiphase_clock/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'multiphase_clock/CLK_IN' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0.xdc] for cell 'TOP_block_i/TOP_block_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0.xdc] for cell 'TOP_block_i/TOP_block_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_rst_ps7_0_200M_0/TOP_block_rst_ps7_0_200M_0_board.xdc] for cell 'TOP_block_i/TOP_block_i/rst_ps7_0_200M/U0'
Finished Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_rst_ps7_0_200M_0/TOP_block_rst_ps7_0_200M_0_board.xdc] for cell 'TOP_block_i/TOP_block_i/rst_ps7_0_200M/U0'
Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_rst_ps7_0_200M_0/TOP_block_rst_ps7_0_200M_0.xdc] for cell 'TOP_block_i/TOP_block_i/rst_ps7_0_200M/U0'
Finished Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_rst_ps7_0_200M_0/TOP_block_rst_ps7_0_200M_0.xdc] for cell 'TOP_block_i/TOP_block_i/rst_ps7_0_200M/U0'
Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_axi_uartlite_1_0/TOP_block_axi_uartlite_1_0_board.xdc] for cell 'TOP_block_i/TOP_block_i/axi_uartlite_1/U0'
Finished Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_axi_uartlite_1_0/TOP_block_axi_uartlite_1_0_board.xdc] for cell 'TOP_block_i/TOP_block_i/axi_uartlite_1/U0'
Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_axi_uartlite_1_0/TOP_block_axi_uartlite_1_0.xdc] for cell 'TOP_block_i/TOP_block_i/axi_uartlite_1/U0'
Finished Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_axi_uartlite_1_0/TOP_block_axi_uartlite_1_0.xdc] for cell 'TOP_block_i/TOP_block_i/axi_uartlite_1/U0'
Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_axi_dma_0_0/TOP_block_axi_dma_0_0.xdc] for cell 'TOP_block_i/TOP_block_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_axi_dma_0_0/TOP_block_axi_dma_0_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_axi_dma_0_0/TOP_block_axi_dma_0_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_axi_dma_0_0/TOP_block_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_axi_dma_0_0/TOP_block_axi_dma_0_0.xdc] for cell 'TOP_block_i/TOP_block_i/axi_dma_0/U0'
Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'multiphase_clock/inst'
Finished Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'multiphase_clock/inst'
Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'multiphase_clock/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'multiphase_clock/inst'
Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'FIFO_DATA_32bit/U0'
Finished Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'FIFO_DATA_32bit/U0'
Parsing XDC File [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc]
WARNING: [Vivado 12-584] No ports matched 'UART_TX_ACQ'. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:465]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:465]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART_TX_ACQ'. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:466]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:466]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART_RX_ACQ'. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:467]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:467]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART_RX_ACQ'. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:468]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:468]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
INFO: [Power 33-23] Power model is not available for STARTUPE2_inst [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:542]
WARNING: [Constraints 18-633] Creating clock RING_OSC with 19 sources. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:816]
Finished Parsing XDC File [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc]
Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_axi_dma_0_0/TOP_block_axi_dma_0_0_clocks.xdc] for cell 'TOP_block_i/TOP_block_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_axi_dma_0_0/TOP_block_axi_dma_0_0_clocks.xdc] for cell 'TOP_block_i/TOP_block_i/axi_dma_0/U0'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'TOP_block_i/TOP_block_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'TOP_block_i/TOP_block_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'TOP_block_i/TOP_block_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'TOP_block_i/TOP_block_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 4458.141 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 27 instances were transformed.
  IBUFDS_IBUFDISABLE => IBUFDS_IBUFDISABLE (IBUFDS_IBUFDISABLE_INT(x2)): 19 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  OBUFDS => OBUFDS: 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 4458.141 ; gain = 113.098
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*tlast*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*PULSER*" ]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 2048 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 2 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list multiphase_clock/inst/clk_out1 ]]
set_property port_width 6 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {tlast_cnt[0]} {tlast_cnt[1]} {tlast_cnt[2]} {tlast_cnt[3]} {tlast_cnt[4]} {tlast_cnt[5]} ]]
create_debug_port u_ila_0 probe
set_property port_width 128 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {FIFO_DATA_32bit/din[0]} {FIFO_DATA_32bit/din[1]} {FIFO_DATA_32bit/din[2]} {FIFO_DATA_32bit/din[3]} {FIFO_DATA_32bit/din[4]} {FIFO_DATA_32bit/din[5]} {FIFO_DATA_32bit/din[6]} {FIFO_DATA_32bit/din[7]} {FIFO_DATA_32bit/din[8]} {FIFO_DATA_32bit/din[9]} {FIFO_DATA_32bit/din[10]} {FIFO_DATA_32bit/din[11]} {FIFO_DATA_32bit/din[12]} {FIFO_DATA_32bit/din[13]} {FIFO_DATA_32bit/din[14]} {FIFO_DATA_32bit/din[15]} {FIFO_DATA_32bit/din[16]} {FIFO_DATA_32bit/din[17]} {FIFO_DATA_32bit/din[18]} {FIFO_DATA_32bit/din[19]} {FIFO_DATA_32bit/din[20]} {FIFO_DATA_32bit/din[21]} {FIFO_DATA_32bit/din[22]} {FIFO_DATA_32bit/din[23]} {FIFO_DATA_32bit/din[24]} {FIFO_DATA_32bit/din[25]} {FIFO_DATA_32bit/din[26]} {FIFO_DATA_32bit/din[27]} {FIFO_DATA_32bit/din[28]} {FIFO_DATA_32bit/din[29]} {FIFO_DATA_32bit/din[30]} {FIFO_DATA_32bit/din[31]} {FIFO_DATA_32bit/din[32]} {FIFO_DATA_32bit/din[33]} {FIFO_DATA_32bit/din[34]} {FIFO_DATA_32bit/din[35]} {FIFO_DATA_32bit/din[36]} {FIFO_DATA_32bit/din[37]} {FIFO_DATA_32bit/din[38]} {FIFO_DATA_32bit/din[39]} {FIFO_DATA_32bit/din[40]} {FIFO_DATA_32bit/din[41]} {FIFO_DATA_32bit/din[42]} {FIFO_DATA_32bit/din[43]} {FIFO_DATA_32bit/din[44]} {FIFO_DATA_32bit/din[45]} {FIFO_DATA_32bit/din[46]} {FIFO_DATA_32bit/din[47]} {FIFO_DATA_32bit/din[48]} {FIFO_DATA_32bit/din[49]} {FIFO_DATA_32bit/din[50]} {FIFO_DATA_32bit/din[51]} {FIFO_DATA_32bit/din[52]} {FIFO_DATA_32bit/din[53]} {FIFO_DATA_32bit/din[54]} {FIFO_DATA_32bit/din[55]} {FIFO_DATA_32bit/din[56]} {FIFO_DATA_32bit/din[57]} {FIFO_DATA_32bit/din[58]} {FIFO_DATA_32bit/din[59]} {FIFO_DATA_32bit/din[60]} {FIFO_DATA_32bit/din[61]} {FIFO_DATA_32bit/din[62]} {FIFO_DATA_32bit/din[63]} {FIFO_DATA_32bit/din[64]} {FIFO_DATA_32bit/din[65]} {FIFO_DATA_32bit/din[66]} {FIFO_DATA_32bit/din[67]} {FIFO_DATA_32bit/din[68]} {FIFO_DATA_32bit/din[69]} {FIFO_DATA_32bit/din[70]} {FIFO_DATA_32bit/din[71]} {FIFO_DATA_32bit/din[72]} {FIFO_DATA_32bit/din[73]} {FIFO_DATA_32bit/din[74]} {FIFO_DATA_32bit/din[75]} {FIFO_DATA_32bit/din[76]} {FIFO_DATA_32bit/din[77]} {FIFO_DATA_32bit/din[78]} {FIFO_DATA_32bit/din[79]} {FIFO_DATA_32bit/din[80]} {FIFO_DATA_32bit/din[81]} {FIFO_DATA_32bit/din[82]} {FIFO_DATA_32bit/din[83]} {FIFO_DATA_32bit/din[84]} {FIFO_DATA_32bit/din[85]} {FIFO_DATA_32bit/din[86]} {FIFO_DATA_32bit/din[87]} {FIFO_DATA_32bit/din[88]} {FIFO_DATA_32bit/din[89]} {FIFO_DATA_32bit/din[90]} {FIFO_DATA_32bit/din[91]} {FIFO_DATA_32bit/din[92]} {FIFO_DATA_32bit/din[93]} {FIFO_DATA_32bit/din[94]} {FIFO_DATA_32bit/din[95]} {FIFO_DATA_32bit/din[96]} {FIFO_DATA_32bit/din[97]} {FIFO_DATA_32bit/din[98]} {FIFO_DATA_32bit/din[99]} {FIFO_DATA_32bit/din[100]} {FIFO_DATA_32bit/din[101]} {FIFO_DATA_32bit/din[102]} {FIFO_DATA_32bit/din[103]} {FIFO_DATA_32bit/din[104]} {FIFO_DATA_32bit/din[105]} {FIFO_DATA_32bit/din[106]} {FIFO_DATA_32bit/din[107]} {FIFO_DATA_32bit/din[108]} {FIFO_DATA_32bit/din[109]} {FIFO_DATA_32bit/din[110]} {FIFO_DATA_32bit/din[111]} {FIFO_DATA_32bit/din[112]} {FIFO_DATA_32bit/din[113]} {FIFO_DATA_32bit/din[114]} {FIFO_DATA_32bit/din[115]} {FIFO_DATA_32bit/din[116]} {FIFO_DATA_32bit/din[117]} {FIFO_DATA_32bit/din[118]} {FIFO_DATA_32bit/din[119]} {FIFO_DATA_32bit/din[120]} {FIFO_DATA_32bit/din[121]} {FIFO_DATA_32bit/din[122]} {FIFO_DATA_32bit/din[123]} {FIFO_DATA_32bit/din[124]} {FIFO_DATA_32bit/din[125]} {FIFO_DATA_32bit/din[126]} {FIFO_DATA_32bit/din[127]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list AXI_STR_RXD_0_tlast ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list PULSER_Out ]]
save_constraints
reset_run synth_1
launch_runs impl_board -to_step write_bitstream -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_board'
[Mon Jan 31 13:59:58 2022] Launched synth_1...
Run output will be captured here: C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.runs/synth_1/runme.log
[Mon Jan 31 13:59:58 2022] Launched impl_board...
Run output will be captured here: C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.runs/impl_board/runme.log
close_design
open_bd_design {C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/TOP_block.bd}
startgroup
set_property -dict [list CONFIG.c_s2mm_burst_size {256}] [get_bd_cells axi_dma_0]
endgroup
save_bd_design
Wrote  : <C:\Users\SER\Desktop\T2K\mPMT\MAIN_ACQ_ZYNQ _v5_DMA\MAIN_ACQ\MAIN_ACQ.srcs\sources_1\bd\TOP_block\TOP_block.bd> 
Wrote  : <C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ui/bd_dd2d7be3.ui> 
reset_run synth_1
reset_run TOP_block_axi_dma_0_0_synth_1
launch_runs impl_board -to_step write_bitstream -jobs 8
Wrote  : <C:\Users\SER\Desktop\T2K\mPMT\MAIN_ACQ_ZYNQ _v5_DMA\MAIN_ACQ\MAIN_ACQ.srcs\sources_1\bd\TOP_block\TOP_block.bd> 
VHDL Output written to : C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/synth/TOP_block.vhd
VHDL Output written to : C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/sim/TOP_block.vhd
VHDL Output written to : C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/hdl/TOP_block_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_200M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_auto_pc_0/TOP_block_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_auto_pc_1/TOP_block_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/hw_handoff/TOP_block.hwh
Generated Block Design Tcl file C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/hw_handoff/TOP_block_bd.tcl
Generated Hardware Definition File C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/synth/TOP_block.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP TOP_block_auto_pc_0, cache-ID = 1f3e7c42a528baf4; cache size = 83.482 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP TOP_block_auto_pc_1, cache-ID = 320ef539253da405; cache size = 83.482 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP TOP_block_axi_dma_0_0, cache-ID = 0dc357503fb8088e; cache size = 83.482 MB.
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Mon Jan 31 19:01:04 2022] Launched synth_1...
Run output will be captured here: C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.runs/synth_1/runme.log
[Mon Jan 31 19:01:04 2022] Launched impl_board...
Run output will be captured here: C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.runs/impl_board/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 4611.273 ; gain = 0.000
reset_run impl_board
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z014sclg484-2
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.dcp' for cell 'FIFO_DATA_32bit'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'multiphase_clock'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'RunControl_AXI_inst/RAM_PWR_EN'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_axi_dma_0_0/TOP_block_axi_dma_0_0.dcp' for cell 'TOP_block_i/TOP_block_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_axi_uartlite_1_0/TOP_block_axi_uartlite_1_0.dcp' for cell 'TOP_block_i/TOP_block_i/axi_uartlite_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_axis_data_fifo_0_1/TOP_block_axis_data_fifo_0_1.dcp' for cell 'TOP_block_i/TOP_block_i/axis_data_fifo_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0.dcp' for cell 'TOP_block_i/TOP_block_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_rst_ps7_0_200M_0/TOP_block_rst_ps7_0_200M_0.dcp' for cell 'TOP_block_i/TOP_block_i/rst_ps7_0_200M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_auto_pc_1/TOP_block_auto_pc_1.dcp' for cell 'TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_xbar_0/TOP_block_xbar_0.dcp' for cell 'TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_auto_pc_0/TOP_block_auto_pc_0.dcp' for cell 'TOP_block_i/TOP_block_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.426 . Memory (MB): peak = 4611.273 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 914 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. multiphase_clock/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'multiphase_clock/CLK_IN' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0.xdc] for cell 'TOP_block_i/TOP_block_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0.xdc] for cell 'TOP_block_i/TOP_block_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_rst_ps7_0_200M_0/TOP_block_rst_ps7_0_200M_0_board.xdc] for cell 'TOP_block_i/TOP_block_i/rst_ps7_0_200M/U0'
Finished Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_rst_ps7_0_200M_0/TOP_block_rst_ps7_0_200M_0_board.xdc] for cell 'TOP_block_i/TOP_block_i/rst_ps7_0_200M/U0'
Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_rst_ps7_0_200M_0/TOP_block_rst_ps7_0_200M_0.xdc] for cell 'TOP_block_i/TOP_block_i/rst_ps7_0_200M/U0'
Finished Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_rst_ps7_0_200M_0/TOP_block_rst_ps7_0_200M_0.xdc] for cell 'TOP_block_i/TOP_block_i/rst_ps7_0_200M/U0'
Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_axi_uartlite_1_0/TOP_block_axi_uartlite_1_0_board.xdc] for cell 'TOP_block_i/TOP_block_i/axi_uartlite_1/U0'
Finished Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_axi_uartlite_1_0/TOP_block_axi_uartlite_1_0_board.xdc] for cell 'TOP_block_i/TOP_block_i/axi_uartlite_1/U0'
Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_axi_uartlite_1_0/TOP_block_axi_uartlite_1_0.xdc] for cell 'TOP_block_i/TOP_block_i/axi_uartlite_1/U0'
Finished Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_axi_uartlite_1_0/TOP_block_axi_uartlite_1_0.xdc] for cell 'TOP_block_i/TOP_block_i/axi_uartlite_1/U0'
Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_axi_dma_0_0/TOP_block_axi_dma_0_0.xdc] for cell 'TOP_block_i/TOP_block_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_axi_dma_0_0/TOP_block_axi_dma_0_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_axi_dma_0_0/TOP_block_axi_dma_0_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_axi_dma_0_0/TOP_block_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_axi_dma_0_0/TOP_block_axi_dma_0_0.xdc] for cell 'TOP_block_i/TOP_block_i/axi_dma_0/U0'
Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'multiphase_clock/inst'
Finished Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'multiphase_clock/inst'
Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'multiphase_clock/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'multiphase_clock/inst'
Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'FIFO_DATA_32bit/U0'
Finished Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'FIFO_DATA_32bit/U0'
Parsing XDC File [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc]
WARNING: [Vivado 12-584] No ports matched 'UART_TX_ACQ'. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:465]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:465]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART_TX_ACQ'. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:466]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:466]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART_RX_ACQ'. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:467]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:467]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART_RX_ACQ'. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:468]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:468]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
INFO: [Power 33-23] Power model is not available for STARTUPE2_inst [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:542]
WARNING: [Constraints 18-633] Creating clock RING_OSC with 19 sources. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:816]
Finished Parsing XDC File [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc]
Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_axi_dma_0_0/TOP_block_axi_dma_0_0_clocks.xdc] for cell 'TOP_block_i/TOP_block_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_axi_dma_0_0/TOP_block_axi_dma_0_0_clocks.xdc] for cell 'TOP_block_i/TOP_block_i/axi_dma_0/U0'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'TOP_block_i/TOP_block_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'TOP_block_i/TOP_block_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'TOP_block_i/TOP_block_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'TOP_block_i/TOP_block_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 4639.770 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 28 instances were transformed.
  IBUFDS_IBUFDISABLE => IBUFDS_IBUFDISABLE (IBUFDS_IBUFDISABLE_INT(x2)): 19 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  OBUFDS => OBUFDS: 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 5 instances

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 4639.770 ; gain = 28.496
delete_debug_core [get_debug_cores {u_ila_0 }]
save_constraints
reset_run synth_1
launch_runs impl_board -to_step write_bitstream -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_board'
[Mon Jan 31 19:04:23 2022] Launched synth_1...
Run output will be captured here: C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.runs/synth_1/runme.log
[Mon Jan 31 19:04:23 2022] Launched impl_board...
Run output will be captured here: C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.runs/impl_board/runme.log
close_design
set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_board]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SER\Desktop\T2K\mPMT\MAIN_ACQ_ZYNQ _v4_UART_ACQ\MAIN_ACQ\MAIN_ACQ.srcs\sources_1\imports\Main_V0_Fir_V_2_2\raccolta_canali.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SER\Desktop\T2K\mPMT\MAIN_ACQ_ZYNQ _v4_UART_ACQ\MAIN_ACQ\MAIN_ACQ.srcs\sources_1\new\TOP.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SER\Desktop\T2K\mPMT\MAIN_ACQ_ZYNQ _v4_UART_ACQ\MAIN_ACQ\MAIN_ACQ.srcs\sources_1\imports\Main_V0_Fir_V_2_2\raccolta_dati.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SER\Desktop\T2K\mPMT\MAIN_ACQ_ZYNQ _v4_UART_ACQ\MAIN_ACQ\MAIN_ACQ.srcs\sources_1\imports\Main_V0_Fir_V_2_2\remote_sources\_\single_channel.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SER\Desktop\T2K\mPMT\MAIN_ACQ_ZYNQ _v4_UART_ACQ\MAIN_ACQ\MAIN_ACQ.srcs\sources_1\imports\Main_V0_Fir_V_2_2\raccolta_canali.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SER\Desktop\T2K\mPMT\MAIN_ACQ_ZYNQ _v4_UART_ACQ\MAIN_ACQ\MAIN_ACQ.srcs\sources_1\new\TOP.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SER\Desktop\T2K\mPMT\MAIN_ACQ_ZYNQ _v4_UART_ACQ\MAIN_ACQ\MAIN_ACQ.srcs\sources_1\imports\Main_V0_Fir_V_2_2\raccolta_dati.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SER\Desktop\T2K\mPMT\MAIN_ACQ_ZYNQ _v4_UART_ACQ\MAIN_ACQ\MAIN_ACQ.srcs\sources_1\imports\Main_V0_Fir_V_2_2\remote_sources\_\single_channel.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SER\Desktop\T2K\mPMT\MAIN_ACQ_ZYNQ _v4_UART_ACQ\MAIN_ACQ\MAIN_ACQ.srcs\sources_1\imports\Main_V0_Fir_V_2_2\raccolta_canali.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SER\Desktop\T2K\mPMT\MAIN_ACQ_ZYNQ _v4_UART_ACQ\MAIN_ACQ\MAIN_ACQ.srcs\sources_1\new\TOP.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SER\Desktop\T2K\mPMT\MAIN_ACQ_ZYNQ _v4_UART_ACQ\MAIN_ACQ\MAIN_ACQ.srcs\sources_1\imports\Main_V0_Fir_V_2_2\raccolta_dati.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SER\Desktop\T2K\mPMT\MAIN_ACQ_ZYNQ _v4_UART_ACQ\MAIN_ACQ\MAIN_ACQ.srcs\sources_1\imports\Main_V0_Fir_V_2_2\remote_sources\_\single_channel.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SER\Desktop\T2K\mPMT\MAIN_ACQ_ZYNQ _v6_BUG_fixing\MAIN_ACQ\MAIN_ACQ.srcs\sources_1\new\TOP.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SER\Desktop\T2K\mPMT\MAIN_ACQ_ZYNQ _v6_BUG_fixing\MAIN_ACQ\MAIN_ACQ.srcs\sources_1\imports\Main_V0_Fir_V_2_2\RESET_MODULE.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SER\Desktop\T2K\mPMT\MAIN_ACQ_ZYNQ _v6_BUG_fixing\MAIN_ACQ\MAIN_ACQ.srcs\sources_1\imports\Main_V0_Fir_V_2_2\pps_module2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SER\Desktop\T2K\mPMT\MAIN_ACQ_ZYNQ _v6_BUG_fixing\MAIN_ACQ\MAIN_ACQ.srcs\sources_1\new\RunControl_AXI.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SER\Desktop\T2K\mPMT\MAIN_ACQ_ZYNQ _v6_BUG_fixing\MAIN_ACQ\MAIN_ACQ.srcs\sources_1\imports\Main_V0_Fir_V_2_2\raccolta_dati.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SER\Desktop\T2K\mPMT\MAIN_ACQ_ZYNQ _v6_BUG_fixing\MAIN_ACQ\MAIN_ACQ.srcs\sources_1\imports\Main_V0_Fir_V_2_2\raccolta_canali.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SER\Desktop\T2K\mPMT\MAIN_ACQ_ZYNQ _v6_BUG_fixing\MAIN_ACQ\MAIN_ACQ.srcs\sources_1\new\TOP.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SER\Desktop\T2K\mPMT\MAIN_ACQ_ZYNQ _v6_BUG_fixing\MAIN_ACQ\MAIN_ACQ.srcs\sources_1\imports\Main_V0_Fir_V_2_2\RESET_MODULE.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SER\Desktop\T2K\mPMT\MAIN_ACQ_ZYNQ _v6_BUG_fixing\MAIN_ACQ\MAIN_ACQ.srcs\sources_1\imports\Main_V0_Fir_V_2_2\pps_module2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SER\Desktop\T2K\mPMT\MAIN_ACQ_ZYNQ _v6_BUG_fixing\MAIN_ACQ\MAIN_ACQ.srcs\sources_1\new\RunControl_AXI.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SER\Desktop\T2K\mPMT\MAIN_ACQ_ZYNQ _v6_BUG_fixing\MAIN_ACQ\MAIN_ACQ.srcs\sources_1\imports\Main_V0_Fir_V_2_2\raccolta_dati.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SER\Desktop\T2K\mPMT\MAIN_ACQ_ZYNQ _v6_BUG_fixing\MAIN_ACQ\MAIN_ACQ.srcs\sources_1\imports\Main_V0_Fir_V_2_2\raccolta_canali.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SER\Desktop\T2K\mPMT\MAIN_ACQ_ZYNQ _v6_BUG_fixing\MAIN_ACQ\MAIN_ACQ.srcs\sources_1\new\TOP.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SER\Desktop\T2K\mPMT\MAIN_ACQ_ZYNQ _v6_BUG_fixing\MAIN_ACQ\MAIN_ACQ.srcs\sources_1\imports\Main_V0_Fir_V_2_2\RESET_MODULE.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SER\Desktop\T2K\mPMT\MAIN_ACQ_ZYNQ _v6_BUG_fixing\MAIN_ACQ\MAIN_ACQ.srcs\sources_1\imports\Main_V0_Fir_V_2_2\pps_module2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SER\Desktop\T2K\mPMT\MAIN_ACQ_ZYNQ _v6_BUG_fixing\MAIN_ACQ\MAIN_ACQ.srcs\sources_1\new\RunControl_AXI.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SER\Desktop\T2K\mPMT\MAIN_ACQ_ZYNQ _v6_BUG_fixing\MAIN_ACQ\MAIN_ACQ.srcs\sources_1\imports\Main_V0_Fir_V_2_2\raccolta_dati.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SER\Desktop\T2K\mPMT\MAIN_ACQ_ZYNQ _v6_BUG_fixing\MAIN_ACQ\MAIN_ACQ.srcs\sources_1\imports\Main_V0_Fir_V_2_2\raccolta_canali.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SER\Desktop\T2K\mPMT\MAIN_ACQ_ZYNQ _v6_BUG_fixing\MAIN_ACQ\MAIN_ACQ.srcs\sources_1\new\TOP.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SER\Desktop\T2K\mPMT\MAIN_ACQ_ZYNQ _v6_BUG_fixing\MAIN_ACQ\MAIN_ACQ.srcs\sources_1\imports\Main_V0_Fir_V_2_2\RESET_MODULE.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SER\Desktop\T2K\mPMT\MAIN_ACQ_ZYNQ _v6_BUG_fixing\MAIN_ACQ\MAIN_ACQ.srcs\sources_1\imports\Main_V0_Fir_V_2_2\pps_module2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SER\Desktop\T2K\mPMT\MAIN_ACQ_ZYNQ _v6_BUG_fixing\MAIN_ACQ\MAIN_ACQ.srcs\sources_1\new\RunControl_AXI.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SER\Desktop\T2K\mPMT\MAIN_ACQ_ZYNQ _v6_BUG_fixing\MAIN_ACQ\MAIN_ACQ.srcs\sources_1\imports\Main_V0_Fir_V_2_2\raccolta_dati.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SER\Desktop\T2K\mPMT\MAIN_ACQ_ZYNQ _v6_BUG_fixing\MAIN_ACQ\MAIN_ACQ.srcs\sources_1\imports\Main_V0_Fir_V_2_2\raccolta_canali.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SER\Desktop\T2K\mPMT\MAIN_ACQ_ZYNQ _v5_DMA\MAIN_ACQ\MAIN_ACQ.srcs\sources_1\imports\Main_V0_Fir_V_2_2\Pulser.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SER\Desktop\T2K\mPMT\MAIN_ACQ_ZYNQ _v5_DMA\MAIN_ACQ\MAIN_ACQ.srcs\sources_1\imports\Main_V0_Fir_V_2_2\Canale_secondi.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SER\Desktop\T2K\mPMT\MAIN_ACQ_ZYNQ _v5_DMA\MAIN_ACQ\MAIN_ACQ.srcs\sources_1\new\TOP.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SER\Desktop\T2K\mPMT\MAIN_ACQ_ZYNQ _v5_DMA\MAIN_ACQ\MAIN_ACQ.srcs\sources_1\imports\Main_V0_Fir_V_2_2\raccolta_dati.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SER\Desktop\T2K\mPMT\MAIN_ACQ_ZYNQ _v5_DMA\MAIN_ACQ\MAIN_ACQ.srcs\sources_1\imports\Main_V0_Fir_V_2_2\raccolta_canali.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SER\Desktop\T2K\mPMT\MAIN_ACQ_ZYNQ _v5_DMA\MAIN_ACQ\MAIN_ACQ.srcs\sources_1\imports\Main_V0_Fir_V_2_2\Pulser.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SER\Desktop\T2K\mPMT\MAIN_ACQ_ZYNQ _v5_DMA\MAIN_ACQ\MAIN_ACQ.srcs\sources_1\imports\Main_V0_Fir_V_2_2\Canale_secondi.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SER\Desktop\T2K\mPMT\MAIN_ACQ_ZYNQ _v5_DMA\MAIN_ACQ\MAIN_ACQ.srcs\sources_1\new\TOP.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SER\Desktop\T2K\mPMT\MAIN_ACQ_ZYNQ _v5_DMA\MAIN_ACQ\MAIN_ACQ.srcs\sources_1\imports\Main_V0_Fir_V_2_2\raccolta_dati.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SER\Desktop\T2K\mPMT\MAIN_ACQ_ZYNQ _v5_DMA\MAIN_ACQ\MAIN_ACQ.srcs\sources_1\imports\Main_V0_Fir_V_2_2\raccolta_canali.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SER\Desktop\T2K\mPMT\MAIN_ACQ_ZYNQ _v5_DMA\MAIN_ACQ\MAIN_ACQ.srcs\sources_1\imports\Main_V0_Fir_V_2_2\Pulser.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SER\Desktop\T2K\mPMT\MAIN_ACQ_ZYNQ _v5_DMA\MAIN_ACQ\MAIN_ACQ.srcs\sources_1\imports\Main_V0_Fir_V_2_2\Canale_secondi.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SER\Desktop\T2K\mPMT\MAIN_ACQ_ZYNQ _v5_DMA\MAIN_ACQ\MAIN_ACQ.srcs\sources_1\new\TOP.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SER\Desktop\T2K\mPMT\MAIN_ACQ_ZYNQ _v5_DMA\MAIN_ACQ\MAIN_ACQ.srcs\sources_1\imports\Main_V0_Fir_V_2_2\raccolta_dati.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SER\Desktop\T2K\mPMT\MAIN_ACQ_ZYNQ _v5_DMA\MAIN_ACQ\MAIN_ACQ.srcs\sources_1\imports\Main_V0_Fir_V_2_2\raccolta_canali.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SER\Desktop\T2K\mPMT\MAIN_ACQ_ZYNQ _v5_DMA\MAIN_ACQ\MAIN_ACQ.srcs\sources_1\imports\Main_V0_Fir_V_2_2\Pulser.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SER\Desktop\T2K\mPMT\MAIN_ACQ_ZYNQ _v5_DMA\MAIN_ACQ\MAIN_ACQ.srcs\sources_1\imports\Main_V0_Fir_V_2_2\Canale_secondi.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SER\Desktop\T2K\mPMT\MAIN_ACQ_ZYNQ _v5_DMA\MAIN_ACQ\MAIN_ACQ.srcs\sources_1\new\TOP.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SER\Desktop\T2K\mPMT\MAIN_ACQ_ZYNQ _v5_DMA\MAIN_ACQ\MAIN_ACQ.srcs\sources_1\imports\Main_V0_Fir_V_2_2\raccolta_dati.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SER\Desktop\T2K\mPMT\MAIN_ACQ_ZYNQ _v5_DMA\MAIN_ACQ\MAIN_ACQ.srcs\sources_1\imports\Main_V0_Fir_V_2_2\raccolta_canali.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SER\Desktop\T2K\mPMT\MAIN_ACQ_ZYNQ _v6_BUG_fixing\MAIN_ACQ\MAIN_ACQ.srcs\sources_1\new\TOP.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SER\Desktop\T2K\mPMT\MAIN_ACQ_ZYNQ _v6_BUG_fixing\MAIN_ACQ\MAIN_ACQ.srcs\sources_1\imports\Main_V0_Fir_V_2_2\RESET_MODULE.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SER\Desktop\T2K\mPMT\MAIN_ACQ_ZYNQ _v6_BUG_fixing\MAIN_ACQ\MAIN_ACQ.srcs\sources_1\imports\Main_V0_Fir_V_2_2\pps_module2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SER\Desktop\T2K\mPMT\MAIN_ACQ_ZYNQ _v6_BUG_fixing\MAIN_ACQ\MAIN_ACQ.srcs\sources_1\new\RunControl_AXI.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SER\Desktop\T2K\mPMT\MAIN_ACQ_ZYNQ _v6_BUG_fixing\MAIN_ACQ\MAIN_ACQ.srcs\sources_1\imports\Main_V0_Fir_V_2_2\raccolta_dati.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SER\Desktop\T2K\mPMT\MAIN_ACQ_ZYNQ _v6_BUG_fixing\MAIN_ACQ\MAIN_ACQ.srcs\sources_1\imports\Main_V0_Fir_V_2_2\raccolta_canali.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
reset_run impl_board -prev_step 
launch_runs impl_board -to_step write_bitstream -jobs 8
[Mon Jan 31 19:14:07 2022] Launched impl_board...
Run output will be captured here: C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.runs/impl_board/runme.log
open_bd_design {C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/TOP_block.bd}
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z014sclg484-2
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.dcp' for cell 'FIFO_DATA_32bit'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'multiphase_clock'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'RunControl_AXI_inst/RAM_PWR_EN'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_axi_dma_0_0/TOP_block_axi_dma_0_0.dcp' for cell 'TOP_block_i/TOP_block_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_axi_uartlite_1_0/TOP_block_axi_uartlite_1_0.dcp' for cell 'TOP_block_i/TOP_block_i/axi_uartlite_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_axis_data_fifo_0_1/TOP_block_axis_data_fifo_0_1.dcp' for cell 'TOP_block_i/TOP_block_i/axis_data_fifo_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0.dcp' for cell 'TOP_block_i/TOP_block_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_rst_ps7_0_200M_0/TOP_block_rst_ps7_0_200M_0.dcp' for cell 'TOP_block_i/TOP_block_i/rst_ps7_0_200M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_auto_pc_1/TOP_block_auto_pc_1.dcp' for cell 'TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_xbar_0/TOP_block_xbar_0.dcp' for cell 'TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_auto_pc_0/TOP_block_auto_pc_0.dcp' for cell 'TOP_block_i/TOP_block_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.406 . Memory (MB): peak = 4815.219 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 914 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. multiphase_clock/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'multiphase_clock/CLK_IN' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0.xdc] for cell 'TOP_block_i/TOP_block_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0.xdc] for cell 'TOP_block_i/TOP_block_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_rst_ps7_0_200M_0/TOP_block_rst_ps7_0_200M_0_board.xdc] for cell 'TOP_block_i/TOP_block_i/rst_ps7_0_200M/U0'
Finished Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_rst_ps7_0_200M_0/TOP_block_rst_ps7_0_200M_0_board.xdc] for cell 'TOP_block_i/TOP_block_i/rst_ps7_0_200M/U0'
Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_rst_ps7_0_200M_0/TOP_block_rst_ps7_0_200M_0.xdc] for cell 'TOP_block_i/TOP_block_i/rst_ps7_0_200M/U0'
Finished Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_rst_ps7_0_200M_0/TOP_block_rst_ps7_0_200M_0.xdc] for cell 'TOP_block_i/TOP_block_i/rst_ps7_0_200M/U0'
Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_axi_uartlite_1_0/TOP_block_axi_uartlite_1_0_board.xdc] for cell 'TOP_block_i/TOP_block_i/axi_uartlite_1/U0'
Finished Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_axi_uartlite_1_0/TOP_block_axi_uartlite_1_0_board.xdc] for cell 'TOP_block_i/TOP_block_i/axi_uartlite_1/U0'
Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_axi_uartlite_1_0/TOP_block_axi_uartlite_1_0.xdc] for cell 'TOP_block_i/TOP_block_i/axi_uartlite_1/U0'
Finished Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_axi_uartlite_1_0/TOP_block_axi_uartlite_1_0.xdc] for cell 'TOP_block_i/TOP_block_i/axi_uartlite_1/U0'
Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_axi_dma_0_0/TOP_block_axi_dma_0_0.xdc] for cell 'TOP_block_i/TOP_block_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_axi_dma_0_0/TOP_block_axi_dma_0_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_axi_dma_0_0/TOP_block_axi_dma_0_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_axi_dma_0_0/TOP_block_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_axi_dma_0_0/TOP_block_axi_dma_0_0.xdc] for cell 'TOP_block_i/TOP_block_i/axi_dma_0/U0'
Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'multiphase_clock/inst'
Finished Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'multiphase_clock/inst'
Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'multiphase_clock/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'multiphase_clock/inst'
Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'FIFO_DATA_32bit/U0'
Finished Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'FIFO_DATA_32bit/U0'
Parsing XDC File [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc]
WARNING: [Vivado 12-584] No ports matched 'UART_TX_ACQ'. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:465]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:465]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART_TX_ACQ'. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:466]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:466]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART_RX_ACQ'. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:467]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:467]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART_RX_ACQ'. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:468]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:468]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
INFO: [Power 33-23] Power model is not available for STARTUPE2_inst [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:542]
WARNING: [Constraints 18-633] Creating clock RING_OSC with 19 sources. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:816]
Finished Parsing XDC File [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc]
Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_axi_dma_0_0/TOP_block_axi_dma_0_0_clocks.xdc] for cell 'TOP_block_i/TOP_block_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_axi_dma_0_0/TOP_block_axi_dma_0_0_clocks.xdc] for cell 'TOP_block_i/TOP_block_i/axi_dma_0/U0'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'TOP_block_i/TOP_block_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'TOP_block_i/TOP_block_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'TOP_block_i/TOP_block_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'TOP_block_i/TOP_block_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 4927.305 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 28 instances were transformed.
  IBUFDS_IBUFDISABLE => IBUFDS_IBUFDISABLE (IBUFDS_IBUFDISABLE_INT(x2)): 19 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  OBUFDS => OBUFDS: 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 5 instances

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 4927.305 ; gain = 126.109
report_clock_networks -name {network_1}
WARNING: [Constraints 18-633] Creating clock RING_OSC with 19 sources. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:816]
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-493] Port OUT_TIME_P[0] has one or several leaf clock pins in its transitive fanout without any clock buffer on the path and no clock reaching the clock pin(s). Vivado cannot infer the clock source when no clock buffer is found on the path to a leaf clock pin.
WARNING: [Timing 38-493] Port OUT_TIME_P[1] has one or several leaf clock pins in its transitive fanout without any clock buffer on the path and no clock reaching the clock pin(s). Vivado cannot infer the clock source when no clock buffer is found on the path to a leaf clock pin.
WARNING: [Timing 38-493] Port OUT_TIME_P[2] has one or several leaf clock pins in its transitive fanout without any clock buffer on the path and no clock reaching the clock pin(s). Vivado cannot infer the clock source when no clock buffer is found on the path to a leaf clock pin.
WARNING: [Timing 38-493] Port OUT_TIME_P[3] has one or several leaf clock pins in its transitive fanout without any clock buffer on the path and no clock reaching the clock pin(s). Vivado cannot infer the clock source when no clock buffer is found on the path to a leaf clock pin.
WARNING: [Timing 38-493] Port OUT_TIME_P[4] has one or several leaf clock pins in its transitive fanout without any clock buffer on the path and no clock reaching the clock pin(s). Vivado cannot infer the clock source when no clock buffer is found on the path to a leaf clock pin.
WARNING: [Timing 38-493] Port OUT_TIME_P[5] has one or several leaf clock pins in its transitive fanout without any clock buffer on the path and no clock reaching the clock pin(s). Vivado cannot infer the clock source when no clock buffer is found on the path to a leaf clock pin.
WARNING: [Timing 38-493] Port OUT_TIME_P[6] has one or several leaf clock pins in its transitive fanout without any clock buffer on the path and no clock reaching the clock pin(s). Vivado cannot infer the clock source when no clock buffer is found on the path to a leaf clock pin.
WARNING: [Timing 38-493] Port OUT_TIME_P[7] has one or several leaf clock pins in its transitive fanout without any clock buffer on the path and no clock reaching the clock pin(s). Vivado cannot infer the clock source when no clock buffer is found on the path to a leaf clock pin.
WARNING: [Timing 38-493] Port OUT_TIME_P[8] has one or several leaf clock pins in its transitive fanout without any clock buffer on the path and no clock reaching the clock pin(s). Vivado cannot infer the clock source when no clock buffer is found on the path to a leaf clock pin.
WARNING: [Timing 38-493] Port OUT_TIME_P[9] has one or several leaf clock pins in its transitive fanout without any clock buffer on the path and no clock reaching the clock pin(s). Vivado cannot infer the clock source when no clock buffer is found on the path to a leaf clock pin.
WARNING: [Timing 38-493] Port OUT_TIME_P[10] has one or several leaf clock pins in its transitive fanout without any clock buffer on the path and no clock reaching the clock pin(s). Vivado cannot infer the clock source when no clock buffer is found on the path to a leaf clock pin.
WARNING: [Timing 38-493] Port OUT_TIME_P[11] has one or several leaf clock pins in its transitive fanout without any clock buffer on the path and no clock reaching the clock pin(s). Vivado cannot infer the clock source when no clock buffer is found on the path to a leaf clock pin.
WARNING: [Timing 38-493] Port OUT_TIME_P[12] has one or several leaf clock pins in its transitive fanout without any clock buffer on the path and no clock reaching the clock pin(s). Vivado cannot infer the clock source when no clock buffer is found on the path to a leaf clock pin.
WARNING: [Timing 38-493] Port OUT_TIME_P[13] has one or several leaf clock pins in its transitive fanout without any clock buffer on the path and no clock reaching the clock pin(s). Vivado cannot infer the clock source when no clock buffer is found on the path to a leaf clock pin.
WARNING: [Timing 38-493] Port OUT_TIME_P[14] has one or several leaf clock pins in its transitive fanout without any clock buffer on the path and no clock reaching the clock pin(s). Vivado cannot infer the clock source when no clock buffer is found on the path to a leaf clock pin.
WARNING: [Timing 38-493] Port OUT_TIME_P[15] has one or several leaf clock pins in its transitive fanout without any clock buffer on the path and no clock reaching the clock pin(s). Vivado cannot infer the clock source when no clock buffer is found on the path to a leaf clock pin.
WARNING: [Timing 38-493] Port OUT_TIME_P[16] has one or several leaf clock pins in its transitive fanout without any clock buffer on the path and no clock reaching the clock pin(s). Vivado cannot infer the clock source when no clock buffer is found on the path to a leaf clock pin.
WARNING: [Timing 38-493] Port OUT_TIME_P[17] has one or several leaf clock pins in its transitive fanout without any clock buffer on the path and no clock reaching the clock pin(s). Vivado cannot infer the clock source when no clock buffer is found on the path to a leaf clock pin.
WARNING: [Timing 38-493] Port OUT_TIME_P[18] has one or several leaf clock pins in its transitive fanout without any clock buffer on the path and no clock reaching the clock pin(s). Vivado cannot infer the clock source when no clock buffer is found on the path to a leaf clock pin.
report_methodology -name ultrafast_methodology_1 -checks {PDRC-204 PDRC-190 TIMING-53 TIMING-52 TIMING-51 TIMING-50 TIMING-49 TIMING-48 TIMING-47 TIMING-46 TIMING-45 TIMING-44 TIMING-43 TIMING-42 TIMING-41 TIMING-40 TIMING-39 TIMING-38 TIMING-37 TIMING-36 TIMING-35 TIMING-34 TIMING-33 TIMING-32 TIMING-31 TIMING-30 TIMING-29 TIMING-28 TIMING-27 TIMING-26 TIMING-25 TIMING-24 TIMING-23 TIMING-22 TIMING-21 TIMING-20 TIMING-19 TIMING-18 TIMING-17 TIMING-16 TIMING-15 TIMING-14 TIMING-13 TIMING-12 TIMING-11 TIMING-10 TIMING-9 TIMING-8 TIMING-7 TIMING-6 TIMING-5 TIMING-4 TIMING-3 TIMING-2 TIMING-1 ULMTCS-2 ULMTCS-1 XDCV-2 XDCV-1 XDCH-2 XDCH-1 XDCC-8 XDCC-7 XDCC-6 XDCC-5 XDCC-4 XDCC-3 XDCC-2 XDCC-1 XDCB-5 XDCB-4 XDCB-3 XDCB-2 XDCB-1 CLKC-77 CLKC-76 CLKC-54 CLKC-53 CLKC-9 CLKC-5 CLKC-38 CLKC-37 CLKC-36 CLKC-35 CLKC-4 CLKC-18 CLKC-3 CLKC-2 CLKC-1 REQP-1959 LUTAR-1 HPDR-1 NTCN-1 CKLD-2 CKLD-1 DPIR-1 CKBF-1 SYNTH-14 SYNTH-13 SYNTH-12 SYNTH-11 SYNTH-10 SYNTH-9 SYNTH-16 SYNTH-15 SYNTH-6 SYNTH-5 SYNTH-4}
Command: report_methodology -name ultrafast_methodology_1 -checks {PDRC-204 PDRC-190 TIMING-53 TIMING-52 TIMING-51 TIMING-50 TIMING-49 TIMING-48 TIMING-47 TIMING-46 TIMING-45 TIMING-44 TIMING-43 TIMING-42 TIMING-41 TIMING-40 TIMING-39 TIMING-38 TIMING-37 TIMING-36 TIMING-35 TIMING-34 TIMING-33 TIMING-32 TIMING-31 TIMING-30 TIMING-29 TIMING-28 TIMING-27 TIMING-26 TIMING-25 TIMING-24 TIMING-23 TIMING-22 TIMING-21 TIMING-20 TIMING-19 TIMING-18 TIMING-17 TIMING-16 TIMING-15 TIMING-14 TIMING-13 TIMING-12 TIMING-11 TIMING-10 TIMING-9 TIMING-8 TIMING-7 TIMING-6 TIMING-5 TIMING-4 TIMING-3 TIMING-2 TIMING-1 ULMTCS-2 ULMTCS-1 XDCV-2 XDCV-1 XDCH-2 XDCH-1 XDCC-8 XDCC-7 XDCC-6 XDCC-5 XDCC-4 XDCC-3 XDCC-2 XDCC-1 XDCB-5 XDCB-4 XDCB-3 XDCB-2 XDCB-1 CLKC-77 CLKC-76 CLKC-54 CLKC-53 CLKC-9 CLKC-5 CLKC-38 CLKC-37 CLKC-36 CLKC-35 CLKC-4 CLKC-18 CLKC-3 CLKC-2 CLKC-1 REQP-1959 LUTAR-1 HPDR-1 NTCN-1 CKLD-2 CKLD-1 DPIR-1 CKBF-1 SYNTH-14 SYNTH-13 SYNTH-12 SYNTH-11 SYNTH-10 SYNTH-9 SYNTH-16 SYNTH-15 SYNTH-6 SYNTH-5 SYNTH-4}
WARNING: [Constraints 18-633] Creating clock RING_OSC with 19 sources. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:816]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
report_methodology completed successfully
close_design
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.007 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.010 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.048 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.007 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.010 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.048 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.007 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.010 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.048 . PS DDR interfaces might fail when entering negative DQS skew values. 
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_ACP {1}] [get_bd_cells processing_system7_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.007 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.010 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.048 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
endgroup
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M00_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins processing_system7_0/S_AXI_ACP]
connect_bd_net [get_bd_ports CLK_200_main] [get_bd_pins processing_system7_0/S_AXI_ACP_ACLK]
save_bd_design
Wrote  : <C:\Users\SER\Desktop\T2K\mPMT\MAIN_ACQ_ZYNQ _v5_DMA\MAIN_ACQ\MAIN_ACQ.srcs\sources_1\bd\TOP_block\TOP_block.bd> 
Wrote  : <C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ui/bd_dd2d7be3.ui> 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.007 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.010 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.048 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.007 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.010 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.048 . PS DDR interfaces might fail when entering negative DQS skew values. 
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {0}] [get_bd_cells processing_system7_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.007 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.010 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.048 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [BD 41-1684] Pin /processing_system7_0/S_AXI_HP0_ACLK is now disabled. All connections to this pin have been removed. 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
endgroup
assign_bd_address
Slave segment </processing_system7_0/S_AXI_ACP/ACP_DDR_LOWOCM> is being mapped into address space </axi_dma_0/Data_S2MM> at <0x0000_0000 [ 512M ]>
Slave segment </processing_system7_0/S_AXI_ACP/ACP_QSPI_LINEAR> is being mapped into address space </axi_dma_0/Data_S2MM> at <0xFC00_0000 [ 16M ]>
Slave segment </processing_system7_0/S_AXI_ACP/ACP_IOP> is being mapped into address space </axi_dma_0/Data_S2MM> at <0xE000_0000 [ 4M ]>
INFO: [BD 41-1051] The usage register of slave segment /processing_system7_0/S_AXI_ACP/ACP_IOP does not match the usage memory of address space /axi_dma_0/Data_S2MM and will be excluded. Use the include_bd_addr_seg command to override this precaution and make the slave segment visible within this address space.
Excluding slave segment /processing_system7_0/S_AXI_ACP/ACP_IOP from address space /axi_dma_0/Data_S2MM.
Slave segment </processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP0> is being mapped into address space </axi_dma_0/Data_S2MM> at <0x4000_0000 [ 1G ]>
INFO: [BD 41-1051] The usage register of slave segment /processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP0 does not match the usage memory of address space /axi_dma_0/Data_S2MM and will be excluded. Use the include_bd_addr_seg command to override this precaution and make the slave segment visible within this address space.
Excluding slave segment /processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP0 from address space /axi_dma_0/Data_S2MM.
set_property range 256M [get_bd_addr_segs {axi_dma_0/Data_S2MM/SEG_processing_system7_0_ACP_DDR_LOWOCM}]
save_bd_design
Wrote  : <C:\Users\SER\Desktop\T2K\mPMT\MAIN_ACQ_ZYNQ _v5_DMA\MAIN_ACQ\MAIN_ACQ.srcs\sources_1\bd\TOP_block\TOP_block.bd> 
Wrote  : <C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ui/bd_dd2d7be3.ui> 
reset_run synth_1
launch_runs impl_board -to_step write_bitstream -jobs 8
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.007 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.010 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.048 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /processing_system7_0/S_AXI_ACP(5) and /axi_interconnect_0/s00_couplers/auto_us/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /processing_system7_0/S_AXI_ACP(5) and /axi_interconnect_0/s00_couplers/auto_us/M_AXI(0)
Wrote  : <C:\Users\SER\Desktop\T2K\mPMT\MAIN_ACQ_ZYNQ _v5_DMA\MAIN_ACQ\MAIN_ACQ.srcs\sources_1\bd\TOP_block\TOP_block.bd> 
VHDL Output written to : C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/synth/TOP_block.vhd
VHDL Output written to : C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/sim/TOP_block.vhd
VHDL Output written to : C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/hdl/TOP_block_wrapper.vhd
WARNING: [IP_Flow 19-5160] IP 'TOP_block_processing_system7_0_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Any Language' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'TOP_block_processing_system7_0_0' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'TOP_block_processing_system7_0_0' detected simulation language mismatch. Simulation type 'tlm_dpi' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Any Language' outputs instead.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_ACP'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_200M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_auto_pc_0/TOP_block_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_auto_pc_1/TOP_block_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_auto_us_0/TOP_block_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_us .
Exporting to file C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/hw_handoff/TOP_block.hwh
Generated Block Design Tcl file C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/hw_handoff/TOP_block_bd.tcl
Generated Hardware Definition File C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/synth/TOP_block.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP TOP_block_auto_pc_0, cache-ID = 1f3e7c42a528baf4; cache size = 83.482 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP TOP_block_auto_pc_1, cache-ID = 320ef539253da405; cache size = 83.482 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP TOP_block_auto_us_0, cache-ID = 4f5a9bfa1f427cc1; cache size = 83.482 MB.
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Tue Feb  1 12:39:30 2022] Launched TOP_block_processing_system7_0_0_synth_1, synth_1...
Run output will be captured here:
TOP_block_processing_system7_0_0_synth_1: C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.runs/TOP_block_processing_system7_0_0_synth_1/runme.log
synth_1: C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.runs/synth_1/runme.log
[Tue Feb  1 12:39:30 2022] Launched impl_board...
Run output will be captured here: C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.runs/impl_board/runme.log
launch_runs: Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 5076.281 ; gain = 0.000
write_hw_platform -fixed -force  -include_bit -file {C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/TOP.xsa}
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/TOP.xsa ...
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/TOP.xsa
write_hw_platform: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 5076.281 ; gain = 0.000
current_project MAIN_ACQ(3)
close_project
current_project MAIN_ACQ
delete_bd_objs [get_bd_intf_nets axi_bram_ctrl_0_BRAM_PORTA] [get_bd_intf_nets BRAM_PORTB_0_1] [get_bd_cells blk_mem_gen_0]
delete_bd_objs [get_bd_cells axi_bram_ctrl_0]
delete_bd_objs [get_bd_intf_ports BRAM_PORTB_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.007 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.010 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.048 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_USE_DMA0 {0}] [get_bd_cells processing_system7_0]
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
endgroup
save_bd_design
Wrote  : <C:\Users\SER\Desktop\T2K\mPMT\MAIN_ACQ_ZYNQ _v6_BUG_fixing\MAIN_ACQ\MAIN_ACQ.srcs\sources_1\bd\TOP_block\TOP_block.bd> 
Wrote  : <C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ui/bd_dd2d7be3.ui> 
reset_run synth_1
launch_runs impl_board -jobs 8
Wrote  : <C:\Users\SER\Desktop\T2K\mPMT\MAIN_ACQ_ZYNQ _v6_BUG_fixing\MAIN_ACQ\MAIN_ACQ.srcs\sources_1\bd\TOP_block\TOP_block.bd> 
VHDL Output written to : C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/synth/TOP_block.vhd
VHDL Output written to : C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/sim/TOP_block.vhd
VHDL Output written to : C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/hdl/TOP_block_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_200M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_auto_pc_0/TOP_block_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_auto_pc_1/TOP_block_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/hw_handoff/TOP_block.hwh
Generated Block Design Tcl file C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/hw_handoff/TOP_block_bd.tcl
Generated Hardware Definition File C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/synth/TOP_block.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP TOP_block_auto_pc_0, cache-ID = 1f3e7c42a528baf4; cache size = 80.304 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP TOP_block_auto_pc_1, cache-ID = 320ef539253da405; cache size = 80.304 MB.
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_board'
[Tue Feb  1 14:08:51 2022] Launched synth_1...
Run output will be captured here: C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.runs/synth_1/runme.log
[Tue Feb  1 14:08:51 2022] Launched impl_board...
Run output will be captured here: C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.runs/impl_board/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 5076.281 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 8
[Tue Feb  1 14:52:11 2022] Launched synth_1...
Run output will be captured here: C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.runs/synth_1/runme.log
launch_runs impl_board -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_board'
[Tue Feb  1 15:03:35 2022] Launched impl_board...
Run output will be captured here: C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.runs/impl_board/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Tue Feb  1 18:04:07 2022] Launched synth_1...
Run output will be captured here: C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Tue Feb  1 18:04:50 2022] Launched synth_1...
Run output will be captured here: C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Tue Feb  1 18:17:45 2022] Launched synth_1...
Run output will be captured here: C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.runs/synth_1/runme.log
launch_runs impl_board -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_board'
[Tue Feb  1 18:19:23 2022] Launched impl_board...
Run output will be captured here: C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.runs/impl_board/runme.log
open_run impl_board
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.435 . Memory (MB): peak = 5076.281 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 937 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'multiphase_clock/CLK_IN' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Power 33-23] Power model is not available for STARTUPE2_inst
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 5076.281 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 5076.281 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 5076.281 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 26 instances were transformed.
  IBUFDS_IBUFDISABLE => IBUFDS_IBUFDISABLE (IBUFDS_IBUFDISABLE_INT(x2)): 19 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 5 instances

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 5076.281 ; gain = 0.000
open_report: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 5076.281 ; gain = 0.000
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
current_project MAIN_ACQ(2)
open_bd_design {C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/TOP_block.bd}
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.007 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.010 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.048 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
close_bd_design [get_bd_designs TOP_block]
Wrote  : <C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ui/bd_dd2d7be3.ui> 
reset_run synth_1
launch_runs impl_board -to_step write_bitstream -jobs 8
[Wed Feb  2 15:57:13 2022] Launched synth_1...
Run output will be captured here: C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.runs/synth_1/runme.log
[Wed Feb  2 15:57:13 2022] Launched impl_board...
Run output will be captured here: C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.runs/impl_board/runme.log
current_project MAIN_ACQ
close_design
close_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 5076.281 ; gain = 0.000
close_design
current_project MAIN_ACQ(2)
reset_run synth_1
launch_runs impl_board -to_step write_bitstream -jobs 8
[Wed Feb  2 18:08:01 2022] Launched synth_1...
Run output will be captured here: C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.runs/synth_1/runme.log
[Wed Feb  2 18:08:01 2022] Launched impl_board...
Run output will be captured here: C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.runs/impl_board/runme.log
reset_run synth_1
launch_runs impl_board -to_step write_bitstream -jobs 8
[Fri Feb  4 13:12:56 2022] Launched synth_1...
Run output will be captured here: C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.runs/synth_1/runme.log
[Fri Feb  4 13:12:56 2022] Launched impl_board...
Run output will be captured here: C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.runs/impl_board/runme.log
current_project MAIN_ACQ
open_bd_design {C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/TOP_block.bd}
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
current_project MAIN_ACQ(2)
open_bd_design {C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/TOP_block.bd}
CRITICAL WARNING: [BD 41-1287] Associated interface by name S_AXI_0 not found for clock port /CLK_200_main
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_200M
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_1
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_0
Excluding slave segment /processing_system7_0/S_AXI_ACP/ACP_IOP from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP0 from address space /axi_dma_0/Data_S2MM.
Successfully read diagram <TOP_block> from BD file <C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/TOP_block.bd>
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.007 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.010 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.048 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.c_include_sg {1}] [get_bd_cells axi_dma_0]
endgroup
connect_bd_net [get_bd_ports CLK_200_main] [get_bd_pins axi_dma_0/m_axi_sg_aclk]
startgroup
set_property -dict [list CONFIG.NUM_SI {2} CONFIG.NUM_MI {3}] [get_bd_cells ps7_0_axi_periph]
endgroup
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXI_SG] -boundary_type upper [get_bd_intf_pins ps7_0_axi_periph/S01_AXI]
connect_bd_net [get_bd_pins ps7_0_axi_periph/S01_ARESETN] [get_bd_pins rst_ps7_0_200M/peripheral_aresetn]
connect_bd_net [get_bd_ports CLK_200_main] [get_bd_pins ps7_0_axi_periph/S01_ACLK]
set_property -dict [list CONFIG.Input_Depth {32768} CONFIG.Output_Depth {131072} CONFIG.Data_Count_Width {16} CONFIG.Write_Data_Count_Width {16} CONFIG.Read_Data_Count_Width {18} CONFIG.Full_Threshold_Assert_Value {30000} CONFIG.Full_Threshold_Negate_Value {29999} CONFIG.Enable_Safety_Circuit {true}] [get_ips fifo_generator_0]
generate_target all [get_files  {{C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo_generator_0'...
catch { config_ip_cache -export [get_ips -all fifo_generator_0] }
export_ip_user_files -of_objects [get_files {{C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci}}] -no_script -sync -force -quiet
reset_run fifo_generator_0_synth_1
launch_runs -jobs 8 fifo_generator_0_synth_1
[Tue Feb  8 11:37:02 2022] Launched fifo_generator_0_synth_1...
Run output will be captured here: C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.runs/fifo_generator_0_synth_1/runme.log
INFO: [Vivado 12-4357] Exporting simulation files for 'fifo_generator_0'... please wait for 'fifo_generator_0_synth_1' run to finish...
wait_on_run fifo_generator_0_synth_1
[Tue Feb  8 11:37:02 2022] Waiting for fifo_generator_0_synth_1 to finish...
[Tue Feb  8 11:37:07 2022] Waiting for fifo_generator_0_synth_1 to finish...
[Tue Feb  8 11:37:12 2022] Waiting for fifo_generator_0_synth_1 to finish...
[Tue Feb  8 11:37:18 2022] Waiting for fifo_generator_0_synth_1 to finish...
[Tue Feb  8 11:37:28 2022] Waiting for fifo_generator_0_synth_1 to finish...
[Tue Feb  8 11:37:38 2022] Waiting for fifo_generator_0_synth_1 to finish...
[Tue Feb  8 11:37:48 2022] Waiting for fifo_generator_0_synth_1 to finish...
[Tue Feb  8 11:37:58 2022] Waiting for fifo_generator_0_synth_1 to finish...
[Tue Feb  8 11:38:18 2022] Waiting for fifo_generator_0_synth_1 to finish...
[Tue Feb  8 11:38:38 2022] Waiting for fifo_generator_0_synth_1 to finish...

*** Running vivado
    with args -log fifo_generator_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fifo_generator_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source fifo_generator_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/ip_repo/myip2_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/ip_repo/RunControl_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top fifo_generator_0 -part xc7z014sclg484-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z014s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z014s'
INFO: [Device 21-403] Loading part xc7z014sclg484-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 41264 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1022.914 ; gain = 235.469
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fifo_generator_0' [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/ip/fifo_generator_0/synth/fifo_generator_0.vhd:77]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 16 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 128 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 1 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 8kx4 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 30000 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 29999 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 1 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 18 - type: integer 
	Parameter C_RD_DEPTH bound to: 131072 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 17 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH bound to: 32768 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 15 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_5' declared at 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/ip/fifo_generator_0/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38604' bound to instance 'U0' of component 'fifo_generator_v13_2_5' [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/ip/fifo_generator_0/synth/fifo_generator_0.vhd:545]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1111]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst' (1#1) [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_0' (31#1) [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/ip/fifo_generator_0/synth/fifo_generator_0.vhd:77]
WARNING: [Synth 8-3331] design output_blk has unconnected port ALMOST_FULL_I
WARNING: [Synth 8-3331] design output_blk has unconnected port ALMOST_EMPTY_I
WARNING: [Synth 8-3331] design output_blk has unconnected port PROG_EMPTY_I
WARNING: [Synth 8-3331] design output_blk has unconnected port WR_ACK_I
WARNING: [Synth 8-3331] design output_blk has unconnected port OVERFLOW_I
WARNING: [Synth 8-3331] design output_blk has unconnected port UNDERFLOW_I
WARNING: [Synth 8-3331] design output_blk has unconnected port DATA_COUNT_I[17]
WARNING: [Synth 8-3331] design output_blk has unconnected port DATA_COUNT_I[16]
WARNING: [Synth 8-3331] design output_blk has unconnected port DATA_COUNT_I[15]
WARNING: [Synth 8-3331] design output_blk has unconnected port DATA_COUNT_I[14]
WARNING: [Synth 8-3331] design output_blk has unconnected port DATA_COUNT_I[13]
WARNING: [Synth 8-3331] design output_blk has unconnected port DATA_COUNT_I[12]
WARNING: [Synth 8-3331] design output_blk has unconnected port DATA_COUNT_I[11]
WARNING: [Synth 8-3331] design output_blk has unconnected port DATA_COUNT_I[10]
WARNING: [Synth 8-3331] design output_blk has unconnected port DATA_COUNT_I[9]
WARNING: [Synth 8-3331] design output_blk has unconnected port DATA_COUNT_I[8]
WARNING: [Synth 8-3331] design output_blk has unconnected port DATA_COUNT_I[7]
WARNING: [Synth 8-3331] design output_blk has unconnected port DATA_COUNT_I[6]
WARNING: [Synth 8-3331] design output_blk has unconnected port DATA_COUNT_I[5]
WARNING: [Synth 8-3331] design output_blk has unconnected port DATA_COUNT_I[4]
WARNING: [Synth 8-3331] design output_blk has unconnected port DATA_COUNT_I[3]
WARNING: [Synth 8-3331] design output_blk has unconnected port DATA_COUNT_I[2]
WARNING: [Synth 8-3331] design output_blk has unconnected port DATA_COUNT_I[1]
WARNING: [Synth 8-3331] design output_blk has unconnected port DATA_COUNT_I[0]
WARNING: [Synth 8-3331] design output_blk has unconnected port RD_DATA_COUNT_I[17]
WARNING: [Synth 8-3331] design output_blk has unconnected port RD_DATA_COUNT_I[16]
WARNING: [Synth 8-3331] design output_blk has unconnected port RD_DATA_COUNT_I[15]
WARNING: [Synth 8-3331] design output_blk has unconnected port RD_DATA_COUNT_I[14]
WARNING: [Synth 8-3331] design output_blk has unconnected port RD_DATA_COUNT_I[13]
WARNING: [Synth 8-3331] design output_blk has unconnected port RD_DATA_COUNT_I[12]
WARNING: [Synth 8-3331] design output_blk has unconnected port RD_DATA_COUNT_I[11]
WARNING: [Synth 8-3331] design output_blk has unconnected port RD_DATA_COUNT_I[10]
WARNING: [Synth 8-3331] design output_blk has unconnected port RD_DATA_COUNT_I[9]
WARNING: [Synth 8-3331] design output_blk has unconnected port RD_DATA_COUNT_I[8]
WARNING: [Synth 8-3331] design output_blk has unconnected port RD_DATA_COUNT_I[7]
WARNING: [Synth 8-3331] design output_blk has unconnected port RD_DATA_COUNT_I[6]
WARNING: [Synth 8-3331] design output_blk has unconnected port RD_DATA_COUNT_I[5]
WARNING: [Synth 8-3331] design output_blk has unconnected port RD_DATA_COUNT_I[4]
WARNING: [Synth 8-3331] design output_blk has unconnected port RD_DATA_COUNT_I[3]
WARNING: [Synth 8-3331] design output_blk has unconnected port RD_DATA_COUNT_I[2]
WARNING: [Synth 8-3331] design output_blk has unconnected port RD_DATA_COUNT_I[1]
WARNING: [Synth 8-3331] design output_blk has unconnected port RD_DATA_COUNT_I[0]
WARNING: [Synth 8-3331] design output_blk has unconnected port SBITERR_I
WARNING: [Synth 8-3331] design output_blk has unconnected port DBITERR_I
WARNING: [Synth 8-3331] design dc_ss has unconnected port RD_RST
WARNING: [Synth 8-3331] design dc_ss has unconnected port WR_PNTR[14]
WARNING: [Synth 8-3331] design dc_ss has unconnected port WR_PNTR[13]
WARNING: [Synth 8-3331] design dc_ss has unconnected port WR_PNTR[12]
WARNING: [Synth 8-3331] design dc_ss has unconnected port WR_PNTR[11]
WARNING: [Synth 8-3331] design dc_ss has unconnected port WR_PNTR[10]
WARNING: [Synth 8-3331] design dc_ss has unconnected port WR_PNTR[9]
WARNING: [Synth 8-3331] design dc_ss has unconnected port WR_PNTR[8]
WARNING: [Synth 8-3331] design dc_ss has unconnected port WR_PNTR[7]
WARNING: [Synth 8-3331] design dc_ss has unconnected port WR_PNTR[6]
WARNING: [Synth 8-3331] design dc_ss has unconnected port WR_PNTR[5]
WARNING: [Synth 8-3331] design dc_ss has unconnected port WR_PNTR[4]
WARNING: [Synth 8-3331] design dc_ss has unconnected port WR_PNTR[3]
WARNING: [Synth 8-3331] design dc_ss has unconnected port WR_PNTR[2]
WARNING: [Synth 8-3331] design dc_ss has unconnected port WR_PNTR[1]
WARNING: [Synth 8-3331] design dc_ss has unconnected port WR_PNTR[0]
WARNING: [Synth 8-3331] design dc_ss has unconnected port RD_PNTR[16]
WARNING: [Synth 8-3331] design dc_ss has unconnected port RD_PNTR[15]
WARNING: [Synth 8-3331] design dc_ss has unconnected port RD_PNTR[14]
WARNING: [Synth 8-3331] design dc_ss has unconnected port RD_PNTR[13]
WARNING: [Synth 8-3331] design dc_ss has unconnected port RD_PNTR[12]
WARNING: [Synth 8-3331] design dc_ss has unconnected port RD_PNTR[11]
WARNING: [Synth 8-3331] design dc_ss has unconnected port RD_PNTR[10]
WARNING: [Synth 8-3331] design dc_ss has unconnected port RD_PNTR[9]
WARNING: [Synth 8-3331] design dc_ss has unconnected port RD_PNTR[8]
WARNING: [Synth 8-3331] design dc_ss has unconnected port RD_PNTR[7]
WARNING: [Synth 8-3331] design dc_ss has unconnected port RD_PNTR[6]
WARNING: [Synth 8-3331] design dc_ss has unconnected port RD_PNTR[5]
WARNING: [Synth 8-3331] design dc_ss has unconnected port RD_PNTR[4]
WARNING: [Synth 8-3331] design dc_ss has unconnected port RD_PNTR[3]
WARNING: [Synth 8-3331] design dc_ss has unconnected port RD_PNTR[2]
WARNING: [Synth 8-3331] design dc_ss has unconnected port RD_PNTR[1]
WARNING: [Synth 8-3331] design dc_ss has unconnected port RD_PNTR[0]
WARNING: [Synth 8-3331] design wr_pf_ss has unconnected port PROG_FULL_THRESH[14]
WARNING: [Synth 8-3331] design wr_pf_ss has unconnected port PROG_FULL_THRESH[13]
WARNING: [Synth 8-3331] design wr_pf_ss has unconnected port PROG_FULL_THRESH[12]
WARNING: [Synth 8-3331] design wr_pf_ss has unconnected port PROG_FULL_THRESH[11]
WARNING: [Synth 8-3331] design wr_pf_ss has unconnected port PROG_FULL_THRESH[10]
WARNING: [Synth 8-3331] design wr_pf_ss has unconnected port PROG_FULL_THRESH[9]
WARNING: [Synth 8-3331] design wr_pf_ss has unconnected port PROG_FULL_THRESH[8]
WARNING: [Synth 8-3331] design wr_pf_ss has unconnected port PROG_FULL_THRESH[7]
WARNING: [Synth 8-3331] design wr_pf_ss has unconnected port PROG_FULL_THRESH[6]
WARNING: [Synth 8-3331] design wr_pf_ss has unconnected port PROG_FULL_THRESH[5]
WARNING: [Synth 8-3331] design wr_pf_ss has unconnected port PROG_FULL_THRESH[4]
WARNING: [Synth 8-3331] design wr_pf_ss has unconnected port PROG_FULL_THRESH[3]
WARNING: [Synth 8-3331] design wr_pf_ss has unconnected port PROG_FULL_THRESH[2]
WARNING: [Synth 8-3331] design wr_pf_ss has unconnected port PROG_FULL_THRESH[1]
WARNING: [Synth 8-3331] design wr_pf_ss has unconnected port PROG_FULL_THRESH[0]
WARNING: [Synth 8-3331] design wr_pf_ss has unconnected port PROG_FULL_THRESH_ASSERT[14]
WARNING: [Synth 8-3331] design wr_pf_ss has unconnected port PROG_FULL_THRESH_ASSERT[13]
WARNING: [Synth 8-3331] design wr_pf_ss has unconnected port PROG_FULL_THRESH_ASSERT[12]
WARNING: [Synth 8-3331] design wr_pf_ss has unconnected port PROG_FULL_THRESH_ASSERT[11]
WARNING: [Synth 8-3331] design wr_pf_ss has unconnected port PROG_FULL_THRESH_ASSERT[10]
WARNING: [Synth 8-3331] design wr_pf_ss has unconnected port PROG_FULL_THRESH_ASSERT[9]
WARNING: [Synth 8-3331] design wr_pf_ss has unconnected port PROG_FULL_THRESH_ASSERT[8]
WARNING: [Synth 8-3331] design wr_pf_ss has unconnected port PROG_FULL_THRESH_ASSERT[7]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1441.754 ; gain = 654.309
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 1441.754 ; gain = 654.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 1441.754 ; gain = 654.309
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.300 . Memory (MB): peak = 1441.754 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 159 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_ooc.xdc] for cell 'U0'
Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'U0'
Parsing XDC File [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.runs/fifo_generator_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.runs/fifo_generator_0_synth_1/dont_touch.xdc]
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1531.215 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.245 . Memory (MB): peak = 1532.195 ; gain = 0.980
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 1532.195 ; gain = 744.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z014sclg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 1532.195 ; gain = 744.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  {C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.runs/fifo_generator_0_synth_1/dont_touch.xdc}, line 9).
Applied set_property DONT_TOUCH = true for U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 1532.195 ; gain = 744.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:01 ; elapsed = 00:01:04 . Memory (MB): peak = 1532.195 ; gain = 744.750
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     15 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 313   
+---Registers : 
	               32 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               15 Bit    Registers := 2     
	                5 Bit    Registers := 235   
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 945   
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 72    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module xpm_cdc_sync_rst 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module reset_blk_ramfifo 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module bindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module blk_mem_gen_mux 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module blk_mem_gen_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module blk_mem_gen_prim_width 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized25 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized26 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized27 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized28 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized29 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized30 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized31 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized32 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized33 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized34 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized35 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized36 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized37 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized38 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized39 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized40 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized41 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized42 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized43 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized44 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized45 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized46 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized47 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized48 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized49 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized50 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized51 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized52 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized53 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized54 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized55 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized56 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized57 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized58 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized59 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized60 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized61 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized62 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized63 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized64 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized65 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized66 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized67 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized68 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized69 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized70 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized71 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized72 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized73 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized74 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized75 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized76 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized77 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized78 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized79 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized80 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized81 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized82 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized83 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized84 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized85 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized86 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized87 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized88 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized89 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized90 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized91 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized92 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized93 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized94 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized95 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized96 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized97 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized98 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized99 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized100 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized101 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized102 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized103 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized104 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized105 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized106 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized107 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized108 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized109 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized110 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized111 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized112 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized113 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized114 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module memory 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rd_bin_cntr 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
Module compare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module rd_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rd_handshaking_flags 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rd_fwft 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module compare__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 15    
Module wr_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module wr_pf_ss 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     15 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module dc_ss 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 170 (col length:60)
BRAMs: 214 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:07 ; elapsed = 00:01:10 . Memory (MB): peak = 1532.195 ; gain = 744.750
---------------------------------------------------------------------------------
ERROR: [Synth 8-5833] Design has more instantiated block-RAMs than device capacity. Consider targetting to a different part. 

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:13 ; elapsed = 00:01:17 . Memory (MB): peak = 1532.195 ; gain = 744.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:14 ; elapsed = 00:01:18 . Memory (MB): peak = 1532.195 ; gain = 744.750
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:16 ; elapsed = 00:01:19 . Memory (MB): peak = 1532.195 ; gain = 744.750
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net \inst_fifo_gen/gconvfifo.rf/grf.rf/ram_wr_en  is driving 464 big block pins (URAM, BRAM and DSP loads). Created 47 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:19 ; elapsed = 00:01:23 . Memory (MB): peak = 1532.195 ; gain = 744.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:19 ; elapsed = 00:01:23 . Memory (MB): peak = 1532.195 ; gain = 744.750
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:20 ; elapsed = 00:01:24 . Memory (MB): peak = 1532.195 ; gain = 744.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:20 ; elapsed = 00:01:24 . Memory (MB): peak = 1532.195 ; gain = 744.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:20 ; elapsed = 00:01:24 . Memory (MB): peak = 1532.195 ; gain = 744.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:20 ; elapsed = 00:01:24 . Memory (MB): peak = 1532.195 ; gain = 744.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name            | RTL Name                                                                                                                                                                                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|fifo_generator_v13_2_5 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] | 4      | 232   | NO           | NO                 | YES               | 232    | 0       | 
+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |    18|
|2     |LUT1       |    18|
|3     |LUT2       |   422|
|4     |LUT3       |    10|
|5     |LUT4       |    67|
|6     |LUT5       |   199|
|7     |LUT6       |   274|
|8     |MUXCY      |    34|
|9     |MUXF7      |   108|
|10    |RAMB36E1   |    20|
|11    |RAMB36E1_1 |    96|
|12    |SRL16E     |   232|
|13    |FDRE       |  1339|
|14    |FDSE       |   120|
+------+-----------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------------------+-------------------------------------------+------+
|      |Instance                                                                   |Module                                     |Cells |
+------+---------------------------------------------------------------------------+-------------------------------------------+------+
|1     |top                                                                        |                                           |  2957|
|2     |  U0                                                                       |fifo_generator_v13_2_5                     |  2957|
|3     |    inst_fifo_gen                                                          |fifo_generator_v13_2_5_synth               |  2957|
|4     |      \gconvfifo.rf                                                        |fifo_generator_top                         |  2957|
|5     |        \grf.rf                                                            |fifo_generator_ramfifo                     |  2957|
|6     |          \gntv_or_sync_fifo.gl0.rd                                        |rd_logic                                   |   285|
|7     |            \gr1.gr1_int.rfwft                                             |rd_fwft                                    |    18|
|8     |            \grss.rsts                                                     |rd_status_flags_ss                         |    21|
|9     |              c1                                                           |compare                                    |    10|
|10    |              c2                                                           |compare_1                                  |     9|
|11    |            rpntr                                                          |rd_bin_cntr                                |   246|
|12    |          \gntv_or_sync_fifo.gl0.wr                                        |wr_logic                                   |   392|
|13    |            \gwss.gpf.wrpf                                                 |wr_pf_ss                                   |    22|
|14    |            \gwss.gwdc1.wdcext                                             |dc_ss                                      |    23|
|15    |            \gwss.wsts                                                     |wr_status_flags_ss                         |    90|
|16    |              c0                                                           |compare__parameterized0                    |     8|
|17    |              c1                                                           |compare__parameterized0_0                  |     9|
|18    |            wpntr                                                          |wr_bin_cntr                                |   257|
|19    |          \gntv_or_sync_fifo.mem                                           |memory                                     |  2135|
|20    |            \gbm.gbmg.gbmga.ngecc.bmg                                      |blk_mem_gen_v8_4_4                         |  2103|
|21    |              inst_blk_mem_gen                                             |blk_mem_gen_v8_4_4_synth                   |  2103|
|22    |                \gnbram.gnativebmg.native_blk_mem_gen                      |blk_mem_gen_top                            |  2103|
|23    |                  \valid.cstr                                              |blk_mem_gen_generic_cstr                   |  1871|
|24    |                    \has_mux_b.B                                           |blk_mem_gen_mux__parameterized0            |   363|
|25    |                    \ramloop[0].ram.r                                      |blk_mem_gen_prim_width                     |    13|
|26    |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper                   |     1|
|27    |                    \ramloop[100].ram.r                                    |blk_mem_gen_prim_width__parameterized99    |    13|
|28    |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized99  |     1|
|29    |                    \ramloop[101].ram.r                                    |blk_mem_gen_prim_width__parameterized100   |    13|
|30    |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized100 |     1|
|31    |                    \ramloop[102].ram.r                                    |blk_mem_gen_prim_width__parameterized101   |    13|
|32    |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized101 |     1|
|33    |                    \ramloop[103].ram.r                                    |blk_mem_gen_prim_width__parameterized102   |    13|
|34    |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized102 |     1|
|35    |                    \ramloop[104].ram.r                                    |blk_mem_gen_prim_width__parameterized103   |    13|
|36    |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized103 |     1|
|37    |                    \ramloop[105].ram.r                                    |blk_mem_gen_prim_width__parameterized104   |    13|
|38    |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized104 |     1|
|39    |                    \ramloop[106].ram.r                                    |blk_mem_gen_prim_width__parameterized105   |    13|
|40    |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized105 |     1|
|41    |                    \ramloop[107].ram.r                                    |blk_mem_gen_prim_width__parameterized106   |    13|
|42    |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized106 |     1|
|43    |                    \ramloop[108].ram.r                                    |blk_mem_gen_prim_width__parameterized107   |    13|
|44    |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized107 |     1|
|45    |                    \ramloop[109].ram.r                                    |blk_mem_gen_prim_width__parameterized108   |    13|
|46    |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized108 |     1|
|47    |                    \ramloop[10].ram.r                                     |blk_mem_gen_prim_width__parameterized9     |    13|
|48    |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized9   |     1|
|49    |                    \ramloop[110].ram.r                                    |blk_mem_gen_prim_width__parameterized109   |    13|
|50    |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized109 |     1|
|51    |                    \ramloop[111].ram.r                                    |blk_mem_gen_prim_width__parameterized110   |    13|
|52    |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized110 |     1|
|53    |                    \ramloop[112].ram.r                                    |blk_mem_gen_prim_width__parameterized111   |    13|
|54    |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized111 |     1|
|55    |                    \ramloop[113].ram.r                                    |blk_mem_gen_prim_width__parameterized112   |    13|
|56    |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized112 |     1|
|57    |                    \ramloop[114].ram.r                                    |blk_mem_gen_prim_width__parameterized113   |    13|
|58    |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized113 |     1|
|59    |                    \ramloop[115].ram.r                                    |blk_mem_gen_prim_width__parameterized114   |    13|
|60    |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized114 |     1|
|61    |                    \ramloop[11].ram.r                                     |blk_mem_gen_prim_width__parameterized10    |    13|
|62    |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized10  |     1|
|63    |                    \ramloop[12].ram.r                                     |blk_mem_gen_prim_width__parameterized11    |    13|
|64    |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized11  |     1|
|65    |                    \ramloop[13].ram.r                                     |blk_mem_gen_prim_width__parameterized12    |    13|
|66    |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized12  |     1|
|67    |                    \ramloop[14].ram.r                                     |blk_mem_gen_prim_width__parameterized13    |    13|
|68    |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized13  |     1|
|69    |                    \ramloop[15].ram.r                                     |blk_mem_gen_prim_width__parameterized14    |    13|
|70    |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized14  |     1|
|71    |                    \ramloop[16].ram.r                                     |blk_mem_gen_prim_width__parameterized15    |    13|
|72    |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized15  |     1|
|73    |                    \ramloop[17].ram.r                                     |blk_mem_gen_prim_width__parameterized16    |    13|
|74    |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized16  |     1|
|75    |                    \ramloop[18].ram.r                                     |blk_mem_gen_prim_width__parameterized17    |    13|
|76    |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized17  |     1|
|77    |                    \ramloop[19].ram.r                                     |blk_mem_gen_prim_width__parameterized18    |    13|
|78    |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized18  |     1|
|79    |                    \ramloop[1].ram.r                                      |blk_mem_gen_prim_width__parameterized0     |    13|
|80    |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized0   |     1|
|81    |                    \ramloop[20].ram.r                                     |blk_mem_gen_prim_width__parameterized19    |    13|
|82    |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized19  |     1|
|83    |                    \ramloop[21].ram.r                                     |blk_mem_gen_prim_width__parameterized20    |    13|
|84    |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized20  |     1|
|85    |                    \ramloop[22].ram.r                                     |blk_mem_gen_prim_width__parameterized21    |    13|
|86    |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized21  |     1|
|87    |                    \ramloop[23].ram.r                                     |blk_mem_gen_prim_width__parameterized22    |    13|
|88    |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized22  |     1|
|89    |                    \ramloop[24].ram.r                                     |blk_mem_gen_prim_width__parameterized23    |    13|
|90    |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized23  |     1|
|91    |                    \ramloop[25].ram.r                                     |blk_mem_gen_prim_width__parameterized24    |    13|
|92    |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized24  |     1|
|93    |                    \ramloop[26].ram.r                                     |blk_mem_gen_prim_width__parameterized25    |    13|
|94    |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized25  |     1|
|95    |                    \ramloop[27].ram.r                                     |blk_mem_gen_prim_width__parameterized26    |    13|
|96    |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized26  |     1|
|97    |                    \ramloop[28].ram.r                                     |blk_mem_gen_prim_width__parameterized27    |    13|
|98    |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized27  |     1|
|99    |                    \ramloop[29].ram.r                                     |blk_mem_gen_prim_width__parameterized28    |    13|
|100   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized28  |     1|
|101   |                    \ramloop[2].ram.r                                      |blk_mem_gen_prim_width__parameterized1     |    13|
|102   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized1   |     1|
|103   |                    \ramloop[30].ram.r                                     |blk_mem_gen_prim_width__parameterized29    |    13|
|104   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized29  |     1|
|105   |                    \ramloop[31].ram.r                                     |blk_mem_gen_prim_width__parameterized30    |    13|
|106   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized30  |     1|
|107   |                    \ramloop[32].ram.r                                     |blk_mem_gen_prim_width__parameterized31    |    13|
|108   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized31  |     1|
|109   |                    \ramloop[33].ram.r                                     |blk_mem_gen_prim_width__parameterized32    |    13|
|110   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized32  |     1|
|111   |                    \ramloop[34].ram.r                                     |blk_mem_gen_prim_width__parameterized33    |    13|
|112   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized33  |     1|
|113   |                    \ramloop[35].ram.r                                     |blk_mem_gen_prim_width__parameterized34    |    13|
|114   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized34  |     1|
|115   |                    \ramloop[36].ram.r                                     |blk_mem_gen_prim_width__parameterized35    |    13|
|116   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized35  |     1|
|117   |                    \ramloop[37].ram.r                                     |blk_mem_gen_prim_width__parameterized36    |    13|
|118   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized36  |     1|
|119   |                    \ramloop[38].ram.r                                     |blk_mem_gen_prim_width__parameterized37    |    13|
|120   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized37  |     1|
|121   |                    \ramloop[39].ram.r                                     |blk_mem_gen_prim_width__parameterized38    |    13|
|122   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized38  |     1|
|123   |                    \ramloop[3].ram.r                                      |blk_mem_gen_prim_width__parameterized2     |    13|
|124   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized2   |     1|
|125   |                    \ramloop[40].ram.r                                     |blk_mem_gen_prim_width__parameterized39    |    13|
|126   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized39  |     1|
|127   |                    \ramloop[41].ram.r                                     |blk_mem_gen_prim_width__parameterized40    |    13|
|128   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized40  |     1|
|129   |                    \ramloop[42].ram.r                                     |blk_mem_gen_prim_width__parameterized41    |    13|
|130   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized41  |     1|
|131   |                    \ramloop[43].ram.r                                     |blk_mem_gen_prim_width__parameterized42    |    13|
|132   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized42  |     1|
|133   |                    \ramloop[44].ram.r                                     |blk_mem_gen_prim_width__parameterized43    |    13|
|134   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized43  |     1|
|135   |                    \ramloop[45].ram.r                                     |blk_mem_gen_prim_width__parameterized44    |    13|
|136   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized44  |     1|
|137   |                    \ramloop[46].ram.r                                     |blk_mem_gen_prim_width__parameterized45    |    13|
|138   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized45  |     1|
|139   |                    \ramloop[47].ram.r                                     |blk_mem_gen_prim_width__parameterized46    |    13|
|140   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized46  |     1|
|141   |                    \ramloop[48].ram.r                                     |blk_mem_gen_prim_width__parameterized47    |    13|
|142   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized47  |     1|
|143   |                    \ramloop[49].ram.r                                     |blk_mem_gen_prim_width__parameterized48    |    13|
|144   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized48  |     1|
|145   |                    \ramloop[4].ram.r                                      |blk_mem_gen_prim_width__parameterized3     |    13|
|146   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized3   |     1|
|147   |                    \ramloop[50].ram.r                                     |blk_mem_gen_prim_width__parameterized49    |    13|
|148   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized49  |     1|
|149   |                    \ramloop[51].ram.r                                     |blk_mem_gen_prim_width__parameterized50    |    13|
|150   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized50  |     1|
|151   |                    \ramloop[52].ram.r                                     |blk_mem_gen_prim_width__parameterized51    |    13|
|152   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized51  |     1|
|153   |                    \ramloop[53].ram.r                                     |blk_mem_gen_prim_width__parameterized52    |    13|
|154   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized52  |     1|
|155   |                    \ramloop[54].ram.r                                     |blk_mem_gen_prim_width__parameterized53    |    13|
|156   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized53  |     1|
|157   |                    \ramloop[55].ram.r                                     |blk_mem_gen_prim_width__parameterized54    |    13|
|158   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized54  |     1|
|159   |                    \ramloop[56].ram.r                                     |blk_mem_gen_prim_width__parameterized55    |    13|
|160   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized55  |     1|
|161   |                    \ramloop[57].ram.r                                     |blk_mem_gen_prim_width__parameterized56    |    13|
|162   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized56  |     1|
|163   |                    \ramloop[58].ram.r                                     |blk_mem_gen_prim_width__parameterized57    |    13|
|164   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized57  |     1|
|165   |                    \ramloop[59].ram.r                                     |blk_mem_gen_prim_width__parameterized58    |    13|
|166   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized58  |     1|
|167   |                    \ramloop[5].ram.r                                      |blk_mem_gen_prim_width__parameterized4     |    13|
|168   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized4   |     1|
|169   |                    \ramloop[60].ram.r                                     |blk_mem_gen_prim_width__parameterized59    |    13|
|170   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized59  |     1|
|171   |                    \ramloop[61].ram.r                                     |blk_mem_gen_prim_width__parameterized60    |    13|
|172   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized60  |     1|
|173   |                    \ramloop[62].ram.r                                     |blk_mem_gen_prim_width__parameterized61    |    13|
|174   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized61  |     1|
|175   |                    \ramloop[63].ram.r                                     |blk_mem_gen_prim_width__parameterized62    |    13|
|176   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized62  |     1|
|177   |                    \ramloop[64].ram.r                                     |blk_mem_gen_prim_width__parameterized63    |    13|
|178   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized63  |     1|
|179   |                    \ramloop[65].ram.r                                     |blk_mem_gen_prim_width__parameterized64    |    13|
|180   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized64  |     1|
|181   |                    \ramloop[66].ram.r                                     |blk_mem_gen_prim_width__parameterized65    |    13|
|182   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized65  |     1|
|183   |                    \ramloop[67].ram.r                                     |blk_mem_gen_prim_width__parameterized66    |    13|
|184   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized66  |     1|
|185   |                    \ramloop[68].ram.r                                     |blk_mem_gen_prim_width__parameterized67    |    13|
|186   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized67  |     1|
|187   |                    \ramloop[69].ram.r                                     |blk_mem_gen_prim_width__parameterized68    |    13|
|188   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized68  |     1|
|189   |                    \ramloop[6].ram.r                                      |blk_mem_gen_prim_width__parameterized5     |    13|
|190   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized5   |     1|
|191   |                    \ramloop[70].ram.r                                     |blk_mem_gen_prim_width__parameterized69    |    13|
|192   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized69  |     1|
|193   |                    \ramloop[71].ram.r                                     |blk_mem_gen_prim_width__parameterized70    |    13|
|194   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized70  |     1|
|195   |                    \ramloop[72].ram.r                                     |blk_mem_gen_prim_width__parameterized71    |    13|
|196   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized71  |     1|
|197   |                    \ramloop[73].ram.r                                     |blk_mem_gen_prim_width__parameterized72    |    13|
|198   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized72  |     1|
|199   |                    \ramloop[74].ram.r                                     |blk_mem_gen_prim_width__parameterized73    |    13|
|200   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized73  |     1|
|201   |                    \ramloop[75].ram.r                                     |blk_mem_gen_prim_width__parameterized74    |    13|
|202   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized74  |     1|
|203   |                    \ramloop[76].ram.r                                     |blk_mem_gen_prim_width__parameterized75    |    13|
|204   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized75  |     1|
|205   |                    \ramloop[77].ram.r                                     |blk_mem_gen_prim_width__parameterized76    |    13|
|206   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized76  |     1|
|207   |                    \ramloop[78].ram.r                                     |blk_mem_gen_prim_width__parameterized77    |    13|
|208   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized77  |     1|
|209   |                    \ramloop[79].ram.r                                     |blk_mem_gen_prim_width__parameterized78    |    13|
|210   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized78  |     1|
|211   |                    \ramloop[7].ram.r                                      |blk_mem_gen_prim_width__parameterized6     |    13|
|212   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized6   |     1|
|213   |                    \ramloop[80].ram.r                                     |blk_mem_gen_prim_width__parameterized79    |    13|
|214   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized79  |     1|
|215   |                    \ramloop[81].ram.r                                     |blk_mem_gen_prim_width__parameterized80    |    13|
|216   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized80  |     1|
|217   |                    \ramloop[82].ram.r                                     |blk_mem_gen_prim_width__parameterized81    |    13|
|218   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized81  |     1|
|219   |                    \ramloop[83].ram.r                                     |blk_mem_gen_prim_width__parameterized82    |    13|
|220   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized82  |     1|
|221   |                    \ramloop[84].ram.r                                     |blk_mem_gen_prim_width__parameterized83    |    13|
|222   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized83  |     1|
|223   |                    \ramloop[85].ram.r                                     |blk_mem_gen_prim_width__parameterized84    |    13|
|224   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized84  |     1|
|225   |                    \ramloop[86].ram.r                                     |blk_mem_gen_prim_width__parameterized85    |    13|
|226   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized85  |     1|
|227   |                    \ramloop[87].ram.r                                     |blk_mem_gen_prim_width__parameterized86    |    13|
|228   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized86  |     1|
|229   |                    \ramloop[88].ram.r                                     |blk_mem_gen_prim_width__parameterized87    |    13|
|230   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized87  |     1|
|231   |                    \ramloop[89].ram.r                                     |blk_mem_gen_prim_width__parameterized88    |    13|
|232   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized88  |     1|
|233   |                    \ramloop[8].ram.r                                      |blk_mem_gen_prim_width__parameterized7     |    13|
|234   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized7   |     1|
|235   |                    \ramloop[90].ram.r                                     |blk_mem_gen_prim_width__parameterized89    |    13|
|236   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized89  |     1|
|237   |                    \ramloop[91].ram.r                                     |blk_mem_gen_prim_width__parameterized90    |    13|
|238   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized90  |     1|
|239   |                    \ramloop[92].ram.r                                     |blk_mem_gen_prim_width__parameterized91    |    13|
|240   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized91  |     1|
|241   |                    \ramloop[93].ram.r                                     |blk_mem_gen_prim_width__parameterized92    |    13|
|242   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized92  |     1|
|243   |                    \ramloop[94].ram.r                                     |blk_mem_gen_prim_width__parameterized93    |    13|
|244   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized93  |     1|
|245   |                    \ramloop[95].ram.r                                     |blk_mem_gen_prim_width__parameterized94    |    13|
|246   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized94  |     1|
|247   |                    \ramloop[96].ram.r                                     |blk_mem_gen_prim_width__parameterized95    |    13|
|248   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized95  |     1|
|249   |                    \ramloop[97].ram.r                                     |blk_mem_gen_prim_width__parameterized96    |    13|
|250   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized96  |     1|
|251   |                    \ramloop[98].ram.r                                     |blk_mem_gen_prim_width__parameterized97    |    13|
|252   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized97  |     1|
|253   |                    \ramloop[99].ram.r                                     |blk_mem_gen_prim_width__parameterized98    |    13|
|254   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized98  |     1|
|255   |                    \ramloop[9].ram.r                                      |blk_mem_gen_prim_width__parameterized8     |    13|
|256   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized8   |     1|
|257   |          rstblk                                                           |reset_blk_ramfifo                          |   145|
|258   |            \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst  |xpm_cdc_sync_rst                           |     5|
+------+---------------------------------------------------------------------------+-------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:20 ; elapsed = 00:01:24 . Memory (MB): peak = 1532.195 ; gain = 744.750
---------------------------------------------------------------------------------
Synthesis finished with 1 errors, 0 critical warnings and 4689 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:01:18 . Memory (MB): peak = 1532.195 ; gain = 654.309
Synthesis Optimization Complete : Time (s): cpu = 00:01:20 ; elapsed = 00:01:24 . Memory (MB): peak = 1532.195 ; gain = 744.750
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.197 . Memory (MB): peak = 1532.195 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 276 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1532.195 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 10 instances

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 100 Warnings, 0 Critical Warnings and 1 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:27 ; elapsed = 00:01:32 . Memory (MB): peak = 1532.195 ; gain = 1042.113
ERROR: [Common 17-39] 'synth_design' failed due to earlier errors.

    while executing
"synth_design -top fifo_generator_0 -part xc7z014sclg484-2 -mode out_of_context"
    invoked from within
"if { $cached_ip eq {} } {
close [open __synthesis_is_running__ w]

synth_design -top fifo_generator_0 -part xc7z014sclg484-2 -mode out_of_context

#--..."
    (file "fifo_generator_0.tcl" line 61)
INFO: [Common 17-206] Exiting Vivado at Tue Feb  8 11:38:48 2022...
[Tue Feb  8 11:38:53 2022] fifo_generator_0_synth_1 finished
WARNING: [Vivado 12-8222] Failed run(s) : 'fifo_generator_0_synth_1'
wait_on_run: Time (s): cpu = 00:00:08 ; elapsed = 00:01:51 . Memory (MB): peak = 5076.281 ; gain = 0.000
export_simulation -of_objects [get_files {{C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci}}] -directory {C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.ip_user_files} -ipstatic_source_dir {C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.cache/compile_simlib/modelsim} {questa=C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.cache/compile_simlib/questa} {riviera=C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.cache/compile_simlib/riviera} {activehdl=C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
save_bd_design
Wrote  : <C:\Users\SER\Desktop\T2K\mPMT\MAIN_ACQ_ZYNQ _v5_DMA\MAIN_ACQ\MAIN_ACQ.srcs\sources_1\bd\TOP_block\TOP_block.bd> 
Wrote  : <C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ui/bd_dd2d7be3.ui> 
reset_run fifo_generator_0_synth_1
reset_run TOP_block_xbar_0_synth_1
reset_run synth_1
launch_runs impl_board -jobs 8
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_uartlite_1/S_AXI/Reg> is not assigned into address space </axi_dma_0/Data_SG>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_dma_0/S_AXI_LITE/Reg> is not assigned into address space </axi_dma_0/Data_SG>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </M00_AXI_0/Reg> is not assigned into address space </axi_dma_0/Data_SG>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_uartlite_1/S_AXI/Reg> is not assigned into address space </axi_dma_0/Data_SG>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_dma_0/S_AXI_LITE/Reg> is not assigned into address space </axi_dma_0/Data_SG>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </M00_AXI_0/Reg> is not assigned into address space </axi_dma_0/Data_SG>. Please use Address Editor to either assign or exclude it.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /processing_system7_0/S_AXI_ACP(5) and /axi_interconnect_0/s00_couplers/auto_us/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /processing_system7_0/S_AXI_ACP(5) and /axi_interconnect_0/s00_couplers/auto_us/M_AXI(0)
Wrote  : <C:\Users\SER\Desktop\T2K\mPMT\MAIN_ACQ_ZYNQ _v5_DMA\MAIN_ACQ\MAIN_ACQ.srcs\sources_1\bd\TOP_block\TOP_block.bd> 
VHDL Output written to : C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/synth/TOP_block.vhd
VHDL Output written to : C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/sim/TOP_block.vhd
VHDL Output written to : C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/hdl/TOP_block_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_200M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_auto_pc_0/TOP_block_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_auto_pc_1/TOP_block_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s01_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s01_mmu .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_auto_pc_2/TOP_block_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_auto_us_0/TOP_block_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_us .
Exporting to file C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/hw_handoff/TOP_block.hwh
Generated Block Design Tcl file C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/hw_handoff/TOP_block_bd.tcl
Generated Hardware Definition File C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/synth/TOP_block.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP TOP_block_auto_pc_0, cache-ID = 1f3e7c42a528baf4; cache size = 84.222 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP TOP_block_auto_pc_2, cache-ID = 320ef539253da405; cache size = 84.222 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP TOP_block_auto_us_0, cache-ID = 4f5a9bfa1f427cc1; cache size = 84.222 MB.
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Tue Feb  8 11:40:29 2022] Launched TOP_block_xbar_0_synth_1, fifo_generator_0_synth_1, TOP_block_axi_dma_0_0_synth_1, TOP_block_s01_mmu_0_synth_1, TOP_block_auto_pc_1_synth_1, synth_1...
Run output will be captured here:
TOP_block_xbar_0_synth_1: C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.runs/TOP_block_xbar_0_synth_1/runme.log
fifo_generator_0_synth_1: C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.runs/fifo_generator_0_synth_1/runme.log
TOP_block_axi_dma_0_0_synth_1: C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.runs/TOP_block_axi_dma_0_0_synth_1/runme.log
TOP_block_s01_mmu_0_synth_1: C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.runs/TOP_block_s01_mmu_0_synth_1/runme.log
TOP_block_auto_pc_1_synth_1: C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.runs/TOP_block_auto_pc_1_synth_1/runme.log
synth_1: C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.runs/synth_1/runme.log
[Tue Feb  8 11:40:29 2022] Launched impl_board...
Run output will be captured here: C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.runs/impl_board/runme.log
launch_runs: Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 5076.281 ; gain = 0.000
set_property -dict [list CONFIG.Input_Depth {16384} CONFIG.Output_Depth {65536} CONFIG.Data_Count_Width {15} CONFIG.Write_Data_Count_Width {15} CONFIG.Read_Data_Count_Width {17} CONFIG.Full_Threshold_Assert_Value {16000} CONFIG.Full_Threshold_Negate_Value {15999}] [get_ips fifo_generator_0]
generate_target all [get_files  {{C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo_generator_0'...
catch { config_ip_cache -export [get_ips -all fifo_generator_0] }
export_ip_user_files -of_objects [get_files {{C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci}}] -no_script -sync -force -quiet
reset_run fifo_generator_0_synth_1
launch_runs -jobs 8 fifo_generator_0_synth_1
[Tue Feb  8 11:43:26 2022] Launched fifo_generator_0_synth_1...
Run output will be captured here: C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.runs/fifo_generator_0_synth_1/runme.log
INFO: [Vivado 12-4357] Exporting simulation files for 'fifo_generator_0'... please wait for 'fifo_generator_0_synth_1' run to finish...
wait_on_run fifo_generator_0_synth_1
[Tue Feb  8 11:43:26 2022] Waiting for fifo_generator_0_synth_1 to finish...
[Tue Feb  8 11:43:31 2022] Waiting for fifo_generator_0_synth_1 to finish...
[Tue Feb  8 11:43:36 2022] Waiting for fifo_generator_0_synth_1 to finish...
[Tue Feb  8 11:43:41 2022] Waiting for fifo_generator_0_synth_1 to finish...
[Tue Feb  8 11:43:51 2022] Waiting for fifo_generator_0_synth_1 to finish...
[Tue Feb  8 11:44:01 2022] Waiting for fifo_generator_0_synth_1 to finish...
[Tue Feb  8 11:44:11 2022] Waiting for fifo_generator_0_synth_1 to finish...
[Tue Feb  8 11:44:22 2022] Waiting for fifo_generator_0_synth_1 to finish...
[Tue Feb  8 11:44:42 2022] Waiting for fifo_generator_0_synth_1 to finish...

*** Running vivado
    with args -log fifo_generator_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fifo_generator_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source fifo_generator_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/ip_repo/myip2_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/ip_repo/RunControl_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top fifo_generator_0 -part xc7z014sclg484-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z014s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z014s'
INFO: [Device 21-403] Loading part xc7z014sclg484-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 40008 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1021.855 ; gain = 234.555
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fifo_generator_0' [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/ip/fifo_generator_0/synth/fifo_generator_0.vhd:77]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 15 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 128 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 1 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 8kx4 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 16000 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 15999 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 1 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 17 - type: integer 
	Parameter C_RD_DEPTH bound to: 65536 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 16 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 15 - type: integer 
	Parameter C_WR_DEPTH bound to: 16384 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 14 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_5' declared at 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/ip/fifo_generator_0/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38604' bound to instance 'U0' of component 'fifo_generator_v13_2_5' [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/ip/fifo_generator_0/synth/fifo_generator_0.vhd:545]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1111]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst' (1#1) [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_0' (31#1) [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/ip/fifo_generator_0/synth/fifo_generator_0.vhd:77]
WARNING: [Synth 8-3331] design output_blk has unconnected port ALMOST_FULL_I
WARNING: [Synth 8-3331] design output_blk has unconnected port ALMOST_EMPTY_I
WARNING: [Synth 8-3331] design output_blk has unconnected port PROG_EMPTY_I
WARNING: [Synth 8-3331] design output_blk has unconnected port WR_ACK_I
WARNING: [Synth 8-3331] design output_blk has unconnected port OVERFLOW_I
WARNING: [Synth 8-3331] design output_blk has unconnected port UNDERFLOW_I
WARNING: [Synth 8-3331] design output_blk has unconnected port DATA_COUNT_I[16]
WARNING: [Synth 8-3331] design output_blk has unconnected port DATA_COUNT_I[15]
WARNING: [Synth 8-3331] design output_blk has unconnected port DATA_COUNT_I[14]
WARNING: [Synth 8-3331] design output_blk has unconnected port DATA_COUNT_I[13]
WARNING: [Synth 8-3331] design output_blk has unconnected port DATA_COUNT_I[12]
WARNING: [Synth 8-3331] design output_blk has unconnected port DATA_COUNT_I[11]
WARNING: [Synth 8-3331] design output_blk has unconnected port DATA_COUNT_I[10]
WARNING: [Synth 8-3331] design output_blk has unconnected port DATA_COUNT_I[9]
WARNING: [Synth 8-3331] design output_blk has unconnected port DATA_COUNT_I[8]
WARNING: [Synth 8-3331] design output_blk has unconnected port DATA_COUNT_I[7]
WARNING: [Synth 8-3331] design output_blk has unconnected port DATA_COUNT_I[6]
WARNING: [Synth 8-3331] design output_blk has unconnected port DATA_COUNT_I[5]
WARNING: [Synth 8-3331] design output_blk has unconnected port DATA_COUNT_I[4]
WARNING: [Synth 8-3331] design output_blk has unconnected port DATA_COUNT_I[3]
WARNING: [Synth 8-3331] design output_blk has unconnected port DATA_COUNT_I[2]
WARNING: [Synth 8-3331] design output_blk has unconnected port DATA_COUNT_I[1]
WARNING: [Synth 8-3331] design output_blk has unconnected port DATA_COUNT_I[0]
WARNING: [Synth 8-3331] design output_blk has unconnected port RD_DATA_COUNT_I[16]
WARNING: [Synth 8-3331] design output_blk has unconnected port RD_DATA_COUNT_I[15]
WARNING: [Synth 8-3331] design output_blk has unconnected port RD_DATA_COUNT_I[14]
WARNING: [Synth 8-3331] design output_blk has unconnected port RD_DATA_COUNT_I[13]
WARNING: [Synth 8-3331] design output_blk has unconnected port RD_DATA_COUNT_I[12]
WARNING: [Synth 8-3331] design output_blk has unconnected port RD_DATA_COUNT_I[11]
WARNING: [Synth 8-3331] design output_blk has unconnected port RD_DATA_COUNT_I[10]
WARNING: [Synth 8-3331] design output_blk has unconnected port RD_DATA_COUNT_I[9]
WARNING: [Synth 8-3331] design output_blk has unconnected port RD_DATA_COUNT_I[8]
WARNING: [Synth 8-3331] design output_blk has unconnected port RD_DATA_COUNT_I[7]
WARNING: [Synth 8-3331] design output_blk has unconnected port RD_DATA_COUNT_I[6]
WARNING: [Synth 8-3331] design output_blk has unconnected port RD_DATA_COUNT_I[5]
WARNING: [Synth 8-3331] design output_blk has unconnected port RD_DATA_COUNT_I[4]
WARNING: [Synth 8-3331] design output_blk has unconnected port RD_DATA_COUNT_I[3]
WARNING: [Synth 8-3331] design output_blk has unconnected port RD_DATA_COUNT_I[2]
WARNING: [Synth 8-3331] design output_blk has unconnected port RD_DATA_COUNT_I[1]
WARNING: [Synth 8-3331] design output_blk has unconnected port RD_DATA_COUNT_I[0]
WARNING: [Synth 8-3331] design output_blk has unconnected port SBITERR_I
WARNING: [Synth 8-3331] design output_blk has unconnected port DBITERR_I
WARNING: [Synth 8-3331] design dc_ss has unconnected port RD_RST
WARNING: [Synth 8-3331] design dc_ss has unconnected port WR_PNTR[13]
WARNING: [Synth 8-3331] design dc_ss has unconnected port WR_PNTR[12]
WARNING: [Synth 8-3331] design dc_ss has unconnected port WR_PNTR[11]
WARNING: [Synth 8-3331] design dc_ss has unconnected port WR_PNTR[10]
WARNING: [Synth 8-3331] design dc_ss has unconnected port WR_PNTR[9]
WARNING: [Synth 8-3331] design dc_ss has unconnected port WR_PNTR[8]
WARNING: [Synth 8-3331] design dc_ss has unconnected port WR_PNTR[7]
WARNING: [Synth 8-3331] design dc_ss has unconnected port WR_PNTR[6]
WARNING: [Synth 8-3331] design dc_ss has unconnected port WR_PNTR[5]
WARNING: [Synth 8-3331] design dc_ss has unconnected port WR_PNTR[4]
WARNING: [Synth 8-3331] design dc_ss has unconnected port WR_PNTR[3]
WARNING: [Synth 8-3331] design dc_ss has unconnected port WR_PNTR[2]
WARNING: [Synth 8-3331] design dc_ss has unconnected port WR_PNTR[1]
WARNING: [Synth 8-3331] design dc_ss has unconnected port WR_PNTR[0]
WARNING: [Synth 8-3331] design dc_ss has unconnected port RD_PNTR[15]
WARNING: [Synth 8-3331] design dc_ss has unconnected port RD_PNTR[14]
WARNING: [Synth 8-3331] design dc_ss has unconnected port RD_PNTR[13]
WARNING: [Synth 8-3331] design dc_ss has unconnected port RD_PNTR[12]
WARNING: [Synth 8-3331] design dc_ss has unconnected port RD_PNTR[11]
WARNING: [Synth 8-3331] design dc_ss has unconnected port RD_PNTR[10]
WARNING: [Synth 8-3331] design dc_ss has unconnected port RD_PNTR[9]
WARNING: [Synth 8-3331] design dc_ss has unconnected port RD_PNTR[8]
WARNING: [Synth 8-3331] design dc_ss has unconnected port RD_PNTR[7]
WARNING: [Synth 8-3331] design dc_ss has unconnected port RD_PNTR[6]
WARNING: [Synth 8-3331] design dc_ss has unconnected port RD_PNTR[5]
WARNING: [Synth 8-3331] design dc_ss has unconnected port RD_PNTR[4]
WARNING: [Synth 8-3331] design dc_ss has unconnected port RD_PNTR[3]
WARNING: [Synth 8-3331] design dc_ss has unconnected port RD_PNTR[2]
WARNING: [Synth 8-3331] design dc_ss has unconnected port RD_PNTR[1]
WARNING: [Synth 8-3331] design dc_ss has unconnected port RD_PNTR[0]
WARNING: [Synth 8-3331] design wr_pf_ss has unconnected port PROG_FULL_THRESH[13]
WARNING: [Synth 8-3331] design wr_pf_ss has unconnected port PROG_FULL_THRESH[12]
WARNING: [Synth 8-3331] design wr_pf_ss has unconnected port PROG_FULL_THRESH[11]
WARNING: [Synth 8-3331] design wr_pf_ss has unconnected port PROG_FULL_THRESH[10]
WARNING: [Synth 8-3331] design wr_pf_ss has unconnected port PROG_FULL_THRESH[9]
WARNING: [Synth 8-3331] design wr_pf_ss has unconnected port PROG_FULL_THRESH[8]
WARNING: [Synth 8-3331] design wr_pf_ss has unconnected port PROG_FULL_THRESH[7]
WARNING: [Synth 8-3331] design wr_pf_ss has unconnected port PROG_FULL_THRESH[6]
WARNING: [Synth 8-3331] design wr_pf_ss has unconnected port PROG_FULL_THRESH[5]
WARNING: [Synth 8-3331] design wr_pf_ss has unconnected port PROG_FULL_THRESH[4]
WARNING: [Synth 8-3331] design wr_pf_ss has unconnected port PROG_FULL_THRESH[3]
WARNING: [Synth 8-3331] design wr_pf_ss has unconnected port PROG_FULL_THRESH[2]
WARNING: [Synth 8-3331] design wr_pf_ss has unconnected port PROG_FULL_THRESH[1]
WARNING: [Synth 8-3331] design wr_pf_ss has unconnected port PROG_FULL_THRESH[0]
WARNING: [Synth 8-3331] design wr_pf_ss has unconnected port PROG_FULL_THRESH_ASSERT[13]
WARNING: [Synth 8-3331] design wr_pf_ss has unconnected port PROG_FULL_THRESH_ASSERT[12]
WARNING: [Synth 8-3331] design wr_pf_ss has unconnected port PROG_FULL_THRESH_ASSERT[11]
WARNING: [Synth 8-3331] design wr_pf_ss has unconnected port PROG_FULL_THRESH_ASSERT[10]
WARNING: [Synth 8-3331] design wr_pf_ss has unconnected port PROG_FULL_THRESH_ASSERT[9]
WARNING: [Synth 8-3331] design wr_pf_ss has unconnected port PROG_FULL_THRESH_ASSERT[8]
WARNING: [Synth 8-3331] design wr_pf_ss has unconnected port PROG_FULL_THRESH_ASSERT[7]
WARNING: [Synth 8-3331] design wr_pf_ss has unconnected port PROG_FULL_THRESH_ASSERT[6]
WARNING: [Synth 8-3331] design wr_pf_ss has unconnected port PROG_FULL_THRESH_ASSERT[5]
WARNING: [Synth 8-3331] design wr_pf_ss has unconnected port PROG_FULL_THRESH_ASSERT[4]
WARNING: [Synth 8-3331] design wr_pf_ss has unconnected port PROG_FULL_THRESH_ASSERT[3]
WARNING: [Synth 8-3331] design wr_pf_ss has unconnected port PROG_FULL_THRESH_ASSERT[2]
WARNING: [Synth 8-3331] design wr_pf_ss has unconnected port PROG_FULL_THRESH_ASSERT[1]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 1375.875 ; gain = 588.574
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1375.875 ; gain = 588.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1375.875 ; gain = 588.574
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.176 . Memory (MB): peak = 1375.875 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 96 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_ooc.xdc] for cell 'U0'
Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'U0'
Parsing XDC File [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.runs/fifo_generator_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.runs/fifo_generator_0_synth_1/dont_touch.xdc]
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1396.445 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.130 . Memory (MB): peak = 1399.469 ; gain = 3.023
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1399.469 ; gain = 612.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z014sclg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1399.469 ; gain = 612.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  {C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.runs/fifo_generator_0_synth_1/dont_touch.xdc}, line 9).
Applied set_property DONT_TOUCH = true for U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1399.469 ; gain = 612.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:50 ; elapsed = 00:00:50 . Memory (MB): peak = 1399.469 ; gain = 612.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 192   
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	                5 Bit    Registers := 117   
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 481   
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 40    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module xpm_cdc_sync_rst 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module reset_blk_ramfifo 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module bindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
Module blk_mem_gen_mux 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module blk_mem_gen_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module blk_mem_gen_prim_width 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized25 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized26 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized27 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized28 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized29 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized30 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized31 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized32 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized33 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized34 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized35 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized36 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized37 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized38 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized39 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized40 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized41 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized42 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized43 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized44 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized45 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized46 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized47 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized48 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized49 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized50 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized51 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized52 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized53 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized54 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized55 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized56 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module memory 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rd_bin_cntr 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module compare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
Module rd_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rd_handshaking_flags 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rd_fwft 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module compare__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
Module wr_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module wr_pf_ss 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module dc_ss 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 170 (col length:60)
BRAMs: 214 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 1399.469 ; gain = 612.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:00 ; elapsed = 00:01:01 . Memory (MB): peak = 1399.469 ; gain = 612.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:01:02 . Memory (MB): peak = 1399.469 ; gain = 612.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:02 ; elapsed = 00:01:03 . Memory (MB): peak = 1399.469 ; gain = 612.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net \inst_fifo_gen/gconvfifo.rf/grf.rf/ram_wr_en  is driving 232 big block pins (URAM, BRAM and DSP loads). Created 24 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:05 ; elapsed = 00:01:06 . Memory (MB): peak = 1399.469 ; gain = 612.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:05 ; elapsed = 00:01:06 . Memory (MB): peak = 1399.469 ; gain = 612.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:06 ; elapsed = 00:01:07 . Memory (MB): peak = 1399.469 ; gain = 612.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:06 ; elapsed = 00:01:07 . Memory (MB): peak = 1399.469 ; gain = 612.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:06 ; elapsed = 00:01:07 . Memory (MB): peak = 1399.469 ; gain = 612.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:06 ; elapsed = 00:01:07 . Memory (MB): peak = 1399.469 ; gain = 612.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name            | RTL Name                                                                                                                                                                                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|fifo_generator_v13_2_5 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] | 4      | 116   | NO           | NO                 | YES               | 116    | 0       | 
+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |    17|
|2     |LUT1       |    18|
|3     |LUT2       |   222|
|4     |LUT3       |    44|
|5     |LUT4       |    46|
|6     |LUT5       |    25|
|7     |LUT6       |   189|
|8     |MUXCY      |    30|
|9     |MUXF7      |    54|
|10    |MUXF8      |    27|
|11    |RAMB36E1   |    10|
|12    |RAMB36E1_1 |    48|
|13    |SRL16E     |   116|
|14    |FDRE       |   735|
|15    |FDSE       |    63|
+------+-----------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------------------+------------------------------------------+------+
|      |Instance                                                                   |Module                                    |Cells |
+------+---------------------------------------------------------------------------+------------------------------------------+------+
|1     |top                                                                        |                                          |  1644|
|2     |  U0                                                                       |fifo_generator_v13_2_5                    |  1644|
|3     |    inst_fifo_gen                                                          |fifo_generator_v13_2_5_synth              |  1644|
|4     |      \gconvfifo.rf                                                        |fifo_generator_top                        |  1644|
|5     |        \grf.rf                                                            |fifo_generator_ramfifo                    |  1644|
|6     |          \gntv_or_sync_fifo.gl0.rd                                        |rd_logic                                  |   201|
|7     |            \gr1.gr1_int.rfwft                                             |rd_fwft                                   |    50|
|8     |            \grss.rsts                                                     |rd_status_flags_ss                        |    19|
|9     |              c1                                                           |compare                                   |     9|
|10    |              c2                                                           |compare_1                                 |     8|
|11    |            rpntr                                                          |rd_bin_cntr                               |   132|
|12    |          \gntv_or_sync_fifo.gl0.wr                                        |wr_logic                                  |   257|
|13    |            \gwss.gpf.wrpf                                                 |wr_pf_ss                                  |    21|
|14    |            \gwss.gwdc1.wdcext                                             |dc_ss                                     |    17|
|15    |            \gwss.wsts                                                     |wr_status_flags_ss                        |    74|
|16    |              c0                                                           |compare__parameterized0                   |     7|
|17    |              c1                                                           |compare__parameterized0_0                 |     9|
|18    |            wpntr                                                          |wr_bin_cntr                               |   145|
|19    |          \gntv_or_sync_fifo.mem                                           |memory                                    |  1100|
|20    |            \gbm.gbmg.gbmga.ngecc.bmg                                      |blk_mem_gen_v8_4_4                        |  1068|
|21    |              inst_blk_mem_gen                                             |blk_mem_gen_v8_4_4_synth                  |  1068|
|22    |                \gnbram.gnativebmg.native_blk_mem_gen                      |blk_mem_gen_top                           |  1068|
|23    |                  \valid.cstr                                              |blk_mem_gen_generic_cstr                  |  1068|
|24    |                    \has_mux_b.B                                           |blk_mem_gen_mux__parameterized0           |   198|
|25    |                    \ramloop[0].ram.r                                      |blk_mem_gen_prim_width                    |    15|
|26    |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper                  |     1|
|27    |                    \ramloop[10].ram.r                                     |blk_mem_gen_prim_width__parameterized9    |    15|
|28    |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized9  |     1|
|29    |                    \ramloop[11].ram.r                                     |blk_mem_gen_prim_width__parameterized10   |    15|
|30    |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized10 |     1|
|31    |                    \ramloop[12].ram.r                                     |blk_mem_gen_prim_width__parameterized11   |    15|
|32    |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized11 |     1|
|33    |                    \ramloop[13].ram.r                                     |blk_mem_gen_prim_width__parameterized12   |    15|
|34    |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized12 |     1|
|35    |                    \ramloop[14].ram.r                                     |blk_mem_gen_prim_width__parameterized13   |    15|
|36    |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized13 |     1|
|37    |                    \ramloop[15].ram.r                                     |blk_mem_gen_prim_width__parameterized14   |    15|
|38    |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized14 |     1|
|39    |                    \ramloop[16].ram.r                                     |blk_mem_gen_prim_width__parameterized15   |    15|
|40    |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized15 |     1|
|41    |                    \ramloop[17].ram.r                                     |blk_mem_gen_prim_width__parameterized16   |    15|
|42    |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized16 |     1|
|43    |                    \ramloop[18].ram.r                                     |blk_mem_gen_prim_width__parameterized17   |    15|
|44    |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized17 |     1|
|45    |                    \ramloop[19].ram.r                                     |blk_mem_gen_prim_width__parameterized18   |    15|
|46    |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized18 |     1|
|47    |                    \ramloop[1].ram.r                                      |blk_mem_gen_prim_width__parameterized0    |    15|
|48    |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized0  |     1|
|49    |                    \ramloop[20].ram.r                                     |blk_mem_gen_prim_width__parameterized19   |    15|
|50    |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized19 |     1|
|51    |                    \ramloop[21].ram.r                                     |blk_mem_gen_prim_width__parameterized20   |    15|
|52    |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized20 |     1|
|53    |                    \ramloop[22].ram.r                                     |blk_mem_gen_prim_width__parameterized21   |    15|
|54    |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized21 |     1|
|55    |                    \ramloop[23].ram.r                                     |blk_mem_gen_prim_width__parameterized22   |    15|
|56    |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized22 |     1|
|57    |                    \ramloop[24].ram.r                                     |blk_mem_gen_prim_width__parameterized23   |    15|
|58    |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized23 |     1|
|59    |                    \ramloop[25].ram.r                                     |blk_mem_gen_prim_width__parameterized24   |    15|
|60    |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized24 |     1|
|61    |                    \ramloop[26].ram.r                                     |blk_mem_gen_prim_width__parameterized25   |    15|
|62    |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized25 |     1|
|63    |                    \ramloop[27].ram.r                                     |blk_mem_gen_prim_width__parameterized26   |    15|
|64    |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized26 |     1|
|65    |                    \ramloop[28].ram.r                                     |blk_mem_gen_prim_width__parameterized27   |    15|
|66    |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized27 |     1|
|67    |                    \ramloop[29].ram.r                                     |blk_mem_gen_prim_width__parameterized28   |    15|
|68    |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized28 |     1|
|69    |                    \ramloop[2].ram.r                                      |blk_mem_gen_prim_width__parameterized1    |    15|
|70    |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized1  |     1|
|71    |                    \ramloop[30].ram.r                                     |blk_mem_gen_prim_width__parameterized29   |    15|
|72    |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized29 |     1|
|73    |                    \ramloop[31].ram.r                                     |blk_mem_gen_prim_width__parameterized30   |    15|
|74    |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized30 |     1|
|75    |                    \ramloop[32].ram.r                                     |blk_mem_gen_prim_width__parameterized31   |    15|
|76    |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized31 |     1|
|77    |                    \ramloop[33].ram.r                                     |blk_mem_gen_prim_width__parameterized32   |    15|
|78    |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized32 |     1|
|79    |                    \ramloop[34].ram.r                                     |blk_mem_gen_prim_width__parameterized33   |    15|
|80    |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized33 |     1|
|81    |                    \ramloop[35].ram.r                                     |blk_mem_gen_prim_width__parameterized34   |    15|
|82    |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized34 |     1|
|83    |                    \ramloop[36].ram.r                                     |blk_mem_gen_prim_width__parameterized35   |    15|
|84    |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized35 |     1|
|85    |                    \ramloop[37].ram.r                                     |blk_mem_gen_prim_width__parameterized36   |    15|
|86    |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized36 |     1|
|87    |                    \ramloop[38].ram.r                                     |blk_mem_gen_prim_width__parameterized37   |    15|
|88    |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized37 |     1|
|89    |                    \ramloop[39].ram.r                                     |blk_mem_gen_prim_width__parameterized38   |    15|
|90    |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized38 |     1|
|91    |                    \ramloop[3].ram.r                                      |blk_mem_gen_prim_width__parameterized2    |    15|
|92    |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized2  |     1|
|93    |                    \ramloop[40].ram.r                                     |blk_mem_gen_prim_width__parameterized39   |    15|
|94    |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized39 |     1|
|95    |                    \ramloop[41].ram.r                                     |blk_mem_gen_prim_width__parameterized40   |    15|
|96    |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized40 |     1|
|97    |                    \ramloop[42].ram.r                                     |blk_mem_gen_prim_width__parameterized41   |    15|
|98    |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized41 |     1|
|99    |                    \ramloop[43].ram.r                                     |blk_mem_gen_prim_width__parameterized42   |    15|
|100   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized42 |     1|
|101   |                    \ramloop[44].ram.r                                     |blk_mem_gen_prim_width__parameterized43   |    15|
|102   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized43 |     1|
|103   |                    \ramloop[45].ram.r                                     |blk_mem_gen_prim_width__parameterized44   |    15|
|104   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized44 |     1|
|105   |                    \ramloop[46].ram.r                                     |blk_mem_gen_prim_width__parameterized45   |    15|
|106   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized45 |     1|
|107   |                    \ramloop[47].ram.r                                     |blk_mem_gen_prim_width__parameterized46   |    15|
|108   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized46 |     1|
|109   |                    \ramloop[48].ram.r                                     |blk_mem_gen_prim_width__parameterized47   |    15|
|110   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized47 |     1|
|111   |                    \ramloop[49].ram.r                                     |blk_mem_gen_prim_width__parameterized48   |    15|
|112   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized48 |     1|
|113   |                    \ramloop[4].ram.r                                      |blk_mem_gen_prim_width__parameterized3    |    15|
|114   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized3  |     1|
|115   |                    \ramloop[50].ram.r                                     |blk_mem_gen_prim_width__parameterized49   |    15|
|116   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized49 |     1|
|117   |                    \ramloop[51].ram.r                                     |blk_mem_gen_prim_width__parameterized50   |    15|
|118   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized50 |     1|
|119   |                    \ramloop[52].ram.r                                     |blk_mem_gen_prim_width__parameterized51   |    15|
|120   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized51 |     1|
|121   |                    \ramloop[53].ram.r                                     |blk_mem_gen_prim_width__parameterized52   |    15|
|122   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized52 |     1|
|123   |                    \ramloop[54].ram.r                                     |blk_mem_gen_prim_width__parameterized53   |    15|
|124   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized53 |     1|
|125   |                    \ramloop[55].ram.r                                     |blk_mem_gen_prim_width__parameterized54   |    15|
|126   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized54 |     1|
|127   |                    \ramloop[56].ram.r                                     |blk_mem_gen_prim_width__parameterized55   |    15|
|128   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized55 |     1|
|129   |                    \ramloop[57].ram.r                                     |blk_mem_gen_prim_width__parameterized56   |    15|
|130   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized56 |     1|
|131   |                    \ramloop[5].ram.r                                      |blk_mem_gen_prim_width__parameterized4    |    15|
|132   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized4  |     1|
|133   |                    \ramloop[6].ram.r                                      |blk_mem_gen_prim_width__parameterized5    |    15|
|134   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized5  |     1|
|135   |                    \ramloop[7].ram.r                                      |blk_mem_gen_prim_width__parameterized6    |    15|
|136   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized6  |     1|
|137   |                    \ramloop[8].ram.r                                      |blk_mem_gen_prim_width__parameterized7    |    15|
|138   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized7  |     1|
|139   |                    \ramloop[9].ram.r                                      |blk_mem_gen_prim_width__parameterized8    |    15|
|140   |                      \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized8  |     1|
|141   |          rstblk                                                           |reset_blk_ramfifo                         |    86|
|142   |            \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst  |xpm_cdc_sync_rst                          |     5|
+------+---------------------------------------------------------------------------+------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:06 ; elapsed = 00:01:07 . Memory (MB): peak = 1399.469 ; gain = 612.168
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2633 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:01:03 . Memory (MB): peak = 1399.469 ; gain = 588.574
Synthesis Optimization Complete : Time (s): cpu = 00:01:06 ; elapsed = 00:01:07 . Memory (MB): peak = 1399.469 ; gain = 612.168
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.107 . Memory (MB): peak = 1399.469 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 186 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1399.469 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:11 ; elapsed = 00:01:13 . Memory (MB): peak = 1399.469 ; gain = 909.363
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1399.469 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.runs/fifo_generator_0_synth_1/fifo_generator_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP fifo_generator_0, cache-ID = 85df370920490170
INFO: [Coretcl 2-1174] Renamed 141 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1399.469 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.runs/fifo_generator_0_synth_1/fifo_generator_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fifo_generator_0_utilization_synth.rpt -pb fifo_generator_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb  8 11:44:49 2022...
[Tue Feb  8 11:44:52 2022] fifo_generator_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:04 ; elapsed = 00:01:26 . Memory (MB): peak = 5076.281 ; gain = 0.000
export_simulation -of_objects [get_files {{C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci}}] -directory {C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.ip_user_files} -ipstatic_source_dir {C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.cache/compile_simlib/modelsim} {questa=C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.cache/compile_simlib/questa} {riviera=C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.cache/compile_simlib/riviera} {activehdl=C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run impl_board
launch_runs impl_board -jobs 8
[Tue Feb  8 11:46:39 2022] Launched synth_1...
Run output will be captured here: C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.runs/synth_1/runme.log
[Tue Feb  8 11:46:39 2022] Launched impl_board...
Run output will be captured here: C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.runs/impl_board/runme.log
reset_run synth_1
launch_runs impl_board -jobs 8
[Tue Feb  8 11:54:14 2022] Launched synth_1...
Run output will be captured here: C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.runs/synth_1/runme.log
[Tue Feb  8 11:54:14 2022] Launched impl_board...
Run output will be captured here: C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.runs/impl_board/runme.log
launch_runs impl_board -to_step write_bitstream -jobs 8
[Tue Feb  8 12:00:51 2022] Launched impl_board...
Run output will be captured here: C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.runs/impl_board/runme.log
write_hw_platform -fixed -force  -include_bit -file {C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/TOP.xsa}
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/TOP.xsa ...
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/TOP.xsa
write_hw_platform: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 5076.281 ; gain = 0.000
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.007 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.010 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.048 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.007 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.010 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.048 . PS DDR interfaces might fail when entering negative DQS skew values. 
startgroup
set_property -dict [list CONFIG.PCW_APU_PERIPHERAL_FREQMHZ {600}] [get_bd_cells processing_system7_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.007 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.010 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.048 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
endgroup
save_bd_design
Wrote  : <C:\Users\SER\Desktop\T2K\mPMT\MAIN_ACQ_ZYNQ _v5_DMA\MAIN_ACQ\MAIN_ACQ.srcs\sources_1\bd\TOP_block\TOP_block.bd> 
Wrote  : <C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ui/bd_dd2d7be3.ui> 
reset_run synth_1
reset_run TOP_block_processing_system7_0_0_synth_1
launch_runs impl_board -to_step write_bitstream -jobs 8
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_uartlite_1/S_AXI/Reg> is not assigned into address space </axi_dma_0/Data_SG>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_dma_0/S_AXI_LITE/Reg> is not assigned into address space </axi_dma_0/Data_SG>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </M00_AXI_0/Reg> is not assigned into address space </axi_dma_0/Data_SG>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_uartlite_1/S_AXI/Reg> is not assigned into address space </axi_dma_0/Data_SG>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_dma_0/S_AXI_LITE/Reg> is not assigned into address space </axi_dma_0/Data_SG>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </M00_AXI_0/Reg> is not assigned into address space </axi_dma_0/Data_SG>. Please use Address Editor to either assign or exclude it.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /processing_system7_0/S_AXI_ACP(5) and /axi_interconnect_0/s00_couplers/auto_us/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /processing_system7_0/S_AXI_ACP(5) and /axi_interconnect_0/s00_couplers/auto_us/M_AXI(0)
Wrote  : <C:\Users\SER\Desktop\T2K\mPMT\MAIN_ACQ_ZYNQ _v5_DMA\MAIN_ACQ\MAIN_ACQ.srcs\sources_1\bd\TOP_block\TOP_block.bd> 
VHDL Output written to : C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/synth/TOP_block.vhd
VHDL Output written to : C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/sim/TOP_block.vhd
VHDL Output written to : C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/hdl/TOP_block_wrapper.vhd
WARNING: [IP_Flow 19-5160] IP 'TOP_block_processing_system7_0_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Any Language' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'TOP_block_processing_system7_0_0' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'TOP_block_processing_system7_0_0' detected simulation language mismatch. Simulation type 'tlm_dpi' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Any Language' outputs instead.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_ACP'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_200M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_auto_pc_0/TOP_block_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_auto_pc_1/TOP_block_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s01_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s01_mmu .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_auto_pc_2/TOP_block_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_auto_us_0/TOP_block_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_us .
Exporting to file C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/hw_handoff/TOP_block.hwh
Generated Block Design Tcl file C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/hw_handoff/TOP_block_bd.tcl
Generated Hardware Definition File C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/synth/TOP_block.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP TOP_block_auto_pc_0, cache-ID = 1f3e7c42a528baf4; cache size = 96.625 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP TOP_block_auto_pc_1, cache-ID = 9eb3b9ef45541e77; cache size = 96.625 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP TOP_block_auto_pc_2, cache-ID = 320ef539253da405; cache size = 96.625 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP TOP_block_auto_us_0, cache-ID = 4f5a9bfa1f427cc1; cache size = 96.625 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP TOP_block_s01_mmu_0, cache-ID = bf1eb126a2aa62e0; cache size = 96.626 MB.
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Tue Feb  8 13:08:48 2022] Launched TOP_block_processing_system7_0_0_synth_1, synth_1...
Run output will be captured here:
TOP_block_processing_system7_0_0_synth_1: C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.runs/TOP_block_processing_system7_0_0_synth_1/runme.log
synth_1: C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.runs/synth_1/runme.log
[Tue Feb  8 13:08:48 2022] Launched impl_board...
Run output will be captured here: C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.runs/impl_board/runme.log
launch_runs: Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 5076.281 ; gain = 0.000
reset_run synth_1
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.007 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.010 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.048 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.007 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.010 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.048 . PS DDR interfaces might fail when entering negative DQS skew values. 
startgroup
set_property -dict [list CONFIG.PCW_APU_PERIPHERAL_FREQMHZ {400}] [get_bd_cells processing_system7_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.007 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.010 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.048 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
endgroup
assign_bd_address
Slave segment </M00_AXI_0/Reg> is being mapped into address space </axi_dma_0/Data_SG> at <0x43D0_0000 [ 64K ]>
Slave segment </axi_dma_0/S_AXI_LITE/Reg> is being mapped into address space </axi_dma_0/Data_SG> at <0x4040_0000 [ 64K ]>
INFO: [BD 41-1051] The usage register of slave segment /axi_dma_0/S_AXI_LITE/Reg does not match the usage memory of address space /axi_dma_0/Data_SG and will be excluded. Use the include_bd_addr_seg command to override this precaution and make the slave segment visible within this address space.
Excluding slave segment /axi_dma_0/S_AXI_LITE/Reg from address space /axi_dma_0/Data_SG.
Slave segment </axi_uartlite_1/S_AXI/Reg> is being mapped into address space </axi_dma_0/Data_SG> at <0x42C1_0000 [ 64K ]>
INFO: [BD 41-1051] The usage register of slave segment /axi_uartlite_1/S_AXI/Reg does not match the usage memory of address space /axi_dma_0/Data_SG and will be excluded. Use the include_bd_addr_seg command to override this precaution and make the slave segment visible within this address space.
Excluding slave segment /axi_uartlite_1/S_AXI/Reg from address space /axi_dma_0/Data_SG.
validate_bd_design
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /processing_system7_0/S_AXI_ACP(5) and /axi_interconnect_0/s00_couplers/auto_us/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /processing_system7_0/S_AXI_ACP(5) and /axi_interconnect_0/s00_couplers/auto_us/M_AXI(0)
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXI_SG]
startgroup
endgroup
startgroup
set_property -dict [list CONFIG.NUM_SI {2} CONFIG.NUM_MI {1}] [get_bd_cells axi_interconnect_0]
endgroup
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXI_SG] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/S01_AXI]
startgroup
set_property -dict [list CONFIG.c_include_sg {0}] [get_bd_cells axi_dma_0]
WARNING: [BD 41-1684] Pin /axi_dma_0/m_axi_sg_aclk is now disabled. All connections to this pin have been removed. 
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXI_SG]
endgroup
startgroup
set_property -dict [list CONFIG.c_include_sg {1}] [get_bd_cells axi_dma_0]
endgroup
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXI_SG] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/S01_AXI]
connect_bd_net [get_bd_ports CLK_200_main] [get_bd_pins axi_interconnect_0/S01_ACLK]
connect_bd_net [get_bd_pins axi_interconnect_0/S01_ARESETN] [get_bd_pins rst_ps7_0_200M/peripheral_aresetn]
connect_bd_net [get_bd_ports CLK_200_main] [get_bd_pins axi_dma_0/m_axi_sg_aclk]
startgroup
set_property -dict [list CONFIG.NUM_SI {1} CONFIG.NUM_MI {3}] [get_bd_cells ps7_0_axi_periph]
endgroup
validate_bd_design
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_ACP/ACP_DDR_LOWOCM> is not assigned into address space </axi_dma_0/Data_SG>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_ACP/ACP_QSPI_LINEAR> is not assigned into address space </axi_dma_0/Data_SG>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_ACP/ACP_IOP> is not assigned into address space </axi_dma_0/Data_SG>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP0> is not assigned into address space </axi_dma_0/Data_SG>. Please use Address Editor to either assign or exclude it.
