<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   Xilinx Driver xilisf v3_02_a: Data Fields - Variables
</title>
<link href="../../../../../../../doc/usenglish/css/driver_api_doxygen.css" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">

<!-- Generated by Doxygen 1.4.7 -->
<div class="tabs">
  <ul>
    <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
    <li id="current"><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
    <li><a href="files.html"><span>Files</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
    <li id="current"><a href="functions.html"><span>Data&nbsp;Fields</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="functions.html"><span>All</span></a></li>
    <li id="current"><a href="functions_vars.html"><span>Variables</span></a></li>
  </ul>
</div>
&nbsp;
<p>
<ul>
<li>BlocksPerSector
: <a class="el" href="struct_atmel_device_geometry.html#6569f372b198cd2143b1d479a25adc13">AtmelDeviceGeometry</a><li>BytesPerPage
: <a class="el" href="struct_intel_stm_device_geometry.html#e25077310f116db6f474665f697edfd9">IntelStmDeviceGeometry</a><li>BytesPerPageDefaultMode
: <a class="el" href="struct_atmel_device_geometry.html#fe874a4072694de6fa38f4acc6449e26">AtmelDeviceGeometry</a><li>BytesPerPagePowerOf2Mode
: <a class="el" href="struct_atmel_device_geometry.html#297139aedc83efad38a7b872985cbe30">AtmelDeviceGeometry</a><li>DeviceCode
: <a class="el" href="struct_intel_stm_device_geometry.html#bf663414b9b7f777b8b0f2317f3172ab">IntelStmDeviceGeometry</a>, <a class="el" href="struct_atmel_device_geometry.html#22f4fa121bc5fc8ec4632d54a550cd3b">AtmelDeviceGeometry</a><li>ManufacturerID
: <a class="el" href="struct_intel_stm_device_geometry.html#d304fa58abd4d99070889e5ba72f27e3">IntelStmDeviceGeometry</a><li>NumOfSectors
: <a class="el" href="struct_intel_stm_device_geometry.html#bcfd0d78c0865a76e3cd5124c46d6e20">IntelStmDeviceGeometry</a>, <a class="el" href="struct_atmel_device_geometry.html#2edd58e41caff7a90a22365f10cb458d">AtmelDeviceGeometry</a><li>PagesPerBlock
: <a class="el" href="struct_atmel_device_geometry.html#af06d164076f6459dc4ea603f0361efd">AtmelDeviceGeometry</a><li>PagesPerSector
: <a class="el" href="struct_intel_stm_device_geometry.html#1ca0799bf5b7d46f8b34afe2db35bb6d">IntelStmDeviceGeometry</a></ul>
<p class="Copyright">
Copyright &copy; 1995-2011 Xilinx, Inc. All rights reserved.
</p>
</body>
</html>

