{"vcs1":{"timestamp_begin":1750454737.955156804, "rt":0.97, "ut":0.44, "st":0.09}}
{"vcselab":{"timestamp_begin":1750454739.025586078, "rt":0.76, "ut":0.22, "st":0.07}}
{"link":{"timestamp_begin":1750454739.861486563, "rt":0.19, "ut":0.09, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1750454737.551871511}
{"VCS_COMP_START_TIME": 1750454737.551871511}
{"VCS_COMP_END_TIME": 1750454742.565831568}
{"VCS_USER_OPTIONS": "-R -sverilog tb.sv -debug_access+all -full64"}
{"vcs1": {"peak_mem": 2553902}}
{"stitch_vcselab": {"peak_mem": 2553961}}
