
node_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001398  00080000  00080000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     0000043c  20000000  00081398  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000008c  2000043c  000817d4  0002043c  2**2
                  ALLOC
  3 .stack        00000400  200004c8  00081860  0002043c  2**0
                  ALLOC
  4 .heap         00000200  200008c8  00081c60  0002043c  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  0002043c  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  00020465  2**0
                  CONTENTS, READONLY
  7 .debug_info   00007839  00000000  00000000  000204be  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000012b7  00000000  00000000  00027cf7  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00001703  00000000  00000000  00028fae  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000278  00000000  00000000  0002a6b1  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000240  00000000  00000000  0002a929  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  000124b7  00000000  00000000  0002ab69  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00003f23  00000000  00000000  0003d020  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0005574c  00000000  00000000  00040f43  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00000774  00000000  00000000  00096690  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <exception_table>:
   80000:	c8 08 00 20 75 05 08 00 71 05 08 00 71 05 08 00     ... u...q...q...
   80010:	71 05 08 00 71 05 08 00 71 05 08 00 00 00 00 00     q...q...q.......
	...
   8002c:	71 05 08 00 71 05 08 00 00 00 00 00 71 05 08 00     q...q.......q...
   8003c:	71 05 08 00 71 05 08 00 71 05 08 00 71 05 08 00     q...q...q...q...
   8004c:	71 05 08 00 71 05 08 00 71 05 08 00 71 05 08 00     q...q...q...q...
   8005c:	71 05 08 00 c9 10 08 00 71 05 08 00 00 00 00 00     q.......q.......
   8006c:	71 05 08 00 71 05 08 00 71 05 08 00 71 05 08 00     q...q...q...q...
	...
   80084:	71 05 08 00 71 05 08 00 71 05 08 00 71 05 08 00     q...q...q...q...
   80094:	71 05 08 00 71 05 08 00 71 05 08 00 71 05 08 00     q...q...q...q...
   800a4:	00 00 00 00 71 05 08 00 a1 0c 08 00 8d 0a 08 00     ....q...........
   800b4:	bd 0a 08 00 71 05 08 00 71 05 08 00 71 05 08 00     ....q...q...q...
   800c4:	71 05 08 00 71 05 08 00 71 05 08 00 71 05 08 00     q...q...q...q...
   800d4:	45 02 08 00 71 05 08 00 71 05 08 00 71 05 08 00     E...q...q...q...
   800e4:	71 05 08 00 71 05 08 00 bd 04 08 00 71 05 08 00     q...q.......q...

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	2000043c 	.word	0x2000043c
   80110:	00000000 	.word	0x00000000
   80114:	00081398 	.word	0x00081398

00080118 <frame_dummy>:
   80118:	4b0c      	ldr	r3, [pc, #48]	; (8014c <frame_dummy+0x34>)
   8011a:	b143      	cbz	r3, 8012e <frame_dummy+0x16>
   8011c:	480c      	ldr	r0, [pc, #48]	; (80150 <frame_dummy+0x38>)
   8011e:	b510      	push	{r4, lr}
   80120:	490c      	ldr	r1, [pc, #48]	; (80154 <frame_dummy+0x3c>)
   80122:	f3af 8000 	nop.w
   80126:	480c      	ldr	r0, [pc, #48]	; (80158 <frame_dummy+0x40>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b923      	cbnz	r3, 80136 <frame_dummy+0x1e>
   8012c:	bd10      	pop	{r4, pc}
   8012e:	480a      	ldr	r0, [pc, #40]	; (80158 <frame_dummy+0x40>)
   80130:	6803      	ldr	r3, [r0, #0]
   80132:	b933      	cbnz	r3, 80142 <frame_dummy+0x2a>
   80134:	4770      	bx	lr
   80136:	4b09      	ldr	r3, [pc, #36]	; (8015c <frame_dummy+0x44>)
   80138:	2b00      	cmp	r3, #0
   8013a:	d0f7      	beq.n	8012c <frame_dummy+0x14>
   8013c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   80140:	4718      	bx	r3
   80142:	4b06      	ldr	r3, [pc, #24]	; (8015c <frame_dummy+0x44>)
   80144:	2b00      	cmp	r3, #0
   80146:	d0f5      	beq.n	80134 <frame_dummy+0x1c>
   80148:	4718      	bx	r3
   8014a:	bf00      	nop
   8014c:	00000000 	.word	0x00000000
   80150:	00081398 	.word	0x00081398
   80154:	20000440 	.word	0x20000440
   80158:	00081398 	.word	0x00081398
   8015c:	00000000 	.word	0x00000000

00080160 <adc_config>:
void adc_config(){
	
	uint8_t ch_num = 7;
	
	// disable write protection
	ADC->ADC_WPMR = ('A' << 24) + ('D' << 16) + ('C' << 8) + 0b0;
   80160:	4b08      	ldr	r3, [pc, #32]	; (80184 <adc_config+0x24>)
   80162:	4a09      	ldr	r2, [pc, #36]	; (80188 <adc_config+0x28>)
   80164:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	ANACH: no change by default
	TRACKTIM: (Tracking time = (TRACKTIM + 1) * adc_clock_periods)
	TRANSFER: (Transfer period = (TRANSFER*2 + 3) * adc_clock_periods)
	USEQ: Normal mode by default
	*/
	ADC->ADC_MR = 1 << 7; // enable free run
   80168:	2280      	movs	r2, #128	; 0x80
   8016a:	605a      	str	r2, [r3, #4]
	
	// interrupt on negedge
	if(1){
		// interrupt enable
		ADC->ADC_IER = 1 << 26; // trigger on comparison event
   8016c:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
   80170:	6259      	str	r1, [r3, #36]	; 0x24
		
		// enable tag in extended mode register for channel numbers in output
		ADC->ADC_EMR = (1 << 24) + (7 << 4) + 0x0; // tri
   80172:	4906      	ldr	r1, [pc, #24]	; (8018c <adc_config+0x2c>)
   80174:	6419      	str	r1, [r3, #64]	; 0x40
		
		// set threshold values
		uint16_t hig_th = 0xfff;
		uint16_t low_th = adc_interrupt_lth;
		ADC->ADC_CWR = (hig_th << 16) + low_th;	
   80176:	4906      	ldr	r1, [pc, #24]	; (80190 <adc_config+0x30>)
   80178:	6459      	str	r1, [r3, #68]	; 0x44
	}
	
	// channel enable
	ADC->ADC_CHER = 1 << ch_num;
   8017a:	611a      	str	r2, [r3, #16]
	//ADC->ADC_CHDR = ~(1 << ch_num); // disable other channels for freerun mode
	
	// enable write protection
	ADC->ADC_WPMR = ('A' << 24) + ('D' << 16) + ('C' << 8) + 0b1;
   8017c:	4a05      	ldr	r2, [pc, #20]	; (80194 <adc_config+0x34>)
   8017e:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
   80182:	4770      	bx	lr
   80184:	400c0000 	.word	0x400c0000
   80188:	41444300 	.word	0x41444300
   8018c:	01000070 	.word	0x01000070
   80190:	0fff00f0 	.word	0x0fff00f0
   80194:	41444301 	.word	0x41444301

00080198 <init_adc>:
void init_adc(){
   80198:	b508      	push	{r3, lr}
	PMC->PMC_PCR = (1 << 28) + (1 << 12) + 37;
   8019a:	4a05      	ldr	r2, [pc, #20]	; (801b0 <init_adc+0x18>)
   8019c:	4b05      	ldr	r3, [pc, #20]	; (801b4 <init_adc+0x1c>)
   8019e:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
	adc_config();
   801a2:	4b05      	ldr	r3, [pc, #20]	; (801b8 <init_adc+0x20>)
   801a4:	4798      	blx	r3
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   801a6:	2220      	movs	r2, #32
   801a8:	4b04      	ldr	r3, [pc, #16]	; (801bc <init_adc+0x24>)
   801aa:	605a      	str	r2, [r3, #4]
   801ac:	bd08      	pop	{r3, pc}
   801ae:	bf00      	nop
   801b0:	10001025 	.word	0x10001025
   801b4:	400e0600 	.word	0x400e0600
   801b8:	00080161 	.word	0x00080161
   801bc:	e000e100 	.word	0xe000e100

000801c0 <adc_read_lcdr>:
}



uint16_t adc_read_lcdr(uint8_t ch_num){
   801c0:	b508      	push	{r3, lr}
	// control register: ADC_CR, START bits to begin conversion
	ADC->ADC_CR = 0b10;
   801c2:	4b08      	ldr	r3, [pc, #32]	; (801e4 <adc_read_lcdr+0x24>)
   801c4:	2202      	movs	r2, #2
   801c6:	601a      	str	r2, [r3, #0]
	
	// wait?
	// eventually wait for transfer period and conversion period
	
	uint32_t adc_data = ADC->ADC_LCDR;
   801c8:	6a1b      	ldr	r3, [r3, #32]
		
	// channel data check
	uint32_t adc_data_channel = (adc_data & (0b1111 << 12)) >> 12;
   801ca:	f3c3 3203 	ubfx	r2, r3, #12, #4
	if(adc_data_channel != ch_num){
   801ce:	4282      	cmp	r2, r0
   801d0:	d102      	bne.n	801d8 <adc_read_lcdr+0x18>
		printf("\n\rData read from wrong channel (ch_num: %d)", ch_num);
		return 0;
	}
	
	// Last converted data register: ADC_LCDR
	return (adc_data & (0xfff));
   801d2:	f3c3 000b 	ubfx	r0, r3, #0, #12
}
   801d6:	bd08      	pop	{r3, pc}
   801d8:	4601      	mov	r1, r0
		printf("\n\rData read from wrong channel (ch_num: %d)", ch_num);
   801da:	4803      	ldr	r0, [pc, #12]	; (801e8 <adc_read_lcdr+0x28>)
   801dc:	4b03      	ldr	r3, [pc, #12]	; (801ec <adc_read_lcdr+0x2c>)
   801de:	4798      	blx	r3
		return 0;
   801e0:	2000      	movs	r0, #0
   801e2:	bd08      	pop	{r3, pc}
   801e4:	400c0000 	.word	0x400c0000
   801e8:	000812a0 	.word	0x000812a0
   801ec:	00081019 	.word	0x00081019

000801f0 <adc_interrupt_clear>:
uint16_t adc_read(uint8_t ch_num) {
	return ADC->ADC_CDR[ch_num];
}

void adc_interrupt_clear(){
	ADC->ADC_WPMR = ('A' << 24) + ('D' << 16) + ('C' << 8) + 0b0;
   801f0:	4b07      	ldr	r3, [pc, #28]	; (80210 <adc_interrupt_clear+0x20>)
   801f2:	4a08      	ldr	r2, [pc, #32]	; (80214 <adc_interrupt_clear+0x24>)
   801f4:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	ADC->ADC_IER = 1 << 26;
   801f8:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
   801fc:	625a      	str	r2, [r3, #36]	; 0x24
	ADC->ADC_WPMR = ('A' << 24) + ('D' << 16) + ('C' << 8) + 0b1;
   801fe:	f102 5275 	add.w	r2, r2, #1027604480	; 0x3d400000
   80202:	f502 2288 	add.w	r2, r2, #278528	; 0x44000
   80206:	f202 3201 	addw	r2, r2, #769	; 0x301
   8020a:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
   8020e:	4770      	bx	lr
   80210:	400c0000 	.word	0x400c0000
   80214:	41444300 	.word	0x41444300

00080218 <adc_interrupt_disable>:
}

void adc_interrupt_disable(){
	ADC->ADC_WPMR = ('A' << 24) + ('D' << 16) + ('C' << 8) + 0b0;
   80218:	4b07      	ldr	r3, [pc, #28]	; (80238 <adc_interrupt_disable+0x20>)
   8021a:	4a08      	ldr	r2, [pc, #32]	; (8023c <adc_interrupt_disable+0x24>)
   8021c:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	ADC->ADC_IDR = (0x1f << 24) + 0xffff;
   80220:	4a07      	ldr	r2, [pc, #28]	; (80240 <adc_interrupt_disable+0x28>)
   80222:	629a      	str	r2, [r3, #40]	; 0x28
	ADC->ADC_WPMR = ('A' << 24) + ('D' << 16) + ('C' << 8) + 0b1;
   80224:	f102 5209 	add.w	r2, r2, #574619648	; 0x22400000
   80228:	f502 3250 	add.w	r2, r2, #212992	; 0x34000
   8022c:	f202 3202 	addw	r2, r2, #770	; 0x302
   80230:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
   80234:	4770      	bx	lr
   80236:	bf00      	nop
   80238:	400c0000 	.word	0x400c0000
   8023c:	41444300 	.word	0x41444300
   80240:	1f00ffff 	.word	0x1f00ffff

00080244 <ADC_Handler>:
}

void ADC_Handler(void){
   80244:	b510      	push	{r4, lr}
   80246:	b084      	sub	sp, #16
	uint16_t adc_data = adc_read_lcdr(7);
   80248:	2007      	movs	r0, #7
   8024a:	4b11      	ldr	r3, [pc, #68]	; (80290 <ADC_Handler+0x4c>)
   8024c:	4798      	blx	r3
   8024e:	4604      	mov	r4, r0
	printf("INTERRIPt, adc: %x\n\r", adc_data);
   80250:	4601      	mov	r1, r0
   80252:	4810      	ldr	r0, [pc, #64]	; (80294 <ADC_Handler+0x50>)
   80254:	4b10      	ldr	r3, [pc, #64]	; (80298 <ADC_Handler+0x54>)
   80256:	4798      	blx	r3
	//printf("is: %x\n\r", ADC->ADC_ISR);
	int dummy_read = ADC->ADC_ISR;
   80258:	4b10      	ldr	r3, [pc, #64]	; (8029c <ADC_Handler+0x58>)
   8025a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
	if(adc_data < adc_interrupt_lth){
   8025c:	2cef      	cmp	r4, #239	; 0xef
   8025e:	d905      	bls.n	8026c <ADC_Handler+0x28>
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   80260:	2220      	movs	r2, #32
   80262:	4b0f      	ldr	r3, [pc, #60]	; (802a0 <ADC_Handler+0x5c>)
   80264:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
		int ret = can_send(&msg, 0);
		adc_interrupt_flag = 0;
	}
	
	NVIC_ClearPendingIRQ(ID_ADC);
   80268:	b004      	add	sp, #16
   8026a:	bd10      	pop	{r4, pc}
		printf("gaol!\n\r");
   8026c:	480d      	ldr	r0, [pc, #52]	; (802a4 <ADC_Handler+0x60>)
   8026e:	4b0a      	ldr	r3, [pc, #40]	; (80298 <ADC_Handler+0x54>)
   80270:	4798      	blx	r3
		adc_interrupt_disable();
   80272:	4b0d      	ldr	r3, [pc, #52]	; (802a8 <ADC_Handler+0x64>)
   80274:	4798      	blx	r3
		msg.id = 0x02;
   80276:	2302      	movs	r3, #2
   80278:	f8ad 3004 	strh.w	r3, [sp, #4]
		msg.data_length = 1;
   8027c:	2301      	movs	r3, #1
   8027e:	f88d 3006 	strb.w	r3, [sp, #6]
		msg.data[0] = 1;
   80282:	f88d 3007 	strb.w	r3, [sp, #7]
		int ret = can_send(&msg, 0);
   80286:	2100      	movs	r1, #0
   80288:	a801      	add	r0, sp, #4
   8028a:	4b08      	ldr	r3, [pc, #32]	; (802ac <ADC_Handler+0x68>)
   8028c:	4798      	blx	r3
   8028e:	e7e7      	b.n	80260 <ADC_Handler+0x1c>
   80290:	000801c1 	.word	0x000801c1
   80294:	000812cc 	.word	0x000812cc
   80298:	00081019 	.word	0x00081019
   8029c:	400c0000 	.word	0x400c0000
   802a0:	e000e100 	.word	0xe000e100
   802a4:	000812e4 	.word	0x000812e4
   802a8:	00080219 	.word	0x00080219
   802ac:	000803ad 	.word	0x000803ad

000802b0 <can_init>:
 * \retval Success(0) or failure(1)
 */


uint8_t can_init(uint32_t can_br, uint8_t num_tx_mb, uint8_t num_rx_mb)
{
   802b0:	b4f0      	push	{r4, r5, r6, r7}
	
	//Make sure num_rx_mb and num_tx_mb is valid
	if((num_rx_mb > 8) | (num_tx_mb > 8) | (num_rx_mb + num_tx_mb > 8))
   802b2:	1857      	adds	r7, r2, r1
   802b4:	2f08      	cmp	r7, #8
   802b6:	bfd4      	ite	le
   802b8:	2300      	movle	r3, #0
   802ba:	2301      	movgt	r3, #1
   802bc:	2908      	cmp	r1, #8
   802be:	bf98      	it	ls
   802c0:	2a08      	cmpls	r2, #8
   802c2:	d85c      	bhi.n	8037e <can_init+0xce>
   802c4:	460d      	mov	r5, r1
   802c6:	2b00      	cmp	r3, #0
   802c8:	d159      	bne.n	8037e <can_init+0xce>


	uint32_t ul_status; 
	
	//Disable can
	CAN0->CAN_MR &= ~CAN_MR_CANEN; 
   802ca:	4a2e      	ldr	r2, [pc, #184]	; (80384 <can_init+0xd4>)
   802cc:	6813      	ldr	r3, [r2, #0]
   802ce:	f023 0301 	bic.w	r3, r3, #1
   802d2:	6013      	str	r3, [r2, #0]
	//Clear status register on read
	ul_status = CAN0->CAN_SR; 
   802d4:	6913      	ldr	r3, [r2, #16]
	
	// Disable interrupts on CANH and CANL pins
	PIOA->PIO_IDR = PIO_PA8A_URXD | PIO_PA9A_UTXD;
   802d6:	4b2c      	ldr	r3, [pc, #176]	; (80388 <can_init+0xd8>)
   802d8:	f44f 7440 	mov.w	r4, #768	; 0x300
   802dc:	645c      	str	r4, [r3, #68]	; 0x44
	
	//Select CAN0 RX and TX in PIOA
	uint32_t ul_sr = PIOA->PIO_ABSR;
   802de:	6f1c      	ldr	r4, [r3, #112]	; 0x70
	PIOA->PIO_ABSR = ~(PIO_PA1A_CANRX0 | PIO_PA0A_CANTX0) & ul_sr;
   802e0:	f024 0403 	bic.w	r4, r4, #3
   802e4:	671c      	str	r4, [r3, #112]	; 0x70
	
	// Disable the Parallel IO (PIO) of the Rx and Tx pins so that the peripheral controller can use them
	PIOA->PIO_PDR = PIO_PA1A_CANRX0 | PIO_PA0A_CANTX0;
   802e6:	2403      	movs	r4, #3
   802e8:	605c      	str	r4, [r3, #4]
	
	// Enable pull up on CANH and CANL pin
	PIOA->PIO_PUER = (PIO_PA1A_CANRX0 | PIO_PA0A_CANTX0);
   802ea:	665c      	str	r4, [r3, #100]	; 0x64
	
	
	//Enable Clock for CAN0 in PMC
	PMC->PMC_PCR = PMC_PCR_EN | (0 << PMC_PCR_DIV_Pos) | PMC_PCR_CMD | (ID_CAN0 << PMC_PCR_PID_Pos); // DIV = 1(can clk = MCK/2), CMD = 1 (write), PID = 2B (CAN0)
   802ec:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
   802f0:	4c26      	ldr	r4, [pc, #152]	; (8038c <can_init+0xdc>)
   802f2:	f8c3 410c 	str.w	r4, [r3, #268]	; 0x10c
	PMC->PMC_PCER1 |= 1 << (ID_CAN0 - 32);
   802f6:	f8d3 4100 	ldr.w	r4, [r3, #256]	; 0x100
   802fa:	f444 6400 	orr.w	r4, r4, #2048	; 0x800
   802fe:	f8c3 4100 	str.w	r4, [r3, #256]	; 0x100
	
	//Set baudrate, Phase1, phase2 and propagation delay for can bus. Must match on all nodes!
	CAN0->CAN_BR = can_br; 
   80302:	6150      	str	r0, [r2, #20]
	

	/****** Start of mailbox configuration ******/

	uint32_t can_ier = 0;
   80304:	2400      	movs	r4, #0

	/* Configure receive mailboxes */
	for (int n = num_tx_mb; n <= num_rx_mb + num_tx_mb; n++)  //Simply one mailbox setup for all messages. You might want to apply filter for them.
   80306:	e019      	b.n	8033c <can_init+0x8c>
	{
		CAN0->CAN_MB[n].CAN_MAM = 0; //Accept all messages
   80308:	481e      	ldr	r0, [pc, #120]	; (80384 <can_init+0xd4>)
   8030a:	f101 0310 	add.w	r3, r1, #16
   8030e:	015b      	lsls	r3, r3, #5
   80310:	18c2      	adds	r2, r0, r3
   80312:	2600      	movs	r6, #0
   80314:	6056      	str	r6, [r2, #4]
		CAN0->CAN_MB[n].CAN_MID = CAN_MID_MIDE;
   80316:	eb00 1241 	add.w	r2, r0, r1, lsl #5
   8031a:	f04f 5600 	mov.w	r6, #536870912	; 0x20000000
   8031e:	f8c2 6208 	str.w	r6, [r2, #520]	; 0x208
		CAN0->CAN_MB[n].CAN_MMR = (CAN_MMR_MOT_MB_RX);
   80322:	f04f 7680 	mov.w	r6, #16777216	; 0x1000000
   80326:	50c6      	str	r6, [r0, r3]
		CAN0->CAN_MB[n].CAN_MCR |= CAN_MCR_MTCR;
   80328:	f8d2 321c 	ldr.w	r3, [r2, #540]	; 0x21c
   8032c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
   80330:	f8c2 321c 	str.w	r3, [r2, #540]	; 0x21c

		can_ier |= 1 << n; //Enable interrupt on rx mailbox
   80334:	2301      	movs	r3, #1
   80336:	408b      	lsls	r3, r1
   80338:	431c      	orrs	r4, r3
	for (int n = num_tx_mb; n <= num_rx_mb + num_tx_mb; n++)  //Simply one mailbox setup for all messages. You might want to apply filter for them.
   8033a:	3101      	adds	r1, #1
   8033c:	42b9      	cmp	r1, r7
   8033e:	dde3      	ble.n	80308 <can_init+0x58>
   80340:	2300      	movs	r3, #0
   80342:	e00d      	b.n	80360 <can_init+0xb0>
	}
	
	/*Configure transmit mailboxes */
	for (int n = 0; n < num_tx_mb; n++)
	{
		CAN0->CAN_MB[n].CAN_MID = CAN_MID_MIDE;
   80344:	490f      	ldr	r1, [pc, #60]	; (80384 <can_init+0xd4>)
   80346:	eb01 1243 	add.w	r2, r1, r3, lsl #5
   8034a:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
   8034e:	f8c2 0208 	str.w	r0, [r2, #520]	; 0x208
		CAN0->CAN_MB[n].CAN_MMR = (CAN_MMR_MOT_MB_TX);
   80352:	f103 0210 	add.w	r2, r3, #16
   80356:	0152      	lsls	r2, r2, #5
   80358:	f04f 7040 	mov.w	r0, #50331648	; 0x3000000
   8035c:	5088      	str	r0, [r1, r2]
	for (int n = 0; n < num_tx_mb; n++)
   8035e:	3301      	adds	r3, #1
   80360:	42ab      	cmp	r3, r5
   80362:	dbef      	blt.n	80344 <can_init+0x94>
	}
	
	/****** End of mailbox configuraion ******/

	//Enable interrupt on receive mailboxes
	CAN0->CAN_IER = can_ier;
   80364:	4b07      	ldr	r3, [pc, #28]	; (80384 <can_init+0xd4>)
   80366:	605c      	str	r4, [r3, #4]
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   80368:	f44f 6100 	mov.w	r1, #2048	; 0x800
   8036c:	4a08      	ldr	r2, [pc, #32]	; (80390 <can_init+0xe0>)
   8036e:	6051      	str	r1, [r2, #4]

	//Enable interrupt in NVIC 
	NVIC_EnableIRQ(ID_CAN0);

	//enable CAN
	CAN0->CAN_MR |= CAN_MR_CANEN;
   80370:	681a      	ldr	r2, [r3, #0]
   80372:	f042 0201 	orr.w	r2, r2, #1
   80376:	601a      	str	r2, [r3, #0]

	return 0;
   80378:	2000      	movs	r0, #0
}
   8037a:	bcf0      	pop	{r4, r5, r6, r7}
   8037c:	4770      	bx	lr
		return 1; //Too many mailboxes is configured
   8037e:	2001      	movs	r0, #1
   80380:	e7fb      	b.n	8037a <can_init+0xca>
   80382:	bf00      	nop
   80384:	400b4000 	.word	0x400b4000
   80388:	400e0e00 	.word	0x400e0e00
   8038c:	1000102b 	.word	0x1000102b
   80390:	e000e100 	.word	0xe000e100

00080394 <can_init_def_tx_rx_mb>:
{
   80394:	b508      	push	{r3, lr}
	return can_init(0x00290165, 5, 2); // 0x00290165 SMP + BRP + SJW + PRSEG + PHSEG1 + PHSEG2
   80396:	2202      	movs	r2, #2
   80398:	2105      	movs	r1, #5
   8039a:	4802      	ldr	r0, [pc, #8]	; (803a4 <can_init_def_tx_rx_mb+0x10>)
   8039c:	4b02      	ldr	r3, [pc, #8]	; (803a8 <can_init_def_tx_rx_mb+0x14>)
   8039e:	4798      	blx	r3
}
   803a0:	bd08      	pop	{r3, pc}
   803a2:	bf00      	nop
   803a4:	00290165 	.word	0x00290165
   803a8:	000802b1 	.word	0x000802b1

000803ac <can_send>:
 * \retval Success(0) or failure(1)
 */
uint8_t can_send(CAN_MESSAGE* can_msg, uint8_t tx_mb_id)
{
	//Check that mailbox is ready
	if(CAN0->CAN_MB[tx_mb_id].CAN_MSR & CAN_MSR_MRDY)
   803ac:	014b      	lsls	r3, r1, #5
   803ae:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   803b2:	f503 2330 	add.w	r3, r3, #720896	; 0xb0000
   803b6:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
   803ba:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
   803be:	d036      	beq.n	8042e <can_send+0x82>
	{
		//Set message ID and use CAN 2.0B protocol
		CAN0->CAN_MB[tx_mb_id].CAN_MID = CAN_MID_MIDvA(can_msg->id) | CAN_MID_MIDE ;
   803c0:	8803      	ldrh	r3, [r0, #0]
   803c2:	4a1c      	ldr	r2, [pc, #112]	; (80434 <can_send+0x88>)
   803c4:	ea02 4283 	and.w	r2, r2, r3, lsl #18
   803c8:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
   803cc:	014b      	lsls	r3, r1, #5
   803ce:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   803d2:	f503 2330 	add.w	r3, r3, #720896	; 0xb0000
   803d6:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
		
		//Make sure message is not to long
		if(can_msg->data_length > 7){
   803da:	7883      	ldrb	r3, [r0, #2]
   803dc:	2b07      	cmp	r3, #7
   803de:	d901      	bls.n	803e4 <can_send+0x38>
			can_msg->data_length = 7;
   803e0:	2307      	movs	r3, #7
   803e2:	7083      	strb	r3, [r0, #2]
			//Message is to long, sending only the first 8 bytes
		}
		//Put message in can data registers
		CAN0->CAN_MB[tx_mb_id].CAN_MDL = can_msg->data[3] << 24 | can_msg->data[2] << 16 | can_msg->data[1] << 8 | can_msg->data[0];
   803e4:	7982      	ldrb	r2, [r0, #6]
   803e6:	7943      	ldrb	r3, [r0, #5]
   803e8:	041b      	lsls	r3, r3, #16
   803ea:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   803ee:	7902      	ldrb	r2, [r0, #4]
   803f0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   803f4:	78c2      	ldrb	r2, [r0, #3]
   803f6:	4313      	orrs	r3, r2
   803f8:	0149      	lsls	r1, r1, #5
   803fa:	f101 2140 	add.w	r1, r1, #1073758208	; 0x40004000
   803fe:	f501 2130 	add.w	r1, r1, #720896	; 0xb0000
   80402:	f8c1 3214 	str.w	r3, [r1, #532]	; 0x214
		CAN0->CAN_MB[tx_mb_id].CAN_MDH = can_msg->data[7] << 24 | can_msg->data[6] << 16 | can_msg->data[5] << 8 | can_msg->data[4];
   80406:	7a82      	ldrb	r2, [r0, #10]
   80408:	7a43      	ldrb	r3, [r0, #9]
   8040a:	041b      	lsls	r3, r3, #16
   8040c:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   80410:	7a02      	ldrb	r2, [r0, #8]
   80412:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   80416:	79c2      	ldrb	r2, [r0, #7]
   80418:	4313      	orrs	r3, r2
   8041a:	f8c1 3218 	str.w	r3, [r1, #536]	; 0x218
		
		//Set message length and mailbox ready to send
		CAN0->CAN_MB[tx_mb_id].CAN_MCR = (can_msg->data_length << CAN_MCR_MDLC_Pos) | CAN_MCR_MTCR;
   8041e:	7883      	ldrb	r3, [r0, #2]
   80420:	041b      	lsls	r3, r3, #16
   80422:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
   80426:	f8c1 321c 	str.w	r3, [r1, #540]	; 0x21c
		return 0;
   8042a:	2000      	movs	r0, #0
   8042c:	4770      	bx	lr
	}
	
	else //Mailbox busy
	{
		return 1;
   8042e:	2001      	movs	r0, #1
	}
	
}
   80430:	4770      	bx	lr
   80432:	bf00      	nop
   80434:	1ffc0000 	.word	0x1ffc0000

00080438 <can_receive>:
 * \retval Success(0) or failure(1)
 */
uint8_t can_receive(CAN_MESSAGE* can_msg, uint8_t rx_mb_id)
{
	//Check that mailbox is ready
	if(CAN0->CAN_MB[rx_mb_id].CAN_MSR & CAN_MSR_MRDY)
   80438:	014b      	lsls	r3, r1, #5
   8043a:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   8043e:	f503 2330 	add.w	r3, r3, #720896	; 0xb0000
   80442:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
   80446:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
   8044a:	d033      	beq.n	804b4 <can_receive+0x7c>
{
   8044c:	b470      	push	{r4, r5, r6}
	{
		//Get data from CAN mailbox
		uint32_t data_low = CAN0->CAN_MB[rx_mb_id].CAN_MDL;
   8044e:	014b      	lsls	r3, r1, #5
   80450:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   80454:	f503 2330 	add.w	r3, r3, #720896	; 0xb0000
   80458:	f8d3 4214 	ldr.w	r4, [r3, #532]	; 0x214
		uint32_t data_high = CAN0->CAN_MB[rx_mb_id].CAN_MDH;
   8045c:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
		
		//Get message ID
		can_msg->id = (uint16_t)((CAN0->CAN_MB[rx_mb_id].CAN_MID & CAN_MID_MIDvA_Msk) >> CAN_MID_MIDvA_Pos);
   80460:	f8d3 5208 	ldr.w	r5, [r3, #520]	; 0x208
   80464:	f3c5 458a 	ubfx	r5, r5, #18, #11
   80468:	8005      	strh	r5, [r0, #0]
		
		//Get data length
		can_msg->data_length = (uint8_t)((CAN0->CAN_MB[rx_mb_id].CAN_MSR & CAN_MSR_MDLC_Msk) >> CAN_MSR_MDLC_Pos);
   8046a:	f8d3 5210 	ldr.w	r5, [r3, #528]	; 0x210
   8046e:	f3c5 4503 	ubfx	r5, r5, #16, #4
   80472:	7085      	strb	r5, [r0, #2]
		
		//Put data in CAN_MESSAGE object
		for(int i = 0; i < can_msg->data_length;i++)
   80474:	2300      	movs	r3, #0
   80476:	e003      	b.n	80480 <can_receive+0x48>
				can_msg->data[i] = (char)(data_low & 0xff);
				data_low = data_low >> 8;
			}
			else
			{
				can_msg->data[i] = (uint8_t)(data_high & 0xff);
   80478:	18c6      	adds	r6, r0, r3
   8047a:	70f2      	strb	r2, [r6, #3]
				data_high = data_high >> 8;
   8047c:	0a12      	lsrs	r2, r2, #8
		for(int i = 0; i < can_msg->data_length;i++)
   8047e:	3301      	adds	r3, #1
   80480:	42ab      	cmp	r3, r5
   80482:	da05      	bge.n	80490 <can_receive+0x58>
			if(i < 4)
   80484:	2b03      	cmp	r3, #3
   80486:	dcf7      	bgt.n	80478 <can_receive+0x40>
				can_msg->data[i] = (char)(data_low & 0xff);
   80488:	18c6      	adds	r6, r0, r3
   8048a:	70f4      	strb	r4, [r6, #3]
				data_low = data_low >> 8;
   8048c:	0a24      	lsrs	r4, r4, #8
   8048e:	e7f6      	b.n	8047e <can_receive+0x46>
			}
		}
		
		//Reset for new receive
		CAN0->CAN_MB[rx_mb_id].CAN_MMR = CAN_MMR_MOT_MB_RX;
   80490:	4b09      	ldr	r3, [pc, #36]	; (804b8 <can_receive+0x80>)
   80492:	f101 0210 	add.w	r2, r1, #16
   80496:	0152      	lsls	r2, r2, #5
   80498:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
   8049c:	5098      	str	r0, [r3, r2]
		CAN0->CAN_MB[rx_mb_id].CAN_MCR |= CAN_MCR_MTCR;
   8049e:	eb03 1141 	add.w	r1, r3, r1, lsl #5
   804a2:	f8d1 321c 	ldr.w	r3, [r1, #540]	; 0x21c
   804a6:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
   804aa:	f8c1 321c 	str.w	r3, [r1, #540]	; 0x21c
		return 0;
   804ae:	2000      	movs	r0, #0
	}
	else //Mailbox busy
	{
		return 1;
	}
}
   804b0:	bc70      	pop	{r4, r5, r6}
   804b2:	4770      	bx	lr
		return 1;
   804b4:	2001      	movs	r0, #1
   804b6:	4770      	bx	lr
   804b8:	400b4000 	.word	0x400b4000

000804bc <CAN0_Handler>:
 * \param void
 *
 * \retval 
 */
void CAN0_Handler( void )
{
   804bc:	b510      	push	{r4, lr}
   804be:	b084      	sub	sp, #16
	if(DEBUG_INTERRUPT)printf("CAN0 interrupt\n\r");
	char can_sr = CAN0->CAN_SR; 
   804c0:	4b22      	ldr	r3, [pc, #136]	; (8054c <CAN0_Handler+0x90>)
   804c2:	691c      	ldr	r4, [r3, #16]
	
	//RX interrupt
	if(can_sr & (CAN_SR_MB1 | CAN_SR_MB2) )//Only mailbox 1 and 2 specified for receiving
   804c4:	f014 0f06 	tst.w	r4, #6
   804c8:	d032      	beq.n	80530 <CAN0_Handler+0x74>
	{
		CAN_MESSAGE message;
		if(can_sr & CAN_SR_MB1)  //Mailbox 1 event
   804ca:	f014 0f02 	tst.w	r4, #2
   804ce:	d11a      	bne.n	80506 <CAN0_Handler+0x4a>
		{
			can_receive(&message, 1);
		}
		else if(can_sr & CAN_SR_MB2) //Mailbox 2 event
   804d0:	f014 0f04 	tst.w	r4, #4
   804d4:	d01c      	beq.n	80510 <CAN0_Handler+0x54>
		
		{
			can_receive(&message, 2);
   804d6:	2102      	movs	r1, #2
   804d8:	a801      	add	r0, sp, #4
   804da:	4b1d      	ldr	r3, [pc, #116]	; (80550 <CAN0_Handler+0x94>)
   804dc:	4798      	blx	r3
		}
		else
		{
			printf("CAN0 message arrived in non-used mailbox\n\r");
		}
		pwm_joystick_move(message.data[0]);
   804de:	f89d 0007 	ldrb.w	r0, [sp, #7]
   804e2:	4b1c      	ldr	r3, [pc, #112]	; (80554 <CAN0_Handler+0x98>)
   804e4:	4798      	blx	r3
		motor_set_position(255 - message.data[1]);
   804e6:	f89d 0008 	ldrb.w	r0, [sp, #8]
   804ea:	f1c0 00ff 	rsb	r0, r0, #255	; 0xff
   804ee:	4b1a      	ldr	r3, [pc, #104]	; (80558 <CAN0_Handler+0x9c>)
   804f0:	4798      	blx	r3
		if (message.data[2] > 0x10) 
   804f2:	f89d 3009 	ldrb.w	r3, [sp, #9]
   804f6:	2b10      	cmp	r3, #16
   804f8:	d80e      	bhi.n	80518 <CAN0_Handler+0x5c>
		{
			PIOC->PIO_CODR = (1u << 22);
			adc_interrupt_clear();
		} else {
			PIOC->PIO_SODR = (1u << 22);
   804fa:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
   804fe:	4b17      	ldr	r3, [pc, #92]	; (8055c <CAN0_Handler+0xa0>)
   80500:	631a      	str	r2, [r3, #48]	; 0x30
			}
		}
		*/
		if(DEBUG_INTERRUPT)printf("message id: %d\n\r", message.id);
		if(DEBUG_INTERRUPT)printf("message data length: %d\n\r", message.data_length);
		for (int i = 0; i < message.data_length; i++)
   80502:	2300      	movs	r3, #0
   80504:	e010      	b.n	80528 <CAN0_Handler+0x6c>
			can_receive(&message, 1);
   80506:	2101      	movs	r1, #1
   80508:	a801      	add	r0, sp, #4
   8050a:	4b11      	ldr	r3, [pc, #68]	; (80550 <CAN0_Handler+0x94>)
   8050c:	4798      	blx	r3
   8050e:	e7e6      	b.n	804de <CAN0_Handler+0x22>
			printf("CAN0 message arrived in non-used mailbox\n\r");
   80510:	4813      	ldr	r0, [pc, #76]	; (80560 <CAN0_Handler+0xa4>)
   80512:	4b14      	ldr	r3, [pc, #80]	; (80564 <CAN0_Handler+0xa8>)
   80514:	4798      	blx	r3
   80516:	e7e2      	b.n	804de <CAN0_Handler+0x22>
			PIOC->PIO_CODR = (1u << 22);
   80518:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
   8051c:	4b0f      	ldr	r3, [pc, #60]	; (8055c <CAN0_Handler+0xa0>)
   8051e:	635a      	str	r2, [r3, #52]	; 0x34
			adc_interrupt_clear();
   80520:	4b11      	ldr	r3, [pc, #68]	; (80568 <CAN0_Handler+0xac>)
   80522:	4798      	blx	r3
   80524:	e7ed      	b.n	80502 <CAN0_Handler+0x46>
		for (int i = 0; i < message.data_length; i++)
   80526:	3301      	adds	r3, #1
   80528:	f89d 2006 	ldrb.w	r2, [sp, #6]
   8052c:	4293      	cmp	r3, r2
   8052e:	dbfa      	blt.n	80526 <CAN0_Handler+0x6a>
			if(DEBUG_INTERRUPT)printf("%d ", message.data[i]);
		}
		if(DEBUG_INTERRUPT)printf("\n\r");
	}
	
	if(can_sr & CAN_SR_MB0)
   80530:	f014 0f01 	tst.w	r4, #1
   80534:	d002      	beq.n	8053c <CAN0_Handler+0x80>
	{
		if(DEBUG_INTERRUPT) printf("CAN0 MB0 ready to send \n\r");
		
	//Disable interrupt
		CAN0->CAN_IDR = CAN_IER_MB0;
   80536:	2201      	movs	r2, #1
   80538:	4b04      	ldr	r3, [pc, #16]	; (8054c <CAN0_Handler+0x90>)
   8053a:	609a      	str	r2, [r3, #8]
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   8053c:	f44f 6200 	mov.w	r2, #2048	; 0x800
   80540:	4b0a      	ldr	r3, [pc, #40]	; (8056c <CAN0_Handler+0xb0>)
   80542:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184

	}
	
	NVIC_ClearPendingIRQ(ID_CAN0);
	//sei();
}
   80546:	b004      	add	sp, #16
   80548:	bd10      	pop	{r4, pc}
   8054a:	bf00      	nop
   8054c:	400b4000 	.word	0x400b4000
   80550:	00080439 	.word	0x00080439
   80554:	00080965 	.word	0x00080965
   80558:	00080849 	.word	0x00080849
   8055c:	400e1200 	.word	0x400e1200
   80560:	000812ec 	.word	0x000812ec
   80564:	00081019 	.word	0x00081019
   80568:	000801f1 	.word	0x000801f1
   8056c:	e000e100 	.word	0xe000e100

00080570 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   80570:	e7fe      	b.n	80570 <Dummy_Handler>
	...

00080574 <Reset_Handler>:
{
   80574:	b508      	push	{r3, lr}
        if (pSrc != pDest) {
   80576:	4b11      	ldr	r3, [pc, #68]	; (805bc <Reset_Handler+0x48>)
   80578:	4a11      	ldr	r2, [pc, #68]	; (805c0 <Reset_Handler+0x4c>)
   8057a:	429a      	cmp	r2, r3
   8057c:	d009      	beq.n	80592 <Reset_Handler+0x1e>
   8057e:	4b0f      	ldr	r3, [pc, #60]	; (805bc <Reset_Handler+0x48>)
   80580:	4a0f      	ldr	r2, [pc, #60]	; (805c0 <Reset_Handler+0x4c>)
   80582:	e003      	b.n	8058c <Reset_Handler+0x18>
                        *pDest++ = *pSrc++;
   80584:	6811      	ldr	r1, [r2, #0]
   80586:	6019      	str	r1, [r3, #0]
   80588:	3304      	adds	r3, #4
   8058a:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
   8058c:	490d      	ldr	r1, [pc, #52]	; (805c4 <Reset_Handler+0x50>)
   8058e:	428b      	cmp	r3, r1
   80590:	d3f8      	bcc.n	80584 <Reset_Handler+0x10>
                        *pDest++ = *pSrc++;
   80592:	4b0d      	ldr	r3, [pc, #52]	; (805c8 <Reset_Handler+0x54>)
   80594:	e002      	b.n	8059c <Reset_Handler+0x28>
                *pDest++ = 0;
   80596:	2200      	movs	r2, #0
   80598:	601a      	str	r2, [r3, #0]
   8059a:	3304      	adds	r3, #4
        for (pDest = &_szero; pDest < &_ezero;) {
   8059c:	4a0b      	ldr	r2, [pc, #44]	; (805cc <Reset_Handler+0x58>)
   8059e:	4293      	cmp	r3, r2
   805a0:	d3f9      	bcc.n	80596 <Reset_Handler+0x22>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   805a2:	4b0b      	ldr	r3, [pc, #44]	; (805d0 <Reset_Handler+0x5c>)
   805a4:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
   805a8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   805ac:	4a09      	ldr	r2, [pc, #36]	; (805d4 <Reset_Handler+0x60>)
   805ae:	6093      	str	r3, [r2, #8]
        __libc_init_array();
   805b0:	4b09      	ldr	r3, [pc, #36]	; (805d8 <Reset_Handler+0x64>)
   805b2:	4798      	blx	r3
        main();
   805b4:	4b09      	ldr	r3, [pc, #36]	; (805dc <Reset_Handler+0x68>)
   805b6:	4798      	blx	r3
   805b8:	e7fe      	b.n	805b8 <Reset_Handler+0x44>
   805ba:	bf00      	nop
   805bc:	20000000 	.word	0x20000000
   805c0:	00081398 	.word	0x00081398
   805c4:	2000043c 	.word	0x2000043c
   805c8:	2000043c 	.word	0x2000043c
   805cc:	200004c8 	.word	0x200004c8
   805d0:	00080000 	.word	0x00080000
   805d4:	e000ed00 	.word	0xe000ed00
   805d8:	00081131 	.word	0x00081131
   805dc:	00080d7d 	.word	0x00080d7d

000805e0 <SystemInit>:
 * Initialize the System and update the SystemFrequency variable.
 */
void SystemInit( void )
{
  /* Set FWS according to SYS_BOARD_MCKR configuration */
  EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
   805e0:	f44f 6380 	mov.w	r3, #1024	; 0x400
   805e4:	4a20      	ldr	r2, [pc, #128]	; (80668 <SystemInit+0x88>)
   805e6:	6013      	str	r3, [r2, #0]
  EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
   805e8:	f502 7200 	add.w	r2, r2, #512	; 0x200
   805ec:	6013      	str	r3, [r2, #0]

  /* Initialize main oscillator */
  if ( !(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) )
   805ee:	4b1f      	ldr	r3, [pc, #124]	; (8066c <SystemInit+0x8c>)
   805f0:	6a1b      	ldr	r3, [r3, #32]
   805f2:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   805f6:	d107      	bne.n	80608 <SystemInit+0x28>
  {
    PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | SYS_BOARD_OSCOUNT | CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
   805f8:	4a1d      	ldr	r2, [pc, #116]	; (80670 <SystemInit+0x90>)
   805fa:	4b1c      	ldr	r3, [pc, #112]	; (8066c <SystemInit+0x8c>)
   805fc:	621a      	str	r2, [r3, #32]
    while ( !(PMC->PMC_SR & PMC_SR_MOSCXTS) )
   805fe:	4b1b      	ldr	r3, [pc, #108]	; (8066c <SystemInit+0x8c>)
   80600:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   80602:	f013 0f01 	tst.w	r3, #1
   80606:	d0fa      	beq.n	805fe <SystemInit+0x1e>
    {
    }
  }

  /* Switch to 3-20MHz Xtal oscillator */
  PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | SYS_BOARD_OSCOUNT | CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;
   80608:	4a1a      	ldr	r2, [pc, #104]	; (80674 <SystemInit+0x94>)
   8060a:	4b18      	ldr	r3, [pc, #96]	; (8066c <SystemInit+0x8c>)
   8060c:	621a      	str	r2, [r3, #32]

  while ( !(PMC->PMC_SR & PMC_SR_MOSCSELS) )
   8060e:	4b17      	ldr	r3, [pc, #92]	; (8066c <SystemInit+0x8c>)
   80610:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   80612:	f413 3f80 	tst.w	r3, #65536	; 0x10000
   80616:	d0fa      	beq.n	8060e <SystemInit+0x2e>
  {
  }
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
   80618:	4a14      	ldr	r2, [pc, #80]	; (8066c <SystemInit+0x8c>)
   8061a:	6b13      	ldr	r3, [r2, #48]	; 0x30
   8061c:	f023 0303 	bic.w	r3, r3, #3
   80620:	f043 0301 	orr.w	r3, r3, #1
   80624:	6313      	str	r3, [r2, #48]	; 0x30
  while (!(PMC->PMC_SR & PMC_SR_MCKRDY))
   80626:	4b11      	ldr	r3, [pc, #68]	; (8066c <SystemInit+0x8c>)
   80628:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   8062a:	f013 0f08 	tst.w	r3, #8
   8062e:	d0fa      	beq.n	80626 <SystemInit+0x46>
  {
  }

  /* Initialize PLLA */
  PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
   80630:	4a11      	ldr	r2, [pc, #68]	; (80678 <SystemInit+0x98>)
   80632:	4b0e      	ldr	r3, [pc, #56]	; (8066c <SystemInit+0x8c>)
   80634:	629a      	str	r2, [r3, #40]	; 0x28
  while ( !(PMC->PMC_SR & PMC_SR_LOCKA) )
   80636:	4b0d      	ldr	r3, [pc, #52]	; (8066c <SystemInit+0x8c>)
   80638:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   8063a:	f013 0f02 	tst.w	r3, #2
   8063e:	d0fa      	beq.n	80636 <SystemInit+0x56>
  {
  }

  /* Switch to main clock */
  PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
   80640:	2211      	movs	r2, #17
   80642:	4b0a      	ldr	r3, [pc, #40]	; (8066c <SystemInit+0x8c>)
   80644:	631a      	str	r2, [r3, #48]	; 0x30
  while ( !(PMC->PMC_SR & PMC_SR_MCKRDY) )
   80646:	4b09      	ldr	r3, [pc, #36]	; (8066c <SystemInit+0x8c>)
   80648:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   8064a:	f013 0f08 	tst.w	r3, #8
   8064e:	d0fa      	beq.n	80646 <SystemInit+0x66>
  {
  }

  /* Switch to PLLA */
  PMC->PMC_MCKR = SYS_BOARD_MCKR;
   80650:	2212      	movs	r2, #18
   80652:	4b06      	ldr	r3, [pc, #24]	; (8066c <SystemInit+0x8c>)
   80654:	631a      	str	r2, [r3, #48]	; 0x30
  while ( !(PMC->PMC_SR & PMC_SR_MCKRDY) )
   80656:	4b05      	ldr	r3, [pc, #20]	; (8066c <SystemInit+0x8c>)
   80658:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   8065a:	f013 0f08 	tst.w	r3, #8
   8065e:	d0fa      	beq.n	80656 <SystemInit+0x76>
  {
  }

  SystemCoreClock = CHIP_FREQ_CPU_MAX;
   80660:	4a06      	ldr	r2, [pc, #24]	; (8067c <SystemInit+0x9c>)
   80662:	4b07      	ldr	r3, [pc, #28]	; (80680 <SystemInit+0xa0>)
   80664:	601a      	str	r2, [r3, #0]
   80666:	4770      	bx	lr
   80668:	400e0a00 	.word	0x400e0a00
   8066c:	400e0600 	.word	0x400e0600
   80670:	00370809 	.word	0x00370809
   80674:	01370809 	.word	0x01370809
   80678:	200d3f01 	.word	0x200d3f01
   8067c:	0501bd00 	.word	0x0501bd00
   80680:	20000000 	.word	0x20000000

00080684 <pin_util_set_dir>:

enum PIN_DIR_TYPE{OUTPUT_ENABLE = 1, PIO_ENABLE, PIO_DISABLE};
	
void pin_util_set_dir(char port, uint8_t pin, enum PIN_DIR_TYPE type)
{
	switch (port) {
   80684:	3841      	subs	r0, #65	; 0x41
   80686:	2803      	cmp	r0, #3
   80688:	d807      	bhi.n	8069a <pin_util_set_dir+0x16>
   8068a:	e8df f000 	tbb	[pc, r0]
   8068e:	1602      	.short	0x1602
   80690:	3c29      	.short	0x3c29
		case 'A':
		{
			//PIOA->PIO_WPMR = ('P' << 24) + ('I' << 16) + ('O' << 8) + 0;
			if (type == 1){
   80692:	2a01      	cmp	r2, #1
   80694:	d002      	beq.n	8069c <pin_util_set_dir+0x18>
				PIOA->PIO_OER |= 1u << pin;	
			} else if (type == 2){
   80696:	2a02      	cmp	r2, #2
   80698:	d007      	beq.n	806aa <pin_util_set_dir+0x26>
   8069a:	4770      	bx	lr
				PIOA->PIO_OER |= 1u << pin;	
   8069c:	4823      	ldr	r0, [pc, #140]	; (8072c <pin_util_set_dir+0xa8>)
   8069e:	6903      	ldr	r3, [r0, #16]
   806a0:	fa02 f101 	lsl.w	r1, r2, r1
   806a4:	4319      	orrs	r1, r3
   806a6:	6101      	str	r1, [r0, #16]
   806a8:	4770      	bx	lr
				PIOA->PIO_PER |= 1u << pin;
   806aa:	4820      	ldr	r0, [pc, #128]	; (8072c <pin_util_set_dir+0xa8>)
   806ac:	6803      	ldr	r3, [r0, #0]
   806ae:	2201      	movs	r2, #1
   806b0:	fa02 f101 	lsl.w	r1, r2, r1
   806b4:	4319      	orrs	r1, r3
   806b6:	6001      	str	r1, [r0, #0]
   806b8:	4770      	bx	lr
			break;
		}
		case 'B':
		{
			//PIOB->PIO_WPMR = ('P' << 24) + ('I' << 16) + ('O' << 8) + 0;
			if (type == 1){
   806ba:	2a01      	cmp	r2, #1
   806bc:	d009      	beq.n	806d2 <pin_util_set_dir+0x4e>
				PIOB->PIO_OER |= 1u << pin;
			} else if (type == 2){
   806be:	2a02      	cmp	r2, #2
   806c0:	d1eb      	bne.n	8069a <pin_util_set_dir+0x16>
				PIOB->PIO_PER |= 1u << pin;
   806c2:	481b      	ldr	r0, [pc, #108]	; (80730 <pin_util_set_dir+0xac>)
   806c4:	6803      	ldr	r3, [r0, #0]
   806c6:	2201      	movs	r2, #1
   806c8:	fa02 f101 	lsl.w	r1, r2, r1
   806cc:	4319      	orrs	r1, r3
   806ce:	6001      	str	r1, [r0, #0]
   806d0:	4770      	bx	lr
				PIOB->PIO_OER |= 1u << pin;
   806d2:	4817      	ldr	r0, [pc, #92]	; (80730 <pin_util_set_dir+0xac>)
   806d4:	6903      	ldr	r3, [r0, #16]
   806d6:	fa02 f101 	lsl.w	r1, r2, r1
   806da:	4319      	orrs	r1, r3
   806dc:	6101      	str	r1, [r0, #16]
   806de:	4770      	bx	lr
			break;
		}
		case 'C':
		{
			//PIOC->PIO_WPMR = ('P' << 24) + ('I' << 16) + ('O' << 8) + 0;
			if (type == 1){
   806e0:	2a01      	cmp	r2, #1
   806e2:	d009      	beq.n	806f8 <pin_util_set_dir+0x74>
				PIOC->PIO_OER |= 1u << pin;
				} else if (type == 2){
   806e4:	2a02      	cmp	r2, #2
   806e6:	d1d8      	bne.n	8069a <pin_util_set_dir+0x16>
				PIOC->PIO_PER |= 1u << pin;
   806e8:	4812      	ldr	r0, [pc, #72]	; (80734 <pin_util_set_dir+0xb0>)
   806ea:	6803      	ldr	r3, [r0, #0]
   806ec:	2201      	movs	r2, #1
   806ee:	fa02 f101 	lsl.w	r1, r2, r1
   806f2:	4319      	orrs	r1, r3
   806f4:	6001      	str	r1, [r0, #0]
   806f6:	4770      	bx	lr
				PIOC->PIO_OER |= 1u << pin;
   806f8:	480e      	ldr	r0, [pc, #56]	; (80734 <pin_util_set_dir+0xb0>)
   806fa:	6903      	ldr	r3, [r0, #16]
   806fc:	fa02 f101 	lsl.w	r1, r2, r1
   80700:	4319      	orrs	r1, r3
   80702:	6101      	str	r1, [r0, #16]
   80704:	4770      	bx	lr
			break;
		}
		case 'D':
		{
			//PIOD->PIO_WPMR = ('P' << 24) + ('I' << 16) + ('O' << 8) + 0;
			if (type == 1){
   80706:	2a01      	cmp	r2, #1
   80708:	d009      	beq.n	8071e <pin_util_set_dir+0x9a>
				PIOD->PIO_OER |= 1u << pin;
				} else if (type == 2){
   8070a:	2a02      	cmp	r2, #2
   8070c:	d1c5      	bne.n	8069a <pin_util_set_dir+0x16>
				PIOD->PIO_PER |= 1u << pin;
   8070e:	480a      	ldr	r0, [pc, #40]	; (80738 <pin_util_set_dir+0xb4>)
   80710:	6803      	ldr	r3, [r0, #0]
   80712:	2201      	movs	r2, #1
   80714:	fa02 f101 	lsl.w	r1, r2, r1
   80718:	4319      	orrs	r1, r3
   8071a:	6001      	str	r1, [r0, #0]
			//PIOD->PIO_WPMR = ('P' << 24) + ('I' << 16) + ('O' << 8) + 1;
			break;
		}
		default: break;
	}
}
   8071c:	e7bd      	b.n	8069a <pin_util_set_dir+0x16>
				PIOD->PIO_OER |= 1u << pin;
   8071e:	4806      	ldr	r0, [pc, #24]	; (80738 <pin_util_set_dir+0xb4>)
   80720:	6903      	ldr	r3, [r0, #16]
   80722:	fa02 f101 	lsl.w	r1, r2, r1
   80726:	4319      	orrs	r1, r3
   80728:	6101      	str	r1, [r0, #16]
   8072a:	4770      	bx	lr
   8072c:	400e0e00 	.word	0x400e0e00
   80730:	400e1000 	.word	0x400e1000
   80734:	400e1200 	.word	0x400e1200
   80738:	400e1400 	.word	0x400e1400

0008073c <pin_util_toggle>:

void pin_util_toggle(char port, uint8_t pin)
{
	switch (port) {
   8073c:	2843      	cmp	r0, #67	; 0x43
   8073e:	d012      	beq.n	80766 <pin_util_toggle+0x2a>
   80740:	2844      	cmp	r0, #68	; 0x44
   80742:	d01d      	beq.n	80780 <pin_util_toggle+0x44>
   80744:	2841      	cmp	r0, #65	; 0x41
   80746:	d000      	beq.n	8074a <pin_util_toggle+0xe>
   80748:	4770      	bx	lr
		case 'A':
		{
			uint32_t port_data = PIOA->PIO_ODSR;
   8074a:	4b14      	ldr	r3, [pc, #80]	; (8079c <pin_util_toggle+0x60>)
   8074c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
			if (port_data & (1u << pin))	PIOA->PIO_CODR = (1u << pin);
   8074e:	2301      	movs	r3, #1
   80750:	fa03 f101 	lsl.w	r1, r3, r1
   80754:	420a      	tst	r2, r1
   80756:	d002      	beq.n	8075e <pin_util_toggle+0x22>
   80758:	4b10      	ldr	r3, [pc, #64]	; (8079c <pin_util_toggle+0x60>)
   8075a:	6359      	str	r1, [r3, #52]	; 0x34
   8075c:	4770      	bx	lr
			else							PIOA->PIO_SODR = port_data | (1u << pin);
   8075e:	4311      	orrs	r1, r2
   80760:	4b0e      	ldr	r3, [pc, #56]	; (8079c <pin_util_toggle+0x60>)
   80762:	6319      	str	r1, [r3, #48]	; 0x30
   80764:	4770      	bx	lr
			//PIOA->PIO_SODR = port_data & ~(1 << pin);
			break;
		}
		case 'C':
		{
			uint32_t port_data = PIOC->PIO_ODSR;
   80766:	4b0e      	ldr	r3, [pc, #56]	; (807a0 <pin_util_toggle+0x64>)
   80768:	6b9a      	ldr	r2, [r3, #56]	; 0x38
			if (port_data & (1u << pin))	PIOC->PIO_CODR = (1u << pin);
   8076a:	2301      	movs	r3, #1
   8076c:	fa03 f101 	lsl.w	r1, r3, r1
   80770:	420a      	tst	r2, r1
   80772:	d002      	beq.n	8077a <pin_util_toggle+0x3e>
   80774:	4b0a      	ldr	r3, [pc, #40]	; (807a0 <pin_util_toggle+0x64>)
   80776:	6359      	str	r1, [r3, #52]	; 0x34
   80778:	4770      	bx	lr
			else							PIOC->PIO_SODR = (1u << pin);
   8077a:	4b09      	ldr	r3, [pc, #36]	; (807a0 <pin_util_toggle+0x64>)
   8077c:	6319      	str	r1, [r3, #48]	; 0x30
   8077e:	4770      	bx	lr
			//PIOA->PIO_SODR = port_data & ~(1 << pin);
			break;
		}
		case 'D':
		{
			uint32_t port_data = PIOD->PIO_ODSR;
   80780:	4b08      	ldr	r3, [pc, #32]	; (807a4 <pin_util_toggle+0x68>)
   80782:	6b9a      	ldr	r2, [r3, #56]	; 0x38
			if (port_data & (1u << pin))	PIOD->PIO_CODR = (1u << pin);
   80784:	2301      	movs	r3, #1
   80786:	fa03 f101 	lsl.w	r1, r3, r1
   8078a:	420a      	tst	r2, r1
   8078c:	d102      	bne.n	80794 <pin_util_toggle+0x58>
			else							PIOD->PIO_SODR = (1u << pin);
   8078e:	4b05      	ldr	r3, [pc, #20]	; (807a4 <pin_util_toggle+0x68>)
   80790:	6319      	str	r1, [r3, #48]	; 0x30
			//PIOA->PIO_SODR = port_data & ~(1 << pin);
			break;
		}
		default: break;
	}
}
   80792:	e7d9      	b.n	80748 <pin_util_toggle+0xc>
			if (port_data & (1u << pin))	PIOD->PIO_CODR = (1u << pin);
   80794:	4b03      	ldr	r3, [pc, #12]	; (807a4 <pin_util_toggle+0x68>)
   80796:	6359      	str	r1, [r3, #52]	; 0x34
   80798:	4770      	bx	lr
   8079a:	bf00      	nop
   8079c:	400e0e00 	.word	0x400e0e00
   807a0:	400e1200 	.word	0x400e1200
   807a4:	400e1400 	.word	0x400e1400

000807a8 <dac_config>:
#include "pin_util.h"
#include <stdint.h>

void dac_config(){
	// write protect disable
	DACC->DACC_WPMR = ('D' << 24) + ('A' << 16) + ('C' << 8) + 0;
   807a8:	4b08      	ldr	r3, [pc, #32]	; (807cc <dac_config+0x24>)
   807aa:	4a09      	ldr	r2, [pc, #36]	; (807d0 <dac_config+0x28>)
   807ac:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	
	// set mode
	DACC->DACC_MR = (1 << 4);
   807b0:	2210      	movs	r2, #16
   807b2:	605a      	str	r2, [r3, #4]
	
	// enable channel 0
	DACC->DACC_CHER = 1;
   807b4:	2201      	movs	r2, #1
   807b6:	611a      	str	r2, [r3, #16]
	
	
	
	// write protect enable
	DACC->DACC_WPMR = ('D' << 24) + ('A' << 16) + ('C' << 8) + 1;
   807b8:	f102 4288 	add.w	r2, r2, #1140850688	; 0x44000000
   807bc:	f502 0282 	add.w	r2, r2, #4259840	; 0x410000
   807c0:	f502 4286 	add.w	r2, r2, #17152	; 0x4300
   807c4:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
   807c8:	4770      	bx	lr
   807ca:	bf00      	nop
   807cc:	400c8000 	.word	0x400c8000
   807d0:	44414300 	.word	0x44414300

000807d4 <init_dac>:
}

void init_dac(){
   807d4:	b508      	push	{r3, lr}
	// enable pmc
	PMC->PMC_PCR = (1 << 28) + (1 << 12) + 38;
   807d6:	4a03      	ldr	r2, [pc, #12]	; (807e4 <init_dac+0x10>)
   807d8:	4b03      	ldr	r3, [pc, #12]	; (807e8 <init_dac+0x14>)
   807da:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
	// configure dac
	dac_config();
   807de:	4b03      	ldr	r3, [pc, #12]	; (807ec <init_dac+0x18>)
   807e0:	4798      	blx	r3
   807e2:	bd08      	pop	{r3, pc}
   807e4:	10001026 	.word	0x10001026
   807e8:	400e0600 	.word	0x400e0600
   807ec:	000807a9 	.word	0x000807a9

000807f0 <dac_write>:

void dac_write(uint16_t d){
	// 12 bit resolution
	uint16_t data = d;//PIOC->PIO_PDSR & ((1<<9) - 1);
	
	DACC->DACC_CDR = (data & ((1<<9) - 1)) << 20;
   807f0:	4b02      	ldr	r3, [pc, #8]	; (807fc <dac_write+0xc>)
   807f2:	ea03 5000 	and.w	r0, r3, r0, lsl #20
   807f6:	4b02      	ldr	r3, [pc, #8]	; (80800 <dac_write+0x10>)
   807f8:	6218      	str	r0, [r3, #32]
   807fa:	4770      	bx	lr
   807fc:	1ff00000 	.word	0x1ff00000
   80800:	400c8000 	.word	0x400c8000

00080804 <motor_set_direction>:
int e_sum;

uint8_t motor_read_enc();

void motor_set_direction(uint8_t d){
	if (d)	PIOD->PIO_SODR = 1 << 10;
   80804:	b920      	cbnz	r0, 80810 <motor_set_direction+0xc>
	else	PIOD->PIO_CODR = 1 << 10;
   80806:	f44f 6280 	mov.w	r2, #1024	; 0x400
   8080a:	4b04      	ldr	r3, [pc, #16]	; (8081c <motor_set_direction+0x18>)
   8080c:	635a      	str	r2, [r3, #52]	; 0x34
   8080e:	4770      	bx	lr
	if (d)	PIOD->PIO_SODR = 1 << 10;
   80810:	f44f 6280 	mov.w	r2, #1024	; 0x400
   80814:	4b01      	ldr	r3, [pc, #4]	; (8081c <motor_set_direction+0x18>)
   80816:	631a      	str	r2, [r3, #48]	; 0x30
   80818:	4770      	bx	lr
   8081a:	bf00      	nop
   8081c:	400e1400 	.word	0x400e1400

00080820 <motor_set_speed>:
}

// 8 bit
void motor_set_speed(uint8_t s){
   80820:	b508      	push	{r3, lr}
	dac_write(s);
   80822:	4b01      	ldr	r3, [pc, #4]	; (80828 <motor_set_speed+0x8>)
   80824:	4798      	blx	r3
   80826:	bd08      	pop	{r3, pc}
   80828:	000807f1 	.word	0x000807f1

0008082c <motor_set_enable>:
}

void motor_set_enable(uint8_t en){
	if (en)	PIOD->PIO_SODR = 1 << 9;
   8082c:	b920      	cbnz	r0, 80838 <motor_set_enable+0xc>
	else	PIOD->PIO_CODR = 1 << 9;
   8082e:	f44f 7200 	mov.w	r2, #512	; 0x200
   80832:	4b04      	ldr	r3, [pc, #16]	; (80844 <motor_set_enable+0x18>)
   80834:	635a      	str	r2, [r3, #52]	; 0x34
   80836:	4770      	bx	lr
	if (en)	PIOD->PIO_SODR = 1 << 9;
   80838:	f44f 7200 	mov.w	r2, #512	; 0x200
   8083c:	4b01      	ldr	r3, [pc, #4]	; (80844 <motor_set_enable+0x18>)
   8083e:	631a      	str	r2, [r3, #48]	; 0x30
   80840:	4770      	bx	lr
   80842:	bf00      	nop
   80844:	400e1400 	.word	0x400e1400

00080848 <motor_set_position>:
}

void motor_set_position(uint8_t pos){
	new_position = pos;
   80848:	4b01      	ldr	r3, [pc, #4]	; (80850 <motor_set_position+0x8>)
   8084a:	7018      	strb	r0, [r3, #0]
   8084c:	4770      	bx	lr
   8084e:	bf00      	nop
   80850:	20000458 	.word	0x20000458

00080854 <pid_reset>:
	PIOD->PIO_SODR = (1 << 1) + 1;
	PIOD->PIO_CODR = (1 << 10) + (1 << 9) + (1 << 2);
}

void pid_reset(){
	e_sum = 0;
   80854:	2200      	movs	r2, #0
   80856:	4b01      	ldr	r3, [pc, #4]	; (8085c <pid_reset+0x8>)
   80858:	601a      	str	r2, [r3, #0]
   8085a:	4770      	bx	lr
   8085c:	2000045c 	.word	0x2000045c

00080860 <pwm_config>:
	
	pwm_config(5);
	pwm_config(6);
}

void pwm_config(uint8_t ch_num){
   80860:	b430      	push	{r4, r5}
	
	PWM->PWM_ENA &= ~(1 << ch_num);
   80862:	4b10      	ldr	r3, [pc, #64]	; (808a4 <pwm_config+0x44>)
   80864:	6859      	ldr	r1, [r3, #4]
   80866:	2201      	movs	r2, #1
   80868:	4082      	lsls	r2, r0
   8086a:	ea21 0102 	bic.w	r1, r1, r2
   8086e:	6059      	str	r1, [r3, #4]
	// disable write protect for all register groups to enable configuration of pwm
	PWM->PWM_WPCR = ('P' << 24) + ('W' << 16) + ('M' << 8) + (0b1111111 << 2) + 0b00;
   80870:	490d      	ldr	r1, [pc, #52]	; (808a8 <pwm_config+0x48>)
   80872:	f8c3 10e4 	str.w	r1, [r3, #228]	; 0xe4
	
	// clk gen?
	//PWM->PWM_CLK = PWM_CLK_DIVA(1) + PWM_CLK_DIVB(1) + PWM_CLK_PREA(1) + PWM_CLK_PREB(1);
	
	// select clock
	PWM->PWM_CH_NUM[ch_num].PWM_CMR = 0b0101; // select CLKA : 0b1011, select MCLK : 0b0000;
   80876:	f100 0110 	add.w	r1, r0, #16
   8087a:	0149      	lsls	r1, r1, #5
   8087c:	185c      	adds	r4, r3, r1
   8087e:	2505      	movs	r5, #5
   80880:	505d      	str	r5, [r3, r1]
	
	// select period
	PWM->PWM_CH_NUM[ch_num].PWM_CPRD = CPRD;
   80882:	490a      	ldr	r1, [pc, #40]	; (808ac <pwm_config+0x4c>)
   80884:	6809      	ldr	r1, [r1, #0]
   80886:	eb03 1040 	add.w	r0, r3, r0, lsl #5
   8088a:	f8c0 120c 	str.w	r1, [r0, #524]	; 0x20c
	
	// set duty cycle
	PWM->PWM_CH_NUM[ch_num].PWM_CDTY = CPRD - 1500 * 84 / 32;
   8088e:	f6a1 7161 	subw	r1, r1, #3937	; 0xf61
   80892:	6061      	str	r1, [r4, #4]
	
	// set cmp mode
	//PWM->PWM_CH_NUM[ch_num].PWM_CMPM =
	
	// enable pwm channel
	PWM->PWM_ENA |= 1 << ch_num;
   80894:	6859      	ldr	r1, [r3, #4]
   80896:	430a      	orrs	r2, r1
   80898:	605a      	str	r2, [r3, #4]
	
	// lock write-protect
	PWM->PWM_WPCR = ('P' << 24) + ('W' << 16) + ('M' << 8) + (0b1111111 << 2) + 0b10;
   8089a:	4a05      	ldr	r2, [pc, #20]	; (808b0 <pwm_config+0x50>)
   8089c:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
}
   808a0:	bc30      	pop	{r4, r5}
   808a2:	4770      	bx	lr
   808a4:	40094000 	.word	0x40094000
   808a8:	50574efc 	.word	0x50574efc
   808ac:	20000004 	.word	0x20000004
   808b0:	50574efe 	.word	0x50574efe

000808b4 <init_pwm>:
void init_pwm(){
   808b4:	b510      	push	{r4, lr}
	PIOC->PIO_PDR |= PIO_PDR_P19;
   808b6:	4b0e      	ldr	r3, [pc, #56]	; (808f0 <init_pwm+0x3c>)
   808b8:	685a      	ldr	r2, [r3, #4]
   808ba:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
   808be:	605a      	str	r2, [r3, #4]
	PIOC->PIO_PDR |= PIO_PDR_P18;
   808c0:	685a      	ldr	r2, [r3, #4]
   808c2:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
   808c6:	605a      	str	r2, [r3, #4]
	PIOC->PIO_ABSR |= PIO_ABSR_P19;
   808c8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
   808ca:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
   808ce:	671a      	str	r2, [r3, #112]	; 0x70
	PIOC->PIO_ABSR |= PIO_ABSR_P18;
   808d0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
   808d2:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
   808d6:	671a      	str	r2, [r3, #112]	; 0x70
	PMC->PMC_PCR = (1 << 28) + (1 << 12) + 36;
   808d8:	4a06      	ldr	r2, [pc, #24]	; (808f4 <init_pwm+0x40>)
   808da:	f5a3 6340 	sub.w	r3, r3, #3072	; 0xc00
   808de:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
	pwm_config(5);
   808e2:	2005      	movs	r0, #5
   808e4:	4c04      	ldr	r4, [pc, #16]	; (808f8 <init_pwm+0x44>)
   808e6:	47a0      	blx	r4
	pwm_config(6);
   808e8:	2006      	movs	r0, #6
   808ea:	47a0      	blx	r4
   808ec:	bd10      	pop	{r4, pc}
   808ee:	bf00      	nop
   808f0:	400e1200 	.word	0x400e1200
   808f4:	10001024 	.word	0x10001024
   808f8:	00080861 	.word	0x00080861

000808fc <pwm_set_dc>:

/*
error 1 on invalid us value
*/
uint8_t pwm_set_dc(uint8_t ch_num, uint32_t us_high){
	if (us_high >= 2000 || us_high <= 1000){
   808fc:	f2a1 32e9 	subw	r2, r1, #1001	; 0x3e9
   80900:	f240 33e6 	movw	r3, #998	; 0x3e6
   80904:	429a      	cmp	r2, r3
   80906:	d901      	bls.n	8090c <pwm_set_dc+0x10>
		return 1;	
   80908:	2001      	movs	r0, #1
   8090a:	4770      	bx	lr
uint8_t pwm_set_dc(uint8_t ch_num, uint32_t us_high){
   8090c:	b510      	push	{r4, lr}
	}
	uint32_t period_us = CPRD * 32 / 84; // us
   8090e:	4b0e      	ldr	r3, [pc, #56]	; (80948 <pwm_set_dc+0x4c>)
   80910:	681a      	ldr	r2, [r3, #0]
   80912:	0153      	lsls	r3, r2, #5
   80914:	089b      	lsrs	r3, r3, #2
   80916:	4c0d      	ldr	r4, [pc, #52]	; (8094c <pwm_set_dc+0x50>)
   80918:	fba4 4303 	umull	r4, r3, r4, r3
   8091c:	089b      	lsrs	r3, r3, #2
	uint32_t duty_cycle_divisor = period_us / us_high;
   8091e:	fbb3 f1f1 	udiv	r1, r3, r1
	
	PWM->PWM_WPCR = ('P' << 24) + ('W' << 16) + ('M' << 8) + (0b1111111 << 2) + 0b00;
   80922:	4c0b      	ldr	r4, [pc, #44]	; (80950 <pwm_set_dc+0x54>)
   80924:	4b0b      	ldr	r3, [pc, #44]	; (80954 <pwm_set_dc+0x58>)
   80926:	f8c4 30e4 	str.w	r3, [r4, #228]	; 0xe4
	PWM->PWM_CH_NUM[ch_num].PWM_CDTY = CPRD - CPRD / duty_cycle_divisor;
   8092a:	fbb2 f1f1 	udiv	r1, r2, r1
   8092e:	1a51      	subs	r1, r2, r1
   80930:	3010      	adds	r0, #16
   80932:	eb04 1040 	add.w	r0, r4, r0, lsl #5
   80936:	6041      	str	r1, [r0, #4]
	printf("dc: %d\n\r", CPRD - CPRD / duty_cycle_divisor);
   80938:	4807      	ldr	r0, [pc, #28]	; (80958 <pwm_set_dc+0x5c>)
   8093a:	4b08      	ldr	r3, [pc, #32]	; (8095c <pwm_set_dc+0x60>)
   8093c:	4798      	blx	r3
	PWM->PWM_WPCR = ('P' << 24) + ('W' << 16) + ('M' << 8) + (0b1111111 << 2) + 0b10;
   8093e:	4b08      	ldr	r3, [pc, #32]	; (80960 <pwm_set_dc+0x64>)
   80940:	f8c4 30e4 	str.w	r3, [r4, #228]	; 0xe4
	
	//PWM->PWM_CH_NUM[ch_num].PWM_CDTYUPD = CPRD - CPRD / duty_cycle_divisor;
	
	return 0;
   80944:	2000      	movs	r0, #0
   80946:	bd10      	pop	{r4, pc}
   80948:	20000004 	.word	0x20000004
   8094c:	30c30c31 	.word	0x30c30c31
   80950:	40094000 	.word	0x40094000
   80954:	50574efc 	.word	0x50574efc
   80958:	00081318 	.word	0x00081318
   8095c:	00081019 	.word	0x00081019
   80960:	50574efe 	.word	0x50574efe

00080964 <pwm_joystick_move>:
}

void pwm_joystick_move(uint8_t dir){
   80964:	b508      	push	{r3, lr}
	uint8_t joystick_delta = 50;
	
	if (dir == 3){
   80966:	2803      	cmp	r0, #3
   80968:	d002      	beq.n	80970 <pwm_joystick_move+0xc>
		
		//motor_set_enable(1);
		//motor_set_direction(1);
		//motor_set_speed(0xcf);
		
	} else if (dir == 4){
   8096a:	2804      	cmp	r0, #4
   8096c:	d00e      	beq.n	8098c <pwm_joystick_move+0x28>
   8096e:	bd08      	pop	{r3, pc}
		servo_pos_us -= joystick_delta;
   80970:	4b0d      	ldr	r3, [pc, #52]	; (809a8 <pwm_joystick_move+0x44>)
   80972:	6859      	ldr	r1, [r3, #4]
   80974:	3932      	subs	r1, #50	; 0x32
   80976:	6059      	str	r1, [r3, #4]
		if(pwm_set_dc(5, servo_pos_us) != 0) servo_pos_us += joystick_delta; // out of bounds correction
   80978:	2005      	movs	r0, #5
   8097a:	4b0c      	ldr	r3, [pc, #48]	; (809ac <pwm_joystick_move+0x48>)
   8097c:	4798      	blx	r3
   8097e:	2800      	cmp	r0, #0
   80980:	d0f5      	beq.n	8096e <pwm_joystick_move+0xa>
   80982:	4a09      	ldr	r2, [pc, #36]	; (809a8 <pwm_joystick_move+0x44>)
   80984:	6853      	ldr	r3, [r2, #4]
   80986:	3332      	adds	r3, #50	; 0x32
   80988:	6053      	str	r3, [r2, #4]
   8098a:	bd08      	pop	{r3, pc}
		// left
		servo_pos_us += joystick_delta;
   8098c:	4b06      	ldr	r3, [pc, #24]	; (809a8 <pwm_joystick_move+0x44>)
   8098e:	6859      	ldr	r1, [r3, #4]
   80990:	3132      	adds	r1, #50	; 0x32
   80992:	6059      	str	r1, [r3, #4]
		if(pwm_set_dc(5, servo_pos_us) != 0) servo_pos_us -= joystick_delta; // out of bounds correction
   80994:	2005      	movs	r0, #5
   80996:	4b05      	ldr	r3, [pc, #20]	; (809ac <pwm_joystick_move+0x48>)
   80998:	4798      	blx	r3
   8099a:	2800      	cmp	r0, #0
   8099c:	d0e7      	beq.n	8096e <pwm_joystick_move+0xa>
   8099e:	4a02      	ldr	r2, [pc, #8]	; (809a8 <pwm_joystick_move+0x44>)
   809a0:	6853      	ldr	r3, [r2, #4]
   809a2:	3b32      	subs	r3, #50	; 0x32
   809a4:	6053      	str	r3, [r2, #4]
		
		//motor_set_enable(1);
		//motor_set_direction(0);
		//motor_set_speed(0xcf);
	}
}
   809a6:	e7e2      	b.n	8096e <pwm_joystick_move+0xa>
   809a8:	20000004 	.word	0x20000004
   809ac:	000808fd 	.word	0x000808fd

000809b0 <timer_config>:

void timer_config(uint8_t timer_num, uint16_t ms){
	Tc* timer_base;
	uint8_t timer_chan;
	
	if(timer_num / 3 == 0)		timer_base = TC0;
   809b0:	2802      	cmp	r0, #2
   809b2:	d909      	bls.n	809c8 <timer_config+0x18>
	else if(timer_num / 3 == 1) timer_base = TC1;
   809b4:	1ec3      	subs	r3, r0, #3
   809b6:	b2db      	uxtb	r3, r3
   809b8:	2b02      	cmp	r3, #2
   809ba:	d917      	bls.n	809ec <timer_config+0x3c>
	else if(timer_num / 3 == 2) timer_base = TC2;
   809bc:	1f83      	subs	r3, r0, #6
   809be:	b2db      	uxtb	r3, r3
   809c0:	2b02      	cmp	r3, #2
   809c2:	d82a      	bhi.n	80a1a <timer_config+0x6a>
   809c4:	4a16      	ldr	r2, [pc, #88]	; (80a20 <timer_config+0x70>)
   809c6:	e000      	b.n	809ca <timer_config+0x1a>
	if(timer_num / 3 == 0)		timer_base = TC0;
   809c8:	4a16      	ldr	r2, [pc, #88]	; (80a24 <timer_config+0x74>)
void timer_config(uint8_t timer_num, uint16_t ms){
   809ca:	b410      	push	{r4}
	else return;
	
	if(timer_num % 3 == 0)		timer_chan = 0;
   809cc:	4b16      	ldr	r3, [pc, #88]	; (80a28 <timer_config+0x78>)
   809ce:	fba3 4300 	umull	r4, r3, r3, r0
   809d2:	085b      	lsrs	r3, r3, #1
   809d4:	eb03 0343 	add.w	r3, r3, r3, lsl #1
   809d8:	1ac0      	subs	r0, r0, r3
   809da:	f010 00ff 	ands.w	r0, r0, #255	; 0xff
   809de:	d007      	beq.n	809f0 <timer_config+0x40>
	else if(timer_num % 3 == 1) timer_chan = 1;
   809e0:	2801      	cmp	r0, #1
   809e2:	d01b      	beq.n	80a1c <timer_config+0x6c>
	else if(timer_num % 3 == 2) timer_chan = 2;
   809e4:	2802      	cmp	r0, #2
   809e6:	d117      	bne.n	80a18 <timer_config+0x68>
   809e8:	2302      	movs	r3, #2
   809ea:	e002      	b.n	809f2 <timer_config+0x42>
	else if(timer_num / 3 == 1) timer_base = TC1;
   809ec:	4a0f      	ldr	r2, [pc, #60]	; (80a2c <timer_config+0x7c>)
   809ee:	e7ec      	b.n	809ca <timer_config+0x1a>
	if(timer_num % 3 == 0)		timer_chan = 0;
   809f0:	2300      	movs	r3, #0
	else return;
	
	timer_base->TC_WPMR = ('T' << 24) + ('I' << 16) + ('M' << 8) + 0;
   809f2:	480f      	ldr	r0, [pc, #60]	; (80a30 <timer_config+0x80>)
   809f4:	f8c2 00e4 	str.w	r0, [r2, #228]	; 0xe4
	
	timer_base->TC_CHANNEL[timer_chan].TC_CCR = (1 << 2) + 1;		// enable and start clk
   809f8:	019b      	lsls	r3, r3, #6
   809fa:	18d0      	adds	r0, r2, r3
   809fc:	2405      	movs	r4, #5
   809fe:	50d4      	str	r4, [r2, r3]
	timer_base->TC_CHANNEL[timer_chan].TC_CMR = (1 << 6) + 3;		// stop counter on reg_c cmp and set clk = mclk / 128
   80a00:	2343      	movs	r3, #67	; 0x43
   80a02:	6043      	str	r3, [r0, #4]
	timer_base->TC_CHANNEL[timer_chan].TC_RC = 600 * ms;			// period = 600 * 128 / 84MHz = 0.0009s
   80a04:	f44f 7316 	mov.w	r3, #600	; 0x258
   80a08:	fb03 f101 	mul.w	r1, r3, r1
   80a0c:	61c1      	str	r1, [r0, #28]
	timer_base->TC_CHANNEL[timer_chan].TC_IER = 1 << 4;				// counter rc cmp interrupt
   80a0e:	2310      	movs	r3, #16
   80a10:	6243      	str	r3, [r0, #36]	; 0x24
	
	timer_base->TC_WPMR = ('T' << 24) + ('I' << 16) + ('M' << 8) + 1;
   80a12:	4b08      	ldr	r3, [pc, #32]	; (80a34 <timer_config+0x84>)
   80a14:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
}
   80a18:	bc10      	pop	{r4}
   80a1a:	4770      	bx	lr
	else if(timer_num % 3 == 1) timer_chan = 1;
   80a1c:	2301      	movs	r3, #1
   80a1e:	e7e8      	b.n	809f2 <timer_config+0x42>
   80a20:	40088000 	.word	0x40088000
   80a24:	40080000 	.word	0x40080000
   80a28:	aaaaaaab 	.word	0xaaaaaaab
   80a2c:	40084000 	.word	0x40084000
   80a30:	54494d00 	.word	0x54494d00
   80a34:	54494d01 	.word	0x54494d01

00080a38 <init_timer>:

void init_timer(){
   80a38:	b538      	push	{r3, r4, r5, lr}
	// enable all timer peripheral clocks
	for (int i = 0; i < 9; i++) PMC->PMC_PCR = (1 << 28) + (1 << 12) + 27 + i;
   80a3a:	2300      	movs	r3, #0
   80a3c:	e006      	b.n	80a4c <init_timer+0x14>
   80a3e:	f103 2210 	add.w	r2, r3, #268439552	; 0x10001000
   80a42:	321b      	adds	r2, #27
   80a44:	490e      	ldr	r1, [pc, #56]	; (80a80 <init_timer+0x48>)
   80a46:	f8c1 210c 	str.w	r2, [r1, #268]	; 0x10c
   80a4a:	3301      	adds	r3, #1
   80a4c:	2b08      	cmp	r3, #8
   80a4e:	ddf6      	ble.n	80a3e <init_timer+0x6>
	
	timer_config(0, 50);
   80a50:	2132      	movs	r1, #50	; 0x32
   80a52:	2000      	movs	r0, #0
   80a54:	4d0b      	ldr	r5, [pc, #44]	; (80a84 <init_timer+0x4c>)
   80a56:	47a8      	blx	r5
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   80a58:	4c0b      	ldr	r4, [pc, #44]	; (80a88 <init_timer+0x50>)
   80a5a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
   80a5e:	6023      	str	r3, [r4, #0]
	NVIC_EnableIRQ(ID_TC0);
	timer_config(1, 1000);
   80a60:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
   80a64:	2001      	movs	r0, #1
   80a66:	47a8      	blx	r5
   80a68:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
   80a6c:	6023      	str	r3, [r4, #0]
	NVIC_EnableIRQ(ID_TC1);
	timer_config(2, 2000);
   80a6e:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
   80a72:	2002      	movs	r0, #2
   80a74:	47a8      	blx	r5
   80a76:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
   80a7a:	6023      	str	r3, [r4, #0]
   80a7c:	bd38      	pop	{r3, r4, r5, pc}
   80a7e:	bf00      	nop
   80a80:	400e0600 	.word	0x400e0600
   80a84:	000809b1 	.word	0x000809b1
   80a88:	e000e100 	.word	0xe000e100

00080a8c <TC1_Handler>:
	TC0->TC_CHANNEL[0].TC_CCR = (1 << 2) + 1;
	uint32_t isr = TC0->TC_CHANNEL[0].TC_SR;
	NVIC_ClearPendingIRQ(ID_TC0);
}

void TC1_Handler(){
   80a8c:	b510      	push	{r4, lr}
	//printf("interrupt: tc1\n\r");
	
	pin_util_toggle('A', 19);
   80a8e:	2113      	movs	r1, #19
   80a90:	2041      	movs	r0, #65	; 0x41
   80a92:	4c07      	ldr	r4, [pc, #28]	; (80ab0 <TC1_Handler+0x24>)
   80a94:	47a0      	blx	r4
	pin_util_toggle('A', 20);
   80a96:	2114      	movs	r1, #20
   80a98:	2041      	movs	r0, #65	; 0x41
   80a9a:	47a0      	blx	r4
	// clear ch 0 and nvic
	//TC1->TC_CHANNEL[0].TC_CCR = (1 << 2) + 1;
	//uint32_t isr = TC1->TC_CHANNEL[0].TC_SR;
	
	// clear ch 1 and nvic
	TC0->TC_CHANNEL[1].TC_CCR = (1 << 2) + 1;
   80a9c:	4b05      	ldr	r3, [pc, #20]	; (80ab4 <TC1_Handler+0x28>)
   80a9e:	2205      	movs	r2, #5
   80aa0:	641a      	str	r2, [r3, #64]	; 0x40
	uint32_t isr = TC0->TC_CHANNEL[1].TC_SR;
   80aa2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   80aa4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   80aa8:	4b03      	ldr	r3, [pc, #12]	; (80ab8 <TC1_Handler+0x2c>)
   80aaa:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
   80aae:	bd10      	pop	{r4, pc}
   80ab0:	0008073d 	.word	0x0008073d
   80ab4:	40080000 	.word	0x40080000
   80ab8:	e000e100 	.word	0xe000e100

00080abc <TC2_Handler>:
	
	NVIC_ClearPendingIRQ(ID_TC1);
}

void TC2_Handler(){
   80abc:	b510      	push	{r4, lr}
   80abe:	b084      	sub	sp, #16
	printf("interrupt: tc2\n\r");
   80ac0:	480f      	ldr	r0, [pc, #60]	; (80b00 <TC2_Handler+0x44>)
   80ac2:	4c10      	ldr	r4, [pc, #64]	; (80b04 <TC2_Handler+0x48>)
   80ac4:	47a0      	blx	r4
	
	printf("%d\n\r", adc_interrupt_flag);
   80ac6:	2100      	movs	r1, #0
   80ac8:	480f      	ldr	r0, [pc, #60]	; (80b08 <TC2_Handler+0x4c>)
   80aca:	47a0      	blx	r4
	struct can_message_t msg;
	msg.id = 0x69;
   80acc:	2369      	movs	r3, #105	; 0x69
   80ace:	f8ad 3004 	strh.w	r3, [sp, #4]
	msg.data_length = 1;
   80ad2:	2301      	movs	r3, #1
   80ad4:	f88d 3006 	strb.w	r3, [sp, #6]
	msg.data[0] = 0;
   80ad8:	2100      	movs	r1, #0
   80ada:	f88d 1007 	strb.w	r1, [sp, #7]
	int ret = can_send(&msg, 0);
   80ade:	a801      	add	r0, sp, #4
   80ae0:	4b0a      	ldr	r3, [pc, #40]	; (80b0c <TC2_Handler+0x50>)
   80ae2:	4798      	blx	r3
	
	//pin_util_toggle('A', 19);
	//pin_util_toggle('A', 20);
	
	// clear ch 0 and nvic
	TC0->TC_CHANNEL[2].TC_CCR = (1 << 2) + 1;
   80ae4:	4b0a      	ldr	r3, [pc, #40]	; (80b10 <TC2_Handler+0x54>)
   80ae6:	2205      	movs	r2, #5
   80ae8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	uint32_t isr = TC0->TC_CHANNEL[2].TC_SR;
   80aec:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
   80af0:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   80af4:	4b07      	ldr	r3, [pc, #28]	; (80b14 <TC2_Handler+0x58>)
   80af6:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
	NVIC_ClearPendingIRQ(ID_TC2);
}
   80afa:	b004      	add	sp, #16
   80afc:	bd10      	pop	{r4, pc}
   80afe:	bf00      	nop
   80b00:	00081324 	.word	0x00081324
   80b04:	00081019 	.word	0x00081019
   80b08:	0008131c 	.word	0x0008131c
   80b0c:	000803ad 	.word	0x000803ad
   80b10:	40080000 	.word	0x40080000
   80b14:	e000e100 	.word	0xe000e100

00080b18 <delay>:
#include "timer_driver.h"

#define F_CPU 4000

void delay(uint32_t ms){
	for(uint32_t i=0; i<F_CPU * ms / 4; i++){__NOP();}
   80b18:	2200      	movs	r2, #0
   80b1a:	e001      	b.n	80b20 <delay+0x8>
   80b1c:	bf00      	nop
   80b1e:	3201      	adds	r2, #1
   80b20:	f44f 637a 	mov.w	r3, #4000	; 0xfa0
   80b24:	fb03 f300 	mul.w	r3, r3, r0
   80b28:	ebb2 0f93 	cmp.w	r2, r3, lsr #2
   80b2c:	d3f6      	bcc.n	80b1c <delay+0x4>
}
   80b2e:	4770      	bx	lr

00080b30 <init_motor>:
void init_motor(){
   80b30:	b510      	push	{r4, lr}
	PMC->PMC_PCR = (1 << 28) + (1 << 12) + 13;
   80b32:	4a18      	ldr	r2, [pc, #96]	; (80b94 <init_motor+0x64>)
   80b34:	4b18      	ldr	r3, [pc, #96]	; (80b98 <init_motor+0x68>)
   80b36:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
	PIOC->PIO_WPMR = ('P' << 24) + ('I' << 16) + ('O' << 8) + 0;
   80b3a:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
   80b3e:	4a17      	ldr	r2, [pc, #92]	; (80b9c <init_motor+0x6c>)
   80b40:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	PIOC->PIO_PER |= ((1 << 8) - 1) << 1;
   80b44:	681a      	ldr	r2, [r3, #0]
   80b46:	f442 72ff 	orr.w	r2, r2, #510	; 0x1fe
   80b4a:	601a      	str	r2, [r3, #0]
	PIOC->PIO_ODR = ((1 << 8) - 1) << 1;
   80b4c:	f44f 72ff 	mov.w	r2, #510	; 0x1fe
   80b50:	615a      	str	r2, [r3, #20]
	pin_util_set_dir('D', 10, OUTPUT_ENABLE);	// DIR
   80b52:	2201      	movs	r2, #1
   80b54:	210a      	movs	r1, #10
   80b56:	2044      	movs	r0, #68	; 0x44
   80b58:	4c11      	ldr	r4, [pc, #68]	; (80ba0 <init_motor+0x70>)
   80b5a:	47a0      	blx	r4
	pin_util_set_dir('D', 9, OUTPUT_ENABLE);	// EN
   80b5c:	2201      	movs	r2, #1
   80b5e:	2109      	movs	r1, #9
   80b60:	2044      	movs	r0, #68	; 0x44
   80b62:	47a0      	blx	r4
	pin_util_set_dir('D', 2, OUTPUT_ENABLE);	// SEL
   80b64:	2201      	movs	r2, #1
   80b66:	2102      	movs	r1, #2
   80b68:	2044      	movs	r0, #68	; 0x44
   80b6a:	47a0      	blx	r4
	pin_util_set_dir('D', 1, OUTPUT_ENABLE);	// NOT_RST
   80b6c:	2201      	movs	r2, #1
   80b6e:	4611      	mov	r1, r2
   80b70:	2044      	movs	r0, #68	; 0x44
   80b72:	47a0      	blx	r4
	pin_util_set_dir('D', 0, OUTPUT_ENABLE);	// NOT_OE
   80b74:	2201      	movs	r2, #1
   80b76:	2100      	movs	r1, #0
   80b78:	2044      	movs	r0, #68	; 0x44
   80b7a:	47a0      	blx	r4
	PIOD->PIO_CODR = (1 << 1);
   80b7c:	4c09      	ldr	r4, [pc, #36]	; (80ba4 <init_motor+0x74>)
   80b7e:	2302      	movs	r3, #2
   80b80:	6363      	str	r3, [r4, #52]	; 0x34
	delay(1);
   80b82:	2001      	movs	r0, #1
   80b84:	4b08      	ldr	r3, [pc, #32]	; (80ba8 <init_motor+0x78>)
   80b86:	4798      	blx	r3
	PIOD->PIO_SODR = (1 << 1) + 1;
   80b88:	2303      	movs	r3, #3
   80b8a:	6323      	str	r3, [r4, #48]	; 0x30
	PIOD->PIO_CODR = (1 << 10) + (1 << 9) + (1 << 2);
   80b8c:	f240 6304 	movw	r3, #1540	; 0x604
   80b90:	6363      	str	r3, [r4, #52]	; 0x34
   80b92:	bd10      	pop	{r4, pc}
   80b94:	1000100d 	.word	0x1000100d
   80b98:	400e0600 	.word	0x400e0600
   80b9c:	50494f00 	.word	0x50494f00
   80ba0:	00080685 	.word	0x00080685
   80ba4:	400e1400 	.word	0x400e1400
   80ba8:	00080b19 	.word	0x00080b19

00080bac <motor_read_enc>:
	motor_set_speed(u);
	motor_set_direction(dir);
	motor_set_enable(1);
}

uint8_t motor_read_enc(){
   80bac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	uint16_t ret;
	
	// set NOT_OE low
	PIOD->PIO_CODR = 1;
   80bb0:	4d13      	ldr	r5, [pc, #76]	; (80c00 <motor_read_enc+0x54>)
   80bb2:	2601      	movs	r6, #1
   80bb4:	636e      	str	r6, [r5, #52]	; 0x34
	PIOD->PIO_CODR = 1 << 2;
   80bb6:	f04f 0904 	mov.w	r9, #4
   80bba:	f8c5 9034 	str.w	r9, [r5, #52]	; 0x34
	
	delay(1);
   80bbe:	4630      	mov	r0, r6
   80bc0:	f8df 8048 	ldr.w	r8, [pc, #72]	; 80c0c <motor_read_enc+0x60>
   80bc4:	47c0      	blx	r8
	
	ret = ( ((PIOC->PIO_PDSR >> 1) & ((1<<8) - 1)) ) << 8;
   80bc6:	4f0f      	ldr	r7, [pc, #60]	; (80c04 <motor_read_enc+0x58>)
   80bc8:	6bfc      	ldr	r4, [r7, #60]	; 0x3c
   80bca:	f3c4 044f 	ubfx	r4, r4, #1, #16
   80bce:	0224      	lsls	r4, r4, #8
   80bd0:	b2a4      	uxth	r4, r4
	
	PIOD->PIO_SODR = 1 << 2;
   80bd2:	f8c5 9030 	str.w	r9, [r5, #48]	; 0x30
	delay(1);
   80bd6:	4630      	mov	r0, r6
   80bd8:	47c0      	blx	r8
	
	ret += (PIOC->PIO_PDSR >> 1) & ((1<<8) - 1);
   80bda:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
   80bdc:	f3c3 0347 	ubfx	r3, r3, #1, #8
   80be0:	4423      	add	r3, r4
   80be2:	b29b      	uxth	r3, r3
	
	PIOD->PIO_SODR = 1;
   80be4:	632e      	str	r6, [r5, #48]	; 0x30
	
	return (uint8_t)(ret * 7 / 255);
   80be6:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
   80bea:	4807      	ldr	r0, [pc, #28]	; (80c08 <motor_read_enc+0x5c>)
   80bec:	fb80 2003 	smull	r2, r0, r0, r3
   80bf0:	4418      	add	r0, r3
   80bf2:	17db      	asrs	r3, r3, #31
   80bf4:	ebc3 10e0 	rsb	r0, r3, r0, asr #7
}
   80bf8:	b2c0      	uxtb	r0, r0
   80bfa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   80bfe:	bf00      	nop
   80c00:	400e1400 	.word	0x400e1400
   80c04:	400e1200 	.word	0x400e1200
   80c08:	80808081 	.word	0x80808081
   80c0c:	00080b19 	.word	0x00080b19

00080c10 <motor_interrupt>:
void motor_interrupt(){
   80c10:	b538      	push	{r3, r4, r5, lr}
	position = motor_read_enc();
   80c12:	4b1b      	ldr	r3, [pc, #108]	; (80c80 <motor_interrupt+0x70>)
   80c14:	4798      	blx	r3
	int e = position - new_position;
   80c16:	4b1b      	ldr	r3, [pc, #108]	; (80c84 <motor_interrupt+0x74>)
   80c18:	781c      	ldrb	r4, [r3, #0]
   80c1a:	1b05      	subs	r5, r0, r4
	if (e < 10) pid_reset();
   80c1c:	2d09      	cmp	r5, #9
   80c1e:	dd20      	ble.n	80c62 <motor_interrupt+0x52>
	e_sum += e;
   80c20:	4a19      	ldr	r2, [pc, #100]	; (80c88 <motor_interrupt+0x78>)
   80c22:	6813      	ldr	r3, [r2, #0]
   80c24:	442b      	add	r3, r5
   80c26:	6013      	str	r3, [r2, #0]
	signed int u = controller_kp * e + controller_ki * e_sum / controller_T_inv;
   80c28:	4a18      	ldr	r2, [pc, #96]	; (80c8c <motor_interrupt+0x7c>)
   80c2a:	fb82 1203 	smull	r1, r2, r2, r3
   80c2e:	17dc      	asrs	r4, r3, #31
   80c30:	ebc4 14a2 	rsb	r4, r4, r2, asr #6
   80c34:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
	if (u > 0){
   80c38:	2c00      	cmp	r4, #0
   80c3a:	dd15      	ble.n	80c68 <motor_interrupt+0x58>
		dir = 1; // HYRE
   80c3c:	2501      	movs	r5, #1
	u = abs(u);
   80c3e:	2c00      	cmp	r4, #0
   80c40:	bfb8      	it	lt
   80c42:	4264      	neglt	r4, r4
	if(u > 0xff) u = 0xff;
   80c44:	2cff      	cmp	r4, #255	; 0xff
   80c46:	dd00      	ble.n	80c4a <motor_interrupt+0x3a>
   80c48:	24ff      	movs	r4, #255	; 0xff
	if(u < 5){
   80c4a:	2c04      	cmp	r4, #4
   80c4c:	dd0e      	ble.n	80c6c <motor_interrupt+0x5c>
	motor_set_speed(u);
   80c4e:	b2e0      	uxtb	r0, r4
   80c50:	4b0f      	ldr	r3, [pc, #60]	; (80c90 <motor_interrupt+0x80>)
   80c52:	4798      	blx	r3
	motor_set_direction(dir);
   80c54:	4628      	mov	r0, r5
   80c56:	4b0f      	ldr	r3, [pc, #60]	; (80c94 <motor_interrupt+0x84>)
   80c58:	4798      	blx	r3
	motor_set_enable(1);
   80c5a:	2001      	movs	r0, #1
   80c5c:	4b0e      	ldr	r3, [pc, #56]	; (80c98 <motor_interrupt+0x88>)
   80c5e:	4798      	blx	r3
   80c60:	bd38      	pop	{r3, r4, r5, pc}
	if (e < 10) pid_reset();
   80c62:	4b0e      	ldr	r3, [pc, #56]	; (80c9c <motor_interrupt+0x8c>)
   80c64:	4798      	blx	r3
   80c66:	e7db      	b.n	80c20 <motor_interrupt+0x10>
		dir = 0; // VENSTRE
   80c68:	2500      	movs	r5, #0
   80c6a:	e7e8      	b.n	80c3e <motor_interrupt+0x2e>
		motor_set_enable(0);
   80c6c:	2000      	movs	r0, #0
   80c6e:	4b0a      	ldr	r3, [pc, #40]	; (80c98 <motor_interrupt+0x88>)
   80c70:	4798      	blx	r3
		motor_set_speed(0);
   80c72:	2000      	movs	r0, #0
   80c74:	4b06      	ldr	r3, [pc, #24]	; (80c90 <motor_interrupt+0x80>)
   80c76:	4798      	blx	r3
		pid_reset();
   80c78:	4b08      	ldr	r3, [pc, #32]	; (80c9c <motor_interrupt+0x8c>)
   80c7a:	4798      	blx	r3
   80c7c:	e7e7      	b.n	80c4e <motor_interrupt+0x3e>
   80c7e:	bf00      	nop
   80c80:	00080bad 	.word	0x00080bad
   80c84:	20000458 	.word	0x20000458
   80c88:	2000045c 	.word	0x2000045c
   80c8c:	4325c53f 	.word	0x4325c53f
   80c90:	00080821 	.word	0x00080821
   80c94:	00080805 	.word	0x00080805
   80c98:	0008082d 	.word	0x0008082d
   80c9c:	00080855 	.word	0x00080855

00080ca0 <TC0_Handler>:
void TC0_Handler(){
   80ca0:	b508      	push	{r3, lr}
	motor_interrupt();
   80ca2:	4b06      	ldr	r3, [pc, #24]	; (80cbc <TC0_Handler+0x1c>)
   80ca4:	4798      	blx	r3
	TC0->TC_CHANNEL[0].TC_CCR = (1 << 2) + 1;
   80ca6:	4b06      	ldr	r3, [pc, #24]	; (80cc0 <TC0_Handler+0x20>)
   80ca8:	2205      	movs	r2, #5
   80caa:	601a      	str	r2, [r3, #0]
	uint32_t isr = TC0->TC_CHANNEL[0].TC_SR;
   80cac:	6a1b      	ldr	r3, [r3, #32]
   80cae:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
   80cb2:	4b04      	ldr	r3, [pc, #16]	; (80cc4 <TC0_Handler+0x24>)
   80cb4:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
   80cb8:	bd08      	pop	{r3, pc}
   80cba:	bf00      	nop
   80cbc:	00080c11 	.word	0x00080c11
   80cc0:	40080000 	.word	0x40080000
   80cc4:	e000e100 	.word	0xe000e100

00080cc8 <init>:

void init()
{
   80cc8:	b510      	push	{r4, lr}
	PIOC->PIO_WPMR = ('P' << 24) + ('I' << 16) + ('O' << 8) + 0;
   80cca:	4a1c      	ldr	r2, [pc, #112]	; (80d3c <init+0x74>)
   80ccc:	4b1c      	ldr	r3, [pc, #112]	; (80d40 <init+0x78>)
   80cce:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	//for (int i = 0; i < 7; i++) PMC->PMC_PCR = (1 << 28) + (1 << 12) + 27 + 11 + i;
	SystemInit();
   80cd2:	4b1c      	ldr	r3, [pc, #112]	; (80d44 <init+0x7c>)
   80cd4:	4798      	blx	r3
	WDT->WDT_MR = WDT_MR_WDDIS;
   80cd6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   80cda:	4b1b      	ldr	r3, [pc, #108]	; (80d48 <init+0x80>)
   80cdc:	605a      	str	r2, [r3, #4]
	pin_util_set_dir('A', 19, OUTPUT_ENABLE);
   80cde:	2201      	movs	r2, #1
   80ce0:	2113      	movs	r1, #19
   80ce2:	2041      	movs	r0, #65	; 0x41
   80ce4:	4c19      	ldr	r4, [pc, #100]	; (80d4c <init+0x84>)
   80ce6:	47a0      	blx	r4
	pin_util_set_dir('A', 20, OUTPUT_ENABLE);
   80ce8:	2201      	movs	r2, #1
   80cea:	2114      	movs	r1, #20
   80cec:	2041      	movs	r0, #65	; 0x41
   80cee:	47a0      	blx	r4
	configure_uart();
   80cf0:	4b17      	ldr	r3, [pc, #92]	; (80d50 <init+0x88>)
   80cf2:	4798      	blx	r3
	uint8_t ret = can_init_def_tx_rx_mb(); if(ret == 1) printf("can init failed");
   80cf4:	4b17      	ldr	r3, [pc, #92]	; (80d54 <init+0x8c>)
   80cf6:	4798      	blx	r3
   80cf8:	2801      	cmp	r0, #1
   80cfa:	d01a      	beq.n	80d32 <init+0x6a>
	init_pwm();
   80cfc:	4b16      	ldr	r3, [pc, #88]	; (80d58 <init+0x90>)
   80cfe:	4798      	blx	r3
	init_adc();
   80d00:	4b16      	ldr	r3, [pc, #88]	; (80d5c <init+0x94>)
   80d02:	4798      	blx	r3
	init_motor();
   80d04:	4b16      	ldr	r3, [pc, #88]	; (80d60 <init+0x98>)
   80d06:	4798      	blx	r3
	init_dac();
   80d08:	4b16      	ldr	r3, [pc, #88]	; (80d64 <init+0x9c>)
   80d0a:	4798      	blx	r3
	init_timer();
   80d0c:	4b16      	ldr	r3, [pc, #88]	; (80d68 <init+0xa0>)
   80d0e:	4798      	blx	r3
	
	// solenoid pin23 -> PD10
	// PC22
	PMC->PMC_PCR = (1 << 28) + (1 << 12) + 13;
   80d10:	4b16      	ldr	r3, [pc, #88]	; (80d6c <init+0xa4>)
   80d12:	4a17      	ldr	r2, [pc, #92]	; (80d70 <init+0xa8>)
   80d14:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
	PMC->PMC_PCR = (1 << 28) + (1 << 12) + 14;
   80d18:	3201      	adds	r2, #1
   80d1a:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
	PMC->PMC_PCR = (1 << 28) + (1 << 12) + 15;
   80d1e:	3201      	adds	r2, #1
   80d20:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
	
	//PIOC->PIO_PER = 1 << 22;
	//PIOC->PIO_PDR = 1 << 10;
	PIOC->PIO_OER = 1 << 22;
   80d24:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
   80d28:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
   80d2c:	611a      	str	r2, [r3, #16]
	PIOC->PIO_SODR = 1 << 22;
   80d2e:	631a      	str	r2, [r3, #48]	; 0x30
   80d30:	bd10      	pop	{r4, pc}
	uint8_t ret = can_init_def_tx_rx_mb(); if(ret == 1) printf("can init failed");
   80d32:	4810      	ldr	r0, [pc, #64]	; (80d74 <init+0xac>)
   80d34:	4b10      	ldr	r3, [pc, #64]	; (80d78 <init+0xb0>)
   80d36:	4798      	blx	r3
   80d38:	e7e0      	b.n	80cfc <init+0x34>
   80d3a:	bf00      	nop
   80d3c:	50494f00 	.word	0x50494f00
   80d40:	400e1200 	.word	0x400e1200
   80d44:	000805e1 	.word	0x000805e1
   80d48:	400e1a50 	.word	0x400e1a50
   80d4c:	00080685 	.word	0x00080685
   80d50:	0008103d 	.word	0x0008103d
   80d54:	00080395 	.word	0x00080395
   80d58:	000808b5 	.word	0x000808b5
   80d5c:	00080199 	.word	0x00080199
   80d60:	00080b31 	.word	0x00080b31
   80d64:	000807d5 	.word	0x000807d5
   80d68:	00080a39 	.word	0x00080a39
   80d6c:	400e0600 	.word	0x400e0600
   80d70:	1000100d 	.word	0x1000100d
   80d74:	00081338 	.word	0x00081338
   80d78:	00081019 	.word	0x00081019

00080d7c <main>:
}

int main(void)
{
   80d7c:	b508      	push	{r3, lr}
	init();
   80d7e:	4b01      	ldr	r3, [pc, #4]	; (80d84 <main+0x8>)
   80d80:	4798      	blx	r3
   80d82:	e7fe      	b.n	80d82 <main+0x6>
   80d84:	00080cc9 	.word	0x00080cc9

00080d88 <printchar>:
#include "uart.h"


//insert function to print to here
static void printchar(char **str, int c)
{
   80d88:	b508      	push	{r3, lr}
	(void) uart_putchar(c);  //Send characters to uart
   80d8a:	b2c8      	uxtb	r0, r1
   80d8c:	4b01      	ldr	r3, [pc, #4]	; (80d94 <printchar+0xc>)
   80d8e:	4798      	blx	r3
   80d90:	bd08      	pop	{r3, pc}
   80d92:	bf00      	nop
   80d94:	000810a5 	.word	0x000810a5

00080d98 <prints>:

#define PAD_RIGHT 1
#define PAD_ZERO 2

static int prints(char **out, const char *string, int width, int pad)
{
   80d98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80d9c:	4607      	mov	r7, r0
   80d9e:	460e      	mov	r6, r1
	register int pc = 0, padchar = ' ';

	if (width > 0) {
   80da0:	1e15      	subs	r5, r2, #0
   80da2:	dd02      	ble.n	80daa <prints+0x12>
   80da4:	460a      	mov	r2, r1
   80da6:	2100      	movs	r1, #0
   80da8:	e004      	b.n	80db4 <prints+0x1c>
	register int pc = 0, padchar = ' ';
   80daa:	f04f 0820 	mov.w	r8, #32
   80dae:	e00e      	b.n	80dce <prints+0x36>
		register int len = 0;
		register const char *ptr;
		for (ptr = string; *ptr; ++ptr) ++len;
   80db0:	3101      	adds	r1, #1
   80db2:	3201      	adds	r2, #1
   80db4:	7810      	ldrb	r0, [r2, #0]
   80db6:	2800      	cmp	r0, #0
   80db8:	d1fa      	bne.n	80db0 <prints+0x18>
		if (len >= width) width = 0;
   80dba:	42a9      	cmp	r1, r5
   80dbc:	da01      	bge.n	80dc2 <prints+0x2a>
		else width -= len;
   80dbe:	1a6d      	subs	r5, r5, r1
   80dc0:	e000      	b.n	80dc4 <prints+0x2c>
		if (len >= width) width = 0;
   80dc2:	2500      	movs	r5, #0
		if (pad & PAD_ZERO) padchar = '0';
   80dc4:	f013 0f02 	tst.w	r3, #2
   80dc8:	d106      	bne.n	80dd8 <prints+0x40>
	register int pc = 0, padchar = ' ';
   80dca:	f04f 0820 	mov.w	r8, #32
	}
	if (!(pad & PAD_RIGHT)) {
   80dce:	f013 0401 	ands.w	r4, r3, #1
   80dd2:	d00a      	beq.n	80dea <prints+0x52>
	register int pc = 0, padchar = ' ';
   80dd4:	2400      	movs	r4, #0
   80dd6:	e010      	b.n	80dfa <prints+0x62>
		if (pad & PAD_ZERO) padchar = '0';
   80dd8:	f04f 0830 	mov.w	r8, #48	; 0x30
   80ddc:	e7f7      	b.n	80dce <prints+0x36>
		for ( ; width > 0; --width) {
			printchar (out, padchar);
   80dde:	4641      	mov	r1, r8
   80de0:	4638      	mov	r0, r7
   80de2:	4b0d      	ldr	r3, [pc, #52]	; (80e18 <prints+0x80>)
   80de4:	4798      	blx	r3
			++pc;
   80de6:	3401      	adds	r4, #1
		for ( ; width > 0; --width) {
   80de8:	3d01      	subs	r5, #1
   80dea:	2d00      	cmp	r5, #0
   80dec:	dcf7      	bgt.n	80dde <prints+0x46>
   80dee:	e004      	b.n	80dfa <prints+0x62>
		}
	}
	for ( ; *string ; ++string) {
		printchar (out, *string);
   80df0:	4638      	mov	r0, r7
   80df2:	4b09      	ldr	r3, [pc, #36]	; (80e18 <prints+0x80>)
   80df4:	4798      	blx	r3
		++pc;
   80df6:	3401      	adds	r4, #1
	for ( ; *string ; ++string) {
   80df8:	3601      	adds	r6, #1
   80dfa:	7831      	ldrb	r1, [r6, #0]
   80dfc:	2900      	cmp	r1, #0
   80dfe:	d1f7      	bne.n	80df0 <prints+0x58>
   80e00:	e005      	b.n	80e0e <prints+0x76>
	}
	for ( ; width > 0; --width) {
		printchar (out, padchar);
   80e02:	4641      	mov	r1, r8
   80e04:	4638      	mov	r0, r7
   80e06:	4b04      	ldr	r3, [pc, #16]	; (80e18 <prints+0x80>)
   80e08:	4798      	blx	r3
		++pc;
   80e0a:	3401      	adds	r4, #1
	for ( ; width > 0; --width) {
   80e0c:	3d01      	subs	r5, #1
   80e0e:	2d00      	cmp	r5, #0
   80e10:	dcf7      	bgt.n	80e02 <prints+0x6a>
	}

	return pc;
}
   80e12:	4620      	mov	r0, r4
   80e14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80e18:	00080d89 	.word	0x00080d89

00080e1c <printi>:

/* the following should be enough for 32 bit int */
#define PRINT_BUF_LEN 12

static int printi(char **out, int i, int b, int sg, int width, int pad, int letbase)
{
   80e1c:	b5f0      	push	{r4, r5, r6, r7, lr}
   80e1e:	b085      	sub	sp, #20
   80e20:	4607      	mov	r7, r0
   80e22:	980c      	ldr	r0, [sp, #48]	; 0x30
	char print_buf[PRINT_BUF_LEN];
	register char *s;
	register int t, neg = 0, pc = 0;
	register unsigned int u = i;

	if (i == 0) {
   80e24:	b151      	cbz	r1, 80e3c <printi+0x20>
   80e26:	461e      	mov	r6, r3
   80e28:	460c      	mov	r4, r1
		print_buf[0] = '0';
		print_buf[1] = '\0';
		return prints (out, print_buf, width, pad);
	}

	if (sg && b == 10 && i < 0) {
   80e2a:	b113      	cbz	r3, 80e32 <printi+0x16>
   80e2c:	2a0a      	cmp	r2, #10
   80e2e:	d012      	beq.n	80e56 <printi+0x3a>
	register int t, neg = 0, pc = 0;
   80e30:	2600      	movs	r6, #0
		neg = 1;
		u = -i;
	}

	s = print_buf + PRINT_BUF_LEN-1;
	*s = '\0';
   80e32:	ad04      	add	r5, sp, #16
   80e34:	2300      	movs	r3, #0
   80e36:	f805 3d01 	strb.w	r3, [r5, #-1]!

	while (u) {
   80e3a:	e018      	b.n	80e6e <printi+0x52>
		print_buf[0] = '0';
   80e3c:	2330      	movs	r3, #48	; 0x30
   80e3e:	f88d 3004 	strb.w	r3, [sp, #4]
		print_buf[1] = '\0';
   80e42:	2300      	movs	r3, #0
   80e44:	f88d 3005 	strb.w	r3, [sp, #5]
		return prints (out, print_buf, width, pad);
   80e48:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   80e4a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   80e4c:	a901      	add	r1, sp, #4
   80e4e:	4638      	mov	r0, r7
   80e50:	4c1b      	ldr	r4, [pc, #108]	; (80ec0 <printi+0xa4>)
   80e52:	47a0      	blx	r4
   80e54:	e029      	b.n	80eaa <printi+0x8e>
	if (sg && b == 10 && i < 0) {
   80e56:	2900      	cmp	r1, #0
   80e58:	db01      	blt.n	80e5e <printi+0x42>
	register int t, neg = 0, pc = 0;
   80e5a:	2600      	movs	r6, #0
   80e5c:	e7e9      	b.n	80e32 <printi+0x16>
		u = -i;
   80e5e:	424c      	negs	r4, r1
		neg = 1;
   80e60:	2601      	movs	r6, #1
   80e62:	e7e6      	b.n	80e32 <printi+0x16>
		t = u % b;
		if( t >= 10 )
			t += letbase - '0' - 10;
		*--s = t + '0';
   80e64:	3330      	adds	r3, #48	; 0x30
   80e66:	f805 3d01 	strb.w	r3, [r5, #-1]!
		u /= b;
   80e6a:	fbb4 f4f2 	udiv	r4, r4, r2
	while (u) {
   80e6e:	b14c      	cbz	r4, 80e84 <printi+0x68>
		t = u % b;
   80e70:	fbb4 f3f2 	udiv	r3, r4, r2
   80e74:	fb02 4313 	mls	r3, r2, r3, r4
		if( t >= 10 )
   80e78:	2b09      	cmp	r3, #9
   80e7a:	ddf3      	ble.n	80e64 <printi+0x48>
			t += letbase - '0' - 10;
   80e7c:	f1a0 013a 	sub.w	r1, r0, #58	; 0x3a
   80e80:	440b      	add	r3, r1
   80e82:	e7ef      	b.n	80e64 <printi+0x48>
	}

	if (neg) {
   80e84:	b156      	cbz	r6, 80e9c <printi+0x80>
		if( width && (pad & PAD_ZERO) ) {
   80e86:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   80e88:	b11b      	cbz	r3, 80e92 <printi+0x76>
   80e8a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   80e8c:	f013 0f02 	tst.w	r3, #2
   80e90:	d10d      	bne.n	80eae <printi+0x92>
			printchar (out, '-');
			++pc;
			--width;
		}
		else {
			*--s = '-';
   80e92:	232d      	movs	r3, #45	; 0x2d
   80e94:	f805 3c01 	strb.w	r3, [r5, #-1]
   80e98:	3d01      	subs	r5, #1
	register int t, neg = 0, pc = 0;
   80e9a:	2600      	movs	r6, #0
		}
	}

	return pc + prints (out, s, width, pad);
   80e9c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   80e9e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   80ea0:	4629      	mov	r1, r5
   80ea2:	4638      	mov	r0, r7
   80ea4:	4c06      	ldr	r4, [pc, #24]	; (80ec0 <printi+0xa4>)
   80ea6:	47a0      	blx	r4
   80ea8:	4430      	add	r0, r6
}
   80eaa:	b005      	add	sp, #20
   80eac:	bdf0      	pop	{r4, r5, r6, r7, pc}
			printchar (out, '-');
   80eae:	212d      	movs	r1, #45	; 0x2d
   80eb0:	4638      	mov	r0, r7
   80eb2:	4b04      	ldr	r3, [pc, #16]	; (80ec4 <printi+0xa8>)
   80eb4:	4798      	blx	r3
			--width;
   80eb6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   80eb8:	3b01      	subs	r3, #1
   80eba:	930a      	str	r3, [sp, #40]	; 0x28
   80ebc:	e7ee      	b.n	80e9c <printi+0x80>
   80ebe:	bf00      	nop
   80ec0:	00080d99 	.word	0x00080d99
   80ec4:	00080d89 	.word	0x00080d89

00080ec8 <print>:

static int print( char **out, const char *format, va_list args )
{
   80ec8:	b5f0      	push	{r4, r5, r6, r7, lr}
   80eca:	b089      	sub	sp, #36	; 0x24
   80ecc:	4606      	mov	r6, r0
   80ece:	460c      	mov	r4, r1
   80ed0:	9205      	str	r2, [sp, #20]
	register int width, pad;
	register int pc = 0;
   80ed2:	2500      	movs	r5, #0
	char scr[2];

	for (; *format != 0; ++format) {
   80ed4:	e081      	b.n	80fda <print+0x112>
			++format;
			width = pad = 0;
			if (*format == '\0') break;
			if (*format == '%') goto out;
			if (*format == '-') {
				++format;
   80ed6:	1ca2      	adds	r2, r4, #2
				pad = PAD_RIGHT;
   80ed8:	2301      	movs	r3, #1
   80eda:	e08b      	b.n	80ff4 <print+0x12c>
			}
			while (*format == '0') {
				++format;
   80edc:	3401      	adds	r4, #1
				pad |= PAD_ZERO;
   80ede:	f043 0302 	orr.w	r3, r3, #2
			while (*format == '0') {
   80ee2:	7822      	ldrb	r2, [r4, #0]
   80ee4:	2a30      	cmp	r2, #48	; 0x30
   80ee6:	d0f9      	beq.n	80edc <print+0x14>
   80ee8:	2200      	movs	r2, #0
   80eea:	e006      	b.n	80efa <print+0x32>
			}
			for ( ; *format >= '0' && *format <= '9'; ++format) {
				width *= 10;
   80eec:	eb02 0282 	add.w	r2, r2, r2, lsl #2
   80ef0:	0050      	lsls	r0, r2, #1
				width += *format - '0';
   80ef2:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
   80ef6:	4402      	add	r2, r0
			for ( ; *format >= '0' && *format <= '9'; ++format) {
   80ef8:	3401      	adds	r4, #1
   80efa:	7821      	ldrb	r1, [r4, #0]
   80efc:	f1a1 0030 	sub.w	r0, r1, #48	; 0x30
   80f00:	b2c0      	uxtb	r0, r0
   80f02:	2809      	cmp	r0, #9
   80f04:	d9f2      	bls.n	80eec <print+0x24>
			}
			if( *format == 's' ) {
   80f06:	2973      	cmp	r1, #115	; 0x73
   80f08:	d018      	beq.n	80f3c <print+0x74>
				register char *s = (char *)va_arg( args, int );
				pc += prints (out, s?s:"(null)", width, pad);
				continue;
			}
			if( *format == 'd' ) {
   80f0a:	2964      	cmp	r1, #100	; 0x64
   80f0c:	d022      	beq.n	80f54 <print+0x8c>
				pc += printi (out, va_arg( args, int ), 10, 1, width, pad, 'a');
				continue;
			}
			if( *format == 'x' ) {
   80f0e:	2978      	cmp	r1, #120	; 0x78
   80f10:	d02f      	beq.n	80f72 <print+0xaa>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'a');
				continue;
			}
			if( *format == 'X' ) {
   80f12:	2958      	cmp	r1, #88	; 0x58
   80f14:	d03c      	beq.n	80f90 <print+0xc8>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'A');
				continue;
			}
			if( *format == 'u' ) {
   80f16:	2975      	cmp	r1, #117	; 0x75
   80f18:	d049      	beq.n	80fae <print+0xe6>
				pc += printi (out, va_arg( args, int ), 10, 0, width, pad, 'a');
				continue;
			}
			if( *format == 'c' ) {
   80f1a:	2963      	cmp	r1, #99	; 0x63
   80f1c:	d15c      	bne.n	80fd8 <print+0x110>
				/* char are converted to int then pushed on the stack */
				scr[0] = (char)va_arg( args, int );
   80f1e:	9905      	ldr	r1, [sp, #20]
   80f20:	1d08      	adds	r0, r1, #4
   80f22:	9005      	str	r0, [sp, #20]
   80f24:	7809      	ldrb	r1, [r1, #0]
   80f26:	f88d 101c 	strb.w	r1, [sp, #28]
				scr[1] = '\0';
   80f2a:	2100      	movs	r1, #0
   80f2c:	f88d 101d 	strb.w	r1, [sp, #29]
				pc += prints (out, scr, width, pad);
   80f30:	a907      	add	r1, sp, #28
   80f32:	4630      	mov	r0, r6
   80f34:	4f34      	ldr	r7, [pc, #208]	; (81008 <print+0x140>)
   80f36:	47b8      	blx	r7
   80f38:	4405      	add	r5, r0
				continue;
   80f3a:	e04d      	b.n	80fd8 <print+0x110>
				register char *s = (char *)va_arg( args, int );
   80f3c:	9905      	ldr	r1, [sp, #20]
   80f3e:	1d08      	adds	r0, r1, #4
   80f40:	9005      	str	r0, [sp, #20]
   80f42:	6809      	ldr	r1, [r1, #0]
				pc += prints (out, s?s:"(null)", width, pad);
   80f44:	b121      	cbz	r1, 80f50 <print+0x88>
   80f46:	4630      	mov	r0, r6
   80f48:	4f2f      	ldr	r7, [pc, #188]	; (81008 <print+0x140>)
   80f4a:	47b8      	blx	r7
   80f4c:	4405      	add	r5, r0
				continue;
   80f4e:	e043      	b.n	80fd8 <print+0x110>
				pc += prints (out, s?s:"(null)", width, pad);
   80f50:	492e      	ldr	r1, [pc, #184]	; (8100c <print+0x144>)
   80f52:	e7f8      	b.n	80f46 <print+0x7e>
				pc += printi (out, va_arg( args, int ), 10, 1, width, pad, 'a');
   80f54:	9905      	ldr	r1, [sp, #20]
   80f56:	1d08      	adds	r0, r1, #4
   80f58:	9005      	str	r0, [sp, #20]
   80f5a:	6809      	ldr	r1, [r1, #0]
   80f5c:	2061      	movs	r0, #97	; 0x61
   80f5e:	9002      	str	r0, [sp, #8]
   80f60:	9301      	str	r3, [sp, #4]
   80f62:	9200      	str	r2, [sp, #0]
   80f64:	2301      	movs	r3, #1
   80f66:	220a      	movs	r2, #10
   80f68:	4630      	mov	r0, r6
   80f6a:	4f29      	ldr	r7, [pc, #164]	; (81010 <print+0x148>)
   80f6c:	47b8      	blx	r7
   80f6e:	4405      	add	r5, r0
				continue;
   80f70:	e032      	b.n	80fd8 <print+0x110>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'a');
   80f72:	9905      	ldr	r1, [sp, #20]
   80f74:	1d08      	adds	r0, r1, #4
   80f76:	9005      	str	r0, [sp, #20]
   80f78:	6809      	ldr	r1, [r1, #0]
   80f7a:	2061      	movs	r0, #97	; 0x61
   80f7c:	9002      	str	r0, [sp, #8]
   80f7e:	9301      	str	r3, [sp, #4]
   80f80:	9200      	str	r2, [sp, #0]
   80f82:	2300      	movs	r3, #0
   80f84:	2210      	movs	r2, #16
   80f86:	4630      	mov	r0, r6
   80f88:	4f21      	ldr	r7, [pc, #132]	; (81010 <print+0x148>)
   80f8a:	47b8      	blx	r7
   80f8c:	4405      	add	r5, r0
				continue;
   80f8e:	e023      	b.n	80fd8 <print+0x110>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'A');
   80f90:	9905      	ldr	r1, [sp, #20]
   80f92:	1d08      	adds	r0, r1, #4
   80f94:	9005      	str	r0, [sp, #20]
   80f96:	6809      	ldr	r1, [r1, #0]
   80f98:	2041      	movs	r0, #65	; 0x41
   80f9a:	9002      	str	r0, [sp, #8]
   80f9c:	9301      	str	r3, [sp, #4]
   80f9e:	9200      	str	r2, [sp, #0]
   80fa0:	2300      	movs	r3, #0
   80fa2:	2210      	movs	r2, #16
   80fa4:	4630      	mov	r0, r6
   80fa6:	4f1a      	ldr	r7, [pc, #104]	; (81010 <print+0x148>)
   80fa8:	47b8      	blx	r7
   80faa:	4405      	add	r5, r0
				continue;
   80fac:	e014      	b.n	80fd8 <print+0x110>
				pc += printi (out, va_arg( args, int ), 10, 0, width, pad, 'a');
   80fae:	9905      	ldr	r1, [sp, #20]
   80fb0:	1d08      	adds	r0, r1, #4
   80fb2:	9005      	str	r0, [sp, #20]
   80fb4:	6809      	ldr	r1, [r1, #0]
   80fb6:	2061      	movs	r0, #97	; 0x61
   80fb8:	9002      	str	r0, [sp, #8]
   80fba:	9301      	str	r3, [sp, #4]
   80fbc:	9200      	str	r2, [sp, #0]
   80fbe:	2300      	movs	r3, #0
   80fc0:	220a      	movs	r2, #10
   80fc2:	4630      	mov	r0, r6
   80fc4:	4f12      	ldr	r7, [pc, #72]	; (81010 <print+0x148>)
   80fc6:	47b8      	blx	r7
   80fc8:	4405      	add	r5, r0
				continue;
   80fca:	e005      	b.n	80fd8 <print+0x110>
			++format;
   80fcc:	4614      	mov	r4, r2
			}
		}
		else {
		out:
			printchar (out, *format);
   80fce:	7821      	ldrb	r1, [r4, #0]
   80fd0:	4630      	mov	r0, r6
   80fd2:	4b10      	ldr	r3, [pc, #64]	; (81014 <print+0x14c>)
   80fd4:	4798      	blx	r3
			++pc;
   80fd6:	3501      	adds	r5, #1
	for (; *format != 0; ++format) {
   80fd8:	3401      	adds	r4, #1
   80fda:	7823      	ldrb	r3, [r4, #0]
   80fdc:	b163      	cbz	r3, 80ff8 <print+0x130>
		if (*format == '%') {
   80fde:	2b25      	cmp	r3, #37	; 0x25
   80fe0:	d1f5      	bne.n	80fce <print+0x106>
			++format;
   80fe2:	1c62      	adds	r2, r4, #1
			if (*format == '\0') break;
   80fe4:	7863      	ldrb	r3, [r4, #1]
   80fe6:	b13b      	cbz	r3, 80ff8 <print+0x130>
			if (*format == '%') goto out;
   80fe8:	2b25      	cmp	r3, #37	; 0x25
   80fea:	d0ef      	beq.n	80fcc <print+0x104>
			if (*format == '-') {
   80fec:	2b2d      	cmp	r3, #45	; 0x2d
   80fee:	f43f af72 	beq.w	80ed6 <print+0xe>
			width = pad = 0;
   80ff2:	2300      	movs	r3, #0
   80ff4:	4614      	mov	r4, r2
   80ff6:	e774      	b.n	80ee2 <print+0x1a>
		}
	}
	if (out) **out = '\0';
   80ff8:	b116      	cbz	r6, 81000 <print+0x138>
   80ffa:	6833      	ldr	r3, [r6, #0]
   80ffc:	2200      	movs	r2, #0
   80ffe:	701a      	strb	r2, [r3, #0]
	va_end( args );
	return pc;
}
   81000:	4628      	mov	r0, r5
   81002:	b009      	add	sp, #36	; 0x24
   81004:	bdf0      	pop	{r4, r5, r6, r7, pc}
   81006:	bf00      	nop
   81008:	00080d99 	.word	0x00080d99
   8100c:	00081348 	.word	0x00081348
   81010:	00080e1d 	.word	0x00080e1d
   81014:	00080d89 	.word	0x00080d89

00081018 <printf>:

int printf(const char *format, ...)
{
   81018:	b40f      	push	{r0, r1, r2, r3}
   8101a:	b500      	push	{lr}
   8101c:	b083      	sub	sp, #12
   8101e:	aa04      	add	r2, sp, #16
   81020:	f852 1b04 	ldr.w	r1, [r2], #4
        va_list args;
        
        va_start( args, format );
   81024:	9201      	str	r2, [sp, #4]
        return print( 0, format, args );
   81026:	2000      	movs	r0, #0
   81028:	4b03      	ldr	r3, [pc, #12]	; (81038 <printf+0x20>)
   8102a:	4798      	blx	r3
}
   8102c:	b003      	add	sp, #12
   8102e:	f85d eb04 	ldr.w	lr, [sp], #4
   81032:	b004      	add	sp, #16
   81034:	4770      	bx	lr
   81036:	bf00      	nop
   81038:	00080ec9 	.word	0x00080ec9

0008103c <configure_uart>:
	uint32_t ul_sr;

/*
Initialize UART ring buffer as empty
*/
rx_buffer.head=0;
   8103c:	4b16      	ldr	r3, [pc, #88]	; (81098 <configure_uart+0x5c>)
   8103e:	2200      	movs	r2, #0
   81040:	701a      	strb	r2, [r3, #0]
rx_buffer.tail=0;
   81042:	705a      	strb	r2, [r3, #1]
/*
Initialize UART communication
*/
	// Pin configuration
	// Disable interrupts on Uart receive (URXD) and transmit (UTXD) pins
	PIOA->PIO_IDR = PIO_PA8A_URXD | PIO_PA9A_UTXD;
   81044:	4b15      	ldr	r3, [pc, #84]	; (8109c <configure_uart+0x60>)
   81046:	f44f 7140 	mov.w	r1, #768	; 0x300
   8104a:	6459      	str	r1, [r3, #68]	; 0x44

	// Disable the Parallel IO (PIO) of the URXD and UTXD pins so that the peripheral controller can use them
	PIOA->PIO_PDR = PIO_PA8A_URXD | PIO_PA9A_UTXD;
   8104c:	6059      	str	r1, [r3, #4]

	// Read current peripheral AB select register and set the UTXD and URXD pins to 0 (UART is connected as peripheral A)
	ul_sr = PIOA->PIO_ABSR;
   8104e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
	PIOA->PIO_ABSR &= ~(PIO_PA8A_URXD | PIO_PA9A_UTXD) & ul_sr;
   81050:	6f18      	ldr	r0, [r3, #112]	; 0x70
   81052:	4002      	ands	r2, r0
   81054:	f422 7240 	bic.w	r2, r2, #768	; 0x300
   81058:	671a      	str	r2, [r3, #112]	; 0x70

	// Enable pull up resistor on URXD and UTXD pin
	PIOA->PIO_PUER = PIO_PA8A_URXD | PIO_PA9A_UTXD;
   8105a:	6659      	str	r1, [r3, #100]	; 0x64

	// Uart configuration
	
	// Enable the peripheral UART controller in Power Management Controller (PMC)
	PMC->PMC_PCER0 = 1 << ID_UART;
   8105c:	f44f 7280 	mov.w	r2, #256	; 0x100
   81060:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
   81064:	611a      	str	r2, [r3, #16]

	// Reset and disable receiver and transmitter
	UART->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX | UART_CR_RXDIS | UART_CR_TXDIS;
   81066:	f503 7300 	add.w	r3, r3, #512	; 0x200
   8106a:	21ac      	movs	r1, #172	; 0xac
   8106c:	6019      	str	r1, [r3, #0]

	// Set the baudrate
	//UART->UART_BRGR = 547; // MCK / 16 * x = BaudRate (write x into UART_BRGR)  
	//UART->UART_BRGR = 547; // MCK = 12 MHz, => BaudRate = 9612
	UART->UART_BRGR = 547;
   8106e:	f240 2123 	movw	r1, #547	; 0x223
   81072:	6219      	str	r1, [r3, #32]

	// No parity bits
	UART->UART_MR = UART_MR_PAR_NO | UART_MR_CHMODE_NORMAL;	
   81074:	f44f 6100 	mov.w	r1, #2048	; 0x800
   81078:	6059      	str	r1, [r3, #4]

	// Disable PDC channel
	UART->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
   8107a:	f240 2102 	movw	r1, #514	; 0x202
   8107e:	f8c3 1120 	str.w	r1, [r3, #288]	; 0x120

	// Configure interrupts on receive ready and errors
	UART->UART_IDR = 0xFFFFFFFF;
   81082:	f04f 31ff 	mov.w	r1, #4294967295
   81086:	60d9      	str	r1, [r3, #12]
	UART->UART_IER = UART_IER_RXRDY | UART_IER_OVRE | UART_IER_FRAME | UART_IER_PARE;
   81088:	21e1      	movs	r1, #225	; 0xe1
   8108a:	6099      	str	r1, [r3, #8]
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   8108c:	4904      	ldr	r1, [pc, #16]	; (810a0 <configure_uart+0x64>)
   8108e:	600a      	str	r2, [r1, #0]

	// Enable UART interrupt in the Nested Vectored Interrupt Controller(NVIC)
	NVIC_EnableIRQ((IRQn_Type) ID_UART);

	// Enable UART receiver and transmitter
	UART->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
   81090:	2250      	movs	r2, #80	; 0x50
   81092:	601a      	str	r2, [r3, #0]
   81094:	4770      	bx	lr
   81096:	bf00      	nop
   81098:	20000460 	.word	0x20000460
   8109c:	400e0e00 	.word	0x400e0e00
   810a0:	e000e100 	.word	0xe000e100

000810a4 <uart_putchar>:
 * \retval Success(0) or failure(1).
 */
int uart_putchar(const uint8_t c)
{
	// Check if the transmitter is ready
	if((UART->UART_SR & UART_SR_TXRDY) != UART_SR_TXRDY)
   810a4:	4b07      	ldr	r3, [pc, #28]	; (810c4 <uart_putchar+0x20>)
   810a6:	695b      	ldr	r3, [r3, #20]
   810a8:	f013 0f02 	tst.w	r3, #2
   810ac:	d008      	beq.n	810c0 <uart_putchar+0x1c>
	return 1;

	// Send the character
	UART->UART_THR = c;
   810ae:	4b05      	ldr	r3, [pc, #20]	; (810c4 <uart_putchar+0x20>)
   810b0:	61d8      	str	r0, [r3, #28]
	while(!((UART->UART_SR) & UART_SR_TXEMPTY)); // Wait for the character to be sent, can implement ring buffer to remove the wait
   810b2:	4b04      	ldr	r3, [pc, #16]	; (810c4 <uart_putchar+0x20>)
   810b4:	695b      	ldr	r3, [r3, #20]
   810b6:	f413 7f00 	tst.w	r3, #512	; 0x200
   810ba:	d0fa      	beq.n	810b2 <uart_putchar+0xe>
	return 0;
   810bc:	2000      	movs	r0, #0
   810be:	4770      	bx	lr
	return 1;
   810c0:	2001      	movs	r0, #1
}
   810c2:	4770      	bx	lr
   810c4:	400e0800 	.word	0x400e0800

000810c8 <UART_Handler>:

void UART_Handler(void)
{
   810c8:	b508      	push	{r3, lr}
	uint32_t status = UART->UART_SR;
   810ca:	4b15      	ldr	r3, [pc, #84]	; (81120 <UART_Handler+0x58>)
   810cc:	695b      	ldr	r3, [r3, #20]
	
	//Reset UART at overflow error and frame error
	if(status & (UART_SR_OVRE | UART_SR_FRAME | UART_SR_PARE))
   810ce:	f013 0fe0 	tst.w	r3, #224	; 0xe0
   810d2:	d003      	beq.n	810dc <UART_Handler+0x14>
	{
		UART->UART_CR = UART_CR_RXEN | UART_CR_TXEN | UART_CR_RSTSTA;
   810d4:	f44f 71a8 	mov.w	r1, #336	; 0x150
   810d8:	4a11      	ldr	r2, [pc, #68]	; (81120 <UART_Handler+0x58>)
   810da:	6011      	str	r1, [r2, #0]
	}
	
	//Check if message is ready to be received
	if(status & UART_SR_RXRDY)
   810dc:	f013 0f01 	tst.w	r3, #1
   810e0:	d012      	beq.n	81108 <UART_Handler+0x40>
	{
		//Check if receive ring buffer is full and 
		if((rx_buffer.tail + 1) % UART_RINGBUFFER_SIZE == rx_buffer.head)
   810e2:	4810      	ldr	r0, [pc, #64]	; (81124 <UART_Handler+0x5c>)
   810e4:	7842      	ldrb	r2, [r0, #1]
   810e6:	1c53      	adds	r3, r2, #1
   810e8:	4259      	negs	r1, r3
   810ea:	f003 033f 	and.w	r3, r3, #63	; 0x3f
   810ee:	f001 013f 	and.w	r1, r1, #63	; 0x3f
   810f2:	bf58      	it	pl
   810f4:	424b      	negpl	r3, r1
   810f6:	7801      	ldrb	r1, [r0, #0]
   810f8:	428b      	cmp	r3, r1
   810fa:	d006      	beq.n	8110a <UART_Handler+0x42>
		{
			printf("ERR: UART RX buffer is full\n\r");
			rx_buffer.data[rx_buffer.tail] = UART->UART_RHR; //Throw away message
			return;
		}
		rx_buffer.data[rx_buffer.tail] = UART->UART_RHR;
   810fc:	4908      	ldr	r1, [pc, #32]	; (81120 <UART_Handler+0x58>)
   810fe:	6988      	ldr	r0, [r1, #24]
   81100:	4908      	ldr	r1, [pc, #32]	; (81124 <UART_Handler+0x5c>)
   81102:	440a      	add	r2, r1
   81104:	7090      	strb	r0, [r2, #2]
		rx_buffer.tail = (rx_buffer.tail + 1) % UART_RINGBUFFER_SIZE;
   81106:	704b      	strb	r3, [r1, #1]
   81108:	bd08      	pop	{r3, pc}
			printf("ERR: UART RX buffer is full\n\r");
   8110a:	4807      	ldr	r0, [pc, #28]	; (81128 <UART_Handler+0x60>)
   8110c:	4b07      	ldr	r3, [pc, #28]	; (8112c <UART_Handler+0x64>)
   8110e:	4798      	blx	r3
			rx_buffer.data[rx_buffer.tail] = UART->UART_RHR; //Throw away message
   81110:	4b04      	ldr	r3, [pc, #16]	; (81124 <UART_Handler+0x5c>)
   81112:	7859      	ldrb	r1, [r3, #1]
   81114:	4a02      	ldr	r2, [pc, #8]	; (81120 <UART_Handler+0x58>)
   81116:	6992      	ldr	r2, [r2, #24]
   81118:	440b      	add	r3, r1
   8111a:	709a      	strb	r2, [r3, #2]
			return;
   8111c:	bd08      	pop	{r3, pc}
   8111e:	bf00      	nop
   81120:	400e0800 	.word	0x400e0800
   81124:	20000460 	.word	0x20000460
   81128:	00081350 	.word	0x00081350
   8112c:	00081019 	.word	0x00081019

00081130 <__libc_init_array>:
   81130:	b570      	push	{r4, r5, r6, lr}
   81132:	4e0f      	ldr	r6, [pc, #60]	; (81170 <__libc_init_array+0x40>)
   81134:	4d0f      	ldr	r5, [pc, #60]	; (81174 <__libc_init_array+0x44>)
   81136:	1b76      	subs	r6, r6, r5
   81138:	10b6      	asrs	r6, r6, #2
   8113a:	bf18      	it	ne
   8113c:	2400      	movne	r4, #0
   8113e:	d005      	beq.n	8114c <__libc_init_array+0x1c>
   81140:	3401      	adds	r4, #1
   81142:	f855 3b04 	ldr.w	r3, [r5], #4
   81146:	4798      	blx	r3
   81148:	42a6      	cmp	r6, r4
   8114a:	d1f9      	bne.n	81140 <__libc_init_array+0x10>
   8114c:	4e0a      	ldr	r6, [pc, #40]	; (81178 <__libc_init_array+0x48>)
   8114e:	4d0b      	ldr	r5, [pc, #44]	; (8117c <__libc_init_array+0x4c>)
   81150:	f000 f910 	bl	81374 <_init>
   81154:	1b76      	subs	r6, r6, r5
   81156:	10b6      	asrs	r6, r6, #2
   81158:	bf18      	it	ne
   8115a:	2400      	movne	r4, #0
   8115c:	d006      	beq.n	8116c <__libc_init_array+0x3c>
   8115e:	3401      	adds	r4, #1
   81160:	f855 3b04 	ldr.w	r3, [r5], #4
   81164:	4798      	blx	r3
   81166:	42a6      	cmp	r6, r4
   81168:	d1f9      	bne.n	8115e <__libc_init_array+0x2e>
   8116a:	bd70      	pop	{r4, r5, r6, pc}
   8116c:	bd70      	pop	{r4, r5, r6, pc}
   8116e:	bf00      	nop
   81170:	00081380 	.word	0x00081380
   81174:	00081380 	.word	0x00081380
   81178:	00081388 	.word	0x00081388
   8117c:	00081380 	.word	0x00081380

00081180 <register_fini>:
   81180:	4b02      	ldr	r3, [pc, #8]	; (8118c <register_fini+0xc>)
   81182:	b113      	cbz	r3, 8118a <register_fini+0xa>
   81184:	4802      	ldr	r0, [pc, #8]	; (81190 <register_fini+0x10>)
   81186:	f000 b805 	b.w	81194 <atexit>
   8118a:	4770      	bx	lr
   8118c:	00000000 	.word	0x00000000
   81190:	000811a1 	.word	0x000811a1

00081194 <atexit>:
   81194:	2300      	movs	r3, #0
   81196:	4601      	mov	r1, r0
   81198:	461a      	mov	r2, r3
   8119a:	4618      	mov	r0, r3
   8119c:	f000 b81e 	b.w	811dc <__register_exitproc>

000811a0 <__libc_fini_array>:
   811a0:	b538      	push	{r3, r4, r5, lr}
   811a2:	4c0a      	ldr	r4, [pc, #40]	; (811cc <__libc_fini_array+0x2c>)
   811a4:	4d0a      	ldr	r5, [pc, #40]	; (811d0 <__libc_fini_array+0x30>)
   811a6:	1b64      	subs	r4, r4, r5
   811a8:	10a4      	asrs	r4, r4, #2
   811aa:	d00a      	beq.n	811c2 <__libc_fini_array+0x22>
   811ac:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
   811b0:	3b01      	subs	r3, #1
   811b2:	eb05 0583 	add.w	r5, r5, r3, lsl #2
   811b6:	3c01      	subs	r4, #1
   811b8:	f855 3904 	ldr.w	r3, [r5], #-4
   811bc:	4798      	blx	r3
   811be:	2c00      	cmp	r4, #0
   811c0:	d1f9      	bne.n	811b6 <__libc_fini_array+0x16>
   811c2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   811c6:	f000 b8df 	b.w	81388 <_fini>
   811ca:	bf00      	nop
   811cc:	00081398 	.word	0x00081398
   811d0:	00081394 	.word	0x00081394

000811d4 <__retarget_lock_acquire_recursive>:
   811d4:	4770      	bx	lr
   811d6:	bf00      	nop

000811d8 <__retarget_lock_release_recursive>:
   811d8:	4770      	bx	lr
   811da:	bf00      	nop

000811dc <__register_exitproc>:
   811dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   811e0:	4d2c      	ldr	r5, [pc, #176]	; (81294 <__register_exitproc+0xb8>)
   811e2:	4606      	mov	r6, r0
   811e4:	6828      	ldr	r0, [r5, #0]
   811e6:	4698      	mov	r8, r3
   811e8:	460f      	mov	r7, r1
   811ea:	4691      	mov	r9, r2
   811ec:	f7ff fff2 	bl	811d4 <__retarget_lock_acquire_recursive>
   811f0:	4b29      	ldr	r3, [pc, #164]	; (81298 <__register_exitproc+0xbc>)
   811f2:	681c      	ldr	r4, [r3, #0]
   811f4:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
   811f8:	2b00      	cmp	r3, #0
   811fa:	d03e      	beq.n	8127a <__register_exitproc+0x9e>
   811fc:	685a      	ldr	r2, [r3, #4]
   811fe:	2a1f      	cmp	r2, #31
   81200:	dc1c      	bgt.n	8123c <__register_exitproc+0x60>
   81202:	f102 0e01 	add.w	lr, r2, #1
   81206:	b176      	cbz	r6, 81226 <__register_exitproc+0x4a>
   81208:	2101      	movs	r1, #1
   8120a:	eb03 0482 	add.w	r4, r3, r2, lsl #2
   8120e:	f8c4 9088 	str.w	r9, [r4, #136]	; 0x88
   81212:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
   81216:	4091      	lsls	r1, r2
   81218:	4308      	orrs	r0, r1
   8121a:	2e02      	cmp	r6, #2
   8121c:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   81220:	f8c4 8108 	str.w	r8, [r4, #264]	; 0x108
   81224:	d023      	beq.n	8126e <__register_exitproc+0x92>
   81226:	3202      	adds	r2, #2
   81228:	f8c3 e004 	str.w	lr, [r3, #4]
   8122c:	6828      	ldr	r0, [r5, #0]
   8122e:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
   81232:	f7ff ffd1 	bl	811d8 <__retarget_lock_release_recursive>
   81236:	2000      	movs	r0, #0
   81238:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   8123c:	4b17      	ldr	r3, [pc, #92]	; (8129c <__register_exitproc+0xc0>)
   8123e:	b30b      	cbz	r3, 81284 <__register_exitproc+0xa8>
   81240:	f44f 70c8 	mov.w	r0, #400	; 0x190
   81244:	f3af 8000 	nop.w
   81248:	4603      	mov	r3, r0
   8124a:	b1d8      	cbz	r0, 81284 <__register_exitproc+0xa8>
   8124c:	2000      	movs	r0, #0
   8124e:	f8d4 1148 	ldr.w	r1, [r4, #328]	; 0x148
   81252:	f04f 0e01 	mov.w	lr, #1
   81256:	6058      	str	r0, [r3, #4]
   81258:	6019      	str	r1, [r3, #0]
   8125a:	4602      	mov	r2, r0
   8125c:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   81260:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   81264:	f8c3 018c 	str.w	r0, [r3, #396]	; 0x18c
   81268:	2e00      	cmp	r6, #0
   8126a:	d0dc      	beq.n	81226 <__register_exitproc+0x4a>
   8126c:	e7cc      	b.n	81208 <__register_exitproc+0x2c>
   8126e:	f8d3 018c 	ldr.w	r0, [r3, #396]	; 0x18c
   81272:	4301      	orrs	r1, r0
   81274:	f8c3 118c 	str.w	r1, [r3, #396]	; 0x18c
   81278:	e7d5      	b.n	81226 <__register_exitproc+0x4a>
   8127a:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
   8127e:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   81282:	e7bb      	b.n	811fc <__register_exitproc+0x20>
   81284:	6828      	ldr	r0, [r5, #0]
   81286:	f7ff ffa7 	bl	811d8 <__retarget_lock_release_recursive>
   8128a:	f04f 30ff 	mov.w	r0, #4294967295
   8128e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   81292:	bf00      	nop
   81294:	20000438 	.word	0x20000438
   81298:	00081370 	.word	0x00081370
   8129c:	00000000 	.word	0x00000000
   812a0:	61440d0a 	.word	0x61440d0a
   812a4:	72206174 	.word	0x72206174
   812a8:	20646165 	.word	0x20646165
   812ac:	6d6f7266 	.word	0x6d6f7266
   812b0:	6f727720 	.word	0x6f727720
   812b4:	6320676e 	.word	0x6320676e
   812b8:	6e6e6168 	.word	0x6e6e6168
   812bc:	28206c65 	.word	0x28206c65
   812c0:	6e5f6863 	.word	0x6e5f6863
   812c4:	203a6d75 	.word	0x203a6d75
   812c8:	00296425 	.word	0x00296425
   812cc:	45544e49 	.word	0x45544e49
   812d0:	50495252 	.word	0x50495252
   812d4:	61202c74 	.word	0x61202c74
   812d8:	203a6364 	.word	0x203a6364
   812dc:	0d0a7825 	.word	0x0d0a7825
   812e0:	00000000 	.word	0x00000000
   812e4:	6c6f6167 	.word	0x6c6f6167
   812e8:	000d0a21 	.word	0x000d0a21
   812ec:	304e4143 	.word	0x304e4143
   812f0:	73656d20 	.word	0x73656d20
   812f4:	65676173 	.word	0x65676173
   812f8:	72726120 	.word	0x72726120
   812fc:	64657669 	.word	0x64657669
   81300:	206e6920 	.word	0x206e6920
   81304:	2d6e6f6e 	.word	0x2d6e6f6e
   81308:	64657375 	.word	0x64657375
   8130c:	69616d20 	.word	0x69616d20
   81310:	786f626c 	.word	0x786f626c
   81314:	00000d0a 	.word	0x00000d0a
   81318:	203a6364 	.word	0x203a6364
   8131c:	0d0a6425 	.word	0x0d0a6425
   81320:	00000000 	.word	0x00000000
   81324:	65746e69 	.word	0x65746e69
   81328:	70757272 	.word	0x70757272
   8132c:	74203a74 	.word	0x74203a74
   81330:	0d0a3263 	.word	0x0d0a3263
   81334:	00000000 	.word	0x00000000
   81338:	206e6163 	.word	0x206e6163
   8133c:	74696e69 	.word	0x74696e69
   81340:	69616620 	.word	0x69616620
   81344:	0064656c 	.word	0x0064656c
   81348:	6c756e28 	.word	0x6c756e28
   8134c:	0000296c 	.word	0x0000296c
   81350:	3a525245 	.word	0x3a525245
   81354:	52415520 	.word	0x52415520
   81358:	58522054 	.word	0x58522054
   8135c:	66756220 	.word	0x66756220
   81360:	20726566 	.word	0x20726566
   81364:	66207369 	.word	0x66207369
   81368:	0a6c6c75 	.word	0x0a6c6c75
   8136c:	0000000d 	.word	0x0000000d

00081370 <_global_impure_ptr>:
   81370:	20000010                                ... 

00081374 <_init>:
   81374:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   81376:	bf00      	nop
   81378:	bcf8      	pop	{r3, r4, r5, r6, r7}
   8137a:	bc08      	pop	{r3}
   8137c:	469e      	mov	lr, r3
   8137e:	4770      	bx	lr

00081380 <__init_array_start>:
   81380:	00081181 	.word	0x00081181

00081384 <__frame_dummy_init_array_entry>:
   81384:	00080119                                ....

00081388 <_fini>:
   81388:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8138a:	bf00      	nop
   8138c:	bcf8      	pop	{r3, r4, r5, r6, r7}
   8138e:	bc08      	pop	{r3}
   81390:	469e      	mov	lr, r3
   81392:	4770      	bx	lr

00081394 <__fini_array_start>:
   81394:	000800f5 	.word	0x000800f5
