<stg><name>hls_atoi_w_len_Pipeline_VITIS_LOOP_8_1</name>


<trans_list>

<trans id="50" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %res = alloca i32 1

]]></Node>
<StgValue><ssdm name="res"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:2 %n_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %n

]]></Node>
<StgValue><ssdm name="n_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:3 %s_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %s

]]></Node>
<StgValue><ssdm name="s_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:4 %store_ln8 = store i3 0, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln8"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %store_ln6 = store i32 0, i32 %res

]]></Node>
<StgValue><ssdm name="store_ln6"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %for.cond

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.cond:1 %i_3 = load i3 %i

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="7" op_0_bw="3">
<![CDATA[
for.cond:2 %zext_ln8 = zext i3 %i_3

]]></Node>
<StgValue><ssdm name="zext_ln8"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.cond:3 %add_ln8 = add i7 %zext_ln8, i7 %s_read

]]></Node>
<StgValue><ssdm name="add_ln8"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="7">
<![CDATA[
for.cond:4 %zext_ln8_1 = zext i7 %add_ln8

]]></Node>
<StgValue><ssdm name="zext_ln8_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond:5 %stored_msg_addr = getelementptr i8 %stored_msg, i64 0, i64 %zext_ln8_1

]]></Node>
<StgValue><ssdm name="stored_msg_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="7">
<![CDATA[
for.cond:6 %stored_msg_load = load i7 %stored_msg_addr

]]></Node>
<StgValue><ssdm name="stored_msg_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.cond:8 %icmp_ln8_1 = icmp_ult  i3 %i_3, i3 %n_read

]]></Node>
<StgValue><ssdm name="icmp_ln8_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.cond:0 %is_neg = phi i1 %is_neg_1, void %for.body_ifconv, i1 0, void %newFuncRoot

]]></Node>
<StgValue><ssdm name="is_neg"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="7">
<![CDATA[
for.cond:6 %stored_msg_load = load i7 %stored_msg_addr

]]></Node>
<StgValue><ssdm name="stored_msg_load"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.cond:7 %icmp_ln8 = icmp_ne  i8 %stored_msg_load, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln8"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.cond:9 %and_ln8 = and i1 %icmp_ln8, i1 %icmp_ln8_1

]]></Node>
<StgValue><ssdm name="and_ln8"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.cond:10 %add_ln8_1 = add i3 %i_3, i3 1

]]></Node>
<StgValue><ssdm name="add_ln8_1"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.cond:11 %br_ln8 = br i1 %and_ln8, void %for.end.exitStub, void %for.body_ifconv

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body_ifconv:0 %res_load = load i32 %res

]]></Node>
<StgValue><ssdm name="res_load"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body_ifconv:1 %specpipeline_ln9 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln9"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body_ifconv:2 %specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln8"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body_ifconv:3 %icmp_ln9 = icmp_eq  i8 %stored_msg_load, i8 45

]]></Node>
<StgValue><ssdm name="icmp_ln9"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body_ifconv:4 %shl_ln13 = shl i32 %res_load, i32 3

]]></Node>
<StgValue><ssdm name="shl_ln13"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body_ifconv:5 %shl_ln13_1 = shl i32 %res_load, i32 1

]]></Node>
<StgValue><ssdm name="shl_ln13_1"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="9" op_0_bw="8">
<![CDATA[
for.body_ifconv:6 %sext_ln13 = sext i8 %stored_msg_load

]]></Node>
<StgValue><ssdm name="sext_ln13"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body_ifconv:7 %add_ln13_1 = add i9 %sext_ln13, i9 464

]]></Node>
<StgValue><ssdm name="add_ln13_1"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="9">
<![CDATA[
for.body_ifconv:8 %sext_ln13_1 = sext i9 %add_ln13_1

]]></Node>
<StgValue><ssdm name="sext_ln13_1"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body_ifconv:9 %add_ln13 = add i32 %shl_ln13, i32 %sext_ln13_1

]]></Node>
<StgValue><ssdm name="add_ln13"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body_ifconv:10 %res_1 = add i32 %add_ln13, i32 %shl_ln13_1

]]></Node>
<StgValue><ssdm name="res_1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body_ifconv:11 %res_2 = select i1 %icmp_ln9, i32 %res_load, i32 %res_1

]]></Node>
<StgValue><ssdm name="res_2"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body_ifconv:12 %is_neg_1 = or i1 %icmp_ln9, i1 %is_neg

]]></Node>
<StgValue><ssdm name="is_neg_1"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body_ifconv:13 %store_ln8 = store i3 %add_ln8_1, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln8"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body_ifconv:14 %store_ln6 = store i32 %res_2, i32 %res

]]></Node>
<StgValue><ssdm name="store_ln6"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
for.body_ifconv:15 %br_ln8 = br void %for.cond

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.end.exitStub:0 %res_load_1 = load i32 %res

]]></Node>
<StgValue><ssdm name="res_load_1"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %res_out, i32 %res_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.end.exitStub:2 %write_ln9 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %is_neg_out, i1 %is_neg

]]></Node>
<StgValue><ssdm name="write_ln9"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0">
<![CDATA[
for.end.exitStub:3 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="53" name="s" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="s"/></StgValue>
</port>
<port id="54" name="n" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="n"/></StgValue>
</port>
<port id="55" name="res_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="res_out"/></StgValue>
</port>
<port id="56" name="is_neg_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="is_neg_out"/></StgValue>
</port>
<port id="57" name="stored_msg" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="stored_msg"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="59" from="StgValue_58" to="res" fromId="58" toId="5">
</dataflow>
<dataflow id="60" from="StgValue_58" to="i" fromId="58" toId="6">
</dataflow>
<dataflow id="62" from="_ssdm_op_Read.ap_auto.i3" to="n_read" fromId="61" toId="7">
</dataflow>
<dataflow id="63" from="n" to="n_read" fromId="54" toId="7">
</dataflow>
<dataflow id="65" from="_ssdm_op_Read.ap_auto.i7" to="s_read" fromId="64" toId="8">
</dataflow>
<dataflow id="66" from="s" to="s_read" fromId="53" toId="8">
</dataflow>
<dataflow id="68" from="StgValue_67" to="store_ln8" fromId="67" toId="9">
</dataflow>
<dataflow id="69" from="i" to="store_ln8" fromId="6" toId="9">
</dataflow>
<dataflow id="71" from="StgValue_70" to="store_ln6" fromId="70" toId="10">
</dataflow>
<dataflow id="72" from="res" to="store_ln6" fromId="5" toId="10">
</dataflow>
<dataflow id="73" from="i" to="i_3" fromId="6" toId="12">
</dataflow>
<dataflow id="74" from="i_3" to="zext_ln8" fromId="12" toId="13">
</dataflow>
<dataflow id="75" from="zext_ln8" to="add_ln8" fromId="13" toId="14">
</dataflow>
<dataflow id="76" from="s_read" to="add_ln8" fromId="8" toId="14">
</dataflow>
<dataflow id="77" from="add_ln8" to="zext_ln8_1" fromId="14" toId="15">
</dataflow>
<dataflow id="78" from="stored_msg" to="stored_msg_addr" fromId="57" toId="16">
</dataflow>
<dataflow id="80" from="StgValue_79" to="stored_msg_addr" fromId="79" toId="16">
</dataflow>
<dataflow id="81" from="zext_ln8_1" to="stored_msg_addr" fromId="15" toId="16">
</dataflow>
<dataflow id="82" from="stored_msg_addr" to="stored_msg_load" fromId="16" toId="17">
</dataflow>
<dataflow id="83" from="i_3" to="icmp_ln8_1" fromId="12" toId="18">
</dataflow>
<dataflow id="84" from="n_read" to="icmp_ln8_1" fromId="7" toId="18">
</dataflow>
<dataflow id="85" from="is_neg_1" to="is_neg" fromId="37" toId="19">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln8" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="86" from="br_ln8" to="is_neg" fromId="40" toId="19">
<BackEdge/>
</dataflow>
<dataflow id="88" from="StgValue_87" to="is_neg" fromId="87" toId="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="89" from="br_ln0" to="is_neg" fromId="11" toId="19">
</dataflow>
<dataflow id="90" from="stored_msg_addr" to="stored_msg_load" fromId="16" toId="20">
</dataflow>
<dataflow id="91" from="stored_msg_load" to="icmp_ln8" fromId="20" toId="21">
</dataflow>
<dataflow id="93" from="StgValue_92" to="icmp_ln8" fromId="92" toId="21">
</dataflow>
<dataflow id="94" from="icmp_ln8" to="and_ln8" fromId="21" toId="22">
</dataflow>
<dataflow id="95" from="icmp_ln8_1" to="and_ln8" fromId="18" toId="22">
</dataflow>
<dataflow id="96" from="i_3" to="add_ln8_1" fromId="12" toId="23">
</dataflow>
<dataflow id="98" from="StgValue_97" to="add_ln8_1" fromId="97" toId="23">
</dataflow>
<dataflow id="99" from="and_ln8" to="br_ln8" fromId="22" toId="24">
</dataflow>
<dataflow id="100" from="res" to="res_load" fromId="5" toId="25">
</dataflow>
<dataflow id="102" from="_ssdm_op_SpecPipeline" to="specpipeline_ln9" fromId="101" toId="26">
</dataflow>
<dataflow id="104" from="StgValue_103" to="specpipeline_ln9" fromId="103" toId="26">
</dataflow>
<dataflow id="105" from="StgValue_70" to="specpipeline_ln9" fromId="70" toId="26">
</dataflow>
<dataflow id="106" from="StgValue_70" to="specpipeline_ln9" fromId="70" toId="26">
</dataflow>
<dataflow id="107" from="StgValue_70" to="specpipeline_ln9" fromId="70" toId="26">
</dataflow>
<dataflow id="109" from="empty_1" to="specpipeline_ln9" fromId="108" toId="26">
</dataflow>
<dataflow id="111" from="_ssdm_op_SpecLoopName" to="specloopname_ln8" fromId="110" toId="27">
</dataflow>
<dataflow id="113" from="empty_9" to="specloopname_ln8" fromId="112" toId="27">
</dataflow>
<dataflow id="114" from="stored_msg_load" to="icmp_ln9" fromId="20" toId="28">
</dataflow>
<dataflow id="116" from="StgValue_115" to="icmp_ln9" fromId="115" toId="28">
</dataflow>
<dataflow id="117" from="res_load" to="shl_ln13" fromId="25" toId="29">
</dataflow>
<dataflow id="119" from="StgValue_118" to="shl_ln13" fromId="118" toId="29">
</dataflow>
<dataflow id="120" from="res_load" to="shl_ln13_1" fromId="25" toId="30">
</dataflow>
<dataflow id="121" from="StgValue_58" to="shl_ln13_1" fromId="58" toId="30">
</dataflow>
<dataflow id="122" from="stored_msg_load" to="sext_ln13" fromId="20" toId="31">
</dataflow>
<dataflow id="123" from="sext_ln13" to="add_ln13_1" fromId="31" toId="32">
</dataflow>
<dataflow id="125" from="StgValue_124" to="add_ln13_1" fromId="124" toId="32">
</dataflow>
<dataflow id="126" from="add_ln13_1" to="sext_ln13_1" fromId="32" toId="33">
</dataflow>
<dataflow id="127" from="shl_ln13" to="add_ln13" fromId="29" toId="34">
</dataflow>
<dataflow id="128" from="sext_ln13_1" to="add_ln13" fromId="33" toId="34">
</dataflow>
<dataflow id="129" from="add_ln13" to="res_1" fromId="34" toId="35">
</dataflow>
<dataflow id="130" from="shl_ln13_1" to="res_1" fromId="30" toId="35">
</dataflow>
<dataflow id="131" from="icmp_ln9" to="res_2" fromId="28" toId="36">
</dataflow>
<dataflow id="132" from="res_load" to="res_2" fromId="25" toId="36">
</dataflow>
<dataflow id="133" from="res_1" to="res_2" fromId="35" toId="36">
</dataflow>
<dataflow id="134" from="icmp_ln9" to="is_neg_1" fromId="28" toId="37">
</dataflow>
<dataflow id="135" from="is_neg" to="is_neg_1" fromId="19" toId="37">
</dataflow>
<dataflow id="136" from="add_ln8_1" to="store_ln8" fromId="23" toId="38">
</dataflow>
<dataflow id="137" from="i" to="store_ln8" fromId="6" toId="38">
</dataflow>
<dataflow id="138" from="res_2" to="store_ln6" fromId="36" toId="39">
</dataflow>
<dataflow id="139" from="res" to="store_ln6" fromId="5" toId="39">
</dataflow>
<dataflow id="140" from="res" to="res_load_1" fromId="5" toId="41">
</dataflow>
<dataflow id="142" from="_ssdm_op_Write.ap_auto.i32P0A" to="write_ln0" fromId="141" toId="42">
</dataflow>
<dataflow id="143" from="res_out" to="write_ln0" fromId="55" toId="42">
</dataflow>
<dataflow id="144" from="res_load_1" to="write_ln0" fromId="41" toId="42">
</dataflow>
<dataflow id="146" from="_ssdm_op_Write.ap_auto.i1P0A" to="write_ln9" fromId="145" toId="43">
</dataflow>
<dataflow id="147" from="is_neg_out" to="write_ln9" fromId="56" toId="43">
</dataflow>
<dataflow id="148" from="is_neg" to="write_ln9" fromId="19" toId="43">
</dataflow>
<dataflow id="149" from="and_ln8" to="StgValue_3" fromId="22" toId="3">
</dataflow>
</dataflows>


</stg>
