Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Jul 17 20:39:57 2025
| Host         : LAPTOP-PA6R7BEM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Ejercicio2_timing_summary_routed.rpt -pb Ejercicio2_timing_summary_routed.pb -rpx Ejercicio2_timing_summary_routed.rpx -warn_on_violation
| Design       : Ejercicio2
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    5          inf        0.000                      0                    5           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 num1[1]
                            (input port)
  Destination:            resultado[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.563ns  (logic 5.435ns (30.945%)  route 12.128ns (69.055%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  num1[1] (IN)
                         net (fo=0)                   0.000     0.000    num1[1]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  num1_IBUF[1]_inst/O
                         net (fo=2, routed)           4.455     5.908    num1_IBUF[1]
    SLICE_X0Y7           LUT5 (Prop_lut5_I1_O)        0.152     6.060 r  resultado_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           3.129     9.189    resultado_OBUF[3]_inst_i_2_n_0
    SLICE_X65Y38         LUT3 (Prop_lut3_I0_O)        0.326     9.515 r  resultado_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.544    14.059    resultado_OBUF[2]
    V13                  OBUF (Prop_obuf_I_O)         3.504    17.563 r  resultado_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.563    resultado[2]
    V13                                                               r  resultado[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num1[1]
                            (input port)
  Destination:            acarreo
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.643ns  (logic 5.686ns (36.351%)  route 9.956ns (63.649%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  num1[1] (IN)
                         net (fo=0)                   0.000     0.000    num1[1]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  num1_IBUF[1]_inst/O
                         net (fo=2, routed)           4.455     5.908    num1_IBUF[1]
    SLICE_X0Y7           LUT5 (Prop_lut5_I1_O)        0.152     6.060 r  resultado_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           3.824     9.883    resultado_OBUF[3]_inst_i_2_n_0
    SLICE_X65Y38         LUT5 (Prop_lut5_I2_O)        0.354    10.237 r  acarreo_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.678    11.915    acarreo_OBUF
    W3                   OBUF (Prop_obuf_I_O)         3.727    15.643 r  acarreo_OBUF_inst/O
                         net (fo=0)                   0.000    15.643    acarreo
    W3                                                                r  acarreo (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num1[1]
                            (input port)
  Destination:            resultado[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.382ns  (logic 5.439ns (35.360%)  route 9.943ns (64.640%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  num1[1] (IN)
                         net (fo=0)                   0.000     0.000    num1[1]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  num1_IBUF[1]_inst/O
                         net (fo=2, routed)           4.455     5.908    num1_IBUF[1]
    SLICE_X0Y7           LUT5 (Prop_lut5_I1_O)        0.152     6.060 r  resultado_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           3.824     9.883    resultado_OBUF[3]_inst_i_2_n_0
    SLICE_X65Y38         LUT5 (Prop_lut5_I0_O)        0.326    10.209 r  resultado_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.664    11.874    resultado_OBUF[3]
    V3                   OBUF (Prop_obuf_I_O)         3.508    15.382 r  resultado_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.382    resultado[3]
    V3                                                                r  resultado[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num1[1]
                            (input port)
  Destination:            resultado[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.266ns  (logic 5.078ns (45.071%)  route 6.188ns (54.929%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  num1[1] (IN)
                         net (fo=0)                   0.000     0.000    num1[1]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  num1_IBUF[1]_inst/O
                         net (fo=2, routed)           4.455     5.908    num1_IBUF[1]
    SLICE_X0Y7           LUT5 (Prop_lut5_I4_O)        0.124     6.032 r  resultado_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.733     7.765    resultado_OBUF[1]
    V14                  OBUF (Prop_obuf_I_O)         3.501    11.266 r  resultado_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.266    resultado[1]
    V14                                                               r  resultado[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num1[0]
                            (input port)
  Destination:            resultado[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.584ns  (logic 5.099ns (48.173%)  route 5.486ns (51.827%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  num1[0] (IN)
                         net (fo=0)                   0.000     0.000    num1[0]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  num1_IBUF[0]_inst/O
                         net (fo=3, routed)           3.593     5.061    num1_IBUF[0]
    SLICE_X0Y7           LUT3 (Prop_lut3_I2_O)        0.124     5.185 r  resultado_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.893     7.078    resultado_OBUF[0]
    U14                  OBUF (Prop_obuf_I_O)         3.506    10.584 r  resultado_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.584    resultado[0]
    U14                                                               r  resultado[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 num2[2]
                            (input port)
  Destination:            resultado[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.178ns  (logic 1.477ns (67.797%)  route 0.702ns (32.203%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  num2[2] (IN)
                         net (fo=0)                   0.000     0.000    num2[2]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  num2_IBUF[2]_inst/O
                         net (fo=3, routed)           0.370     0.593    num2_IBUF[2]
    SLICE_X65Y38         LUT5 (Prop_lut5_I2_O)        0.045     0.638 r  resultado_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.331     0.969    resultado_OBUF[3]
    V3                   OBUF (Prop_obuf_I_O)         1.209     2.178 r  resultado_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.178    resultado[3]
    V3                                                                r  resultado[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Cin
                            (input port)
  Destination:            resultado[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.180ns  (logic 1.466ns (67.225%)  route 0.715ns (32.775%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  Cin (IN)
                         net (fo=0)                   0.000     0.000    Cin
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Cin_IBUF_inst/O
                         net (fo=3, routed)           0.347     0.566    Cin_IBUF
    SLICE_X0Y7           LUT5 (Prop_lut5_I2_O)        0.045     0.611 r  resultado_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.367     0.978    resultado_OBUF[1]
    V14                  OBUF (Prop_obuf_I_O)         1.202     2.180 r  resultado_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.180    resultado[1]
    V14                                                               r  resultado[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Cin
                            (input port)
  Destination:            resultado[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.247ns  (logic 1.471ns (65.464%)  route 0.776ns (34.536%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  Cin (IN)
                         net (fo=0)                   0.000     0.000    Cin
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Cin_IBUF_inst/O
                         net (fo=3, routed)           0.348     0.567    Cin_IBUF
    SLICE_X0Y7           LUT3 (Prop_lut3_I1_O)        0.045     0.612 r  resultado_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.428     1.040    resultado_OBUF[0]
    U14                  OBUF (Prop_obuf_I_O)         1.207     2.247 r  resultado_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.247    resultado[0]
    U14                                                               r  resultado[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num2[2]
                            (input port)
  Destination:            acarreo
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.257ns  (logic 1.559ns (69.074%)  route 0.698ns (30.926%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  num2[2] (IN)
                         net (fo=0)                   0.000     0.000    num2[2]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  num2_IBUF[2]_inst/O
                         net (fo=3, routed)           0.370     0.593    num2_IBUF[2]
    SLICE_X65Y38         LUT5 (Prop_lut5_I4_O)        0.048     0.641 r  acarreo_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.328     0.969    acarreo_OBUF
    W3                   OBUF (Prop_obuf_I_O)         1.288     2.257 r  acarreo_OBUF_inst/O
                         net (fo=0)                   0.000     2.257    acarreo
    W3                                                                r  acarreo (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num2[2]
                            (input port)
  Destination:            resultado[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.620ns  (logic 1.473ns (40.683%)  route 2.147ns (59.317%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  num2[2] (IN)
                         net (fo=0)                   0.000     0.000    num2[2]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  num2_IBUF[2]_inst/O
                         net (fo=3, routed)           0.371     0.594    num2_IBUF[2]
    SLICE_X65Y38         LUT3 (Prop_lut3_I1_O)        0.045     0.639 r  resultado_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.776     2.415    resultado_OBUF[2]
    V13                  OBUF (Prop_obuf_I_O)         1.205     3.620 r  resultado_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.620    resultado[2]
    V13                                                               r  resultado[2] (OUT)
  -------------------------------------------------------------------    -------------------





