import magma as m
import fault
import time
import tempfile
import shutil
import os
import pathlib
import pytest
import random

from lake.models.addr_gen_model import AddrGenModel
from lake.utils.util import transform_strides_and_ranges


@pytest.mark.parametrize("test_rand", [False, True])
@pytest.mark.parametrize("design", ["og_design", "op_design"])
def test_addr_design(
        test_rand,
        design,
        starting_addr=0,
        strides_0=15,
        strides_1=13,
        ranges_0=5,
        ranges_1=6):

    if test_rand:
        max_value = 2**5
        starting_addr = random.randint(0, max_value - 1)
        strides_0 = random.randint(0, max_value - 1)
        strides_1 = random.randint(0, max_value - 1)
        ranges_0 = random.randint(0, max_value - 1)
        ranges_1 = random.randint(0, max_value - 1)

    print(starting_addr, strides_0, strides_1, ranges_0, ranges_1)

    # set up addressor model
    model_ag = AddrGenModel(2, 16)

    config = {}
    config["starting_addr"] = starting_addr
    config["dimensionality"] = 2
    config["strides_0"] = strides_0
    config["strides_1"] = strides_1
    config["ranges_0"] = ranges_0
    config["ranges_1"] = ranges_1

    model_ag.set_config(config)

    # set up frail design with Verilog
    frail_dir = pathlib.Path(__file__).parent.parent.absolute()

    # get Magma circuit from Verilog
    dut = m.define_from_verilog_file(
        f"{frail_dir}/verilog/{design}.v",
        target_modules=[design],
        type_map={
            "clk": m.In(
                m.Clock)})[0]
    print(f"Imported as magma circuit: {dut}")

    tester = fault.Tester(dut, dut.clk)

    # no need to rst_n or clk_en yet

    # config regs
    if design == "design_b" or design == "op_design":
        tranges, tstrides = transform_strides_and_ranges(
            [ranges_0, ranges_1],
            [strides_0, strides_1],
            2)
        tester.circuit.x_max = ranges_0 #tranges[0]
        tester.circuit.x_stride = tstrides[0]
        tester.circuit.y_max = ranges_1 #tranges[1]
        tester.circuit.y_stride = tstrides[1]
        tester.circuit.offset = starting_addr
        print("transformed:", tranges, tstrides)
    elif design == "piecewise_addr_design":
        tester.circuit.x_max = ranges_0
        tester.circuit.x_stride_0 = strides_0
        tester.circuit.x_stride_1 = strides_0
        tester.circuit.y_max = ranges_1
        tester.circuit.y_stride_0 = strides_1
        tester.circuit.y_stride_1 = strides_1
        tester.circuit.offset_0 = starting_addr
        tester.circuit.offset_1 = starting_addr
        tester.circuit.offset_2 = starting_addr
        tester.circuit.offset_3 = starting_addr
        tester.circuit.i0_piece = ranges_0
        tester.circuit.i1_piece = ranges_1
    else:
        tester.circuit.x_max = ranges_0
        tester.circuit.x_stride = strides_0
        tester.circuit.y_max = ranges_1
        tester.circuit.y_stride = strides_1
        tester.circuit.offset = starting_addr

    tester.circuit.step = 1

    for i in range(min(1000, ranges_0 * ranges_1 - 1)):
        # start with first addr on rising clk edge
        tester.circuit.clk = 1
        tester.step(2)
        tester.eval()
        model_ag.step()
        tester.circuit.addr_out.expect(model_ag.get_address())
        # print(model_ag.get_address())

    with tempfile.TemporaryDirectory() as tempdir:
        tempdir = design
        shutil.copy(f"{frail_dir}/verilog/{design}.v", tempdir)
        tester.compile_and_run(target="verilator",
                               directory=tempdir,
                               skip_compile=True,
                               # flags=["-Wno-fatal"])
                               flags=["-Wno-fatal", "--trace"])


if __name__ == "__main__":
    test_addr_design(False, "rewrite")#, 0, 15, 20, 12, 15)
