<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<link rel="icon" href="logo.ico">
<title>HPM SDK: soc/HPM6E00/ip/hpm_vsc_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="https://www.hpmicro.com/"
     target="_blank"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 1em;">
   <div id="projectname">HPM SDK
   </div>
   <div id="projectbrief">HPMicro Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('HPM6E00_2ip_2hpm__vsc__regs_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">hpm_vsc_regs.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="HPM6E00_2ip_2hpm__vsc__regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2021-2024 HPMicro</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * SPDX-License-Identifier: BSD-3-Clause</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160; </div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160; </div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#ifndef HPM_VSC_H</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="preprocessor">#define HPM_VSC_H</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160; </div>
<div class="line"><a name="l00012"></a><span class="lineno"><a class="line" href="structVSC__Type.html">   12</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00013"></a><span class="lineno"><a class="line" href="structVSC__Type.html#a04be6e40b8573e87029324b7eefb2d46">   13</a></span>&#160;    __RW uint32_t ABC_MODE;                    <span class="comment">/* 0x0: abc mode */</span></div>
<div class="line"><a name="l00014"></a><span class="lineno"><a class="line" href="structVSC__Type.html#ad4e7113377503cc400c0b6c264a78b74">   14</a></span>&#160;    __RW uint32_t ADC_CHAN_ASSIGN;             <span class="comment">/* 0x4: assign adc_chan for value_a/b/c */</span></div>
<div class="line"><a name="l00015"></a><span class="lineno"><a class="line" href="structVSC__Type.html#a2f63f188ceca77c0cd8e82ad6aa8fe73">   15</a></span>&#160;    __RW uint32_t VALUE_A_DATA_OPT;            <span class="comment">/* 0x8: value_a data operation mode */</span></div>
<div class="line"><a name="l00016"></a><span class="lineno"><a class="line" href="structVSC__Type.html#a86b9b9bf03a3cce05ede3a657fed0eef">   16</a></span>&#160;    __R  uint8_t  RESERVED0[4];                <span class="comment">/* 0xC - 0xF: Reserved */</span></div>
<div class="line"><a name="l00017"></a><span class="lineno"><a class="line" href="structVSC__Type.html#a83b2765768b1e04f1df9bf8f78aac20f">   17</a></span>&#160;    __RW uint32_t VALUE_B_DATA_OPT;            <span class="comment">/* 0x10: value_b data operation mode */</span></div>
<div class="line"><a name="l00018"></a><span class="lineno"><a class="line" href="structVSC__Type.html#a9cad0b3f025285939e173e736e245ad8">   18</a></span>&#160;    __R  uint8_t  RESERVED1[4];                <span class="comment">/* 0x14 - 0x17: Reserved */</span></div>
<div class="line"><a name="l00019"></a><span class="lineno"><a class="line" href="structVSC__Type.html#a5d2c275b040b297fe5fe102e4240e759">   19</a></span>&#160;    __RW uint32_t VALUE_C_DATA_OPT;            <span class="comment">/* 0x18: value_c data operation mode */</span></div>
<div class="line"><a name="l00020"></a><span class="lineno"><a class="line" href="structVSC__Type.html#ac048686d398bb01a8eacc14855581a06">   20</a></span>&#160;    __R  uint8_t  RESERVED2[4];                <span class="comment">/* 0x1C - 0x1F: Reserved */</span></div>
<div class="line"><a name="l00021"></a><span class="lineno"><a class="line" href="structVSC__Type.html#a18dc5b4533e902bd28a2a7d6838dd00c">   21</a></span>&#160;    __RW uint32_t VALUE_A_OFFSET;              <span class="comment">/* 0x20: value_a offset */</span></div>
<div class="line"><a name="l00022"></a><span class="lineno"><a class="line" href="structVSC__Type.html#aafe91e1b56c7d2d7ed1177a81ca0f14b">   22</a></span>&#160;    __RW uint32_t VALUE_B_OFFSET;              <span class="comment">/* 0x24: value_b_offset */</span></div>
<div class="line"><a name="l00023"></a><span class="lineno"><a class="line" href="structVSC__Type.html#a34e9afc62cb02cd245581595d9348a26">   23</a></span>&#160;    __RW uint32_t VALUE_C_OFFSET;              <span class="comment">/* 0x28: value_c offset */</span></div>
<div class="line"><a name="l00024"></a><span class="lineno"><a class="line" href="structVSC__Type.html#ad2c409e51ef975e1d2502ce39775a9cb">   24</a></span>&#160;    __RW uint32_t IRQ_STATUS;                  <span class="comment">/* 0x2C: irq status */</span></div>
<div class="line"><a name="l00025"></a><span class="lineno"><a class="line" href="structVSC__Type.html#add2aedecfe6d5fd07fba69296102e237">   25</a></span>&#160;    __RW uint32_t VALUE_A_SW;                  <span class="comment">/* 0x30: value_a software inject value */</span></div>
<div class="line"><a name="l00026"></a><span class="lineno"><a class="line" href="structVSC__Type.html#a9041bec37cb4dbc22ab2be734e44dba5">   26</a></span>&#160;    __RW uint32_t VALUE_B_SW;                  <span class="comment">/* 0x34: value_b software inject value */</span></div>
<div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="structVSC__Type.html#a7d8fe3bcdcb7d56d9174f2abba5983cc">   27</a></span>&#160;    __RW uint32_t VALUE_C_SW;                  <span class="comment">/* 0x38: value_c software inject value */</span></div>
<div class="line"><a name="l00028"></a><span class="lineno"><a class="line" href="structVSC__Type.html#ac1d5f605b97a581a75bdb2add48d7709">   28</a></span>&#160;    __W  uint32_t VALUE_SW_READY;              <span class="comment">/* 0x3C: software inject value_a/value_b/value_c ready */</span></div>
<div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="structVSC__Type.html#abfbd657f47e4e35d093add1c2635c357">   29</a></span>&#160;    __W  uint32_t TRIGGER_SW;                  <span class="comment">/* 0x40: software trigger event */</span></div>
<div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="structVSC__Type.html#a67a6697485efb4acca9323aa09e48789">   30</a></span>&#160;    __RW uint32_t TIMELOCK;                    <span class="comment">/* 0x44: timestamp mode and postion capture ctrl */</span></div>
<div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="structVSC__Type.html#a129bf9aee2a82703279dfb94d1c437aa">   31</a></span>&#160;    __RW uint32_t POSITION_SW;                 <span class="comment">/* 0x48: position software inject value */</span></div>
<div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="structVSC__Type.html#aa5e28f20d4cb86363d39c11d77d0b297">   32</a></span>&#160;    __RW uint32_t ADC_WAIT_CYCLE;              <span class="comment">/* 0x4C: adc wait cycle after trigger adc capture event */</span></div>
<div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="structVSC__Type.html#a2331b52b82a8382ee70d371acb135c40">   33</a></span>&#160;    __RW uint32_t POS_WAIT_CYCLE;              <span class="comment">/* 0x50: pos wait cycle after trigger adc capture event */</span></div>
<div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="structVSC__Type.html#a390a056dd07a93de9d9c462efb7b1fec">   34</a></span>&#160;    __RW uint32_t IRQ_ENABLE;                  <span class="comment">/* 0x54: irq bit enable */</span></div>
<div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="structVSC__Type.html#aa5fe5cda4baceeb4e422d31fa5095d89">   35</a></span>&#160;    __RW uint32_t ADC_PHASE_TOLERATE;          <span class="comment">/* 0x58: adc phase tolerate */</span></div>
<div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="structVSC__Type.html#aeb723a24b0f3b855ce052cb7da1126d3">   36</a></span>&#160;    __RW uint32_t POS_POLE;                    <span class="comment">/* 0x5C: position pole num */</span></div>
<div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="structVSC__Type.html#a250cbbc920402847ab7910fb00064799">   37</a></span>&#160;    __R  uint8_t  RESERVED3[160];              <span class="comment">/* 0x60 - 0xFF: Reserved */</span></div>
<div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="structVSC__Type.html#a38d0fc27bc6470bf47fb2b999acefe2e">   38</a></span>&#160;    __R  uint32_t ID_POSEDGE;                  <span class="comment">/* 0x100: posedge order Id value */</span></div>
<div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="structVSC__Type.html#a1baaecb80aea5c812c8c07a5504268bb">   39</a></span>&#160;    __R  uint32_t IQ_POSEDGE;                  <span class="comment">/* 0x104: posedge order Iq value */</span></div>
<div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="structVSC__Type.html#a3f2c67289713e84bae43ebb36e222fa2">   40</a></span>&#160;    __R  uint32_t ID_NEGEDGE;                  <span class="comment">/* 0x108: negedge order Id value */</span></div>
<div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="structVSC__Type.html#a03e213ad45544e573ab699677fd11bd8">   41</a></span>&#160;    __R  uint32_t IQ_NEGEDGE;                  <span class="comment">/* 0x10C: negedge order Iq value */</span></div>
<div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="structVSC__Type.html#a267d8d4f1c357db17545f785b9a1da65">   42</a></span>&#160;    __R  uint32_t ALPHA_POSEDGE;               <span class="comment">/* 0x110: posedge order alpha value */</span></div>
<div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="structVSC__Type.html#ad29ed97b11921cc235654da01a7628ca">   43</a></span>&#160;    __R  uint32_t BETA_POSEDGE;                <span class="comment">/* 0x114: posedge order beta value */</span></div>
<div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="structVSC__Type.html#aa34cd05b115f06f970b6757a4d685a32">   44</a></span>&#160;    __R  uint32_t ALPHA_NEGEDGE;               <span class="comment">/* 0x118: negedge order alpha value */</span></div>
<div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="structVSC__Type.html#a64069d32fd8333782062ccffabe1e9e8">   45</a></span>&#160;    __R  uint32_t BETA_NEGEDGE;                <span class="comment">/* 0x11C: negedge order beta value */</span></div>
<div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="structVSC__Type.html#a1e0d364c4a172996044c29cf5c4b11d6">   46</a></span>&#160;    __R  uint32_t TIMESTAMP_LOCKED;            <span class="comment">/* 0x120: timestamp_locked */</span></div>
<div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="structVSC__Type.html#a42bc9401297997065e9d965e9eb8a33c">   47</a></span>&#160;    __R  uint32_t DEBUG_STATUS0;               <span class="comment">/* 0x124: debug_status0 */</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;} <a class="code" href="structVSC__Type.html">VSC_Type</a>;</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160; </div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160; </div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">/* Bitfield definition for register: ABC_MODE */</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment"> * PHASE_ABSENT_MODE (RW)</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment"> * whether using value_a and value_b instead of three phase</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a1f2c680514cd488a2d457ebccf8dc5b0">   57</a></span>&#160;<span class="preprocessor">#define VSC_ABC_MODE_PHASE_ABSENT_MODE_MASK (0x80000000UL)</span></div>
<div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a1f9120ae93d2e29454f93151683b155a">   58</a></span>&#160;<span class="preprocessor">#define VSC_ABC_MODE_PHASE_ABSENT_MODE_SHIFT (31U)</span></div>
<div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a62144f65d12b93684766a23177a824c6">   59</a></span>&#160;<span class="preprocessor">#define VSC_ABC_MODE_PHASE_ABSENT_MODE_SET(x) (((uint32_t)(x) &lt;&lt; VSC_ABC_MODE_PHASE_ABSENT_MODE_SHIFT) &amp; VSC_ABC_MODE_PHASE_ABSENT_MODE_MASK)</span></div>
<div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#afa9ca3e0b7637e653b0b24273eb4b9a9">   60</a></span>&#160;<span class="preprocessor">#define VSC_ABC_MODE_PHASE_ABSENT_MODE_GET(x) (((uint32_t)(x) &amp; VSC_ABC_MODE_PHASE_ABSENT_MODE_MASK) &gt;&gt; VSC_ABC_MODE_PHASE_ABSENT_MODE_SHIFT)</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160; </div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment"> * VALUE_C_WIDTH (RW)</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment"> * numbers of value_c for each convert</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a028870c84cee36b6692dd7ee629508c6">   67</a></span>&#160;<span class="preprocessor">#define VSC_ABC_MODE_VALUE_C_WIDTH_MASK (0xF000000UL)</span></div>
<div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a32fc02046efd0ed0cc3cd6beb1f29d58">   68</a></span>&#160;<span class="preprocessor">#define VSC_ABC_MODE_VALUE_C_WIDTH_SHIFT (24U)</span></div>
<div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a557800a6ede80422763fe743c8244ab0">   69</a></span>&#160;<span class="preprocessor">#define VSC_ABC_MODE_VALUE_C_WIDTH_SET(x) (((uint32_t)(x) &lt;&lt; VSC_ABC_MODE_VALUE_C_WIDTH_SHIFT) &amp; VSC_ABC_MODE_VALUE_C_WIDTH_MASK)</span></div>
<div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a0a4c164b6001fa8d4611e81ff068f823">   70</a></span>&#160;<span class="preprocessor">#define VSC_ABC_MODE_VALUE_C_WIDTH_GET(x) (((uint32_t)(x) &amp; VSC_ABC_MODE_VALUE_C_WIDTH_MASK) &gt;&gt; VSC_ABC_MODE_VALUE_C_WIDTH_SHIFT)</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160; </div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment"> * VALUE_B_WIDTH (RW)</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment"> * numbers of value_b for each convert</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#ab0699b0433dc9f25c44e97dc859ef65d">   77</a></span>&#160;<span class="preprocessor">#define VSC_ABC_MODE_VALUE_B_WIDTH_MASK (0xF00000UL)</span></div>
<div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a1496649a61189f42131c5c0150cc1314">   78</a></span>&#160;<span class="preprocessor">#define VSC_ABC_MODE_VALUE_B_WIDTH_SHIFT (20U)</span></div>
<div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#af184290e5f2cf8936ac897716e3295d5">   79</a></span>&#160;<span class="preprocessor">#define VSC_ABC_MODE_VALUE_B_WIDTH_SET(x) (((uint32_t)(x) &lt;&lt; VSC_ABC_MODE_VALUE_B_WIDTH_SHIFT) &amp; VSC_ABC_MODE_VALUE_B_WIDTH_MASK)</span></div>
<div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a8449c25424362a7e1350acbbf9d6f9ef">   80</a></span>&#160;<span class="preprocessor">#define VSC_ABC_MODE_VALUE_B_WIDTH_GET(x) (((uint32_t)(x) &amp; VSC_ABC_MODE_VALUE_B_WIDTH_MASK) &gt;&gt; VSC_ABC_MODE_VALUE_B_WIDTH_SHIFT)</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160; </div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment"> * VALUE_A_WIDTH (RW)</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment"> * numbers of value_a for each convert</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a9a4dfc6c33e743edeef09848b3ef1398">   87</a></span>&#160;<span class="preprocessor">#define VSC_ABC_MODE_VALUE_A_WIDTH_MASK (0xF0000UL)</span></div>
<div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a9ac026efc7d3be0cff0e0cb57ae5df29">   88</a></span>&#160;<span class="preprocessor">#define VSC_ABC_MODE_VALUE_A_WIDTH_SHIFT (16U)</span></div>
<div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a11cb6838a35bad75e941eac65d8b4970">   89</a></span>&#160;<span class="preprocessor">#define VSC_ABC_MODE_VALUE_A_WIDTH_SET(x) (((uint32_t)(x) &lt;&lt; VSC_ABC_MODE_VALUE_A_WIDTH_SHIFT) &amp; VSC_ABC_MODE_VALUE_A_WIDTH_MASK)</span></div>
<div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#aa703762e7cdff9a59a14ee6319814920">   90</a></span>&#160;<span class="preprocessor">#define VSC_ABC_MODE_VALUE_A_WIDTH_GET(x) (((uint32_t)(x) &amp; VSC_ABC_MODE_VALUE_A_WIDTH_MASK) &gt;&gt; VSC_ABC_MODE_VALUE_A_WIDTH_SHIFT)</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160; </div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment"> * VALUE_C_LOC (RW)</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment"> * the adc index of value_c:</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment"> * 2&#39;b:00: resevered;</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment"> * 2&#39;b:01: from adc0;</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment"> * 2&#39;b:10: from adc1;</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment"> * 2&#39;b:11: from adc2;</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a0522439ab37caf73cab946f0942072dc">  101</a></span>&#160;<span class="preprocessor">#define VSC_ABC_MODE_VALUE_C_LOC_MASK (0x3000U)</span></div>
<div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a4f11decd3cc58a7a5099d98c94e571c3">  102</a></span>&#160;<span class="preprocessor">#define VSC_ABC_MODE_VALUE_C_LOC_SHIFT (12U)</span></div>
<div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#ad34b6d43f8fb05f884b871546e25b86e">  103</a></span>&#160;<span class="preprocessor">#define VSC_ABC_MODE_VALUE_C_LOC_SET(x) (((uint32_t)(x) &lt;&lt; VSC_ABC_MODE_VALUE_C_LOC_SHIFT) &amp; VSC_ABC_MODE_VALUE_C_LOC_MASK)</span></div>
<div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#ae65ffae9872b8c8c7a38c2aebd5bcaa4">  104</a></span>&#160;<span class="preprocessor">#define VSC_ABC_MODE_VALUE_C_LOC_GET(x) (((uint32_t)(x) &amp; VSC_ABC_MODE_VALUE_C_LOC_MASK) &gt;&gt; VSC_ABC_MODE_VALUE_C_LOC_SHIFT)</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160; </div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment"> * VALUE_B_LOC (RW)</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment"> * the adc index of value_b:</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment"> * 2&#39;b:00: resevered;</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment"> * 2&#39;b:01: from adc0;</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment"> * 2&#39;b:10: from adc1;</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment"> * 2&#39;b:11: from adc2;</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a4775eb8de022f249f2535ba7513fd7e4">  115</a></span>&#160;<span class="preprocessor">#define VSC_ABC_MODE_VALUE_B_LOC_MASK (0x300U)</span></div>
<div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#ab2c6a968a47a51b665e0de30f864ed87">  116</a></span>&#160;<span class="preprocessor">#define VSC_ABC_MODE_VALUE_B_LOC_SHIFT (8U)</span></div>
<div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#afe63a805b5575e5d75779752c9aed125">  117</a></span>&#160;<span class="preprocessor">#define VSC_ABC_MODE_VALUE_B_LOC_SET(x) (((uint32_t)(x) &lt;&lt; VSC_ABC_MODE_VALUE_B_LOC_SHIFT) &amp; VSC_ABC_MODE_VALUE_B_LOC_MASK)</span></div>
<div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#aee2f4799733288dc656617df22690ece">  118</a></span>&#160;<span class="preprocessor">#define VSC_ABC_MODE_VALUE_B_LOC_GET(x) (((uint32_t)(x) &amp; VSC_ABC_MODE_VALUE_B_LOC_MASK) &gt;&gt; VSC_ABC_MODE_VALUE_B_LOC_SHIFT)</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160; </div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment"> * VALUE_A_LOC (RW)</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment"> * the adc index of value_a:</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment"> * 2&#39;b:00: resevered;</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment"> * 2&#39;b:01: from adc0;</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment"> * 2&#39;b:10: from adc1;</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment"> * 2&#39;b:11: from adc2;</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a1f4ea44682ff33e33ce3b3f297119dda">  129</a></span>&#160;<span class="preprocessor">#define VSC_ABC_MODE_VALUE_A_LOC_MASK (0x30U)</span></div>
<div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#ab313d8ae7ebced7e70b4b98ba90599b7">  130</a></span>&#160;<span class="preprocessor">#define VSC_ABC_MODE_VALUE_A_LOC_SHIFT (4U)</span></div>
<div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#abaaa30d0435b1ed216f838db615c25b3">  131</a></span>&#160;<span class="preprocessor">#define VSC_ABC_MODE_VALUE_A_LOC_SET(x) (((uint32_t)(x) &lt;&lt; VSC_ABC_MODE_VALUE_A_LOC_SHIFT) &amp; VSC_ABC_MODE_VALUE_A_LOC_MASK)</span></div>
<div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a8b4541f8de5581722a50bb45c99742c4">  132</a></span>&#160;<span class="preprocessor">#define VSC_ABC_MODE_VALUE_A_LOC_GET(x) (((uint32_t)(x) &amp; VSC_ABC_MODE_VALUE_A_LOC_MASK) &gt;&gt; VSC_ABC_MODE_VALUE_A_LOC_SHIFT)</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160; </div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment"> * ENABLE_VSC (RW)</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment"> * enable vsc convert:</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment"> * 0: disable vsc convert</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment"> * 1: enable vsc convert</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a8a5f21cb84219d00a62d4ab70e714923">  141</a></span>&#160;<span class="preprocessor">#define VSC_ABC_MODE_ENABLE_VSC_MASK (0x8U)</span></div>
<div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a8b4155199553384aac6da9746393bb5c">  142</a></span>&#160;<span class="preprocessor">#define VSC_ABC_MODE_ENABLE_VSC_SHIFT (3U)</span></div>
<div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a4a3669b2b9734cfc9465aa364636736f">  143</a></span>&#160;<span class="preprocessor">#define VSC_ABC_MODE_ENABLE_VSC_SET(x) (((uint32_t)(x) &lt;&lt; VSC_ABC_MODE_ENABLE_VSC_SHIFT) &amp; VSC_ABC_MODE_ENABLE_VSC_MASK)</span></div>
<div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a5bc5b24aede355f28234b33ccb0bbd5e">  144</a></span>&#160;<span class="preprocessor">#define VSC_ABC_MODE_ENABLE_VSC_GET(x) (((uint32_t)(x) &amp; VSC_ABC_MODE_ENABLE_VSC_MASK) &gt;&gt; VSC_ABC_MODE_ENABLE_VSC_SHIFT)</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160; </div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">/* Bitfield definition for register: ADC_CHAN_ASSIGN */</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment"> * VALUE_C_CHAN (RW)</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment"> * value_c&#39;s adc chan</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a7dfe8ccbb012bdc41147f4c53771a116">  152</a></span>&#160;<span class="preprocessor">#define VSC_ADC_CHAN_ASSIGN_VALUE_C_CHAN_MASK (0x1F0000UL)</span></div>
<div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a12bc5c5463418bde5c2ddeadb5d126ca">  153</a></span>&#160;<span class="preprocessor">#define VSC_ADC_CHAN_ASSIGN_VALUE_C_CHAN_SHIFT (16U)</span></div>
<div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a872838adc22e587090e273705bffd540">  154</a></span>&#160;<span class="preprocessor">#define VSC_ADC_CHAN_ASSIGN_VALUE_C_CHAN_SET(x) (((uint32_t)(x) &lt;&lt; VSC_ADC_CHAN_ASSIGN_VALUE_C_CHAN_SHIFT) &amp; VSC_ADC_CHAN_ASSIGN_VALUE_C_CHAN_MASK)</span></div>
<div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a3be1e3f210d5e21930245e3f3e650a35">  155</a></span>&#160;<span class="preprocessor">#define VSC_ADC_CHAN_ASSIGN_VALUE_C_CHAN_GET(x) (((uint32_t)(x) &amp; VSC_ADC_CHAN_ASSIGN_VALUE_C_CHAN_MASK) &gt;&gt; VSC_ADC_CHAN_ASSIGN_VALUE_C_CHAN_SHIFT)</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160; </div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment"> * VALUE_B_CHAN (RW)</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment"> * value_b&#39;s adc chan</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a0dfa0fb40809b0ad70941ecccbd0f33b">  162</a></span>&#160;<span class="preprocessor">#define VSC_ADC_CHAN_ASSIGN_VALUE_B_CHAN_MASK (0x1F00U)</span></div>
<div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a29c972e63ebda913b1545f23d95ece06">  163</a></span>&#160;<span class="preprocessor">#define VSC_ADC_CHAN_ASSIGN_VALUE_B_CHAN_SHIFT (8U)</span></div>
<div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a93ec5f4040a83f1a38274297ba4627ae">  164</a></span>&#160;<span class="preprocessor">#define VSC_ADC_CHAN_ASSIGN_VALUE_B_CHAN_SET(x) (((uint32_t)(x) &lt;&lt; VSC_ADC_CHAN_ASSIGN_VALUE_B_CHAN_SHIFT) &amp; VSC_ADC_CHAN_ASSIGN_VALUE_B_CHAN_MASK)</span></div>
<div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a17071bbe37c86312465abec195cdf7f7">  165</a></span>&#160;<span class="preprocessor">#define VSC_ADC_CHAN_ASSIGN_VALUE_B_CHAN_GET(x) (((uint32_t)(x) &amp; VSC_ADC_CHAN_ASSIGN_VALUE_B_CHAN_MASK) &gt;&gt; VSC_ADC_CHAN_ASSIGN_VALUE_B_CHAN_SHIFT)</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160; </div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment"> * VALUE_A_CHAN (RW)</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment"> * value_a&#39;s adc chan</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#acdcd4617996549e16b356fc78793ae02">  172</a></span>&#160;<span class="preprocessor">#define VSC_ADC_CHAN_ASSIGN_VALUE_A_CHAN_MASK (0x1FU)</span></div>
<div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a477969aff3cdd4cbb32dfd8ddedafffd">  173</a></span>&#160;<span class="preprocessor">#define VSC_ADC_CHAN_ASSIGN_VALUE_A_CHAN_SHIFT (0U)</span></div>
<div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#ae1efc3d98cc51946f1f23df7ba2ecf6a">  174</a></span>&#160;<span class="preprocessor">#define VSC_ADC_CHAN_ASSIGN_VALUE_A_CHAN_SET(x) (((uint32_t)(x) &lt;&lt; VSC_ADC_CHAN_ASSIGN_VALUE_A_CHAN_SHIFT) &amp; VSC_ADC_CHAN_ASSIGN_VALUE_A_CHAN_MASK)</span></div>
<div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#ab2d6e2a2524874afafa4de9a488ba67a">  175</a></span>&#160;<span class="preprocessor">#define VSC_ADC_CHAN_ASSIGN_VALUE_A_CHAN_GET(x) (((uint32_t)(x) &amp; VSC_ADC_CHAN_ASSIGN_VALUE_A_CHAN_MASK) &gt;&gt; VSC_ADC_CHAN_ASSIGN_VALUE_A_CHAN_SHIFT)</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160; </div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment">/* Bitfield definition for register: VALUE_A_DATA_OPT */</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment"> * OPT_3 (RW)</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment"> * 0: PLUS_MUL_1</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment"> * 1: PLUS_MUL_2</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment"> * 5: PLUS_DIV_2</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment"> * 6: PLUS_DIV_3</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment"> * 7: PLUS_DIV_4</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment"> * 8: MINUS MUL 1</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment"> * 9: MINUS MUL 2</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment"> * 13: MINUS DIV 2</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment"> * 14: MINUS DIV 3</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment"> * 15: MINUS DIV 4</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a83443b65944b16ffa15c3898f140049d">  192</a></span>&#160;<span class="preprocessor">#define VSC_VALUE_A_DATA_OPT_OPT_3_MASK (0xF000U)</span></div>
<div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a1efe5c36f55af814ca26018bc9156303">  193</a></span>&#160;<span class="preprocessor">#define VSC_VALUE_A_DATA_OPT_OPT_3_SHIFT (12U)</span></div>
<div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a59af20880795704caca7d09353e1eba5">  194</a></span>&#160;<span class="preprocessor">#define VSC_VALUE_A_DATA_OPT_OPT_3_SET(x) (((uint32_t)(x) &lt;&lt; VSC_VALUE_A_DATA_OPT_OPT_3_SHIFT) &amp; VSC_VALUE_A_DATA_OPT_OPT_3_MASK)</span></div>
<div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a4c9516b1f560d0afe73f1b42db6ccebc">  195</a></span>&#160;<span class="preprocessor">#define VSC_VALUE_A_DATA_OPT_OPT_3_GET(x) (((uint32_t)(x) &amp; VSC_VALUE_A_DATA_OPT_OPT_3_MASK) &gt;&gt; VSC_VALUE_A_DATA_OPT_OPT_3_SHIFT)</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160; </div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment"> * OPT_2 (RW)</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment"> * 0: PLUS_MUL_1</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment"> * 1: PLUS_MUL_2</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment"> * 5: PLUS_DIV_2</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment"> * 6: PLUS_DIV_3</span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment"> * 7: PLUS_DIV_4</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment"> * 8: MINUS MUL 1</span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment"> * 9: MINUS MUL 2</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment"> * 13: MINUS DIV 2</span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment"> * 14: MINUS DIV 3</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment"> * 15: MINUS DIV 4</span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#af519ec334b2fc384080e38b62973d76d">  211</a></span>&#160;<span class="preprocessor">#define VSC_VALUE_A_DATA_OPT_OPT_2_MASK (0xF00U)</span></div>
<div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a8e052a419ba69047355ee55d8d5a55e6">  212</a></span>&#160;<span class="preprocessor">#define VSC_VALUE_A_DATA_OPT_OPT_2_SHIFT (8U)</span></div>
<div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#ad4011ff06e3e181b6e6d560620031d30">  213</a></span>&#160;<span class="preprocessor">#define VSC_VALUE_A_DATA_OPT_OPT_2_SET(x) (((uint32_t)(x) &lt;&lt; VSC_VALUE_A_DATA_OPT_OPT_2_SHIFT) &amp; VSC_VALUE_A_DATA_OPT_OPT_2_MASK)</span></div>
<div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a76cbb663a3c3c148a22e967fa71cc118">  214</a></span>&#160;<span class="preprocessor">#define VSC_VALUE_A_DATA_OPT_OPT_2_GET(x) (((uint32_t)(x) &amp; VSC_VALUE_A_DATA_OPT_OPT_2_MASK) &gt;&gt; VSC_VALUE_A_DATA_OPT_OPT_2_SHIFT)</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160; </div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment"> * OPT_1 (RW)</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment"> * 0: PLUS_MUL_1</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment"> * 1: PLUS_MUL_2</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment"> * 5: PLUS_DIV_2</span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment"> * 6: PLUS_DIV_3</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment"> * 7: PLUS_DIV_4</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment"> * 8: MINUS MUL 1</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment"> * 9: MINUS MUL 2</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment"> * 13: MINUS DIV 2</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment"> * 14: MINUS DIV 3</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment"> * 15: MINUS DIV 4</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a1086461db55ca3f4deabbeb34fa02546">  230</a></span>&#160;<span class="preprocessor">#define VSC_VALUE_A_DATA_OPT_OPT_1_MASK (0xF0U)</span></div>
<div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#ad0440692026cab20ff358f1158aac93f">  231</a></span>&#160;<span class="preprocessor">#define VSC_VALUE_A_DATA_OPT_OPT_1_SHIFT (4U)</span></div>
<div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a5353d681e1a792ad4655cdab07da8a7f">  232</a></span>&#160;<span class="preprocessor">#define VSC_VALUE_A_DATA_OPT_OPT_1_SET(x) (((uint32_t)(x) &lt;&lt; VSC_VALUE_A_DATA_OPT_OPT_1_SHIFT) &amp; VSC_VALUE_A_DATA_OPT_OPT_1_MASK)</span></div>
<div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a278e91613d8ff0b54a3b30bd9cd7198a">  233</a></span>&#160;<span class="preprocessor">#define VSC_VALUE_A_DATA_OPT_OPT_1_GET(x) (((uint32_t)(x) &amp; VSC_VALUE_A_DATA_OPT_OPT_1_MASK) &gt;&gt; VSC_VALUE_A_DATA_OPT_OPT_1_SHIFT)</span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160; </div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="comment"> * OPT_0 (RW)</span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment"> * 0: PLUS_MUL_1</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment"> * 1: PLUS_MUL_2</span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment"> * 5: PLUS_DIV_2</span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment"> * 6: PLUS_DIV_3</span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="comment"> * 7: PLUS_DIV_4</span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment"> * 8: MINUS MUL 1</span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment"> * 9: MINUS MUL 2</span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment"> * 13: MINUS DIV 2</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment"> * 14: MINUS DIV 3</span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment"> * 15: MINUS DIV 4</span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a894cfc2f8c14d07e780633e445763810">  249</a></span>&#160;<span class="preprocessor">#define VSC_VALUE_A_DATA_OPT_OPT_0_MASK (0xFU)</span></div>
<div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a6de54b93633b6bdf3fc51ca121a9dc2d">  250</a></span>&#160;<span class="preprocessor">#define VSC_VALUE_A_DATA_OPT_OPT_0_SHIFT (0U)</span></div>
<div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a112e8a7914820a0afd2bf63960ff44c9">  251</a></span>&#160;<span class="preprocessor">#define VSC_VALUE_A_DATA_OPT_OPT_0_SET(x) (((uint32_t)(x) &lt;&lt; VSC_VALUE_A_DATA_OPT_OPT_0_SHIFT) &amp; VSC_VALUE_A_DATA_OPT_OPT_0_MASK)</span></div>
<div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#ad9794b4faa5171341625a192abdf3148">  252</a></span>&#160;<span class="preprocessor">#define VSC_VALUE_A_DATA_OPT_OPT_0_GET(x) (((uint32_t)(x) &amp; VSC_VALUE_A_DATA_OPT_OPT_0_MASK) &gt;&gt; VSC_VALUE_A_DATA_OPT_OPT_0_SHIFT)</span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160; </div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment">/* Bitfield definition for register: VALUE_B_DATA_OPT */</span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment"> * OPT_3 (RW)</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment"> * 0: PLUS_MUL_1</span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment"> * 1: PLUS_MUL_2</span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment"> * 5: PLUS_DIV_2</span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment"> * 6: PLUS_DIV_3</span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment"> * 7: PLUS_DIV_4</span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment"> * 8: MINUS MUL 1</span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment"> * 9: MINUS MUL 2</span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment"> * 13: MINUS DIV 2</span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="comment"> * 14: MINUS DIV 3</span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="comment"> * 15: MINUS DIV 4</span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a4a545d523f5c88a94c0ff51ebc1597ca">  269</a></span>&#160;<span class="preprocessor">#define VSC_VALUE_B_DATA_OPT_OPT_3_MASK (0xF000U)</span></div>
<div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#acb410ac62c764c52147f9612da44a428">  270</a></span>&#160;<span class="preprocessor">#define VSC_VALUE_B_DATA_OPT_OPT_3_SHIFT (12U)</span></div>
<div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#ae2d1a4b904eb50be6bcbf3d030d935a0">  271</a></span>&#160;<span class="preprocessor">#define VSC_VALUE_B_DATA_OPT_OPT_3_SET(x) (((uint32_t)(x) &lt;&lt; VSC_VALUE_B_DATA_OPT_OPT_3_SHIFT) &amp; VSC_VALUE_B_DATA_OPT_OPT_3_MASK)</span></div>
<div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a01b3beba7b77dbd1adf042ff314b85ab">  272</a></span>&#160;<span class="preprocessor">#define VSC_VALUE_B_DATA_OPT_OPT_3_GET(x) (((uint32_t)(x) &amp; VSC_VALUE_B_DATA_OPT_OPT_3_MASK) &gt;&gt; VSC_VALUE_B_DATA_OPT_OPT_3_SHIFT)</span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160; </div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment"> * OPT_2 (RW)</span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment"> * 0: PLUS_MUL_1</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="comment"> * 1: PLUS_MUL_2</span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="comment"> * 5: PLUS_DIV_2</span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment"> * 6: PLUS_DIV_3</span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="comment"> * 7: PLUS_DIV_4</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment"> * 8: MINUS MUL 1</span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="comment"> * 9: MINUS MUL 2</span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment"> * 13: MINUS DIV 2</span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment"> * 14: MINUS DIV 3</span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment"> * 15: MINUS DIV 4</span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#adfccd38c91e073cff4da672f5b24f1a0">  288</a></span>&#160;<span class="preprocessor">#define VSC_VALUE_B_DATA_OPT_OPT_2_MASK (0xF00U)</span></div>
<div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a47c63d0d9a546fd6ee81890cdbb432af">  289</a></span>&#160;<span class="preprocessor">#define VSC_VALUE_B_DATA_OPT_OPT_2_SHIFT (8U)</span></div>
<div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a945f3c556d3b36f9f6a62f7bd9bdf5ca">  290</a></span>&#160;<span class="preprocessor">#define VSC_VALUE_B_DATA_OPT_OPT_2_SET(x) (((uint32_t)(x) &lt;&lt; VSC_VALUE_B_DATA_OPT_OPT_2_SHIFT) &amp; VSC_VALUE_B_DATA_OPT_OPT_2_MASK)</span></div>
<div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a4b42ebc233f5556b29eaf5eaff093b77">  291</a></span>&#160;<span class="preprocessor">#define VSC_VALUE_B_DATA_OPT_OPT_2_GET(x) (((uint32_t)(x) &amp; VSC_VALUE_B_DATA_OPT_OPT_2_MASK) &gt;&gt; VSC_VALUE_B_DATA_OPT_OPT_2_SHIFT)</span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160; </div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment"> * OPT_1 (RW)</span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment"> * 0: PLUS_MUL_1</span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment"> * 1: PLUS_MUL_2</span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment"> * 5: PLUS_DIV_2</span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment"> * 6: PLUS_DIV_3</span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment"> * 7: PLUS_DIV_4</span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment"> * 8: MINUS MUL 1</span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment"> * 9: MINUS MUL 2</span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment"> * 13: MINUS DIV 2</span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment"> * 14: MINUS DIV 3</span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment"> * 15: MINUS DIV 4</span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#ae437143bb9f7d5e8a15cfcf08596fc69">  307</a></span>&#160;<span class="preprocessor">#define VSC_VALUE_B_DATA_OPT_OPT_1_MASK (0xF0U)</span></div>
<div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a1862aa72ef39056ba9078200efb09bc3">  308</a></span>&#160;<span class="preprocessor">#define VSC_VALUE_B_DATA_OPT_OPT_1_SHIFT (4U)</span></div>
<div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a879ccca3dbc52781dd4a59057a690b7b">  309</a></span>&#160;<span class="preprocessor">#define VSC_VALUE_B_DATA_OPT_OPT_1_SET(x) (((uint32_t)(x) &lt;&lt; VSC_VALUE_B_DATA_OPT_OPT_1_SHIFT) &amp; VSC_VALUE_B_DATA_OPT_OPT_1_MASK)</span></div>
<div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#ae0a8e235aca82d56841ff231561a29e2">  310</a></span>&#160;<span class="preprocessor">#define VSC_VALUE_B_DATA_OPT_OPT_1_GET(x) (((uint32_t)(x) &amp; VSC_VALUE_B_DATA_OPT_OPT_1_MASK) &gt;&gt; VSC_VALUE_B_DATA_OPT_OPT_1_SHIFT)</span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160; </div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment"> * OPT_0 (RW)</span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="comment"> * 0: PLUS_MUL_1</span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="comment"> * 1: PLUS_MUL_2</span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="comment"> * 5: PLUS_DIV_2</span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="comment"> * 6: PLUS_DIV_3</span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment"> * 7: PLUS_DIV_4</span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment"> * 8: MINUS MUL 1</span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment"> * 9: MINUS MUL 2</span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment"> * 13: MINUS DIV 2</span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment"> * 14: MINUS DIV 3</span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="comment"> * 15: MINUS DIV 4</span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a69ef08c7baf856108a7d36d3972e6b6f">  326</a></span>&#160;<span class="preprocessor">#define VSC_VALUE_B_DATA_OPT_OPT_0_MASK (0xFU)</span></div>
<div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#af55ecde8f2eb253627a2d0e04fb5b92e">  327</a></span>&#160;<span class="preprocessor">#define VSC_VALUE_B_DATA_OPT_OPT_0_SHIFT (0U)</span></div>
<div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a27a23eecbe465fb3e667ca4753450aed">  328</a></span>&#160;<span class="preprocessor">#define VSC_VALUE_B_DATA_OPT_OPT_0_SET(x) (((uint32_t)(x) &lt;&lt; VSC_VALUE_B_DATA_OPT_OPT_0_SHIFT) &amp; VSC_VALUE_B_DATA_OPT_OPT_0_MASK)</span></div>
<div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a66c51d17a969a8cd694c3416c69ac4b0">  329</a></span>&#160;<span class="preprocessor">#define VSC_VALUE_B_DATA_OPT_OPT_0_GET(x) (((uint32_t)(x) &amp; VSC_VALUE_B_DATA_OPT_OPT_0_MASK) &gt;&gt; VSC_VALUE_B_DATA_OPT_OPT_0_SHIFT)</span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160; </div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment">/* Bitfield definition for register: VALUE_C_DATA_OPT */</span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="comment"> * OPT_3 (RW)</span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment"> * 0: PLUS_MUL_1</span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment"> * 1: PLUS_MUL_2</span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment"> * 5: PLUS_DIV_2</span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="comment"> * 6: PLUS_DIV_3</span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="comment"> * 7: PLUS_DIV_4</span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="comment"> * 8: MINUS MUL 1</span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="comment"> * 9: MINUS MUL 2</span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="comment"> * 13: MINUS DIV 2</span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="comment"> * 14: MINUS DIV 3</span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="comment"> * 15: MINUS DIV 4</span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#ac858011b3b638feb1fd6fab3d1516084">  346</a></span>&#160;<span class="preprocessor">#define VSC_VALUE_C_DATA_OPT_OPT_3_MASK (0xF000U)</span></div>
<div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a9a22ee4319a6c994b3983d23dacf75ad">  347</a></span>&#160;<span class="preprocessor">#define VSC_VALUE_C_DATA_OPT_OPT_3_SHIFT (12U)</span></div>
<div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#aa979c368d929bc51458501649b861590">  348</a></span>&#160;<span class="preprocessor">#define VSC_VALUE_C_DATA_OPT_OPT_3_SET(x) (((uint32_t)(x) &lt;&lt; VSC_VALUE_C_DATA_OPT_OPT_3_SHIFT) &amp; VSC_VALUE_C_DATA_OPT_OPT_3_MASK)</span></div>
<div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#aca5e0c51b60f4858e374f588442f0bb7">  349</a></span>&#160;<span class="preprocessor">#define VSC_VALUE_C_DATA_OPT_OPT_3_GET(x) (((uint32_t)(x) &amp; VSC_VALUE_C_DATA_OPT_OPT_3_MASK) &gt;&gt; VSC_VALUE_C_DATA_OPT_OPT_3_SHIFT)</span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160; </div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment"> * OPT_2 (RW)</span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="comment"> * 0: PLUS_MUL_1</span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="comment"> * 1: PLUS_MUL_2</span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="comment"> * 5: PLUS_DIV_2</span></div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="comment"> * 6: PLUS_DIV_3</span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="comment"> * 7: PLUS_DIV_4</span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="comment"> * 8: MINUS MUL 1</span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="comment"> * 9: MINUS MUL 2</span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="comment"> * 13: MINUS DIV 2</span></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="comment"> * 14: MINUS DIV 3</span></div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="comment"> * 15: MINUS DIV 4</span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a6e7005618f2268972c58cc6c193a9f46">  365</a></span>&#160;<span class="preprocessor">#define VSC_VALUE_C_DATA_OPT_OPT_2_MASK (0xF00U)</span></div>
<div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#aa645fda92d5f5c1953947f19c31fe4a0">  366</a></span>&#160;<span class="preprocessor">#define VSC_VALUE_C_DATA_OPT_OPT_2_SHIFT (8U)</span></div>
<div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a271749a9afcba56ae8fe112f22e10f37">  367</a></span>&#160;<span class="preprocessor">#define VSC_VALUE_C_DATA_OPT_OPT_2_SET(x) (((uint32_t)(x) &lt;&lt; VSC_VALUE_C_DATA_OPT_OPT_2_SHIFT) &amp; VSC_VALUE_C_DATA_OPT_OPT_2_MASK)</span></div>
<div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a99f9322bc2ac85779cd3d7bec2ddcc6a">  368</a></span>&#160;<span class="preprocessor">#define VSC_VALUE_C_DATA_OPT_OPT_2_GET(x) (((uint32_t)(x) &amp; VSC_VALUE_C_DATA_OPT_OPT_2_MASK) &gt;&gt; VSC_VALUE_C_DATA_OPT_OPT_2_SHIFT)</span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160; </div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="comment"> * OPT_1 (RW)</span></div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="comment"> * 0: PLUS_MUL_1</span></div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="comment"> * 1: PLUS_MUL_2</span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="comment"> * 5: PLUS_DIV_2</span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="comment"> * 6: PLUS_DIV_3</span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="comment"> * 7: PLUS_DIV_4</span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="comment"> * 8: MINUS MUL 1</span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="comment"> * 9: MINUS MUL 2</span></div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="comment"> * 13: MINUS DIV 2</span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="comment"> * 14: MINUS DIV 3</span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="comment"> * 15: MINUS DIV 4</span></div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a52361abb4f2a2b97330a799c229fe96c">  384</a></span>&#160;<span class="preprocessor">#define VSC_VALUE_C_DATA_OPT_OPT_1_MASK (0xF0U)</span></div>
<div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#af42c61c56784d1278293bce9cf6c2829">  385</a></span>&#160;<span class="preprocessor">#define VSC_VALUE_C_DATA_OPT_OPT_1_SHIFT (4U)</span></div>
<div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a611b0b7b7a21b47e750de11c0ed65530">  386</a></span>&#160;<span class="preprocessor">#define VSC_VALUE_C_DATA_OPT_OPT_1_SET(x) (((uint32_t)(x) &lt;&lt; VSC_VALUE_C_DATA_OPT_OPT_1_SHIFT) &amp; VSC_VALUE_C_DATA_OPT_OPT_1_MASK)</span></div>
<div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a8dc5cad4572c72dacda9caae1d88d42f">  387</a></span>&#160;<span class="preprocessor">#define VSC_VALUE_C_DATA_OPT_OPT_1_GET(x) (((uint32_t)(x) &amp; VSC_VALUE_C_DATA_OPT_OPT_1_MASK) &gt;&gt; VSC_VALUE_C_DATA_OPT_OPT_1_SHIFT)</span></div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160; </div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="comment"> * OPT_0 (RW)</span></div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="comment"> * 0: PLUS_MUL_1</span></div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="comment"> * 1: PLUS_MUL_2</span></div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="comment"> * 5: PLUS_DIV_2</span></div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="comment"> * 6: PLUS_DIV_3</span></div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="comment"> * 7: PLUS_DIV_4</span></div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="comment"> * 8: MINUS MUL 1</span></div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="comment"> * 9: MINUS MUL 2</span></div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="comment"> * 13: MINUS DIV 2</span></div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="comment"> * 14: MINUS DIV 3</span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="comment"> * 15: MINUS DIV 4</span></div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a9d82612a47da532e0758d465201fed61">  403</a></span>&#160;<span class="preprocessor">#define VSC_VALUE_C_DATA_OPT_OPT_0_MASK (0xFU)</span></div>
<div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a0e85b03ab94b122a2e252efe6cbcba48">  404</a></span>&#160;<span class="preprocessor">#define VSC_VALUE_C_DATA_OPT_OPT_0_SHIFT (0U)</span></div>
<div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a4c7a936b2b15c9a9f0dd9abff71ff559">  405</a></span>&#160;<span class="preprocessor">#define VSC_VALUE_C_DATA_OPT_OPT_0_SET(x) (((uint32_t)(x) &lt;&lt; VSC_VALUE_C_DATA_OPT_OPT_0_SHIFT) &amp; VSC_VALUE_C_DATA_OPT_OPT_0_MASK)</span></div>
<div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a8cd80fb05ce04d34b7cb131ade64f8a3">  406</a></span>&#160;<span class="preprocessor">#define VSC_VALUE_C_DATA_OPT_OPT_0_GET(x) (((uint32_t)(x) &amp; VSC_VALUE_C_DATA_OPT_OPT_0_MASK) &gt;&gt; VSC_VALUE_C_DATA_OPT_OPT_0_SHIFT)</span></div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160; </div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="comment">/* Bitfield definition for register: VALUE_A_OFFSET */</span></div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="comment"> * VALUE_A_OFFSET (RW)</span></div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="comment"> * value_a offset</span></div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a1df4ea17f9d227f7e4fd5c412abcd2b4">  414</a></span>&#160;<span class="preprocessor">#define VSC_VALUE_A_OFFSET_VALUE_A_OFFSET_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a7f93e23adc28741c7edc145ed760676e">  415</a></span>&#160;<span class="preprocessor">#define VSC_VALUE_A_OFFSET_VALUE_A_OFFSET_SHIFT (0U)</span></div>
<div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a34be1a9242be2b6479d23e3faee599c4">  416</a></span>&#160;<span class="preprocessor">#define VSC_VALUE_A_OFFSET_VALUE_A_OFFSET_SET(x) (((uint32_t)(x) &lt;&lt; VSC_VALUE_A_OFFSET_VALUE_A_OFFSET_SHIFT) &amp; VSC_VALUE_A_OFFSET_VALUE_A_OFFSET_MASK)</span></div>
<div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a6d3a51bd78a86cd29ff2f6fa8c53f989">  417</a></span>&#160;<span class="preprocessor">#define VSC_VALUE_A_OFFSET_VALUE_A_OFFSET_GET(x) (((uint32_t)(x) &amp; VSC_VALUE_A_OFFSET_VALUE_A_OFFSET_MASK) &gt;&gt; VSC_VALUE_A_OFFSET_VALUE_A_OFFSET_SHIFT)</span></div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160; </div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="comment">/* Bitfield definition for register: VALUE_B_OFFSET */</span></div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="comment"> * VALUE_B_OFFSET (RW)</span></div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="comment"> * value_b_offset</span></div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a1299effc036ce450efc7c7feb34e0ca2">  425</a></span>&#160;<span class="preprocessor">#define VSC_VALUE_B_OFFSET_VALUE_B_OFFSET_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#af82285e02d29acc47a4191f66cac3234">  426</a></span>&#160;<span class="preprocessor">#define VSC_VALUE_B_OFFSET_VALUE_B_OFFSET_SHIFT (0U)</span></div>
<div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a0dbe851ae724fa9f156fae774c8b693c">  427</a></span>&#160;<span class="preprocessor">#define VSC_VALUE_B_OFFSET_VALUE_B_OFFSET_SET(x) (((uint32_t)(x) &lt;&lt; VSC_VALUE_B_OFFSET_VALUE_B_OFFSET_SHIFT) &amp; VSC_VALUE_B_OFFSET_VALUE_B_OFFSET_MASK)</span></div>
<div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a099f560794f7dd5d81eb0ef0696dc7ac">  428</a></span>&#160;<span class="preprocessor">#define VSC_VALUE_B_OFFSET_VALUE_B_OFFSET_GET(x) (((uint32_t)(x) &amp; VSC_VALUE_B_OFFSET_VALUE_B_OFFSET_MASK) &gt;&gt; VSC_VALUE_B_OFFSET_VALUE_B_OFFSET_SHIFT)</span></div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160; </div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="comment">/* Bitfield definition for register: VALUE_C_OFFSET */</span></div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="comment"> * VALUE_C_OFFSET (RW)</span></div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="comment"> * value_c offset</span></div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a29adfc665181910f34bfe6fc10500c82">  436</a></span>&#160;<span class="preprocessor">#define VSC_VALUE_C_OFFSET_VALUE_C_OFFSET_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#acf3af3411bd9570d854477a144606830">  437</a></span>&#160;<span class="preprocessor">#define VSC_VALUE_C_OFFSET_VALUE_C_OFFSET_SHIFT (0U)</span></div>
<div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#adc19710963379aed935fbe41fbce03f7">  438</a></span>&#160;<span class="preprocessor">#define VSC_VALUE_C_OFFSET_VALUE_C_OFFSET_SET(x) (((uint32_t)(x) &lt;&lt; VSC_VALUE_C_OFFSET_VALUE_C_OFFSET_SHIFT) &amp; VSC_VALUE_C_OFFSET_VALUE_C_OFFSET_MASK)</span></div>
<div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a56a339e5b525db1cb57dbede32820fe8">  439</a></span>&#160;<span class="preprocessor">#define VSC_VALUE_C_OFFSET_VALUE_C_OFFSET_GET(x) (((uint32_t)(x) &amp; VSC_VALUE_C_OFFSET_VALUE_C_OFFSET_MASK) &gt;&gt; VSC_VALUE_C_OFFSET_VALUE_C_OFFSET_SHIFT)</span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160; </div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="comment">/* Bitfield definition for register: IRQ_STATUS */</span></div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="comment"> * IRQ_STATUS (RW)</span></div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="comment"> * irq status bit:</span></div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="comment"> * bit0: vsc convert done irq.</span></div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="comment"> * bit1: in adc three-phase mode, if ABS(value_a+value_b+value_c) &gt; adc_phase_tolerate, will trigger irq.</span></div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="comment"> * bit2: value_c overflow during capture process.</span></div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="comment"> * bit3: value_b_overflow during capture process.</span></div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="comment"> * bit4: value_a_overflow during capture process.</span></div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="comment"> * bit5: adc2 chan not capture enough adc value.</span></div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="comment"> * bit6: adc1 chan not capture enough adc value.</span></div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="comment"> * bit7: adc0 chan not capture enough adc value.</span></div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="comment"> * bit8: position not got valid before pos_wait_cycle timeout.</span></div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="comment"> * bit9: adc2 wait cycle timeout.</span></div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="comment"> * bit10: adc1 wait cycle timeout.</span></div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="comment"> * bit11: adc0 wait cycle timeout.</span></div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="comment"> * bit12: trigger_in break vsc convert even if adc or position is ready.</span></div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#adce9765f7795a035035c550f4bfe629e">  460</a></span>&#160;<span class="preprocessor">#define VSC_IRQ_STATUS_IRQ_STATUS_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#add70f4825e2ff292e429d7d9d18bd0b2">  461</a></span>&#160;<span class="preprocessor">#define VSC_IRQ_STATUS_IRQ_STATUS_SHIFT (0U)</span></div>
<div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#aa1a06cdf82808d1ef734e470b6b16aaa">  462</a></span>&#160;<span class="preprocessor">#define VSC_IRQ_STATUS_IRQ_STATUS_SET(x) (((uint32_t)(x) &lt;&lt; VSC_IRQ_STATUS_IRQ_STATUS_SHIFT) &amp; VSC_IRQ_STATUS_IRQ_STATUS_MASK)</span></div>
<div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#aa12da1ea0f91d9eb701f53781e73da0f">  463</a></span>&#160;<span class="preprocessor">#define VSC_IRQ_STATUS_IRQ_STATUS_GET(x) (((uint32_t)(x) &amp; VSC_IRQ_STATUS_IRQ_STATUS_MASK) &gt;&gt; VSC_IRQ_STATUS_IRQ_STATUS_SHIFT)</span></div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160; </div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="comment">/* Bitfield definition for register: VALUE_A_SW */</span></div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="comment"> * VALUE_A_SW (RW)</span></div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="comment"> * value_a_sw</span></div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a0f082c32d81fe3706b9a8b6844ee5c80">  471</a></span>&#160;<span class="preprocessor">#define VSC_VALUE_A_SW_VALUE_A_SW_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a09a050624d60e64225067abda6feec1d">  472</a></span>&#160;<span class="preprocessor">#define VSC_VALUE_A_SW_VALUE_A_SW_SHIFT (0U)</span></div>
<div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#ad6668b8f8bf402ccebb640a416624a0a">  473</a></span>&#160;<span class="preprocessor">#define VSC_VALUE_A_SW_VALUE_A_SW_SET(x) (((uint32_t)(x) &lt;&lt; VSC_VALUE_A_SW_VALUE_A_SW_SHIFT) &amp; VSC_VALUE_A_SW_VALUE_A_SW_MASK)</span></div>
<div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#ab01792154f2b8651984a20f769f78544">  474</a></span>&#160;<span class="preprocessor">#define VSC_VALUE_A_SW_VALUE_A_SW_GET(x) (((uint32_t)(x) &amp; VSC_VALUE_A_SW_VALUE_A_SW_MASK) &gt;&gt; VSC_VALUE_A_SW_VALUE_A_SW_SHIFT)</span></div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160; </div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="comment">/* Bitfield definition for register: VALUE_B_SW */</span></div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="comment"> * VALUE_B_SW (RW)</span></div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="comment"> * value_b_sw</span></div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a338aebc17953120e484b5c0f976e3a0e">  482</a></span>&#160;<span class="preprocessor">#define VSC_VALUE_B_SW_VALUE_B_SW_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a8dc7fe4a1a245c0fbbccbf14ca747ceb">  483</a></span>&#160;<span class="preprocessor">#define VSC_VALUE_B_SW_VALUE_B_SW_SHIFT (0U)</span></div>
<div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#acefa20898298600a4aa66939e70a67de">  484</a></span>&#160;<span class="preprocessor">#define VSC_VALUE_B_SW_VALUE_B_SW_SET(x) (((uint32_t)(x) &lt;&lt; VSC_VALUE_B_SW_VALUE_B_SW_SHIFT) &amp; VSC_VALUE_B_SW_VALUE_B_SW_MASK)</span></div>
<div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a8b54d770a7e1718ff0658541e69b2caa">  485</a></span>&#160;<span class="preprocessor">#define VSC_VALUE_B_SW_VALUE_B_SW_GET(x) (((uint32_t)(x) &amp; VSC_VALUE_B_SW_VALUE_B_SW_MASK) &gt;&gt; VSC_VALUE_B_SW_VALUE_B_SW_SHIFT)</span></div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160; </div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="comment">/* Bitfield definition for register: VALUE_C_SW */</span></div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="comment"> * VALUE_C_SW (RW)</span></div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="comment"> * value_c_sw</span></div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#acf47c6e95dcaaa5b469010d1666ed986">  493</a></span>&#160;<span class="preprocessor">#define VSC_VALUE_C_SW_VALUE_C_SW_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00494"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a16c2893a606675f2246055ca77a5b67e">  494</a></span>&#160;<span class="preprocessor">#define VSC_VALUE_C_SW_VALUE_C_SW_SHIFT (0U)</span></div>
<div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#ae3100c0328c3fe261e36f855956cd32e">  495</a></span>&#160;<span class="preprocessor">#define VSC_VALUE_C_SW_VALUE_C_SW_SET(x) (((uint32_t)(x) &lt;&lt; VSC_VALUE_C_SW_VALUE_C_SW_SHIFT) &amp; VSC_VALUE_C_SW_VALUE_C_SW_MASK)</span></div>
<div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a74ae4d230984660b06a595e9a912888b">  496</a></span>&#160;<span class="preprocessor">#define VSC_VALUE_C_SW_VALUE_C_SW_GET(x) (((uint32_t)(x) &amp; VSC_VALUE_C_SW_VALUE_C_SW_MASK) &gt;&gt; VSC_VALUE_C_SW_VALUE_C_SW_SHIFT)</span></div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160; </div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="comment">/* Bitfield definition for register: VALUE_SW_READY */</span></div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="comment"> * VALUE_SW_READY (W1C)</span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="comment"> * software inject value_a/value_b/value_c ready</span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a1f4b8cb7a9ebcaa309fb239236bc6dd7">  504</a></span>&#160;<span class="preprocessor">#define VSC_VALUE_SW_READY_VALUE_SW_READY_MASK (0x1U)</span></div>
<div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a81a5929c920d036571fc49e03cb3273d">  505</a></span>&#160;<span class="preprocessor">#define VSC_VALUE_SW_READY_VALUE_SW_READY_SHIFT (0U)</span></div>
<div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#ace81293cfb9c28a1c0c803dea3f81e7b">  506</a></span>&#160;<span class="preprocessor">#define VSC_VALUE_SW_READY_VALUE_SW_READY_SET(x) (((uint32_t)(x) &lt;&lt; VSC_VALUE_SW_READY_VALUE_SW_READY_SHIFT) &amp; VSC_VALUE_SW_READY_VALUE_SW_READY_MASK)</span></div>
<div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a8470f34ecd78f03439af885db111b34b">  507</a></span>&#160;<span class="preprocessor">#define VSC_VALUE_SW_READY_VALUE_SW_READY_GET(x) (((uint32_t)(x) &amp; VSC_VALUE_SW_READY_VALUE_SW_READY_MASK) &gt;&gt; VSC_VALUE_SW_READY_VALUE_SW_READY_SHIFT)</span></div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160; </div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="comment">/* Bitfield definition for register: TRIGGER_SW */</span></div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="comment"> * TRIGGER_SW (W1C)</span></div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="comment"> * software trigger to start waiting adc capture value, same as hardwire trigger_in</span></div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a4f4feb02f0c358f56ba69014f3eaf84a">  515</a></span>&#160;<span class="preprocessor">#define VSC_TRIGGER_SW_TRIGGER_SW_MASK (0x1U)</span></div>
<div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a577b93ae6ac1444f46bb3acae7f2a484">  516</a></span>&#160;<span class="preprocessor">#define VSC_TRIGGER_SW_TRIGGER_SW_SHIFT (0U)</span></div>
<div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#aa009e49d6b689007be6c5702126a6b45">  517</a></span>&#160;<span class="preprocessor">#define VSC_TRIGGER_SW_TRIGGER_SW_SET(x) (((uint32_t)(x) &lt;&lt; VSC_TRIGGER_SW_TRIGGER_SW_SHIFT) &amp; VSC_TRIGGER_SW_TRIGGER_SW_MASK)</span></div>
<div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a82284e17b98dd69d37acf2d4e78e9071">  518</a></span>&#160;<span class="preprocessor">#define VSC_TRIGGER_SW_TRIGGER_SW_GET(x) (((uint32_t)(x) &amp; VSC_TRIGGER_SW_TRIGGER_SW_MASK) &gt;&gt; VSC_TRIGGER_SW_TRIGGER_SW_SHIFT)</span></div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160; </div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="comment">/* Bitfield definition for register: TIMELOCK */</span></div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="comment"> * POSITION_CAPTURE_MODE (RW)</span></div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="comment"> * postion capture mode:</span></div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="comment"> * 00: position use last valid data when adc value capture finish</span></div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="comment"> * 01: position use frist valid data after adc value capture</span></div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="comment"> * 10: position use last valid data before adc value capture</span></div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="comment"> * other: reserved</span></div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a227722be60ab1b7673d0bb401ec494d6">  530</a></span>&#160;<span class="preprocessor">#define VSC_TIMELOCK_POSITION_CAPTURE_MODE_MASK (0x3000U)</span></div>
<div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a6ce22b915c2d6a2f569bc34620fe0f0d">  531</a></span>&#160;<span class="preprocessor">#define VSC_TIMELOCK_POSITION_CAPTURE_MODE_SHIFT (12U)</span></div>
<div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a83e9a2af57db3d81d4ac1df159bbafee">  532</a></span>&#160;<span class="preprocessor">#define VSC_TIMELOCK_POSITION_CAPTURE_MODE_SET(x) (((uint32_t)(x) &lt;&lt; VSC_TIMELOCK_POSITION_CAPTURE_MODE_SHIFT) &amp; VSC_TIMELOCK_POSITION_CAPTURE_MODE_MASK)</span></div>
<div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a037e3d632437c1095c8f4ef94add36ec">  533</a></span>&#160;<span class="preprocessor">#define VSC_TIMELOCK_POSITION_CAPTURE_MODE_GET(x) (((uint32_t)(x) &amp; VSC_TIMELOCK_POSITION_CAPTURE_MODE_MASK) &gt;&gt; VSC_TIMELOCK_POSITION_CAPTURE_MODE_SHIFT)</span></div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160; </div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="comment"> * ADC_TIMESTAMP_SEL (RW)</span></div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="comment"> * adc timestamp select：</span></div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="comment"> * 0：reserved;</span></div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="comment"> * 1: from value_a;</span></div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="comment"> * 2: from value_b;</span></div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="comment"> * 3: from value_c;</span></div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00544"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#ae15285775ebf8f45768d54ba28a28192">  544</a></span>&#160;<span class="preprocessor">#define VSC_TIMELOCK_ADC_TIMESTAMP_SEL_MASK (0x30U)</span></div>
<div class="line"><a name="l00545"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#ab7fe85ac03bde2d714c34a94ceffd252">  545</a></span>&#160;<span class="preprocessor">#define VSC_TIMELOCK_ADC_TIMESTAMP_SEL_SHIFT (4U)</span></div>
<div class="line"><a name="l00546"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a11f417806ecb78deeae5ee747231c7fb">  546</a></span>&#160;<span class="preprocessor">#define VSC_TIMELOCK_ADC_TIMESTAMP_SEL_SET(x) (((uint32_t)(x) &lt;&lt; VSC_TIMELOCK_ADC_TIMESTAMP_SEL_SHIFT) &amp; VSC_TIMELOCK_ADC_TIMESTAMP_SEL_MASK)</span></div>
<div class="line"><a name="l00547"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a46909374a0b9f309e8b265e27cdd6a83">  547</a></span>&#160;<span class="preprocessor">#define VSC_TIMELOCK_ADC_TIMESTAMP_SEL_GET(x) (((uint32_t)(x) &amp; VSC_TIMELOCK_ADC_TIMESTAMP_SEL_MASK) &gt;&gt; VSC_TIMELOCK_ADC_TIMESTAMP_SEL_SHIFT)</span></div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160; </div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="comment"> * VALUE_COUNTER_SEL (RW)</span></div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="comment"> * adc timestamp use which number index of adc_timestamp_sel used.</span></div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00554"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a147a9d5d7e4902f147f79f6857ab484b">  554</a></span>&#160;<span class="preprocessor">#define VSC_TIMELOCK_VALUE_COUNTER_SEL_MASK (0xFU)</span></div>
<div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a025865470af7894fb686b9379431ff8e">  555</a></span>&#160;<span class="preprocessor">#define VSC_TIMELOCK_VALUE_COUNTER_SEL_SHIFT (0U)</span></div>
<div class="line"><a name="l00556"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a7e8b8570b3bd8f9f6c1d3ad897b0c26f">  556</a></span>&#160;<span class="preprocessor">#define VSC_TIMELOCK_VALUE_COUNTER_SEL_SET(x) (((uint32_t)(x) &lt;&lt; VSC_TIMELOCK_VALUE_COUNTER_SEL_SHIFT) &amp; VSC_TIMELOCK_VALUE_COUNTER_SEL_MASK)</span></div>
<div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a6e230712a38605794b0d5428a17f18fa">  557</a></span>&#160;<span class="preprocessor">#define VSC_TIMELOCK_VALUE_COUNTER_SEL_GET(x) (((uint32_t)(x) &amp; VSC_TIMELOCK_VALUE_COUNTER_SEL_MASK) &gt;&gt; VSC_TIMELOCK_VALUE_COUNTER_SEL_SHIFT)</span></div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160; </div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="comment">/* Bitfield definition for register: POSITION_SW */</span></div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="comment"> * POSITION_SW (RW)</span></div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="comment"> * position_sw</span></div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a327af7c49939445eca72ea99e439a966">  565</a></span>&#160;<span class="preprocessor">#define VSC_POSITION_SW_POSITION_SW_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00566"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#ad79c0c213d43fe45322f67ce2778b22f">  566</a></span>&#160;<span class="preprocessor">#define VSC_POSITION_SW_POSITION_SW_SHIFT (0U)</span></div>
<div class="line"><a name="l00567"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a9fe59e38ec23df17210bc9cf1bc1aaca">  567</a></span>&#160;<span class="preprocessor">#define VSC_POSITION_SW_POSITION_SW_SET(x) (((uint32_t)(x) &lt;&lt; VSC_POSITION_SW_POSITION_SW_SHIFT) &amp; VSC_POSITION_SW_POSITION_SW_MASK)</span></div>
<div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#abc6df11b5a82bab2edd140572ee6ecb1">  568</a></span>&#160;<span class="preprocessor">#define VSC_POSITION_SW_POSITION_SW_GET(x) (((uint32_t)(x) &amp; VSC_POSITION_SW_POSITION_SW_MASK) &gt;&gt; VSC_POSITION_SW_POSITION_SW_SHIFT)</span></div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160; </div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="comment">/* Bitfield definition for register: ADC_WAIT_CYCLE */</span></div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="comment"> * ADC_WAIT_CYCLE (RW)</span></div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="comment"> * adc wait cycle after trigger adc capture event</span></div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00576"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#ae8e1d3dcb95ac93f67bde60513f36008">  576</a></span>&#160;<span class="preprocessor">#define VSC_ADC_WAIT_CYCLE_ADC_WAIT_CYCLE_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#aa7c7b5594ee627fc38145ad3be2a8c01">  577</a></span>&#160;<span class="preprocessor">#define VSC_ADC_WAIT_CYCLE_ADC_WAIT_CYCLE_SHIFT (0U)</span></div>
<div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a278c80ad040269b12cfd495806a85ab8">  578</a></span>&#160;<span class="preprocessor">#define VSC_ADC_WAIT_CYCLE_ADC_WAIT_CYCLE_SET(x) (((uint32_t)(x) &lt;&lt; VSC_ADC_WAIT_CYCLE_ADC_WAIT_CYCLE_SHIFT) &amp; VSC_ADC_WAIT_CYCLE_ADC_WAIT_CYCLE_MASK)</span></div>
<div class="line"><a name="l00579"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#aa8477017421ecb1f16437cdb30d7d57c">  579</a></span>&#160;<span class="preprocessor">#define VSC_ADC_WAIT_CYCLE_ADC_WAIT_CYCLE_GET(x) (((uint32_t)(x) &amp; VSC_ADC_WAIT_CYCLE_ADC_WAIT_CYCLE_MASK) &gt;&gt; VSC_ADC_WAIT_CYCLE_ADC_WAIT_CYCLE_SHIFT)</span></div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160; </div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="comment">/* Bitfield definition for register: POS_WAIT_CYCLE */</span></div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="comment"> * POS_WAIT_CYCLE (RW)</span></div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="comment"> * position wait cycle after trigger adc capture event</span></div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a6e4a838d0dc9641373c58ef90445ac6e">  587</a></span>&#160;<span class="preprocessor">#define VSC_POS_WAIT_CYCLE_POS_WAIT_CYCLE_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a03d57bd35f370a6c80616f61a0eec486">  588</a></span>&#160;<span class="preprocessor">#define VSC_POS_WAIT_CYCLE_POS_WAIT_CYCLE_SHIFT (0U)</span></div>
<div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a20f8c7c9001ac6cd654206436e37d49b">  589</a></span>&#160;<span class="preprocessor">#define VSC_POS_WAIT_CYCLE_POS_WAIT_CYCLE_SET(x) (((uint32_t)(x) &lt;&lt; VSC_POS_WAIT_CYCLE_POS_WAIT_CYCLE_SHIFT) &amp; VSC_POS_WAIT_CYCLE_POS_WAIT_CYCLE_MASK)</span></div>
<div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#ae463ed414837fff7ca4a453c9db2567a">  590</a></span>&#160;<span class="preprocessor">#define VSC_POS_WAIT_CYCLE_POS_WAIT_CYCLE_GET(x) (((uint32_t)(x) &amp; VSC_POS_WAIT_CYCLE_POS_WAIT_CYCLE_MASK) &gt;&gt; VSC_POS_WAIT_CYCLE_POS_WAIT_CYCLE_SHIFT)</span></div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160; </div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="comment">/* Bitfield definition for register: IRQ_ENABLE */</span></div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="comment"> * IRQ_ENABLE (RW)</span></div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="comment"> * irq enable bit:</span></div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="comment"> * bit0: vsc convert done irq.</span></div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="comment"> * bit1: in adc three-phase mode, if ABS(value_a+value_b+value_c) &gt; adc_phase_tolerate, will trigger irq.</span></div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="comment"> * bit2: value_c overflow during capture process.</span></div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="comment"> * bit3: value_b_overflow during capture process.</span></div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="comment"> * bit4: value_a_overflow during capture process.</span></div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="comment"> * bit5: adc2 chan not capture enough adc value.</span></div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="comment"> * bit6: adc1 chan not capture enough adc value.</span></div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="comment"> * bit7: adc0 chan not capture enough adc value.</span></div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="comment"> * bit8: position not got valid before pos_wait_cycle timeout.</span></div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="comment"> * bit9: adc2 wait cycle timeout.</span></div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="comment"> * bit10: adc1 wait cycle timeout.</span></div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="comment"> * bit11: adc0 wait cycle timeout.</span></div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="comment"> * bit12: trigger_in break vsc convert even if adc or position is ready.</span></div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#aa7d929d7eaf31ecb8447200aa7d1c218">  611</a></span>&#160;<span class="preprocessor">#define VSC_IRQ_ENABLE_IRQ_ENABLE_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a5c501fbcaf1a7baefd4c2974f48bf783">  612</a></span>&#160;<span class="preprocessor">#define VSC_IRQ_ENABLE_IRQ_ENABLE_SHIFT (0U)</span></div>
<div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#aeb3c16c968bedd67445f249b3c5035d7">  613</a></span>&#160;<span class="preprocessor">#define VSC_IRQ_ENABLE_IRQ_ENABLE_SET(x) (((uint32_t)(x) &lt;&lt; VSC_IRQ_ENABLE_IRQ_ENABLE_SHIFT) &amp; VSC_IRQ_ENABLE_IRQ_ENABLE_MASK)</span></div>
<div class="line"><a name="l00614"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#acb761fa3e991d3cc9682dcb1a8758689">  614</a></span>&#160;<span class="preprocessor">#define VSC_IRQ_ENABLE_IRQ_ENABLE_GET(x) (((uint32_t)(x) &amp; VSC_IRQ_ENABLE_IRQ_ENABLE_MASK) &gt;&gt; VSC_IRQ_ENABLE_IRQ_ENABLE_SHIFT)</span></div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160; </div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="comment">/* Bitfield definition for register: ADC_PHASE_TOLERATE */</span></div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="comment"> * ADC_PHASE_TOLERATE (RW)</span></div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="comment"> * in adc three-phase mode, if ABS(value_a+value_b+value_c) &gt; adc_phase_tolerate, will trigger irq.</span></div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a26fee2be31837132ad4c6f77fd4860f0">  622</a></span>&#160;<span class="preprocessor">#define VSC_ADC_PHASE_TOLERATE_ADC_PHASE_TOLERATE_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00623"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#aa06aee6bb7df024e6e9d079e43bc6d34">  623</a></span>&#160;<span class="preprocessor">#define VSC_ADC_PHASE_TOLERATE_ADC_PHASE_TOLERATE_SHIFT (0U)</span></div>
<div class="line"><a name="l00624"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#ada0d93da4de03b7195e2b12b394665cc">  624</a></span>&#160;<span class="preprocessor">#define VSC_ADC_PHASE_TOLERATE_ADC_PHASE_TOLERATE_SET(x) (((uint32_t)(x) &lt;&lt; VSC_ADC_PHASE_TOLERATE_ADC_PHASE_TOLERATE_SHIFT) &amp; VSC_ADC_PHASE_TOLERATE_ADC_PHASE_TOLERATE_MASK)</span></div>
<div class="line"><a name="l00625"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a2a9eed06bb48564f4f3bbda1afcd5f52">  625</a></span>&#160;<span class="preprocessor">#define VSC_ADC_PHASE_TOLERATE_ADC_PHASE_TOLERATE_GET(x) (((uint32_t)(x) &amp; VSC_ADC_PHASE_TOLERATE_ADC_PHASE_TOLERATE_MASK) &gt;&gt; VSC_ADC_PHASE_TOLERATE_ADC_PHASE_TOLERATE_SHIFT)</span></div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160; </div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="comment">/* Bitfield definition for register: POS_POLE */</span></div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="comment"> * POS_POLE (RW)</span></div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="comment"> * pole number</span></div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00633"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#abd1a2212e735ab9d1f07267b28d61cd6">  633</a></span>&#160;<span class="preprocessor">#define VSC_POS_POLE_POS_POLE_MASK (0xFFFFU)</span></div>
<div class="line"><a name="l00634"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a032296ab9a85f1f0252c41066ffd9efb">  634</a></span>&#160;<span class="preprocessor">#define VSC_POS_POLE_POS_POLE_SHIFT (0U)</span></div>
<div class="line"><a name="l00635"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#ade31d4695bde07cf73baf7cdfa0b48cc">  635</a></span>&#160;<span class="preprocessor">#define VSC_POS_POLE_POS_POLE_SET(x) (((uint32_t)(x) &lt;&lt; VSC_POS_POLE_POS_POLE_SHIFT) &amp; VSC_POS_POLE_POS_POLE_MASK)</span></div>
<div class="line"><a name="l00636"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a7f97d27467a2329c2c674e0d374e5db7">  636</a></span>&#160;<span class="preprocessor">#define VSC_POS_POLE_POS_POLE_GET(x) (((uint32_t)(x) &amp; VSC_POS_POLE_POS_POLE_MASK) &gt;&gt; VSC_POS_POLE_POS_POLE_SHIFT)</span></div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160; </div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="comment">/* Bitfield definition for register: ID_POSEDGE */</span></div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="comment"> * ID_POSEDGE (RO)</span></div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="comment"> * posedge order Id value</span></div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00644"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a57ba7542bb98487fab7469628b3d64d8">  644</a></span>&#160;<span class="preprocessor">#define VSC_ID_POSEDGE_ID_POSEDGE_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00645"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a70ce36e5f6d5025f0c222d3343a98024">  645</a></span>&#160;<span class="preprocessor">#define VSC_ID_POSEDGE_ID_POSEDGE_SHIFT (0U)</span></div>
<div class="line"><a name="l00646"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#aabf8bce91d6803f1cca055bfeebf9fd9">  646</a></span>&#160;<span class="preprocessor">#define VSC_ID_POSEDGE_ID_POSEDGE_GET(x) (((uint32_t)(x) &amp; VSC_ID_POSEDGE_ID_POSEDGE_MASK) &gt;&gt; VSC_ID_POSEDGE_ID_POSEDGE_SHIFT)</span></div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160; </div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="comment">/* Bitfield definition for register: IQ_POSEDGE */</span></div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="comment"> * IQ_POSEDGE (RO)</span></div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="comment"> * posedge order Iq value</span></div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00654"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#ae7898db1def86cf862b3c7f02ff39834">  654</a></span>&#160;<span class="preprocessor">#define VSC_IQ_POSEDGE_IQ_POSEDGE_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00655"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a777bd66d7204ef2ab307c872ef0e0101">  655</a></span>&#160;<span class="preprocessor">#define VSC_IQ_POSEDGE_IQ_POSEDGE_SHIFT (0U)</span></div>
<div class="line"><a name="l00656"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#abb1c2a2e8d8df009654ce3132a3eb6f9">  656</a></span>&#160;<span class="preprocessor">#define VSC_IQ_POSEDGE_IQ_POSEDGE_GET(x) (((uint32_t)(x) &amp; VSC_IQ_POSEDGE_IQ_POSEDGE_MASK) &gt;&gt; VSC_IQ_POSEDGE_IQ_POSEDGE_SHIFT)</span></div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160; </div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="comment">/* Bitfield definition for register: ID_NEGEDGE */</span></div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="comment"> * ID_NEGEDGE (RO)</span></div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="comment"> * negedge order Id value</span></div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00664"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#aedd702aa00d1821beaaf1d52addc1363">  664</a></span>&#160;<span class="preprocessor">#define VSC_ID_NEGEDGE_ID_NEGEDGE_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00665"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a4c99c410babb681ec338fd01921b8ada">  665</a></span>&#160;<span class="preprocessor">#define VSC_ID_NEGEDGE_ID_NEGEDGE_SHIFT (0U)</span></div>
<div class="line"><a name="l00666"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a02073522a8ae0d6056bbdd287dabe4f5">  666</a></span>&#160;<span class="preprocessor">#define VSC_ID_NEGEDGE_ID_NEGEDGE_GET(x) (((uint32_t)(x) &amp; VSC_ID_NEGEDGE_ID_NEGEDGE_MASK) &gt;&gt; VSC_ID_NEGEDGE_ID_NEGEDGE_SHIFT)</span></div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160; </div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="comment">/* Bitfield definition for register: IQ_NEGEDGE */</span></div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="comment"> * IQ_NEGEDGE (RO)</span></div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="comment"> * negedge order Iq value</span></div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00674"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a50b2631302bdaeb4999e78993d01a719">  674</a></span>&#160;<span class="preprocessor">#define VSC_IQ_NEGEDGE_IQ_NEGEDGE_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00675"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a398a8812246618670e48709882a44c0f">  675</a></span>&#160;<span class="preprocessor">#define VSC_IQ_NEGEDGE_IQ_NEGEDGE_SHIFT (0U)</span></div>
<div class="line"><a name="l00676"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#abff2c332fc050b8fbcfaa4db03923533">  676</a></span>&#160;<span class="preprocessor">#define VSC_IQ_NEGEDGE_IQ_NEGEDGE_GET(x) (((uint32_t)(x) &amp; VSC_IQ_NEGEDGE_IQ_NEGEDGE_MASK) &gt;&gt; VSC_IQ_NEGEDGE_IQ_NEGEDGE_SHIFT)</span></div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160; </div>
<div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="comment">/* Bitfield definition for register: ALPHA_POSEDGE */</span></div>
<div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="comment"> * ALPHA_POSEDGE (RO)</span></div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="comment"> * posedge order alpha value</span></div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00684"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#af6860e835192a04d33e268740829b3ec">  684</a></span>&#160;<span class="preprocessor">#define VSC_ALPHA_POSEDGE_ALPHA_POSEDGE_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a1cd6b8f5a576c4cde946032b1c674dbf">  685</a></span>&#160;<span class="preprocessor">#define VSC_ALPHA_POSEDGE_ALPHA_POSEDGE_SHIFT (0U)</span></div>
<div class="line"><a name="l00686"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a7fd1952f661dbd59000572a01fd57886">  686</a></span>&#160;<span class="preprocessor">#define VSC_ALPHA_POSEDGE_ALPHA_POSEDGE_GET(x) (((uint32_t)(x) &amp; VSC_ALPHA_POSEDGE_ALPHA_POSEDGE_MASK) &gt;&gt; VSC_ALPHA_POSEDGE_ALPHA_POSEDGE_SHIFT)</span></div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160; </div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="comment">/* Bitfield definition for register: BETA_POSEDGE */</span></div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="comment"> * BETA_POSEDGE (RO)</span></div>
<div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="comment"> * posedge order beta value</span></div>
<div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00694"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#ac0ff93f24b16e3e3a8d1db954bcd784e">  694</a></span>&#160;<span class="preprocessor">#define VSC_BETA_POSEDGE_BETA_POSEDGE_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00695"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#ae90e0cc971b6f9522b320d205df38641">  695</a></span>&#160;<span class="preprocessor">#define VSC_BETA_POSEDGE_BETA_POSEDGE_SHIFT (0U)</span></div>
<div class="line"><a name="l00696"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#abc70bbdeff2c5383785da8b31008f024">  696</a></span>&#160;<span class="preprocessor">#define VSC_BETA_POSEDGE_BETA_POSEDGE_GET(x) (((uint32_t)(x) &amp; VSC_BETA_POSEDGE_BETA_POSEDGE_MASK) &gt;&gt; VSC_BETA_POSEDGE_BETA_POSEDGE_SHIFT)</span></div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160; </div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="comment">/* Bitfield definition for register: ALPHA_NEGEDGE */</span></div>
<div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="comment"> * ALPHA_NEGEDGE (RO)</span></div>
<div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="comment"> * negedge order alpha value</span></div>
<div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00704"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a060de199f1ed5d35bd8d567440365c91">  704</a></span>&#160;<span class="preprocessor">#define VSC_ALPHA_NEGEDGE_ALPHA_NEGEDGE_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00705"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a84949efab2c5c086d2557bd25d8242d8">  705</a></span>&#160;<span class="preprocessor">#define VSC_ALPHA_NEGEDGE_ALPHA_NEGEDGE_SHIFT (0U)</span></div>
<div class="line"><a name="l00706"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#ae8eefbba85738a8a3ad9902008cfe754">  706</a></span>&#160;<span class="preprocessor">#define VSC_ALPHA_NEGEDGE_ALPHA_NEGEDGE_GET(x) (((uint32_t)(x) &amp; VSC_ALPHA_NEGEDGE_ALPHA_NEGEDGE_MASK) &gt;&gt; VSC_ALPHA_NEGEDGE_ALPHA_NEGEDGE_SHIFT)</span></div>
<div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160; </div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="comment">/* Bitfield definition for register: BETA_NEGEDGE */</span></div>
<div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="comment"> * BETA_NEGEDGE (RO)</span></div>
<div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="comment"> * negedge order beta value</span></div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00714"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a0f59db7410cb44e7bebc33bdbb2e0a95">  714</a></span>&#160;<span class="preprocessor">#define VSC_BETA_NEGEDGE_BETA_NEGEDGE_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00715"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a4ef31d273d61f1c5a09179d888ce248d">  715</a></span>&#160;<span class="preprocessor">#define VSC_BETA_NEGEDGE_BETA_NEGEDGE_SHIFT (0U)</span></div>
<div class="line"><a name="l00716"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#ab746fcdde8aa1eb52b622fbde277760f">  716</a></span>&#160;<span class="preprocessor">#define VSC_BETA_NEGEDGE_BETA_NEGEDGE_GET(x) (((uint32_t)(x) &amp; VSC_BETA_NEGEDGE_BETA_NEGEDGE_MASK) &gt;&gt; VSC_BETA_NEGEDGE_BETA_NEGEDGE_SHIFT)</span></div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160; </div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="comment">/* Bitfield definition for register: TIMESTAMP_LOCKED */</span></div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="comment"> * TIMESTAMP_LOCKED (RO)</span></div>
<div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="comment"> * timestamp_locked</span></div>
<div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00724"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#abc7425a02af9e5cec2dc5d29b132d8de">  724</a></span>&#160;<span class="preprocessor">#define VSC_TIMESTAMP_LOCKED_TIMESTAMP_LOCKED_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00725"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a7296601124eb717c959298f2dccefdea">  725</a></span>&#160;<span class="preprocessor">#define VSC_TIMESTAMP_LOCKED_TIMESTAMP_LOCKED_SHIFT (0U)</span></div>
<div class="line"><a name="l00726"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a55d5e4e93159ca5b555c388243555e6c">  726</a></span>&#160;<span class="preprocessor">#define VSC_TIMESTAMP_LOCKED_TIMESTAMP_LOCKED_GET(x) (((uint32_t)(x) &amp; VSC_TIMESTAMP_LOCKED_TIMESTAMP_LOCKED_MASK) &gt;&gt; VSC_TIMESTAMP_LOCKED_TIMESTAMP_LOCKED_SHIFT)</span></div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160; </div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="comment">/* Bitfield definition for register: DEBUG_STATUS0 */</span></div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="comment"> * VALUE_A_COUNTER (RO)</span></div>
<div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="comment"> * value_a_counter</span></div>
<div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00734"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#ac0304311b796a2906523d15455500208">  734</a></span>&#160;<span class="preprocessor">#define VSC_DEBUG_STATUS0_VALUE_A_COUNTER_MASK (0xF00U)</span></div>
<div class="line"><a name="l00735"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a41a9f0dca2420efd7b293304e116d9e5">  735</a></span>&#160;<span class="preprocessor">#define VSC_DEBUG_STATUS0_VALUE_A_COUNTER_SHIFT (8U)</span></div>
<div class="line"><a name="l00736"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a92cb74d57028e72bdac6ed241aad89ba">  736</a></span>&#160;<span class="preprocessor">#define VSC_DEBUG_STATUS0_VALUE_A_COUNTER_GET(x) (((uint32_t)(x) &amp; VSC_DEBUG_STATUS0_VALUE_A_COUNTER_MASK) &gt;&gt; VSC_DEBUG_STATUS0_VALUE_A_COUNTER_SHIFT)</span></div>
<div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160; </div>
<div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="comment"> * VALUE_B_COUNTER (RO)</span></div>
<div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="comment"> * value_b_counter</span></div>
<div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00743"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#abb6c5b2610d38cc7be2bc3342325eb4c">  743</a></span>&#160;<span class="preprocessor">#define VSC_DEBUG_STATUS0_VALUE_B_COUNTER_MASK (0xF0U)</span></div>
<div class="line"><a name="l00744"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#ac8c1e5e3cef1cd76a610288a860e7c9c">  744</a></span>&#160;<span class="preprocessor">#define VSC_DEBUG_STATUS0_VALUE_B_COUNTER_SHIFT (4U)</span></div>
<div class="line"><a name="l00745"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#ad79eb24becd06793c04121fec70de3c8">  745</a></span>&#160;<span class="preprocessor">#define VSC_DEBUG_STATUS0_VALUE_B_COUNTER_GET(x) (((uint32_t)(x) &amp; VSC_DEBUG_STATUS0_VALUE_B_COUNTER_MASK) &gt;&gt; VSC_DEBUG_STATUS0_VALUE_B_COUNTER_SHIFT)</span></div>
<div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160; </div>
<div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="comment"> * VALUE_C_COUNTER (RO)</span></div>
<div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="comment"> * value_c_counter</span></div>
<div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00752"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a9b59f0f616626a7cb9068103d565641b">  752</a></span>&#160;<span class="preprocessor">#define VSC_DEBUG_STATUS0_VALUE_C_COUNTER_MASK (0xFU)</span></div>
<div class="line"><a name="l00753"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#a6e87fe6e63ef9131305041a2006d52cb">  753</a></span>&#160;<span class="preprocessor">#define VSC_DEBUG_STATUS0_VALUE_C_COUNTER_SHIFT (0U)</span></div>
<div class="line"><a name="l00754"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html#aad379f21b3af4f4bfe2e7ab692a5bbb9">  754</a></span>&#160;<span class="preprocessor">#define VSC_DEBUG_STATUS0_VALUE_C_COUNTER_GET(x) (((uint32_t)(x) &amp; VSC_DEBUG_STATUS0_VALUE_C_COUNTER_MASK) &gt;&gt; VSC_DEBUG_STATUS0_VALUE_C_COUNTER_SHIFT)</span></div>
<div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160; </div>
<div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160; </div>
<div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160; </div>
<div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160; </div>
<div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* HPM_VSC_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="astructVSC__Type_html"><div class="ttname"><a href="structVSC__Type.html">VSC_Type</a></div><div class="ttdef"><b>Definition:</b> hpm_vsc_regs.h:12</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_19d806e154b23a5f4c4c08b2e30365a6.html">soc</a></li><li class="navelem"><a class="el" href="dir_3c704b5ae633eeec3f8fdcdbd00dedae.html">HPM6E00</a></li><li class="navelem"><a class="el" href="dir_cf55b2ecca8f1a435bcea4a6a4f0afee.html">ip</a></li><li class="navelem"><a class="el" href="HPM6E00_2ip_2hpm__vsc__regs_8h.html">hpm_vsc_regs.h</a></li>
    <li class="footer">Generated on Fri Jun 28 2024 08:10:33 for HPM SDK by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
