<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage.info - lab2_proc/../vc/regs.v</title>
  <link rel="stylesheet" type="text/css" href="../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../index.html">top level</a> - <a href="index.html">lab2_proc/../vc</a> - regs.v<span style="font-size: 80%;"> (source / <a href="regs.v.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">21</td>
            <td class="headerCovTableEntry">21</td>
            <td class="headerCovTableEntryHi">100.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2023-10-17 17:16:03</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntryHi">-</td>
          </tr>
          <tr><td><img src="../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : //========================================================================</a>
<a name="2"><span class="lineNum">       2 </span>            : // Verilog Components: Registers</a>
<a name="3"><span class="lineNum">       3 </span>            : //========================================================================</a>
<a name="4"><span class="lineNum">       4 </span>            : </a>
<a name="5"><span class="lineNum">       5 </span>            : // Note that we place the register output earlier in the port list since</a>
<a name="6"><span class="lineNum">       6 </span>            : // this is one place we might actually want to use positional port</a>
<a name="7"><span class="lineNum">       7 </span>            : // binding like this:</a>
<a name="8"><span class="lineNum">       8 </span>            : //</a>
<a name="9"><span class="lineNum">       9 </span>            : //  logic [p_nbits-1:0] result_B;</a>
<a name="10"><span class="lineNum">      10 </span>            : //  vc_Reg#(p_nbits) result_AB( clk, result_B, result_A );</a>
<a name="11"><span class="lineNum">      11 </span>            : </a>
<a name="12"><span class="lineNum">      12 </span>            : `ifndef VC_REGS_V</a>
<a name="13"><span class="lineNum">      13 </span>            : `define VC_REGS_V</a>
<a name="14"><span class="lineNum">      14 </span>            : </a>
<a name="15"><span class="lineNum">      15 </span>            : //------------------------------------------------------------------------</a>
<a name="16"><span class="lineNum">      16 </span>            : // Postive-edge triggered flip-flop</a>
<a name="17"><span class="lineNum">      17 </span>            : //------------------------------------------------------------------------</a>
<a name="18"><span class="lineNum">      18 </span>            : </a>
<a name="19"><span class="lineNum">      19 </span>            : module vc_Reg</a>
<a name="20"><span class="lineNum">      20 </span>            : #(</a>
<a name="21"><span class="lineNum">      21 </span>            :   parameter p_nbits = 1</a>
<a name="22"><span class="lineNum">      22 </span>            : )(</a>
<a name="23"><span class="lineNum">      23 </span><span class="lineCov">       4074 :   input  logic               clk, // Clock input</span></a>
<a name="24"><span class="lineNum">      24 </span><span class="lineCov">         28 :   output logic [p_nbits-1:0] q,   // Data output</span></a>
<a name="25"><span class="lineNum">      25 </span><span class="lineCov">         28 :   input  logic [p_nbits-1:0] d    // Data input</span></a>
<a name="26"><span class="lineNum">      26 </span>            : );</a>
<a name="27"><span class="lineNum">      27 </span>            : </a>
<a name="28"><span class="lineNum">      28 </span><span class="lineCov">       2036 :   always_ff @( posedge clk )</span></a>
<a name="29"><span class="lineNum">      29 </span><span class="lineCov">       2036 :     q &lt;= d;</span></a>
<a name="30"><span class="lineNum">      30 </span>            : </a>
<a name="31"><span class="lineNum">      31 </span>            : endmodule</a>
<a name="32"><span class="lineNum">      32 </span>            : </a>
<a name="33"><span class="lineNum">      33 </span>            : //------------------------------------------------------------------------</a>
<a name="34"><span class="lineNum">      34 </span>            : // Postive-edge triggered flip-flop with reset</a>
<a name="35"><span class="lineNum">      35 </span>            : //------------------------------------------------------------------------</a>
<a name="36"><span class="lineNum">      36 </span>            : </a>
<a name="37"><span class="lineNum">      37 </span>            : module vc_ResetReg</a>
<a name="38"><span class="lineNum">      38 </span>            : #(</a>
<a name="39"><span class="lineNum">      39 </span>            :   parameter p_nbits       = 1,</a>
<a name="40"><span class="lineNum">      40 </span>            :   parameter p_reset_value = 0</a>
<a name="41"><span class="lineNum">      41 </span>            : )(</a>
<a name="42"><span class="lineNum">      42 </span>            :   input  logic               clk,   // Clock input</a>
<a name="43"><span class="lineNum">      43 </span>            :   input  logic               reset, // Sync reset input</a>
<a name="44"><span class="lineNum">      44 </span>            :   output logic [p_nbits-1:0] q,     // Data output</a>
<a name="45"><span class="lineNum">      45 </span>            :   input  logic [p_nbits-1:0] d      // Data input</a>
<a name="46"><span class="lineNum">      46 </span>            : );</a>
<a name="47"><span class="lineNum">      47 </span>            : </a>
<a name="48"><span class="lineNum">      48 </span>            :   always_ff @( posedge clk )</a>
<a name="49"><span class="lineNum">      49 </span>            :     q &lt;= reset ? p_reset_value : d;</a>
<a name="50"><span class="lineNum">      50 </span>            : </a>
<a name="51"><span class="lineNum">      51 </span>            : endmodule</a>
<a name="52"><span class="lineNum">      52 </span>            : </a>
<a name="53"><span class="lineNum">      53 </span>            : //------------------------------------------------------------------------</a>
<a name="54"><span class="lineNum">      54 </span>            : // Postive-edge triggered flip-flop with enable</a>
<a name="55"><span class="lineNum">      55 </span>            : //------------------------------------------------------------------------</a>
<a name="56"><span class="lineNum">      56 </span>            : </a>
<a name="57"><span class="lineNum">      57 </span>            : module vc_EnReg</a>
<a name="58"><span class="lineNum">      58 </span>            : #(</a>
<a name="59"><span class="lineNum">      59 </span>            :   parameter p_nbits = 1</a>
<a name="60"><span class="lineNum">      60 </span>            : )(</a>
<a name="61"><span class="lineNum">      61 </span><span class="lineCov">       2037 :   input  logic               clk,   // Clock input</span></a>
<a name="62"><span class="lineNum">      62 </span><span class="lineCov">          1 :   input  logic               reset, // Sync reset input</span></a>
<a name="63"><span class="lineNum">      63 </span><span class="lineCov">         20 :   output logic [p_nbits-1:0] q,     // Data output</span></a>
<a name="64"><span class="lineNum">      64 </span><span class="lineCov">         20 :   input  logic [p_nbits-1:0] d,     // Data input</span></a>
<a name="65"><span class="lineNum">      65 </span><span class="lineCov">         35 :   input  logic               en     // Enable input</span></a>
<a name="66"><span class="lineNum">      66 </span>            : );</a>
<a name="67"><span class="lineNum">      67 </span>            : </a>
<a name="68"><span class="lineNum">      68 </span><span class="lineCov">       1018 :   always_ff @( posedge clk )</span></a>
<a name="69"><span class="lineNum">      69 </span><span class="lineCov">        477 :     if ( en )</span></a>
<a name="70"><span class="lineNum">      70 </span><span class="lineCov">        477 :       q &lt;= d;</span></a>
<a name="71"><span class="lineNum">      71 </span>            : </a>
<a name="72"><span class="lineNum">      72 </span>            :   // Assertions</a>
<a name="73"><span class="lineNum">      73 </span>            : </a>
<a name="74"><span class="lineNum">      74 </span>            :   `ifndef SYNTHESIS</a>
<a name="75"><span class="lineNum">      75 </span>            : </a>
<a name="76"><span class="lineNum">      76 </span>            :   /*</a>
<a name="77"><span class="lineNum">      77 </span>            :   always_ff @( posedge clk )</a>
<a name="78"><span class="lineNum">      78 </span>            :     if ( !reset )</a>
<a name="79"><span class="lineNum">      79 </span>            :       `VC_ASSERT_NOT_X( en );</a>
<a name="80"><span class="lineNum">      80 </span>            :   */</a>
<a name="81"><span class="lineNum">      81 </span>            : </a>
<a name="82"><span class="lineNum">      82 </span>            :   `endif /* SYNTHESIS */</a>
<a name="83"><span class="lineNum">      83 </span>            : </a>
<a name="84"><span class="lineNum">      84 </span>            : endmodule</a>
<a name="85"><span class="lineNum">      85 </span>            : </a>
<a name="86"><span class="lineNum">      86 </span>            : //------------------------------------------------------------------------</a>
<a name="87"><span class="lineNum">      87 </span>            : // Postive-edge triggered flip-flop with enable and reset</a>
<a name="88"><span class="lineNum">      88 </span>            : //------------------------------------------------------------------------</a>
<a name="89"><span class="lineNum">      89 </span>            : </a>
<a name="90"><span class="lineNum">      90 </span>            : module vc_EnResetReg</a>
<a name="91"><span class="lineNum">      91 </span>            : #(</a>
<a name="92"><span class="lineNum">      92 </span>            :   parameter p_nbits       = 1,</a>
<a name="93"><span class="lineNum">      93 </span>            :   parameter p_reset_value = 0</a>
<a name="94"><span class="lineNum">      94 </span>            : )(</a>
<a name="95"><span class="lineNum">      95 </span><span class="lineCov">       2037 :   input  logic               clk,   // Clock input</span></a>
<a name="96"><span class="lineNum">      96 </span><span class="lineCov">          1 :   input  logic               reset, // Sync reset input</span></a>
<a name="97"><span class="lineNum">      97 </span><span class="lineCov">          1 :   output logic [p_nbits-1:0] q,     // Data output</span></a>
<a name="98"><span class="lineNum">      98 </span><span class="lineCov">          1 :   input  logic [p_nbits-1:0] d,     // Data input</span></a>
<a name="99"><span class="lineNum">      99 </span><span class="lineCov">         10 :   input  logic               en     // Enable input</span></a>
<a name="100"><span class="lineNum">     100 </span>            : );</a>
<a name="101"><span class="lineNum">     101 </span>            : </a>
<a name="102"><span class="lineNum">     102 </span><span class="lineCov">       1018 :   always_ff @( posedge clk )</span></a>
<a name="103"><span class="lineNum">     103 </span><span class="lineCov">         69 :     if ( reset || en )</span></a>
<a name="104"><span class="lineNum">     104 </span><span class="lineCov">        949 :       q &lt;= reset ? p_reset_value : d;</span></a>
<a name="105"><span class="lineNum">     105 </span>            : </a>
<a name="106"><span class="lineNum">     106 </span>            :   // Assertions</a>
<a name="107"><span class="lineNum">     107 </span>            : </a>
<a name="108"><span class="lineNum">     108 </span>            :   `ifndef SYNTHESIS</a>
<a name="109"><span class="lineNum">     109 </span>            : </a>
<a name="110"><span class="lineNum">     110 </span>            :   /*</a>
<a name="111"><span class="lineNum">     111 </span>            :   always_ff @( posedge clk )</a>
<a name="112"><span class="lineNum">     112 </span>            :     if ( !reset )</a>
<a name="113"><span class="lineNum">     113 </span>            :       `VC_ASSERT_NOT_X( en );</a>
<a name="114"><span class="lineNum">     114 </span>            :   */</a>
<a name="115"><span class="lineNum">     115 </span>            : </a>
<a name="116"><span class="lineNum">     116 </span>            :   `endif /* SYNTHESIS */</a>
<a name="117"><span class="lineNum">     117 </span>            : </a>
<a name="118"><span class="lineNum">     118 </span>            : endmodule</a>
<a name="119"><span class="lineNum">     119 </span>            : </a>
<a name="120"><span class="lineNum">     120 </span>            : `endif /* VC_REGS_V */</a>
<a name="121"><span class="lineNum">     121 </span>            : </a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
