// Seed: 2512371177
module module_0;
  assign id_1 = 1;
  module_3 modCall_1 (
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_3;
  assign id_2 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2;
  wor id_1, id_2;
  wire id_3, id_4, id_5;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_6;
  wire id_7, id_8, id_9;
  initial $display(1, id_1, 1);
endmodule
module module_3 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  supply1 id_4, id_5;
  tri  id_6 = id_2 ? -1 : id_1, id_7;
  wire id_8;
endmodule
