#ifndef IMAGE_2_CODE_ADDRESSES
#define IMAGE_2_CODE_ADDRESSES

#define image_2_start_task_initialization_task		(0x18)
#define image_2_initialization_task		(0x18)
#define image_2_start_task_processing_wakeup_request		(0x1320)
#define image_2_processing_wakeup_request		(0x1320)
#define image_2_start_task_cpu_tx_wakeup_request		(0x4178)
#define image_2_cpu_tx_wakeup_request		(0x4178)
#define image_2_start_task_debug_routine		(0x50)
#define image_2_debug_routine		(0x50)
#define image_2_start_task_cpu_recycle_wakeup_request		(0x46A4)
#define image_2_cpu_recycle_wakeup_request		(0x46A4)
#define image_2_start_task_interrupt_coalescing_1st_wakeup_request		(0x4AD4)
#define image_2_interrupt_coalescing_1st_wakeup_request		(0x4AD4)
#define image_2_start_task_dhd_tx_post_wakeup_request		(0x4F90)
#define image_2_dhd_tx_post_wakeup_request		(0x4F90)
#define image_2_start_task_dhd_tx_post_update_fifo_wakeup_request		(0x4F38)
#define image_2_dhd_tx_post_update_fifo_wakeup_request		(0x4F38)
#define image_2_start_task_dhd_timer_1st_wakeup_request		(0x4B60)
#define image_2_dhd_timer_1st_wakeup_request		(0x4B60)
#define image_2_start_task_dhd_mcast_wakeup_request		(0x5B08)
#define image_2_dhd_mcast_wakeup_request		(0x5B08)
#define image_2_start_task_dhd_mcast_update_fifo_wakeup_request		(0x5AD0)
#define image_2_dhd_mcast_update_fifo_wakeup_request		(0x5AD0)
#define image_2_debug_routine_handler		(0xC)
#define image_2_action_nat_ds		(0x17C)
#define image_2_action_nat_us		(0x224)
#define image_2_action_ttl_decrement		(0x2CC)
#define image_2_action_gre_remark		(0x348)
#define image_2_action_exception		(0x34C)
#define image_2_action_dscp_remarking_rule_based		(0x3A4)
#define image_2_action_dscp_remarking_flow_based		(0x41C)
#define image_2_action_outer_pbits_remarking		(0x494)
#define image_2_action_pbits_remarking_rule_based		(0x530)
#define image_2_action_inner_pbits_remarking		(0x580)
#define image_2_action_pppoe		(0x61C)
#define image_2_action_dslite		(0x674)
#define image_2_action_l2gre		(0x8E8)
#define image_2_action_default		(0x8EC)
#define image_2_action_vlan_rule_base		(0x8F8)
#define image_2_action_tc_to_queue_ds_rule_based		(0x9B8)
#define image_2_action_tc_to_queue_us_rule_based		(0xA08)
#define image_2_action_pbit_to_queue_ds_rule_based		(0xBA0)
#define image_2_action_pbit_to_queue_us_rule_based		(0xC3C)
#define image_2_action_pbit_to_queue_local_switching		(0xCD8)
#define image_2_action_pbit_to_gem_us_rule_based		(0xD74)
#define image_2_action_qos_mapping_us		(0xDD8)
#define image_2_action_qos_mapping_ds		(0xE74)
#define image_2_action_no_fwd		(0xF10)
#define image_2_action_no_fwd_iptv		(0xF5C)
#define image_2_action_drop_precedence_rule_based		(0xF70)
#define image_2_action_loopback		(0x1008)
#define image_2_action_llc_snap_set_len		(0x1098)
#define image_2_action_service_queue_flow_based		(0x10C0)
#define image_2_action_service_queue_rule_based		(0x10E0)
#define image_2_action_dei_rule_based		(0x11A4)
#define image_2_action_dei_iptv		(0x124C)
#define image_2_action_dei_flow_based		(0x12F8)
#define image_2_rule_based_resolution_invoke_bridge_ds		(0x1B30)
#define image_2_processing_header_update		(0x2214)
#define image_2_processing_layer2_header_copy_30_bytes_8_bytes_align		(0x22B8)
#define image_2_processing_layer2_header_copy_22_bytes_8_bytes_align		(0x22C0)
#define image_2_processing_layer2_header_copy_14_bytes_8_bytes_align		(0x22C8)
#define image_2_processing_layer2_header_copy_30_bytes_4_bytes_align		(0x22DC)
#define image_2_processing_layer2_header_copy_22_bytes_4_bytes_align		(0x22EC)
#define image_2_processing_layer2_header_copy_14_bytes_4_bytes_align		(0x22FC)
#define image_2_processing_layer2_header_copy_26_bytes_8_bytes_align		(0x231C)
#define image_2_processing_layer2_header_copy_18_bytes_8_bytes_align		(0x2328)
#define image_2_processing_layer2_header_copy_18_bytes_4_bytes_align		(0x234C)
#define image_2_processing_layer2_header_copy_26_bytes_4_bytes_align		(0x2358)
#define image_2_processing_header_update_length_calc		(0x2364)
#define image_2_processing_done		(0x23F8)
#define image_2_mcast_resolution_common_actions_done		(0x27D8)
#define image_2_tcam_cmd_parser_1		(0x32F8)
#define image_2_tcam_cmd_parser_2		(0x3304)
#define image_2_tcam_cmd_parser_4		(0x3310)
#define image_2_tcam_cmd_parser_6		(0x331C)
#define image_2_tcam_cmd_parser_8		(0x333C)
#define image_2_tcam_cmd_parser_8_not_aligned		(0x3348)
#define image_2_tcam_cmd_packet		(0x3374)
#define image_2_tcam_cmd_l3_hdr		(0x3388)
#define image_2_tcam_cmd_l4_hdr		(0x3398)
#define image_2_tcam_cmd_ingress_port		(0x33F0)
#define image_2_tcam_cmd_network_layer		(0x33FC)
#define image_2_tcam_cmd_gem_flow		(0x3410)
#define image_2_tcam_cmd_src_ip		(0x341C)
#define image_2_tcam_cmd_dst_ip		(0x3444)
#define image_2_gpe_cmd_replace_16		(0x3868)
#define image_2_gpe_cmd_replace_32		(0x3870)
#define image_2_gpe_cmd_replace_bits_16		(0x3888)
#define image_2_gpe_cmd_copy_bits_16		(0x38A8)
#define image_2_gpe_cmd_skip_if		(0x38D8)
#define image_2_gpe_vlan_action_cmd_drop		(0x38F8)
#define image_2_gpe_vlan_action_cmd_dscp		(0x38FC)
#define image_2_gpe_vlan_action_cmd_mac_hdr_copy		(0x3954)

#endif
