Warning (10268): Verilog HDL information at spwm.v(132): always construct contains both blocking and non-blocking assignments File: D:/intelFPGA_lite/spwm/spwm.v Line: 132
