// Seed: 3332278324
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    input logic id_3
);
  reg id_4;
  assign id_4 = 1'd0 & 1'h0;
  logic id_5;
  initial begin
    id_5 = 1;
    id_4 <= 1;
  end
endmodule
