

================================================================
== Vitis HLS Report for 'fir_filter'
================================================================
* Date:           Sat Sep 27 19:03:48 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        filter
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.860 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      285|      285|  2.850 us|  2.850 us|  286|  286|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                |                                     |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                    Instance                    |                Module               |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +------------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_fir_filter_Pipeline_VITIS_LOOP_13_1_fu_116  |fir_filter_Pipeline_VITIS_LOOP_13_1  |       18|       18|  0.180 us|  0.180 us|   17|   17|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_fir_filter_Pipeline_VITIS_LOOP_18_2_fu_150  |fir_filter_Pipeline_VITIS_LOOP_18_2  |      263|      263|  2.630 us|  2.630 us|  257|  257|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +------------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      -|      -|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   0|   2600|   1270|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      0|    160|    -|
|Register         |        -|   -|    487|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|   3087|   1430|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|      7|      6|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |                    Instance                    |                Module               | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |grp_fir_filter_Pipeline_VITIS_LOOP_13_1_fu_116  |fir_filter_Pipeline_VITIS_LOOP_13_1  |        0|   0|     7|    54|    0|
    |grp_fir_filter_Pipeline_VITIS_LOOP_18_2_fu_150  |fir_filter_Pipeline_VITIS_LOOP_18_2  |        0|   0|  2593|  1216|    0|
    +------------------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |Total                                           |                                     |        0|   0|  2600|  1270|    0|
    +------------------------------------------------+-------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_NS_fsm     |  25|          6|    1|          6|
    |shift_reg_0   |   9|          2|   32|         64|
    |shift_reg_1   |   9|          2|   32|         64|
    |shift_reg_10  |   9|          2|   32|         64|
    |shift_reg_11  |   9|          2|   32|         64|
    |shift_reg_12  |   9|          2|   32|         64|
    |shift_reg_13  |   9|          2|   32|         64|
    |shift_reg_14  |   9|          2|   32|         64|
    |shift_reg_2   |   9|          2|   32|         64|
    |shift_reg_3   |   9|          2|   32|         64|
    |shift_reg_4   |   9|          2|   32|         64|
    |shift_reg_5   |   9|          2|   32|         64|
    |shift_reg_6   |   9|          2|   32|         64|
    |shift_reg_7   |   9|          2|   32|         64|
    |shift_reg_8   |   9|          2|   32|         64|
    |shift_reg_9   |   9|          2|   32|         64|
    +--------------+----+-----------+-----+-----------+
    |Total         | 160|         36|  481|        966|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                            | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                    |   5|   0|    5|          0|
    |grp_fir_filter_Pipeline_VITIS_LOOP_13_1_fu_116_ap_start_reg  |   1|   0|    1|          0|
    |grp_fir_filter_Pipeline_VITIS_LOOP_18_2_fu_150_ap_start_reg  |   1|   0|    1|          0|
    |shift_reg_0                                                  |  32|   0|   32|          0|
    |shift_reg_1                                                  |  32|   0|   32|          0|
    |shift_reg_10                                                 |  32|   0|   32|          0|
    |shift_reg_11                                                 |  32|   0|   32|          0|
    |shift_reg_12                                                 |  32|   0|   32|          0|
    |shift_reg_13                                                 |  32|   0|   32|          0|
    |shift_reg_14                                                 |  32|   0|   32|          0|
    |shift_reg_2                                                  |  32|   0|   32|          0|
    |shift_reg_3                                                  |  32|   0|   32|          0|
    |shift_reg_4                                                  |  32|   0|   32|          0|
    |shift_reg_5                                                  |  32|   0|   32|          0|
    |shift_reg_6                                                  |  32|   0|   32|          0|
    |shift_reg_7                                                  |  32|   0|   32|          0|
    |shift_reg_8                                                  |  32|   0|   32|          0|
    |shift_reg_9                                                  |  32|   0|   32|          0|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                        | 487|   0|  487|          0|
    +-------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|    fir_filter|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|    fir_filter|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|    fir_filter|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|    fir_filter|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|    fir_filter|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|    fir_filter|  return value|
|in_r_address0   |  out|    8|   ap_memory|          in_r|         array|
|in_r_ce0        |  out|    1|   ap_memory|          in_r|         array|
|in_r_q0         |   in|   32|   ap_memory|          in_r|         array|
|out_r_address0  |  out|    8|   ap_memory|         out_r|         array|
|out_r_ce0       |  out|    1|   ap_memory|         out_r|         array|
|out_r_we0       |  out|    1|   ap_memory|         out_r|         array|
|out_r_d0        |  out|   32|   ap_memory|         out_r|         array|
+----------------+-----+-----+------------+--------------+--------------+

