{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 01 17:14:44 2020 " "Info: Processing started: Thu Oct 01 17:14:44 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off 8X300_gen2 -c 8X300 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off 8X300_gen2 -c 8X300 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 2 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk memory IO_latch:IO_latch0\|altsyncram:LBA_reg\[7\]__1\|altsyncram_vii1:auto_generated\|ram_block1a0~portb_address_reg0 register shift_merge:shift_merge0\|merge_reg\[5\] 128.17 MHz 7.802 ns Internal " "Info: Clock \"clk\" has Internal fmax of 128.17 MHz between source memory \"IO_latch:IO_latch0\|altsyncram:LBA_reg\[7\]__1\|altsyncram_vii1:auto_generated\|ram_block1a0~portb_address_reg0\" and destination register \"shift_merge:shift_merge0\|merge_reg\[5\]\" (period= 7.802 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.440 ns + Longest memory register " "Info: + Longest memory to register delay is 7.440 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns IO_latch:IO_latch0\|altsyncram:LBA_reg\[7\]__1\|altsyncram_vii1:auto_generated\|ram_block1a0~portb_address_reg0 1 MEM M4K_X11_Y9 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X11_Y9; Fanout = 8; MEM Node = 'IO_latch:IO_latch0\|altsyncram:LBA_reg\[7\]__1\|altsyncram_vii1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_latch:IO_latch0|altsyncram:LBA_reg[7]__1|altsyncram_vii1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_vii1.tdf" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/db/altsyncram_vii1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.758 ns) 3.758 ns IO_latch:IO_latch0\|altsyncram:LBA_reg\[7\]__1\|altsyncram_vii1:auto_generated\|q_b\[6\] 2 MEM M4K_X11_Y9 6 " "Info: 2: + IC(0.000 ns) + CELL(3.758 ns) = 3.758 ns; Loc. = M4K_X11_Y9; Fanout = 6; MEM Node = 'IO_latch:IO_latch0\|altsyncram:LBA_reg\[7\]__1\|altsyncram_vii1:auto_generated\|q_b\[6\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.758 ns" { IO_latch:IO_latch0|altsyncram:LBA_reg[7]__1|altsyncram_vii1:auto_generated|ram_block1a0~portb_address_reg0 IO_latch:IO_latch0|altsyncram:LBA_reg[7]__1|altsyncram_vii1:auto_generated|q_b[6] } "NODE_NAME" } } { "db/altsyncram_vii1.tdf" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/db/altsyncram_vii1.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.052 ns) + CELL(0.370 ns) 5.180 ns shift_merge:shift_merge0\|Mux2~45 3 COMB LCCOMB_X10_Y9_N4 1 " "Info: 3: + IC(1.052 ns) + CELL(0.370 ns) = 5.180 ns; Loc. = LCCOMB_X10_Y9_N4; Fanout = 1; COMB Node = 'shift_merge:shift_merge0\|Mux2~45'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.422 ns" { IO_latch:IO_latch0|altsyncram:LBA_reg[7]__1|altsyncram_vii1:auto_generated|q_b[6] shift_merge:shift_merge0|Mux2~45 } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 629 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.366 ns) 5.923 ns shift_merge:shift_merge0\|Mux2~46 4 COMB LCCOMB_X10_Y9_N28 1 " "Info: 4: + IC(0.377 ns) + CELL(0.366 ns) = 5.923 ns; Loc. = LCCOMB_X10_Y9_N28; Fanout = 1; COMB Node = 'shift_merge:shift_merge0\|Mux2~46'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.743 ns" { shift_merge:shift_merge0|Mux2~45 shift_merge:shift_merge0|Mux2~46 } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 629 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.366 ns) 7.332 ns shift_merge:shift_merge0\|Mux2~47 5 COMB LCCOMB_X13_Y9_N8 1 " "Info: 5: + IC(1.043 ns) + CELL(0.366 ns) = 7.332 ns; Loc. = LCCOMB_X13_Y9_N8; Fanout = 1; COMB Node = 'shift_merge:shift_merge0\|Mux2~47'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.409 ns" { shift_merge:shift_merge0|Mux2~46 shift_merge:shift_merge0|Mux2~47 } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 629 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.440 ns shift_merge:shift_merge0\|merge_reg\[5\] 6 REG LCFF_X13_Y9_N9 2 " "Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 7.440 ns; Loc. = LCFF_X13_Y9_N9; Fanout = 2; REG Node = 'shift_merge:shift_merge0\|merge_reg\[5\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { shift_merge:shift_merge0|Mux2~47 shift_merge:shift_merge0|merge_reg[5] } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 607 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.968 ns ( 66.77 % ) " "Info: Total cell delay = 4.968 ns ( 66.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.472 ns ( 33.23 % ) " "Info: Total interconnect delay = 2.472 ns ( 33.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.440 ns" { IO_latch:IO_latch0|altsyncram:LBA_reg[7]__1|altsyncram_vii1:auto_generated|ram_block1a0~portb_address_reg0 IO_latch:IO_latch0|altsyncram:LBA_reg[7]__1|altsyncram_vii1:auto_generated|q_b[6] shift_merge:shift_merge0|Mux2~45 shift_merge:shift_merge0|Mux2~46 shift_merge:shift_merge0|Mux2~47 shift_merge:shift_merge0|merge_reg[5] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.440 ns" { IO_latch:IO_latch0|altsyncram:LBA_reg[7]__1|altsyncram_vii1:auto_generated|ram_block1a0~portb_address_reg0 {} IO_latch:IO_latch0|altsyncram:LBA_reg[7]__1|altsyncram_vii1:auto_generated|q_b[6] {} shift_merge:shift_merge0|Mux2~45 {} shift_merge:shift_merge0|Mux2~46 {} shift_merge:shift_merge0|Mux2~47 {} shift_merge:shift_merge0|merge_reg[5] {} } { 0.000ns 0.000ns 1.052ns 0.377ns 1.043ns 0.000ns } { 0.000ns 3.758ns 0.370ns 0.366ns 0.366ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.142 ns - Smallest " "Info: - Smallest clock skew is -0.142 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.743 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.743 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 499 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 499; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.834 ns) + CELL(0.666 ns) 2.743 ns shift_merge:shift_merge0\|merge_reg\[5\] 3 REG LCFF_X13_Y9_N9 2 " "Info: 3: + IC(0.834 ns) + CELL(0.666 ns) = 2.743 ns; Loc. = LCFF_X13_Y9_N9; Fanout = 2; REG Node = 'shift_merge:shift_merge0\|merge_reg\[5\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk~clkctrl shift_merge:shift_merge0|merge_reg[5] } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 607 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.38 % ) " "Info: Total cell delay = 1.766 ns ( 64.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.977 ns ( 35.62 % ) " "Info: Total interconnect delay = 0.977 ns ( 35.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { clk clk~clkctrl shift_merge:shift_merge0|merge_reg[5] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { clk {} clk~combout {} clk~clkctrl {} shift_merge:shift_merge0|merge_reg[5] {} } { 0.000ns 0.000ns 0.143ns 0.834ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.885 ns - Longest memory " "Info: - Longest clock path from clock \"clk\" to source memory is 2.885 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 499 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 499; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.764 ns) + CELL(0.878 ns) 2.885 ns IO_latch:IO_latch0\|altsyncram:LBA_reg\[7\]__1\|altsyncram_vii1:auto_generated\|ram_block1a0~portb_address_reg0 3 MEM M4K_X11_Y9 8 " "Info: 3: + IC(0.764 ns) + CELL(0.878 ns) = 2.885 ns; Loc. = M4K_X11_Y9; Fanout = 8; MEM Node = 'IO_latch:IO_latch0\|altsyncram:LBA_reg\[7\]__1\|altsyncram_vii1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.642 ns" { clk~clkctrl IO_latch:IO_latch0|altsyncram:LBA_reg[7]__1|altsyncram_vii1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_vii1.tdf" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/db/altsyncram_vii1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.978 ns ( 68.56 % ) " "Info: Total cell delay = 1.978 ns ( 68.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.907 ns ( 31.44 % ) " "Info: Total interconnect delay = 0.907 ns ( 31.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.885 ns" { clk clk~clkctrl IO_latch:IO_latch0|altsyncram:LBA_reg[7]__1|altsyncram_vii1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.885 ns" { clk {} clk~combout {} clk~clkctrl {} IO_latch:IO_latch0|altsyncram:LBA_reg[7]__1|altsyncram_vii1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.143ns 0.764ns } { 0.000ns 1.100ns 0.000ns 0.878ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { clk clk~clkctrl shift_merge:shift_merge0|merge_reg[5] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { clk {} clk~combout {} clk~clkctrl {} shift_merge:shift_merge0|merge_reg[5] {} } { 0.000ns 0.000ns 0.143ns 0.834ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.885 ns" { clk clk~clkctrl IO_latch:IO_latch0|altsyncram:LBA_reg[7]__1|altsyncram_vii1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.885 ns" { clk {} clk~combout {} clk~clkctrl {} IO_latch:IO_latch0|altsyncram:LBA_reg[7]__1|altsyncram_vii1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.143ns 0.764ns } { 0.000ns 1.100ns 0.000ns 0.878ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_vii1.tdf" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/db/altsyncram_vii1.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 607 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.440 ns" { IO_latch:IO_latch0|altsyncram:LBA_reg[7]__1|altsyncram_vii1:auto_generated|ram_block1a0~portb_address_reg0 IO_latch:IO_latch0|altsyncram:LBA_reg[7]__1|altsyncram_vii1:auto_generated|q_b[6] shift_merge:shift_merge0|Mux2~45 shift_merge:shift_merge0|Mux2~46 shift_merge:shift_merge0|Mux2~47 shift_merge:shift_merge0|merge_reg[5] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.440 ns" { IO_latch:IO_latch0|altsyncram:LBA_reg[7]__1|altsyncram_vii1:auto_generated|ram_block1a0~portb_address_reg0 {} IO_latch:IO_latch0|altsyncram:LBA_reg[7]__1|altsyncram_vii1:auto_generated|q_b[6] {} shift_merge:shift_merge0|Mux2~45 {} shift_merge:shift_merge0|Mux2~46 {} shift_merge:shift_merge0|Mux2~47 {} shift_merge:shift_merge0|merge_reg[5] {} } { 0.000ns 0.000ns 1.052ns 0.377ns 1.043ns 0.000ns } { 0.000ns 3.758ns 0.370ns 0.366ns 0.366ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { clk clk~clkctrl shift_merge:shift_merge0|merge_reg[5] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { clk {} clk~combout {} clk~clkctrl {} shift_merge:shift_merge0|merge_reg[5] {} } { 0.000ns 0.000ns 0.143ns 0.834ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.885 ns" { clk clk~clkctrl IO_latch:IO_latch0|altsyncram:LBA_reg[7]__1|altsyncram_vii1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.885 ns" { clk {} clk~combout {} clk~clkctrl {} IO_latch:IO_latch0|altsyncram:LBA_reg[7]__1|altsyncram_vii1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.143ns 0.764ns } { 0.000ns 1.100ns 0.000ns 0.878ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "decode_unit:decode_unit0\|I_reg\[1\] I\[1\] clk 7.479 ns register " "Info: tsu for register \"decode_unit:decode_unit0\|I_reg\[1\]\" (data pin = \"I\[1\]\", clock pin = \"clk\") is 7.479 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.272 ns + Longest pin register " "Info: + Longest pin to register delay is 10.272 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns I\[1\] 1 PIN PIN_133 2 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_133; Fanout = 2; PIN Node = 'I\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { I[1] } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.871 ns) + CELL(0.651 ns) 8.466 ns decode_unit:decode_unit0\|I_reg~1956 2 COMB LCCOMB_X17_Y11_N2 1 " "Info: 2: + IC(6.871 ns) + CELL(0.651 ns) = 8.466 ns; Loc. = LCCOMB_X17_Y11_N2; Fanout = 1; COMB Node = 'decode_unit:decode_unit0\|I_reg~1956'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.522 ns" { I[1] decode_unit:decode_unit0|I_reg~1956 } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 688 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.083 ns) + CELL(0.615 ns) 10.164 ns decode_unit:decode_unit0\|I_reg~1972 3 COMB LCCOMB_X17_Y10_N30 1 " "Info: 3: + IC(1.083 ns) + CELL(0.615 ns) = 10.164 ns; Loc. = LCCOMB_X17_Y10_N30; Fanout = 1; COMB Node = 'decode_unit:decode_unit0\|I_reg~1972'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.698 ns" { decode_unit:decode_unit0|I_reg~1956 decode_unit:decode_unit0|I_reg~1972 } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 688 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 10.272 ns decode_unit:decode_unit0\|I_reg\[1\] 4 REG LCFF_X17_Y10_N31 6 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 10.272 ns; Loc. = LCFF_X17_Y10_N31; Fanout = 6; REG Node = 'decode_unit:decode_unit0\|I_reg\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { decode_unit:decode_unit0|I_reg~1972 decode_unit:decode_unit0|I_reg[1] } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 717 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.318 ns ( 22.57 % ) " "Info: Total cell delay = 2.318 ns ( 22.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.954 ns ( 77.43 % ) " "Info: Total interconnect delay = 7.954 ns ( 77.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.272 ns" { I[1] decode_unit:decode_unit0|I_reg~1956 decode_unit:decode_unit0|I_reg~1972 decode_unit:decode_unit0|I_reg[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.272 ns" { I[1] {} I[1]~combout {} decode_unit:decode_unit0|I_reg~1956 {} decode_unit:decode_unit0|I_reg~1972 {} decode_unit:decode_unit0|I_reg[1] {} } { 0.000ns 0.000ns 6.871ns 1.083ns 0.000ns } { 0.000ns 0.944ns 0.651ns 0.615ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 717 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.753 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.753 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 499 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 499; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.844 ns) + CELL(0.666 ns) 2.753 ns decode_unit:decode_unit0\|I_reg\[1\] 3 REG LCFF_X17_Y10_N31 6 " "Info: 3: + IC(0.844 ns) + CELL(0.666 ns) = 2.753 ns; Loc. = LCFF_X17_Y10_N31; Fanout = 6; REG Node = 'decode_unit:decode_unit0\|I_reg\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.510 ns" { clk~clkctrl decode_unit:decode_unit0|I_reg[1] } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 717 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.15 % ) " "Info: Total cell delay = 1.766 ns ( 64.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.987 ns ( 35.85 % ) " "Info: Total interconnect delay = 0.987 ns ( 35.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.753 ns" { clk clk~clkctrl decode_unit:decode_unit0|I_reg[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.753 ns" { clk {} clk~combout {} clk~clkctrl {} decode_unit:decode_unit0|I_reg[1] {} } { 0.000ns 0.000ns 0.143ns 0.844ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.272 ns" { I[1] decode_unit:decode_unit0|I_reg~1956 decode_unit:decode_unit0|I_reg~1972 decode_unit:decode_unit0|I_reg[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.272 ns" { I[1] {} I[1]~combout {} decode_unit:decode_unit0|I_reg~1956 {} decode_unit:decode_unit0|I_reg~1972 {} decode_unit:decode_unit0|I_reg[1] {} } { 0.000ns 0.000ns 6.871ns 1.083ns 0.000ns } { 0.000ns 0.944ns 0.651ns 0.615ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.753 ns" { clk clk~clkctrl decode_unit:decode_unit0|I_reg[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.753 ns" { clk {} clk~combout {} clk~clkctrl {} decode_unit:decode_unit0|I_reg[1] {} } { 0.000ns 0.000ns 0.143ns 0.844ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk A\[5\] PC:PC0\|A_reg\[5\] 9.055 ns register " "Info: tco from clock \"clk\" to destination pin \"A\[5\]\" through register \"PC:PC0\|A_reg\[5\]\" is 9.055 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.729 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.729 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 499 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 499; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.820 ns) + CELL(0.666 ns) 2.729 ns PC:PC0\|A_reg\[5\] 3 REG LCFF_X18_Y7_N15 3 " "Info: 3: + IC(0.820 ns) + CELL(0.666 ns) = 2.729 ns; Loc. = LCFF_X18_Y7_N15; Fanout = 3; REG Node = 'PC:PC0\|A_reg\[5\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.486 ns" { clk~clkctrl PC:PC0|A_reg[5] } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 1206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.71 % ) " "Info: Total cell delay = 1.766 ns ( 64.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.963 ns ( 35.29 % ) " "Info: Total interconnect delay = 0.963 ns ( 35.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.729 ns" { clk clk~clkctrl PC:PC0|A_reg[5] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.729 ns" { clk {} clk~combout {} clk~clkctrl {} PC:PC0|A_reg[5] {} } { 0.000ns 0.000ns 0.143ns 0.820ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 1206 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.022 ns + Longest register pin " "Info: + Longest register to pin delay is 6.022 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PC:PC0\|A_reg\[5\] 1 REG LCFF_X18_Y7_N15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y7_N15; Fanout = 3; REG Node = 'PC:PC0\|A_reg\[5\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC:PC0|A_reg[5] } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 1206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.956 ns) + CELL(3.066 ns) 6.022 ns A\[5\] 2 PIN PIN_27 0 " "Info: 2: + IC(2.956 ns) + CELL(3.066 ns) = 6.022 ns; Loc. = PIN_27; Fanout = 0; PIN Node = 'A\[5\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.022 ns" { PC:PC0|A_reg[5] A[5] } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.066 ns ( 50.91 % ) " "Info: Total cell delay = 3.066 ns ( 50.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.956 ns ( 49.09 % ) " "Info: Total interconnect delay = 2.956 ns ( 49.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.022 ns" { PC:PC0|A_reg[5] A[5] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.022 ns" { PC:PC0|A_reg[5] {} A[5] {} } { 0.000ns 2.956ns } { 0.000ns 3.066ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.729 ns" { clk clk~clkctrl PC:PC0|A_reg[5] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.729 ns" { clk {} clk~combout {} clk~clkctrl {} PC:PC0|A_reg[5] {} } { 0.000ns 0.000ns 0.143ns 0.820ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.022 ns" { PC:PC0|A_reg[5] A[5] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.022 ns" { PC:PC0|A_reg[5] {} A[5] {} } { 0.000ns 2.956ns } { 0.000ns 3.066ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "IV_in\[2\] n_IV_in\[2\] clk 0.714 ns register " "Info: th for register \"IV_in\[2\]\" (data pin = \"n_IV_in\[2\]\", clock pin = \"clk\") is 0.714 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.737 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.737 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 499 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 499; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.828 ns) + CELL(0.666 ns) 2.737 ns IV_in\[2\] 3 REG LCFF_X24_Y7_N13 2 " "Info: 3: + IC(0.828 ns) + CELL(0.666 ns) = 2.737 ns; Loc. = LCFF_X24_Y7_N13; Fanout = 2; REG Node = 'IV_in\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { clk~clkctrl IV_in[2] } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.52 % ) " "Info: Total cell delay = 1.766 ns ( 64.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.971 ns ( 35.48 % ) " "Info: Total interconnect delay = 0.971 ns ( 35.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.737 ns" { clk clk~clkctrl IV_in[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.737 ns" { clk {} clk~combout {} clk~clkctrl {} IV_in[2] {} } { 0.000ns 0.000ns 0.143ns 0.828ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 88 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.329 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.329 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns n_IV_in\[2\] 1 PIN PIN_89 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_89; Fanout = 1; PIN Node = 'n_IV_in\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { n_IV_in[2] } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.909 ns) + CELL(0.202 ns) 2.221 ns IV_in\[2\]~26 2 COMB LCCOMB_X24_Y7_N12 1 " "Info: 2: + IC(0.909 ns) + CELL(0.202 ns) = 2.221 ns; Loc. = LCCOMB_X24_Y7_N12; Fanout = 1; COMB Node = 'IV_in\[2\]~26'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.111 ns" { n_IV_in[2] IV_in[2]~26 } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.329 ns IV_in\[2\] 3 REG LCFF_X24_Y7_N13 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.329 ns; Loc. = LCFF_X24_Y7_N13; Fanout = 2; REG Node = 'IV_in\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { IV_in[2]~26 IV_in[2] } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.420 ns ( 60.97 % ) " "Info: Total cell delay = 1.420 ns ( 60.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.909 ns ( 39.03 % ) " "Info: Total interconnect delay = 0.909 ns ( 39.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.329 ns" { n_IV_in[2] IV_in[2]~26 IV_in[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.329 ns" { n_IV_in[2] {} n_IV_in[2]~combout {} IV_in[2]~26 {} IV_in[2] {} } { 0.000ns 0.000ns 0.909ns 0.000ns } { 0.000ns 1.110ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.737 ns" { clk clk~clkctrl IV_in[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.737 ns" { clk {} clk~combout {} clk~clkctrl {} IV_in[2] {} } { 0.000ns 0.000ns 0.143ns 0.828ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.329 ns" { n_IV_in[2] IV_in[2]~26 IV_in[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.329 ns" { n_IV_in[2] {} n_IV_in[2]~combout {} IV_in[2]~26 {} IV_in[2] {} } { 0.000ns 0.000ns 0.909ns 0.000ns } { 0.000ns 1.110ns 0.202ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "130 " "Info: Peak virtual memory: 130 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 01 17:14:45 2020 " "Info: Processing ended: Thu Oct 01 17:14:45 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
