static int F_1 ( void * V_1 , unsigned V_2 )\r\n{\r\nif ( V_2 == V_3 )\r\nF_2 ( V_4 , 1 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_3 ( void * V_1 , unsigned V_2 )\r\n{\r\nif ( V_2 == V_3 )\r\nF_2 ( V_4 , 0 ) ;\r\n}\r\nstatic int T_1 F_4 ( void )\r\n{\r\nF_5 () ;\r\nreturn F_6 ( V_5 , F_7 ( V_5 ) ) ;\r\n}\r\nstatic int T_1 F_8 ( char * V_6 )\r\n{\r\nV_7 = 1 ;\r\nreturn 1 ;\r\n}\r\nstatic int T_1 F_9 ( void )\r\n{\r\nint V_8 ;\r\nif ( ! F_10 () )\r\nreturn - V_9 ;\r\nV_10 = ( V_11 | V_12 |\r\nV_13 | V_14 |\r\nV_15 | V_16 |\r\nV_17 | V_18 |\r\nV_19 | V_20 |\r\nV_21 ) ;\r\nV_22 &= ~ V_23 ;\r\nV_22 |= ( V_11 | V_12 |\r\nV_13 | V_14 |\r\nV_15 | V_16 |\r\nV_17 | V_18 |\r\nV_19 | V_20 |\r\nV_21 ) ;\r\nV_10 = ( V_24 | V_25 ) ;\r\nV_22 |= ( V_24 | V_25 ) ;\r\nV_10 = ( V_26 | V_27 ) ;\r\nV_22 |= ( V_26 | V_27 ) ;\r\nV_10 = V_28 ;\r\nV_22 |= V_28 ;\r\nV_22 &= ~ ( V_29 | V_30 ) ;\r\nV_10 = V_31 ;\r\nV_22 |= V_31 ;\r\nV_10 = V_32 ;\r\nV_22 |= V_32 ;\r\nF_11 (KERN_DEBUG __FILE__ L_1 ,\r\n!!(GPLR & BADGE4_GPIO_SDTYP1),\r\n!!(GPLR & BADGE4_GPIO_SDTYP0)) ;\r\nV_33 = 0 ;\r\nV_34 = 0 ;\r\nV_35 = 0 ;\r\nV_36 = 0 ;\r\nV_34 |= V_37 ;\r\nV_34 |= V_38 ;\r\nV_33 |= V_39 ;\r\nV_33 |= ( V_40 & ( V_41 | V_42 ) ) ;\r\nV_8 = F_4 () ;\r\nif ( V_8 < 0 )\r\nF_11 ( V_43\r\nL_2 ,\r\nV_44 , V_8 ) ;\r\nF_2 ( V_45 , V_7 ) ;\r\nF_12 ( & V_46 , & V_47 , 1 ) ;\r\nreturn 0 ;\r\n}\r\nvoid F_2 ( unsigned V_48 , int V_49 )\r\n{\r\nunsigned long V_50 ;\r\nunsigned V_51 ;\r\nF_13 ( V_50 ) ;\r\nV_51 = V_52 ;\r\nif ( V_49 ) {\r\nV_52 |= V_48 ;\r\n} else {\r\nV_52 &= ~ V_48 ;\r\n}\r\nif ( ( ! V_51 ) && ( V_52 ) ) {\r\nF_11 ( V_53 L_3 , V_44 ) ;\r\nV_54 = V_32 ;\r\n} else if ( ( V_51 ) && ( ! V_52 ) ) {\r\nF_11 ( V_53 L_4 , V_44 ) ;\r\nV_10 = V_32 ;\r\n}\r\nF_14 ( V_50 ) ;\r\n}\r\nstatic void\r\nF_15 ( struct V_55 * V_56 , T_2 V_57 , T_2 V_58 )\r\n{\r\nif ( ! V_57 ) {\r\nV_59 |= V_60 ;\r\n}\r\n}\r\nstatic void T_1 F_16 ( void )\r\n{\r\nF_17 () ;\r\nF_18 ( V_61 , F_7 ( V_61 ) ) ;\r\nF_19 ( & V_62 ) ;\r\nF_20 ( 0 , 3 ) ;\r\nF_20 ( 1 , 1 ) ;\r\n}
