constant ap_uint<3> ltypes[41]={
	0,
	2,3,
	2,3,
	1,3,
	2,3,
	2,3,
	1,3,
	2,3,
	1,3,
	2,3,
	2,3,
	2,3,
	2,3,
	2,3,
	2,3,
	3,4, 3,4, 3,4, 3,4,
	2,3,
	2,3};

constant ap_uint<5> dilates[41]={
	0,
	0,0,
	0,0,
	0,0,
	0,0,
	0,0,
	0,0,
	0,0,
	0,0,
	0,0,
	0,0,
	0,0,
	0,0,
	0,0,
	0,0,
	0,DILATE0, 0,DILATE1, 0,DILATE2, 0,DILATE3,
	0,0,
	0,0};

constant ap_uint<10> inhs[41]={
	C0_INH,
	DW1_INH ,PW1_INH,
	DW2_INH ,PW2_INH,
	DW3_INH ,PW3_INH,
	DW4_INH ,PW4_INH,
	DW4_INH ,PW4_INH,
	DW5_INH ,PW5_INH,
	DW6_INH ,PW6_INH,
	DW7_INH ,PW7_INH,
	DW8_INH ,PW8_INH,
	DW9_INH ,PW9_INH,
	DW10_INH,PW10_INH,
	DW11_INH,PW11_INH,
	DW12_INH,PW12_INH,
	DW13_INH,PW13_INH,
	OUT_H, OUT_H, OUT_H, OUT_H, OUT_H, OUT_H, OUT_H, OUT_H,
	OUT_H, OUT_H,
	OUT_H, OUT_H};
constant ap_uint<10> ouths[41]={
	C0_OUTH,
	DW1_OUTH ,PW1_OUTH,
	DW2_OUTH ,PW2_OUTH,
	DW3_OUTH ,PW3_OUTH,
	DW4_OUTH ,PW4_OUTH,
	DW4_OUTH ,PW4_OUTH,
	DW5_OUTH ,PW5_OUTH,
	DW6_OUTH ,PW6_OUTH,
	DW7_OUTH ,PW7_OUTH,
	DW8_OUTH ,PW8_OUTH,
	DW9_OUTH ,PW9_OUTH,
	DW10_OUTH,PW10_OUTH,
	DW11_OUTH,PW11_OUTH,
	DW12_OUTH,PW12_OUTH,
	DW13_OUTH,PW13_OUTH,
	OUT_H, OUT_H, OUT_H, OUT_H, OUT_H, OUT_H, OUT_H, OUT_H,
	OUT_H, OUT_H,
	OUT_H, OUT_H};

constant ap_uint<16> n_ifs[41]={
	0,
	0, 0,
	0, 512,
	0, 1024,
	0, 1536,
	0, 2048,
	0, 2560,
	0, 3072,
	0, 5120,
	0, 7168,
	0, 9728,
	0, 12288,
	0, 14848,
	0, 17408,
	0, 19968,
	21984, 0,
	23008, 0,
	24032, 0,
	25056, 0,
	0, 26080,
	0, 27712};

constant ap_uint<12> convloops[41]={
	27,
	9,CONVLOOP_pw1,
	9,CONVLOOP_pw2,
	9,CONVLOOP_pw3,
	9,CONVLOOP_pw4,
	9,CONVLOOP_skip_pw,
	9,CONVLOOP_pw5,
	9,CONVLOOP_pw6,
	9,CONVLOOP_pw7,
	9,CONVLOOP_pw8,
	9,CONVLOOP_pw9,
	9,CONVLOOP_pw10,
	9,CONVLOOP_pw11,
	9,CONVLOOP_pw12,
	9,CONVLOOP_pw13,
	CONVLOOP_aspp_pw0, 9,
	CONVLOOP_aspp_pw1, 9,
	CONVLOOP_aspp_pw2, 9,
	CONVLOOP_aspp_pw3, 9,
	9,CONVLOOP_cbr0_pw,
	9,CONVLOOP_cbr1_pw};

constant ap_uint<8> norm_outchs[41]={
	C0_OUTH*C0_OUTCH/SIMD_SIZE,
	DW1_OUTH*DW1_OUTCH/SIMD_SIZE,PW1_OUTH*PW1_OUTCH/SIMD_SIZE,
	DW2_OUTH*DW2_OUTCH/SIMD_SIZE,PW2_OUTH*PW2_OUTCH/SIMD_SIZE,
	DW3_OUTH*DW3_OUTCH/SIMD_SIZE,PW3_OUTH*PW3_OUTCH/SIMD_SIZE,
	DW4_OUTH*DW4_OUTCH/SIMD_SIZE,PW4_OUTH*PW4_OUTCH/SIMD_SIZE,
	DW4_OUTH*DW4_OUTCH/SIMD_SIZE,PW4_OUTH*PW4_OUTCH/SIMD_SIZE,
	DW5_OUTH*DW5_OUTCH/SIMD_SIZE,PW5_OUTH*PW5_OUTCH/SIMD_SIZE,
	DW6_OUTH*DW6_OUTCH/SIMD_SIZE,PW6_OUTH*PW6_OUTCH/SIMD_SIZE,
	DW7_OUTH*DW7_OUTCH/SIMD_SIZE,PW7_OUTH*PW7_OUTCH/SIMD_SIZE,
	DW8_OUTH*DW8_OUTCH/SIMD_SIZE,PW8_OUTH*PW8_OUTCH/SIMD_SIZE,
	DW9_OUTH*DW9_OUTCH/SIMD_SIZE,PW9_OUTH*PW9_OUTCH/SIMD_SIZE,
	DW10_OUTH*DW10_OUTCH/SIMD_SIZE,PW10_OUTH*PW10_OUTCH/SIMD_SIZE,
	DW11_OUTH*DW11_OUTCH/SIMD_SIZE,PW11_OUTH*PW11_OUTCH/SIMD_SIZE,
	DW12_OUTH*DW12_OUTCH/SIMD_SIZE,PW12_OUTH*PW12_OUTCH/SIMD_SIZE,
	DW13_OUTH*DW13_OUTCH/SIMD_SIZE,PW13_OUTH*PW13_OUTCH/SIMD_SIZE,
	OUT_H*PPM_PW_OUTCH/SIMD_SIZE, OUT_H*PPM_PW_OUTCH/SIMD_SIZE,
	OUT_H*PPM_PW_OUTCH/SIMD_SIZE, OUT_H*PPM_PW_OUTCH/SIMD_SIZE,
	OUT_H*PPM_PW_OUTCH/SIMD_SIZE, OUT_H*PPM_PW_OUTCH/SIMD_SIZE,
	OUT_H*PPM_PW_OUTCH/SIMD_SIZE, OUT_H*PPM_PW_OUTCH/SIMD_SIZE,
	OUT_H*CBR0_DW_OUTCH/SIMD_SIZE,OUT_H*CBR0_PW_OUTCH/SIMD_SIZE,
	OUT_H*CBR1_DW_OUTCH/SIMD_SIZE,OUT_H*CBR1_PW_OUTCH/SIMD_SIZE};

constant ap_uint<8> norm_inchs_addr[41]={
	C0_INH*C0_INCH/SIMD_SIZE,
	DW1_INH*DW1_INCH/SIMD_SIZE,PW1_INH*PW1_INCH/SIMD_SIZE,
	DW2_INH*DW2_INCH/SIMD_SIZE,PW2_INH*PW2_INCH/SIMD_SIZE,
	DW3_INH*DW3_INCH/SIMD_SIZE,PW3_INH*PW3_INCH/SIMD_SIZE,
	DW4_INH*DW4_INCH/SIMD_SIZE,PW4_INH*PW4_INCH/SIMD_SIZE,
	DW4_INH*DW4_INCH/SIMD_SIZE,PW4_INH*PW4_INCH/SIMD_SIZE,
	DW5_INH*DW5_INCH/SIMD_SIZE,PW5_INH*PW5_INCH/SIMD_SIZE,
	DW6_INH*DW6_INCH/SIMD_SIZE,PW6_INH*PW6_INCH/SIMD_SIZE,
	DW7_INH*DW7_INCH/SIMD_SIZE,PW7_INH*PW7_INCH/SIMD_SIZE,
	DW8_INH*DW8_INCH/SIMD_SIZE,PW8_INH*PW8_INCH/SIMD_SIZE,
	DW9_INH*DW9_INCH/SIMD_SIZE,PW9_INH*PW9_INCH/SIMD_SIZE,
	DW10_INH*DW10_INCH/SIMD_SIZE,PW10_INH*PW10_INCH/SIMD_SIZE,
	DW11_INH*DW11_INCH/SIMD_SIZE,PW11_INH*PW11_INCH/SIMD_SIZE,
	DW12_INH*DW12_INCH/SIMD_SIZE,PW12_INH*PW12_INCH/SIMD_SIZE,
	DW13_INH*DW13_INCH/SIMD_SIZE,PW13_INH*PW13_INCH/SIMD_SIZE,
	OUT_H*PW13_OUTCH/SIMD_SIZE, OUT_H*PPM_PW_OUTCH/SIMD_SIZE,
	OUT_H*PW13_OUTCH/SIMD_SIZE, OUT_H*PPM_PW_OUTCH/SIMD_SIZE,
	OUT_H*PW13_OUTCH/SIMD_SIZE, OUT_H*PPM_PW_OUTCH/SIMD_SIZE,
	OUT_H*PW13_OUTCH/SIMD_SIZE, OUT_H*PPM_PW_OUTCH/SIMD_SIZE,
	OUT_H*CBR0_DW_INCH/SIMD_SIZE,OUT_H*CBR0_PW_INCH/SIMD_SIZE,
	OUT_H*CBR1_DW_INCH/SIMD_SIZE,OUT_H*CBR1_PW_INCH/SIMD_SIZE};
constant ap_uint<8> norm_outchs_addr[41]={
	C0_OUTH*C0_OUTCH/SIMD_SIZE,
	DW1_OUTH*DW1_OUTCH/SIMD_SIZE,PW1_OUTH*PW1_OUTCH/SIMD_SIZE,
	DW2_OUTH*DW2_OUTCH/SIMD_SIZE,PW2_OUTH*PW2_OUTCH/SIMD_SIZE,
	DW3_OUTH*DW3_OUTCH/SIMD_SIZE,PW3_OUTH*PW3_OUTCH/SIMD_SIZE,
	DW4_OUTH*DW4_OUTCH/SIMD_SIZE,PW4_OUTH*PW4_OUTCH/SIMD_SIZE,
	DW4_OUTH*DW4_OUTCH/SIMD_SIZE,PW4_OUTH*PW4_OUTCH/SIMD_SIZE,
	DW5_OUTH*DW5_OUTCH/SIMD_SIZE,PW5_OUTH*PW5_OUTCH/SIMD_SIZE,
	DW6_OUTH*DW6_OUTCH/SIMD_SIZE,PW6_OUTH*PW6_OUTCH/SIMD_SIZE,
	DW7_OUTH*DW7_OUTCH/SIMD_SIZE,PW7_OUTH*PW7_OUTCH/SIMD_SIZE,
	DW8_OUTH*DW8_OUTCH/SIMD_SIZE,PW8_OUTH*PW8_OUTCH/SIMD_SIZE,
	DW9_OUTH*DW9_OUTCH/SIMD_SIZE,PW9_OUTH*PW9_OUTCH/SIMD_SIZE,
	DW10_OUTH*DW10_OUTCH/SIMD_SIZE,PW10_OUTH*PW10_OUTCH/SIMD_SIZE,
	DW11_OUTH*DW11_OUTCH/SIMD_SIZE,PW11_OUTH*PW11_OUTCH/SIMD_SIZE,
	DW12_OUTH*DW12_OUTCH/SIMD_SIZE,PW12_OUTH*PW12_OUTCH/SIMD_SIZE,
	DW13_OUTH*DW13_OUTCH/SIMD_SIZE,PW13_OUTH*CBR0_DW_INCH/SIMD_SIZE,
	OUT_H*PPM_PW_OUTCH/SIMD_SIZE, OUT_H*CBR0_DW_INCH/SIMD_SIZE,
	OUT_H*PPM_PW_OUTCH/SIMD_SIZE, OUT_H*CBR0_DW_INCH/SIMD_SIZE,
	OUT_H*PPM_PW_OUTCH/SIMD_SIZE, OUT_H*CBR0_DW_INCH/SIMD_SIZE,
	OUT_H*PPM_PW_OUTCH/SIMD_SIZE, OUT_H*CBR0_DW_INCH/SIMD_SIZE,
	OUT_H*CBR0_DW_OUTCH/SIMD_SIZE,OUT_H*CBR0_PW_OUTCH/SIMD_SIZE,
	OUT_H*CBR1_DW_OUTCH/SIMD_SIZE,OUT_H*CBR1_PW_OUTCH/SIMD_SIZE };

constant ap_uint<16> w_addrs[41]={
	0,
864,
1152,
1664,
1952,
2464,
2608,
3120,
3408,
3920,
4208,
4720,
4864,
5376,
5664,
7712,
8000,
10048,
10624,
13184,
13760,
16320,
16896,
19456,
20032,
22592,
23168,
25728,
26304,
28320,
29344,
29416,
30440,
30512,
31536,
31608,
32632,
32704,
33280,
34912,
34984};

constant ap_uint<12> bn_addrs[41]={
	0,
32,
64,
96,
128,
160,
176,
208,
240,
272,
304,
336,
352,
384,
416,
480,
512,
576,
640,
704,
768,
832,
896,
960,
1024,
1088,
1152,
1216,
1280,
1312,
1320,
1328,
1336,
1344,
1352,
1360,
1368,
1376,
1440,
1448,
1456};

#define SKIP_ADDR 2048
constant ap_uint<16> src_addrs[41]={
	2560,
	0,0,
	0,0,
	0,0,
	SKIP_ADDR,0,
	SKIP_ADDR,SKIP_ADDR,
	0,0,
	1024,1024,
	0,0,
	1024,0,
	0,0,
	0,0,
	0,0,
	0,0,
	0,0,
	0,1024,
	0,1024,
	0,1024,
	0,1024,
	0,0,
	0,0 };

constant ap_uint<16> dst_addrs[41]={
	0,0,
	0,0,
	0,0,
	SKIP_ADDR,0,
	0,SKIP_ADDR,
	SKIP_ADDR,0,
	1024,1024,
	0,0,
	1024,0,
	0,0,
	0,0,
	0,0,
	0,0,
	0,0,
	0,
	1024, (CBR0_DW_INCH*4/8)/DOWN3,
	1024, (CBR0_DW_INCH*5/8)/DOWN3,
	1024, (CBR0_DW_INCH*6/8)/DOWN3,
	1024, (CBR0_DW_INCH*7/8)/DOWN3,
	0,0,
	0,0 };

