// Seed: 1095729858
module module_0 (
    output tri1 id_0,
    input uwire id_1,
    input wand id_2,
    input wand id_3,
    input wor id_4,
    input supply1 id_5,
    output supply0 id_6,
    input wand id_7,
    input tri1 id_8
    , id_24,
    input wor id_9,
    input uwire id_10,
    output supply1 id_11,
    input tri id_12,
    output wor id_13,
    output tri0 id_14,
    input supply1 id_15,
    input wor id_16,
    input wor id_17,
    output wor id_18,
    input tri id_19,
    input uwire id_20,
    output supply0 id_21,
    input supply0 id_22
);
  parameter id_25 = 1 + -1'b0;
endmodule
module module_1 #(
    parameter id_9 = 32'd76
) (
    output wire id_0,
    output supply1 id_1,
    input tri1 id_2,
    output tri id_3,
    output wand id_4,
    input wor id_5,
    output tri1 id_6,
    input supply1 id_7,
    output tri0 id_8,
    input supply0 _id_9
    , id_11
);
  logic ['d0 : 1 'h0] id_12, id_13;
  wire id_14;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_7,
      id_2,
      id_7,
      id_7,
      id_6,
      id_5,
      id_5,
      id_7,
      id_5,
      id_0,
      id_5,
      id_4,
      id_4,
      id_7,
      id_2,
      id_7,
      id_6,
      id_7,
      id_5,
      id_1,
      id_2
  );
  assign modCall_1.id_6 = 0;
  wire [id_9 : -1] id_15;
endmodule
