// Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
// Date        : Wed May 24 23:46:05 2017
// Host        : mothership running 64-bit Ubuntu 16.10
// Command     : write_verilog -force -mode funcsim
//               /home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.srcs/sources_1/ip/delay_5_3/delay_5_3_sim_netlist.v
// Design      : delay_5_3
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z010clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "delay_5_3,delay,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "delay,Vivado 2016.4" *) 
(* NotValidForBitStream *)
module delay_5_3
   (in,
    clk,
    out);
  input [2:0]in;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk CLK" *) input clk;
  output [2:0]out;

  wire clk;
  wire [2:0]in;
  wire [2:0]out;

  delay_5_3_delay inst
       (.clk(clk),
        .in(in),
        .out(out));
endmodule

(* ORIG_REF_NAME = "delay" *) 
module delay_5_3_delay
   (out,
    clk,
    in);
  output [2:0]out;
  input clk;
  input [2:0]in;

  wire clk;
  wire \delay_line_reg[3][0]_srl3_n_0 ;
  wire \delay_line_reg[3][1]_srl3_n_0 ;
  wire \delay_line_reg[3][2]_srl3_n_0 ;
  wire \delay_line_reg_n_0_[0][0] ;
  wire \delay_line_reg_n_0_[0][1] ;
  wire \delay_line_reg_n_0_[0][2] ;
  wire [2:0]in;
  wire [2:0]out;

  FDRE \delay_line_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(in[0]),
        .Q(\delay_line_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \delay_line_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(in[1]),
        .Q(\delay_line_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \delay_line_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(in[2]),
        .Q(\delay_line_reg_n_0_[0][2] ),
        .R(1'b0));
  (* srl_bus_name = "\inst/delay_line_reg[3] " *) 
  (* srl_name = "\inst/delay_line_reg[3][0]_srl3 " *) 
  SRL16E \delay_line_reg[3][0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\delay_line_reg_n_0_[0][0] ),
        .Q(\delay_line_reg[3][0]_srl3_n_0 ));
  (* srl_bus_name = "\inst/delay_line_reg[3] " *) 
  (* srl_name = "\inst/delay_line_reg[3][1]_srl3 " *) 
  SRL16E \delay_line_reg[3][1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\delay_line_reg_n_0_[0][1] ),
        .Q(\delay_line_reg[3][1]_srl3_n_0 ));
  (* srl_bus_name = "\inst/delay_line_reg[3] " *) 
  (* srl_name = "\inst/delay_line_reg[3][2]_srl3 " *) 
  SRL16E \delay_line_reg[3][2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\delay_line_reg_n_0_[0][2] ),
        .Q(\delay_line_reg[3][2]_srl3_n_0 ));
  FDRE \delay_line_reg[4][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_line_reg[3][0]_srl3_n_0 ),
        .Q(out[0]),
        .R(1'b0));
  FDRE \delay_line_reg[4][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_line_reg[3][1]_srl3_n_0 ),
        .Q(out[1]),
        .R(1'b0));
  FDRE \delay_line_reg[4][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_line_reg[3][2]_srl3_n_0 ),
        .Q(out[2]),
        .R(1'b0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
