Generated by Fabric Compiler ( version 2022.1 <build 99559> ) at Wed May  8 10:07:02 2024

In normal mode(fast, normal, performance).

Placement started.
Placement done.
Total placement takes 13.47 sec.

Routing started.
Building routing graph takes 1.47 sec.
Processing design graph takes 0.39 sec.
Total nets for routing : 3602.
Global routing takes 0.20 sec.
Detailed routing takes 1.55 sec.
Hold Violation Fix in router takes 0.64 sec.
Finish routing takes 0.14 sec.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 4.89 sec.

IO Port Info:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| PORT            | DIRECTION     | LOC      | BANK      | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | OFF_CHIP_TERMINATION     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_IN_MODE     | VREF_OUT_MODE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | CONSTRAINT     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| adc_dac_int     | output        | B3       | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| es0_alrck       | input         | AB11     | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| es0_dsclk       | input         | Y11      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| es0_mclk        | output        | V11      | BANK2     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| es0_sdin        | input         | W11      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| es1_dlrc        | input         | Y5       | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| es1_dsclk       | input         | W6       | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| es1_mclk        | output        | Y6       | BANK2     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| es1_sdout       | output        | AB5      | BANK2     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| es7243_scl      | output        | AA10     | BANK2     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| es7243_sda      | inout         | AB10     | BANK2     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| es8156_scl      | output        | AA8      | BANK2     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| es8156_sda      | inout         | AB8      | BANK2     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| key             | input         | K18      | BANK1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| key1            | input         | H17      | BANK1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| lin_led         | output        | B2       | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| lin_test        | input         | Y13      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| lout_led        | output        | A2       | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| lout_test       | input         | V7       | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| sys_clk         | input         | P20      | BANK1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0        | 84            | 0                  
| Use of BKCL              | 3        | 4             | 75                 
| Use of CLMA              | 436      | 6450          | 7                  
|   FF                     | 1557     | 38700         | 5                  
|   LUT                    | 1572     | 25800         | 7                  
|   LUT-FF pairs           | 1228     | 25800         | 5                  
| Use of CLMS              | 258      | 4250          | 7                  
|   FF                     | 836      | 25500         | 4                  
|   LUT                    | 889      | 17000         | 6                  
|   LUT-FF pairs           | 636      | 17000         | 4                  
|   Distributed RAM        | 0        | 17000         | 0                  
| Use of CRYSTAL           | 0        | 2             | 0                  
| Use of DLL               | 0        | 10            | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 0.5      | 134           | 1                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 64       | 6672          | 1                  
| Use of HSST              | 0        | 1             | 0                  
| Use of IO                | 20       | 296           | 7                  
|   IOBD                   | 10       | 64            | 16                 
|   IOBR_LR                | 0        | 7             | 0                  
|   IOBR_TB                | 1        | 8             | 13                 
|   IOBS_LR                | 3        | 161           | 2                  
|   IOBS_TB                | 6        | 56            | 11                 
| Use of IOCKDIV           | 0        | 20            | 0                  
| Use of IOCKDLY           | 0        | 40            | 0                  
| Use of IOCKGATE          | 0        | 20            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 20            | 0                  
| Use of IOL               | 20       | 400           | 5                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of LDO               | 0        | 4             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PCIE              | 0        | 1             | 0                  
| Use of PIOMUX_TEST       | 0        | 10            | 0                  
| Use of PLL               | 1        | 5             | 20                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 0        | 2             | 0                  
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 4        | 30            | 14                 
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Global Clock Info:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| GClk Inst                | Site Of GClk Inst     | GClk Fanout Net     | Clock Loads     | Non_Clock Loads     | Driver Inst                                                | Driver Pin     | Site Of Driver Inst     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| clkbufg_0/gopclkbufg     | USCM_84_108           | ntclkbufg_0         | 2147            | 0                   | voice_loop_test_inst/the_instance_name/u_pll_e3/goppll     | CLKOUT0        | PLL_158_55              
| clkbufg_1/gopclkbufg     | USCM_84_109           | ntclkbufg_1         | 74              | 0                   | es0_dsclk_ibuf/opit_1                                      | INCK           | IOL_159_6               
| clkbufg_2/gopclkbufg     | USCM_84_110           | ntclkbufg_2         | 18              | 0                   | es1_dsclk_ibuf/opit_1                                      | OUT            | IOL_39_6                
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

PLL Clock Info:
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Pll Inst                                                   | Site Of Pll Inst     | Pin         | Net Of Pin                                                  | Clock Loads     | Non_Clock Loads     | Driver(Load) Inst                                          | Driver(Load) Pin     | Site Of Driver(Load) Inst     
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| voice_loop_test_inst/the_instance_name/u_pll_e3/goppll     | PLL_158_55           | CLKFB       | voice_loop_test_inst/the_instance_name/u_pll_e3/ntCLKFB     |  -              |  -                  | voice_loop_test_inst/the_instance_name/u_pll_e3/goppll     | CLK_INT_FB           | PLL_158_55                    
| voice_loop_test_inst/the_instance_name/u_pll_e3/goppll     | PLL_158_55           | CLKIN1      | _N1                                                         |  -              |  -                  | sys_clk_ibuf/opit_1                                        | INCK                 | IOL_327_210                   
| voice_loop_test_inst/the_instance_name/u_pll_e3/goppll     | PLL_158_55           | CLKIN2      | ntR623                                                      |  -              |  -                  | GND_60                                                     | Z                    | HARD0N1_156_57                
| voice_loop_test_inst/the_instance_name/u_pll_e3/goppll     | PLL_158_55           | CLKOUT0     | clk_12M                                                     | 2147            | 2                   |  ...                                                       |  ...                 |  ...                          
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary Of Each Module:
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                | LUT      | FF       | Distributed RAM     | APM     | DRM     | CRYSTAL     | DLL     | DQSL     | FUSECODE     | HSST     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| audio_fir                       | 2461     | 2393     | 0                   | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 20     | 0           | 0           | 0            | 0        | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 4        
| + fir_guide_inst                | 2256     | 2220     | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1[0].u_mult_paral     | 255      | 251      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mult_stepx[1].u_mult_step | 17       | 18       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mult_stepx[2].u_mult_step | 17       | 18       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mult_stepx[3].u_mult_step | 36       | 22       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mult_stepx[4].u_mult_step | 21       | 22       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mult_stepx[5].u_mult_step | 21       | 22       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mult_stepx[6].u_mult_step | 21       | 22       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mult_stepx[7].u_mult_step | 21       | 22       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mult_stepx[8].u_mult_step | 21       | 22       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mult_stepx[9].u_mult_step | 21       | 22       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mult_stepx[10].u_mult_step| 21       | 22       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mult_stepx[11].u_mult_step| 21       | 21       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_mult_step0              | 17       | 18       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1[1].u_mult_paral     | 371      | 321      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mult_stepx[1].u_mult_step | 51       | 35       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mult_stepx[2].u_mult_step | 35       | 35       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mult_stepx[3].u_mult_step | 35       | 35       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mult_stepx[4].u_mult_step | 54       | 38       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mult_stepx[5].u_mult_step | 41       | 23       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mult_stepx[6].u_mult_step | 23       | 23       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mult_stepx[7].u_mult_step | 23       | 23       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mult_stepx[8].u_mult_step | 23       | 23       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mult_stepx[9].u_mult_step | 23       | 23       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mult_stepx[10].u_mult_step| 23       | 23       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mult_stepx[11].u_mult_step| 23       | 23       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_mult_step0              | 17       | 17       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1[2].u_mult_paral     | 411      | 343      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mult_stepx[1].u_mult_step | 51       | 35       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mult_stepx[2].u_mult_step | 54       | 36       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mult_stepx[3].u_mult_step | 36       | 36       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mult_stepx[4].u_mult_step | 36       | 36       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mult_stepx[5].u_mult_step | 55       | 39       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mult_stepx[6].u_mult_step | 42       | 24       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mult_stepx[7].u_mult_step | 24       | 24       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mult_stepx[8].u_mult_step | 24       | 24       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mult_stepx[9].u_mult_step | 24       | 24       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mult_stepx[10].u_mult_step| 24       | 24       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mult_stepx[11].u_mult_step| 24       | 24       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_mult_step0              | 17       | 17       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1[3].u_mult_paral     | 235      | 219      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mult_stepx[1].u_mult_step | 17       | 17       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mult_stepx[2].u_mult_step | 17       | 17       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mult_stepx[3].u_mult_step | 17       | 17       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mult_stepx[4].u_mult_step | 17       | 17       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mult_stepx[5].u_mult_step | 17       | 17       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mult_stepx[6].u_mult_step | 17       | 17       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mult_stepx[7].u_mult_step | 36       | 20       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mult_stepx[8].u_mult_step | 20       | 20       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mult_stepx[9].u_mult_step | 20       | 20       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mult_stepx[10].u_mult_step| 20       | 20       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mult_stepx[11].u_mult_step| 20       | 20       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_mult_step0              | 17       | 17       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1[4].u_mult_paral     | 336      | 285      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mult_stepx[1].u_mult_step | 17       | 17       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mult_stepx[2].u_mult_step | 17       | 17       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mult_stepx[3].u_mult_step | 17       | 17       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mult_stepx[4].u_mult_step | 51       | 35       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mult_stepx[5].u_mult_step | 35       | 35       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mult_stepx[6].u_mult_step | 54       | 37       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mult_stepx[7].u_mult_step | 40       | 22       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mult_stepx[8].u_mult_step | 22       | 22       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mult_stepx[9].u_mult_step | 22       | 22       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mult_stepx[10].u_mult_step| 22       | 22       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mult_stepx[11].u_mult_step| 22       | 22       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_mult_step0              | 17       | 17       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1[5].u_mult_paral     | 423      | 376      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mult_stepx[1].u_mult_step | 51       | 35       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mult_stepx[2].u_mult_step | 35       | 35       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mult_stepx[3].u_mult_step | 54       | 37       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mult_stepx[4].u_mult_step | 37       | 37       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mult_stepx[5].u_mult_step | 37       | 37       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mult_stepx[6].u_mult_step | 37       | 37       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mult_stepx[7].u_mult_step | 37       | 37       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mult_stepx[8].u_mult_step | 40       | 26       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mult_stepx[9].u_mult_step | 26       | 26       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mult_stepx[10].u_mult_step| 26       | 26       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mult_stepx[11].u_mult_step| 26       | 26       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_mult_step0              | 17       | 17       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1[7].u_mult_paral     | 0        | 1        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mult_stepx[11].u_mult_step| 0        | 1        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + voice_loop_test_inst          | 205      | 173      | 0                   | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ES7243E_reg_config          | 51       | 22       | 0                   | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_i2c_com                 | 37       | 11       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ES7243_i2s_rx               | 26       | 42       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ES8156_i2s_tx               | 16       | 18       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ES8156_reg_config           | 68       | 40       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_i2c_com                 | 36       | 11       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + i2s_loop                    | 16       | 32       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + the_instance_name           | 0        | 0        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Inputs and Outputs :
+--------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                        
+--------------------------------------------------------------------------------------------------------------------------------+
| Input      | C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_fir/device_map/audio_fir_map.adf          
|            | C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_fir/device_map/audio_fir.pcf              
| Output     | C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_fir/place_route/audio_fir_pnr.adf         
|            | C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_fir/place_route/clock_utilization.txt     
|            | C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_fir/place_route/audio_fir_plc.adf         
|            | C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_fir/place_route/audio_fir.prr             
|            | C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_fir/place_route/audio_fir_prr.prt         
|            | C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_fir/place_route/audio_fir_pnr.netlist     
|            | C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_fir/place_route/prr.db                    
+--------------------------------------------------------------------------------------------------------------------------------+


Flow Command: pnr 
Peak memory: 797 MB
Total CPU  time to pnr completion : 0h:0m:26s
Process Total CPU  time to pnr completion : 0h:0m:26s
Total real time to pnr completion : 0h:0m:28s
