-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    in0_V_TVALID : IN STD_LOGIC;
    weights_V_TVALID : IN STD_LOGIC;
    out_V_TREADY : IN STD_LOGIC;
    in0_V_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    in0_V_TREADY : OUT STD_LOGIC;
    out_V_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    out_V_TVALID : OUT STD_LOGIC;
    weights_V_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    weights_V_TREADY : OUT STD_LOGIC );
end;


architecture behav of MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_iter0_fsm_state1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_ST_iter1_fsm_state2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_ST_iter2_fsm_state3 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_ST_iter3_fsm_state4 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_ST_iter4_fsm_state5 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_ST_iter5_fsm_state6 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_ST_iter6_fsm_state7 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_ST_iter1_fsm_state0 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_iter2_fsm_state0 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_iter3_fsm_state0 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_iter4_fsm_state0 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_iter5_fsm_state0 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_iter6_fsm_state0 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv5_18 : STD_LOGIC_VECTOR (4 downto 0) := "11000";
    constant ap_const_lv5_17 : STD_LOGIC_VECTOR (4 downto 0) := "10111";
    constant ap_const_lv5_16 : STD_LOGIC_VECTOR (4 downto 0) := "10110";
    constant ap_const_lv5_15 : STD_LOGIC_VECTOR (4 downto 0) := "10101";
    constant ap_const_lv5_14 : STD_LOGIC_VECTOR (4 downto 0) := "10100";
    constant ap_const_lv5_13 : STD_LOGIC_VECTOR (4 downto 0) := "10011";
    constant ap_const_lv5_12 : STD_LOGIC_VECTOR (4 downto 0) := "10010";
    constant ap_const_lv5_11 : STD_LOGIC_VECTOR (4 downto 0) := "10001";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_F : STD_LOGIC_VECTOR (4 downto 0) := "01111";
    constant ap_const_lv5_E : STD_LOGIC_VECTOR (4 downto 0) := "01110";
    constant ap_const_lv5_D : STD_LOGIC_VECTOR (4 downto 0) := "01101";
    constant ap_const_lv5_C : STD_LOGIC_VECTOR (4 downto 0) := "01100";
    constant ap_const_lv5_B : STD_LOGIC_VECTOR (4 downto 0) := "01011";
    constant ap_const_lv5_A : STD_LOGIC_VECTOR (4 downto 0) := "01010";
    constant ap_const_lv5_9 : STD_LOGIC_VECTOR (4 downto 0) := "01001";
    constant ap_const_lv5_8 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_const_lv5_7 : STD_LOGIC_VECTOR (4 downto 0) := "00111";
    constant ap_const_lv5_6 : STD_LOGIC_VECTOR (4 downto 0) := "00110";
    constant ap_const_lv5_5 : STD_LOGIC_VECTOR (4 downto 0) := "00101";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_const_lv5_3 : STD_LOGIC_VECTOR (4 downto 0) := "00011";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv5_19 : STD_LOGIC_VECTOR (4 downto 0) := "11001";
    constant ap_const_lv5_1F : STD_LOGIC_VECTOR (4 downto 0) := "11111";
    constant ap_const_lv5_1E : STD_LOGIC_VECTOR (4 downto 0) := "11110";
    constant ap_const_lv5_1D : STD_LOGIC_VECTOR (4 downto 0) := "11101";
    constant ap_const_lv5_1C : STD_LOGIC_VECTOR (4 downto 0) := "11100";
    constant ap_const_lv5_1B : STD_LOGIC_VECTOR (4 downto 0) := "11011";
    constant ap_const_lv5_1A : STD_LOGIC_VECTOR (4 downto 0) := "11010";
    constant ap_const_lv32_0_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_0_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv19_0 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000000";
    constant ap_const_lv19_52B00 : STD_LOGIC_VECTOR (18 downto 0) := "1010010101100000000";
    constant ap_const_lv19_1 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000001";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";

attribute shreg_extract : string;
    signal ap_CS_iter0_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    signal ap_CS_iter0_fsm_state1 : STD_LOGIC;
    signal ap_CS_iter1_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    signal ap_CS_iter1_fsm_state0 : STD_LOGIC;
    signal ap_CS_iter2_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    signal ap_CS_iter2_fsm_state0 : STD_LOGIC;
    signal ap_CS_iter3_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    signal ap_CS_iter3_fsm_state0 : STD_LOGIC;
    signal ap_CS_iter4_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    signal ap_CS_iter4_fsm_state0 : STD_LOGIC;
    signal ap_CS_iter5_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    signal ap_CS_iter5_fsm_state0 : STD_LOGIC;
    signal ap_CS_iter6_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    signal ap_CS_iter6_fsm_state0 : STD_LOGIC;
    signal icmp_ln249_fu_559_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln253_fu_571_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op89_read_state1 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_CS_iter1_fsm_state2 : STD_LOGIC;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_CS_iter4_fsm_state5 : STD_LOGIC;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_CS_iter3_fsm_state4 : STD_LOGIC;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_CS_iter2_fsm_state3 : STD_LOGIC;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_CS_iter5_fsm_state6 : STD_LOGIC;
    signal icmp_ln249_reg_1577 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln249_reg_1577_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln290_reg_1635 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln290_reg_1635_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op304_write_state7 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state7_io : BOOLEAN;
    signal ap_CS_iter6_fsm_state7 : STD_LOGIC;
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal p_ZL7threshs_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL7threshs_0_ce0 : STD_LOGIC;
    signal p_ZL7threshs_0_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_ZL7threshs_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL7threshs_1_ce0 : STD_LOGIC;
    signal p_ZL7threshs_1_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_ZL7threshs_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL7threshs_2_ce0 : STD_LOGIC;
    signal p_ZL7threshs_2_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_ZL7threshs_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL7threshs_3_ce0 : STD_LOGIC;
    signal p_ZL7threshs_3_q0 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_ZL7threshs_4_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL7threshs_4_ce0 : STD_LOGIC;
    signal p_ZL7threshs_4_q0 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_ZL7threshs_5_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL7threshs_5_ce0 : STD_LOGIC;
    signal p_ZL7threshs_5_q0 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_ZL7threshs_6_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL7threshs_6_ce0 : STD_LOGIC;
    signal p_ZL7threshs_6_q0 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_ZL7threshs_7_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL7threshs_7_ce0 : STD_LOGIC;
    signal p_ZL7threshs_7_q0 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_ZL7threshs_8_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL7threshs_8_ce0 : STD_LOGIC;
    signal p_ZL7threshs_8_q0 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_ZL7threshs_9_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL7threshs_9_ce0 : STD_LOGIC;
    signal p_ZL7threshs_9_q0 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_ZL7threshs_10_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL7threshs_10_ce0 : STD_LOGIC;
    signal p_ZL7threshs_10_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_ZL7threshs_11_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL7threshs_11_ce0 : STD_LOGIC;
    signal p_ZL7threshs_11_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_ZL7threshs_12_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL7threshs_12_ce0 : STD_LOGIC;
    signal p_ZL7threshs_12_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_ZL7threshs_13_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL7threshs_13_ce0 : STD_LOGIC;
    signal p_ZL7threshs_13_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_ZL7threshs_14_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL7threshs_14_ce0 : STD_LOGIC;
    signal p_ZL7threshs_14_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal in0_V_TDATA_blk_n : STD_LOGIC;
    signal out_V_TDATA_blk_n : STD_LOGIC;
    signal weights_V_TDATA_blk_n : STD_LOGIC;
    signal nf_2_reg_1572 : STD_LOGIC_VECTOR (31 downto 0);
    signal nf_2_reg_1572_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal nf_2_reg_1572_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln249_reg_1577_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln249_reg_1577_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln249_reg_1577_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln249_reg_1577_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_662_p29 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln257_fu_722_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal W_packed_V_fu_861_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal W_packed_V_reg_1625 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln272_fu_865_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln272_reg_1630 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln272_reg_1630_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln272_reg_1630_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln290_fu_877_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln290_reg_1635_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln290_reg_1635_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln290_reg_1635_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln290_reg_1635_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1039_fu_962_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1039_reg_1729 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1039_1_fu_971_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1039_1_reg_1734 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1039_2_fu_980_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1039_2_reg_1739 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1039_3_fu_989_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1039_3_reg_1744 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1039_4_fu_998_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1039_4_reg_1749 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1039_5_fu_1007_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1039_5_reg_1754 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1039_6_fu_1016_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1039_6_reg_1759 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1039_7_fu_1025_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1039_7_reg_1764 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1039_8_fu_1034_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1039_8_reg_1769 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1039_9_fu_1043_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1039_9_reg_1774 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1039_10_fu_1052_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1039_10_reg_1779 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1039_11_fu_1061_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1039_11_reg_1784 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1039_12_fu_1070_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1039_12_reg_1789 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1039_13_fu_1079_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1039_13_reg_1794 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1039_14_fu_1088_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1039_14_reg_1799 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln840_6_fu_1274_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln840_6_reg_1804 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln840_9_fu_1300_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln840_9_reg_1809 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln840_12_fu_1326_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln840_12_reg_1814 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_reg_pp0_iter0_inElem_1_reg_474 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_inElem_1_reg_474 : STD_LOGIC_VECTOR (7 downto 0);
    signal idxprom2_i_fu_940_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sf_fu_136 : STD_LOGIC_VECTOR (31 downto 0);
    signal sf_2_fu_871_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_sf_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_fu_140 : STD_LOGIC_VECTOR (18 downto 0);
    signal i_2_fu_565_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_sig_allocacmp_i_1 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_i4_i338_fu_144 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_1358_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_sig_allocacmp_add_i4_i338_load : STD_LOGIC_VECTOR (14 downto 0);
    signal inputBuf_V_fu_148 : STD_LOGIC_VECTOR (7 downto 0);
    signal inputBuf_V_1_fu_152 : STD_LOGIC_VECTOR (7 downto 0);
    signal inputBuf_V_2_fu_156 : STD_LOGIC_VECTOR (7 downto 0);
    signal inputBuf_V_3_fu_160 : STD_LOGIC_VECTOR (7 downto 0);
    signal inputBuf_V_4_fu_164 : STD_LOGIC_VECTOR (7 downto 0);
    signal inputBuf_V_5_fu_168 : STD_LOGIC_VECTOR (7 downto 0);
    signal inputBuf_V_6_fu_172 : STD_LOGIC_VECTOR (7 downto 0);
    signal inputBuf_V_7_fu_176 : STD_LOGIC_VECTOR (7 downto 0);
    signal inputBuf_V_8_fu_180 : STD_LOGIC_VECTOR (7 downto 0);
    signal inputBuf_V_9_fu_184 : STD_LOGIC_VECTOR (7 downto 0);
    signal inputBuf_V_10_fu_188 : STD_LOGIC_VECTOR (7 downto 0);
    signal inputBuf_V_11_fu_192 : STD_LOGIC_VECTOR (7 downto 0);
    signal inputBuf_V_12_fu_196 : STD_LOGIC_VECTOR (7 downto 0);
    signal inputBuf_V_13_fu_200 : STD_LOGIC_VECTOR (7 downto 0);
    signal inputBuf_V_14_fu_204 : STD_LOGIC_VECTOR (7 downto 0);
    signal inputBuf_V_15_fu_208 : STD_LOGIC_VECTOR (7 downto 0);
    signal inputBuf_V_16_fu_212 : STD_LOGIC_VECTOR (7 downto 0);
    signal inputBuf_V_17_fu_216 : STD_LOGIC_VECTOR (7 downto 0);
    signal inputBuf_V_18_fu_220 : STD_LOGIC_VECTOR (7 downto 0);
    signal inputBuf_V_19_fu_224 : STD_LOGIC_VECTOR (7 downto 0);
    signal inputBuf_V_20_fu_228 : STD_LOGIC_VECTOR (7 downto 0);
    signal inputBuf_V_21_fu_232 : STD_LOGIC_VECTOR (7 downto 0);
    signal inputBuf_V_22_fu_236 : STD_LOGIC_VECTOR (7 downto 0);
    signal inputBuf_V_23_fu_240 : STD_LOGIC_VECTOR (7 downto 0);
    signal inputBuf_V_24_fu_244 : STD_LOGIC_VECTOR (7 downto 0);
    signal inputBuf_V_25_fu_248 : STD_LOGIC_VECTOR (7 downto 0);
    signal inputBuf_V_26_fu_252 : STD_LOGIC_VECTOR (7 downto 0);
    signal nf_1_fu_256 : STD_LOGIC_VECTOR (31 downto 0);
    signal nf_3_fu_900_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_nf_2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_662_p28 : STD_LOGIC_VECTOR (4 downto 0);
    signal nf_fu_888_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln302_fu_894_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln1039_fu_958_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln1039_1_fu_967_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln1039_2_fu_976_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln1039_3_fu_985_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln1039_4_fu_994_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln1039_5_fu_1003_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln1039_6_fu_1012_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln1039_7_fu_1021_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln1039_8_fu_1030_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln1039_9_fu_1039_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln1039_fu_1048_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln1039_1_fu_1057_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln1039_2_fu_1066_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln1039_3_fu_1075_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln1039_4_fu_1084_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal result_V_fu_1097_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1039_fu_1106_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1039_1_fu_1115_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1039_2_fu_1124_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1039_3_fu_1133_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1039_4_fu_1142_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1039_5_fu_1151_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1039_6_fu_1160_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1039_7_fu_1169_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1039_8_fu_1178_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1039_9_fu_1187_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1039_10_fu_1196_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1039_11_fu_1205_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1039_12_fu_1214_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1039_13_fu_1223_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln215_fu_1102_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln218_1_fu_1120_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln840_1_fu_1232_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln218_fu_1111_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln840_2_fu_1238_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln218_2_fu_1129_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln218_3_fu_1138_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln840_3_fu_1248_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln218_4_fu_1147_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln218_5_fu_1156_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln840_4_fu_1258_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln840_3_fu_1264_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln840_2_fu_1254_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln840_5_fu_1268_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln840_1_fu_1244_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln218_6_fu_1165_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln218_7_fu_1174_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln840_7_fu_1280_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln218_8_fu_1183_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln218_9_fu_1192_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln840_8_fu_1290_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln840_6_fu_1296_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln840_5_fu_1286_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln218_10_fu_1201_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln218_11_fu_1210_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln840_10_fu_1306_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln218_12_fu_1219_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln840_fu_1228_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln840_11_fu_1316_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln840_9_fu_1322_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln840_8_fu_1312_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln840_10_fu_1338_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln840_7_fu_1335_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln840_13_fu_1341_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln840_4_fu_1332_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal result_V_2_fu_1347_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_1358_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_1358_ce : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_NS_iter0_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_iter1_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_NS_iter2_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_NS_iter3_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_NS_iter4_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_NS_iter5_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_NS_iter6_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_ST_iter0_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_iter1_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_iter2_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_iter3_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_iter4_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_iter5_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_iter6_fsm_state7_blk : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_1254 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component MVAU_hls_0_mux_275_8_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        din17_WIDTH : INTEGER;
        din18_WIDTH : INTEGER;
        din19_WIDTH : INTEGER;
        din20_WIDTH : INTEGER;
        din21_WIDTH : INTEGER;
        din22_WIDTH : INTEGER;
        din23_WIDTH : INTEGER;
        din24_WIDTH : INTEGER;
        din25_WIDTH : INTEGER;
        din26_WIDTH : INTEGER;
        din27_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (7 downto 0);
        din4 : IN STD_LOGIC_VECTOR (7 downto 0);
        din5 : IN STD_LOGIC_VECTOR (7 downto 0);
        din6 : IN STD_LOGIC_VECTOR (7 downto 0);
        din7 : IN STD_LOGIC_VECTOR (7 downto 0);
        din8 : IN STD_LOGIC_VECTOR (7 downto 0);
        din9 : IN STD_LOGIC_VECTOR (7 downto 0);
        din10 : IN STD_LOGIC_VECTOR (7 downto 0);
        din11 : IN STD_LOGIC_VECTOR (7 downto 0);
        din12 : IN STD_LOGIC_VECTOR (7 downto 0);
        din13 : IN STD_LOGIC_VECTOR (7 downto 0);
        din14 : IN STD_LOGIC_VECTOR (7 downto 0);
        din15 : IN STD_LOGIC_VECTOR (7 downto 0);
        din16 : IN STD_LOGIC_VECTOR (7 downto 0);
        din17 : IN STD_LOGIC_VECTOR (7 downto 0);
        din18 : IN STD_LOGIC_VECTOR (7 downto 0);
        din19 : IN STD_LOGIC_VECTOR (7 downto 0);
        din20 : IN STD_LOGIC_VECTOR (7 downto 0);
        din21 : IN STD_LOGIC_VECTOR (7 downto 0);
        din22 : IN STD_LOGIC_VECTOR (7 downto 0);
        din23 : IN STD_LOGIC_VECTOR (7 downto 0);
        din24 : IN STD_LOGIC_VECTOR (7 downto 0);
        din25 : IN STD_LOGIC_VECTOR (7 downto 0);
        din26 : IN STD_LOGIC_VECTOR (7 downto 0);
        din27 : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component MVAU_hls_0_mac_muladd_8s_4s_15s_15_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (3 downto 0);
        din2 : IN STD_LOGIC_VECTOR (14 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component MVAU_hls_0_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    p_ZL7threshs_0_U : component MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R
    generic map (
        DataWidth => 12,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL7threshs_0_address0,
        ce0 => p_ZL7threshs_0_ce0,
        q0 => p_ZL7threshs_0_q0);

    p_ZL7threshs_1_U : component MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R
    generic map (
        DataWidth => 12,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL7threshs_1_address0,
        ce0 => p_ZL7threshs_1_ce0,
        q0 => p_ZL7threshs_1_q0);

    p_ZL7threshs_2_U : component MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R
    generic map (
        DataWidth => 12,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL7threshs_2_address0,
        ce0 => p_ZL7threshs_2_ce0,
        q0 => p_ZL7threshs_2_q0);

    p_ZL7threshs_3_U : component MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R
    generic map (
        DataWidth => 13,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL7threshs_3_address0,
        ce0 => p_ZL7threshs_3_ce0,
        q0 => p_ZL7threshs_3_q0);

    p_ZL7threshs_4_U : component MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R
    generic map (
        DataWidth => 13,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL7threshs_4_address0,
        ce0 => p_ZL7threshs_4_ce0,
        q0 => p_ZL7threshs_4_q0);

    p_ZL7threshs_5_U : component MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R
    generic map (
        DataWidth => 13,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL7threshs_5_address0,
        ce0 => p_ZL7threshs_5_ce0,
        q0 => p_ZL7threshs_5_q0);

    p_ZL7threshs_6_U : component MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R
    generic map (
        DataWidth => 13,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL7threshs_6_address0,
        ce0 => p_ZL7threshs_6_ce0,
        q0 => p_ZL7threshs_6_q0);

    p_ZL7threshs_7_U : component MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R
    generic map (
        DataWidth => 13,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL7threshs_7_address0,
        ce0 => p_ZL7threshs_7_ce0,
        q0 => p_ZL7threshs_7_q0);

    p_ZL7threshs_8_U : component MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R
    generic map (
        DataWidth => 13,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL7threshs_8_address0,
        ce0 => p_ZL7threshs_8_ce0,
        q0 => p_ZL7threshs_8_q0);

    p_ZL7threshs_9_U : component MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R
    generic map (
        DataWidth => 13,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL7threshs_9_address0,
        ce0 => p_ZL7threshs_9_ce0,
        q0 => p_ZL7threshs_9_q0);

    p_ZL7threshs_10_U : component MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R
    generic map (
        DataWidth => 12,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL7threshs_10_address0,
        ce0 => p_ZL7threshs_10_ce0,
        q0 => p_ZL7threshs_10_q0);

    p_ZL7threshs_11_U : component MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R
    generic map (
        DataWidth => 12,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL7threshs_11_address0,
        ce0 => p_ZL7threshs_11_ce0,
        q0 => p_ZL7threshs_11_q0);

    p_ZL7threshs_12_U : component MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R
    generic map (
        DataWidth => 12,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL7threshs_12_address0,
        ce0 => p_ZL7threshs_12_ce0,
        q0 => p_ZL7threshs_12_q0);

    p_ZL7threshs_13_U : component MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R
    generic map (
        DataWidth => 12,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL7threshs_13_address0,
        ce0 => p_ZL7threshs_13_ce0,
        q0 => p_ZL7threshs_13_q0);

    p_ZL7threshs_14_U : component MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R
    generic map (
        DataWidth => 12,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL7threshs_14_address0,
        ce0 => p_ZL7threshs_14_ce0,
        q0 => p_ZL7threshs_14_q0);

    mux_275_8_1_1_U1 : component MVAU_hls_0_mux_275_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 8,
        din17_WIDTH => 8,
        din18_WIDTH => 8,
        din19_WIDTH => 8,
        din20_WIDTH => 8,
        din21_WIDTH => 8,
        din22_WIDTH => 8,
        din23_WIDTH => 8,
        din24_WIDTH => 8,
        din25_WIDTH => 8,
        din26_WIDTH => 8,
        din27_WIDTH => 5,
        dout_WIDTH => 8)
    port map (
        din0 => inputBuf_V_fu_148,
        din1 => inputBuf_V_1_fu_152,
        din2 => inputBuf_V_2_fu_156,
        din3 => inputBuf_V_3_fu_160,
        din4 => inputBuf_V_4_fu_164,
        din5 => inputBuf_V_5_fu_168,
        din6 => inputBuf_V_6_fu_172,
        din7 => inputBuf_V_7_fu_176,
        din8 => inputBuf_V_8_fu_180,
        din9 => inputBuf_V_9_fu_184,
        din10 => inputBuf_V_10_fu_188,
        din11 => inputBuf_V_11_fu_192,
        din12 => inputBuf_V_12_fu_196,
        din13 => inputBuf_V_13_fu_200,
        din14 => inputBuf_V_14_fu_204,
        din15 => inputBuf_V_15_fu_208,
        din16 => inputBuf_V_16_fu_212,
        din17 => inputBuf_V_17_fu_216,
        din18 => inputBuf_V_18_fu_220,
        din19 => inputBuf_V_19_fu_224,
        din20 => inputBuf_V_20_fu_228,
        din21 => inputBuf_V_21_fu_232,
        din22 => inputBuf_V_22_fu_236,
        din23 => inputBuf_V_23_fu_240,
        din24 => inputBuf_V_24_fu_244,
        din25 => inputBuf_V_25_fu_248,
        din26 => inputBuf_V_26_fu_252,
        din27 => tmp_fu_662_p28,
        dout => tmp_fu_662_p29);

    mac_muladd_8s_4s_15s_15_4_1_U2 : component MVAU_hls_0_mac_muladd_8s_4s_15s_15_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 4,
        din2_WIDTH => 15,
        dout_WIDTH => 15)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_phi_reg_pp0_iter1_inElem_1_reg_474,
        din1 => W_packed_V_reg_1625,
        din2 => grp_fu_1358_p2,
        ce => grp_fu_1358_ce,
        dout => grp_fu_1358_p3);

    flow_control_loop_pipe_sequential_init_U : component MVAU_hls_0_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_iter0_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_iter0_fsm <= ap_ST_iter0_fsm_state1;
            else
                ap_CS_iter0_fsm <= ap_NS_iter0_fsm;
            end if;
        end if;
    end process;


    ap_CS_iter1_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_iter1_fsm <= ap_ST_iter1_fsm_state0;
            else
                ap_CS_iter1_fsm <= ap_NS_iter1_fsm;
            end if;
        end if;
    end process;


    ap_CS_iter2_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_iter2_fsm <= ap_ST_iter2_fsm_state0;
            else
                ap_CS_iter2_fsm <= ap_NS_iter2_fsm;
            end if;
        end if;
    end process;


    ap_CS_iter3_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_iter3_fsm <= ap_ST_iter3_fsm_state0;
            else
                ap_CS_iter3_fsm <= ap_NS_iter3_fsm;
            end if;
        end if;
    end process;


    ap_CS_iter4_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_iter4_fsm <= ap_ST_iter4_fsm_state0;
            else
                ap_CS_iter4_fsm <= ap_NS_iter4_fsm;
            end if;
        end if;
    end process;


    ap_CS_iter5_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_iter5_fsm <= ap_ST_iter5_fsm_state0;
            else
                ap_CS_iter5_fsm <= ap_NS_iter5_fsm;
            end if;
        end if;
    end process;


    ap_CS_iter6_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_iter6_fsm <= ap_ST_iter6_fsm_state0;
            else
                ap_CS_iter6_fsm <= ap_NS_iter6_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((not(((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter6_fsm_state7) and (ap_loop_exit_ready_pp0_iter6_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_loop_exit_ready_pp0_iter6_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter6_fsm_state7) and (ap_loop_exit_ready_pp0_iter5_reg = ap_const_logic_0))) then 
                ap_loop_exit_ready_pp0_iter6_reg <= ap_const_logic_0;
            elsif ((not(((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter5_fsm_state6))) then 
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_inElem_1_reg_474_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0)) or ((ap_predicate_op89_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (icmp_ln253_fu_571_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_inElem_1_reg_474 <= tmp_fu_662_p29;
            elsif (((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0)) or ((ap_predicate_op89_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (icmp_ln253_fu_571_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0) and (trunc_ln257_fu_722_p1 = ap_const_lv5_19)) or (not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0)) or ((ap_predicate_op89_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (icmp_ln253_fu_571_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0) and (trunc_ln257_fu_722_p1 = ap_const_lv5_0)) or (not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0)) or ((ap_predicate_op89_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (icmp_ln253_fu_571_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0) and (trunc_ln257_fu_722_p1 = ap_const_lv5_1)) or (not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0)) or ((ap_predicate_op89_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (icmp_ln253_fu_571_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0) and (trunc_ln257_fu_722_p1 = ap_const_lv5_2)) or (not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0)) or ((ap_predicate_op89_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (icmp_ln253_fu_571_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0) and (trunc_ln257_fu_722_p1 = ap_const_lv5_3)) or (not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0)) or ((ap_predicate_op89_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (icmp_ln253_fu_571_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0) and (trunc_ln257_fu_722_p1 = ap_const_lv5_4)) or (not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0)) or ((ap_predicate_op89_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (icmp_ln253_fu_571_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0) and (trunc_ln257_fu_722_p1 = ap_const_lv5_5)) or (not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0)) or ((ap_predicate_op89_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (icmp_ln253_fu_571_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0) and (trunc_ln257_fu_722_p1 = ap_const_lv5_6)) or (not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0)) or ((ap_predicate_op89_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (icmp_ln253_fu_571_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0) and (trunc_ln257_fu_722_p1 = ap_const_lv5_7)) or (not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0)) or ((ap_predicate_op89_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (icmp_ln253_fu_571_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0) and (trunc_ln257_fu_722_p1 = ap_const_lv5_8)) or (not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0)) or ((ap_predicate_op89_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (icmp_ln253_fu_571_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0) and (trunc_ln257_fu_722_p1 = ap_const_lv5_9)) or (not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0)) or ((ap_predicate_op89_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (icmp_ln253_fu_571_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0) and (trunc_ln257_fu_722_p1 = ap_const_lv5_A)) or (not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0)) or ((ap_predicate_op89_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (icmp_ln253_fu_571_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0) and (trunc_ln257_fu_722_p1 = ap_const_lv5_B)) or (not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0)) or ((ap_predicate_op89_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (icmp_ln253_fu_571_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0) and (trunc_ln257_fu_722_p1 = ap_const_lv5_C)) or (not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0)) or ((ap_predicate_op89_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (icmp_ln253_fu_571_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0) and (trunc_ln257_fu_722_p1 = ap_const_lv5_D)) or (not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0)) or ((ap_predicate_op89_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (icmp_ln253_fu_571_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0) and (trunc_ln257_fu_722_p1 = ap_const_lv5_E)) or (not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0)) or ((ap_predicate_op89_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (icmp_ln253_fu_571_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0) and (trunc_ln257_fu_722_p1 = ap_const_lv5_F)) or (not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0)) or ((ap_predicate_op89_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (icmp_ln253_fu_571_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0) and (trunc_ln257_fu_722_p1 = ap_const_lv5_10)) or (not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0)) or ((ap_predicate_op89_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (icmp_ln253_fu_571_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0) and (trunc_ln257_fu_722_p1 = ap_const_lv5_11)) or (not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0)) or ((ap_predicate_op89_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (icmp_ln253_fu_571_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0) and (trunc_ln257_fu_722_p1 = ap_const_lv5_12)) or (not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0)) or ((ap_predicate_op89_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (icmp_ln253_fu_571_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0) and (trunc_ln257_fu_722_p1 = ap_const_lv5_13)) or (not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0)) or ((ap_predicate_op89_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (icmp_ln253_fu_571_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0) and (trunc_ln257_fu_722_p1 = ap_const_lv5_14)) or (not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0)) or ((ap_predicate_op89_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (icmp_ln253_fu_571_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0) and (trunc_ln257_fu_722_p1 = ap_const_lv5_15)) or (not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0)) or ((ap_predicate_op89_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (icmp_ln253_fu_571_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0) and (trunc_ln257_fu_722_p1 = ap_const_lv5_16)) or (not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0)) or ((ap_predicate_op89_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (icmp_ln253_fu_571_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0) and (trunc_ln257_fu_722_p1 = ap_const_lv5_17)) or (not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0)) or ((ap_predicate_op89_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (icmp_ln253_fu_571_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0) and (trunc_ln257_fu_722_p1 = ap_const_lv5_18)) or (not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0)) or ((ap_predicate_op89_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (((((((icmp_ln253_fu_571_p2 = ap_const_lv1_1) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0) and (trunc_ln257_fu_722_p1 = ap_const_lv5_1E)) or ((icmp_ln253_fu_571_p2 = ap_const_lv1_1) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0) and (trunc_ln257_fu_722_p1 = ap_const_lv5_1F))) or ((icmp_ln253_fu_571_p2 = ap_const_lv1_1) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0) and (trunc_ln257_fu_722_p1 = ap_const_lv5_1D))) or ((icmp_ln253_fu_571_p2 = ap_const_lv1_1) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0) and (trunc_ln257_fu_722_p1 = ap_const_lv5_1C))) or ((icmp_ln253_fu_571_p2 = ap_const_lv1_1) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0) and (trunc_ln257_fu_722_p1 = ap_const_lv5_1B))) or ((icmp_ln253_fu_571_p2 = ap_const_lv1_1) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0) and (trunc_ln257_fu_722_p1 = ap_const_lv5_1A)))))) then 
                ap_phi_reg_pp0_iter1_inElem_1_reg_474 <= in0_V_TDATA;
            elsif ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0)) or ((ap_predicate_op89_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1))) then 
                ap_phi_reg_pp0_iter1_inElem_1_reg_474 <= ap_phi_reg_pp0_iter0_inElem_1_reg_474;
            end if; 
        end if;
    end process;

    i_fu_140_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1254)) then
                if ((icmp_ln249_fu_559_p2 = ap_const_lv1_0)) then 
                    i_fu_140 <= i_2_fu_565_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_140 <= ap_const_lv19_0;
                end if;
            end if; 
        end if;
    end process;

    nf_1_fu_256_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1254)) then
                if (((icmp_ln249_fu_559_p2 = ap_const_lv1_0) and (icmp_ln290_fu_877_p2 = ap_const_lv1_1))) then 
                    nf_1_fu_256 <= nf_3_fu_900_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    nf_1_fu_256 <= ap_const_lv32_0;
                end if;
            end if; 
        end if;
    end process;

    sf_fu_136_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1254)) then
                if (((icmp_ln249_fu_559_p2 = ap_const_lv1_0) and (icmp_ln290_fu_877_p2 = ap_const_lv1_1))) then 
                    sf_fu_136 <= ap_const_lv32_0_2;
                elsif (((icmp_ln249_fu_559_p2 = ap_const_lv1_0) and (icmp_ln290_fu_877_p2 = ap_const_lv1_0))) then 
                    sf_fu_136 <= sf_2_fu_871_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    sf_fu_136 <= ap_const_lv32_0_1;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0)) or ((ap_predicate_op89_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0))) then
                W_packed_V_reg_1625 <= W_packed_V_fu_861_p1;
                icmp_ln272_reg_1630 <= icmp_ln272_fu_865_p2;
                icmp_ln290_reg_1635 <= icmp_ln290_fu_877_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter4_fsm_state5) and (icmp_ln249_reg_1577_pp0_iter3_reg = ap_const_lv1_0))) then
                add_i4_i338_fu_144 <= grp_fu_1358_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter5_fsm_state6) and (icmp_ln290_reg_1635_pp0_iter4_reg = ap_const_lv1_1) and (icmp_ln249_reg_1577_pp0_iter4_reg = ap_const_lv1_0))) then
                add_ln840_12_reg_1814 <= add_ln840_12_fu_1326_p2;
                add_ln840_6_reg_1804 <= add_ln840_6_fu_1274_p2;
                add_ln840_9_reg_1809 <= add_ln840_9_fu_1300_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0)) or ((ap_predicate_op89_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                icmp_ln249_reg_1577 <= icmp_ln249_fu_559_p2;
                nf_2_reg_1572 <= ap_sig_allocacmp_nf_2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state2))) then
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                icmp_ln249_reg_1577_pp0_iter1_reg <= icmp_ln249_reg_1577;
                icmp_ln272_reg_1630_pp0_iter1_reg <= icmp_ln272_reg_1630;
                icmp_ln290_reg_1635_pp0_iter1_reg <= icmp_ln290_reg_1635;
                nf_2_reg_1572_pp0_iter1_reg <= nf_2_reg_1572;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter2_fsm_state3))) then
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                icmp_ln249_reg_1577_pp0_iter2_reg <= icmp_ln249_reg_1577_pp0_iter1_reg;
                icmp_ln272_reg_1630_pp0_iter2_reg <= icmp_ln272_reg_1630_pp0_iter1_reg;
                icmp_ln290_reg_1635_pp0_iter2_reg <= icmp_ln290_reg_1635_pp0_iter1_reg;
                nf_2_reg_1572_pp0_iter2_reg <= nf_2_reg_1572_pp0_iter1_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state4))) then
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                icmp_ln249_reg_1577_pp0_iter3_reg <= icmp_ln249_reg_1577_pp0_iter2_reg;
                icmp_ln290_reg_1635_pp0_iter3_reg <= icmp_ln290_reg_1635_pp0_iter2_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter4_fsm_state5))) then
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                icmp_ln249_reg_1577_pp0_iter4_reg <= icmp_ln249_reg_1577_pp0_iter3_reg;
                icmp_ln290_reg_1635_pp0_iter4_reg <= icmp_ln290_reg_1635_pp0_iter3_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter4_fsm_state5) and (icmp_ln290_reg_1635_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln249_reg_1577_pp0_iter3_reg = ap_const_lv1_0))) then
                icmp_ln1039_10_reg_1779 <= icmp_ln1039_10_fu_1052_p2;
                icmp_ln1039_11_reg_1784 <= icmp_ln1039_11_fu_1061_p2;
                icmp_ln1039_12_reg_1789 <= icmp_ln1039_12_fu_1070_p2;
                icmp_ln1039_13_reg_1794 <= icmp_ln1039_13_fu_1079_p2;
                icmp_ln1039_14_reg_1799 <= icmp_ln1039_14_fu_1088_p2;
                icmp_ln1039_1_reg_1734 <= icmp_ln1039_1_fu_971_p2;
                icmp_ln1039_2_reg_1739 <= icmp_ln1039_2_fu_980_p2;
                icmp_ln1039_3_reg_1744 <= icmp_ln1039_3_fu_989_p2;
                icmp_ln1039_4_reg_1749 <= icmp_ln1039_4_fu_998_p2;
                icmp_ln1039_5_reg_1754 <= icmp_ln1039_5_fu_1007_p2;
                icmp_ln1039_6_reg_1759 <= icmp_ln1039_6_fu_1016_p2;
                icmp_ln1039_7_reg_1764 <= icmp_ln1039_7_fu_1025_p2;
                icmp_ln1039_8_reg_1769 <= icmp_ln1039_8_fu_1034_p2;
                icmp_ln1039_9_reg_1774 <= icmp_ln1039_9_fu_1043_p2;
                icmp_ln1039_reg_1729 <= icmp_ln1039_fu_962_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter5_fsm_state6))) then
                icmp_ln249_reg_1577_pp0_iter5_reg <= icmp_ln249_reg_1577_pp0_iter4_reg;
                icmp_ln290_reg_1635_pp0_iter5_reg <= icmp_ln290_reg_1635_pp0_iter4_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0)) or ((ap_predicate_op89_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (icmp_ln253_fu_571_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0) and (trunc_ln257_fu_722_p1 = ap_const_lv5_A))) then
                inputBuf_V_10_fu_188 <= in0_V_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0)) or ((ap_predicate_op89_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (icmp_ln253_fu_571_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0) and (trunc_ln257_fu_722_p1 = ap_const_lv5_B))) then
                inputBuf_V_11_fu_192 <= in0_V_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0)) or ((ap_predicate_op89_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (icmp_ln253_fu_571_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0) and (trunc_ln257_fu_722_p1 = ap_const_lv5_C))) then
                inputBuf_V_12_fu_196 <= in0_V_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0)) or ((ap_predicate_op89_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (icmp_ln253_fu_571_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0) and (trunc_ln257_fu_722_p1 = ap_const_lv5_D))) then
                inputBuf_V_13_fu_200 <= in0_V_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0)) or ((ap_predicate_op89_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (icmp_ln253_fu_571_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0) and (trunc_ln257_fu_722_p1 = ap_const_lv5_E))) then
                inputBuf_V_14_fu_204 <= in0_V_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0)) or ((ap_predicate_op89_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (icmp_ln253_fu_571_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0) and (trunc_ln257_fu_722_p1 = ap_const_lv5_F))) then
                inputBuf_V_15_fu_208 <= in0_V_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0)) or ((ap_predicate_op89_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (icmp_ln253_fu_571_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0) and (trunc_ln257_fu_722_p1 = ap_const_lv5_10))) then
                inputBuf_V_16_fu_212 <= in0_V_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0)) or ((ap_predicate_op89_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (icmp_ln253_fu_571_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0) and (trunc_ln257_fu_722_p1 = ap_const_lv5_11))) then
                inputBuf_V_17_fu_216 <= in0_V_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0)) or ((ap_predicate_op89_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (icmp_ln253_fu_571_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0) and (trunc_ln257_fu_722_p1 = ap_const_lv5_12))) then
                inputBuf_V_18_fu_220 <= in0_V_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0)) or ((ap_predicate_op89_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (icmp_ln253_fu_571_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0) and (trunc_ln257_fu_722_p1 = ap_const_lv5_13))) then
                inputBuf_V_19_fu_224 <= in0_V_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0)) or ((ap_predicate_op89_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (icmp_ln253_fu_571_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0) and (trunc_ln257_fu_722_p1 = ap_const_lv5_1))) then
                inputBuf_V_1_fu_152 <= in0_V_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0)) or ((ap_predicate_op89_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (icmp_ln253_fu_571_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0) and (trunc_ln257_fu_722_p1 = ap_const_lv5_14))) then
                inputBuf_V_20_fu_228 <= in0_V_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0)) or ((ap_predicate_op89_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (icmp_ln253_fu_571_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0) and (trunc_ln257_fu_722_p1 = ap_const_lv5_15))) then
                inputBuf_V_21_fu_232 <= in0_V_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0)) or ((ap_predicate_op89_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (icmp_ln253_fu_571_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0) and (trunc_ln257_fu_722_p1 = ap_const_lv5_16))) then
                inputBuf_V_22_fu_236 <= in0_V_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0)) or ((ap_predicate_op89_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (icmp_ln253_fu_571_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0) and (trunc_ln257_fu_722_p1 = ap_const_lv5_17))) then
                inputBuf_V_23_fu_240 <= in0_V_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0)) or ((ap_predicate_op89_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (icmp_ln253_fu_571_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0) and (trunc_ln257_fu_722_p1 = ap_const_lv5_18))) then
                inputBuf_V_24_fu_244 <= in0_V_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0)) or ((ap_predicate_op89_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (icmp_ln253_fu_571_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0) and (trunc_ln257_fu_722_p1 = ap_const_lv5_19))) then
                inputBuf_V_25_fu_248 <= in0_V_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0)) or ((ap_predicate_op89_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (((((((icmp_ln253_fu_571_p2 = ap_const_lv1_1) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0) and (trunc_ln257_fu_722_p1 = ap_const_lv5_1E)) or ((icmp_ln253_fu_571_p2 = ap_const_lv1_1) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0) and (trunc_ln257_fu_722_p1 = ap_const_lv5_1F))) or ((icmp_ln253_fu_571_p2 = ap_const_lv1_1) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0) and (trunc_ln257_fu_722_p1 = ap_const_lv5_1D))) or ((icmp_ln253_fu_571_p2 = ap_const_lv1_1) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0) and (trunc_ln257_fu_722_p1 = ap_const_lv5_1C))) or ((icmp_ln253_fu_571_p2 = ap_const_lv1_1) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0) and (trunc_ln257_fu_722_p1 = ap_const_lv5_1B))) or ((icmp_ln253_fu_571_p2 = ap_const_lv1_1) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0) and (trunc_ln257_fu_722_p1 = ap_const_lv5_1A))))) then
                inputBuf_V_26_fu_252 <= in0_V_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0)) or ((ap_predicate_op89_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (icmp_ln253_fu_571_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0) and (trunc_ln257_fu_722_p1 = ap_const_lv5_2))) then
                inputBuf_V_2_fu_156 <= in0_V_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0)) or ((ap_predicate_op89_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (icmp_ln253_fu_571_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0) and (trunc_ln257_fu_722_p1 = ap_const_lv5_3))) then
                inputBuf_V_3_fu_160 <= in0_V_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0)) or ((ap_predicate_op89_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (icmp_ln253_fu_571_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0) and (trunc_ln257_fu_722_p1 = ap_const_lv5_4))) then
                inputBuf_V_4_fu_164 <= in0_V_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0)) or ((ap_predicate_op89_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (icmp_ln253_fu_571_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0) and (trunc_ln257_fu_722_p1 = ap_const_lv5_5))) then
                inputBuf_V_5_fu_168 <= in0_V_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0)) or ((ap_predicate_op89_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (icmp_ln253_fu_571_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0) and (trunc_ln257_fu_722_p1 = ap_const_lv5_6))) then
                inputBuf_V_6_fu_172 <= in0_V_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0)) or ((ap_predicate_op89_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (icmp_ln253_fu_571_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0) and (trunc_ln257_fu_722_p1 = ap_const_lv5_7))) then
                inputBuf_V_7_fu_176 <= in0_V_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0)) or ((ap_predicate_op89_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (icmp_ln253_fu_571_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0) and (trunc_ln257_fu_722_p1 = ap_const_lv5_8))) then
                inputBuf_V_8_fu_180 <= in0_V_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0)) or ((ap_predicate_op89_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (icmp_ln253_fu_571_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0) and (trunc_ln257_fu_722_p1 = ap_const_lv5_9))) then
                inputBuf_V_9_fu_184 <= in0_V_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0)) or ((ap_predicate_op89_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (icmp_ln253_fu_571_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0) and (trunc_ln257_fu_722_p1 = ap_const_lv5_0))) then
                inputBuf_V_fu_148 <= in0_V_TDATA;
            end if;
        end if;
    end process;

    ap_NS_iter0_fsm_assign_proc : process (ap_CS_iter0_fsm, in0_V_TVALID, icmp_ln249_fu_559_p2, ap_predicate_op89_read_state1, weights_V_TVALID, out_V_TREADY, ap_predicate_op304_write_state7, ap_block_state7_io, ap_CS_iter6_fsm_state7, ap_start_int)
    begin
        case ap_CS_iter0_fsm is
            when ap_ST_iter0_fsm_state1 => 
                ap_NS_iter0_fsm <= ap_ST_iter0_fsm_state1;
            when others =>  
                ap_NS_iter0_fsm <= "X";
        end case;
    end process;

    ap_NS_iter1_fsm_assign_proc : process (ap_CS_iter0_fsm_state1, ap_CS_iter1_fsm, in0_V_TVALID, icmp_ln249_fu_559_p2, ap_predicate_op89_read_state1, weights_V_TVALID, out_V_TREADY, ap_predicate_op304_write_state7, ap_block_state7_io, ap_CS_iter6_fsm_state7, ap_start_int)
    begin
        case ap_CS_iter1_fsm is
            when ap_ST_iter1_fsm_state2 => 
                if ((not(((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0)) or ((ap_predicate_op89_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1))) then
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state2;
                elsif ((not(((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and ((ap_const_logic_0 = ap_CS_iter0_fsm_state1) or ((ap_const_logic_1 = ap_CS_iter0_fsm_state1) and ((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0)) or ((ap_predicate_op89_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0))))))) then
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state0;
                else
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state2;
                end if;
            when ap_ST_iter1_fsm_state0 => 
                if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0)) or ((ap_predicate_op89_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1))) then
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state2;
                else
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state0;
                end if;
            when others =>  
                ap_NS_iter1_fsm <= "XX";
        end case;
    end process;

    ap_NS_iter2_fsm_assign_proc : process (ap_CS_iter2_fsm, ap_CS_iter1_fsm_state2, out_V_TREADY, ap_predicate_op304_write_state7, ap_block_state7_io, ap_CS_iter6_fsm_state7)
    begin
        case ap_CS_iter2_fsm is
            when ap_ST_iter2_fsm_state3 => 
                if ((not(((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state2))) then
                    ap_NS_iter2_fsm <= ap_ST_iter2_fsm_state3;
                elsif ((not(((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_0 = ap_CS_iter1_fsm_state2))) then
                    ap_NS_iter2_fsm <= ap_ST_iter2_fsm_state0;
                else
                    ap_NS_iter2_fsm <= ap_ST_iter2_fsm_state3;
                end if;
            when ap_ST_iter2_fsm_state0 => 
                if ((not(((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state2))) then
                    ap_NS_iter2_fsm <= ap_ST_iter2_fsm_state3;
                else
                    ap_NS_iter2_fsm <= ap_ST_iter2_fsm_state0;
                end if;
            when others =>  
                ap_NS_iter2_fsm <= "XX";
        end case;
    end process;

    ap_NS_iter3_fsm_assign_proc : process (ap_CS_iter3_fsm, ap_CS_iter2_fsm_state3, out_V_TREADY, ap_predicate_op304_write_state7, ap_block_state7_io, ap_CS_iter6_fsm_state7)
    begin
        case ap_CS_iter3_fsm is
            when ap_ST_iter3_fsm_state4 => 
                if ((not(((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter2_fsm_state3))) then
                    ap_NS_iter3_fsm <= ap_ST_iter3_fsm_state4;
                elsif ((not(((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_0 = ap_CS_iter2_fsm_state3))) then
                    ap_NS_iter3_fsm <= ap_ST_iter3_fsm_state0;
                else
                    ap_NS_iter3_fsm <= ap_ST_iter3_fsm_state4;
                end if;
            when ap_ST_iter3_fsm_state0 => 
                if ((not(((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter2_fsm_state3))) then
                    ap_NS_iter3_fsm <= ap_ST_iter3_fsm_state4;
                else
                    ap_NS_iter3_fsm <= ap_ST_iter3_fsm_state0;
                end if;
            when others =>  
                ap_NS_iter3_fsm <= "XX";
        end case;
    end process;

    ap_NS_iter4_fsm_assign_proc : process (ap_CS_iter4_fsm, ap_CS_iter3_fsm_state4, out_V_TREADY, ap_predicate_op304_write_state7, ap_block_state7_io, ap_CS_iter6_fsm_state7)
    begin
        case ap_CS_iter4_fsm is
            when ap_ST_iter4_fsm_state5 => 
                if ((not(((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state4))) then
                    ap_NS_iter4_fsm <= ap_ST_iter4_fsm_state5;
                elsif ((not(((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_0 = ap_CS_iter3_fsm_state4))) then
                    ap_NS_iter4_fsm <= ap_ST_iter4_fsm_state0;
                else
                    ap_NS_iter4_fsm <= ap_ST_iter4_fsm_state5;
                end if;
            when ap_ST_iter4_fsm_state0 => 
                if ((not(((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state4))) then
                    ap_NS_iter4_fsm <= ap_ST_iter4_fsm_state5;
                else
                    ap_NS_iter4_fsm <= ap_ST_iter4_fsm_state0;
                end if;
            when others =>  
                ap_NS_iter4_fsm <= "XX";
        end case;
    end process;

    ap_NS_iter5_fsm_assign_proc : process (ap_CS_iter5_fsm, ap_CS_iter4_fsm_state5, out_V_TREADY, ap_predicate_op304_write_state7, ap_block_state7_io, ap_CS_iter6_fsm_state7)
    begin
        case ap_CS_iter5_fsm is
            when ap_ST_iter5_fsm_state6 => 
                if ((not(((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter4_fsm_state5))) then
                    ap_NS_iter5_fsm <= ap_ST_iter5_fsm_state6;
                elsif ((not(((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_0 = ap_CS_iter4_fsm_state5))) then
                    ap_NS_iter5_fsm <= ap_ST_iter5_fsm_state0;
                else
                    ap_NS_iter5_fsm <= ap_ST_iter5_fsm_state6;
                end if;
            when ap_ST_iter5_fsm_state0 => 
                if ((not(((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter4_fsm_state5))) then
                    ap_NS_iter5_fsm <= ap_ST_iter5_fsm_state6;
                else
                    ap_NS_iter5_fsm <= ap_ST_iter5_fsm_state0;
                end if;
            when others =>  
                ap_NS_iter5_fsm <= "XX";
        end case;
    end process;

    ap_NS_iter6_fsm_assign_proc : process (ap_CS_iter6_fsm, ap_CS_iter5_fsm_state6, out_V_TREADY, icmp_ln249_reg_1577_pp0_iter5_reg, ap_predicate_op304_write_state7, ap_block_state7_io, ap_CS_iter6_fsm_state7)
    begin
        case ap_CS_iter6_fsm is
            when ap_ST_iter6_fsm_state7 => 
                if ((not(((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))) and (ap_const_logic_0 = ap_CS_iter5_fsm_state6))) then
                    ap_NS_iter6_fsm <= ap_ST_iter6_fsm_state0;
                elsif (((not(((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter6_fsm_state7) and (icmp_ln249_reg_1577_pp0_iter5_reg = ap_const_lv1_1)) or (not(((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter5_fsm_state6)))) then
                    ap_NS_iter6_fsm <= ap_ST_iter6_fsm_state7;
                else
                    ap_NS_iter6_fsm <= ap_ST_iter6_fsm_state7;
                end if;
            when ap_ST_iter6_fsm_state0 => 
                if ((not(((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter5_fsm_state6))) then
                    ap_NS_iter6_fsm <= ap_ST_iter6_fsm_state7;
                else
                    ap_NS_iter6_fsm <= ap_ST_iter6_fsm_state0;
                end if;
            when others =>  
                ap_NS_iter6_fsm <= "XX";
        end case;
    end process;
    W_packed_V_fu_861_p1 <= weights_V_TDATA(4 - 1 downto 0);
    add_ln840_10_fu_1306_p2 <= std_logic_vector(unsigned(zext_ln218_10_fu_1201_p1) + unsigned(zext_ln218_11_fu_1210_p1));
    add_ln840_11_fu_1316_p2 <= std_logic_vector(unsigned(zext_ln218_12_fu_1219_p1) + unsigned(zext_ln840_fu_1228_p1));
    add_ln840_12_fu_1326_p2 <= std_logic_vector(unsigned(zext_ln840_9_fu_1322_p1) + unsigned(zext_ln840_8_fu_1312_p1));
    add_ln840_13_fu_1341_p2 <= std_logic_vector(unsigned(zext_ln840_10_fu_1338_p1) + unsigned(zext_ln840_7_fu_1335_p1));
    add_ln840_1_fu_1232_p2 <= std_logic_vector(unsigned(zext_ln215_fu_1102_p1) + unsigned(zext_ln218_1_fu_1120_p1));
    add_ln840_2_fu_1238_p2 <= std_logic_vector(unsigned(add_ln840_1_fu_1232_p2) + unsigned(zext_ln218_fu_1111_p1));
    add_ln840_3_fu_1248_p2 <= std_logic_vector(unsigned(zext_ln218_2_fu_1129_p1) + unsigned(zext_ln218_3_fu_1138_p1));
    add_ln840_4_fu_1258_p2 <= std_logic_vector(unsigned(zext_ln218_4_fu_1147_p1) + unsigned(zext_ln218_5_fu_1156_p1));
    add_ln840_5_fu_1268_p2 <= std_logic_vector(unsigned(zext_ln840_3_fu_1264_p1) + unsigned(zext_ln840_2_fu_1254_p1));
    add_ln840_6_fu_1274_p2 <= std_logic_vector(unsigned(add_ln840_5_fu_1268_p2) + unsigned(zext_ln840_1_fu_1244_p1));
    add_ln840_7_fu_1280_p2 <= std_logic_vector(unsigned(zext_ln218_6_fu_1165_p1) + unsigned(zext_ln218_7_fu_1174_p1));
    add_ln840_8_fu_1290_p2 <= std_logic_vector(unsigned(zext_ln218_8_fu_1183_p1) + unsigned(zext_ln218_9_fu_1192_p1));
    add_ln840_9_fu_1300_p2 <= std_logic_vector(unsigned(zext_ln840_6_fu_1296_p1) + unsigned(zext_ln840_5_fu_1286_p1));
    ap_CS_iter0_fsm_state1 <= ap_CS_iter0_fsm(0);
    ap_CS_iter1_fsm_state0 <= ap_CS_iter1_fsm(0);
    ap_CS_iter1_fsm_state2 <= ap_CS_iter1_fsm(1);
    ap_CS_iter2_fsm_state0 <= ap_CS_iter2_fsm(0);
    ap_CS_iter2_fsm_state3 <= ap_CS_iter2_fsm(1);
    ap_CS_iter3_fsm_state0 <= ap_CS_iter3_fsm(0);
    ap_CS_iter3_fsm_state4 <= ap_CS_iter3_fsm(1);
    ap_CS_iter4_fsm_state0 <= ap_CS_iter4_fsm(0);
    ap_CS_iter4_fsm_state5 <= ap_CS_iter4_fsm(1);
    ap_CS_iter5_fsm_state0 <= ap_CS_iter5_fsm(0);
    ap_CS_iter5_fsm_state6 <= ap_CS_iter5_fsm(1);
    ap_CS_iter6_fsm_state0 <= ap_CS_iter6_fsm(0);
    ap_CS_iter6_fsm_state7 <= ap_CS_iter6_fsm(1);

    ap_ST_iter0_fsm_state1_blk_assign_proc : process(in0_V_TVALID, icmp_ln249_fu_559_p2, ap_predicate_op89_read_state1, weights_V_TVALID, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0)) or ((ap_predicate_op89_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)))) then 
            ap_ST_iter0_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_iter0_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_iter1_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_iter2_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_iter3_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_iter4_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_iter5_fsm_state6_blk <= ap_const_logic_0;

    ap_ST_iter6_fsm_state7_blk_assign_proc : process(out_V_TREADY, ap_predicate_op304_write_state7, ap_block_state7_io)
    begin
        if (((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))) then 
            ap_ST_iter6_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_iter6_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(in0_V_TVALID, icmp_ln249_fu_559_p2, ap_predicate_op89_read_state1, weights_V_TVALID, ap_start_int)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0)) or ((ap_predicate_op89_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)));
    end process;

        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state7_io_assign_proc : process(out_V_TREADY, ap_predicate_op304_write_state7)
    begin
                ap_block_state7_io <= ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0));
    end process;


    ap_block_state7_pp0_stage0_iter6_assign_proc : process(out_V_TREADY, ap_predicate_op304_write_state7)
    begin
                ap_block_state7_pp0_stage0_iter6 <= ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0));
    end process;


    ap_condition_1254_assign_proc : process(ap_CS_iter0_fsm_state1, in0_V_TVALID, icmp_ln249_fu_559_p2, ap_predicate_op89_read_state1, weights_V_TVALID, out_V_TREADY, ap_predicate_op304_write_state7, ap_block_state7_io, ap_CS_iter6_fsm_state7, ap_start_int)
    begin
                ap_condition_1254 <= (not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0)) or ((ap_predicate_op89_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_iter0_fsm_state1, in0_V_TVALID, icmp_ln249_fu_559_p2, ap_predicate_op89_read_state1, weights_V_TVALID, out_V_TREADY, ap_predicate_op304_write_state7, ap_block_state7_io, ap_CS_iter6_fsm_state7, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0)) or ((ap_predicate_op89_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln249_fu_559_p2 = ap_const_lv1_1))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(out_V_TREADY, ap_predicate_op304_write_state7, ap_block_state7_io, ap_CS_iter6_fsm_state7, ap_done_reg, ap_loop_exit_ready_pp0_iter6_reg)
    begin
        if ((not(((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter6_fsm_state7) and (ap_loop_exit_ready_pp0_iter6_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_iter0_fsm_state1, ap_CS_iter1_fsm_state0, ap_CS_iter2_fsm_state0, ap_CS_iter3_fsm_state0, ap_CS_iter4_fsm_state0, ap_CS_iter5_fsm_state0, ap_CS_iter6_fsm_state0, ap_start_int)
    begin
        if (((ap_const_logic_1 = ap_CS_iter6_fsm_state0) and (ap_const_logic_1 = ap_CS_iter5_fsm_state0) and (ap_const_logic_1 = ap_CS_iter4_fsm_state0) and (ap_const_logic_1 = ap_CS_iter3_fsm_state0) and (ap_const_logic_1 = ap_CS_iter2_fsm_state0) and (ap_const_logic_1 = ap_CS_iter1_fsm_state0) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_phi_reg_pp0_iter0_inElem_1_reg_474 <= "XXXXXXXX";

    ap_predicate_op304_write_state7_assign_proc : process(icmp_ln249_reg_1577_pp0_iter5_reg, icmp_ln290_reg_1635_pp0_iter5_reg)
    begin
                ap_predicate_op304_write_state7 <= ((icmp_ln290_reg_1635_pp0_iter5_reg = ap_const_lv1_1) and (icmp_ln249_reg_1577_pp0_iter5_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op89_read_state1_assign_proc : process(icmp_ln249_fu_559_p2, icmp_ln253_fu_571_p2)
    begin
                ap_predicate_op89_read_state1 <= ((icmp_ln253_fu_571_p2 = ap_const_lv1_1) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0));
    end process;


    ap_ready_int_assign_proc : process(ap_CS_iter0_fsm_state1, in0_V_TVALID, icmp_ln249_fu_559_p2, ap_predicate_op89_read_state1, weights_V_TVALID, out_V_TREADY, ap_predicate_op304_write_state7, ap_block_state7_io, ap_CS_iter6_fsm_state7, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0)) or ((ap_predicate_op89_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_add_i4_i338_load_assign_proc : process(ap_CS_iter4_fsm_state5, icmp_ln249_reg_1577_pp0_iter3_reg, add_i4_i338_fu_144, grp_fu_1358_p3)
    begin
        if (((ap_const_logic_1 = ap_CS_iter4_fsm_state5) and (icmp_ln249_reg_1577_pp0_iter3_reg = ap_const_lv1_0))) then 
            ap_sig_allocacmp_add_i4_i338_load <= grp_fu_1358_p3;
        else 
            ap_sig_allocacmp_add_i4_i338_load <= add_i4_i338_fu_144;
        end if; 
    end process;


    ap_sig_allocacmp_i_1_assign_proc : process(ap_CS_iter0_fsm_state1, ap_loop_init, i_fu_140)
    begin
        if (((ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_i_1 <= ap_const_lv19_0;
        else 
            ap_sig_allocacmp_i_1 <= i_fu_140;
        end if; 
    end process;


    ap_sig_allocacmp_nf_2_assign_proc : process(ap_CS_iter0_fsm_state1, ap_loop_init, nf_1_fu_256)
    begin
        if (((ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_nf_2 <= ap_const_lv32_0;
        else 
            ap_sig_allocacmp_nf_2 <= nf_1_fu_256;
        end if; 
    end process;


    ap_sig_allocacmp_sf_1_assign_proc : process(ap_CS_iter0_fsm_state1, sf_fu_136, ap_loop_init)
    begin
        if (((ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_sf_1 <= ap_const_lv32_0_1;
        else 
            ap_sig_allocacmp_sf_1 <= sf_fu_136;
        end if; 
    end process;


    grp_fu_1358_ce_assign_proc : process(ap_CS_iter1_fsm_state2, ap_CS_iter4_fsm_state5, ap_CS_iter3_fsm_state4, ap_CS_iter2_fsm_state3, out_V_TREADY, ap_predicate_op304_write_state7, ap_block_state7_io, ap_CS_iter6_fsm_state7)
    begin
        if (((not(((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state2)) or (not(((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter2_fsm_state3)) or (not(((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state4)) or (not(((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter4_fsm_state5)))) then 
            grp_fu_1358_ce <= ap_const_logic_1;
        else 
            grp_fu_1358_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1358_p2 <= 
        ap_const_lv15_0 when (icmp_ln272_reg_1630_pp0_iter2_reg(0) = '1') else 
        ap_sig_allocacmp_add_i4_i338_load;
    i_2_fu_565_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_1) + unsigned(ap_const_lv19_1));
    icmp_ln1039_10_fu_1052_p2 <= "1" when (signed(grp_fu_1358_p3) < signed(zext_ln1039_fu_1048_p1)) else "0";
    icmp_ln1039_11_fu_1061_p2 <= "1" when (signed(grp_fu_1358_p3) < signed(zext_ln1039_1_fu_1057_p1)) else "0";
    icmp_ln1039_12_fu_1070_p2 <= "1" when (signed(grp_fu_1358_p3) < signed(zext_ln1039_2_fu_1066_p1)) else "0";
    icmp_ln1039_13_fu_1079_p2 <= "1" when (signed(grp_fu_1358_p3) < signed(zext_ln1039_3_fu_1075_p1)) else "0";
    icmp_ln1039_14_fu_1088_p2 <= "1" when (signed(grp_fu_1358_p3) < signed(zext_ln1039_4_fu_1084_p1)) else "0";
    icmp_ln1039_1_fu_971_p2 <= "1" when (signed(grp_fu_1358_p3) < signed(sext_ln1039_1_fu_967_p1)) else "0";
    icmp_ln1039_2_fu_980_p2 <= "1" when (signed(grp_fu_1358_p3) < signed(sext_ln1039_2_fu_976_p1)) else "0";
    icmp_ln1039_3_fu_989_p2 <= "1" when (signed(grp_fu_1358_p3) < signed(sext_ln1039_3_fu_985_p1)) else "0";
    icmp_ln1039_4_fu_998_p2 <= "1" when (signed(grp_fu_1358_p3) < signed(sext_ln1039_4_fu_994_p1)) else "0";
    icmp_ln1039_5_fu_1007_p2 <= "1" when (signed(grp_fu_1358_p3) < signed(sext_ln1039_5_fu_1003_p1)) else "0";
    icmp_ln1039_6_fu_1016_p2 <= "1" when (signed(grp_fu_1358_p3) < signed(sext_ln1039_6_fu_1012_p1)) else "0";
    icmp_ln1039_7_fu_1025_p2 <= "1" when (signed(grp_fu_1358_p3) < signed(sext_ln1039_7_fu_1021_p1)) else "0";
    icmp_ln1039_8_fu_1034_p2 <= "1" when (signed(grp_fu_1358_p3) < signed(sext_ln1039_8_fu_1030_p1)) else "0";
    icmp_ln1039_9_fu_1043_p2 <= "1" when (signed(grp_fu_1358_p3) < signed(sext_ln1039_9_fu_1039_p1)) else "0";
    icmp_ln1039_fu_962_p2 <= "1" when (signed(grp_fu_1358_p3) < signed(sext_ln1039_fu_958_p1)) else "0";
    icmp_ln249_fu_559_p2 <= "1" when (ap_sig_allocacmp_i_1 = ap_const_lv19_52B00) else "0";
    icmp_ln253_fu_571_p2 <= "1" when (ap_sig_allocacmp_nf_2 = ap_const_lv32_0) else "0";
    icmp_ln272_fu_865_p2 <= "1" when (ap_sig_allocacmp_sf_1 = ap_const_lv32_0) else "0";
    icmp_ln290_fu_877_p2 <= "1" when (sf_2_fu_871_p2 = ap_const_lv32_1B) else "0";
    icmp_ln302_fu_894_p2 <= "1" when (nf_fu_888_p2 = ap_const_lv32_10) else "0";
    idxprom2_i_fu_940_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(nf_2_reg_1572_pp0_iter2_reg),64));

    in0_V_TDATA_blk_n_assign_proc : process(ap_CS_iter0_fsm_state1, in0_V_TVALID, ap_predicate_op89_read_state1, ap_start_int)
    begin
        if (((ap_predicate_op89_read_state1 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (ap_start_int = ap_const_logic_1))) then 
            in0_V_TDATA_blk_n <= in0_V_TVALID;
        else 
            in0_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in0_V_TREADY_assign_proc : process(ap_CS_iter0_fsm_state1, in0_V_TVALID, icmp_ln249_fu_559_p2, ap_predicate_op89_read_state1, weights_V_TVALID, out_V_TREADY, ap_predicate_op304_write_state7, ap_block_state7_io, ap_CS_iter6_fsm_state7, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0)) or ((ap_predicate_op89_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_predicate_op89_read_state1 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1))) then 
            in0_V_TREADY <= ap_const_logic_1;
        else 
            in0_V_TREADY <= ap_const_logic_0;
        end if; 
    end process;

    nf_3_fu_900_p3 <= 
        ap_const_lv32_0 when (icmp_ln302_fu_894_p2(0) = '1') else 
        nf_fu_888_p2;
    nf_fu_888_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_nf_2) + unsigned(ap_const_lv32_1));
    out_V_TDATA <= std_logic_vector(IEEE.numeric_std.resize(unsigned(result_V_2_fu_1347_p2),8));

    out_V_TDATA_blk_n_assign_proc : process(out_V_TREADY, ap_predicate_op304_write_state7, ap_CS_iter6_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and (ap_predicate_op304_write_state7 = ap_const_boolean_1))) then 
            out_V_TDATA_blk_n <= out_V_TREADY;
        else 
            out_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    out_V_TVALID_assign_proc : process(out_V_TREADY, ap_predicate_op304_write_state7, ap_block_state7_io, ap_CS_iter6_fsm_state7)
    begin
        if ((not(((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter6_fsm_state7) and (ap_predicate_op304_write_state7 = ap_const_boolean_1))) then 
            out_V_TVALID <= ap_const_logic_1;
        else 
            out_V_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL7threshs_0_address0 <= idxprom2_i_fu_940_p1(4 - 1 downto 0);

    p_ZL7threshs_0_ce0_assign_proc : process(ap_CS_iter3_fsm_state4, out_V_TREADY, ap_predicate_op304_write_state7, ap_block_state7_io, ap_CS_iter6_fsm_state7)
    begin
        if ((not(((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state4))) then 
            p_ZL7threshs_0_ce0 <= ap_const_logic_1;
        else 
            p_ZL7threshs_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL7threshs_10_address0 <= idxprom2_i_fu_940_p1(4 - 1 downto 0);

    p_ZL7threshs_10_ce0_assign_proc : process(ap_CS_iter3_fsm_state4, out_V_TREADY, ap_predicate_op304_write_state7, ap_block_state7_io, ap_CS_iter6_fsm_state7)
    begin
        if ((not(((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state4))) then 
            p_ZL7threshs_10_ce0 <= ap_const_logic_1;
        else 
            p_ZL7threshs_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL7threshs_11_address0 <= idxprom2_i_fu_940_p1(4 - 1 downto 0);

    p_ZL7threshs_11_ce0_assign_proc : process(ap_CS_iter3_fsm_state4, out_V_TREADY, ap_predicate_op304_write_state7, ap_block_state7_io, ap_CS_iter6_fsm_state7)
    begin
        if ((not(((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state4))) then 
            p_ZL7threshs_11_ce0 <= ap_const_logic_1;
        else 
            p_ZL7threshs_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL7threshs_12_address0 <= idxprom2_i_fu_940_p1(4 - 1 downto 0);

    p_ZL7threshs_12_ce0_assign_proc : process(ap_CS_iter3_fsm_state4, out_V_TREADY, ap_predicate_op304_write_state7, ap_block_state7_io, ap_CS_iter6_fsm_state7)
    begin
        if ((not(((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state4))) then 
            p_ZL7threshs_12_ce0 <= ap_const_logic_1;
        else 
            p_ZL7threshs_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL7threshs_13_address0 <= idxprom2_i_fu_940_p1(4 - 1 downto 0);

    p_ZL7threshs_13_ce0_assign_proc : process(ap_CS_iter3_fsm_state4, out_V_TREADY, ap_predicate_op304_write_state7, ap_block_state7_io, ap_CS_iter6_fsm_state7)
    begin
        if ((not(((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state4))) then 
            p_ZL7threshs_13_ce0 <= ap_const_logic_1;
        else 
            p_ZL7threshs_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL7threshs_14_address0 <= idxprom2_i_fu_940_p1(4 - 1 downto 0);

    p_ZL7threshs_14_ce0_assign_proc : process(ap_CS_iter3_fsm_state4, out_V_TREADY, ap_predicate_op304_write_state7, ap_block_state7_io, ap_CS_iter6_fsm_state7)
    begin
        if ((not(((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state4))) then 
            p_ZL7threshs_14_ce0 <= ap_const_logic_1;
        else 
            p_ZL7threshs_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL7threshs_1_address0 <= idxprom2_i_fu_940_p1(4 - 1 downto 0);

    p_ZL7threshs_1_ce0_assign_proc : process(ap_CS_iter3_fsm_state4, out_V_TREADY, ap_predicate_op304_write_state7, ap_block_state7_io, ap_CS_iter6_fsm_state7)
    begin
        if ((not(((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state4))) then 
            p_ZL7threshs_1_ce0 <= ap_const_logic_1;
        else 
            p_ZL7threshs_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL7threshs_2_address0 <= idxprom2_i_fu_940_p1(4 - 1 downto 0);

    p_ZL7threshs_2_ce0_assign_proc : process(ap_CS_iter3_fsm_state4, out_V_TREADY, ap_predicate_op304_write_state7, ap_block_state7_io, ap_CS_iter6_fsm_state7)
    begin
        if ((not(((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state4))) then 
            p_ZL7threshs_2_ce0 <= ap_const_logic_1;
        else 
            p_ZL7threshs_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL7threshs_3_address0 <= idxprom2_i_fu_940_p1(4 - 1 downto 0);

    p_ZL7threshs_3_ce0_assign_proc : process(ap_CS_iter3_fsm_state4, out_V_TREADY, ap_predicate_op304_write_state7, ap_block_state7_io, ap_CS_iter6_fsm_state7)
    begin
        if ((not(((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state4))) then 
            p_ZL7threshs_3_ce0 <= ap_const_logic_1;
        else 
            p_ZL7threshs_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL7threshs_4_address0 <= idxprom2_i_fu_940_p1(4 - 1 downto 0);

    p_ZL7threshs_4_ce0_assign_proc : process(ap_CS_iter3_fsm_state4, out_V_TREADY, ap_predicate_op304_write_state7, ap_block_state7_io, ap_CS_iter6_fsm_state7)
    begin
        if ((not(((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state4))) then 
            p_ZL7threshs_4_ce0 <= ap_const_logic_1;
        else 
            p_ZL7threshs_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL7threshs_5_address0 <= idxprom2_i_fu_940_p1(4 - 1 downto 0);

    p_ZL7threshs_5_ce0_assign_proc : process(ap_CS_iter3_fsm_state4, out_V_TREADY, ap_predicate_op304_write_state7, ap_block_state7_io, ap_CS_iter6_fsm_state7)
    begin
        if ((not(((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state4))) then 
            p_ZL7threshs_5_ce0 <= ap_const_logic_1;
        else 
            p_ZL7threshs_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL7threshs_6_address0 <= idxprom2_i_fu_940_p1(4 - 1 downto 0);

    p_ZL7threshs_6_ce0_assign_proc : process(ap_CS_iter3_fsm_state4, out_V_TREADY, ap_predicate_op304_write_state7, ap_block_state7_io, ap_CS_iter6_fsm_state7)
    begin
        if ((not(((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state4))) then 
            p_ZL7threshs_6_ce0 <= ap_const_logic_1;
        else 
            p_ZL7threshs_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL7threshs_7_address0 <= idxprom2_i_fu_940_p1(4 - 1 downto 0);

    p_ZL7threshs_7_ce0_assign_proc : process(ap_CS_iter3_fsm_state4, out_V_TREADY, ap_predicate_op304_write_state7, ap_block_state7_io, ap_CS_iter6_fsm_state7)
    begin
        if ((not(((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state4))) then 
            p_ZL7threshs_7_ce0 <= ap_const_logic_1;
        else 
            p_ZL7threshs_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL7threshs_8_address0 <= idxprom2_i_fu_940_p1(4 - 1 downto 0);

    p_ZL7threshs_8_ce0_assign_proc : process(ap_CS_iter3_fsm_state4, out_V_TREADY, ap_predicate_op304_write_state7, ap_block_state7_io, ap_CS_iter6_fsm_state7)
    begin
        if ((not(((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state4))) then 
            p_ZL7threshs_8_ce0 <= ap_const_logic_1;
        else 
            p_ZL7threshs_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL7threshs_9_address0 <= idxprom2_i_fu_940_p1(4 - 1 downto 0);

    p_ZL7threshs_9_ce0_assign_proc : process(ap_CS_iter3_fsm_state4, out_V_TREADY, ap_predicate_op304_write_state7, ap_block_state7_io, ap_CS_iter6_fsm_state7)
    begin
        if ((not(((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state4))) then 
            p_ZL7threshs_9_ce0 <= ap_const_logic_1;
        else 
            p_ZL7threshs_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    result_V_2_fu_1347_p2 <= std_logic_vector(unsigned(add_ln840_13_fu_1341_p2) + unsigned(zext_ln840_4_fu_1332_p1));
    result_V_fu_1097_p2 <= (icmp_ln1039_reg_1729 xor ap_const_lv1_1);
        sext_ln1039_1_fu_967_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_ZL7threshs_1_q0),15));

        sext_ln1039_2_fu_976_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_ZL7threshs_2_q0),15));

        sext_ln1039_3_fu_985_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_ZL7threshs_3_q0),15));

        sext_ln1039_4_fu_994_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_ZL7threshs_4_q0),15));

        sext_ln1039_5_fu_1003_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_ZL7threshs_5_q0),15));

        sext_ln1039_6_fu_1012_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_ZL7threshs_6_q0),15));

        sext_ln1039_7_fu_1021_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_ZL7threshs_7_q0),15));

        sext_ln1039_8_fu_1030_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_ZL7threshs_8_q0),15));

        sext_ln1039_9_fu_1039_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_ZL7threshs_9_q0),15));

        sext_ln1039_fu_958_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_ZL7threshs_0_q0),15));

    sf_2_fu_871_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_sf_1) + unsigned(ap_const_lv32_1));
    tmp_fu_662_p28 <= ap_sig_allocacmp_sf_1(5 - 1 downto 0);
    trunc_ln257_fu_722_p1 <= ap_sig_allocacmp_sf_1(5 - 1 downto 0);

    weights_V_TDATA_blk_n_assign_proc : process(ap_CS_iter0_fsm_state1, icmp_ln249_fu_559_p2, weights_V_TVALID, ap_start_int)
    begin
        if (((ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0) and (ap_start_int = ap_const_logic_1))) then 
            weights_V_TDATA_blk_n <= weights_V_TVALID;
        else 
            weights_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    weights_V_TREADY_assign_proc : process(ap_CS_iter0_fsm_state1, in0_V_TVALID, icmp_ln249_fu_559_p2, ap_predicate_op89_read_state1, weights_V_TVALID, out_V_TREADY, ap_predicate_op304_write_state7, ap_block_state7_io, ap_CS_iter6_fsm_state7, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0)) or ((ap_predicate_op89_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and ((ap_const_boolean_1 = ap_block_state7_io) or ((ap_predicate_op304_write_state7 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln249_fu_559_p2 = ap_const_lv1_0))) then 
            weights_V_TREADY <= ap_const_logic_1;
        else 
            weights_V_TREADY <= ap_const_logic_0;
        end if; 
    end process;

    xor_ln1039_10_fu_1196_p2 <= (icmp_ln1039_11_reg_1784 xor ap_const_lv1_1);
    xor_ln1039_11_fu_1205_p2 <= (icmp_ln1039_12_reg_1789 xor ap_const_lv1_1);
    xor_ln1039_12_fu_1214_p2 <= (icmp_ln1039_13_reg_1794 xor ap_const_lv1_1);
    xor_ln1039_13_fu_1223_p2 <= (icmp_ln1039_14_reg_1799 xor ap_const_lv1_1);
    xor_ln1039_1_fu_1115_p2 <= (icmp_ln1039_2_reg_1739 xor ap_const_lv1_1);
    xor_ln1039_2_fu_1124_p2 <= (icmp_ln1039_3_reg_1744 xor ap_const_lv1_1);
    xor_ln1039_3_fu_1133_p2 <= (icmp_ln1039_4_reg_1749 xor ap_const_lv1_1);
    xor_ln1039_4_fu_1142_p2 <= (icmp_ln1039_5_reg_1754 xor ap_const_lv1_1);
    xor_ln1039_5_fu_1151_p2 <= (icmp_ln1039_6_reg_1759 xor ap_const_lv1_1);
    xor_ln1039_6_fu_1160_p2 <= (icmp_ln1039_7_reg_1764 xor ap_const_lv1_1);
    xor_ln1039_7_fu_1169_p2 <= (icmp_ln1039_8_reg_1769 xor ap_const_lv1_1);
    xor_ln1039_8_fu_1178_p2 <= (icmp_ln1039_9_reg_1774 xor ap_const_lv1_1);
    xor_ln1039_9_fu_1187_p2 <= (icmp_ln1039_10_reg_1779 xor ap_const_lv1_1);
    xor_ln1039_fu_1106_p2 <= (icmp_ln1039_1_reg_1734 xor ap_const_lv1_1);
    zext_ln1039_1_fu_1057_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_ZL7threshs_11_q0),15));
    zext_ln1039_2_fu_1066_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_ZL7threshs_12_q0),15));
    zext_ln1039_3_fu_1075_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_ZL7threshs_13_q0),15));
    zext_ln1039_4_fu_1084_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_ZL7threshs_14_q0),15));
    zext_ln1039_fu_1048_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_ZL7threshs_10_q0),15));
    zext_ln215_fu_1102_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(result_V_fu_1097_p2),2));
    zext_ln218_10_fu_1201_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln1039_10_fu_1196_p2),2));
    zext_ln218_11_fu_1210_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln1039_11_fu_1205_p2),2));
    zext_ln218_12_fu_1219_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln1039_12_fu_1214_p2),2));
    zext_ln218_1_fu_1120_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln1039_1_fu_1115_p2),2));
    zext_ln218_2_fu_1129_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln1039_2_fu_1124_p2),2));
    zext_ln218_3_fu_1138_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln1039_3_fu_1133_p2),2));
    zext_ln218_4_fu_1147_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln1039_4_fu_1142_p2),2));
    zext_ln218_5_fu_1156_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln1039_5_fu_1151_p2),2));
    zext_ln218_6_fu_1165_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln1039_6_fu_1160_p2),2));
    zext_ln218_7_fu_1174_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln1039_7_fu_1169_p2),2));
    zext_ln218_8_fu_1183_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln1039_8_fu_1178_p2),2));
    zext_ln218_9_fu_1192_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln1039_9_fu_1187_p2),2));
    zext_ln218_fu_1111_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln1039_fu_1106_p2),2));
    zext_ln840_10_fu_1338_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln840_12_reg_1814),4));
    zext_ln840_1_fu_1244_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln840_2_fu_1238_p2),3));
    zext_ln840_2_fu_1254_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln840_3_fu_1248_p2),3));
    zext_ln840_3_fu_1264_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln840_4_fu_1258_p2),3));
    zext_ln840_4_fu_1332_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln840_6_reg_1804),4));
    zext_ln840_5_fu_1286_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln840_7_fu_1280_p2),3));
    zext_ln840_6_fu_1296_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln840_8_fu_1290_p2),3));
    zext_ln840_7_fu_1335_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln840_9_reg_1809),4));
    zext_ln840_8_fu_1312_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln840_10_fu_1306_p2),3));
    zext_ln840_9_fu_1322_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln840_11_fu_1316_p2),3));
    zext_ln840_fu_1228_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln1039_13_fu_1223_p2),2));
end behav;
