make test_entity in=prime_plus_one.vhdl
