

================================================================
== Vitis HLS Report for 'fft_16pt_Pipeline_VITIS_LOOP_181_3'
================================================================
* Date:           Sun Aug 31 16:41:49 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        radixfft
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.196 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_181_3  |       16|       16|         8|          3|          3|     4|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    724|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   16|    1320|    480|    -|
|Memory           |        2|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    111|    -|
|Register         |        -|    -|    1118|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|   16|    2438|   1315|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    7|       2|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+--------------------+---------+----+-----+----+-----+
    |         Instance        |       Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +-------------------------+--------------------+---------+----+-----+----+-----+
    |mul_32s_18s_48_2_1_U187  |mul_32s_18s_48_2_1  |        0|   2|  165|  50|    0|
    |mul_32s_18s_48_2_1_U188  |mul_32s_18s_48_2_1  |        0|   2|  165|  50|    0|
    |mul_32s_18s_48_2_1_U189  |mul_32s_18s_48_2_1  |        0|   2|  165|  50|    0|
    |mul_32s_18s_48_2_1_U190  |mul_32s_18s_48_2_1  |        0|   2|  165|  50|    0|
    |mul_32s_18s_48_2_1_U191  |mul_32s_18s_48_2_1  |        0|   2|  165|  50|    0|
    |mul_32s_18s_48_2_1_U192  |mul_32s_18s_48_2_1  |        0|   2|  165|  50|    0|
    |mul_32s_18s_48_2_1_U193  |mul_32s_18s_48_2_1  |        0|   2|  165|  50|    0|
    |mul_32s_18s_48_2_1_U194  |mul_32s_18s_48_2_1  |        0|   2|  165|  50|    0|
    |mux_42_32_1_1_U183       |mux_42_32_1_1       |        0|   0|    0|  20|    0|
    |mux_42_32_1_1_U184       |mux_42_32_1_1       |        0|   0|    0|  20|    0|
    |mux_42_32_1_1_U185       |mux_42_32_1_1       |        0|   0|    0|  20|    0|
    |mux_42_32_1_1_U186       |mux_42_32_1_1       |        0|   0|    0|  20|    0|
    +-------------------------+--------------------+---------+----+-----+----+-----+
    |Total                    |                    |        0|  16| 1320| 480|    0|
    +-------------------------+--------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------------+---------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory      |                             Module                            | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+---------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |TWIDDLE_IMAG_V_U  |fft_16pt_Pipeline_VITIS_LOOP_131_2_TWIDDLE_IMAG_V_ROM_AUTO_1R  |        1|  0|   0|    0|    64|   18|     1|         1152|
    |TWIDDLE_REAL_V_U  |fft_16pt_Pipeline_VITIS_LOOP_131_2_TWIDDLE_REAL_V_ROM_AUTO_1R  |        1|  0|   0|    0|    64|   18|     1|         1152|
    +------------------+---------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total             |                                                               |        2|  0|   0|    0|   128|   36|     2|         2304|
    +------------------+---------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln181_fu_424_p2    |         +|   0|  0|  11|           3|           1|
    |out_imag_0_d0          |         +|   0|  0|  39|          32|          32|
    |out_imag_3_d0          |         +|   0|  0|  39|          32|          32|
    |out_real_0_d0          |         +|   0|  0|  39|          32|          32|
    |out_real_1_d0          |         +|   0|  0|  39|          32|          32|
    |r_imag_V_87_fu_672_p2  |         +|   0|  0|  39|          32|          32|
    |r_real_V_76_fu_648_p2  |         +|   0|  0|  39|          32|          32|
    |ret_V_13_fu_620_p2     |         +|   0|  0|  55|          48|          48|
    |ret_V_15_fu_658_p2     |         +|   0|  0|  55|          48|          48|
    |empty_59_fu_519_p2     |         -|   0|  0|  14|           6|           6|
    |out_imag_1_d0          |         -|   0|  0|  39|          32|          32|
    |out_imag_2_d0          |         -|   0|  0|  39|          32|          32|
    |out_real_2_d0          |         -|   0|  0|  39|          32|          32|
    |out_real_3_d0          |         -|   0|  0|  39|          32|          32|
    |r_imag_V_88_fu_677_p2  |         -|   0|  0|  39|          32|          32|
    |r_real_V_77_fu_653_p2  |         -|   0|  0|  39|          32|          32|
    |ret_V_14_fu_634_p2     |         -|   0|  0|  55|          48|          48|
    |ret_V_fu_598_p2        |         -|   0|  0|  55|          48|          48|
    |icmp_ln181_fu_418_p2   |      icmp|   0|  0|   9|           3|           4|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 724|         589|         589|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |TWIDDLE_IMAG_V_address0           |  14|          3|    6|         18|
    |TWIDDLE_REAL_V_address0           |  14|          3|    6|         18|
    |ap_NS_fsm                         |  20|          4|    1|          4|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_k                |   9|          2|    3|          6|
    |k_3_fu_104                        |   9|          2|    3|          6|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 111|         24|   24|         62|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |a_imag_V_32_reg_906               |  32|   0|   32|          0|
    |a_real_V_35_reg_900               |  32|   0|   32|          0|
    |ap_CS_fsm                         |   3|   0|    3|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |b_imag_V_32_reg_777               |  32|   0|   32|          0|
    |b_imag_V_reg_767                  |  32|   0|   32|          0|
    |b_real_V_24_reg_772               |  32|   0|   32|          0|
    |b_real_V_reg_762                  |  32|   0|   32|          0|
    |empty_58_reg_742                  |   2|   0|    2|          0|
    |icmp_ln181_reg_738                |   1|   0|    1|          0|
    |icmp_ln181_reg_738_pp0_iter1_reg  |   1|   0|    1|          0|
    |k_3_fu_104                        |   3|   0|    3|          0|
    |k_reg_733                         |   3|   0|    3|          0|
    |mul_ln1347_4_reg_923              |  48|   0|   48|          0|
    |mul_ln1347_reg_885                |  48|   0|   48|          0|
    |mul_ln1348_4_reg_895              |  48|   0|   48|          0|
    |mul_ln1348_reg_835                |  48|   0|   48|          0|
    |mul_ln813_10_reg_840              |  48|   0|   48|          0|
    |mul_ln813_11_reg_890              |  48|   0|   48|          0|
    |mul_ln813_12_reg_918              |  48|   0|   48|          0|
    |mul_ln813_reg_830                 |  48|   0|   48|          0|
    |r_imag_V_85_reg_912               |  32|   0|   32|          0|
    |r_imag_V_87_reg_940               |  32|   0|   32|          0|
    |r_imag_V_88_reg_946               |  32|   0|   32|          0|
    |r_real_V_74_reg_879               |  32|   0|   32|          0|
    |r_real_V_76_reg_928               |  32|   0|   32|          0|
    |r_real_V_77_reg_934               |  32|   0|   32|          0|
    |reg_402                           |  18|   0|   18|          0|
    |reg_406                           |  18|   0|   18|          0|
    |sext_ln1273_22_reg_798            |  48|   0|   48|          0|
    |sext_ln1273_23_reg_804            |  48|   0|   48|          0|
    |sext_ln1273_25_reg_845            |  48|   0|   48|          0|
    |sext_ln1273_26_reg_851            |  48|   0|   48|          0|
    |sext_ln1273_27_reg_857            |  48|   0|   48|          0|
    |sext_ln1273_28_reg_863            |  48|   0|   48|          0|
    |tmp_s_reg_747                     |   2|   0|    4|          2|
    |zext_ln181_reg_816                |   3|   0|   64|         61|
    |zext_ln181_reg_816_pp0_iter2_reg  |   3|   0|   64|         61|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |1118|   0| 1242|        124|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+--------------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  fft_16pt_Pipeline_VITIS_LOOP_181_3|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  fft_16pt_Pipeline_VITIS_LOOP_181_3|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  fft_16pt_Pipeline_VITIS_LOOP_181_3|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  fft_16pt_Pipeline_VITIS_LOOP_181_3|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  fft_16pt_Pipeline_VITIS_LOOP_181_3|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  fft_16pt_Pipeline_VITIS_LOOP_181_3|  return value|
|out_imag_3_address0       |  out|    2|   ap_memory|                          out_imag_3|         array|
|out_imag_3_ce0            |  out|    1|   ap_memory|                          out_imag_3|         array|
|out_imag_3_we0            |  out|    1|   ap_memory|                          out_imag_3|         array|
|out_imag_3_d0             |  out|   32|   ap_memory|                          out_imag_3|         array|
|out_imag_2_address0       |  out|    2|   ap_memory|                          out_imag_2|         array|
|out_imag_2_ce0            |  out|    1|   ap_memory|                          out_imag_2|         array|
|out_imag_2_we0            |  out|    1|   ap_memory|                          out_imag_2|         array|
|out_imag_2_d0             |  out|   32|   ap_memory|                          out_imag_2|         array|
|out_imag_1_address0       |  out|    2|   ap_memory|                          out_imag_1|         array|
|out_imag_1_ce0            |  out|    1|   ap_memory|                          out_imag_1|         array|
|out_imag_1_we0            |  out|    1|   ap_memory|                          out_imag_1|         array|
|out_imag_1_d0             |  out|   32|   ap_memory|                          out_imag_1|         array|
|out_imag_0_address0       |  out|    2|   ap_memory|                          out_imag_0|         array|
|out_imag_0_ce0            |  out|    1|   ap_memory|                          out_imag_0|         array|
|out_imag_0_we0            |  out|    1|   ap_memory|                          out_imag_0|         array|
|out_imag_0_d0             |  out|   32|   ap_memory|                          out_imag_0|         array|
|out_real_3_address0       |  out|    2|   ap_memory|                          out_real_3|         array|
|out_real_3_ce0            |  out|    1|   ap_memory|                          out_real_3|         array|
|out_real_3_we0            |  out|    1|   ap_memory|                          out_real_3|         array|
|out_real_3_d0             |  out|   32|   ap_memory|                          out_real_3|         array|
|out_real_2_address0       |  out|    2|   ap_memory|                          out_real_2|         array|
|out_real_2_ce0            |  out|    1|   ap_memory|                          out_real_2|         array|
|out_real_2_we0            |  out|    1|   ap_memory|                          out_real_2|         array|
|out_real_2_d0             |  out|   32|   ap_memory|                          out_real_2|         array|
|out_real_1_address0       |  out|    2|   ap_memory|                          out_real_1|         array|
|out_real_1_ce0            |  out|    1|   ap_memory|                          out_real_1|         array|
|out_real_1_we0            |  out|    1|   ap_memory|                          out_real_1|         array|
|out_real_1_d0             |  out|   32|   ap_memory|                          out_real_1|         array|
|out_real_0_address0       |  out|    2|   ap_memory|                          out_real_0|         array|
|out_real_0_ce0            |  out|    1|   ap_memory|                          out_real_0|         array|
|out_real_0_we0            |  out|    1|   ap_memory|                          out_real_0|         array|
|out_real_0_d0             |  out|   32|   ap_memory|                          out_real_0|         array|
|r_real_V_132              |   in|   32|     ap_none|                        r_real_V_132|        scalar|
|r_real_V_133              |   in|   32|     ap_none|                        r_real_V_133|        scalar|
|r_real_V_134              |   in|   32|     ap_none|                        r_real_V_134|        scalar|
|r_real_V_135              |   in|   32|     ap_none|                        r_real_V_135|        scalar|
|r_imag_V_147              |   in|   32|     ap_none|                        r_imag_V_147|        scalar|
|r_imag_V_148              |   in|   32|     ap_none|                        r_imag_V_148|        scalar|
|r_imag_V_149              |   in|   32|     ap_none|                        r_imag_V_149|        scalar|
|r_imag_V_150              |   in|   32|     ap_none|                        r_imag_V_150|        scalar|
|r_real_V_138              |   in|   32|     ap_none|                        r_real_V_138|        scalar|
|r_real_V_139              |   in|   32|     ap_none|                        r_real_V_139|        scalar|
|r_real_V_140              |   in|   32|     ap_none|                        r_real_V_140|        scalar|
|r_real_V_141              |   in|   32|     ap_none|                        r_real_V_141|        scalar|
|r_imag_V_153              |   in|   32|     ap_none|                        r_imag_V_153|        scalar|
|r_imag_V_154              |   in|   32|     ap_none|                        r_imag_V_154|        scalar|
|r_imag_V_155              |   in|   32|     ap_none|                        r_imag_V_155|        scalar|
|r_imag_V_156              |   in|   32|     ap_none|                        r_imag_V_156|        scalar|
|e_out_real_V_address0     |  out|    2|   ap_memory|                        e_out_real_V|         array|
|e_out_real_V_ce0          |  out|    1|   ap_memory|                        e_out_real_V|         array|
|e_out_real_V_q0           |   in|   32|   ap_memory|                        e_out_real_V|         array|
|e_out_imag_V_address0     |  out|    2|   ap_memory|                        e_out_imag_V|         array|
|e_out_imag_V_ce0          |  out|    1|   ap_memory|                        e_out_imag_V|         array|
|e_out_imag_V_q0           |   in|   32|   ap_memory|                        e_out_imag_V|         array|
|e_out_real_V_11_address0  |  out|    2|   ap_memory|                     e_out_real_V_11|         array|
|e_out_real_V_11_ce0       |  out|    1|   ap_memory|                     e_out_real_V_11|         array|
|e_out_real_V_11_q0        |   in|   32|   ap_memory|                     e_out_real_V_11|         array|
|e_out_imag_V_11_address0  |  out|    2|   ap_memory|                     e_out_imag_V_11|         array|
|e_out_imag_V_11_ce0       |  out|    1|   ap_memory|                     e_out_imag_V_11|         array|
|e_out_imag_V_11_q0        |   in|   32|   ap_memory|                     e_out_imag_V_11|         array|
+--------------------------+-----+-----+------------+------------------------------------+--------------+

