#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Tue Mar  6 09:44:54 2018
# Process ID: 18984
# Current directory: C:/Users/jfa49/180305_vdma_test_M2M3_change
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17496 C:\Users\jfa49\180305_vdma_test_M2M3_change\180305_vdma_test_M2M3_change.xpr
# Log file: C:/Users/jfa49/180305_vdma_test_M2M3_change/vivado.log
# Journal file: C:/Users/jfa49/180305_vdma_test_M2M3_change\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/jfa49/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/jfa49/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/dma_design_1.bd}
startgroup
set_property -dict [list CONFIG.GEN_HSYNC_POLARITY {Low} CONFIG.GEN_VSYNC_POLARITY {Low} CONFIG.vertical_blank_generation {false} CONFIG.horizontal_blank_generation {false}] [get_bd_cells v_tc_0]
endgroup
save_bd_design
reset_run synth_1
reset_run dma_design_1_v_tc_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
startgroup
set_property -dict [list CONFIG.vertical_blank_generation {true} CONFIG.horizontal_blank_generation {true}] [get_bd_cells v_tc_0]
endgroup
save_bd_design
reset_run dma_design_1_v_tc_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:v_tc:6.1 v_tc_1
endgroup
delete_bd_objs [get_bd_cells v_tc_1]
regenerate_bd_layout
generate_target all [get_files  C:/Users/jfa49/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/dma_design_1.bd]
catch { config_ip_cache -export [get_ips -all dma_design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/jfa49/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/dma_design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/jfa49/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/dma_design_1.bd]
export_simulation -of_objects [get_files C:/Users/jfa49/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/dma_design_1.bd] -directory C:/Users/jfa49/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/jfa49/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.ip_user_files -ipstatic_source_dir C:/Users/jfa49/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/jfa49/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.cache/compile_simlib/modelsim} {questa=C:/Users/jfa49/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.cache/compile_simlib/questa} {riviera=C:/Users/jfa49/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.cache/compile_simlib/riviera} {activehdl=C:/Users/jfa49/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
save_bd_design
file copy -force C:/Users/jfa49/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/impl_1/dma_design_1_wrapper.sysdef C:/Users/jfa49/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.sdk/dma_design_1_wrapper.hdf

reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force C:/Users/jfa49/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/impl_1/dma_design_1_wrapper.sysdef C:/Users/jfa49/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.sdk/dma_design_1_wrapper.hdf

launch_sdk -workspace C:/Users/jfa49/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.sdk -hwspec C:/Users/jfa49/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.sdk/dma_design_1_wrapper.hdf
file mkdir C:/Users/jfa49/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/sources_1/new
close [ open C:/Users/jfa49/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/sources_1/new/LSFR.vhd w ]
add_files C:/Users/jfa49/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/sources_1/new/LSFR.vhd
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top LSFR [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
file mkdir C:/Users/jfa49/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/jfa49/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/sim_1/new/tb_lfsr.vhd w ]
add_files -fileset sim_1 C:/Users/jfa49/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/sim_1/new/tb_lfsr.vhd
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_lfsr [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
launch_simulation
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top LSFR [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
launch_simulation
source LSFR.tcl
add_force {/LSFR/clock} -radix bin {1 0ns} {0 52500ps} -repeat_every 105000ps
add_force {/LSFR/clock} -radix bin {1 0ns} {0 25000ps} -repeat_every 50000ps
restart
add_force {/LSFR/clock} -radix bin {1 0ns} {0 25000ps} -repeat_every 50000ps
run all
add_force {/LSFR/reset} -radix bin {0 0ns}
add_force {/LSFR/en} -radix bin {1 0ns}
restart
run all
restart
add_force {/LSFR/clock} -radix bin {1 0ns} {0 25000ps} -repeat_every 50000ps
add_force {/LSFR/reset} -radix bin {0 0ns}
add_force {/LSFR/en} -radix bin {1 0ns}
run all
open_bd_design {C:/Users/jfa49/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/dma_design_1.bd}
close_sim
