#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Tue Mar 22 14:13:16 2016
# Process ID: 5528
# Log file: C:/vhdl_stuff/exam1/planAhead_run_2/planAhead.log
# Journal file: C:/vhdl_stuff/exam1/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/vhdl_stuff/exam1/pa.fromNetlist.tcl
# create_project -name exam1 -dir "C:/vhdl_stuff/exam1/planAhead_run_2" -part xc6slx9tqg144-2
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/vhdl_stuff/exam1/toplvl.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/vhdl_stuff/exam1} {ipcore_dir} }
# add_files [list {ipcore_dir/my2port.ncf}] -fileset [get_property constrset [current_run]]
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "exam1.ucf" [current_fileset -constrset]
Adding file 'C:/vhdl_stuff/exam1/exam1.ucf' to fileset 'constrs_1'
# add_files [list {exam1.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx9tqg144-2
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design toplvl.ngc ...
WARNING:NetListWriters:298 - No output is written to toplvl.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file toplvl.edif ...
ngc2edif: Total memory usage is 87180 kilobytes

Parsing EDIF File [./planAhead_run_2/exam1.data/cache/toplvl_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_2/exam1.data/cache/toplvl_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design my2port.ngc ...
WARNING:NetListWriters:298 - No output is written to my2port.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file my2port.edif ...
ngc2edif: Total memory usage is 83640 kilobytes

Reading core file 'C:/vhdl_stuff/exam1/ipcore_dir/my2port.ngc' for (cell view 'my2port', library 'toplvl_lib', file 'toplvl.ngc')
Parsing EDIF File [./planAhead_run_2/exam1.data/cache/my2port_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_2/exam1.data/cache/my2port_ngc_zx.edif]
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/tqg144/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [C:/vhdl_stuff/exam1/ipcore_dir/my2port.ncf]
Finished Parsing UCF File [C:/vhdl_stuff/exam1/ipcore_dir/my2port.ncf]
Parsing UCF File [C:/vhdl_stuff/exam1/exam1.ucf]
CRITICAL WARNING: [Constraints 18-5] Cannot loc instance 'clkControl/clkout1_buf' at site P79, Illegal to place instance clkControl/clkout1_buf on site P79 [C:/vhdl_stuff/exam1/exam1.ucf:24]
INFO: [Constraints 18-98] IO constraint IOSTANDARD with a setting of LVCMOS25 for net v_clk will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [C:/vhdl_stuff/exam1/exam1.ucf:40]
INFO: [Constraints 18-98] IO constraint IOSTANDARD with a setting of LVCMOS33 for net d_clk will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [C:/vhdl_stuff/exam1/exam1.ucf:55]
INFO: [Constraints 18-98] IO constraint IOSTANDARD with a setting of LVCMOS33 for net reset_h will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [C:/vhdl_stuff/exam1/exam1.ucf:56]
Finished Parsing UCF File [C:/vhdl_stuff/exam1/exam1.ucf]
CRITICAL WARNING: [Constraints 18-329] No definition for group 'clk', timing constraint is ignored [C:/vhdl_stuff/exam1/exam1.ucf:2]
CRITICAL WARNING: [Constraints 18-329] No definition for group 'vgaclk', timing constraint is ignored [C:/vhdl_stuff/exam1/exam1.ucf:9]
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 0d298dd2
link_design: Time (s): elapsed = 00:00:12 . Memory (MB): peak = 609.711 ; gain = 181.012
startgroup
set_property package_pin P143 [get_ports {data[0]}]
set_property package_pin P126 [get_ports {data[2]}]
set_property package_pin P114 [get_ports {data[4]}]
set_property package_pin P112 [get_ports {data[6]}]
set_property package_pin P144 [get_ports {data[7]}]
set_property package_pin P139 [get_ports {data[3]}]
set_property package_pin P133 [get_ports {data[5]}]
endgroup
startgroup
set_property package_pin P10 [get_ports g2]
endgroup
set_property compatible_config_modes {{Master Serial}} [current_design]
set_property prohibit 1 [get_sites P144]
report_drc -name drc_1
INFO: [Drc 23-27] Running DRC with 2 threads
startgroup
set_property package_pin P142 [get_ports {data[7]}]
endgroup
startgroup
set_property package_pin P141 [get_ports {data[6]}]
endgroup
startgroup
set_property package_pin P138 [get_ports {data[5]}]
endgroup
startgroup
set_property package_pin P137 [get_ports {data[4]}]
endgroup
startgroup
set_property package_pin P121 [get_ports {data[3]}]
endgroup
startgroup
set_property package_pin P118 [get_ports {data[2]}]
endgroup
startgroup
set_property package_pin P117 [get_ports {data[1]}]
endgroup
startgroup
set_property package_pin P116 [get_ports {data[0]}]
endgroup
startgroup
set_property package_pin P29 [get_ports b0]
endgroup
set_property package_pin "" [get_ports [list  clk_in]]
set_property package_pin "" [get_ports [list  wdi]]
startgroup
set_property package_pin P83 [get_ports rd_l]
endgroup
startgroup
set_property package_pin P62 [get_ports oe_l]
endgroup
startgroup
set_property package_pin P98 [get_ports rd_l]
endgroup
startgroup
set_property package_pin P83 [get_ports wdi]
endgroup
startgroup
set_property package_pin P80 [get_ports siwua]
endgroup
startgroup
set_property package_pin P99 [get_ports rxf_l]
endgroup
startgroup
set_property package_pin P78 [get_ports reset_l]
endgroup
startgroup
set_property package_pin P6 [get_ports r2]
endgroup
startgroup
set_property package_pin P7 [get_ports r1]
endgroup
startgroup
set_property package_pin P10 [get_ports g2]
endgroup
startgroup
set_property package_pin P33 [get_ports h_sync]
endgroup
startgroup
set_property package_pin P2 [get_ports g2]
endgroup
startgroup
set_property package_pin P10 [get_ports r2]
endgroup
startgroup
set_property package_pin P7 [get_ports r1]
endgroup
startgroup
set_property package_pin P5 [get_ports g1]
endgroup
startgroup
set_property package_pin P10 [get_ports r2]
endgroup
startgroup
set_property package_pin P11 [get_ports r1]
endgroup
startgroup
set_property package_pin P8 [get_ports r0]
endgroup
startgroup
set_property package_pin P32 [get_ports led]
endgroup
startgroup
set_property package_pin P17 [get_ports g0]
endgroup
startgroup
set_property package_pin P12 [get_ports r0]
endgroup
startgroup
set_property package_pin P62 [get_ports oe_l]
endgroup
startgroup
set_property package_pin P11 [get_ports r1]
endgroup
startgroup
set_property package_pin P100 [get_ports oe_l]
endgroup
startgroup
set_property package_pin P32 [get_ports led]
endgroup
set_property package_pin "" [get_ports [list  led]]
startgroup
set_property package_pin P7 [get_ports g2]
endgroup
startgroup
set_property package_pin P8 [get_ports g1]
endgroup
startgroup
set_property package_pin P9 [get_ports g0]
endgroup
set_property package_pin "" [get_ports [list  clk_in]]
startgroup
set_property package_pin P8 [get_ports g1]
endgroup
startgroup
set_property package_pin P84 [get_ports clk_in]
endgroup
startgroup
set_property package_pin P2 [get_ports b2]
endgroup
startgroup
set_property package_pin P5 [get_ports b1]
endgroup
report_drc -name drc_2
INFO: [Drc 23-27] Running DRC with 2 threads
startgroup
set_property package_pin P6 [get_ports b0]
endgroup
set_property iostandard LVCMOS33 [get_ports [list wdi]]
report_drc -name drc_3
INFO: [Drc 23-27] Running DRC with 2 threads
save_constraints
write_ucf C:/vhdl_stuff/exam1/planAhead_run_2/design_1.ucf -mode port
