<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-shmobile › clock-r8a7740.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>clock-r8a7740.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * R8A7740 processor support</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2011  Renesas Solutions Corp.</span>
<span class="cm"> * Copyright (C) 2011  Kuninori Morimoto &lt;kuninori.morimoto.gx@renesas.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; either version 2 of the License</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/sh_clk.h&gt;</span>
<span class="cp">#include &lt;linux/clkdev.h&gt;</span>
<span class="cp">#include &lt;mach/common.h&gt;</span>
<span class="cp">#include &lt;mach/r8a7740.h&gt;</span>

<span class="cm">/*</span>
<span class="cm"> *        |  MDx  |  XTAL1/EXTAL1   |  System   | EXTALR |</span>
<span class="cm"> *  Clock |-------+-----------------+  clock    | 32.768 |   RCLK</span>
<span class="cm"> *  Mode  | 2/1/0 | src         MHz |  source   |  KHz   |  source</span>
<span class="cm"> * -------+-------+-----------------+-----------+--------+----------</span>
<span class="cm"> *    0   | 0 0 0 | External  20~50 | XTAL1     |    O   |  EXTALR</span>
<span class="cm"> *    1   | 0 0 1 | Crystal   20~30 | XTAL1     |    O   |  EXTALR</span>
<span class="cm"> *    2   | 0 1 0 | External  40~50 | XTAL1 / 2 |    O   |  EXTALR</span>
<span class="cm"> *    3   | 0 1 1 | Crystal   40~50 | XTAL1 / 2 |    O   |  EXTALR</span>
<span class="cm"> *    4   | 1 0 0 | External  20~50 | XTAL1     |    x   |  XTAL1 / 1024</span>
<span class="cm"> *    5   | 1 0 1 | Crystal   20~30 | XTAL1     |    x   |  XTAL1 / 1024</span>
<span class="cm"> *    6   | 1 1 0 | External  40~50 | XTAL1 / 2 |    x   |  XTAL1 / 2048</span>
<span class="cm"> *    7   | 1 1 1 | Crystal   40~50 | XTAL1 / 2 |    x   |  XTAL1 / 2048</span>
<span class="cm"> */</span>

<span class="cm">/* CPG registers */</span>
<span class="cp">#define FRQCRA		0xe6150000</span>
<span class="cp">#define FRQCRB		0xe6150004</span>
<span class="cp">#define FRQCRC		0xe61500e0</span>
<span class="cp">#define PLLC01CR	0xe6150028</span>

<span class="cp">#define SUBCKCR		0xe6150080</span>
<span class="cp">#define USBCKCR		0xe615008c</span>

<span class="cp">#define MSTPSR0		0xe6150030</span>
<span class="cp">#define MSTPSR1		0xe6150038</span>
<span class="cp">#define MSTPSR2		0xe6150040</span>
<span class="cp">#define MSTPSR3		0xe6150048</span>
<span class="cp">#define MSTPSR4		0xe615004c</span>
<span class="cp">#define SMSTPCR0	0xe6150130</span>
<span class="cp">#define SMSTPCR1	0xe6150134</span>
<span class="cp">#define SMSTPCR2	0xe6150138</span>
<span class="cp">#define SMSTPCR3	0xe615013c</span>
<span class="cp">#define SMSTPCR4	0xe6150140</span>

<span class="cm">/* Fixed 32 KHz root clock from EXTALR pin */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">extalr_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">rate</span>	<span class="o">=</span> <span class="mi">32768</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * 25MHz default rate for the EXTAL1 root input clock.</span>
<span class="cm"> * If needed, reset this with clk_set_rate() from the platform code.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">extal1_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">rate</span>	<span class="o">=</span> <span class="mi">25000000</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * 48MHz default rate for the EXTAL2 root input clock.</span>
<span class="cm"> * If needed, reset this with clk_set_rate() from the platform code.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">extal2_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">rate</span>	<span class="o">=</span> <span class="mi">48000000</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * 27MHz default rate for the DV_CLKI root input clock.</span>
<span class="cm"> * If needed, reset this with clk_set_rate() from the platform code.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dv_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">rate</span>	<span class="o">=</span> <span class="mi">27000000</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">div_recalc</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="o">-&gt;</span><span class="n">rate</span> <span class="o">/</span> <span class="p">(</span><span class="kt">int</span><span class="p">)(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">priv</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_clk_ops</span> <span class="n">div_clk_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">recalc</span>	<span class="o">=</span> <span class="n">div_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* extal1 / 2 */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">extal1_div2_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">ops</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">div_clk_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">priv</span>	<span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="mi">2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">extal1_clk</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* extal1 / 1024 */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">extal1_div1024_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">ops</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">div_clk_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">priv</span>	<span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="mi">1024</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">extal1_clk</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* extal1 / 2 / 1024 */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">extal1_div2048_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">ops</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">div_clk_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">priv</span>	<span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="mi">1024</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">extal1_div2_clk</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* extal2 / 2 */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">extal2_div2_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">ops</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">div_clk_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">priv</span>	<span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="mi">2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">extal2_clk</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_clk_ops</span> <span class="n">followparent_clk_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">recalc</span>	<span class="o">=</span> <span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* Main clock */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">system_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">ops</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_clk_ops</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">system_div2_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">ops</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">div_clk_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">priv</span>	<span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="mi">2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">system_clk</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* r_clk */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">r_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">ops</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_clk_ops</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* PLLC0/PLLC1 */</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">pllc01_recalc</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">mult</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">__raw_readl</span><span class="p">(</span><span class="n">PLLC01CR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">14</span><span class="p">))</span>
		<span class="n">mult</span> <span class="o">=</span> <span class="p">((</span><span class="n">__raw_readl</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">enable_reg</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">24</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x7f</span><span class="p">)</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="o">-&gt;</span><span class="n">rate</span> <span class="o">*</span> <span class="n">mult</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_clk_ops</span> <span class="n">pllc01_clk_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="n">pllc01_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">pllc0_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">pllc01_clk_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">CLK_ENABLE_ON_INIT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">system_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span><span class="n">FRQCRC</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">pllc1_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">pllc01_clk_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">CLK_ENABLE_ON_INIT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">system_div2_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span><span class="n">FRQCRA</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* PLLC1 / 2 */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">pllc1_div2_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">div_clk_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">priv</span>		<span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="mi">2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">pllc1_clk</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* USB clock */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">usb24s_parents</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">system_clk</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">extal2_clk</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">usb24s_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">__raw_readl</span><span class="p">(</span><span class="n">USBCKCR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">),</span> <span class="n">USBCKCR</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">usb24s_disable</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">__raw_readl</span><span class="p">(</span><span class="n">USBCKCR</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">),</span> <span class="n">USBCKCR</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">usb24s_set_parent</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">parent</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">ret</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent_table</span> <span class="o">||</span> <span class="o">!</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent_num</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="cm">/* Search the parent */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent_num</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent_table</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">==</span> <span class="n">parent</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">==</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent_num</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">clk_reparent</span><span class="p">(</span><span class="n">clk</span><span class="p">,</span> <span class="n">parent</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">USBCKCR</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">7</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">|=</span> <span class="n">i</span> <span class="o">&lt;&lt;</span> <span class="mi">7</span><span class="p">;</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">USBCKCR</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_clk_ops</span> <span class="n">usb24s_clk_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="n">followparent_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">usb24s_enable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">disable</span>	<span class="o">=</span> <span class="n">usb24s_disable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_parent</span>	<span class="o">=</span> <span class="n">usb24s_set_parent</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">usb24s_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">usb24s_clk_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent_table</span>	<span class="o">=</span> <span class="n">usb24s_parents</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent_num</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">usb24s_parents</span><span class="p">),</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">system_clk</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">usb24_recalc</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="o">-&gt;</span><span class="n">rate</span> <span class="o">/</span>
		<span class="p">((</span><span class="n">__raw_readl</span><span class="p">(</span><span class="n">USBCKCR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">))</span> <span class="o">?</span> <span class="mi">1</span> <span class="o">:</span> <span class="mi">2</span><span class="p">);</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">usb24_set_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">;</span>

	<span class="cm">/* closer to which ? parent-&gt;rate or parent-&gt;rate/2 */</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">USBCKCR</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">|=</span> <span class="p">(</span><span class="n">rate</span> <span class="o">&gt;</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="o">-&gt;</span><span class="n">rate</span> <span class="o">/</span> <span class="mi">4</span><span class="p">)</span> <span class="o">*</span> <span class="mi">3</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">;</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">USBCKCR</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_clk_ops</span> <span class="n">usb24_clk_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="n">usb24_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="n">usb24_set_rate</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">usb24_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">usb24_clk_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">usb24s_clk</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">main_clks</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">extalr_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">extal1_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">extal2_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">extal1_div2_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">extal1_div1024_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">extal1_div2048_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">extal2_div2_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">dv_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">system_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">system_div2_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">r_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">pllc0_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">pllc1_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">pllc1_div2_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">usb24s_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">usb24_clk</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">div4_kick</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">value</span><span class="p">;</span>

	<span class="cm">/* set KICK bit in FRQCRB to update hardware setting */</span>
	<span class="n">value</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">FRQCRB</span><span class="p">);</span>
	<span class="n">value</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">31</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">value</span><span class="p">,</span> <span class="n">FRQCRB</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">divisors</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">12</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">18</span><span class="p">,</span>
			  <span class="mi">24</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">36</span><span class="p">,</span> <span class="mi">48</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">72</span><span class="p">,</span> <span class="mi">96</span><span class="p">,</span> <span class="mi">0</span> <span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk_div_mult_table</span> <span class="n">div4_div_mult_table</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">divisors</span> <span class="o">=</span> <span class="n">divisors</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nr_divisors</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">divisors</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk_div4_table</span> <span class="n">div4_table</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">div_mult_table</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">div4_div_mult_table</span><span class="p">,</span>
	<span class="p">.</span><span class="n">kick</span> <span class="o">=</span> <span class="n">div4_kick</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">DIV4_I</span><span class="p">,</span> <span class="n">DIV4_ZG</span><span class="p">,</span> <span class="n">DIV4_B</span><span class="p">,</span> <span class="n">DIV4_M1</span><span class="p">,</span> <span class="n">DIV4_HP</span><span class="p">,</span>
	<span class="n">DIV4_HPP</span><span class="p">,</span> <span class="n">DIV4_USBP</span><span class="p">,</span> <span class="n">DIV4_S</span><span class="p">,</span> <span class="n">DIV4_ZB</span><span class="p">,</span> <span class="n">DIV4_M3</span><span class="p">,</span> <span class="n">DIV4_CP</span><span class="p">,</span>
	<span class="n">DIV4_NR</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">clk</span> <span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_NR</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="n">DIV4_I</span><span class="p">]</span>	<span class="o">=</span> <span class="n">SH_CLK_DIV4</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pllc1_clk</span><span class="p">,</span> <span class="n">FRQCRA</span><span class="p">,</span> <span class="mi">20</span><span class="p">,</span> <span class="mh">0x6fff</span><span class="p">,</span> <span class="n">CLK_ENABLE_ON_INIT</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV4_ZG</span><span class="p">]</span>	<span class="o">=</span> <span class="n">SH_CLK_DIV4</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pllc1_clk</span><span class="p">,</span> <span class="n">FRQCRA</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mh">0x6fff</span><span class="p">,</span> <span class="n">CLK_ENABLE_ON_INIT</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV4_B</span><span class="p">]</span>	<span class="o">=</span> <span class="n">SH_CLK_DIV4</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pllc1_clk</span><span class="p">,</span> <span class="n">FRQCRA</span><span class="p">,</span>  <span class="mi">8</span><span class="p">,</span> <span class="mh">0x6fff</span><span class="p">,</span> <span class="n">CLK_ENABLE_ON_INIT</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV4_M1</span><span class="p">]</span>	<span class="o">=</span> <span class="n">SH_CLK_DIV4</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pllc1_clk</span><span class="p">,</span> <span class="n">FRQCRA</span><span class="p">,</span>  <span class="mi">4</span><span class="p">,</span> <span class="mh">0x6fff</span><span class="p">,</span> <span class="n">CLK_ENABLE_ON_INIT</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV4_HP</span><span class="p">]</span>	<span class="o">=</span> <span class="n">SH_CLK_DIV4</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pllc1_clk</span><span class="p">,</span> <span class="n">FRQCRB</span><span class="p">,</span>  <span class="mi">4</span><span class="p">,</span> <span class="mh">0x6fff</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV4_HPP</span><span class="p">]</span>	<span class="o">=</span> <span class="n">SH_CLK_DIV4</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pllc1_clk</span><span class="p">,</span> <span class="n">FRQCRC</span><span class="p">,</span> <span class="mi">20</span><span class="p">,</span> <span class="mh">0x6fff</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV4_USBP</span><span class="p">]</span>	<span class="o">=</span> <span class="n">SH_CLK_DIV4</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pllc1_clk</span><span class="p">,</span> <span class="n">FRQCRC</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mh">0x6fff</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV4_S</span><span class="p">]</span>	<span class="o">=</span> <span class="n">SH_CLK_DIV4</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pllc1_clk</span><span class="p">,</span> <span class="n">FRQCRC</span><span class="p">,</span> <span class="mi">12</span><span class="p">,</span> <span class="mh">0x6fff</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV4_ZB</span><span class="p">]</span>	<span class="o">=</span> <span class="n">SH_CLK_DIV4</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pllc1_clk</span><span class="p">,</span> <span class="n">FRQCRC</span><span class="p">,</span>  <span class="mi">8</span><span class="p">,</span> <span class="mh">0x6fff</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV4_M3</span><span class="p">]</span>	<span class="o">=</span> <span class="n">SH_CLK_DIV4</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pllc1_clk</span><span class="p">,</span> <span class="n">FRQCRC</span><span class="p">,</span>  <span class="mi">4</span><span class="p">,</span> <span class="mh">0x6fff</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV4_CP</span><span class="p">]</span>	<span class="o">=</span> <span class="n">SH_CLK_DIV4</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pllc1_clk</span><span class="p">,</span> <span class="n">FRQCRC</span><span class="p">,</span>  <span class="mi">0</span><span class="p">,</span> <span class="mh">0x6fff</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">DIV6_SUB</span><span class="p">,</span>
	<span class="n">DIV6_NR</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_NR</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="n">DIV6_SUB</span><span class="p">]</span>	<span class="o">=</span> <span class="n">SH_CLK_DIV6</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pllc1_div2_clk</span><span class="p">,</span> <span class="n">SUBCKCR</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">MSTP125</span><span class="p">,</span>
	<span class="n">MSTP116</span><span class="p">,</span> <span class="n">MSTP111</span><span class="p">,</span> <span class="n">MSTP100</span><span class="p">,</span> <span class="n">MSTP117</span><span class="p">,</span>

	<span class="n">MSTP230</span><span class="p">,</span>
	<span class="n">MSTP222</span><span class="p">,</span>
	<span class="n">MSTP207</span><span class="p">,</span> <span class="n">MSTP206</span><span class="p">,</span> <span class="n">MSTP204</span><span class="p">,</span> <span class="n">MSTP203</span><span class="p">,</span> <span class="n">MSTP202</span><span class="p">,</span> <span class="n">MSTP201</span><span class="p">,</span> <span class="n">MSTP200</span><span class="p">,</span>

	<span class="n">MSTP329</span><span class="p">,</span> <span class="n">MSTP328</span><span class="p">,</span> <span class="n">MSTP323</span><span class="p">,</span> <span class="n">MSTP320</span><span class="p">,</span>
	<span class="n">MSTP314</span><span class="p">,</span> <span class="n">MSTP313</span><span class="p">,</span> <span class="n">MSTP312</span><span class="p">,</span>
	<span class="n">MSTP309</span><span class="p">,</span>

	<span class="n">MSTP416</span><span class="p">,</span> <span class="n">MSTP415</span><span class="p">,</span> <span class="n">MSTP407</span><span class="p">,</span> <span class="n">MSTP406</span><span class="p">,</span>

	<span class="n">MSTP_NR</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP_NR</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="n">MSTP125</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_SUB</span><span class="p">],</span>	<span class="n">SMSTPCR1</span><span class="p">,</span> <span class="mi">25</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* TMU0 */</span>
	<span class="p">[</span><span class="n">MSTP117</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_B</span><span class="p">],</span>	<span class="n">SMSTPCR1</span><span class="p">,</span> <span class="mi">17</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* LCDC1 */</span>
	<span class="p">[</span><span class="n">MSTP116</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_SUB</span><span class="p">],</span>	<span class="n">SMSTPCR1</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* IIC0 */</span>
	<span class="p">[</span><span class="n">MSTP111</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_SUB</span><span class="p">],</span>	<span class="n">SMSTPCR1</span><span class="p">,</span> <span class="mi">11</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* TMU1 */</span>
	<span class="p">[</span><span class="n">MSTP100</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_B</span><span class="p">],</span>	<span class="n">SMSTPCR1</span><span class="p">,</span>  <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* LCDC0 */</span>

	<span class="p">[</span><span class="n">MSTP230</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_SUB</span><span class="p">],</span>	<span class="n">SMSTPCR2</span><span class="p">,</span> <span class="mi">30</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* SCIFA6 */</span>
	<span class="p">[</span><span class="n">MSTP222</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_SUB</span><span class="p">],</span>	<span class="n">SMSTPCR2</span><span class="p">,</span> <span class="mi">22</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* SCIFA7 */</span>
	<span class="p">[</span><span class="n">MSTP207</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_SUB</span><span class="p">],</span>	<span class="n">SMSTPCR2</span><span class="p">,</span>  <span class="mi">7</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* SCIFA5 */</span>
	<span class="p">[</span><span class="n">MSTP206</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_SUB</span><span class="p">],</span>	<span class="n">SMSTPCR2</span><span class="p">,</span>  <span class="mi">6</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* SCIFB */</span>
	<span class="p">[</span><span class="n">MSTP204</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_SUB</span><span class="p">],</span>	<span class="n">SMSTPCR2</span><span class="p">,</span>  <span class="mi">4</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* SCIFA0 */</span>
	<span class="p">[</span><span class="n">MSTP203</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_SUB</span><span class="p">],</span>	<span class="n">SMSTPCR2</span><span class="p">,</span>  <span class="mi">3</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* SCIFA1 */</span>
	<span class="p">[</span><span class="n">MSTP202</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_SUB</span><span class="p">],</span>	<span class="n">SMSTPCR2</span><span class="p">,</span>  <span class="mi">2</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* SCIFA2 */</span>
	<span class="p">[</span><span class="n">MSTP201</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_SUB</span><span class="p">],</span>	<span class="n">SMSTPCR2</span><span class="p">,</span>  <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* SCIFA3 */</span>
	<span class="p">[</span><span class="n">MSTP200</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_SUB</span><span class="p">],</span>	<span class="n">SMSTPCR2</span><span class="p">,</span>  <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* SCIFA4 */</span>

	<span class="p">[</span><span class="n">MSTP329</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">r_clk</span><span class="p">,</span>		<span class="n">SMSTPCR3</span><span class="p">,</span> <span class="mi">29</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* CMT10 */</span>
	<span class="p">[</span><span class="n">MSTP328</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_HP</span><span class="p">],</span>	<span class="n">SMSTPCR3</span><span class="p">,</span> <span class="mi">28</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* FSI */</span>
	<span class="p">[</span><span class="n">MSTP323</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_SUB</span><span class="p">],</span>	<span class="n">SMSTPCR3</span><span class="p">,</span> <span class="mi">23</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* IIC1 */</span>
	<span class="p">[</span><span class="n">MSTP320</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_HP</span><span class="p">],</span>	<span class="n">SMSTPCR3</span><span class="p">,</span> <span class="mi">20</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* USBF */</span>
	<span class="p">[</span><span class="n">MSTP314</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_HP</span><span class="p">],</span>	<span class="n">SMSTPCR3</span><span class="p">,</span> <span class="mi">14</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* SDHI0 */</span>
	<span class="p">[</span><span class="n">MSTP313</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_HP</span><span class="p">],</span>	<span class="n">SMSTPCR3</span><span class="p">,</span> <span class="mi">13</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* SDHI1 */</span>
	<span class="p">[</span><span class="n">MSTP312</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_HP</span><span class="p">],</span>	<span class="n">SMSTPCR3</span><span class="p">,</span> <span class="mi">12</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MMC */</span>
	<span class="p">[</span><span class="n">MSTP309</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_HP</span><span class="p">],</span>	<span class="n">SMSTPCR3</span><span class="p">,</span>  <span class="mi">9</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* GEther */</span>

	<span class="p">[</span><span class="n">MSTP416</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_HP</span><span class="p">],</span>	<span class="n">SMSTPCR4</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* USBHOST */</span>
	<span class="p">[</span><span class="n">MSTP415</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_HP</span><span class="p">],</span>	<span class="n">SMSTPCR4</span><span class="p">,</span> <span class="mi">15</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* SDHI2 */</span>
	<span class="p">[</span><span class="n">MSTP407</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_HP</span><span class="p">],</span>	<span class="n">SMSTPCR4</span><span class="p">,</span>  <span class="mi">7</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* USB-Func */</span>
	<span class="p">[</span><span class="n">MSTP406</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_HP</span><span class="p">],</span>	<span class="n">SMSTPCR4</span><span class="p">,</span>  <span class="mi">6</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* USB Phy */</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk_lookup</span> <span class="n">lookups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/* main clocks */</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;extalr&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">extalr_clk</span><span class="p">),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;extal1&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">extal1_clk</span><span class="p">),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;extal2&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">extal2_clk</span><span class="p">),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;extal1_div2&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">extal1_div2_clk</span><span class="p">),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;extal1_div1024&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">extal1_div1024_clk</span><span class="p">),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;extal1_div2048&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">extal1_div2048_clk</span><span class="p">),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;extal2_div2&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">extal2_div2_clk</span><span class="p">),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;dv_clk&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">dv_clk</span><span class="p">),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;system_clk&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">system_clk</span><span class="p">),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;system_div2_clk&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">system_div2_clk</span><span class="p">),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;r_clk&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">r_clk</span><span class="p">),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;pllc0_clk&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">pllc0_clk</span><span class="p">),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;pllc1_clk&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">pllc1_clk</span><span class="p">),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;pllc1_div2_clk&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">pllc1_div2_clk</span><span class="p">),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;usb24s&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">usb24s_clk</span><span class="p">),</span>

	<span class="cm">/* DIV4 clocks */</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;i_clk&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_I</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;zg_clk&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_ZG</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;b_clk&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_B</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;m1_clk&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_M1</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;hp_clk&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_HP</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;hpp_clk&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_HPP</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;s_clk&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_S</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;zb_clk&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_ZB</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;m3_clk&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_M3</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;cp_clk&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_CP</span><span class="p">]),</span>

	<span class="cm">/* DIV6 clocks */</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;sub_clk&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_SUB</span><span class="p">]),</span>

	<span class="cm">/* MSTP32 clocks */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh_mobile_lcdc_fb.0&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP100</span><span class="p">]),</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh_tmu.1&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP111</span><span class="p">]),</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;i2c-sh_mobile.0&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP116</span><span class="p">]),</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh_mobile_lcdc_fb.1&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP117</span><span class="p">]),</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh_tmu.0&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP125</span><span class="p">]),</span>

	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh-sci.4&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP200</span><span class="p">]),</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh-sci.3&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP201</span><span class="p">]),</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh-sci.2&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP202</span><span class="p">]),</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh-sci.1&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP203</span><span class="p">]),</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh-sci.0&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP204</span><span class="p">]),</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh-sci.8&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP206</span><span class="p">]),</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh-sci.5&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP207</span><span class="p">]),</span>

	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh-sci.7&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP222</span><span class="p">]),</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh-sci.6&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP230</span><span class="p">]),</span>

	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh_cmt.10&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP329</span><span class="p">]),</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh_fsi2&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP328</span><span class="p">]),</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;i2c-sh_mobile.1&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP323</span><span class="p">]),</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;renesas_usbhs&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP320</span><span class="p">]),</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh_mobile_sdhi.0&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP314</span><span class="p">]),</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh_mobile_sdhi.1&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP313</span><span class="p">]),</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh_mmcif&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP312</span><span class="p">]),</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh-eth&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP309</span><span class="p">]),</span>

	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh_mobile_sdhi.2&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP415</span><span class="p">]),</span>

	<span class="cm">/* ICK */</span>
	<span class="n">CLKDEV_ICK_ID</span><span class="p">(</span><span class="s">&quot;host&quot;</span><span class="p">,</span>	<span class="s">&quot;renesas_usbhs&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP416</span><span class="p">]),</span>
	<span class="n">CLKDEV_ICK_ID</span><span class="p">(</span><span class="s">&quot;func&quot;</span><span class="p">,</span>	<span class="s">&quot;renesas_usbhs&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP407</span><span class="p">]),</span>
	<span class="n">CLKDEV_ICK_ID</span><span class="p">(</span><span class="s">&quot;phy&quot;</span><span class="p">,</span>	<span class="s">&quot;renesas_usbhs&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP406</span><span class="p">]),</span>
	<span class="n">CLKDEV_ICK_ID</span><span class="p">(</span><span class="s">&quot;pci&quot;</span><span class="p">,</span>	<span class="s">&quot;renesas_usbhs&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_USBP</span><span class="p">]),</span>
	<span class="n">CLKDEV_ICK_ID</span><span class="p">(</span><span class="s">&quot;usb24&quot;</span><span class="p">,</span>	<span class="s">&quot;renesas_usbhs&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">usb24_clk</span><span class="p">),</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">r8a7740_clock_init</span><span class="p">(</span><span class="n">u8</span> <span class="n">md_ck</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">k</span><span class="p">,</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* detect system clock parent */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">md_ck</span> <span class="o">&amp;</span> <span class="n">MD_CK1</span><span class="p">)</span>
		<span class="n">system_clk</span><span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">extal1_div2_clk</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">system_clk</span><span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">extal1_clk</span><span class="p">;</span>

	<span class="cm">/* detect RCLK parent */</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">md_ck</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">MD_CK2</span> <span class="o">|</span> <span class="n">MD_CK1</span><span class="p">))</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">MD_CK2</span> <span class="o">|</span> <span class="n">MD_CK1</span>:
		<span class="n">r_clk</span><span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">extal1_div2048_clk</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">MD_CK2</span>:
		<span class="n">r_clk</span><span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">extal1_div1024_clk</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">MD_CK1</span>:
	<span class="nl">default:</span>
		<span class="n">r_clk</span><span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">extalr_clk</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">k</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="o">!</span><span class="n">ret</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">k</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">main_clks</span><span class="p">));</span> <span class="n">k</span><span class="o">++</span><span class="p">)</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">clk_register</span><span class="p">(</span><span class="n">main_clks</span><span class="p">[</span><span class="n">k</span><span class="p">]);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ret</span><span class="p">)</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">sh_clk_div4_register</span><span class="p">(</span><span class="n">div4_clks</span><span class="p">,</span> <span class="n">DIV4_NR</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">div4_table</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ret</span><span class="p">)</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">sh_clk_div6_register</span><span class="p">(</span><span class="n">div6_clks</span><span class="p">,</span> <span class="n">DIV6_NR</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ret</span><span class="p">)</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">sh_clk_mstp32_register</span><span class="p">(</span><span class="n">mstp_clks</span><span class="p">,</span> <span class="n">MSTP_NR</span><span class="p">);</span>

	<span class="n">clkdev_add_table</span><span class="p">(</span><span class="n">lookups</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">lookups</span><span class="p">));</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ret</span><span class="p">)</span>
		<span class="n">shmobile_clk_init</span><span class="p">();</span>
	<span class="k">else</span>
		<span class="n">panic</span><span class="p">(</span><span class="s">&quot;failed to setup r8a7740 clocks</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
