// Seed: 2725651635
`default_nettype id_6
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output id_6;
  input id_5;
  input id_4;
  input id_3;
  output id_2;
  inout id_1;
  reg   id_6;
  logic id_7;
  type_11(
      id_3, id_2, 1
  );
  logic id_8 = 1;
  always @(1 or 1) begin
    #1;
    if ((1)) id_6 <= id_1;
  end
endmodule
