
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 45.00

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: stage_rf_wr_en.internal_data[38]$_DFFE_PP0P_
          (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         12.00   12.00 v input external delay
     1    0.00    0.00    0.00   12.00 v rst (in)
                                         rst (net)
                  0.00    0.00   12.00 v input504/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.04    0.08    0.17   12.17 v input504/X (sky130_fd_sc_hd__clkbuf_4)
                                         net504 (net)
                  0.08    0.00   12.17 v _0808_/A (sky130_fd_sc_hd__clkinv_16)
    67    0.48    0.29    0.23   12.39 ^ _0808_/Y (sky130_fd_sc_hd__clkinv_16)
                                         _0000_ (net)
                  0.29    0.00   12.40 ^ stage_rf_wr_en.internal_data[38]$_DFFE_PP0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                 12.40   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ stage_rf_wr_en.internal_data[38]$_DFFE_PP0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.38    0.38   library removal time
                                  0.38   data required time
-----------------------------------------------------------------------------
                                  0.38   data required time
                                -12.40   data arrival time
-----------------------------------------------------------------------------
                                 12.02   slack (MET)


Startpoint: stage_int_rf_wr_data.internal_data[33]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: stage_int_rf_wr_data.internal_data[65]$_DFFE_PN_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ stage_int_rf_wr_data.internal_data[33]$_DFFE_PN_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.29    0.29 ^ stage_int_rf_wr_data.internal_data[33]$_DFFE_PN_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_int_rf_wr_data.internal_data[33] (net)
                  0.05    0.00    0.29 ^ _0999_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.40 ^ _0999_/X (sky130_fd_sc_hd__mux2_1)
                                         _0066_ (net)
                  0.04    0.00    0.40 ^ stage_int_rf_wr_data.internal_data[65]$_DFFE_PN_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.40   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ stage_int_rf_wr_data.internal_data[65]$_DFFE_PN_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   -0.04   library hold time
                                 -0.04   data required time
-----------------------------------------------------------------------------
                                 -0.04   data required time
                                 -0.40   data arrival time
-----------------------------------------------------------------------------
                                  0.44   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: stage_mask.internal_data[21]$_DFFE_PP0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         12.00   12.00 v input external delay
     1    0.00    0.00    0.00   12.00 v rst (in)
                                         rst (net)
                  0.00    0.00   12.00 v input504/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.04    0.08    0.17   12.17 v input504/X (sky130_fd_sc_hd__clkbuf_4)
                                         net504 (net)
                  0.08    0.00   12.17 v _0808_/A (sky130_fd_sc_hd__clkinv_16)
    67    0.48    0.29    0.23   12.39 ^ _0808_/Y (sky130_fd_sc_hd__clkinv_16)
                                         _0000_ (net)
                  0.39    0.14   12.53 ^ stage_mask.internal_data[21]$_DFFE_PP0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                 12.53   data arrival time

                  0.00   60.00   60.00   clock clk (rise edge)
                          0.00   60.00   clock network delay (ideal)
                          0.00   60.00   clock reconvergence pessimism
                                 60.00 ^ stage_mask.internal_data[21]$_DFFE_PP0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.13   60.13   library recovery time
                                 60.13   data required time
-----------------------------------------------------------------------------
                                 60.13   data required time
                                -12.53   data arrival time
-----------------------------------------------------------------------------
                                 47.60   slack (MET)


Startpoint: stall (input port clocked by clk)
Endpoint: stage_rf_wr_data.internal_data[184]$_DFFE_PN_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         12.00   12.00 ^ input external delay
     1    0.01    0.00    0.00   12.00 ^ stall (in)
                                         stall (net)
                  0.00    0.00   12.00 ^ input505/A (sky130_fd_sc_hd__buf_16)
   110    0.53    0.54    0.41   12.41 ^ input505/X (sky130_fd_sc_hd__buf_16)
                                         net505 (net)
                  0.54    0.03   12.44 ^ load_slew1168/A (sky130_fd_sc_hd__buf_16)
    32    0.35    0.35    0.34   12.78 ^ load_slew1168/X (sky130_fd_sc_hd__buf_16)
                                         net1168 (net)
                  0.46    0.15   12.93 ^ wire1166/A (sky130_fd_sc_hd__buf_16)
    60    0.47    0.48    0.39   13.32 ^ wire1166/X (sky130_fd_sc_hd__buf_16)
                                         net1166 (net)
                  0.50    0.08   13.40 ^ wire1165/A (sky130_fd_sc_hd__buf_16)
   123    0.60    0.61    0.47   13.87 ^ wire1165/X (sky130_fd_sc_hd__buf_16)
                                         net1165 (net)
                  0.64    0.12   13.99 ^ load_slew1164/A (sky130_fd_sc_hd__buf_16)
   107    0.46    0.47    0.46   14.45 ^ load_slew1164/X (sky130_fd_sc_hd__buf_16)
                                         net1164 (net)
                  0.48    0.05   14.50 ^ _1396_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.37   14.87 v _1396_/X (sky130_fd_sc_hd__mux2_1)
                                         _0459_ (net)
                  0.06    0.00   14.87 v stage_rf_wr_data.internal_data[184]$_DFFE_PN_/D (sky130_fd_sc_hd__dfxtp_2)
                                 14.87   data arrival time

                  0.00   60.00   60.00   clock clk (rise edge)
                          0.00   60.00   clock network delay (ideal)
                          0.00   60.00   clock reconvergence pessimism
                                 60.00 ^ stage_rf_wr_data.internal_data[184]$_DFFE_PN_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.13   59.87   library setup time
                                 59.87   data required time
-----------------------------------------------------------------------------
                                 59.87   data required time
                                -14.87   data arrival time
-----------------------------------------------------------------------------
                                 45.00   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: stage_mask.internal_data[21]$_DFFE_PP0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         12.00   12.00 v input external delay
     1    0.00    0.00    0.00   12.00 v rst (in)
                                         rst (net)
                  0.00    0.00   12.00 v input504/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.04    0.08    0.17   12.17 v input504/X (sky130_fd_sc_hd__clkbuf_4)
                                         net504 (net)
                  0.08    0.00   12.17 v _0808_/A (sky130_fd_sc_hd__clkinv_16)
    67    0.48    0.29    0.23   12.39 ^ _0808_/Y (sky130_fd_sc_hd__clkinv_16)
                                         _0000_ (net)
                  0.39    0.14   12.53 ^ stage_mask.internal_data[21]$_DFFE_PP0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                 12.53   data arrival time

                  0.00   60.00   60.00   clock clk (rise edge)
                          0.00   60.00   clock network delay (ideal)
                          0.00   60.00   clock reconvergence pessimism
                                 60.00 ^ stage_mask.internal_data[21]$_DFFE_PP0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.13   60.13   library recovery time
                                 60.13   data required time
-----------------------------------------------------------------------------
                                 60.13   data required time
                                -12.53   data arrival time
-----------------------------------------------------------------------------
                                 47.60   slack (MET)


Startpoint: stall (input port clocked by clk)
Endpoint: stage_rf_wr_data.internal_data[184]$_DFFE_PN_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         12.00   12.00 ^ input external delay
     1    0.01    0.00    0.00   12.00 ^ stall (in)
                                         stall (net)
                  0.00    0.00   12.00 ^ input505/A (sky130_fd_sc_hd__buf_16)
   110    0.53    0.54    0.41   12.41 ^ input505/X (sky130_fd_sc_hd__buf_16)
                                         net505 (net)
                  0.54    0.03   12.44 ^ load_slew1168/A (sky130_fd_sc_hd__buf_16)
    32    0.35    0.35    0.34   12.78 ^ load_slew1168/X (sky130_fd_sc_hd__buf_16)
                                         net1168 (net)
                  0.46    0.15   12.93 ^ wire1166/A (sky130_fd_sc_hd__buf_16)
    60    0.47    0.48    0.39   13.32 ^ wire1166/X (sky130_fd_sc_hd__buf_16)
                                         net1166 (net)
                  0.50    0.08   13.40 ^ wire1165/A (sky130_fd_sc_hd__buf_16)
   123    0.60    0.61    0.47   13.87 ^ wire1165/X (sky130_fd_sc_hd__buf_16)
                                         net1165 (net)
                  0.64    0.12   13.99 ^ load_slew1164/A (sky130_fd_sc_hd__buf_16)
   107    0.46    0.47    0.46   14.45 ^ load_slew1164/X (sky130_fd_sc_hd__buf_16)
                                         net1164 (net)
                  0.48    0.05   14.50 ^ _1396_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.37   14.87 v _1396_/X (sky130_fd_sc_hd__mux2_1)
                                         _0459_ (net)
                  0.06    0.00   14.87 v stage_rf_wr_data.internal_data[184]$_DFFE_PN_/D (sky130_fd_sc_hd__dfxtp_2)
                                 14.87   data arrival time

                  0.00   60.00   60.00   clock clk (rise edge)
                          0.00   60.00   clock network delay (ideal)
                          0.00   60.00   clock reconvergence pessimism
                                 60.00 ^ stage_rf_wr_data.internal_data[184]$_DFFE_PN_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.13   59.87   library setup time
                                 59.87   data required time
-----------------------------------------------------------------------------
                                 59.87   data required time
                                -14.87   data arrival time
-----------------------------------------------------------------------------
                                 45.00   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
0.7617282271385193

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
1.5

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.5078

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
0.06336291134357452

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
0.06867499649524689

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9226

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: stage_rf_wr_addr.internal_data[11]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: stage_rf_wr_addr.internal_data[16]$_DFFE_PN_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ stage_rf_wr_addr.internal_data[11]$_DFFE_PN_/CLK (sky130_fd_sc_hd__dfxtp_4)
   0.48    0.48 v stage_rf_wr_addr.internal_data[11]$_DFFE_PN_/Q (sky130_fd_sc_hd__dfxtp_4)
   0.48    0.96 v _1324_/X (sky130_fd_sc_hd__mux2_1)
   0.00    0.96 v stage_rf_wr_addr.internal_data[16]$_DFFE_PN_/D (sky130_fd_sc_hd__dfxtp_1)
           0.96   data arrival time

  60.00   60.00   clock clk (rise edge)
   0.00   60.00   clock network delay (ideal)
   0.00   60.00   clock reconvergence pessimism
          60.00 ^ stage_rf_wr_addr.internal_data[16]$_DFFE_PN_/CLK (sky130_fd_sc_hd__dfxtp_1)
  -0.12   59.88   library setup time
          59.88   data required time
---------------------------------------------------------
          59.88   data required time
          -0.96   data arrival time
---------------------------------------------------------
          58.91   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: stage_int_rf_wr_data.internal_data[33]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: stage_int_rf_wr_data.internal_data[65]$_DFFE_PN_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ stage_int_rf_wr_data.internal_data[33]$_DFFE_PN_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.29    0.29 ^ stage_int_rf_wr_data.internal_data[33]$_DFFE_PN_/Q (sky130_fd_sc_hd__dfxtp_1)
   0.11    0.40 ^ _0999_/X (sky130_fd_sc_hd__mux2_1)
   0.00    0.40 ^ stage_int_rf_wr_data.internal_data[65]$_DFFE_PN_/D (sky130_fd_sc_hd__dfxtp_1)
           0.40   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ stage_int_rf_wr_data.internal_data[65]$_DFFE_PN_/CLK (sky130_fd_sc_hd__dfxtp_1)
  -0.04   -0.04   library hold time
          -0.04   data required time
---------------------------------------------------------
          -0.04   data required time
          -0.40   data arrival time
---------------------------------------------------------
           0.44   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
14.8731

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
44.9986

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
302.550242

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.26e-04   9.61e-05   6.13e-09   6.22e-04  82.0%
Combinational          6.63e-05   6.98e-05   5.36e-09   1.36e-04  18.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.92e-04   1.66e-04   1.15e-08   7.58e-04 100.0%
                          78.1%      21.9%       0.0%
