// Seed: 1847917627
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_2 = 1 !== 1;
endmodule
module module_1 (
    input tri1 id_0,
    input uwire id_1,
    input tri0 id_2,
    input logic id_3,
    output wor id_4,
    input wire id_5,
    output supply1 id_6,
    input tri id_7,
    output tri0 id_8,
    inout tri id_9,
    input wire id_10,
    output tri0 id_11,
    output tri1 id_12,
    output wire id_13,
    output wand id_14,
    output tri id_15
);
  always @(posedge id_0) force id_4[1 : 1] = id_3;
  assign id_15 = 1;
  wire id_17, id_18;
  module_0(
      id_18, id_17, id_18
  );
endmodule
