$date
	Sun Oct 23 04:36:25 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#601862
b11000 &
b11000 %
1$
b11000 !
1"
#601863
0"
#601866
b1100 &
b1100 %
#601870
b110 &
b110 %
#601874
b11 &
b11 %
#601878
b1010 &
b1010 %
#601882
b101 &
b101 %
#601886
b10000 &
b10000 %
#601890
b1000 &
b1000 %
#601894
b100 &
b100 %
#601898
b10 &
b10 %
#601902
b1 &
1#
b1 %
#601906
b0 &
b0 %
0#
0$
#1514005
b100 !
1"
#1514006
b100 &
b100 %
1$
#1514007
0"
#1514010
b10 &
b10 %
#1514014
b1 &
1#
b1 %
#1514018
b0 &
b0 %
0#
0$
#2601069
b11010 !
1"
#2601070
b11010 &
b11010 %
1$
#2601071
0"
#2601074
b1101 &
b1101 %
#2601078
b101000 &
b101000 %
#2601082
b10100 &
b10100 %
#2601086
b1010 &
b1010 %
#2601090
b101 &
b101 %
#2601094
b10000 &
b10000 %
#2601098
b1000 &
b1000 %
#2601102
b100 &
b100 %
#2601106
b10 &
b10 %
#2601110
b1 &
1#
b1 %
#2601114
b0 &
b0 %
0#
0$
#4500012
