$date
	Tue Sep 19 17:39:27 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module not_1b_test $end
$var reg 1 ! clk $end
$upscope $end
$scope module not_1b_test $end
$var reg 1 " x $end
$upscope $end
$scope module not_1b_test $end
$var wire 1 # out $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1#
0"
0!
$end
#5
1!
#10
0#
0!
1"
#15
1!
#20
1#
0!
0"
#25
1!
#30
0#
0!
1"
#35
1!
#40
0!
#45
1!
#50
0!
