$date
	Sun Mar 14 12:20:34 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module t $end
$var wire 4 ! operation [3:0] $end
$var reg 6 " func [5:0] $end
$var reg 2 # op [1:0] $end
$scope module c $end
$var wire 6 $ func [5:0] $end
$var wire 2 % op [1:0] $end
$var wire 1 & w0 $end
$var wire 1 ' w1 $end
$var wire 1 ( w2 $end
$var wire 1 ) w3 $end
$var wire 1 * w4 $end
$var wire 4 + operation [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx +
x*
x)
x(
x'
x&
bx %
bx $
bx #
bx "
bx !
$end
#5
1*
0(
1&
0'
1)
b10 !
b10 +
b0 "
b0 $
b0 #
b0 %
#10
0&
b110 !
b110 +
b1 #
b1 %
#15
1&
b10 !
b10 +
0)
b10 #
b10 %
#20
b110 !
b110 +
1'
b10 "
b10 $
#25
b0 !
b0 +
0'
0*
b100 "
b100 $
#30
b1 !
b1 +
1(
b101 "
b101 $
#35
b111 !
b111 +
1'
1*
b1010 "
b1010 $
