<oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd"><identifier>ir-100-2176</identifier><datestamp>2013-11-08T11:25:56Z</datestamp><dc:title>FPGA implementation of a single-precision floating-point multiply-accumulator with single-cycle accumulation</dc:title><dc:creator>PAIDIMARRI, A</dc:creator><dc:creator>CEVRERO, A</dc:creator><dc:creator>BRISK, P</dc:creator><dc:creator>IENNE, P</dc:creator><dc:description>This paper describes an FPGA implementation of a single-precision floating-point multiply-accumulator (FPMAC) that supports single-cycle accumulation while maintaining high clock frequencies. A non-traditional internal representation reduces the cost of mantissa alignment within the accumulator. The FPMAC is evaluated on an Altera Stratix III FPGA.</dc:description><dc:publisher>IEEE COMPUTER SOC</dc:publisher><dc:date>2011-10-24T12:20:24Z</dc:date><dc:date>2011-12-15T09:11:36Z</dc:date><dc:date>2011-10-24T12:20:24Z</dc:date><dc:date>2011-12-15T09:11:36Z</dc:date><dc:date>2009</dc:date><dc:type>Proceedings Paper</dc:type><dc:identifier>PROCEEDINGS OF THE 2009 17TH IEEE SYMPOSIUM ON FIELD PROGRAMMABLE CUSTOM COMPUTING MACHINES,267-270</dc:identifier><dc:identifier>978-0-7695-3716-0</dc:identifier><dc:identifier>http://dx.doi.org/10.1109/FCCM.2009.50</dc:identifier><dc:identifier>http://dspace.library.iitb.ac.in/xmlui/handle/10054/15417</dc:identifier><dc:identifier>http://hdl.handle.net/100/2176</dc:identifier><dc:source>17th Annual IEEE Symposium on Field Programmable Custom Computing Machines,Napa, CA,APR 05-07, 2009</dc:source><dc:language>English</dc:language></oai_dc:dc>