{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651378277939 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651378277940 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May  1 13:11:17 2022 " "Processing started: Sun May  1 13:11:17 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651378277940 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651378277940 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mmRISC -c mmRISC " "Command: quartus_map --read_settings_files=on --write_settings_files=off mmRISC -c mmRISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651378277940 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1651378278291 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1651378278329 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset_vector RESET_VECTOR chip_top.v(354) " "Verilog HDL Declaration information at chip_top.v(354): object \"reset_vector\" differs only in case from object \"RESET_VECTOR\" in the same scope" {  } { { "../verilog/chip/chip_top.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/chip/chip_top.v" 354 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/taka/RISCV/mmRISC-1/verilog/chip/chip_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/chip/chip_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 CHIP_TOP " "Found entity 1: CHIP_TOP" {  } { { "../verilog/chip/chip_top.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/chip/chip_top.v" 192 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651378289531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651378289531 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DBG_STOP_TIMER dbg_stop_timer mmRISC.v(103) " "Verilog HDL Declaration information at mmRISC.v(103): object \"DBG_STOP_TIMER\" differs only in case from object \"dbg_stop_timer\" in the same scope" {  } { { "../verilog/mmRISC/mmRISC.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/mmRISC/mmRISC.v" 103 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/taka/RISCV/mmRISC-1/verilog/mmRISC/mmRISC.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/mmRISC/mmRISC.v" { { "Info" "ISGN_ENTITY_NAME" "1 mmRISC " "Found entity 1: mmRISC" {  } { { "../verilog/mmRISC/mmRISC.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/mmRISC/mmRISC.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651378289533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651378289533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/taka/RISCV/mmRISC-1/verilog/mmRISC/bus_m_ahb.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/mmRISC/bus_m_ahb.v" { { "Info" "ISGN_ENTITY_NAME" "1 BUS_M_AHB " "Found entity 1: BUS_M_AHB" {  } { { "../verilog/mmRISC/bus_m_ahb.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/mmRISC/bus_m_ahb.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651378289534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651378289534 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MTIME mtime csr_mtime.v(88) " "Verilog HDL Declaration information at csr_mtime.v(88): object \"MTIME\" differs only in case from object \"mtime\" in the same scope" {  } { { "../verilog/mmRISC/csr_mtime.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/mmRISC/csr_mtime.v" 88 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289535 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MTIMEH mtimeh csr_mtime.v(89) " "Verilog HDL Declaration information at csr_mtime.v(89): object \"MTIMEH\" differs only in case from object \"mtimeh\" in the same scope" {  } { { "../verilog/mmRISC/csr_mtime.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/mmRISC/csr_mtime.v" 89 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/taka/RISCV/mmRISC-1/verilog/mmRISC/csr_mtime.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/mmRISC/csr_mtime.v" { { "Info" "ISGN_ENTITY_NAME" "1 CSR_MTIME " "Found entity 1: CSR_MTIME" {  } { { "../verilog/mmRISC/csr_mtime.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/mmRISC/csr_mtime.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651378289536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651378289536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_TOP " "Found entity 1: CPU_TOP" {  } { { "../verilog/cpu/cpu_top.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_top.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651378289538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651378289538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fetch.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_FETCH " "Found entity 1: CPU_FETCH" {  } { { "../verilog/cpu/cpu_fetch.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fetch.v" 128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651378289540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651378289540 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FETCH_START fetch_start cpu_pipeline.v(88) " "Verilog HDL Declaration information at cpu_pipeline.v(88): object \"FETCH_START\" differs only in case from object \"fetch_start\" in the same scope" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 88 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289544 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FETCH_STOP fetch_stop cpu_pipeline.v(89) " "Verilog HDL Declaration information at cpu_pipeline.v(89): object \"FETCH_STOP\" differs only in case from object \"fetch_stop\" in the same scope" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 89 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289544 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DECODE_ACK decode_ack cpu_pipeline.v(93) " "Verilog HDL Declaration information at cpu_pipeline.v(93): object \"DECODE_ACK\" differs only in case from object \"decode_ack\" in the same scope" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 93 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289544 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ID_MACMD id_macmd cpu_pipeline.v(116) " "Verilog HDL Declaration information at cpu_pipeline.v(116): object \"ID_MACMD\" differs only in case from object \"id_macmd\" in the same scope" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 116 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289544 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EX_MACMD ex_macmd cpu_pipeline.v(117) " "Verilog HDL Declaration information at cpu_pipeline.v(117): object \"EX_MACMD\" differs only in case from object \"ex_macmd\" in the same scope" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 117 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289544 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EX_STSRC ex_stsrc cpu_pipeline.v(119) " "Verilog HDL Declaration information at cpu_pipeline.v(119): object \"EX_STSRC\" differs only in case from object \"ex_stsrc\" in the same scope" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 119 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289544 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "WB_MACMD wb_macmd cpu_pipeline.v(118) " "Verilog HDL Declaration information at cpu_pipeline.v(118): object \"WB_MACMD\" differs only in case from object \"wb_macmd\" in the same scope" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 118 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289544 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EX_AMO_1STLD ex_amo_1stld cpu_pipeline.v(137) " "Verilog HDL Declaration information at cpu_pipeline.v(137): object \"EX_AMO_1STLD\" differs only in case from object \"ex_amo_1stld\" in the same scope" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 137 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289544 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EX_AMO_2NDST ex_amo_2ndst cpu_pipeline.v(138) " "Verilog HDL Declaration information at cpu_pipeline.v(138): object \"EX_AMO_2NDST\" differs only in case from object \"ex_amo_2ndst\" in the same scope" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 138 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289544 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EX_AMO_LRSVD ex_amo_lrsvd cpu_pipeline.v(139) " "Verilog HDL Declaration information at cpu_pipeline.v(139): object \"EX_AMO_LRSVD\" differs only in case from object \"ex_amo_lrsvd\" in the same scope" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289544 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EX_AMO_SCOND ex_amo_scond cpu_pipeline.v(140) " "Verilog HDL Declaration information at cpu_pipeline.v(140): object \"EX_AMO_SCOND\" differs only in case from object \"ex_amo_scond\" in the same scope" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 140 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289544 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PIPE_ID_ENABLE pipe_id_enable cpu_pipeline.v(99) " "Verilog HDL Declaration information at cpu_pipeline.v(99): object \"PIPE_ID_ENABLE\" differs only in case from object \"pipe_id_enable\" in the same scope" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 99 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289544 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PIPE_EX_ENABLE pipe_ex_enable cpu_pipeline.v(100) " "Verilog HDL Declaration information at cpu_pipeline.v(100): object \"PIPE_EX_ENABLE\" differs only in case from object \"pipe_ex_enable\" in the same scope" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 100 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289544 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PIPE_MA_ENABLE pipe_ma_enable cpu_pipeline.v(101) " "Verilog HDL Declaration information at cpu_pipeline.v(101): object \"PIPE_MA_ENABLE\" differs only in case from object \"pipe_ma_enable\" in the same scope" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 101 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289544 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PIPE_WB_ENABLE pipe_wb_enable cpu_pipeline.v(102) " "Verilog HDL Declaration information at cpu_pipeline.v(102): object \"PIPE_WB_ENABLE\" differs only in case from object \"pipe_wb_enable\" in the same scope" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 102 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289544 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ID_DEC_SRC1 id_dec_src1 cpu_pipeline.v(104) " "Verilog HDL Declaration information at cpu_pipeline.v(104): object \"ID_DEC_SRC1\" differs only in case from object \"id_dec_src1\" in the same scope" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 104 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289544 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ID_DEC_SRC2 id_dec_src2 cpu_pipeline.v(105) " "Verilog HDL Declaration information at cpu_pipeline.v(105): object \"ID_DEC_SRC2\" differs only in case from object \"id_dec_src2\" in the same scope" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 105 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289544 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ID_ALU_SRC2 id_alu_src2 cpu_pipeline.v(106) " "Verilog HDL Declaration information at cpu_pipeline.v(106): object \"ID_ALU_SRC2\" differs only in case from object \"id_alu_src2\" in the same scope" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 106 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289544 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EX_ALU_SRC1 ex_alu_src1 cpu_pipeline.v(107) " "Verilog HDL Declaration information at cpu_pipeline.v(107): object \"EX_ALU_SRC1\" differs only in case from object \"ex_alu_src1\" in the same scope" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 107 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289544 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EX_ALU_SRC2 ex_alu_src2 cpu_pipeline.v(108) " "Verilog HDL Declaration information at cpu_pipeline.v(108): object \"EX_ALU_SRC2\" differs only in case from object \"ex_alu_src2\" in the same scope" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 108 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289544 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EX_ALU_SRC3 ex_alu_src3 cpu_pipeline.v(109) " "Verilog HDL Declaration information at cpu_pipeline.v(109): object \"EX_ALU_SRC3\" differs only in case from object \"ex_alu_src3\" in the same scope" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 109 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289545 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EX_ALU_DST1 ex_alu_dst1 cpu_pipeline.v(111) " "Verilog HDL Declaration information at cpu_pipeline.v(111): object \"EX_ALU_DST1\" differs only in case from object \"ex_alu_dst1\" in the same scope" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 111 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289545 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EX_ALU_DST2 ex_alu_dst2 cpu_pipeline.v(112) " "Verilog HDL Declaration information at cpu_pipeline.v(112): object \"EX_ALU_DST2\" differs only in case from object \"ex_alu_dst2\" in the same scope" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 112 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289545 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "WB_LOAD_DST wb_load_dst cpu_pipeline.v(120) " "Verilog HDL Declaration information at cpu_pipeline.v(120): object \"WB_LOAD_DST\" differs only in case from object \"wb_load_dst\" in the same scope" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 120 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289545 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EX_ALU_FUNC ex_alu_func cpu_pipeline.v(113) " "Verilog HDL Declaration information at cpu_pipeline.v(113): object \"EX_ALU_FUNC\" differs only in case from object \"ex_alu_func\" in the same scope" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 113 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289545 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EX_ALU_IMM ex_alu_imm cpu_pipeline.v(110) " "Verilog HDL Declaration information at cpu_pipeline.v(110): object \"EX_ALU_IMM\" differs only in case from object \"ex_alu_imm\" in the same scope" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 110 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289545 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EX_ALU_SHAMT ex_alu_shamt cpu_pipeline.v(114) " "Verilog HDL Declaration information at cpu_pipeline.v(114): object \"EX_ALU_SHAMT\" differs only in case from object \"ex_alu_shamt\" in the same scope" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 114 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289545 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EX_MUL_FUNC ex_mul_func cpu_pipeline.v(127) " "Verilog HDL Declaration information at cpu_pipeline.v(127): object \"EX_MUL_FUNC\" differs only in case from object \"ex_mul_func\" in the same scope" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 127 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289545 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ID_DIV_FUNC id_div_func cpu_pipeline.v(128) " "Verilog HDL Declaration information at cpu_pipeline.v(128): object \"ID_DIV_FUNC\" differs only in case from object \"id_div_func\" in the same scope" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 128 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289545 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EX_DIV_FUNC ex_div_func cpu_pipeline.v(129) " "Verilog HDL Declaration information at cpu_pipeline.v(129): object \"EX_DIV_FUNC\" differs only in case from object \"ex_div_func\" in the same scope" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 129 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289545 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ID_DIV_EXEC id_div_exec cpu_pipeline.v(130) " "Verilog HDL Declaration information at cpu_pipeline.v(130): object \"ID_DIV_EXEC\" differs only in case from object \"id_div_exec\" in the same scope" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 130 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289545 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ID_DIV_CHEK id_div_chek cpu_pipeline.v(133) " "Verilog HDL Declaration information at cpu_pipeline.v(133): object \"ID_DIV_CHEK\" differs only in case from object \"id_div_chek\" in the same scope" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 133 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289545 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ID_CMP_FUNC id_cmp_func cpu_pipeline.v(125) " "Verilog HDL Declaration information at cpu_pipeline.v(125): object \"ID_CMP_FUNC\" differs only in case from object \"id_cmp_func\" in the same scope" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 125 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289545 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DECODE_REQ decode_req cpu_pipeline.v(92) " "Verilog HDL Declaration information at cpu_pipeline.v(92): object \"DECODE_REQ\" differs only in case from object \"decode_req\" in the same scope" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 92 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289545 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ID_FPU_SRC1 id_fpu_src1 cpu_pipeline.v(184) " "Verilog HDL Declaration information at cpu_pipeline.v(184): object \"ID_FPU_SRC1\" differs only in case from object \"id_fpu_src1\" in the same scope" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 184 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289545 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ID_FPU_SRC2 id_fpu_src2 cpu_pipeline.v(185) " "Verilog HDL Declaration information at cpu_pipeline.v(185): object \"ID_FPU_SRC2\" differs only in case from object \"id_fpu_src2\" in the same scope" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 185 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289545 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ID_FPU_SRC3 id_fpu_src3 cpu_pipeline.v(186) " "Verilog HDL Declaration information at cpu_pipeline.v(186): object \"ID_FPU_SRC3\" differs only in case from object \"id_fpu_src3\" in the same scope" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 186 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289545 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ID_FPU_DST1 id_fpu_dst1 cpu_pipeline.v(187) " "Verilog HDL Declaration information at cpu_pipeline.v(187): object \"ID_FPU_DST1\" differs only in case from object \"id_fpu_dst1\" in the same scope" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 187 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289545 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ID_FPU_CMD id_fpu_cmd cpu_pipeline.v(188) " "Verilog HDL Declaration information at cpu_pipeline.v(188): object \"ID_FPU_CMD\" differs only in case from object \"id_fpu_cmd\" in the same scope" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 188 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289545 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ID_FPU_RMODE id_fpu_rmode cpu_pipeline.v(189) " "Verilog HDL Declaration information at cpu_pipeline.v(189): object \"ID_FPU_RMODE\" differs only in case from object \"id_fpu_rmode\" in the same scope" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 189 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289545 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DBG_HALT_ACK dbg_halt_ack cpu_pipeline.v(173) " "Verilog HDL Declaration information at cpu_pipeline.v(173): object \"DBG_HALT_ACK\" differs only in case from object \"dbg_halt_ack\" in the same scope" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 173 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289545 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DBG_RESUME_ACK dbg_resume_ack cpu_pipeline.v(177) " "Verilog HDL Declaration information at cpu_pipeline.v(177): object \"DBG_RESUME_ACK\" differs only in case from object \"dbg_resume_ack\" in the same scope" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 177 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289545 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INT_ACK int_ack cpu_pipeline.v(156) " "Verilog HDL Declaration information at cpu_pipeline.v(156): object \"INT_ACK\" differs only in case from object \"int_ack\" in the same scope" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 156 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289545 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EXP_ACK exp_ack cpu_pipeline.v(153) " "Verilog HDL Declaration information at cpu_pipeline.v(153): object \"EXP_ACK\" differs only in case from object \"exp_ack\" in the same scope" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 153 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289545 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MRET_ACK mret_ack cpu_pipeline.v(154) " "Verilog HDL Declaration information at cpu_pipeline.v(154): object \"MRET_ACK\" differs only in case from object \"mret_ack\" in the same scope" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 154 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289545 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "WFI_WAITING wfi_waiting cpu_pipeline.v(158) " "Verilog HDL Declaration information at cpu_pipeline.v(158): object \"WFI_WAITING\" differs only in case from object \"wfi_waiting\" in the same scope" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 158 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289545 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "WFI_THRU_ACK wfi_thru_ack cpu_pipeline.v(160) " "Verilog HDL Declaration information at cpu_pipeline.v(160): object \"WFI_THRU_ACK\" differs only in case from object \"wfi_thru_ack\" in the same scope" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 160 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289545 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TRG_ACK_INST trg_ack_inst cpu_pipeline.v(164) " "Verilog HDL Declaration information at cpu_pipeline.v(164): object \"TRG_ACK_INST\" differs only in case from object \"trg_ack_inst\" in the same scope" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 164 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289545 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TRG_ACK_DATA trg_ack_data cpu_pipeline.v(165) " "Verilog HDL Declaration information at cpu_pipeline.v(165): object \"TRG_ACK_DATA\" differs only in case from object \"trg_ack_data\" in the same scope" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 165 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_PIPELINE " "Found entity 1: CPU_PIPELINE" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651378289546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651378289546 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cpu_datapath.v(440) " "Verilog HDL information at cpu_datapath.v(440): always construct contains both blocking and non-blocking assignments" {  } { { "../verilog/cpu/cpu_datapath.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_datapath.v" 440 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1651378289547 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cpu_datapath.v(507) " "Verilog HDL information at cpu_datapath.v(507): always construct contains both blocking and non-blocking assignments" {  } { { "../verilog/cpu/cpu_datapath.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_datapath.v" 507 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1651378289547 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ID_BUSA id_busA cpu_datapath.v(69) " "Verilog HDL Declaration information at cpu_datapath.v(69): object \"ID_BUSA\" differs only in case from object \"id_busA\" in the same scope" {  } { { "../verilog/cpu/cpu_datapath.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_datapath.v" 69 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289548 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ID_BUSB id_busB cpu_datapath.v(70) " "Verilog HDL Declaration information at cpu_datapath.v(70): object \"ID_BUSB\" differs only in case from object \"id_busB\" in the same scope" {  } { { "../verilog/cpu/cpu_datapath.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_datapath.v" 70 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289548 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EX_CSR_RDATA ex_csr_rdata cpu_datapath.v(100) " "Verilog HDL Declaration information at cpu_datapath.v(100): object \"EX_CSR_RDATA\" differs only in case from object \"ex_csr_rdata\" in the same scope" {  } { { "../verilog/cpu/cpu_datapath.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_datapath.v" 100 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289548 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BUSM_M_REQ busm_m_req cpu_datapath.v(23) " "Verilog HDL Declaration information at cpu_datapath.v(23): object \"BUSM_M_REQ\" differs only in case from object \"busm_m_req\" in the same scope" {  } { { "../verilog/cpu/cpu_datapath.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_datapath.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289548 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EX_BUSERR_ADDR ex_buserr_addr cpu_datapath.v(93) " "Verilog HDL Declaration information at cpu_datapath.v(93): object \"EX_BUSERR_ADDR\" differs only in case from object \"ex_buserr_addr\" in the same scope" {  } { { "../verilog/cpu/cpu_datapath.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_datapath.v" 93 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_DATAPATH " "Found entity 1: CPU_DATAPATH" {  } { { "../verilog/cpu/cpu_datapath.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_datapath.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651378289548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651378289548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_FPU32 " "Found entity 1: CPU_FPU32" {  } { { "../verilog/cpu/cpu_fpu32.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651378289551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651378289551 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TRG_REQ_INST trg_req_inst cpu_debug.v(79) " "Verilog HDL Declaration information at cpu_debug.v(79): object \"TRG_REQ_INST\" differs only in case from object \"trg_req_inst\" in the same scope" {  } { { "../verilog/cpu/cpu_debug.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_debug.v" 79 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289553 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TRG_REQ_DATA trg_req_data cpu_debug.v(80) " "Verilog HDL Declaration information at cpu_debug.v(80): object \"TRG_REQ_DATA\" differs only in case from object \"trg_req_data\" in the same scope" {  } { { "../verilog/cpu/cpu_debug.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_debug.v" 80 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_debug.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_debug.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_DEBUG " "Found entity 1: CPU_DEBUG" {  } { { "../verilog/cpu/cpu_debug.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_debug.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651378289553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651378289553 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "WFI_THRU_REQ wfi_thru_req cpu_csr.v(240) " "Verilog HDL Declaration information at cpu_csr.v(240): object \"WFI_THRU_REQ\" differs only in case from object \"wfi_thru_req\" in the same scope" {  } { { "../verilog/cpu/cpu_csr.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_csr.v" 240 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_CSR " "Found entity 1: CPU_CSR" {  } { { "../verilog/cpu/cpu_csr.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_csr.v" 168 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651378289555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651378289555 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cpu_csr_dbg.v(856) " "Verilog HDL information at cpu_csr_dbg.v(856): always construct contains both blocking and non-blocking assignments" {  } { { "../verilog/cpu/cpu_csr_dbg.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_csr_dbg.v" 856 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1651378289557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_csr_dbg.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_csr_dbg.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_CSR_DBG " "Found entity 1: CPU_CSR_DBG" {  } { { "../verilog/cpu/cpu_csr_dbg.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_csr_dbg.v" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651378289557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651378289557 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INTCTRL_REQ intctrl_req cpu_csr_int.v(67) " "Verilog HDL Declaration information at cpu_csr_int.v(67): object \"INTCTRL_REQ\" differs only in case from object \"intctrl_req\" in the same scope" {  } { { "../verilog/cpu/cpu_csr_int.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_csr_int.v" 67 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289559 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INTCTRL_NUM intctrl_num cpu_csr_int.v(68) " "Verilog HDL Declaration information at cpu_csr_int.v(68): object \"INTCTRL_NUM\" differs only in case from object \"intctrl_num\" in the same scope" {  } { { "../verilog/cpu/cpu_csr_int.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_csr_int.v" 68 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_csr_int.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_csr_int.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_CSR_INT " "Found entity 1: CPU_CSR_INT" {  } { { "../verilog/cpu/cpu_csr_int.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_csr_int.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651378289559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651378289559 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M_HSEL m_hsel ahb_top.v(27) " "Verilog HDL Declaration information at ahb_top.v(27): object \"M_HSEL\" differs only in case from object \"m_hsel\" in the same scope" {  } { { "../verilog/ahb_matrix/ahb_top.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_top.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289560 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M_HTRANS m_htrans ahb_top.v(28) " "Verilog HDL Declaration information at ahb_top.v(28): object \"M_HTRANS\" differs only in case from object \"m_htrans\" in the same scope" {  } { { "../verilog/ahb_matrix/ahb_top.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_top.v" 28 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289560 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M_HWRITE m_hwrite ahb_top.v(29) " "Verilog HDL Declaration information at ahb_top.v(29): object \"M_HWRITE\" differs only in case from object \"m_hwrite\" in the same scope" {  } { { "../verilog/ahb_matrix/ahb_top.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_top.v" 29 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289560 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M_HMASTLOCK m_hmastlock ahb_top.v(30) " "Verilog HDL Declaration information at ahb_top.v(30): object \"M_HMASTLOCK\" differs only in case from object \"m_hmastlock\" in the same scope" {  } { { "../verilog/ahb_matrix/ahb_top.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_top.v" 30 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289560 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M_HSIZE m_hsize ahb_top.v(31) " "Verilog HDL Declaration information at ahb_top.v(31): object \"M_HSIZE\" differs only in case from object \"m_hsize\" in the same scope" {  } { { "../verilog/ahb_matrix/ahb_top.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_top.v" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289560 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M_HBURST m_hburst ahb_top.v(32) " "Verilog HDL Declaration information at ahb_top.v(32): object \"M_HBURST\" differs only in case from object \"m_hburst\" in the same scope" {  } { { "../verilog/ahb_matrix/ahb_top.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_top.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289560 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M_HPROT m_hprot ahb_top.v(33) " "Verilog HDL Declaration information at ahb_top.v(33): object \"M_HPROT\" differs only in case from object \"m_hprot\" in the same scope" {  } { { "../verilog/ahb_matrix/ahb_top.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_top.v" 33 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289560 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M_HADDR m_haddr ahb_top.v(34) " "Verilog HDL Declaration information at ahb_top.v(34): object \"M_HADDR\" differs only in case from object \"m_haddr\" in the same scope" {  } { { "../verilog/ahb_matrix/ahb_top.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_top.v" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289560 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M_HWDATA m_hwdata ahb_top.v(35) " "Verilog HDL Declaration information at ahb_top.v(35): object \"M_HWDATA\" differs only in case from object \"m_hwdata\" in the same scope" {  } { { "../verilog/ahb_matrix/ahb_top.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_top.v" 35 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289560 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M_HRDATA m_hrdata ahb_top.v(38) " "Verilog HDL Declaration information at ahb_top.v(38): object \"M_HRDATA\" differs only in case from object \"m_hrdata\" in the same scope" {  } { { "../verilog/ahb_matrix/ahb_top.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_top.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289560 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M_HRESP m_hresp ahb_top.v(39) " "Verilog HDL Declaration information at ahb_top.v(39): object \"M_HRESP\" differs only in case from object \"m_hresp\" in the same scope" {  } { { "../verilog/ahb_matrix/ahb_top.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_top.v" 39 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289560 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S_HSEL s_hsel ahb_top.v(51) " "Verilog HDL Declaration information at ahb_top.v(51): object \"S_HSEL\" differs only in case from object \"s_hsel\" in the same scope" {  } { { "../verilog/ahb_matrix/ahb_top.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_top.v" 51 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289560 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S_HTRANS s_htrans ahb_top.v(52) " "Verilog HDL Declaration information at ahb_top.v(52): object \"S_HTRANS\" differs only in case from object \"s_htrans\" in the same scope" {  } { { "../verilog/ahb_matrix/ahb_top.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_top.v" 52 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289560 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S_HWRITE s_hwrite ahb_top.v(53) " "Verilog HDL Declaration information at ahb_top.v(53): object \"S_HWRITE\" differs only in case from object \"s_hwrite\" in the same scope" {  } { { "../verilog/ahb_matrix/ahb_top.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_top.v" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289560 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S_HMASTLOCK s_hmastlock ahb_top.v(54) " "Verilog HDL Declaration information at ahb_top.v(54): object \"S_HMASTLOCK\" differs only in case from object \"s_hmastlock\" in the same scope" {  } { { "../verilog/ahb_matrix/ahb_top.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_top.v" 54 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289560 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S_HSIZE s_hsize ahb_top.v(55) " "Verilog HDL Declaration information at ahb_top.v(55): object \"S_HSIZE\" differs only in case from object \"s_hsize\" in the same scope" {  } { { "../verilog/ahb_matrix/ahb_top.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_top.v" 55 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289560 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S_HBURST s_hburst ahb_top.v(56) " "Verilog HDL Declaration information at ahb_top.v(56): object \"S_HBURST\" differs only in case from object \"s_hburst\" in the same scope" {  } { { "../verilog/ahb_matrix/ahb_top.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_top.v" 56 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289560 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S_HPROT s_hprot ahb_top.v(57) " "Verilog HDL Declaration information at ahb_top.v(57): object \"S_HPROT\" differs only in case from object \"s_hprot\" in the same scope" {  } { { "../verilog/ahb_matrix/ahb_top.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_top.v" 57 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289560 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S_HADDR s_haddr ahb_top.v(58) " "Verilog HDL Declaration information at ahb_top.v(58): object \"S_HADDR\" differs only in case from object \"s_haddr\" in the same scope" {  } { { "../verilog/ahb_matrix/ahb_top.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_top.v" 58 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289560 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S_HWDATA s_hwdata ahb_top.v(59) " "Verilog HDL Declaration information at ahb_top.v(59): object \"S_HWDATA\" differs only in case from object \"s_hwdata\" in the same scope" {  } { { "../verilog/ahb_matrix/ahb_top.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_top.v" 59 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289560 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S_HRDATA s_hrdata ahb_top.v(62) " "Verilog HDL Declaration information at ahb_top.v(62): object \"S_HRDATA\" differs only in case from object \"s_hrdata\" in the same scope" {  } { { "../verilog/ahb_matrix/ahb_top.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_top.v" 62 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289560 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S_HRESP s_hresp ahb_top.v(63) " "Verilog HDL Declaration information at ahb_top.v(63): object \"S_HRESP\" differs only in case from object \"s_hresp\" in the same scope" {  } { { "../verilog/ahb_matrix/ahb_top.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_top.v" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 AHB_MATRIX " "Found entity 1: AHB_MATRIX" {  } { { "../verilog/ahb_matrix/ahb_top.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_top.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651378289561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651378289561 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S_HSEL s_hsel ahb_slave_port.v(26) " "Verilog HDL Declaration information at ahb_slave_port.v(26): object \"S_HSEL\" differs only in case from object \"s_hsel\" in the same scope" {  } { { "../verilog/ahb_matrix/ahb_slave_port.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_slave_port.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289561 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S_HTRANS s_htrans ahb_slave_port.v(27) " "Verilog HDL Declaration information at ahb_slave_port.v(27): object \"S_HTRANS\" differs only in case from object \"s_htrans\" in the same scope" {  } { { "../verilog/ahb_matrix/ahb_slave_port.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_slave_port.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289561 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S_HWRITE s_hwrite ahb_slave_port.v(28) " "Verilog HDL Declaration information at ahb_slave_port.v(28): object \"S_HWRITE\" differs only in case from object \"s_hwrite\" in the same scope" {  } { { "../verilog/ahb_matrix/ahb_slave_port.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_slave_port.v" 28 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289561 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S_HMASTLOCK s_hmastlock ahb_slave_port.v(29) " "Verilog HDL Declaration information at ahb_slave_port.v(29): object \"S_HMASTLOCK\" differs only in case from object \"s_hmastlock\" in the same scope" {  } { { "../verilog/ahb_matrix/ahb_slave_port.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_slave_port.v" 29 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289562 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S_HSIZE s_hsize ahb_slave_port.v(30) " "Verilog HDL Declaration information at ahb_slave_port.v(30): object \"S_HSIZE\" differs only in case from object \"s_hsize\" in the same scope" {  } { { "../verilog/ahb_matrix/ahb_slave_port.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_slave_port.v" 30 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289562 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S_HBURST s_hburst ahb_slave_port.v(31) " "Verilog HDL Declaration information at ahb_slave_port.v(31): object \"S_HBURST\" differs only in case from object \"s_hburst\" in the same scope" {  } { { "../verilog/ahb_matrix/ahb_slave_port.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_slave_port.v" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289562 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S_HPROT s_hprot ahb_slave_port.v(32) " "Verilog HDL Declaration information at ahb_slave_port.v(32): object \"S_HPROT\" differs only in case from object \"s_hprot\" in the same scope" {  } { { "../verilog/ahb_matrix/ahb_slave_port.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_slave_port.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289562 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S_HADDR s_haddr ahb_slave_port.v(33) " "Verilog HDL Declaration information at ahb_slave_port.v(33): object \"S_HADDR\" differs only in case from object \"s_haddr\" in the same scope" {  } { { "../verilog/ahb_matrix/ahb_slave_port.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_slave_port.v" 33 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289562 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S_HWDATA s_hwdata ahb_slave_port.v(34) " "Verilog HDL Declaration information at ahb_slave_port.v(34): object \"S_HWDATA\" differs only in case from object \"s_hwdata\" in the same scope" {  } { { "../verilog/ahb_matrix/ahb_slave_port.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_slave_port.v" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289562 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S_HRDATA s_hrdata ahb_slave_port.v(37) " "Verilog HDL Declaration information at ahb_slave_port.v(37): object \"S_HRDATA\" differs only in case from object \"s_hrdata\" in the same scope" {  } { { "../verilog/ahb_matrix/ahb_slave_port.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_slave_port.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289562 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S_HRESP s_hresp ahb_slave_port.v(38) " "Verilog HDL Declaration information at ahb_slave_port.v(38): object \"S_HRESP\" differs only in case from object \"s_hresp\" in the same scope" {  } { { "../verilog/ahb_matrix/ahb_slave_port.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_slave_port.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_slave_port.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_slave_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 AHB_SLAVE_PORT " "Found entity 1: AHB_SLAVE_PORT" {  } { { "../verilog/ahb_matrix/ahb_slave_port.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_slave_port.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651378289562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651378289562 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M_HSEL m_hsel ahb_master_port.v(25) " "Verilog HDL Declaration information at ahb_master_port.v(25): object \"M_HSEL\" differs only in case from object \"m_hsel\" in the same scope" {  } { { "../verilog/ahb_matrix/ahb_master_port.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_master_port.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289563 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M_HTRANS m_htrans ahb_master_port.v(26) " "Verilog HDL Declaration information at ahb_master_port.v(26): object \"M_HTRANS\" differs only in case from object \"m_htrans\" in the same scope" {  } { { "../verilog/ahb_matrix/ahb_master_port.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_master_port.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289563 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M_HWRITE m_hwrite ahb_master_port.v(27) " "Verilog HDL Declaration information at ahb_master_port.v(27): object \"M_HWRITE\" differs only in case from object \"m_hwrite\" in the same scope" {  } { { "../verilog/ahb_matrix/ahb_master_port.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_master_port.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289563 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M_HMASTLOCK m_hmastlock ahb_master_port.v(28) " "Verilog HDL Declaration information at ahb_master_port.v(28): object \"M_HMASTLOCK\" differs only in case from object \"m_hmastlock\" in the same scope" {  } { { "../verilog/ahb_matrix/ahb_master_port.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_master_port.v" 28 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289563 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M_HSIZE m_hsize ahb_master_port.v(29) " "Verilog HDL Declaration information at ahb_master_port.v(29): object \"M_HSIZE\" differs only in case from object \"m_hsize\" in the same scope" {  } { { "../verilog/ahb_matrix/ahb_master_port.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_master_port.v" 29 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289563 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M_HBURST m_hburst ahb_master_port.v(30) " "Verilog HDL Declaration information at ahb_master_port.v(30): object \"M_HBURST\" differs only in case from object \"m_hburst\" in the same scope" {  } { { "../verilog/ahb_matrix/ahb_master_port.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_master_port.v" 30 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289563 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M_HPROT m_hprot ahb_master_port.v(31) " "Verilog HDL Declaration information at ahb_master_port.v(31): object \"M_HPROT\" differs only in case from object \"m_hprot\" in the same scope" {  } { { "../verilog/ahb_matrix/ahb_master_port.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_master_port.v" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289563 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M_HADDR m_haddr ahb_master_port.v(32) " "Verilog HDL Declaration information at ahb_master_port.v(32): object \"M_HADDR\" differs only in case from object \"m_haddr\" in the same scope" {  } { { "../verilog/ahb_matrix/ahb_master_port.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_master_port.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289563 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M_HWDATA m_hwdata ahb_master_port.v(33) " "Verilog HDL Declaration information at ahb_master_port.v(33): object \"M_HWDATA\" differs only in case from object \"m_hwdata\" in the same scope" {  } { { "../verilog/ahb_matrix/ahb_master_port.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_master_port.v" 33 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289563 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M_HRDATA m_hrdata ahb_master_port.v(36) " "Verilog HDL Declaration information at ahb_master_port.v(36): object \"M_HRDATA\" differs only in case from object \"m_hrdata\" in the same scope" {  } { { "../verilog/ahb_matrix/ahb_master_port.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_master_port.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289563 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M_HRESP m_hresp ahb_master_port.v(37) " "Verilog HDL Declaration information at ahb_master_port.v(37): object \"M_HRESP\" differs only in case from object \"m_hresp\" in the same scope" {  } { { "../verilog/ahb_matrix/ahb_master_port.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_master_port.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_master_port.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_master_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 AHB_MASTER_PORT " "Found entity 1: AHB_MASTER_PORT" {  } { { "../verilog/ahb_matrix/ahb_master_port.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_master_port.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651378289564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651378289564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_interconnect.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_interconnect.v" { { "Info" "ISGN_ENTITY_NAME" "1 AHB_INTERCONNECT " "Found entity 1: AHB_INTERCONNECT" {  } { { "../verilog/ahb_matrix/ahb_interconnect.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_interconnect.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651378289565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651378289565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_arb.v 2 2 " "Found 2 design units, including 2 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_arb.v" { { "Info" "ISGN_ENTITY_NAME" "1 AHB_ARB " "Found entity 1: AHB_ARB" {  } { { "../verilog/ahb_matrix/ahb_arb.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_arb.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651378289566 ""} { "Info" "ISGN_ENTITY_NAME" "2 AHB_ARB_RB " "Found entity 2: AHB_ARB_RB" {  } { { "../verilog/ahb_matrix/ahb_arb.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_arb.v" 184 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651378289566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651378289566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/taka/RISCV/mmRISC-1/verilog/debug/debug_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/debug/debug_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DEBUG_TOP " "Found entity 1: DEBUG_TOP" {  } { { "../verilog/debug/debug_top.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/debug/debug_top.v" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651378289567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651378289567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/taka/RISCV/mmRISC-1/verilog/debug/debug_dtm_jtag.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/debug/debug_dtm_jtag.v" { { "Info" "ISGN_ENTITY_NAME" "1 DEBUG_DTM_JTAG " "Found entity 1: DEBUG_DTM_JTAG" {  } { { "../verilog/debug/debug_dtm_jtag.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/debug/debug_dtm_jtag.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651378289569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651378289569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/taka/RISCV/mmRISC-1/verilog/debug/debug_dm.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/debug/debug_dm.v" { { "Info" "ISGN_ENTITY_NAME" "1 DEBUG_DM " "Found entity 1: DEBUG_DM" {  } { { "../verilog/debug/debug_dm.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/debug/debug_dm.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651378289582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651378289582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/taka/RISCV/mmRISC-1/verilog/debug/debug_cdc.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/debug/debug_cdc.v" { { "Info" "ISGN_ENTITY_NAME" "1 DEBUG_CDC " "Found entity 1: DEBUG_CDC" {  } { { "../verilog/debug/debug_cdc.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/debug/debug_cdc.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651378289585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651378289585 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IRQ_EXT irq_ext int_gen.v(54) " "Verilog HDL Declaration information at int_gen.v(54): object \"IRQ_EXT\" differs only in case from object \"irq_ext\" in the same scope" {  } { { "../verilog/int_gen/int_gen.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/int_gen/int_gen.v" 54 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651378289589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/taka/RISCV/mmRISC-1/verilog/int_gen/int_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/int_gen/int_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 INT_GEN " "Found entity 1: INT_GEN" {  } { { "../verilog/int_gen/int_gen.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/int_gen/int_gen.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651378289590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651378289590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/taka/RISCV/mmRISC-1/verilog/uart/uart.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/uart/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "../verilog/uart/uart.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/uart/uart.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651378289591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651378289591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/taka/RISCV/mmRISC-1/verilog/uart/sasc/trunk/rtl/verilog/sasc_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/uart/sasc/trunk/rtl/verilog/sasc_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sasc_top " "Found entity 1: sasc_top" {  } { { "../verilog/uart/sasc/trunk/rtl/verilog/sasc_top.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/uart/sasc/trunk/rtl/verilog/sasc_top.v" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651378289592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651378289592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/taka/RISCV/mmRISC-1/verilog/uart/sasc/trunk/rtl/verilog/sasc_fifo4.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/uart/sasc/trunk/rtl/verilog/sasc_fifo4.v" { { "Info" "ISGN_ENTITY_NAME" "1 sasc_fifo4 " "Found entity 1: sasc_fifo4" {  } { { "../verilog/uart/sasc/trunk/rtl/verilog/sasc_fifo4.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/uart/sasc/trunk/rtl/verilog/sasc_fifo4.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651378289593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651378289593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/taka/RISCV/mmRISC-1/verilog/uart/sasc/trunk/rtl/verilog/sasc_brg.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/uart/sasc/trunk/rtl/verilog/sasc_brg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sasc_brg " "Found entity 1: sasc_brg" {  } { { "../verilog/uart/sasc/trunk/rtl/verilog/sasc_brg.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/uart/sasc/trunk/rtl/verilog/sasc_brg.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651378289594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651378289594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/taka/RISCV/mmRISC-1/verilog/i2c/i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/i2c/i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C " "Found entity 1: I2C" {  } { { "../verilog/i2c/i2c.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/i2c/i2c.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651378289596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651378289596 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "enum_state ../verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v(185) " "Unrecognized synthesis attribute \"enum_state\" at ../verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v(185)" {  } { { "../verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" 185 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651378289598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/taka/RISCV/mmRISC-1/verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_bit_ctrl " "Found entity 1: i2c_master_bit_ctrl" {  } { { "../verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" 143 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651378289600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651378289600 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "enum_state ../verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v(199) " "Unrecognized synthesis attribute \"enum_state\" at ../verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v(199)" {  } { { "../verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v" 199 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651378289600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/taka/RISCV/mmRISC-1/verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_byte_ctrl " "Found entity 1: i2c_master_byte_ctrl" {  } { { "../verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651378289601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651378289601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/taka/RISCV/mmRISC-1/verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_top " "Found entity 1: i2c_master_top" {  } { { "../verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_top.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_top.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651378289602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651378289602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/taka/RISCV/mmRISC-1/verilog/spi/spi.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/spi/spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI " "Found entity 1: SPI" {  } { { "../verilog/spi/spi.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/spi/spi.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651378289603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651378289603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/taka/RISCV/mmRISC-1/verilog/spi/simple_spi/trunk/rtl/verilog/simple_spi_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/spi/simple_spi/trunk/rtl/verilog/simple_spi_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_spi_top " "Found entity 1: simple_spi_top" {  } { { "../verilog/spi/simple_spi/trunk/rtl/verilog/simple_spi_top.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/spi/simple_spi/trunk/rtl/verilog/simple_spi_top.v" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651378289605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651378289605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/taka/RISCV/mmRISC-1/verilog/spi/simple_spi/trunk/rtl/verilog/fifo4.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/spi/simple_spi/trunk/rtl/verilog/fifo4.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo4 " "Found entity 1: fifo4" {  } { { "../verilog/spi/simple_spi/trunk/rtl/verilog/fifo4.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/spi/simple_spi/trunk/rtl/verilog/fifo4.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651378289606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651378289606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/taka/RISCV/mmRISC-1/verilog/ram/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/ram/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../verilog/ram/ram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ram/ram.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651378289608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651378289608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/taka/RISCV/mmRISC-1/verilog/ram/ram_fpga.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/ram/ram_fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_FPGA " "Found entity 1: RAM_FPGA" {  } { { "../verilog/ram/ram_fpga.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ram/ram_fpga.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651378289609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651378289609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ahb_lite_sdram " "Found entity 1: ahb_lite_sdram" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651378289610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651378289610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/taka/RISCV/mmRISC-1/verilog/port/port.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/port/port.v" { { "Info" "ISGN_ENTITY_NAME" "1 PORT " "Found entity 1: PORT" {  } { { "../verilog/port/port.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/port/port.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651378289611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651378289611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PLL.v 1 1 " "Found 1 design units, including 1 entities, in source file PLL.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "/home/taka/RISCV/mmRISC-1/fpga/PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651378289614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651378289614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM128KB_DP.v 1 1 " "Found 1 design units, including 1 entities, in source file RAM128KB_DP.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM128KB_DP " "Found entity 1: RAM128KB_DP" {  } { { "RAM128KB_DP.v" "" { Text "/home/taka/RISCV/mmRISC-1/fpga/RAM128KB_DP.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651378289616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651378289616 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ahb_lite_sdram ahb_lite_sdram.v(100) " "Verilog HDL Parameter Declaration warning at ahb_lite_sdram.v(100): Parameter Declaration in module \"ahb_lite_sdram\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 100 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1651378289657 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ahb_lite_sdram ahb_lite_sdram.v(117) " "Verilog HDL Parameter Declaration warning at ahb_lite_sdram.v(117): Parameter Declaration in module \"ahb_lite_sdram\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 117 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1651378289657 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ahb_lite_sdram ahb_lite_sdram.v(120) " "Verilog HDL Parameter Declaration warning at ahb_lite_sdram.v(120): Parameter Declaration in module \"ahb_lite_sdram\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 120 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1651378289657 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ahb_lite_sdram ahb_lite_sdram.v(252) " "Verilog HDL Parameter Declaration warning at ahb_lite_sdram.v(252): Parameter Declaration in module \"ahb_lite_sdram\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 252 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1651378289657 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ahb_lite_sdram ahb_lite_sdram.v(254) " "Verilog HDL Parameter Declaration warning at ahb_lite_sdram.v(254): Parameter Declaration in module \"ahb_lite_sdram\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 254 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1651378289657 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ahb_lite_sdram ahb_lite_sdram.v(255) " "Verilog HDL Parameter Declaration warning at ahb_lite_sdram.v(255): Parameter Declaration in module \"ahb_lite_sdram\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 255 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1651378289657 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ahb_lite_sdram ahb_lite_sdram.v(256) " "Verilog HDL Parameter Declaration warning at ahb_lite_sdram.v(256): Parameter Declaration in module \"ahb_lite_sdram\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 256 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1651378289658 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ahb_lite_sdram ahb_lite_sdram.v(258) " "Verilog HDL Parameter Declaration warning at ahb_lite_sdram.v(258): Parameter Declaration in module \"ahb_lite_sdram\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 258 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1651378289658 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ahb_lite_sdram ahb_lite_sdram.v(259) " "Verilog HDL Parameter Declaration warning at ahb_lite_sdram.v(259): Parameter Declaration in module \"ahb_lite_sdram\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 259 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1651378289658 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ahb_lite_sdram ahb_lite_sdram.v(261) " "Verilog HDL Parameter Declaration warning at ahb_lite_sdram.v(261): Parameter Declaration in module \"ahb_lite_sdram\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 261 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1651378289658 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ahb_lite_sdram ahb_lite_sdram.v(262) " "Verilog HDL Parameter Declaration warning at ahb_lite_sdram.v(262): Parameter Declaration in module \"ahb_lite_sdram\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 262 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1651378289658 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CHIP_TOP " "Elaborating entity \"CHIP_TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651378289741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:U_PLL " "Elaborating entity \"PLL\" for hierarchy \"PLL:U_PLL\"" {  } { { "../verilog/chip/chip_top.v" "U_PLL" { Text "/home/taka/RISCV/mmRISC-1/verilog/chip/chip_top.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651378289801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:U_PLL\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:U_PLL\|altpll:altpll_component\"" {  } { { "PLL.v" "altpll_component" { Text "/home/taka/RISCV/mmRISC-1/fpga/PLL.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651378289827 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:U_PLL\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:U_PLL\|altpll:altpll_component\"" {  } { { "PLL.v" "" { Text "/home/taka/RISCV/mmRISC-1/fpga/PLL.v" 108 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651378289828 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:U_PLL\|altpll:altpll_component " "Instantiated megafunction \"PLL:U_PLL\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378289828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378289828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378289828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378289828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378289828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 25000000 " "Parameter \"clk1_divide_by\" = \"25000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378289828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378289828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 8333333 " "Parameter \"clk1_multiply_by\" = \"8333333\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378289828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378289828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378289828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378289828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378289828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378289828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378289828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378289828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378289828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378289828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378289828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378289828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378289828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378289828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378289828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378289828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378289828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378289828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378289828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378289828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378289828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378289828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378289828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378289828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378289828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378289828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378289828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378289828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378289828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378289828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378289828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378289828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378289828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378289828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378289828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378289828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378289828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378289828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378289828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378289828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378289828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378289828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378289828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378289828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378289828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378289828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378289828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378289828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378289828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378289828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378289828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378289828 ""}  } { { "PLL.v" "" { Text "/home/taka/RISCV/mmRISC-1/fpga/PLL.v" 108 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651378289828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/PLL_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/PLL_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/PLL_altpll.v" "" { Text "/home/taka/RISCV/mmRISC-1/fpga/db/PLL_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651378289859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651378289859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL:U_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"PLL:U_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/taka/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651378289859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mmRISC mmRISC:U_MMRISC " "Elaborating entity \"mmRISC\" for hierarchy \"mmRISC:U_MMRISC\"" {  } { { "../verilog/chip/chip_top.v" "U_MMRISC" { Text "/home/taka/RISCV/mmRISC-1/verilog/chip/chip_top.v" 642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651378289861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEBUG_TOP mmRISC:U_MMRISC\|DEBUG_TOP:U_DEBUG_TOP " "Elaborating entity \"DEBUG_TOP\" for hierarchy \"mmRISC:U_MMRISC\|DEBUG_TOP:U_DEBUG_TOP\"" {  } { { "../verilog/mmRISC/mmRISC.v" "U_DEBUG_TOP" { Text "/home/taka/RISCV/mmRISC-1/verilog/mmRISC/mmRISC.v" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651378289892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEBUG_DTM_JTAG mmRISC:U_MMRISC\|DEBUG_TOP:U_DEBUG_TOP\|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG " "Elaborating entity \"DEBUG_DTM_JTAG\" for hierarchy \"mmRISC:U_MMRISC\|DEBUG_TOP:U_DEBUG_TOP\|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG\"" {  } { { "../verilog/debug/debug_top.v" "U_DEBUG_DTM_JTAG" { Text "/home/taka/RISCV/mmRISC-1/verilog/debug/debug_top.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651378289904 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "debug_dtm_jtag.v(157) " "Verilog HDL Case Statement information at debug_dtm_jtag.v(157): all case item expressions in this case statement are onehot" {  } { { "../verilog/debug/debug_dtm_jtag.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/debug/debug_dtm_jtag.v" 157 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1651378289906 "|CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "debug_dtm_jtag.v(179) " "Verilog HDL Case Statement information at debug_dtm_jtag.v(179): all case item expressions in this case statement are onehot" {  } { { "../verilog/debug/debug_dtm_jtag.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/debug/debug_dtm_jtag.v" 179 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1651378289906 "|CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "debug_dtm_jtag.v(222) " "Verilog HDL Case Statement information at debug_dtm_jtag.v(222): all case item expressions in this case statement are onehot" {  } { { "../verilog/debug/debug_dtm_jtag.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/debug/debug_dtm_jtag.v" 222 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1651378289907 "|CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEBUG_CDC mmRISC:U_MMRISC\|DEBUG_TOP:U_DEBUG_TOP\|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG\|DEBUG_CDC:U_DEBUG_CDC_DMI_WR " "Elaborating entity \"DEBUG_CDC\" for hierarchy \"mmRISC:U_MMRISC\|DEBUG_TOP:U_DEBUG_TOP\|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG\|DEBUG_CDC:U_DEBUG_CDC_DMI_WR\"" {  } { { "../verilog/debug/debug_dtm_jtag.v" "U_DEBUG_CDC_DMI_WR" { Text "/home/taka/RISCV/mmRISC-1/verilog/debug/debug_dtm_jtag.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651378289936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEBUG_DM mmRISC:U_MMRISC\|DEBUG_TOP:U_DEBUG_TOP\|DEBUG_DM:U_DEBUG_DM " "Elaborating entity \"DEBUG_DM\" for hierarchy \"mmRISC:U_MMRISC\|DEBUG_TOP:U_DEBUG_TOP\|DEBUG_DM:U_DEBUG_DM\"" {  } { { "../verilog/debug/debug_top.v" "U_DEBUG_DM" { Text "/home/taka/RISCV/mmRISC-1/verilog/debug/debug_top.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651378289938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_TOP mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP " "Elaborating entity \"CPU_TOP\" for hierarchy \"mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\"" {  } { { "../verilog/mmRISC/mmRISC.v" "U_CPU_TOP\[0\].U_CPU_TOP" { Text "/home/taka/RISCV/mmRISC-1/verilog/mmRISC/mmRISC.v" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651378463900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_FETCH mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_FETCH:U_CPU_FETCH " "Elaborating entity \"CPU_FETCH\" for hierarchy \"mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_FETCH:U_CPU_FETCH\"" {  } { { "../verilog/cpu/cpu_top.v" "U_CPU_FETCH" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_top.v" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651378463952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_DATAPATH mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_DATAPATH:U_CPU_DATAPATH " "Elaborating entity \"CPU_DATAPATH\" for hierarchy \"mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_DATAPATH:U_CPU_DATAPATH\"" {  } { { "../verilog/cpu/cpu_top.v" "U_CPU_DATAPATH" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_top.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651378464068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_PIPELINE mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_PIPELINE:U_CPU_PIPELINE " "Elaborating entity \"CPU_PIPELINE\" for hierarchy \"mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_PIPELINE:U_CPU_PIPELINE\"" {  } { { "../verilog/cpu/cpu_top.v" "U_CPU_PIPELINE" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_top.v" 609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651378464347 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "cpu_pipeline.v(1252) " "Verilog HDL Case Statement warning at cpu_pipeline.v(1252): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 1252 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1651378464363 "|CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "cpu_pipeline.v(1742) " "Verilog HDL Casex/Casez warning at cpu_pipeline.v(1742): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 1742 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1651378464363 "|CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "cpu_pipeline.v(1809) " "Verilog HDL Casex/Casez warning at cpu_pipeline.v(1809): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 1809 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1651378464363 "|CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_CSR mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_CSR:U_CPU_CSR " "Elaborating entity \"CPU_CSR\" for hierarchy \"mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_CSR:U_CPU_CSR\"" {  } { { "../verilog/cpu/cpu_top.v" "U_CPU_CSR" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_top.v" 698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651378464526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_CSR_INT mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_CSR_INT:U_CPU_CSR_INT " "Elaborating entity \"CPU_CSR_INT\" for hierarchy \"mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_CSR_INT:U_CPU_CSR_INT\"" {  } { { "../verilog/cpu/cpu_top.v" "U_CPU_CSR_INT" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_top.v" 723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651378464648 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 cpu_csr_int.v(326) " "Verilog HDL assignment warning at cpu_csr_int.v(326): truncated value with size 32 to match size of target (6)" {  } { { "../verilog/cpu/cpu_csr_int.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_csr_int.v" 326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651378464729 "|CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_CSR_DBG mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_CSR_DBG:U_CPU_CSR_DBG " "Elaborating entity \"CPU_CSR_DBG\" for hierarchy \"mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_CSR_DBG:U_CPU_CSR_DBG\"" {  } { { "../verilog/cpu/cpu_top.v" "U_CPU_CSR_DBG" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_top.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651378464875 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "cpu_csr_dbg.v(892) " "Verilog HDL Case Statement warning at cpu_csr_dbg.v(892): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../verilog/cpu/cpu_csr_dbg.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_csr_dbg.v" 892 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1651378464893 "|CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_DEBUG mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_DEBUG:U_CPU_DEBUG " "Elaborating entity \"CPU_DEBUG\" for hierarchy \"mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_DEBUG:U_CPU_DEBUG\"" {  } { { "../verilog/cpu/cpu_top.v" "U_CPU_DEBUG" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_top.v" 864 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651378464980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_FPU32 mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_FPU32:U_CPU_FPU32 " "Elaborating entity \"CPU_FPU32\" for hierarchy \"mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_FPU32:U_CPU_FPU32\"" {  } { { "../verilog/cpu/cpu_top.v" "U_CPU_FPU32" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_top.v" 1000 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651378465057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUS_M_AHB mmRISC:U_MMRISC\|BUS_M_AHB:U_BUS_M_AHB_CPUI\[0\].U_BUS_M_AHB_CPUI " "Elaborating entity \"BUS_M_AHB\" for hierarchy \"mmRISC:U_MMRISC\|BUS_M_AHB:U_BUS_M_AHB_CPUI\[0\].U_BUS_M_AHB_CPUI\"" {  } { { "../verilog/mmRISC/mmRISC.v" "U_BUS_M_AHB_CPUI\[0\].U_BUS_M_AHB_CPUI" { Text "/home/taka/RISCV/mmRISC-1/verilog/mmRISC/mmRISC.v" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651378465064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AHB_MATRIX AHB_MATRIX:U_AHB_MATRIX " "Elaborating entity \"AHB_MATRIX\" for hierarchy \"AHB_MATRIX:U_AHB_MATRIX\"" {  } { { "../verilog/chip/chip_top.v" "U_AHB_MATRIX" { Text "/home/taka/RISCV/mmRISC-1/verilog/chip/chip_top.v" 733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651378465067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AHB_MASTER_PORT AHB_MATRIX:U_AHB_MATRIX\|AHB_MASTER_PORT:U_AHB_MASTER_PORT " "Elaborating entity \"AHB_MASTER_PORT\" for hierarchy \"AHB_MATRIX:U_AHB_MATRIX\|AHB_MASTER_PORT:U_AHB_MASTER_PORT\"" {  } { { "../verilog/ahb_matrix/ahb_top.v" "U_AHB_MASTER_PORT" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_top.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651378465085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AHB_INTERCONNECT AHB_MATRIX:U_AHB_MATRIX\|AHB_INTERCONNECT:U_AHB_INTERCONNECT " "Elaborating entity \"AHB_INTERCONNECT\" for hierarchy \"AHB_MATRIX:U_AHB_MATRIX\|AHB_INTERCONNECT:U_AHB_INTERCONNECT\"" {  } { { "../verilog/ahb_matrix/ahb_top.v" "U_AHB_INTERCONNECT" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_top.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651378465088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AHB_ARB AHB_MATRIX:U_AHB_MATRIX\|AHB_INTERCONNECT:U_AHB_INTERCONNECT\|AHB_ARB:AHB_ARB_SLAVE\[0\].U_AHB_ARB " "Elaborating entity \"AHB_ARB\" for hierarchy \"AHB_MATRIX:U_AHB_MATRIX\|AHB_INTERCONNECT:U_AHB_INTERCONNECT\|AHB_ARB:AHB_ARB_SLAVE\[0\].U_AHB_ARB\"" {  } { { "../verilog/ahb_matrix/ahb_interconnect.v" "AHB_ARB_SLAVE\[0\].U_AHB_ARB" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_interconnect.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651378465095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AHB_ARB_RB AHB_MATRIX:U_AHB_MATRIX\|AHB_INTERCONNECT:U_AHB_INTERCONNECT\|AHB_ARB:AHB_ARB_SLAVE\[0\].U_AHB_ARB\|AHB_ARB_RB:U_AHB_ARB_RB\[0\].U_AHB_ARB_RB " "Elaborating entity \"AHB_ARB_RB\" for hierarchy \"AHB_MATRIX:U_AHB_MATRIX\|AHB_INTERCONNECT:U_AHB_INTERCONNECT\|AHB_ARB:AHB_ARB_SLAVE\[0\].U_AHB_ARB\|AHB_ARB_RB:U_AHB_ARB_RB\[0\].U_AHB_ARB_RB\"" {  } { { "../verilog/ahb_matrix/ahb_arb.v" "U_AHB_ARB_RB\[0\].U_AHB_ARB_RB" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_arb.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651378465097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AHB_SLAVE_PORT AHB_MATRIX:U_AHB_MATRIX\|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT " "Elaborating entity \"AHB_SLAVE_PORT\" for hierarchy \"AHB_MATRIX:U_AHB_MATRIX\|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT\"" {  } { { "../verilog/ahb_matrix/ahb_top.v" "U_AHB_SLAVE_PORT" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_top.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651378465115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CSR_MTIME CSR_MTIME:U_CSR_MTIME " "Elaborating entity \"CSR_MTIME\" for hierarchy \"CSR_MTIME:U_CSR_MTIME\"" {  } { { "../verilog/chip/chip_top.v" "U_CSR_MTIME" { Text "/home/taka/RISCV/mmRISC-1/verilog/chip/chip_top.v" 766 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651378465120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ahb_lite_sdram ahb_lite_sdram:U_AHB_SDRAM " "Elaborating entity \"ahb_lite_sdram\" for hierarchy \"ahb_lite_sdram:U_AHB_SDRAM\"" {  } { { "../verilog/chip/chip_top.v" "U_AHB_SDRAM" { Text "/home/taka/RISCV/mmRISC-1/verilog/chip/chip_top.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651378465123 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HWRITE_old ahb_lite_sdram.v(109) " "Verilog HDL or VHDL warning at ahb_lite_sdram.v(109): object \"HWRITE_old\" assigned a value but never read" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 109 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651378465124 "|CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HTRANS_old ahb_lite_sdram.v(110) " "Verilog HDL or VHDL warning at ahb_lite_sdram.v(110): object \"HTRANS_old\" assigned a value but never read" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651378465125 "|CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ahb_lite_sdram.v(133) " "Verilog HDL assignment warning at ahb_lite_sdram.v(133): truncated value with size 32 to match size of target (6)" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651378465125 "|CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ahb_lite_sdram.v(142) " "Verilog HDL assignment warning at ahb_lite_sdram.v(142): truncated value with size 32 to match size of target (6)" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651378465125 "|CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ahb_lite_sdram.v(145) " "Verilog HDL assignment warning at ahb_lite_sdram.v(145): truncated value with size 32 to match size of target (6)" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651378465125 "|CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ahb_lite_sdram.v(146) " "Verilog HDL assignment warning at ahb_lite_sdram.v(146): truncated value with size 32 to match size of target (6)" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651378465125 "|CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ahb_lite_sdram.v(147) " "Verilog HDL assignment warning at ahb_lite_sdram.v(147): truncated value with size 32 to match size of target (6)" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651378465125 "|CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ahb_lite_sdram.v(148) " "Verilog HDL assignment warning at ahb_lite_sdram.v(148): truncated value with size 32 to match size of target (6)" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651378465125 "|CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ahb_lite_sdram.v(149) " "Verilog HDL assignment warning at ahb_lite_sdram.v(149): truncated value with size 32 to match size of target (6)" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651378465125 "|CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ahb_lite_sdram.v(150) " "Verilog HDL assignment warning at ahb_lite_sdram.v(150): truncated value with size 32 to match size of target (6)" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651378465125 "|CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ahb_lite_sdram.v(151) " "Verilog HDL assignment warning at ahb_lite_sdram.v(151): truncated value with size 32 to match size of target (6)" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651378465125 "|CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ahb_lite_sdram.v(152) " "Verilog HDL assignment warning at ahb_lite_sdram.v(152): truncated value with size 32 to match size of target (6)" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651378465125 "|CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ahb_lite_sdram.v(153) " "Verilog HDL assignment warning at ahb_lite_sdram.v(153): truncated value with size 32 to match size of target (6)" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651378465125 "|CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ahb_lite_sdram.v(155) " "Verilog HDL assignment warning at ahb_lite_sdram.v(155): truncated value with size 32 to match size of target (6)" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651378465125 "|CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ahb_lite_sdram.v(156) " "Verilog HDL assignment warning at ahb_lite_sdram.v(156): truncated value with size 32 to match size of target (6)" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651378465125 "|CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ahb_lite_sdram.v(160) " "Verilog HDL assignment warning at ahb_lite_sdram.v(160): truncated value with size 32 to match size of target (6)" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651378465125 "|CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ahb_lite_sdram.v(161) " "Verilog HDL assignment warning at ahb_lite_sdram.v(161): truncated value with size 32 to match size of target (6)" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651378465125 "|CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ahb_lite_sdram.v(162) " "Verilog HDL assignment warning at ahb_lite_sdram.v(162): truncated value with size 32 to match size of target (6)" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651378465125 "|CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ahb_lite_sdram.v(163) " "Verilog HDL assignment warning at ahb_lite_sdram.v(163): truncated value with size 32 to match size of target (6)" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651378465125 "|CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ahb_lite_sdram.v(164) " "Verilog HDL assignment warning at ahb_lite_sdram.v(164): truncated value with size 32 to match size of target (6)" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651378465125 "|CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ahb_lite_sdram.v(165) " "Verilog HDL assignment warning at ahb_lite_sdram.v(165): truncated value with size 32 to match size of target (6)" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651378465125 "|CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ahb_lite_sdram.v(167) " "Verilog HDL assignment warning at ahb_lite_sdram.v(167): truncated value with size 32 to match size of target (6)" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651378465125 "|CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ahb_lite_sdram.v(170) " "Verilog HDL assignment warning at ahb_lite_sdram.v(170): truncated value with size 32 to match size of target (6)" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651378465125 "|CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ahb_lite_sdram.v(171) " "Verilog HDL assignment warning at ahb_lite_sdram.v(171): truncated value with size 32 to match size of target (6)" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651378465125 "|CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ahb_lite_sdram.v(172) " "Verilog HDL assignment warning at ahb_lite_sdram.v(172): truncated value with size 32 to match size of target (6)" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651378465125 "|CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ahb_lite_sdram.v(173) " "Verilog HDL assignment warning at ahb_lite_sdram.v(173): truncated value with size 32 to match size of target (6)" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651378465125 "|CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ahb_lite_sdram.v(175) " "Verilog HDL assignment warning at ahb_lite_sdram.v(175): truncated value with size 32 to match size of target (6)" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651378465125 "|CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ahb_lite_sdram.v(178) " "Verilog HDL assignment warning at ahb_lite_sdram.v(178): truncated value with size 32 to match size of target (6)" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651378465125 "|CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ahb_lite_sdram.v(179) " "Verilog HDL assignment warning at ahb_lite_sdram.v(179): truncated value with size 32 to match size of target (6)" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651378465125 "|CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ahb_lite_sdram.v(180) " "Verilog HDL assignment warning at ahb_lite_sdram.v(180): truncated value with size 32 to match size of target (6)" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651378465125 "|CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ahb_lite_sdram.v(188) " "Verilog HDL assignment warning at ahb_lite_sdram.v(188): truncated value with size 32 to match size of target (5)" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651378465125 "|CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ahb_lite_sdram.v(189) " "Verilog HDL assignment warning at ahb_lite_sdram.v(189): truncated value with size 32 to match size of target (4)" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651378465125 "|CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ahb_lite_sdram.v(190) " "Verilog HDL assignment warning at ahb_lite_sdram.v(190): truncated value with size 32 to match size of target (5)" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651378465125 "|CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ahb_lite_sdram.v(190) " "Verilog HDL assignment warning at ahb_lite_sdram.v(190): truncated value with size 32 to match size of target (4)" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651378465125 "|CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ahb_lite_sdram.v(191) " "Verilog HDL assignment warning at ahb_lite_sdram.v(191): truncated value with size 32 to match size of target (5)" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651378465125 "|CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ahb_lite_sdram.v(192) " "Verilog HDL assignment warning at ahb_lite_sdram.v(192): truncated value with size 32 to match size of target (5)" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651378465125 "|CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ahb_lite_sdram.v(193) " "Verilog HDL assignment warning at ahb_lite_sdram.v(193): truncated value with size 32 to match size of target (5)" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651378465125 "|CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ahb_lite_sdram.v(194) " "Verilog HDL assignment warning at ahb_lite_sdram.v(194): truncated value with size 32 to match size of target (5)" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651378465125 "|CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ahb_lite_sdram.v(195) " "Verilog HDL assignment warning at ahb_lite_sdram.v(195): truncated value with size 32 to match size of target (5)" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651378465125 "|CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ahb_lite_sdram.v(196) " "Verilog HDL assignment warning at ahb_lite_sdram.v(196): truncated value with size 32 to match size of target (5)" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651378465125 "|CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ahb_lite_sdram.v(197) " "Verilog HDL assignment warning at ahb_lite_sdram.v(197): truncated value with size 32 to match size of target (5)" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651378465125 "|CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ahb_lite_sdram.v(198) " "Verilog HDL assignment warning at ahb_lite_sdram.v(198): truncated value with size 32 to match size of target (5)" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651378465126 "|CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 ahb_lite_sdram.v(203) " "Verilog HDL assignment warning at ahb_lite_sdram.v(203): truncated value with size 32 to match size of target (25)" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651378465126 "|CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 ahb_lite_sdram.v(204) " "Verilog HDL assignment warning at ahb_lite_sdram.v(204): truncated value with size 32 to match size of target (25)" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651378465126 "|CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 ahb_lite_sdram.v(205) " "Verilog HDL assignment warning at ahb_lite_sdram.v(205): truncated value with size 32 to match size of target (25)" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651378465126 "|CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 ahb_lite_sdram.v(206) " "Verilog HDL assignment warning at ahb_lite_sdram.v(206): truncated value with size 32 to match size of target (25)" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651378465126 "|CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 ahb_lite_sdram.v(272) " "Verilog HDL assignment warning at ahb_lite_sdram.v(272): truncated value with size 32 to match size of target (13)" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651378465126 "|CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 ahb_lite_sdram.v(277) " "Verilog HDL assignment warning at ahb_lite_sdram.v(277): truncated value with size 32 to match size of target (13)" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651378465126 "|CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 ahb_lite_sdram.v(280) " "Verilog HDL assignment warning at ahb_lite_sdram.v(280): truncated value with size 32 to match size of target (13)" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651378465126 "|CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:U_RAMD " "Elaborating entity \"RAM\" for hierarchy \"RAM:U_RAMD\"" {  } { { "../verilog/chip/chip_top.v" "U_RAMD" { Text "/home/taka/RISCV/mmRISC-1/verilog/chip/chip_top.v" 830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651378465126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_FPGA RAM_FPGA:U_RAMI " "Elaborating entity \"RAM_FPGA\" for hierarchy \"RAM_FPGA:U_RAMI\"" {  } { { "../verilog/chip/chip_top.v" "U_RAMI" { Text "/home/taka/RISCV/mmRISC-1/verilog/chip/chip_top.v" 855 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651378465128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM128KB_DP RAM_FPGA:U_RAMI\|RAM128KB_DP:U_RAM128KB_DP " "Elaborating entity \"RAM128KB_DP\" for hierarchy \"RAM_FPGA:U_RAMI\|RAM128KB_DP:U_RAM128KB_DP\"" {  } { { "../verilog/ram/ram_fpga.v" "U_RAM128KB_DP" { Text "/home/taka/RISCV/mmRISC-1/verilog/ram/ram_fpga.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651378465134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM_FPGA:U_RAMI\|RAM128KB_DP:U_RAM128KB_DP\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM_FPGA:U_RAMI\|RAM128KB_DP:U_RAM128KB_DP\|altsyncram:altsyncram_component\"" {  } { { "RAM128KB_DP.v" "altsyncram_component" { Text "/home/taka/RISCV/mmRISC-1/fpga/RAM128KB_DP.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651378465149 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_FPGA:U_RAMI\|RAM128KB_DP:U_RAM128KB_DP\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM_FPGA:U_RAMI\|RAM128KB_DP:U_RAM128KB_DP\|altsyncram:altsyncram_component\"" {  } { { "RAM128KB_DP.v" "" { Text "/home/taka/RISCV/mmRISC-1/fpga/RAM128KB_DP.v" 110 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651378465150 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_FPGA:U_RAMI\|RAM128KB_DP:U_RAM128KB_DP\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM_FPGA:U_RAMI\|RAM128KB_DP:U_RAM128KB_DP\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378465150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378465150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378465150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378465150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378465150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378465150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378465150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378465150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file RAM128KB_DP.mif " "Parameter \"init_file\" = \"RAM128KB_DP.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378465150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378465150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378465150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378465150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32768 " "Parameter \"numwords_b\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378465150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378465150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378465150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378465150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378465150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378465150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378465150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378465150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378465150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378465150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378465150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 15 " "Parameter \"widthad_b\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378465150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378465150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378465150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378465150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378465150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378465150 ""}  } { { "RAM128KB_DP.v" "" { Text "/home/taka/RISCV/mmRISC-1/fpga/RAM128KB_DP.v" 110 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651378465150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j7q2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j7q2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j7q2 " "Found entity 1: altsyncram_j7q2" {  } { { "db/altsyncram_j7q2.tdf" "" { Text "/home/taka/RISCV/mmRISC-1/fpga/db/altsyncram_j7q2.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651378465222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651378465222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j7q2 RAM_FPGA:U_RAMI\|RAM128KB_DP:U_RAM128KB_DP\|altsyncram:altsyncram_component\|altsyncram_j7q2:auto_generated " "Elaborating entity \"altsyncram_j7q2\" for hierarchy \"RAM_FPGA:U_RAMI\|RAM128KB_DP:U_RAM128KB_DP\|altsyncram:altsyncram_component\|altsyncram_j7q2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/taka/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651378465223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c7a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c7a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c7a " "Found entity 1: decode_c7a" {  } { { "db/decode_c7a.tdf" "" { Text "/home/taka/RISCV/mmRISC-1/fpga/db/decode_c7a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651378465250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651378465250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c7a RAM_FPGA:U_RAMI\|RAM128KB_DP:U_RAM128KB_DP\|altsyncram:altsyncram_component\|altsyncram_j7q2:auto_generated\|decode_c7a:decode2 " "Elaborating entity \"decode_c7a\" for hierarchy \"RAM_FPGA:U_RAMI\|RAM128KB_DP:U_RAM128KB_DP\|altsyncram:altsyncram_component\|altsyncram_j7q2:auto_generated\|decode_c7a:decode2\"" {  } { { "db/altsyncram_j7q2.tdf" "decode2" { Text "/home/taka/RISCV/mmRISC-1/fpga/db/altsyncram_j7q2.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651378465251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_93b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_93b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_93b " "Found entity 1: mux_93b" {  } { { "db/mux_93b.tdf" "" { Text "/home/taka/RISCV/mmRISC-1/fpga/db/mux_93b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651378465290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651378465290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_93b RAM_FPGA:U_RAMI\|RAM128KB_DP:U_RAM128KB_DP\|altsyncram:altsyncram_component\|altsyncram_j7q2:auto_generated\|mux_93b:mux4 " "Elaborating entity \"mux_93b\" for hierarchy \"RAM_FPGA:U_RAMI\|RAM128KB_DP:U_RAM128KB_DP\|altsyncram:altsyncram_component\|altsyncram_j7q2:auto_generated\|mux_93b:mux4\"" {  } { { "db/altsyncram_j7q2.tdf" "mux4" { Text "/home/taka/RISCV/mmRISC-1/fpga/db/altsyncram_j7q2.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651378465290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PORT PORT:U_PORT " "Elaborating entity \"PORT\" for hierarchy \"PORT:U_PORT\"" {  } { { "../verilog/chip/chip_top.v" "U_PORT" { Text "/home/taka/RISCV/mmRISC-1/verilog/chip/chip_top.v" 909 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651378465303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART UART:U_UART " "Elaborating entity \"UART\" for hierarchy \"UART:U_UART\"" {  } { { "../verilog/chip/chip_top.v" "U_UART" { Text "/home/taka/RISCV/mmRISC-1/verilog/chip/chip_top.v" 940 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651378465306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sasc_top UART:U_UART\|sasc_top:TOP " "Elaborating entity \"sasc_top\" for hierarchy \"UART:U_UART\|sasc_top:TOP\"" {  } { { "../verilog/uart/uart.v" "TOP" { Text "/home/taka/RISCV/mmRISC-1/verilog/uart/uart.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651378465307 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "load_r sasc_top.v(108) " "Verilog HDL or VHDL warning at sasc_top.v(108): object \"load_r\" assigned a value but never read" {  } { { "../verilog/uart/sasc/trunk/rtl/verilog/sasc_top.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/uart/sasc/trunk/rtl/verilog/sasc_top.v" 108 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651378465308 "|CHIP_TOP|UART:U_UART|sasc_top:TOP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rxd_r2 sasc_top.v(126) " "Verilog HDL or VHDL warning at sasc_top.v(126): object \"rxd_r2\" assigned a value but never read" {  } { { "../verilog/uart/sasc/trunk/rtl/verilog/sasc_top.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/uart/sasc/trunk/rtl/verilog/sasc_top.v" 126 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651378465308 "|CHIP_TOP|UART:U_UART|sasc_top:TOP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sasc_fifo4 UART:U_UART\|sasc_top:TOP\|sasc_fifo4:tx_fifo " "Elaborating entity \"sasc_fifo4\" for hierarchy \"UART:U_UART\|sasc_top:TOP\|sasc_fifo4:tx_fifo\"" {  } { { "../verilog/uart/sasc/trunk/rtl/verilog/sasc_top.v" "tx_fifo" { Text "/home/taka/RISCV/mmRISC-1/verilog/uart/sasc/trunk/rtl/verilog/sasc_top.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651378465308 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wp_p2 sasc_fifo4.v(80) " "Verilog HDL or VHDL warning at sasc_fifo4.v(80): object \"wp_p2\" assigned a value but never read" {  } { { "../verilog/uart/sasc/trunk/rtl/verilog/sasc_fifo4.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/uart/sasc/trunk/rtl/verilog/sasc_fifo4.v" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651378465309 "|CHIP_TOP|UART:U_UART|sasc_top:TOP|sasc_fifo4:tx_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sasc_brg UART:U_UART\|sasc_brg:BRG " "Elaborating entity \"sasc_brg\" for hierarchy \"UART:U_UART\|sasc_brg:BRG\"" {  } { { "../verilog/uart/uart.v" "BRG" { Text "/home/taka/RISCV/mmRISC-1/verilog/uart/uart.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651378465310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INT_GEN INT_GEN:U_INT_GEN " "Elaborating entity \"INT_GEN\" for hierarchy \"INT_GEN:U_INT_GEN\"" {  } { { "../verilog/chip/chip_top.v" "U_INT_GEN" { Text "/home/taka/RISCV/mmRISC-1/verilog/chip/chip_top.v" 967 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651378465311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C I2C:U_I2C0 " "Elaborating entity \"I2C\" for hierarchy \"I2C:U_I2C0\"" {  } { { "../verilog/chip/chip_top.v" "U_I2C0" { Text "/home/taka/RISCV/mmRISC-1/verilog/chip/chip_top.v" 1000 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651378465312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_top I2C:U_I2C0\|i2c_master_top:U_I2C_CORE " "Elaborating entity \"i2c_master_top\" for hierarchy \"I2C:U_I2C0\|i2c_master_top:U_I2C_CORE\"" {  } { { "../verilog/i2c/i2c.v" "U_I2C_CORE" { Text "/home/taka/RISCV/mmRISC-1/verilog/i2c/i2c.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651378465313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_byte_ctrl I2C:U_I2C0\|i2c_master_top:U_I2C_CORE\|i2c_master_byte_ctrl:byte_controller " "Elaborating entity \"i2c_master_byte_ctrl\" for hierarchy \"I2C:U_I2C0\|i2c_master_top:U_I2C_CORE\|i2c_master_byte_ctrl:byte_controller\"" {  } { { "../verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_top.v" "byte_controller" { Text "/home/taka/RISCV/mmRISC-1/verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_top.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651378465314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_bit_ctrl I2C:U_I2C0\|i2c_master_top:U_I2C_CORE\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller " "Elaborating entity \"i2c_master_bit_ctrl\" for hierarchy \"I2C:U_I2C0\|i2c_master_top:U_I2C_CORE\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\"" {  } { { "../verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v" "bit_controller" { Text "/home/taka/RISCV/mmRISC-1/verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651378465316 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 i2c_master_bit_ctrl.v(257) " "Verilog HDL assignment warning at i2c_master_bit_ctrl.v(257): truncated value with size 16 to match size of target (14)" {  } { { "../verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651378465318 "|CHIP_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 i2c_master_bit_ctrl.v(258) " "Verilog HDL assignment warning at i2c_master_bit_ctrl.v(258): truncated value with size 32 to match size of target (14)" {  } { { "../verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651378465318 "|CHIP_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Warning" "WVRFX_L2_VERI_IGNORED_FULL_CASE" "i2c_master_bit_ctrl.v(410) " "Verilog HDL Synthesis Attribute warning at i2c_master_bit_ctrl.v(410): ignoring full_case attribute on case statement with explicit default case item" {  } { { "../verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" 410 0 0 } }  } 0 10766 "Verilog HDL Synthesis Attribute warning at %1!s!: ignoring full_case attribute on case statement with explicit default case item" 0 0 "Analysis & Synthesis" 0 -1 1651378465318 "|CHIP_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_master_bit_ctrl.v(410) " "Verilog HDL Case Statement information at i2c_master_bit_ctrl.v(410): all case item expressions in this case statement are onehot" {  } { { "../verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" 410 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1651378465318 "|CHIP_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "i2c_master_bit_ctrl.v(406) " "Verilog HDL Case Statement warning at i2c_master_bit_ctrl.v(406): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "../verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" 406 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1651378465318 "|CHIP_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI SPI:U_SPI " "Elaborating entity \"SPI\" for hierarchy \"SPI:U_SPI\"" {  } { { "../verilog/chip/chip_top.v" "U_SPI" { Text "/home/taka/RISCV/mmRISC-1/verilog/chip/chip_top.v" 1064 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651378465321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_spi_top SPI:U_SPI\|simple_spi_top:U_SPI_CORE " "Elaborating entity \"simple_spi_top\" for hierarchy \"SPI:U_SPI\|simple_spi_top:U_SPI_CORE\"" {  } { { "../verilog/spi/spi.v" "U_SPI_CORE" { Text "/home/taka/RISCV/mmRISC-1/verilog/spi/spi.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651378465322 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dwom simple_spi_top.v(160) " "Verilog HDL or VHDL warning at simple_spi_top.v(160): object \"dwom\" assigned a value but never read" {  } { { "../verilog/spi/simple_spi/trunk/rtl/verilog/simple_spi_top.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/spi/simple_spi/trunk/rtl/verilog/simple_spi_top.v" 160 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651378465323 "|CHIP_TOP|SPI:U_SPI|simple_spi_top:U_SPI_CORE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mstr simple_spi_top.v(161) " "Verilog HDL or VHDL warning at simple_spi_top.v(161): object \"mstr\" assigned a value but never read" {  } { { "../verilog/spi/simple_spi/trunk/rtl/verilog/simple_spi_top.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/spi/simple_spi/trunk/rtl/verilog/simple_spi_top.v" 161 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651378465323 "|CHIP_TOP|SPI:U_SPI|simple_spi_top:U_SPI_CORE"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "simple_spi_top.v(235) " "Verilog HDL Case Statement warning at simple_spi_top.v(235): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "../verilog/spi/simple_spi/trunk/rtl/verilog/simple_spi_top.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/spi/simple_spi/trunk/rtl/verilog/simple_spi_top.v" 235 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1651378465323 "|CHIP_TOP|SPI:U_SPI|simple_spi_top:U_SPI_CORE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo4 SPI:U_SPI\|simple_spi_top:U_SPI_CORE\|fifo4:rfifo " "Elaborating entity \"fifo4\" for hierarchy \"SPI:U_SPI\|simple_spi_top:U_SPI_CORE\|fifo4:rfifo\"" {  } { { "../verilog/spi/simple_spi/trunk/rtl/verilog/simple_spi_top.v" "rfifo" { Text "/home/taka/RISCV/mmRISC-1/verilog/spi/simple_spi/trunk/rtl/verilog/simple_spi_top.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651378465324 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wp_p2 fifo4.v(81) " "Verilog HDL or VHDL warning at fifo4.v(81): object \"wp_p2\" assigned a value but never read" {  } { { "../verilog/spi/simple_spi/trunk/rtl/verilog/fifo4.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/spi/simple_spi/trunk/rtl/verilog/fifo4.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651378465324 "|CHIP_TOP|SPI:U_SPI|simple_spi_top:U_SPI_CORE|fifo4:rfifo"}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "RAM:U_RAMD\|s_mem_1_rtl_0 " "Inferred dual-clock RAM node \"RAM:U_RAMD\|s_mem_1_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1651378494348 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "RAM:U_RAMD\|s_mem_2_rtl_0 " "Inferred dual-clock RAM node \"RAM:U_RAMD\|s_mem_2_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1651378494349 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "RAM:U_RAMD\|s_mem_3_rtl_0 " "Inferred dual-clock RAM node \"RAM:U_RAMD\|s_mem_3_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1651378494349 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "RAM:U_RAMD\|s_mem_0_rtl_0 " "Inferred dual-clock RAM node \"RAM:U_RAMD\|s_mem_0_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1651378494349 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "4 " "Found 4 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "SPI:U_SPI\|simple_spi_top:U_SPI_CORE\|fifo4:wfifo\|mem " "RAM logic \"SPI:U_SPI\|simple_spi_top:U_SPI_CORE\|fifo4:wfifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../verilog/spi/simple_spi/trunk/rtl/verilog/fifo4.v" "mem" { Text "/home/taka/RISCV/mmRISC-1/verilog/spi/simple_spi/trunk/rtl/verilog/fifo4.v" 77 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1651378494349 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "UART:U_UART\|sasc_top:TOP\|sasc_fifo4:rx_fifo\|mem " "RAM logic \"UART:U_UART\|sasc_top:TOP\|sasc_fifo4:rx_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../verilog/uart/sasc/trunk/rtl/verilog/sasc_fifo4.v" "mem" { Text "/home/taka/RISCV/mmRISC-1/verilog/uart/sasc/trunk/rtl/verilog/sasc_fifo4.v" 76 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1651378494349 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "UART:U_UART\|sasc_top:TOP\|sasc_fifo4:tx_fifo\|mem " "RAM logic \"UART:U_UART\|sasc_top:TOP\|sasc_fifo4:tx_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../verilog/uart/sasc/trunk/rtl/verilog/sasc_fifo4.v" "mem" { Text "/home/taka/RISCV/mmRISC-1/verilog/uart/sasc/trunk/rtl/verilog/sasc_fifo4.v" 76 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1651378494349 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "SPI:U_SPI\|simple_spi_top:U_SPI_CORE\|fifo4:rfifo\|mem " "RAM logic \"SPI:U_SPI\|simple_spi_top:U_SPI_CORE\|fifo4:rfifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../verilog/spi/simple_spi/trunk/rtl/verilog/fifo4.v" "mem" { Text "/home/taka/RISCV/mmRISC-1/verilog/spi/simple_spi/trunk/rtl/verilog/fifo4.v" 77 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1651378494349 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1651378494349 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RAM:U_RAMD\|s_mem_1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RAM:U_RAMD\|s_mem_1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651378539530 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651378539530 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651378539530 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 12288 " "Parameter NUMWORDS_A set to 12288" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651378539530 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651378539530 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651378539530 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 12288 " "Parameter NUMWORDS_B set to 12288" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651378539530 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651378539530 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651378539530 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651378539530 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651378539530 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651378539530 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651378539530 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651378539530 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1651378539530 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RAM:U_RAMD\|s_mem_2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RAM:U_RAMD\|s_mem_2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651378539530 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651378539530 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651378539530 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 12288 " "Parameter NUMWORDS_A set to 12288" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651378539530 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651378539530 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651378539530 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 12288 " "Parameter NUMWORDS_B set to 12288" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651378539530 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651378539530 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651378539530 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651378539530 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651378539530 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651378539530 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651378539530 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651378539530 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1651378539530 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RAM:U_RAMD\|s_mem_3_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RAM:U_RAMD\|s_mem_3_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651378539530 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651378539530 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651378539530 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 12288 " "Parameter NUMWORDS_A set to 12288" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651378539530 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651378539530 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651378539530 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 12288 " "Parameter NUMWORDS_B set to 12288" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651378539530 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651378539530 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651378539530 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651378539530 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651378539530 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651378539530 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651378539530 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651378539530 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1651378539530 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RAM:U_RAMD\|s_mem_0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RAM:U_RAMD\|s_mem_0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651378539530 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651378539530 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651378539530 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 12288 " "Parameter NUMWORDS_A set to 12288" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651378539530 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651378539530 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651378539530 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 12288 " "Parameter NUMWORDS_B set to 12288" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651378539530 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651378539530 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651378539530 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651378539530 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651378539530 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651378539530 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651378539530 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651378539530 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1651378539530 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1651378539530 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_DATAPATH:U_CPU_DATAPATH\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_DATAPATH:U_CPU_DATAPATH\|Mult0\"" {  } { { "../verilog/cpu/cpu_datapath.v" "Mult0" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_datapath.v" 309 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651378539533 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1651378539533 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:U_RAMD\|altsyncram:s_mem_1_rtl_0 " "Elaborated megafunction instantiation \"RAM:U_RAMD\|altsyncram:s_mem_1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651378539561 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:U_RAMD\|altsyncram:s_mem_1_rtl_0 " "Instantiated megafunction \"RAM:U_RAMD\|altsyncram:s_mem_1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378539561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378539561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378539561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 12288 " "Parameter \"NUMWORDS_A\" = \"12288\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378539561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378539561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 14 " "Parameter \"WIDTHAD_B\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378539561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 12288 " "Parameter \"NUMWORDS_B\" = \"12288\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378539561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378539561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378539561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378539561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378539561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378539561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378539561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378539561 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651378539561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0ed1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0ed1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0ed1 " "Found entity 1: altsyncram_0ed1" {  } { { "db/altsyncram_0ed1.tdf" "" { Text "/home/taka/RISCV/mmRISC-1/fpga/db/altsyncram_0ed1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651378539607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651378539607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_97a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_97a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_97a " "Found entity 1: decode_97a" {  } { { "db/decode_97a.tdf" "" { Text "/home/taka/RISCV/mmRISC-1/fpga/db/decode_97a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651378539636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651378539636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_p1b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_p1b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_p1b " "Found entity 1: mux_p1b" {  } { { "db/mux_p1b.tdf" "" { Text "/home/taka/RISCV/mmRISC-1/fpga/db/mux_p1b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651378539664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651378539664 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_DATAPATH:U_CPU_DATAPATH\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_DATAPATH:U_CPU_DATAPATH\|lpm_mult:Mult0\"" {  } { { "../verilog/cpu/cpu_datapath.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_datapath.v" 309 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651378539705 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_DATAPATH:U_CPU_DATAPATH\|lpm_mult:Mult0 " "Instantiated megafunction \"mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_DATAPATH:U_CPU_DATAPATH\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 33 " "Parameter \"LPM_WIDTHA\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378539705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 33 " "Parameter \"LPM_WIDTHB\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378539705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 66 " "Parameter \"LPM_WIDTHP\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378539705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 66 " "Parameter \"LPM_WIDTHR\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378539705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378539705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378539705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378539705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378539705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651378539705 ""}  } { { "../verilog/cpu/cpu_datapath.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_datapath.v" 309 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651378539705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ugs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_ugs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ugs " "Found entity 1: mult_ugs" {  } { { "db/mult_ugs.tdf" "" { Text "/home/taka/RISCV/mmRISC-1/fpga/db/mult_ugs.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651378539733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651378539733 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "250 " "Ignored 250 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "250 " "Ignored 250 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1651378548698 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1651378548698 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../verilog/spi/spi.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/spi/spi.v" 196 -1 0 } } { "../verilog/debug/debug_dtm_jtag.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/debug/debug_dtm_jtag.v" 37 -1 0 } } { "../verilog/ahb_matrix/ahb_master_port.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_master_port.v" 98 -1 0 } } { "../verilog/debug/debug_dtm_jtag.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/debug/debug_dtm_jtag.v" 124 -1 0 } } { "../verilog/cpu/cpu_csr_int.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_csr_int.v" 367 -1 0 } } { "../verilog/cpu/cpu_csr_int.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_csr_int.v" 390 -1 0 } } { "../verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" 161 -1 0 } } { "../verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" 165 -1 0 } } { "../verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_top.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_top.v" 184 -1 0 } } { "../verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" 178 -1 0 } } { "../verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" 174 -1 0 } } { "../verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" 175 -1 0 } } { "../verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" 267 -1 0 } } { "../verilog/debug/debug_dm.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/debug/debug_dm.v" 1139 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1651378549051 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1651378549052 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "I2C0_ENA VCC " "Pin \"I2C0_ENA\" is stuck at VCC" {  } { { "../verilog/chip/chip_top.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/chip/chip_top.v" 221 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651378615087 "|CHIP_TOP|I2C0_ENA"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C0_ADR GND " "Pin \"I2C0_ADR\" is stuck at GND" {  } { { "../verilog/chip/chip_top.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/chip/chip_top.v" 222 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651378615087 "|CHIP_TOP|I2C0_ADR"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_CSn GND " "Pin \"SDRAM_CSn\" is stuck at GND" {  } { { "../verilog/chip/chip_top.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/chip/chip_top.v" 236 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651378615087 "|CHIP_TOP|SDRAM_CSn"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1651378615087 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1651378616218 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "47 " "47 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651378649623 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "PLL:U_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"PLL:U_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/PLL_altpll.v" "" { Text "/home/taka/RISCV/mmRISC-1/fpga/db/PLL_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "/home/taka/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } } { "PLL.v" "" { Text "/home/taka/RISCV/mmRISC-1/fpga/PLL.v" 108 0 0 } } { "../verilog/chip/chip_top.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/chip/chip_top.v" 322 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1651378650138 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651378650253 ""}
{ "Info" "ISTA_SDC_FOUND" "mmRISC.sdc " "Reading SDC File: 'mmRISC.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Analysis & Synthesis" 0 -1 1651378652067 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "mmRISC.sdc 4 U_PLL\|altpll_component\|auto_generated\|wire_pll1_clk\[1\] net " "Ignored filter at mmRISC.sdc(4): U_PLL\|altpll_component\|auto_generated\|wire_pll1_clk\[1\] could not be matched with a net" {  } { { "/home/taka/RISCV/mmRISC-1/fpga/mmRISC.sdc" "" { Text "/home/taka/RISCV/mmRISC-1/fpga/mmRISC.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1651378652182 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock mmRISC.sdc 4 Argument <targets> is an empty collection " "Ignored create_clock at mmRISC.sdc(4): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name CLK   -period  60.000 \[get_nets \{U_PLL\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]\}\] " "create_clock -name CLK   -period  60.000 \[get_nets \{U_PLL\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]\}\]" {  } { { "/home/taka/RISCV/mmRISC-1/fpga/mmRISC.sdc" "" { Text "/home/taka/RISCV/mmRISC-1/fpga/mmRISC.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651378652182 ""}  } { { "/home/taka/RISCV/mmRISC-1/fpga/mmRISC.sdc" "" { Text "/home/taka/RISCV/mmRISC-1/fpga/mmRISC.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1651378652182 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " " You called derive_pll_clocks. User-defined clock found on pll: U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Analysis & Synthesis" 0 -1 1651378652182 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Analysis & Synthesis" 0 -1 1651378652182 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651378652447 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: CLK with period: 50.000 found on PLL node: U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the period requirement: 20.000 " "Clock: CLK with period: 50.000 found on PLL node: U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1651378652452 ""}  } {  } 0 332056 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651378652452 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Analysis & Synthesis" 0 -1 1651378652452 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651378652453 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651378652453 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  50.000          CLK " "  50.000          CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651378652453 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000        CLK50 " "  20.000        CLK50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651378652453 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000         LOCK " " 100.000         LOCK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651378652453 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000          TCK " " 100.000          TCK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651378652453 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651378652453 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651378653584 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1651378655341 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651378655354 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 470 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 470 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1651378658024 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:08 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:08" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651378658053 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/taka/RISCV/mmRISC-1/fpga/output_files/mmRISC.map.smsg " "Generated suppressed messages file /home/taka/RISCV/mmRISC-1/fpga/output_files/mmRISC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651378658497 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1651378659708 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651378659708 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "26671 " "Implemented 26671 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651378661154 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651378661154 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "116 " "Implemented 116 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1651378661154 ""} { "Info" "ICUT_CUT_TM_LCELLS" "26310 " "Implemented 26310 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1651378661154 ""} { "Info" "ICUT_CUT_TM_RAMS" "192 " "Implemented 192 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1651378661154 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1651378661154 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1651378661154 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651378661154 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 91 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 91 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "902 " "Peak virtual memory: 902 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651378661218 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May  1 13:17:41 2022 " "Processing ended: Sun May  1 13:17:41 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651378661218 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:06:24 " "Elapsed time: 00:06:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651378661218 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:06 " "Total CPU time (on all processors): 00:06:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651378661218 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651378661218 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1651378662839 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651378662839 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May  1 13:17:42 2022 " "Processing started: Sun May  1 13:17:42 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651378662839 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1651378662839 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off mmRISC -c mmRISC " "Command: quartus_fit --read_settings_files=off --write_settings_files=off mmRISC -c mmRISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1651378662839 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1651378662867 ""}
{ "Info" "0" "" "Project  = mmRISC" {  } {  } 0 0 "Project  = mmRISC" 0 0 "Fitter" 0 0 1651378662867 ""}
{ "Info" "0" "" "Revision = mmRISC" {  } {  } 0 0 "Revision = mmRISC" 0 0 "Fitter" 0 0 1651378662867 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1651378663152 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1651378663195 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "mmRISC 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"mmRISC\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1651378663288 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1651378663330 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1651378663330 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL:U_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"PLL:U_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:U_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 2 5 0 0 " "Implementing clock multiplication of 2, clock division of 5, and phase shift of 0 degrees (0 ps) for PLL:U_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/PLL_altpll.v" "" { Text "/home/taka/RISCV/mmRISC-1/fpga/db/PLL_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/taka/RISCV/mmRISC-1/fpga/" { { 0 { 0 ""} 0 10268 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1651378663389 ""}  } { { "db/PLL_altpll.v" "" { Text "/home/taka/RISCV/mmRISC-1/fpga/db/PLL_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/taka/RISCV/mmRISC-1/fpga/" { { 0 { 0 ""} 0 10268 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1651378663389 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1651378663758 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1651378663764 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651378664073 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651378664073 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651378664073 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651378664073 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651378664073 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651378664073 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651378664073 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651378664073 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651378664073 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651378664073 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651378664073 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651378664073 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651378664073 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1651378664073 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "/home/taka/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/taka/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "/home/taka/RISCV/mmRISC-1/fpga/" { { 0 { 0 ""} 0 44143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651378664105 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "/home/taka/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/taka/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "/home/taka/RISCV/mmRISC-1/fpga/" { { 0 { 0 ""} 0 44145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651378664105 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "/home/taka/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/taka/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "/home/taka/RISCV/mmRISC-1/fpga/" { { 0 { 0 ""} 0 44147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651378664105 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "/home/taka/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/taka/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "/home/taka/RISCV/mmRISC-1/fpga/" { { 0 { 0 ""} 0 44149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651378664105 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "/home/taka/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/taka/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "/home/taka/RISCV/mmRISC-1/fpga/" { { 0 { 0 ""} 0 44151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651378664105 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "/home/taka/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/taka/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/home/taka/RISCV/mmRISC-1/fpga/" { { 0 { 0 ""} 0 44153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651378664105 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "/home/taka/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/taka/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/home/taka/RISCV/mmRISC-1/fpga/" { { 0 { 0 ""} 0 44155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651378664105 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "/home/taka/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/taka/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/home/taka/RISCV/mmRISC-1/fpga/" { { 0 { 0 ""} 0 44157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651378664105 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1651378664105 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1651378664105 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1651378664105 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1651378664105 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1651378664105 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1651378664113 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1651378666140 ""}
{ "Info" "ISTA_SDC_FOUND" "mmRISC.sdc " "Reading SDC File: 'mmRISC.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1651378670033 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "mmRISC.sdc 4 U_PLL\|altpll_component\|auto_generated\|wire_pll1_clk\[1\] net " "Ignored filter at mmRISC.sdc(4): U_PLL\|altpll_component\|auto_generated\|wire_pll1_clk\[1\] could not be matched with a net" {  } { { "/home/taka/RISCV/mmRISC-1/fpga/mmRISC.sdc" "" { Text "/home/taka/RISCV/mmRISC-1/fpga/mmRISC.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1651378670145 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock mmRISC.sdc 4 Argument <targets> is an empty collection " "Ignored create_clock at mmRISC.sdc(4): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name CLK   -period  60.000 \[get_nets \{U_PLL\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]\}\] " "create_clock -name CLK   -period  60.000 \[get_nets \{U_PLL\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]\}\]" {  } { { "/home/taka/RISCV/mmRISC-1/fpga/mmRISC.sdc" "" { Text "/home/taka/RISCV/mmRISC-1/fpga/mmRISC.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651378670146 ""}  } { { "/home/taka/RISCV/mmRISC-1/fpga/mmRISC.sdc" "" { Text "/home/taka/RISCV/mmRISC-1/fpga/mmRISC.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651378670146 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " " You called derive_pll_clocks. User-defined clock found on pll: U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Fitter" 0 -1 1651378670146 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1651378670146 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1651378670407 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: CLK with period: 50.000 found on PLL node: U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the period requirement: 20.000 " "Clock: CLK with period: 50.000 found on PLL node: U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1651378670412 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1651378670412 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1651378670413 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651378670413 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651378670413 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  50.000          CLK " "  50.000          CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651378670413 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000        CLK50 " "  20.000        CLK50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651378670413 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000         LOCK " " 100.000         LOCK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651378670413 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000          TCK " " 100.000          TCK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651378670413 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1651378670413 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node CLK50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651378674002 ""}  } { { "../verilog/chip/chip_top.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/chip/chip_top.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "/home/taka/RISCV/mmRISC-1/fpga/" { { 0 { 0 ""} 0 44127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651378674002 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:U_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node PLL:U_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651378674002 ""}  } { { "db/PLL_altpll.v" "" { Text "/home/taka/RISCV/mmRISC-1/fpga/db/PLL_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/taka/RISCV/mmRISC-1/fpga/" { { 0 { 0 ""} 0 10268 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651378674002 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_CSR_DBG:U_CPU_CSR_DBG\|RES_CPU  " "Automatically promoted node mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_CSR_DBG:U_CPU_CSR_DBG\|RES_CPU " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651378674002 ""}  } { { "../verilog/cpu/cpu_csr_dbg.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_csr_dbg.v" 85 -1 0 } } { "temporary_test_loc" "" { Generic "/home/taka/RISCV/mmRISC-1/fpga/" { { 0 { 0 ""} 0 4181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651378674002 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mmRISC:U_MMRISC\|DEBUG_TOP:U_DEBUG_TOP\|RES_SYS~1  " "Automatically promoted node mmRISC:U_MMRISC\|DEBUG_TOP:U_DEBUG_TOP\|RES_SYS~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651378674002 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:U_UART\|sasc_top:TOP\|txd_o " "Destination node UART:U_UART\|sasc_top:TOP\|txd_o" {  } { { "../verilog/uart/sasc/trunk/rtl/verilog/sasc_top.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/uart/sasc/trunk/rtl/verilog/sasc_top.v" 87 -1 0 } } { "temporary_test_loc" "" { Generic "/home/taka/RISCV/mmRISC-1/fpga/" { { 0 { 0 ""} 0 799 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651378674002 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ahb_lite_sdram:U_AHB_SDRAM\|State\[0\] " "Destination node ahb_lite_sdram:U_AHB_SDRAM\|State\[0\]" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 131 -1 0 } } { "temporary_test_loc" "" { Generic "/home/taka/RISCV/mmRISC-1/fpga/" { { 0 { 0 ""} 0 1531 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651378674002 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ahb_lite_sdram:U_AHB_SDRAM\|State\[1\] " "Destination node ahb_lite_sdram:U_AHB_SDRAM\|State\[1\]" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 131 -1 0 } } { "temporary_test_loc" "" { Generic "/home/taka/RISCV/mmRISC-1/fpga/" { { 0 { 0 ""} 0 1638 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651378674002 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ahb_lite_sdram:U_AHB_SDRAM\|State\[2\] " "Destination node ahb_lite_sdram:U_AHB_SDRAM\|State\[2\]" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 131 -1 0 } } { "temporary_test_loc" "" { Generic "/home/taka/RISCV/mmRISC-1/fpga/" { { 0 { 0 ""} 0 1639 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651378674002 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ahb_lite_sdram:U_AHB_SDRAM\|State\[3\] " "Destination node ahb_lite_sdram:U_AHB_SDRAM\|State\[3\]" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 131 -1 0 } } { "temporary_test_loc" "" { Generic "/home/taka/RISCV/mmRISC-1/fpga/" { { 0 { 0 ""} 0 1640 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651378674002 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ahb_lite_sdram:U_AHB_SDRAM\|State\[4\] " "Destination node ahb_lite_sdram:U_AHB_SDRAM\|State\[4\]" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 131 -1 0 } } { "temporary_test_loc" "" { Generic "/home/taka/RISCV/mmRISC-1/fpga/" { { 0 { 0 ""} 0 1641 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651378674002 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ahb_lite_sdram:U_AHB_SDRAM\|State\[5\] " "Destination node ahb_lite_sdram:U_AHB_SDRAM\|State\[5\]" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 131 -1 0 } } { "temporary_test_loc" "" { Generic "/home/taka/RISCV/mmRISC-1/fpga/" { { 0 { 0 ""} 0 1642 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651378674002 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SPI:U_SPI\|simple_spi_top:U_SPI_CORE\|fifo4:wfifo\|gb " "Destination node SPI:U_SPI\|simple_spi_top:U_SPI_CORE\|fifo4:wfifo\|gb" {  } { { "../verilog/spi/simple_spi/trunk/rtl/verilog/fifo4.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/spi/simple_spi/trunk/rtl/verilog/fifo4.v" 84 -1 0 } } { "temporary_test_loc" "" { Generic "/home/taka/RISCV/mmRISC-1/fpga/" { { 0 { 0 ""} 0 10324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651378674002 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:U_UART\|sasc_brg:BRG\|cnt\[1\] " "Destination node UART:U_UART\|sasc_brg:BRG\|cnt\[1\]" {  } { { "../verilog/uart/sasc/trunk/rtl/verilog/sasc_brg.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/uart/sasc/trunk/rtl/verilog/sasc_brg.v" 144 -1 0 } } { "temporary_test_loc" "" { Generic "/home/taka/RISCV/mmRISC-1/fpga/" { { 0 { 0 ""} 0 719 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651378674002 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:U_UART\|sasc_top:TOP\|sasc_fifo4:tx_fifo\|gb " "Destination node UART:U_UART\|sasc_top:TOP\|sasc_fifo4:tx_fifo\|gb" {  } { { "../verilog/uart/sasc/trunk/rtl/verilog/sasc_fifo4.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/uart/sasc/trunk/rtl/verilog/sasc_fifo4.v" 83 -1 0 } } { "temporary_test_loc" "" { Generic "/home/taka/RISCV/mmRISC-1/fpga/" { { 0 { 0 ""} 0 757 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651378674002 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1651378674002 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1651378674002 ""}  } { { "../verilog/debug/debug_top.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/debug/debug_top.v" 101 -1 0 } } { "temporary_test_loc" "" { Generic "/home/taka/RISCV/mmRISC-1/fpga/" { { 0 { 0 ""} 0 12080 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651378674002 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mmRISC:U_MMRISC\|DEBUG_TOP:U_DEBUG_TOP\|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG\|res_dmihard_async  " "Automatically promoted node mmRISC:U_MMRISC\|DEBUG_TOP:U_DEBUG_TOP\|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG\|res_dmihard_async " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651378674003 ""}  } { { "../verilog/debug/debug_dtm_jtag.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/debug/debug_dtm_jtag.v" 60 -1 0 } } { "temporary_test_loc" "" { Generic "/home/taka/RISCV/mmRISC-1/fpga/" { { 0 { 0 ""} 0 10263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651378674003 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1651378676368 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1651378676396 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1651378676398 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1651378676440 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1651378676484 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1651378676531 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1651378678538 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1651378678561 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1651378678561 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL:U_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 clk\[0\] SDRAM_CLK~output " "PLL \"PLL:U_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"SDRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/PLL_altpll.v" "" { Text "/home/taka/RISCV/mmRISC-1/fpga/db/PLL_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "/home/taka/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "PLL.v" "" { Text "/home/taka/RISCV/mmRISC-1/fpga/PLL.v" 108 0 0 } } { "../verilog/chip/chip_top.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/chip/chip_top.v" 322 0 0 } } { "../verilog/chip/chip_top.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/chip/chip_top.v" 234 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1651378678829 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1651378680867 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:05 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:05" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1651378686180 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:23 " "Fitter preparation operations ending: elapsed time is 00:00:23" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651378686457 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1651378686490 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1651378690801 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:20 " "Fitter placement preparation operations ending: elapsed time is 00:00:20" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651378711212 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1651378711422 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1651379065554 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:05:54 " "Fitter placement operations ending: elapsed time is 00:05:54" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651379065554 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1651379070336 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "26 " "Router estimated average interconnect usage is 26% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "65 X45_Y11 X55_Y21 " "Router estimated peak interconnect usage is 65% of the available device resources in the region that extends from location X45_Y11 to location X55_Y21" {  } { { "loc" "" { Generic "/home/taka/RISCV/mmRISC-1/fpga/" { { 1 { 0 "Router estimated peak interconnect usage is 65% of the available device resources in the region that extends from location X45_Y11 to location X55_Y21"} { { 12 { 0 ""} 45 11 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1651379122389 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1651379122389 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:06:03 " "Fitter routing operations ending: elapsed time is 00:06:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651379435210 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 67.90 " "Total time spent on timing analysis during the Fitter is 67.90 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1651379436189 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1651379436421 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1651379473449 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1651379473463 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1651379510755 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:01:22 " "Fitter post-fit operations ending: elapsed time is 00:01:22" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651379518988 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1651379521902 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/taka/RISCV/mmRISC-1/fpga/output_files/mmRISC.fit.smsg " "Generated suppressed messages file /home/taka/RISCV/mmRISC-1/fpga/output_files/mmRISC.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1651379523610 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1255 " "Peak virtual memory: 1255 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651379528043 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May  1 13:32:08 2022 " "Processing ended: Sun May  1 13:32:08 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651379528043 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:14:26 " "Elapsed time: 00:14:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651379528043 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:13:55 " "Total CPU time (on all processors): 00:13:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651379528043 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1651379528043 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1651379529443 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651379529444 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May  1 13:32:09 2022 " "Processing started: Sun May  1 13:32:09 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651379529444 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1651379529444 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off mmRISC -c mmRISC " "Command: quartus_asm --read_settings_files=off --write_settings_files=off mmRISC -c mmRISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1651379529444 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1651379532615 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1651379532700 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "456 " "Peak virtual memory: 456 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651379533712 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May  1 13:32:13 2022 " "Processing ended: Sun May  1 13:32:13 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651379533712 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651379533712 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651379533712 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1651379533712 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1651379534499 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1651379535057 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651379535057 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May  1 13:32:14 2022 " "Processing started: Sun May  1 13:32:14 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651379535057 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1651379535057 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta mmRISC -c mmRISC " "Command: quartus_sta mmRISC -c mmRISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1651379535057 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1651379535089 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1651379535545 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651379535593 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651379535593 ""}
{ "Info" "ISTA_SDC_FOUND" "mmRISC.sdc " "Reading SDC File: 'mmRISC.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1651379537129 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "mmRISC.sdc 4 U_PLL\|altpll_component\|auto_generated\|wire_pll1_clk\[1\] net " "Ignored filter at mmRISC.sdc(4): U_PLL\|altpll_component\|auto_generated\|wire_pll1_clk\[1\] could not be matched with a net" {  } { { "/home/taka/RISCV/mmRISC-1/fpga/mmRISC.sdc" "" { Text "/home/taka/RISCV/mmRISC-1/fpga/mmRISC.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1651379537237 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock mmRISC.sdc 4 Argument <targets> is an empty collection " "Ignored create_clock at mmRISC.sdc(4): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name CLK   -period  60.000 \[get_nets \{U_PLL\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]\}\] " "create_clock -name CLK   -period  60.000 \[get_nets \{U_PLL\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]\}\]" {  } { { "/home/taka/RISCV/mmRISC-1/fpga/mmRISC.sdc" "" { Text "/home/taka/RISCV/mmRISC-1/fpga/mmRISC.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651379537237 ""}  } { { "/home/taka/RISCV/mmRISC-1/fpga/mmRISC.sdc" "" { Text "/home/taka/RISCV/mmRISC-1/fpga/mmRISC.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1651379537237 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " " You called derive_pll_clocks. User-defined clock found on pll: U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Timing Analyzer" 0 -1 1651379537237 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1651379537238 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651379537412 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: CLK with period: 50.000 found on PLL node: U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the period requirement: 20.000 " "Clock: CLK with period: 50.000 found on PLL node: U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1651379537416 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651379537416 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1651379537417 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1651379537437 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1651379537719 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.777 " "Worst-case setup slack is 2.777" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651379537911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651379537911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.777               0.000 CLK  " "    2.777               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651379537911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.072               0.000 CLK50  " "   16.072               0.000 CLK50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651379537911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.916               0.000 TCK  " "   36.916               0.000 TCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651379537911 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651379537911 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.294 " "Worst-case hold slack is 0.294" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651379538082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651379538082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.294               0.000 CLK  " "    0.294               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651379538082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 CLK50  " "    0.356               0.000 CLK50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651379538082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 TCK  " "    0.378               0.000 TCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651379538082 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651379538082 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 1.533 " "Worst-case recovery slack is 1.533" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651379538200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651379538200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.533               0.000 TCK  " "    1.533               0.000 TCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651379538200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.182               0.000 CLK  " "    3.182               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651379538200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.996               0.000 LOCK  " "    9.996               0.000 LOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651379538200 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651379538200 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.927 " "Worst-case removal slack is 0.927" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651379538309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651379538309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.927               0.000 CLK  " "    0.927               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651379538309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.797               0.000 TCK  " "    1.797               0.000 TCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651379538309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.367               0.000 LOCK  " "    7.367               0.000 LOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651379538309 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651379538309 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.677 " "Worst-case minimum pulse width slack is 9.677" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651379538317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651379538317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.677               0.000 CLK50  " "    9.677               0.000 CLK50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651379538317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.663               0.000 CLK  " "   24.663               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651379538317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.650               0.000 TCK  " "   49.650               0.000 TCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651379538317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.772               0.000 LOCK  " "   49.772               0.000 LOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651379538317 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651379538317 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651379538416 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 5 " "Number of Synchronizer Chains Found: 5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651379538416 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651379538416 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651379538416 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 90.871 ns " "Worst Case Available Settling Time: 90.871 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651379538416 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651379538416 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651379538416 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1651379538419 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1651379538481 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1651379575925 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651379576896 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: CLK with period: 50.000 found on PLL node: U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the period requirement: 20.000 " "Clock: CLK with period: 50.000 found on PLL node: U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1651379576899 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651379576899 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.863 " "Worst-case setup slack is 2.863" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651379577331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651379577331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.863               0.000 CLK  " "    2.863               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651379577331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.374               0.000 CLK50  " "   16.374               0.000 CLK50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651379577331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.681               0.000 TCK  " "   37.681               0.000 TCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651379577331 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651379577331 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.285 " "Worst-case hold slack is 0.285" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651379577493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651379577493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.285               0.000 CLK  " "    0.285               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651379577493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.322               0.000 CLK50  " "    0.322               0.000 CLK50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651379577493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 TCK  " "    0.339               0.000 TCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651379577493 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651379577493 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 1.788 " "Worst-case recovery slack is 1.788" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651379577581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651379577581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.788               0.000 TCK  " "    1.788               0.000 TCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651379577581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.270               0.000 CLK  " "    3.270               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651379577581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.370               0.000 LOCK  " "   10.370               0.000 LOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651379577581 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651379577581 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.854 " "Worst-case removal slack is 0.854" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651379577672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651379577672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.854               0.000 CLK  " "    0.854               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651379577672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.646               0.000 TCK  " "    1.646               0.000 TCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651379577672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.775               0.000 LOCK  " "    6.775               0.000 LOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651379577672 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651379577672 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.723 " "Worst-case minimum pulse width slack is 9.723" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651379577680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651379577680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.723               0.000 CLK50  " "    9.723               0.000 CLK50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651379577680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.683               0.000 CLK  " "   24.683               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651379577680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.635               0.000 TCK  " "   49.635               0.000 TCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651379577680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.760               0.000 LOCK  " "   49.760               0.000 LOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651379577680 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651379577680 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651379577765 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 5 " "Number of Synchronizer Chains Found: 5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651379577765 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651379577765 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651379577765 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 91.526 ns " "Worst Case Available Settling Time: 91.526 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651379577765 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651379577765 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651379577765 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1651379577767 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651379578437 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: CLK with period: 50.000 found on PLL node: U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the period requirement: 20.000 " "Clock: CLK with period: 50.000 found on PLL node: U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1651379578441 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651379578441 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.154 " "Worst-case setup slack is 4.154" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651379578593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651379578593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.154               0.000 CLK  " "    4.154               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651379578593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.154               0.000 CLK50  " "   18.154               0.000 CLK50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651379578593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.097               0.000 TCK  " "   40.097               0.000 TCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651379578593 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651379578593 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.119 " "Worst-case hold slack is 0.119" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651379578767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651379578767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.119               0.000 CLK  " "    0.119               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651379578767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.141               0.000 TCK  " "    0.141               0.000 TCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651379578767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 CLK50  " "    0.152               0.000 CLK50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651379578767 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651379578767 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.509 " "Worst-case recovery slack is 3.509" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651379578888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651379578888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.509               0.000 TCK  " "    3.509               0.000 TCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651379578888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.178               0.000 CLK  " "    4.178               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651379578888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.492               0.000 LOCK  " "   12.492               0.000 LOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651379578888 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651379578888 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.404 " "Worst-case removal slack is 0.404" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651379578986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651379578986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 CLK  " "    0.404               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651379578986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.766               0.000 TCK  " "    0.766               0.000 TCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651379578986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.498               0.000 LOCK  " "    3.498               0.000 LOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651379578986 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651379578986 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.441 " "Worst-case minimum pulse width slack is 9.441" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651379578995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651379578995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.441               0.000 CLK50  " "    9.441               0.000 CLK50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651379578995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.710               0.000 CLK  " "   24.710               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651379578995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.321               0.000 TCK  " "   49.321               0.000 TCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651379578995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.769               0.000 LOCK  " "   49.769               0.000 LOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651379578995 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651379578995 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651379579091 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 5 " "Number of Synchronizer Chains Found: 5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651379579091 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651379579091 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651379579091 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 95.855 ns " "Worst Case Available Settling Time: 95.855 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651379579091 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651379579091 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651379579091 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1651379580294 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1651379580295 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 8 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "748 " "Peak virtual memory: 748 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651379580453 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May  1 13:33:00 2022 " "Processing ended: Sun May  1 13:33:00 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651379580453 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651379580453 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651379580453 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1651379580453 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1651379581752 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651379581753 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May  1 13:33:01 2022 " "Processing started: Sun May  1 13:33:01 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651379581753 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1651379581753 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off mmRISC -c mmRISC " "Command: quartus_eda --read_settings_files=off --write_settings_files=off mmRISC -c mmRISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1651379581753 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mmRISC.vo /home/taka/RISCV/mmRISC-1/fpga/simulation/modelsim/ simulation " "Generated file mmRISC.vo in folder \"/home/taka/RISCV/mmRISC-1/fpga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1651379586068 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "741 " "Peak virtual memory: 741 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651379586273 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May  1 13:33:06 2022 " "Processing ended: Sun May  1 13:33:06 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651379586273 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651379586273 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651379586273 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1651379586273 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 107 s " "Quartus Prime Full Compilation was successful. 0 errors, 107 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1651379586997 ""}
