

================================================================
== Vitis HLS Report for 'matrixmul_Pipeline_Col'
================================================================
* Date:           Wed Oct 12 21:00:24 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        hls_matrixmul_prj
* Solution:       solution5 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.816 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        9|        9|  90.000 ns|  90.000 ns|    9|    9|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Col     |        7|        7|         6|          1|          1|     3|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     2|        -|        -|    -|
|Expression           |        -|     -|        0|       23|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     0|        0|       40|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       72|    -|
|Register             |        -|     -|       85|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     2|       85|      135|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------+------------------+---------+----+---+----+-----+
    |       Instance      |      Module      | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------+------------------+---------+----+---+----+-----+
    |mul_8s_8s_16_1_1_U1  |mul_8s_8s_16_1_1  |        0|   0|  0|  40|    0|
    +---------------------+------------------+---------+----+---+----+-----+
    |Total                |                  |        0|   0|  0|  40|    0|
    +---------------------+------------------+---------+----+---+----+-----+

    * DSP: 
    +---------------------------------+------------------------------+--------------+
    |             Instance            |            Module            |  Expression  |
    +---------------------------------+------------------------------+--------------+
    |mac_muladd_8s_8s_16ns_16_4_1_U3  |mac_muladd_8s_8s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16s_16_4_1_U2   |mac_muladd_8s_8s_16s_16_4_1   |  i0 + i1 * i2|
    +---------------------------------+------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln56_fu_121_p2                |         +|   0|  0|   9|           2|           1|
    |icmp_ln56_fu_115_p2               |      icmp|   0|  0|   8|           2|           2|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  23|           7|           7|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_1     |   9|          2|    2|          4|
    |b_0_blk_n                |   9|          2|    1|          2|
    |b_1_blk_n                |   9|          2|    1|          2|
    |b_2_blk_n                |   9|          2|    1|          2|
    |j_fu_48                  |   9|          2|    2|          4|
    |res_blk_n                |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  72|         16|   10|         20|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |b_0_read_reg_188                  |   8|   0|    8|          0|
    |b_0_read_reg_188_pp0_iter2_reg    |   8|   0|    8|          0|
    |b_1_read_reg_193                  |   8|   0|    8|          0|
    |j_fu_48                           |   2|   0|    2|          0|
    |sext_ln60_1_cast_reg_174          |  16|   0|   16|          0|
    |sext_ln60_2_cast_reg_169          |  16|   0|   16|          0|
    |sext_ln60_cast_reg_179            |  16|   0|   16|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  85|   0|   85|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------+-----+-----+------------+------------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  matrixmul_Pipeline_Col|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  matrixmul_Pipeline_Col|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  matrixmul_Pipeline_Col|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  matrixmul_Pipeline_Col|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  matrixmul_Pipeline_Col|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  matrixmul_Pipeline_Col|  return value|
|b_0_dout     |   in|    8|     ap_fifo|                     b_0|       pointer|
|b_0_empty_n  |   in|    1|     ap_fifo|                     b_0|       pointer|
|b_0_read     |  out|    1|     ap_fifo|                     b_0|       pointer|
|b_1_dout     |   in|    8|     ap_fifo|                     b_1|       pointer|
|b_1_empty_n  |   in|    1|     ap_fifo|                     b_1|       pointer|
|b_1_read     |  out|    1|     ap_fifo|                     b_1|       pointer|
|b_2_dout     |   in|    8|     ap_fifo|                     b_2|       pointer|
|b_2_empty_n  |   in|    1|     ap_fifo|                     b_2|       pointer|
|b_2_read     |  out|    1|     ap_fifo|                     b_2|       pointer|
|res_din      |  out|   16|     ap_fifo|                     res|       pointer|
|res_full_n   |   in|    1|     ap_fifo|                     res|       pointer|
|res_write    |  out|    1|     ap_fifo|                     res|       pointer|
|sext_ln60    |   in|    8|     ap_none|               sext_ln60|        scalar|
|sext_ln60_1  |   in|    8|     ap_none|             sext_ln60_1|        scalar|
|sext_ln60_2  |   in|    8|     ap_none|             sext_ln60_2|        scalar|
+-------------+-----+-----+------------+------------------------+--------------+

