../../../../../rtl/verilog/wb/core/mpsoc_wb_raminfr.sv
../../../../../rtl/verilog/wb/core/mpsoc_wb_uart.sv
../../../../../rtl/verilog/wb/core/mpsoc_wb_uart_peripheral_bridge.sv
../../../../../rtl/verilog/wb/core/mpsoc_wb_uart_receiver.sv
../../../../../rtl/verilog/wb/core/mpsoc_wb_uart_regs.sv
../../../../../rtl/verilog/wb/core/mpsoc_wb_uart_rfifo.sv
../../../../../rtl/verilog/wb/core/mpsoc_wb_uart_sync_flops.sv
../../../../../rtl/verilog/wb/core/mpsoc_wb_uart_tfifo.sv
../../../../../rtl/verilog/wb/core/mpsoc_wb_uart_transmitter.sv

../../../../../bench/verilog/regression/wb/mpsoc_uart_testbench.sv

