Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Mon Jun 01 15:47:57 2020
| Host         : DESKTOP-U9MK50B running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   200 |
| Unused register locations in slices containing registers |   684 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             178 |           67 |
| No           | No                    | Yes                    |              72 |           29 |
| No           | Yes                   | No                     |             464 |          139 |
| Yes          | No                    | No                     |            4185 |         1497 |
| Yes          | No                    | Yes                    |              60 |           14 |
| Yes          | Yes                   | No                     |             597 |          139 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                                                                                           Enable Signal                                                                                                                          |                                                                                                                              Set/Reset Signal                                                                                                                             | Slice Load Count | Bel Load Count |
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                 |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                            |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                 |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                            |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                      |                                                                                                                                                                                                                                                                           |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                          |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                               |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                  |                                                                                                                                                                                                                                                                           |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                2 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]              |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]              |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]         |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]         |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                              |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                                                                                                                      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                                                  |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/skip_list_prefetch_A_BUS_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1_n_3                                                                                                                                                         | design_1_i/skip_list_prefetch_0/inst/skip_list_prefetch_A_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                            | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                                                                                                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                                                  |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                                                                                                                                                 |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                         | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                           |                                                                                                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[4][0]      |                                                                                                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                                                                                                                                                 |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/skip_list_prefetch_A_BUS_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.arlen_buf_reg[0]_0                                                                                                                                   | design_1_i/skip_list_prefetch_0/inst/skip_list_prefetch_A_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                           |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0/inst/S_AXI_ACP_BVALID                                                                                                                                                                                                            | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/skip_list_prefetch_CFG_s_axi_U/waddr[4]_i_1__0_n_3                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                      |                                                                                                                                                                                                                                                                           |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[4][0] |                                                                                                                                                                                                                                                                           |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/skip_list_prefetch_A_BUS_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.loop_cnt_reg[4]_0[0]                                                                                                                                 | design_1_i/skip_list_prefetch_0/inst/skip_list_prefetch_A_BUS_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.loop_cnt_reg[4][0]                                                                                                                                            |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/skip_list_prefetch_A_BUS_m_axi_U/bus_read/rs_rdata/j1_reg_600_reg[0][0]                                                                                                                                                     | design_1_i/skip_list_prefetch_0/inst/skip_list_prefetch_A_BUS_m_axi_U/bus_read/rs_rdata/j1_reg_600_reg[4][0]                                                                                                                                                              |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/ap_CS_fsm_state32                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/skip_list_prefetch_CFG_s_axi_U/rdata[31]_i_2_n_3                                                                                                                                                                            |                                                                                                                                                                                                                                                                           |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/cmd_depth_reg[5][0]                                                                                          | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                                 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                      | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                        |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11]                                                                                                                      |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                   |                                                                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0                                                                                                    |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                              |                                                                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/skip_list_prefetch_A_BUS_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1_n_3                                                                                                                                                       | design_1_i/skip_list_prefetch_0/inst/skip_list_prefetch_A_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]                                                                                                        |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                     |                                                                                                                                                                                                                                                                           |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/skip_list_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/D[4]                                                                                                                                                                    |                                                                                                                                                                                                                                                                           |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/skip_list_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/D[3]                                                                                                                                                                    |                                                                                                                                                                                                                                                                           |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/skip_list_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/D[2]                                                                                                                                                                    |                                                                                                                                                                                                                                                                           |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/skip_list_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/D[1]                                                                                                                                                                    |                                                                                                                                                                                                                                                                           |                7 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/skip_list_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/buff_addr_46_reg_3695_reg[8][0]                                                                                                                                         |                                                                                                                                                                                                                                                                           |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/ap_CS_fsm_state33                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/ap_CS_fsm_state414                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |                6 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/skip_list_prefetch_A_BUS_m_axi_U/bus_read/fifo_rctl/p_15_in                                                                                                                                                                 | design_1_i/skip_list_prefetch_0/inst/skip_list_prefetch_A_BUS_m_axi_U/bus_read/fifo_rctl/sect_addr_buf_reg[3][0]                                                                                                                                                          |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/skip_list_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/buff_addr_21_reg_3217_reg[8][0]                                                                                                                                         |                                                                                                                                                                                                                                                                           |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/skip_list_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/buff_addr_22_reg_3262_reg[8][0]                                                                                                                                         |                                                                                                                                                                                                                                                                           |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/skip_list_prefetch_A_BUS_m_axi_U/bus_read/rs_rdata/buff_addr_15_reg_3178_reg[0][0]                                                                                                                                          |                                                                                                                                                                                                                                                                           |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/skip_list_prefetch_A_BUS_m_axi_U/bus_read/rs_rdata/ap_NS_fsm[44]                                                                                                                                                            |                                                                                                                                                                                                                                                                           |                5 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/skip_list_prefetch_A_BUS_m_axi_U/bus_read/rs_rdata/ap_NS_fsm[47]                                                                                                                                                            |                                                                                                                                                                                                                                                                           |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/skip_list_prefetch_A_BUS_m_axi_U/bus_read/rs_rdata/ap_NS_fsm[120]                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/skip_list_prefetch_A_BUS_m_axi_U/bus_read/rs_rdata/ap_NS_fsm[123]                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/skip_list_prefetch_A_BUS_m_axi_U/bus_read/rs_rdata/buff_addr_16_reg_3233_reg[0][0]                                                                                                                                          |                                                                                                                                                                                                                                                                           |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/skip_list_prefetch_A_BUS_m_axi_U/bus_read/rs_rdata/buff_addr_27_reg_3413_reg[8][0]                                                                                                                                          |                                                                                                                                                                                                                                                                           |                5 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/skip_list_prefetch_A_BUS_m_axi_U/bus_read/rs_rdata/buff_addr_40_reg_3656_reg[0][0]                                                                                                                                          |                                                                                                                                                                                                                                                                           |                7 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/skip_list_prefetch_A_BUS_m_axi_U/bus_read/rs_rdata/buff_addr_41_reg_3711_reg[0][0]                                                                                                                                          |                                                                                                                                                                                                                                                                           |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/skip_list_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/buff_addr_47_reg_3740_reg[8][0]                                                                                                                                         |                                                                                                                                                                                                                                                                           |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/ap_CS_fsm_state156                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |                6 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/ap_CS_fsm_state166                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                               |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                          |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                      | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                          |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                           | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                               |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                      | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                   | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                               |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/skip_list_prefetch_A_BUS_m_axi_U/bus_read/rs_rdata/i2_reg_611_reg[5]_rep[0]                                                                                                                                                 | design_1_i/skip_list_prefetch_0/inst/i2_reg_6110                                                                                                                                                                                                                          |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]              | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                              | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                          |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                               |                                                                                                                                                                                                                                                                           |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                                                                                                    |                                                                                                                                                                                                                                                                           |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                                                                  |                                                                                                                                                                                                                                                                           |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/skip_list_prefetch_A_BUS_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                                                                                                                       |                                                                                                                                                                                                                                                                           |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/skip_list_prefetch_A_BUS_m_axi_U/bus_read/rs_rdata/reg_653_reg[0][0]                                                                                                                                                        |                                                                                                                                                                                                                                                                           |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                                                                                                                      |                                                                                                                                                                                                                                                                           |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/ap_CS_fsm_state424                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |                9 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                   |                                                                                                                                                                                                                                                                           |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/skip_list_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/sect_cnt_reg_0__s_net_1                                                                                                                                                 | design_1_i/skip_list_prefetch_0/inst/skip_list_prefetch_A_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                           |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |               11 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/skip_list_prefetch_A_BUS_m_axi_U/bus_read/rs_rdata/cum_offs_0_reg_2911_reg[0][0]                                                                                                                                            |                                                                                                                                                                                                                                                                           |                7 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/cum_offs_1_reg_567[0]_i_1_n_3                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                7 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/skip_list_prefetch_CFG_s_axi_U/rdata[31]_i_2_n_3                                                                                                                                                                            | design_1_i/skip_list_prefetch_0/inst/skip_list_prefetch_CFG_s_axi_U/rdata[31]_i_1_n_3                                                                                                                                                                                     |                9 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                                                  |                                                                                                                                                                                                                                                                           |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awready                                                                                                                                          |                                                                                                                                                                                                                                                                           |                8 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/s_axi_arready                                                                                                                                          |                                                                                                                                                                                                                                                                           |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                     |                                                                                                                                                                                                                                                                           |                8 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/ap_CS_fsm_state183                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |                8 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/ap_CS_fsm_state441                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |                9 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/ap_CS_fsm_state471                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |               13 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/ap_CS_fsm_state481                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |               16 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/ap_CS_fsm_state10                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                5 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/ap_CS_fsm_state193                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |               12 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/ap_CS_fsm_state431                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |               10 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/ap_CS_fsm_state173                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |                8 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/skip_list_prefetch_A_BUS_m_axi_U/bus_read/fifo_rctl/p_15_in                                                                                                                                                                 | design_1_i/skip_list_prefetch_0/inst/skip_list_prefetch_A_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                           |                6 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/skip_list_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/tmp_53_reg_2785_reg[28][0]                                                                                                                                              |                                                                                                                                                                                                                                                                           |                5 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/skip_list_prefetch_A_BUS_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.loop_cnt_reg[4]_0[0]                                                                                                                                 | design_1_i/skip_list_prefetch_0/inst/skip_list_prefetch_A_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                           |                5 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/skip_list_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/reg_848_reg[0][0]                                                                                                                                                       |                                                                                                                                                                                                                                                                           |                8 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/skip_list_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/reg_844_reg[0][0]                                                                                                                                                       |                                                                                                                                                                                                                                                                           |                8 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/skip_list_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/reg_840_reg[0][0]                                                                                                                                                       |                                                                                                                                                                                                                                                                           |                8 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/skip_list_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/A_BUS_addr_3_reg_2905_reg[28][0]                                                                                                                                        |                                                                                                                                                                                                                                                                           |               12 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/skip_list_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/A_BUS_addr_2_reg_2899_reg[28][0]                                                                                                                                        |                                                                                                                                                                                                                                                                           |               13 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/skip_list_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/reg_836_reg[0][0]                                                                                                                                                       |                                                                                                                                                                                                                                                                           |                8 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/skip_list_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/reg_666_reg[0][0]                                                                                                                                                       |                                                                                                                                                                                                                                                                           |                8 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/skip_list_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/reg_670_reg[0][0]                                                                                                                                                       |                                                                                                                                                                                                                                                                           |                8 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/skip_list_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/reg_832_reg[0][0]                                                                                                                                                       |                                                                                                                                                                                                                                                                           |                8 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/skip_list_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/reg_828_reg[0][0]                                                                                                                                                       |                                                                                                                                                                                                                                                                           |                8 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/skip_list_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/reg_824_reg[0][0]                                                                                                                                                       |                                                                                                                                                                                                                                                                           |                8 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/skip_list_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/reg_820_reg[0][0]                                                                                                                                                       |                                                                                                                                                                                                                                                                           |                8 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/a2_sum4_reg_2894[28]_i_1_n_3                                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                4 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/skip_list_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/reg_816_reg[0][0]                                                                                                                                                       |                                                                                                                                                                                                                                                                           |                8 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/skip_list_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/reg_812_reg[0][0]                                                                                                                                                       |                                                                                                                                                                                                                                                                           |                8 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/skip_list_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/reg_808_reg[0][0]                                                                                                                                                       |                                                                                                                                                                                                                                                                           |                8 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/ap_CS_fsm_state531                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |                8 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/ap_CS_fsm_state541                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |                8 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/ap_CS_fsm_state521                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |               12 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/ap_CS_fsm_state511                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |               13 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/ap_CS_fsm_state451                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |               14 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/ap_CS_fsm_state233                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |                8 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/ap_CS_fsm_state461                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |               11 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/skip_list_prefetch_CFG_s_axi_U/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                6 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/ap_CS_fsm_state501                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |               14 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/ap_CS_fsm_state491                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |               17 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/ap_CS_fsm_state213                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |                8 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/ap_CS_fsm_state243                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |                8 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/ap_CS_fsm_state253                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |                8 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/ap_CS_fsm_state263                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |                8 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/ap_CS_fsm_state273                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |               13 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/ap_CS_fsm_state283                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |               14 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/ap_CS_fsm_state223                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |                8 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/ap_CS_fsm_state203                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |               14 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/skip_list_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/reg_686_reg[0][0]                                                                                                                                                       |                                                                                                                                                                                                                                                                           |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/skip_list_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/reg_682_reg[0][0]                                                                                                                                                       |                                                                                                                                                                                                                                                                           |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/skip_list_prefetch_A_BUS_m_axi_U/bus_read/rs_rdata/bus_equal_gen.data_buf_reg[63][0]                                                                                                                                        | design_1_i/skip_list_prefetch_0/inst/skip_list_prefetch_A_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                           |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/skip_list_prefetch_CFG_s_axi_U/int_a[31]_i_1_n_3                                                                                                                                                                            | design_1_i/skip_list_prefetch_0/inst/skip_list_prefetch_A_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                           |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/skip_list_prefetch_A_BUS_m_axi_U/bus_read/rs_rdata/reg_698_reg[0][0]                                                                                                                                                        |                                                                                                                                                                                                                                                                           |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/p_4_in                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                           |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/reg_7100                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                           |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/reg_6900                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                           |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/skip_list_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/reg_661_reg[0][0]                                                                                                                                                       |                                                                                                                                                                                                                                                                           |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/skip_list_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/reg_678_reg[0][0]                                                                                                                                                       |                                                                                                                                                                                                                                                                           |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/reg_6940                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                           |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/skip_list_prefetch_A_BUS_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/skip_list_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/reg_706_reg[0][0]                                                                                                                                                       |                                                                                                                                                                                                                                                                           |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/skip_list_prefetch_A_BUS_m_axi_U/bus_read/rs_rdata/reg_674_reg[0][0]                                                                                                                                                        |                                                                                                                                                                                                                                                                           |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/skip_list_prefetch_A_BUS_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/skip_list_prefetch_A_BUS_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                                    | design_1_i/skip_list_prefetch_0/inst/skip_list_prefetch_A_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                           |                6 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/ap_CS_fsm_state23                                                                                                                                                                                                           | design_1_i/skip_list_prefetch_0/inst/i_reg_589[8]_i_1_n_3                                                                                                                                                                                                                 |                6 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                  |                                                                                                                                                                                                                                                                           |                9 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                      | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |               16 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/ap_CS_fsm_state163                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |               12 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/ap_CS_fsm_state421                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |               18 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/skip_list_prefetch_A_BUS_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                                   | design_1_i/skip_list_prefetch_0/inst/skip_list_prefetch_A_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                           |               12 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                                                                  |                                                                                                                                                                                                                                                                           |                8 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                                                                                    |                                                                                                                                                                                                                                                                           |                8 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/skip_list_prefetch_A_BUS_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                    | design_1_i/skip_list_prefetch_0/inst/skip_list_prefetch_A_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                           |               14 |             58 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                      |               13 |             58 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/skip_list_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                                                    |                                                                                                                                                                                                                                                                           |                8 |             61 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/skip_list_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/reg_804_reg[0][0]                                                                                                                                                       |                                                                                                                                                                                                                                                                           |               17 |             61 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/skip_list_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/pop0                                                                                                                                                                    | design_1_i/skip_list_prefetch_0/inst/skip_list_prefetch_A_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                           |                9 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/skip_list_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/next_rreq                                                                                                                                                               | design_1_i/skip_list_prefetch_0/inst/skip_list_prefetch_A_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                           |               13 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/buff_U/skip_list_prefetcbkb_ram_U/we021                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |               19 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/ap_CS_fsm_state83                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |               26 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/ap_CS_fsm_state113                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |               29 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/ap_CS_fsm_state133                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |               26 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/ap_CS_fsm_state311                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |               30 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/ap_CS_fsm_state301                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |               37 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/ap_CS_fsm_state93                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |               26 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/ap_CS_fsm_state371                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |               22 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/ap_CS_fsm_state321                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |               35 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/ap_CS_fsm_state123                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |               29 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/ap_CS_fsm_state63                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |               27 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/ap_CS_fsm_state73                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |               32 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/ap_CS_fsm_state341                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |               31 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/ap_CS_fsm_state351                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |               38 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/ap_CS_fsm_state361                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |               26 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/ap_CS_fsm_state381                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |               25 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/ap_CS_fsm_state391                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |               36 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/ap_CS_fsm_state53                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |               21 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/ap_CS_fsm_state103                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |               33 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/ap_CS_fsm_state401                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |               30 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/ap_CS_fsm_state143                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |               40 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/ap_CS_fsm_state43                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |               25 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/ap_CS_fsm_state331                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |               28 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/ap_CS_fsm_state153                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |               26 |             79 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/skip_list_prefetch_0/inst/ap_CS_fsm_state411                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |               43 |             79 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |               81 |            229 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/skip_list_prefetch_0/inst/skip_list_prefetch_A_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                           |              115 |            385 |
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     6 |
| 2      |                     5 |
| 3      |                     6 |
| 4      |                    12 |
| 5      |                     8 |
| 6      |                     3 |
| 8      |                     8 |
| 9      |                    22 |
| 10     |                    10 |
| 13     |                     1 |
| 14     |                     2 |
| 16+    |                   117 |
+--------+-----------------------+


