
*** Running vivado
    with args -log router.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source router.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source router.tcl -notrace
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 473.047 ; gain = 178.359
Command: synth_design -top router -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14668
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 921.840 ; gain = 444.832
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'router' [C:/Users/nguye/Desktop/Academic/HK6/Ky_thuat_thiet_ke_kiem_tra/Labs/Lab_2_3/router/router.srcs/sources_1/new/router.v:24]
INFO: [Synth 8-6157] synthesizing module 'decoder4_16' [C:/Users/nguye/Desktop/Academic/HK6/Ky_thuat_thiet_ke_kiem_tra/Labs/Lab_2_3/router/router.srcs/sources_1/new/decoder4_16.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/nguye/Desktop/Academic/HK6/Ky_thuat_thiet_ke_kiem_tra/Labs/Lab_2_3/router/router.srcs/sources_1/new/decoder4_16.v:33]
INFO: [Synth 8-6155] done synthesizing module 'decoder4_16' (0#1) [C:/Users/nguye/Desktop/Academic/HK6/Ky_thuat_thiet_ke_kiem_tra/Labs/Lab_2_3/router/router.srcs/sources_1/new/decoder4_16.v:23]
INFO: [Synth 8-6157] synthesizing module 'priority_check' [C:/Users/nguye/Desktop/Academic/HK6/Ky_thuat_thiet_ke_kiem_tra/Labs/Lab_2_3/router/router.srcs/sources_1/new/priority_check.v:23]
INFO: [Synth 8-6155] done synthesizing module 'priority_check' (0#1) [C:/Users/nguye/Desktop/Academic/HK6/Ky_thuat_thiet_ke_kiem_tra/Labs/Lab_2_3/router/router.srcs/sources_1/new/priority_check.v:23]
WARNING: [Synth 8-689] width (4) of port connection 'out' does not match port width (5) of module 'priority_check' [C:/Users/nguye/Desktop/Academic/HK6/Ky_thuat_thiet_ke_kiem_tra/Labs/Lab_2_3/router/router.srcs/sources_1/new/router.v:118]
WARNING: [Synth 8-689] width (4) of port connection 'out' does not match port width (5) of module 'priority_check' [C:/Users/nguye/Desktop/Academic/HK6/Ky_thuat_thiet_ke_kiem_tra/Labs/Lab_2_3/router/router.srcs/sources_1/new/router.v:118]
WARNING: [Synth 8-689] width (4) of port connection 'out' does not match port width (5) of module 'priority_check' [C:/Users/nguye/Desktop/Academic/HK6/Ky_thuat_thiet_ke_kiem_tra/Labs/Lab_2_3/router/router.srcs/sources_1/new/router.v:118]
WARNING: [Synth 8-689] width (4) of port connection 'out' does not match port width (5) of module 'priority_check' [C:/Users/nguye/Desktop/Academic/HK6/Ky_thuat_thiet_ke_kiem_tra/Labs/Lab_2_3/router/router.srcs/sources_1/new/router.v:118]
WARNING: [Synth 8-689] width (4) of port connection 'out' does not match port width (5) of module 'priority_check' [C:/Users/nguye/Desktop/Academic/HK6/Ky_thuat_thiet_ke_kiem_tra/Labs/Lab_2_3/router/router.srcs/sources_1/new/router.v:118]
WARNING: [Synth 8-689] width (4) of port connection 'out' does not match port width (5) of module 'priority_check' [C:/Users/nguye/Desktop/Academic/HK6/Ky_thuat_thiet_ke_kiem_tra/Labs/Lab_2_3/router/router.srcs/sources_1/new/router.v:118]
WARNING: [Synth 8-689] width (4) of port connection 'out' does not match port width (5) of module 'priority_check' [C:/Users/nguye/Desktop/Academic/HK6/Ky_thuat_thiet_ke_kiem_tra/Labs/Lab_2_3/router/router.srcs/sources_1/new/router.v:118]
WARNING: [Synth 8-689] width (4) of port connection 'out' does not match port width (5) of module 'priority_check' [C:/Users/nguye/Desktop/Academic/HK6/Ky_thuat_thiet_ke_kiem_tra/Labs/Lab_2_3/router/router.srcs/sources_1/new/router.v:118]
WARNING: [Synth 8-689] width (4) of port connection 'out' does not match port width (5) of module 'priority_check' [C:/Users/nguye/Desktop/Academic/HK6/Ky_thuat_thiet_ke_kiem_tra/Labs/Lab_2_3/router/router.srcs/sources_1/new/router.v:118]
WARNING: [Synth 8-689] width (4) of port connection 'out' does not match port width (5) of module 'priority_check' [C:/Users/nguye/Desktop/Academic/HK6/Ky_thuat_thiet_ke_kiem_tra/Labs/Lab_2_3/router/router.srcs/sources_1/new/router.v:118]
WARNING: [Synth 8-689] width (4) of port connection 'out' does not match port width (5) of module 'priority_check' [C:/Users/nguye/Desktop/Academic/HK6/Ky_thuat_thiet_ke_kiem_tra/Labs/Lab_2_3/router/router.srcs/sources_1/new/router.v:118]
WARNING: [Synth 8-689] width (4) of port connection 'out' does not match port width (5) of module 'priority_check' [C:/Users/nguye/Desktop/Academic/HK6/Ky_thuat_thiet_ke_kiem_tra/Labs/Lab_2_3/router/router.srcs/sources_1/new/router.v:118]
WARNING: [Synth 8-689] width (4) of port connection 'out' does not match port width (5) of module 'priority_check' [C:/Users/nguye/Desktop/Academic/HK6/Ky_thuat_thiet_ke_kiem_tra/Labs/Lab_2_3/router/router.srcs/sources_1/new/router.v:118]
WARNING: [Synth 8-689] width (4) of port connection 'out' does not match port width (5) of module 'priority_check' [C:/Users/nguye/Desktop/Academic/HK6/Ky_thuat_thiet_ke_kiem_tra/Labs/Lab_2_3/router/router.srcs/sources_1/new/router.v:118]
WARNING: [Synth 8-689] width (4) of port connection 'out' does not match port width (5) of module 'priority_check' [C:/Users/nguye/Desktop/Academic/HK6/Ky_thuat_thiet_ke_kiem_tra/Labs/Lab_2_3/router/router.srcs/sources_1/new/router.v:118]
WARNING: [Synth 8-689] width (4) of port connection 'out' does not match port width (5) of module 'priority_check' [C:/Users/nguye/Desktop/Academic/HK6/Ky_thuat_thiet_ke_kiem_tra/Labs/Lab_2_3/router/router.srcs/sources_1/new/router.v:118]
INFO: [Synth 8-6155] done synthesizing module 'router' (0#1) [C:/Users/nguye/Desktop/Academic/HK6/Ky_thuat_thiet_ke_kiem_tra/Labs/Lab_2_3/router/router.srcs/sources_1/new/router.v:24]
WARNING: [Synth 8-3917] design router has port busy_n[15] driven by constant 0
WARNING: [Synth 8-3917] design router has port busy_n[14] driven by constant 0
WARNING: [Synth 8-3917] design router has port busy_n[13] driven by constant 0
WARNING: [Synth 8-3917] design router has port busy_n[12] driven by constant 0
WARNING: [Synth 8-3917] design router has port busy_n[11] driven by constant 0
WARNING: [Synth 8-3917] design router has port busy_n[10] driven by constant 0
WARNING: [Synth 8-3917] design router has port busy_n[9] driven by constant 0
WARNING: [Synth 8-3917] design router has port busy_n[8] driven by constant 0
WARNING: [Synth 8-3917] design router has port busy_n[7] driven by constant 0
WARNING: [Synth 8-3917] design router has port busy_n[6] driven by constant 0
WARNING: [Synth 8-3917] design router has port busy_n[5] driven by constant 0
WARNING: [Synth 8-3917] design router has port busy_n[4] driven by constant 0
WARNING: [Synth 8-3917] design router has port busy_n[3] driven by constant 0
WARNING: [Synth 8-3917] design router has port busy_n[2] driven by constant 0
WARNING: [Synth 8-3917] design router has port busy_n[1] driven by constant 0
WARNING: [Synth 8-3917] design router has port busy_n[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1038.227 ; gain = 561.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1038.227 ; gain = 561.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1038.227 ; gain = 561.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1038.227 ; gain = 561.219
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    2 Bit       Adders := 16    
+---Registers : 
	                4 Bit    Registers := 48    
	                2 Bit    Registers := 16    
	                1 Bit    Registers := 32    
+---Muxes : 
	  16 Input   16 Bit        Muxes := 16    
	   2 Input   16 Bit        Muxes := 16    
	  18 Input    5 Bit        Muxes := 32    
	  16 Input    4 Bit        Muxes := 16    
	   2 Input    4 Bit        Muxes := 32    
	   2 Input    2 Bit        Muxes := 16    
	   2 Input    1 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
