$date
	Sun Jul  3 20:26:59 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module top_tb $end
$var wire 8 ! reversed_bits [7:0] $end
$var wire 8 " original_bits [7:0] $end
$var wire 1 # clk $end
$scope module bit_in $end
$var wire 1 # clk $end
$var reg 8 $ bit_out [7:0] $end
$upscope $end
$scope module clk1 $end
$var reg 1 # clk $end
$upscope $end
$scope module rev_bit $end
$var wire 1 # clk $end
$var wire 8 % original_bits [7:0] $end
$var reg 8 & reversed_bits [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
bx %
bx $
0#
bx "
bx !
$end
#1
b1111 !
b1111 &
b11110000 "
b11110000 $
b11110000 %
1#
#2
0#
#3
1#
#4
0#
#5
1#
#6
0#
#7
1#
#8
0#
#9
1#
#10
0#
#11
1#
#12
0#
#13
1#
#14
0#
#15
1#
#16
0#
#17
1#
#18
0#
#19
1#
#20
0#
#21
1#
#22
0#
#23
1#
#24
0#
#25
1#
#26
0#
#27
1#
#28
0#
#29
1#
#30
0#
#31
1#
#32
0#
#33
1#
#34
0#
#35
1#
#36
0#
#37
1#
#38
0#
#39
1#
#40
0#
#41
1#
#42
0#
#43
1#
#44
0#
#45
1#
#46
0#
#47
1#
#48
0#
#49
1#
#50
0#
