

================================================================
== Vitis HLS Report for 'fpmul503_mont_2'
================================================================
* Date:           Tue May 20 14:37:07 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.040 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      423|      683|  4.230 us|  6.830 us|  423|  683|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------+--------------+---------+---------+----------+----------+-----+-----+---------+
        |                        |              |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |        Instance        |    Module    |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------+--------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_mp_mul_152_fu_53    |mp_mul_152    |      212|      310|  2.120 us|  3.100 us|  212|  310|       no|
        |grp_rdc_mont_142_fu_62  |rdc_mont_142  |      190|      352|  1.900 us|  3.520 us|  190|  352|       no|
        +------------------------+--------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       16|       16|         1|          1|          1|    16|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     29|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   32|    7500|   8968|    -|
|Memory           |        2|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       0|    129|    -|
|Register         |        -|    -|      13|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|   32|    7513|   9126|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|   14|       7|     17|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------+---------+----+------+------+-----+
    |        Instance        |    Module    | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------+--------------+---------+----+------+------+-----+
    |grp_mp_mul_152_fu_53    |mp_mul_152    |        0|  16|  3331|  3486|    0|
    |grp_rdc_mont_142_fu_62  |rdc_mont_142  |        0|  16|  4169|  5482|    0|
    +------------------------+--------------+---------+----+------+------+-----+
    |Total                   |              |        0|  32|  7500|  8968|    0|
    +------------------------+--------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------+------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory |               Module               | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |temp_U  |fpsqr503_mont_1_temp_RAM_AUTO_1R1W  |        2|  0|   0|    0|    16|   64|     1|         1024|
    +--------+------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total   |                                    |        2|  0|   0|    0|    16|   64|     1|         1024|
    +--------+------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |empty_142_fu_85_p2  |         +|   0|  0|  13|           5|           1|
    |exitcond1_fu_79_p2  |      icmp|   0|  0|  14|           5|           6|
    |temp_we0            |        or|   0|  0|   2|           1|           1|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  29|          11|           8|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  37|          7|    1|          7|
    |empty_fu_32    |   9|          2|    5|         10|
    |mc_address0    |  14|          3|    3|          9|
    |mc_ce0         |  14|          3|    1|          3|
    |mc_we0         |   9|          2|    1|          2|
    |temp_address0  |  14|          3|    4|         12|
    |temp_ce0       |  14|          3|    1|          3|
    |temp_d0        |   9|          2|   64|        128|
    |temp_we0       |   9|          2|    1|          2|
    +---------------+----+-----------+-----+-----------+
    |Total          | 129|         27|   81|        176|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+---+----+-----+-----------+
    |                 Name                | FF| LUT| Bits| Const Bits|
    +-------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                            |  6|   0|    6|          0|
    |empty_fu_32                          |  5|   0|    5|          0|
    |grp_mp_mul_152_fu_53_ap_start_reg    |  1|   0|    1|          0|
    |grp_rdc_mont_142_fu_62_ap_start_reg  |  1|   0|    1|          0|
    +-------------------------------------+---+----+-----+-----------+
    |Total                                | 13|   0|   13|          0|
    +-------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+-----------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------+-----+-----+------------+-----------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  fpmul503_mont.2|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  fpmul503_mont.2|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  fpmul503_mont.2|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  fpmul503_mont.2|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  fpmul503_mont.2|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  fpmul503_mont.2|  return value|
|ma_address0  |  out|    3|   ap_memory|               ma|         array|
|ma_ce0       |  out|    1|   ap_memory|               ma|         array|
|ma_q0        |   in|   64|   ap_memory|               ma|         array|
|mc_address0  |  out|    3|   ap_memory|               mc|         array|
|mc_ce0       |  out|    1|   ap_memory|               mc|         array|
|mc_we0       |  out|    1|   ap_memory|               mc|         array|
|mc_d0        |  out|   64|   ap_memory|               mc|         array|
|mc_q0        |   in|   64|   ap_memory|               mc|         array|
+-------------+-----+-----+------------+-----------------+--------------+

