

================================================================
== Vivado HLS Report for 'convolution2D'
================================================================
* Date:           Thu Jun 01 12:17:49 2017

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        sobel
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.47|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   61|   61|   61|   61|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |   60|   60|        20|          -|          -|     3|    no    |
        | + Loop 1.1  |   18|   18|         6|          -|          -|     3|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     79|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      2|       0|      0|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     42|
|Register         |        -|      -|     100|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      2|     100|    121|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+---+----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF| LUT|
    +-------------------------+----------------------+---------+-------+---+----+
    |sobel_mul_8ns_32sbkb_U0  |sobel_mul_8ns_32sbkb  |        0|      2|  0|   0|
    +-------------------------+----------------------+---------+-------+---+----+
    |Total                    |                      |        0|      2|  0|   0|
    +-------------------------+----------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_6_fu_158_p2        |     +    |      0|  0|   3|           3|           1|
    |j_4_fu_107_p2        |     +    |      0|  0|   3|           3|           1|
    |res_1_fu_200_p2      |     +    |      0|  0|  32|          32|          32|
    |sum_fu_147_p2        |     +    |      0|  0|  22|          22|          22|
    |tmp5_fu_127_p2       |     +    |      0|  0|  10|          10|          10|
    |tmp_12_fu_182_p2     |     +    |      0|  0|   2|           5|           5|
    |tmp_11_fu_176_p2     |     -    |      0|  0|   2|           5|           5|
    |exitcond1_fu_101_p2  |   icmp   |      0|  0|   2|           3|           2|
    |exitcond_fu_117_p2   |   icmp   |      0|  0|   2|           3|           2|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  79|          86|          80|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |   4|          9|    1|          9|
    |i_reg_82   |   3|          2|    3|          6|
    |j_reg_70   |   3|          2|    3|          6|
    |res_fu_30  |  32|          2|   32|         64|
    +-----------+----+-----------+-----+-----------+
    |Total      |  42|         15|   39|         85|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |ap_CS_fsm           |   8|   0|    8|          0|
    |i_6_reg_248         |   3|   0|    3|          0|
    |i_reg_82            |   3|   0|    3|          0|
    |input_load_reg_258  |   8|   0|    8|          0|
    |j_4_cast_reg_235    |   3|   0|    5|          2|
    |j_4_reg_230         |   3|   0|    3|          0|
    |j_reg_70            |   3|   0|    3|          0|
    |res_fu_30           |  32|   0|   32|          0|
    |tmp_12_reg_253      |   5|   0|    5|          0|
    |tmp_9_reg_278       |  32|   0|   32|          0|
    +--------------------+----+----+-----+-----------+
    |Total               | 100|   0|  102|          2|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-------------------+-----+-----+------------+---------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | convolution2D | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | convolution2D | return value |
|ap_start           |  in |    1| ap_ctrl_hs | convolution2D | return value |
|ap_done            | out |    1| ap_ctrl_hs | convolution2D | return value |
|ap_idle            | out |    1| ap_ctrl_hs | convolution2D | return value |
|ap_ready           | out |    1| ap_ctrl_hs | convolution2D | return value |
|ap_return          | out |   32| ap_ctrl_hs | convolution2D | return value |
|posy               |  in |   10|   ap_none  |      posy     |    scalar    |
|posx               |  in |   10|   ap_none  |      posx     |    scalar    |
|input_r_address0   | out |   20|  ap_memory |    input_r    |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r    |     array    |
|input_r_q0         |  in |    8|  ap_memory |    input_r    |     array    |
|operator_address0  | out |    4|  ap_memory |    operator   |     array    |
|operator_ce0       | out |    1|  ap_memory |    operator   |     array    |
|operator_q0        |  in |   32|  ap_memory |    operator   |     array    |
+-------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 8
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	4  / (!exitcond)
	2  / (exitcond)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	3  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: res (5)  [1/1] 0.00ns
:0  %res = alloca i32

ST_1: posx_read (6)  [1/1] 0.00ns
:1  %posx_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %posx)

ST_1: posy_read (7)  [1/1] 0.00ns
:2  %posy_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %posy)

ST_1: StgValue_12 (8)  [1/1] 1.57ns
:3  store i32 0, i32* %res

ST_1: StgValue_13 (9)  [1/1] 1.57ns  loc: sobel_sw.c:37
:4  br label %.loopexit


 <State 2>: 1.62ns
ST_2: j (11)  [1/1] 0.00ns
.loopexit:0  %j = phi i3 [ -1, %0 ], [ %j_4, %.loopexit.loopexit ]

ST_2: exitcond1 (12)  [1/1] 1.62ns  loc: sobel_sw.c:37
.loopexit:1  %exitcond1 = icmp eq i3 %j, 2

ST_2: empty (13)  [1/1] 0.00ns
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_2: StgValue_17 (14)  [1/1] 0.00ns  loc: sobel_sw.c:37
.loopexit:3  br i1 %exitcond1, label %2, label %.preheader.preheader

ST_2: j_4 (16)  [1/1] 0.80ns  loc: sobel_sw.c:39
.preheader.preheader:0  %j_4 = add i3 %j, 1

ST_2: j_4_cast (17)  [1/1] 0.00ns  loc: sobel_sw.c:39
.preheader.preheader:1  %j_4_cast = zext i3 %j_4 to i5

ST_2: StgValue_20 (18)  [1/1] 1.57ns  loc: sobel_sw.c:38
.preheader.preheader:2  br label %.preheader

ST_2: res_load (51)  [1/1] 0.00ns  loc: sobel_sw.c:42
:0  %res_load = load i32* %res

ST_2: StgValue_22 (52)  [1/1] 0.00ns  loc: sobel_sw.c:42
:1  ret i32 %res_load


 <State 3>: 6.63ns
ST_3: i (20)  [1/1] 0.00ns
.preheader:0  %i = phi i3 [ %i_6, %1 ], [ -1, %.preheader.preheader ]

ST_3: exitcond (21)  [1/1] 1.62ns  loc: sobel_sw.c:38
.preheader:1  %exitcond = icmp eq i3 %i, 2

ST_3: empty_14 (22)  [1/1] 0.00ns
.preheader:2  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_3: StgValue_26 (23)  [1/1] 0.00ns  loc: sobel_sw.c:38
.preheader:3  br i1 %exitcond, label %.loopexit.loopexit, label %1

ST_3: tmp_5_cast (26)  [1/1] 0.00ns  loc: sobel_sw.c:39
:1  %tmp_5_cast = sext i3 %i to i10

ST_3: tmp5 (27)  [1/1] 1.84ns  loc: sobel_sw.c:39
:2  %tmp5 = add i10 %posy_read, %tmp_5_cast

ST_3: tmp1 (28)  [1/1] 0.00ns  loc: sobel_sw.c:39
:3  %tmp1 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %tmp5, i10 %posx_read)

ST_3: tmp1_cast (29)  [1/1] 0.00ns  loc: sobel_sw.c:39
:4  %tmp1_cast = zext i20 %tmp1 to i22

ST_3: j_cast1 (30)  [1/1] 0.00ns  loc: sobel_sw.c:37
:5  %j_cast1 = sext i3 %j to i22

ST_3: sum (31)  [1/1] 2.08ns  loc: sobel_sw.c:37
:6  %sum = add i22 %j_cast1, %tmp1_cast

ST_3: sum_cast (32)  [1/1] 0.00ns  loc: sobel_sw.c:37
:7  %sum_cast = zext i22 %sum to i32

ST_3: input_addr (33)  [1/1] 0.00ns  loc: sobel_sw.c:39
:8  %input_addr = getelementptr [1048576 x i8]* %input_r, i32 0, i32 %sum_cast

ST_3: input_load (34)  [2/2] 2.71ns  loc: sobel_sw.c:39
:9  %input_load = load i8* %input_addr, align 1

ST_3: i_6 (36)  [1/1] 0.80ns  loc: sobel_sw.c:39
:11  %i_6 = add i3 %i, 1

ST_3: i_6_cast_cast (37)  [1/1] 0.00ns  loc: sobel_sw.c:39
:12  %i_6_cast_cast = zext i3 %i_6 to i5

ST_3: tmp (38)  [1/1] 0.00ns  loc: sobel_sw.c:39
:13  %tmp = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i_6, i2 0)

ST_3: tmp_11 (39)  [1/1] 1.31ns  loc: sobel_sw.c:39
:14  %tmp_11 = sub i5 %tmp, %i_6_cast_cast

ST_3: tmp_12 (40)  [1/1] 1.31ns  loc: sobel_sw.c:39
:15  %tmp_12 = add i5 %tmp_11, %j_4_cast

ST_3: StgValue_41 (49)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 4>: 2.71ns
ST_4: input_load (34)  [1/2] 2.71ns  loc: sobel_sw.c:39
:9  %input_load = load i8* %input_addr, align 1

ST_4: tmp_15_cast (41)  [1/1] 0.00ns  loc: sobel_sw.c:39
:16  %tmp_15_cast = zext i5 %tmp_12 to i32

ST_4: operator_addr (42)  [1/1] 0.00ns  loc: sobel_sw.c:39
:17  %operator_addr = getelementptr [9 x i32]* %operator, i32 0, i32 %tmp_15_cast

ST_4: operator_load (43)  [2/2] 2.39ns  loc: sobel_sw.c:39
:18  %operator_load = load i32* %operator_addr, align 4


 <State 5>: 8.47ns
ST_5: tmp_s (35)  [1/1] 0.00ns  loc: sobel_sw.c:39
:10  %tmp_s = zext i8 %input_load to i32

ST_5: operator_load (43)  [1/2] 2.39ns  loc: sobel_sw.c:39
:18  %operator_load = load i32* %operator_addr, align 4

ST_5: tmp_9 (44)  [3/3] 6.08ns  loc: sobel_sw.c:39
:19  %tmp_9 = mul nsw i32 %tmp_s, %operator_load


 <State 6>: 6.08ns
ST_6: tmp_9 (44)  [2/3] 6.08ns  loc: sobel_sw.c:39
:19  %tmp_9 = mul nsw i32 %tmp_s, %operator_load


 <State 7>: 6.08ns
ST_7: tmp_9 (44)  [1/3] 6.08ns  loc: sobel_sw.c:39
:19  %tmp_9 = mul nsw i32 %tmp_s, %operator_load


 <State 8>: 4.01ns
ST_8: res_load_1 (25)  [1/1] 0.00ns  loc: sobel_sw.c:39
:0  %res_load_1 = load i32* %res

ST_8: res_1 (45)  [1/1] 2.44ns  loc: sobel_sw.c:39
:20  %res_1 = add nsw i32 %res_load_1, %tmp_9

ST_8: StgValue_53 (46)  [1/1] 1.57ns  loc: sobel_sw.c:39
:21  store i32 %res_1, i32* %res

ST_8: StgValue_54 (47)  [1/1] 0.00ns  loc: sobel_sw.c:38
:22  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ posy]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ posx]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ operator]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
res           (alloca           ) [ 011111111]
posx_read     (read             ) [ 001111111]
posy_read     (read             ) [ 001111111]
StgValue_12   (store            ) [ 000000000]
StgValue_13   (br               ) [ 011111111]
j             (phi              ) [ 001111111]
exitcond1     (icmp             ) [ 001111111]
empty         (speclooptripcount) [ 000000000]
StgValue_17   (br               ) [ 000000000]
j_4           (add              ) [ 011111111]
j_4_cast      (zext             ) [ 000111111]
StgValue_20   (br               ) [ 001111111]
res_load      (load             ) [ 000000000]
StgValue_22   (ret              ) [ 000000000]
i             (phi              ) [ 000100000]
exitcond      (icmp             ) [ 001111111]
empty_14      (speclooptripcount) [ 000000000]
StgValue_26   (br               ) [ 000000000]
tmp_5_cast    (sext             ) [ 000000000]
tmp5          (add              ) [ 000000000]
tmp1          (bitconcatenate   ) [ 000000000]
tmp1_cast     (zext             ) [ 000000000]
j_cast1       (sext             ) [ 000000000]
sum           (add              ) [ 000000000]
sum_cast      (zext             ) [ 000000000]
input_addr    (getelementptr    ) [ 000010000]
i_6           (add              ) [ 001111111]
i_6_cast_cast (zext             ) [ 000000000]
tmp           (bitconcatenate   ) [ 000000000]
tmp_11        (sub              ) [ 000000000]
tmp_12        (add              ) [ 000010000]
StgValue_41   (br               ) [ 011111111]
input_load    (load             ) [ 000001000]
tmp_15_cast   (zext             ) [ 000000000]
operator_addr (getelementptr    ) [ 000001000]
tmp_s         (zext             ) [ 000000110]
operator_load (load             ) [ 000000110]
tmp_9         (mul              ) [ 000000001]
res_load_1    (load             ) [ 000000000]
res_1         (add              ) [ 000000000]
StgValue_53   (store            ) [ 000000000]
StgValue_54   (br               ) [ 001111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="posy">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="posy"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="posx">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="posx"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="operator">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="operator"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i10.i10"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1004" name="res_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="1" slack="0"/>
<pin id="32" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="res/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="posx_read_read_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="10" slack="0"/>
<pin id="36" dir="0" index="1" bw="10" slack="0"/>
<pin id="37" dir="1" index="2" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="posx_read/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="posy_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="10" slack="0"/>
<pin id="42" dir="0" index="1" bw="10" slack="0"/>
<pin id="43" dir="1" index="2" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="posy_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="input_addr_gep_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="8" slack="0"/>
<pin id="48" dir="0" index="1" bw="1" slack="0"/>
<pin id="49" dir="0" index="2" bw="22" slack="0"/>
<pin id="50" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/3 "/>
</bind>
</comp>

<comp id="53" class="1004" name="grp_access_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="20" slack="0"/>
<pin id="55" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="56" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/3 "/>
</bind>
</comp>

<comp id="58" class="1004" name="operator_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="5" slack="0"/>
<pin id="62" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="operator_addr/4 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="4" slack="0"/>
<pin id="67" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="68" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="operator_load/4 "/>
</bind>
</comp>

<comp id="70" class="1005" name="j_reg_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="3" slack="1"/>
<pin id="72" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="74" class="1004" name="j_phi_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="1"/>
<pin id="76" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="77" dir="0" index="2" bw="3" slack="0"/>
<pin id="78" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="82" class="1005" name="i_reg_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="3" slack="1"/>
<pin id="84" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="86" class="1004" name="i_phi_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="3" slack="0"/>
<pin id="88" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="89" dir="0" index="2" bw="1" slack="1"/>
<pin id="90" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_load_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="1"/>
<pin id="95" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="res_load/2 res_load_1/8 "/>
</bind>
</comp>

<comp id="96" class="1004" name="StgValue_12_store_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_12/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="exitcond1_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="3" slack="0"/>
<pin id="103" dir="0" index="1" bw="3" slack="0"/>
<pin id="104" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="j_4_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="3" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_4/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="j_4_cast_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="3" slack="0"/>
<pin id="115" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_4_cast/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="exitcond_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="3" slack="0"/>
<pin id="119" dir="0" index="1" bw="3" slack="0"/>
<pin id="120" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="123" class="1004" name="tmp_5_cast_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="3" slack="0"/>
<pin id="125" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_5_cast/3 "/>
</bind>
</comp>

<comp id="127" class="1004" name="tmp5_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="10" slack="2"/>
<pin id="129" dir="0" index="1" bw="3" slack="0"/>
<pin id="130" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="tmp1_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="20" slack="0"/>
<pin id="134" dir="0" index="1" bw="10" slack="0"/>
<pin id="135" dir="0" index="2" bw="10" slack="2"/>
<pin id="136" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp1/3 "/>
</bind>
</comp>

<comp id="139" class="1004" name="tmp1_cast_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="20" slack="0"/>
<pin id="141" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp1_cast/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="j_cast1_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="3" slack="1"/>
<pin id="145" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="j_cast1/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="sum_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="3" slack="0"/>
<pin id="149" dir="0" index="1" bw="20" slack="0"/>
<pin id="150" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="sum_cast_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="22" slack="0"/>
<pin id="155" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_cast/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="i_6_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="3" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="i_6_cast_cast_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="3" slack="0"/>
<pin id="166" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_6_cast_cast/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="tmp_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="5" slack="0"/>
<pin id="170" dir="0" index="1" bw="3" slack="0"/>
<pin id="171" dir="0" index="2" bw="1" slack="0"/>
<pin id="172" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="tmp_11_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="5" slack="0"/>
<pin id="178" dir="0" index="1" bw="3" slack="0"/>
<pin id="179" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_11/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="tmp_12_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="5" slack="0"/>
<pin id="184" dir="0" index="1" bw="3" slack="1"/>
<pin id="185" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_12/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="tmp_15_cast_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="5" slack="1"/>
<pin id="189" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15_cast/4 "/>
</bind>
</comp>

<comp id="191" class="1004" name="tmp_s_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="8" slack="1"/>
<pin id="193" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="8" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="200" class="1004" name="res_1_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="1"/>
<pin id="203" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="res_1/8 "/>
</bind>
</comp>

<comp id="205" class="1004" name="StgValue_53_store_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="0" index="1" bw="32" slack="7"/>
<pin id="208" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_53/8 "/>
</bind>
</comp>

<comp id="210" class="1005" name="res_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="res "/>
</bind>
</comp>

<comp id="217" class="1005" name="posx_read_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="10" slack="2"/>
<pin id="219" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="posx_read "/>
</bind>
</comp>

<comp id="222" class="1005" name="posy_read_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="10" slack="2"/>
<pin id="224" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="posy_read "/>
</bind>
</comp>

<comp id="230" class="1005" name="j_4_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="3" slack="0"/>
<pin id="232" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j_4 "/>
</bind>
</comp>

<comp id="235" class="1005" name="j_4_cast_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="5" slack="1"/>
<pin id="237" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j_4_cast "/>
</bind>
</comp>

<comp id="243" class="1005" name="input_addr_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="20" slack="1"/>
<pin id="245" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="248" class="1005" name="i_6_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="3" slack="0"/>
<pin id="250" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="253" class="1005" name="tmp_12_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="5" slack="1"/>
<pin id="255" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="258" class="1005" name="input_load_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="8" slack="1"/>
<pin id="260" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="263" class="1005" name="operator_addr_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="4" slack="1"/>
<pin id="265" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="operator_addr "/>
</bind>
</comp>

<comp id="268" class="1005" name="tmp_s_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="1"/>
<pin id="270" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="273" class="1005" name="operator_load_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="1"/>
<pin id="275" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="operator_load "/>
</bind>
</comp>

<comp id="278" class="1005" name="tmp_9_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="1"/>
<pin id="280" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="33"><net_src comp="8" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="38"><net_src comp="10" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="2" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="44"><net_src comp="10" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="0" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="51"><net_src comp="4" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="12" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="57"><net_src comp="46" pin="3"/><net_sink comp="53" pin=0"/></net>

<net id="63"><net_src comp="6" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="12" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="58" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="73"><net_src comp="14" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="80"><net_src comp="70" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="74" pin="4"/><net_sink comp="70" pin=0"/></net>

<net id="85"><net_src comp="14" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="92"><net_src comp="82" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="100"><net_src comp="12" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="105"><net_src comp="74" pin="4"/><net_sink comp="101" pin=0"/></net>

<net id="106"><net_src comp="16" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="111"><net_src comp="74" pin="4"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="22" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="116"><net_src comp="107" pin="2"/><net_sink comp="113" pin=0"/></net>

<net id="121"><net_src comp="86" pin="4"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="16" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="126"><net_src comp="86" pin="4"/><net_sink comp="123" pin=0"/></net>

<net id="131"><net_src comp="123" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="137"><net_src comp="24" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="127" pin="2"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="132" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="146"><net_src comp="70" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="151"><net_src comp="143" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="139" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="156"><net_src comp="147" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="46" pin=2"/></net>

<net id="162"><net_src comp="86" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="22" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="167"><net_src comp="158" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="173"><net_src comp="26" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="158" pin="2"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="28" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="180"><net_src comp="168" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="164" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="176" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="190"><net_src comp="187" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="198"><net_src comp="191" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="65" pin="2"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="93" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="209"><net_src comp="200" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="213"><net_src comp="30" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="215"><net_src comp="210" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="216"><net_src comp="210" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="220"><net_src comp="34" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="225"><net_src comp="40" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="233"><net_src comp="107" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="238"><net_src comp="113" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="246"><net_src comp="46" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="53" pin=0"/></net>

<net id="251"><net_src comp="158" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="256"><net_src comp="182" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="261"><net_src comp="53" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="266"><net_src comp="58" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="271"><net_src comp="191" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="276"><net_src comp="65" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="281"><net_src comp="194" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="200" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_r | {}
	Port: operator | {}
 - Input state : 
	Port: convolution2D : posy | {1 }
	Port: convolution2D : posx | {1 }
	Port: convolution2D : input_r | {3 4 }
	Port: convolution2D : operator | {4 5 }
  - Chain level:
	State 1
		StgValue_12 : 1
	State 2
		exitcond1 : 1
		StgValue_17 : 2
		j_4 : 1
		j_4_cast : 2
		StgValue_22 : 1
	State 3
		exitcond : 1
		StgValue_26 : 2
		tmp_5_cast : 1
		tmp5 : 2
		tmp1 : 3
		tmp1_cast : 4
		sum : 5
		sum_cast : 6
		input_addr : 7
		input_load : 8
		i_6 : 1
		i_6_cast_cast : 2
		tmp : 2
		tmp_11 : 3
		tmp_12 : 4
	State 4
		operator_addr : 1
		operator_load : 2
	State 5
		tmp_9 : 1
	State 6
	State 7
	State 8
		res_1 : 1
		StgValue_53 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |      j_4_fu_107      |    0    |    0    |    3    |
|          |      tmp5_fu_127     |    0    |    0    |    10   |
|    add   |      sum_fu_147      |    0    |    0    |    20   |
|          |      i_6_fu_158      |    0    |    0    |    3    |
|          |     tmp_12_fu_182    |    0    |    0    |   2.5   |
|          |     res_1_fu_200     |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|   icmp   |   exitcond1_fu_101   |    0    |    0    |    2    |
|          |    exitcond_fu_117   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    sub   |     tmp_11_fu_176    |    0    |    0    |   2.5   |
|----------|----------------------|---------|---------|---------|
|    mul   |      grp_fu_194      |    2    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   read   | posx_read_read_fu_34 |    0    |    0    |    0    |
|          | posy_read_read_fu_40 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |    j_4_cast_fu_113   |    0    |    0    |    0    |
|          |   tmp1_cast_fu_139   |    0    |    0    |    0    |
|   zext   |    sum_cast_fu_153   |    0    |    0    |    0    |
|          | i_6_cast_cast_fu_164 |    0    |    0    |    0    |
|          |  tmp_15_cast_fu_187  |    0    |    0    |    0    |
|          |     tmp_s_fu_191     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   sext   |   tmp_5_cast_fu_123  |    0    |    0    |    0    |
|          |    j_cast1_fu_143    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|bitconcatenate|      tmp1_fu_132     |    0    |    0    |    0    |
|          |      tmp_fu_168      |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    2    |    0    |    77   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|     i_6_reg_248     |    3   |
|       i_reg_82      |    3   |
|  input_addr_reg_243 |   20   |
|  input_load_reg_258 |    8   |
|   j_4_cast_reg_235  |    5   |
|     j_4_reg_230     |    3   |
|       j_reg_70      |    3   |
|operator_addr_reg_263|    4   |
|operator_load_reg_273|   32   |
|  posx_read_reg_217  |   10   |
|  posy_read_reg_222  |   10   |
|     res_reg_210     |   32   |
|    tmp_12_reg_253   |    5   |
|    tmp_9_reg_278    |   32   |
|    tmp_s_reg_268    |   32   |
+---------------------+--------+
|        Total        |   202  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_53 |  p0  |   2  |  20  |   40   ||    20   |
| grp_access_fu_65 |  p0  |   2  |   4  |    8   ||    4    |
|     j_reg_70     |  p0  |   2  |   3  |    6   ||    3    |
|    grp_fu_194    |  p0  |   2  |   8  |   16   ||    8    |
|    grp_fu_194    |  p1  |   2  |  32  |   64   ||    32   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   134  ||  7.855  ||    67   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   77   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   67   |
|  Register |    -   |    -   |   202  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    7   |   202  |   144  |
+-----------+--------+--------+--------+--------+
