#add_file options
add_file -verilog "D:/exp/MPF300T-PolarFire-Eval-Kit/Modify_The_FPGA_Design/PF_CoreRISCV_AXI4_SysServices_with_Cypto/component/User/GlueLogic/AXI_GLUE_LOGIC/1.0.7/vlog/AXI_glue_logic.v"
add_file -verilog "D:/exp/MPF300T-PolarFire-Eval-Kit/Modify_The_FPGA_Design/PF_CoreRISCV_AXI4_SysServices_with_Cypto/component/Actel/DirectCore/COREI2C/7.1.102/rtl/vlog/core/corei2creal.v"
add_file -verilog "D:/exp/MPF300T-PolarFire-Eval-Kit/Modify_The_FPGA_Design/PF_CoreRISCV_AXI4_SysServices_with_Cypto/component/Actel/DirectCore/COREI2C/7.1.102/rtl/vlog/core/corei2c.v"
add_file -verilog "D:/exp/MPF300T-PolarFire-Eval-Kit/Modify_The_FPGA_Design/PF_CoreRISCV_AXI4_SysServices_with_Cypto/component/Actel/DirectCore/CORERISCV_AXI4/1.0.100/rtl/verilog/AsyncFifo.v"
add_file -verilog "D:/exp/MPF300T-PolarFire-Eval-Kit/Modify_The_FPGA_Design/PF_CoreRISCV_AXI4_SysServices_with_Cypto/component/Actel/DirectCore/CORERISCV_AXI4/1.0.100/rtl/verilog/DebugTransportModuleJtag.v"
add_file -verilog "D:/exp/MPF300T-PolarFire-Eval-Kit/Modify_The_FPGA_Design/PF_CoreRISCV_AXI4_SysServices_with_Cypto/component/Actel/DirectCore/CORERISCV_AXI4/1.0.100/rtl/verilog/Top.v"
add_file -verilog "D:/exp/MPF300T-PolarFire-Eval-Kit/Modify_The_FPGA_Design/PF_CoreRISCV_AXI4_SysServices_with_Cypto/component/Actel/DirectCore/CORERISCV_AXI4/1.0.100/rtl/verilog/CoreRISCV_AXI4.v"
add_file -verilog "D:/exp/MPF300T-PolarFire-Eval-Kit/Modify_The_FPGA_Design/PF_CoreRISCV_AXI4_SysServices_with_Cypto/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v"
add_file -verilog "D:/exp/MPF300T-PolarFire-Eval-Kit/Modify_The_FPGA_Design/PF_CoreRISCV_AXI4_SysServices_with_Cypto/component/work/PROC_SUBSYSTEM/COREAHBLSRAM_PF_0/rtl/vlog/core/CoreAHBLSRAM_AHBLSramIf.v"
add_file -verilog "D:/exp/MPF300T-PolarFire-Eval-Kit/Modify_The_FPGA_Design/PF_CoreRISCV_AXI4_SysServices_with_Cypto/component/work/PROC_SUBSYSTEM/COREAHBLSRAM_PF_0/rtl/vlog/core/PROC_SUBSYSTEM_COREAHBLSRAM_PF_0_LSRAM_top.v"
add_file -verilog "D:/exp/MPF300T-PolarFire-Eval-Kit/Modify_The_FPGA_Design/PF_CoreRISCV_AXI4_SysServices_with_Cypto/component/work/PROC_SUBSYSTEM/COREAHBLSRAM_PF_0/rtl/vlog/core/PROC_SUBSYSTEM_COREAHBLSRAM_PF_0_ram_wrapper.v"
add_file -verilog "D:/exp/MPF300T-PolarFire-Eval-Kit/Modify_The_FPGA_Design/PF_CoreRISCV_AXI4_SysServices_with_Cypto/component/work/PROC_SUBSYSTEM/COREAHBLSRAM_PF_0/rtl/vlog/core/CoreAHBLSRAM_MEMIF.v"
add_file -verilog "D:/exp/MPF300T-PolarFire-Eval-Kit/Modify_The_FPGA_Design/PF_CoreRISCV_AXI4_SysServices_with_Cypto/component/work/PROC_SUBSYSTEM/COREAHBLSRAM_PF_0/rtl/vlog/core/CoreAHBLSRAM_SramCtrlIf.v"
add_file -verilog "D:/exp/MPF300T-PolarFire-Eval-Kit/Modify_The_FPGA_Design/PF_CoreRISCV_AXI4_SysServices_with_Cypto/component/work/PROC_SUBSYSTEM/COREAHBLSRAM_PF_0/rtl/vlog/core/CoreAHBLSRAM_PF.v"
add_file -verilog "D:/exp/MPF300T-PolarFire-Eval-Kit/Modify_The_FPGA_Design/PF_CoreRISCV_AXI4_SysServices_with_Cypto/component/work/PROC_SUBSYSTEM/CoreUARTapb_0/rtl/vlog/core/Clock_gen.v"
add_file -verilog "D:/exp/MPF300T-PolarFire-Eval-Kit/Modify_The_FPGA_Design/PF_CoreRISCV_AXI4_SysServices_with_Cypto/component/work/PROC_SUBSYSTEM/CoreUARTapb_0/rtl/vlog/core/Rx_async.v"
add_file -verilog "D:/exp/MPF300T-PolarFire-Eval-Kit/Modify_The_FPGA_Design/PF_CoreRISCV_AXI4_SysServices_with_Cypto/component/work/PROC_SUBSYSTEM/CoreUARTapb_0/rtl/vlog/core/Tx_async.v"
add_file -verilog "D:/exp/MPF300T-PolarFire-Eval-Kit/Modify_The_FPGA_Design/PF_CoreRISCV_AXI4_SysServices_with_Cypto/component/work/PROC_SUBSYSTEM/CoreUARTapb_0/rtl/vlog/core/fifo_256x8_g5.v"
add_file -verilog "D:/exp/MPF300T-PolarFire-Eval-Kit/Modify_The_FPGA_Design/PF_CoreRISCV_AXI4_SysServices_with_Cypto/component/work/PROC_SUBSYSTEM/CoreUARTapb_0/rtl/vlog/core/CoreUART.v"
add_file -verilog "D:/exp/MPF300T-PolarFire-Eval-Kit/Modify_The_FPGA_Design/PF_CoreRISCV_AXI4_SysServices_with_Cypto/component/work/PROC_SUBSYSTEM/CoreUARTapb_0/rtl/vlog/core/CoreUARTapb.v"
add_file -lib COREAHBLITE_LIB -verilog "D:/exp/MPF300T-PolarFire-Eval-Kit/Modify_The_FPGA_Design/PF_CoreRISCV_AXI4_SysServices_with_Cypto/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_addrdec.v"
add_file -lib COREAHBLITE_LIB -verilog "D:/exp/MPF300T-PolarFire-Eval-Kit/Modify_The_FPGA_Design/PF_CoreRISCV_AXI4_SysServices_with_Cypto/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_defaultslavesm.v"
add_file -lib COREAHBLITE_LIB -verilog "D:/exp/MPF300T-PolarFire-Eval-Kit/Modify_The_FPGA_Design/PF_CoreRISCV_AXI4_SysServices_with_Cypto/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_masterstage.v"
add_file -lib COREAHBLITE_LIB -verilog "D:/exp/MPF300T-PolarFire-Eval-Kit/Modify_The_FPGA_Design/PF_CoreRISCV_AXI4_SysServices_with_Cypto/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_slavearbiter.v"
add_file -lib COREAHBLITE_LIB -verilog "D:/exp/MPF300T-PolarFire-Eval-Kit/Modify_The_FPGA_Design/PF_CoreRISCV_AXI4_SysServices_with_Cypto/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_slavestage.v"
add_file -lib COREAHBLITE_LIB -verilog "D:/exp/MPF300T-PolarFire-Eval-Kit/Modify_The_FPGA_Design/PF_CoreRISCV_AXI4_SysServices_with_Cypto/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_matrix4x16.v"
add_file -lib COREAHBLITE_LIB -verilog "D:/exp/MPF300T-PolarFire-Eval-Kit/Modify_The_FPGA_Design/PF_CoreRISCV_AXI4_SysServices_with_Cypto/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite.v"
add_file -lib COREAHBTOAPB3_LIB -verilog "D:/exp/MPF300T-PolarFire-Eval-Kit/Modify_The_FPGA_Design/PF_CoreRISCV_AXI4_SysServices_with_Cypto/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vlog/core_obfuscated/coreahbtoapb3_ahbtoapbsm.v"
add_file -lib COREAHBTOAPB3_LIB -verilog "D:/exp/MPF300T-PolarFire-Eval-Kit/Modify_The_FPGA_Design/PF_CoreRISCV_AXI4_SysServices_with_Cypto/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vlog/core_obfuscated/coreahbtoapb3_penablescheduler.v"
add_file -lib COREAHBTOAPB3_LIB -verilog "D:/exp/MPF300T-PolarFire-Eval-Kit/Modify_The_FPGA_Design/PF_CoreRISCV_AXI4_SysServices_with_Cypto/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vlog/core_obfuscated/coreahbtoapb3_apbaddrdata.v"
add_file -lib COREAHBTOAPB3_LIB -verilog "D:/exp/MPF300T-PolarFire-Eval-Kit/Modify_The_FPGA_Design/PF_CoreRISCV_AXI4_SysServices_with_Cypto/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vlog/core_obfuscated/coreahbtoapb3.v"
add_file -lib COREAPB3_LIB -verilog "D:/exp/MPF300T-PolarFire-Eval-Kit/Modify_The_FPGA_Design/PF_CoreRISCV_AXI4_SysServices_with_Cypto/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3_muxptob3.v"
add_file -lib COREAPB3_LIB -verilog "D:/exp/MPF300T-PolarFire-Eval-Kit/Modify_The_FPGA_Design/PF_CoreRISCV_AXI4_SysServices_with_Cypto/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3_iaddr_reg.v"
add_file -lib COREAPB3_LIB -verilog "D:/exp/MPF300T-PolarFire-Eval-Kit/Modify_The_FPGA_Design/PF_CoreRISCV_AXI4_SysServices_with_Cypto/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v"
add_file -lib COREAXITOAHBL -verilog "D:/exp/MPF300T-PolarFire-Eval-Kit/Modify_The_FPGA_Design/PF_CoreRISCV_AXI4_SysServices_with_Cypto/component/Actel/DirectCore/COREAXITOAHBL/3.0.101/rtl/vlog/core/CoreAXItoAHBL_AHBMasterCtrl.v"
add_file -lib COREAXITOAHBL -verilog "D:/exp/MPF300T-PolarFire-Eval-Kit/Modify_The_FPGA_Design/PF_CoreRISCV_AXI4_SysServices_with_Cypto/component/Actel/DirectCore/COREAXITOAHBL/3.0.101/rtl/vlog/core/CoreAXItoAHBL_AXIOutReg.v"
add_file -lib COREAXITOAHBL -verilog "D:/exp/MPF300T-PolarFire-Eval-Kit/Modify_The_FPGA_Design/PF_CoreRISCV_AXI4_SysServices_with_Cypto/component/Actel/DirectCore/COREAXITOAHBL/3.0.101/rtl/vlog/core/CoreAXItoAHBL_WSTRBAddrOffset.v"
add_file -lib COREAXITOAHBL -verilog "D:/exp/MPF300T-PolarFire-Eval-Kit/Modify_The_FPGA_Design/PF_CoreRISCV_AXI4_SysServices_with_Cypto/component/Actel/DirectCore/COREAXITOAHBL/3.0.101/rtl/vlog/core/CoreAXItoAHBL_WSTRBPopCntr.v"
add_file -lib COREAXITOAHBL -verilog "D:/exp/MPF300T-PolarFire-Eval-Kit/Modify_The_FPGA_Design/PF_CoreRISCV_AXI4_SysServices_with_Cypto/component/Actel/DirectCore/COREAXITOAHBL/3.0.101/rtl/vlog/core/CoreAXItoAHBL_readByteCnt.v"
add_file -lib COREAXITOAHBL -verilog "D:/exp/MPF300T-PolarFire-Eval-Kit/Modify_The_FPGA_Design/PF_CoreRISCV_AXI4_SysServices_with_Cypto/component/Actel/DirectCore/COREAXITOAHBL/3.0.101/rtl/vlog/core/CoreAXItoAHBL_AXISlaveCtrl.v"
add_file -lib COREAXITOAHBL -verilog "D:/exp/MPF300T-PolarFire-Eval-Kit/Modify_The_FPGA_Design/PF_CoreRISCV_AXI4_SysServices_with_Cypto/component/Actel/DirectCore/COREAXITOAHBL/3.0.101/rtl/vlog/core/CoreAXItoAHBL_RAM_syncWrAsyncRd.v"
add_file -lib COREAXITOAHBL -verilog "D:/exp/MPF300T-PolarFire-Eval-Kit/Modify_The_FPGA_Design/PF_CoreRISCV_AXI4_SysServices_with_Cypto/component/Actel/DirectCore/COREAXITOAHBL/3.0.101/rtl/vlog/core/CoreAXItoAHBL_synchronizer.v"
add_file -lib COREAXITOAHBL -verilog "D:/exp/MPF300T-PolarFire-Eval-Kit/Modify_The_FPGA_Design/PF_CoreRISCV_AXI4_SysServices_with_Cypto/component/Actel/DirectCore/COREAXITOAHBL/3.0.101/rtl/vlog/core/CoreAXItoAHBL.v"
add_file -lib COREJTAGDEBUG_LIB -verilog "D:/exp/MPF300T-PolarFire-Eval-Kit/Modify_The_FPGA_Design/PF_CoreRISCV_AXI4_SysServices_with_Cypto/component/Actel/DirectCore/COREJTAGDEBUG/1.0.101/rtl/vlog/core/corejtagdebug_uj_jtag.v"
add_file -lib COREJTAGDEBUG_LIB -verilog "D:/exp/MPF300T-PolarFire-Eval-Kit/Modify_The_FPGA_Design/PF_CoreRISCV_AXI4_SysServices_with_Cypto/component/Actel/DirectCore/COREJTAGDEBUG/1.0.101/rtl/vlog/core/corejtagdebug.v"
add_file -lib CORESPI_LIB -verilog "D:/exp/MPF300T-PolarFire-Eval-Kit/Modify_The_FPGA_Design/PF_CoreRISCV_AXI4_SysServices_with_Cypto/component/Actel/DirectCore/CORESPI/5.1.104/rtl/vlog/core/spi_clockmux.v"
add_file -lib CORESPI_LIB -verilog "D:/exp/MPF300T-PolarFire-Eval-Kit/Modify_The_FPGA_Design/PF_CoreRISCV_AXI4_SysServices_with_Cypto/component/Actel/DirectCore/CORESPI/5.1.104/rtl/vlog/core/spi_chanctrl.v"
add_file -lib CORESPI_LIB -verilog "D:/exp/MPF300T-PolarFire-Eval-Kit/Modify_The_FPGA_Design/PF_CoreRISCV_AXI4_SysServices_with_Cypto/component/Actel/DirectCore/CORESPI/5.1.104/rtl/vlog/core/spi_control.v"
add_file -lib CORESPI_LIB -verilog "D:/exp/MPF300T-PolarFire-Eval-Kit/Modify_The_FPGA_Design/PF_CoreRISCV_AXI4_SysServices_with_Cypto/component/Actel/DirectCore/CORESPI/5.1.104/rtl/vlog/core/spi_fifo.v"
add_file -lib CORESPI_LIB -verilog "D:/exp/MPF300T-PolarFire-Eval-Kit/Modify_The_FPGA_Design/PF_CoreRISCV_AXI4_SysServices_with_Cypto/component/Actel/DirectCore/CORESPI/5.1.104/rtl/vlog/core/spi_rf.v"
add_file -lib CORESPI_LIB -verilog "D:/exp/MPF300T-PolarFire-Eval-Kit/Modify_The_FPGA_Design/PF_CoreRISCV_AXI4_SysServices_with_Cypto/component/Actel/DirectCore/CORESPI/5.1.104/rtl/vlog/core/spi.v"
add_file -lib CORESPI_LIB -verilog "D:/exp/MPF300T-PolarFire-Eval-Kit/Modify_The_FPGA_Design/PF_CoreRISCV_AXI4_SysServices_with_Cypto/component/Actel/DirectCore/CORESPI/5.1.104/rtl/vlog/core/corespi.v"
add_file -verilog "D:/exp/MPF300T-PolarFire-Eval-Kit/Modify_The_FPGA_Design/PF_CoreRISCV_AXI4_SysServices_with_Cypto/component/work/PROC_SUBSYSTEM/PROC_SUBSYSTEM.v"
add_file -fpga_constraint "D:/exp/MPF300T-PolarFire-Eval-Kit/Modify_The_FPGA_Design/PF_CoreRISCV_AXI4_SysServices_with_Cypto/designer/PROC_SUBSYSTEM/synthesis.fdc"
set_option -top_module PROC_SUBSYSTEM

#device options
set_option -technology PolarFire
set_option -part PA5M300
set_option -speed_grade -1
set_option -vlog_std v2001
set_option -write_verilog 0

set_option -async_globalthreshold 800
set_option -clock_globalthreshold 2
set_option -globalthreshold 5000
set_option -low_power_ram_decomp 0
set_option -seqshift_to_uram 1
set_option -retiming 0
#compilation/mapping options
set_option -symbolic_fsm_compiler true

#compilation/mapping options
set_option -frequency 100.000

#simulation options
impl -active "synthesis"
project -result_file "D:/exp/MPF300T-PolarFire-Eval-Kit/Modify_The_FPGA_Design/PF_CoreRISCV_AXI4_SysServices_with_Cypto/synthesis/PROC_SUBSYSTEM.vm"
