   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"core_cm3.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.__get_PSP,"ax",%progbits
  19              		.align	2
  20              		.global	__get_PSP
  21              		.thumb
  22              		.thumb_func
  24              	__get_PSP:
  25              	.LFB0:
  26              		.file 1 "/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c"
   1:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** /**************************************************************************//**
   2:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @file     core_cm3.c
   3:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Source File
   4:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @version  V1.30
   5:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @date     30. October 2009
   6:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
   7:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @note
   8:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Copyright (C) 2009 ARM Limited. All rights reserved.
   9:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
  10:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @par
  11:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * ARM Limited (ARM) is supplying this software for use with Cortex-M 
  12:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * processor based microcontrollers.  This file can be freely distributed 
  13:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * within development tools that are supporting such ARM based processors. 
  14:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
  15:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @par
  16:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  17:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  18:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  19:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
  20:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  21:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
  22:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  ******************************************************************************/
  23:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** 
  24:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** #include <stdint.h>
  25:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** 
  26:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** /* define compiler specific symbols */
  27:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** #if defined ( __CC_ARM   )
  28:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  29:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  30:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** 
  31:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** #elif defined ( __ICCARM__ )
  32:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   #define __ASM           __asm                                       /*!< asm keyword for IAR Comp
  33:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   #define __INLINE        inline                                      /*!< inline keyword for IAR C
  34:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** 
  35:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** #elif defined   (  __GNUC__  )
  36:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  37:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  38:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** 
  39:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** #elif defined   (  __TASKING__  )
  40:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
  41:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
  42:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** 
  43:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** #endif
  44:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** 
  45:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** 
  46:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** /* ###################  Compiler specific Intrinsics  ########################### */
  47:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** 
  48:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** #if defined ( __CC_ARM   ) /*------------------RealView Compiler -----------------*/
  49:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** /* ARM armcc specific functions */
  50:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** 
  51:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
  52:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Return the Process Stack Pointer
  53:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
  54:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return ProcessStackPointer
  55:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
  56:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Return the actual process stack pointer
  57:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
  58:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** __ASM uint32_t __get_PSP(void)
  59:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** {
  60:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   mrs r0, psp
  61:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   bx lr
  62:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** }
  63:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** 
  64:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
  65:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Set the Process Stack Pointer
  66:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
  67:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  topOfProcStack  Process Stack Pointer
  68:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
  69:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Assign the value ProcessStackPointer to the MSP 
  70:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * (process stack pointer) Cortex processor register
  71:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
  72:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** __ASM void __set_PSP(uint32_t topOfProcStack)
  73:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** {
  74:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   msr psp, r0
  75:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   bx lr
  76:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** }
  77:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** 
  78:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
  79:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Return the Main Stack Pointer
  80:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
  81:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return Main Stack Pointer
  82:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
  83:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Return the current value of the MSP (main stack pointer)
  84:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Cortex processor register
  85:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
  86:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** __ASM uint32_t __get_MSP(void)
  87:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** {
  88:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   mrs r0, msp
  89:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   bx lr
  90:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** }
  91:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** 
  92:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
  93:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Set the Main Stack Pointer
  94:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
  95:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  topOfMainStack  Main Stack Pointer
  96:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
  97:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Assign the value mainStackPointer to the MSP 
  98:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * (main stack pointer) Cortex processor register
  99:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 100:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** __ASM void __set_MSP(uint32_t mainStackPointer)
 101:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 102:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   msr msp, r0
 103:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   bx lr
 104:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 105:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 106:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 107:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Reverse byte order in unsigned short value
 108:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 109:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param   value  value to reverse
 110:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return         reversed value
 111:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 112:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Reverse byte order in unsigned short value
 113:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 114:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** __ASM uint32_t __REV16(uint16_t value)
 115:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 116:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   rev16 r0, r0
 117:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   bx lr
 118:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 119:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 120:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 121:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Reverse byte order in signed short value with sign extension to integer
 122:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 123:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param   value  value to reverse
 124:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return         reversed value
 125:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 126:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Reverse byte order in signed short value with sign extension to integer
 127:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 128:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** __ASM int32_t __REVSH(int16_t value)
 129:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 130:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   revsh r0, r0
 131:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   bx lr
 132:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 133:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 134:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 135:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** #if (__ARMCC_VERSION < 400000)
 136:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 137:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 138:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Remove the exclusive lock created by ldrex
 139:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 140:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Removes the exclusive lock which is created by ldrex.
 141:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 142:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** __ASM void __CLREX(void)
 143:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 144:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   clrex
 145:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 146:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 147:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 148:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Return the Base Priority value
 149:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 150:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return BasePriority
 151:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 152:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Return the content of the base priority register
 153:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 154:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** __ASM uint32_t  __get_BASEPRI(void)
 155:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 156:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   mrs r0, basepri
 157:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   bx lr
 158:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 159:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 160:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 161:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Set the Base Priority value
 162:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 163:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  basePri  BasePriority
 164:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 165:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Set the base priority register
 166:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 167:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** __ASM void __set_BASEPRI(uint32_t basePri)
 168:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 169:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   msr basepri, r0
 170:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   bx lr
 171:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 172:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 173:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 174:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Return the Priority Mask value
 175:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 176:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return PriMask
 177:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 178:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Return state of the priority mask bit from the priority mask register
 179:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 180:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** __ASM uint32_t __get_PRIMASK(void)
 181:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 182:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   mrs r0, primask
 183:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   bx lr
 184:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 185:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 186:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 187:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Set the Priority Mask value
 188:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 189:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  priMask  PriMask
 190:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 191:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Set the priority mask bit in the priority mask register
 192:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 193:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** __ASM void __set_PRIMASK(uint32_t priMask)
 194:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 195:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   msr primask, r0
 196:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   bx lr
 197:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 198:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 199:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 200:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Return the Fault Mask value
 201:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 202:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return FaultMask
 203:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 204:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Return the content of the fault mask register
 205:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 206:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** __ASM uint32_t  __get_FAULTMASK(void)
 207:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 208:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   mrs r0, faultmask
 209:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   bx lr
 210:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 211:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 212:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 213:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Set the Fault Mask value
 214:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 215:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  faultMask  faultMask value
 216:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 217:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Set the fault mask register
 218:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 219:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** __ASM void __set_FAULTMASK(uint32_t faultMask)
 220:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 221:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   msr faultmask, r0
 222:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   bx lr
 223:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 224:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 225:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 226:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Return the Control Register value
 227:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * 
 228:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return Control value
 229:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 230:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Return the content of the control register
 231:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 232:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** __ASM uint32_t __get_CONTROL(void)
 233:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 234:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   mrs r0, control
 235:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   bx lr
 236:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 237:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 238:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 239:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Set the Control Register value
 240:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 241:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  control  Control value
 242:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 243:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Set the control register
 244:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 245:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** __ASM void __set_CONTROL(uint32_t control)
 246:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 247:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   msr control, r0
 248:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   bx lr
 249:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 250:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 251:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** #endif /* __ARMCC_VERSION  */ 
 252:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 253:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 254:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 255:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** #elif (defined (__ICCARM__)) /*------------------ ICC Compiler -------------------*/
 256:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** /* IAR iccarm specific functions */
 257:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** #pragma diag_suppress=Pe940
 258:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 259:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 260:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Return the Process Stack Pointer
 261:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 262:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return ProcessStackPointer
 263:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 264:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Return the actual process stack pointer
 265:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 266:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** uint32_t __get_PSP(void)
 267:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 268:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM("mrs r0, psp");
 269:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM("bx lr");
 270:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 271:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 272:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 273:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Set the Process Stack Pointer
 274:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 275:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  topOfProcStack  Process Stack Pointer
 276:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 277:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Assign the value ProcessStackPointer to the MSP 
 278:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * (process stack pointer) Cortex processor register
 279:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 280:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** void __set_PSP(uint32_t topOfProcStack)
 281:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 282:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM("msr psp, r0");
 283:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM("bx lr");
 284:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 285:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 286:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 287:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Return the Main Stack Pointer
 288:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 289:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return Main Stack Pointer
 290:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 291:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Return the current value of the MSP (main stack pointer)
 292:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Cortex processor register
 293:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 294:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** uint32_t __get_MSP(void)
 295:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 296:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM("mrs r0, msp");
 297:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM("bx lr");
 298:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 299:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 300:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 301:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Set the Main Stack Pointer
 302:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 303:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  topOfMainStack  Main Stack Pointer
 304:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 305:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Assign the value mainStackPointer to the MSP 
 306:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * (main stack pointer) Cortex processor register
 307:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 308:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** void __set_MSP(uint32_t topOfMainStack)
 309:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 310:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM("msr msp, r0");
 311:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM("bx lr");
 312:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 313:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 314:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 315:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Reverse byte order in unsigned short value
 316:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 317:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  value  value to reverse
 318:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return        reversed value
 319:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 320:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Reverse byte order in unsigned short value
 321:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 322:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** uint32_t __REV16(uint16_t value)
 323:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 324:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM("rev16 r0, r0");
 325:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM("bx lr");
 326:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 327:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 328:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 329:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Reverse bit order of value
 330:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 331:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  value  value to reverse
 332:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return        reversed value
 333:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 334:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Reverse bit order of value
 335:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 336:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** uint32_t __RBIT(uint32_t value)
 337:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 338:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM("rbit r0, r0");
 339:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM("bx lr");
 340:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 341:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 342:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 343:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  LDR Exclusive (8 bit)
 344:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 345:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  *addr  address pointer
 346:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return        value of (*address)
 347:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 348:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Exclusive LDR command for 8 bit values)
 349:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 350:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** uint8_t __LDREXB(uint8_t *addr)
 351:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 352:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM("ldrexb r0, [r0]");
 353:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM("bx lr"); 
 354:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 355:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 356:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 357:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  LDR Exclusive (16 bit)
 358:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 359:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  *addr  address pointer
 360:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return        value of (*address)
 361:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 362:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Exclusive LDR command for 16 bit values
 363:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 364:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** uint16_t __LDREXH(uint16_t *addr)
 365:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 366:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM("ldrexh r0, [r0]");
 367:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM("bx lr");
 368:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 369:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 370:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 371:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  LDR Exclusive (32 bit)
 372:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 373:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  *addr  address pointer
 374:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return        value of (*address)
 375:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 376:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Exclusive LDR command for 32 bit values
 377:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 378:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** uint32_t __LDREXW(uint32_t *addr)
 379:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 380:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM("ldrex r0, [r0]");
 381:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM("bx lr");
 382:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 383:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 384:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 385:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  STR Exclusive (8 bit)
 386:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 387:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  value  value to store
 388:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  *addr  address pointer
 389:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return        successful / failed
 390:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 391:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Exclusive STR command for 8 bit values
 392:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 393:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** uint32_t __STREXB(uint8_t value, uint8_t *addr)
 394:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 395:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM("strexb r0, r0, [r1]");
 396:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM("bx lr");
 397:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 398:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 399:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 400:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  STR Exclusive (16 bit)
 401:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 402:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  value  value to store
 403:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  *addr  address pointer
 404:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return        successful / failed
 405:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 406:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Exclusive STR command for 16 bit values
 407:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 408:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** uint32_t __STREXH(uint16_t value, uint16_t *addr)
 409:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 410:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM("strexh r0, r0, [r1]");
 411:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM("bx lr");
 412:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 413:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 414:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 415:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  STR Exclusive (32 bit)
 416:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 417:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  value  value to store
 418:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  *addr  address pointer
 419:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return        successful / failed
 420:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 421:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Exclusive STR command for 32 bit values
 422:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 423:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** uint32_t __STREXW(uint32_t value, uint32_t *addr)
 424:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 425:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM("strex r0, r0, [r1]");
 426:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM("bx lr");
 427:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 428:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 429:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** #pragma diag_default=Pe940
 430:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 431:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 432:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** #elif (defined (__GNUC__)) /*------------------ GNU Compiler ---------------------*/
 433:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** /* GNU gcc specific functions */
 434:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 435:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 436:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Return the Process Stack Pointer
 437:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 438:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return ProcessStackPointer
 439:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 440:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Return the actual process stack pointer
 441:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 442:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** uint32_t __get_PSP(void) __attribute__( ( naked ) );
 443:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** uint32_t __get_PSP(void)
 444:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** {
  27              		.loc 1 444 0
  28              		.cfi_startproc
  29              		@ Naked Function: prologue and epilogue provided by programmer.
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 1, uses_anonymous_args = 0
 445:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   uint32_t result=0;
  32              		.loc 1 445 0
  33 0000 0024     		movs	r4, #0
 446:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 447:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM volatile ("MRS %0, psp\n\t" 
  34              		.loc 1 447 0
  35              	@ 447 "/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c" 1
  36 0002 EFF30983 		MRS r3, psp
  37 0006 1846     		MOV r0, r3 
  38 0008 7047     		BX  lr     
  39              		
  40              	@ 0 "" 2
  41              		.thumb
  42 000a 1C46     		mov	r4, r3
 448:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****                   "MOV r0, %0 \n\t"
 449:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****                   "BX  lr     \n\t"  : "=r" (result) );
 450:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   return(result);
  43              		.loc 1 450 0
  44 000c 2346     		mov	r3, r4
 451:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** }
  45              		.loc 1 451 0
  46 000e 1846     		mov	r0, r3
  47              		.cfi_endproc
  48              	.LFE0:
  50              		.section	.text.__set_PSP,"ax",%progbits
  51              		.align	2
  52              		.global	__set_PSP
  53              		.thumb
  54              		.thumb_func
  56              	__set_PSP:
  57              	.LFB1:
 452:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 453:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 454:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Set the Process Stack Pointer
 455:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 456:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  topOfProcStack  Process Stack Pointer
 457:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 458:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Assign the value ProcessStackPointer to the MSP 
 459:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * (process stack pointer) Cortex processor register
 460:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 461:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** void __set_PSP(uint32_t topOfProcStack) __attribute__( ( naked ) );
 462:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** void __set_PSP(uint32_t topOfProcStack)
 463:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** {
  58              		.loc 1 463 0
  59              		.cfi_startproc
  60              		@ Naked Function: prologue and epilogue provided by programmer.
  61              		@ args = 0, pretend = 0, frame = 0
  62              		@ frame_needed = 1, uses_anonymous_args = 0
  63 0000 0346     		mov	r3, r0
 464:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM volatile ("MSR psp, %0\n\t"
  64              		.loc 1 464 0
  65              	@ 464 "/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c" 1
  66 0002 83F30988 		MSR psp, r3
  67 0006 7047     		BX  lr     
  68              		
  69              	@ 0 "" 2
 465:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****                   "BX  lr     \n\t" : : "r" (topOfProcStack) );
 466:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** }
  70              		.loc 1 466 0
  71              		.thumb
  72              		.cfi_endproc
  73              	.LFE1:
  75              		.section	.text.__get_MSP,"ax",%progbits
  76              		.align	2
  77              		.global	__get_MSP
  78              		.thumb
  79              		.thumb_func
  81              	__get_MSP:
  82              	.LFB2:
 467:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 468:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 469:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Return the Main Stack Pointer
 470:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 471:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return Main Stack Pointer
 472:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 473:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Return the current value of the MSP (main stack pointer)
 474:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Cortex processor register
 475:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 476:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** uint32_t __get_MSP(void) __attribute__( ( naked ) );
 477:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** uint32_t __get_MSP(void)
 478:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** {
  83              		.loc 1 478 0
  84              		.cfi_startproc
  85              		@ Naked Function: prologue and epilogue provided by programmer.
  86              		@ args = 0, pretend = 0, frame = 0
  87              		@ frame_needed = 1, uses_anonymous_args = 0
 479:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   uint32_t result=0;
  88              		.loc 1 479 0
  89 0000 0024     		movs	r4, #0
 480:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 481:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM volatile ("MRS %0, msp\n\t" 
  90              		.loc 1 481 0
  91              	@ 481 "/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c" 1
  92 0002 EFF30883 		MRS r3, msp
  93 0006 1846     		MOV r0, r3 
  94 0008 7047     		BX  lr     
  95              		
  96              	@ 0 "" 2
  97              		.thumb
  98 000a 1C46     		mov	r4, r3
 482:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****                   "MOV r0, %0 \n\t"
 483:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****                   "BX  lr     \n\t"  : "=r" (result) );
 484:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   return(result);
  99              		.loc 1 484 0
 100 000c 2346     		mov	r3, r4
 485:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 101              		.loc 1 485 0
 102 000e 1846     		mov	r0, r3
 103              		.cfi_endproc
 104              	.LFE2:
 106              		.section	.text.__set_MSP,"ax",%progbits
 107              		.align	2
 108              		.global	__set_MSP
 109              		.thumb
 110              		.thumb_func
 112              	__set_MSP:
 113              	.LFB3:
 486:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 487:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 488:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Set the Main Stack Pointer
 489:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 490:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  topOfMainStack  Main Stack Pointer
 491:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 492:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Assign the value mainStackPointer to the MSP 
 493:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * (main stack pointer) Cortex processor register
 494:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 495:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** void __set_MSP(uint32_t topOfMainStack) __attribute__( ( naked ) );
 496:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** void __set_MSP(uint32_t topOfMainStack)
 497:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 114              		.loc 1 497 0
 115              		.cfi_startproc
 116              		@ Naked Function: prologue and epilogue provided by programmer.
 117              		@ args = 0, pretend = 0, frame = 0
 118              		@ frame_needed = 1, uses_anonymous_args = 0
 119 0000 0346     		mov	r3, r0
 498:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM volatile ("MSR msp, %0\n\t"
 120              		.loc 1 498 0
 121              	@ 498 "/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c" 1
 122 0002 83F30888 		MSR msp, r3
 123 0006 7047     		BX  lr     
 124              		
 125              	@ 0 "" 2
 499:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****                   "BX  lr     \n\t" : : "r" (topOfMainStack) );
 500:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 126              		.loc 1 500 0
 127              		.thumb
 128              		.cfi_endproc
 129              	.LFE3:
 131              		.section	.text.__get_BASEPRI,"ax",%progbits
 132              		.align	2
 133              		.global	__get_BASEPRI
 134              		.thumb
 135              		.thumb_func
 137              	__get_BASEPRI:
 138              	.LFB4:
 501:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 502:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 503:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Return the Base Priority value
 504:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 505:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return BasePriority
 506:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 507:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Return the content of the base priority register
 508:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 509:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** uint32_t __get_BASEPRI(void)
 510:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 139              		.loc 1 510 0
 140              		.cfi_startproc
 141              		@ args = 0, pretend = 0, frame = 8
 142              		@ frame_needed = 1, uses_anonymous_args = 0
 143              		@ link register save eliminated.
 144 0000 80B4     		push	{r7}
 145              		.cfi_def_cfa_offset 4
 146              		.cfi_offset 7, -4
 147 0002 83B0     		sub	sp, sp, #12
 148              		.cfi_def_cfa_offset 16
 149 0004 00AF     		add	r7, sp, #0
 150              		.cfi_def_cfa_register 7
 511:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   uint32_t result=0;
 151              		.loc 1 511 0
 152 0006 0023     		movs	r3, #0
 153 0008 7B60     		str	r3, [r7, #4]
 512:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   
 513:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM volatile ("MRS %0, basepri_max" : "=r" (result) );
 154              		.loc 1 513 0
 155              	@ 513 "/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c" 1
 156 000a EFF31283 		MRS r3, basepri_max
 157              	@ 0 "" 2
 158              		.thumb
 159 000e 7B60     		str	r3, [r7, #4]
 514:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   return(result);
 160              		.loc 1 514 0
 161 0010 7B68     		ldr	r3, [r7, #4]
 515:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 162              		.loc 1 515 0
 163 0012 1846     		mov	r0, r3
 164 0014 0C37     		adds	r7, r7, #12
 165              		.cfi_def_cfa_offset 4
 166 0016 BD46     		mov	sp, r7
 167              		.cfi_def_cfa_register 13
 168              		@ sp needed
 169 0018 5DF8047B 		ldr	r7, [sp], #4
 170              		.cfi_restore 7
 171              		.cfi_def_cfa_offset 0
 172 001c 7047     		bx	lr
 173              		.cfi_endproc
 174              	.LFE4:
 176 001e 00BF     		.section	.text.__set_BASEPRI,"ax",%progbits
 177              		.align	2
 178              		.global	__set_BASEPRI
 179              		.thumb
 180              		.thumb_func
 182              	__set_BASEPRI:
 183              	.LFB5:
 516:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 517:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 518:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Set the Base Priority value
 519:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 520:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  basePri  BasePriority
 521:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 522:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Set the base priority register
 523:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 524:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** void __set_BASEPRI(uint32_t value)
 525:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 184              		.loc 1 525 0
 185              		.cfi_startproc
 186              		@ args = 0, pretend = 0, frame = 8
 187              		@ frame_needed = 1, uses_anonymous_args = 0
 188              		@ link register save eliminated.
 189 0000 80B4     		push	{r7}
 190              		.cfi_def_cfa_offset 4
 191              		.cfi_offset 7, -4
 192 0002 83B0     		sub	sp, sp, #12
 193              		.cfi_def_cfa_offset 16
 194 0004 00AF     		add	r7, sp, #0
 195              		.cfi_def_cfa_register 7
 196 0006 7860     		str	r0, [r7, #4]
 526:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM volatile ("MSR basepri, %0" : : "r" (value) );
 197              		.loc 1 526 0
 198 0008 7B68     		ldr	r3, [r7, #4]
 199              	@ 526 "/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c" 1
 200 000a 83F31188 		MSR basepri, r3
 201              	@ 0 "" 2
 527:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 202              		.loc 1 527 0
 203              		.thumb
 204 000e 0C37     		adds	r7, r7, #12
 205              		.cfi_def_cfa_offset 4
 206 0010 BD46     		mov	sp, r7
 207              		.cfi_def_cfa_register 13
 208              		@ sp needed
 209 0012 5DF8047B 		ldr	r7, [sp], #4
 210              		.cfi_restore 7
 211              		.cfi_def_cfa_offset 0
 212 0016 7047     		bx	lr
 213              		.cfi_endproc
 214              	.LFE5:
 216              		.section	.text.__get_PRIMASK,"ax",%progbits
 217              		.align	2
 218              		.global	__get_PRIMASK
 219              		.thumb
 220              		.thumb_func
 222              	__get_PRIMASK:
 223              	.LFB6:
 528:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 529:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 530:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Return the Priority Mask value
 531:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 532:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return PriMask
 533:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 534:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Return state of the priority mask bit from the priority mask register
 535:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 536:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** uint32_t __get_PRIMASK(void)
 537:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 224              		.loc 1 537 0
 225              		.cfi_startproc
 226              		@ args = 0, pretend = 0, frame = 8
 227              		@ frame_needed = 1, uses_anonymous_args = 0
 228              		@ link register save eliminated.
 229 0000 80B4     		push	{r7}
 230              		.cfi_def_cfa_offset 4
 231              		.cfi_offset 7, -4
 232 0002 83B0     		sub	sp, sp, #12
 233              		.cfi_def_cfa_offset 16
 234 0004 00AF     		add	r7, sp, #0
 235              		.cfi_def_cfa_register 7
 538:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   uint32_t result=0;
 236              		.loc 1 538 0
 237 0006 0023     		movs	r3, #0
 238 0008 7B60     		str	r3, [r7, #4]
 539:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 540:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
 239              		.loc 1 540 0
 240              	@ 540 "/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c" 1
 241 000a EFF31083 		MRS r3, primask
 242              	@ 0 "" 2
 243              		.thumb
 244 000e 7B60     		str	r3, [r7, #4]
 541:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   return(result);
 245              		.loc 1 541 0
 246 0010 7B68     		ldr	r3, [r7, #4]
 542:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 247              		.loc 1 542 0
 248 0012 1846     		mov	r0, r3
 249 0014 0C37     		adds	r7, r7, #12
 250              		.cfi_def_cfa_offset 4
 251 0016 BD46     		mov	sp, r7
 252              		.cfi_def_cfa_register 13
 253              		@ sp needed
 254 0018 5DF8047B 		ldr	r7, [sp], #4
 255              		.cfi_restore 7
 256              		.cfi_def_cfa_offset 0
 257 001c 7047     		bx	lr
 258              		.cfi_endproc
 259              	.LFE6:
 261 001e 00BF     		.section	.text.__set_PRIMASK,"ax",%progbits
 262              		.align	2
 263              		.global	__set_PRIMASK
 264              		.thumb
 265              		.thumb_func
 267              	__set_PRIMASK:
 268              	.LFB7:
 543:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 544:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 545:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Set the Priority Mask value
 546:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 547:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  priMask  PriMask
 548:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 549:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Set the priority mask bit in the priority mask register
 550:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 551:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** void __set_PRIMASK(uint32_t priMask)
 552:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 269              		.loc 1 552 0
 270              		.cfi_startproc
 271              		@ args = 0, pretend = 0, frame = 8
 272              		@ frame_needed = 1, uses_anonymous_args = 0
 273              		@ link register save eliminated.
 274 0000 80B4     		push	{r7}
 275              		.cfi_def_cfa_offset 4
 276              		.cfi_offset 7, -4
 277 0002 83B0     		sub	sp, sp, #12
 278              		.cfi_def_cfa_offset 16
 279 0004 00AF     		add	r7, sp, #0
 280              		.cfi_def_cfa_register 7
 281 0006 7860     		str	r0, [r7, #4]
 553:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) );
 282              		.loc 1 553 0
 283 0008 7B68     		ldr	r3, [r7, #4]
 284              	@ 553 "/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c" 1
 285 000a 83F31088 		MSR primask, r3
 286              	@ 0 "" 2
 554:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 287              		.loc 1 554 0
 288              		.thumb
 289 000e 0C37     		adds	r7, r7, #12
 290              		.cfi_def_cfa_offset 4
 291 0010 BD46     		mov	sp, r7
 292              		.cfi_def_cfa_register 13
 293              		@ sp needed
 294 0012 5DF8047B 		ldr	r7, [sp], #4
 295              		.cfi_restore 7
 296              		.cfi_def_cfa_offset 0
 297 0016 7047     		bx	lr
 298              		.cfi_endproc
 299              	.LFE7:
 301              		.section	.text.__get_FAULTMASK,"ax",%progbits
 302              		.align	2
 303              		.global	__get_FAULTMASK
 304              		.thumb
 305              		.thumb_func
 307              	__get_FAULTMASK:
 308              	.LFB8:
 555:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 556:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 557:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Return the Fault Mask value
 558:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 559:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return FaultMask
 560:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 561:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Return the content of the fault mask register
 562:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 563:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** uint32_t __get_FAULTMASK(void)
 564:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 309              		.loc 1 564 0
 310              		.cfi_startproc
 311              		@ args = 0, pretend = 0, frame = 8
 312              		@ frame_needed = 1, uses_anonymous_args = 0
 313              		@ link register save eliminated.
 314 0000 80B4     		push	{r7}
 315              		.cfi_def_cfa_offset 4
 316              		.cfi_offset 7, -4
 317 0002 83B0     		sub	sp, sp, #12
 318              		.cfi_def_cfa_offset 16
 319 0004 00AF     		add	r7, sp, #0
 320              		.cfi_def_cfa_register 7
 565:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   uint32_t result=0;
 321              		.loc 1 565 0
 322 0006 0023     		movs	r3, #0
 323 0008 7B60     		str	r3, [r7, #4]
 566:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   
 567:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 324              		.loc 1 567 0
 325              	@ 567 "/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c" 1
 326 000a EFF31383 		MRS r3, faultmask
 327              	@ 0 "" 2
 328              		.thumb
 329 000e 7B60     		str	r3, [r7, #4]
 568:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   return(result);
 330              		.loc 1 568 0
 331 0010 7B68     		ldr	r3, [r7, #4]
 569:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 332              		.loc 1 569 0
 333 0012 1846     		mov	r0, r3
 334 0014 0C37     		adds	r7, r7, #12
 335              		.cfi_def_cfa_offset 4
 336 0016 BD46     		mov	sp, r7
 337              		.cfi_def_cfa_register 13
 338              		@ sp needed
 339 0018 5DF8047B 		ldr	r7, [sp], #4
 340              		.cfi_restore 7
 341              		.cfi_def_cfa_offset 0
 342 001c 7047     		bx	lr
 343              		.cfi_endproc
 344              	.LFE8:
 346 001e 00BF     		.section	.text.__set_FAULTMASK,"ax",%progbits
 347              		.align	2
 348              		.global	__set_FAULTMASK
 349              		.thumb
 350              		.thumb_func
 352              	__set_FAULTMASK:
 353              	.LFB9:
 570:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 571:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 572:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Set the Fault Mask value
 573:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 574:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  faultMask  faultMask value
 575:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 576:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Set the fault mask register
 577:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 578:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** void __set_FAULTMASK(uint32_t faultMask)
 579:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 354              		.loc 1 579 0
 355              		.cfi_startproc
 356              		@ args = 0, pretend = 0, frame = 8
 357              		@ frame_needed = 1, uses_anonymous_args = 0
 358              		@ link register save eliminated.
 359 0000 80B4     		push	{r7}
 360              		.cfi_def_cfa_offset 4
 361              		.cfi_offset 7, -4
 362 0002 83B0     		sub	sp, sp, #12
 363              		.cfi_def_cfa_offset 16
 364 0004 00AF     		add	r7, sp, #0
 365              		.cfi_def_cfa_register 7
 366 0006 7860     		str	r0, [r7, #4]
 580:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) );
 367              		.loc 1 580 0
 368 0008 7B68     		ldr	r3, [r7, #4]
 369              	@ 580 "/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c" 1
 370 000a 83F31388 		MSR faultmask, r3
 371              	@ 0 "" 2
 581:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 372              		.loc 1 581 0
 373              		.thumb
 374 000e 0C37     		adds	r7, r7, #12
 375              		.cfi_def_cfa_offset 4
 376 0010 BD46     		mov	sp, r7
 377              		.cfi_def_cfa_register 13
 378              		@ sp needed
 379 0012 5DF8047B 		ldr	r7, [sp], #4
 380              		.cfi_restore 7
 381              		.cfi_def_cfa_offset 0
 382 0016 7047     		bx	lr
 383              		.cfi_endproc
 384              	.LFE9:
 386              		.section	.text.__get_CONTROL,"ax",%progbits
 387              		.align	2
 388              		.global	__get_CONTROL
 389              		.thumb
 390              		.thumb_func
 392              	__get_CONTROL:
 393              	.LFB10:
 582:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 583:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 584:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Return the Control Register value
 585:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** * 
 586:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** *  @return Control value
 587:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 588:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Return the content of the control register
 589:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 590:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** uint32_t __get_CONTROL(void)
 591:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 394              		.loc 1 591 0
 395              		.cfi_startproc
 396              		@ args = 0, pretend = 0, frame = 8
 397              		@ frame_needed = 1, uses_anonymous_args = 0
 398              		@ link register save eliminated.
 399 0000 80B4     		push	{r7}
 400              		.cfi_def_cfa_offset 4
 401              		.cfi_offset 7, -4
 402 0002 83B0     		sub	sp, sp, #12
 403              		.cfi_def_cfa_offset 16
 404 0004 00AF     		add	r7, sp, #0
 405              		.cfi_def_cfa_register 7
 592:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   uint32_t result=0;
 406              		.loc 1 592 0
 407 0006 0023     		movs	r3, #0
 408 0008 7B60     		str	r3, [r7, #4]
 593:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 594:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 409              		.loc 1 594 0
 410              	@ 594 "/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c" 1
 411 000a EFF31483 		MRS r3, control
 412              	@ 0 "" 2
 413              		.thumb
 414 000e 7B60     		str	r3, [r7, #4]
 595:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   return(result);
 415              		.loc 1 595 0
 416 0010 7B68     		ldr	r3, [r7, #4]
 596:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 417              		.loc 1 596 0
 418 0012 1846     		mov	r0, r3
 419 0014 0C37     		adds	r7, r7, #12
 420              		.cfi_def_cfa_offset 4
 421 0016 BD46     		mov	sp, r7
 422              		.cfi_def_cfa_register 13
 423              		@ sp needed
 424 0018 5DF8047B 		ldr	r7, [sp], #4
 425              		.cfi_restore 7
 426              		.cfi_def_cfa_offset 0
 427 001c 7047     		bx	lr
 428              		.cfi_endproc
 429              	.LFE10:
 431 001e 00BF     		.section	.text.__set_CONTROL,"ax",%progbits
 432              		.align	2
 433              		.global	__set_CONTROL
 434              		.thumb
 435              		.thumb_func
 437              	__set_CONTROL:
 438              	.LFB11:
 597:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 598:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 599:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Set the Control Register value
 600:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 601:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  control  Control value
 602:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 603:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Set the control register
 604:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 605:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** void __set_CONTROL(uint32_t control)
 606:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 439              		.loc 1 606 0
 440              		.cfi_startproc
 441              		@ args = 0, pretend = 0, frame = 8
 442              		@ frame_needed = 1, uses_anonymous_args = 0
 443              		@ link register save eliminated.
 444 0000 80B4     		push	{r7}
 445              		.cfi_def_cfa_offset 4
 446              		.cfi_offset 7, -4
 447 0002 83B0     		sub	sp, sp, #12
 448              		.cfi_def_cfa_offset 16
 449 0004 00AF     		add	r7, sp, #0
 450              		.cfi_def_cfa_register 7
 451 0006 7860     		str	r0, [r7, #4]
 607:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM volatile ("MSR control, %0" : : "r" (control) );
 452              		.loc 1 607 0
 453 0008 7B68     		ldr	r3, [r7, #4]
 454              	@ 607 "/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c" 1
 455 000a 83F31488 		MSR control, r3
 456              	@ 0 "" 2
 608:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 457              		.loc 1 608 0
 458              		.thumb
 459 000e 0C37     		adds	r7, r7, #12
 460              		.cfi_def_cfa_offset 4
 461 0010 BD46     		mov	sp, r7
 462              		.cfi_def_cfa_register 13
 463              		@ sp needed
 464 0012 5DF8047B 		ldr	r7, [sp], #4
 465              		.cfi_restore 7
 466              		.cfi_def_cfa_offset 0
 467 0016 7047     		bx	lr
 468              		.cfi_endproc
 469              	.LFE11:
 471              		.section	.text.__REV,"ax",%progbits
 472              		.align	2
 473              		.global	__REV
 474              		.thumb
 475              		.thumb_func
 477              	__REV:
 478              	.LFB12:
 609:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 610:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 611:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 612:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Reverse byte order in integer value
 613:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 614:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  value  value to reverse
 615:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return        reversed value
 616:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 617:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Reverse byte order in integer value
 618:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 619:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** uint32_t __REV(uint32_t value)
 620:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 479              		.loc 1 620 0
 480              		.cfi_startproc
 481              		@ args = 0, pretend = 0, frame = 16
 482              		@ frame_needed = 1, uses_anonymous_args = 0
 483              		@ link register save eliminated.
 484 0000 80B4     		push	{r7}
 485              		.cfi_def_cfa_offset 4
 486              		.cfi_offset 7, -4
 487 0002 85B0     		sub	sp, sp, #20
 488              		.cfi_def_cfa_offset 24
 489 0004 00AF     		add	r7, sp, #0
 490              		.cfi_def_cfa_register 7
 491 0006 7860     		str	r0, [r7, #4]
 621:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   uint32_t result=0;
 492              		.loc 1 621 0
 493 0008 0023     		movs	r3, #0
 494 000a FB60     		str	r3, [r7, #12]
 622:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   
 623:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM volatile ("rev %0, %1" : "=r" (result) : "r" (value) );
 495              		.loc 1 623 0
 496 000c 7B68     		ldr	r3, [r7, #4]
 497              	@ 623 "/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c" 1
 498 000e 1BBA     		rev r3, r3
 499              	@ 0 "" 2
 500              		.thumb
 501 0010 FB60     		str	r3, [r7, #12]
 624:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   return(result);
 502              		.loc 1 624 0
 503 0012 FB68     		ldr	r3, [r7, #12]
 625:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 504              		.loc 1 625 0
 505 0014 1846     		mov	r0, r3
 506 0016 1437     		adds	r7, r7, #20
 507              		.cfi_def_cfa_offset 4
 508 0018 BD46     		mov	sp, r7
 509              		.cfi_def_cfa_register 13
 510              		@ sp needed
 511 001a 5DF8047B 		ldr	r7, [sp], #4
 512              		.cfi_restore 7
 513              		.cfi_def_cfa_offset 0
 514 001e 7047     		bx	lr
 515              		.cfi_endproc
 516              	.LFE12:
 518              		.section	.text.__REV16,"ax",%progbits
 519              		.align	2
 520              		.global	__REV16
 521              		.thumb
 522              		.thumb_func
 524              	__REV16:
 525              	.LFB13:
 626:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 627:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 628:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Reverse byte order in unsigned short value
 629:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 630:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  value  value to reverse
 631:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return        reversed value
 632:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 633:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Reverse byte order in unsigned short value
 634:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 635:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** uint32_t __REV16(uint16_t value)
 636:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 526              		.loc 1 636 0
 527              		.cfi_startproc
 528              		@ args = 0, pretend = 0, frame = 16
 529              		@ frame_needed = 1, uses_anonymous_args = 0
 530              		@ link register save eliminated.
 531 0000 80B4     		push	{r7}
 532              		.cfi_def_cfa_offset 4
 533              		.cfi_offset 7, -4
 534 0002 85B0     		sub	sp, sp, #20
 535              		.cfi_def_cfa_offset 24
 536 0004 00AF     		add	r7, sp, #0
 537              		.cfi_def_cfa_register 7
 538 0006 0346     		mov	r3, r0
 539 0008 FB80     		strh	r3, [r7, #6]	@ movhi
 637:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   uint32_t result=0;
 540              		.loc 1 637 0
 541 000a 0023     		movs	r3, #0
 542 000c FB60     		str	r3, [r7, #12]
 638:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   
 639:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM volatile ("rev16 %0, %1" : "=r" (result) : "r" (value) );
 543              		.loc 1 639 0
 544 000e FB88     		ldrh	r3, [r7, #6]	@ movhi
 545              	@ 639 "/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c" 1
 546 0010 5BBA     		rev16 r3, r3
 547              	@ 0 "" 2
 548              		.thumb
 549 0012 FB60     		str	r3, [r7, #12]
 640:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   return(result);
 550              		.loc 1 640 0
 551 0014 FB68     		ldr	r3, [r7, #12]
 641:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 552              		.loc 1 641 0
 553 0016 1846     		mov	r0, r3
 554 0018 1437     		adds	r7, r7, #20
 555              		.cfi_def_cfa_offset 4
 556 001a BD46     		mov	sp, r7
 557              		.cfi_def_cfa_register 13
 558              		@ sp needed
 559 001c 5DF8047B 		ldr	r7, [sp], #4
 560              		.cfi_restore 7
 561              		.cfi_def_cfa_offset 0
 562 0020 7047     		bx	lr
 563              		.cfi_endproc
 564              	.LFE13:
 566 0022 00BF     		.section	.text.__REVSH,"ax",%progbits
 567              		.align	2
 568              		.global	__REVSH
 569              		.thumb
 570              		.thumb_func
 572              	__REVSH:
 573              	.LFB14:
 642:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 643:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 644:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Reverse byte order in signed short value with sign extension to integer
 645:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 646:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  value  value to reverse
 647:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return        reversed value
 648:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 649:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Reverse byte order in signed short value with sign extension to integer
 650:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 651:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** int32_t __REVSH(int16_t value)
 652:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 574              		.loc 1 652 0
 575              		.cfi_startproc
 576              		@ args = 0, pretend = 0, frame = 16
 577              		@ frame_needed = 1, uses_anonymous_args = 0
 578              		@ link register save eliminated.
 579 0000 80B4     		push	{r7}
 580              		.cfi_def_cfa_offset 4
 581              		.cfi_offset 7, -4
 582 0002 85B0     		sub	sp, sp, #20
 583              		.cfi_def_cfa_offset 24
 584 0004 00AF     		add	r7, sp, #0
 585              		.cfi_def_cfa_register 7
 586 0006 0346     		mov	r3, r0
 587 0008 FB80     		strh	r3, [r7, #6]	@ movhi
 653:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   uint32_t result=0;
 588              		.loc 1 653 0
 589 000a 0023     		movs	r3, #0
 590 000c FB60     		str	r3, [r7, #12]
 654:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   
 655:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM volatile ("revsh %0, %1" : "=r" (result) : "r" (value) );
 591              		.loc 1 655 0
 592 000e FB88     		ldrh	r3, [r7, #6]	@ movhi
 593              	@ 655 "/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c" 1
 594 0010 DBBA     		revsh r3, r3
 595              	@ 0 "" 2
 596              		.thumb
 597 0012 FB60     		str	r3, [r7, #12]
 656:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   return(result);
 598              		.loc 1 656 0
 599 0014 FB68     		ldr	r3, [r7, #12]
 657:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 600              		.loc 1 657 0
 601 0016 1846     		mov	r0, r3
 602 0018 1437     		adds	r7, r7, #20
 603              		.cfi_def_cfa_offset 4
 604 001a BD46     		mov	sp, r7
 605              		.cfi_def_cfa_register 13
 606              		@ sp needed
 607 001c 5DF8047B 		ldr	r7, [sp], #4
 608              		.cfi_restore 7
 609              		.cfi_def_cfa_offset 0
 610 0020 7047     		bx	lr
 611              		.cfi_endproc
 612              	.LFE14:
 614 0022 00BF     		.section	.text.__RBIT,"ax",%progbits
 615              		.align	2
 616              		.global	__RBIT
 617              		.thumb
 618              		.thumb_func
 620              	__RBIT:
 621              	.LFB15:
 658:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 659:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 660:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Reverse bit order of value
 661:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 662:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  value  value to reverse
 663:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return        reversed value
 664:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 665:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Reverse bit order of value
 666:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 667:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** uint32_t __RBIT(uint32_t value)
 668:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 622              		.loc 1 668 0
 623              		.cfi_startproc
 624              		@ args = 0, pretend = 0, frame = 16
 625              		@ frame_needed = 1, uses_anonymous_args = 0
 626              		@ link register save eliminated.
 627 0000 80B4     		push	{r7}
 628              		.cfi_def_cfa_offset 4
 629              		.cfi_offset 7, -4
 630 0002 85B0     		sub	sp, sp, #20
 631              		.cfi_def_cfa_offset 24
 632 0004 00AF     		add	r7, sp, #0
 633              		.cfi_def_cfa_register 7
 634 0006 7860     		str	r0, [r7, #4]
 669:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   uint32_t result=0;
 635              		.loc 1 669 0
 636 0008 0023     		movs	r3, #0
 637 000a FB60     		str	r3, [r7, #12]
 670:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   
 671:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****    __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 638              		.loc 1 671 0
 639 000c 7B68     		ldr	r3, [r7, #4]
 640              	@ 671 "/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c" 1
 641 000e 93FAA3F3 		rbit r3, r3
 642              	@ 0 "" 2
 643              		.thumb
 644 0012 FB60     		str	r3, [r7, #12]
 672:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****    return(result);
 645              		.loc 1 672 0
 646 0014 FB68     		ldr	r3, [r7, #12]
 673:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 647              		.loc 1 673 0
 648 0016 1846     		mov	r0, r3
 649 0018 1437     		adds	r7, r7, #20
 650              		.cfi_def_cfa_offset 4
 651 001a BD46     		mov	sp, r7
 652              		.cfi_def_cfa_register 13
 653              		@ sp needed
 654 001c 5DF8047B 		ldr	r7, [sp], #4
 655              		.cfi_restore 7
 656              		.cfi_def_cfa_offset 0
 657 0020 7047     		bx	lr
 658              		.cfi_endproc
 659              	.LFE15:
 661 0022 00BF     		.section	.text.__LDREXB,"ax",%progbits
 662              		.align	2
 663              		.global	__LDREXB
 664              		.thumb
 665              		.thumb_func
 667              	__LDREXB:
 668              	.LFB16:
 674:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 675:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 676:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  LDR Exclusive (8 bit)
 677:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 678:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  *addr  address pointer
 679:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return        value of (*address)
 680:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 681:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Exclusive LDR command for 8 bit value
 682:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 683:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** uint8_t __LDREXB(uint8_t *addr)
 684:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 669              		.loc 1 684 0
 670              		.cfi_startproc
 671              		@ args = 0, pretend = 0, frame = 16
 672              		@ frame_needed = 1, uses_anonymous_args = 0
 673              		@ link register save eliminated.
 674 0000 80B4     		push	{r7}
 675              		.cfi_def_cfa_offset 4
 676              		.cfi_offset 7, -4
 677 0002 85B0     		sub	sp, sp, #20
 678              		.cfi_def_cfa_offset 24
 679 0004 00AF     		add	r7, sp, #0
 680              		.cfi_def_cfa_register 7
 681 0006 7860     		str	r0, [r7, #4]
 685:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****     uint8_t result=0;
 682              		.loc 1 685 0
 683 0008 0023     		movs	r3, #0
 684 000a FB73     		strb	r3, [r7, #15]
 686:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   
 687:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****    __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) );
 685              		.loc 1 687 0
 686 000c 7B68     		ldr	r3, [r7, #4]
 687              	@ 687 "/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c" 1
 688 000e D3E84F3F 		ldrexb r3, [r3]
 689              	@ 0 "" 2
 690              		.thumb
 691 0012 FB73     		strb	r3, [r7, #15]
 688:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****    return(result);
 692              		.loc 1 688 0
 693 0014 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 689:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 694              		.loc 1 689 0
 695 0016 1846     		mov	r0, r3
 696 0018 1437     		adds	r7, r7, #20
 697              		.cfi_def_cfa_offset 4
 698 001a BD46     		mov	sp, r7
 699              		.cfi_def_cfa_register 13
 700              		@ sp needed
 701 001c 5DF8047B 		ldr	r7, [sp], #4
 702              		.cfi_restore 7
 703              		.cfi_def_cfa_offset 0
 704 0020 7047     		bx	lr
 705              		.cfi_endproc
 706              	.LFE16:
 708 0022 00BF     		.section	.text.__LDREXH,"ax",%progbits
 709              		.align	2
 710              		.global	__LDREXH
 711              		.thumb
 712              		.thumb_func
 714              	__LDREXH:
 715              	.LFB17:
 690:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 691:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 692:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  LDR Exclusive (16 bit)
 693:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 694:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  *addr  address pointer
 695:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return        value of (*address)
 696:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 697:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Exclusive LDR command for 16 bit values
 698:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 699:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** uint16_t __LDREXH(uint16_t *addr)
 700:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 716              		.loc 1 700 0
 717              		.cfi_startproc
 718              		@ args = 0, pretend = 0, frame = 16
 719              		@ frame_needed = 1, uses_anonymous_args = 0
 720              		@ link register save eliminated.
 721 0000 80B4     		push	{r7}
 722              		.cfi_def_cfa_offset 4
 723              		.cfi_offset 7, -4
 724 0002 85B0     		sub	sp, sp, #20
 725              		.cfi_def_cfa_offset 24
 726 0004 00AF     		add	r7, sp, #0
 727              		.cfi_def_cfa_register 7
 728 0006 7860     		str	r0, [r7, #4]
 701:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****     uint16_t result=0;
 729              		.loc 1 701 0
 730 0008 0023     		movs	r3, #0
 731 000a FB81     		strh	r3, [r7, #14]	@ movhi
 702:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   
 703:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****    __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) );
 732              		.loc 1 703 0
 733 000c 7B68     		ldr	r3, [r7, #4]
 734              	@ 703 "/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c" 1
 735 000e D3E85F3F 		ldrexh r3, [r3]
 736              	@ 0 "" 2
 737              		.thumb
 738 0012 FB81     		strh	r3, [r7, #14]	@ movhi
 704:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****    return(result);
 739              		.loc 1 704 0
 740 0014 FB89     		ldrh	r3, [r7, #14]
 705:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 741              		.loc 1 705 0
 742 0016 1846     		mov	r0, r3
 743 0018 1437     		adds	r7, r7, #20
 744              		.cfi_def_cfa_offset 4
 745 001a BD46     		mov	sp, r7
 746              		.cfi_def_cfa_register 13
 747              		@ sp needed
 748 001c 5DF8047B 		ldr	r7, [sp], #4
 749              		.cfi_restore 7
 750              		.cfi_def_cfa_offset 0
 751 0020 7047     		bx	lr
 752              		.cfi_endproc
 753              	.LFE17:
 755 0022 00BF     		.section	.text.__LDREXW,"ax",%progbits
 756              		.align	2
 757              		.global	__LDREXW
 758              		.thumb
 759              		.thumb_func
 761              	__LDREXW:
 762              	.LFB18:
 706:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 707:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 708:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  LDR Exclusive (32 bit)
 709:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 710:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  *addr  address pointer
 711:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return        value of (*address)
 712:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 713:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Exclusive LDR command for 32 bit values
 714:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 715:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** uint32_t __LDREXW(uint32_t *addr)
 716:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 763              		.loc 1 716 0
 764              		.cfi_startproc
 765              		@ args = 0, pretend = 0, frame = 16
 766              		@ frame_needed = 1, uses_anonymous_args = 0
 767              		@ link register save eliminated.
 768 0000 80B4     		push	{r7}
 769              		.cfi_def_cfa_offset 4
 770              		.cfi_offset 7, -4
 771 0002 85B0     		sub	sp, sp, #20
 772              		.cfi_def_cfa_offset 24
 773 0004 00AF     		add	r7, sp, #0
 774              		.cfi_def_cfa_register 7
 775 0006 7860     		str	r0, [r7, #4]
 717:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****     uint32_t result=0;
 776              		.loc 1 717 0
 777 0008 0023     		movs	r3, #0
 778 000a FB60     		str	r3, [r7, #12]
 718:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   
 719:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****    __ASM volatile ("ldrex %0, [%1]" : "=r" (result) : "r" (addr) );
 779              		.loc 1 719 0
 780 000c 7B68     		ldr	r3, [r7, #4]
 781              	@ 719 "/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c" 1
 782 000e 53E8003F 		ldrex r3, [r3]
 783              	@ 0 "" 2
 784              		.thumb
 785 0012 FB60     		str	r3, [r7, #12]
 720:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****    return(result);
 786              		.loc 1 720 0
 787 0014 FB68     		ldr	r3, [r7, #12]
 721:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 788              		.loc 1 721 0
 789 0016 1846     		mov	r0, r3
 790 0018 1437     		adds	r7, r7, #20
 791              		.cfi_def_cfa_offset 4
 792 001a BD46     		mov	sp, r7
 793              		.cfi_def_cfa_register 13
 794              		@ sp needed
 795 001c 5DF8047B 		ldr	r7, [sp], #4
 796              		.cfi_restore 7
 797              		.cfi_def_cfa_offset 0
 798 0020 7047     		bx	lr
 799              		.cfi_endproc
 800              	.LFE18:
 802 0022 00BF     		.section	.text.__STREXB,"ax",%progbits
 803              		.align	2
 804              		.global	__STREXB
 805              		.thumb
 806              		.thumb_func
 808              	__STREXB:
 809              	.LFB19:
 722:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 723:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 724:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  STR Exclusive (8 bit)
 725:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 726:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  value  value to store
 727:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  *addr  address pointer
 728:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return        successful / failed
 729:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 730:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Exclusive STR command for 8 bit values
 731:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 732:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** uint32_t __STREXB(uint8_t value, uint8_t *addr)
 733:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 810              		.loc 1 733 0
 811              		.cfi_startproc
 812              		@ args = 0, pretend = 0, frame = 16
 813              		@ frame_needed = 1, uses_anonymous_args = 0
 814              		@ link register save eliminated.
 815 0000 80B4     		push	{r7}
 816              		.cfi_def_cfa_offset 4
 817              		.cfi_offset 7, -4
 818 0002 85B0     		sub	sp, sp, #20
 819              		.cfi_def_cfa_offset 24
 820 0004 00AF     		add	r7, sp, #0
 821              		.cfi_def_cfa_register 7
 822 0006 0346     		mov	r3, r0
 823 0008 3960     		str	r1, [r7]
 824 000a FB71     		strb	r3, [r7, #7]
 734:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****    uint32_t result=0;
 825              		.loc 1 734 0
 826 000c 0023     		movs	r3, #0
 827 000e FB60     		str	r3, [r7, #12]
 735:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   //fix:Error: registers may not be the same -- `strexb r3,r2,[r3]'
 736:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****    //__ASM volatile ("strexb %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
 737:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****    __ASM volatile ("strexb %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
 828              		.loc 1 737 0
 829 0010 3A68     		ldr	r2, [r7]
 830 0012 F979     		ldrb	r1, [r7, #7]
 831              	@ 737 "/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c" 1
 832 0014 C2E8431F 		strexb r3, r1, [r2]
 833              	@ 0 "" 2
 834              		.thumb
 835 0018 FB60     		str	r3, [r7, #12]
 738:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****    return(result);
 836              		.loc 1 738 0
 837 001a FB68     		ldr	r3, [r7, #12]
 739:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 838              		.loc 1 739 0
 839 001c 1846     		mov	r0, r3
 840 001e 1437     		adds	r7, r7, #20
 841              		.cfi_def_cfa_offset 4
 842 0020 BD46     		mov	sp, r7
 843              		.cfi_def_cfa_register 13
 844              		@ sp needed
 845 0022 5DF8047B 		ldr	r7, [sp], #4
 846              		.cfi_restore 7
 847              		.cfi_def_cfa_offset 0
 848 0026 7047     		bx	lr
 849              		.cfi_endproc
 850              	.LFE19:
 852              		.section	.text.__STREXH,"ax",%progbits
 853              		.align	2
 854              		.global	__STREXH
 855              		.thumb
 856              		.thumb_func
 858              	__STREXH:
 859              	.LFB20:
 740:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 741:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 742:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  STR Exclusive (16 bit)
 743:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 744:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  value  value to store
 745:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  *addr  address pointer
 746:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return        successful / failed
 747:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 748:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Exclusive STR command for 16 bit values
 749:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 750:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** uint32_t __STREXH(uint16_t value, uint16_t *addr)
 751:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 860              		.loc 1 751 0
 861              		.cfi_startproc
 862              		@ args = 0, pretend = 0, frame = 16
 863              		@ frame_needed = 1, uses_anonymous_args = 0
 864              		@ link register save eliminated.
 865 0000 80B4     		push	{r7}
 866              		.cfi_def_cfa_offset 4
 867              		.cfi_offset 7, -4
 868 0002 85B0     		sub	sp, sp, #20
 869              		.cfi_def_cfa_offset 24
 870 0004 00AF     		add	r7, sp, #0
 871              		.cfi_def_cfa_register 7
 872 0006 0346     		mov	r3, r0
 873 0008 3960     		str	r1, [r7]
 874 000a FB80     		strh	r3, [r7, #6]	@ movhi
 752:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****    uint32_t result=0;
 875              		.loc 1 752 0
 876 000c 0023     		movs	r3, #0
 877 000e FB60     		str	r3, [r7, #12]
 753:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****    //fix:Error: registers may not be the same -- `strexh r3,r2,[r3]'
 754:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****    //__ASM volatile ("strexh %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
 755:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****    __ASM volatile ("strexh %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
 878              		.loc 1 755 0
 879 0010 3A68     		ldr	r2, [r7]
 880 0012 F988     		ldrh	r1, [r7, #6]	@ movhi
 881              	@ 755 "/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c" 1
 882 0014 C2E8531F 		strexh r3, r1, [r2]
 883              	@ 0 "" 2
 884              		.thumb
 885 0018 FB60     		str	r3, [r7, #12]
 756:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****    return(result);
 886              		.loc 1 756 0
 887 001a FB68     		ldr	r3, [r7, #12]
 757:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 888              		.loc 1 757 0
 889 001c 1846     		mov	r0, r3
 890 001e 1437     		adds	r7, r7, #20
 891              		.cfi_def_cfa_offset 4
 892 0020 BD46     		mov	sp, r7
 893              		.cfi_def_cfa_register 13
 894              		@ sp needed
 895 0022 5DF8047B 		ldr	r7, [sp], #4
 896              		.cfi_restore 7
 897              		.cfi_def_cfa_offset 0
 898 0026 7047     		bx	lr
 899              		.cfi_endproc
 900              	.LFE20:
 902              		.section	.text.__STREXW,"ax",%progbits
 903              		.align	2
 904              		.global	__STREXW
 905              		.thumb
 906              		.thumb_func
 908              	__STREXW:
 909              	.LFB21:
 758:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 759:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 760:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  STR Exclusive (32 bit)
 761:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 762:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  value  value to store
 763:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  *addr  address pointer
 764:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return        successful / failed
 765:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 766:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Exclusive STR command for 32 bit values
 767:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 768:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** uint32_t __STREXW(uint32_t value, uint32_t *addr)
 769:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 910              		.loc 1 769 0
 911              		.cfi_startproc
 912              		@ args = 0, pretend = 0, frame = 16
 913              		@ frame_needed = 1, uses_anonymous_args = 0
 914              		@ link register save eliminated.
 915 0000 80B4     		push	{r7}
 916              		.cfi_def_cfa_offset 4
 917              		.cfi_offset 7, -4
 918 0002 85B0     		sub	sp, sp, #20
 919              		.cfi_def_cfa_offset 24
 920 0004 00AF     		add	r7, sp, #0
 921              		.cfi_def_cfa_register 7
 922 0006 7860     		str	r0, [r7, #4]
 923 0008 3960     		str	r1, [r7]
 770:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****    uint32_t result=0;
 924              		.loc 1 770 0
 925 000a 0023     		movs	r3, #0
 926 000c FB60     		str	r3, [r7, #12]
 771:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****   
 772:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****    __ASM volatile ("strex %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
 927              		.loc 1 772 0
 928 000e 3B68     		ldr	r3, [r7]
 929 0010 7A68     		ldr	r2, [r7, #4]
 930              	@ 772 "/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c" 1
 931 0012 43E80023 		strex r3, r2, [r3]
 932              	@ 0 "" 2
 933              		.thumb
 934 0016 FB60     		str	r3, [r7, #12]
 773:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c ****    return(result);
 935              		.loc 1 773 0
 936 0018 FB68     		ldr	r3, [r7, #12]
 774:/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 937              		.loc 1 774 0
 938 001a 1846     		mov	r0, r3
 939 001c 1437     		adds	r7, r7, #20
 940              		.cfi_def_cfa_offset 4
 941 001e BD46     		mov	sp, r7
 942              		.cfi_def_cfa_register 13
 943              		@ sp needed
 944 0020 5DF8047B 		ldr	r7, [sp], #4
 945              		.cfi_restore 7
 946              		.cfi_def_cfa_offset 0
 947 0024 7047     		bx	lr
 948              		.cfi_endproc
 949              	.LFE21:
 951 0026 00BF     		.text
 952              	.Letext0:
 953              		.file 2 "/usr/include/newlib/machine/_default_types.h"
 954              		.file 3 "/usr/include/newlib/sys/_stdint.h"
DEFINED SYMBOLS
                            *ABS*:0000000000000000 core_cm3.c
     /tmp/ccg4YhED.s:19     .text.__get_PSP:0000000000000000 $t
     /tmp/ccg4YhED.s:24     .text.__get_PSP:0000000000000000 __get_PSP
     /tmp/ccg4YhED.s:51     .text.__set_PSP:0000000000000000 $t
     /tmp/ccg4YhED.s:56     .text.__set_PSP:0000000000000000 __set_PSP
     /tmp/ccg4YhED.s:76     .text.__get_MSP:0000000000000000 $t
     /tmp/ccg4YhED.s:81     .text.__get_MSP:0000000000000000 __get_MSP
     /tmp/ccg4YhED.s:107    .text.__set_MSP:0000000000000000 $t
     /tmp/ccg4YhED.s:112    .text.__set_MSP:0000000000000000 __set_MSP
     /tmp/ccg4YhED.s:132    .text.__get_BASEPRI:0000000000000000 $t
     /tmp/ccg4YhED.s:137    .text.__get_BASEPRI:0000000000000000 __get_BASEPRI
     /tmp/ccg4YhED.s:177    .text.__set_BASEPRI:0000000000000000 $t
     /tmp/ccg4YhED.s:182    .text.__set_BASEPRI:0000000000000000 __set_BASEPRI
     /tmp/ccg4YhED.s:217    .text.__get_PRIMASK:0000000000000000 $t
     /tmp/ccg4YhED.s:222    .text.__get_PRIMASK:0000000000000000 __get_PRIMASK
     /tmp/ccg4YhED.s:262    .text.__set_PRIMASK:0000000000000000 $t
     /tmp/ccg4YhED.s:267    .text.__set_PRIMASK:0000000000000000 __set_PRIMASK
     /tmp/ccg4YhED.s:302    .text.__get_FAULTMASK:0000000000000000 $t
     /tmp/ccg4YhED.s:307    .text.__get_FAULTMASK:0000000000000000 __get_FAULTMASK
     /tmp/ccg4YhED.s:347    .text.__set_FAULTMASK:0000000000000000 $t
     /tmp/ccg4YhED.s:352    .text.__set_FAULTMASK:0000000000000000 __set_FAULTMASK
     /tmp/ccg4YhED.s:387    .text.__get_CONTROL:0000000000000000 $t
     /tmp/ccg4YhED.s:392    .text.__get_CONTROL:0000000000000000 __get_CONTROL
     /tmp/ccg4YhED.s:432    .text.__set_CONTROL:0000000000000000 $t
     /tmp/ccg4YhED.s:437    .text.__set_CONTROL:0000000000000000 __set_CONTROL
     /tmp/ccg4YhED.s:472    .text.__REV:0000000000000000 $t
     /tmp/ccg4YhED.s:477    .text.__REV:0000000000000000 __REV
     /tmp/ccg4YhED.s:519    .text.__REV16:0000000000000000 $t
     /tmp/ccg4YhED.s:524    .text.__REV16:0000000000000000 __REV16
     /tmp/ccg4YhED.s:567    .text.__REVSH:0000000000000000 $t
     /tmp/ccg4YhED.s:572    .text.__REVSH:0000000000000000 __REVSH
     /tmp/ccg4YhED.s:615    .text.__RBIT:0000000000000000 $t
     /tmp/ccg4YhED.s:620    .text.__RBIT:0000000000000000 __RBIT
     /tmp/ccg4YhED.s:662    .text.__LDREXB:0000000000000000 $t
     /tmp/ccg4YhED.s:667    .text.__LDREXB:0000000000000000 __LDREXB
     /tmp/ccg4YhED.s:709    .text.__LDREXH:0000000000000000 $t
     /tmp/ccg4YhED.s:714    .text.__LDREXH:0000000000000000 __LDREXH
     /tmp/ccg4YhED.s:756    .text.__LDREXW:0000000000000000 $t
     /tmp/ccg4YhED.s:761    .text.__LDREXW:0000000000000000 __LDREXW
     /tmp/ccg4YhED.s:803    .text.__STREXB:0000000000000000 $t
     /tmp/ccg4YhED.s:808    .text.__STREXB:0000000000000000 __STREXB
     /tmp/ccg4YhED.s:853    .text.__STREXH:0000000000000000 $t
     /tmp/ccg4YhED.s:858    .text.__STREXH:0000000000000000 __STREXH
     /tmp/ccg4YhED.s:903    .text.__STREXW:0000000000000000 $t
     /tmp/ccg4YhED.s:908    .text.__STREXW:0000000000000000 __STREXW
                     .debug_frame:0000000000000010 $d

NO UNDEFINED SYMBOLS
