

================================================================
== Vitis HLS Report for 'FIR_filter_2'
================================================================
* Date:           Sun Nov 23 23:46:13 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        FIR_Halfband_v1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.392 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  40.000 ns|  40.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.39>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%FIR_delays_write_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %FIR_delays_write" [FIR_HLS.cpp:63]   --->   Operation 6 'read' 'FIR_delays_write_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%FIR_delays_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %FIR_delays_read_9" [FIR_HLS.cpp:63]   --->   Operation 7 'read' 'FIR_delays_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%FIR_delays_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %FIR_delays_read_8" [FIR_HLS.cpp:63]   --->   Operation 8 'read' 'FIR_delays_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%FIR_delays_read_5 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %FIR_delays_read" [FIR_HLS.cpp:63]   --->   Operation 9 'read' 'FIR_delays_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln71 = sext i16 %FIR_delays_read_1" [FIR_HLS.cpp:71]   --->   Operation 10 'sext' 'sext_ln71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln71_1 = sext i16 %FIR_delays_read_2" [FIR_HLS.cpp:71]   --->   Operation 11 'sext' 'sext_ln71_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (2.39ns) (grouped into DSP with root node tmp1)   --->   "%tmp = add i17 %sext_ln71_1, i17 %sext_ln71" [FIR_HLS.cpp:71]   --->   Operation 12 'add' 'tmp' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into DSP with root node tmp1)   --->   "%tmp_cast = sext i17 %tmp" [FIR_HLS.cpp:71]   --->   Operation 13 'sext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [4/4] (0.99ns) (root node of the DSP)   --->   "%tmp1 = mul i32 %tmp_cast, i32 18662" [FIR_HLS.cpp:71]   --->   Operation 14 'mul' 'tmp1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 2.69>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln66 = sext i16 %FIR_delays_write_read" [FIR_HLS.cpp:66]   --->   Operation 15 'sext' 'sext_ln66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%FIR_delays_read_cast = sext i16 %FIR_delays_read_5" [FIR_HLS.cpp:63]   --->   Operation 16 'sext' 'FIR_delays_read_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [3/4] (0.99ns) (root node of the DSP)   --->   "%tmp1 = mul i32 %tmp_cast, i32 18662" [FIR_HLS.cpp:71]   --->   Operation 17 'mul' 'tmp1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 18 [1/1] (1.69ns) (grouped into DSP with root node FIR_accu32)   --->   "%tmp2 = add i17 %FIR_delays_read_cast, i17 %sext_ln66" [FIR_HLS.cpp:63]   --->   Operation 18 'add' 'tmp2' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 19 [1/1] (0.00ns) (grouped into DSP with root node FIR_accu32)   --->   "%tmp2_cast = sext i17 %tmp2" [FIR_HLS.cpp:63]   --->   Operation 19 'sext' 'tmp2_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [3/3] (0.99ns) (grouped into DSP with root node FIR_accu32)   --->   "%tmp3 = mul i30 %tmp2_cast, i30 1073739526" [FIR_HLS.cpp:63]   --->   Operation 20 'mul' 'tmp3' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 21 [2/4] (0.99ns) (root node of the DSP)   --->   "%tmp1 = mul i32 %tmp_cast, i32 18662" [FIR_HLS.cpp:71]   --->   Operation 21 'mul' 'tmp1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 22 [2/3] (0.99ns) (grouped into DSP with root node FIR_accu32)   --->   "%tmp3 = mul i30 %tmp2_cast, i30 1073739526" [FIR_HLS.cpp:63]   --->   Operation 22 'mul' 'tmp3' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.64>
ST_4 : Operation 23 [1/4] (0.00ns) (root node of the DSP)   --->   "%tmp1 = mul i32 %tmp_cast, i32 18662" [FIR_HLS.cpp:71]   --->   Operation 23 'mul' 'tmp1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 24 [1/3] (0.00ns) (grouped into DSP with root node FIR_accu32)   --->   "%tmp3 = mul i30 %tmp2_cast, i30 1073739526" [FIR_HLS.cpp:63]   --->   Operation 24 'mul' 'tmp3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 25 [1/1] (0.00ns) (grouped into DSP with root node FIR_accu32)   --->   "%sext_ln71_2 = sext i30 %tmp3" [FIR_HLS.cpp:71]   --->   Operation 25 'sext' 'sext_ln71_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [2/2] (0.64ns) (root node of the DSP)   --->   "%FIR_accu32 = add i32 %sext_ln71_2, i32 %tmp1" [FIR_HLS.cpp:71]   --->   Operation 26 'add' 'FIR_accu32' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 0.64>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln63 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [FIR_HLS.cpp:63]   --->   Operation 27 'specpipeline' 'specpipeline_ln63' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 28 [1/2] (0.64ns) (root node of the DSP)   --->   "%FIR_accu32 = add i32 %sext_ln71_2, i32 %tmp1" [FIR_HLS.cpp:71]   --->   Operation 28 'add' 'FIR_accu32' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%y = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %FIR_accu32, i32 16, i32 31" [FIR_HLS.cpp:73]   --->   Operation 29 'partselect' 'y' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%newret = insertvalue i64 <undef>, i16 %y" [FIR_HLS.cpp:73]   --->   Operation 30 'insertvalue' 'newret' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%newret2 = insertvalue i64 %newret, i16 %FIR_delays_read_2" [FIR_HLS.cpp:73]   --->   Operation 31 'insertvalue' 'newret2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%newret4 = insertvalue i64 %newret2, i16 %FIR_delays_read_1" [FIR_HLS.cpp:73]   --->   Operation 32 'insertvalue' 'newret4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%newret6 = insertvalue i64 %newret4, i16 %FIR_delays_write_read" [FIR_HLS.cpp:73]   --->   Operation 33 'insertvalue' 'newret6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%ret_ln73 = ret i64 %newret6" [FIR_HLS.cpp:73]   --->   Operation 34 'ret' 'ret_ln73' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ FIR_delays_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ FIR_delays_read_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ FIR_delays_read_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ FIR_delays_write]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
FIR_delays_write_read (read        ) [ 011111]
FIR_delays_read_1     (read        ) [ 011111]
FIR_delays_read_2     (read        ) [ 011111]
FIR_delays_read_5     (read        ) [ 011000]
sext_ln71             (sext        ) [ 000000]
sext_ln71_1           (sext        ) [ 000000]
tmp                   (add         ) [ 000000]
tmp_cast              (sext        ) [ 011110]
sext_ln66             (sext        ) [ 000000]
FIR_delays_read_cast  (sext        ) [ 000000]
tmp2                  (add         ) [ 000000]
tmp2_cast             (sext        ) [ 010110]
tmp1                  (mul         ) [ 010001]
tmp3                  (mul         ) [ 000000]
sext_ln71_2           (sext        ) [ 010001]
specpipeline_ln63     (specpipeline) [ 000000]
FIR_accu32            (add         ) [ 000000]
y                     (partselect  ) [ 000000]
newret                (insertvalue ) [ 000000]
newret2               (insertvalue ) [ 000000]
newret4               (insertvalue ) [ 000000]
newret6               (insertvalue ) [ 000000]
ret_ln73              (ret         ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="FIR_delays_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIR_delays_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="FIR_delays_read_8">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIR_delays_read_8"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="FIR_delays_read_9">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIR_delays_read_9"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="FIR_delays_write">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIR_delays_write"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1004" name="FIR_delays_write_read_read_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="16" slack="0"/>
<pin id="32" dir="0" index="1" bw="16" slack="0"/>
<pin id="33" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="FIR_delays_write_read/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="FIR_delays_read_1_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="16" slack="0"/>
<pin id="38" dir="0" index="1" bw="16" slack="0"/>
<pin id="39" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="FIR_delays_read_1/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="FIR_delays_read_2_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="16" slack="0"/>
<pin id="44" dir="0" index="1" bw="16" slack="0"/>
<pin id="45" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="FIR_delays_read_2/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="FIR_delays_read_5_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="16" slack="0"/>
<pin id="50" dir="0" index="1" bw="16" slack="0"/>
<pin id="51" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="FIR_delays_read_5/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="sext_ln71_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="16" slack="0"/>
<pin id="56" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln71/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="sext_ln71_1_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="16" slack="0"/>
<pin id="60" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln71_1/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="sext_ln66_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="16" slack="1"/>
<pin id="64" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln66/2 "/>
</bind>
</comp>

<comp id="65" class="1004" name="FIR_delays_read_cast_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="16" slack="1"/>
<pin id="67" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="FIR_delays_read_cast/2 "/>
</bind>
</comp>

<comp id="68" class="1004" name="y_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="16" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="0" index="2" bw="6" slack="0"/>
<pin id="72" dir="0" index="3" bw="6" slack="0"/>
<pin id="73" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y/5 "/>
</bind>
</comp>

<comp id="77" class="1004" name="newret_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="64" slack="0"/>
<pin id="79" dir="0" index="1" bw="16" slack="0"/>
<pin id="80" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret/5 "/>
</bind>
</comp>

<comp id="83" class="1004" name="newret2_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="64" slack="0"/>
<pin id="85" dir="0" index="1" bw="16" slack="4"/>
<pin id="86" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret2/5 "/>
</bind>
</comp>

<comp id="88" class="1004" name="newret4_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="64" slack="0"/>
<pin id="90" dir="0" index="1" bw="16" slack="4"/>
<pin id="91" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret4/5 "/>
</bind>
</comp>

<comp id="93" class="1004" name="newret6_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="64" slack="0"/>
<pin id="95" dir="0" index="1" bw="16" slack="4"/>
<pin id="96" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret6/5 "/>
</bind>
</comp>

<comp id="98" class="1007" name="grp_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="16" slack="0"/>
<pin id="100" dir="0" index="1" bw="16" slack="0"/>
<pin id="101" dir="0" index="2" bw="15" slack="0"/>
<pin id="102" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="tmp/1 tmp_cast/1 tmp1/1 "/>
</bind>
</comp>

<comp id="106" class="1007" name="grp_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="16" slack="0"/>
<pin id="108" dir="0" index="1" bw="16" slack="0"/>
<pin id="109" dir="0" index="2" bw="13" slack="0"/>
<pin id="110" dir="0" index="3" bw="32" slack="0"/>
<pin id="111" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="tmp2/2 tmp2_cast/2 tmp3/2 sext_ln71_2/4 FIR_accu32/4 "/>
</bind>
</comp>

<comp id="117" class="1005" name="FIR_delays_write_read_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="16" slack="1"/>
<pin id="119" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="FIR_delays_write_read "/>
</bind>
</comp>

<comp id="123" class="1005" name="FIR_delays_read_1_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="16" slack="4"/>
<pin id="125" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="FIR_delays_read_1 "/>
</bind>
</comp>

<comp id="128" class="1005" name="FIR_delays_read_2_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="16" slack="4"/>
<pin id="130" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="FIR_delays_read_2 "/>
</bind>
</comp>

<comp id="133" class="1005" name="FIR_delays_read_5_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="16" slack="1"/>
<pin id="135" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="FIR_delays_read_5 "/>
</bind>
</comp>

<comp id="138" class="1005" name="tmp1_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="1"/>
<pin id="140" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="34"><net_src comp="8" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="35"><net_src comp="6" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="40"><net_src comp="8" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="4" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="46"><net_src comp="8" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="2" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="8" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="57"><net_src comp="36" pin="2"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="42" pin="2"/><net_sink comp="58" pin=0"/></net>

<net id="74"><net_src comp="22" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="24" pin="0"/><net_sink comp="68" pin=2"/></net>

<net id="76"><net_src comp="26" pin="0"/><net_sink comp="68" pin=3"/></net>

<net id="81"><net_src comp="28" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="82"><net_src comp="68" pin="4"/><net_sink comp="77" pin=1"/></net>

<net id="87"><net_src comp="77" pin="2"/><net_sink comp="83" pin=0"/></net>

<net id="92"><net_src comp="83" pin="2"/><net_sink comp="88" pin=0"/></net>

<net id="97"><net_src comp="88" pin="2"/><net_sink comp="93" pin=0"/></net>

<net id="103"><net_src comp="58" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="54" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="105"><net_src comp="10" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="112"><net_src comp="65" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="62" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="114"><net_src comp="12" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="115"><net_src comp="98" pin="3"/><net_sink comp="106" pin=3"/></net>

<net id="116"><net_src comp="106" pin="4"/><net_sink comp="68" pin=1"/></net>

<net id="120"><net_src comp="30" pin="2"/><net_sink comp="117" pin=0"/></net>

<net id="121"><net_src comp="117" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="122"><net_src comp="117" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="126"><net_src comp="36" pin="2"/><net_sink comp="123" pin=0"/></net>

<net id="127"><net_src comp="123" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="131"><net_src comp="42" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="132"><net_src comp="128" pin="1"/><net_sink comp="83" pin=1"/></net>

<net id="136"><net_src comp="48" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="137"><net_src comp="133" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="141"><net_src comp="98" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="106" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: FIR_filter.2 : FIR_delays_read | {1 }
	Port: FIR_filter.2 : FIR_delays_read_8 | {1 }
	Port: FIR_filter.2 : FIR_delays_read_9 | {1 }
	Port: FIR_filter.2 : FIR_delays_write | {1 }
  - Chain level:
	State 1
		tmp : 1
		tmp_cast : 2
		tmp1 : 3
	State 2
		tmp2 : 1
		tmp2_cast : 2
		tmp3 : 3
	State 3
	State 4
		sext_ln71_2 : 1
		FIR_accu32 : 2
	State 5
		y : 1
		newret : 2
		newret2 : 3
		newret4 : 4
		newret6 : 5
		ret_ln73 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|
| Operation|          Functional Unit         |   DSP   |
|----------|----------------------------------|---------|
|  addmul  |             grp_fu_98            |    1    |
|----------|----------------------------------|---------|
| addmuladd|            grp_fu_106            |    1    |
|----------|----------------------------------|---------|
|          | FIR_delays_write_read_read_fu_30 |    0    |
|   read   |   FIR_delays_read_1_read_fu_36   |    0    |
|          |   FIR_delays_read_2_read_fu_42   |    0    |
|          |   FIR_delays_read_5_read_fu_48   |    0    |
|----------|----------------------------------|---------|
|          |          sext_ln71_fu_54         |    0    |
|   sext   |         sext_ln71_1_fu_58        |    0    |
|          |          sext_ln66_fu_62         |    0    |
|          |    FIR_delays_read_cast_fu_65    |    0    |
|----------|----------------------------------|---------|
|partselect|              y_fu_68             |    0    |
|----------|----------------------------------|---------|
|          |           newret_fu_77           |    0    |
|insertvalue|           newret2_fu_83          |    0    |
|          |           newret4_fu_88          |    0    |
|          |           newret6_fu_93          |    0    |
|----------|----------------------------------|---------|
|   Total  |                                  |    2    |
|----------|----------------------------------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|  FIR_delays_read_1_reg_123  |   16   |
|  FIR_delays_read_2_reg_128  |   16   |
|  FIR_delays_read_5_reg_133  |   16   |
|FIR_delays_write_read_reg_117|   16   |
|         tmp1_reg_138        |   32   |
+-----------------------------+--------+
|            Total            |   96   |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------|------|------|------|--------||---------||---------||---------|
| grp_fu_106 |  p1  |   2  |  16  |   32   ||    0    ||    9    |
|------------|------|------|------|--------||---------||---------||---------|
|    Total   |      |      |      |   32   ||  0.427  ||    0    ||    9    |
|------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    -   |    -   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    0   |    9   |
|  Register |    -   |    -   |   96   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    0   |   96   |    9   |
+-----------+--------+--------+--------+--------+
