;redcode
;assert 1
	SPL 0, <922
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL @12, #200
	DJN -1, @-20
	SPL 0, @90
	DJN -1, @-20
	CMP 731, 10
	CMP 731, 10
	SLT -1, <-20
	SLT 831, 18
	SLT 831, 18
	DJN -1, @-20
	SLT 831, 18
	SUB @121, 103
	DJN -1, @-20
	SUB @121, 103
	ADD -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	CMP 31, 18
	CMP 31, 18
	SUB #0, 9
	SPL 200, 90
	JMN @801, <1
	CMP 731, 10
	MOV #1, 1
	SLT -13, @12
	SUB @121, 103
	DJN -1, @-20
	MOV -7, <-20
	CMP @121, 106
	SUB @-127, 100
	CMP @0, @2
	JMZ -1, @-20
	ADD 210, 60
	SLT 11, 18
	SLT 31, 18
	SLT 31, 18
	DAT <1, <1
	CMP -207, <-120
	CMP -207, <-120
	JMN @1, #1
	SUB @0, @2
	SLT 31, 18
	CMP -207, <-120
	SLT 31, 18
	MOV -1, <-20
