{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1617611633544 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1617611633544 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 05 16:33:53 2021 " "Processing started: Mon Apr 05 16:33:53 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1617611633544 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1617611633544 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off seg_led_static -c seg_led_static " "Command: quartus_map --read_settings_files=on --write_settings_files=off seg_led_static -c seg_led_static" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1617611633544 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1617611633808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg_led_static_top.v 1 1 " "Found 1 design units, including 1 entities, in source file seg_led_static_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_led_static_top " "Found entity 1: seg_led_static_top" {  } { { "seg_led_static_top.v" "" { Text "H:/Verilog/seg_led_static/seg_led_static_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617611633838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617611633838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time_count.v 1 1 " "Found 1 design units, including 1 entities, in source file time_count.v" { { "Info" "ISGN_ENTITY_NAME" "1 time_count " "Found entity 1: time_count" {  } { { "time_count.v" "" { Text "H:/Verilog/seg_led_static/time_count.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617611633849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617611633849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg_led_static.v 1 1 " "Found 1 design units, including 1 entities, in source file seg_led_static.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_led_static " "Found entity 1: seg_led_static" {  } { { "seg_led_static.v" "" { Text "H:/Verilog/seg_led_static/seg_led_static.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617611633849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617611633849 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "seg_led_static " "Elaborating entity \"seg_led_static\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1617611633883 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_led_static.v(41) " "Verilog HDL assignment warning at seg_led_static.v(41): truncated value with size 8 to match size of target (7)" {  } { { "seg_led_static.v" "" { Text "H:/Verilog/seg_led_static/seg_led_static.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1617611633883 "|seg_led_static"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_led_static.v(44) " "Verilog HDL assignment warning at seg_led_static.v(44): truncated value with size 8 to match size of target (7)" {  } { { "seg_led_static.v" "" { Text "H:/Verilog/seg_led_static/seg_led_static.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1617611633883 "|seg_led_static"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_led_static.v(45) " "Verilog HDL assignment warning at seg_led_static.v(45): truncated value with size 8 to match size of target (7)" {  } { { "seg_led_static.v" "" { Text "H:/Verilog/seg_led_static/seg_led_static.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1617611633883 "|seg_led_static"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_led_static.v(46) " "Verilog HDL assignment warning at seg_led_static.v(46): truncated value with size 8 to match size of target (7)" {  } { { "seg_led_static.v" "" { Text "H:/Verilog/seg_led_static/seg_led_static.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1617611633883 "|seg_led_static"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_led_static.v(47) " "Verilog HDL assignment warning at seg_led_static.v(47): truncated value with size 8 to match size of target (7)" {  } { { "seg_led_static.v" "" { Text "H:/Verilog/seg_led_static/seg_led_static.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1617611633883 "|seg_led_static"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_led_static.v(48) " "Verilog HDL assignment warning at seg_led_static.v(48): truncated value with size 8 to match size of target (7)" {  } { { "seg_led_static.v" "" { Text "H:/Verilog/seg_led_static/seg_led_static.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1617611633883 "|seg_led_static"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_led_static.v(49) " "Verilog HDL assignment warning at seg_led_static.v(49): truncated value with size 8 to match size of target (7)" {  } { { "seg_led_static.v" "" { Text "H:/Verilog/seg_led_static/seg_led_static.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1617611633883 "|seg_led_static"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_led_static.v(50) " "Verilog HDL assignment warning at seg_led_static.v(50): truncated value with size 8 to match size of target (7)" {  } { { "seg_led_static.v" "" { Text "H:/Verilog/seg_led_static/seg_led_static.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1617611633883 "|seg_led_static"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_led_static.v(51) " "Verilog HDL assignment warning at seg_led_static.v(51): truncated value with size 8 to match size of target (7)" {  } { { "seg_led_static.v" "" { Text "H:/Verilog/seg_led_static/seg_led_static.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1617611633883 "|seg_led_static"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_led_static.v(52) " "Verilog HDL assignment warning at seg_led_static.v(52): truncated value with size 8 to match size of target (7)" {  } { { "seg_led_static.v" "" { Text "H:/Verilog/seg_led_static/seg_led_static.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1617611633883 "|seg_led_static"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_led_static.v(53) " "Verilog HDL assignment warning at seg_led_static.v(53): truncated value with size 8 to match size of target (7)" {  } { { "seg_led_static.v" "" { Text "H:/Verilog/seg_led_static/seg_led_static.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1617611633883 "|seg_led_static"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_led_static.v(54) " "Verilog HDL assignment warning at seg_led_static.v(54): truncated value with size 8 to match size of target (7)" {  } { { "seg_led_static.v" "" { Text "H:/Verilog/seg_led_static/seg_led_static.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1617611633883 "|seg_led_static"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_led_static.v(55) " "Verilog HDL assignment warning at seg_led_static.v(55): truncated value with size 8 to match size of target (7)" {  } { { "seg_led_static.v" "" { Text "H:/Verilog/seg_led_static/seg_led_static.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1617611633883 "|seg_led_static"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_led_static.v(56) " "Verilog HDL assignment warning at seg_led_static.v(56): truncated value with size 8 to match size of target (7)" {  } { { "seg_led_static.v" "" { Text "H:/Verilog/seg_led_static/seg_led_static.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1617611633883 "|seg_led_static"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_led_static.v(57) " "Verilog HDL assignment warning at seg_led_static.v(57): truncated value with size 8 to match size of target (7)" {  } { { "seg_led_static.v" "" { Text "H:/Verilog/seg_led_static/seg_led_static.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1617611633883 "|seg_led_static"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_led_static.v(58) " "Verilog HDL assignment warning at seg_led_static.v(58): truncated value with size 8 to match size of target (7)" {  } { { "seg_led_static.v" "" { Text "H:/Verilog/seg_led_static/seg_led_static.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1617611633883 "|seg_led_static"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_led_static.v(59) " "Verilog HDL assignment warning at seg_led_static.v(59): truncated value with size 8 to match size of target (7)" {  } { { "seg_led_static.v" "" { Text "H:/Verilog/seg_led_static/seg_led_static.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1617611633883 "|seg_led_static"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_led_static.v(60) " "Verilog HDL assignment warning at seg_led_static.v(60): truncated value with size 8 to match size of target (7)" {  } { { "seg_led_static.v" "" { Text "H:/Verilog/seg_led_static/seg_led_static.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1617611633883 "|seg_led_static"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1617611634378 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1617611634644 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617611634644 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22 " "Implemented 22 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1617611634739 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1617611634739 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12 " "Implemented 12 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1617611634739 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1617611634739 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4646 " "Peak virtual memory: 4646 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1617611634788 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 05 16:33:54 2021 " "Processing ended: Mon Apr 05 16:33:54 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1617611634788 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1617611634788 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1617611634788 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1617611634788 ""}
