Netlist file: ~/RASP_Workspace/demo_files/C4+Amp//C4_MD.net   Architecture file: ~/rasp30/vpr2swcs/./arch/rasp3_arch_meas_volt_mite.xml
Array size: 14 x 14 logic blocks

#block name	x	y	subblk	block number
#----------	--	--	------	------------
net5_1		10	1	0	#0
net2_1		7	1	0	#1
out:net5_1	11	0	0	#2
net4_1		9	0	0	#3
net3_1		9	0	2	#4
net1_1		9	0	1	#5
