
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 40000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 4293914624 num_ppages: 1048319
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ../../../../ICS/traces//PageRankDelta_35250M.champsim.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000000 cycles: 2500056 heartbeat IPC: 3.99991 cumulative IPC: 3.99991 (Simulation time: 0 hr 0 min 29 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 5000056 heartbeat IPC: 4 cumulative IPC: 3.99996 (Simulation time: 0 hr 0 min 59 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 7500056 heartbeat IPC: 4 cumulative IPC: 3.99997 (Simulation time: 0 hr 1 min 28 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 10000056 heartbeat IPC: 4 cumulative IPC: 3.99998 (Simulation time: 0 hr 1 min 57 sec) 

Warmup complete CPU 0 instructions: 40000004 cycles: 10000057 (Simulation time: 0 hr 1 min 57 sec) 

Heartbeat CPU 0 instructions: 50000003 cycles: 40699616 heartbeat IPC: 0.325738 cumulative IPC: 0.325738 (Simulation time: 0 hr 3 min 19 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 59685786 heartbeat IPC: 0.526699 cumulative IPC: 0.40253 (Simulation time: 0 hr 4 min 30 sec) 
Heartbeat CPU 0 instructions: 70000001 cycles: 64645480 heartbeat IPC: 2.01625 cumulative IPC: 0.548994 (Simulation time: 0 hr 5 min 23 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 81936351 heartbeat IPC: 0.57834 cumulative IPC: 0.556047 (Simulation time: 0 hr 7 min 28 sec) 
Heartbeat CPU 0 instructions: 90000002 cycles: 118257423 heartbeat IPC: 0.275322 cumulative IPC: 0.461862 (Simulation time: 0 hr 11 min 21 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 202702534 heartbeat IPC: 0.11842 cumulative IPC: 0.311361 (Simulation time: 0 hr 20 min 32 sec) 
Heartbeat CPU 0 instructions: 110000001 cycles: 252184595 heartbeat IPC: 0.202093 cumulative IPC: 0.289036 (Simulation time: 0 hr 23 min 32 sec) 
Heartbeat CPU 0 instructions: 120000001 cycles: 259278517 heartbeat IPC: 1.40966 cumulative IPC: 0.320926 (Simulation time: 0 hr 24 min 14 sec) 
Heartbeat CPU 0 instructions: 130000002 cycles: 272722290 heartbeat IPC: 0.743839 cumulative IPC: 0.342567 (Simulation time: 0 hr 25 min 15 sec) 
Heartbeat CPU 0 instructions: 140000002 cycles: 281837798 heartbeat IPC: 1.09703 cumulative IPC: 0.367866 (Simulation time: 0 hr 25 min 57 sec) 
Finished CPU 0 instructions: 100000003 cycles: 271837742 cumulative IPC: 0.367867 (Simulation time: 0 hr 25 min 57 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.367867 instructions: 100000003 cycles: 271837742
cpu0_DTLB TOTAL     ACCESS:   20508070  HIT:   20469506  MISS:      38564
cpu0_DTLB LOAD      ACCESS:   14543843  HIT:   14522694  MISS:      21149
cpu0_DTLB RFO       ACCESS:    5964227  HIT:    5946812  MISS:      17415
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 122.539 cycles
cpu0_DTLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 195776
cpu0_ITLB TOTAL     ACCESS:    1788422  HIT:    1788413  MISS:          9
cpu0_ITLB LOAD      ACCESS:    1788422  HIT:    1788413  MISS:          9
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 297.667 cycles
cpu0_ITLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1I TOTAL     ACCESS:        306  HIT:        186  MISS:        120
cpu0_L1I LOAD      ACCESS:        306  HIT:        186  MISS:        120
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 222.375 cycles
cpu0_L1I MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_STLB TOTAL     ACCESS:      38573  HIT:         36  MISS:      38537
cpu0_STLB LOAD      ACCESS:      21158  HIT:         31  MISS:      21127
cpu0_STLB RFO       ACCESS:      17415  HIT:          5  MISS:      17410
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 114.686 cycles
cpu0_STLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1D TOTAL     ACCESS:    9537008  HIT:    7073129  MISS:    2463879
cpu0_L1D LOAD      ACCESS:    6993609  HIT:    5643732  MISS:    1349877
cpu0_L1D RFO       ACCESS:    2504861  HIT:    1391267  MISS:    1113594
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      38538  HIT:      38130  MISS:        408
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 491.35 cycles
cpu0_L1D MSHR FULL EVENTS: 58930819 MSHR MERGE EVENTS: 7551158
cpu0_L2C TOTAL     ACCESS:    3665700  HIT:    1202104  MISS:    2463596
cpu0_L2C LOAD      ACCESS:    1349997  HIT:         40  MISS:    1349957
cpu0_L2C RFO       ACCESS:    1113594  HIT:          0  MISS:    1113594
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:    1201701  HIT:    1201701  MISS:          0
cpu0_L2C TRANSLATION ACCESS:        408  HIT:        363  MISS:         45
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 481.41 cycles
cpu0_L2C MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
LLC TOTAL     ACCESS:    4927192  HIT:      10124  MISS:    2453472
LLC LOAD      ACCESS:    1349957  HIT:       9152  MISS:    1340805
LLC RFO       ACCESS:    1113594  HIT:        963  MISS:    1112631
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:    2463596  HIT:          0  MISS:    2463596
LLC TRANSLATION ACCESS:         45  HIT:          9  MISS:         36
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 463.309 cycles
LLC MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
blocks bypassed = 0
blocks filled to llc = 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     349357  ROW_BUFFER_MISS:    2104113
 DBUS AVG_CONGESTED_CYCLE:    3.98564
 WQ ROW_BUFFER_HIT:     215055  ROW_BUFFER_MISS:     925534  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.8599% MPKI: 2.49073 Average ROB Occupancy at Mispredict: 49.6235
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00026
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 2.49009
BRANCH_DIRECT_CALL: 0.0002
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.00018

