
*** Running vivado
    with args -log rsa_soc_rsa_accelerator_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source rsa_soc_rsa_accelerator_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source rsa_soc_rsa_accelerator_0_0.tcl -notrace
Command: synth_design -top rsa_soc_rsa_accelerator_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12184 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 388.949 ; gain = 96.645
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'rsa_soc_rsa_accelerator_0_0' [c:/Users/silvi/Desktop/tfe4141_term_project/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ip/rsa_soc_rsa_accelerator_0_0/synth/rsa_soc_rsa_accelerator_0_0.vhd:92]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
	Parameter C_BLOCK_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'rsa_accelerator' declared at 'c:/Users/silvi/Desktop/tfe4141_term_project/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ipshared/d284/hdl/rsa_accelerator.vhd:16' bound to instance 'U0' of component 'rsa_accelerator' [c:/Users/silvi/Desktop/tfe4141_term_project/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ip/rsa_soc_rsa_accelerator_0_0/synth/rsa_soc_rsa_accelerator_0_0.vhd:184]
INFO: [Synth 8-638] synthesizing module 'rsa_accelerator' [c:/Users/silvi/Desktop/tfe4141_term_project/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ipshared/d284/hdl/rsa_accelerator.vhd:82]
	Parameter C_BLOCK_SIZE bound to: 256 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rsa_regio' [c:/Users/silvi/Desktop/tfe4141_term_project/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ipshared/d284/hdl/rsa_regio.vhd:113]
	Parameter C_BLOCK_SIZE bound to: 256 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/Users/silvi/Desktop/tfe4141_term_project/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ipshared/d284/hdl/rsa_regio.vhd:306]
INFO: [Synth 8-256] done synthesizing module 'rsa_regio' (1#1) [c:/Users/silvi/Desktop/tfe4141_term_project/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ipshared/d284/hdl/rsa_regio.vhd:113]
INFO: [Synth 8-638] synthesizing module 'rsa_msgin' [c:/Users/silvi/Desktop/tfe4141_term_project/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ipshared/d284/hdl/rsa_msgin.vhd:69]
	Parameter C_BLOCK_SIZE bound to: 256 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rsa_msgin' (2#1) [c:/Users/silvi/Desktop/tfe4141_term_project/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ipshared/d284/hdl/rsa_msgin.vhd:69]
INFO: [Synth 8-638] synthesizing module 'rsa_msgout' [c:/Users/silvi/Desktop/tfe4141_term_project/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ipshared/d284/hdl/rsa_msgout.vhd:61]
	Parameter C_BLOCK_SIZE bound to: 256 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rsa_msgout' (3#1) [c:/Users/silvi/Desktop/tfe4141_term_project/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ipshared/d284/hdl/rsa_msgout.vhd:61]
INFO: [Synth 8-638] synthesizing module 'rsa_core' [c:/Users/silvi/Desktop/tfe4141_term_project/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ipshared/d284/hdl/rsa_core.vhd:70]
	Parameter C_BLOCK_SIZE bound to: 256 - type: integer 
	Parameter C_BLOCK_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'rsa_modexp' declared at 'c:/Users/silvi/Desktop/tfe4141_term_project/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ipshared/d284/hdl/rsa_modexp.vhd:36' bound to instance 'ModExp_0' of component 'rsa_modexp' [c:/Users/silvi/Desktop/tfe4141_term_project/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ipshared/d284/hdl/rsa_core.vhd:240]
INFO: [Synth 8-638] synthesizing module 'rsa_modexp' [c:/Users/silvi/Desktop/tfe4141_term_project/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ipshared/d284/hdl/rsa_modexp.vhd:79]
	Parameter C_BLOCK_SIZE bound to: 256 - type: integer 
WARNING: [Synth 8-614] signal 'r2_mod_n' is read in the process but is not in the sensitivity list [c:/Users/silvi/Desktop/tfe4141_term_project/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ipshared/d284/hdl/rsa_modexp.vhd:222]
INFO: [Synth 8-638] synthesizing module 'MonPro' [c:/Users/silvi/Desktop/tfe4141_term_project/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ipshared/d284/hdl/MonPro.vhd:47]
INFO: [Synth 8-638] synthesizing module 'Montgomery_product' [c:/Users/silvi/Desktop/tfe4141_term_project/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ipshared/d284/hdl/Montgomery_product.vhd:97]
	Parameter reg_width bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'reg' declared at 'c:/Users/silvi/Desktop/tfe4141_term_project/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ipshared/d284/hdl/Montgomery_product.vhd:35' bound to instance 'A_sreg' of component 'reg' [c:/Users/silvi/Desktop/tfe4141_term_project/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ipshared/d284/hdl/Montgomery_product.vhd:127]
INFO: [Synth 8-638] synthesizing module '\reg ' [c:/Users/silvi/Desktop/tfe4141_term_project/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ipshared/d284/hdl/Montgomery_product.vhd:49]
	Parameter reg_width bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module '\reg ' (4#1) [c:/Users/silvi/Desktop/tfe4141_term_project/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ipshared/d284/hdl/Montgomery_product.vhd:49]
	Parameter reg_width bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'reg' declared at 'c:/Users/silvi/Desktop/tfe4141_term_project/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ipshared/d284/hdl/Montgomery_product.vhd:35' bound to instance 'B_reg' of component 'reg' [c:/Users/silvi/Desktop/tfe4141_term_project/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ipshared/d284/hdl/Montgomery_product.vhd:137]
	Parameter reg_width bound to: 257 - type: integer 
INFO: [Synth 8-3491] module 'reg' declared at 'c:/Users/silvi/Desktop/tfe4141_term_project/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ipshared/d284/hdl/Montgomery_product.vhd:35' bound to instance 'U_sreg' of component 'reg' [c:/Users/silvi/Desktop/tfe4141_term_project/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ipshared/d284/hdl/Montgomery_product.vhd:147]
INFO: [Synth 8-638] synthesizing module 'reg__parameterized2' [c:/Users/silvi/Desktop/tfe4141_term_project/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ipshared/d284/hdl/Montgomery_product.vhd:49]
	Parameter reg_width bound to: 257 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg__parameterized2' (4#1) [c:/Users/silvi/Desktop/tfe4141_term_project/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ipshared/d284/hdl/Montgomery_product.vhd:49]
	Parameter reg_width bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'reg' declared at 'c:/Users/silvi/Desktop/tfe4141_term_project/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ipshared/d284/hdl/Montgomery_product.vhd:35' bound to instance 'P_reg' of component 'reg' [c:/Users/silvi/Desktop/tfe4141_term_project/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ipshared/d284/hdl/Montgomery_product.vhd:160]
	Parameter reg_width bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'reg' declared at 'c:/Users/silvi/Desktop/tfe4141_term_project/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ipshared/d284/hdl/Montgomery_product.vhd:35' bound to instance 'n_reg' of component 'reg' [c:/Users/silvi/Desktop/tfe4141_term_project/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ipshared/d284/hdl/Montgomery_product.vhd:170]
INFO: [Synth 8-256] done synthesizing module 'Montgomery_product' (5#1) [c:/Users/silvi/Desktop/tfe4141_term_project/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ipshared/d284/hdl/Montgomery_product.vhd:97]
INFO: [Synth 8-638] synthesizing module 'MonPro_control_path' [c:/Users/silvi/Desktop/tfe4141_term_project/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ipshared/d284/hdl/Mon_Pro_control.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'MonPro_control_path' (6#1) [c:/Users/silvi/Desktop/tfe4141_term_project/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ipshared/d284/hdl/Mon_Pro_control.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'MonPro' (7#1) [c:/Users/silvi/Desktop/tfe4141_term_project/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ipshared/d284/hdl/MonPro.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'rsa_modexp' (8#1) [c:/Users/silvi/Desktop/tfe4141_term_project/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ipshared/d284/hdl/rsa_modexp.vhd:79]
	Parameter C_BLOCK_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'rsa_modexp' declared at 'c:/Users/silvi/Desktop/tfe4141_term_project/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ipshared/d284/hdl/rsa_modexp.vhd:36' bound to instance 'ModExp_1' of component 'rsa_modexp' [c:/Users/silvi/Desktop/tfe4141_term_project/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ipshared/d284/hdl/rsa_core.vhd:257]
	Parameter C_BLOCK_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'rsa_modexp' declared at 'c:/Users/silvi/Desktop/tfe4141_term_project/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ipshared/d284/hdl/rsa_modexp.vhd:36' bound to instance 'ModExp_2' of component 'rsa_modexp' [c:/Users/silvi/Desktop/tfe4141_term_project/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ipshared/d284/hdl/rsa_core.vhd:276]
	Parameter C_BLOCK_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'rsa_modexp' declared at 'c:/Users/silvi/Desktop/tfe4141_term_project/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ipshared/d284/hdl/rsa_modexp.vhd:36' bound to instance 'ModExp_3' of component 'rsa_modexp' [c:/Users/silvi/Desktop/tfe4141_term_project/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ipshared/d284/hdl/rsa_core.vhd:293]
INFO: [Synth 8-256] done synthesizing module 'rsa_core' (9#1) [c:/Users/silvi/Desktop/tfe4141_term_project/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ipshared/d284/hdl/rsa_core.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'rsa_accelerator' (10#1) [c:/Users/silvi/Desktop/tfe4141_term_project/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ipshared/d284/hdl/rsa_accelerator.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'rsa_soc_rsa_accelerator_0_0' (11#1) [c:/Users/silvi/Desktop/tfe4141_term_project/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ip/rsa_soc_rsa_accelerator_0_0/synth/rsa_soc_rsa_accelerator_0_0.vhd:92]
WARNING: [Synth 8-3331] design rsa_msgin has unconnected port S_AXIS_TSTRB[3]
WARNING: [Synth 8-3331] design rsa_msgin has unconnected port S_AXIS_TSTRB[2]
WARNING: [Synth 8-3331] design rsa_msgin has unconnected port S_AXIS_TSTRB[1]
WARNING: [Synth 8-3331] design rsa_msgin has unconnected port S_AXIS_TSTRB[0]
WARNING: [Synth 8-3331] design rsa_regio has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design rsa_regio has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design rsa_regio has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design rsa_regio has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design rsa_regio has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design rsa_regio has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 455.293 ; gain = 162.988
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 455.293 ; gain = 162.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 455.293 ; gain = 162.988
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.870 . Memory (MB): peak = 869.352 ; gain = 11.305
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 869.352 ; gain = 577.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 869.352 ; gain = 577.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 869.352 ; gain = 577.047
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'MonPro_control_path'
INFO: [Synth 8-5546] ROM "counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'rsa_modexp'
INFO: [Synth 8-5544] ROM "S2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "EN_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "EN_m" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "EN_x" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RST_prod" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "EN_prod" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "S1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "E_shift" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "S0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dec_count" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "load_counter" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "msgout_valid" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "EN_in_m" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_m1_reg' in module 'rsa_core'
INFO: [Synth 8-5544] ROM "monexp_msgvalid" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_start_monexp" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "msgin_ready" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state_m1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                     one |                              001 |                              001
                     two |                              010 |                              010
                   three |                              011 |                              011
                    four |                              100 |                              100
                    five |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'sequential' in module 'MonPro_control_path'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                    0000000000001 |                             0000
                     one |                    0000000000010 |                             0001
                   one_a |                    0000000000100 |                             0010
                     two |                    0000000001000 |                             0011
                   three |                    0000000010000 |                             0100
                 three_a |                    0000000100000 |                             0101
               three_a_2 |                    0000001000000 |                             0110
                 three_b |                    0000010000000 |                             0111
                 three_c |                    0000100000000 |                             1000
                 three_d |                    0001000000000 |                             1001
                    four |                    0010000000000 |                             1010
                    five |                    0100000000000 |                             1011
                     six |                    1000000000000 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'one-hot' in module 'rsa_modexp'
WARNING: [Synth 8-327] inferring latch for variable 'w_m2_reg' [c:/Users/silvi/Desktop/tfe4141_term_project/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ipshared/d284/hdl/rsa_modexp.vhd:234]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                wait_msg |                               00 |                               00
               wait_idle |                               01 |                               01
            start_monexp |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_m1_reg' using encoding 'sequential' in module 'rsa_core'
WARNING: [Synth 8-327] inferring latch for variable 'monexp_idle_reg' [c:/Users/silvi/Desktop/tfe4141_term_project/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ipshared/d284/hdl/rsa_core.vhd:151]
WARNING: [Synth 8-327] inferring latch for variable 'monexp_msgvalid_reg' [c:/Users/silvi/Desktop/tfe4141_term_project/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ipshared/d284/hdl/rsa_core.vhd:167]
WARNING: [Synth 8-327] inferring latch for variable 'msgout_data_reg' [c:/Users/silvi/Desktop/tfe4141_term_project/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ipshared/d284/hdl/rsa_core.vhd:168]
WARNING: [Synth 8-327] inferring latch for variable 'msgout_last_reg' [c:/Users/silvi/Desktop/tfe4141_term_project/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ipshared/d284/hdl/rsa_core.vhd:169]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 869.352 ; gain = 577.047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |rsa_modexp           |           4|     11267|
|2     |rsa_core__GC0        |           1|      2167|
|3     |rsa_accelerator__GC0 |           1|     11230|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input    257 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 8     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	              257 Bit    Registers := 4     
	              256 Bit    Registers := 37    
	               32 Bit    Registers := 42    
	                9 Bit    Registers := 8     
	                8 Bit    Registers := 5     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input    257 Bit        Muxes := 8     
	   2 Input    256 Bit        Muxes := 32    
	   4 Input    256 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 33    
	  13 Input     13 Bit        Muxes := 4     
	   2 Input     13 Bit        Muxes := 32    
	   2 Input      9 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 8     
	  13 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 56    
	   6 Input      1 Bit        Muxes := 32    
	  13 Input      1 Bit        Muxes := 24    
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 13    
	   5 Input      1 Bit        Muxes := 3     
	  35 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module reg__79 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module reg__81 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module reg__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	              257 Bit    Registers := 1     
+---Muxes : 
	   2 Input    257 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module reg__83 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module reg 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Montgomery_product 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input    257 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input    257 Bit        Muxes := 1     
	   2 Input    256 Bit        Muxes := 1     
Module MonPro_control_path 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 8     
Module rsa_modexp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 5     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 3     
	   4 Input    256 Bit        Muxes := 1     
	  13 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 8     
	   2 Input      9 Bit        Muxes := 1     
	  13 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	  13 Input      1 Bit        Muxes := 6     
Module rsa_core 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   4 Input    256 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 3     
Module rsa_regio 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 34    
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 33    
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
	  35 Input      1 Bit        Muxes := 1     
Module rsa_msgin 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module rsa_msgout 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
	                8 Bit    Registers := 2     
+---Muxes : 
	   4 Input    256 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "Mon_Pro_controlpath/counter" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[255]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[254]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[253]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[252]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[251]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[250]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[249]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[248]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[247]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[246]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[245]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[244]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[243]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[242]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[241]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[240]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[239]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[238]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[237]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[236]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[235]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[234]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[233]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[232]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[231]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[230]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[229]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[228]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[227]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[226]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[225]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[224]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[223]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[222]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[221]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[220]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[219]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[218]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[217]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[216]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[215]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[214]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[213]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[212]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[211]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[210]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[209]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[208]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[207]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[206]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[205]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[204]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[203]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[202]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[201]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[200]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[199]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[198]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[197]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[196]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[195]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[194]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[193]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[192]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[191]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[190]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[189]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[188]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[187]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[186]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[185]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[184]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[183]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[182]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[181]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[180]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[179]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[178]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[177]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[176]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[175]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[174]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[173]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[172]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[171]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[170]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[169]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[168]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[167]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[166]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[165]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[164]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[163]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[162]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[161]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[160]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[159]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[158]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[157]) is unused and will be removed from module rsa_modexp.
WARNING: [Synth 8-3332] Sequential element (w_m2_reg[156]) is unused and will be removed from module rsa_modexp.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0i_1/u_rsa_regio/aw_en_reg)
INFO: [Synth 8-3886] merging instance 'U0i_1/u_rsa_regio/axi_rresp_reg[0]' (FDRE) to 'U0i_1/u_rsa_regio/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0i_1/u_rsa_regio/\axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0i_1/u_rsa_regio/axi_bresp_reg[0]' (FDRE) to 'U0i_1/u_rsa_regio/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0i_1/u_rsa_regio/\axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:07 ; elapsed = 00:01:16 . Memory (MB): peak = 869.352 ; gain = 577.047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |rsa_modexp           |           4|      9198|
|2     |rsa_core__GC0        |           1|      1880|
|3     |rsa_accelerator__GC0 |           1|      4402|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:23 ; elapsed = 00:01:34 . Memory (MB): peak = 869.352 ; gain = 577.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:23 ; elapsed = 00:01:34 . Memory (MB): peak = 869.352 ; gain = 577.047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |rsa_modexp           |           4|      9198|
|2     |rsa_core__GC0        |           1|      1880|
|3     |rsa_accelerator__GC0 |           1|      4402|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:29 ; elapsed = 00:01:40 . Memory (MB): peak = 869.352 ; gain = 577.047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:34 ; elapsed = 00:01:45 . Memory (MB): peak = 869.352 ; gain = 577.047
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:34 ; elapsed = 00:01:46 . Memory (MB): peak = 869.352 ; gain = 577.047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:37 ; elapsed = 00:01:49 . Memory (MB): peak = 869.352 ; gain = 577.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:38 ; elapsed = 00:01:49 . Memory (MB): peak = 869.352 ; gain = 577.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:40 ; elapsed = 00:01:51 . Memory (MB): peak = 869.352 ; gain = 577.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:40 ; elapsed = 00:01:51 . Memory (MB): peak = 869.352 ; gain = 577.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   260|
|2     |LUT1   |     5|
|3     |LUT2   |   125|
|4     |LUT3   |  2328|
|5     |LUT4   |    66|
|6     |LUT5   |  2110|
|7     |LUT6   |  3830|
|8     |MUXF7  |   160|
|9     |FDCE   | 10936|
|10    |FDPE   |     8|
|11    |FDRE   |  1099|
|12    |FDSE   |    10|
+------+-------+------+

Report Instance Areas: 
+------+------------------------------+-----------------------+------+
|      |Instance                      |Module                 |Cells |
+------+------------------------------+-----------------------+------+
|1     |top                           |                       | 20937|
|2     |  U0                          |rsa_accelerator        | 20937|
|3     |    u_rsa_core                |rsa_core               | 18613|
|4     |      ModExp_0                |rsa_modexp             |  4517|
|5     |        MonPro                |MonPro_22              |  2671|
|6     |          MonPro_datapath     |Montgomery_product_23  |  2375|
|7     |            A_sreg            |reg_25                 |   259|
|8     |            B_reg             |reg_26                 |   769|
|9     |            P_reg             |reg_27                 |   512|
|10    |            U_sreg            |reg__parameterized2_28 |   257|
|11    |            n_reg             |reg_29                 |   256|
|12    |          Mon_Pro_controlpath |MonPro_control_path_24 |   295|
|13    |      ModExp_1                |rsa_modexp_0           |  4519|
|14    |        MonPro                |MonPro_14              |  2671|
|15    |          MonPro_datapath     |Montgomery_product_15  |  2375|
|16    |            A_sreg            |reg_17                 |   259|
|17    |            B_reg             |reg_18                 |   769|
|18    |            P_reg             |reg_19                 |   512|
|19    |            U_sreg            |reg__parameterized2_20 |   257|
|20    |            n_reg             |reg_21                 |   256|
|21    |          Mon_Pro_controlpath |MonPro_control_path_16 |   295|
|22    |      ModExp_2                |rsa_modexp_1           |  4516|
|23    |        MonPro                |MonPro_6               |  2671|
|24    |          MonPro_datapath     |Montgomery_product_7   |  2375|
|25    |            A_sreg            |reg_9                  |   259|
|26    |            B_reg             |reg_10                 |   769|
|27    |            P_reg             |reg_11                 |   512|
|28    |            U_sreg            |reg__parameterized2_12 |   257|
|29    |            n_reg             |reg_13                 |   256|
|30    |          Mon_Pro_controlpath |MonPro_control_path_8  |   295|
|31    |      ModExp_3                |rsa_modexp_2           |  5032|
|32    |        MonPro                |MonPro                 |  2671|
|33    |          MonPro_datapath     |Montgomery_product     |  2375|
|34    |            A_sreg            |\reg                   |   259|
|35    |            B_reg             |reg_3                  |   769|
|36    |            P_reg             |reg_4                  |   512|
|37    |            U_sreg            |reg__parameterized2    |   257|
|38    |            n_reg             |reg_5                  |   256|
|39    |          Mon_Pro_controlpath |MonPro_control_path    |   295|
|40    |    u_rsa_msgin               |rsa_msgin              |   280|
|41    |    u_rsa_msgout              |rsa_msgout             |   281|
|42    |    u_rsa_regio               |rsa_regio              |  1763|
+------+------------------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:40 ; elapsed = 00:01:51 . Memory (MB): peak = 869.352 ; gain = 577.047
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 268 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:13 ; elapsed = 00:01:29 . Memory (MB): peak = 869.352 ; gain = 162.988
Synthesis Optimization Complete : Time (s): cpu = 00:01:40 ; elapsed = 00:01:52 . Memory (MB): peak = 869.352 ; gain = 577.047
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 420 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
83 Infos, 118 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:51 ; elapsed = 00:02:03 . Memory (MB): peak = 909.254 ; gain = 625.773
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/silvi/Desktop/tfe4141_term_project/tfe4141_term_project/term_project/term_project.runs/rsa_soc_rsa_accelerator_0_0_synth_1/rsa_soc_rsa_accelerator_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 909.254 ; gain = 0.000
