Design,Id,Bug Description,CWE,CVE,Researcher
VexRiscv,V1,Non-deterministic conversion from single-precision `float` to `int`,681,[2023-34885](https://nvd.nist.gov/vuln/detail/CVE-2023-34885),[Solt et al.](https://comsec.ethz.ch/research/hardware-design-security/cascade-cpu-fuzzing-via-intricate-program-generation/)
VexRiscv,V2,`fmin` with one `NaN` does not always return the other operand,193,[2023-34895](https://nvd.nist.gov/vuln/detail/CVE-2023-34895),[Solt et al.](https://comsec.ethz.ch/research/hardware-design-security/cascade-cpu-fuzzing-via-intricate-program-generation/)
VexRiscv,V3,Conversion from `double` to `float` may pollute the mantissa,681,[2023-34895](https://nvd.nist.gov/vuln/detail/CVE-2023-34895),[Solt et al.](https://comsec.ethz.ch/research/hardware-design-security/cascade-cpu-fuzzing-via-intricate-program-generation/)
VexRiscv,V4,Dependent arithmetic/`muldiv` FPU operations may yield incorrect results,193,[2023-34887](https://nvd.nist.gov/vuln/detail/CVE-2023-34887),[Solt et al.](https://comsec.ethz.ch/research/hardware-design-security/cascade-cpu-fuzzing-via-intricate-program-generation/)
VexRiscv,V5,Equal registers may be considered distinct by `fle.s` and `feq.s`,697,[2023-34883](https://nvd.nist.gov/vuln/detail/CVE-2023-34883),[Solt et al.](https://comsec.ethz.ch/research/hardware-design-security/cascade-cpu-fuzzing-via-intricate-program-generation/)
VexRiscv,V6,`flt.s` may return 1 when operands are equal,697,[2023-34883](https://nvd.nist.gov/vuln/detail/CVE-2023-34883),[Solt et al.](https://comsec.ethz.ch/research/hardware-design-security/cascade-cpu-fuzzing-via-intricate-program-generation/)
VexRiscv,V7,"Under some microarchitectural conditions, square root may be imprecise",1339,[2023-34891](https://nvd.nist.gov/vuln/detail/CVE-2023-34891),[Solt et al.](https://comsec.ethz.ch/research/hardware-design-security/cascade-cpu-fuzzing-via-intricate-program-generation/)
VexRiscv,V8,Single-precision `muldiv` followed by conversion may pollute the mantissa,681,[2023-34895](https://nvd.nist.gov/vuln/detail/CVE-2023-34895),[Solt et al.](https://comsec.ethz.ch/research/hardware-design-security/cascade-cpu-fuzzing-via-intricate-program-generation/)
VexRiscv,V9,Dependent arithmetic/`muldiv` operations may cause largely wrong output,682,[2023-34891](https://nvd.nist.gov/vuln/detail/CVE-2023-34891),[Solt et al.](https://comsec.ethz.ch/research/hardware-design-security/cascade-cpu-fuzzing-via-intricate-program-generation/)
VexRiscv,V10,Operations on floating-point registers are authorized when FPU is disabled,1189,[2023-34885](https://nvd.nist.gov/vuln/detail/CVE-2023-34885),[Solt et al.](https://comsec.ethz.ch/research/hardware-design-security/cascade-cpu-fuzzing-via-intricate-program-generation/)
VexRiscv,V11,Wrong access control to the FPU flags leaks information,1189,[2023-34885](https://nvd.nist.gov/vuln/detail/CVE-2023-34885),[Solt et al.](https://comsec.ethz.ch/research/hardware-design-security/cascade-cpu-fuzzing-via-intricate-program-generation/)
VexRiscv,V12,Hang on speculatively executed compressed FPU instructions,1342,[2023-34896](https://nvd.nist.gov/vuln/detail/CVE-2023-34896),[Solt et al.](https://comsec.ethz.ch/research/hardware-design-security/cascade-cpu-fuzzing-via-intricate-program-generation/)
VexRiscv,V13,Inaccurate instruction count when minstret is written by software,684,[2023-40063](https://nvd.nist.gov/vuln/detail/CVE-2023-40063),[Solt et al.](https://comsec.ethz.ch/research/hardware-design-security/cascade-cpu-fuzzing-via-intricate-program-generation/)
VexRiscv,V14,Some register comparisons are still incorrect despite a partial fix,697,[2023-34883](https://nvd.nist.gov/vuln/detail/CVE-2023-34883),[Solt et al.](https://comsec.ethz.ch/research/hardware-design-security/cascade-cpu-fuzzing-via-intricate-program-generation/)
PicoRV32,P1,Accessing a non-implemented CSR causes the CPU to hang,1281,[2023-34898](https://nvd.nist.gov/vuln/detail/CVE-2023-34898),[Solt et al.](https://comsec.ethz.ch/research/hardware-design-security/cascade-cpu-fuzzing-via-intricate-program-generation/)
PicoRV32,P2,Spurious exceptions when reading mandatory CSRs,1281,[2023-34898](https://nvd.nist.gov/vuln/detail/CVE-2023-34898),[Solt et al.](https://comsec.ethz.ch/research/hardware-design-security/cascade-cpu-fuzzing-via-intricate-program-generation/)
PicoRV32,P3,Performance counters are not writable,284,[2023-34900](https://nvd.nist.gov/vuln/detail/CVE-2023-34900),[Solt et al.](https://comsec.ethz.ch/research/hardware-design-security/cascade-cpu-fuzzing-via-intricate-program-generation/)
PicoRV32,P4,Performance counters can only be read using some opcodes,284,[2023-34900](https://nvd.nist.gov/vuln/detail/CVE-2023-34900),[Solt et al.](https://comsec.ethz.ch/research/hardware-design-security/cascade-cpu-fuzzing-via-intricate-program-generation/)
PicoRV32,P5,Performance counter addresses are incorrect,684,[2023-34913](https://nvd.nist.gov/vuln/detail/CVE-2023-34913),[Solt et al.](https://comsec.ethz.ch/research/hardware-design-security/cascade-cpu-fuzzing-via-intricate-program-generation/)
PicoRV32,P6,Spurious exception when decoding fence instructions,705,[2023-34899](https://nvd.nist.gov/vuln/detail/CVE-2023-34899),[Solt et al.](https://comsec.ethz.ch/research/hardware-design-security/cascade-cpu-fuzzing-via-intricate-program-generation/)
Kronos,K1,RaWaW double-hazard may cause a wrong register value to be forwarded,226,[2023-34906](https://nvd.nist.gov/vuln/detail/CVE-2023-34906),[Solt et al.](https://comsec.ethz.ch/research/hardware-design-security/cascade-cpu-fuzzing-via-intricate-program-generation/)
Kronos,K2,Reading existing CSRs causes the CPU to hang in some uarch conditions,1281,[2023-34901](https://nvd.nist.gov/vuln/detail/CVE-2023-34901),[Solt et al.](https://comsec.ethz.ch/research/hardware-design-security/cascade-cpu-fuzzing-via-intricate-program-generation/)
Kronos,K3,"In some uarch conditions, no exception when writing inexistent CSRs",1281,[2023-41210](https://nvd.nist.gov/vuln/detail/CVE-2023-41210),[Solt et al.](https://comsec.ethz.ch/research/hardware-design-security/cascade-cpu-fuzzing-via-intricate-program-generation/)
Kronos,K4,Inaccurate instruction count when minstret is written by software,684,[2023-40066](https://nvd.nist.gov/vuln/detail/CVE-2023-40066),[Solt et al.](https://comsec.ethz.ch/research/hardware-design-security/cascade-cpu-fuzzing-via-intricate-program-generation/)
Kronos,K5,Incorrect decode logic for fence and `fence.i`,684,[2023-34903](https://nvd.nist.gov/vuln/detail/CVE-2023-34903),[Solt et al.](https://comsec.ethz.ch/research/hardware-design-security/cascade-cpu-fuzzing-via-intricate-program-generation/)
CVA6,C1,Double-precision multiplications yield wrong sign when rounding down,682,[2023-34904](https://nvd.nist.gov/vuln/detail/CVE-2023-34904),[Solt et al.](https://comsec.ethz.ch/research/hardware-design-security/cascade-cpu-fuzzing-via-intricate-program-generation/)
CVA6,C2,Single-precision floating-point operations may treat NaNs as zeros,684,[2023-34906](https://nvd.nist.gov/vuln/detail/CVE-2023-34906),[Solt et al.](https://comsec.ethz.ch/research/hardware-design-security/cascade-cpu-fuzzing-via-intricate-program-generation/)
CVA6,C3,Division by `NaN` incorrectly sets `NX` and `NV` flags,682,[2023-34905](https://nvd.nist.gov/vuln/detail/CVE-2023-34905),[Solt et al.](https://comsec.ethz.ch/research/hardware-design-security/cascade-cpu-fuzzing-via-intricate-program-generation/)
CVA6,C4,The inexact (`NX`) flag not set in case of overflow or underflow,684,[2023-34905](https://nvd.nist.gov/vuln/detail/CVE-2023-34905),[Solt et al.](https://comsec.ethz.ch/research/hardware-design-security/cascade-cpu-fuzzing-via-intricate-program-generation/)
CVA6,C5,Division of zero by zero incorrectly sets the `DZ` flag,684,[2023-34905](https://nvd.nist.gov/vuln/detail/CVE-2023-34905),[Solt et al.](https://comsec.ethz.ch/research/hardware-design-security/cascade-cpu-fuzzing-via-intricate-program-generation/)
CVA6,C6,Plus and Minus infinity microarchitectural structures are inverted,1221,[2023-34910](https://nvd.nist.gov/vuln/detail/CVE-2023-34910),[Solt et al.](https://comsec.ethz.ch/research/hardware-design-security/cascade-cpu-fuzzing-via-intricate-program-generation/)
CVA6,C7,Infinities are not rounded properly and stick to infinity,1339,[2023-34910](https://nvd.nist.gov/vuln/detail/CVE-2023-34910),[Solt et al.](https://comsec.ethz.ch/research/hardware-design-security/cascade-cpu-fuzzing-via-intricate-program-generation/)
CVA6,C8,Spurious exceptions when reading some performance counters,682,[2023-34911](https://nvd.nist.gov/vuln/detail/CVE-2023-34911),[Solt et al.](https://comsec.ethz.ch/research/hardware-design-security/cascade-cpu-fuzzing-via-intricate-program-generation/)
CVA6,C9,Wrong supervisor performance counter access control,684,[2023-42311](https://nvd.nist.gov/vuln/detail/CVE-2023-42311),[Solt et al.](https://comsec.ethz.ch/research/hardware-design-security/cascade-cpu-fuzzing-via-intricate-program-generation/)
CVA6,C10,"Under some microarchitectural circumstances, wrong `NaN` conversion",682,[2023-34908](https://nvd.nist.gov/vuln/detail/CVE-2023-34908),[Solt et al.](https://comsec.ethz.ch/research/hardware-design-security/cascade-cpu-fuzzing-via-intricate-program-generation/)
BOOM,B1,Static rounding is ignored for fdiv.s and `fsqrt.s`,1339,[2023-34882](https://nvd.nist.gov/vuln/detail/CVE-2023-34882),[Solt et al.](https://comsec.ethz.ch/research/hardware-design-security/cascade-cpu-fuzzing-via-intricate-program-generation/)
BOOM,B2,Inaccurate instruction count when minstret is written by software,684,[2023-40063](https://nvd.nist.gov/vuln/detail/CVE-2023-40063),[Solt et al.](https://comsec.ethz.ch/research/hardware-design-security/cascade-cpu-fuzzing-via-intricate-program-generation/)
BOOM,-,[Misaligned `lr` instruction on a cached line set the reservation](https://github.com/riscv-boom/riscv-boom/issues/504#issuecomment-736196635),755,[2020-29561](https://nvd.nist.gov/vuln/detail/CVE-2020-29561),[Hur et al.](https://lifeasageek.github.io/papers/jaewon-difuzzrtl.pdf)
BOOM,-,[Source field in `ProbeAckData` does not match the sink field of `ProbeRequest`](https://github.com/riscv-boom/riscv-boom/issues/459),-,[2020-13251](https://nvd.nist.gov/vuln/detail/CVE-2020-13251),[Hur et al.](https://lifeasageek.github.io/papers/jaewon-difuzzrtl.pdf)
mor1kx,-,[Reservation is not cancelled when there is snooping hit between `lwa` and `swa`](https://github.com/openrisc/mor1kx/issues/104),-,[2020-13455](https://nvd.nist.gov/vuln/detail/CVE-2020-13455),[Hur et al.](https://lifeasageek.github.io/papers/jaewon-difuzzrtl.pdf)
mor1kx,-,[Misaligned `swa` raise exception when reservation is not set](https://github.com/openrisc/mor1kx/issues/97),-,[2020-13453](https://nvd.nist.gov/vuln/detail/CVE-2020-13453),[Hur et al.](https://lifeasageek.github.io/papers/jaewon-difuzzrtl.pdf)
