*** timeDesign #6 [begin] () : totSession cpu/real = 2:10:13.8/5:58:46.5 (0.4), mem = 14811.0M
**WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: riscv_tcm_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=6758.91)
Total number of fetched objects 42140
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=8235.5 CPU=0:00:24.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=8235.5 CPU=0:00:25.1 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:28.0 real=0:00:05.0 totSessionCpu=2:10:44 mem=15032.4M)

OptSummary:

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 view_typical 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  0.338  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  7211   |  7098   |   215   |
+--------------------+---------+---------+---------+

Density: 2.300%
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 31.44 sec
Total Real time: 8.0 sec
Total Memory Usage: 15022.878906 Mbytes
