\hypertarget{struct_core_debug___type}{\section{Core\-Debug\-\_\-\-Type Struct Reference}
\label{struct_core_debug___type}\index{Core\-Debug\-\_\-\-Type@{Core\-Debug\-\_\-\-Type}}
}


Structure type to access the Core Debug Register (Core\-Debug).  




{\ttfamily \#include $<$core\-\_\-cm3.\-h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_core_debug___type_a25c14c022c73a725a1736e903431095d}{D\-H\-C\-S\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_ga7e25d9380f9ef903923964322e71f2f6}{\-\_\-\-\_\-\-O} uint32\-\_\-t \hyperlink{struct_core_debug___type_afefa84bce7497652353a1b76d405d983}{D\-C\-R\-S\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_core_debug___type_ab8f4bb076402b61f7be6308075a789c9}{D\-C\-R\-D\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_core_debug___type_a5cdd51dbe3ebb7041880714430edd52d}{D\-E\-M\-C\-R}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Structure type to access the Core Debug Register (Core\-Debug). 

\subsection{Member Data Documentation}
\hypertarget{struct_core_debug___type_ab8f4bb076402b61f7be6308075a789c9}{\index{Core\-Debug\-\_\-\-Type@{Core\-Debug\-\_\-\-Type}!D\-C\-R\-D\-R@{D\-C\-R\-D\-R}}
\index{D\-C\-R\-D\-R@{D\-C\-R\-D\-R}!CoreDebug_Type@{Core\-Debug\-\_\-\-Type}}
\subsubsection[{D\-C\-R\-D\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t Core\-Debug\-\_\-\-Type\-::\-D\-C\-R\-D\-R}}\label{struct_core_debug___type_ab8f4bb076402b61f7be6308075a789c9}
Offset\-: 0x08 Debug Core Register Data Register

Offset\-: 0x008 (R/\-W) Debug Core Register Data Register \hypertarget{struct_core_debug___type_afefa84bce7497652353a1b76d405d983}{\index{Core\-Debug\-\_\-\-Type@{Core\-Debug\-\_\-\-Type}!D\-C\-R\-S\-R@{D\-C\-R\-S\-R}}
\index{D\-C\-R\-S\-R@{D\-C\-R\-S\-R}!CoreDebug_Type@{Core\-Debug\-\_\-\-Type}}
\subsubsection[{D\-C\-R\-S\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-O} uint32\-\_\-t Core\-Debug\-\_\-\-Type\-::\-D\-C\-R\-S\-R}}\label{struct_core_debug___type_afefa84bce7497652353a1b76d405d983}
Offset\-: 0x04 Debug Core Register Selector Register

Offset\-: 0x004 ( /\-W) Debug Core Register Selector Register \hypertarget{struct_core_debug___type_a5cdd51dbe3ebb7041880714430edd52d}{\index{Core\-Debug\-\_\-\-Type@{Core\-Debug\-\_\-\-Type}!D\-E\-M\-C\-R@{D\-E\-M\-C\-R}}
\index{D\-E\-M\-C\-R@{D\-E\-M\-C\-R}!CoreDebug_Type@{Core\-Debug\-\_\-\-Type}}
\subsubsection[{D\-E\-M\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t Core\-Debug\-\_\-\-Type\-::\-D\-E\-M\-C\-R}}\label{struct_core_debug___type_a5cdd51dbe3ebb7041880714430edd52d}
Offset\-: 0x0\-C Debug Exception and Monitor Control Register

Offset\-: 0x00\-C (R/\-W) Debug Exception and Monitor Control Register \hypertarget{struct_core_debug___type_a25c14c022c73a725a1736e903431095d}{\index{Core\-Debug\-\_\-\-Type@{Core\-Debug\-\_\-\-Type}!D\-H\-C\-S\-R@{D\-H\-C\-S\-R}}
\index{D\-H\-C\-S\-R@{D\-H\-C\-S\-R}!CoreDebug_Type@{Core\-Debug\-\_\-\-Type}}
\subsubsection[{D\-H\-C\-S\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t Core\-Debug\-\_\-\-Type\-::\-D\-H\-C\-S\-R}}\label{struct_core_debug___type_a25c14c022c73a725a1736e903431095d}
Offset\-: 0x00 Debug Halting Control and Status Register

Offset\-: 0x000 (R/\-W) Debug Halting Control and Status Register 

The documentation for this struct was generated from the following files\-:\begin{DoxyCompactItemize}
\item 
miosix/arch/cortex\-M3\-\_\-stm32/common/\-C\-M\-S\-I\-S/core\-\_\-cm3.\-h\item 
miosix/arch/cortex\-M4\-\_\-stm32f4/common/\-C\-M\-S\-I\-S/\hyperlink{core__cm4_8h}{core\-\_\-cm4.\-h}\end{DoxyCompactItemize}
