    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; EZI2C_SCB
EZI2C_SCB__CTRL EQU CYREG_SCB0_CTRL
EZI2C_SCB__EZ_DATA0 EQU CYREG_SCB0_EZ_DATA0
EZI2C_SCB__EZ_DATA1 EQU CYREG_SCB0_EZ_DATA1
EZI2C_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
EZI2C_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
EZI2C_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
EZI2C_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
EZI2C_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
EZI2C_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
EZI2C_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
EZI2C_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
EZI2C_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
EZI2C_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
EZI2C_SCB__EZ_DATA2 EQU CYREG_SCB0_EZ_DATA2
EZI2C_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
EZI2C_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
EZI2C_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
EZI2C_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
EZI2C_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
EZI2C_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
EZI2C_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
EZI2C_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
EZI2C_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
EZI2C_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
EZI2C_SCB__EZ_DATA3 EQU CYREG_SCB0_EZ_DATA3
EZI2C_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
EZI2C_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
EZI2C_SCB__EZ_DATA4 EQU CYREG_SCB0_EZ_DATA4
EZI2C_SCB__EZ_DATA5 EQU CYREG_SCB0_EZ_DATA5
EZI2C_SCB__EZ_DATA6 EQU CYREG_SCB0_EZ_DATA6
EZI2C_SCB__EZ_DATA7 EQU CYREG_SCB0_EZ_DATA7
EZI2C_SCB__EZ_DATA8 EQU CYREG_SCB0_EZ_DATA8
EZI2C_SCB__EZ_DATA9 EQU CYREG_SCB0_EZ_DATA9
EZI2C_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
EZI2C_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
EZI2C_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
EZI2C_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
EZI2C_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
EZI2C_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
EZI2C_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
EZI2C_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
EZI2C_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
EZI2C_SCB__INTR_M EQU CYREG_SCB0_INTR_M
EZI2C_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
EZI2C_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
EZI2C_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
EZI2C_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
EZI2C_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
EZI2C_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
EZI2C_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
EZI2C_SCB__INTR_S EQU CYREG_SCB0_INTR_S
EZI2C_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
EZI2C_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
EZI2C_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
EZI2C_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
EZI2C_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
EZI2C_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
EZI2C_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
EZI2C_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
EZI2C_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
EZI2C_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
EZI2C_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
EZI2C_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
EZI2C_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
EZI2C_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
EZI2C_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
EZI2C_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
EZI2C_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
EZI2C_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
EZI2C_SCB__SS0_POSISTION EQU 0
EZI2C_SCB__SS1_POSISTION EQU 1
EZI2C_SCB__SS2_POSISTION EQU 2
EZI2C_SCB__SS3_POSISTION EQU 3
EZI2C_SCB__STATUS EQU CYREG_SCB0_STATUS
EZI2C_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
EZI2C_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
EZI2C_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
EZI2C_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
EZI2C_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
EZI2C_SCB__UART_FLOW_CTRL EQU CYREG_SCB0_UART_FLOW_CTRL
EZI2C_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
EZI2C_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
EZI2C_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL

; EZI2C_SCB_IRQ
EZI2C_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
EZI2C_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
EZI2C_SCB_IRQ__INTC_MASK EQU 0x100
EZI2C_SCB_IRQ__INTC_NUMBER EQU 8
EZI2C_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC0
EZI2C_SCB_IRQ__INTC_PRIOR_NUM EQU 3
EZI2C_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
EZI2C_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
EZI2C_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; EZI2C_SCBCLK
EZI2C_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL2
EZI2C_SCBCLK__DIV_ID EQU 0x00000040
EZI2C_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
EZI2C_SCBCLK__PA_DIV_ID EQU 0x000000FF

; EZI2C_scl
EZI2C_scl__0__DR EQU CYREG_GPIO_PRT4_DR
EZI2C_scl__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
EZI2C_scl__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
EZI2C_scl__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
EZI2C_scl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
EZI2C_scl__0__HSIOM_MASK EQU 0x0000000F
EZI2C_scl__0__HSIOM_SHIFT EQU 0
EZI2C_scl__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
EZI2C_scl__0__INTR EQU CYREG_GPIO_PRT4_INTR
EZI2C_scl__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
EZI2C_scl__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
EZI2C_scl__0__MASK EQU 0x01
EZI2C_scl__0__PC EQU CYREG_GPIO_PRT4_PC
EZI2C_scl__0__PC2 EQU CYREG_GPIO_PRT4_PC2
EZI2C_scl__0__PORT EQU 4
EZI2C_scl__0__PS EQU CYREG_GPIO_PRT4_PS
EZI2C_scl__0__SHIFT EQU 0
EZI2C_scl__DR EQU CYREG_GPIO_PRT4_DR
EZI2C_scl__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
EZI2C_scl__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
EZI2C_scl__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
EZI2C_scl__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
EZI2C_scl__INTR EQU CYREG_GPIO_PRT4_INTR
EZI2C_scl__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
EZI2C_scl__INTSTAT EQU CYREG_GPIO_PRT4_INTR
EZI2C_scl__MASK EQU 0x01
EZI2C_scl__PC EQU CYREG_GPIO_PRT4_PC
EZI2C_scl__PC2 EQU CYREG_GPIO_PRT4_PC2
EZI2C_scl__PORT EQU 4
EZI2C_scl__PS EQU CYREG_GPIO_PRT4_PS
EZI2C_scl__SHIFT EQU 0

; EZI2C_sda
EZI2C_sda__0__DR EQU CYREG_GPIO_PRT4_DR
EZI2C_sda__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
EZI2C_sda__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
EZI2C_sda__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
EZI2C_sda__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
EZI2C_sda__0__HSIOM_MASK EQU 0x000000F0
EZI2C_sda__0__HSIOM_SHIFT EQU 4
EZI2C_sda__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
EZI2C_sda__0__INTR EQU CYREG_GPIO_PRT4_INTR
EZI2C_sda__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
EZI2C_sda__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
EZI2C_sda__0__MASK EQU 0x02
EZI2C_sda__0__PC EQU CYREG_GPIO_PRT4_PC
EZI2C_sda__0__PC2 EQU CYREG_GPIO_PRT4_PC2
EZI2C_sda__0__PORT EQU 4
EZI2C_sda__0__PS EQU CYREG_GPIO_PRT4_PS
EZI2C_sda__0__SHIFT EQU 1
EZI2C_sda__DR EQU CYREG_GPIO_PRT4_DR
EZI2C_sda__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
EZI2C_sda__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
EZI2C_sda__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
EZI2C_sda__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
EZI2C_sda__INTR EQU CYREG_GPIO_PRT4_INTR
EZI2C_sda__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
EZI2C_sda__INTSTAT EQU CYREG_GPIO_PRT4_INTR
EZI2C_sda__MASK EQU 0x02
EZI2C_sda__PC EQU CYREG_GPIO_PRT4_PC
EZI2C_sda__PC2 EQU CYREG_GPIO_PRT4_PC2
EZI2C_sda__PORT EQU 4
EZI2C_sda__PS EQU CYREG_GPIO_PRT4_PS
EZI2C_sda__SHIFT EQU 1

; HB25_PWM_cy_m0s8_tcpwm_1
HB25_PWM_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT1_CC
HB25_PWM_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT1_CC_BUFF
HB25_PWM_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT1_COUNTER
HB25_PWM_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT1_CTRL
HB25_PWM_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT1_INTR
HB25_PWM_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT1_INTR_MASK
HB25_PWM_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT1_INTR_MASKED
HB25_PWM_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT1_INTR_SET
HB25_PWM_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT1_PERIOD
HB25_PWM_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT1_PERIOD_BUFF
HB25_PWM_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT1_STATUS
HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x02
HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 1
HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x200
HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 9
HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x2000000
HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 25
HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x20000
HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 17
HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x02
HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 1
HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x02
HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 1
HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 1
HB25_PWM_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT1_TR_CTRL0
HB25_PWM_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT1_TR_CTRL1
HB25_PWM_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT1_TR_CTRL2

; HB25_PWM_Pin
HB25_PWM_Pin__0__DR EQU CYREG_GPIO_PRT3_DR
HB25_PWM_Pin__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
HB25_PWM_Pin__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
HB25_PWM_Pin__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
HB25_PWM_Pin__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
HB25_PWM_Pin__0__HSIOM_MASK EQU 0x0000000F
HB25_PWM_Pin__0__HSIOM_SHIFT EQU 0
HB25_PWM_Pin__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
HB25_PWM_Pin__0__INTR EQU CYREG_GPIO_PRT3_INTR
HB25_PWM_Pin__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
HB25_PWM_Pin__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
HB25_PWM_Pin__0__MASK EQU 0x01
HB25_PWM_Pin__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
HB25_PWM_Pin__0__OUT_SEL_SHIFT EQU 0
HB25_PWM_Pin__0__OUT_SEL_VAL EQU 1
HB25_PWM_Pin__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
HB25_PWM_Pin__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
HB25_PWM_Pin__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
HB25_PWM_Pin__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
HB25_PWM_Pin__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
HB25_PWM_Pin__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
HB25_PWM_Pin__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
HB25_PWM_Pin__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
HB25_PWM_Pin__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
HB25_PWM_Pin__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
HB25_PWM_Pin__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
HB25_PWM_Pin__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
HB25_PWM_Pin__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
HB25_PWM_Pin__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
HB25_PWM_Pin__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
HB25_PWM_Pin__0__PC EQU CYREG_GPIO_PRT3_PC
HB25_PWM_Pin__0__PC2 EQU CYREG_GPIO_PRT3_PC2
HB25_PWM_Pin__0__PORT EQU 3
HB25_PWM_Pin__0__PS EQU CYREG_GPIO_PRT3_PS
HB25_PWM_Pin__0__SHIFT EQU 0
HB25_PWM_Pin__DR EQU CYREG_GPIO_PRT3_DR
HB25_PWM_Pin__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
HB25_PWM_Pin__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
HB25_PWM_Pin__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
HB25_PWM_Pin__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
HB25_PWM_Pin__INTR EQU CYREG_GPIO_PRT3_INTR
HB25_PWM_Pin__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
HB25_PWM_Pin__INTSTAT EQU CYREG_GPIO_PRT3_INTR
HB25_PWM_Pin__MASK EQU 0x01
HB25_PWM_Pin__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
HB25_PWM_Pin__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
HB25_PWM_Pin__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
HB25_PWM_Pin__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
HB25_PWM_Pin__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
HB25_PWM_Pin__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
HB25_PWM_Pin__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
HB25_PWM_Pin__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
HB25_PWM_Pin__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
HB25_PWM_Pin__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
HB25_PWM_Pin__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
HB25_PWM_Pin__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
HB25_PWM_Pin__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
HB25_PWM_Pin__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
HB25_PWM_Pin__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
HB25_PWM_Pin__PC EQU CYREG_GPIO_PRT3_PC
HB25_PWM_Pin__PC2 EQU CYREG_GPIO_PRT3_PC2
HB25_PWM_Pin__PORT EQU 3
HB25_PWM_Pin__PS EQU CYREG_GPIO_PRT3_PS
HB25_PWM_Pin__SHIFT EQU 0

; PWM_1MHz
PWM_1MHz__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL12
PWM_1MHz__DIV_ID EQU 0x00000044
PWM_1MHz__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL4
PWM_1MHz__PA_DIV_ID EQU 0x000000FF

; UARTCOMMS_rx
UARTCOMMS_rx__0__DR EQU CYREG_GPIO_PRT7_DR
UARTCOMMS_rx__0__DR_CLR EQU CYREG_GPIO_PRT7_DR_CLR
UARTCOMMS_rx__0__DR_INV EQU CYREG_GPIO_PRT7_DR_INV
UARTCOMMS_rx__0__DR_SET EQU CYREG_GPIO_PRT7_DR_SET
UARTCOMMS_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL7
UARTCOMMS_rx__0__HSIOM_MASK EQU 0x0000000F
UARTCOMMS_rx__0__HSIOM_SHIFT EQU 0
UARTCOMMS_rx__0__INTCFG EQU CYREG_GPIO_PRT7_INTR_CFG
UARTCOMMS_rx__0__INTR EQU CYREG_GPIO_PRT7_INTR
UARTCOMMS_rx__0__INTR_CFG EQU CYREG_GPIO_PRT7_INTR_CFG
UARTCOMMS_rx__0__INTSTAT EQU CYREG_GPIO_PRT7_INTR
UARTCOMMS_rx__0__MASK EQU 0x01
UARTCOMMS_rx__0__PC EQU CYREG_GPIO_PRT7_PC
UARTCOMMS_rx__0__PC2 EQU CYREG_GPIO_PRT7_PC2
UARTCOMMS_rx__0__PORT EQU 7
UARTCOMMS_rx__0__PS EQU CYREG_GPIO_PRT7_PS
UARTCOMMS_rx__0__SHIFT EQU 0
UARTCOMMS_rx__DR EQU CYREG_GPIO_PRT7_DR
UARTCOMMS_rx__DR_CLR EQU CYREG_GPIO_PRT7_DR_CLR
UARTCOMMS_rx__DR_INV EQU CYREG_GPIO_PRT7_DR_INV
UARTCOMMS_rx__DR_SET EQU CYREG_GPIO_PRT7_DR_SET
UARTCOMMS_rx__INTCFG EQU CYREG_GPIO_PRT7_INTR_CFG
UARTCOMMS_rx__INTR EQU CYREG_GPIO_PRT7_INTR
UARTCOMMS_rx__INTR_CFG EQU CYREG_GPIO_PRT7_INTR_CFG
UARTCOMMS_rx__INTSTAT EQU CYREG_GPIO_PRT7_INTR
UARTCOMMS_rx__MASK EQU 0x01
UARTCOMMS_rx__PC EQU CYREG_GPIO_PRT7_PC
UARTCOMMS_rx__PC2 EQU CYREG_GPIO_PRT7_PC2
UARTCOMMS_rx__PORT EQU 7
UARTCOMMS_rx__PS EQU CYREG_GPIO_PRT7_PS
UARTCOMMS_rx__SHIFT EQU 0

; UARTCOMMS_SCB
UARTCOMMS_SCB__CTRL EQU CYREG_SCB3_CTRL
UARTCOMMS_SCB__EZ_DATA0 EQU CYREG_SCB3_EZ_DATA0
UARTCOMMS_SCB__EZ_DATA1 EQU CYREG_SCB3_EZ_DATA1
UARTCOMMS_SCB__EZ_DATA10 EQU CYREG_SCB3_EZ_DATA10
UARTCOMMS_SCB__EZ_DATA11 EQU CYREG_SCB3_EZ_DATA11
UARTCOMMS_SCB__EZ_DATA12 EQU CYREG_SCB3_EZ_DATA12
UARTCOMMS_SCB__EZ_DATA13 EQU CYREG_SCB3_EZ_DATA13
UARTCOMMS_SCB__EZ_DATA14 EQU CYREG_SCB3_EZ_DATA14
UARTCOMMS_SCB__EZ_DATA15 EQU CYREG_SCB3_EZ_DATA15
UARTCOMMS_SCB__EZ_DATA16 EQU CYREG_SCB3_EZ_DATA16
UARTCOMMS_SCB__EZ_DATA17 EQU CYREG_SCB3_EZ_DATA17
UARTCOMMS_SCB__EZ_DATA18 EQU CYREG_SCB3_EZ_DATA18
UARTCOMMS_SCB__EZ_DATA19 EQU CYREG_SCB3_EZ_DATA19
UARTCOMMS_SCB__EZ_DATA2 EQU CYREG_SCB3_EZ_DATA2
UARTCOMMS_SCB__EZ_DATA20 EQU CYREG_SCB3_EZ_DATA20
UARTCOMMS_SCB__EZ_DATA21 EQU CYREG_SCB3_EZ_DATA21
UARTCOMMS_SCB__EZ_DATA22 EQU CYREG_SCB3_EZ_DATA22
UARTCOMMS_SCB__EZ_DATA23 EQU CYREG_SCB3_EZ_DATA23
UARTCOMMS_SCB__EZ_DATA24 EQU CYREG_SCB3_EZ_DATA24
UARTCOMMS_SCB__EZ_DATA25 EQU CYREG_SCB3_EZ_DATA25
UARTCOMMS_SCB__EZ_DATA26 EQU CYREG_SCB3_EZ_DATA26
UARTCOMMS_SCB__EZ_DATA27 EQU CYREG_SCB3_EZ_DATA27
UARTCOMMS_SCB__EZ_DATA28 EQU CYREG_SCB3_EZ_DATA28
UARTCOMMS_SCB__EZ_DATA29 EQU CYREG_SCB3_EZ_DATA29
UARTCOMMS_SCB__EZ_DATA3 EQU CYREG_SCB3_EZ_DATA3
UARTCOMMS_SCB__EZ_DATA30 EQU CYREG_SCB3_EZ_DATA30
UARTCOMMS_SCB__EZ_DATA31 EQU CYREG_SCB3_EZ_DATA31
UARTCOMMS_SCB__EZ_DATA4 EQU CYREG_SCB3_EZ_DATA4
UARTCOMMS_SCB__EZ_DATA5 EQU CYREG_SCB3_EZ_DATA5
UARTCOMMS_SCB__EZ_DATA6 EQU CYREG_SCB3_EZ_DATA6
UARTCOMMS_SCB__EZ_DATA7 EQU CYREG_SCB3_EZ_DATA7
UARTCOMMS_SCB__EZ_DATA8 EQU CYREG_SCB3_EZ_DATA8
UARTCOMMS_SCB__EZ_DATA9 EQU CYREG_SCB3_EZ_DATA9
UARTCOMMS_SCB__I2C_CFG EQU CYREG_SCB3_I2C_CFG
UARTCOMMS_SCB__I2C_CTRL EQU CYREG_SCB3_I2C_CTRL
UARTCOMMS_SCB__I2C_M_CMD EQU CYREG_SCB3_I2C_M_CMD
UARTCOMMS_SCB__I2C_S_CMD EQU CYREG_SCB3_I2C_S_CMD
UARTCOMMS_SCB__I2C_STATUS EQU CYREG_SCB3_I2C_STATUS
UARTCOMMS_SCB__INTR_CAUSE EQU CYREG_SCB3_INTR_CAUSE
UARTCOMMS_SCB__INTR_I2C_EC EQU CYREG_SCB3_INTR_I2C_EC
UARTCOMMS_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB3_INTR_I2C_EC_MASK
UARTCOMMS_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB3_INTR_I2C_EC_MASKED
UARTCOMMS_SCB__INTR_M EQU CYREG_SCB3_INTR_M
UARTCOMMS_SCB__INTR_M_MASK EQU CYREG_SCB3_INTR_M_MASK
UARTCOMMS_SCB__INTR_M_MASKED EQU CYREG_SCB3_INTR_M_MASKED
UARTCOMMS_SCB__INTR_M_SET EQU CYREG_SCB3_INTR_M_SET
UARTCOMMS_SCB__INTR_RX EQU CYREG_SCB3_INTR_RX
UARTCOMMS_SCB__INTR_RX_MASK EQU CYREG_SCB3_INTR_RX_MASK
UARTCOMMS_SCB__INTR_RX_MASKED EQU CYREG_SCB3_INTR_RX_MASKED
UARTCOMMS_SCB__INTR_RX_SET EQU CYREG_SCB3_INTR_RX_SET
UARTCOMMS_SCB__INTR_S EQU CYREG_SCB3_INTR_S
UARTCOMMS_SCB__INTR_S_MASK EQU CYREG_SCB3_INTR_S_MASK
UARTCOMMS_SCB__INTR_S_MASKED EQU CYREG_SCB3_INTR_S_MASKED
UARTCOMMS_SCB__INTR_S_SET EQU CYREG_SCB3_INTR_S_SET
UARTCOMMS_SCB__INTR_SPI_EC EQU CYREG_SCB3_INTR_SPI_EC
UARTCOMMS_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB3_INTR_SPI_EC_MASK
UARTCOMMS_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB3_INTR_SPI_EC_MASKED
UARTCOMMS_SCB__INTR_TX EQU CYREG_SCB3_INTR_TX
UARTCOMMS_SCB__INTR_TX_MASK EQU CYREG_SCB3_INTR_TX_MASK
UARTCOMMS_SCB__INTR_TX_MASKED EQU CYREG_SCB3_INTR_TX_MASKED
UARTCOMMS_SCB__INTR_TX_SET EQU CYREG_SCB3_INTR_TX_SET
UARTCOMMS_SCB__RX_CTRL EQU CYREG_SCB3_RX_CTRL
UARTCOMMS_SCB__RX_FIFO_CTRL EQU CYREG_SCB3_RX_FIFO_CTRL
UARTCOMMS_SCB__RX_FIFO_RD EQU CYREG_SCB3_RX_FIFO_RD
UARTCOMMS_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB3_RX_FIFO_RD_SILENT
UARTCOMMS_SCB__RX_FIFO_STATUS EQU CYREG_SCB3_RX_FIFO_STATUS
UARTCOMMS_SCB__RX_MATCH EQU CYREG_SCB3_RX_MATCH
UARTCOMMS_SCB__SPI_CTRL EQU CYREG_SCB3_SPI_CTRL
UARTCOMMS_SCB__SPI_STATUS EQU CYREG_SCB3_SPI_STATUS
UARTCOMMS_SCB__SS0_POSISTION EQU 0
UARTCOMMS_SCB__SS1_POSISTION EQU 1
UARTCOMMS_SCB__SS2_POSISTION EQU 2
UARTCOMMS_SCB__SS3_POSISTION EQU 3
UARTCOMMS_SCB__STATUS EQU CYREG_SCB3_STATUS
UARTCOMMS_SCB__TX_CTRL EQU CYREG_SCB3_TX_CTRL
UARTCOMMS_SCB__TX_FIFO_CTRL EQU CYREG_SCB3_TX_FIFO_CTRL
UARTCOMMS_SCB__TX_FIFO_STATUS EQU CYREG_SCB3_TX_FIFO_STATUS
UARTCOMMS_SCB__TX_FIFO_WR EQU CYREG_SCB3_TX_FIFO_WR
UARTCOMMS_SCB__UART_CTRL EQU CYREG_SCB3_UART_CTRL
UARTCOMMS_SCB__UART_FLOW_CTRL EQU CYREG_SCB3_UART_FLOW_CTRL
UARTCOMMS_SCB__UART_RX_CTRL EQU CYREG_SCB3_UART_RX_CTRL
UARTCOMMS_SCB__UART_RX_STATUS EQU CYREG_SCB3_UART_RX_STATUS
UARTCOMMS_SCB__UART_TX_CTRL EQU CYREG_SCB3_UART_TX_CTRL

; UARTCOMMS_SCBCLK
UARTCOMMS_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL5
UARTCOMMS_SCBCLK__DIV_ID EQU 0x00000041
UARTCOMMS_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
UARTCOMMS_SCBCLK__PA_DIV_ID EQU 0x000000FF

; UARTCOMMS_tx
UARTCOMMS_tx__0__DR EQU CYREG_GPIO_PRT7_DR
UARTCOMMS_tx__0__DR_CLR EQU CYREG_GPIO_PRT7_DR_CLR
UARTCOMMS_tx__0__DR_INV EQU CYREG_GPIO_PRT7_DR_INV
UARTCOMMS_tx__0__DR_SET EQU CYREG_GPIO_PRT7_DR_SET
UARTCOMMS_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL7
UARTCOMMS_tx__0__HSIOM_MASK EQU 0x000000F0
UARTCOMMS_tx__0__HSIOM_SHIFT EQU 4
UARTCOMMS_tx__0__INTCFG EQU CYREG_GPIO_PRT7_INTR_CFG
UARTCOMMS_tx__0__INTR EQU CYREG_GPIO_PRT7_INTR
UARTCOMMS_tx__0__INTR_CFG EQU CYREG_GPIO_PRT7_INTR_CFG
UARTCOMMS_tx__0__INTSTAT EQU CYREG_GPIO_PRT7_INTR
UARTCOMMS_tx__0__MASK EQU 0x02
UARTCOMMS_tx__0__PC EQU CYREG_GPIO_PRT7_PC
UARTCOMMS_tx__0__PC2 EQU CYREG_GPIO_PRT7_PC2
UARTCOMMS_tx__0__PORT EQU 7
UARTCOMMS_tx__0__PS EQU CYREG_GPIO_PRT7_PS
UARTCOMMS_tx__0__SHIFT EQU 1
UARTCOMMS_tx__DR EQU CYREG_GPIO_PRT7_DR
UARTCOMMS_tx__DR_CLR EQU CYREG_GPIO_PRT7_DR_CLR
UARTCOMMS_tx__DR_INV EQU CYREG_GPIO_PRT7_DR_INV
UARTCOMMS_tx__DR_SET EQU CYREG_GPIO_PRT7_DR_SET
UARTCOMMS_tx__INTCFG EQU CYREG_GPIO_PRT7_INTR_CFG
UARTCOMMS_tx__INTR EQU CYREG_GPIO_PRT7_INTR
UARTCOMMS_tx__INTR_CFG EQU CYREG_GPIO_PRT7_INTR_CFG
UARTCOMMS_tx__INTSTAT EQU CYREG_GPIO_PRT7_INTR
UARTCOMMS_tx__MASK EQU 0x02
UARTCOMMS_tx__PC EQU CYREG_GPIO_PRT7_PC
UARTCOMMS_tx__PC2 EQU CYREG_GPIO_PRT7_PC2
UARTCOMMS_tx__PORT EQU 7
UARTCOMMS_tx__PS EQU CYREG_GPIO_PRT7_PS
UARTCOMMS_tx__SHIFT EQU 1

; ADC_Infrared_cy_psoc4_sar
ADC_Infrared_cy_psoc4_sar__SAR_CTRL EQU CYREG_SAR_CTRL
ADC_Infrared_cy_psoc4_sar__SAR_INTR EQU CYREG_SAR_INTR
ADC_Infrared_cy_psoc4_sar__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
ADC_Infrared_cy_psoc4_sar__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
ADC_Infrared_cy_psoc4_sar__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
ADC_Infrared_cy_psoc4_sar__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
ADC_Infrared_cy_psoc4_sar__SAR_NUMBER EQU 0
ADC_Infrared_cy_psoc4_sar__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
ADC_Infrared_cy_psoc4_sar__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
ADC_Infrared_cy_psoc4_sar__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
ADC_Infrared_cy_psoc4_sar__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
ADC_Infrared_cy_psoc4_sar__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
ADC_Infrared_cy_psoc4_sar__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
ADC_Infrared_cy_psoc4_sar__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
ADC_Infrared_cy_psoc4_sar__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
ADC_Infrared_cy_psoc4_sar__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
ADC_Infrared_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
ADC_Infrared_cy_psoc4_sar__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET
ADC_Infrared_cy_psoc4_sar__SAR_STATUS EQU CYREG_SAR_STATUS

; ADC_Infrared_cy_psoc4_sarmux_8
ADC_Infrared_cy_psoc4_sarmux_8__CH_0_PIN EQU 0
ADC_Infrared_cy_psoc4_sarmux_8__CH_0_PORT EQU 0
ADC_Infrared_cy_psoc4_sarmux_8__CH_1_PIN EQU 1
ADC_Infrared_cy_psoc4_sarmux_8__CH_1_PORT EQU 0
ADC_Infrared_cy_psoc4_sarmux_8__CH_2_PIN EQU 2
ADC_Infrared_cy_psoc4_sarmux_8__CH_2_PORT EQU 0
ADC_Infrared_cy_psoc4_sarmux_8__CH_3_PIN EQU 3
ADC_Infrared_cy_psoc4_sarmux_8__CH_3_PORT EQU 0
ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG0
ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG1
ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG2
ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG3
ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG4
ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG5
ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG6
ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG7
ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG08 EQU CYREG_SAR_CHAN_CONFIG8
ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG09 EQU CYREG_SAR_CHAN_CONFIG9
ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG10 EQU CYREG_SAR_CHAN_CONFIG10
ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG11 EQU CYREG_SAR_CHAN_CONFIG11
ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG12 EQU CYREG_SAR_CHAN_CONFIG12
ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG13 EQU CYREG_SAR_CHAN_CONFIG13
ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG14 EQU CYREG_SAR_CHAN_CONFIG14
ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG15 EQU CYREG_SAR_CHAN_CONFIG15
ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT0
ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT1
ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT2
ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT3
ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT4
ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT5
ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT6
ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT7
ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_RESULT08 EQU CYREG_SAR_CHAN_RESULT8
ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_RESULT09 EQU CYREG_SAR_CHAN_RESULT9
ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_RESULT10 EQU CYREG_SAR_CHAN_RESULT10
ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_RESULT11 EQU CYREG_SAR_CHAN_RESULT11
ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_RESULT12 EQU CYREG_SAR_CHAN_RESULT12
ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_RESULT13 EQU CYREG_SAR_CHAN_RESULT13
ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_RESULT14 EQU CYREG_SAR_CHAN_RESULT14
ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_RESULT15 EQU CYREG_SAR_CHAN_RESULT15
ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK0
ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK1
ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK2
ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK3
ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK4
ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK5
ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK6
ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK7
ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_WORK08 EQU CYREG_SAR_CHAN_WORK8
ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_WORK09 EQU CYREG_SAR_CHAN_WORK9
ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_WORK10 EQU CYREG_SAR_CHAN_WORK10
ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_WORK11 EQU CYREG_SAR_CHAN_WORK11
ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_WORK12 EQU CYREG_SAR_CHAN_WORK12
ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_WORK13 EQU CYREG_SAR_CHAN_WORK13
ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_WORK14 EQU CYREG_SAR_CHAN_WORK14
ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_WORK15 EQU CYREG_SAR_CHAN_WORK15
ADC_Infrared_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG EQU CYREG_SAR_INJ_CHAN_CONFIG
ADC_Infrared_cy_psoc4_sarmux_8__SAR_INJ_RESULT EQU CYREG_SAR_INJ_RESULT
ADC_Infrared_cy_psoc4_sarmux_8__SAR_START_CTRL EQU CYREG_SAR_START_CTRL

; ADC_Infrared_ExtVref
ADC_Infrared_ExtVref__0__DR EQU CYREG_GPIO_PRT1_DR
ADC_Infrared_ExtVref__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
ADC_Infrared_ExtVref__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
ADC_Infrared_ExtVref__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
ADC_Infrared_ExtVref__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
ADC_Infrared_ExtVref__0__HSIOM_MASK EQU 0xF0000000
ADC_Infrared_ExtVref__0__HSIOM_SHIFT EQU 28
ADC_Infrared_ExtVref__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
ADC_Infrared_ExtVref__0__INTR EQU CYREG_GPIO_PRT1_INTR
ADC_Infrared_ExtVref__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
ADC_Infrared_ExtVref__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
ADC_Infrared_ExtVref__0__MASK EQU 0x80
ADC_Infrared_ExtVref__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
ADC_Infrared_ExtVref__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
ADC_Infrared_ExtVref__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
ADC_Infrared_ExtVref__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
ADC_Infrared_ExtVref__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
ADC_Infrared_ExtVref__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
ADC_Infrared_ExtVref__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
ADC_Infrared_ExtVref__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
ADC_Infrared_ExtVref__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
ADC_Infrared_ExtVref__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
ADC_Infrared_ExtVref__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
ADC_Infrared_ExtVref__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
ADC_Infrared_ExtVref__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
ADC_Infrared_ExtVref__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
ADC_Infrared_ExtVref__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
ADC_Infrared_ExtVref__0__PC EQU CYREG_GPIO_PRT1_PC
ADC_Infrared_ExtVref__0__PC2 EQU CYREG_GPIO_PRT1_PC2
ADC_Infrared_ExtVref__0__PORT EQU 1
ADC_Infrared_ExtVref__0__PS EQU CYREG_GPIO_PRT1_PS
ADC_Infrared_ExtVref__0__SHIFT EQU 7
ADC_Infrared_ExtVref__DR EQU CYREG_GPIO_PRT1_DR
ADC_Infrared_ExtVref__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
ADC_Infrared_ExtVref__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
ADC_Infrared_ExtVref__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
ADC_Infrared_ExtVref__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
ADC_Infrared_ExtVref__INTR EQU CYREG_GPIO_PRT1_INTR
ADC_Infrared_ExtVref__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
ADC_Infrared_ExtVref__INTSTAT EQU CYREG_GPIO_PRT1_INTR
ADC_Infrared_ExtVref__MASK EQU 0x80
ADC_Infrared_ExtVref__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
ADC_Infrared_ExtVref__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
ADC_Infrared_ExtVref__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
ADC_Infrared_ExtVref__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
ADC_Infrared_ExtVref__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
ADC_Infrared_ExtVref__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
ADC_Infrared_ExtVref__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
ADC_Infrared_ExtVref__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
ADC_Infrared_ExtVref__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
ADC_Infrared_ExtVref__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
ADC_Infrared_ExtVref__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
ADC_Infrared_ExtVref__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
ADC_Infrared_ExtVref__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
ADC_Infrared_ExtVref__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
ADC_Infrared_ExtVref__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
ADC_Infrared_ExtVref__PC EQU CYREG_GPIO_PRT1_PC
ADC_Infrared_ExtVref__PC2 EQU CYREG_GPIO_PRT1_PC2
ADC_Infrared_ExtVref__PORT EQU 1
ADC_Infrared_ExtVref__PS EQU CYREG_GPIO_PRT1_PS
ADC_Infrared_ExtVref__SHIFT EQU 7

; ADC_Infrared_intClock
ADC_Infrared_intClock__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL10
ADC_Infrared_intClock__DIV_ID EQU 0x00000042
ADC_Infrared_intClock__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL2
ADC_Infrared_intClock__PA_DIV_ID EQU 0x000000FF

; ADC_Infrared_IRQ
ADC_Infrared_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ADC_Infrared_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ADC_Infrared_IRQ__INTC_MASK EQU 0x10000
ADC_Infrared_IRQ__INTC_NUMBER EQU 16
ADC_Infrared_IRQ__INTC_PRIOR_MASK EQU 0xC0
ADC_Infrared_IRQ__INTC_PRIOR_NUM EQU 3
ADC_Infrared_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
ADC_Infrared_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ADC_Infrared_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; Encoder_Intr
Encoder_Intr__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
Encoder_Intr__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
Encoder_Intr__INTC_MASK EQU 0x08
Encoder_Intr__INTC_NUMBER EQU 3
Encoder_Intr__INTC_PRIOR_MASK EQU 0xC0000000
Encoder_Intr__INTC_PRIOR_NUM EQU 3
Encoder_Intr__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
Encoder_Intr__INTC_SET_EN_REG EQU CYREG_CM0_ISER
Encoder_Intr__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; Encoder_Pins
Encoder_Pins__0__DR EQU CYREG_GPIO_PRT3_DR
Encoder_Pins__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Encoder_Pins__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Encoder_Pins__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Encoder_Pins__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Encoder_Pins__0__HSIOM_MASK EQU 0x000F0000
Encoder_Pins__0__HSIOM_SHIFT EQU 16
Encoder_Pins__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Encoder_Pins__0__INTR EQU CYREG_GPIO_PRT3_INTR
Encoder_Pins__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Encoder_Pins__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Encoder_Pins__0__MASK EQU 0x10
Encoder_Pins__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Encoder_Pins__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Encoder_Pins__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Encoder_Pins__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Encoder_Pins__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Encoder_Pins__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Encoder_Pins__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Encoder_Pins__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Encoder_Pins__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Encoder_Pins__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Encoder_Pins__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Encoder_Pins__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Encoder_Pins__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Encoder_Pins__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Encoder_Pins__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Encoder_Pins__0__PC EQU CYREG_GPIO_PRT3_PC
Encoder_Pins__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Encoder_Pins__0__PORT EQU 3
Encoder_Pins__0__PS EQU CYREG_GPIO_PRT3_PS
Encoder_Pins__0__SHIFT EQU 4
Encoder_Pins__1__DR EQU CYREG_GPIO_PRT3_DR
Encoder_Pins__1__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Encoder_Pins__1__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Encoder_Pins__1__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Encoder_Pins__1__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Encoder_Pins__1__HSIOM_MASK EQU 0x00F00000
Encoder_Pins__1__HSIOM_SHIFT EQU 20
Encoder_Pins__1__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Encoder_Pins__1__INTR EQU CYREG_GPIO_PRT3_INTR
Encoder_Pins__1__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Encoder_Pins__1__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Encoder_Pins__1__MASK EQU 0x20
Encoder_Pins__1__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Encoder_Pins__1__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Encoder_Pins__1__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Encoder_Pins__1__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Encoder_Pins__1__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Encoder_Pins__1__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Encoder_Pins__1__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Encoder_Pins__1__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Encoder_Pins__1__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Encoder_Pins__1__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Encoder_Pins__1__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Encoder_Pins__1__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Encoder_Pins__1__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Encoder_Pins__1__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Encoder_Pins__1__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Encoder_Pins__1__PC EQU CYREG_GPIO_PRT3_PC
Encoder_Pins__1__PC2 EQU CYREG_GPIO_PRT3_PC2
Encoder_Pins__1__PORT EQU 3
Encoder_Pins__1__PS EQU CYREG_GPIO_PRT3_PS
Encoder_Pins__1__SHIFT EQU 5
Encoder_Pins__A__DR EQU CYREG_GPIO_PRT3_DR
Encoder_Pins__A__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Encoder_Pins__A__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Encoder_Pins__A__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Encoder_Pins__A__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Encoder_Pins__A__INTR EQU CYREG_GPIO_PRT3_INTR
Encoder_Pins__A__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Encoder_Pins__A__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Encoder_Pins__A__MASK EQU 0x10
Encoder_Pins__A__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Encoder_Pins__A__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Encoder_Pins__A__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Encoder_Pins__A__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Encoder_Pins__A__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Encoder_Pins__A__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Encoder_Pins__A__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Encoder_Pins__A__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Encoder_Pins__A__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Encoder_Pins__A__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Encoder_Pins__A__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Encoder_Pins__A__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Encoder_Pins__A__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Encoder_Pins__A__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Encoder_Pins__A__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Encoder_Pins__A__PC EQU CYREG_GPIO_PRT3_PC
Encoder_Pins__A__PC2 EQU CYREG_GPIO_PRT3_PC2
Encoder_Pins__A__PORT EQU 3
Encoder_Pins__A__PS EQU CYREG_GPIO_PRT3_PS
Encoder_Pins__A__SHIFT EQU 4
Encoder_Pins__B__DR EQU CYREG_GPIO_PRT3_DR
Encoder_Pins__B__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Encoder_Pins__B__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Encoder_Pins__B__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Encoder_Pins__B__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Encoder_Pins__B__INTR EQU CYREG_GPIO_PRT3_INTR
Encoder_Pins__B__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Encoder_Pins__B__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Encoder_Pins__B__MASK EQU 0x20
Encoder_Pins__B__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Encoder_Pins__B__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Encoder_Pins__B__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Encoder_Pins__B__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Encoder_Pins__B__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Encoder_Pins__B__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Encoder_Pins__B__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Encoder_Pins__B__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Encoder_Pins__B__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Encoder_Pins__B__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Encoder_Pins__B__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Encoder_Pins__B__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Encoder_Pins__B__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Encoder_Pins__B__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Encoder_Pins__B__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Encoder_Pins__B__PC EQU CYREG_GPIO_PRT3_PC
Encoder_Pins__B__PC2 EQU CYREG_GPIO_PRT3_PC2
Encoder_Pins__B__PORT EQU 3
Encoder_Pins__B__PS EQU CYREG_GPIO_PRT3_PS
Encoder_Pins__B__SHIFT EQU 5
Encoder_Pins__DR EQU CYREG_GPIO_PRT3_DR
Encoder_Pins__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Encoder_Pins__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Encoder_Pins__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Encoder_Pins__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Encoder_Pins__INTR EQU CYREG_GPIO_PRT3_INTR
Encoder_Pins__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Encoder_Pins__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Encoder_Pins__MASK EQU 0x30
Encoder_Pins__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Encoder_Pins__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Encoder_Pins__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Encoder_Pins__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Encoder_Pins__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Encoder_Pins__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Encoder_Pins__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Encoder_Pins__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Encoder_Pins__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Encoder_Pins__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Encoder_Pins__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Encoder_Pins__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Encoder_Pins__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Encoder_Pins__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Encoder_Pins__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Encoder_Pins__PC EQU CYREG_GPIO_PRT3_PC
Encoder_Pins__PC2 EQU CYREG_GPIO_PRT3_PC2
Encoder_Pins__PORT EQU 3
Encoder_Pins__PS EQU CYREG_GPIO_PRT3_PS
Encoder_Pins__SHIFT EQU 4
Encoder_Pins__SNAP EQU CYREG_GPIO_PRT3_INTR

; HCSR04_Clock
HCSR04_Clock__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL11
HCSR04_Clock__DIV_ID EQU 0x00000043
HCSR04_Clock__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL3
HCSR04_Clock__PA_DIV_ID EQU 0x000000FF

; HCSR04_Timer_cy_m0s8_tcpwm_1
HCSR04_Timer_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
HCSR04_Timer_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
HCSR04_Timer_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
HCSR04_Timer_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
HCSR04_Timer_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
HCSR04_Timer_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
HCSR04_Timer_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
HCSR04_Timer_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
HCSR04_Timer_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
HCSR04_Timer_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
HCSR04_Timer_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
HCSR04_Timer_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
HCSR04_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
HCSR04_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
HCSR04_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
HCSR04_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
HCSR04_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
HCSR04_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
HCSR04_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
HCSR04_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
HCSR04_Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
HCSR04_Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
HCSR04_Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
HCSR04_Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
HCSR04_Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
HCSR04_Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
HCSR04_Timer_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
HCSR04_Timer_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
HCSR04_Timer_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
HCSR04_Timer_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

; HCSR04_Echo_0
HCSR04_Echo_0__0__DR EQU CYREG_GPIO_PRT0_DR
HCSR04_Echo_0__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
HCSR04_Echo_0__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
HCSR04_Echo_0__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
HCSR04_Echo_0__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
HCSR04_Echo_0__0__HSIOM_MASK EQU 0x0000000F
HCSR04_Echo_0__0__HSIOM_SHIFT EQU 0
HCSR04_Echo_0__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
HCSR04_Echo_0__0__INTR EQU CYREG_GPIO_PRT0_INTR
HCSR04_Echo_0__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
HCSR04_Echo_0__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
HCSR04_Echo_0__0__MASK EQU 0x01
HCSR04_Echo_0__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
HCSR04_Echo_0__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
HCSR04_Echo_0__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
HCSR04_Echo_0__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
HCSR04_Echo_0__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
HCSR04_Echo_0__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
HCSR04_Echo_0__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
HCSR04_Echo_0__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
HCSR04_Echo_0__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
HCSR04_Echo_0__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
HCSR04_Echo_0__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
HCSR04_Echo_0__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
HCSR04_Echo_0__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
HCSR04_Echo_0__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
HCSR04_Echo_0__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
HCSR04_Echo_0__0__PC EQU CYREG_GPIO_PRT0_PC
HCSR04_Echo_0__0__PC2 EQU CYREG_GPIO_PRT0_PC2
HCSR04_Echo_0__0__PORT EQU 0
HCSR04_Echo_0__0__PS EQU CYREG_GPIO_PRT0_PS
HCSR04_Echo_0__0__SHIFT EQU 0
HCSR04_Echo_0__DR EQU CYREG_GPIO_PRT0_DR
HCSR04_Echo_0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
HCSR04_Echo_0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
HCSR04_Echo_0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
HCSR04_Echo_0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
HCSR04_Echo_0__INTR EQU CYREG_GPIO_PRT0_INTR
HCSR04_Echo_0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
HCSR04_Echo_0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
HCSR04_Echo_0__MASK EQU 0x01
HCSR04_Echo_0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
HCSR04_Echo_0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
HCSR04_Echo_0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
HCSR04_Echo_0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
HCSR04_Echo_0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
HCSR04_Echo_0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
HCSR04_Echo_0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
HCSR04_Echo_0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
HCSR04_Echo_0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
HCSR04_Echo_0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
HCSR04_Echo_0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
HCSR04_Echo_0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
HCSR04_Echo_0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
HCSR04_Echo_0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
HCSR04_Echo_0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
HCSR04_Echo_0__PC EQU CYREG_GPIO_PRT0_PC
HCSR04_Echo_0__PC2 EQU CYREG_GPIO_PRT0_PC2
HCSR04_Echo_0__PORT EQU 0
HCSR04_Echo_0__PS EQU CYREG_GPIO_PRT0_PS
HCSR04_Echo_0__SHIFT EQU 0

; HCSR04_Echo_1
HCSR04_Echo_1__0__DR EQU CYREG_GPIO_PRT0_DR
HCSR04_Echo_1__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
HCSR04_Echo_1__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
HCSR04_Echo_1__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
HCSR04_Echo_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
HCSR04_Echo_1__0__HSIOM_MASK EQU 0x000000F0
HCSR04_Echo_1__0__HSIOM_SHIFT EQU 4
HCSR04_Echo_1__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
HCSR04_Echo_1__0__INTR EQU CYREG_GPIO_PRT0_INTR
HCSR04_Echo_1__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
HCSR04_Echo_1__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
HCSR04_Echo_1__0__MASK EQU 0x02
HCSR04_Echo_1__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
HCSR04_Echo_1__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
HCSR04_Echo_1__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
HCSR04_Echo_1__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
HCSR04_Echo_1__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
HCSR04_Echo_1__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
HCSR04_Echo_1__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
HCSR04_Echo_1__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
HCSR04_Echo_1__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
HCSR04_Echo_1__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
HCSR04_Echo_1__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
HCSR04_Echo_1__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
HCSR04_Echo_1__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
HCSR04_Echo_1__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
HCSR04_Echo_1__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
HCSR04_Echo_1__0__PC EQU CYREG_GPIO_PRT0_PC
HCSR04_Echo_1__0__PC2 EQU CYREG_GPIO_PRT0_PC2
HCSR04_Echo_1__0__PORT EQU 0
HCSR04_Echo_1__0__PS EQU CYREG_GPIO_PRT0_PS
HCSR04_Echo_1__0__SHIFT EQU 1
HCSR04_Echo_1__DR EQU CYREG_GPIO_PRT0_DR
HCSR04_Echo_1__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
HCSR04_Echo_1__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
HCSR04_Echo_1__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
HCSR04_Echo_1__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
HCSR04_Echo_1__INTR EQU CYREG_GPIO_PRT0_INTR
HCSR04_Echo_1__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
HCSR04_Echo_1__INTSTAT EQU CYREG_GPIO_PRT0_INTR
HCSR04_Echo_1__MASK EQU 0x02
HCSR04_Echo_1__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
HCSR04_Echo_1__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
HCSR04_Echo_1__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
HCSR04_Echo_1__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
HCSR04_Echo_1__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
HCSR04_Echo_1__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
HCSR04_Echo_1__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
HCSR04_Echo_1__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
HCSR04_Echo_1__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
HCSR04_Echo_1__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
HCSR04_Echo_1__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
HCSR04_Echo_1__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
HCSR04_Echo_1__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
HCSR04_Echo_1__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
HCSR04_Echo_1__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
HCSR04_Echo_1__PC EQU CYREG_GPIO_PRT0_PC
HCSR04_Echo_1__PC2 EQU CYREG_GPIO_PRT0_PC2
HCSR04_Echo_1__PORT EQU 0
HCSR04_Echo_1__PS EQU CYREG_GPIO_PRT0_PS
HCSR04_Echo_1__SHIFT EQU 1

; HCSR04_Echo_2
HCSR04_Echo_2__0__DR EQU CYREG_GPIO_PRT0_DR
HCSR04_Echo_2__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
HCSR04_Echo_2__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
HCSR04_Echo_2__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
HCSR04_Echo_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
HCSR04_Echo_2__0__HSIOM_MASK EQU 0x00000F00
HCSR04_Echo_2__0__HSIOM_SHIFT EQU 8
HCSR04_Echo_2__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
HCSR04_Echo_2__0__INTR EQU CYREG_GPIO_PRT0_INTR
HCSR04_Echo_2__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
HCSR04_Echo_2__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
HCSR04_Echo_2__0__MASK EQU 0x04
HCSR04_Echo_2__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
HCSR04_Echo_2__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
HCSR04_Echo_2__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
HCSR04_Echo_2__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
HCSR04_Echo_2__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
HCSR04_Echo_2__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
HCSR04_Echo_2__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
HCSR04_Echo_2__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
HCSR04_Echo_2__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
HCSR04_Echo_2__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
HCSR04_Echo_2__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
HCSR04_Echo_2__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
HCSR04_Echo_2__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
HCSR04_Echo_2__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
HCSR04_Echo_2__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
HCSR04_Echo_2__0__PC EQU CYREG_GPIO_PRT0_PC
HCSR04_Echo_2__0__PC2 EQU CYREG_GPIO_PRT0_PC2
HCSR04_Echo_2__0__PORT EQU 0
HCSR04_Echo_2__0__PS EQU CYREG_GPIO_PRT0_PS
HCSR04_Echo_2__0__SHIFT EQU 2
HCSR04_Echo_2__DR EQU CYREG_GPIO_PRT0_DR
HCSR04_Echo_2__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
HCSR04_Echo_2__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
HCSR04_Echo_2__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
HCSR04_Echo_2__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
HCSR04_Echo_2__INTR EQU CYREG_GPIO_PRT0_INTR
HCSR04_Echo_2__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
HCSR04_Echo_2__INTSTAT EQU CYREG_GPIO_PRT0_INTR
HCSR04_Echo_2__MASK EQU 0x04
HCSR04_Echo_2__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
HCSR04_Echo_2__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
HCSR04_Echo_2__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
HCSR04_Echo_2__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
HCSR04_Echo_2__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
HCSR04_Echo_2__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
HCSR04_Echo_2__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
HCSR04_Echo_2__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
HCSR04_Echo_2__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
HCSR04_Echo_2__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
HCSR04_Echo_2__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
HCSR04_Echo_2__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
HCSR04_Echo_2__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
HCSR04_Echo_2__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
HCSR04_Echo_2__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
HCSR04_Echo_2__PC EQU CYREG_GPIO_PRT0_PC
HCSR04_Echo_2__PC2 EQU CYREG_GPIO_PRT0_PC2
HCSR04_Echo_2__PORT EQU 0
HCSR04_Echo_2__PS EQU CYREG_GPIO_PRT0_PS
HCSR04_Echo_2__SHIFT EQU 2

; HCSR04_Echo_3
HCSR04_Echo_3__0__DR EQU CYREG_GPIO_PRT0_DR
HCSR04_Echo_3__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
HCSR04_Echo_3__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
HCSR04_Echo_3__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
HCSR04_Echo_3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
HCSR04_Echo_3__0__HSIOM_MASK EQU 0x0000F000
HCSR04_Echo_3__0__HSIOM_SHIFT EQU 12
HCSR04_Echo_3__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
HCSR04_Echo_3__0__INTR EQU CYREG_GPIO_PRT0_INTR
HCSR04_Echo_3__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
HCSR04_Echo_3__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
HCSR04_Echo_3__0__MASK EQU 0x08
HCSR04_Echo_3__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
HCSR04_Echo_3__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
HCSR04_Echo_3__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
HCSR04_Echo_3__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
HCSR04_Echo_3__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
HCSR04_Echo_3__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
HCSR04_Echo_3__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
HCSR04_Echo_3__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
HCSR04_Echo_3__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
HCSR04_Echo_3__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
HCSR04_Echo_3__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
HCSR04_Echo_3__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
HCSR04_Echo_3__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
HCSR04_Echo_3__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
HCSR04_Echo_3__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
HCSR04_Echo_3__0__PC EQU CYREG_GPIO_PRT0_PC
HCSR04_Echo_3__0__PC2 EQU CYREG_GPIO_PRT0_PC2
HCSR04_Echo_3__0__PORT EQU 0
HCSR04_Echo_3__0__PS EQU CYREG_GPIO_PRT0_PS
HCSR04_Echo_3__0__SHIFT EQU 3
HCSR04_Echo_3__DR EQU CYREG_GPIO_PRT0_DR
HCSR04_Echo_3__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
HCSR04_Echo_3__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
HCSR04_Echo_3__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
HCSR04_Echo_3__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
HCSR04_Echo_3__INTR EQU CYREG_GPIO_PRT0_INTR
HCSR04_Echo_3__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
HCSR04_Echo_3__INTSTAT EQU CYREG_GPIO_PRT0_INTR
HCSR04_Echo_3__MASK EQU 0x08
HCSR04_Echo_3__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
HCSR04_Echo_3__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
HCSR04_Echo_3__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
HCSR04_Echo_3__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
HCSR04_Echo_3__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
HCSR04_Echo_3__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
HCSR04_Echo_3__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
HCSR04_Echo_3__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
HCSR04_Echo_3__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
HCSR04_Echo_3__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
HCSR04_Echo_3__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
HCSR04_Echo_3__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
HCSR04_Echo_3__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
HCSR04_Echo_3__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
HCSR04_Echo_3__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
HCSR04_Echo_3__PC EQU CYREG_GPIO_PRT0_PC
HCSR04_Echo_3__PC2 EQU CYREG_GPIO_PRT0_PC2
HCSR04_Echo_3__PORT EQU 0
HCSR04_Echo_3__PS EQU CYREG_GPIO_PRT0_PS
HCSR04_Echo_3__SHIFT EQU 3

; HCSR04_Control
HCSR04_Control_Sync_ctrl_reg__0__MASK EQU 0x01
HCSR04_Control_Sync_ctrl_reg__0__POS EQU 0
HCSR04_Control_Sync_ctrl_reg__1__MASK EQU 0x02
HCSR04_Control_Sync_ctrl_reg__1__POS EQU 1
HCSR04_Control_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL1
HCSR04_Control_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL1
HCSR04_Control_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL1
HCSR04_Control_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL1
HCSR04_Control_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL1
HCSR04_Control_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK1
HCSR04_Control_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK1
HCSR04_Control_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK1
HCSR04_Control_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK1
HCSR04_Control_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL1
HCSR04_Control_Sync_ctrl_reg__CONTROL_REG EQU CYREG_UDB_W8_CTL1
HCSR04_Control_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST1
HCSR04_Control_Sync_ctrl_reg__COUNT_REG EQU CYREG_UDB_W8_CTL1
HCSR04_Control_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST1
HCSR04_Control_Sync_ctrl_reg__MASK EQU 0x03
HCSR04_Control_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
HCSR04_Control_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
HCSR04_Control_Sync_ctrl_reg__PERIOD_REG EQU CYREG_UDB_W8_MSK1

; HB25_Enable_Pin
HB25_Enable_Pin__0__DR EQU CYREG_GPIO_PRT3_DR
HB25_Enable_Pin__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
HB25_Enable_Pin__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
HB25_Enable_Pin__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
HB25_Enable_Pin__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
HB25_Enable_Pin__0__HSIOM_MASK EQU 0x000000F0
HB25_Enable_Pin__0__HSIOM_SHIFT EQU 4
HB25_Enable_Pin__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
HB25_Enable_Pin__0__INTR EQU CYREG_GPIO_PRT3_INTR
HB25_Enable_Pin__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
HB25_Enable_Pin__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
HB25_Enable_Pin__0__MASK EQU 0x02
HB25_Enable_Pin__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
HB25_Enable_Pin__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
HB25_Enable_Pin__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
HB25_Enable_Pin__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
HB25_Enable_Pin__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
HB25_Enable_Pin__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
HB25_Enable_Pin__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
HB25_Enable_Pin__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
HB25_Enable_Pin__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
HB25_Enable_Pin__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
HB25_Enable_Pin__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
HB25_Enable_Pin__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
HB25_Enable_Pin__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
HB25_Enable_Pin__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
HB25_Enable_Pin__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
HB25_Enable_Pin__0__PC EQU CYREG_GPIO_PRT3_PC
HB25_Enable_Pin__0__PC2 EQU CYREG_GPIO_PRT3_PC2
HB25_Enable_Pin__0__PORT EQU 3
HB25_Enable_Pin__0__PS EQU CYREG_GPIO_PRT3_PS
HB25_Enable_Pin__0__SHIFT EQU 1
HB25_Enable_Pin__DR EQU CYREG_GPIO_PRT3_DR
HB25_Enable_Pin__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
HB25_Enable_Pin__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
HB25_Enable_Pin__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
HB25_Enable_Pin__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
HB25_Enable_Pin__INTR EQU CYREG_GPIO_PRT3_INTR
HB25_Enable_Pin__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
HB25_Enable_Pin__INTSTAT EQU CYREG_GPIO_PRT3_INTR
HB25_Enable_Pin__MASK EQU 0x02
HB25_Enable_Pin__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
HB25_Enable_Pin__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
HB25_Enable_Pin__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
HB25_Enable_Pin__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
HB25_Enable_Pin__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
HB25_Enable_Pin__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
HB25_Enable_Pin__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
HB25_Enable_Pin__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
HB25_Enable_Pin__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
HB25_Enable_Pin__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
HB25_Enable_Pin__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
HB25_Enable_Pin__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
HB25_Enable_Pin__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
HB25_Enable_Pin__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
HB25_Enable_Pin__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
HB25_Enable_Pin__PC EQU CYREG_GPIO_PRT3_PC
HB25_Enable_Pin__PC2 EQU CYREG_GPIO_PRT3_PC2
HB25_Enable_Pin__PORT EQU 3
HB25_Enable_Pin__PS EQU CYREG_GPIO_PRT3_PS
HB25_Enable_Pin__SHIFT EQU 1

; HCSR04_Trigger_0
HCSR04_Trigger_0__0__DR EQU CYREG_GPIO_PRT5_DR
HCSR04_Trigger_0__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
HCSR04_Trigger_0__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
HCSR04_Trigger_0__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
HCSR04_Trigger_0__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
HCSR04_Trigger_0__0__HSIOM_MASK EQU 0x0000000F
HCSR04_Trigger_0__0__HSIOM_SHIFT EQU 0
HCSR04_Trigger_0__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
HCSR04_Trigger_0__0__INTR EQU CYREG_GPIO_PRT5_INTR
HCSR04_Trigger_0__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
HCSR04_Trigger_0__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
HCSR04_Trigger_0__0__MASK EQU 0x01
HCSR04_Trigger_0__0__PC EQU CYREG_GPIO_PRT5_PC
HCSR04_Trigger_0__0__PC2 EQU CYREG_GPIO_PRT5_PC2
HCSR04_Trigger_0__0__PORT EQU 5
HCSR04_Trigger_0__0__PS EQU CYREG_GPIO_PRT5_PS
HCSR04_Trigger_0__0__SHIFT EQU 0
HCSR04_Trigger_0__DR EQU CYREG_GPIO_PRT5_DR
HCSR04_Trigger_0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
HCSR04_Trigger_0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
HCSR04_Trigger_0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
HCSR04_Trigger_0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
HCSR04_Trigger_0__INTR EQU CYREG_GPIO_PRT5_INTR
HCSR04_Trigger_0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
HCSR04_Trigger_0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
HCSR04_Trigger_0__MASK EQU 0x01
HCSR04_Trigger_0__PC EQU CYREG_GPIO_PRT5_PC
HCSR04_Trigger_0__PC2 EQU CYREG_GPIO_PRT5_PC2
HCSR04_Trigger_0__PORT EQU 5
HCSR04_Trigger_0__PS EQU CYREG_GPIO_PRT5_PS
HCSR04_Trigger_0__SHIFT EQU 0

; HCSR04_Trigger_1
HCSR04_Trigger_1__0__DR EQU CYREG_GPIO_PRT5_DR
HCSR04_Trigger_1__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
HCSR04_Trigger_1__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
HCSR04_Trigger_1__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
HCSR04_Trigger_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
HCSR04_Trigger_1__0__HSIOM_MASK EQU 0x000000F0
HCSR04_Trigger_1__0__HSIOM_SHIFT EQU 4
HCSR04_Trigger_1__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
HCSR04_Trigger_1__0__INTR EQU CYREG_GPIO_PRT5_INTR
HCSR04_Trigger_1__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
HCSR04_Trigger_1__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
HCSR04_Trigger_1__0__MASK EQU 0x02
HCSR04_Trigger_1__0__PC EQU CYREG_GPIO_PRT5_PC
HCSR04_Trigger_1__0__PC2 EQU CYREG_GPIO_PRT5_PC2
HCSR04_Trigger_1__0__PORT EQU 5
HCSR04_Trigger_1__0__PS EQU CYREG_GPIO_PRT5_PS
HCSR04_Trigger_1__0__SHIFT EQU 1
HCSR04_Trigger_1__DR EQU CYREG_GPIO_PRT5_DR
HCSR04_Trigger_1__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
HCSR04_Trigger_1__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
HCSR04_Trigger_1__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
HCSR04_Trigger_1__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
HCSR04_Trigger_1__INTR EQU CYREG_GPIO_PRT5_INTR
HCSR04_Trigger_1__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
HCSR04_Trigger_1__INTSTAT EQU CYREG_GPIO_PRT5_INTR
HCSR04_Trigger_1__MASK EQU 0x02
HCSR04_Trigger_1__PC EQU CYREG_GPIO_PRT5_PC
HCSR04_Trigger_1__PC2 EQU CYREG_GPIO_PRT5_PC2
HCSR04_Trigger_1__PORT EQU 5
HCSR04_Trigger_1__PS EQU CYREG_GPIO_PRT5_PS
HCSR04_Trigger_1__SHIFT EQU 1

; HCSR04_Trigger_2
HCSR04_Trigger_2__0__DR EQU CYREG_GPIO_PRT5_DR
HCSR04_Trigger_2__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
HCSR04_Trigger_2__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
HCSR04_Trigger_2__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
HCSR04_Trigger_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
HCSR04_Trigger_2__0__HSIOM_MASK EQU 0x00000F00
HCSR04_Trigger_2__0__HSIOM_SHIFT EQU 8
HCSR04_Trigger_2__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
HCSR04_Trigger_2__0__INTR EQU CYREG_GPIO_PRT5_INTR
HCSR04_Trigger_2__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
HCSR04_Trigger_2__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
HCSR04_Trigger_2__0__MASK EQU 0x04
HCSR04_Trigger_2__0__PC EQU CYREG_GPIO_PRT5_PC
HCSR04_Trigger_2__0__PC2 EQU CYREG_GPIO_PRT5_PC2
HCSR04_Trigger_2__0__PORT EQU 5
HCSR04_Trigger_2__0__PS EQU CYREG_GPIO_PRT5_PS
HCSR04_Trigger_2__0__SHIFT EQU 2
HCSR04_Trigger_2__DR EQU CYREG_GPIO_PRT5_DR
HCSR04_Trigger_2__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
HCSR04_Trigger_2__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
HCSR04_Trigger_2__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
HCSR04_Trigger_2__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
HCSR04_Trigger_2__INTR EQU CYREG_GPIO_PRT5_INTR
HCSR04_Trigger_2__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
HCSR04_Trigger_2__INTSTAT EQU CYREG_GPIO_PRT5_INTR
HCSR04_Trigger_2__MASK EQU 0x04
HCSR04_Trigger_2__PC EQU CYREG_GPIO_PRT5_PC
HCSR04_Trigger_2__PC2 EQU CYREG_GPIO_PRT5_PC2
HCSR04_Trigger_2__PORT EQU 5
HCSR04_Trigger_2__PS EQU CYREG_GPIO_PRT5_PS
HCSR04_Trigger_2__SHIFT EQU 2

; HCSR04_Trigger_3
HCSR04_Trigger_3__0__DR EQU CYREG_GPIO_PRT5_DR
HCSR04_Trigger_3__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
HCSR04_Trigger_3__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
HCSR04_Trigger_3__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
HCSR04_Trigger_3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
HCSR04_Trigger_3__0__HSIOM_MASK EQU 0x0000F000
HCSR04_Trigger_3__0__HSIOM_SHIFT EQU 12
HCSR04_Trigger_3__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
HCSR04_Trigger_3__0__INTR EQU CYREG_GPIO_PRT5_INTR
HCSR04_Trigger_3__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
HCSR04_Trigger_3__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
HCSR04_Trigger_3__0__MASK EQU 0x08
HCSR04_Trigger_3__0__PC EQU CYREG_GPIO_PRT5_PC
HCSR04_Trigger_3__0__PC2 EQU CYREG_GPIO_PRT5_PC2
HCSR04_Trigger_3__0__PORT EQU 5
HCSR04_Trigger_3__0__PS EQU CYREG_GPIO_PRT5_PS
HCSR04_Trigger_3__0__SHIFT EQU 3
HCSR04_Trigger_3__DR EQU CYREG_GPIO_PRT5_DR
HCSR04_Trigger_3__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
HCSR04_Trigger_3__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
HCSR04_Trigger_3__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
HCSR04_Trigger_3__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
HCSR04_Trigger_3__INTR EQU CYREG_GPIO_PRT5_INTR
HCSR04_Trigger_3__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
HCSR04_Trigger_3__INTSTAT EQU CYREG_GPIO_PRT5_INTR
HCSR04_Trigger_3__MASK EQU 0x08
HCSR04_Trigger_3__PC EQU CYREG_GPIO_PRT5_PC
HCSR04_Trigger_3__PC2 EQU CYREG_GPIO_PRT5_PC2
HCSR04_Trigger_3__PORT EQU 5
HCSR04_Trigger_3__PS EQU CYREG_GPIO_PRT5_PS
HCSR04_Trigger_3__SHIFT EQU 3

; HCSR04_Timeout_Intr
HCSR04_Timeout_Intr__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
HCSR04_Timeout_Intr__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
HCSR04_Timeout_Intr__INTC_MASK EQU 0x80000
HCSR04_Timeout_Intr__INTC_NUMBER EQU 19
HCSR04_Timeout_Intr__INTC_PRIOR_MASK EQU 0xC0000000
HCSR04_Timeout_Intr__INTC_PRIOR_NUM EQU 3
HCSR04_Timeout_Intr__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
HCSR04_Timeout_Intr__INTC_SET_EN_REG EQU CYREG_CM0_ISER
HCSR04_Timeout_Intr__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; Pin_InfraredDistance_0
Pin_InfraredDistance_0__0__DR EQU CYREG_GPIO_PRT2_DR
Pin_InfraredDistance_0__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Pin_InfraredDistance_0__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Pin_InfraredDistance_0__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Pin_InfraredDistance_0__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pin_InfraredDistance_0__0__HSIOM_MASK EQU 0x0000000F
Pin_InfraredDistance_0__0__HSIOM_SHIFT EQU 0
Pin_InfraredDistance_0__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_InfraredDistance_0__0__INTR EQU CYREG_GPIO_PRT2_INTR
Pin_InfraredDistance_0__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_InfraredDistance_0__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Pin_InfraredDistance_0__0__MASK EQU 0x01
Pin_InfraredDistance_0__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_InfraredDistance_0__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_InfraredDistance_0__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_InfraredDistance_0__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_InfraredDistance_0__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_InfraredDistance_0__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_InfraredDistance_0__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_InfraredDistance_0__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_InfraredDistance_0__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_InfraredDistance_0__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_InfraredDistance_0__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_InfraredDistance_0__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_InfraredDistance_0__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_InfraredDistance_0__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_InfraredDistance_0__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_InfraredDistance_0__0__PC EQU CYREG_GPIO_PRT2_PC
Pin_InfraredDistance_0__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Pin_InfraredDistance_0__0__PORT EQU 2
Pin_InfraredDistance_0__0__PS EQU CYREG_GPIO_PRT2_PS
Pin_InfraredDistance_0__0__SHIFT EQU 0
Pin_InfraredDistance_0__DR EQU CYREG_GPIO_PRT2_DR
Pin_InfraredDistance_0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Pin_InfraredDistance_0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Pin_InfraredDistance_0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Pin_InfraredDistance_0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_InfraredDistance_0__INTR EQU CYREG_GPIO_PRT2_INTR
Pin_InfraredDistance_0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_InfraredDistance_0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Pin_InfraredDistance_0__MASK EQU 0x01
Pin_InfraredDistance_0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_InfraredDistance_0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_InfraredDistance_0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_InfraredDistance_0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_InfraredDistance_0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_InfraredDistance_0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_InfraredDistance_0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_InfraredDistance_0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_InfraredDistance_0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_InfraredDistance_0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_InfraredDistance_0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_InfraredDistance_0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_InfraredDistance_0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_InfraredDistance_0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_InfraredDistance_0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_InfraredDistance_0__PC EQU CYREG_GPIO_PRT2_PC
Pin_InfraredDistance_0__PC2 EQU CYREG_GPIO_PRT2_PC2
Pin_InfraredDistance_0__PORT EQU 2
Pin_InfraredDistance_0__PS EQU CYREG_GPIO_PRT2_PS
Pin_InfraredDistance_0__SHIFT EQU 0

; Pin_InfraredDistance_1
Pin_InfraredDistance_1__0__DR EQU CYREG_GPIO_PRT2_DR
Pin_InfraredDistance_1__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Pin_InfraredDistance_1__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Pin_InfraredDistance_1__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Pin_InfraredDistance_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pin_InfraredDistance_1__0__HSIOM_MASK EQU 0x000000F0
Pin_InfraredDistance_1__0__HSIOM_SHIFT EQU 4
Pin_InfraredDistance_1__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_InfraredDistance_1__0__INTR EQU CYREG_GPIO_PRT2_INTR
Pin_InfraredDistance_1__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_InfraredDistance_1__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Pin_InfraredDistance_1__0__MASK EQU 0x02
Pin_InfraredDistance_1__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_InfraredDistance_1__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_InfraredDistance_1__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_InfraredDistance_1__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_InfraredDistance_1__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_InfraredDistance_1__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_InfraredDistance_1__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_InfraredDistance_1__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_InfraredDistance_1__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_InfraredDistance_1__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_InfraredDistance_1__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_InfraredDistance_1__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_InfraredDistance_1__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_InfraredDistance_1__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_InfraredDistance_1__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_InfraredDistance_1__0__PC EQU CYREG_GPIO_PRT2_PC
Pin_InfraredDistance_1__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Pin_InfraredDistance_1__0__PORT EQU 2
Pin_InfraredDistance_1__0__PS EQU CYREG_GPIO_PRT2_PS
Pin_InfraredDistance_1__0__SHIFT EQU 1
Pin_InfraredDistance_1__DR EQU CYREG_GPIO_PRT2_DR
Pin_InfraredDistance_1__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Pin_InfraredDistance_1__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Pin_InfraredDistance_1__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Pin_InfraredDistance_1__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_InfraredDistance_1__INTR EQU CYREG_GPIO_PRT2_INTR
Pin_InfraredDistance_1__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_InfraredDistance_1__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Pin_InfraredDistance_1__MASK EQU 0x02
Pin_InfraredDistance_1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_InfraredDistance_1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_InfraredDistance_1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_InfraredDistance_1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_InfraredDistance_1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_InfraredDistance_1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_InfraredDistance_1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_InfraredDistance_1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_InfraredDistance_1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_InfraredDistance_1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_InfraredDistance_1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_InfraredDistance_1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_InfraredDistance_1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_InfraredDistance_1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_InfraredDistance_1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_InfraredDistance_1__PC EQU CYREG_GPIO_PRT2_PC
Pin_InfraredDistance_1__PC2 EQU CYREG_GPIO_PRT2_PC2
Pin_InfraredDistance_1__PORT EQU 2
Pin_InfraredDistance_1__PS EQU CYREG_GPIO_PRT2_PS
Pin_InfraredDistance_1__SHIFT EQU 1

; Pin_InfraredDistance_2
Pin_InfraredDistance_2__0__DR EQU CYREG_GPIO_PRT2_DR
Pin_InfraredDistance_2__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Pin_InfraredDistance_2__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Pin_InfraredDistance_2__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Pin_InfraredDistance_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pin_InfraredDistance_2__0__HSIOM_MASK EQU 0x00000F00
Pin_InfraredDistance_2__0__HSIOM_SHIFT EQU 8
Pin_InfraredDistance_2__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_InfraredDistance_2__0__INTR EQU CYREG_GPIO_PRT2_INTR
Pin_InfraredDistance_2__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_InfraredDistance_2__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Pin_InfraredDistance_2__0__MASK EQU 0x04
Pin_InfraredDistance_2__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_InfraredDistance_2__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_InfraredDistance_2__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_InfraredDistance_2__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_InfraredDistance_2__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_InfraredDistance_2__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_InfraredDistance_2__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_InfraredDistance_2__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_InfraredDistance_2__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_InfraredDistance_2__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_InfraredDistance_2__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_InfraredDistance_2__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_InfraredDistance_2__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_InfraredDistance_2__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_InfraredDistance_2__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_InfraredDistance_2__0__PC EQU CYREG_GPIO_PRT2_PC
Pin_InfraredDistance_2__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Pin_InfraredDistance_2__0__PORT EQU 2
Pin_InfraredDistance_2__0__PS EQU CYREG_GPIO_PRT2_PS
Pin_InfraredDistance_2__0__SHIFT EQU 2
Pin_InfraredDistance_2__DR EQU CYREG_GPIO_PRT2_DR
Pin_InfraredDistance_2__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Pin_InfraredDistance_2__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Pin_InfraredDistance_2__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Pin_InfraredDistance_2__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_InfraredDistance_2__INTR EQU CYREG_GPIO_PRT2_INTR
Pin_InfraredDistance_2__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_InfraredDistance_2__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Pin_InfraredDistance_2__MASK EQU 0x04
Pin_InfraredDistance_2__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_InfraredDistance_2__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_InfraredDistance_2__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_InfraredDistance_2__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_InfraredDistance_2__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_InfraredDistance_2__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_InfraredDistance_2__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_InfraredDistance_2__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_InfraredDistance_2__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_InfraredDistance_2__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_InfraredDistance_2__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_InfraredDistance_2__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_InfraredDistance_2__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_InfraredDistance_2__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_InfraredDistance_2__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_InfraredDistance_2__PC EQU CYREG_GPIO_PRT2_PC
Pin_InfraredDistance_2__PC2 EQU CYREG_GPIO_PRT2_PC2
Pin_InfraredDistance_2__PORT EQU 2
Pin_InfraredDistance_2__PS EQU CYREG_GPIO_PRT2_PS
Pin_InfraredDistance_2__SHIFT EQU 2

; Pin_InfraredDistance_3
Pin_InfraredDistance_3__0__DR EQU CYREG_GPIO_PRT2_DR
Pin_InfraredDistance_3__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Pin_InfraredDistance_3__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Pin_InfraredDistance_3__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Pin_InfraredDistance_3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pin_InfraredDistance_3__0__HSIOM_MASK EQU 0x0000F000
Pin_InfraredDistance_3__0__HSIOM_SHIFT EQU 12
Pin_InfraredDistance_3__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_InfraredDistance_3__0__INTR EQU CYREG_GPIO_PRT2_INTR
Pin_InfraredDistance_3__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_InfraredDistance_3__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Pin_InfraredDistance_3__0__MASK EQU 0x08
Pin_InfraredDistance_3__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_InfraredDistance_3__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_InfraredDistance_3__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_InfraredDistance_3__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_InfraredDistance_3__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_InfraredDistance_3__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_InfraredDistance_3__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_InfraredDistance_3__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_InfraredDistance_3__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_InfraredDistance_3__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_InfraredDistance_3__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_InfraredDistance_3__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_InfraredDistance_3__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_InfraredDistance_3__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_InfraredDistance_3__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_InfraredDistance_3__0__PC EQU CYREG_GPIO_PRT2_PC
Pin_InfraredDistance_3__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Pin_InfraredDistance_3__0__PORT EQU 2
Pin_InfraredDistance_3__0__PS EQU CYREG_GPIO_PRT2_PS
Pin_InfraredDistance_3__0__SHIFT EQU 3
Pin_InfraredDistance_3__DR EQU CYREG_GPIO_PRT2_DR
Pin_InfraredDistance_3__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Pin_InfraredDistance_3__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Pin_InfraredDistance_3__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Pin_InfraredDistance_3__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_InfraredDistance_3__INTR EQU CYREG_GPIO_PRT2_INTR
Pin_InfraredDistance_3__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_InfraredDistance_3__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Pin_InfraredDistance_3__MASK EQU 0x08
Pin_InfraredDistance_3__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_InfraredDistance_3__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_InfraredDistance_3__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_InfraredDistance_3__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_InfraredDistance_3__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_InfraredDistance_3__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_InfraredDistance_3__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_InfraredDistance_3__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_InfraredDistance_3__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_InfraredDistance_3__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_InfraredDistance_3__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_InfraredDistance_3__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_InfraredDistance_3__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_InfraredDistance_3__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_InfraredDistance_3__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_InfraredDistance_3__PC EQU CYREG_GPIO_PRT2_PC
Pin_InfraredDistance_3__PC2 EQU CYREG_GPIO_PRT2_PC2
Pin_InfraredDistance_3__PORT EQU 2
Pin_InfraredDistance_3__PS EQU CYREG_GPIO_PRT2_PS
Pin_InfraredDistance_3__SHIFT EQU 3

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 18
CYDEV_CHIP_DIE_PSOC4A EQU 10
CYDEV_CHIP_DIE_PSOC5LP EQU 17
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x112D11A1
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 10
CYDEV_CHIP_MEMBER_4C EQU 15
CYDEV_CHIP_MEMBER_4D EQU 6
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 11
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 9
CYDEV_CHIP_MEMBER_4I EQU 14
CYDEV_CHIP_MEMBER_4J EQU 7
CYDEV_CHIP_MEMBER_4K EQU 8
CYDEV_CHIP_MEMBER_4L EQU 13
CYDEV_CHIP_MEMBER_4M EQU 12
CYDEV_CHIP_MEMBER_4N EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 17
CYDEV_CHIP_MEMBER_5B EQU 16
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4M
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4M_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 10
CYDEV_DFT_SELECT_CLK1 EQU 11
CYDEV_DMA_CHANNELS_AVAILABLE EQU 8
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_INTR_NUMBER_DMA EQU 13
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO_MV EQU 5000
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_m0s8can_VERSION EQU 1
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_m0s8wco_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
DMA_CHANNELS_USED__MASK EQU 0
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
