// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
// Date        : Sun Jan 10 14:07:49 2021
// Host        : MSI running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               f:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/ip/platform_aes_top_0_2/platform_aes_top_0_2_sim_netlist.v
// Design      : platform_aes_top_0_2
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-2
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "platform_aes_top_0_2,aes_top,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "module_ref" *) 
(* X_CORE_INFO = "aes_top,Vivado 2018.3" *) 
(* NotValidForBitStream *)
module platform_aes_top_0_2
   (clk,
    config_pin,
    rx,
    tx);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk, FREQ_HZ 50000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, INSERT_VIP 0" *) input clk;
  input [2:0]config_pin;
  input [8:0]rx;
  output [8:0]tx;

  wire clk;
  wire [2:0]config_pin;
  wire [8:0]rx;
  wire [8:0]tx;

  platform_aes_top_0_2_aes_top inst
       (.clk(clk),
        .config_pin(config_pin),
        .rx(rx),
        .tx(tx));
endmodule

(* ORIG_REF_NAME = "aes128only" *) 
module platform_aes_top_0_2_aes128only
   (\config_pin[2] ,
    \config_pin[2]_0 ,
    encdec_reg,
    \config_pin[2]_1 ,
    \config_pin[2]_2 ,
    D,
    init_new1_out,
    clk,
    next_new2_out,
    encdec_reg_reg_0,
    config_pin,
    \out_mem_reg[96] ,
    Q,
    \key_mem_reg[6][124] ,
    E,
    \key_reg_reg[3][31]_0 ,
    \key_reg_reg[2][31]_0 ,
    \key_reg_reg[1][31]_0 ,
    \key_reg_reg[0][31]_0 ,
    \block_reg_reg[3][31]_0 ,
    \block_reg_reg[2][31]_0 ,
    \block_reg_reg[1][31]_0 ,
    \block_reg_reg[0][31]_0 );
  output \config_pin[2] ;
  output \config_pin[2]_0 ;
  output encdec_reg;
  output \config_pin[2]_1 ;
  output \config_pin[2]_2 ;
  output [31:0]D;
  input init_new1_out;
  input clk;
  input next_new2_out;
  input encdec_reg_reg_0;
  input [0:0]config_pin;
  input \out_mem_reg[96] ;
  input [1:0]Q;
  input \key_mem_reg[6][124] ;
  input [0:0]E;
  input [31:0]\key_reg_reg[3][31]_0 ;
  input [0:0]\key_reg_reg[2][31]_0 ;
  input [0:0]\key_reg_reg[1][31]_0 ;
  input [0:0]\key_reg_reg[0][31]_0 ;
  input [0:0]\block_reg_reg[3][31]_0 ;
  input [0:0]\block_reg_reg[2][31]_0 ;
  input [0:0]\block_reg_reg[1][31]_0 ;
  input [0:0]\block_reg_reg[0][31]_0 ;

  wire [31:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]\block_reg_reg[0][31]_0 ;
  wire [0:0]\block_reg_reg[1][31]_0 ;
  wire [0:0]\block_reg_reg[2][31]_0 ;
  wire [0:0]\block_reg_reg[3][31]_0 ;
  wire clk;
  wire [0:0]config_pin;
  wire \config_pin[2] ;
  wire \config_pin[2]_0 ;
  wire \config_pin[2]_1 ;
  wire \config_pin[2]_2 ;
  wire [127:0]core_block;
  wire [127:0]core_key;
  wire core_n_44;
  wire core_n_46;
  wire core_n_47;
  wire core_n_48;
  wire core_n_49;
  wire core_n_50;
  wire core_n_51;
  wire core_n_52;
  wire [127:0]core_result;
  wire [68:0]\dec_block/p_0_out ;
  wire [117:48]\enc_block/addroundkey_return ;
  wire encdec_reg;
  wire encdec_reg_reg_0;
  wire init_new1_out;
  wire init_reg;
  wire \key_mem_reg[6][124] ;
  wire [0:0]\key_reg_reg[0][31]_0 ;
  wire [0:0]\key_reg_reg[1][31]_0 ;
  wire [0:0]\key_reg_reg[2][31]_0 ;
  wire [31:0]\key_reg_reg[3][31]_0 ;
  wire next_new2_out;
  wire next_reg;
  wire \out_mem[100]_i_2_n_0 ;
  wire \out_mem[101]_i_2_n_0 ;
  wire \out_mem[102]_i_2_n_0 ;
  wire \out_mem[103]_i_2_n_0 ;
  wire \out_mem[104]_i_2_n_0 ;
  wire \out_mem[105]_i_2_n_0 ;
  wire \out_mem[106]_i_2_n_0 ;
  wire \out_mem[107]_i_2_n_0 ;
  wire \out_mem[108]_i_2_n_0 ;
  wire \out_mem[109]_i_2_n_0 ;
  wire \out_mem[110]_i_2_n_0 ;
  wire \out_mem[111]_i_2_n_0 ;
  wire \out_mem[112]_i_2_n_0 ;
  wire \out_mem[113]_i_2_n_0 ;
  wire \out_mem[114]_i_2_n_0 ;
  wire \out_mem[115]_i_2_n_0 ;
  wire \out_mem[116]_i_2_n_0 ;
  wire \out_mem[117]_i_2_n_0 ;
  wire \out_mem[118]_i_2_n_0 ;
  wire \out_mem[119]_i_2_n_0 ;
  wire \out_mem[120]_i_2_n_0 ;
  wire \out_mem[121]_i_2_n_0 ;
  wire \out_mem[122]_i_2_n_0 ;
  wire \out_mem[123]_i_2_n_0 ;
  wire \out_mem[124]_i_2_n_0 ;
  wire \out_mem[125]_i_2_n_0 ;
  wire \out_mem[126]_i_2_n_0 ;
  wire \out_mem[127]_i_3_n_0 ;
  wire \out_mem[96]_i_2_n_0 ;
  wire \out_mem[97]_i_2_n_0 ;
  wire \out_mem[98]_i_2_n_0 ;
  wire \out_mem[99]_i_2_n_0 ;
  wire \out_mem_reg[96] ;
  wire [127:0]result_reg;
  wire [117:0]round_key;

  LUT1 #(
    .INIT(2'h1)) 
    \FSM_sequential_state[2]_i_2 
       (.I0(config_pin),
        .O(\config_pin[2] ));
  LUT1 #(
    .INIT(2'h1)) 
    \address_reg[3]_i_2 
       (.I0(config_pin),
        .O(\config_pin[2]_2 ));
  FDCE \block_reg_reg[0][0] 
       (.C(clk),
        .CE(\block_reg_reg[0][31]_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(\key_reg_reg[3][31]_0 [0]),
        .Q(core_block[96]));
  FDCE \block_reg_reg[0][10] 
       (.C(clk),
        .CE(\block_reg_reg[0][31]_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(\key_reg_reg[3][31]_0 [10]),
        .Q(core_block[106]));
  FDCE \block_reg_reg[0][11] 
       (.C(clk),
        .CE(\block_reg_reg[0][31]_0 ),
        .CLR(core_n_46),
        .D(\key_reg_reg[3][31]_0 [11]),
        .Q(core_block[107]));
  FDCE \block_reg_reg[0][12] 
       (.C(clk),
        .CE(\block_reg_reg[0][31]_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(\key_reg_reg[3][31]_0 [12]),
        .Q(core_block[108]));
  FDCE \block_reg_reg[0][13] 
       (.C(clk),
        .CE(\block_reg_reg[0][31]_0 ),
        .CLR(\key_mem_reg[6][124] ),
        .D(\key_reg_reg[3][31]_0 [13]),
        .Q(core_block[109]));
  FDCE \block_reg_reg[0][14] 
       (.C(clk),
        .CE(\block_reg_reg[0][31]_0 ),
        .CLR(\key_mem_reg[6][124] ),
        .D(\key_reg_reg[3][31]_0 [14]),
        .Q(core_block[110]));
  FDCE \block_reg_reg[0][15] 
       (.C(clk),
        .CE(\block_reg_reg[0][31]_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(\key_reg_reg[3][31]_0 [15]),
        .Q(core_block[111]));
  FDCE \block_reg_reg[0][16] 
       (.C(clk),
        .CE(\block_reg_reg[0][31]_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(\key_reg_reg[3][31]_0 [16]),
        .Q(core_block[112]));
  FDCE \block_reg_reg[0][17] 
       (.C(clk),
        .CE(\block_reg_reg[0][31]_0 ),
        .CLR(core_n_46),
        .D(\key_reg_reg[3][31]_0 [17]),
        .Q(core_block[113]));
  FDCE \block_reg_reg[0][18] 
       (.C(clk),
        .CE(\block_reg_reg[0][31]_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(\key_reg_reg[3][31]_0 [18]),
        .Q(core_block[114]));
  FDCE \block_reg_reg[0][19] 
       (.C(clk),
        .CE(\block_reg_reg[0][31]_0 ),
        .CLR(core_n_46),
        .D(\key_reg_reg[3][31]_0 [19]),
        .Q(core_block[115]));
  FDCE \block_reg_reg[0][1] 
       (.C(clk),
        .CE(\block_reg_reg[0][31]_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(\key_reg_reg[3][31]_0 [1]),
        .Q(core_block[97]));
  FDCE \block_reg_reg[0][20] 
       (.C(clk),
        .CE(\block_reg_reg[0][31]_0 ),
        .CLR(core_n_46),
        .D(\key_reg_reg[3][31]_0 [20]),
        .Q(core_block[116]));
  FDCE \block_reg_reg[0][21] 
       (.C(clk),
        .CE(\block_reg_reg[0][31]_0 ),
        .CLR(\key_mem_reg[6][124] ),
        .D(\key_reg_reg[3][31]_0 [21]),
        .Q(core_block[117]));
  FDCE \block_reg_reg[0][22] 
       (.C(clk),
        .CE(\block_reg_reg[0][31]_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(\key_reg_reg[3][31]_0 [22]),
        .Q(core_block[118]));
  FDCE \block_reg_reg[0][23] 
       (.C(clk),
        .CE(\block_reg_reg[0][31]_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(\key_reg_reg[3][31]_0 [23]),
        .Q(core_block[119]));
  FDCE \block_reg_reg[0][24] 
       (.C(clk),
        .CE(\block_reg_reg[0][31]_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(\key_reg_reg[3][31]_0 [24]),
        .Q(core_block[120]));
  FDCE \block_reg_reg[0][25] 
       (.C(clk),
        .CE(\block_reg_reg[0][31]_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(\key_reg_reg[3][31]_0 [25]),
        .Q(core_block[121]));
  FDCE \block_reg_reg[0][26] 
       (.C(clk),
        .CE(\block_reg_reg[0][31]_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(\key_reg_reg[3][31]_0 [26]),
        .Q(core_block[122]));
  FDCE \block_reg_reg[0][27] 
       (.C(clk),
        .CE(\block_reg_reg[0][31]_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(\key_reg_reg[3][31]_0 [27]),
        .Q(core_block[123]));
  FDCE \block_reg_reg[0][28] 
       (.C(clk),
        .CE(\block_reg_reg[0][31]_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(\key_reg_reg[3][31]_0 [28]),
        .Q(core_block[124]));
  FDCE \block_reg_reg[0][29] 
       (.C(clk),
        .CE(\block_reg_reg[0][31]_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(\key_reg_reg[3][31]_0 [29]),
        .Q(core_block[125]));
  FDCE \block_reg_reg[0][2] 
       (.C(clk),
        .CE(\block_reg_reg[0][31]_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(\key_reg_reg[3][31]_0 [2]),
        .Q(core_block[98]));
  FDCE \block_reg_reg[0][30] 
       (.C(clk),
        .CE(\block_reg_reg[0][31]_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(\key_reg_reg[3][31]_0 [30]),
        .Q(core_block[126]));
  FDCE \block_reg_reg[0][31] 
       (.C(clk),
        .CE(\block_reg_reg[0][31]_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(\key_reg_reg[3][31]_0 [31]),
        .Q(core_block[127]));
  FDCE \block_reg_reg[0][3] 
       (.C(clk),
        .CE(\block_reg_reg[0][31]_0 ),
        .CLR(core_n_46),
        .D(\key_reg_reg[3][31]_0 [3]),
        .Q(core_block[99]));
  FDCE \block_reg_reg[0][4] 
       (.C(clk),
        .CE(\block_reg_reg[0][31]_0 ),
        .CLR(core_n_46),
        .D(\key_reg_reg[3][31]_0 [4]),
        .Q(core_block[100]));
  FDCE \block_reg_reg[0][5] 
       (.C(clk),
        .CE(\block_reg_reg[0][31]_0 ),
        .CLR(\key_mem_reg[6][124] ),
        .D(\key_reg_reg[3][31]_0 [5]),
        .Q(core_block[101]));
  FDCE \block_reg_reg[0][6] 
       (.C(clk),
        .CE(\block_reg_reg[0][31]_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(\key_reg_reg[3][31]_0 [6]),
        .Q(core_block[102]));
  FDCE \block_reg_reg[0][7] 
       (.C(clk),
        .CE(\block_reg_reg[0][31]_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(\key_reg_reg[3][31]_0 [7]),
        .Q(core_block[103]));
  FDCE \block_reg_reg[0][8] 
       (.C(clk),
        .CE(\block_reg_reg[0][31]_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(\key_reg_reg[3][31]_0 [8]),
        .Q(core_block[104]));
  FDCE \block_reg_reg[0][9] 
       (.C(clk),
        .CE(\block_reg_reg[0][31]_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(\key_reg_reg[3][31]_0 [9]),
        .Q(core_block[105]));
  FDCE \block_reg_reg[1][0] 
       (.C(clk),
        .CE(\block_reg_reg[1][31]_0 ),
        .CLR(core_n_44),
        .D(\key_reg_reg[3][31]_0 [0]),
        .Q(core_block[64]));
  FDCE \block_reg_reg[1][10] 
       (.C(clk),
        .CE(\block_reg_reg[1][31]_0 ),
        .CLR(\config_pin[2] ),
        .D(\key_reg_reg[3][31]_0 [10]),
        .Q(core_block[74]));
  FDCE \block_reg_reg[1][11] 
       (.C(clk),
        .CE(\block_reg_reg[1][31]_0 ),
        .CLR(core_n_46),
        .D(\key_reg_reg[3][31]_0 [11]),
        .Q(core_block[75]));
  FDCE \block_reg_reg[1][12] 
       (.C(clk),
        .CE(\block_reg_reg[1][31]_0 ),
        .CLR(\config_pin[2] ),
        .D(\key_reg_reg[3][31]_0 [12]),
        .Q(core_block[76]));
  FDCE \block_reg_reg[1][13] 
       (.C(clk),
        .CE(\block_reg_reg[1][31]_0 ),
        .CLR(core_n_49),
        .D(\key_reg_reg[3][31]_0 [13]),
        .Q(core_block[77]));
  FDCE \block_reg_reg[1][14] 
       (.C(clk),
        .CE(\block_reg_reg[1][31]_0 ),
        .CLR(core_n_49),
        .D(\key_reg_reg[3][31]_0 [14]),
        .Q(core_block[78]));
  FDCE \block_reg_reg[1][15] 
       (.C(clk),
        .CE(\block_reg_reg[1][31]_0 ),
        .CLR(\config_pin[2] ),
        .D(\key_reg_reg[3][31]_0 [15]),
        .Q(core_block[79]));
  FDCE \block_reg_reg[1][16] 
       (.C(clk),
        .CE(\block_reg_reg[1][31]_0 ),
        .CLR(\config_pin[2] ),
        .D(\key_reg_reg[3][31]_0 [16]),
        .Q(core_block[80]));
  FDCE \block_reg_reg[1][17] 
       (.C(clk),
        .CE(\block_reg_reg[1][31]_0 ),
        .CLR(core_n_46),
        .D(\key_reg_reg[3][31]_0 [17]),
        .Q(core_block[81]));
  FDCE \block_reg_reg[1][18] 
       (.C(clk),
        .CE(\block_reg_reg[1][31]_0 ),
        .CLR(\config_pin[2] ),
        .D(\key_reg_reg[3][31]_0 [18]),
        .Q(core_block[82]));
  FDCE \block_reg_reg[1][19] 
       (.C(clk),
        .CE(\block_reg_reg[1][31]_0 ),
        .CLR(core_n_46),
        .D(\key_reg_reg[3][31]_0 [19]),
        .Q(core_block[83]));
  FDCE \block_reg_reg[1][1] 
       (.C(clk),
        .CE(\block_reg_reg[1][31]_0 ),
        .CLR(core_n_44),
        .D(\key_reg_reg[3][31]_0 [1]),
        .Q(core_block[65]));
  FDCE \block_reg_reg[1][20] 
       (.C(clk),
        .CE(\block_reg_reg[1][31]_0 ),
        .CLR(core_n_46),
        .D(\key_reg_reg[3][31]_0 [20]),
        .Q(core_block[84]));
  FDCE \block_reg_reg[1][21] 
       (.C(clk),
        .CE(\block_reg_reg[1][31]_0 ),
        .CLR(\config_pin[2] ),
        .D(\key_reg_reg[3][31]_0 [21]),
        .Q(core_block[85]));
  FDCE \block_reg_reg[1][22] 
       (.C(clk),
        .CE(\block_reg_reg[1][31]_0 ),
        .CLR(\config_pin[2] ),
        .D(\key_reg_reg[3][31]_0 [22]),
        .Q(core_block[86]));
  FDCE \block_reg_reg[1][23] 
       (.C(clk),
        .CE(\block_reg_reg[1][31]_0 ),
        .CLR(\config_pin[2] ),
        .D(\key_reg_reg[3][31]_0 [23]),
        .Q(core_block[87]));
  FDCE \block_reg_reg[1][24] 
       (.C(clk),
        .CE(\block_reg_reg[1][31]_0 ),
        .CLR(\config_pin[2] ),
        .D(\key_reg_reg[3][31]_0 [24]),
        .Q(core_block[88]));
  FDCE \block_reg_reg[1][25] 
       (.C(clk),
        .CE(\block_reg_reg[1][31]_0 ),
        .CLR(\config_pin[2] ),
        .D(\key_reg_reg[3][31]_0 [25]),
        .Q(core_block[89]));
  FDCE \block_reg_reg[1][26] 
       (.C(clk),
        .CE(\block_reg_reg[1][31]_0 ),
        .CLR(\config_pin[2] ),
        .D(\key_reg_reg[3][31]_0 [26]),
        .Q(core_block[90]));
  FDCE \block_reg_reg[1][27] 
       (.C(clk),
        .CE(\block_reg_reg[1][31]_0 ),
        .CLR(\config_pin[2] ),
        .D(\key_reg_reg[3][31]_0 [27]),
        .Q(core_block[91]));
  FDCE \block_reg_reg[1][28] 
       (.C(clk),
        .CE(\block_reg_reg[1][31]_0 ),
        .CLR(\config_pin[2] ),
        .D(\key_reg_reg[3][31]_0 [28]),
        .Q(core_block[92]));
  FDCE \block_reg_reg[1][29] 
       (.C(clk),
        .CE(\block_reg_reg[1][31]_0 ),
        .CLR(\config_pin[2] ),
        .D(\key_reg_reg[3][31]_0 [29]),
        .Q(core_block[93]));
  FDCE \block_reg_reg[1][2] 
       (.C(clk),
        .CE(\block_reg_reg[1][31]_0 ),
        .CLR(core_n_44),
        .D(\key_reg_reg[3][31]_0 [2]),
        .Q(core_block[66]));
  FDCE \block_reg_reg[1][30] 
       (.C(clk),
        .CE(\block_reg_reg[1][31]_0 ),
        .CLR(\config_pin[2] ),
        .D(\key_reg_reg[3][31]_0 [30]),
        .Q(core_block[94]));
  FDCE \block_reg_reg[1][31] 
       (.C(clk),
        .CE(\block_reg_reg[1][31]_0 ),
        .CLR(\config_pin[2] ),
        .D(\key_reg_reg[3][31]_0 [31]),
        .Q(core_block[95]));
  FDCE \block_reg_reg[1][3] 
       (.C(clk),
        .CE(\block_reg_reg[1][31]_0 ),
        .CLR(core_n_46),
        .D(\key_reg_reg[3][31]_0 [3]),
        .Q(core_block[67]));
  FDCE \block_reg_reg[1][4] 
       (.C(clk),
        .CE(\block_reg_reg[1][31]_0 ),
        .CLR(core_n_46),
        .D(\key_reg_reg[3][31]_0 [4]),
        .Q(core_block[68]));
  FDCE \block_reg_reg[1][5] 
       (.C(clk),
        .CE(\block_reg_reg[1][31]_0 ),
        .CLR(core_n_44),
        .D(\key_reg_reg[3][31]_0 [5]),
        .Q(core_block[69]));
  FDCE \block_reg_reg[1][6] 
       (.C(clk),
        .CE(\block_reg_reg[1][31]_0 ),
        .CLR(core_n_44),
        .D(\key_reg_reg[3][31]_0 [6]),
        .Q(core_block[70]));
  FDCE \block_reg_reg[1][7] 
       (.C(clk),
        .CE(\block_reg_reg[1][31]_0 ),
        .CLR(\config_pin[2] ),
        .D(\key_reg_reg[3][31]_0 [7]),
        .Q(core_block[71]));
  FDCE \block_reg_reg[1][8] 
       (.C(clk),
        .CE(\block_reg_reg[1][31]_0 ),
        .CLR(\config_pin[2] ),
        .D(\key_reg_reg[3][31]_0 [8]),
        .Q(core_block[72]));
  FDCE \block_reg_reg[1][9] 
       (.C(clk),
        .CE(\block_reg_reg[1][31]_0 ),
        .CLR(\config_pin[2] ),
        .D(\key_reg_reg[3][31]_0 [9]),
        .Q(core_block[73]));
  FDCE \block_reg_reg[2][0] 
       (.C(clk),
        .CE(\block_reg_reg[2][31]_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(\key_reg_reg[3][31]_0 [0]),
        .Q(core_block[32]));
  FDCE \block_reg_reg[2][10] 
       (.C(clk),
        .CE(\block_reg_reg[2][31]_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(\key_reg_reg[3][31]_0 [10]),
        .Q(core_block[42]));
  FDCE \block_reg_reg[2][11] 
       (.C(clk),
        .CE(\block_reg_reg[2][31]_0 ),
        .CLR(core_n_46),
        .D(\key_reg_reg[3][31]_0 [11]),
        .Q(core_block[43]));
  FDCE \block_reg_reg[2][12] 
       (.C(clk),
        .CE(\block_reg_reg[2][31]_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(\key_reg_reg[3][31]_0 [12]),
        .Q(core_block[44]));
  FDCE \block_reg_reg[2][13] 
       (.C(clk),
        .CE(\block_reg_reg[2][31]_0 ),
        .CLR(\key_mem_reg[6][124] ),
        .D(\key_reg_reg[3][31]_0 [13]),
        .Q(core_block[45]));
  FDCE \block_reg_reg[2][14] 
       (.C(clk),
        .CE(\block_reg_reg[2][31]_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(\key_reg_reg[3][31]_0 [14]),
        .Q(core_block[46]));
  FDCE \block_reg_reg[2][15] 
       (.C(clk),
        .CE(\block_reg_reg[2][31]_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(\key_reg_reg[3][31]_0 [15]),
        .Q(core_block[47]));
  FDCE \block_reg_reg[2][16] 
       (.C(clk),
        .CE(\block_reg_reg[2][31]_0 ),
        .CLR(\key_mem_reg[6][124] ),
        .D(\key_reg_reg[3][31]_0 [16]),
        .Q(core_block[48]));
  FDCE \block_reg_reg[2][17] 
       (.C(clk),
        .CE(\block_reg_reg[2][31]_0 ),
        .CLR(core_n_46),
        .D(\key_reg_reg[3][31]_0 [17]),
        .Q(core_block[49]));
  FDCE \block_reg_reg[2][18] 
       (.C(clk),
        .CE(\block_reg_reg[2][31]_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(\key_reg_reg[3][31]_0 [18]),
        .Q(core_block[50]));
  FDCE \block_reg_reg[2][19] 
       (.C(clk),
        .CE(\block_reg_reg[2][31]_0 ),
        .CLR(core_n_46),
        .D(\key_reg_reg[3][31]_0 [19]),
        .Q(core_block[51]));
  FDCE \block_reg_reg[2][1] 
       (.C(clk),
        .CE(\block_reg_reg[2][31]_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(\key_reg_reg[3][31]_0 [1]),
        .Q(core_block[33]));
  FDCE \block_reg_reg[2][20] 
       (.C(clk),
        .CE(\block_reg_reg[2][31]_0 ),
        .CLR(core_n_46),
        .D(\key_reg_reg[3][31]_0 [20]),
        .Q(core_block[52]));
  FDCE \block_reg_reg[2][21] 
       (.C(clk),
        .CE(\block_reg_reg[2][31]_0 ),
        .CLR(\key_mem_reg[6][124] ),
        .D(\key_reg_reg[3][31]_0 [21]),
        .Q(core_block[53]));
  FDCE \block_reg_reg[2][22] 
       (.C(clk),
        .CE(\block_reg_reg[2][31]_0 ),
        .CLR(\key_mem_reg[6][124] ),
        .D(\key_reg_reg[3][31]_0 [22]),
        .Q(core_block[54]));
  FDCE \block_reg_reg[2][23] 
       (.C(clk),
        .CE(\block_reg_reg[2][31]_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(\key_reg_reg[3][31]_0 [23]),
        .Q(core_block[55]));
  FDCE \block_reg_reg[2][24] 
       (.C(clk),
        .CE(\block_reg_reg[2][31]_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(\key_reg_reg[3][31]_0 [24]),
        .Q(core_block[56]));
  FDCE \block_reg_reg[2][25] 
       (.C(clk),
        .CE(\block_reg_reg[2][31]_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(\key_reg_reg[3][31]_0 [25]),
        .Q(core_block[57]));
  FDCE \block_reg_reg[2][26] 
       (.C(clk),
        .CE(\block_reg_reg[2][31]_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(\key_reg_reg[3][31]_0 [26]),
        .Q(core_block[58]));
  FDCE \block_reg_reg[2][27] 
       (.C(clk),
        .CE(\block_reg_reg[2][31]_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(\key_reg_reg[3][31]_0 [27]),
        .Q(core_block[59]));
  FDCE \block_reg_reg[2][28] 
       (.C(clk),
        .CE(\block_reg_reg[2][31]_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(\key_reg_reg[3][31]_0 [28]),
        .Q(core_block[60]));
  FDCE \block_reg_reg[2][29] 
       (.C(clk),
        .CE(\block_reg_reg[2][31]_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(\key_reg_reg[3][31]_0 [29]),
        .Q(core_block[61]));
  FDCE \block_reg_reg[2][2] 
       (.C(clk),
        .CE(\block_reg_reg[2][31]_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(\key_reg_reg[3][31]_0 [2]),
        .Q(core_block[34]));
  FDCE \block_reg_reg[2][30] 
       (.C(clk),
        .CE(\block_reg_reg[2][31]_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(\key_reg_reg[3][31]_0 [30]),
        .Q(core_block[62]));
  FDCE \block_reg_reg[2][31] 
       (.C(clk),
        .CE(\block_reg_reg[2][31]_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(\key_reg_reg[3][31]_0 [31]),
        .Q(core_block[63]));
  FDCE \block_reg_reg[2][3] 
       (.C(clk),
        .CE(\block_reg_reg[2][31]_0 ),
        .CLR(core_n_46),
        .D(\key_reg_reg[3][31]_0 [3]),
        .Q(core_block[35]));
  FDCE \block_reg_reg[2][4] 
       (.C(clk),
        .CE(\block_reg_reg[2][31]_0 ),
        .CLR(core_n_46),
        .D(\key_reg_reg[3][31]_0 [4]),
        .Q(core_block[36]));
  FDCE \block_reg_reg[2][5] 
       (.C(clk),
        .CE(\block_reg_reg[2][31]_0 ),
        .CLR(\key_mem_reg[6][124] ),
        .D(\key_reg_reg[3][31]_0 [5]),
        .Q(core_block[37]));
  FDCE \block_reg_reg[2][6] 
       (.C(clk),
        .CE(\block_reg_reg[2][31]_0 ),
        .CLR(\key_mem_reg[6][124] ),
        .D(\key_reg_reg[3][31]_0 [6]),
        .Q(core_block[38]));
  FDCE \block_reg_reg[2][7] 
       (.C(clk),
        .CE(\block_reg_reg[2][31]_0 ),
        .CLR(\key_mem_reg[6][124] ),
        .D(\key_reg_reg[3][31]_0 [7]),
        .Q(core_block[39]));
  FDCE \block_reg_reg[2][8] 
       (.C(clk),
        .CE(\block_reg_reg[2][31]_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(\key_reg_reg[3][31]_0 [8]),
        .Q(core_block[40]));
  FDCE \block_reg_reg[2][9] 
       (.C(clk),
        .CE(\block_reg_reg[2][31]_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(\key_reg_reg[3][31]_0 [9]),
        .Q(core_block[41]));
  FDCE \block_reg_reg[3][0] 
       (.C(clk),
        .CE(\block_reg_reg[3][31]_0 ),
        .CLR(core_n_51),
        .D(\key_reg_reg[3][31]_0 [0]),
        .Q(core_block[0]));
  FDCE \block_reg_reg[3][10] 
       (.C(clk),
        .CE(\block_reg_reg[3][31]_0 ),
        .CLR(\config_pin[2] ),
        .D(\key_reg_reg[3][31]_0 [10]),
        .Q(core_block[10]));
  FDCE \block_reg_reg[3][11] 
       (.C(clk),
        .CE(\block_reg_reg[3][31]_0 ),
        .CLR(core_n_46),
        .D(\key_reg_reg[3][31]_0 [11]),
        .Q(core_block[11]));
  FDCE \block_reg_reg[3][12] 
       (.C(clk),
        .CE(\block_reg_reg[3][31]_0 ),
        .CLR(\config_pin[2] ),
        .D(\key_reg_reg[3][31]_0 [12]),
        .Q(core_block[12]));
  FDCE \block_reg_reg[3][13] 
       (.C(clk),
        .CE(\block_reg_reg[3][31]_0 ),
        .CLR(\config_pin[2] ),
        .D(\key_reg_reg[3][31]_0 [13]),
        .Q(core_block[13]));
  FDCE \block_reg_reg[3][14] 
       (.C(clk),
        .CE(\block_reg_reg[3][31]_0 ),
        .CLR(\config_pin[2] ),
        .D(\key_reg_reg[3][31]_0 [14]),
        .Q(core_block[14]));
  FDCE \block_reg_reg[3][15] 
       (.C(clk),
        .CE(\block_reg_reg[3][31]_0 ),
        .CLR(\config_pin[2] ),
        .D(\key_reg_reg[3][31]_0 [15]),
        .Q(core_block[15]));
  FDCE \block_reg_reg[3][16] 
       (.C(clk),
        .CE(\block_reg_reg[3][31]_0 ),
        .CLR(core_n_50),
        .D(\key_reg_reg[3][31]_0 [16]),
        .Q(core_block[16]));
  FDCE \block_reg_reg[3][17] 
       (.C(clk),
        .CE(\block_reg_reg[3][31]_0 ),
        .CLR(core_n_46),
        .D(\key_reg_reg[3][31]_0 [17]),
        .Q(core_block[17]));
  FDCE \block_reg_reg[3][18] 
       (.C(clk),
        .CE(\block_reg_reg[3][31]_0 ),
        .CLR(\config_pin[2] ),
        .D(\key_reg_reg[3][31]_0 [18]),
        .Q(core_block[18]));
  FDCE \block_reg_reg[3][19] 
       (.C(clk),
        .CE(\block_reg_reg[3][31]_0 ),
        .CLR(core_n_46),
        .D(\key_reg_reg[3][31]_0 [19]),
        .Q(core_block[19]));
  FDCE \block_reg_reg[3][1] 
       (.C(clk),
        .CE(\block_reg_reg[3][31]_0 ),
        .CLR(\config_pin[2] ),
        .D(\key_reg_reg[3][31]_0 [1]),
        .Q(core_block[1]));
  FDCE \block_reg_reg[3][20] 
       (.C(clk),
        .CE(\block_reg_reg[3][31]_0 ),
        .CLR(core_n_46),
        .D(\key_reg_reg[3][31]_0 [20]),
        .Q(core_block[20]));
  FDCE \block_reg_reg[3][21] 
       (.C(clk),
        .CE(\block_reg_reg[3][31]_0 ),
        .CLR(core_n_51),
        .D(\key_reg_reg[3][31]_0 [21]),
        .Q(core_block[21]));
  FDCE \block_reg_reg[3][22] 
       (.C(clk),
        .CE(\block_reg_reg[3][31]_0 ),
        .CLR(core_n_51),
        .D(\key_reg_reg[3][31]_0 [22]),
        .Q(core_block[22]));
  FDCE \block_reg_reg[3][23] 
       (.C(clk),
        .CE(\block_reg_reg[3][31]_0 ),
        .CLR(\config_pin[2] ),
        .D(\key_reg_reg[3][31]_0 [23]),
        .Q(core_block[23]));
  FDCE \block_reg_reg[3][24] 
       (.C(clk),
        .CE(\block_reg_reg[3][31]_0 ),
        .CLR(\config_pin[2] ),
        .D(\key_reg_reg[3][31]_0 [24]),
        .Q(core_block[24]));
  FDCE \block_reg_reg[3][25] 
       (.C(clk),
        .CE(\block_reg_reg[3][31]_0 ),
        .CLR(\config_pin[2] ),
        .D(\key_reg_reg[3][31]_0 [25]),
        .Q(core_block[25]));
  FDCE \block_reg_reg[3][26] 
       (.C(clk),
        .CE(\block_reg_reg[3][31]_0 ),
        .CLR(\config_pin[2] ),
        .D(\key_reg_reg[3][31]_0 [26]),
        .Q(core_block[26]));
  FDCE \block_reg_reg[3][27] 
       (.C(clk),
        .CE(\block_reg_reg[3][31]_0 ),
        .CLR(\config_pin[2] ),
        .D(\key_reg_reg[3][31]_0 [27]),
        .Q(core_block[27]));
  FDCE \block_reg_reg[3][28] 
       (.C(clk),
        .CE(\block_reg_reg[3][31]_0 ),
        .CLR(\config_pin[2] ),
        .D(\key_reg_reg[3][31]_0 [28]),
        .Q(core_block[28]));
  FDCE \block_reg_reg[3][29] 
       (.C(clk),
        .CE(\block_reg_reg[3][31]_0 ),
        .CLR(\config_pin[2] ),
        .D(\key_reg_reg[3][31]_0 [29]),
        .Q(core_block[29]));
  FDCE \block_reg_reg[3][2] 
       (.C(clk),
        .CE(\block_reg_reg[3][31]_0 ),
        .CLR(\config_pin[2] ),
        .D(\key_reg_reg[3][31]_0 [2]),
        .Q(core_block[2]));
  FDCE \block_reg_reg[3][30] 
       (.C(clk),
        .CE(\block_reg_reg[3][31]_0 ),
        .CLR(\config_pin[2] ),
        .D(\key_reg_reg[3][31]_0 [30]),
        .Q(core_block[30]));
  FDCE \block_reg_reg[3][31] 
       (.C(clk),
        .CE(\block_reg_reg[3][31]_0 ),
        .CLR(\config_pin[2] ),
        .D(\key_reg_reg[3][31]_0 [31]),
        .Q(core_block[31]));
  FDCE \block_reg_reg[3][3] 
       (.C(clk),
        .CE(\block_reg_reg[3][31]_0 ),
        .CLR(core_n_46),
        .D(\key_reg_reg[3][31]_0 [3]),
        .Q(core_block[3]));
  FDCE \block_reg_reg[3][4] 
       (.C(clk),
        .CE(\block_reg_reg[3][31]_0 ),
        .CLR(core_n_46),
        .D(\key_reg_reg[3][31]_0 [4]),
        .Q(core_block[4]));
  FDCE \block_reg_reg[3][5] 
       (.C(clk),
        .CE(\block_reg_reg[3][31]_0 ),
        .CLR(core_n_47),
        .D(\key_reg_reg[3][31]_0 [5]),
        .Q(core_block[5]));
  FDCE \block_reg_reg[3][6] 
       (.C(clk),
        .CE(\block_reg_reg[3][31]_0 ),
        .CLR(core_n_48),
        .D(\key_reg_reg[3][31]_0 [6]),
        .Q(core_block[6]));
  FDCE \block_reg_reg[3][7] 
       (.C(clk),
        .CE(\block_reg_reg[3][31]_0 ),
        .CLR(\config_pin[2] ),
        .D(\key_reg_reg[3][31]_0 [7]),
        .Q(core_block[7]));
  FDCE \block_reg_reg[3][8] 
       (.C(clk),
        .CE(\block_reg_reg[3][31]_0 ),
        .CLR(\config_pin[2] ),
        .D(\key_reg_reg[3][31]_0 [8]),
        .Q(core_block[8]));
  FDCE \block_reg_reg[3][9] 
       (.C(clk),
        .CE(\block_reg_reg[3][31]_0 ),
        .CLR(\config_pin[2] ),
        .D(\key_reg_reg[3][31]_0 [9]),
        .Q(core_block[9]));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w0_reg[11]_i_5 
       (.I0(round_key[43]),
        .I1(core_block[43]),
        .O(\dec_block/p_0_out [43]));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w0_reg[13]_i_4 
       (.I0(round_key[45]),
        .I1(core_block[45]),
        .O(\dec_block/p_0_out [45]));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w0_reg[16]_i_5 
       (.I0(round_key[16]),
        .I1(core_block[16]),
        .O(\dec_block/p_0_out [16]));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w0_reg[17]_i_6 
       (.I0(round_key[17]),
        .I1(core_block[17]),
        .O(\dec_block/p_0_out [17]));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w0_reg[19]_i_5 
       (.I0(round_key[19]),
        .I1(core_block[19]),
        .O(\dec_block/p_0_out [19]));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w0_reg[20]_i_5 
       (.I0(round_key[20]),
        .I1(core_block[20]),
        .O(\dec_block/p_0_out [20]));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w0_reg[21]_i_4 
       (.I0(round_key[21]),
        .I1(core_block[21]),
        .O(\dec_block/p_0_out [21]));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w0_reg[22]_i_4 
       (.I0(round_key[22]),
        .I1(core_block[22]),
        .O(\dec_block/p_0_out [22]));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w0_reg[3]_i_6 
       (.I0(round_key[67]),
        .I1(core_block[67]),
        .O(\dec_block/p_0_out [67]));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w0_reg[4]_i_6 
       (.I0(round_key[68]),
        .I1(core_block[68]),
        .O(\dec_block/p_0_out [68]));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w1_reg[11]_i_5 
       (.I0(round_key[11]),
        .I1(core_block[11]),
        .O(\dec_block/p_0_out [11]));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w1_reg[17]_i_7 
       (.I0(round_key[113]),
        .I1(core_block[113]),
        .O(\enc_block/addroundkey_return [113]));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w1_reg[19]_i_5 
       (.I0(round_key[115]),
        .I1(core_block[115]),
        .O(\enc_block/addroundkey_return [115]));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w1_reg[20]_i_6 
       (.I0(round_key[116]),
        .I1(core_block[116]),
        .O(\enc_block/addroundkey_return [116]));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w1_reg[21]_i_4 
       (.I0(round_key[117]),
        .I1(core_block[117]),
        .O(\enc_block/addroundkey_return [117]));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w1_reg[3]_i_7 
       (.I0(round_key[35]),
        .I1(core_block[35]),
        .O(\dec_block/p_0_out [35]));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w1_reg[4]_i_6 
       (.I0(round_key[36]),
        .I1(core_block[36]),
        .O(\dec_block/p_0_out [36]));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w1_reg[5]_i_4 
       (.I0(round_key[37]),
        .I1(core_block[37]),
        .O(\dec_block/p_0_out [37]));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w1_reg[6]_i_4 
       (.I0(round_key[38]),
        .I1(core_block[38]),
        .O(\dec_block/p_0_out [38]));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w1_reg[7]_i_5 
       (.I0(round_key[39]),
        .I1(core_block[39]),
        .O(\dec_block/p_0_out [39]));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w2_reg[0]_i_5 
       (.I0(round_key[0]),
        .I1(core_block[0]),
        .O(\dec_block/p_0_out [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w2_reg[11]_i_5 
       (.I0(round_key[107]),
        .I1(core_block[107]),
        .O(\enc_block/addroundkey_return [107]));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w2_reg[13]_i_6 
       (.I0(round_key[109]),
        .I1(core_block[109]),
        .O(\enc_block/addroundkey_return [109]));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w2_reg[14]_i_5 
       (.I0(round_key[110]),
        .I1(core_block[110]),
        .O(\enc_block/addroundkey_return [110]));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w2_reg[17]_i_7 
       (.I0(round_key[81]),
        .I1(core_block[81]),
        .O(\enc_block/addroundkey_return [81]));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w2_reg[19]_i_6 
       (.I0(round_key[83]),
        .I1(core_block[83]),
        .O(\enc_block/addroundkey_return [83]));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w2_reg[20]_i_6 
       (.I0(round_key[84]),
        .I1(core_block[84]),
        .O(\enc_block/addroundkey_return [84]));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w2_reg[3]_i_6 
       (.I0(round_key[3]),
        .I1(core_block[3]),
        .O(\dec_block/p_0_out [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w2_reg[4]_i_7 
       (.I0(round_key[4]),
        .I1(core_block[4]),
        .O(\dec_block/p_0_out [4]));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w2_reg[5]_i_5 
       (.I0(round_key[5]),
        .I1(core_block[5]),
        .O(\dec_block/p_0_out [5]));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w2_reg[6]_i_5 
       (.I0(round_key[6]),
        .I1(core_block[6]),
        .O(\dec_block/p_0_out [6]));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w3_reg[11]_i_8 
       (.I0(round_key[75]),
        .I1(core_block[75]),
        .O(\enc_block/addroundkey_return [75]));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w3_reg[13]_i_14 
       (.I0(round_key[77]),
        .I1(core_block[77]),
        .O(\enc_block/addroundkey_return [77]));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w3_reg[14]_i_12 
       (.I0(round_key[78]),
        .I1(core_block[78]),
        .O(\enc_block/addroundkey_return [78]));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w3_reg[16]_i_7 
       (.I0(round_key[48]),
        .I1(core_block[48]),
        .O(\enc_block/addroundkey_return [48]));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w3_reg[17]_i_8 
       (.I0(round_key[49]),
        .I1(core_block[49]),
        .O(\enc_block/addroundkey_return [49]));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w3_reg[19]_i_9 
       (.I0(round_key[51]),
        .I1(core_block[51]),
        .O(\enc_block/addroundkey_return [51]));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w3_reg[20]_i_10 
       (.I0(round_key[52]),
        .I1(core_block[52]),
        .O(\enc_block/addroundkey_return [52]));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w3_reg[21]_i_14 
       (.I0(round_key[53]),
        .I1(core_block[53]),
        .O(\enc_block/addroundkey_return [53]));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w3_reg[22]_i_12 
       (.I0(round_key[54]),
        .I1(core_block[54]),
        .O(\enc_block/addroundkey_return [54]));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w3_reg[3]_i_9 
       (.I0(round_key[99]),
        .I1(core_block[99]),
        .O(\enc_block/addroundkey_return [99]));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w3_reg[4]_i_10 
       (.I0(round_key[100]),
        .I1(core_block[100]),
        .O(\enc_block/addroundkey_return [100]));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w3_reg[5]_i_14 
       (.I0(round_key[101]),
        .I1(core_block[101]),
        .O(\enc_block/addroundkey_return [101]));
  platform_aes_top_0_2_aes_core core
       (.D(core_result),
        .\FSM_sequential_enc_ctrl_reg_reg[0] (encdec_reg),
        .addroundkey_return({\enc_block/addroundkey_return [117:115],\enc_block/addroundkey_return [113],\enc_block/addroundkey_return [110:109],\enc_block/addroundkey_return [107],\enc_block/addroundkey_return [101:99],\enc_block/addroundkey_return [84:83],\enc_block/addroundkey_return [81],\enc_block/addroundkey_return [78:77],\enc_block/addroundkey_return [75],\enc_block/addroundkey_return [54:51],\enc_block/addroundkey_return [49:48]}),
        .clk(clk),
        .config_pin(config_pin),
        .\config_pin[2] (\config_pin[2]_1 ),
        .\config_pin[2]_0 (core_n_44),
        .\config_pin[2]_1 (\config_pin[2]_0 ),
        .\config_pin[2]_2 (core_n_46),
        .\config_pin[2]_3 (core_n_47),
        .\config_pin[2]_4 (core_n_48),
        .\config_pin[2]_5 (core_n_49),
        .\config_pin[2]_6 (core_n_50),
        .\config_pin[2]_7 (core_n_51),
        .\config_pin[2]_8 (core_n_52),
        .core_block(core_block),
        .core_key(core_key),
        .init_reg(init_reg),
        .\key_mem_reg[10][117] ({round_key[117:115],round_key[113],round_key[110:109],round_key[107],round_key[101:99],round_key[84:83],round_key[81],round_key[78:77],round_key[75],round_key[68:67],round_key[54:51],round_key[49:48],round_key[45],round_key[43],round_key[39:35],round_key[22:19],round_key[17:16],round_key[11],round_key[6:3],round_key[0]}),
        .\key_mem_reg[6][124] (\key_mem_reg[6][124] ),
        .next_reg(next_reg),
        .p_0_out({\dec_block/p_0_out [68:67],\dec_block/p_0_out [45],\dec_block/p_0_out [43],\dec_block/p_0_out [39:35],\dec_block/p_0_out [22:19],\dec_block/p_0_out [17:16],\dec_block/p_0_out [11],\dec_block/p_0_out [6:3],\dec_block/p_0_out [0]}));
  FDCE encdec_reg_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_0 ),
        .D(encdec_reg_reg_0),
        .Q(encdec_reg));
  FDCE init_reg_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2] ),
        .D(init_new1_out),
        .Q(init_reg));
  FDPE \key_reg_reg[0][0] 
       (.C(clk),
        .CE(\key_reg_reg[0][31]_0 ),
        .D(\key_reg_reg[3][31]_0 [0]),
        .PRE(core_n_51),
        .Q(core_key[96]));
  FDCE \key_reg_reg[0][10] 
       (.C(clk),
        .CE(\key_reg_reg[0][31]_0 ),
        .CLR(core_n_48),
        .D(\key_reg_reg[3][31]_0 [10]),
        .Q(core_key[106]));
  FDCE \key_reg_reg[0][11] 
       (.C(clk),
        .CE(\key_reg_reg[0][31]_0 ),
        .CLR(core_n_49),
        .D(\key_reg_reg[3][31]_0 [11]),
        .Q(core_key[107]));
  FDCE \key_reg_reg[0][12] 
       (.C(clk),
        .CE(\key_reg_reg[0][31]_0 ),
        .CLR(core_n_49),
        .D(\key_reg_reg[3][31]_0 [12]),
        .Q(core_key[108]));
  FDCE \key_reg_reg[0][13] 
       (.C(clk),
        .CE(\key_reg_reg[0][31]_0 ),
        .CLR(core_n_49),
        .D(\key_reg_reg[3][31]_0 [13]),
        .Q(core_key[109]));
  FDPE \key_reg_reg[0][14] 
       (.C(clk),
        .CE(\key_reg_reg[0][31]_0 ),
        .D(\key_reg_reg[3][31]_0 [14]),
        .PRE(core_n_49),
        .Q(core_key[110]));
  FDCE \key_reg_reg[0][15] 
       (.C(clk),
        .CE(\key_reg_reg[0][31]_0 ),
        .CLR(core_n_49),
        .D(\key_reg_reg[3][31]_0 [15]),
        .Q(core_key[111]));
  FDCE \key_reg_reg[0][16] 
       (.C(clk),
        .CE(\key_reg_reg[0][31]_0 ),
        .CLR(core_n_50),
        .D(\key_reg_reg[3][31]_0 [16]),
        .Q(core_key[112]));
  FDPE \key_reg_reg[0][17] 
       (.C(clk),
        .CE(\key_reg_reg[0][31]_0 ),
        .D(\key_reg_reg[3][31]_0 [17]),
        .PRE(core_n_50),
        .Q(core_key[113]));
  FDCE \key_reg_reg[0][18] 
       (.C(clk),
        .CE(\key_reg_reg[0][31]_0 ),
        .CLR(core_n_50),
        .D(\key_reg_reg[3][31]_0 [18]),
        .Q(core_key[114]));
  FDCE \key_reg_reg[0][19] 
       (.C(clk),
        .CE(\key_reg_reg[0][31]_0 ),
        .CLR(core_n_50),
        .D(\key_reg_reg[3][31]_0 [19]),
        .Q(core_key[115]));
  FDCE \key_reg_reg[0][1] 
       (.C(clk),
        .CE(\key_reg_reg[0][31]_0 ),
        .CLR(core_n_46),
        .D(\key_reg_reg[3][31]_0 [1]),
        .Q(core_key[97]));
  FDPE \key_reg_reg[0][20] 
       (.C(clk),
        .CE(\key_reg_reg[0][31]_0 ),
        .D(\key_reg_reg[3][31]_0 [20]),
        .PRE(core_n_51),
        .Q(core_key[116]));
  FDPE \key_reg_reg[0][21] 
       (.C(clk),
        .CE(\key_reg_reg[0][31]_0 ),
        .D(\key_reg_reg[3][31]_0 [21]),
        .PRE(core_n_51),
        .Q(core_key[117]));
  FDPE \key_reg_reg[0][22] 
       (.C(clk),
        .CE(\key_reg_reg[0][31]_0 ),
        .D(\key_reg_reg[3][31]_0 [22]),
        .PRE(core_n_51),
        .Q(core_key[118]));
  FDCE \key_reg_reg[0][23] 
       (.C(clk),
        .CE(\key_reg_reg[0][31]_0 ),
        .CLR(core_n_51),
        .D(\key_reg_reg[3][31]_0 [23]),
        .Q(core_key[119]));
  FDPE \key_reg_reg[0][24] 
       (.C(clk),
        .CE(\key_reg_reg[0][31]_0 ),
        .D(\key_reg_reg[3][31]_0 [24]),
        .PRE(\config_pin[2]_0 ),
        .Q(core_key[120]));
  FDPE \key_reg_reg[0][25] 
       (.C(clk),
        .CE(\key_reg_reg[0][31]_0 ),
        .D(\key_reg_reg[3][31]_0 [25]),
        .PRE(\config_pin[2]_0 ),
        .Q(core_key[121]));
  FDCE \key_reg_reg[0][26] 
       (.C(clk),
        .CE(\key_reg_reg[0][31]_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(\key_reg_reg[3][31]_0 [26]),
        .Q(core_key[122]));
  FDPE \key_reg_reg[0][27] 
       (.C(clk),
        .CE(\key_reg_reg[0][31]_0 ),
        .D(\key_reg_reg[3][31]_0 [27]),
        .PRE(\config_pin[2]_0 ),
        .Q(core_key[123]));
  FDCE \key_reg_reg[0][28] 
       (.C(clk),
        .CE(\key_reg_reg[0][31]_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(\key_reg_reg[3][31]_0 [28]),
        .Q(core_key[124]));
  FDPE \key_reg_reg[0][29] 
       (.C(clk),
        .CE(\key_reg_reg[0][31]_0 ),
        .D(\key_reg_reg[3][31]_0 [29]),
        .PRE(\config_pin[2]_0 ),
        .Q(core_key[125]));
  FDCE \key_reg_reg[0][2] 
       (.C(clk),
        .CE(\key_reg_reg[0][31]_0 ),
        .CLR(core_n_47),
        .D(\key_reg_reg[3][31]_0 [2]),
        .Q(core_key[98]));
  FDCE \key_reg_reg[0][30] 
       (.C(clk),
        .CE(\key_reg_reg[0][31]_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(\key_reg_reg[3][31]_0 [30]),
        .Q(core_key[126]));
  FDPE \key_reg_reg[0][31] 
       (.C(clk),
        .CE(\key_reg_reg[0][31]_0 ),
        .D(\key_reg_reg[3][31]_0 [31]),
        .PRE(\config_pin[2]_0 ),
        .Q(core_key[127]));
  FDPE \key_reg_reg[0][3] 
       (.C(clk),
        .CE(\key_reg_reg[0][31]_0 ),
        .D(\key_reg_reg[3][31]_0 [3]),
        .PRE(core_n_47),
        .Q(core_key[99]));
  FDPE \key_reg_reg[0][4] 
       (.C(clk),
        .CE(\key_reg_reg[0][31]_0 ),
        .D(\key_reg_reg[3][31]_0 [4]),
        .PRE(core_n_47),
        .Q(core_key[100]));
  FDPE \key_reg_reg[0][5] 
       (.C(clk),
        .CE(\key_reg_reg[0][31]_0 ),
        .D(\key_reg_reg[3][31]_0 [5]),
        .PRE(core_n_47),
        .Q(core_key[101]));
  FDPE \key_reg_reg[0][6] 
       (.C(clk),
        .CE(\key_reg_reg[0][31]_0 ),
        .D(\key_reg_reg[3][31]_0 [6]),
        .PRE(core_n_48),
        .Q(core_key[102]));
  FDPE \key_reg_reg[0][7] 
       (.C(clk),
        .CE(\key_reg_reg[0][31]_0 ),
        .D(\key_reg_reg[3][31]_0 [7]),
        .PRE(core_n_48),
        .Q(core_key[103]));
  FDCE \key_reg_reg[0][8] 
       (.C(clk),
        .CE(\key_reg_reg[0][31]_0 ),
        .CLR(core_n_48),
        .D(\key_reg_reg[3][31]_0 [8]),
        .Q(core_key[104]));
  FDCE \key_reg_reg[0][9] 
       (.C(clk),
        .CE(\key_reg_reg[0][31]_0 ),
        .CLR(core_n_48),
        .D(\key_reg_reg[3][31]_0 [9]),
        .Q(core_key[105]));
  FDCE \key_reg_reg[1][0] 
       (.C(clk),
        .CE(\key_reg_reg[1][31]_0 ),
        .CLR(core_n_52),
        .D(\key_reg_reg[3][31]_0 [0]),
        .Q(core_key[64]));
  FDCE \key_reg_reg[1][10] 
       (.C(clk),
        .CE(\key_reg_reg[1][31]_0 ),
        .CLR(core_n_48),
        .D(\key_reg_reg[3][31]_0 [10]),
        .Q(core_key[74]));
  FDPE \key_reg_reg[1][11] 
       (.C(clk),
        .CE(\key_reg_reg[1][31]_0 ),
        .D(\key_reg_reg[3][31]_0 [11]),
        .PRE(core_n_49),
        .Q(core_key[75]));
  FDPE \key_reg_reg[1][12] 
       (.C(clk),
        .CE(\key_reg_reg[1][31]_0 ),
        .D(\key_reg_reg[3][31]_0 [12]),
        .PRE(core_n_49),
        .Q(core_key[76]));
  FDPE \key_reg_reg[1][13] 
       (.C(clk),
        .CE(\key_reg_reg[1][31]_0 ),
        .D(\key_reg_reg[3][31]_0 [13]),
        .PRE(core_n_49),
        .Q(core_key[77]));
  FDCE \key_reg_reg[1][14] 
       (.C(clk),
        .CE(\key_reg_reg[1][31]_0 ),
        .CLR(core_n_49),
        .D(\key_reg_reg[3][31]_0 [14]),
        .Q(core_key[78]));
  FDPE \key_reg_reg[1][15] 
       (.C(clk),
        .CE(\key_reg_reg[1][31]_0 ),
        .D(\key_reg_reg[3][31]_0 [15]),
        .PRE(core_n_50),
        .Q(core_key[79]));
  FDCE \key_reg_reg[1][16] 
       (.C(clk),
        .CE(\key_reg_reg[1][31]_0 ),
        .CLR(core_n_50),
        .D(\key_reg_reg[3][31]_0 [16]),
        .Q(core_key[80]));
  FDCE \key_reg_reg[1][17] 
       (.C(clk),
        .CE(\key_reg_reg[1][31]_0 ),
        .CLR(core_n_50),
        .D(\key_reg_reg[3][31]_0 [17]),
        .Q(core_key[81]));
  FDCE \key_reg_reg[1][18] 
       (.C(clk),
        .CE(\key_reg_reg[1][31]_0 ),
        .CLR(core_n_50),
        .D(\key_reg_reg[3][31]_0 [18]),
        .Q(core_key[82]));
  FDCE \key_reg_reg[1][19] 
       (.C(clk),
        .CE(\key_reg_reg[1][31]_0 ),
        .CLR(core_n_50),
        .D(\key_reg_reg[3][31]_0 [19]),
        .Q(core_key[83]));
  FDPE \key_reg_reg[1][1] 
       (.C(clk),
        .CE(\key_reg_reg[1][31]_0 ),
        .D(\key_reg_reg[3][31]_0 [1]),
        .PRE(core_n_47),
        .Q(core_key[65]));
  FDCE \key_reg_reg[1][20] 
       (.C(clk),
        .CE(\key_reg_reg[1][31]_0 ),
        .CLR(core_n_51),
        .D(\key_reg_reg[3][31]_0 [20]),
        .Q(core_key[84]));
  FDPE \key_reg_reg[1][21] 
       (.C(clk),
        .CE(\key_reg_reg[1][31]_0 ),
        .D(\key_reg_reg[3][31]_0 [21]),
        .PRE(core_n_51),
        .Q(core_key[85]));
  FDPE \key_reg_reg[1][22] 
       (.C(clk),
        .CE(\key_reg_reg[1][31]_0 ),
        .D(\key_reg_reg[3][31]_0 [22]),
        .PRE(core_n_51),
        .Q(core_key[86]));
  FDPE \key_reg_reg[1][23] 
       (.C(clk),
        .CE(\key_reg_reg[1][31]_0 ),
        .D(\key_reg_reg[3][31]_0 [23]),
        .PRE(core_n_51),
        .Q(core_key[87]));
  FDPE \key_reg_reg[1][24] 
       (.C(clk),
        .CE(\key_reg_reg[1][31]_0 ),
        .D(\key_reg_reg[3][31]_0 [24]),
        .PRE(\config_pin[2] ),
        .Q(core_key[88]));
  FDCE \key_reg_reg[1][25] 
       (.C(clk),
        .CE(\key_reg_reg[1][31]_0 ),
        .CLR(\config_pin[2] ),
        .D(\key_reg_reg[3][31]_0 [25]),
        .Q(core_key[89]));
  FDPE \key_reg_reg[1][26] 
       (.C(clk),
        .CE(\key_reg_reg[1][31]_0 ),
        .D(\key_reg_reg[3][31]_0 [26]),
        .PRE(\config_pin[2] ),
        .Q(core_key[90]));
  FDCE \key_reg_reg[1][27] 
       (.C(clk),
        .CE(\key_reg_reg[1][31]_0 ),
        .CLR(\config_pin[2] ),
        .D(\key_reg_reg[3][31]_0 [27]),
        .Q(core_key[91]));
  FDCE \key_reg_reg[1][28] 
       (.C(clk),
        .CE(\key_reg_reg[1][31]_0 ),
        .CLR(\config_pin[2] ),
        .D(\key_reg_reg[3][31]_0 [28]),
        .Q(core_key[92]));
  FDCE \key_reg_reg[1][29] 
       (.C(clk),
        .CE(\key_reg_reg[1][31]_0 ),
        .CLR(\config_pin[2] ),
        .D(\key_reg_reg[3][31]_0 [29]),
        .Q(core_key[93]));
  FDPE \key_reg_reg[1][2] 
       (.C(clk),
        .CE(\key_reg_reg[1][31]_0 ),
        .D(\key_reg_reg[3][31]_0 [2]),
        .PRE(core_n_47),
        .Q(core_key[66]));
  FDPE \key_reg_reg[1][30] 
       (.C(clk),
        .CE(\key_reg_reg[1][31]_0 ),
        .D(\key_reg_reg[3][31]_0 [30]),
        .PRE(\config_pin[2] ),
        .Q(core_key[94]));
  FDPE \key_reg_reg[1][31] 
       (.C(clk),
        .CE(\key_reg_reg[1][31]_0 ),
        .D(\key_reg_reg[3][31]_0 [31]),
        .PRE(\config_pin[2] ),
        .Q(core_key[95]));
  FDPE \key_reg_reg[1][3] 
       (.C(clk),
        .CE(\key_reg_reg[1][31]_0 ),
        .D(\key_reg_reg[3][31]_0 [3]),
        .PRE(core_n_47),
        .Q(core_key[67]));
  FDPE \key_reg_reg[1][4] 
       (.C(clk),
        .CE(\key_reg_reg[1][31]_0 ),
        .D(\key_reg_reg[3][31]_0 [4]),
        .PRE(core_n_47),
        .Q(core_key[68]));
  FDCE \key_reg_reg[1][5] 
       (.C(clk),
        .CE(\key_reg_reg[1][31]_0 ),
        .CLR(core_n_47),
        .D(\key_reg_reg[3][31]_0 [5]),
        .Q(core_key[69]));
  FDPE \key_reg_reg[1][6] 
       (.C(clk),
        .CE(\key_reg_reg[1][31]_0 ),
        .D(\key_reg_reg[3][31]_0 [6]),
        .PRE(core_n_48),
        .Q(core_key[70]));
  FDCE \key_reg_reg[1][7] 
       (.C(clk),
        .CE(\key_reg_reg[1][31]_0 ),
        .CLR(core_n_48),
        .D(\key_reg_reg[3][31]_0 [7]),
        .Q(core_key[71]));
  FDPE \key_reg_reg[1][8] 
       (.C(clk),
        .CE(\key_reg_reg[1][31]_0 ),
        .D(\key_reg_reg[3][31]_0 [8]),
        .PRE(core_n_48),
        .Q(core_key[72]));
  FDPE \key_reg_reg[1][9] 
       (.C(clk),
        .CE(\key_reg_reg[1][31]_0 ),
        .D(\key_reg_reg[3][31]_0 [9]),
        .PRE(core_n_48),
        .Q(core_key[73]));
  FDCE \key_reg_reg[2][0] 
       (.C(clk),
        .CE(\key_reg_reg[2][31]_0 ),
        .CLR(core_n_52),
        .D(\key_reg_reg[3][31]_0 [0]),
        .Q(core_key[32]));
  FDPE \key_reg_reg[2][10] 
       (.C(clk),
        .CE(\key_reg_reg[2][31]_0 ),
        .D(\key_reg_reg[3][31]_0 [10]),
        .PRE(core_n_48),
        .Q(core_key[42]));
  FDCE \key_reg_reg[2][11] 
       (.C(clk),
        .CE(\key_reg_reg[2][31]_0 ),
        .CLR(core_n_49),
        .D(\key_reg_reg[3][31]_0 [11]),
        .Q(core_key[43]));
  FDPE \key_reg_reg[2][12] 
       (.C(clk),
        .CE(\key_reg_reg[2][31]_0 ),
        .D(\key_reg_reg[3][31]_0 [12]),
        .PRE(core_n_49),
        .Q(core_key[44]));
  FDPE \key_reg_reg[2][13] 
       (.C(clk),
        .CE(\key_reg_reg[2][31]_0 ),
        .D(\key_reg_reg[3][31]_0 [13]),
        .PRE(core_n_49),
        .Q(core_key[45]));
  FDCE \key_reg_reg[2][14] 
       (.C(clk),
        .CE(\key_reg_reg[2][31]_0 ),
        .CLR(core_n_49),
        .D(\key_reg_reg[3][31]_0 [14]),
        .Q(core_key[46]));
  FDCE \key_reg_reg[2][15] 
       (.C(clk),
        .CE(\key_reg_reg[2][31]_0 ),
        .CLR(core_n_50),
        .D(\key_reg_reg[3][31]_0 [15]),
        .Q(core_key[47]));
  FDCE \key_reg_reg[2][16] 
       (.C(clk),
        .CE(\key_reg_reg[2][31]_0 ),
        .CLR(core_n_50),
        .D(\key_reg_reg[3][31]_0 [16]),
        .Q(core_key[48]));
  FDPE \key_reg_reg[2][17] 
       (.C(clk),
        .CE(\key_reg_reg[2][31]_0 ),
        .D(\key_reg_reg[3][31]_0 [17]),
        .PRE(core_n_50),
        .Q(core_key[49]));
  FDPE \key_reg_reg[2][18] 
       (.C(clk),
        .CE(\key_reg_reg[2][31]_0 ),
        .D(\key_reg_reg[3][31]_0 [18]),
        .PRE(core_n_50),
        .Q(core_key[50]));
  FDPE \key_reg_reg[2][19] 
       (.C(clk),
        .CE(\key_reg_reg[2][31]_0 ),
        .D(\key_reg_reg[3][31]_0 [19]),
        .PRE(core_n_50),
        .Q(core_key[51]));
  FDPE \key_reg_reg[2][1] 
       (.C(clk),
        .CE(\key_reg_reg[2][31]_0 ),
        .D(\key_reg_reg[3][31]_0 [1]),
        .PRE(core_n_47),
        .Q(core_key[33]));
  FDCE \key_reg_reg[2][20] 
       (.C(clk),
        .CE(\key_reg_reg[2][31]_0 ),
        .CLR(core_n_51),
        .D(\key_reg_reg[3][31]_0 [20]),
        .Q(core_key[52]));
  FDCE \key_reg_reg[2][21] 
       (.C(clk),
        .CE(\key_reg_reg[2][31]_0 ),
        .CLR(core_n_51),
        .D(\key_reg_reg[3][31]_0 [21]),
        .Q(core_key[53]));
  FDCE \key_reg_reg[2][22] 
       (.C(clk),
        .CE(\key_reg_reg[2][31]_0 ),
        .CLR(core_n_51),
        .D(\key_reg_reg[3][31]_0 [22]),
        .Q(core_key[54]));
  FDPE \key_reg_reg[2][23] 
       (.C(clk),
        .CE(\key_reg_reg[2][31]_0 ),
        .D(\key_reg_reg[3][31]_0 [23]),
        .PRE(core_n_51),
        .Q(core_key[55]));
  FDCE \key_reg_reg[2][24] 
       (.C(clk),
        .CE(\key_reg_reg[2][31]_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(\key_reg_reg[3][31]_0 [24]),
        .Q(core_key[56]));
  FDPE \key_reg_reg[2][25] 
       (.C(clk),
        .CE(\key_reg_reg[2][31]_0 ),
        .D(\key_reg_reg[3][31]_0 [25]),
        .PRE(\config_pin[2]_0 ),
        .Q(core_key[57]));
  FDPE \key_reg_reg[2][26] 
       (.C(clk),
        .CE(\key_reg_reg[2][31]_0 ),
        .D(\key_reg_reg[3][31]_0 [26]),
        .PRE(\config_pin[2]_0 ),
        .Q(core_key[58]));
  FDPE \key_reg_reg[2][27] 
       (.C(clk),
        .CE(\key_reg_reg[2][31]_0 ),
        .D(\key_reg_reg[3][31]_0 [27]),
        .PRE(\config_pin[2]_0 ),
        .Q(core_key[59]));
  FDCE \key_reg_reg[2][28] 
       (.C(clk),
        .CE(\key_reg_reg[2][31]_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(\key_reg_reg[3][31]_0 [28]),
        .Q(core_key[60]));
  FDPE \key_reg_reg[2][29] 
       (.C(clk),
        .CE(\key_reg_reg[2][31]_0 ),
        .D(\key_reg_reg[3][31]_0 [29]),
        .PRE(\config_pin[2]_0 ),
        .Q(core_key[61]));
  FDPE \key_reg_reg[2][2] 
       (.C(clk),
        .CE(\key_reg_reg[2][31]_0 ),
        .D(\key_reg_reg[3][31]_0 [2]),
        .PRE(core_n_47),
        .Q(core_key[34]));
  FDPE \key_reg_reg[2][30] 
       (.C(clk),
        .CE(\key_reg_reg[2][31]_0 ),
        .D(\key_reg_reg[3][31]_0 [30]),
        .PRE(\config_pin[2]_0 ),
        .Q(core_key[62]));
  FDPE \key_reg_reg[2][31] 
       (.C(clk),
        .CE(\key_reg_reg[2][31]_0 ),
        .D(\key_reg_reg[3][31]_0 [31]),
        .PRE(\config_pin[2]_0 ),
        .Q(core_key[63]));
  FDCE \key_reg_reg[2][3] 
       (.C(clk),
        .CE(\key_reg_reg[2][31]_0 ),
        .CLR(core_n_47),
        .D(\key_reg_reg[3][31]_0 [3]),
        .Q(core_key[35]));
  FDPE \key_reg_reg[2][4] 
       (.C(clk),
        .CE(\key_reg_reg[2][31]_0 ),
        .D(\key_reg_reg[3][31]_0 [4]),
        .PRE(core_n_47),
        .Q(core_key[36]));
  FDPE \key_reg_reg[2][5] 
       (.C(clk),
        .CE(\key_reg_reg[2][31]_0 ),
        .D(\key_reg_reg[3][31]_0 [5]),
        .PRE(core_n_47),
        .Q(core_key[37]));
  FDCE \key_reg_reg[2][6] 
       (.C(clk),
        .CE(\key_reg_reg[2][31]_0 ),
        .CLR(core_n_48),
        .D(\key_reg_reg[3][31]_0 [6]),
        .Q(core_key[38]));
  FDPE \key_reg_reg[2][7] 
       (.C(clk),
        .CE(\key_reg_reg[2][31]_0 ),
        .D(\key_reg_reg[3][31]_0 [7]),
        .PRE(core_n_48),
        .Q(core_key[39]));
  FDCE \key_reg_reg[2][8] 
       (.C(clk),
        .CE(\key_reg_reg[2][31]_0 ),
        .CLR(core_n_48),
        .D(\key_reg_reg[3][31]_0 [8]),
        .Q(core_key[40]));
  FDCE \key_reg_reg[2][9] 
       (.C(clk),
        .CE(\key_reg_reg[2][31]_0 ),
        .CLR(core_n_48),
        .D(\key_reg_reg[3][31]_0 [9]),
        .Q(core_key[41]));
  FDCE \key_reg_reg[3][0] 
       (.C(clk),
        .CE(E),
        .CLR(core_n_52),
        .D(\key_reg_reg[3][31]_0 [0]),
        .Q(core_key[0]));
  FDPE \key_reg_reg[3][10] 
       (.C(clk),
        .CE(E),
        .D(\key_reg_reg[3][31]_0 [10]),
        .PRE(core_n_49),
        .Q(core_key[10]));
  FDPE \key_reg_reg[3][11] 
       (.C(clk),
        .CE(E),
        .D(\key_reg_reg[3][31]_0 [11]),
        .PRE(core_n_49),
        .Q(core_key[11]));
  FDCE \key_reg_reg[3][12] 
       (.C(clk),
        .CE(E),
        .CLR(core_n_49),
        .D(\key_reg_reg[3][31]_0 [12]),
        .Q(core_key[12]));
  FDCE \key_reg_reg[3][13] 
       (.C(clk),
        .CE(E),
        .CLR(core_n_49),
        .D(\key_reg_reg[3][31]_0 [13]),
        .Q(core_key[13]));
  FDPE \key_reg_reg[3][14] 
       (.C(clk),
        .CE(E),
        .D(\key_reg_reg[3][31]_0 [14]),
        .PRE(core_n_49),
        .Q(core_key[14]));
  FDPE \key_reg_reg[3][15] 
       (.C(clk),
        .CE(E),
        .D(\key_reg_reg[3][31]_0 [15]),
        .PRE(core_n_50),
        .Q(core_key[15]));
  FDCE \key_reg_reg[3][16] 
       (.C(clk),
        .CE(E),
        .CLR(core_n_50),
        .D(\key_reg_reg[3][31]_0 [16]),
        .Q(core_key[16]));
  FDCE \key_reg_reg[3][17] 
       (.C(clk),
        .CE(E),
        .CLR(core_n_50),
        .D(\key_reg_reg[3][31]_0 [17]),
        .Q(core_key[17]));
  FDPE \key_reg_reg[3][18] 
       (.C(clk),
        .CE(E),
        .D(\key_reg_reg[3][31]_0 [18]),
        .PRE(core_n_50),
        .Q(core_key[18]));
  FDCE \key_reg_reg[3][19] 
       (.C(clk),
        .CE(E),
        .CLR(core_n_50),
        .D(\key_reg_reg[3][31]_0 [19]),
        .Q(core_key[19]));
  FDCE \key_reg_reg[3][1] 
       (.C(clk),
        .CE(E),
        .CLR(core_n_47),
        .D(\key_reg_reg[3][31]_0 [1]),
        .Q(core_key[1]));
  FDCE \key_reg_reg[3][20] 
       (.C(clk),
        .CE(E),
        .CLR(core_n_51),
        .D(\key_reg_reg[3][31]_0 [20]),
        .Q(core_key[20]));
  FDCE \key_reg_reg[3][21] 
       (.C(clk),
        .CE(E),
        .CLR(core_n_51),
        .D(\key_reg_reg[3][31]_0 [21]),
        .Q(core_key[21]));
  FDCE \key_reg_reg[3][22] 
       (.C(clk),
        .CE(E),
        .CLR(core_n_51),
        .D(\key_reg_reg[3][31]_0 [22]),
        .Q(core_key[22]));
  FDPE \key_reg_reg[3][23] 
       (.C(clk),
        .CE(E),
        .D(\key_reg_reg[3][31]_0 [23]),
        .PRE(core_n_51),
        .Q(core_key[23]));
  FDPE \key_reg_reg[3][24] 
       (.C(clk),
        .CE(E),
        .D(\key_reg_reg[3][31]_0 [24]),
        .PRE(core_n_51),
        .Q(core_key[24]));
  FDPE \key_reg_reg[3][25] 
       (.C(clk),
        .CE(E),
        .D(\key_reg_reg[3][31]_0 [25]),
        .PRE(core_n_51),
        .Q(core_key[25]));
  FDCE \key_reg_reg[3][26] 
       (.C(clk),
        .CE(E),
        .CLR(core_n_51),
        .D(\key_reg_reg[3][31]_0 [26]),
        .Q(core_key[26]));
  FDPE \key_reg_reg[3][27] 
       (.C(clk),
        .CE(E),
        .D(\key_reg_reg[3][31]_0 [27]),
        .PRE(core_n_51),
        .Q(core_key[27]));
  FDPE \key_reg_reg[3][28] 
       (.C(clk),
        .CE(E),
        .D(\key_reg_reg[3][31]_0 [28]),
        .PRE(core_n_51),
        .Q(core_key[28]));
  FDPE \key_reg_reg[3][29] 
       (.C(clk),
        .CE(E),
        .D(\key_reg_reg[3][31]_0 [29]),
        .PRE(core_n_51),
        .Q(core_key[29]));
  FDCE \key_reg_reg[3][2] 
       (.C(clk),
        .CE(E),
        .CLR(core_n_47),
        .D(\key_reg_reg[3][31]_0 [2]),
        .Q(core_key[2]));
  FDCE \key_reg_reg[3][30] 
       (.C(clk),
        .CE(E),
        .CLR(core_n_51),
        .D(\key_reg_reg[3][31]_0 [30]),
        .Q(core_key[30]));
  FDPE \key_reg_reg[3][31] 
       (.C(clk),
        .CE(E),
        .D(\key_reg_reg[3][31]_0 [31]),
        .PRE(core_n_51),
        .Q(core_key[31]));
  FDCE \key_reg_reg[3][3] 
       (.C(clk),
        .CE(E),
        .CLR(core_n_47),
        .D(\key_reg_reg[3][31]_0 [3]),
        .Q(core_key[3]));
  FDPE \key_reg_reg[3][4] 
       (.C(clk),
        .CE(E),
        .D(\key_reg_reg[3][31]_0 [4]),
        .PRE(core_n_47),
        .Q(core_key[4]));
  FDPE \key_reg_reg[3][5] 
       (.C(clk),
        .CE(E),
        .D(\key_reg_reg[3][31]_0 [5]),
        .PRE(core_n_48),
        .Q(core_key[5]));
  FDCE \key_reg_reg[3][6] 
       (.C(clk),
        .CE(E),
        .CLR(core_n_48),
        .D(\key_reg_reg[3][31]_0 [6]),
        .Q(core_key[6]));
  FDPE \key_reg_reg[3][7] 
       (.C(clk),
        .CE(E),
        .D(\key_reg_reg[3][31]_0 [7]),
        .PRE(core_n_48),
        .Q(core_key[7]));
  FDPE \key_reg_reg[3][8] 
       (.C(clk),
        .CE(E),
        .D(\key_reg_reg[3][31]_0 [8]),
        .PRE(core_n_48),
        .Q(core_key[8]));
  FDPE \key_reg_reg[3][9] 
       (.C(clk),
        .CE(E),
        .D(\key_reg_reg[3][31]_0 [9]),
        .PRE(core_n_48),
        .Q(core_key[9]));
  FDCE next_reg_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_0 ),
        .D(next_new2_out),
        .Q(next_reg));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \out_mem[100]_i_1 
       (.I0(\out_mem[100]_i_2_n_0 ),
        .I1(\out_mem_reg[96] ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out_mem[100]_i_2 
       (.I0(result_reg[4]),
        .I1(result_reg[36]),
        .I2(Q[1]),
        .I3(result_reg[68]),
        .I4(Q[0]),
        .I5(result_reg[100]),
        .O(\out_mem[100]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \out_mem[101]_i_1 
       (.I0(\out_mem[101]_i_2_n_0 ),
        .I1(\out_mem_reg[96] ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out_mem[101]_i_2 
       (.I0(result_reg[5]),
        .I1(result_reg[37]),
        .I2(Q[1]),
        .I3(result_reg[69]),
        .I4(Q[0]),
        .I5(result_reg[101]),
        .O(\out_mem[101]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \out_mem[102]_i_1 
       (.I0(\out_mem[102]_i_2_n_0 ),
        .I1(\out_mem_reg[96] ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out_mem[102]_i_2 
       (.I0(result_reg[6]),
        .I1(result_reg[38]),
        .I2(Q[1]),
        .I3(result_reg[70]),
        .I4(Q[0]),
        .I5(result_reg[102]),
        .O(\out_mem[102]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \out_mem[103]_i_1 
       (.I0(\out_mem[103]_i_2_n_0 ),
        .I1(\out_mem_reg[96] ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out_mem[103]_i_2 
       (.I0(result_reg[7]),
        .I1(result_reg[39]),
        .I2(Q[1]),
        .I3(result_reg[71]),
        .I4(Q[0]),
        .I5(result_reg[103]),
        .O(\out_mem[103]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \out_mem[104]_i_1 
       (.I0(\out_mem[104]_i_2_n_0 ),
        .I1(\out_mem_reg[96] ),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out_mem[104]_i_2 
       (.I0(result_reg[8]),
        .I1(result_reg[40]),
        .I2(Q[1]),
        .I3(result_reg[72]),
        .I4(Q[0]),
        .I5(result_reg[104]),
        .O(\out_mem[104]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \out_mem[105]_i_1 
       (.I0(\out_mem[105]_i_2_n_0 ),
        .I1(\out_mem_reg[96] ),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out_mem[105]_i_2 
       (.I0(result_reg[9]),
        .I1(result_reg[41]),
        .I2(Q[1]),
        .I3(result_reg[73]),
        .I4(Q[0]),
        .I5(result_reg[105]),
        .O(\out_mem[105]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \out_mem[106]_i_1 
       (.I0(\out_mem[106]_i_2_n_0 ),
        .I1(\out_mem_reg[96] ),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out_mem[106]_i_2 
       (.I0(result_reg[10]),
        .I1(result_reg[42]),
        .I2(Q[1]),
        .I3(result_reg[74]),
        .I4(Q[0]),
        .I5(result_reg[106]),
        .O(\out_mem[106]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \out_mem[107]_i_1 
       (.I0(\out_mem[107]_i_2_n_0 ),
        .I1(\out_mem_reg[96] ),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out_mem[107]_i_2 
       (.I0(result_reg[11]),
        .I1(result_reg[43]),
        .I2(Q[1]),
        .I3(result_reg[75]),
        .I4(Q[0]),
        .I5(result_reg[107]),
        .O(\out_mem[107]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \out_mem[108]_i_1 
       (.I0(\out_mem[108]_i_2_n_0 ),
        .I1(\out_mem_reg[96] ),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out_mem[108]_i_2 
       (.I0(result_reg[12]),
        .I1(result_reg[44]),
        .I2(Q[1]),
        .I3(result_reg[76]),
        .I4(Q[0]),
        .I5(result_reg[108]),
        .O(\out_mem[108]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \out_mem[109]_i_1 
       (.I0(\out_mem[109]_i_2_n_0 ),
        .I1(\out_mem_reg[96] ),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out_mem[109]_i_2 
       (.I0(result_reg[13]),
        .I1(result_reg[45]),
        .I2(Q[1]),
        .I3(result_reg[77]),
        .I4(Q[0]),
        .I5(result_reg[109]),
        .O(\out_mem[109]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \out_mem[110]_i_1 
       (.I0(\out_mem[110]_i_2_n_0 ),
        .I1(\out_mem_reg[96] ),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out_mem[110]_i_2 
       (.I0(result_reg[14]),
        .I1(result_reg[46]),
        .I2(Q[1]),
        .I3(result_reg[78]),
        .I4(Q[0]),
        .I5(result_reg[110]),
        .O(\out_mem[110]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \out_mem[111]_i_1 
       (.I0(\out_mem[111]_i_2_n_0 ),
        .I1(\out_mem_reg[96] ),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out_mem[111]_i_2 
       (.I0(result_reg[15]),
        .I1(result_reg[47]),
        .I2(Q[1]),
        .I3(result_reg[79]),
        .I4(Q[0]),
        .I5(result_reg[111]),
        .O(\out_mem[111]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \out_mem[112]_i_1 
       (.I0(\out_mem[112]_i_2_n_0 ),
        .I1(\out_mem_reg[96] ),
        .O(D[16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out_mem[112]_i_2 
       (.I0(result_reg[16]),
        .I1(result_reg[48]),
        .I2(Q[1]),
        .I3(result_reg[80]),
        .I4(Q[0]),
        .I5(result_reg[112]),
        .O(\out_mem[112]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \out_mem[113]_i_1 
       (.I0(\out_mem[113]_i_2_n_0 ),
        .I1(\out_mem_reg[96] ),
        .O(D[17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out_mem[113]_i_2 
       (.I0(result_reg[17]),
        .I1(result_reg[49]),
        .I2(Q[1]),
        .I3(result_reg[81]),
        .I4(Q[0]),
        .I5(result_reg[113]),
        .O(\out_mem[113]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \out_mem[114]_i_1 
       (.I0(\out_mem[114]_i_2_n_0 ),
        .I1(\out_mem_reg[96] ),
        .O(D[18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out_mem[114]_i_2 
       (.I0(result_reg[18]),
        .I1(result_reg[50]),
        .I2(Q[1]),
        .I3(result_reg[82]),
        .I4(Q[0]),
        .I5(result_reg[114]),
        .O(\out_mem[114]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \out_mem[115]_i_1 
       (.I0(\out_mem[115]_i_2_n_0 ),
        .I1(\out_mem_reg[96] ),
        .O(D[19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out_mem[115]_i_2 
       (.I0(result_reg[19]),
        .I1(result_reg[51]),
        .I2(Q[1]),
        .I3(result_reg[83]),
        .I4(Q[0]),
        .I5(result_reg[115]),
        .O(\out_mem[115]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \out_mem[116]_i_1 
       (.I0(\out_mem[116]_i_2_n_0 ),
        .I1(\out_mem_reg[96] ),
        .O(D[20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out_mem[116]_i_2 
       (.I0(result_reg[20]),
        .I1(result_reg[52]),
        .I2(Q[1]),
        .I3(result_reg[84]),
        .I4(Q[0]),
        .I5(result_reg[116]),
        .O(\out_mem[116]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \out_mem[117]_i_1 
       (.I0(\out_mem[117]_i_2_n_0 ),
        .I1(\out_mem_reg[96] ),
        .O(D[21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out_mem[117]_i_2 
       (.I0(result_reg[21]),
        .I1(result_reg[53]),
        .I2(Q[1]),
        .I3(result_reg[85]),
        .I4(Q[0]),
        .I5(result_reg[117]),
        .O(\out_mem[117]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \out_mem[118]_i_1 
       (.I0(\out_mem[118]_i_2_n_0 ),
        .I1(\out_mem_reg[96] ),
        .O(D[22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out_mem[118]_i_2 
       (.I0(result_reg[22]),
        .I1(result_reg[54]),
        .I2(Q[1]),
        .I3(result_reg[86]),
        .I4(Q[0]),
        .I5(result_reg[118]),
        .O(\out_mem[118]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \out_mem[119]_i_1 
       (.I0(\out_mem[119]_i_2_n_0 ),
        .I1(\out_mem_reg[96] ),
        .O(D[23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out_mem[119]_i_2 
       (.I0(result_reg[23]),
        .I1(result_reg[55]),
        .I2(Q[1]),
        .I3(result_reg[87]),
        .I4(Q[0]),
        .I5(result_reg[119]),
        .O(\out_mem[119]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \out_mem[120]_i_1 
       (.I0(\out_mem[120]_i_2_n_0 ),
        .I1(\out_mem_reg[96] ),
        .O(D[24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out_mem[120]_i_2 
       (.I0(result_reg[24]),
        .I1(result_reg[56]),
        .I2(Q[1]),
        .I3(result_reg[88]),
        .I4(Q[0]),
        .I5(result_reg[120]),
        .O(\out_mem[120]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \out_mem[121]_i_1 
       (.I0(\out_mem[121]_i_2_n_0 ),
        .I1(\out_mem_reg[96] ),
        .O(D[25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out_mem[121]_i_2 
       (.I0(result_reg[25]),
        .I1(result_reg[57]),
        .I2(Q[1]),
        .I3(result_reg[89]),
        .I4(Q[0]),
        .I5(result_reg[121]),
        .O(\out_mem[121]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \out_mem[122]_i_1 
       (.I0(\out_mem[122]_i_2_n_0 ),
        .I1(\out_mem_reg[96] ),
        .O(D[26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out_mem[122]_i_2 
       (.I0(result_reg[26]),
        .I1(result_reg[58]),
        .I2(Q[1]),
        .I3(result_reg[90]),
        .I4(Q[0]),
        .I5(result_reg[122]),
        .O(\out_mem[122]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \out_mem[123]_i_1 
       (.I0(\out_mem[123]_i_2_n_0 ),
        .I1(\out_mem_reg[96] ),
        .O(D[27]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out_mem[123]_i_2 
       (.I0(result_reg[27]),
        .I1(result_reg[59]),
        .I2(Q[1]),
        .I3(result_reg[91]),
        .I4(Q[0]),
        .I5(result_reg[123]),
        .O(\out_mem[123]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \out_mem[124]_i_1 
       (.I0(\out_mem[124]_i_2_n_0 ),
        .I1(\out_mem_reg[96] ),
        .O(D[28]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out_mem[124]_i_2 
       (.I0(result_reg[28]),
        .I1(result_reg[60]),
        .I2(Q[1]),
        .I3(result_reg[92]),
        .I4(Q[0]),
        .I5(result_reg[124]),
        .O(\out_mem[124]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \out_mem[125]_i_1 
       (.I0(\out_mem[125]_i_2_n_0 ),
        .I1(\out_mem_reg[96] ),
        .O(D[29]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out_mem[125]_i_2 
       (.I0(result_reg[29]),
        .I1(result_reg[61]),
        .I2(Q[1]),
        .I3(result_reg[93]),
        .I4(Q[0]),
        .I5(result_reg[125]),
        .O(\out_mem[125]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \out_mem[126]_i_1 
       (.I0(\out_mem[126]_i_2_n_0 ),
        .I1(\out_mem_reg[96] ),
        .O(D[30]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out_mem[126]_i_2 
       (.I0(result_reg[30]),
        .I1(result_reg[62]),
        .I2(Q[1]),
        .I3(result_reg[94]),
        .I4(Q[0]),
        .I5(result_reg[126]),
        .O(\out_mem[126]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \out_mem[127]_i_2 
       (.I0(\out_mem[127]_i_3_n_0 ),
        .I1(\out_mem_reg[96] ),
        .O(D[31]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out_mem[127]_i_3 
       (.I0(result_reg[31]),
        .I1(result_reg[63]),
        .I2(Q[1]),
        .I3(result_reg[95]),
        .I4(Q[0]),
        .I5(result_reg[127]),
        .O(\out_mem[127]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \out_mem[96]_i_1 
       (.I0(\out_mem[96]_i_2_n_0 ),
        .I1(\out_mem_reg[96] ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out_mem[96]_i_2 
       (.I0(result_reg[0]),
        .I1(result_reg[32]),
        .I2(Q[1]),
        .I3(result_reg[64]),
        .I4(Q[0]),
        .I5(result_reg[96]),
        .O(\out_mem[96]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \out_mem[97]_i_1 
       (.I0(\out_mem[97]_i_2_n_0 ),
        .I1(\out_mem_reg[96] ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out_mem[97]_i_2 
       (.I0(result_reg[1]),
        .I1(result_reg[33]),
        .I2(Q[1]),
        .I3(result_reg[65]),
        .I4(Q[0]),
        .I5(result_reg[97]),
        .O(\out_mem[97]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \out_mem[98]_i_1 
       (.I0(\out_mem[98]_i_2_n_0 ),
        .I1(\out_mem_reg[96] ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out_mem[98]_i_2 
       (.I0(result_reg[2]),
        .I1(result_reg[34]),
        .I2(Q[1]),
        .I3(result_reg[66]),
        .I4(Q[0]),
        .I5(result_reg[98]),
        .O(\out_mem[98]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \out_mem[99]_i_1 
       (.I0(\out_mem[99]_i_2_n_0 ),
        .I1(\out_mem_reg[96] ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out_mem[99]_i_2 
       (.I0(result_reg[3]),
        .I1(result_reg[35]),
        .I2(Q[1]),
        .I3(result_reg[67]),
        .I4(Q[0]),
        .I5(result_reg[99]),
        .O(\out_mem[99]_i_2_n_0 ));
  FDCE \result_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[0]),
        .Q(result_reg[0]));
  FDCE \result_reg_reg[100] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[100]),
        .Q(result_reg[100]));
  FDCE \result_reg_reg[101] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[101]),
        .Q(result_reg[101]));
  FDCE \result_reg_reg[102] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[102]),
        .Q(result_reg[102]));
  FDCE \result_reg_reg[103] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[103]),
        .Q(result_reg[103]));
  FDCE \result_reg_reg[104] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[104]),
        .Q(result_reg[104]));
  FDCE \result_reg_reg[105] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[105]),
        .Q(result_reg[105]));
  FDCE \result_reg_reg[106] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[106]),
        .Q(result_reg[106]));
  FDCE \result_reg_reg[107] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[107]),
        .Q(result_reg[107]));
  FDCE \result_reg_reg[108] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[108]),
        .Q(result_reg[108]));
  FDCE \result_reg_reg[109] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[109]),
        .Q(result_reg[109]));
  FDCE \result_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[10]),
        .Q(result_reg[10]));
  FDCE \result_reg_reg[110] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[110]),
        .Q(result_reg[110]));
  FDCE \result_reg_reg[111] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[111]),
        .Q(result_reg[111]));
  FDCE \result_reg_reg[112] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[112]),
        .Q(result_reg[112]));
  FDCE \result_reg_reg[113] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[113]),
        .Q(result_reg[113]));
  FDCE \result_reg_reg[114] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[114]),
        .Q(result_reg[114]));
  FDCE \result_reg_reg[115] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[115]),
        .Q(result_reg[115]));
  FDCE \result_reg_reg[116] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[116]),
        .Q(result_reg[116]));
  FDCE \result_reg_reg[117] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[117]),
        .Q(result_reg[117]));
  FDCE \result_reg_reg[118] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[118]),
        .Q(result_reg[118]));
  FDCE \result_reg_reg[119] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[119]),
        .Q(result_reg[119]));
  FDCE \result_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[11]),
        .Q(result_reg[11]));
  FDCE \result_reg_reg[120] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[120]),
        .Q(result_reg[120]));
  FDCE \result_reg_reg[121] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[121]),
        .Q(result_reg[121]));
  FDCE \result_reg_reg[122] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[122]),
        .Q(result_reg[122]));
  FDCE \result_reg_reg[123] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[123]),
        .Q(result_reg[123]));
  FDCE \result_reg_reg[124] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[124]),
        .Q(result_reg[124]));
  FDCE \result_reg_reg[125] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[125]),
        .Q(result_reg[125]));
  FDCE \result_reg_reg[126] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[126]),
        .Q(result_reg[126]));
  FDCE \result_reg_reg[127] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_0 ),
        .D(core_result[127]),
        .Q(result_reg[127]));
  FDCE \result_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[12]),
        .Q(result_reg[12]));
  FDCE \result_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[13]),
        .Q(result_reg[13]));
  FDCE \result_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[14]),
        .Q(result_reg[14]));
  FDCE \result_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[15]),
        .Q(result_reg[15]));
  FDCE \result_reg_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[16]),
        .Q(result_reg[16]));
  FDCE \result_reg_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[17]),
        .Q(result_reg[17]));
  FDCE \result_reg_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[18]),
        .Q(result_reg[18]));
  FDCE \result_reg_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[19]),
        .Q(result_reg[19]));
  FDCE \result_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[1]),
        .Q(result_reg[1]));
  FDCE \result_reg_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[20]),
        .Q(result_reg[20]));
  FDCE \result_reg_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[21]),
        .Q(result_reg[21]));
  FDCE \result_reg_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[22]),
        .Q(result_reg[22]));
  FDCE \result_reg_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[23]),
        .Q(result_reg[23]));
  FDCE \result_reg_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[24]),
        .Q(result_reg[24]));
  FDCE \result_reg_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[25]),
        .Q(result_reg[25]));
  FDCE \result_reg_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[26]),
        .Q(result_reg[26]));
  FDCE \result_reg_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[27]),
        .Q(result_reg[27]));
  FDCE \result_reg_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[28]),
        .Q(result_reg[28]));
  FDCE \result_reg_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[29]),
        .Q(result_reg[29]));
  FDCE \result_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[2]),
        .Q(result_reg[2]));
  FDCE \result_reg_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_0 ),
        .D(core_result[30]),
        .Q(result_reg[30]));
  FDCE \result_reg_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_0 ),
        .D(core_result[31]),
        .Q(result_reg[31]));
  FDCE \result_reg_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[32]),
        .Q(result_reg[32]));
  FDCE \result_reg_reg[33] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[33]),
        .Q(result_reg[33]));
  FDCE \result_reg_reg[34] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[34]),
        .Q(result_reg[34]));
  FDCE \result_reg_reg[35] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[35]),
        .Q(result_reg[35]));
  FDCE \result_reg_reg[36] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[36]),
        .Q(result_reg[36]));
  FDCE \result_reg_reg[37] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[37]),
        .Q(result_reg[37]));
  FDCE \result_reg_reg[38] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[38]),
        .Q(result_reg[38]));
  FDCE \result_reg_reg[39] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[39]),
        .Q(result_reg[39]));
  FDCE \result_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[3]),
        .Q(result_reg[3]));
  FDCE \result_reg_reg[40] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[40]),
        .Q(result_reg[40]));
  FDCE \result_reg_reg[41] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[41]),
        .Q(result_reg[41]));
  FDCE \result_reg_reg[42] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[42]),
        .Q(result_reg[42]));
  FDCE \result_reg_reg[43] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[43]),
        .Q(result_reg[43]));
  FDCE \result_reg_reg[44] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[44]),
        .Q(result_reg[44]));
  FDCE \result_reg_reg[45] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[45]),
        .Q(result_reg[45]));
  FDCE \result_reg_reg[46] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[46]),
        .Q(result_reg[46]));
  FDCE \result_reg_reg[47] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[47]),
        .Q(result_reg[47]));
  FDCE \result_reg_reg[48] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[48]),
        .Q(result_reg[48]));
  FDCE \result_reg_reg[49] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[49]),
        .Q(result_reg[49]));
  FDCE \result_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[4]),
        .Q(result_reg[4]));
  FDCE \result_reg_reg[50] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[50]),
        .Q(result_reg[50]));
  FDCE \result_reg_reg[51] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[51]),
        .Q(result_reg[51]));
  FDCE \result_reg_reg[52] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[52]),
        .Q(result_reg[52]));
  FDCE \result_reg_reg[53] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[53]),
        .Q(result_reg[53]));
  FDCE \result_reg_reg[54] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[54]),
        .Q(result_reg[54]));
  FDCE \result_reg_reg[55] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[55]),
        .Q(result_reg[55]));
  FDCE \result_reg_reg[56] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[56]),
        .Q(result_reg[56]));
  FDCE \result_reg_reg[57] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[57]),
        .Q(result_reg[57]));
  FDCE \result_reg_reg[58] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[58]),
        .Q(result_reg[58]));
  FDCE \result_reg_reg[59] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[59]),
        .Q(result_reg[59]));
  FDCE \result_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[5]),
        .Q(result_reg[5]));
  FDCE \result_reg_reg[60] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[60]),
        .Q(result_reg[60]));
  FDCE \result_reg_reg[61] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[61]),
        .Q(result_reg[61]));
  FDCE \result_reg_reg[62] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_0 ),
        .D(core_result[62]),
        .Q(result_reg[62]));
  FDCE \result_reg_reg[63] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_0 ),
        .D(core_result[63]),
        .Q(result_reg[63]));
  FDCE \result_reg_reg[64] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[64]),
        .Q(result_reg[64]));
  FDCE \result_reg_reg[65] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[65]),
        .Q(result_reg[65]));
  FDCE \result_reg_reg[66] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[66]),
        .Q(result_reg[66]));
  FDCE \result_reg_reg[67] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[67]),
        .Q(result_reg[67]));
  FDCE \result_reg_reg[68] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[68]),
        .Q(result_reg[68]));
  FDCE \result_reg_reg[69] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[69]),
        .Q(result_reg[69]));
  FDCE \result_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[6]),
        .Q(result_reg[6]));
  FDCE \result_reg_reg[70] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[70]),
        .Q(result_reg[70]));
  FDCE \result_reg_reg[71] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[71]),
        .Q(result_reg[71]));
  FDCE \result_reg_reg[72] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[72]),
        .Q(result_reg[72]));
  FDCE \result_reg_reg[73] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[73]),
        .Q(result_reg[73]));
  FDCE \result_reg_reg[74] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[74]),
        .Q(result_reg[74]));
  FDCE \result_reg_reg[75] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[75]),
        .Q(result_reg[75]));
  FDCE \result_reg_reg[76] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[76]),
        .Q(result_reg[76]));
  FDCE \result_reg_reg[77] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[77]),
        .Q(result_reg[77]));
  FDCE \result_reg_reg[78] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[78]),
        .Q(result_reg[78]));
  FDCE \result_reg_reg[79] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[79]),
        .Q(result_reg[79]));
  FDCE \result_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[7]),
        .Q(result_reg[7]));
  FDCE \result_reg_reg[80] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[80]),
        .Q(result_reg[80]));
  FDCE \result_reg_reg[81] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[81]),
        .Q(result_reg[81]));
  FDCE \result_reg_reg[82] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[82]),
        .Q(result_reg[82]));
  FDCE \result_reg_reg[83] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[83]),
        .Q(result_reg[83]));
  FDCE \result_reg_reg[84] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[84]),
        .Q(result_reg[84]));
  FDCE \result_reg_reg[85] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[85]),
        .Q(result_reg[85]));
  FDCE \result_reg_reg[86] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[86]),
        .Q(result_reg[86]));
  FDCE \result_reg_reg[87] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[87]),
        .Q(result_reg[87]));
  FDCE \result_reg_reg[88] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[88]),
        .Q(result_reg[88]));
  FDCE \result_reg_reg[89] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[89]),
        .Q(result_reg[89]));
  FDCE \result_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[8]),
        .Q(result_reg[8]));
  FDCE \result_reg_reg[90] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[90]),
        .Q(result_reg[90]));
  FDCE \result_reg_reg[91] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[91]),
        .Q(result_reg[91]));
  FDCE \result_reg_reg[92] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[92]),
        .Q(result_reg[92]));
  FDCE \result_reg_reg[93] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[93]),
        .Q(result_reg[93]));
  FDCE \result_reg_reg[94] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_0 ),
        .D(core_result[94]),
        .Q(result_reg[94]));
  FDCE \result_reg_reg[95] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_0 ),
        .D(core_result[95]),
        .Q(result_reg[95]));
  FDCE \result_reg_reg[96] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[96]),
        .Q(result_reg[96]));
  FDCE \result_reg_reg[97] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[97]),
        .Q(result_reg[97]));
  FDCE \result_reg_reg[98] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[98]),
        .Q(result_reg[98]));
  FDCE \result_reg_reg[99] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[99]),
        .Q(result_reg[99]));
  FDCE \result_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_2 ),
        .D(core_result[9]),
        .Q(result_reg[9]));
endmodule

(* ORIG_REF_NAME = "aes_core" *) 
module platform_aes_top_0_2_aes_core
   (\key_mem_reg[10][117] ,
    \config_pin[2] ,
    \config_pin[2]_0 ,
    \config_pin[2]_1 ,
    \config_pin[2]_2 ,
    \config_pin[2]_3 ,
    \config_pin[2]_4 ,
    \config_pin[2]_5 ,
    \config_pin[2]_6 ,
    \config_pin[2]_7 ,
    \config_pin[2]_8 ,
    D,
    core_block,
    p_0_out,
    addroundkey_return,
    config_pin,
    \FSM_sequential_enc_ctrl_reg_reg[0] ,
    next_reg,
    clk,
    \key_mem_reg[6][124] ,
    init_reg,
    core_key);
  output [42:0]\key_mem_reg[10][117] ;
  output \config_pin[2] ;
  output \config_pin[2]_0 ;
  output \config_pin[2]_1 ;
  output \config_pin[2]_2 ;
  output \config_pin[2]_3 ;
  output \config_pin[2]_4 ;
  output \config_pin[2]_5 ;
  output \config_pin[2]_6 ;
  output \config_pin[2]_7 ;
  output \config_pin[2]_8 ;
  output [127:0]D;
  input [127:0]core_block;
  input [20:0]p_0_out;
  input [21:0]addroundkey_return;
  input [0:0]config_pin;
  input \FSM_sequential_enc_ctrl_reg_reg[0] ;
  input next_reg;
  input clk;
  input \key_mem_reg[6][124] ;
  input init_reg;
  input [127:0]core_key;

  wire [127:0]D;
  wire \FSM_sequential_enc_ctrl_reg_reg[0] ;
  wire [21:0]addroundkey_return;
  wire [1:0]aes_core_ctrl_reg;
  wire clk;
  wire [0:0]config_pin;
  wire \config_pin[2] ;
  wire \config_pin[2]_0 ;
  wire \config_pin[2]_1 ;
  wire \config_pin[2]_2 ;
  wire \config_pin[2]_3 ;
  wire \config_pin[2]_4 ;
  wire \config_pin[2]_5 ;
  wire \config_pin[2]_6 ;
  wire \config_pin[2]_7 ;
  wire \config_pin[2]_8 ;
  wire [127:0]core_block;
  wire [127:0]core_key;
  wire dec_block_n_128;
  wire dec_block_n_129;
  wire dec_block_n_130;
  wire dec_block_n_131;
  wire dec_block_n_132;
  wire dec_block_n_133;
  wire dec_block_n_136;
  wire dec_block_n_137;
  wire dec_block_n_138;
  wire dec_block_n_139;
  wire dec_block_n_144;
  wire dec_block_n_145;
  wire dec_block_n_146;
  wire dec_block_n_147;
  wire dec_block_n_148;
  wire dec_block_n_149;
  wire dec_block_n_150;
  wire dec_block_n_151;
  wire dec_block_n_152;
  wire dec_block_n_153;
  wire dec_block_n_154;
  wire dec_block_n_155;
  wire dec_block_n_156;
  wire dec_block_n_157;
  wire dec_block_n_158;
  wire dec_block_n_159;
  wire dec_block_n_160;
  wire dec_block_n_161;
  wire dec_block_n_162;
  wire dec_block_n_163;
  wire dec_block_n_164;
  wire dec_block_n_165;
  wire dec_block_n_166;
  wire dec_block_n_167;
  wire dec_block_n_168;
  wire dec_block_n_169;
  wire [127:0]dec_new_block;
  wire dec_ready;
  wire [3:0]dec_round_nr;
  wire enc_block_n_141;
  wire enc_block_n_142;
  wire enc_block_n_143;
  wire enc_block_n_144;
  wire enc_block_n_145;
  wire enc_block_n_146;
  wire enc_block_n_147;
  wire enc_block_n_148;
  wire enc_block_n_149;
  wire enc_block_n_150;
  wire enc_block_n_151;
  wire enc_block_n_152;
  wire enc_block_n_153;
  wire enc_block_n_154;
  wire enc_block_n_155;
  wire enc_block_n_156;
  wire enc_block_n_157;
  wire enc_block_n_158;
  wire enc_block_n_159;
  wire enc_block_n_160;
  wire enc_block_n_161;
  wire enc_block_n_162;
  wire enc_block_n_163;
  wire enc_block_n_164;
  wire enc_block_n_165;
  wire enc_block_n_166;
  wire enc_block_n_167;
  wire enc_block_n_168;
  wire enc_block_n_169;
  wire enc_block_n_170;
  wire enc_block_n_171;
  wire enc_block_n_172;
  wire enc_block_n_173;
  wire enc_block_n_174;
  wire enc_block_n_175;
  wire enc_block_n_176;
  wire enc_block_n_177;
  wire enc_block_n_178;
  wire enc_block_n_179;
  wire enc_block_n_180;
  wire enc_block_n_181;
  wire enc_block_n_182;
  wire enc_block_n_183;
  wire enc_block_n_184;
  wire enc_block_n_185;
  wire enc_block_n_186;
  wire enc_block_n_187;
  wire enc_block_n_188;
  wire enc_block_n_189;
  wire enc_block_n_190;
  wire enc_block_n_191;
  wire enc_block_n_192;
  wire enc_block_n_193;
  wire enc_block_n_194;
  wire enc_block_n_195;
  wire enc_block_n_196;
  wire enc_block_n_197;
  wire enc_block_n_198;
  wire enc_block_n_199;
  wire enc_block_n_200;
  wire enc_block_n_201;
  wire enc_block_n_202;
  wire enc_block_n_203;
  wire enc_block_n_204;
  wire enc_block_n_205;
  wire enc_block_n_206;
  wire enc_block_n_207;
  wire enc_block_n_208;
  wire enc_block_n_209;
  wire enc_block_n_210;
  wire enc_block_n_211;
  wire enc_block_n_212;
  wire enc_block_n_213;
  wire enc_block_n_214;
  wire enc_block_n_215;
  wire enc_block_n_216;
  wire enc_block_n_217;
  wire enc_block_n_218;
  wire enc_block_n_219;
  wire enc_block_n_220;
  wire enc_block_n_221;
  wire enc_block_n_222;
  wire enc_block_n_223;
  wire enc_block_n_224;
  wire enc_block_n_225;
  wire enc_block_n_226;
  wire enc_block_n_227;
  wire enc_block_n_228;
  wire enc_block_n_229;
  wire enc_block_n_230;
  wire enc_block_n_231;
  wire enc_block_n_232;
  wire enc_block_n_233;
  wire enc_block_n_234;
  wire enc_block_n_235;
  wire enc_block_n_236;
  wire enc_block_n_237;
  wire enc_block_n_238;
  wire enc_block_n_239;
  wire enc_block_n_240;
  wire enc_block_n_241;
  wire enc_block_n_242;
  wire enc_block_n_243;
  wire enc_block_n_244;
  wire enc_block_n_245;
  wire enc_block_n_246;
  wire enc_block_n_247;
  wire enc_block_n_248;
  wire enc_block_n_249;
  wire enc_block_n_250;
  wire enc_block_n_251;
  wire enc_block_n_252;
  wire enc_block_n_253;
  wire enc_block_n_254;
  wire enc_block_n_255;
  wire enc_block_n_256;
  wire enc_block_n_257;
  wire enc_block_n_258;
  wire enc_block_n_259;
  wire enc_block_n_260;
  wire enc_block_n_261;
  wire enc_block_n_262;
  wire enc_block_n_263;
  wire enc_block_n_264;
  wire enc_block_n_265;
  wire enc_block_n_266;
  wire enc_block_n_267;
  wire enc_block_n_268;
  wire enc_block_n_269;
  wire enc_ready;
  wire [2:2]enc_round_nr;
  wire init_reg;
  wire init_state;
  wire [42:0]\key_mem_reg[10][117] ;
  wire \key_mem_reg[6][124] ;
  wire keymem_n_0;
  wire keymem_n_100;
  wire keymem_n_106;
  wire keymem_n_107;
  wire keymem_n_109;
  wire keymem_n_111;
  wire keymem_n_113;
  wire keymem_n_114;
  wire keymem_n_116;
  wire keymem_n_117;
  wire keymem_n_118;
  wire keymem_n_120;
  wire keymem_n_122;
  wire keymem_n_123;
  wire keymem_n_124;
  wire keymem_n_125;
  wire keymem_n_126;
  wire keymem_n_127;
  wire keymem_n_128;
  wire keymem_n_129;
  wire keymem_n_138;
  wire keymem_n_139;
  wire keymem_n_140;
  wire keymem_n_145;
  wire keymem_n_147;
  wire keymem_n_149;
  wire keymem_n_151;
  wire keymem_n_157;
  wire keymem_n_159;
  wire keymem_n_160;
  wire keymem_n_161;
  wire keymem_n_162;
  wire keymem_n_164;
  wire keymem_n_166;
  wire keymem_n_167;
  wire keymem_n_169;
  wire keymem_n_170;
  wire keymem_n_171;
  wire keymem_n_172;
  wire keymem_n_173;
  wire keymem_n_185;
  wire keymem_n_186;
  wire keymem_n_187;
  wire keymem_n_193;
  wire keymem_n_195;
  wire keymem_n_196;
  wire keymem_n_198;
  wire keymem_n_200;
  wire keymem_n_201;
  wire keymem_n_203;
  wire keymem_n_204;
  wire keymem_n_205;
  wire keymem_n_209;
  wire keymem_n_211;
  wire keymem_n_212;
  wire keymem_n_213;
  wire keymem_n_214;
  wire keymem_n_215;
  wire keymem_n_216;
  wire keymem_n_217;
  wire keymem_n_225;
  wire keymem_n_230;
  wire keymem_n_231;
  wire keymem_n_232;
  wire keymem_n_239;
  wire keymem_n_241;
  wire keymem_n_242;
  wire keymem_n_243;
  wire keymem_n_244;
  wire keymem_n_245;
  wire keymem_n_246;
  wire keymem_n_247;
  wire keymem_n_251;
  wire keymem_n_252;
  wire keymem_n_254;
  wire keymem_n_256;
  wire keymem_n_264;
  wire keymem_n_265;
  wire keymem_n_267;
  wire keymem_n_268;
  wire keymem_n_269;
  wire keymem_n_270;
  wire keymem_n_271;
  wire keymem_n_272;
  wire keymem_n_273;
  wire keymem_n_274;
  wire keymem_n_275;
  wire keymem_n_276;
  wire keymem_n_277;
  wire keymem_n_278;
  wire keymem_n_279;
  wire keymem_n_281;
  wire keymem_n_282;
  wire keymem_n_283;
  wire keymem_n_285;
  wire keymem_n_287;
  wire keymem_n_288;
  wire keymem_n_289;
  wire keymem_n_290;
  wire keymem_n_291;
  wire keymem_n_292;
  wire keymem_n_293;
  wire keymem_n_294;
  wire keymem_n_295;
  wire keymem_n_296;
  wire keymem_n_297;
  wire keymem_n_298;
  wire keymem_n_299;
  wire keymem_n_300;
  wire keymem_n_301;
  wire keymem_n_303;
  wire keymem_n_304;
  wire keymem_n_305;
  wire keymem_n_307;
  wire keymem_n_309;
  wire keymem_n_310;
  wire keymem_n_311;
  wire keymem_n_312;
  wire keymem_n_313;
  wire keymem_n_314;
  wire keymem_n_315;
  wire keymem_n_316;
  wire keymem_n_317;
  wire keymem_n_318;
  wire keymem_n_320;
  wire keymem_n_321;
  wire keymem_n_322;
  wire keymem_n_323;
  wire keymem_n_324;
  wire keymem_n_326;
  wire keymem_n_328;
  wire keymem_n_329;
  wire keymem_n_332;
  wire keymem_n_333;
  wire keymem_n_334;
  wire keymem_n_335;
  wire keymem_n_336;
  wire keymem_n_337;
  wire keymem_n_338;
  wire keymem_n_339;
  wire keymem_n_340;
  wire keymem_n_341;
  wire keymem_n_342;
  wire keymem_n_344;
  wire keymem_n_345;
  wire keymem_n_346;
  wire keymem_n_347;
  wire keymem_n_348;
  wire keymem_n_349;
  wire keymem_n_351;
  wire keymem_n_353;
  wire keymem_n_354;
  wire keymem_n_97;
  wire [31:0]keymem_sboxw;
  wire [3:0]muxed_round_nr;
  wire [31:6]muxed_sboxw;
  wire [31:0]new_sboxw;
  wire next_reg;
  wire [7:0]op126_in;
  wire [7:0]op127_in;
  wire [7:0]op129_in;
  wire [7:0]op158_in;
  wire [7:0]op159_in;
  wire [7:0]op161_in;
  wire [7:0]op190_in;
  wire [7:2]op191_in;
  wire [7:0]op193_in;
  wire [7:0]op95_in;
  wire [7:2]op96_in;
  wire [7:0]op98_in;
  wire [7:1]p_0_in31_in;
  wire [3:2]p_0_in38_in;
  wire [3:1]p_0_in46_in;
  wire [7:1]p_0_in54_in;
  wire [20:0]p_0_out;
  wire [127:1]round_key;

  (* FSM_ENCODED_STATES = "CTRL_INIT:01,CTRL_IDLE:00,CTRL_NEXT:10" *) 
  FDCE \FSM_sequential_aes_core_ctrl_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_1 ),
        .D(keymem_n_265),
        .Q(aes_core_ctrl_reg[0]));
  (* FSM_ENCODED_STATES = "CTRL_INIT:01,CTRL_IDLE:00,CTRL_NEXT:10" *) 
  FDCE \FSM_sequential_aes_core_ctrl_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_1 ),
        .D(keymem_n_264),
        .Q(aes_core_ctrl_reg[1]));
  platform_aes_top_0_2_aes_decipher_block dec_block
       (.\FSM_sequential_dec_ctrl_reg_reg[0]_0 (\FSM_sequential_enc_ctrl_reg_reg[0] ),
        .Q(dec_round_nr),
        .addroundkey_return(addroundkey_return),
        .\block_w0_reg[13]_i_2 (\key_mem_reg[10][117] [23]),
        .\block_w0_reg[29]_i_2 (\key_mem_reg[10][117] [35]),
        .\block_w0_reg[2]_i_2 (\key_mem_reg[10][117] [29]),
        .\block_w0_reg_reg[0]_0 (keymem_n_351),
        .\block_w0_reg_reg[0]_1 (keymem_n_347),
        .\block_w0_reg_reg[10]_0 (keymem_n_310),
        .\block_w0_reg_reg[11]_0 (\key_mem_reg[10][117] [36]),
        .\block_w0_reg_reg[11]_1 (keymem_n_205),
        .\block_w0_reg_reg[13]_0 (dec_block_n_128),
        .\block_w0_reg_reg[13]_1 (\key_mem_reg[10][117] [37]),
        .\block_w0_reg_reg[13]_2 (keymem_n_198),
        .\block_w0_reg_reg[14]_0 (dec_block_n_146),
        .\block_w0_reg_reg[14]_1 (keymem_n_204),
        .\block_w0_reg_reg[15]_0 (keymem_n_185),
        .\block_w0_reg_reg[16]_0 (dec_block_n_149),
        .\block_w0_reg_reg[16]_1 (keymem_n_307),
        .\block_w0_reg_reg[16]_2 (keymem_n_303),
        .\block_w0_reg_reg[17]_0 (dec_block_n_136),
        .\block_w0_reg_reg[17]_1 (\key_mem_reg[10][117] [39]),
        .\block_w0_reg_reg[17]_2 (keymem_n_299),
        .\block_w0_reg_reg[18]_0 (dec_block_n_147),
        .\block_w0_reg_reg[18]_1 (keymem_n_290),
        .\block_w0_reg_reg[18]_2 (keymem_n_164),
        .\block_w0_reg_reg[18]_3 (keymem_n_170),
        .\block_w0_reg_reg[19]_0 (\key_mem_reg[10][117] [40]),
        .\block_w0_reg_reg[1]_0 (keymem_n_346),
        .\block_w0_reg_reg[20]_0 (\key_mem_reg[10][117] [41]),
        .\block_w0_reg_reg[20]_1 (keymem_n_304),
        .\block_w0_reg_reg[21]_0 (dec_block_n_129),
        .\block_w0_reg_reg[21]_1 (\key_mem_reg[10][117] [42]),
        .\block_w0_reg_reg[21]_2 (keymem_n_157),
        .\block_w0_reg_reg[22]_0 (dec_block_n_144),
        .\block_w0_reg_reg[22]_1 (keymem_n_160),
        .\block_w0_reg_reg[23]_0 (keymem_n_138),
        .\block_w0_reg_reg[24]_0 (keymem_n_126),
        .\block_w0_reg_reg[25]_0 (keymem_n_267),
        .\block_w0_reg_reg[26]_0 (keymem_n_273),
        .\block_w0_reg_reg[26]_1 (keymem_n_122),
        .\block_w0_reg_reg[27]_0 (dec_block_n_145),
        .\block_w0_reg_reg[29]_0 (keymem_n_111),
        .\block_w0_reg_reg[2]_0 (keymem_n_338),
        .\block_w0_reg_reg[2]_1 (keymem_n_335),
        .\block_w0_reg_reg[30]_0 (keymem_n_117),
        .\block_w0_reg_reg[31]_0 (keymem_n_128),
        .\block_w0_reg_reg[31]_1 (keymem_n_97),
        .\block_w0_reg_reg[3]_0 (dec_block_n_148),
        .\block_w0_reg_reg[3]_1 (\key_mem_reg[10][117] [33]),
        .\block_w0_reg_reg[3]_2 (keymem_n_353),
        .\block_w0_reg_reg[3]_3 (keymem_n_342),
        .\block_w0_reg_reg[4]_0 (\key_mem_reg[10][117] [34]),
        .\block_w0_reg_reg[4]_1 (keymem_n_340),
        .\block_w0_reg_reg[4]_2 (keymem_n_349),
        .\block_w0_reg_reg[5]_0 (keymem_n_232),
        .\block_w0_reg_reg[5]_1 (keymem_n_334),
        .\block_w0_reg_reg[6]_0 (keymem_n_244),
        .\block_w0_reg_reg[7]_0 (keymem_n_217),
        .\block_w0_reg_reg[8]_0 (keymem_n_215),
        .\block_w0_reg_reg[9]_0 (keymem_n_309),
        .\block_w1_reg[3]_i_2__0_0 (\key_mem_reg[10][117] [24]),
        .\block_w1_reg_reg[0]_0 (keymem_n_318),
        .\block_w1_reg_reg[0]_1 (keymem_n_322),
        .\block_w1_reg_reg[10]_0 (keymem_n_289),
        .\block_w1_reg_reg[11]_0 (\key_mem_reg[10][117] [27]),
        .\block_w1_reg_reg[11]_1 (keymem_n_162),
        .\block_w1_reg_reg[13]_0 (keymem_n_151),
        .\block_w1_reg_reg[14]_0 (keymem_n_161),
        .\block_w1_reg_reg[15]_0 (keymem_n_139),
        .\block_w1_reg_reg[16]_0 (dec_block_n_169),
        .\block_w1_reg_reg[16]_1 (keymem_n_287),
        .\block_w1_reg_reg[16]_2 (keymem_n_281),
        .\block_w1_reg_reg[17]_0 (dec_block_n_139),
        .\block_w1_reg_reg[17]_1 (\key_mem_reg[10][117] [30]),
        .\block_w1_reg_reg[17]_2 (keymem_n_276),
        .\block_w1_reg_reg[18]_0 (dec_block_n_167),
        .\block_w1_reg_reg[18]_1 (keymem_n_269),
        .\block_w1_reg_reg[18]_2 (keymem_n_120),
        .\block_w1_reg_reg[18]_3 (keymem_n_125),
        .\block_w1_reg_reg[19]_0 (\key_mem_reg[10][117] [31]),
        .\block_w1_reg_reg[1]_0 (keymem_n_321),
        .\block_w1_reg_reg[20]_0 (\key_mem_reg[10][117] [32]),
        .\block_w1_reg_reg[20]_1 (keymem_n_282),
        .\block_w1_reg_reg[21]_0 (dec_block_n_162),
        .\block_w1_reg_reg[21]_1 (keymem_n_113),
        .\block_w1_reg_reg[22]_0 (dec_block_n_164),
        .\block_w1_reg_reg[22]_1 (keymem_n_116),
        .\block_w1_reg_reg[23]_0 (keymem_n_0),
        .\block_w1_reg_reg[24]_0 (keymem_n_336),
        .\block_w1_reg_reg[25]_0 (keymem_n_344),
        .\block_w1_reg_reg[26]_0 (keymem_n_339),
        .\block_w1_reg_reg[26]_1 (keymem_n_256),
        .\block_w1_reg_reg[27]_0 (dec_block_n_165),
        .\block_w1_reg_reg[29]_0 (dec_block_n_163),
        .\block_w1_reg_reg[29]_1 (keymem_n_241),
        .\block_w1_reg_reg[2]_0 (keymem_n_314),
        .\block_w1_reg_reg[2]_1 (keymem_n_313),
        .\block_w1_reg_reg[30]_0 (dec_block_n_166),
        .\block_w1_reg_reg[30]_1 (keymem_n_243),
        .\block_w1_reg_reg[31]_0 (keymem_n_225),
        .\block_w1_reg_reg[3]_0 (dec_block_n_168),
        .\block_w1_reg_reg[3]_1 (\key_mem_reg[10][117] [25]),
        .\block_w1_reg_reg[3]_2 (keymem_n_212),
        .\block_w1_reg_reg[3]_3 (keymem_n_326),
        .\block_w1_reg_reg[4]_0 (\key_mem_reg[10][117] [26]),
        .\block_w1_reg_reg[4]_1 (keymem_n_316),
        .\block_w1_reg_reg[4]_2 (keymem_n_323),
        .\block_w1_reg_reg[5]_0 (keymem_n_200),
        .\block_w1_reg_reg[5]_1 (keymem_n_312),
        .\block_w1_reg_reg[6]_0 (keymem_n_203),
        .\block_w1_reg_reg[7]_0 (keymem_n_173),
        .\block_w1_reg_reg[8]_0 (keymem_n_171),
        .\block_w1_reg_reg[9]_0 (keymem_n_298),
        .\block_w2_reg[1]_i_4__0_0 (\key_mem_reg[10][117] [0]),
        .\block_w2_reg[3]_i_2__0_0 (\key_mem_reg[10][117] [4]),
        .\block_w2_reg_reg[0]_0 (dec_block_n_161),
        .\block_w2_reg_reg[0]_1 (keymem_n_300),
        .\block_w2_reg_reg[0]_2 (keymem_n_169),
        .\block_w2_reg_reg[10]_0 (keymem_n_268),
        .\block_w2_reg_reg[11]_0 (\key_mem_reg[10][117] [17]),
        .\block_w2_reg_reg[11]_1 (keymem_n_118),
        .\block_w2_reg_reg[13]_0 (\key_mem_reg[10][117] [18]),
        .\block_w2_reg_reg[13]_1 (keymem_n_109),
        .\block_w2_reg_reg[14]_0 (keymem_n_107),
        .\block_w2_reg_reg[15]_0 (keymem_n_275),
        .\block_w2_reg_reg[16]_0 (keymem_n_354),
        .\block_w2_reg_reg[16]_1 (keymem_n_345),
        .\block_w2_reg_reg[17]_0 (\key_mem_reg[10][117] [20]),
        .\block_w2_reg_reg[17]_1 (keymem_n_246),
        .\block_w2_reg_reg[18]_0 (dec_block_n_159),
        .\block_w2_reg_reg[18]_1 (keymem_n_333),
        .\block_w2_reg_reg[18]_2 (keymem_n_254),
        .\block_w2_reg_reg[18]_3 (keymem_n_337),
        .\block_w2_reg_reg[19]_0 (\key_mem_reg[10][117] [21]),
        .\block_w2_reg_reg[1]_0 (dec_block_n_138),
        .\block_w2_reg_reg[1]_1 (keymem_n_297),
        .\block_w2_reg_reg[20]_0 (\key_mem_reg[10][117] [22]),
        .\block_w2_reg_reg[20]_1 (keymem_n_348),
        .\block_w2_reg_reg[21]_0 (keymem_n_239),
        .\block_w2_reg_reg[22]_0 (keymem_n_231),
        .\block_w2_reg_reg[23]_0 (keymem_n_341),
        .\block_w2_reg_reg[24]_0 (keymem_n_216),
        .\block_w2_reg_reg[25]_0 (keymem_n_328),
        .\block_w2_reg_reg[26]_0 (keymem_n_315),
        .\block_w2_reg_reg[26]_1 (keymem_n_211),
        .\block_w2_reg_reg[27]_0 (dec_block_n_157),
        .\block_w2_reg_reg[29]_0 (dec_block_n_133),
        .\block_w2_reg_reg[29]_1 (keymem_n_196),
        .\block_w2_reg_reg[2]_0 (keymem_n_293),
        .\block_w2_reg_reg[2]_1 (keymem_n_292),
        .\block_w2_reg_reg[30]_0 (dec_block_n_158),
        .\block_w2_reg_reg[30]_1 (keymem_n_195),
        .\block_w2_reg_reg[31]_0 (keymem_n_186),
        .\block_w2_reg_reg[31]_1 (keymem_n_317),
        .\block_w2_reg_reg[3]_0 (dec_block_n_160),
        .\block_w2_reg_reg[3]_1 (\key_mem_reg[10][117] [12]),
        .\block_w2_reg_reg[3]_2 (keymem_n_167),
        .\block_w2_reg_reg[3]_3 (keymem_n_301),
        .\block_w2_reg_reg[4]_0 (\key_mem_reg[10][117] [13]),
        .\block_w2_reg_reg[4]_1 (keymem_n_295),
        .\block_w2_reg_reg[4]_2 (keymem_n_305),
        .\block_w2_reg_reg[5]_0 (dec_block_n_132),
        .\block_w2_reg_reg[5]_1 (\key_mem_reg[10][117] [14]),
        .\block_w2_reg_reg[5]_2 (keymem_n_149),
        .\block_w2_reg_reg[5]_3 (keymem_n_291),
        .\block_w2_reg_reg[6]_0 (dec_block_n_156),
        .\block_w2_reg_reg[6]_1 (\key_mem_reg[10][117] [15]),
        .\block_w2_reg_reg[6]_2 (keymem_n_145),
        .\block_w2_reg_reg[7]_0 (keymem_n_296),
        .\block_w2_reg_reg[8]_0 (keymem_n_127),
        .\block_w2_reg_reg[9]_0 (keymem_n_278),
        .\block_w3_reg[15]_i_2 (\key_mem_reg[10][117] [28]),
        .\block_w3_reg[17]_i_4_0 (\key_mem_reg[10][117] [19]),
        .\block_w3_reg[19]_i_2__0_0 (\key_mem_reg[10][117] [16]),
        .\block_w3_reg[2]_i_2 (\key_mem_reg[10][117] [38]),
        .\block_w3_reg_reg[0]_0 (keymem_n_277),
        .\block_w3_reg_reg[0]_1 (keymem_n_124),
        .\block_w3_reg_reg[10]_0 (keymem_n_332),
        .\block_w3_reg_reg[11]_0 (\key_mem_reg[10][117] [5]),
        .\block_w3_reg_reg[11]_1 (keymem_n_252),
        .\block_w3_reg_reg[13]_0 (dec_block_n_131),
        .\block_w3_reg_reg[13]_1 (keymem_n_242),
        .\block_w3_reg_reg[14]_0 (dec_block_n_152),
        .\block_w3_reg_reg[14]_1 (keymem_n_230),
        .\block_w3_reg_reg[15]_0 (keymem_n_245),
        .\block_w3_reg_reg[16]_0 (dec_block_n_155),
        .\block_w3_reg_reg[16]_1 (keymem_n_213),
        .\block_w3_reg_reg[16]_2 (keymem_n_329),
        .\block_w3_reg_reg[17]_0 (dec_block_n_137),
        .\block_w3_reg_reg[17]_1 (\key_mem_reg[10][117] [7]),
        .\block_w3_reg_reg[17]_2 (keymem_n_320),
        .\block_w3_reg_reg[18]_0 (dec_block_n_153),
        .\block_w3_reg_reg[18]_1 (keymem_n_311),
        .\block_w3_reg_reg[18]_2 (keymem_n_209),
        .\block_w3_reg_reg[18]_3 (keymem_n_214),
        .\block_w3_reg_reg[19]_0 (\key_mem_reg[10][117] [8]),
        .\block_w3_reg_reg[1]_0 (keymem_n_285),
        .\block_w3_reg_reg[20]_0 (\key_mem_reg[10][117] [9]),
        .\block_w3_reg_reg[20]_1 (keymem_n_324),
        .\block_w3_reg_reg[21]_0 (dec_block_n_130),
        .\block_w3_reg_reg[21]_1 (\key_mem_reg[10][117] [10]),
        .\block_w3_reg_reg[21]_2 (keymem_n_201),
        .\block_w3_reg_reg[22]_0 (dec_block_n_150),
        .\block_w3_reg_reg[22]_1 (\key_mem_reg[10][117] [11]),
        .\block_w3_reg_reg[22]_2 (keymem_n_193),
        .\block_w3_reg_reg[23]_0 (keymem_n_187),
        .\block_w3_reg_reg[24]_0 (keymem_n_172),
        .\block_w3_reg_reg[25]_0 (\key_mem_reg[10][117] [6]),
        .\block_w3_reg_reg[25]_1 (keymem_n_288),
        .\block_w3_reg_reg[26]_0 (keymem_n_294),
        .\block_w3_reg_reg[26]_1 (keymem_n_166),
        .\block_w3_reg_reg[27]_0 (dec_block_n_151),
        .\block_w3_reg_reg[29]_0 (keymem_n_159),
        .\block_w3_reg_reg[2]_0 (keymem_n_272),
        .\block_w3_reg_reg[2]_1 (keymem_n_271),
        .\block_w3_reg_reg[30]_0 (keymem_n_147),
        .\block_w3_reg_reg[31]_0 (keymem_n_140),
        .\block_w3_reg_reg[31]_1 (keymem_n_129),
        .\block_w3_reg_reg[3]_0 (dec_block_n_154),
        .\block_w3_reg_reg[3]_1 (\key_mem_reg[10][117] [1]),
        .\block_w3_reg_reg[3]_2 (keymem_n_123),
        .\block_w3_reg_reg[3]_3 (keymem_n_279),
        .\block_w3_reg_reg[4]_0 (\key_mem_reg[10][117] [2]),
        .\block_w3_reg_reg[4]_1 (keymem_n_274),
        .\block_w3_reg_reg[4]_2 (keymem_n_283),
        .\block_w3_reg_reg[5]_0 (\key_mem_reg[10][117] [3]),
        .\block_w3_reg_reg[5]_1 (keymem_n_114),
        .\block_w3_reg_reg[5]_2 (keymem_n_270),
        .\block_w3_reg_reg[6]_0 (keymem_n_106),
        .\block_w3_reg_reg[7]_0 (keymem_n_100),
        .\block_w3_reg_reg[8]_0 (keymem_n_247),
        .\block_w3_reg_reg[9]_0 (keymem_n_251),
        .clk(clk),
        .config_pin(config_pin),
        .\config_pin[2] (\config_pin[2]_1 ),
        .\config_pin[2]_0 (\config_pin[2]_2 ),
        .core_block({core_block[127:118],core_block[114],core_block[112:111],core_block[108],core_block[106:102],core_block[98:85],core_block[82],core_block[80:79],core_block[76],core_block[74:69],core_block[66:55],core_block[50],core_block[47:46],core_block[44],core_block[42:40],core_block[34:23],core_block[18],core_block[15:12],core_block[10:7],core_block[2:1]}),
        .dec_new_block(dec_new_block),
        .dec_ready(dec_ready),
        .next_reg(next_reg),
        .op126_in({op126_in[7],op126_in[4],op126_in[2:0]}),
        .op127_in({op127_in[7:5],op127_in[2],op127_in[0]}),
        .op129_in({op129_in[7],op129_in[4:3],op129_in[1:0]}),
        .op158_in({op158_in[7:4],op158_in[2:0]}),
        .op159_in({op159_in[7:6],op159_in[2],op159_in[0]}),
        .op161_in({op161_in[7],op161_in[4:3],op161_in[1:0]}),
        .op190_in({op190_in[7:6],op190_in[4],op190_in[2:0]}),
        .op191_in({op191_in[7],op191_in[2]}),
        .op193_in({op193_in[7],op193_in[4:3],op193_in[1:0]}),
        .op95_in({op95_in[7],op95_in[4],op95_in[2:0]}),
        .op96_in({op96_in[7],op96_in[2]}),
        .op98_in({op98_in[7],op98_in[4:3],op98_in[1:0]}),
        .p_0_in31_in({p_0_in31_in[7],p_0_in31_in[3:1]}),
        .p_0_in38_in(p_0_in38_in),
        .p_0_in46_in(p_0_in46_in),
        .p_0_in54_in({p_0_in54_in[7:6],p_0_in54_in[3:1]}),
        .p_0_out(p_0_out),
        .round_key({round_key[127:118],round_key[114],round_key[112:111],round_key[108],round_key[106:102],round_key[98:85],round_key[82],round_key[80:79],round_key[76],round_key[74:69],round_key[66:55],round_key[50],round_key[47:46],round_key[44],round_key[42:40],round_key[34:23],round_key[18],round_key[15:12],round_key[10:7],round_key[2:1]}));
  platform_aes_top_0_2_aes_encipher_block enc_block
       (.D(D),
        .\FSM_sequential_enc_ctrl_reg_reg[0]_0 (\FSM_sequential_enc_ctrl_reg_reg[0] ),
        .Q(enc_round_nr),
        .\block_w0_reg_reg[11]_0 (\key_mem_reg[10][117] [36]),
        .\block_w0_reg_reg[13]_0 (\key_mem_reg[10][117] [37]),
        .\block_w0_reg_reg[14]_0 (\key_mem_reg[10][117] [38]),
        .\block_w0_reg_reg[17]_0 (\key_mem_reg[10][117] [39]),
        .\block_w0_reg_reg[19]_0 (\key_mem_reg[10][117] [40]),
        .\block_w0_reg_reg[20]_0 (\key_mem_reg[10][117] [41]),
        .\block_w0_reg_reg[21]_0 (\key_mem_reg[10][117] [42]),
        .\block_w0_reg_reg[3]_0 (\key_mem_reg[10][117] [33]),
        .\block_w0_reg_reg[4]_0 (\key_mem_reg[10][117] [34]),
        .\block_w0_reg_reg[5]_0 (\key_mem_reg[10][117] [35]),
        .\block_w1_reg_reg[11]_0 (\key_mem_reg[10][117] [27]),
        .\block_w1_reg_reg[13]_0 (\key_mem_reg[10][117] [28]),
        .\block_w1_reg_reg[14]_0 (\key_mem_reg[10][117] [29]),
        .\block_w1_reg_reg[17]_0 (\key_mem_reg[10][117] [30]),
        .\block_w1_reg_reg[19]_0 (\key_mem_reg[10][117] [31]),
        .\block_w1_reg_reg[20]_0 (\key_mem_reg[10][117] [32]),
        .\block_w1_reg_reg[3]_0 (\key_mem_reg[10][117] [25]),
        .\block_w1_reg_reg[4]_0 (\key_mem_reg[10][117] [26]),
        .\block_w2_reg[31]_i_11 ({dec_round_nr[3],dec_round_nr[1:0]}),
        .\block_w2_reg_reg[11]_0 (\key_mem_reg[10][117] [17]),
        .\block_w2_reg_reg[13]_0 (\key_mem_reg[10][117] [18]),
        .\block_w2_reg_reg[16]_0 (\key_mem_reg[10][117] [19]),
        .\block_w2_reg_reg[17]_0 (\key_mem_reg[10][117] [20]),
        .\block_w2_reg_reg[19]_0 (\key_mem_reg[10][117] [21]),
        .\block_w2_reg_reg[20]_0 (\key_mem_reg[10][117] [22]),
        .\block_w2_reg_reg[21]_0 (\key_mem_reg[10][117] [23]),
        .\block_w2_reg_reg[22]_0 (\key_mem_reg[10][117] [24]),
        .\block_w2_reg_reg[3]_0 (\key_mem_reg[10][117] [12]),
        .\block_w2_reg_reg[4]_0 (\key_mem_reg[10][117] [13]),
        .\block_w2_reg_reg[5]_0 (\key_mem_reg[10][117] [14]),
        .\block_w2_reg_reg[6]_0 (\key_mem_reg[10][117] [15]),
        .\block_w2_reg_reg[7]_0 (\key_mem_reg[10][117] [16]),
        .\block_w3_reg_reg[0]_0 (\key_mem_reg[10][117] [0]),
        .\block_w3_reg_reg[11]_0 (\key_mem_reg[10][117] [5]),
        .\block_w3_reg_reg[16]_0 (\key_mem_reg[10][117] [6]),
        .\block_w3_reg_reg[17]_0 (\key_mem_reg[10][117] [7]),
        .\block_w3_reg_reg[19]_0 (\key_mem_reg[10][117] [8]),
        .\block_w3_reg_reg[20]_0 (\key_mem_reg[10][117] [9]),
        .\block_w3_reg_reg[21]_0 (\key_mem_reg[10][117] [10]),
        .\block_w3_reg_reg[22]_0 (\key_mem_reg[10][117] [11]),
        .\block_w3_reg_reg[3]_0 (\key_mem_reg[10][117] [1]),
        .\block_w3_reg_reg[4]_0 (\key_mem_reg[10][117] [2]),
        .\block_w3_reg_reg[5]_0 (\key_mem_reg[10][117] [3]),
        .\block_w3_reg_reg[6]_0 (\key_mem_reg[10][117] [4]),
        .\block_w3_reg_reg[7]_0 (\key_mem_reg[6][124] ),
        .clk(clk),
        .config_pin(config_pin),
        .\config_pin[2] (\config_pin[2]_0 ),
        .core_block(core_block),
        .dec_new_block(dec_new_block),
        .enc_ready(enc_ready),
        .init_state(init_state),
        .muxed_round_nr({muxed_round_nr[3],muxed_round_nr[1:0]}),
        .new_sboxw(new_sboxw),
        .next_reg(next_reg),
        .\prev_key1_reg_reg[0] (enc_block_n_142),
        .\prev_key1_reg_reg[0]_0 (enc_block_n_143),
        .\prev_key1_reg_reg[0]_1 (enc_block_n_144),
        .\prev_key1_reg_reg[0]_10 (enc_block_n_153),
        .\prev_key1_reg_reg[0]_11 (enc_block_n_154),
        .\prev_key1_reg_reg[0]_12 (enc_block_n_155),
        .\prev_key1_reg_reg[0]_13 (enc_block_n_156),
        .\prev_key1_reg_reg[0]_14 (enc_block_n_157),
        .\prev_key1_reg_reg[0]_15 (enc_block_n_158),
        .\prev_key1_reg_reg[0]_16 (enc_block_n_159),
        .\prev_key1_reg_reg[0]_17 (enc_block_n_160),
        .\prev_key1_reg_reg[0]_18 (enc_block_n_161),
        .\prev_key1_reg_reg[0]_19 (enc_block_n_162),
        .\prev_key1_reg_reg[0]_2 (enc_block_n_145),
        .\prev_key1_reg_reg[0]_20 (enc_block_n_163),
        .\prev_key1_reg_reg[0]_21 (enc_block_n_164),
        .\prev_key1_reg_reg[0]_22 (enc_block_n_165),
        .\prev_key1_reg_reg[0]_23 (enc_block_n_166),
        .\prev_key1_reg_reg[0]_24 (enc_block_n_167),
        .\prev_key1_reg_reg[0]_25 (enc_block_n_168),
        .\prev_key1_reg_reg[0]_26 (enc_block_n_169),
        .\prev_key1_reg_reg[0]_27 (enc_block_n_170),
        .\prev_key1_reg_reg[0]_28 (enc_block_n_171),
        .\prev_key1_reg_reg[0]_29 (enc_block_n_172),
        .\prev_key1_reg_reg[0]_3 (enc_block_n_146),
        .\prev_key1_reg_reg[0]_30 (enc_block_n_173),
        .\prev_key1_reg_reg[0]_4 (enc_block_n_147),
        .\prev_key1_reg_reg[0]_5 (enc_block_n_148),
        .\prev_key1_reg_reg[0]_6 (enc_block_n_149),
        .\prev_key1_reg_reg[0]_7 (enc_block_n_150),
        .\prev_key1_reg_reg[0]_8 (enc_block_n_151),
        .\prev_key1_reg_reg[0]_9 (enc_block_n_152),
        .\prev_key1_reg_reg[16] (enc_block_n_206),
        .\prev_key1_reg_reg[16]_0 (enc_block_n_207),
        .\prev_key1_reg_reg[16]_1 (enc_block_n_208),
        .\prev_key1_reg_reg[16]_10 (enc_block_n_217),
        .\prev_key1_reg_reg[16]_11 (enc_block_n_218),
        .\prev_key1_reg_reg[16]_12 (enc_block_n_219),
        .\prev_key1_reg_reg[16]_13 (enc_block_n_220),
        .\prev_key1_reg_reg[16]_14 (enc_block_n_221),
        .\prev_key1_reg_reg[16]_15 (enc_block_n_222),
        .\prev_key1_reg_reg[16]_16 (enc_block_n_223),
        .\prev_key1_reg_reg[16]_17 (enc_block_n_224),
        .\prev_key1_reg_reg[16]_18 (enc_block_n_225),
        .\prev_key1_reg_reg[16]_19 (enc_block_n_226),
        .\prev_key1_reg_reg[16]_2 (enc_block_n_209),
        .\prev_key1_reg_reg[16]_20 (enc_block_n_227),
        .\prev_key1_reg_reg[16]_21 (enc_block_n_228),
        .\prev_key1_reg_reg[16]_22 (enc_block_n_229),
        .\prev_key1_reg_reg[16]_23 (enc_block_n_230),
        .\prev_key1_reg_reg[16]_24 (enc_block_n_231),
        .\prev_key1_reg_reg[16]_25 (enc_block_n_232),
        .\prev_key1_reg_reg[16]_26 (enc_block_n_233),
        .\prev_key1_reg_reg[16]_27 (enc_block_n_234),
        .\prev_key1_reg_reg[16]_28 (enc_block_n_235),
        .\prev_key1_reg_reg[16]_29 (enc_block_n_236),
        .\prev_key1_reg_reg[16]_3 (enc_block_n_210),
        .\prev_key1_reg_reg[16]_30 (enc_block_n_237),
        .\prev_key1_reg_reg[16]_4 (enc_block_n_211),
        .\prev_key1_reg_reg[16]_5 (enc_block_n_212),
        .\prev_key1_reg_reg[16]_6 (enc_block_n_213),
        .\prev_key1_reg_reg[16]_7 (enc_block_n_214),
        .\prev_key1_reg_reg[16]_8 (enc_block_n_215),
        .\prev_key1_reg_reg[16]_9 (enc_block_n_216),
        .\prev_key1_reg_reg[24] (enc_block_n_238),
        .\prev_key1_reg_reg[24]_0 (enc_block_n_239),
        .\prev_key1_reg_reg[24]_1 (enc_block_n_240),
        .\prev_key1_reg_reg[24]_10 (enc_block_n_249),
        .\prev_key1_reg_reg[24]_11 (enc_block_n_250),
        .\prev_key1_reg_reg[24]_12 (enc_block_n_251),
        .\prev_key1_reg_reg[24]_13 (enc_block_n_252),
        .\prev_key1_reg_reg[24]_14 (enc_block_n_253),
        .\prev_key1_reg_reg[24]_15 (enc_block_n_254),
        .\prev_key1_reg_reg[24]_16 (enc_block_n_255),
        .\prev_key1_reg_reg[24]_17 (enc_block_n_256),
        .\prev_key1_reg_reg[24]_18 (enc_block_n_257),
        .\prev_key1_reg_reg[24]_19 (enc_block_n_258),
        .\prev_key1_reg_reg[24]_2 (enc_block_n_241),
        .\prev_key1_reg_reg[24]_20 (enc_block_n_259),
        .\prev_key1_reg_reg[24]_21 (enc_block_n_260),
        .\prev_key1_reg_reg[24]_22 (enc_block_n_261),
        .\prev_key1_reg_reg[24]_23 (enc_block_n_262),
        .\prev_key1_reg_reg[24]_24 (enc_block_n_263),
        .\prev_key1_reg_reg[24]_25 (enc_block_n_264),
        .\prev_key1_reg_reg[24]_26 (enc_block_n_265),
        .\prev_key1_reg_reg[24]_27 (enc_block_n_266),
        .\prev_key1_reg_reg[24]_28 (enc_block_n_267),
        .\prev_key1_reg_reg[24]_29 (enc_block_n_268),
        .\prev_key1_reg_reg[24]_3 (enc_block_n_242),
        .\prev_key1_reg_reg[24]_30 (enc_block_n_269),
        .\prev_key1_reg_reg[24]_4 (enc_block_n_243),
        .\prev_key1_reg_reg[24]_5 (enc_block_n_244),
        .\prev_key1_reg_reg[24]_6 (enc_block_n_245),
        .\prev_key1_reg_reg[24]_7 (enc_block_n_246),
        .\prev_key1_reg_reg[24]_8 (enc_block_n_247),
        .\prev_key1_reg_reg[24]_9 (enc_block_n_248),
        .\prev_key1_reg_reg[31] ({muxed_sboxw[31:30],muxed_sboxw[23:22],muxed_sboxw[15:14],muxed_sboxw[7:6]}),
        .\prev_key1_reg_reg[8] (enc_block_n_174),
        .\prev_key1_reg_reg[8]_0 (enc_block_n_175),
        .\prev_key1_reg_reg[8]_1 (enc_block_n_176),
        .\prev_key1_reg_reg[8]_10 (enc_block_n_185),
        .\prev_key1_reg_reg[8]_11 (enc_block_n_186),
        .\prev_key1_reg_reg[8]_12 (enc_block_n_187),
        .\prev_key1_reg_reg[8]_13 (enc_block_n_188),
        .\prev_key1_reg_reg[8]_14 (enc_block_n_189),
        .\prev_key1_reg_reg[8]_15 (enc_block_n_190),
        .\prev_key1_reg_reg[8]_16 (enc_block_n_191),
        .\prev_key1_reg_reg[8]_17 (enc_block_n_192),
        .\prev_key1_reg_reg[8]_18 (enc_block_n_193),
        .\prev_key1_reg_reg[8]_19 (enc_block_n_194),
        .\prev_key1_reg_reg[8]_2 (enc_block_n_177),
        .\prev_key1_reg_reg[8]_20 (enc_block_n_195),
        .\prev_key1_reg_reg[8]_21 (enc_block_n_196),
        .\prev_key1_reg_reg[8]_22 (enc_block_n_197),
        .\prev_key1_reg_reg[8]_23 (enc_block_n_198),
        .\prev_key1_reg_reg[8]_24 (enc_block_n_199),
        .\prev_key1_reg_reg[8]_25 (enc_block_n_200),
        .\prev_key1_reg_reg[8]_26 (enc_block_n_201),
        .\prev_key1_reg_reg[8]_27 (enc_block_n_202),
        .\prev_key1_reg_reg[8]_28 (enc_block_n_203),
        .\prev_key1_reg_reg[8]_29 (enc_block_n_204),
        .\prev_key1_reg_reg[8]_3 (enc_block_n_178),
        .\prev_key1_reg_reg[8]_30 (enc_block_n_205),
        .\prev_key1_reg_reg[8]_4 (enc_block_n_179),
        .\prev_key1_reg_reg[8]_5 (enc_block_n_180),
        .\prev_key1_reg_reg[8]_6 (enc_block_n_181),
        .\prev_key1_reg_reg[8]_7 (enc_block_n_182),
        .\prev_key1_reg_reg[8]_8 (enc_block_n_183),
        .\prev_key1_reg_reg[8]_9 (enc_block_n_184),
        .\round_ctr_reg_reg[1]_0 (enc_block_n_141),
        .round_key({round_key[127:118],round_key[114],round_key[112:111],round_key[108],round_key[106:102],round_key[98:85],round_key[82],round_key[80:79],round_key[76],round_key[74:69],round_key[66:55],round_key[50],round_key[47:46],round_key[44],round_key[42:40],round_key[34:23],round_key[18],round_key[15:12],round_key[10:7],round_key[2:1]}),
        .sboxw(keymem_sboxw));
  platform_aes_top_0_2_aes_key_mem keymem
       (.\FSM_sequential_aes_core_ctrl_reg_reg[0] (keymem_n_264),
        .\FSM_sequential_aes_core_ctrl_reg_reg[0]_0 (keymem_n_265),
        .\FSM_sequential_aes_core_ctrl_reg_reg[0]_1 (\FSM_sequential_enc_ctrl_reg_reg[0] ),
        .Q(keymem_sboxw),
        .aes_core_ctrl_reg(aes_core_ctrl_reg),
        .\block_w0_reg_reg[10] (keymem_n_269),
        .\block_w0_reg_reg[11] (dec_block_n_160),
        .\block_w0_reg_reg[11]_0 (dec_block_n_157),
        .\block_w0_reg_reg[13] (keymem_n_107),
        .\block_w0_reg_reg[13]_0 (keymem_n_275),
        .\block_w0_reg_reg[14] (keymem_n_274),
        .\block_w0_reg_reg[15] (keymem_n_276),
        .\block_w0_reg_reg[15]_0 (keymem_n_279),
        .\block_w0_reg_reg[15]_1 (keymem_n_281),
        .\block_w0_reg_reg[16] (keymem_n_123),
        .\block_w0_reg_reg[16]_0 (keymem_n_124),
        .\block_w0_reg_reg[16]_1 (keymem_n_125),
        .\block_w0_reg_reg[16]_2 (keymem_n_126),
        .\block_w0_reg_reg[16]_3 (keymem_n_127),
        .\block_w0_reg_reg[17] (keymem_n_120),
        .\block_w0_reg_reg[17]_0 (keymem_n_122),
        .\block_w0_reg_reg[18] (keymem_n_272),
        .\block_w0_reg_reg[19] (keymem_n_118),
        .\block_w0_reg_reg[20] (keymem_n_111),
        .\block_w0_reg_reg[20]_0 (keymem_n_113),
        .\block_w0_reg_reg[21] (keymem_n_114),
        .\block_w0_reg_reg[21]_0 (keymem_n_116),
        .\block_w0_reg_reg[21]_1 (keymem_n_117),
        .\block_w0_reg_reg[22] (keymem_n_0),
        .\block_w0_reg_reg[22]_0 (keymem_n_267),
        .\block_w0_reg_reg[22]_1 (keymem_n_271),
        .\block_w0_reg_reg[23] (keymem_n_285),
        .\block_w0_reg_reg[24] (keymem_n_277),
        .\block_w0_reg_reg[24]_0 (keymem_n_287),
        .\block_w0_reg_reg[25] (dec_block_n_144),
        .\block_w0_reg_reg[28] (keymem_n_282),
        .\block_w0_reg_reg[28]_0 (keymem_n_283),
        .\block_w0_reg_reg[29] (keymem_n_106),
        .\block_w0_reg_reg[2] (keymem_n_270),
        .\block_w0_reg_reg[2]_0 (keymem_n_273),
        .\block_w0_reg_reg[2]_1 (dec_block_n_167),
        .\block_w0_reg_reg[2]_2 (dec_block_n_169),
        .\block_w0_reg_reg[30] (keymem_n_97),
        .\block_w0_reg_reg[30]_0 (keymem_n_100),
        .\block_w0_reg_reg[31] ({op193_in[7],op193_in[4:3],op193_in[1:0]}),
        .\block_w0_reg_reg[4] (keymem_n_109),
        .\block_w0_reg_reg[5] (dec_block_n_166),
        .\block_w0_reg_reg[7] (keymem_n_128),
        .\block_w0_reg_reg[8] (keymem_n_278),
        .\block_w0_reg_reg[9] (keymem_n_268),
        .\block_w0_reg_reg[9]_0 (dec_block_n_156),
        .\block_w1_reg_reg[0] (keymem_n_337),
        .\block_w1_reg_reg[10] (keymem_n_333),
        .\block_w1_reg_reg[11] (dec_block_n_154),
        .\block_w1_reg_reg[11]_0 (dec_block_n_151),
        .\block_w1_reg_reg[15] (keymem_n_342),
        .\block_w1_reg_reg[15]_0 (keymem_n_345),
        .\block_w1_reg_reg[16] (keymem_n_347),
        .\block_w1_reg_reg[17] (keymem_n_254),
        .\block_w1_reg_reg[17]_0 (keymem_n_256),
        .\block_w1_reg_reg[18] (keymem_n_338),
        .\block_w1_reg_reg[19] (keymem_n_252),
        .\block_w1_reg_reg[20] (keymem_n_239),
        .\block_w1_reg_reg[20]_0 (keymem_n_241),
        .\block_w1_reg_reg[21] (keymem_n_231),
        .\block_w1_reg_reg[21]_0 (keymem_n_341),
        .\block_w1_reg_reg[22] (keymem_n_335),
        .\block_w1_reg_reg[23] (keymem_n_346),
        .\block_w1_reg_reg[23]_0 (dec_block_n_129),
        .\block_w1_reg_reg[24] (keymem_n_344),
        .\block_w1_reg_reg[25] (dec_block_n_139),
        .\block_w1_reg_reg[28] (keymem_n_348),
        .\block_w1_reg_reg[28]_0 (keymem_n_349),
        .\block_w1_reg_reg[29] (keymem_n_242),
        .\block_w1_reg_reg[29]_0 (keymem_n_243),
        .\block_w1_reg_reg[29]_1 (keymem_n_244),
        .\block_w1_reg_reg[2] (keymem_n_334),
        .\block_w1_reg_reg[2]_0 (keymem_n_339),
        .\block_w1_reg_reg[2]_1 (dec_block_n_159),
        .\block_w1_reg_reg[2]_2 (dec_block_n_161),
        .\block_w1_reg_reg[30] (keymem_n_217),
        .\block_w1_reg_reg[30]_0 (keymem_n_225),
        .\block_w1_reg_reg[30]_1 (keymem_n_336),
        .\block_w1_reg_reg[30]_2 (keymem_n_340),
        .\block_w1_reg_reg[31] ({op161_in[7],op161_in[4:3],op161_in[1:0]}),
        .\block_w1_reg_reg[31]_0 (dec_block_n_163),
        .\block_w1_reg_reg[4] (keymem_n_232),
        .\block_w1_reg_reg[5] (keymem_n_230),
        .\block_w1_reg_reg[5]_0 (dec_block_n_158),
        .\block_w1_reg_reg[7] (keymem_n_245),
        .\block_w1_reg_reg[7]_0 (keymem_n_246),
        .\block_w1_reg_reg[7]_1 (keymem_n_247),
        .\block_w1_reg_reg[7]_2 (keymem_n_251),
        .\block_w1_reg_reg[7]_3 (dec_block_n_132),
        .\block_w1_reg_reg[8] (keymem_n_351),
        .\block_w1_reg_reg[8]_0 (keymem_n_353),
        .\block_w1_reg_reg[8]_1 (keymem_n_354),
        .\block_w1_reg_reg[9] (keymem_n_332),
        .\block_w1_reg_reg[9]_0 (dec_block_n_137),
        .\block_w2_reg_reg[0] (keymem_n_212),
        .\block_w2_reg_reg[0]_0 (keymem_n_213),
        .\block_w2_reg_reg[0]_1 (keymem_n_214),
        .\block_w2_reg_reg[0]_2 (keymem_n_215),
        .\block_w2_reg_reg[0]_3 (keymem_n_216),
        .\block_w2_reg_reg[10] (keymem_n_311),
        .\block_w2_reg_reg[11] (dec_block_n_148),
        .\block_w2_reg_reg[11]_0 (dec_block_n_145),
        .\block_w2_reg_reg[13] (keymem_n_193),
        .\block_w2_reg_reg[14] (keymem_n_185),
        .\block_w2_reg_reg[14]_0 (keymem_n_187),
        .\block_w2_reg_reg[15] (keymem_n_326),
        .\block_w2_reg_reg[15]_0 (keymem_n_329),
        .\block_w2_reg_reg[15]_1 (dec_block_n_128),
        .\block_w2_reg_reg[16] (keymem_n_322),
        .\block_w2_reg_reg[17] (keymem_n_209),
        .\block_w2_reg_reg[17]_0 (keymem_n_211),
        .\block_w2_reg_reg[18] (keymem_n_314),
        .\block_w2_reg_reg[19] (keymem_n_205),
        .\block_w2_reg_reg[20] (keymem_n_196),
        .\block_w2_reg_reg[23] (keymem_n_321),
        .\block_w2_reg_reg[23]_0 (dec_block_n_162),
        .\block_w2_reg_reg[24] (keymem_n_328),
        .\block_w2_reg_reg[25] (dec_block_n_138),
        .\block_w2_reg_reg[28] (keymem_n_323),
        .\block_w2_reg_reg[28]_0 (keymem_n_324),
        .\block_w2_reg_reg[29] (keymem_n_195),
        .\block_w2_reg_reg[29]_0 (keymem_n_317),
        .\block_w2_reg_reg[2] (keymem_n_312),
        .\block_w2_reg_reg[2]_0 (keymem_n_315),
        .\block_w2_reg_reg[2]_1 (dec_block_n_153),
        .\block_w2_reg_reg[2]_2 (dec_block_n_155),
        .\block_w2_reg_reg[30] (keymem_n_316),
        .\block_w2_reg_reg[31] ({op129_in[7],op129_in[4:3],op129_in[1:0]}),
        .\block_w2_reg_reg[31]_0 (dec_block_n_133),
        .\block_w2_reg_reg[4] (keymem_n_198),
        .\block_w2_reg_reg[4]_0 (keymem_n_200),
        .\block_w2_reg_reg[5] (keymem_n_201),
        .\block_w2_reg_reg[5]_0 (keymem_n_203),
        .\block_w2_reg_reg[5]_1 (keymem_n_204),
        .\block_w2_reg_reg[5]_2 (dec_block_n_152),
        .\block_w2_reg_reg[6] (keymem_n_173),
        .\block_w2_reg_reg[6]_0 (keymem_n_309),
        .\block_w2_reg_reg[6]_1 (keymem_n_313),
        .\block_w2_reg_reg[7] (keymem_n_186),
        .\block_w2_reg_reg[7]_0 (keymem_n_320),
        .\block_w2_reg_reg[7]_1 (dec_block_n_130),
        .\block_w2_reg_reg[8] (keymem_n_318),
        .\block_w2_reg_reg[9] (keymem_n_310),
        .\block_w2_reg_reg[9]_0 (dec_block_n_136),
        .\block_w3_reg[0]_i_2__0_0 (enc_round_nr),
        .\block_w3_reg[0]_i_2__0_1 (dec_round_nr[2]),
        .\block_w3_reg[25]_i_4_0 (enc_block_n_141),
        .\block_w3_reg_reg[10] (keymem_n_290),
        .\block_w3_reg_reg[10]_0 (dec_block_n_164),
        .\block_w3_reg_reg[11] (dec_block_n_168),
        .\block_w3_reg_reg[11]_0 (dec_block_n_165),
        .\block_w3_reg_reg[13] (keymem_n_159),
        .\block_w3_reg_reg[13]_0 (keymem_n_160),
        .\block_w3_reg_reg[13]_1 (keymem_n_161),
        .\block_w3_reg_reg[14] (keymem_n_138),
        .\block_w3_reg_reg[14]_0 (keymem_n_139),
        .\block_w3_reg_reg[14]_1 (keymem_n_295),
        .\block_w3_reg_reg[15] (keymem_n_299),
        .\block_w3_reg_reg[15]_0 (keymem_n_301),
        .\block_w3_reg_reg[15]_1 (keymem_n_303),
        .\block_w3_reg_reg[16] (keymem_n_167),
        .\block_w3_reg_reg[16]_0 (keymem_n_169),
        .\block_w3_reg_reg[16]_1 (keymem_n_170),
        .\block_w3_reg_reg[16]_2 (keymem_n_171),
        .\block_w3_reg_reg[16]_3 (keymem_n_172),
        .\block_w3_reg_reg[17] (keymem_n_164),
        .\block_w3_reg_reg[17]_0 (keymem_n_166),
        .\block_w3_reg_reg[18] (keymem_n_293),
        .\block_w3_reg_reg[19] (keymem_n_162),
        .\block_w3_reg_reg[20] (keymem_n_157),
        .\block_w3_reg_reg[21] (keymem_n_147),
        .\block_w3_reg_reg[21]_0 (keymem_n_296),
        .\block_w3_reg_reg[22] (keymem_n_129),
        .\block_w3_reg_reg[22]_0 (keymem_n_288),
        .\block_w3_reg_reg[22]_1 (keymem_n_292),
        .\block_w3_reg_reg[23] (keymem_n_297),
        .\block_w3_reg_reg[24] (keymem_n_300),
        .\block_w3_reg_reg[24]_0 (keymem_n_307),
        .\block_w3_reg_reg[25] (dec_block_n_150),
        .\block_w3_reg_reg[28] (keymem_n_304),
        .\block_w3_reg_reg[28]_0 (keymem_n_305),
        .\block_w3_reg_reg[2] (keymem_n_291),
        .\block_w3_reg_reg[2]_0 (keymem_n_294),
        .\block_w3_reg_reg[2]_1 (dec_block_n_147),
        .\block_w3_reg_reg[2]_2 (dec_block_n_149),
        .\block_w3_reg_reg[31] ({op98_in[7],op98_in[4:3],op98_in[1:0]}),
        .\block_w3_reg_reg[31]_0 (dec_block_n_131),
        .\block_w3_reg_reg[4] (keymem_n_149),
        .\block_w3_reg_reg[4]_0 (keymem_n_151),
        .\block_w3_reg_reg[5] (keymem_n_145),
        .\block_w3_reg_reg[5]_0 (dec_block_n_146),
        .\block_w3_reg_reg[7] (keymem_n_140),
        .\block_w3_reg_reg[8] (keymem_n_298),
        .\block_w3_reg_reg[9] (keymem_n_289),
        .clk(clk),
        .config_pin(config_pin),
        .\config_pin[2] (\config_pin[2] ),
        .\config_pin[2]_0 (\config_pin[2]_3 ),
        .\config_pin[2]_1 (\config_pin[2]_4 ),
        .\config_pin[2]_2 (\config_pin[2]_5 ),
        .\config_pin[2]_3 (\config_pin[2]_6 ),
        .\config_pin[2]_4 (\config_pin[2]_7 ),
        .\config_pin[2]_5 (\config_pin[2]_8 ),
        .core_key(core_key),
        .dec_new_block({dec_new_block[127:100],dec_new_block[98:68],dec_new_block[66:36],dec_new_block[34:4],dec_new_block[2:0]}),
        .dec_ready(dec_ready),
        .enc_ready(enc_ready),
        .init_reg(init_reg),
        .init_state(init_state),
        .\key_mem_reg[10][0]_0 (\key_mem_reg[10][117] [0]),
        .\key_mem_reg[10][100]_0 (\key_mem_reg[10][117] [34]),
        .\key_mem_reg[10][101]_0 (\key_mem_reg[10][117] [35]),
        .\key_mem_reg[10][107]_0 (\key_mem_reg[10][117] [36]),
        .\key_mem_reg[10][109]_0 (\key_mem_reg[10][117] [37]),
        .\key_mem_reg[10][110]_0 (\key_mem_reg[10][117] [38]),
        .\key_mem_reg[10][113]_0 (\key_mem_reg[10][117] [39]),
        .\key_mem_reg[10][115]_0 (\key_mem_reg[10][117] [40]),
        .\key_mem_reg[10][116]_0 (\key_mem_reg[10][117] [41]),
        .\key_mem_reg[10][117]_0 (\key_mem_reg[10][117] [42]),
        .\key_mem_reg[10][11]_0 (\key_mem_reg[10][117] [5]),
        .\key_mem_reg[10][16]_0 (\key_mem_reg[10][117] [6]),
        .\key_mem_reg[10][17]_0 (\key_mem_reg[10][117] [7]),
        .\key_mem_reg[10][19]_0 (\key_mem_reg[10][117] [8]),
        .\key_mem_reg[10][20]_0 (\key_mem_reg[10][117] [9]),
        .\key_mem_reg[10][21]_0 (\key_mem_reg[10][117] [10]),
        .\key_mem_reg[10][22]_0 (\key_mem_reg[10][117] [11]),
        .\key_mem_reg[10][36]_0 (\key_mem_reg[10][117] [13]),
        .\key_mem_reg[10][37]_0 (\key_mem_reg[10][117] [14]),
        .\key_mem_reg[10][38]_0 (\key_mem_reg[10][117] [15]),
        .\key_mem_reg[10][39]_0 (\key_mem_reg[10][117] [16]),
        .\key_mem_reg[10][43]_0 (\key_mem_reg[10][117] [17]),
        .\key_mem_reg[10][45]_0 (\key_mem_reg[10][117] [18]),
        .\key_mem_reg[10][48]_0 (\key_mem_reg[10][117] [19]),
        .\key_mem_reg[10][49]_0 (\key_mem_reg[10][117] [20]),
        .\key_mem_reg[10][4]_0 (\key_mem_reg[10][117] [2]),
        .\key_mem_reg[10][51]_0 (\key_mem_reg[10][117] [21]),
        .\key_mem_reg[10][52]_0 (\key_mem_reg[10][117] [22]),
        .\key_mem_reg[10][53]_0 (\key_mem_reg[10][117] [23]),
        .\key_mem_reg[10][54]_0 (\key_mem_reg[10][117] [24]),
        .\key_mem_reg[10][5]_0 (\key_mem_reg[10][117] [3]),
        .\key_mem_reg[10][68]_0 (\key_mem_reg[10][117] [26]),
        .\key_mem_reg[10][6]_0 (\key_mem_reg[10][117] [4]),
        .\key_mem_reg[10][75]_0 (\key_mem_reg[10][117] [27]),
        .\key_mem_reg[10][77]_0 (\key_mem_reg[10][117] [28]),
        .\key_mem_reg[10][78]_0 (\key_mem_reg[10][117] [29]),
        .\key_mem_reg[10][81]_0 (\key_mem_reg[10][117] [30]),
        .\key_mem_reg[10][83]_0 (\key_mem_reg[10][117] [31]),
        .\key_mem_reg[10][84]_0 (\key_mem_reg[10][117] [32]),
        .\key_mem_reg[10][99]_0 ({\key_mem_reg[10][117] [33],\key_mem_reg[10][117] [25],\key_mem_reg[10][117] [12],\key_mem_reg[10][117] [1]}),
        .\key_mem_reg[6][124]_0 (\key_mem_reg[6][124] ),
        .\key_mem_reg[8][97]_0 (\config_pin[2]_2 ),
        .muxed_round_nr({muxed_round_nr[3],muxed_round_nr[1:0]}),
        .new_sboxw(new_sboxw),
        .next_reg(next_reg),
        .op126_in({op126_in[7],op126_in[4],op126_in[2:0]}),
        .op127_in({op127_in[7:5],op127_in[2],op127_in[0]}),
        .op158_in({op158_in[7:4],op158_in[2:0]}),
        .op159_in({op159_in[7:6],op159_in[2],op159_in[0]}),
        .op190_in({op190_in[7:6],op190_in[4],op190_in[2:0]}),
        .op191_in({op191_in[7],op191_in[2]}),
        .op95_in({op95_in[7],op95_in[4],op95_in[2:0]}),
        .op96_in({op96_in[7],op96_in[2]}),
        .p_0_in31_in({p_0_in31_in[7],p_0_in31_in[3:1]}),
        .p_0_in38_in(p_0_in38_in),
        .p_0_in46_in(p_0_in46_in),
        .p_0_in54_in({p_0_in54_in[7:6],p_0_in54_in[3:1]}),
        .\rcon_reg_reg[3]_0 (\config_pin[2]_1 ),
        .round_key({round_key[127:118],round_key[114],round_key[112:111],round_key[108],round_key[106:102],round_key[98:85],round_key[82],round_key[80:79],round_key[76],round_key[74:69],round_key[66:55],round_key[50],round_key[47:46],round_key[44],round_key[42:40],round_key[34:23],round_key[18],round_key[15:12],round_key[10:7],round_key[2:1]}));
  platform_aes_top_0_2_aes_sbox sbox_inst
       (.\block_w2_reg_reg[0]_i_4_0 (enc_block_n_158),
        .\block_w2_reg_reg[0]_i_4_1 (enc_block_n_166),
        .\block_w2_reg_reg[0]_i_4_2 (enc_block_n_142),
        .\block_w2_reg_reg[0]_i_4_3 (enc_block_n_150),
        .\block_w2_reg_reg[1]_i_3_0 (enc_block_n_143),
        .\block_w2_reg_reg[1]_i_3_1 (enc_block_n_151),
        .\block_w2_reg_reg[1]_i_3_2 (enc_block_n_159),
        .\block_w2_reg_reg[1]_i_3_3 (enc_block_n_167),
        .\block_w2_reg_reg[2]_i_4_0 (enc_block_n_144),
        .\block_w2_reg_reg[2]_i_4_1 (enc_block_n_152),
        .\block_w2_reg_reg[2]_i_4_2 (enc_block_n_160),
        .\block_w2_reg_reg[2]_i_4_3 (enc_block_n_168),
        .\block_w2_reg_reg[3]_i_3_0 (enc_block_n_145),
        .\block_w2_reg_reg[3]_i_3_1 (enc_block_n_153),
        .\block_w2_reg_reg[3]_i_3_2 (enc_block_n_161),
        .\block_w2_reg_reg[3]_i_3_3 (enc_block_n_169),
        .\block_w2_reg_reg[4]_i_3_0 (enc_block_n_146),
        .\block_w2_reg_reg[4]_i_3_1 (enc_block_n_154),
        .\block_w2_reg_reg[4]_i_3_2 (enc_block_n_162),
        .\block_w2_reg_reg[4]_i_3_3 (enc_block_n_170),
        .\block_w2_reg_reg[5]_i_4_0 (enc_block_n_147),
        .\block_w2_reg_reg[5]_i_4_1 (enc_block_n_155),
        .\block_w2_reg_reg[5]_i_4_2 (enc_block_n_163),
        .\block_w2_reg_reg[5]_i_4_3 (enc_block_n_171),
        .\block_w2_reg_reg[6]_i_4_0 (enc_block_n_148),
        .\block_w2_reg_reg[6]_i_4_1 (enc_block_n_156),
        .\block_w2_reg_reg[6]_i_4_2 (enc_block_n_164),
        .\block_w2_reg_reg[6]_i_4_3 (enc_block_n_172),
        .\block_w2_reg_reg[7]_i_4_0 (enc_block_n_149),
        .\block_w2_reg_reg[7]_i_4_1 (enc_block_n_157),
        .\block_w2_reg_reg[7]_i_4_2 (enc_block_n_165),
        .\block_w2_reg_reg[7]_i_4_3 (enc_block_n_173),
        .\key_mem_reg[10][96] ({muxed_sboxw[31:30],muxed_sboxw[23:22],muxed_sboxw[15:14],muxed_sboxw[7:6]}),
        .new_sboxw(new_sboxw),
        .\sbox_inferred__0/block_w2_reg_reg[10]_i_4_0 (enc_block_n_176),
        .\sbox_inferred__0/block_w2_reg_reg[10]_i_4_1 (enc_block_n_184),
        .\sbox_inferred__0/block_w2_reg_reg[10]_i_4_2 (enc_block_n_192),
        .\sbox_inferred__0/block_w2_reg_reg[10]_i_4_3 (enc_block_n_200),
        .\sbox_inferred__0/block_w2_reg_reg[11]_i_3_0 (enc_block_n_177),
        .\sbox_inferred__0/block_w2_reg_reg[11]_i_3_1 (enc_block_n_185),
        .\sbox_inferred__0/block_w2_reg_reg[11]_i_3_2 (enc_block_n_193),
        .\sbox_inferred__0/block_w2_reg_reg[11]_i_3_3 (enc_block_n_201),
        .\sbox_inferred__0/block_w2_reg_reg[12]_i_3_0 (enc_block_n_178),
        .\sbox_inferred__0/block_w2_reg_reg[12]_i_3_1 (enc_block_n_186),
        .\sbox_inferred__0/block_w2_reg_reg[12]_i_3_2 (enc_block_n_194),
        .\sbox_inferred__0/block_w2_reg_reg[12]_i_3_3 (enc_block_n_202),
        .\sbox_inferred__0/block_w2_reg_reg[13]_i_4_0 (enc_block_n_179),
        .\sbox_inferred__0/block_w2_reg_reg[13]_i_4_1 (enc_block_n_187),
        .\sbox_inferred__0/block_w2_reg_reg[13]_i_4_2 (enc_block_n_195),
        .\sbox_inferred__0/block_w2_reg_reg[13]_i_4_3 (enc_block_n_203),
        .\sbox_inferred__0/block_w2_reg_reg[14]_i_4_0 (enc_block_n_180),
        .\sbox_inferred__0/block_w2_reg_reg[14]_i_4_1 (enc_block_n_188),
        .\sbox_inferred__0/block_w2_reg_reg[14]_i_4_2 (enc_block_n_196),
        .\sbox_inferred__0/block_w2_reg_reg[14]_i_4_3 (enc_block_n_204),
        .\sbox_inferred__0/block_w2_reg_reg[15]_i_4_0 (enc_block_n_181),
        .\sbox_inferred__0/block_w2_reg_reg[15]_i_4_1 (enc_block_n_189),
        .\sbox_inferred__0/block_w2_reg_reg[15]_i_4_2 (enc_block_n_197),
        .\sbox_inferred__0/block_w2_reg_reg[15]_i_4_3 (enc_block_n_205),
        .\sbox_inferred__0/block_w2_reg_reg[8]_i_4_0 (enc_block_n_190),
        .\sbox_inferred__0/block_w2_reg_reg[8]_i_4_1 (enc_block_n_198),
        .\sbox_inferred__0/block_w2_reg_reg[8]_i_4_2 (enc_block_n_174),
        .\sbox_inferred__0/block_w2_reg_reg[8]_i_4_3 (enc_block_n_182),
        .\sbox_inferred__0/block_w2_reg_reg[9]_i_3_0 (enc_block_n_175),
        .\sbox_inferred__0/block_w2_reg_reg[9]_i_3_1 (enc_block_n_183),
        .\sbox_inferred__0/block_w2_reg_reg[9]_i_3_2 (enc_block_n_191),
        .\sbox_inferred__0/block_w2_reg_reg[9]_i_3_3 (enc_block_n_199),
        .\sbox_inferred__1/block_w2_reg_reg[16]_i_4_0 (enc_block_n_222),
        .\sbox_inferred__1/block_w2_reg_reg[16]_i_4_1 (enc_block_n_230),
        .\sbox_inferred__1/block_w2_reg_reg[16]_i_4_2 (enc_block_n_206),
        .\sbox_inferred__1/block_w2_reg_reg[16]_i_4_3 (enc_block_n_214),
        .\sbox_inferred__1/block_w2_reg_reg[17]_i_3_0 (enc_block_n_207),
        .\sbox_inferred__1/block_w2_reg_reg[17]_i_3_1 (enc_block_n_215),
        .\sbox_inferred__1/block_w2_reg_reg[17]_i_3_2 (enc_block_n_223),
        .\sbox_inferred__1/block_w2_reg_reg[17]_i_3_3 (enc_block_n_231),
        .\sbox_inferred__1/block_w2_reg_reg[18]_i_4_0 (enc_block_n_208),
        .\sbox_inferred__1/block_w2_reg_reg[18]_i_4_1 (enc_block_n_216),
        .\sbox_inferred__1/block_w2_reg_reg[18]_i_4_2 (enc_block_n_224),
        .\sbox_inferred__1/block_w2_reg_reg[18]_i_4_3 (enc_block_n_232),
        .\sbox_inferred__1/block_w2_reg_reg[19]_i_3_0 (enc_block_n_209),
        .\sbox_inferred__1/block_w2_reg_reg[19]_i_3_1 (enc_block_n_217),
        .\sbox_inferred__1/block_w2_reg_reg[19]_i_3_2 (enc_block_n_225),
        .\sbox_inferred__1/block_w2_reg_reg[19]_i_3_3 (enc_block_n_233),
        .\sbox_inferred__1/block_w2_reg_reg[20]_i_3_0 (enc_block_n_210),
        .\sbox_inferred__1/block_w2_reg_reg[20]_i_3_1 (enc_block_n_218),
        .\sbox_inferred__1/block_w2_reg_reg[20]_i_3_2 (enc_block_n_226),
        .\sbox_inferred__1/block_w2_reg_reg[20]_i_3_3 (enc_block_n_234),
        .\sbox_inferred__1/block_w2_reg_reg[21]_i_4_0 (enc_block_n_211),
        .\sbox_inferred__1/block_w2_reg_reg[21]_i_4_1 (enc_block_n_219),
        .\sbox_inferred__1/block_w2_reg_reg[21]_i_4_2 (enc_block_n_227),
        .\sbox_inferred__1/block_w2_reg_reg[21]_i_4_3 (enc_block_n_235),
        .\sbox_inferred__1/block_w2_reg_reg[22]_i_4_0 (enc_block_n_212),
        .\sbox_inferred__1/block_w2_reg_reg[22]_i_4_1 (enc_block_n_220),
        .\sbox_inferred__1/block_w2_reg_reg[22]_i_4_2 (enc_block_n_228),
        .\sbox_inferred__1/block_w2_reg_reg[22]_i_4_3 (enc_block_n_236),
        .\sbox_inferred__1/block_w2_reg_reg[23]_i_4_0 (enc_block_n_213),
        .\sbox_inferred__1/block_w2_reg_reg[23]_i_4_1 (enc_block_n_221),
        .\sbox_inferred__1/block_w2_reg_reg[23]_i_4_2 (enc_block_n_229),
        .\sbox_inferred__1/block_w2_reg_reg[23]_i_4_3 (enc_block_n_237),
        .\sbox_inferred__2/block_w2_reg_reg[24]_i_4_0 (enc_block_n_254),
        .\sbox_inferred__2/block_w2_reg_reg[24]_i_4_1 (enc_block_n_262),
        .\sbox_inferred__2/block_w2_reg_reg[24]_i_4_2 (enc_block_n_238),
        .\sbox_inferred__2/block_w2_reg_reg[24]_i_4_3 (enc_block_n_246),
        .\sbox_inferred__2/block_w2_reg_reg[25]_i_3_0 (enc_block_n_239),
        .\sbox_inferred__2/block_w2_reg_reg[25]_i_3_1 (enc_block_n_247),
        .\sbox_inferred__2/block_w2_reg_reg[25]_i_3_2 (enc_block_n_255),
        .\sbox_inferred__2/block_w2_reg_reg[25]_i_3_3 (enc_block_n_263),
        .\sbox_inferred__2/block_w2_reg_reg[26]_i_4_0 (enc_block_n_240),
        .\sbox_inferred__2/block_w2_reg_reg[26]_i_4_1 (enc_block_n_248),
        .\sbox_inferred__2/block_w2_reg_reg[26]_i_4_2 (enc_block_n_256),
        .\sbox_inferred__2/block_w2_reg_reg[26]_i_4_3 (enc_block_n_264),
        .\sbox_inferred__2/block_w2_reg_reg[27]_i_3_0 (enc_block_n_241),
        .\sbox_inferred__2/block_w2_reg_reg[27]_i_3_1 (enc_block_n_249),
        .\sbox_inferred__2/block_w2_reg_reg[27]_i_3_2 (enc_block_n_257),
        .\sbox_inferred__2/block_w2_reg_reg[27]_i_3_3 (enc_block_n_265),
        .\sbox_inferred__2/block_w2_reg_reg[28]_i_3_0 (enc_block_n_242),
        .\sbox_inferred__2/block_w2_reg_reg[28]_i_3_1 (enc_block_n_250),
        .\sbox_inferred__2/block_w2_reg_reg[28]_i_3_2 (enc_block_n_258),
        .\sbox_inferred__2/block_w2_reg_reg[28]_i_3_3 (enc_block_n_266),
        .\sbox_inferred__2/block_w2_reg_reg[29]_i_4_0 (enc_block_n_243),
        .\sbox_inferred__2/block_w2_reg_reg[29]_i_4_1 (enc_block_n_251),
        .\sbox_inferred__2/block_w2_reg_reg[29]_i_4_2 (enc_block_n_259),
        .\sbox_inferred__2/block_w2_reg_reg[29]_i_4_3 (enc_block_n_267),
        .\sbox_inferred__2/block_w2_reg_reg[30]_i_4_0 (enc_block_n_244),
        .\sbox_inferred__2/block_w2_reg_reg[30]_i_4_1 (enc_block_n_252),
        .\sbox_inferred__2/block_w2_reg_reg[30]_i_4_2 (enc_block_n_260),
        .\sbox_inferred__2/block_w2_reg_reg[30]_i_4_3 (enc_block_n_268),
        .\sbox_inferred__2/block_w2_reg_reg[31]_i_6_0 (enc_block_n_245),
        .\sbox_inferred__2/block_w2_reg_reg[31]_i_6_1 (enc_block_n_253),
        .\sbox_inferred__2/block_w2_reg_reg[31]_i_6_2 (enc_block_n_261),
        .\sbox_inferred__2/block_w2_reg_reg[31]_i_6_3 (enc_block_n_269));
endmodule

(* ORIG_REF_NAME = "aes_decipher_block" *) 
module platform_aes_top_0_2_aes_decipher_block
   (dec_new_block,
    \block_w0_reg_reg[13]_0 ,
    \block_w0_reg_reg[21]_0 ,
    \block_w3_reg_reg[21]_0 ,
    \block_w3_reg_reg[13]_0 ,
    \block_w2_reg_reg[5]_0 ,
    \block_w2_reg_reg[29]_0 ,
    \config_pin[2] ,
    \config_pin[2]_0 ,
    \block_w0_reg_reg[17]_0 ,
    \block_w3_reg_reg[17]_0 ,
    \block_w2_reg_reg[1]_0 ,
    \block_w1_reg_reg[17]_0 ,
    Q,
    \block_w0_reg_reg[22]_0 ,
    \block_w0_reg_reg[27]_0 ,
    \block_w0_reg_reg[14]_0 ,
    \block_w0_reg_reg[18]_0 ,
    \block_w0_reg_reg[3]_0 ,
    \block_w0_reg_reg[16]_0 ,
    \block_w3_reg_reg[22]_0 ,
    \block_w3_reg_reg[27]_0 ,
    \block_w3_reg_reg[14]_0 ,
    \block_w3_reg_reg[18]_0 ,
    \block_w3_reg_reg[3]_0 ,
    \block_w3_reg_reg[16]_0 ,
    \block_w2_reg_reg[6]_0 ,
    \block_w2_reg_reg[27]_0 ,
    \block_w2_reg_reg[30]_0 ,
    \block_w2_reg_reg[18]_0 ,
    \block_w2_reg_reg[3]_0 ,
    \block_w2_reg_reg[0]_0 ,
    \block_w1_reg_reg[21]_0 ,
    \block_w1_reg_reg[29]_0 ,
    \block_w1_reg_reg[22]_0 ,
    \block_w1_reg_reg[27]_0 ,
    \block_w1_reg_reg[30]_0 ,
    \block_w1_reg_reg[18]_0 ,
    \block_w1_reg_reg[3]_0 ,
    \block_w1_reg_reg[16]_0 ,
    dec_ready,
    round_key,
    core_block,
    p_0_out,
    \block_w0_reg_reg[13]_1 ,
    \block_w0_reg_reg[4]_0 ,
    \block_w0_reg_reg[20]_0 ,
    \block_w0_reg_reg[21]_1 ,
    \block_w0_reg_reg[3]_1 ,
    \block_w0_reg_reg[19]_0 ,
    \block_w0_reg_reg[11]_0 ,
    \block_w0_reg_reg[17]_1 ,
    op190_in,
    \block_w3_reg_reg[22]_1 ,
    addroundkey_return,
    \block_w3_reg_reg[5]_0 ,
    \block_w3_reg_reg[21]_1 ,
    \block_w3_reg_reg[4]_0 ,
    \block_w3_reg_reg[20]_0 ,
    \block_w3_reg_reg[3]_1 ,
    \block_w3_reg_reg[19]_0 ,
    \block_w3_reg_reg[11]_0 ,
    \block_w3_reg_reg[17]_1 ,
    \block_w3_reg_reg[25]_0 ,
    op95_in,
    \block_w2_reg_reg[6]_1 ,
    \block_w2_reg_reg[13]_0 ,
    \block_w2_reg_reg[20]_0 ,
    \block_w2_reg_reg[4]_0 ,
    \block_w2_reg_reg[5]_1 ,
    \block_w2_reg_reg[3]_1 ,
    \block_w2_reg_reg[11]_0 ,
    \block_w2_reg_reg[19]_0 ,
    \block_w2_reg_reg[17]_0 ,
    op129_in,
    \block_w1_reg_reg[4]_0 ,
    \block_w1_reg_reg[20]_0 ,
    \block_w1_reg_reg[3]_1 ,
    op158_in,
    \block_w1_reg_reg[11]_0 ,
    \block_w1_reg_reg[19]_0 ,
    \block_w1_reg_reg[17]_1 ,
    op159_in,
    op126_in,
    \block_w3_reg_reg[31]_0 ,
    p_0_in31_in,
    op127_in,
    \block_w0_reg_reg[31]_0 ,
    p_0_in54_in,
    op96_in,
    p_0_in46_in,
    op191_in,
    \block_w2_reg_reg[31]_0 ,
    p_0_in38_in,
    config_pin,
    \block_w3_reg_reg[0]_0 ,
    \block_w3_reg_reg[0]_1 ,
    \block_w2_reg_reg[0]_1 ,
    \block_w2_reg_reg[0]_2 ,
    \block_w1_reg_reg[0]_0 ,
    \block_w1_reg_reg[0]_1 ,
    \block_w0_reg_reg[0]_0 ,
    \block_w0_reg_reg[0]_1 ,
    \block_w3_reg_reg[1]_0 ,
    \block_w2_reg_reg[1]_1 ,
    op98_in,
    \block_w1_reg_reg[1]_0 ,
    \block_w0_reg_reg[1]_0 ,
    op161_in,
    \block_w3_reg_reg[2]_0 ,
    \block_w3_reg_reg[2]_1 ,
    \block_w2_reg_reg[2]_0 ,
    \block_w2_reg_reg[2]_1 ,
    \block_w1_reg_reg[2]_0 ,
    \block_w1_reg_reg[2]_1 ,
    \block_w0_reg_reg[2]_0 ,
    \block_w0_reg_reg[2]_1 ,
    \block_w3_reg_reg[3]_2 ,
    \block_w2_reg_reg[3]_2 ,
    \block_w1_reg_reg[3]_2 ,
    \block_w0_reg_reg[3]_2 ,
    \block_w3_reg_reg[4]_1 ,
    \block_w2_reg_reg[4]_1 ,
    \block_w1_reg_reg[4]_1 ,
    \block_w0_reg_reg[4]_1 ,
    \block_w3_reg_reg[5]_1 ,
    \block_w3_reg_reg[5]_2 ,
    \block_w2_reg_reg[5]_2 ,
    \block_w2_reg_reg[5]_3 ,
    \block_w1_reg_reg[5]_0 ,
    \block_w1_reg_reg[5]_1 ,
    \block_w0_reg_reg[5]_0 ,
    \block_w0_reg_reg[5]_1 ,
    \block_w3_reg_reg[6]_0 ,
    \block_w2_reg_reg[6]_2 ,
    \block_w1_reg_reg[6]_0 ,
    \block_w0_reg_reg[6]_0 ,
    \block_w3_reg_reg[7]_0 ,
    \block_w2_reg_reg[7]_0 ,
    \block_w1_reg_reg[7]_0 ,
    \block_w0_reg_reg[7]_0 ,
    \block_w3_reg_reg[8]_0 ,
    \block_w2_reg_reg[8]_0 ,
    op193_in,
    \block_w1_reg_reg[8]_0 ,
    \block_w0_reg_reg[8]_0 ,
    \block_w3_reg_reg[9]_0 ,
    \block_w2_reg_reg[9]_0 ,
    \block_w1_reg_reg[9]_0 ,
    \block_w0_reg_reg[9]_0 ,
    \block_w3_reg_reg[10]_0 ,
    \block_w2_reg_reg[10]_0 ,
    \block_w1_reg_reg[10]_0 ,
    \block_w0_reg_reg[10]_0 ,
    \block_w3_reg_reg[11]_1 ,
    \block_w2_reg_reg[11]_1 ,
    \block_w1_reg_reg[11]_1 ,
    \block_w0_reg_reg[11]_1 ,
    \block_w3_reg_reg[13]_1 ,
    \block_w2_reg_reg[13]_1 ,
    \block_w1_reg_reg[13]_0 ,
    \block_w0_reg_reg[13]_2 ,
    \block_w3_reg_reg[14]_1 ,
    \block_w2_reg_reg[14]_0 ,
    \block_w1_reg_reg[14]_0 ,
    \block_w0_reg_reg[14]_1 ,
    \block_w3_reg_reg[15]_0 ,
    \block_w2_reg_reg[15]_0 ,
    \block_w1_reg_reg[15]_0 ,
    \block_w0_reg_reg[15]_0 ,
    \block_w3_reg_reg[16]_1 ,
    \block_w3_reg_reg[16]_2 ,
    \block_w2_reg_reg[16]_0 ,
    \block_w2_reg_reg[16]_1 ,
    \block_w1_reg_reg[16]_1 ,
    \block_w1_reg_reg[16]_2 ,
    \block_w0_reg_reg[16]_1 ,
    \block_w0_reg_reg[16]_2 ,
    \block_w3_reg_reg[17]_2 ,
    \block_w2_reg_reg[17]_1 ,
    \block_w1_reg_reg[17]_2 ,
    \block_w0_reg_reg[17]_2 ,
    \block_w3_reg_reg[18]_1 ,
    \block_w3_reg_reg[18]_2 ,
    \block_w3_reg_reg[18]_3 ,
    \block_w2_reg_reg[18]_1 ,
    \block_w2_reg_reg[18]_2 ,
    \block_w2_reg_reg[18]_3 ,
    \block_w1_reg_reg[18]_1 ,
    \block_w1_reg_reg[18]_2 ,
    \block_w1_reg_reg[18]_3 ,
    \block_w0_reg_reg[18]_1 ,
    \block_w0_reg_reg[18]_2 ,
    \block_w0_reg_reg[18]_3 ,
    \block_w3_reg_reg[21]_2 ,
    \block_w2_reg_reg[21]_0 ,
    \block_w1_reg_reg[21]_1 ,
    \block_w0_reg_reg[21]_2 ,
    \block_w3_reg_reg[22]_2 ,
    \block_w2_reg_reg[22]_0 ,
    \block_w1_reg_reg[22]_1 ,
    \block_w0_reg_reg[22]_1 ,
    \block_w3_reg_reg[23]_0 ,
    \block_w2_reg_reg[23]_0 ,
    \block_w1_reg_reg[23]_0 ,
    \block_w0_reg_reg[23]_0 ,
    \block_w3_reg_reg[24]_0 ,
    \block_w2_reg_reg[24]_0 ,
    \block_w1_reg_reg[24]_0 ,
    \block_w0_reg_reg[24]_0 ,
    \block_w3_reg_reg[25]_1 ,
    \block_w2_reg_reg[25]_0 ,
    \block_w1_reg_reg[25]_0 ,
    \block_w0_reg_reg[25]_0 ,
    \block_w3_reg_reg[26]_0 ,
    \block_w3_reg_reg[26]_1 ,
    \block_w2_reg_reg[26]_0 ,
    \block_w2_reg_reg[26]_1 ,
    \block_w1_reg_reg[26]_0 ,
    \block_w1_reg_reg[26]_1 ,
    \block_w0_reg_reg[26]_0 ,
    \block_w0_reg_reg[26]_1 ,
    \block_w3_reg_reg[29]_0 ,
    \block_w2_reg_reg[29]_1 ,
    \block_w1_reg_reg[29]_1 ,
    \block_w0_reg_reg[29]_0 ,
    \block_w3_reg_reg[30]_0 ,
    \block_w2_reg_reg[30]_1 ,
    \block_w1_reg_reg[30]_1 ,
    \block_w0_reg_reg[30]_0 ,
    \block_w3_reg_reg[31]_1 ,
    \block_w2_reg_reg[31]_1 ,
    \block_w1_reg_reg[31]_0 ,
    \block_w0_reg_reg[31]_1 ,
    next_reg,
    \FSM_sequential_dec_ctrl_reg_reg[0]_0 ,
    \block_w3_reg_reg[3]_3 ,
    \block_w3_reg[2]_i_2 ,
    \block_w3_reg_reg[4]_2 ,
    \block_w1_reg_reg[20]_1 ,
    \block_w0_reg[29]_i_2 ,
    \block_w2_reg_reg[3]_3 ,
    \block_w2_reg[3]_i_2__0_0 ,
    \block_w2_reg_reg[4]_2 ,
    \block_w0_reg_reg[20]_1 ,
    \block_w2_reg[1]_i_4__0_0 ,
    \block_w1_reg_reg[3]_3 ,
    \block_w1_reg[3]_i_2__0_0 ,
    \block_w3_reg_reg[20]_1 ,
    \block_w1_reg_reg[4]_2 ,
    \block_w3_reg[19]_i_2__0_0 ,
    \block_w0_reg[13]_i_2 ,
    \block_w3_reg[17]_i_4_0 ,
    \block_w0_reg_reg[3]_3 ,
    \block_w0_reg[2]_i_2 ,
    \block_w2_reg_reg[20]_1 ,
    \block_w0_reg_reg[4]_2 ,
    \block_w3_reg[15]_i_2 ,
    clk);
  output [127:0]dec_new_block;
  output \block_w0_reg_reg[13]_0 ;
  output \block_w0_reg_reg[21]_0 ;
  output \block_w3_reg_reg[21]_0 ;
  output \block_w3_reg_reg[13]_0 ;
  output \block_w2_reg_reg[5]_0 ;
  output \block_w2_reg_reg[29]_0 ;
  output \config_pin[2] ;
  output \config_pin[2]_0 ;
  output \block_w0_reg_reg[17]_0 ;
  output \block_w3_reg_reg[17]_0 ;
  output \block_w2_reg_reg[1]_0 ;
  output \block_w1_reg_reg[17]_0 ;
  output [3:0]Q;
  output \block_w0_reg_reg[22]_0 ;
  output \block_w0_reg_reg[27]_0 ;
  output \block_w0_reg_reg[14]_0 ;
  output \block_w0_reg_reg[18]_0 ;
  output \block_w0_reg_reg[3]_0 ;
  output \block_w0_reg_reg[16]_0 ;
  output \block_w3_reg_reg[22]_0 ;
  output \block_w3_reg_reg[27]_0 ;
  output \block_w3_reg_reg[14]_0 ;
  output \block_w3_reg_reg[18]_0 ;
  output \block_w3_reg_reg[3]_0 ;
  output \block_w3_reg_reg[16]_0 ;
  output \block_w2_reg_reg[6]_0 ;
  output \block_w2_reg_reg[27]_0 ;
  output \block_w2_reg_reg[30]_0 ;
  output \block_w2_reg_reg[18]_0 ;
  output \block_w2_reg_reg[3]_0 ;
  output \block_w2_reg_reg[0]_0 ;
  output \block_w1_reg_reg[21]_0 ;
  output \block_w1_reg_reg[29]_0 ;
  output \block_w1_reg_reg[22]_0 ;
  output \block_w1_reg_reg[27]_0 ;
  output \block_w1_reg_reg[30]_0 ;
  output \block_w1_reg_reg[18]_0 ;
  output \block_w1_reg_reg[3]_0 ;
  output \block_w1_reg_reg[16]_0 ;
  output dec_ready;
  input [84:0]round_key;
  input [84:0]core_block;
  input [20:0]p_0_out;
  input \block_w0_reg_reg[13]_1 ;
  input \block_w0_reg_reg[4]_0 ;
  input \block_w0_reg_reg[20]_0 ;
  input \block_w0_reg_reg[21]_1 ;
  input \block_w0_reg_reg[3]_1 ;
  input \block_w0_reg_reg[19]_0 ;
  input \block_w0_reg_reg[11]_0 ;
  input \block_w0_reg_reg[17]_1 ;
  input [5:0]op190_in;
  input \block_w3_reg_reg[22]_1 ;
  input [21:0]addroundkey_return;
  input \block_w3_reg_reg[5]_0 ;
  input \block_w3_reg_reg[21]_1 ;
  input \block_w3_reg_reg[4]_0 ;
  input \block_w3_reg_reg[20]_0 ;
  input \block_w3_reg_reg[3]_1 ;
  input \block_w3_reg_reg[19]_0 ;
  input \block_w3_reg_reg[11]_0 ;
  input \block_w3_reg_reg[17]_1 ;
  input \block_w3_reg_reg[25]_0 ;
  input [4:0]op95_in;
  input \block_w2_reg_reg[6]_1 ;
  input \block_w2_reg_reg[13]_0 ;
  input \block_w2_reg_reg[20]_0 ;
  input \block_w2_reg_reg[4]_0 ;
  input \block_w2_reg_reg[5]_1 ;
  input \block_w2_reg_reg[3]_1 ;
  input \block_w2_reg_reg[11]_0 ;
  input \block_w2_reg_reg[19]_0 ;
  input \block_w2_reg_reg[17]_0 ;
  input [4:0]op129_in;
  input \block_w1_reg_reg[4]_0 ;
  input \block_w1_reg_reg[20]_0 ;
  input \block_w1_reg_reg[3]_1 ;
  input [6:0]op158_in;
  input \block_w1_reg_reg[11]_0 ;
  input \block_w1_reg_reg[19]_0 ;
  input \block_w1_reg_reg[17]_1 ;
  input [3:0]op159_in;
  input [4:0]op126_in;
  input \block_w3_reg_reg[31]_0 ;
  input [3:0]p_0_in31_in;
  input [4:0]op127_in;
  input \block_w0_reg_reg[31]_0 ;
  input [4:0]p_0_in54_in;
  input [1:0]op96_in;
  input [2:0]p_0_in46_in;
  input [1:0]op191_in;
  input \block_w2_reg_reg[31]_0 ;
  input [1:0]p_0_in38_in;
  input [0:0]config_pin;
  input \block_w3_reg_reg[0]_0 ;
  input \block_w3_reg_reg[0]_1 ;
  input \block_w2_reg_reg[0]_1 ;
  input \block_w2_reg_reg[0]_2 ;
  input \block_w1_reg_reg[0]_0 ;
  input \block_w1_reg_reg[0]_1 ;
  input \block_w0_reg_reg[0]_0 ;
  input \block_w0_reg_reg[0]_1 ;
  input \block_w3_reg_reg[1]_0 ;
  input \block_w2_reg_reg[1]_1 ;
  input [4:0]op98_in;
  input \block_w1_reg_reg[1]_0 ;
  input \block_w0_reg_reg[1]_0 ;
  input [4:0]op161_in;
  input \block_w3_reg_reg[2]_0 ;
  input \block_w3_reg_reg[2]_1 ;
  input \block_w2_reg_reg[2]_0 ;
  input \block_w2_reg_reg[2]_1 ;
  input \block_w1_reg_reg[2]_0 ;
  input \block_w1_reg_reg[2]_1 ;
  input \block_w0_reg_reg[2]_0 ;
  input \block_w0_reg_reg[2]_1 ;
  input \block_w3_reg_reg[3]_2 ;
  input \block_w2_reg_reg[3]_2 ;
  input \block_w1_reg_reg[3]_2 ;
  input \block_w0_reg_reg[3]_2 ;
  input \block_w3_reg_reg[4]_1 ;
  input \block_w2_reg_reg[4]_1 ;
  input \block_w1_reg_reg[4]_1 ;
  input \block_w0_reg_reg[4]_1 ;
  input \block_w3_reg_reg[5]_1 ;
  input \block_w3_reg_reg[5]_2 ;
  input \block_w2_reg_reg[5]_2 ;
  input \block_w2_reg_reg[5]_3 ;
  input \block_w1_reg_reg[5]_0 ;
  input \block_w1_reg_reg[5]_1 ;
  input \block_w0_reg_reg[5]_0 ;
  input \block_w0_reg_reg[5]_1 ;
  input \block_w3_reg_reg[6]_0 ;
  input \block_w2_reg_reg[6]_2 ;
  input \block_w1_reg_reg[6]_0 ;
  input \block_w0_reg_reg[6]_0 ;
  input \block_w3_reg_reg[7]_0 ;
  input \block_w2_reg_reg[7]_0 ;
  input \block_w1_reg_reg[7]_0 ;
  input \block_w0_reg_reg[7]_0 ;
  input \block_w3_reg_reg[8]_0 ;
  input \block_w2_reg_reg[8]_0 ;
  input [4:0]op193_in;
  input \block_w1_reg_reg[8]_0 ;
  input \block_w0_reg_reg[8]_0 ;
  input \block_w3_reg_reg[9]_0 ;
  input \block_w2_reg_reg[9]_0 ;
  input \block_w1_reg_reg[9]_0 ;
  input \block_w0_reg_reg[9]_0 ;
  input \block_w3_reg_reg[10]_0 ;
  input \block_w2_reg_reg[10]_0 ;
  input \block_w1_reg_reg[10]_0 ;
  input \block_w0_reg_reg[10]_0 ;
  input \block_w3_reg_reg[11]_1 ;
  input \block_w2_reg_reg[11]_1 ;
  input \block_w1_reg_reg[11]_1 ;
  input \block_w0_reg_reg[11]_1 ;
  input \block_w3_reg_reg[13]_1 ;
  input \block_w2_reg_reg[13]_1 ;
  input \block_w1_reg_reg[13]_0 ;
  input \block_w0_reg_reg[13]_2 ;
  input \block_w3_reg_reg[14]_1 ;
  input \block_w2_reg_reg[14]_0 ;
  input \block_w1_reg_reg[14]_0 ;
  input \block_w0_reg_reg[14]_1 ;
  input \block_w3_reg_reg[15]_0 ;
  input \block_w2_reg_reg[15]_0 ;
  input \block_w1_reg_reg[15]_0 ;
  input \block_w0_reg_reg[15]_0 ;
  input \block_w3_reg_reg[16]_1 ;
  input \block_w3_reg_reg[16]_2 ;
  input \block_w2_reg_reg[16]_0 ;
  input \block_w2_reg_reg[16]_1 ;
  input \block_w1_reg_reg[16]_1 ;
  input \block_w1_reg_reg[16]_2 ;
  input \block_w0_reg_reg[16]_1 ;
  input \block_w0_reg_reg[16]_2 ;
  input \block_w3_reg_reg[17]_2 ;
  input \block_w2_reg_reg[17]_1 ;
  input \block_w1_reg_reg[17]_2 ;
  input \block_w0_reg_reg[17]_2 ;
  input \block_w3_reg_reg[18]_1 ;
  input \block_w3_reg_reg[18]_2 ;
  input \block_w3_reg_reg[18]_3 ;
  input \block_w2_reg_reg[18]_1 ;
  input \block_w2_reg_reg[18]_2 ;
  input \block_w2_reg_reg[18]_3 ;
  input \block_w1_reg_reg[18]_1 ;
  input \block_w1_reg_reg[18]_2 ;
  input \block_w1_reg_reg[18]_3 ;
  input \block_w0_reg_reg[18]_1 ;
  input \block_w0_reg_reg[18]_2 ;
  input \block_w0_reg_reg[18]_3 ;
  input \block_w3_reg_reg[21]_2 ;
  input \block_w2_reg_reg[21]_0 ;
  input \block_w1_reg_reg[21]_1 ;
  input \block_w0_reg_reg[21]_2 ;
  input \block_w3_reg_reg[22]_2 ;
  input \block_w2_reg_reg[22]_0 ;
  input \block_w1_reg_reg[22]_1 ;
  input \block_w0_reg_reg[22]_1 ;
  input \block_w3_reg_reg[23]_0 ;
  input \block_w2_reg_reg[23]_0 ;
  input \block_w1_reg_reg[23]_0 ;
  input \block_w0_reg_reg[23]_0 ;
  input \block_w3_reg_reg[24]_0 ;
  input \block_w2_reg_reg[24]_0 ;
  input \block_w1_reg_reg[24]_0 ;
  input \block_w0_reg_reg[24]_0 ;
  input \block_w3_reg_reg[25]_1 ;
  input \block_w2_reg_reg[25]_0 ;
  input \block_w1_reg_reg[25]_0 ;
  input \block_w0_reg_reg[25]_0 ;
  input \block_w3_reg_reg[26]_0 ;
  input \block_w3_reg_reg[26]_1 ;
  input \block_w2_reg_reg[26]_0 ;
  input \block_w2_reg_reg[26]_1 ;
  input \block_w1_reg_reg[26]_0 ;
  input \block_w1_reg_reg[26]_1 ;
  input \block_w0_reg_reg[26]_0 ;
  input \block_w0_reg_reg[26]_1 ;
  input \block_w3_reg_reg[29]_0 ;
  input \block_w2_reg_reg[29]_1 ;
  input \block_w1_reg_reg[29]_1 ;
  input \block_w0_reg_reg[29]_0 ;
  input \block_w3_reg_reg[30]_0 ;
  input \block_w2_reg_reg[30]_1 ;
  input \block_w1_reg_reg[30]_1 ;
  input \block_w0_reg_reg[30]_0 ;
  input \block_w3_reg_reg[31]_1 ;
  input \block_w2_reg_reg[31]_1 ;
  input \block_w1_reg_reg[31]_0 ;
  input \block_w0_reg_reg[31]_1 ;
  input next_reg;
  input \FSM_sequential_dec_ctrl_reg_reg[0]_0 ;
  input \block_w3_reg_reg[3]_3 ;
  input \block_w3_reg[2]_i_2 ;
  input \block_w3_reg_reg[4]_2 ;
  input \block_w1_reg_reg[20]_1 ;
  input \block_w0_reg[29]_i_2 ;
  input \block_w2_reg_reg[3]_3 ;
  input \block_w2_reg[3]_i_2__0_0 ;
  input \block_w2_reg_reg[4]_2 ;
  input \block_w0_reg_reg[20]_1 ;
  input \block_w2_reg[1]_i_4__0_0 ;
  input \block_w1_reg_reg[3]_3 ;
  input \block_w1_reg[3]_i_2__0_0 ;
  input \block_w3_reg_reg[20]_1 ;
  input \block_w1_reg_reg[4]_2 ;
  input \block_w3_reg[19]_i_2__0_0 ;
  input \block_w0_reg[13]_i_2 ;
  input \block_w3_reg[17]_i_4_0 ;
  input \block_w0_reg_reg[3]_3 ;
  input \block_w0_reg[2]_i_2 ;
  input \block_w2_reg_reg[20]_1 ;
  input \block_w0_reg_reg[4]_2 ;
  input \block_w3_reg[15]_i_2 ;
  input clk;

  wire \FSM_sequential_dec_ctrl_reg[0]_i_1_n_0 ;
  wire \FSM_sequential_dec_ctrl_reg[1]_i_1_n_0 ;
  wire \FSM_sequential_dec_ctrl_reg[1]_i_3_n_0 ;
  wire \FSM_sequential_dec_ctrl_reg[1]_i_4_n_0 ;
  wire \FSM_sequential_dec_ctrl_reg[1]_i_5_n_0 ;
  wire \FSM_sequential_dec_ctrl_reg_reg[0]_0 ;
  wire [3:0]Q;
  wire [21:0]addroundkey_return;
  wire \block_w0_reg[0]_i_1__0_n_0 ;
  wire \block_w0_reg[0]_i_3__0_n_0 ;
  wire \block_w0_reg[10]_i_1__0_n_0 ;
  wire \block_w0_reg[10]_i_3__0_n_0 ;
  wire \block_w0_reg[11]_i_1__0_n_0 ;
  wire \block_w0_reg[11]_i_3__0_n_0 ;
  wire \block_w0_reg[11]_i_4_n_0 ;
  wire \block_w0_reg[12]_i_1__0_n_0 ;
  wire \block_w0_reg[12]_i_2__0_n_0 ;
  wire \block_w0_reg[12]_i_3__0_n_0 ;
  wire \block_w0_reg[13]_i_1__0_n_0 ;
  wire \block_w0_reg[13]_i_2 ;
  wire \block_w0_reg[13]_i_3__0_n_0 ;
  wire \block_w0_reg[14]_i_1__0_n_0 ;
  wire \block_w0_reg[14]_i_3__0_n_0 ;
  wire \block_w0_reg[15]_i_1__0_n_0 ;
  wire \block_w0_reg[15]_i_3__0_n_0 ;
  wire \block_w0_reg[16]_i_1__0_n_0 ;
  wire \block_w0_reg[16]_i_4_n_0 ;
  wire \block_w0_reg[17]_i_1__0_n_0 ;
  wire \block_w0_reg[17]_i_3__0_n_0 ;
  wire \block_w0_reg[17]_i_4_n_0 ;
  wire \block_w0_reg[17]_i_5__0_n_0 ;
  wire \block_w0_reg[18]_i_1__0_n_0 ;
  wire \block_w0_reg[18]_i_5_n_0 ;
  wire \block_w0_reg[19]_i_1__0_n_0 ;
  wire \block_w0_reg[19]_i_2__0_n_0 ;
  wire \block_w0_reg[19]_i_3__0_n_0 ;
  wire \block_w0_reg[1]_i_1__0_n_0 ;
  wire \block_w0_reg[1]_i_3__0_n_0 ;
  wire \block_w0_reg[1]_i_4_n_0 ;
  wire \block_w0_reg[1]_i_5__0_n_0 ;
  wire \block_w0_reg[20]_i_1__0_n_0 ;
  wire \block_w0_reg[20]_i_2__0_n_0 ;
  wire \block_w0_reg[20]_i_3__0_n_0 ;
  wire \block_w0_reg[21]_i_1__0_n_0 ;
  wire \block_w0_reg[21]_i_3__0_n_0 ;
  wire \block_w0_reg[22]_i_1__0_n_0 ;
  wire \block_w0_reg[22]_i_3__0_n_0 ;
  wire \block_w0_reg[23]_i_1__0_n_0 ;
  wire \block_w0_reg[23]_i_3__0_n_0 ;
  wire \block_w0_reg[24]_i_1__0_n_0 ;
  wire \block_w0_reg[24]_i_3__0_n_0 ;
  wire \block_w0_reg[25]_i_1__0_n_0 ;
  wire \block_w0_reg[25]_i_2__0_n_0 ;
  wire \block_w0_reg[25]_i_4_n_0 ;
  wire \block_w0_reg[26]_i_1__0_n_0 ;
  wire \block_w0_reg[26]_i_4_n_0 ;
  wire \block_w0_reg[27]_i_1__0_n_0 ;
  wire \block_w0_reg[27]_i_2__0_n_0 ;
  wire \block_w0_reg[27]_i_3__0_n_0 ;
  wire \block_w0_reg[27]_i_4_n_0 ;
  wire \block_w0_reg[28]_i_1__0_n_0 ;
  wire \block_w0_reg[28]_i_2__0_n_0 ;
  wire \block_w0_reg[28]_i_3__0_n_0 ;
  wire \block_w0_reg[29]_i_1__0_n_0 ;
  wire \block_w0_reg[29]_i_2 ;
  wire \block_w0_reg[29]_i_3__0_n_0 ;
  wire \block_w0_reg[2]_i_1__0_n_0 ;
  wire \block_w0_reg[2]_i_2 ;
  wire \block_w0_reg[2]_i_3__0_n_0 ;
  wire \block_w0_reg[30]_i_1__0_n_0 ;
  wire \block_w0_reg[30]_i_3__0_n_0 ;
  wire \block_w0_reg[31]_i_2__0_n_0 ;
  wire \block_w0_reg[31]_i_4__0_n_0 ;
  wire \block_w0_reg[3]_i_1__0_n_0 ;
  wire \block_w0_reg[3]_i_2__0_n_0 ;
  wire \block_w0_reg[3]_i_3__0_n_0 ;
  wire \block_w0_reg[3]_i_4_n_0 ;
  wire \block_w0_reg[4]_i_1__0_n_0 ;
  wire \block_w0_reg[4]_i_2__0_n_0 ;
  wire \block_w0_reg[4]_i_3__0_n_0 ;
  wire \block_w0_reg[4]_i_4_n_0 ;
  wire \block_w0_reg[5]_i_1__0_n_0 ;
  wire \block_w0_reg[5]_i_3__0_n_0 ;
  wire \block_w0_reg[6]_i_1__0_n_0 ;
  wire \block_w0_reg[6]_i_3__0_n_0 ;
  wire \block_w0_reg[7]_i_1__0_n_0 ;
  wire \block_w0_reg[7]_i_3__0_n_0 ;
  wire \block_w0_reg[8]_i_1__0_n_0 ;
  wire \block_w0_reg[8]_i_3__0_n_0 ;
  wire \block_w0_reg[9]_i_1__0_n_0 ;
  wire \block_w0_reg[9]_i_2__0_n_0 ;
  wire \block_w0_reg[9]_i_4_n_0 ;
  wire \block_w0_reg_reg[0]_0 ;
  wire \block_w0_reg_reg[0]_1 ;
  wire \block_w0_reg_reg[10]_0 ;
  wire \block_w0_reg_reg[11]_0 ;
  wire \block_w0_reg_reg[11]_1 ;
  wire \block_w0_reg_reg[13]_0 ;
  wire \block_w0_reg_reg[13]_1 ;
  wire \block_w0_reg_reg[13]_2 ;
  wire \block_w0_reg_reg[14]_0 ;
  wire \block_w0_reg_reg[14]_1 ;
  wire \block_w0_reg_reg[15]_0 ;
  wire \block_w0_reg_reg[16]_0 ;
  wire \block_w0_reg_reg[16]_1 ;
  wire \block_w0_reg_reg[16]_2 ;
  wire \block_w0_reg_reg[17]_0 ;
  wire \block_w0_reg_reg[17]_1 ;
  wire \block_w0_reg_reg[17]_2 ;
  wire \block_w0_reg_reg[18]_0 ;
  wire \block_w0_reg_reg[18]_1 ;
  wire \block_w0_reg_reg[18]_2 ;
  wire \block_w0_reg_reg[18]_3 ;
  wire \block_w0_reg_reg[19]_0 ;
  wire \block_w0_reg_reg[1]_0 ;
  wire \block_w0_reg_reg[20]_0 ;
  wire \block_w0_reg_reg[20]_1 ;
  wire \block_w0_reg_reg[21]_0 ;
  wire \block_w0_reg_reg[21]_1 ;
  wire \block_w0_reg_reg[21]_2 ;
  wire \block_w0_reg_reg[22]_0 ;
  wire \block_w0_reg_reg[22]_1 ;
  wire \block_w0_reg_reg[23]_0 ;
  wire \block_w0_reg_reg[24]_0 ;
  wire \block_w0_reg_reg[25]_0 ;
  wire \block_w0_reg_reg[26]_0 ;
  wire \block_w0_reg_reg[26]_1 ;
  wire \block_w0_reg_reg[27]_0 ;
  wire \block_w0_reg_reg[29]_0 ;
  wire \block_w0_reg_reg[2]_0 ;
  wire \block_w0_reg_reg[2]_1 ;
  wire \block_w0_reg_reg[30]_0 ;
  wire \block_w0_reg_reg[31]_0 ;
  wire \block_w0_reg_reg[31]_1 ;
  wire \block_w0_reg_reg[3]_0 ;
  wire \block_w0_reg_reg[3]_1 ;
  wire \block_w0_reg_reg[3]_2 ;
  wire \block_w0_reg_reg[3]_3 ;
  wire \block_w0_reg_reg[4]_0 ;
  wire \block_w0_reg_reg[4]_1 ;
  wire \block_w0_reg_reg[4]_2 ;
  wire \block_w0_reg_reg[5]_0 ;
  wire \block_w0_reg_reg[5]_1 ;
  wire \block_w0_reg_reg[6]_0 ;
  wire \block_w0_reg_reg[7]_0 ;
  wire \block_w0_reg_reg[8]_0 ;
  wire \block_w0_reg_reg[9]_0 ;
  wire block_w0_we;
  wire \block_w1_reg[0]_i_1__0_n_0 ;
  wire \block_w1_reg[0]_i_3__0_n_0 ;
  wire \block_w1_reg[10]_i_1__0_n_0 ;
  wire \block_w1_reg[10]_i_3__0_n_0 ;
  wire \block_w1_reg[11]_i_1__0_n_0 ;
  wire \block_w1_reg[11]_i_3__0_n_0 ;
  wire \block_w1_reg[11]_i_4_n_0 ;
  wire \block_w1_reg[12]_i_1__0_n_0 ;
  wire \block_w1_reg[12]_i_2__0_n_0 ;
  wire \block_w1_reg[12]_i_3__0_n_0 ;
  wire \block_w1_reg[13]_i_1__0_n_0 ;
  wire \block_w1_reg[13]_i_3__0_n_0 ;
  wire \block_w1_reg[14]_i_1__0_n_0 ;
  wire \block_w1_reg[14]_i_3__0_n_0 ;
  wire \block_w1_reg[15]_i_1__0_n_0 ;
  wire \block_w1_reg[15]_i_3__0_n_0 ;
  wire \block_w1_reg[16]_i_1__0_n_0 ;
  wire \block_w1_reg[16]_i_4_n_0 ;
  wire \block_w1_reg[17]_i_1__0_n_0 ;
  wire \block_w1_reg[17]_i_4_n_0 ;
  wire \block_w1_reg[17]_i_5__0_n_0 ;
  wire \block_w1_reg[17]_i_6_n_0 ;
  wire \block_w1_reg[18]_i_1__0_n_0 ;
  wire \block_w1_reg[18]_i_5_n_0 ;
  wire \block_w1_reg[19]_i_1__0_n_0 ;
  wire \block_w1_reg[19]_i_2__0_n_0 ;
  wire \block_w1_reg[19]_i_3__0_n_0 ;
  wire \block_w1_reg[1]_i_1__0_n_0 ;
  wire \block_w1_reg[1]_i_4_n_0 ;
  wire \block_w1_reg[1]_i_5__0_n_0 ;
  wire \block_w1_reg[1]_i_6_n_0 ;
  wire \block_w1_reg[20]_i_1__0_n_0 ;
  wire \block_w1_reg[20]_i_2__0_n_0 ;
  wire \block_w1_reg[20]_i_3__0_n_0 ;
  wire \block_w1_reg[20]_i_4_n_0 ;
  wire \block_w1_reg[21]_i_1__0_n_0 ;
  wire \block_w1_reg[21]_i_3__0_n_0 ;
  wire \block_w1_reg[22]_i_1__0_n_0 ;
  wire \block_w1_reg[22]_i_3__0_n_0 ;
  wire \block_w1_reg[23]_i_1__0_n_0 ;
  wire \block_w1_reg[23]_i_3__0_n_0 ;
  wire \block_w1_reg[23]_i_4_n_0 ;
  wire \block_w1_reg[24]_i_1__0_n_0 ;
  wire \block_w1_reg[24]_i_4_n_0 ;
  wire \block_w1_reg[25]_i_1__0_n_0 ;
  wire \block_w1_reg[25]_i_3__0_n_0 ;
  wire \block_w1_reg[26]_i_1__0_n_0 ;
  wire \block_w1_reg[26]_i_4_n_0 ;
  wire \block_w1_reg[27]_i_1__0_n_0 ;
  wire \block_w1_reg[27]_i_2__0_n_0 ;
  wire \block_w1_reg[27]_i_3__0_n_0 ;
  wire \block_w1_reg[27]_i_5__0_n_0 ;
  wire \block_w1_reg[28]_i_1__0_n_0 ;
  wire \block_w1_reg[28]_i_2__0_n_0 ;
  wire \block_w1_reg[28]_i_3__0_n_0 ;
  wire \block_w1_reg[29]_i_1__0_n_0 ;
  wire \block_w1_reg[29]_i_3__0_n_0 ;
  wire \block_w1_reg[2]_i_1__0_n_0 ;
  wire \block_w1_reg[2]_i_3__0_n_0 ;
  wire \block_w1_reg[30]_i_1__0_n_0 ;
  wire \block_w1_reg[30]_i_3__0_n_0 ;
  wire \block_w1_reg[31]_i_2__0_n_0 ;
  wire \block_w1_reg[31]_i_4__0_n_0 ;
  wire \block_w1_reg[3]_i_1__0_n_0 ;
  wire \block_w1_reg[3]_i_2__0_0 ;
  wire \block_w1_reg[3]_i_2__0_n_0 ;
  wire \block_w1_reg[3]_i_4_n_0 ;
  wire \block_w1_reg[3]_i_5__0_n_0 ;
  wire \block_w1_reg[4]_i_1__0_n_0 ;
  wire \block_w1_reg[4]_i_2__0_n_0 ;
  wire \block_w1_reg[4]_i_3__0_n_0 ;
  wire \block_w1_reg[4]_i_4_n_0 ;
  wire \block_w1_reg[5]_i_1__0_n_0 ;
  wire \block_w1_reg[5]_i_3__0_n_0 ;
  wire \block_w1_reg[6]_i_1__0_n_0 ;
  wire \block_w1_reg[6]_i_3__0_n_0 ;
  wire \block_w1_reg[7]_i_1__0_n_0 ;
  wire \block_w1_reg[7]_i_3__0_n_0 ;
  wire \block_w1_reg[7]_i_4_n_0 ;
  wire \block_w1_reg[8]_i_1__0_n_0 ;
  wire \block_w1_reg[8]_i_3__0_n_0 ;
  wire \block_w1_reg[9]_i_1__0_n_0 ;
  wire \block_w1_reg[9]_i_3__0_n_0 ;
  wire \block_w1_reg_reg[0]_0 ;
  wire \block_w1_reg_reg[0]_1 ;
  wire \block_w1_reg_reg[10]_0 ;
  wire \block_w1_reg_reg[11]_0 ;
  wire \block_w1_reg_reg[11]_1 ;
  wire \block_w1_reg_reg[13]_0 ;
  wire \block_w1_reg_reg[14]_0 ;
  wire \block_w1_reg_reg[15]_0 ;
  wire \block_w1_reg_reg[16]_0 ;
  wire \block_w1_reg_reg[16]_1 ;
  wire \block_w1_reg_reg[16]_2 ;
  wire \block_w1_reg_reg[17]_0 ;
  wire \block_w1_reg_reg[17]_1 ;
  wire \block_w1_reg_reg[17]_2 ;
  wire \block_w1_reg_reg[18]_0 ;
  wire \block_w1_reg_reg[18]_1 ;
  wire \block_w1_reg_reg[18]_2 ;
  wire \block_w1_reg_reg[18]_3 ;
  wire \block_w1_reg_reg[19]_0 ;
  wire \block_w1_reg_reg[1]_0 ;
  wire \block_w1_reg_reg[20]_0 ;
  wire \block_w1_reg_reg[20]_1 ;
  wire \block_w1_reg_reg[21]_0 ;
  wire \block_w1_reg_reg[21]_1 ;
  wire \block_w1_reg_reg[22]_0 ;
  wire \block_w1_reg_reg[22]_1 ;
  wire \block_w1_reg_reg[23]_0 ;
  wire \block_w1_reg_reg[24]_0 ;
  wire \block_w1_reg_reg[25]_0 ;
  wire \block_w1_reg_reg[26]_0 ;
  wire \block_w1_reg_reg[26]_1 ;
  wire \block_w1_reg_reg[27]_0 ;
  wire \block_w1_reg_reg[29]_0 ;
  wire \block_w1_reg_reg[29]_1 ;
  wire \block_w1_reg_reg[2]_0 ;
  wire \block_w1_reg_reg[2]_1 ;
  wire \block_w1_reg_reg[30]_0 ;
  wire \block_w1_reg_reg[30]_1 ;
  wire \block_w1_reg_reg[31]_0 ;
  wire \block_w1_reg_reg[3]_0 ;
  wire \block_w1_reg_reg[3]_1 ;
  wire \block_w1_reg_reg[3]_2 ;
  wire \block_w1_reg_reg[3]_3 ;
  wire \block_w1_reg_reg[4]_0 ;
  wire \block_w1_reg_reg[4]_1 ;
  wire \block_w1_reg_reg[4]_2 ;
  wire \block_w1_reg_reg[5]_0 ;
  wire \block_w1_reg_reg[5]_1 ;
  wire \block_w1_reg_reg[6]_0 ;
  wire \block_w1_reg_reg[7]_0 ;
  wire \block_w1_reg_reg[8]_0 ;
  wire \block_w1_reg_reg[9]_0 ;
  wire block_w1_we;
  wire \block_w2_reg[0]_i_2_n_0 ;
  wire \block_w2_reg[0]_i_4_n_0 ;
  wire \block_w2_reg[10]_i_3__0_n_0 ;
  wire \block_w2_reg[11]_i_3_n_0 ;
  wire \block_w2_reg[11]_i_4__0_n_0 ;
  wire \block_w2_reg[12]_i_2__0_n_0 ;
  wire \block_w2_reg[12]_i_3_n_0 ;
  wire \block_w2_reg[12]_i_4__0_n_0 ;
  wire \block_w2_reg[13]_i_2_n_0 ;
  wire \block_w2_reg[13]_i_4_n_0 ;
  wire \block_w2_reg[14]_i_3__0_n_0 ;
  wire \block_w2_reg[14]_i_4_n_0 ;
  wire \block_w2_reg[15]_i_3__0_n_0 ;
  wire \block_w2_reg[16]_i_4_n_0 ;
  wire \block_w2_reg[17]_i_4__0_n_0 ;
  wire \block_w2_reg[17]_i_5_n_0 ;
  wire \block_w2_reg[17]_i_6_n_0 ;
  wire \block_w2_reg[18]_i_5_n_0 ;
  wire \block_w2_reg[19]_i_2__0_n_0 ;
  wire \block_w2_reg[19]_i_3_n_0 ;
  wire \block_w2_reg[19]_i_4__0_n_0 ;
  wire \block_w2_reg[1]_i_4__0_0 ;
  wire \block_w2_reg[1]_i_4__0_n_0 ;
  wire \block_w2_reg[1]_i_5_n_0 ;
  wire \block_w2_reg[1]_i_6_n_0 ;
  wire \block_w2_reg[20]_i_2__0_n_0 ;
  wire \block_w2_reg[20]_i_3_n_0 ;
  wire \block_w2_reg[20]_i_4__0_n_0 ;
  wire \block_w2_reg[21]_i_2_n_0 ;
  wire \block_w2_reg[21]_i_4_n_0 ;
  wire \block_w2_reg[22]_i_3__0_n_0 ;
  wire \block_w2_reg[22]_i_4_n_0 ;
  wire \block_w2_reg[23]_i_3__0_n_0 ;
  wire \block_w2_reg[23]_i_4_n_0 ;
  wire \block_w2_reg[24]_i_3__0_n_0 ;
  wire \block_w2_reg[24]_i_4_n_0 ;
  wire \block_w2_reg[25]_i_3_n_0 ;
  wire \block_w2_reg[26]_i_5_n_0 ;
  wire \block_w2_reg[27]_i_2__0_n_0 ;
  wire \block_w2_reg[27]_i_3_n_0 ;
  wire \block_w2_reg[27]_i_5_n_0 ;
  wire \block_w2_reg[28]_i_2__0_n_0 ;
  wire \block_w2_reg[28]_i_3_n_0 ;
  wire \block_w2_reg[28]_i_5_n_0 ;
  wire \block_w2_reg[29]_i_2_n_0 ;
  wire \block_w2_reg[29]_i_4_n_0 ;
  wire \block_w2_reg[2]_i_3__0_n_0 ;
  wire \block_w2_reg[30]_i_3__0_n_0 ;
  wire \block_w2_reg[30]_i_4_n_0 ;
  wire \block_w2_reg[31]_i_4_n_0 ;
  wire \block_w2_reg[3]_i_2__0_0 ;
  wire \block_w2_reg[3]_i_2__0_n_0 ;
  wire \block_w2_reg[3]_i_3_n_0 ;
  wire \block_w2_reg[3]_i_4__0_n_0 ;
  wire \block_w2_reg[4]_i_2__0_n_0 ;
  wire \block_w2_reg[4]_i_4__0_n_0 ;
  wire \block_w2_reg[4]_i_5_n_0 ;
  wire \block_w2_reg[5]_i_2_n_0 ;
  wire \block_w2_reg[5]_i_4_n_0 ;
  wire \block_w2_reg[6]_i_3__0_n_0 ;
  wire \block_w2_reg[6]_i_4_n_0 ;
  wire \block_w2_reg[7]_i_3__0_n_0 ;
  wire \block_w2_reg[7]_i_4_n_0 ;
  wire \block_w2_reg[8]_i_4_n_0 ;
  wire \block_w2_reg[8]_i_5_n_0 ;
  wire \block_w2_reg[9]_i_3_n_0 ;
  wire \block_w2_reg_reg[0]_0 ;
  wire \block_w2_reg_reg[0]_1 ;
  wire \block_w2_reg_reg[0]_2 ;
  wire \block_w2_reg_reg[10]_0 ;
  wire \block_w2_reg_reg[11]_0 ;
  wire \block_w2_reg_reg[11]_1 ;
  wire \block_w2_reg_reg[13]_0 ;
  wire \block_w2_reg_reg[13]_1 ;
  wire \block_w2_reg_reg[14]_0 ;
  wire \block_w2_reg_reg[15]_0 ;
  wire \block_w2_reg_reg[16]_0 ;
  wire \block_w2_reg_reg[16]_1 ;
  wire \block_w2_reg_reg[17]_0 ;
  wire \block_w2_reg_reg[17]_1 ;
  wire \block_w2_reg_reg[18]_0 ;
  wire \block_w2_reg_reg[18]_1 ;
  wire \block_w2_reg_reg[18]_2 ;
  wire \block_w2_reg_reg[18]_3 ;
  wire \block_w2_reg_reg[19]_0 ;
  wire \block_w2_reg_reg[1]_0 ;
  wire \block_w2_reg_reg[1]_1 ;
  wire \block_w2_reg_reg[20]_0 ;
  wire \block_w2_reg_reg[20]_1 ;
  wire \block_w2_reg_reg[21]_0 ;
  wire \block_w2_reg_reg[22]_0 ;
  wire \block_w2_reg_reg[23]_0 ;
  wire \block_w2_reg_reg[24]_0 ;
  wire \block_w2_reg_reg[25]_0 ;
  wire \block_w2_reg_reg[26]_0 ;
  wire \block_w2_reg_reg[26]_1 ;
  wire \block_w2_reg_reg[27]_0 ;
  wire \block_w2_reg_reg[29]_0 ;
  wire \block_w2_reg_reg[29]_1 ;
  wire \block_w2_reg_reg[2]_0 ;
  wire \block_w2_reg_reg[2]_1 ;
  wire \block_w2_reg_reg[30]_0 ;
  wire \block_w2_reg_reg[30]_1 ;
  wire \block_w2_reg_reg[31]_0 ;
  wire \block_w2_reg_reg[31]_1 ;
  wire \block_w2_reg_reg[3]_0 ;
  wire \block_w2_reg_reg[3]_1 ;
  wire \block_w2_reg_reg[3]_2 ;
  wire \block_w2_reg_reg[3]_3 ;
  wire \block_w2_reg_reg[4]_0 ;
  wire \block_w2_reg_reg[4]_1 ;
  wire \block_w2_reg_reg[4]_2 ;
  wire \block_w2_reg_reg[5]_0 ;
  wire \block_w2_reg_reg[5]_1 ;
  wire \block_w2_reg_reg[5]_2 ;
  wire \block_w2_reg_reg[5]_3 ;
  wire \block_w2_reg_reg[6]_0 ;
  wire \block_w2_reg_reg[6]_1 ;
  wire \block_w2_reg_reg[6]_2 ;
  wire \block_w2_reg_reg[7]_0 ;
  wire \block_w2_reg_reg[8]_0 ;
  wire \block_w2_reg_reg[9]_0 ;
  wire block_w2_we;
  wire \block_w3_reg[0]_i_1__0_n_0 ;
  wire \block_w3_reg[0]_i_3__0_n_0 ;
  wire \block_w3_reg[0]_i_5_n_0 ;
  wire \block_w3_reg[0]_i_6_n_0 ;
  wire \block_w3_reg[10]_i_1__0_n_0 ;
  wire \block_w3_reg[10]_i_5_n_0 ;
  wire \block_w3_reg[10]_i_6_n_0 ;
  wire \block_w3_reg[11]_i_1__0_n_0 ;
  wire \block_w3_reg[11]_i_3__0_n_0 ;
  wire \block_w3_reg[11]_i_5__0_n_0 ;
  wire \block_w3_reg[11]_i_6_n_0 ;
  wire \block_w3_reg[12]_i_1__0_n_0 ;
  wire \block_w3_reg[12]_i_2__0_n_0 ;
  wire \block_w3_reg[12]_i_3__0_n_0 ;
  wire \block_w3_reg[12]_i_5__0_n_0 ;
  wire \block_w3_reg[12]_i_6_n_0 ;
  wire \block_w3_reg[13]_i_1__0_n_0 ;
  wire \block_w3_reg[13]_i_2_n_0 ;
  wire \block_w3_reg[13]_i_5_n_0 ;
  wire \block_w3_reg[13]_i_6_n_0 ;
  wire \block_w3_reg[14]_i_10_n_0 ;
  wire \block_w3_reg[14]_i_11_n_0 ;
  wire \block_w3_reg[14]_i_1__0_n_0 ;
  wire \block_w3_reg[14]_i_3__0_n_0 ;
  wire \block_w3_reg[14]_i_4_n_0 ;
  wire \block_w3_reg[14]_i_5_n_0 ;
  wire \block_w3_reg[15]_i_15_n_0 ;
  wire \block_w3_reg[15]_i_16_n_0 ;
  wire \block_w3_reg[15]_i_1__0_n_0 ;
  wire \block_w3_reg[15]_i_2 ;
  wire \block_w3_reg[15]_i_3__0_n_0 ;
  wire \block_w3_reg[15]_i_4_n_0 ;
  wire \block_w3_reg[15]_i_5_n_0 ;
  wire \block_w3_reg[15]_i_8_n_0 ;
  wire \block_w3_reg[15]_i_9_n_0 ;
  wire \block_w3_reg[16]_i_1__0_n_0 ;
  wire \block_w3_reg[16]_i_4_n_0 ;
  wire \block_w3_reg[16]_i_5_n_0 ;
  wire \block_w3_reg[17]_i_1__0_n_0 ;
  wire \block_w3_reg[17]_i_4_0 ;
  wire \block_w3_reg[17]_i_4_n_0 ;
  wire \block_w3_reg[17]_i_5__0_n_0 ;
  wire \block_w3_reg[17]_i_6_n_0 ;
  wire \block_w3_reg[17]_i_7_n_0 ;
  wire \block_w3_reg[18]_i_1__0_n_0 ;
  wire \block_w3_reg[18]_i_5_n_0 ;
  wire \block_w3_reg[18]_i_6_n_0 ;
  wire \block_w3_reg[19]_i_1__0_n_0 ;
  wire \block_w3_reg[19]_i_2__0_0 ;
  wire \block_w3_reg[19]_i_2__0_n_0 ;
  wire \block_w3_reg[19]_i_4_n_0 ;
  wire \block_w3_reg[19]_i_5__0_n_0 ;
  wire \block_w3_reg[19]_i_6_n_0 ;
  wire \block_w3_reg[1]_i_1__0_n_0 ;
  wire \block_w3_reg[1]_i_4_n_0 ;
  wire \block_w3_reg[1]_i_5__0_n_0 ;
  wire \block_w3_reg[1]_i_6_n_0 ;
  wire \block_w3_reg[1]_i_7_n_0 ;
  wire \block_w3_reg[20]_i_1__0_n_0 ;
  wire \block_w3_reg[20]_i_2__0_n_0 ;
  wire \block_w3_reg[20]_i_4_n_0 ;
  wire \block_w3_reg[20]_i_5__0_n_0 ;
  wire \block_w3_reg[20]_i_6_n_0 ;
  wire \block_w3_reg[21]_i_1__0_n_0 ;
  wire \block_w3_reg[21]_i_2_n_0 ;
  wire \block_w3_reg[21]_i_5_n_0 ;
  wire \block_w3_reg[21]_i_6_n_0 ;
  wire \block_w3_reg[22]_i_10_n_0 ;
  wire \block_w3_reg[22]_i_11_n_0 ;
  wire \block_w3_reg[22]_i_1__0_n_0 ;
  wire \block_w3_reg[22]_i_3__0_n_0 ;
  wire \block_w3_reg[22]_i_4_n_0 ;
  wire \block_w3_reg[22]_i_5_n_0 ;
  wire \block_w3_reg[23]_i_10_n_0 ;
  wire \block_w3_reg[23]_i_16_n_0 ;
  wire \block_w3_reg[23]_i_17_n_0 ;
  wire \block_w3_reg[23]_i_1__0_n_0 ;
  wire \block_w3_reg[23]_i_3__0_n_0 ;
  wire \block_w3_reg[23]_i_4_n_0 ;
  wire \block_w3_reg[23]_i_5_n_0 ;
  wire \block_w3_reg[23]_i_9_n_0 ;
  wire \block_w3_reg[24]_i_1__0_n_0 ;
  wire \block_w3_reg[24]_i_4_n_0 ;
  wire \block_w3_reg[24]_i_5_n_0 ;
  wire \block_w3_reg[24]_i_6_n_0 ;
  wire \block_w3_reg[25]_i_1__0_n_0 ;
  wire \block_w3_reg[25]_i_2__0_n_0 ;
  wire \block_w3_reg[25]_i_5__0_n_0 ;
  wire \block_w3_reg[25]_i_6_n_0 ;
  wire \block_w3_reg[26]_i_1__0_n_0 ;
  wire \block_w3_reg[26]_i_5_n_0 ;
  wire \block_w3_reg[26]_i_6_n_0 ;
  wire \block_w3_reg[27]_i_1__0_n_0 ;
  wire \block_w3_reg[27]_i_2__0_n_0 ;
  wire \block_w3_reg[27]_i_4_n_0 ;
  wire \block_w3_reg[27]_i_5__0_n_0 ;
  wire \block_w3_reg[27]_i_6_n_0 ;
  wire \block_w3_reg[27]_i_8_n_0 ;
  wire \block_w3_reg[28]_i_1__0_n_0 ;
  wire \block_w3_reg[28]_i_2__0_n_0 ;
  wire \block_w3_reg[28]_i_3__0_n_0 ;
  wire \block_w3_reg[28]_i_5__0_n_0 ;
  wire \block_w3_reg[28]_i_6_n_0 ;
  wire \block_w3_reg[29]_i_1__0_n_0 ;
  wire \block_w3_reg[29]_i_2_n_0 ;
  wire \block_w3_reg[29]_i_5_n_0 ;
  wire \block_w3_reg[29]_i_6_n_0 ;
  wire \block_w3_reg[2]_i_1__0_n_0 ;
  wire \block_w3_reg[2]_i_2 ;
  wire \block_w3_reg[2]_i_4_n_0 ;
  wire \block_w3_reg[2]_i_5_n_0 ;
  wire \block_w3_reg[30]_i_10_n_0 ;
  wire \block_w3_reg[30]_i_11_n_0 ;
  wire \block_w3_reg[30]_i_1__0_n_0 ;
  wire \block_w3_reg[30]_i_3__0_n_0 ;
  wire \block_w3_reg[30]_i_4_n_0 ;
  wire \block_w3_reg[30]_i_5_n_0 ;
  wire \block_w3_reg[31]_i_11_n_0 ;
  wire \block_w3_reg[31]_i_12_n_0 ;
  wire \block_w3_reg[31]_i_18_n_0 ;
  wire \block_w3_reg[31]_i_19_n_0 ;
  wire \block_w3_reg[31]_i_2__0_n_0 ;
  wire \block_w3_reg[31]_i_3_n_0 ;
  wire \block_w3_reg[31]_i_5_n_0 ;
  wire \block_w3_reg[31]_i_6_n_0 ;
  wire \block_w3_reg[31]_i_7_n_0 ;
  wire \block_w3_reg[3]_i_1__0_n_0 ;
  wire \block_w3_reg[3]_i_2__0_n_0 ;
  wire \block_w3_reg[3]_i_5__0_n_0 ;
  wire \block_w3_reg[3]_i_6_n_0 ;
  wire \block_w3_reg[3]_i_7_n_0 ;
  wire \block_w3_reg[4]_i_1__0_n_0 ;
  wire \block_w3_reg[4]_i_2__0_n_0 ;
  wire \block_w3_reg[4]_i_4_n_0 ;
  wire \block_w3_reg[4]_i_5__0_n_0 ;
  wire \block_w3_reg[4]_i_6_n_0 ;
  wire \block_w3_reg[5]_i_1__0_n_0 ;
  wire \block_w3_reg[5]_i_2_n_0 ;
  wire \block_w3_reg[5]_i_5_n_0 ;
  wire \block_w3_reg[5]_i_6_n_0 ;
  wire \block_w3_reg[6]_i_11_n_0 ;
  wire \block_w3_reg[6]_i_12_n_0 ;
  wire \block_w3_reg[6]_i_1__0_n_0 ;
  wire \block_w3_reg[6]_i_4_n_0 ;
  wire \block_w3_reg[6]_i_5_n_0 ;
  wire \block_w3_reg[6]_i_6_n_0 ;
  wire \block_w3_reg[7]_i_10_n_0 ;
  wire \block_w3_reg[7]_i_16_n_0 ;
  wire \block_w3_reg[7]_i_17_n_0 ;
  wire \block_w3_reg[7]_i_1__0_n_0 ;
  wire \block_w3_reg[7]_i_3__0_n_0 ;
  wire \block_w3_reg[7]_i_4_n_0 ;
  wire \block_w3_reg[7]_i_5_n_0 ;
  wire \block_w3_reg[7]_i_9_n_0 ;
  wire \block_w3_reg[8]_i_1__0_n_0 ;
  wire \block_w3_reg[8]_i_4_n_0 ;
  wire \block_w3_reg[8]_i_5_n_0 ;
  wire \block_w3_reg[8]_i_6_n_0 ;
  wire \block_w3_reg[9]_i_1__0_n_0 ;
  wire \block_w3_reg[9]_i_2__0_n_0 ;
  wire \block_w3_reg[9]_i_5__0_n_0 ;
  wire \block_w3_reg[9]_i_6_n_0 ;
  wire \block_w3_reg_reg[0]_0 ;
  wire \block_w3_reg_reg[0]_1 ;
  wire \block_w3_reg_reg[10]_0 ;
  wire \block_w3_reg_reg[11]_0 ;
  wire \block_w3_reg_reg[11]_1 ;
  wire \block_w3_reg_reg[13]_0 ;
  wire \block_w3_reg_reg[13]_1 ;
  wire \block_w3_reg_reg[14]_0 ;
  wire \block_w3_reg_reg[14]_1 ;
  wire \block_w3_reg_reg[15]_0 ;
  wire \block_w3_reg_reg[16]_0 ;
  wire \block_w3_reg_reg[16]_1 ;
  wire \block_w3_reg_reg[16]_2 ;
  wire \block_w3_reg_reg[17]_0 ;
  wire \block_w3_reg_reg[17]_1 ;
  wire \block_w3_reg_reg[17]_2 ;
  wire \block_w3_reg_reg[18]_0 ;
  wire \block_w3_reg_reg[18]_1 ;
  wire \block_w3_reg_reg[18]_2 ;
  wire \block_w3_reg_reg[18]_3 ;
  wire \block_w3_reg_reg[19]_0 ;
  wire \block_w3_reg_reg[1]_0 ;
  wire \block_w3_reg_reg[20]_0 ;
  wire \block_w3_reg_reg[20]_1 ;
  wire \block_w3_reg_reg[21]_0 ;
  wire \block_w3_reg_reg[21]_1 ;
  wire \block_w3_reg_reg[21]_2 ;
  wire \block_w3_reg_reg[22]_0 ;
  wire \block_w3_reg_reg[22]_1 ;
  wire \block_w3_reg_reg[22]_2 ;
  wire \block_w3_reg_reg[23]_0 ;
  wire \block_w3_reg_reg[24]_0 ;
  wire \block_w3_reg_reg[25]_0 ;
  wire \block_w3_reg_reg[25]_1 ;
  wire \block_w3_reg_reg[26]_0 ;
  wire \block_w3_reg_reg[26]_1 ;
  wire \block_w3_reg_reg[27]_0 ;
  wire \block_w3_reg_reg[29]_0 ;
  wire \block_w3_reg_reg[2]_0 ;
  wire \block_w3_reg_reg[2]_1 ;
  wire \block_w3_reg_reg[30]_0 ;
  wire \block_w3_reg_reg[31]_0 ;
  wire \block_w3_reg_reg[31]_1 ;
  wire \block_w3_reg_reg[3]_0 ;
  wire \block_w3_reg_reg[3]_1 ;
  wire \block_w3_reg_reg[3]_2 ;
  wire \block_w3_reg_reg[3]_3 ;
  wire \block_w3_reg_reg[4]_0 ;
  wire \block_w3_reg_reg[4]_1 ;
  wire \block_w3_reg_reg[4]_2 ;
  wire \block_w3_reg_reg[5]_0 ;
  wire \block_w3_reg_reg[5]_1 ;
  wire \block_w3_reg_reg[5]_2 ;
  wire \block_w3_reg_reg[6]_0 ;
  wire \block_w3_reg_reg[7]_0 ;
  wire \block_w3_reg_reg[8]_0 ;
  wire \block_w3_reg_reg[9]_0 ;
  wire block_w3_we;
  wire clk;
  wire [0:0]config_pin;
  wire \config_pin[2] ;
  wire \config_pin[2]_0 ;
  wire [84:0]core_block;
  wire [0:0]dec_ctrl_new;
  wire [1:1]dec_ctrl_reg;
  wire [127:0]dec_new_block;
  wire dec_ready;
  wire g0_b0__0_n_0;
  wire g0_b0__1_n_0;
  wire g0_b0__2_n_0;
  wire g0_b0_i_10__3_n_0;
  wire g0_b0_i_10__4_n_0;
  wire g0_b0_i_10__5_n_0;
  wire g0_b0_i_10__6_n_0;
  wire g0_b0_i_11__3_n_0;
  wire g0_b0_i_11__4_n_0;
  wire g0_b0_i_11__5_n_0;
  wire g0_b0_i_11__6_n_0;
  wire g0_b0_i_12__3_n_0;
  wire g0_b0_i_12__4_n_0;
  wire g0_b0_i_12__5_n_0;
  wire g0_b0_i_12__6_n_0;
  wire g0_b0_i_13__0_n_0;
  wire g0_b0_i_7__3_n_0;
  wire g0_b0_i_7__4_n_0;
  wire g0_b0_i_7__5_n_0;
  wire g0_b0_i_7__6_n_0;
  wire g0_b0_i_8__2_n_0;
  wire g0_b0_i_8__3_n_0;
  wire g0_b0_i_8__4_n_0;
  wire g0_b0_i_8__5_n_0;
  wire g0_b0_i_9__3_n_0;
  wire g0_b0_i_9__4_n_0;
  wire g0_b0_i_9__5_n_0;
  wire g0_b0_i_9__6_n_0;
  wire g0_b0_n_0;
  wire g0_b1__0_n_0;
  wire g0_b1__1_n_0;
  wire g0_b1__2_n_0;
  wire g0_b1_n_0;
  wire g0_b2__0_n_0;
  wire g0_b2__1_n_0;
  wire g0_b2__2_n_0;
  wire g0_b2_n_0;
  wire g0_b3__0_n_0;
  wire g0_b3__1_n_0;
  wire g0_b3__2_n_0;
  wire g0_b3_n_0;
  wire g0_b4__0_n_0;
  wire g0_b4__1_n_0;
  wire g0_b4__2_n_0;
  wire g0_b4_n_0;
  wire g0_b5__0_n_0;
  wire g0_b5__1_n_0;
  wire g0_b5__2_n_0;
  wire g0_b5_n_0;
  wire g0_b6__0_n_0;
  wire g0_b6__1_n_0;
  wire g0_b6__2_n_0;
  wire g0_b6_n_0;
  wire g0_b7__0_n_0;
  wire g0_b7__1_n_0;
  wire g0_b7__2_n_0;
  wire g0_b7_n_0;
  wire g1_b0__0_n_0;
  wire g1_b0__1_n_0;
  wire g1_b0__2_n_0;
  wire g1_b0_n_0;
  wire g1_b1__0_n_0;
  wire g1_b1__1_n_0;
  wire g1_b1__2_n_0;
  wire g1_b1_n_0;
  wire g1_b2__0_n_0;
  wire g1_b2__1_n_0;
  wire g1_b2__2_n_0;
  wire g1_b2_n_0;
  wire g1_b3__0_n_0;
  wire g1_b3__1_n_0;
  wire g1_b3__2_n_0;
  wire g1_b3_n_0;
  wire g1_b4__0_n_0;
  wire g1_b4__1_n_0;
  wire g1_b4__2_n_0;
  wire g1_b4_n_0;
  wire g1_b5__0_n_0;
  wire g1_b5__1_n_0;
  wire g1_b5__2_n_0;
  wire g1_b5_n_0;
  wire g1_b6__0_n_0;
  wire g1_b6__1_n_0;
  wire g1_b6__2_n_0;
  wire g1_b6_n_0;
  wire g1_b7__0_n_0;
  wire g1_b7__1_n_0;
  wire g1_b7__2_n_0;
  wire g1_b7_n_0;
  wire g2_b0__0_n_0;
  wire g2_b0__1_n_0;
  wire g2_b0__2_n_0;
  wire g2_b0_n_0;
  wire g2_b1__0_n_0;
  wire g2_b1__1_n_0;
  wire g2_b1__2_n_0;
  wire g2_b1_n_0;
  wire g2_b2__0_n_0;
  wire g2_b2__1_n_0;
  wire g2_b2__2_n_0;
  wire g2_b2_n_0;
  wire g2_b3__0_n_0;
  wire g2_b3__1_n_0;
  wire g2_b3__2_n_0;
  wire g2_b3_n_0;
  wire g2_b4__0_n_0;
  wire g2_b4__1_n_0;
  wire g2_b4__2_n_0;
  wire g2_b4_n_0;
  wire g2_b5__0_n_0;
  wire g2_b5__1_n_0;
  wire g2_b5__2_n_0;
  wire g2_b5_n_0;
  wire g2_b6__0_n_0;
  wire g2_b6__1_n_0;
  wire g2_b6__2_n_0;
  wire g2_b6_n_0;
  wire g2_b7__0_n_0;
  wire g2_b7__1_n_0;
  wire g2_b7__2_n_0;
  wire g2_b7_n_0;
  wire g3_b0__0_n_0;
  wire g3_b0__1_n_0;
  wire g3_b0__2_n_0;
  wire g3_b0_n_0;
  wire g3_b1__0_n_0;
  wire g3_b1__1_n_0;
  wire g3_b1__2_n_0;
  wire g3_b1_n_0;
  wire g3_b2__0_n_0;
  wire g3_b2__1_n_0;
  wire g3_b2__2_n_0;
  wire g3_b2_n_0;
  wire g3_b3__0_n_0;
  wire g3_b3__1_n_0;
  wire g3_b3__2_n_0;
  wire g3_b3_n_0;
  wire g3_b4__0_n_0;
  wire g3_b4__1_n_0;
  wire g3_b4__2_n_0;
  wire g3_b4_n_0;
  wire g3_b5__0_n_0;
  wire g3_b5__1_n_0;
  wire g3_b5__2_n_0;
  wire g3_b5_n_0;
  wire g3_b6__0_n_0;
  wire g3_b6__1_n_0;
  wire g3_b6__2_n_0;
  wire g3_b6_n_0;
  wire g3_b7__0_n_0;
  wire g3_b7__1_n_0;
  wire g3_b7__2_n_0;
  wire g3_b7_n_0;
  wire inv_sbox_inst_n_0;
  wire inv_sbox_inst_n_1;
  wire inv_sbox_inst_n_10;
  wire inv_sbox_inst_n_11;
  wire inv_sbox_inst_n_12;
  wire inv_sbox_inst_n_13;
  wire inv_sbox_inst_n_14;
  wire inv_sbox_inst_n_15;
  wire inv_sbox_inst_n_16;
  wire inv_sbox_inst_n_17;
  wire inv_sbox_inst_n_18;
  wire inv_sbox_inst_n_19;
  wire inv_sbox_inst_n_2;
  wire inv_sbox_inst_n_20;
  wire inv_sbox_inst_n_21;
  wire inv_sbox_inst_n_22;
  wire inv_sbox_inst_n_23;
  wire inv_sbox_inst_n_24;
  wire inv_sbox_inst_n_25;
  wire inv_sbox_inst_n_26;
  wire inv_sbox_inst_n_27;
  wire inv_sbox_inst_n_28;
  wire inv_sbox_inst_n_29;
  wire inv_sbox_inst_n_3;
  wire inv_sbox_inst_n_30;
  wire inv_sbox_inst_n_31;
  wire inv_sbox_inst_n_4;
  wire inv_sbox_inst_n_5;
  wire inv_sbox_inst_n_6;
  wire inv_sbox_inst_n_7;
  wire inv_sbox_inst_n_8;
  wire inv_sbox_inst_n_9;
  wire next_reg;
  wire [4:0]op126_in;
  wire [4:0]op127_in;
  wire [4:0]op129_in;
  wire [6:0]op158_in;
  wire [3:0]op159_in;
  wire [4:0]op161_in;
  wire [5:0]op190_in;
  wire [1:0]op191_in;
  wire [4:0]op193_in;
  wire [4:0]op95_in;
  wire [1:0]op96_in;
  wire [4:0]op98_in;
  wire [1:0]p_0_in;
  wire [3:0]p_0_in31_in;
  wire [1:0]p_0_in38_in;
  wire [2:0]p_0_in46_in;
  wire [4:0]p_0_in54_in;
  wire [31:0]p_0_in__0;
  wire [20:0]p_0_out;
  wire ready_new;
  wire ready_reg_i_1__0_n_0;
  wire [3:0]round_ctr_new;
  wire \round_ctr_reg[3]_i_3_n_0 ;
  wire [84:0]round_key;
  wire \sword_ctr_reg[0]_i_1__0_n_0 ;
  wire \sword_ctr_reg[1]_i_1__0_n_0 ;
  wire sword_ctr_rst;
  wire [31:0]tmp_sboxw;

  LUT6 #(
    .INIT(64'h0F02000200020002)) 
    \FSM_sequential_dec_ctrl_reg[0]_i_1 
       (.I0(next_reg),
        .I1(\FSM_sequential_dec_ctrl_reg_reg[0]_0 ),
        .I2(sword_ctr_rst),
        .I3(dec_ctrl_reg),
        .I4(p_0_in[1]),
        .I5(p_0_in[0]),
        .O(\FSM_sequential_dec_ctrl_reg[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFAF2CCCC)) 
    \FSM_sequential_dec_ctrl_reg[1]_i_1 
       (.I0(sword_ctr_rst),
        .I1(dec_ctrl_reg),
        .I2(\FSM_sequential_dec_ctrl_reg[1]_i_3_n_0 ),
        .I3(\FSM_sequential_dec_ctrl_reg[1]_i_4_n_0 ),
        .I4(\FSM_sequential_dec_ctrl_reg[1]_i_5_n_0 ),
        .O(\FSM_sequential_dec_ctrl_reg[1]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_sequential_dec_ctrl_reg[1]_i_2 
       (.I0(config_pin),
        .O(\config_pin[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \FSM_sequential_dec_ctrl_reg[1]_i_3 
       (.I0(p_0_in[0]),
        .I1(dec_ctrl_reg),
        .I2(sword_ctr_rst),
        .I3(p_0_in[1]),
        .O(\FSM_sequential_dec_ctrl_reg[1]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_dec_ctrl_reg[1]_i_4 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(\FSM_sequential_dec_ctrl_reg[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFF2F0F2F0F2F0F2)) 
    \FSM_sequential_dec_ctrl_reg[1]_i_5 
       (.I0(next_reg),
        .I1(\FSM_sequential_dec_ctrl_reg_reg[0]_0 ),
        .I2(sword_ctr_rst),
        .I3(dec_ctrl_reg),
        .I4(p_0_in[1]),
        .I5(p_0_in[0]),
        .O(\FSM_sequential_dec_ctrl_reg[1]_i_5_n_0 ));
  (* FSM_ENCODED_STATES = "CTRL_INIT:01,CTRL_MAIN:11,CTRL_IDLE:00,CTRL_SBOX:10" *) 
  FDCE \FSM_sequential_dec_ctrl_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_0 ),
        .D(\FSM_sequential_dec_ctrl_reg[0]_i_1_n_0 ),
        .Q(sword_ctr_rst));
  (* FSM_ENCODED_STATES = "CTRL_INIT:01,CTRL_MAIN:11,CTRL_IDLE:00,CTRL_SBOX:10" *) 
  FDCE \FSM_sequential_dec_ctrl_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_0 ),
        .D(\FSM_sequential_dec_ctrl_reg[1]_i_1_n_0 ),
        .Q(dec_ctrl_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8228)) 
    \block_w0_reg[0]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w0_reg_reg[0]_0 ),
        .I2(\block_w2_reg[19]_i_3_n_0 ),
        .I3(\block_w0_reg_reg[0]_1 ),
        .I4(\block_w0_reg[0]_i_3__0_n_0 ),
        .I5(\block_w3_reg[0]_i_6_n_0 ),
        .O(\block_w0_reg[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF006000600060)) 
    \block_w0_reg[0]_i_3__0 
       (.I0(round_key[39]),
        .I1(core_block[39]),
        .I2(sword_ctr_rst),
        .I3(dec_ctrl_reg),
        .I4(p_0_in54_in[0]),
        .I5(ready_new),
        .O(\block_w0_reg[0]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8228)) 
    \block_w0_reg[10]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w0_reg_reg[10]_0 ),
        .I2(\block_w1_reg_reg[0]_0 ),
        .I3(\block_w1_reg_reg[4]_1 ),
        .I4(\block_w0_reg[10]_i_3__0_n_0 ),
        .I5(\block_w3_reg[10]_i_6_n_0 ),
        .O(\block_w0_reg[10]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF006000600060)) 
    \block_w0_reg[10]_i_3__0 
       (.I0(round_key[25]),
        .I1(core_block[25]),
        .I2(sword_ctr_rst),
        .I3(dec_ctrl_reg),
        .I4(op190_in[2]),
        .I5(ready_new),
        .O(\block_w0_reg[10]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8228)) 
    \block_w0_reg[11]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w0_reg_reg[11]_1 ),
        .I2(\block_w0_reg[11]_i_3__0_n_0 ),
        .I3(\block_w1_reg_reg[3]_2 ),
        .I4(\block_w0_reg[11]_i_4_n_0 ),
        .I5(\block_w3_reg[11]_i_6_n_0 ),
        .O(\block_w0_reg[11]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w0_reg[11]_i_3__0 
       (.I0(op126_in[1]),
        .I1(op129_in[1]),
        .I2(\block_w2_reg_reg[29]_0 ),
        .I3(\block_w2_reg_reg[5]_0 ),
        .I4(\block_w2_reg_reg[30]_0 ),
        .O(\block_w0_reg[11]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h66F600F066660000)) 
    \block_w0_reg[11]_i_4 
       (.I0(\block_w0_reg_reg[11]_0 ),
        .I1(dec_new_block[107]),
        .I2(sword_ctr_rst),
        .I3(dec_ctrl_reg),
        .I4(ready_new),
        .I5(p_0_out[17]),
        .O(\block_w0_reg[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8228)) 
    \block_w0_reg[12]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w0_reg[12]_i_2__0_n_0 ),
        .I2(\block_w2_reg[28]_i_3_n_0 ),
        .I3(\block_w1_reg_reg[2]_1 ),
        .I4(\block_w0_reg[12]_i_3__0_n_0 ),
        .I5(\block_w3_reg[12]_i_6_n_0 ),
        .O(\block_w0_reg[12]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w0_reg[12]_i_2__0 
       (.I0(\block_w2_reg_reg[3]_0 ),
        .I1(\block_w3_reg[23]_i_9_n_0 ),
        .I2(op129_in[3]),
        .I3(\block_w3_reg[22]_i_11_n_0 ),
        .O(\block_w0_reg[12]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF006000600060)) 
    \block_w0_reg[12]_i_3__0 
       (.I0(round_key[26]),
        .I1(core_block[26]),
        .I2(sword_ctr_rst),
        .I3(dec_ctrl_reg),
        .I4(op190_in[3]),
        .I5(ready_new),
        .O(\block_w0_reg[12]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8228)) 
    \block_w0_reg[13]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w2_reg[29]_i_2_n_0 ),
        .I2(\block_w0_reg_reg[13]_2 ),
        .I3(\block_w1_reg_reg[5]_1 ),
        .I4(\block_w0_reg[13]_i_3__0_n_0 ),
        .I5(\block_w3_reg[13]_i_6_n_0 ),
        .O(\block_w0_reg[13]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h66F600F066660000)) 
    \block_w0_reg[13]_i_3__0 
       (.I0(\block_w0_reg_reg[13]_1 ),
        .I1(dec_new_block[109]),
        .I2(sword_ctr_rst),
        .I3(dec_ctrl_reg),
        .I4(ready_new),
        .I5(p_0_out[18]),
        .O(\block_w0_reg[13]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF28)) 
    \block_w0_reg[14]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w0_reg_reg[14]_1 ),
        .I2(\block_w2_reg[30]_i_3__0_n_0 ),
        .I3(\block_w0_reg[14]_i_3__0_n_0 ),
        .I4(\block_w3_reg[14]_i_5_n_0 ),
        .O(\block_w0_reg[14]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF006000600060)) 
    \block_w0_reg[14]_i_3__0 
       (.I0(round_key[27]),
        .I1(core_block[27]),
        .I2(sword_ctr_rst),
        .I3(dec_ctrl_reg),
        .I4(op190_in[4]),
        .I5(ready_new),
        .O(\block_w0_reg[14]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF28)) 
    \block_w0_reg[15]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w0_reg_reg[15]_0 ),
        .I2(\block_w1_reg[7]_i_3__0_n_0 ),
        .I3(\block_w0_reg[15]_i_3__0_n_0 ),
        .I4(\block_w3_reg[15]_i_5_n_0 ),
        .O(\block_w0_reg[15]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF006000600060)) 
    \block_w0_reg[15]_i_3__0 
       (.I0(round_key[28]),
        .I1(core_block[28]),
        .I2(sword_ctr_rst),
        .I3(dec_ctrl_reg),
        .I4(op190_in[5]),
        .I5(ready_new),
        .O(\block_w0_reg[15]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8228)) 
    \block_w0_reg[16]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w0_reg_reg[16]_1 ),
        .I2(\block_w2_reg[0]_i_2_n_0 ),
        .I3(\block_w0_reg_reg[16]_2 ),
        .I4(\block_w0_reg[16]_i_4_n_0 ),
        .I5(\block_w3_reg[16]_i_5_n_0 ),
        .O(\block_w0_reg[16]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h66F600F066660000)) 
    \block_w0_reg[16]_i_4 
       (.I0(round_key[73]),
        .I1(dec_new_block[112]),
        .I2(sword_ctr_rst),
        .I3(dec_ctrl_reg),
        .I4(ready_new),
        .I5(p_0_out[6]),
        .O(\block_w0_reg[16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8228)) 
    \block_w0_reg[17]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w0_reg_reg[17]_2 ),
        .I2(op95_in[0]),
        .I3(\block_w0_reg[17]_i_3__0_n_0 ),
        .I4(\block_w0_reg[17]_i_4_n_0 ),
        .I5(\block_w3_reg[17]_i_6_n_0 ),
        .O(\block_w0_reg[17]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w0_reg[17]_i_3__0 
       (.I0(\block_w3_reg_reg[14]_0 ),
        .I1(\block_w3_reg_reg[21]_0 ),
        .I2(\block_w3_reg_reg[13]_0 ),
        .I3(op95_in[1]),
        .I4(op98_in[1]),
        .I5(\block_w0_reg[17]_i_5__0_n_0 ),
        .O(\block_w0_reg[17]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h66F600F066660000)) 
    \block_w0_reg[17]_i_4 
       (.I0(\block_w0_reg_reg[17]_1 ),
        .I1(dec_new_block[113]),
        .I2(sword_ctr_rst),
        .I3(dec_ctrl_reg),
        .I4(ready_new),
        .I5(p_0_out[7]),
        .O(\block_w0_reg[17]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w0_reg[17]_i_5__0 
       (.I0(dec_new_block[16]),
        .I1(\block_w3_reg_reg[25]_0 ),
        .I2(dec_new_block[1]),
        .I3(round_key[0]),
        .O(\block_w0_reg[17]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8228)) 
    \block_w0_reg[18]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w0_reg_reg[18]_1 ),
        .I2(\block_w0_reg_reg[18]_2 ),
        .I3(\block_w0_reg_reg[18]_3 ),
        .I4(\block_w0_reg[18]_i_5_n_0 ),
        .I5(\block_w3_reg[18]_i_6_n_0 ),
        .O(\block_w0_reg[18]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF006000600060)) 
    \block_w0_reg[18]_i_5 
       (.I0(round_key[10]),
        .I1(core_block[10]),
        .I2(sword_ctr_rst),
        .I3(dec_ctrl_reg),
        .I4(op191_in[0]),
        .I5(ready_new),
        .O(\block_w0_reg[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8228)) 
    \block_w0_reg[19]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w0_reg[19]_i_2__0_n_0 ),
        .I2(\block_w2_reg_reg[3]_2 ),
        .I3(\block_w2_reg[0]_i_2_n_0 ),
        .I4(\block_w0_reg[19]_i_3__0_n_0 ),
        .I5(\block_w3_reg[19]_i_6_n_0 ),
        .O(\block_w0_reg[19]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w0_reg[19]_i_2__0 
       (.I0(\block_w3_reg_reg[3]_0 ),
        .I1(\block_w3_reg_reg[17]_0 ),
        .I2(op95_in[2]),
        .I3(op98_in[2]),
        .I4(\block_w3_reg[30]_i_10_n_0 ),
        .I5(op96_in[0]),
        .O(\block_w0_reg[19]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h66F600F066660000)) 
    \block_w0_reg[19]_i_3__0 
       (.I0(\block_w0_reg_reg[19]_0 ),
        .I1(dec_new_block[115]),
        .I2(sword_ctr_rst),
        .I3(dec_ctrl_reg),
        .I4(ready_new),
        .I5(p_0_out[8]),
        .O(\block_w0_reg[19]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8228)) 
    \block_w0_reg[1]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w0_reg_reg[1]_0 ),
        .I2(op161_in[0]),
        .I3(\block_w0_reg[1]_i_3__0_n_0 ),
        .I4(\block_w0_reg[1]_i_4_n_0 ),
        .I5(\block_w3_reg[1]_i_6_n_0 ),
        .O(\block_w0_reg[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w0_reg[1]_i_3__0 
       (.I0(\block_w1_reg_reg[30]_0 ),
        .I1(\block_w1_reg_reg[29]_0 ),
        .I2(\block_w1_reg_reg[21]_0 ),
        .I3(op161_in[1]),
        .I4(op158_in[1]),
        .I5(\block_w0_reg[1]_i_5__0_n_0 ),
        .O(\block_w0_reg[1]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF006000600060)) 
    \block_w0_reg[1]_i_4 
       (.I0(round_key[40]),
        .I1(core_block[40]),
        .I2(sword_ctr_rst),
        .I3(dec_ctrl_reg),
        .I4(p_0_in54_in[1]),
        .I5(ready_new),
        .O(\block_w0_reg[1]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w0_reg[1]_i_5__0 
       (.I0(dec_new_block[64]),
        .I1(round_key[39]),
        .I2(dec_new_block[81]),
        .I3(\block_w1_reg_reg[17]_1 ),
        .O(\block_w0_reg[1]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8228)) 
    \block_w0_reg[20]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w3_reg[27]_i_4_n_0 ),
        .I2(\block_w2_reg_reg[4]_1 ),
        .I3(\block_w0_reg[20]_i_2__0_n_0 ),
        .I4(\block_w0_reg[20]_i_3__0_n_0 ),
        .I5(\block_w3_reg[20]_i_6_n_0 ),
        .O(\block_w0_reg[20]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w0_reg[20]_i_2__0 
       (.I0(\block_w3_reg_reg[17]_0 ),
        .I1(\block_w3_reg_reg[21]_0 ),
        .I2(\block_w3_reg_reg[13]_0 ),
        .I3(op95_in[1]),
        .I4(op98_in[1]),
        .I5(\block_w0_reg_reg[20]_1 ),
        .O(\block_w0_reg[20]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h66F600F066660000)) 
    \block_w0_reg[20]_i_3__0 
       (.I0(\block_w0_reg_reg[20]_0 ),
        .I1(dec_new_block[116]),
        .I2(sword_ctr_rst),
        .I3(dec_ctrl_reg),
        .I4(ready_new),
        .I5(p_0_out[9]),
        .O(\block_w0_reg[20]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8228)) 
    \block_w0_reg[21]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w2_reg[5]_i_2_n_0 ),
        .I2(\block_w0_reg_reg[21]_2 ),
        .I3(\block_w2_reg_reg[5]_3 ),
        .I4(\block_w0_reg[21]_i_3__0_n_0 ),
        .I5(\block_w3_reg[21]_i_6_n_0 ),
        .O(\block_w0_reg[21]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h66F600F066660000)) 
    \block_w0_reg[21]_i_3__0 
       (.I0(\block_w0_reg_reg[21]_1 ),
        .I1(dec_new_block[117]),
        .I2(sword_ctr_rst),
        .I3(dec_ctrl_reg),
        .I4(ready_new),
        .I5(p_0_out[10]),
        .O(\block_w0_reg[21]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF28)) 
    \block_w0_reg[22]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w0_reg_reg[22]_1 ),
        .I2(\block_w2_reg[6]_i_3__0_n_0 ),
        .I3(\block_w0_reg[22]_i_3__0_n_0 ),
        .I4(\block_w3_reg[22]_i_5_n_0 ),
        .O(\block_w0_reg[22]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h66F600F066660000)) 
    \block_w0_reg[22]_i_3__0 
       (.I0(round_key[75]),
        .I1(dec_new_block[118]),
        .I2(sword_ctr_rst),
        .I3(dec_ctrl_reg),
        .I4(ready_new),
        .I5(p_0_out[11]),
        .O(\block_w0_reg[22]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF28)) 
    \block_w0_reg[23]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w0_reg_reg[23]_0 ),
        .I2(\block_w3_reg[31]_i_5_n_0 ),
        .I3(\block_w0_reg[23]_i_3__0_n_0 ),
        .I4(\block_w3_reg[23]_i_5_n_0 ),
        .O(\block_w0_reg[23]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF006000600060)) 
    \block_w0_reg[23]_i_3__0 
       (.I0(round_key[11]),
        .I1(core_block[11]),
        .I2(sword_ctr_rst),
        .I3(dec_ctrl_reg),
        .I4(op191_in[1]),
        .I5(ready_new),
        .O(\block_w0_reg[23]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8228)) 
    \block_w0_reg[24]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w0_reg_reg[24]_0 ),
        .I2(op190_in[0]),
        .I3(\block_w2_reg[8]_i_4_n_0 ),
        .I4(\block_w0_reg[24]_i_3__0_n_0 ),
        .I5(\block_w3_reg[24]_i_6_n_0 ),
        .O(\block_w0_reg[24]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0F00F2222F22F000)) 
    \block_w0_reg[24]_i_3__0 
       (.I0(sword_ctr_rst),
        .I1(dec_ctrl_reg),
        .I2(dec_new_block[120]),
        .I3(ready_new),
        .I4(round_key[77]),
        .I5(core_block[77]),
        .O(\block_w0_reg[24]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8228)) 
    \block_w0_reg[25]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w0_reg[25]_i_2__0_n_0 ),
        .I2(\block_w0_reg_reg[25]_0 ),
        .I3(\block_w0_reg_reg[17]_0 ),
        .I4(\block_w0_reg[25]_i_4_n_0 ),
        .I5(\block_w3_reg[25]_i_6_n_0 ),
        .O(\block_w0_reg[25]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w0_reg[25]_i_2__0 
       (.I0(round_key[73]),
        .I1(dec_new_block[112]),
        .I2(\block_w0_reg_reg[13]_0 ),
        .I3(\block_w0_reg_reg[21]_0 ),
        .I4(op190_in[1]),
        .O(\block_w0_reg[25]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0F00F2222F22F000)) 
    \block_w0_reg[25]_i_4 
       (.I0(sword_ctr_rst),
        .I1(dec_ctrl_reg),
        .I2(dec_new_block[121]),
        .I3(ready_new),
        .I4(round_key[78]),
        .I5(core_block[78]),
        .O(\block_w0_reg[25]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8228)) 
    \block_w0_reg[26]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w0_reg_reg[26]_0 ),
        .I2(\block_w0_reg_reg[26]_1 ),
        .I3(\block_w3_reg_reg[0]_0 ),
        .I4(\block_w0_reg[26]_i_4_n_0 ),
        .I5(\block_w3_reg[26]_i_6_n_0 ),
        .O(\block_w0_reg[26]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0F00F2222F22F000)) 
    \block_w0_reg[26]_i_4 
       (.I0(sword_ctr_rst),
        .I1(dec_ctrl_reg),
        .I2(dec_new_block[122]),
        .I3(ready_new),
        .I4(round_key[79]),
        .I5(core_block[79]),
        .O(\block_w0_reg[26]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8228)) 
    \block_w0_reg[27]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w0_reg[27]_i_2__0_n_0 ),
        .I2(\block_w3_reg_reg[3]_2 ),
        .I3(\block_w1_reg[20]_i_2__0_n_0 ),
        .I4(\block_w0_reg[27]_i_3__0_n_0 ),
        .I5(\block_w3_reg[27]_i_6_n_0 ),
        .O(\block_w0_reg[27]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w0_reg[27]_i_2__0 
       (.I0(\block_w0_reg_reg[18]_0 ),
        .I1(\block_w0_reg_reg[13]_0 ),
        .I2(\block_w0_reg_reg[21]_0 ),
        .I3(op190_in[1]),
        .I4(op193_in[1]),
        .I5(\block_w0_reg[27]_i_4_n_0 ),
        .O(\block_w0_reg[27]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0F00F2222F22F000)) 
    \block_w0_reg[27]_i_3__0 
       (.I0(sword_ctr_rst),
        .I1(dec_ctrl_reg),
        .I2(dec_new_block[123]),
        .I3(ready_new),
        .I4(round_key[80]),
        .I5(core_block[80]),
        .O(\block_w0_reg[27]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w0_reg[27]_i_4 
       (.I0(dec_new_block[122]),
        .I1(round_key[79]),
        .I2(dec_new_block[99]),
        .I3(\block_w0_reg_reg[3]_1 ),
        .O(\block_w0_reg[27]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8228)) 
    \block_w0_reg[28]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w0_reg[28]_i_2__0_n_0 ),
        .I2(\block_w2_reg[12]_i_3_n_0 ),
        .I3(\block_w3_reg_reg[2]_1 ),
        .I4(\block_w0_reg[28]_i_3__0_n_0 ),
        .I5(\block_w3_reg[28]_i_6_n_0 ),
        .O(\block_w0_reg[28]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w0_reg[28]_i_2__0 
       (.I0(\block_w0_reg_reg[27]_0 ),
        .I1(\block_w3_reg[7]_i_9_n_0 ),
        .I2(op190_in[3]),
        .I3(\block_w3_reg[6]_i_12_n_0 ),
        .O(\block_w0_reg[28]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0F00F2222F22F000)) 
    \block_w0_reg[28]_i_3__0 
       (.I0(sword_ctr_rst),
        .I1(dec_ctrl_reg),
        .I2(dec_new_block[124]),
        .I3(ready_new),
        .I4(round_key[81]),
        .I5(core_block[81]),
        .O(\block_w0_reg[28]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8228)) 
    \block_w0_reg[29]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w2_reg[13]_i_2_n_0 ),
        .I2(\block_w0_reg_reg[29]_0 ),
        .I3(\block_w3_reg_reg[5]_2 ),
        .I4(\block_w0_reg[29]_i_3__0_n_0 ),
        .I5(\block_w3_reg[29]_i_6_n_0 ),
        .O(\block_w0_reg[29]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0F00F2222F22F000)) 
    \block_w0_reg[29]_i_3__0 
       (.I0(sword_ctr_rst),
        .I1(dec_ctrl_reg),
        .I2(dec_new_block[125]),
        .I3(ready_new),
        .I4(round_key[82]),
        .I5(core_block[82]),
        .O(\block_w0_reg[29]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF28)) 
    \block_w0_reg[2]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w0_reg_reg[2]_0 ),
        .I2(\block_w0_reg_reg[2]_1 ),
        .I3(\block_w0_reg[2]_i_3__0_n_0 ),
        .I4(\block_w3_reg[2]_i_5_n_0 ),
        .O(\block_w0_reg[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF006000600060)) 
    \block_w0_reg[2]_i_3__0 
       (.I0(round_key[41]),
        .I1(core_block[41]),
        .I2(sword_ctr_rst),
        .I3(dec_ctrl_reg),
        .I4(p_0_in54_in[2]),
        .I5(ready_new),
        .O(\block_w0_reg[2]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w0_reg[2]_i_4 
       (.I0(dec_new_block[80]),
        .I1(round_key[50]),
        .I2(dec_new_block[64]),
        .I3(round_key[39]),
        .O(\block_w1_reg_reg[16]_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF28)) 
    \block_w0_reg[30]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w0_reg_reg[30]_0 ),
        .I2(\block_w2_reg[14]_i_3__0_n_0 ),
        .I3(\block_w0_reg[30]_i_3__0_n_0 ),
        .I4(\block_w3_reg[30]_i_5_n_0 ),
        .O(\block_w0_reg[30]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0F00F2222F22F000)) 
    \block_w0_reg[30]_i_3__0 
       (.I0(sword_ctr_rst),
        .I1(dec_ctrl_reg),
        .I2(dec_new_block[126]),
        .I3(ready_new),
        .I4(round_key[83]),
        .I5(core_block[83]),
        .O(\block_w0_reg[30]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'hFF04)) 
    \block_w0_reg[31]_i_1__0 
       (.I0(p_0_in[0]),
        .I1(dec_ctrl_reg),
        .I2(p_0_in[1]),
        .I3(sword_ctr_rst),
        .O(block_w0_we));
  LUT5 #(
    .INIT(32'hFFFFFF28)) 
    \block_w0_reg[31]_i_2__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w0_reg_reg[31]_1 ),
        .I2(\block_w1_reg[23]_i_3__0_n_0 ),
        .I3(\block_w0_reg[31]_i_4__0_n_0 ),
        .I4(\block_w3_reg[31]_i_7_n_0 ),
        .O(\block_w0_reg[31]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0F00F2222F22F000)) 
    \block_w0_reg[31]_i_4__0 
       (.I0(sword_ctr_rst),
        .I1(dec_ctrl_reg),
        .I2(dec_new_block[127]),
        .I3(ready_new),
        .I4(round_key[84]),
        .I5(core_block[84]),
        .O(\block_w0_reg[31]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8228)) 
    \block_w0_reg[3]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w0_reg[3]_i_2__0_n_0 ),
        .I2(\block_w1_reg_reg[17]_0 ),
        .I3(\block_w0_reg_reg[3]_2 ),
        .I4(\block_w0_reg[3]_i_3__0_n_0 ),
        .I5(\block_w3_reg[3]_i_6_n_0 ),
        .O(\block_w0_reg[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w0_reg[3]_i_2__0 
       (.I0(\block_w1_reg_reg[27]_0 ),
        .I1(\block_w0_reg[3]_i_4_n_0 ),
        .I2(p_0_in46_in[2]),
        .I3(\block_w1_reg_reg[21]_0 ),
        .I4(\block_w1_reg_reg[29]_0 ),
        .I5(\block_w0_reg_reg[3]_3 ),
        .O(\block_w0_reg[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h66F600F066660000)) 
    \block_w0_reg[3]_i_3__0 
       (.I0(\block_w0_reg_reg[3]_1 ),
        .I1(dec_new_block[99]),
        .I2(sword_ctr_rst),
        .I3(dec_ctrl_reg),
        .I4(ready_new),
        .I5(p_0_out[19]),
        .O(\block_w0_reg[3]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w0_reg[3]_i_4 
       (.I0(dec_new_block[90]),
        .I1(round_key[57]),
        .I2(round_key[43]),
        .I3(dec_new_block[70]),
        .I4(round_key[53]),
        .I5(dec_new_block[86]),
        .O(\block_w0_reg[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8228)) 
    \block_w0_reg[4]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w0_reg[4]_i_2__0_n_0 ),
        .I2(\block_w0_reg_reg[4]_1 ),
        .I3(\block_w0_reg[4]_i_3__0_n_0 ),
        .I4(\block_w0_reg[4]_i_4_n_0 ),
        .I5(\block_w3_reg[4]_i_6_n_0 ),
        .O(\block_w0_reg[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \block_w0_reg[4]_i_2__0 
       (.I0(\block_w1_reg_reg[3]_0 ),
        .I1(\block_w1_reg_reg[27]_0 ),
        .O(\block_w0_reg[4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w0_reg[4]_i_3__0 
       (.I0(\block_w1_reg_reg[17]_0 ),
        .I1(\block_w1_reg_reg[29]_0 ),
        .I2(\block_w1_reg_reg[21]_0 ),
        .I3(op161_in[1]),
        .I4(op158_in[1]),
        .I5(\block_w0_reg_reg[4]_2 ),
        .O(\block_w0_reg[4]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h66F600F066660000)) 
    \block_w0_reg[4]_i_4 
       (.I0(\block_w0_reg_reg[4]_0 ),
        .I1(dec_new_block[100]),
        .I2(sword_ctr_rst),
        .I3(dec_ctrl_reg),
        .I4(ready_new),
        .I5(p_0_out[20]),
        .O(\block_w0_reg[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8228)) 
    \block_w0_reg[5]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w2_reg[21]_i_2_n_0 ),
        .I2(\block_w0_reg_reg[5]_0 ),
        .I3(\block_w0_reg_reg[5]_1 ),
        .I4(\block_w0_reg[5]_i_3__0_n_0 ),
        .I5(\block_w3_reg[5]_i_6_n_0 ),
        .O(\block_w0_reg[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF006000600060)) 
    \block_w0_reg[5]_i_3__0 
       (.I0(round_key[42]),
        .I1(core_block[42]),
        .I2(sword_ctr_rst),
        .I3(dec_ctrl_reg),
        .I4(p_0_in54_in[3]),
        .I5(ready_new),
        .O(\block_w0_reg[5]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF28)) 
    \block_w0_reg[6]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w0_reg_reg[6]_0 ),
        .I2(\block_w2_reg[22]_i_3__0_n_0 ),
        .I3(\block_w0_reg[6]_i_3__0_n_0 ),
        .I4(\block_w3_reg[6]_i_6_n_0 ),
        .O(\block_w0_reg[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF006000600060)) 
    \block_w0_reg[6]_i_3__0 
       (.I0(round_key[43]),
        .I1(core_block[43]),
        .I2(sword_ctr_rst),
        .I3(dec_ctrl_reg),
        .I4(p_0_in54_in[4]),
        .I5(ready_new),
        .O(\block_w0_reg[6]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF28)) 
    \block_w0_reg[7]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w0_reg_reg[7]_0 ),
        .I2(\block_w3_reg[15]_i_3__0_n_0 ),
        .I3(\block_w0_reg[7]_i_3__0_n_0 ),
        .I4(\block_w3_reg[7]_i_5_n_0 ),
        .O(\block_w0_reg[7]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF006000600060)) 
    \block_w0_reg[7]_i_3__0 
       (.I0(round_key[44]),
        .I1(core_block[44]),
        .I2(sword_ctr_rst),
        .I3(dec_ctrl_reg),
        .I4(\block_w0_reg_reg[31]_0 ),
        .I5(ready_new),
        .O(\block_w0_reg[7]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8228)) 
    \block_w0_reg[8]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w0_reg_reg[8]_0 ),
        .I2(op129_in[0]),
        .I3(\block_w2_reg[24]_i_3__0_n_0 ),
        .I4(\block_w0_reg[8]_i_3__0_n_0 ),
        .I5(\block_w3_reg[8]_i_6_n_0 ),
        .O(\block_w0_reg[8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF006000600060)) 
    \block_w0_reg[8]_i_3__0 
       (.I0(round_key[23]),
        .I1(core_block[23]),
        .I2(sword_ctr_rst),
        .I3(dec_ctrl_reg),
        .I4(op190_in[0]),
        .I5(ready_new),
        .O(\block_w0_reg[8]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8228)) 
    \block_w0_reg[9]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w0_reg[9]_i_2__0_n_0 ),
        .I2(\block_w0_reg_reg[9]_0 ),
        .I3(\block_w2_reg_reg[1]_0 ),
        .I4(\block_w0_reg[9]_i_4_n_0 ),
        .I5(\block_w3_reg[9]_i_6_n_0 ),
        .O(\block_w0_reg[9]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w0_reg[9]_i_2__0 
       (.I0(round_key[20]),
        .I1(dec_new_block[32]),
        .I2(\block_w2_reg_reg[5]_0 ),
        .I3(\block_w2_reg_reg[29]_0 ),
        .I4(op129_in[1]),
        .O(\block_w0_reg[9]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF006000600060)) 
    \block_w0_reg[9]_i_4 
       (.I0(round_key[24]),
        .I1(core_block[24]),
        .I2(sword_ctr_rst),
        .I3(dec_ctrl_reg),
        .I4(op190_in[1]),
        .I5(ready_new),
        .O(\block_w0_reg[9]_i_4_n_0 ));
  FDCE \block_w0_reg_reg[0] 
       (.C(clk),
        .CE(block_w0_we),
        .CLR(\config_pin[2]_0 ),
        .D(\block_w0_reg[0]_i_1__0_n_0 ),
        .Q(dec_new_block[96]));
  FDCE \block_w0_reg_reg[10] 
       (.C(clk),
        .CE(block_w0_we),
        .CLR(\config_pin[2]_0 ),
        .D(\block_w0_reg[10]_i_1__0_n_0 ),
        .Q(dec_new_block[106]));
  FDCE \block_w0_reg_reg[11] 
       (.C(clk),
        .CE(block_w0_we),
        .CLR(\config_pin[2]_0 ),
        .D(\block_w0_reg[11]_i_1__0_n_0 ),
        .Q(dec_new_block[107]));
  FDCE \block_w0_reg_reg[12] 
       (.C(clk),
        .CE(block_w0_we),
        .CLR(\config_pin[2]_0 ),
        .D(\block_w0_reg[12]_i_1__0_n_0 ),
        .Q(dec_new_block[108]));
  FDCE \block_w0_reg_reg[13] 
       (.C(clk),
        .CE(block_w0_we),
        .CLR(\config_pin[2]_0 ),
        .D(\block_w0_reg[13]_i_1__0_n_0 ),
        .Q(dec_new_block[109]));
  FDCE \block_w0_reg_reg[14] 
       (.C(clk),
        .CE(block_w0_we),
        .CLR(\config_pin[2]_0 ),
        .D(\block_w0_reg[14]_i_1__0_n_0 ),
        .Q(dec_new_block[110]));
  FDCE \block_w0_reg_reg[15] 
       (.C(clk),
        .CE(block_w0_we),
        .CLR(\config_pin[2]_0 ),
        .D(\block_w0_reg[15]_i_1__0_n_0 ),
        .Q(dec_new_block[111]));
  FDCE \block_w0_reg_reg[16] 
       (.C(clk),
        .CE(block_w0_we),
        .CLR(\config_pin[2]_0 ),
        .D(\block_w0_reg[16]_i_1__0_n_0 ),
        .Q(dec_new_block[112]));
  FDCE \block_w0_reg_reg[17] 
       (.C(clk),
        .CE(block_w0_we),
        .CLR(\config_pin[2]_0 ),
        .D(\block_w0_reg[17]_i_1__0_n_0 ),
        .Q(dec_new_block[113]));
  FDCE \block_w0_reg_reg[18] 
       (.C(clk),
        .CE(block_w0_we),
        .CLR(\config_pin[2]_0 ),
        .D(\block_w0_reg[18]_i_1__0_n_0 ),
        .Q(dec_new_block[114]));
  FDCE \block_w0_reg_reg[19] 
       (.C(clk),
        .CE(block_w0_we),
        .CLR(\config_pin[2]_0 ),
        .D(\block_w0_reg[19]_i_1__0_n_0 ),
        .Q(dec_new_block[115]));
  FDCE \block_w0_reg_reg[1] 
       (.C(clk),
        .CE(block_w0_we),
        .CLR(\config_pin[2]_0 ),
        .D(\block_w0_reg[1]_i_1__0_n_0 ),
        .Q(dec_new_block[97]));
  FDCE \block_w0_reg_reg[20] 
       (.C(clk),
        .CE(block_w0_we),
        .CLR(\config_pin[2]_0 ),
        .D(\block_w0_reg[20]_i_1__0_n_0 ),
        .Q(dec_new_block[116]));
  FDCE \block_w0_reg_reg[21] 
       (.C(clk),
        .CE(block_w0_we),
        .CLR(\config_pin[2]_0 ),
        .D(\block_w0_reg[21]_i_1__0_n_0 ),
        .Q(dec_new_block[117]));
  FDCE \block_w0_reg_reg[22] 
       (.C(clk),
        .CE(block_w0_we),
        .CLR(\config_pin[2]_0 ),
        .D(\block_w0_reg[22]_i_1__0_n_0 ),
        .Q(dec_new_block[118]));
  FDCE \block_w0_reg_reg[23] 
       (.C(clk),
        .CE(block_w0_we),
        .CLR(\config_pin[2]_0 ),
        .D(\block_w0_reg[23]_i_1__0_n_0 ),
        .Q(dec_new_block[119]));
  FDCE \block_w0_reg_reg[24] 
       (.C(clk),
        .CE(block_w0_we),
        .CLR(\config_pin[2]_0 ),
        .D(\block_w0_reg[24]_i_1__0_n_0 ),
        .Q(dec_new_block[120]));
  FDCE \block_w0_reg_reg[25] 
       (.C(clk),
        .CE(block_w0_we),
        .CLR(\config_pin[2]_0 ),
        .D(\block_w0_reg[25]_i_1__0_n_0 ),
        .Q(dec_new_block[121]));
  FDCE \block_w0_reg_reg[26] 
       (.C(clk),
        .CE(block_w0_we),
        .CLR(\config_pin[2]_0 ),
        .D(\block_w0_reg[26]_i_1__0_n_0 ),
        .Q(dec_new_block[122]));
  FDCE \block_w0_reg_reg[27] 
       (.C(clk),
        .CE(block_w0_we),
        .CLR(\config_pin[2]_0 ),
        .D(\block_w0_reg[27]_i_1__0_n_0 ),
        .Q(dec_new_block[123]));
  FDCE \block_w0_reg_reg[28] 
       (.C(clk),
        .CE(block_w0_we),
        .CLR(\config_pin[2]_0 ),
        .D(\block_w0_reg[28]_i_1__0_n_0 ),
        .Q(dec_new_block[124]));
  FDCE \block_w0_reg_reg[29] 
       (.C(clk),
        .CE(block_w0_we),
        .CLR(\config_pin[2]_0 ),
        .D(\block_w0_reg[29]_i_1__0_n_0 ),
        .Q(dec_new_block[125]));
  FDCE \block_w0_reg_reg[2] 
       (.C(clk),
        .CE(block_w0_we),
        .CLR(\config_pin[2]_0 ),
        .D(\block_w0_reg[2]_i_1__0_n_0 ),
        .Q(dec_new_block[98]));
  FDCE \block_w0_reg_reg[30] 
       (.C(clk),
        .CE(block_w0_we),
        .CLR(\config_pin[2]_0 ),
        .D(\block_w0_reg[30]_i_1__0_n_0 ),
        .Q(dec_new_block[126]));
  FDCE \block_w0_reg_reg[31] 
       (.C(clk),
        .CE(block_w0_we),
        .CLR(\config_pin[2]_0 ),
        .D(\block_w0_reg[31]_i_2__0_n_0 ),
        .Q(dec_new_block[127]));
  FDCE \block_w0_reg_reg[3] 
       (.C(clk),
        .CE(block_w0_we),
        .CLR(\config_pin[2]_0 ),
        .D(\block_w0_reg[3]_i_1__0_n_0 ),
        .Q(dec_new_block[99]));
  FDCE \block_w0_reg_reg[4] 
       (.C(clk),
        .CE(block_w0_we),
        .CLR(\config_pin[2]_0 ),
        .D(\block_w0_reg[4]_i_1__0_n_0 ),
        .Q(dec_new_block[100]));
  FDCE \block_w0_reg_reg[5] 
       (.C(clk),
        .CE(block_w0_we),
        .CLR(\config_pin[2]_0 ),
        .D(\block_w0_reg[5]_i_1__0_n_0 ),
        .Q(dec_new_block[101]));
  FDCE \block_w0_reg_reg[6] 
       (.C(clk),
        .CE(block_w0_we),
        .CLR(\config_pin[2]_0 ),
        .D(\block_w0_reg[6]_i_1__0_n_0 ),
        .Q(dec_new_block[102]));
  FDCE \block_w0_reg_reg[7] 
       (.C(clk),
        .CE(block_w0_we),
        .CLR(\config_pin[2]_0 ),
        .D(\block_w0_reg[7]_i_1__0_n_0 ),
        .Q(dec_new_block[103]));
  FDCE \block_w0_reg_reg[8] 
       (.C(clk),
        .CE(block_w0_we),
        .CLR(\config_pin[2]_0 ),
        .D(\block_w0_reg[8]_i_1__0_n_0 ),
        .Q(dec_new_block[104]));
  FDCE \block_w0_reg_reg[9] 
       (.C(clk),
        .CE(block_w0_we),
        .CLR(\config_pin[2]_0 ),
        .D(\block_w0_reg[9]_i_1__0_n_0 ),
        .Q(dec_new_block[105]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8228)) 
    \block_w1_reg[0]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w1_reg_reg[0]_0 ),
        .I2(\block_w3_reg[19]_i_4_n_0 ),
        .I3(\block_w1_reg_reg[0]_1 ),
        .I4(\block_w1_reg[0]_i_3__0_n_0 ),
        .I5(\block_w3_reg[0]_i_6_n_0 ),
        .O(\block_w1_reg[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF006000600060)) 
    \block_w1_reg[0]_i_3__0 
       (.I0(round_key[20]),
        .I1(core_block[20]),
        .I2(sword_ctr_rst),
        .I3(dec_ctrl_reg),
        .I4(p_0_in46_in[0]),
        .I5(ready_new),
        .O(\block_w1_reg[0]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8228)) 
    \block_w1_reg[10]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w1_reg_reg[10]_0 ),
        .I2(\block_w2_reg_reg[0]_1 ),
        .I3(\block_w2_reg_reg[4]_1 ),
        .I4(\block_w1_reg[10]_i_3__0_n_0 ),
        .I5(\block_w3_reg[10]_i_6_n_0 ),
        .O(\block_w1_reg[10]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF006000600060)) 
    \block_w1_reg[10]_i_3__0 
       (.I0(round_key[5]),
        .I1(core_block[5]),
        .I2(sword_ctr_rst),
        .I3(dec_ctrl_reg),
        .I4(op158_in[2]),
        .I5(ready_new),
        .O(\block_w1_reg[10]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8228)) 
    \block_w1_reg[11]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w1_reg_reg[11]_1 ),
        .I2(\block_w1_reg[11]_i_3__0_n_0 ),
        .I3(\block_w2_reg_reg[3]_2 ),
        .I4(\block_w1_reg[11]_i_4_n_0 ),
        .I5(\block_w3_reg[11]_i_6_n_0 ),
        .O(\block_w1_reg[11]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w1_reg[11]_i_3__0 
       (.I0(op98_in[1]),
        .I1(op95_in[1]),
        .I2(\block_w3_reg_reg[13]_0 ),
        .I3(\block_w3_reg_reg[21]_0 ),
        .I4(\block_w3_reg_reg[14]_0 ),
        .O(\block_w1_reg[11]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h66F600F066660000)) 
    \block_w1_reg[11]_i_4 
       (.I0(\block_w1_reg_reg[11]_0 ),
        .I1(dec_new_block[75]),
        .I2(sword_ctr_rst),
        .I3(dec_ctrl_reg),
        .I4(ready_new),
        .I5(p_0_out[5]),
        .O(\block_w1_reg[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8228)) 
    \block_w1_reg[12]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w1_reg[12]_i_2__0_n_0 ),
        .I2(\block_w3_reg[28]_i_3__0_n_0 ),
        .I3(\block_w2_reg_reg[2]_1 ),
        .I4(\block_w1_reg[12]_i_3__0_n_0 ),
        .I5(\block_w3_reg[12]_i_6_n_0 ),
        .O(\block_w1_reg[12]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w1_reg[12]_i_2__0 
       (.I0(\block_w3_reg_reg[3]_0 ),
        .I1(\block_w3_reg[31]_i_11_n_0 ),
        .I2(op98_in[3]),
        .I3(\block_w3_reg[30]_i_10_n_0 ),
        .O(\block_w1_reg[12]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF006000600060)) 
    \block_w1_reg[12]_i_3__0 
       (.I0(round_key[6]),
        .I1(core_block[6]),
        .I2(sword_ctr_rst),
        .I3(dec_ctrl_reg),
        .I4(op158_in[3]),
        .I5(ready_new),
        .O(\block_w1_reg[12]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8228)) 
    \block_w1_reg[13]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w3_reg[29]_i_2_n_0 ),
        .I2(\block_w1_reg_reg[13]_0 ),
        .I3(\block_w2_reg_reg[5]_3 ),
        .I4(\block_w1_reg[13]_i_3__0_n_0 ),
        .I5(\block_w3_reg[13]_i_6_n_0 ),
        .O(\block_w1_reg[13]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF006000600060)) 
    \block_w1_reg[13]_i_3__0 
       (.I0(round_key[7]),
        .I1(core_block[7]),
        .I2(sword_ctr_rst),
        .I3(dec_ctrl_reg),
        .I4(op158_in[4]),
        .I5(ready_new),
        .O(\block_w1_reg[13]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF28)) 
    \block_w1_reg[14]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w1_reg_reg[14]_0 ),
        .I2(\block_w3_reg[30]_i_3__0_n_0 ),
        .I3(\block_w1_reg[14]_i_3__0_n_0 ),
        .I4(\block_w3_reg[14]_i_5_n_0 ),
        .O(\block_w1_reg[14]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF006000600060)) 
    \block_w1_reg[14]_i_3__0 
       (.I0(round_key[8]),
        .I1(core_block[8]),
        .I2(sword_ctr_rst),
        .I3(dec_ctrl_reg),
        .I4(op158_in[5]),
        .I5(ready_new),
        .O(\block_w1_reg[14]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF28)) 
    \block_w1_reg[15]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w1_reg_reg[15]_0 ),
        .I2(\block_w2_reg[7]_i_3__0_n_0 ),
        .I3(\block_w1_reg[15]_i_3__0_n_0 ),
        .I4(\block_w3_reg[15]_i_5_n_0 ),
        .O(\block_w1_reg[15]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF006000600060)) 
    \block_w1_reg[15]_i_3__0 
       (.I0(round_key[9]),
        .I1(core_block[9]),
        .I2(sword_ctr_rst),
        .I3(dec_ctrl_reg),
        .I4(op158_in[6]),
        .I5(ready_new),
        .O(\block_w1_reg[15]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8228)) 
    \block_w1_reg[16]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w1_reg_reg[16]_1 ),
        .I2(\block_w3_reg[0]_i_3__0_n_0 ),
        .I3(\block_w1_reg_reg[16]_2 ),
        .I4(\block_w1_reg[16]_i_4_n_0 ),
        .I5(\block_w3_reg[16]_i_5_n_0 ),
        .O(\block_w1_reg[16]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF006000600060)) 
    \block_w1_reg[16]_i_4 
       (.I0(round_key[73]),
        .I1(core_block[73]),
        .I2(sword_ctr_rst),
        .I3(dec_ctrl_reg),
        .I4(op159_in[0]),
        .I5(ready_new),
        .O(\block_w1_reg[16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8228)) 
    \block_w1_reg[17]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w1_reg_reg[17]_2 ),
        .I2(op190_in[0]),
        .I3(\block_w1_reg[17]_i_4_n_0 ),
        .I4(\block_w1_reg[17]_i_5__0_n_0 ),
        .I5(\block_w3_reg[17]_i_6_n_0 ),
        .O(\block_w1_reg[17]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w1_reg[17]_i_4 
       (.I0(\block_w0_reg_reg[14]_0 ),
        .I1(\block_w0_reg_reg[13]_0 ),
        .I2(\block_w0_reg_reg[21]_0 ),
        .I3(op190_in[1]),
        .I4(op193_in[1]),
        .I5(\block_w1_reg[17]_i_6_n_0 ),
        .O(\block_w1_reg[17]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h66F600F066660000)) 
    \block_w1_reg[17]_i_5__0 
       (.I0(\block_w1_reg_reg[17]_1 ),
        .I1(dec_new_block[81]),
        .I2(sword_ctr_rst),
        .I3(dec_ctrl_reg),
        .I4(ready_new),
        .I5(addroundkey_return[18]),
        .O(\block_w1_reg[17]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w1_reg[17]_i_6 
       (.I0(dec_new_block[112]),
        .I1(round_key[73]),
        .I2(dec_new_block[97]),
        .I3(round_key[64]),
        .O(\block_w1_reg[17]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8228)) 
    \block_w1_reg[18]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w1_reg_reg[18]_1 ),
        .I2(\block_w1_reg_reg[18]_2 ),
        .I3(\block_w1_reg_reg[18]_3 ),
        .I4(\block_w1_reg[18]_i_5_n_0 ),
        .I5(\block_w3_reg[18]_i_6_n_0 ),
        .O(\block_w1_reg[18]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF006000600060)) 
    \block_w1_reg[18]_i_5 
       (.I0(round_key[74]),
        .I1(core_block[74]),
        .I2(sword_ctr_rst),
        .I3(dec_ctrl_reg),
        .I4(op159_in[1]),
        .I5(ready_new),
        .O(\block_w1_reg[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8228)) 
    \block_w1_reg[19]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w1_reg[19]_i_2__0_n_0 ),
        .I2(\block_w3_reg_reg[3]_2 ),
        .I3(\block_w3_reg[0]_i_3__0_n_0 ),
        .I4(\block_w1_reg[19]_i_3__0_n_0 ),
        .I5(\block_w3_reg[19]_i_6_n_0 ),
        .O(\block_w1_reg[19]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w1_reg[19]_i_2__0 
       (.I0(\block_w0_reg_reg[3]_0 ),
        .I1(\block_w0_reg_reg[17]_0 ),
        .I2(op193_in[2]),
        .I3(op190_in[2]),
        .I4(\block_w3_reg[6]_i_11_n_0 ),
        .I5(op191_in[0]),
        .O(\block_w1_reg[19]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h66F600F066660000)) 
    \block_w1_reg[19]_i_3__0 
       (.I0(\block_w1_reg_reg[19]_0 ),
        .I1(dec_new_block[83]),
        .I2(sword_ctr_rst),
        .I3(dec_ctrl_reg),
        .I4(ready_new),
        .I5(addroundkey_return[19]),
        .O(\block_w1_reg[19]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8228)) 
    \block_w1_reg[1]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w1_reg_reg[1]_0 ),
        .I2(op129_in[0]),
        .I3(\block_w1_reg[1]_i_4_n_0 ),
        .I4(\block_w1_reg[1]_i_5__0_n_0 ),
        .I5(\block_w3_reg[1]_i_6_n_0 ),
        .O(\block_w1_reg[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w1_reg[1]_i_4 
       (.I0(\block_w2_reg_reg[30]_0 ),
        .I1(\block_w2_reg_reg[5]_0 ),
        .I2(\block_w2_reg_reg[29]_0 ),
        .I3(op129_in[1]),
        .I4(op126_in[1]),
        .I5(\block_w1_reg[1]_i_6_n_0 ),
        .O(\block_w1_reg[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF006000600060)) 
    \block_w1_reg[1]_i_5__0 
       (.I0(round_key[21]),
        .I1(core_block[21]),
        .I2(sword_ctr_rst),
        .I3(dec_ctrl_reg),
        .I4(p_0_in46_in[1]),
        .I5(ready_new),
        .O(\block_w1_reg[1]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w1_reg[1]_i_6 
       (.I0(dec_new_block[32]),
        .I1(round_key[20]),
        .I2(dec_new_block[49]),
        .I3(\block_w2_reg_reg[17]_0 ),
        .O(\block_w1_reg[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8228)) 
    \block_w1_reg[20]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w1_reg[20]_i_2__0_n_0 ),
        .I2(\block_w3_reg_reg[4]_1 ),
        .I3(\block_w1_reg[20]_i_3__0_n_0 ),
        .I4(\block_w1_reg[20]_i_4_n_0 ),
        .I5(\block_w3_reg[20]_i_6_n_0 ),
        .O(\block_w1_reg[20]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \block_w1_reg[20]_i_2__0 
       (.I0(\block_w3_reg[6]_i_11_n_0 ),
        .I1(\block_w3_reg[6]_i_12_n_0 ),
        .O(\block_w1_reg[20]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w1_reg[20]_i_3__0 
       (.I0(\block_w0_reg_reg[17]_0 ),
        .I1(\block_w0_reg_reg[13]_0 ),
        .I2(\block_w0_reg_reg[21]_0 ),
        .I3(op190_in[1]),
        .I4(op193_in[1]),
        .I5(\block_w1_reg_reg[20]_1 ),
        .O(\block_w1_reg[20]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h66F600F066660000)) 
    \block_w1_reg[20]_i_4 
       (.I0(\block_w1_reg_reg[20]_0 ),
        .I1(dec_new_block[84]),
        .I2(sword_ctr_rst),
        .I3(dec_ctrl_reg),
        .I4(ready_new),
        .I5(addroundkey_return[20]),
        .O(\block_w1_reg[20]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8228)) 
    \block_w1_reg[21]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w3_reg[5]_i_2_n_0 ),
        .I2(\block_w1_reg_reg[21]_1 ),
        .I3(\block_w3_reg_reg[5]_2 ),
        .I4(\block_w1_reg[21]_i_3__0_n_0 ),
        .I5(\block_w3_reg[21]_i_6_n_0 ),
        .O(\block_w1_reg[21]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h66F600F066660000)) 
    \block_w1_reg[21]_i_3__0 
       (.I0(round_key[52]),
        .I1(dec_new_block[85]),
        .I2(sword_ctr_rst),
        .I3(dec_ctrl_reg),
        .I4(ready_new),
        .I5(addroundkey_return[21]),
        .O(\block_w1_reg[21]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF28)) 
    \block_w1_reg[22]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w1_reg_reg[22]_1 ),
        .I2(\block_w3_reg[6]_i_4_n_0 ),
        .I3(\block_w1_reg[22]_i_3__0_n_0 ),
        .I4(\block_w3_reg[22]_i_5_n_0 ),
        .O(\block_w1_reg[22]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF006000600060)) 
    \block_w1_reg[22]_i_3__0 
       (.I0(round_key[75]),
        .I1(core_block[75]),
        .I2(sword_ctr_rst),
        .I3(dec_ctrl_reg),
        .I4(op159_in[2]),
        .I5(ready_new),
        .O(\block_w1_reg[22]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF28)) 
    \block_w1_reg[23]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w1_reg_reg[23]_0 ),
        .I2(\block_w1_reg[23]_i_3__0_n_0 ),
        .I3(\block_w1_reg[23]_i_4_n_0 ),
        .I4(\block_w3_reg[23]_i_5_n_0 ),
        .O(\block_w1_reg[23]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w1_reg[23]_i_3__0 
       (.I0(\block_w3_reg[7]_i_9_n_0 ),
        .I1(\block_w3_reg[7]_i_10_n_0 ),
        .I2(\block_w0_reg_reg[31]_0 ),
        .I3(op190_in[5]),
        .O(\block_w1_reg[23]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF006000600060)) 
    \block_w1_reg[23]_i_4 
       (.I0(round_key[76]),
        .I1(core_block[76]),
        .I2(sword_ctr_rst),
        .I3(dec_ctrl_reg),
        .I4(op159_in[3]),
        .I5(ready_new),
        .O(\block_w1_reg[23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8228)) 
    \block_w1_reg[24]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w1_reg_reg[24]_0 ),
        .I2(op158_in[0]),
        .I3(\block_w3_reg[8]_i_4_n_0 ),
        .I4(\block_w1_reg[24]_i_4_n_0 ),
        .I5(\block_w3_reg[24]_i_6_n_0 ),
        .O(\block_w1_reg[24]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0F00F2222F22F000)) 
    \block_w1_reg[24]_i_4 
       (.I0(sword_ctr_rst),
        .I1(dec_ctrl_reg),
        .I2(dec_new_block[88]),
        .I3(ready_new),
        .I4(round_key[55]),
        .I5(core_block[55]),
        .O(\block_w1_reg[24]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF28)) 
    \block_w1_reg[25]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w1_reg_reg[25]_0 ),
        .I2(\block_w2_reg[19]_i_3_n_0 ),
        .I3(\block_w1_reg[25]_i_3__0_n_0 ),
        .I4(\block_w3_reg[25]_i_6_n_0 ),
        .O(\block_w1_reg[25]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0F00F2222F22F000)) 
    \block_w1_reg[25]_i_3__0 
       (.I0(sword_ctr_rst),
        .I1(dec_ctrl_reg),
        .I2(dec_new_block[89]),
        .I3(ready_new),
        .I4(round_key[56]),
        .I5(core_block[56]),
        .O(\block_w1_reg[25]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8228)) 
    \block_w1_reg[26]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w1_reg_reg[26]_0 ),
        .I2(\block_w1_reg_reg[26]_1 ),
        .I3(\block_w0_reg_reg[0]_0 ),
        .I4(\block_w1_reg[26]_i_4_n_0 ),
        .I5(\block_w3_reg[26]_i_6_n_0 ),
        .O(\block_w1_reg[26]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0F00F2222F22F000)) 
    \block_w1_reg[26]_i_4 
       (.I0(sword_ctr_rst),
        .I1(dec_ctrl_reg),
        .I2(dec_new_block[90]),
        .I3(ready_new),
        .I4(round_key[57]),
        .I5(core_block[57]),
        .O(\block_w1_reg[26]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8228)) 
    \block_w1_reg[27]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w1_reg[27]_i_2__0_n_0 ),
        .I2(\block_w0_reg_reg[3]_2 ),
        .I3(\block_w2_reg[20]_i_2__0_n_0 ),
        .I4(\block_w1_reg[27]_i_3__0_n_0 ),
        .I5(\block_w3_reg[27]_i_6_n_0 ),
        .O(\block_w1_reg[27]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w1_reg[27]_i_2__0 
       (.I0(\block_w1_reg_reg[18]_0 ),
        .I1(\block_w1_reg_reg[29]_0 ),
        .I2(\block_w1_reg_reg[21]_0 ),
        .I3(op161_in[1]),
        .I4(op158_in[1]),
        .I5(\block_w1_reg[27]_i_5__0_n_0 ),
        .O(\block_w1_reg[27]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0F00F2222F22F000)) 
    \block_w1_reg[27]_i_3__0 
       (.I0(sword_ctr_rst),
        .I1(dec_ctrl_reg),
        .I2(dec_new_block[91]),
        .I3(ready_new),
        .I4(round_key[58]),
        .I5(core_block[58]),
        .O(\block_w1_reg[27]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w1_reg[27]_i_4 
       (.I0(dec_new_block[82]),
        .I1(round_key[51]),
        .I2(\block_w0_reg[2]_i_2 ),
        .I3(dec_new_block[78]),
        .I4(round_key[61]),
        .I5(dec_new_block[94]),
        .O(\block_w1_reg_reg[18]_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w1_reg[27]_i_5__0 
       (.I0(dec_new_block[67]),
        .I1(\block_w1_reg_reg[3]_1 ),
        .I2(dec_new_block[90]),
        .I3(round_key[57]),
        .O(\block_w1_reg[27]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8228)) 
    \block_w1_reg[28]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w1_reg[28]_i_2__0_n_0 ),
        .I2(\block_w3_reg[12]_i_3__0_n_0 ),
        .I3(\block_w0_reg_reg[2]_1 ),
        .I4(\block_w1_reg[28]_i_3__0_n_0 ),
        .I5(\block_w3_reg[28]_i_6_n_0 ),
        .O(\block_w1_reg[28]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w1_reg[28]_i_2__0 
       (.I0(\block_w1_reg_reg[27]_0 ),
        .I1(\block_w3_reg[15]_i_8_n_0 ),
        .I2(op158_in[3]),
        .I3(\block_w3_reg[14]_i_10_n_0 ),
        .O(\block_w1_reg[28]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0F00F2222F22F000)) 
    \block_w1_reg[28]_i_3__0 
       (.I0(sword_ctr_rst),
        .I1(dec_ctrl_reg),
        .I2(dec_new_block[92]),
        .I3(ready_new),
        .I4(round_key[59]),
        .I5(core_block[59]),
        .O(\block_w1_reg[28]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8228)) 
    \block_w1_reg[29]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w3_reg[13]_i_2_n_0 ),
        .I2(\block_w1_reg_reg[29]_1 ),
        .I3(\block_w0_reg_reg[5]_1 ),
        .I4(\block_w1_reg[29]_i_3__0_n_0 ),
        .I5(\block_w3_reg[29]_i_6_n_0 ),
        .O(\block_w1_reg[29]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0F00F2222F22F000)) 
    \block_w1_reg[29]_i_3__0 
       (.I0(sword_ctr_rst),
        .I1(dec_ctrl_reg),
        .I2(dec_new_block[93]),
        .I3(ready_new),
        .I4(round_key[60]),
        .I5(core_block[60]),
        .O(\block_w1_reg[29]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF28)) 
    \block_w1_reg[2]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w1_reg_reg[2]_0 ),
        .I2(\block_w1_reg_reg[2]_1 ),
        .I3(\block_w1_reg[2]_i_3__0_n_0 ),
        .I4(\block_w3_reg[2]_i_5_n_0 ),
        .O(\block_w1_reg[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF006000600060)) 
    \block_w1_reg[2]_i_3__0 
       (.I0(round_key[22]),
        .I1(core_block[22]),
        .I2(sword_ctr_rst),
        .I3(dec_ctrl_reg),
        .I4(p_0_in46_in[2]),
        .I5(ready_new),
        .O(\block_w1_reg[2]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w1_reg[2]_i_4 
       (.I0(dec_new_block[32]),
        .I1(round_key[20]),
        .I2(dec_new_block[48]),
        .I3(\block_w3_reg[17]_i_4_0 ),
        .O(\block_w2_reg_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF28)) 
    \block_w1_reg[30]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w1_reg_reg[30]_1 ),
        .I2(\block_w3_reg[14]_i_3__0_n_0 ),
        .I3(\block_w1_reg[30]_i_3__0_n_0 ),
        .I4(\block_w3_reg[30]_i_5_n_0 ),
        .O(\block_w1_reg[30]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0F00F2222F22F000)) 
    \block_w1_reg[30]_i_3__0 
       (.I0(sword_ctr_rst),
        .I1(dec_ctrl_reg),
        .I2(dec_new_block[94]),
        .I3(ready_new),
        .I4(round_key[61]),
        .I5(core_block[61]),
        .O(\block_w1_reg[30]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'hFF08)) 
    \block_w1_reg[31]_i_1__0 
       (.I0(p_0_in[0]),
        .I1(dec_ctrl_reg),
        .I2(p_0_in[1]),
        .I3(sword_ctr_rst),
        .O(block_w1_we));
  LUT5 #(
    .INIT(32'hFFFFFF28)) 
    \block_w1_reg[31]_i_2__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w1_reg_reg[31]_0 ),
        .I2(\block_w2_reg[23]_i_3__0_n_0 ),
        .I3(\block_w1_reg[31]_i_4__0_n_0 ),
        .I4(\block_w3_reg[31]_i_7_n_0 ),
        .O(\block_w1_reg[31]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0F00F2222F22F000)) 
    \block_w1_reg[31]_i_4__0 
       (.I0(sword_ctr_rst),
        .I1(dec_ctrl_reg),
        .I2(dec_new_block[95]),
        .I3(ready_new),
        .I4(round_key[62]),
        .I5(core_block[62]),
        .O(\block_w1_reg[31]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8228)) 
    \block_w1_reg[3]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w1_reg[3]_i_2__0_n_0 ),
        .I2(\block_w2_reg_reg[1]_0 ),
        .I3(\block_w1_reg_reg[3]_2 ),
        .I4(\block_w1_reg[3]_i_4_n_0 ),
        .I5(\block_w3_reg[3]_i_6_n_0 ),
        .O(\block_w1_reg[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w1_reg[3]_i_2__0 
       (.I0(\block_w2_reg_reg[27]_0 ),
        .I1(\block_w1_reg[3]_i_5__0_n_0 ),
        .I2(p_0_in38_in[1]),
        .I3(\block_w2_reg_reg[29]_0 ),
        .I4(\block_w2_reg_reg[5]_0 ),
        .I5(\block_w1_reg_reg[3]_3 ),
        .O(\block_w1_reg[3]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w1_reg[3]_i_3__0 
       (.I0(dec_new_block[33]),
        .I1(round_key[21]),
        .I2(dec_new_block[49]),
        .I3(\block_w2_reg_reg[17]_0 ),
        .O(\block_w2_reg_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h66F600F066660000)) 
    \block_w1_reg[3]_i_4 
       (.I0(\block_w1_reg_reg[3]_1 ),
        .I1(dec_new_block[67]),
        .I2(sword_ctr_rst),
        .I3(dec_ctrl_reg),
        .I4(ready_new),
        .I5(p_0_out[12]),
        .O(\block_w1_reg[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w1_reg[3]_i_5__0 
       (.I0(dec_new_block[58]),
        .I1(round_key[33]),
        .I2(\block_w1_reg[3]_i_2__0_0 ),
        .I3(dec_new_block[54]),
        .I4(\block_w2_reg_reg[6]_1 ),
        .I5(dec_new_block[38]),
        .O(\block_w1_reg[3]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8228)) 
    \block_w1_reg[4]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w1_reg[4]_i_2__0_n_0 ),
        .I2(\block_w1_reg_reg[4]_1 ),
        .I3(\block_w1_reg[4]_i_3__0_n_0 ),
        .I4(\block_w1_reg[4]_i_4_n_0 ),
        .I5(\block_w3_reg[4]_i_6_n_0 ),
        .O(\block_w1_reg[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \block_w1_reg[4]_i_2__0 
       (.I0(\block_w2_reg_reg[3]_0 ),
        .I1(\block_w2_reg_reg[27]_0 ),
        .O(\block_w1_reg[4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w1_reg[4]_i_3__0 
       (.I0(\block_w2_reg_reg[1]_0 ),
        .I1(\block_w2_reg_reg[5]_0 ),
        .I2(\block_w2_reg_reg[29]_0 ),
        .I3(op129_in[1]),
        .I4(op126_in[1]),
        .I5(\block_w1_reg_reg[4]_2 ),
        .O(\block_w1_reg[4]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h66F600F066660000)) 
    \block_w1_reg[4]_i_4 
       (.I0(\block_w1_reg_reg[4]_0 ),
        .I1(dec_new_block[68]),
        .I2(sword_ctr_rst),
        .I3(dec_ctrl_reg),
        .I4(ready_new),
        .I5(p_0_out[13]),
        .O(\block_w1_reg[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8228)) 
    \block_w1_reg[5]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w3_reg[21]_i_2_n_0 ),
        .I2(\block_w1_reg_reg[5]_0 ),
        .I3(\block_w1_reg_reg[5]_1 ),
        .I4(\block_w1_reg[5]_i_3__0_n_0 ),
        .I5(\block_w3_reg[5]_i_6_n_0 ),
        .O(\block_w1_reg[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h66F600F066660000)) 
    \block_w1_reg[5]_i_3__0 
       (.I0(round_key[42]),
        .I1(dec_new_block[69]),
        .I2(sword_ctr_rst),
        .I3(dec_ctrl_reg),
        .I4(ready_new),
        .I5(p_0_out[14]),
        .O(\block_w1_reg[5]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF28)) 
    \block_w1_reg[6]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w1_reg_reg[6]_0 ),
        .I2(\block_w3_reg[22]_i_3__0_n_0 ),
        .I3(\block_w1_reg[6]_i_3__0_n_0 ),
        .I4(\block_w3_reg[6]_i_6_n_0 ),
        .O(\block_w1_reg[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h66F600F066660000)) 
    \block_w1_reg[6]_i_3__0 
       (.I0(round_key[43]),
        .I1(dec_new_block[70]),
        .I2(sword_ctr_rst),
        .I3(dec_ctrl_reg),
        .I4(ready_new),
        .I5(p_0_out[15]),
        .O(\block_w1_reg[6]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF28)) 
    \block_w1_reg[7]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w1_reg_reg[7]_0 ),
        .I2(\block_w1_reg[7]_i_3__0_n_0 ),
        .I3(\block_w1_reg[7]_i_4_n_0 ),
        .I4(\block_w3_reg[7]_i_5_n_0 ),
        .O(\block_w1_reg[7]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w1_reg[7]_i_3__0 
       (.I0(\block_w3_reg[23]_i_9_n_0 ),
        .I1(\block_w3_reg[23]_i_10_n_0 ),
        .I2(op129_in[4]),
        .I3(op127_in[4]),
        .O(\block_w1_reg[7]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h66F600F066660000)) 
    \block_w1_reg[7]_i_4 
       (.I0(round_key[44]),
        .I1(dec_new_block[71]),
        .I2(sword_ctr_rst),
        .I3(dec_ctrl_reg),
        .I4(ready_new),
        .I5(p_0_out[16]),
        .O(\block_w1_reg[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8228)) 
    \block_w1_reg[8]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w1_reg_reg[8]_0 ),
        .I2(op98_in[0]),
        .I3(\block_w3_reg[24]_i_4_n_0 ),
        .I4(\block_w1_reg[8]_i_3__0_n_0 ),
        .I5(\block_w3_reg[8]_i_6_n_0 ),
        .O(\block_w1_reg[8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF006000600060)) 
    \block_w1_reg[8]_i_3__0 
       (.I0(round_key[3]),
        .I1(core_block[3]),
        .I2(sword_ctr_rst),
        .I3(dec_ctrl_reg),
        .I4(op158_in[0]),
        .I5(ready_new),
        .O(\block_w1_reg[8]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF28)) 
    \block_w1_reg[9]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w1_reg_reg[9]_0 ),
        .I2(\block_w2_reg[0]_i_2_n_0 ),
        .I3(\block_w1_reg[9]_i_3__0_n_0 ),
        .I4(\block_w3_reg[9]_i_6_n_0 ),
        .O(\block_w1_reg[9]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF006000600060)) 
    \block_w1_reg[9]_i_3__0 
       (.I0(round_key[4]),
        .I1(core_block[4]),
        .I2(sword_ctr_rst),
        .I3(dec_ctrl_reg),
        .I4(op158_in[1]),
        .I5(ready_new),
        .O(\block_w1_reg[9]_i_3__0_n_0 ));
  FDCE \block_w1_reg_reg[0] 
       (.C(clk),
        .CE(block_w1_we),
        .CLR(\config_pin[2] ),
        .D(\block_w1_reg[0]_i_1__0_n_0 ),
        .Q(dec_new_block[64]));
  FDCE \block_w1_reg_reg[10] 
       (.C(clk),
        .CE(block_w1_we),
        .CLR(\config_pin[2] ),
        .D(\block_w1_reg[10]_i_1__0_n_0 ),
        .Q(dec_new_block[74]));
  FDCE \block_w1_reg_reg[11] 
       (.C(clk),
        .CE(block_w1_we),
        .CLR(\config_pin[2] ),
        .D(\block_w1_reg[11]_i_1__0_n_0 ),
        .Q(dec_new_block[75]));
  FDCE \block_w1_reg_reg[12] 
       (.C(clk),
        .CE(block_w1_we),
        .CLR(\config_pin[2] ),
        .D(\block_w1_reg[12]_i_1__0_n_0 ),
        .Q(dec_new_block[76]));
  FDCE \block_w1_reg_reg[13] 
       (.C(clk),
        .CE(block_w1_we),
        .CLR(\config_pin[2] ),
        .D(\block_w1_reg[13]_i_1__0_n_0 ),
        .Q(dec_new_block[77]));
  FDCE \block_w1_reg_reg[14] 
       (.C(clk),
        .CE(block_w1_we),
        .CLR(\config_pin[2] ),
        .D(\block_w1_reg[14]_i_1__0_n_0 ),
        .Q(dec_new_block[78]));
  FDCE \block_w1_reg_reg[15] 
       (.C(clk),
        .CE(block_w1_we),
        .CLR(\config_pin[2] ),
        .D(\block_w1_reg[15]_i_1__0_n_0 ),
        .Q(dec_new_block[79]));
  FDCE \block_w1_reg_reg[16] 
       (.C(clk),
        .CE(block_w1_we),
        .CLR(\config_pin[2] ),
        .D(\block_w1_reg[16]_i_1__0_n_0 ),
        .Q(dec_new_block[80]));
  FDCE \block_w1_reg_reg[17] 
       (.C(clk),
        .CE(block_w1_we),
        .CLR(\config_pin[2] ),
        .D(\block_w1_reg[17]_i_1__0_n_0 ),
        .Q(dec_new_block[81]));
  FDCE \block_w1_reg_reg[18] 
       (.C(clk),
        .CE(block_w1_we),
        .CLR(\config_pin[2] ),
        .D(\block_w1_reg[18]_i_1__0_n_0 ),
        .Q(dec_new_block[82]));
  FDCE \block_w1_reg_reg[19] 
       (.C(clk),
        .CE(block_w1_we),
        .CLR(\config_pin[2] ),
        .D(\block_w1_reg[19]_i_1__0_n_0 ),
        .Q(dec_new_block[83]));
  FDCE \block_w1_reg_reg[1] 
       (.C(clk),
        .CE(block_w1_we),
        .CLR(\config_pin[2] ),
        .D(\block_w1_reg[1]_i_1__0_n_0 ),
        .Q(dec_new_block[65]));
  FDCE \block_w1_reg_reg[20] 
       (.C(clk),
        .CE(block_w1_we),
        .CLR(\config_pin[2] ),
        .D(\block_w1_reg[20]_i_1__0_n_0 ),
        .Q(dec_new_block[84]));
  FDCE \block_w1_reg_reg[21] 
       (.C(clk),
        .CE(block_w1_we),
        .CLR(\config_pin[2] ),
        .D(\block_w1_reg[21]_i_1__0_n_0 ),
        .Q(dec_new_block[85]));
  FDCE \block_w1_reg_reg[22] 
       (.C(clk),
        .CE(block_w1_we),
        .CLR(\config_pin[2] ),
        .D(\block_w1_reg[22]_i_1__0_n_0 ),
        .Q(dec_new_block[86]));
  FDCE \block_w1_reg_reg[23] 
       (.C(clk),
        .CE(block_w1_we),
        .CLR(\config_pin[2] ),
        .D(\block_w1_reg[23]_i_1__0_n_0 ),
        .Q(dec_new_block[87]));
  FDCE \block_w1_reg_reg[24] 
       (.C(clk),
        .CE(block_w1_we),
        .CLR(\config_pin[2] ),
        .D(\block_w1_reg[24]_i_1__0_n_0 ),
        .Q(dec_new_block[88]));
  FDCE \block_w1_reg_reg[25] 
       (.C(clk),
        .CE(block_w1_we),
        .CLR(\config_pin[2] ),
        .D(\block_w1_reg[25]_i_1__0_n_0 ),
        .Q(dec_new_block[89]));
  FDCE \block_w1_reg_reg[26] 
       (.C(clk),
        .CE(block_w1_we),
        .CLR(\config_pin[2] ),
        .D(\block_w1_reg[26]_i_1__0_n_0 ),
        .Q(dec_new_block[90]));
  FDCE \block_w1_reg_reg[27] 
       (.C(clk),
        .CE(block_w1_we),
        .CLR(\config_pin[2] ),
        .D(\block_w1_reg[27]_i_1__0_n_0 ),
        .Q(dec_new_block[91]));
  FDCE \block_w1_reg_reg[28] 
       (.C(clk),
        .CE(block_w1_we),
        .CLR(\config_pin[2] ),
        .D(\block_w1_reg[28]_i_1__0_n_0 ),
        .Q(dec_new_block[92]));
  FDCE \block_w1_reg_reg[29] 
       (.C(clk),
        .CE(block_w1_we),
        .CLR(\config_pin[2] ),
        .D(\block_w1_reg[29]_i_1__0_n_0 ),
        .Q(dec_new_block[93]));
  FDCE \block_w1_reg_reg[2] 
       (.C(clk),
        .CE(block_w1_we),
        .CLR(\config_pin[2] ),
        .D(\block_w1_reg[2]_i_1__0_n_0 ),
        .Q(dec_new_block[66]));
  FDCE \block_w1_reg_reg[30] 
       (.C(clk),
        .CE(block_w1_we),
        .CLR(\config_pin[2] ),
        .D(\block_w1_reg[30]_i_1__0_n_0 ),
        .Q(dec_new_block[94]));
  FDCE \block_w1_reg_reg[31] 
       (.C(clk),
        .CE(block_w1_we),
        .CLR(\config_pin[2] ),
        .D(\block_w1_reg[31]_i_2__0_n_0 ),
        .Q(dec_new_block[95]));
  FDCE \block_w1_reg_reg[3] 
       (.C(clk),
        .CE(block_w1_we),
        .CLR(\config_pin[2] ),
        .D(\block_w1_reg[3]_i_1__0_n_0 ),
        .Q(dec_new_block[67]));
  FDCE \block_w1_reg_reg[4] 
       (.C(clk),
        .CE(block_w1_we),
        .CLR(\config_pin[2] ),
        .D(\block_w1_reg[4]_i_1__0_n_0 ),
        .Q(dec_new_block[68]));
  FDCE \block_w1_reg_reg[5] 
       (.C(clk),
        .CE(block_w1_we),
        .CLR(\config_pin[2] ),
        .D(\block_w1_reg[5]_i_1__0_n_0 ),
        .Q(dec_new_block[69]));
  FDCE \block_w1_reg_reg[6] 
       (.C(clk),
        .CE(block_w1_we),
        .CLR(\config_pin[2] ),
        .D(\block_w1_reg[6]_i_1__0_n_0 ),
        .Q(dec_new_block[70]));
  FDCE \block_w1_reg_reg[7] 
       (.C(clk),
        .CE(block_w1_we),
        .CLR(\config_pin[2] ),
        .D(\block_w1_reg[7]_i_1__0_n_0 ),
        .Q(dec_new_block[71]));
  FDCE \block_w1_reg_reg[8] 
       (.C(clk),
        .CE(block_w1_we),
        .CLR(\config_pin[2] ),
        .D(\block_w1_reg[8]_i_1__0_n_0 ),
        .Q(dec_new_block[72]));
  FDCE \block_w1_reg_reg[9] 
       (.C(clk),
        .CE(block_w1_we),
        .CLR(\config_pin[2] ),
        .D(\block_w1_reg[9]_i_1__0_n_0 ),
        .Q(dec_new_block[73]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8228)) 
    \block_w2_reg[0]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w2_reg_reg[0]_1 ),
        .I2(\block_w2_reg[0]_i_2_n_0 ),
        .I3(\block_w2_reg_reg[0]_2 ),
        .I4(\block_w2_reg[0]_i_4_n_0 ),
        .I5(\block_w3_reg[0]_i_6_n_0 ),
        .O(p_0_in__0[0]));
  LUT3 #(
    .INIT(8'h96)) 
    \block_w2_reg[0]_i_2 
       (.I0(\block_w3_reg_reg[13]_0 ),
        .I1(\block_w3_reg_reg[21]_0 ),
        .I2(\block_w3_reg_reg[22]_0 ),
        .O(\block_w2_reg[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h66F600F066660000)) 
    \block_w2_reg[0]_i_4 
       (.I0(round_key[20]),
        .I1(dec_new_block[32]),
        .I2(sword_ctr_rst),
        .I3(dec_ctrl_reg),
        .I4(ready_new),
        .I5(p_0_out[0]),
        .O(\block_w2_reg[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8228)) 
    \block_w2_reg[10]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w2_reg_reg[10]_0 ),
        .I2(\block_w3_reg_reg[0]_0 ),
        .I3(\block_w3_reg_reg[4]_1 ),
        .I4(\block_w2_reg[10]_i_3__0_n_0 ),
        .I5(\block_w3_reg[10]_i_6_n_0 ),
        .O(p_0_in__0[10]));
  LUT6 #(
    .INIT(64'hFFFF006000600060)) 
    \block_w2_reg[10]_i_3__0 
       (.I0(round_key[70]),
        .I1(core_block[70]),
        .I2(sword_ctr_rst),
        .I3(dec_ctrl_reg),
        .I4(op126_in[2]),
        .I5(ready_new),
        .O(\block_w2_reg[10]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8228)) 
    \block_w2_reg[11]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w2_reg_reg[11]_1 ),
        .I2(\block_w2_reg[11]_i_3_n_0 ),
        .I3(\block_w3_reg_reg[3]_2 ),
        .I4(\block_w2_reg[11]_i_4__0_n_0 ),
        .I5(\block_w3_reg[11]_i_6_n_0 ),
        .O(p_0_in__0[11]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w2_reg[11]_i_3 
       (.I0(op193_in[1]),
        .I1(op190_in[1]),
        .I2(\block_w0_reg_reg[21]_0 ),
        .I3(\block_w0_reg_reg[13]_0 ),
        .I4(\block_w0_reg_reg[14]_0 ),
        .O(\block_w2_reg[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h66F600F066660000)) 
    \block_w2_reg[11]_i_4__0 
       (.I0(\block_w2_reg_reg[11]_0 ),
        .I1(dec_new_block[43]),
        .I2(sword_ctr_rst),
        .I3(dec_ctrl_reg),
        .I4(ready_new),
        .I5(addroundkey_return[15]),
        .O(\block_w2_reg[11]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8228)) 
    \block_w2_reg[12]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w2_reg[12]_i_2__0_n_0 ),
        .I2(\block_w2_reg[12]_i_3_n_0 ),
        .I3(\block_w3_reg_reg[2]_1 ),
        .I4(\block_w2_reg[12]_i_4__0_n_0 ),
        .I5(\block_w3_reg[12]_i_6_n_0 ),
        .O(p_0_in__0[12]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w2_reg[12]_i_2__0 
       (.I0(\block_w0_reg_reg[3]_0 ),
        .I1(\block_w3_reg[7]_i_9_n_0 ),
        .I2(op193_in[3]),
        .I3(\block_w3_reg[6]_i_11_n_0 ),
        .O(\block_w2_reg[12]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w2_reg[12]_i_3 
       (.I0(op193_in[1]),
        .I1(op190_in[1]),
        .I2(\block_w0_reg_reg[21]_0 ),
        .I3(\block_w0_reg_reg[13]_0 ),
        .I4(\block_w0_reg_reg[17]_0 ),
        .O(\block_w2_reg[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF006000600060)) 
    \block_w2_reg[12]_i_4__0 
       (.I0(round_key[71]),
        .I1(core_block[71]),
        .I2(sword_ctr_rst),
        .I3(dec_ctrl_reg),
        .I4(op126_in[3]),
        .I5(ready_new),
        .O(\block_w2_reg[12]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8228)) 
    \block_w2_reg[13]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w2_reg[13]_i_2_n_0 ),
        .I2(\block_w2_reg_reg[13]_1 ),
        .I3(\block_w3_reg_reg[5]_2 ),
        .I4(\block_w2_reg[13]_i_4_n_0 ),
        .I5(\block_w3_reg[13]_i_6_n_0 ),
        .O(p_0_in__0[13]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \block_w2_reg[13]_i_2 
       (.I0(\block_w0_reg_reg[27]_0 ),
        .I1(\block_w3_reg[6]_i_11_n_0 ),
        .O(\block_w2_reg[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h66F600F066660000)) 
    \block_w2_reg[13]_i_4 
       (.I0(\block_w2_reg_reg[13]_0 ),
        .I1(dec_new_block[45]),
        .I2(sword_ctr_rst),
        .I3(dec_ctrl_reg),
        .I4(ready_new),
        .I5(addroundkey_return[16]),
        .O(\block_w2_reg[13]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF28)) 
    \block_w2_reg[14]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w2_reg_reg[14]_0 ),
        .I2(\block_w2_reg[14]_i_3__0_n_0 ),
        .I3(\block_w2_reg[14]_i_4_n_0 ),
        .I4(\block_w3_reg[14]_i_5_n_0 ),
        .O(p_0_in__0[14]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w2_reg[14]_i_3__0 
       (.I0(\block_w0_reg_reg[3]_0 ),
        .I1(\block_w0_reg_reg[27]_0 ),
        .I2(\block_w3_reg[6]_i_11_n_0 ),
        .I3(\block_w3_reg[6]_i_12_n_0 ),
        .I4(\block_w3_reg[7]_i_10_n_0 ),
        .O(\block_w2_reg[14]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h66F600F066660000)) 
    \block_w2_reg[14]_i_4 
       (.I0(round_key[27]),
        .I1(dec_new_block[46]),
        .I2(sword_ctr_rst),
        .I3(dec_ctrl_reg),
        .I4(ready_new),
        .I5(addroundkey_return[17]),
        .O(\block_w2_reg[14]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF28)) 
    \block_w2_reg[15]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w2_reg_reg[15]_0 ),
        .I2(\block_w3_reg[7]_i_3__0_n_0 ),
        .I3(\block_w2_reg[15]_i_3__0_n_0 ),
        .I4(\block_w3_reg[15]_i_5_n_0 ),
        .O(p_0_in__0[15]));
  LUT6 #(
    .INIT(64'hFFFF006000600060)) 
    \block_w2_reg[15]_i_3__0 
       (.I0(round_key[72]),
        .I1(core_block[72]),
        .I2(sword_ctr_rst),
        .I3(dec_ctrl_reg),
        .I4(op126_in[4]),
        .I5(ready_new),
        .O(\block_w2_reg[15]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8228)) 
    \block_w2_reg[16]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w2_reg_reg[16]_0 ),
        .I2(\block_w2_reg[19]_i_3_n_0 ),
        .I3(\block_w2_reg_reg[16]_1 ),
        .I4(\block_w2_reg[16]_i_4_n_0 ),
        .I5(\block_w3_reg[16]_i_5_n_0 ),
        .O(p_0_in__0[16]));
  LUT6 #(
    .INIT(64'hFFFF006000600060)) 
    \block_w2_reg[16]_i_4 
       (.I0(round_key[50]),
        .I1(core_block[50]),
        .I2(sword_ctr_rst),
        .I3(dec_ctrl_reg),
        .I4(op127_in[0]),
        .I5(ready_new),
        .O(\block_w2_reg[16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8228)) 
    \block_w2_reg[17]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w2_reg_reg[17]_1 ),
        .I2(op159_in[0]),
        .I3(\block_w2_reg[17]_i_4__0_n_0 ),
        .I4(\block_w2_reg[17]_i_5_n_0 ),
        .I5(\block_w3_reg[17]_i_6_n_0 ),
        .O(p_0_in__0[17]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w2_reg[17]_i_4__0 
       (.I0(\block_w1_reg_reg[30]_0 ),
        .I1(\block_w1_reg_reg[29]_0 ),
        .I2(\block_w1_reg_reg[21]_0 ),
        .I3(op161_in[1]),
        .I4(op158_in[1]),
        .I5(\block_w2_reg[17]_i_6_n_0 ),
        .O(\block_w2_reg[17]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h66F600F066660000)) 
    \block_w2_reg[17]_i_5 
       (.I0(\block_w2_reg_reg[17]_0 ),
        .I1(dec_new_block[49]),
        .I2(sword_ctr_rst),
        .I3(dec_ctrl_reg),
        .I4(ready_new),
        .I5(addroundkey_return[9]),
        .O(\block_w2_reg[17]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w2_reg[17]_i_6 
       (.I0(dec_new_block[72]),
        .I1(round_key[45]),
        .I2(dec_new_block[65]),
        .I3(round_key[40]),
        .O(\block_w2_reg[17]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8228)) 
    \block_w2_reg[18]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w2_reg_reg[18]_1 ),
        .I2(\block_w2_reg_reg[18]_2 ),
        .I3(\block_w2_reg_reg[18]_3 ),
        .I4(\block_w2_reg[18]_i_5_n_0 ),
        .I5(\block_w3_reg[18]_i_6_n_0 ),
        .O(p_0_in__0[18]));
  LUT6 #(
    .INIT(64'hFFFF006000600060)) 
    \block_w2_reg[18]_i_5 
       (.I0(round_key[51]),
        .I1(core_block[51]),
        .I2(sword_ctr_rst),
        .I3(dec_ctrl_reg),
        .I4(op127_in[1]),
        .I5(ready_new),
        .O(\block_w2_reg[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8228)) 
    \block_w2_reg[19]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w2_reg[19]_i_2__0_n_0 ),
        .I2(\block_w0_reg_reg[3]_2 ),
        .I3(\block_w2_reg[19]_i_3_n_0 ),
        .I4(\block_w2_reg[19]_i_4__0_n_0 ),
        .I5(\block_w3_reg[19]_i_6_n_0 ),
        .O(p_0_in__0[19]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w2_reg[19]_i_2__0 
       (.I0(\block_w1_reg_reg[3]_0 ),
        .I1(\block_w1_reg_reg[17]_0 ),
        .I2(op161_in[2]),
        .I3(op158_in[2]),
        .I4(\block_w3_reg[14]_i_11_n_0 ),
        .I5(op159_in[1]),
        .O(\block_w2_reg[19]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \block_w2_reg[19]_i_3 
       (.I0(\block_w1_reg_reg[21]_0 ),
        .I1(\block_w1_reg_reg[29]_0 ),
        .I2(\block_w1_reg_reg[22]_0 ),
        .O(\block_w2_reg[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h66F600F066660000)) 
    \block_w2_reg[19]_i_4__0 
       (.I0(\block_w2_reg_reg[19]_0 ),
        .I1(dec_new_block[51]),
        .I2(sword_ctr_rst),
        .I3(dec_ctrl_reg),
        .I4(ready_new),
        .I5(addroundkey_return[10]),
        .O(\block_w2_reg[19]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8228)) 
    \block_w2_reg[1]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w2_reg_reg[1]_1 ),
        .I2(op98_in[0]),
        .I3(\block_w2_reg[1]_i_4__0_n_0 ),
        .I4(\block_w2_reg[1]_i_5_n_0 ),
        .I5(\block_w3_reg[1]_i_6_n_0 ),
        .O(p_0_in__0[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w2_reg[1]_i_4__0 
       (.I0(\block_w3_reg_reg[14]_0 ),
        .I1(\block_w3_reg_reg[21]_0 ),
        .I2(\block_w3_reg_reg[13]_0 ),
        .I3(op95_in[1]),
        .I4(op98_in[1]),
        .I5(\block_w2_reg[1]_i_6_n_0 ),
        .O(\block_w2_reg[1]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF006000600060)) 
    \block_w2_reg[1]_i_5 
       (.I0(round_key[0]),
        .I1(core_block[0]),
        .I2(sword_ctr_rst),
        .I3(dec_ctrl_reg),
        .I4(p_0_in38_in[0]),
        .I5(ready_new),
        .O(\block_w2_reg[1]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w2_reg[1]_i_6 
       (.I0(dec_new_block[0]),
        .I1(\block_w2_reg[1]_i_4__0_0 ),
        .I2(dec_new_block[17]),
        .I3(\block_w3_reg_reg[17]_1 ),
        .O(\block_w2_reg[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8228)) 
    \block_w2_reg[20]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w2_reg[20]_i_2__0_n_0 ),
        .I2(\block_w0_reg_reg[4]_1 ),
        .I3(\block_w2_reg[20]_i_3_n_0 ),
        .I4(\block_w2_reg[20]_i_4__0_n_0 ),
        .I5(\block_w3_reg[20]_i_6_n_0 ),
        .O(p_0_in__0[20]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \block_w2_reg[20]_i_2__0 
       (.I0(\block_w3_reg[14]_i_10_n_0 ),
        .I1(\block_w3_reg[14]_i_11_n_0 ),
        .O(\block_w2_reg[20]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w2_reg[20]_i_3 
       (.I0(\block_w1_reg_reg[17]_0 ),
        .I1(\block_w1_reg_reg[29]_0 ),
        .I2(\block_w1_reg_reg[21]_0 ),
        .I3(op161_in[1]),
        .I4(op158_in[1]),
        .I5(\block_w2_reg_reg[20]_1 ),
        .O(\block_w2_reg[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h66F600F066660000)) 
    \block_w2_reg[20]_i_4__0 
       (.I0(\block_w2_reg_reg[20]_0 ),
        .I1(dec_new_block[52]),
        .I2(sword_ctr_rst),
        .I3(dec_ctrl_reg),
        .I4(ready_new),
        .I5(addroundkey_return[11]),
        .O(\block_w2_reg[20]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8228)) 
    \block_w2_reg[21]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w2_reg[21]_i_2_n_0 ),
        .I2(\block_w2_reg_reg[21]_0 ),
        .I3(\block_w0_reg_reg[5]_1 ),
        .I4(\block_w2_reg[21]_i_4_n_0 ),
        .I5(\block_w3_reg[21]_i_6_n_0 ),
        .O(p_0_in__0[21]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \block_w2_reg[21]_i_2 
       (.I0(\block_w1_reg_reg[3]_0 ),
        .I1(\block_w3_reg[14]_i_10_n_0 ),
        .O(\block_w2_reg[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF006000600060)) 
    \block_w2_reg[21]_i_4 
       (.I0(round_key[52]),
        .I1(core_block[52]),
        .I2(sword_ctr_rst),
        .I3(dec_ctrl_reg),
        .I4(op127_in[2]),
        .I5(ready_new),
        .O(\block_w2_reg[21]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF28)) 
    \block_w2_reg[22]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w2_reg_reg[22]_0 ),
        .I2(\block_w2_reg[22]_i_3__0_n_0 ),
        .I3(\block_w2_reg[22]_i_4_n_0 ),
        .I4(\block_w3_reg[22]_i_5_n_0 ),
        .O(p_0_in__0[22]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w2_reg[22]_i_3__0 
       (.I0(\block_w1_reg_reg[3]_0 ),
        .I1(\block_w1_reg_reg[27]_0 ),
        .I2(\block_w3_reg[14]_i_10_n_0 ),
        .I3(\block_w3_reg[14]_i_11_n_0 ),
        .I4(\block_w3_reg[15]_i_8_n_0 ),
        .O(\block_w2_reg[22]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF006000600060)) 
    \block_w2_reg[22]_i_4 
       (.I0(round_key[53]),
        .I1(core_block[53]),
        .I2(sword_ctr_rst),
        .I3(dec_ctrl_reg),
        .I4(op127_in[3]),
        .I5(ready_new),
        .O(\block_w2_reg[22]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF28)) 
    \block_w2_reg[23]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w2_reg_reg[23]_0 ),
        .I2(\block_w2_reg[23]_i_3__0_n_0 ),
        .I3(\block_w2_reg[23]_i_4_n_0 ),
        .I4(\block_w3_reg[23]_i_5_n_0 ),
        .O(p_0_in__0[23]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w2_reg[23]_i_3__0 
       (.I0(round_key[44]),
        .I1(dec_new_block[71]),
        .I2(\block_w3_reg[15]_i_8_n_0 ),
        .I3(\block_w3_reg[15]_i_9_n_0 ),
        .I4(op158_in[6]),
        .O(\block_w2_reg[23]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF006000600060)) 
    \block_w2_reg[23]_i_4 
       (.I0(round_key[54]),
        .I1(core_block[54]),
        .I2(sword_ctr_rst),
        .I3(dec_ctrl_reg),
        .I4(op127_in[4]),
        .I5(ready_new),
        .O(\block_w2_reg[23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8228)) 
    \block_w2_reg[24]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w2_reg_reg[24]_0 ),
        .I2(op126_in[0]),
        .I3(\block_w2_reg[24]_i_3__0_n_0 ),
        .I4(\block_w2_reg[24]_i_4_n_0 ),
        .I5(\block_w3_reg[24]_i_6_n_0 ),
        .O(p_0_in__0[24]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \block_w2_reg[24]_i_3__0 
       (.I0(\block_w2_reg_reg[5]_0 ),
        .I1(\block_w2_reg_reg[29]_0 ),
        .O(\block_w2_reg[24]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0F00F2222F22F000)) 
    \block_w2_reg[24]_i_4 
       (.I0(sword_ctr_rst),
        .I1(dec_ctrl_reg),
        .I2(dec_new_block[56]),
        .I3(ready_new),
        .I4(round_key[31]),
        .I5(core_block[31]),
        .O(\block_w2_reg[24]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF28)) 
    \block_w2_reg[25]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w2_reg_reg[25]_0 ),
        .I2(\block_w3_reg[19]_i_4_n_0 ),
        .I3(\block_w2_reg[25]_i_3_n_0 ),
        .I4(\block_w3_reg[25]_i_6_n_0 ),
        .O(p_0_in__0[25]));
  LUT6 #(
    .INIT(64'h0F00F2222F22F000)) 
    \block_w2_reg[25]_i_3 
       (.I0(sword_ctr_rst),
        .I1(dec_ctrl_reg),
        .I2(dec_new_block[57]),
        .I3(ready_new),
        .I4(round_key[32]),
        .I5(core_block[32]),
        .O(\block_w2_reg[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8228)) 
    \block_w2_reg[26]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w2_reg_reg[26]_0 ),
        .I2(\block_w2_reg_reg[26]_1 ),
        .I3(\block_w1_reg_reg[0]_0 ),
        .I4(\block_w2_reg[26]_i_5_n_0 ),
        .I5(\block_w3_reg[26]_i_6_n_0 ),
        .O(p_0_in__0[26]));
  LUT6 #(
    .INIT(64'h0F00F2222F22F000)) 
    \block_w2_reg[26]_i_5 
       (.I0(sword_ctr_rst),
        .I1(dec_ctrl_reg),
        .I2(dec_new_block[58]),
        .I3(ready_new),
        .I4(round_key[33]),
        .I5(core_block[33]),
        .O(\block_w2_reg[26]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8228)) 
    \block_w2_reg[27]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w2_reg[27]_i_2__0_n_0 ),
        .I2(\block_w1_reg_reg[3]_2 ),
        .I3(\block_w3_reg[20]_i_2__0_n_0 ),
        .I4(\block_w2_reg[27]_i_3_n_0 ),
        .I5(\block_w3_reg[27]_i_6_n_0 ),
        .O(p_0_in__0[27]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w2_reg[27]_i_2__0 
       (.I0(\block_w2_reg_reg[18]_0 ),
        .I1(\block_w2_reg_reg[5]_0 ),
        .I2(\block_w2_reg_reg[29]_0 ),
        .I3(op129_in[1]),
        .I4(op126_in[1]),
        .I5(\block_w2_reg[27]_i_5_n_0 ),
        .O(\block_w2_reg[27]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0F00F2222F22F000)) 
    \block_w2_reg[27]_i_3 
       (.I0(sword_ctr_rst),
        .I1(dec_ctrl_reg),
        .I2(dec_new_block[59]),
        .I3(ready_new),
        .I4(round_key[34]),
        .I5(core_block[34]),
        .O(\block_w2_reg[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w2_reg[27]_i_4__0 
       (.I0(dec_new_block[50]),
        .I1(round_key[29]),
        .I2(round_key[27]),
        .I3(dec_new_block[46]),
        .I4(round_key[37]),
        .I5(dec_new_block[62]),
        .O(\block_w2_reg_reg[18]_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w2_reg[27]_i_5 
       (.I0(dec_new_block[35]),
        .I1(\block_w2_reg_reg[3]_1 ),
        .I2(dec_new_block[58]),
        .I3(round_key[33]),
        .O(\block_w2_reg[27]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8228)) 
    \block_w2_reg[28]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w2_reg[28]_i_2__0_n_0 ),
        .I2(\block_w2_reg[28]_i_3_n_0 ),
        .I3(\block_w1_reg_reg[2]_1 ),
        .I4(\block_w2_reg[28]_i_5_n_0 ),
        .I5(\block_w3_reg[28]_i_6_n_0 ),
        .O(p_0_in__0[28]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w2_reg[28]_i_2__0 
       (.I0(\block_w2_reg_reg[27]_0 ),
        .I1(\block_w3_reg[23]_i_9_n_0 ),
        .I2(op126_in[3]),
        .I3(\block_w3_reg[22]_i_10_n_0 ),
        .O(\block_w2_reg[28]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w2_reg[28]_i_3 
       (.I0(op126_in[1]),
        .I1(op129_in[1]),
        .I2(\block_w2_reg_reg[29]_0 ),
        .I3(\block_w2_reg_reg[5]_0 ),
        .I4(\block_w2_reg_reg[1]_0 ),
        .O(\block_w2_reg[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0F00F2222F22F000)) 
    \block_w2_reg[28]_i_5 
       (.I0(sword_ctr_rst),
        .I1(dec_ctrl_reg),
        .I2(dec_new_block[60]),
        .I3(ready_new),
        .I4(round_key[35]),
        .I5(core_block[35]),
        .O(\block_w2_reg[28]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8228)) 
    \block_w2_reg[29]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w2_reg[29]_i_2_n_0 ),
        .I2(\block_w2_reg_reg[29]_1 ),
        .I3(\block_w1_reg_reg[5]_1 ),
        .I4(\block_w2_reg[29]_i_4_n_0 ),
        .I5(\block_w3_reg[29]_i_6_n_0 ),
        .O(p_0_in__0[29]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \block_w2_reg[29]_i_2 
       (.I0(\block_w2_reg_reg[27]_0 ),
        .I1(\block_w3_reg[22]_i_11_n_0 ),
        .O(\block_w2_reg[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0F00F2222F22F000)) 
    \block_w2_reg[29]_i_4 
       (.I0(sword_ctr_rst),
        .I1(dec_ctrl_reg),
        .I2(dec_new_block[61]),
        .I3(ready_new),
        .I4(round_key[36]),
        .I5(core_block[36]),
        .O(\block_w2_reg[29]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF28)) 
    \block_w2_reg[2]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w2_reg_reg[2]_0 ),
        .I2(\block_w2_reg_reg[2]_1 ),
        .I3(\block_w2_reg[2]_i_3__0_n_0 ),
        .I4(\block_w3_reg[2]_i_5_n_0 ),
        .O(p_0_in__0[2]));
  LUT6 #(
    .INIT(64'hFFFF006000600060)) 
    \block_w2_reg[2]_i_3__0 
       (.I0(round_key[1]),
        .I1(core_block[1]),
        .I2(sword_ctr_rst),
        .I3(dec_ctrl_reg),
        .I4(p_0_in38_in[1]),
        .I5(ready_new),
        .O(\block_w2_reg[2]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w2_reg[2]_i_4 
       (.I0(dec_new_block[16]),
        .I1(\block_w3_reg_reg[25]_0 ),
        .I2(dec_new_block[0]),
        .I3(\block_w2_reg[1]_i_4__0_0 ),
        .O(\block_w3_reg_reg[16]_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF28)) 
    \block_w2_reg[30]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w2_reg_reg[30]_1 ),
        .I2(\block_w2_reg[30]_i_3__0_n_0 ),
        .I3(\block_w2_reg[30]_i_4_n_0 ),
        .I4(\block_w3_reg[30]_i_5_n_0 ),
        .O(p_0_in__0[30]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w2_reg[30]_i_3__0 
       (.I0(\block_w2_reg_reg[3]_0 ),
        .I1(\block_w2_reg_reg[27]_0 ),
        .I2(\block_w3_reg[22]_i_10_n_0 ),
        .I3(\block_w3_reg[22]_i_11_n_0 ),
        .I4(\block_w3_reg[23]_i_10_n_0 ),
        .O(\block_w2_reg[30]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0F00F2222F22F000)) 
    \block_w2_reg[30]_i_4 
       (.I0(sword_ctr_rst),
        .I1(dec_ctrl_reg),
        .I2(dec_new_block[62]),
        .I3(ready_new),
        .I4(round_key[37]),
        .I5(core_block[37]),
        .O(\block_w2_reg[30]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFF40)) 
    \block_w2_reg[31]_i_1__0 
       (.I0(p_0_in[0]),
        .I1(p_0_in[1]),
        .I2(dec_ctrl_reg),
        .I3(sword_ctr_rst),
        .O(block_w2_we));
  LUT5 #(
    .INIT(32'hFFFFFF28)) 
    \block_w2_reg[31]_i_2__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w2_reg_reg[31]_1 ),
        .I2(\block_w3_reg[23]_i_3__0_n_0 ),
        .I3(\block_w2_reg[31]_i_4_n_0 ),
        .I4(\block_w3_reg[31]_i_7_n_0 ),
        .O(p_0_in__0[31]));
  LUT6 #(
    .INIT(64'h0F00F2222F22F000)) 
    \block_w2_reg[31]_i_4 
       (.I0(sword_ctr_rst),
        .I1(dec_ctrl_reg),
        .I2(dec_new_block[63]),
        .I3(ready_new),
        .I4(round_key[38]),
        .I5(core_block[38]),
        .O(\block_w2_reg[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8228)) 
    \block_w2_reg[3]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w2_reg[3]_i_2__0_n_0 ),
        .I2(\block_w3_reg_reg[17]_0 ),
        .I3(\block_w2_reg_reg[3]_2 ),
        .I4(\block_w2_reg[3]_i_3_n_0 ),
        .I5(\block_w3_reg[3]_i_6_n_0 ),
        .O(p_0_in__0[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w2_reg[3]_i_2__0 
       (.I0(\block_w3_reg_reg[27]_0 ),
        .I1(\block_w2_reg[3]_i_4__0_n_0 ),
        .I2(p_0_in31_in[2]),
        .I3(\block_w3_reg_reg[13]_0 ),
        .I4(\block_w3_reg_reg[21]_0 ),
        .I5(\block_w2_reg_reg[3]_3 ),
        .O(\block_w2_reg[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h66F600F066660000)) 
    \block_w2_reg[3]_i_3 
       (.I0(\block_w2_reg_reg[3]_1 ),
        .I1(dec_new_block[35]),
        .I2(sword_ctr_rst),
        .I3(dec_ctrl_reg),
        .I4(ready_new),
        .I5(p_0_out[1]),
        .O(\block_w2_reg[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w2_reg[3]_i_4__0 
       (.I0(dec_new_block[26]),
        .I1(round_key[14]),
        .I2(\block_w2_reg[3]_i_2__0_0 ),
        .I3(dec_new_block[6]),
        .I4(\block_w3_reg_reg[22]_1 ),
        .I5(dec_new_block[22]),
        .O(\block_w2_reg[3]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8228)) 
    \block_w2_reg[4]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w2_reg[4]_i_2__0_n_0 ),
        .I2(\block_w2_reg_reg[4]_1 ),
        .I3(\block_w2_reg[4]_i_4__0_n_0 ),
        .I4(\block_w2_reg[4]_i_5_n_0 ),
        .I5(\block_w3_reg[4]_i_6_n_0 ),
        .O(p_0_in__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \block_w2_reg[4]_i_2__0 
       (.I0(\block_w3_reg_reg[3]_0 ),
        .I1(\block_w3_reg_reg[27]_0 ),
        .O(\block_w2_reg[4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w2_reg[4]_i_4__0 
       (.I0(\block_w3_reg_reg[17]_0 ),
        .I1(\block_w3_reg_reg[21]_0 ),
        .I2(\block_w3_reg_reg[13]_0 ),
        .I3(op95_in[1]),
        .I4(op98_in[1]),
        .I5(\block_w2_reg_reg[4]_2 ),
        .O(\block_w2_reg[4]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h66F600F066660000)) 
    \block_w2_reg[4]_i_5 
       (.I0(\block_w2_reg_reg[4]_0 ),
        .I1(dec_new_block[36]),
        .I2(sword_ctr_rst),
        .I3(dec_ctrl_reg),
        .I4(ready_new),
        .I5(p_0_out[2]),
        .O(\block_w2_reg[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8228)) 
    \block_w2_reg[5]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w2_reg[5]_i_2_n_0 ),
        .I2(\block_w2_reg_reg[5]_2 ),
        .I3(\block_w2_reg_reg[5]_3 ),
        .I4(\block_w2_reg[5]_i_4_n_0 ),
        .I5(\block_w3_reg[5]_i_6_n_0 ),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \block_w2_reg[5]_i_2 
       (.I0(\block_w3_reg_reg[3]_0 ),
        .I1(\block_w3_reg[30]_i_11_n_0 ),
        .O(\block_w2_reg[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h66F600F066660000)) 
    \block_w2_reg[5]_i_4 
       (.I0(\block_w2_reg_reg[5]_1 ),
        .I1(dec_new_block[37]),
        .I2(sword_ctr_rst),
        .I3(dec_ctrl_reg),
        .I4(ready_new),
        .I5(p_0_out[3]),
        .O(\block_w2_reg[5]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF28)) 
    \block_w2_reg[6]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w2_reg_reg[6]_2 ),
        .I2(\block_w2_reg[6]_i_3__0_n_0 ),
        .I3(\block_w2_reg[6]_i_4_n_0 ),
        .I4(\block_w3_reg[6]_i_6_n_0 ),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w2_reg[6]_i_3__0 
       (.I0(\block_w3_reg_reg[3]_0 ),
        .I1(\block_w3_reg_reg[27]_0 ),
        .I2(\block_w3_reg[30]_i_10_n_0 ),
        .I3(\block_w3_reg[30]_i_11_n_0 ),
        .I4(\block_w3_reg[31]_i_11_n_0 ),
        .O(\block_w2_reg[6]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h66F600F066660000)) 
    \block_w2_reg[6]_i_4 
       (.I0(\block_w2_reg_reg[6]_1 ),
        .I1(dec_new_block[38]),
        .I2(sword_ctr_rst),
        .I3(dec_ctrl_reg),
        .I4(ready_new),
        .I5(p_0_out[4]),
        .O(\block_w2_reg[6]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF28)) 
    \block_w2_reg[7]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w2_reg_reg[7]_0 ),
        .I2(\block_w2_reg[7]_i_3__0_n_0 ),
        .I3(\block_w2_reg[7]_i_4_n_0 ),
        .I4(\block_w3_reg[7]_i_5_n_0 ),
        .O(p_0_in__0[7]));
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w2_reg[7]_i_3__0 
       (.I0(\block_w3_reg[31]_i_11_n_0 ),
        .I1(\block_w3_reg[31]_i_12_n_0 ),
        .I2(op98_in[4]),
        .I3(op96_in[1]),
        .O(\block_w2_reg[7]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF006000600060)) 
    \block_w2_reg[7]_i_4 
       (.I0(round_key[2]),
        .I1(core_block[2]),
        .I2(sword_ctr_rst),
        .I3(dec_ctrl_reg),
        .I4(\block_w2_reg_reg[31]_0 ),
        .I5(ready_new),
        .O(\block_w2_reg[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8228)) 
    \block_w2_reg[8]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w2_reg_reg[8]_0 ),
        .I2(op193_in[0]),
        .I3(\block_w2_reg[8]_i_4_n_0 ),
        .I4(\block_w2_reg[8]_i_5_n_0 ),
        .I5(\block_w3_reg[8]_i_6_n_0 ),
        .O(p_0_in__0[8]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \block_w2_reg[8]_i_4 
       (.I0(\block_w0_reg_reg[13]_0 ),
        .I1(\block_w0_reg_reg[21]_0 ),
        .O(\block_w2_reg[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF006000600060)) 
    \block_w2_reg[8]_i_5 
       (.I0(round_key[68]),
        .I1(core_block[68]),
        .I2(sword_ctr_rst),
        .I3(dec_ctrl_reg),
        .I4(op126_in[0]),
        .I5(ready_new),
        .O(\block_w2_reg[8]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF28)) 
    \block_w2_reg[9]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w2_reg_reg[9]_0 ),
        .I2(\block_w3_reg[0]_i_3__0_n_0 ),
        .I3(\block_w2_reg[9]_i_3_n_0 ),
        .I4(\block_w3_reg[9]_i_6_n_0 ),
        .O(p_0_in__0[9]));
  LUT6 #(
    .INIT(64'hFFFF006000600060)) 
    \block_w2_reg[9]_i_3 
       (.I0(round_key[69]),
        .I1(core_block[69]),
        .I2(sword_ctr_rst),
        .I3(dec_ctrl_reg),
        .I4(op126_in[1]),
        .I5(ready_new),
        .O(\block_w2_reg[9]_i_3_n_0 ));
  FDCE \block_w2_reg_reg[0] 
       (.C(clk),
        .CE(block_w2_we),
        .CLR(\config_pin[2]_0 ),
        .D(p_0_in__0[0]),
        .Q(dec_new_block[32]));
  FDCE \block_w2_reg_reg[10] 
       (.C(clk),
        .CE(block_w2_we),
        .CLR(\config_pin[2]_0 ),
        .D(p_0_in__0[10]),
        .Q(dec_new_block[42]));
  FDCE \block_w2_reg_reg[11] 
       (.C(clk),
        .CE(block_w2_we),
        .CLR(\config_pin[2]_0 ),
        .D(p_0_in__0[11]),
        .Q(dec_new_block[43]));
  FDCE \block_w2_reg_reg[12] 
       (.C(clk),
        .CE(block_w2_we),
        .CLR(\config_pin[2]_0 ),
        .D(p_0_in__0[12]),
        .Q(dec_new_block[44]));
  FDCE \block_w2_reg_reg[13] 
       (.C(clk),
        .CE(block_w2_we),
        .CLR(\config_pin[2]_0 ),
        .D(p_0_in__0[13]),
        .Q(dec_new_block[45]));
  FDCE \block_w2_reg_reg[14] 
       (.C(clk),
        .CE(block_w2_we),
        .CLR(\config_pin[2]_0 ),
        .D(p_0_in__0[14]),
        .Q(dec_new_block[46]));
  FDCE \block_w2_reg_reg[15] 
       (.C(clk),
        .CE(block_w2_we),
        .CLR(\config_pin[2]_0 ),
        .D(p_0_in__0[15]),
        .Q(dec_new_block[47]));
  FDCE \block_w2_reg_reg[16] 
       (.C(clk),
        .CE(block_w2_we),
        .CLR(\config_pin[2]_0 ),
        .D(p_0_in__0[16]),
        .Q(dec_new_block[48]));
  FDCE \block_w2_reg_reg[17] 
       (.C(clk),
        .CE(block_w2_we),
        .CLR(\config_pin[2]_0 ),
        .D(p_0_in__0[17]),
        .Q(dec_new_block[49]));
  FDCE \block_w2_reg_reg[18] 
       (.C(clk),
        .CE(block_w2_we),
        .CLR(\config_pin[2]_0 ),
        .D(p_0_in__0[18]),
        .Q(dec_new_block[50]));
  FDCE \block_w2_reg_reg[19] 
       (.C(clk),
        .CE(block_w2_we),
        .CLR(\config_pin[2]_0 ),
        .D(p_0_in__0[19]),
        .Q(dec_new_block[51]));
  FDCE \block_w2_reg_reg[1] 
       (.C(clk),
        .CE(block_w2_we),
        .CLR(\config_pin[2]_0 ),
        .D(p_0_in__0[1]),
        .Q(dec_new_block[33]));
  FDCE \block_w2_reg_reg[20] 
       (.C(clk),
        .CE(block_w2_we),
        .CLR(\config_pin[2]_0 ),
        .D(p_0_in__0[20]),
        .Q(dec_new_block[52]));
  FDCE \block_w2_reg_reg[21] 
       (.C(clk),
        .CE(block_w2_we),
        .CLR(\config_pin[2]_0 ),
        .D(p_0_in__0[21]),
        .Q(dec_new_block[53]));
  FDCE \block_w2_reg_reg[22] 
       (.C(clk),
        .CE(block_w2_we),
        .CLR(\config_pin[2]_0 ),
        .D(p_0_in__0[22]),
        .Q(dec_new_block[54]));
  FDCE \block_w2_reg_reg[23] 
       (.C(clk),
        .CE(block_w2_we),
        .CLR(\config_pin[2]_0 ),
        .D(p_0_in__0[23]),
        .Q(dec_new_block[55]));
  FDCE \block_w2_reg_reg[24] 
       (.C(clk),
        .CE(block_w2_we),
        .CLR(\config_pin[2]_0 ),
        .D(p_0_in__0[24]),
        .Q(dec_new_block[56]));
  FDCE \block_w2_reg_reg[25] 
       (.C(clk),
        .CE(block_w2_we),
        .CLR(\config_pin[2]_0 ),
        .D(p_0_in__0[25]),
        .Q(dec_new_block[57]));
  FDCE \block_w2_reg_reg[26] 
       (.C(clk),
        .CE(block_w2_we),
        .CLR(\config_pin[2]_0 ),
        .D(p_0_in__0[26]),
        .Q(dec_new_block[58]));
  FDCE \block_w2_reg_reg[27] 
       (.C(clk),
        .CE(block_w2_we),
        .CLR(\config_pin[2]_0 ),
        .D(p_0_in__0[27]),
        .Q(dec_new_block[59]));
  FDCE \block_w2_reg_reg[28] 
       (.C(clk),
        .CE(block_w2_we),
        .CLR(\config_pin[2]_0 ),
        .D(p_0_in__0[28]),
        .Q(dec_new_block[60]));
  FDCE \block_w2_reg_reg[29] 
       (.C(clk),
        .CE(block_w2_we),
        .CLR(\config_pin[2]_0 ),
        .D(p_0_in__0[29]),
        .Q(dec_new_block[61]));
  FDCE \block_w2_reg_reg[2] 
       (.C(clk),
        .CE(block_w2_we),
        .CLR(\config_pin[2]_0 ),
        .D(p_0_in__0[2]),
        .Q(dec_new_block[34]));
  FDCE \block_w2_reg_reg[30] 
       (.C(clk),
        .CE(block_w2_we),
        .CLR(\config_pin[2]_0 ),
        .D(p_0_in__0[30]),
        .Q(dec_new_block[62]));
  FDCE \block_w2_reg_reg[31] 
       (.C(clk),
        .CE(block_w2_we),
        .CLR(\config_pin[2]_0 ),
        .D(p_0_in__0[31]),
        .Q(dec_new_block[63]));
  FDCE \block_w2_reg_reg[3] 
       (.C(clk),
        .CE(block_w2_we),
        .CLR(\config_pin[2]_0 ),
        .D(p_0_in__0[3]),
        .Q(dec_new_block[35]));
  FDCE \block_w2_reg_reg[4] 
       (.C(clk),
        .CE(block_w2_we),
        .CLR(\config_pin[2]_0 ),
        .D(p_0_in__0[4]),
        .Q(dec_new_block[36]));
  FDCE \block_w2_reg_reg[5] 
       (.C(clk),
        .CE(block_w2_we),
        .CLR(\config_pin[2]_0 ),
        .D(p_0_in__0[5]),
        .Q(dec_new_block[37]));
  FDCE \block_w2_reg_reg[6] 
       (.C(clk),
        .CE(block_w2_we),
        .CLR(\config_pin[2]_0 ),
        .D(p_0_in__0[6]),
        .Q(dec_new_block[38]));
  FDCE \block_w2_reg_reg[7] 
       (.C(clk),
        .CE(block_w2_we),
        .CLR(\config_pin[2]_0 ),
        .D(p_0_in__0[7]),
        .Q(dec_new_block[39]));
  FDCE \block_w2_reg_reg[8] 
       (.C(clk),
        .CE(block_w2_we),
        .CLR(\config_pin[2]_0 ),
        .D(p_0_in__0[8]),
        .Q(dec_new_block[40]));
  FDCE \block_w2_reg_reg[9] 
       (.C(clk),
        .CE(block_w2_we),
        .CLR(\config_pin[2]_0 ),
        .D(p_0_in__0[9]),
        .Q(dec_new_block[41]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8228)) 
    \block_w3_reg[0]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w3_reg_reg[0]_0 ),
        .I2(\block_w3_reg[0]_i_3__0_n_0 ),
        .I3(\block_w3_reg_reg[0]_1 ),
        .I4(\block_w3_reg[0]_i_5_n_0 ),
        .I5(\block_w3_reg[0]_i_6_n_0 ),
        .O(\block_w3_reg[0]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \block_w3_reg[0]_i_3__0 
       (.I0(\block_w0_reg_reg[21]_0 ),
        .I1(\block_w0_reg_reg[13]_0 ),
        .I2(\block_w0_reg_reg[22]_0 ),
        .O(\block_w3_reg[0]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF006000600060)) 
    \block_w3_reg[0]_i_5 
       (.I0(round_key[63]),
        .I1(core_block[63]),
        .I2(sword_ctr_rst),
        .I3(dec_ctrl_reg),
        .I4(p_0_in31_in[0]),
        .I5(ready_new),
        .O(\block_w3_reg[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \block_w3_reg[0]_i_6 
       (.I0(g0_b0_i_7__6_n_0),
        .I1(inv_sbox_inst_n_0),
        .I2(tmp_sboxw[7]),
        .I3(g2_b0_n_0),
        .I4(tmp_sboxw[6]),
        .I5(g3_b0_n_0),
        .O(\block_w3_reg[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8228)) 
    \block_w3_reg[10]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w3_reg_reg[10]_0 ),
        .I2(\block_w0_reg_reg[0]_0 ),
        .I3(\block_w0_reg_reg[4]_1 ),
        .I4(\block_w3_reg[10]_i_5_n_0 ),
        .I5(\block_w3_reg[10]_i_6_n_0 ),
        .O(\block_w3_reg[10]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF006000600060)) 
    \block_w3_reg[10]_i_5 
       (.I0(round_key[47]),
        .I1(core_block[47]),
        .I2(sword_ctr_rst),
        .I3(dec_ctrl_reg),
        .I4(op95_in[2]),
        .I5(ready_new),
        .O(\block_w3_reg[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \block_w3_reg[10]_i_6 
       (.I0(g0_b0_i_7__6_n_0),
        .I1(inv_sbox_inst_n_10),
        .I2(tmp_sboxw[15]),
        .I3(g2_b2__0_n_0),
        .I4(tmp_sboxw[14]),
        .I5(g3_b2__0_n_0),
        .O(\block_w3_reg[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8228)) 
    \block_w3_reg[11]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w3_reg_reg[11]_1 ),
        .I2(\block_w3_reg[11]_i_3__0_n_0 ),
        .I3(\block_w0_reg_reg[3]_2 ),
        .I4(\block_w3_reg[11]_i_5__0_n_0 ),
        .I5(\block_w3_reg[11]_i_6_n_0 ),
        .O(\block_w3_reg[11]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w3_reg[11]_i_3__0 
       (.I0(op158_in[1]),
        .I1(op161_in[1]),
        .I2(\block_w1_reg_reg[21]_0 ),
        .I3(\block_w1_reg_reg[29]_0 ),
        .I4(\block_w1_reg_reg[30]_0 ),
        .O(\block_w3_reg[11]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h66F600F066660000)) 
    \block_w3_reg[11]_i_5__0 
       (.I0(\block_w3_reg_reg[11]_0 ),
        .I1(dec_new_block[11]),
        .I2(sword_ctr_rst),
        .I3(dec_ctrl_reg),
        .I4(ready_new),
        .I5(addroundkey_return[6]),
        .O(\block_w3_reg[11]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \block_w3_reg[11]_i_6 
       (.I0(g0_b0_i_7__6_n_0),
        .I1(inv_sbox_inst_n_11),
        .I2(tmp_sboxw[15]),
        .I3(g2_b3__0_n_0),
        .I4(tmp_sboxw[14]),
        .I5(g3_b3__0_n_0),
        .O(\block_w3_reg[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8228)) 
    \block_w3_reg[12]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w3_reg[12]_i_2__0_n_0 ),
        .I2(\block_w3_reg[12]_i_3__0_n_0 ),
        .I3(\block_w0_reg_reg[2]_1 ),
        .I4(\block_w3_reg[12]_i_5__0_n_0 ),
        .I5(\block_w3_reg[12]_i_6_n_0 ),
        .O(\block_w3_reg[12]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w3_reg[12]_i_2__0 
       (.I0(\block_w1_reg_reg[3]_0 ),
        .I1(\block_w3_reg[15]_i_8_n_0 ),
        .I2(op161_in[3]),
        .I3(\block_w3_reg[14]_i_11_n_0 ),
        .O(\block_w3_reg[12]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w3_reg[12]_i_3__0 
       (.I0(op158_in[1]),
        .I1(op161_in[1]),
        .I2(\block_w1_reg_reg[21]_0 ),
        .I3(\block_w1_reg_reg[29]_0 ),
        .I4(\block_w1_reg_reg[17]_0 ),
        .O(\block_w3_reg[12]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF006000600060)) 
    \block_w3_reg[12]_i_5__0 
       (.I0(round_key[48]),
        .I1(core_block[48]),
        .I2(sword_ctr_rst),
        .I3(dec_ctrl_reg),
        .I4(op95_in[3]),
        .I5(ready_new),
        .O(\block_w3_reg[12]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \block_w3_reg[12]_i_6 
       (.I0(g0_b0_i_7__6_n_0),
        .I1(inv_sbox_inst_n_12),
        .I2(tmp_sboxw[15]),
        .I3(g2_b4__0_n_0),
        .I4(tmp_sboxw[14]),
        .I5(g3_b4__0_n_0),
        .O(\block_w3_reg[12]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w3_reg[13]_i_11 
       (.I0(dec_new_block[94]),
        .I1(round_key[61]),
        .I2(dec_new_block[78]),
        .I3(\block_w0_reg[2]_i_2 ),
        .O(\block_w1_reg_reg[30]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8228)) 
    \block_w3_reg[13]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w3_reg[13]_i_2_n_0 ),
        .I2(\block_w3_reg_reg[13]_1 ),
        .I3(\block_w0_reg_reg[5]_1 ),
        .I4(\block_w3_reg[13]_i_5_n_0 ),
        .I5(\block_w3_reg[13]_i_6_n_0 ),
        .O(\block_w3_reg[13]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \block_w3_reg[13]_i_2 
       (.I0(\block_w1_reg_reg[27]_0 ),
        .I1(\block_w3_reg[14]_i_11_n_0 ),
        .O(\block_w3_reg[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h66F600F066660000)) 
    \block_w3_reg[13]_i_5 
       (.I0(round_key[7]),
        .I1(dec_new_block[13]),
        .I2(sword_ctr_rst),
        .I3(dec_ctrl_reg),
        .I4(ready_new),
        .I5(addroundkey_return[7]),
        .O(\block_w3_reg[13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \block_w3_reg[13]_i_6 
       (.I0(g0_b0_i_7__6_n_0),
        .I1(inv_sbox_inst_n_13),
        .I2(tmp_sboxw[15]),
        .I3(g2_b5__0_n_0),
        .I4(tmp_sboxw[14]),
        .I5(g3_b5__0_n_0),
        .O(\block_w3_reg[13]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w3_reg[13]_i_8 
       (.I0(dec_new_block[85]),
        .I1(round_key[52]),
        .I2(dec_new_block[69]),
        .I3(round_key[42]),
        .O(\block_w1_reg_reg[21]_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w3_reg[14]_i_10 
       (.I0(dec_new_block[83]),
        .I1(\block_w1_reg_reg[19]_0 ),
        .I2(dec_new_block[79]),
        .I3(round_key[49]),
        .O(\block_w3_reg[14]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w3_reg[14]_i_11 
       (.I0(dec_new_block[75]),
        .I1(\block_w1_reg_reg[11]_0 ),
        .I2(dec_new_block[71]),
        .I3(round_key[44]),
        .O(\block_w3_reg[14]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF28)) 
    \block_w3_reg[14]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w3_reg_reg[14]_1 ),
        .I2(\block_w3_reg[14]_i_3__0_n_0 ),
        .I3(\block_w3_reg[14]_i_4_n_0 ),
        .I4(\block_w3_reg[14]_i_5_n_0 ),
        .O(\block_w3_reg[14]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w3_reg[14]_i_3__0 
       (.I0(\block_w1_reg_reg[3]_0 ),
        .I1(\block_w1_reg_reg[27]_0 ),
        .I2(\block_w3_reg[14]_i_10_n_0 ),
        .I3(\block_w3_reg[14]_i_11_n_0 ),
        .I4(\block_w3_reg[15]_i_9_n_0 ),
        .O(\block_w3_reg[14]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h66F600F066660000)) 
    \block_w3_reg[14]_i_4 
       (.I0(round_key[8]),
        .I1(dec_new_block[14]),
        .I2(sword_ctr_rst),
        .I3(dec_ctrl_reg),
        .I4(ready_new),
        .I5(addroundkey_return[8]),
        .O(\block_w3_reg[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \block_w3_reg[14]_i_5 
       (.I0(g0_b0_i_7__6_n_0),
        .I1(inv_sbox_inst_n_14),
        .I2(tmp_sboxw[15]),
        .I3(g2_b6__0_n_0),
        .I4(tmp_sboxw[14]),
        .I5(g3_b6__0_n_0),
        .O(\block_w3_reg[14]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w3_reg[14]_i_6 
       (.I0(dec_new_block[86]),
        .I1(round_key[53]),
        .I2(dec_new_block[70]),
        .I3(round_key[43]),
        .O(\block_w1_reg_reg[22]_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w3_reg[14]_i_8 
       (.I0(dec_new_block[67]),
        .I1(\block_w1_reg_reg[3]_1 ),
        .I2(dec_new_block[95]),
        .I3(round_key[62]),
        .O(\block_w1_reg_reg[3]_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w3_reg[14]_i_9 
       (.I0(dec_new_block[91]),
        .I1(round_key[58]),
        .I2(dec_new_block[87]),
        .I3(round_key[54]),
        .O(\block_w1_reg_reg[27]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF80C08000)) 
    \block_w3_reg[15]_i_13 
       (.I0(dec_new_block[15]),
        .I1(p_0_in[1]),
        .I2(g0_b0_i_7__6_n_0),
        .I3(p_0_in[0]),
        .I4(dec_new_block[47]),
        .I5(\block_w3_reg[15]_i_15_n_0 ),
        .O(tmp_sboxw[15]));
  LUT6 #(
    .INIT(64'hFFFFFFFF80C08000)) 
    \block_w3_reg[15]_i_14 
       (.I0(dec_new_block[14]),
        .I1(p_0_in[1]),
        .I2(g0_b0_i_7__6_n_0),
        .I3(p_0_in[0]),
        .I4(dec_new_block[46]),
        .I5(\block_w3_reg[15]_i_16_n_0 ),
        .O(tmp_sboxw[14]));
  LUT6 #(
    .INIT(64'h000000000000AC00)) 
    \block_w3_reg[15]_i_15 
       (.I0(dec_new_block[79]),
        .I1(dec_new_block[111]),
        .I2(p_0_in[0]),
        .I3(dec_ctrl_reg),
        .I4(sword_ctr_rst),
        .I5(p_0_in[1]),
        .O(\block_w3_reg[15]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000AC00)) 
    \block_w3_reg[15]_i_16 
       (.I0(dec_new_block[78]),
        .I1(dec_new_block[110]),
        .I2(p_0_in[0]),
        .I3(dec_ctrl_reg),
        .I4(sword_ctr_rst),
        .I5(p_0_in[1]),
        .O(\block_w3_reg[15]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF28)) 
    \block_w3_reg[15]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w3_reg_reg[15]_0 ),
        .I2(\block_w3_reg[15]_i_3__0_n_0 ),
        .I3(\block_w3_reg[15]_i_4_n_0 ),
        .I4(\block_w3_reg[15]_i_5_n_0 ),
        .O(\block_w3_reg[15]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w3_reg[15]_i_3__0 
       (.I0(\block_w3_reg[15]_i_8_n_0 ),
        .I1(\block_w3_reg[15]_i_9_n_0 ),
        .I2(op161_in[4]),
        .I3(op159_in[3]),
        .O(\block_w3_reg[15]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF006000600060)) 
    \block_w3_reg[15]_i_4 
       (.I0(round_key[49]),
        .I1(core_block[49]),
        .I2(sword_ctr_rst),
        .I3(dec_ctrl_reg),
        .I4(op95_in[4]),
        .I5(ready_new),
        .O(\block_w3_reg[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \block_w3_reg[15]_i_5 
       (.I0(g0_b0_i_7__6_n_0),
        .I1(inv_sbox_inst_n_15),
        .I2(tmp_sboxw[15]),
        .I3(g2_b7__0_n_0),
        .I4(tmp_sboxw[14]),
        .I5(g3_b7__0_n_0),
        .O(\block_w3_reg[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w3_reg[15]_i_6 
       (.I0(dec_new_block[93]),
        .I1(round_key[60]),
        .I2(dec_new_block[77]),
        .I3(\block_w3_reg[15]_i_2 ),
        .O(\block_w1_reg_reg[29]_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w3_reg[15]_i_8 
       (.I0(dec_new_block[84]),
        .I1(\block_w1_reg_reg[20]_0 ),
        .I2(dec_new_block[68]),
        .I3(\block_w1_reg_reg[4]_0 ),
        .O(\block_w3_reg[15]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w3_reg[15]_i_9 
       (.I0(dec_new_block[76]),
        .I1(round_key[48]),
        .I2(dec_new_block[92]),
        .I3(round_key[59]),
        .O(\block_w3_reg[15]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8228)) 
    \block_w3_reg[16]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w3_reg_reg[16]_1 ),
        .I2(\block_w3_reg[19]_i_4_n_0 ),
        .I3(\block_w3_reg_reg[16]_2 ),
        .I4(\block_w3_reg[16]_i_4_n_0 ),
        .I5(\block_w3_reg[16]_i_5_n_0 ),
        .O(\block_w3_reg[16]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h66F600F066660000)) 
    \block_w3_reg[16]_i_4 
       (.I0(\block_w3_reg_reg[25]_0 ),
        .I1(dec_new_block[16]),
        .I2(sword_ctr_rst),
        .I3(dec_ctrl_reg),
        .I4(ready_new),
        .I5(addroundkey_return[0]),
        .O(\block_w3_reg[16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \block_w3_reg[16]_i_5 
       (.I0(g0_b0_i_7__6_n_0),
        .I1(inv_sbox_inst_n_16),
        .I2(tmp_sboxw[23]),
        .I3(g2_b0__1_n_0),
        .I4(tmp_sboxw[22]),
        .I5(g3_b0__1_n_0),
        .O(\block_w3_reg[16]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8228)) 
    \block_w3_reg[17]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w3_reg_reg[17]_2 ),
        .I2(op126_in[0]),
        .I3(\block_w3_reg[17]_i_4_n_0 ),
        .I4(\block_w3_reg[17]_i_5__0_n_0 ),
        .I5(\block_w3_reg[17]_i_6_n_0 ),
        .O(\block_w3_reg[17]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w3_reg[17]_i_4 
       (.I0(\block_w2_reg_reg[30]_0 ),
        .I1(\block_w2_reg_reg[5]_0 ),
        .I2(\block_w2_reg_reg[29]_0 ),
        .I3(op129_in[1]),
        .I4(op126_in[1]),
        .I5(\block_w3_reg[17]_i_7_n_0 ),
        .O(\block_w3_reg[17]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h66F600F066660000)) 
    \block_w3_reg[17]_i_5__0 
       (.I0(\block_w3_reg_reg[17]_1 ),
        .I1(dec_new_block[17]),
        .I2(sword_ctr_rst),
        .I3(dec_ctrl_reg),
        .I4(ready_new),
        .I5(addroundkey_return[1]),
        .O(\block_w3_reg[17]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \block_w3_reg[17]_i_6 
       (.I0(g0_b0_i_7__6_n_0),
        .I1(inv_sbox_inst_n_17),
        .I2(tmp_sboxw[23]),
        .I3(g2_b1__1_n_0),
        .I4(tmp_sboxw[22]),
        .I5(g3_b1__1_n_0),
        .O(\block_w3_reg[17]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w3_reg[17]_i_7 
       (.I0(dec_new_block[48]),
        .I1(\block_w3_reg[17]_i_4_0 ),
        .I2(dec_new_block[33]),
        .I3(round_key[21]),
        .O(\block_w3_reg[17]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8228)) 
    \block_w3_reg[18]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w3_reg_reg[18]_1 ),
        .I2(\block_w3_reg_reg[18]_2 ),
        .I3(\block_w3_reg_reg[18]_3 ),
        .I4(\block_w3_reg[18]_i_5_n_0 ),
        .I5(\block_w3_reg[18]_i_6_n_0 ),
        .O(\block_w3_reg[18]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF006000600060)) 
    \block_w3_reg[18]_i_5 
       (.I0(round_key[29]),
        .I1(core_block[29]),
        .I2(sword_ctr_rst),
        .I3(dec_ctrl_reg),
        .I4(op96_in[0]),
        .I5(ready_new),
        .O(\block_w3_reg[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \block_w3_reg[18]_i_6 
       (.I0(g0_b0_i_7__6_n_0),
        .I1(inv_sbox_inst_n_18),
        .I2(tmp_sboxw[23]),
        .I3(g2_b2__1_n_0),
        .I4(tmp_sboxw[22]),
        .I5(g3_b2__1_n_0),
        .O(\block_w3_reg[18]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8228)) 
    \block_w3_reg[19]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w3_reg[19]_i_2__0_n_0 ),
        .I2(\block_w1_reg_reg[3]_2 ),
        .I3(\block_w3_reg[19]_i_4_n_0 ),
        .I4(\block_w3_reg[19]_i_5__0_n_0 ),
        .I5(\block_w3_reg[19]_i_6_n_0 ),
        .O(\block_w3_reg[19]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w3_reg[19]_i_2__0 
       (.I0(\block_w2_reg_reg[3]_0 ),
        .I1(\block_w2_reg_reg[1]_0 ),
        .I2(op126_in[2]),
        .I3(op129_in[2]),
        .I4(\block_w3_reg[22]_i_11_n_0 ),
        .I5(op127_in[1]),
        .O(\block_w3_reg[19]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \block_w3_reg[19]_i_4 
       (.I0(\block_w2_reg_reg[29]_0 ),
        .I1(\block_w2_reg_reg[5]_0 ),
        .I2(\block_w2_reg_reg[6]_0 ),
        .O(\block_w3_reg[19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h66F600F066660000)) 
    \block_w3_reg[19]_i_5__0 
       (.I0(\block_w3_reg_reg[19]_0 ),
        .I1(dec_new_block[19]),
        .I2(sword_ctr_rst),
        .I3(dec_ctrl_reg),
        .I4(ready_new),
        .I5(addroundkey_return[2]),
        .O(\block_w3_reg[19]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \block_w3_reg[19]_i_6 
       (.I0(g0_b0_i_7__6_n_0),
        .I1(inv_sbox_inst_n_19),
        .I2(tmp_sboxw[23]),
        .I3(g2_b3__1_n_0),
        .I4(tmp_sboxw[22]),
        .I5(g3_b3__1_n_0),
        .O(\block_w3_reg[19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8228)) 
    \block_w3_reg[1]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w3_reg_reg[1]_0 ),
        .I2(p_0_in54_in[0]),
        .I3(\block_w3_reg[1]_i_4_n_0 ),
        .I4(\block_w3_reg[1]_i_5__0_n_0 ),
        .I5(\block_w3_reg[1]_i_6_n_0 ),
        .O(\block_w3_reg[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w3_reg[1]_i_4 
       (.I0(\block_w0_reg_reg[14]_0 ),
        .I1(\block_w0_reg_reg[13]_0 ),
        .I2(\block_w0_reg_reg[21]_0 ),
        .I3(op190_in[1]),
        .I4(op193_in[1]),
        .I5(\block_w3_reg[1]_i_7_n_0 ),
        .O(\block_w3_reg[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF006000600060)) 
    \block_w3_reg[1]_i_5__0 
       (.I0(round_key[64]),
        .I1(core_block[64]),
        .I2(sword_ctr_rst),
        .I3(dec_ctrl_reg),
        .I4(p_0_in31_in[1]),
        .I5(ready_new),
        .O(\block_w3_reg[1]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \block_w3_reg[1]_i_6 
       (.I0(g0_b0_i_7__6_n_0),
        .I1(inv_sbox_inst_n_1),
        .I2(tmp_sboxw[7]),
        .I3(g2_b1_n_0),
        .I4(tmp_sboxw[6]),
        .I5(g3_b1_n_0),
        .O(\block_w3_reg[1]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w3_reg[1]_i_7 
       (.I0(dec_new_block[120]),
        .I1(round_key[77]),
        .I2(dec_new_block[113]),
        .I3(\block_w0_reg_reg[17]_1 ),
        .O(\block_w3_reg[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8228)) 
    \block_w3_reg[20]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w3_reg[20]_i_2__0_n_0 ),
        .I2(\block_w1_reg_reg[4]_1 ),
        .I3(\block_w3_reg[20]_i_4_n_0 ),
        .I4(\block_w3_reg[20]_i_5__0_n_0 ),
        .I5(\block_w3_reg[20]_i_6_n_0 ),
        .O(\block_w3_reg[20]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \block_w3_reg[20]_i_2__0 
       (.I0(\block_w3_reg[22]_i_10_n_0 ),
        .I1(\block_w3_reg[22]_i_11_n_0 ),
        .O(\block_w3_reg[20]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w3_reg[20]_i_4 
       (.I0(\block_w2_reg_reg[1]_0 ),
        .I1(\block_w2_reg_reg[5]_0 ),
        .I2(\block_w2_reg_reg[29]_0 ),
        .I3(op129_in[1]),
        .I4(op126_in[1]),
        .I5(\block_w3_reg_reg[20]_1 ),
        .O(\block_w3_reg[20]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h66F600F066660000)) 
    \block_w3_reg[20]_i_5__0 
       (.I0(\block_w3_reg_reg[20]_0 ),
        .I1(dec_new_block[20]),
        .I2(sword_ctr_rst),
        .I3(dec_ctrl_reg),
        .I4(ready_new),
        .I5(addroundkey_return[3]),
        .O(\block_w3_reg[20]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \block_w3_reg[20]_i_6 
       (.I0(g0_b0_i_7__6_n_0),
        .I1(inv_sbox_inst_n_20),
        .I2(tmp_sboxw[23]),
        .I3(g2_b4__1_n_0),
        .I4(tmp_sboxw[22]),
        .I5(g3_b4__1_n_0),
        .O(\block_w3_reg[20]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w3_reg[21]_i_13 
       (.I0(dec_new_block[38]),
        .I1(\block_w2_reg_reg[6]_1 ),
        .I2(dec_new_block[54]),
        .I3(\block_w1_reg[3]_i_2__0_0 ),
        .O(\block_w2_reg_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8228)) 
    \block_w3_reg[21]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w3_reg[21]_i_2_n_0 ),
        .I2(\block_w3_reg_reg[21]_2 ),
        .I3(\block_w1_reg_reg[5]_1 ),
        .I4(\block_w3_reg[21]_i_5_n_0 ),
        .I5(\block_w3_reg[21]_i_6_n_0 ),
        .O(\block_w3_reg[21]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \block_w3_reg[21]_i_2 
       (.I0(\block_w2_reg_reg[3]_0 ),
        .I1(\block_w3_reg[22]_i_10_n_0 ),
        .O(\block_w3_reg[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h66F600F066660000)) 
    \block_w3_reg[21]_i_5 
       (.I0(\block_w3_reg_reg[21]_1 ),
        .I1(dec_new_block[21]),
        .I2(sword_ctr_rst),
        .I3(dec_ctrl_reg),
        .I4(ready_new),
        .I5(addroundkey_return[4]),
        .O(\block_w3_reg[21]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \block_w3_reg[21]_i_6 
       (.I0(g0_b0_i_7__6_n_0),
        .I1(inv_sbox_inst_n_21),
        .I2(tmp_sboxw[23]),
        .I3(g2_b5__1_n_0),
        .I4(tmp_sboxw[22]),
        .I5(g3_b5__1_n_0),
        .O(\block_w3_reg[21]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w3_reg[21]_i_8 
       (.I0(dec_new_block[61]),
        .I1(round_key[36]),
        .I2(dec_new_block[45]),
        .I3(\block_w2_reg_reg[13]_0 ),
        .O(\block_w2_reg_reg[29]_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w3_reg[22]_i_10 
       (.I0(dec_new_block[51]),
        .I1(\block_w2_reg_reg[19]_0 ),
        .I2(dec_new_block[47]),
        .I3(round_key[28]),
        .O(\block_w3_reg[22]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w3_reg[22]_i_11 
       (.I0(dec_new_block[43]),
        .I1(\block_w2_reg_reg[11]_0 ),
        .I2(dec_new_block[39]),
        .I3(\block_w3_reg[19]_i_2__0_0 ),
        .O(\block_w3_reg[22]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF28)) 
    \block_w3_reg[22]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w3_reg_reg[22]_2 ),
        .I2(\block_w3_reg[22]_i_3__0_n_0 ),
        .I3(\block_w3_reg[22]_i_4_n_0 ),
        .I4(\block_w3_reg[22]_i_5_n_0 ),
        .O(\block_w3_reg[22]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w3_reg[22]_i_3__0 
       (.I0(\block_w2_reg_reg[3]_0 ),
        .I1(\block_w2_reg_reg[27]_0 ),
        .I2(\block_w3_reg[22]_i_10_n_0 ),
        .I3(\block_w3_reg[22]_i_11_n_0 ),
        .I4(\block_w3_reg[23]_i_9_n_0 ),
        .O(\block_w3_reg[22]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h66F600F066660000)) 
    \block_w3_reg[22]_i_4 
       (.I0(\block_w3_reg_reg[22]_1 ),
        .I1(dec_new_block[22]),
        .I2(sword_ctr_rst),
        .I3(dec_ctrl_reg),
        .I4(ready_new),
        .I5(addroundkey_return[5]),
        .O(\block_w3_reg[22]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \block_w3_reg[22]_i_5 
       (.I0(g0_b0_i_7__6_n_0),
        .I1(inv_sbox_inst_n_22),
        .I2(tmp_sboxw[23]),
        .I3(g2_b6__1_n_0),
        .I4(tmp_sboxw[22]),
        .I5(g3_b6__1_n_0),
        .O(\block_w3_reg[22]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w3_reg[22]_i_6 
       (.I0(dec_new_block[62]),
        .I1(round_key[37]),
        .I2(dec_new_block[46]),
        .I3(round_key[27]),
        .O(\block_w2_reg_reg[30]_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w3_reg[22]_i_8 
       (.I0(dec_new_block[35]),
        .I1(\block_w2_reg_reg[3]_1 ),
        .I2(dec_new_block[63]),
        .I3(round_key[38]),
        .O(\block_w2_reg_reg[3]_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w3_reg[22]_i_9 
       (.I0(dec_new_block[59]),
        .I1(round_key[34]),
        .I2(dec_new_block[55]),
        .I3(round_key[30]),
        .O(\block_w2_reg_reg[27]_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w3_reg[23]_i_10 
       (.I0(dec_new_block[44]),
        .I1(round_key[26]),
        .I2(dec_new_block[60]),
        .I3(round_key[35]),
        .O(\block_w3_reg[23]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF80C08000)) 
    \block_w3_reg[23]_i_14 
       (.I0(dec_new_block[23]),
        .I1(p_0_in[1]),
        .I2(g0_b0_i_7__6_n_0),
        .I3(p_0_in[0]),
        .I4(dec_new_block[55]),
        .I5(\block_w3_reg[23]_i_16_n_0 ),
        .O(tmp_sboxw[23]));
  LUT6 #(
    .INIT(64'hFFFFFFFF80C08000)) 
    \block_w3_reg[23]_i_15 
       (.I0(dec_new_block[22]),
        .I1(p_0_in[1]),
        .I2(g0_b0_i_7__6_n_0),
        .I3(p_0_in[0]),
        .I4(dec_new_block[54]),
        .I5(\block_w3_reg[23]_i_17_n_0 ),
        .O(tmp_sboxw[22]));
  LUT6 #(
    .INIT(64'h000000000000AC00)) 
    \block_w3_reg[23]_i_16 
       (.I0(dec_new_block[87]),
        .I1(dec_new_block[119]),
        .I2(p_0_in[0]),
        .I3(dec_ctrl_reg),
        .I4(sword_ctr_rst),
        .I5(p_0_in[1]),
        .O(\block_w3_reg[23]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000AC00)) 
    \block_w3_reg[23]_i_17 
       (.I0(dec_new_block[86]),
        .I1(dec_new_block[118]),
        .I2(p_0_in[0]),
        .I3(dec_ctrl_reg),
        .I4(sword_ctr_rst),
        .I5(p_0_in[1]),
        .O(\block_w3_reg[23]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF28)) 
    \block_w3_reg[23]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w3_reg_reg[23]_0 ),
        .I2(\block_w3_reg[23]_i_3__0_n_0 ),
        .I3(\block_w3_reg[23]_i_4_n_0 ),
        .I4(\block_w3_reg[23]_i_5_n_0 ),
        .O(\block_w3_reg[23]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w3_reg[23]_i_3__0 
       (.I0(\block_w3_reg[23]_i_9_n_0 ),
        .I1(\block_w3_reg[23]_i_10_n_0 ),
        .I2(op126_in[4]),
        .I3(\block_w2_reg_reg[31]_0 ),
        .O(\block_w3_reg[23]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF006000600060)) 
    \block_w3_reg[23]_i_4 
       (.I0(round_key[30]),
        .I1(core_block[30]),
        .I2(sword_ctr_rst),
        .I3(dec_ctrl_reg),
        .I4(op96_in[1]),
        .I5(ready_new),
        .O(\block_w3_reg[23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \block_w3_reg[23]_i_5 
       (.I0(g0_b0_i_7__6_n_0),
        .I1(inv_sbox_inst_n_23),
        .I2(tmp_sboxw[23]),
        .I3(g2_b7__1_n_0),
        .I4(tmp_sboxw[22]),
        .I5(g3_b7__1_n_0),
        .O(\block_w3_reg[23]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w3_reg[23]_i_6 
       (.I0(dec_new_block[37]),
        .I1(\block_w2_reg_reg[5]_1 ),
        .I2(dec_new_block[53]),
        .I3(\block_w0_reg[13]_i_2 ),
        .O(\block_w2_reg_reg[5]_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w3_reg[23]_i_9 
       (.I0(dec_new_block[36]),
        .I1(\block_w2_reg_reg[4]_0 ),
        .I2(dec_new_block[52]),
        .I3(\block_w2_reg_reg[20]_0 ),
        .O(\block_w3_reg[23]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8228)) 
    \block_w3_reg[24]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w3_reg_reg[24]_0 ),
        .I2(op95_in[0]),
        .I3(\block_w3_reg[24]_i_4_n_0 ),
        .I4(\block_w3_reg[24]_i_5_n_0 ),
        .I5(\block_w3_reg[24]_i_6_n_0 ),
        .O(\block_w3_reg[24]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \block_w3_reg[24]_i_4 
       (.I0(\block_w3_reg_reg[21]_0 ),
        .I1(\block_w3_reg_reg[13]_0 ),
        .O(\block_w3_reg[24]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0F00F2222F22F000)) 
    \block_w3_reg[24]_i_5 
       (.I0(sword_ctr_rst),
        .I1(dec_ctrl_reg),
        .I2(dec_new_block[24]),
        .I3(ready_new),
        .I4(round_key[12]),
        .I5(core_block[12]),
        .O(\block_w3_reg[24]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \block_w3_reg[24]_i_6 
       (.I0(g0_b0_i_7__6_n_0),
        .I1(inv_sbox_inst_n_24),
        .I2(tmp_sboxw[31]),
        .I3(g2_b0__2_n_0),
        .I4(tmp_sboxw[30]),
        .I5(g3_b0__2_n_0),
        .O(\block_w3_reg[24]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8228)) 
    \block_w3_reg[25]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w3_reg[25]_i_2__0_n_0 ),
        .I2(\block_w3_reg_reg[25]_1 ),
        .I3(\block_w3_reg_reg[17]_0 ),
        .I4(\block_w3_reg[25]_i_5__0_n_0 ),
        .I5(\block_w3_reg[25]_i_6_n_0 ),
        .O(\block_w3_reg[25]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w3_reg[25]_i_2__0 
       (.I0(\block_w3_reg_reg[25]_0 ),
        .I1(dec_new_block[16]),
        .I2(\block_w3_reg_reg[21]_0 ),
        .I3(\block_w3_reg_reg[13]_0 ),
        .I4(op95_in[1]),
        .O(\block_w3_reg[25]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w3_reg[25]_i_4 
       (.I0(dec_new_block[17]),
        .I1(\block_w3_reg_reg[17]_1 ),
        .I2(dec_new_block[1]),
        .I3(round_key[0]),
        .O(\block_w3_reg_reg[17]_0 ));
  LUT6 #(
    .INIT(64'h0F00F2222F22F000)) 
    \block_w3_reg[25]_i_5__0 
       (.I0(sword_ctr_rst),
        .I1(dec_ctrl_reg),
        .I2(dec_new_block[25]),
        .I3(ready_new),
        .I4(round_key[13]),
        .I5(core_block[13]),
        .O(\block_w3_reg[25]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \block_w3_reg[25]_i_6 
       (.I0(g0_b0_i_7__6_n_0),
        .I1(inv_sbox_inst_n_25),
        .I2(tmp_sboxw[31]),
        .I3(g2_b1__2_n_0),
        .I4(tmp_sboxw[30]),
        .I5(g3_b1__2_n_0),
        .O(\block_w3_reg[25]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8228)) 
    \block_w3_reg[26]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w3_reg_reg[26]_0 ),
        .I2(\block_w3_reg_reg[26]_1 ),
        .I3(\block_w2_reg_reg[0]_1 ),
        .I4(\block_w3_reg[26]_i_5_n_0 ),
        .I5(\block_w3_reg[26]_i_6_n_0 ),
        .O(\block_w3_reg[26]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0F00F2222F22F000)) 
    \block_w3_reg[26]_i_5 
       (.I0(sword_ctr_rst),
        .I1(dec_ctrl_reg),
        .I2(dec_new_block[26]),
        .I3(ready_new),
        .I4(round_key[14]),
        .I5(core_block[14]),
        .O(\block_w3_reg[26]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \block_w3_reg[26]_i_6 
       (.I0(g0_b0_i_7__6_n_0),
        .I1(inv_sbox_inst_n_26),
        .I2(tmp_sboxw[31]),
        .I3(g2_b2__2_n_0),
        .I4(tmp_sboxw[30]),
        .I5(g3_b2__2_n_0),
        .O(\block_w3_reg[26]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8228)) 
    \block_w3_reg[27]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w3_reg[27]_i_2__0_n_0 ),
        .I2(\block_w2_reg_reg[3]_2 ),
        .I3(\block_w3_reg[27]_i_4_n_0 ),
        .I4(\block_w3_reg[27]_i_5__0_n_0 ),
        .I5(\block_w3_reg[27]_i_6_n_0 ),
        .O(\block_w3_reg[27]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w3_reg[27]_i_2__0 
       (.I0(\block_w3_reg_reg[18]_0 ),
        .I1(\block_w3_reg_reg[21]_0 ),
        .I2(\block_w3_reg_reg[13]_0 ),
        .I3(op95_in[1]),
        .I4(op98_in[1]),
        .I5(\block_w3_reg[27]_i_8_n_0 ),
        .O(\block_w3_reg[27]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \block_w3_reg[27]_i_4 
       (.I0(\block_w3_reg[30]_i_10_n_0 ),
        .I1(\block_w3_reg[30]_i_11_n_0 ),
        .O(\block_w3_reg[27]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0F00F2222F22F000)) 
    \block_w3_reg[27]_i_5__0 
       (.I0(sword_ctr_rst),
        .I1(dec_ctrl_reg),
        .I2(dec_new_block[27]),
        .I3(ready_new),
        .I4(round_key[15]),
        .I5(core_block[15]),
        .O(\block_w3_reg[27]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \block_w3_reg[27]_i_6 
       (.I0(g0_b0_i_7__6_n_0),
        .I1(inv_sbox_inst_n_27),
        .I2(tmp_sboxw[31]),
        .I3(g2_b3__2_n_0),
        .I4(tmp_sboxw[30]),
        .I5(g3_b3__2_n_0),
        .O(\block_w3_reg[27]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w3_reg[27]_i_7 
       (.I0(dec_new_block[18]),
        .I1(round_key[10]),
        .I2(round_key[18]),
        .I3(dec_new_block[30]),
        .I4(round_key[8]),
        .I5(dec_new_block[14]),
        .O(\block_w3_reg_reg[18]_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w3_reg[27]_i_8 
       (.I0(dec_new_block[26]),
        .I1(round_key[14]),
        .I2(dec_new_block[3]),
        .I3(\block_w3_reg_reg[3]_1 ),
        .O(\block_w3_reg[27]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8228)) 
    \block_w3_reg[28]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w3_reg[28]_i_2__0_n_0 ),
        .I2(\block_w3_reg[28]_i_3__0_n_0 ),
        .I3(\block_w2_reg_reg[2]_1 ),
        .I4(\block_w3_reg[28]_i_5__0_n_0 ),
        .I5(\block_w3_reg[28]_i_6_n_0 ),
        .O(\block_w3_reg[28]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w3_reg[28]_i_2__0 
       (.I0(\block_w3_reg_reg[27]_0 ),
        .I1(\block_w3_reg[31]_i_11_n_0 ),
        .I2(op95_in[3]),
        .I3(\block_w3_reg[30]_i_11_n_0 ),
        .O(\block_w3_reg[28]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w3_reg[28]_i_3__0 
       (.I0(op98_in[1]),
        .I1(op95_in[1]),
        .I2(\block_w3_reg_reg[13]_0 ),
        .I3(\block_w3_reg_reg[21]_0 ),
        .I4(\block_w3_reg_reg[17]_0 ),
        .O(\block_w3_reg[28]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0F00F2222F22F000)) 
    \block_w3_reg[28]_i_5__0 
       (.I0(sword_ctr_rst),
        .I1(dec_ctrl_reg),
        .I2(dec_new_block[28]),
        .I3(ready_new),
        .I4(round_key[16]),
        .I5(core_block[16]),
        .O(\block_w3_reg[28]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \block_w3_reg[28]_i_6 
       (.I0(g0_b0_i_7__6_n_0),
        .I1(inv_sbox_inst_n_28),
        .I2(tmp_sboxw[31]),
        .I3(g2_b4__2_n_0),
        .I4(tmp_sboxw[30]),
        .I5(g3_b4__2_n_0),
        .O(\block_w3_reg[28]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w3_reg[29]_i_11 
       (.I0(dec_new_block[14]),
        .I1(round_key[8]),
        .I2(dec_new_block[30]),
        .I3(round_key[18]),
        .O(\block_w3_reg_reg[14]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8228)) 
    \block_w3_reg[29]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w3_reg[29]_i_2_n_0 ),
        .I2(\block_w3_reg_reg[29]_0 ),
        .I3(\block_w2_reg_reg[5]_3 ),
        .I4(\block_w3_reg[29]_i_5_n_0 ),
        .I5(\block_w3_reg[29]_i_6_n_0 ),
        .O(\block_w3_reg[29]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \block_w3_reg[29]_i_2 
       (.I0(\block_w3_reg_reg[27]_0 ),
        .I1(\block_w3_reg[30]_i_10_n_0 ),
        .O(\block_w3_reg[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0F00F2222F22F000)) 
    \block_w3_reg[29]_i_5 
       (.I0(sword_ctr_rst),
        .I1(dec_ctrl_reg),
        .I2(dec_new_block[29]),
        .I3(ready_new),
        .I4(round_key[17]),
        .I5(core_block[17]),
        .O(\block_w3_reg[29]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \block_w3_reg[29]_i_6 
       (.I0(g0_b0_i_7__6_n_0),
        .I1(inv_sbox_inst_n_29),
        .I2(tmp_sboxw[31]),
        .I3(g2_b5__2_n_0),
        .I4(tmp_sboxw[30]),
        .I5(g3_b5__2_n_0),
        .O(\block_w3_reg[29]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w3_reg[29]_i_8 
       (.I0(dec_new_block[21]),
        .I1(\block_w3_reg_reg[21]_1 ),
        .I2(dec_new_block[5]),
        .I3(\block_w3_reg_reg[5]_0 ),
        .O(\block_w3_reg_reg[21]_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF28)) 
    \block_w3_reg[2]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w3_reg_reg[2]_0 ),
        .I2(\block_w3_reg_reg[2]_1 ),
        .I3(\block_w3_reg[2]_i_4_n_0 ),
        .I4(\block_w3_reg[2]_i_5_n_0 ),
        .O(\block_w3_reg[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF006000600060)) 
    \block_w3_reg[2]_i_4 
       (.I0(round_key[65]),
        .I1(core_block[65]),
        .I2(sword_ctr_rst),
        .I3(dec_ctrl_reg),
        .I4(p_0_in31_in[2]),
        .I5(ready_new),
        .O(\block_w3_reg[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \block_w3_reg[2]_i_5 
       (.I0(g0_b0_i_7__6_n_0),
        .I1(inv_sbox_inst_n_2),
        .I2(tmp_sboxw[7]),
        .I3(g2_b2_n_0),
        .I4(tmp_sboxw[6]),
        .I5(g3_b2_n_0),
        .O(\block_w3_reg[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w3_reg[2]_i_6 
       (.I0(dec_new_block[114]),
        .I1(round_key[74]),
        .I2(round_key[83]),
        .I3(dec_new_block[126]),
        .I4(\block_w3_reg[2]_i_2 ),
        .I5(dec_new_block[110]),
        .O(\block_w0_reg_reg[18]_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w3_reg[2]_i_7__0 
       (.I0(dec_new_block[112]),
        .I1(round_key[73]),
        .I2(dec_new_block[96]),
        .I3(round_key[63]),
        .O(\block_w0_reg_reg[16]_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w3_reg[30]_i_10 
       (.I0(dec_new_block[11]),
        .I1(\block_w3_reg_reg[11]_0 ),
        .I2(dec_new_block[7]),
        .I3(round_key[2]),
        .O(\block_w3_reg[30]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w3_reg[30]_i_11 
       (.I0(dec_new_block[19]),
        .I1(\block_w3_reg_reg[19]_0 ),
        .I2(dec_new_block[15]),
        .I3(round_key[9]),
        .O(\block_w3_reg[30]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF28)) 
    \block_w3_reg[30]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w3_reg_reg[30]_0 ),
        .I2(\block_w3_reg[30]_i_3__0_n_0 ),
        .I3(\block_w3_reg[30]_i_4_n_0 ),
        .I4(\block_w3_reg[30]_i_5_n_0 ),
        .O(\block_w3_reg[30]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w3_reg[30]_i_3__0 
       (.I0(\block_w3_reg_reg[3]_0 ),
        .I1(\block_w3_reg_reg[27]_0 ),
        .I2(\block_w3_reg[30]_i_10_n_0 ),
        .I3(\block_w3_reg[30]_i_11_n_0 ),
        .I4(\block_w3_reg[31]_i_12_n_0 ),
        .O(\block_w3_reg[30]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0F00F2222F22F000)) 
    \block_w3_reg[30]_i_4 
       (.I0(sword_ctr_rst),
        .I1(dec_ctrl_reg),
        .I2(dec_new_block[30]),
        .I3(ready_new),
        .I4(round_key[18]),
        .I5(core_block[18]),
        .O(\block_w3_reg[30]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \block_w3_reg[30]_i_5 
       (.I0(g0_b0_i_7__6_n_0),
        .I1(inv_sbox_inst_n_30),
        .I2(tmp_sboxw[31]),
        .I3(g2_b6__2_n_0),
        .I4(tmp_sboxw[30]),
        .I5(g3_b6__2_n_0),
        .O(\block_w3_reg[30]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w3_reg[30]_i_6 
       (.I0(dec_new_block[22]),
        .I1(\block_w3_reg_reg[22]_1 ),
        .I2(dec_new_block[6]),
        .I3(\block_w2_reg[3]_i_2__0_0 ),
        .O(\block_w3_reg_reg[22]_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w3_reg[30]_i_8 
       (.I0(dec_new_block[3]),
        .I1(\block_w3_reg_reg[3]_1 ),
        .I2(dec_new_block[31]),
        .I3(round_key[19]),
        .O(\block_w3_reg_reg[3]_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w3_reg[30]_i_9 
       (.I0(dec_new_block[27]),
        .I1(round_key[15]),
        .I2(dec_new_block[23]),
        .I3(round_key[11]),
        .O(\block_w3_reg_reg[27]_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w3_reg[31]_i_11 
       (.I0(dec_new_block[20]),
        .I1(\block_w3_reg_reg[20]_0 ),
        .I2(dec_new_block[4]),
        .I3(\block_w3_reg_reg[4]_0 ),
        .O(\block_w3_reg[31]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w3_reg[31]_i_12 
       (.I0(dec_new_block[12]),
        .I1(round_key[6]),
        .I2(dec_new_block[28]),
        .I3(round_key[16]),
        .O(\block_w3_reg[31]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF80C08000)) 
    \block_w3_reg[31]_i_16 
       (.I0(dec_new_block[31]),
        .I1(p_0_in[1]),
        .I2(g0_b0_i_7__6_n_0),
        .I3(p_0_in[0]),
        .I4(dec_new_block[63]),
        .I5(\block_w3_reg[31]_i_18_n_0 ),
        .O(tmp_sboxw[31]));
  LUT6 #(
    .INIT(64'hFFFFFFFF80C08000)) 
    \block_w3_reg[31]_i_17 
       (.I0(dec_new_block[30]),
        .I1(p_0_in[1]),
        .I2(g0_b0_i_7__6_n_0),
        .I3(p_0_in[0]),
        .I4(dec_new_block[62]),
        .I5(\block_w3_reg[31]_i_19_n_0 ),
        .O(tmp_sboxw[30]));
  LUT6 #(
    .INIT(64'h000000000000AC00)) 
    \block_w3_reg[31]_i_18 
       (.I0(dec_new_block[95]),
        .I1(dec_new_block[127]),
        .I2(p_0_in[0]),
        .I3(dec_ctrl_reg),
        .I4(sword_ctr_rst),
        .I5(p_0_in[1]),
        .O(\block_w3_reg[31]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000AC00)) 
    \block_w3_reg[31]_i_19 
       (.I0(dec_new_block[94]),
        .I1(dec_new_block[126]),
        .I2(p_0_in[0]),
        .I3(dec_ctrl_reg),
        .I4(sword_ctr_rst),
        .I5(p_0_in[1]),
        .O(\block_w3_reg[31]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'hFF80)) 
    \block_w3_reg[31]_i_1__0 
       (.I0(p_0_in[0]),
        .I1(p_0_in[1]),
        .I2(dec_ctrl_reg),
        .I3(sword_ctr_rst),
        .O(block_w3_we));
  LUT5 #(
    .INIT(32'hFFFFFF28)) 
    \block_w3_reg[31]_i_2__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w3_reg_reg[31]_1 ),
        .I2(\block_w3_reg[31]_i_5_n_0 ),
        .I3(\block_w3_reg[31]_i_6_n_0 ),
        .I4(\block_w3_reg[31]_i_7_n_0 ),
        .O(\block_w3_reg[31]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888888880)) 
    \block_w3_reg[31]_i_3 
       (.I0(dec_ctrl_reg),
        .I1(sword_ctr_rst),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(\block_w3_reg[31]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w3_reg[31]_i_5 
       (.I0(\block_w3_reg[31]_i_11_n_0 ),
        .I1(\block_w3_reg[31]_i_12_n_0 ),
        .I2(\block_w3_reg_reg[31]_0 ),
        .I3(op95_in[4]),
        .O(\block_w3_reg[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0F00F2222F22F000)) 
    \block_w3_reg[31]_i_6 
       (.I0(sword_ctr_rst),
        .I1(dec_ctrl_reg),
        .I2(dec_new_block[31]),
        .I3(ready_new),
        .I4(round_key[19]),
        .I5(core_block[19]),
        .O(\block_w3_reg[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \block_w3_reg[31]_i_7 
       (.I0(g0_b0_i_7__6_n_0),
        .I1(inv_sbox_inst_n_31),
        .I2(tmp_sboxw[31]),
        .I3(g2_b7__2_n_0),
        .I4(tmp_sboxw[30]),
        .I5(g3_b7__2_n_0),
        .O(\block_w3_reg[31]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w3_reg[31]_i_8__0 
       (.I0(dec_new_block[13]),
        .I1(round_key[7]),
        .I2(dec_new_block[29]),
        .I3(round_key[17]),
        .O(\block_w3_reg_reg[13]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8228)) 
    \block_w3_reg[3]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w3_reg[3]_i_2__0_n_0 ),
        .I2(\block_w0_reg_reg[17]_0 ),
        .I3(\block_w3_reg_reg[3]_2 ),
        .I4(\block_w3_reg[3]_i_5__0_n_0 ),
        .I5(\block_w3_reg[3]_i_6_n_0 ),
        .O(\block_w3_reg[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w3_reg[3]_i_2__0 
       (.I0(\block_w0_reg_reg[27]_0 ),
        .I1(\block_w3_reg[3]_i_7_n_0 ),
        .I2(p_0_in54_in[2]),
        .I3(\block_w0_reg_reg[21]_0 ),
        .I4(\block_w0_reg_reg[13]_0 ),
        .I5(\block_w3_reg_reg[3]_3 ),
        .O(\block_w3_reg[3]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w3_reg[3]_i_3__0 
       (.I0(dec_new_block[113]),
        .I1(\block_w0_reg_reg[17]_1 ),
        .I2(dec_new_block[97]),
        .I3(round_key[64]),
        .O(\block_w0_reg_reg[17]_0 ));
  LUT6 #(
    .INIT(64'h66F600F066660000)) 
    \block_w3_reg[3]_i_5__0 
       (.I0(\block_w3_reg_reg[3]_1 ),
        .I1(dec_new_block[3]),
        .I2(sword_ctr_rst),
        .I3(dec_ctrl_reg),
        .I4(ready_new),
        .I5(addroundkey_return[12]),
        .O(\block_w3_reg[3]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \block_w3_reg[3]_i_6 
       (.I0(g0_b0_i_7__6_n_0),
        .I1(inv_sbox_inst_n_3),
        .I2(tmp_sboxw[7]),
        .I3(g2_b3_n_0),
        .I4(tmp_sboxw[6]),
        .I5(g3_b3_n_0),
        .O(\block_w3_reg[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w3_reg[3]_i_7 
       (.I0(dec_new_block[122]),
        .I1(round_key[79]),
        .I2(round_key[66]),
        .I3(dec_new_block[102]),
        .I4(round_key[75]),
        .I5(dec_new_block[118]),
        .O(\block_w3_reg[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8228)) 
    \block_w3_reg[4]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w3_reg[4]_i_2__0_n_0 ),
        .I2(\block_w3_reg_reg[4]_1 ),
        .I3(\block_w3_reg[4]_i_4_n_0 ),
        .I4(\block_w3_reg[4]_i_5__0_n_0 ),
        .I5(\block_w3_reg[4]_i_6_n_0 ),
        .O(\block_w3_reg[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \block_w3_reg[4]_i_2__0 
       (.I0(\block_w0_reg_reg[3]_0 ),
        .I1(\block_w0_reg_reg[27]_0 ),
        .O(\block_w3_reg[4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w3_reg[4]_i_4 
       (.I0(\block_w0_reg_reg[17]_0 ),
        .I1(\block_w0_reg_reg[13]_0 ),
        .I2(\block_w0_reg_reg[21]_0 ),
        .I3(op190_in[1]),
        .I4(op193_in[1]),
        .I5(\block_w3_reg_reg[4]_2 ),
        .O(\block_w3_reg[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h66F600F066660000)) 
    \block_w3_reg[4]_i_5__0 
       (.I0(\block_w3_reg_reg[4]_0 ),
        .I1(dec_new_block[4]),
        .I2(sword_ctr_rst),
        .I3(dec_ctrl_reg),
        .I4(ready_new),
        .I5(addroundkey_return[13]),
        .O(\block_w3_reg[4]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \block_w3_reg[4]_i_6 
       (.I0(g0_b0_i_7__6_n_0),
        .I1(inv_sbox_inst_n_4),
        .I2(tmp_sboxw[7]),
        .I3(g2_b4_n_0),
        .I4(tmp_sboxw[6]),
        .I5(g3_b4_n_0),
        .O(\block_w3_reg[4]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w3_reg[5]_i_13 
       (.I0(dec_new_block[118]),
        .I1(round_key[75]),
        .I2(dec_new_block[102]),
        .I3(round_key[66]),
        .O(\block_w0_reg_reg[22]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8228)) 
    \block_w3_reg[5]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w3_reg[5]_i_2_n_0 ),
        .I2(\block_w3_reg_reg[5]_1 ),
        .I3(\block_w3_reg_reg[5]_2 ),
        .I4(\block_w3_reg[5]_i_5_n_0 ),
        .I5(\block_w3_reg[5]_i_6_n_0 ),
        .O(\block_w3_reg[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \block_w3_reg[5]_i_2 
       (.I0(\block_w0_reg_reg[3]_0 ),
        .I1(\block_w3_reg[6]_i_12_n_0 ),
        .O(\block_w3_reg[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h66F600F066660000)) 
    \block_w3_reg[5]_i_5 
       (.I0(\block_w3_reg_reg[5]_0 ),
        .I1(dec_new_block[5]),
        .I2(sword_ctr_rst),
        .I3(dec_ctrl_reg),
        .I4(ready_new),
        .I5(addroundkey_return[14]),
        .O(\block_w3_reg[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \block_w3_reg[5]_i_6 
       (.I0(g0_b0_i_7__6_n_0),
        .I1(inv_sbox_inst_n_5),
        .I2(tmp_sboxw[7]),
        .I3(g2_b5_n_0),
        .I4(tmp_sboxw[6]),
        .I5(g3_b5_n_0),
        .O(\block_w3_reg[5]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w3_reg[5]_i_8 
       (.I0(dec_new_block[109]),
        .I1(\block_w0_reg_reg[13]_1 ),
        .I2(dec_new_block[125]),
        .I3(round_key[82]),
        .O(\block_w0_reg_reg[13]_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w3_reg[6]_i_10 
       (.I0(dec_new_block[123]),
        .I1(round_key[80]),
        .I2(dec_new_block[119]),
        .I3(round_key[76]),
        .O(\block_w0_reg_reg[27]_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w3_reg[6]_i_11 
       (.I0(dec_new_block[107]),
        .I1(\block_w0_reg_reg[11]_0 ),
        .I2(dec_new_block[103]),
        .I3(round_key[67]),
        .O(\block_w3_reg[6]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w3_reg[6]_i_12 
       (.I0(dec_new_block[115]),
        .I1(\block_w0_reg_reg[19]_0 ),
        .I2(dec_new_block[111]),
        .I3(round_key[72]),
        .O(\block_w3_reg[6]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF28)) 
    \block_w3_reg[6]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w3_reg_reg[6]_0 ),
        .I2(\block_w3_reg[6]_i_4_n_0 ),
        .I3(\block_w3_reg[6]_i_5_n_0 ),
        .I4(\block_w3_reg[6]_i_6_n_0 ),
        .O(\block_w3_reg[6]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \block_w3_reg[6]_i_2 
       (.I0(config_pin),
        .O(\config_pin[2] ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w3_reg[6]_i_4 
       (.I0(\block_w0_reg_reg[3]_0 ),
        .I1(\block_w0_reg_reg[27]_0 ),
        .I2(\block_w3_reg[6]_i_11_n_0 ),
        .I3(\block_w3_reg[6]_i_12_n_0 ),
        .I4(\block_w3_reg[7]_i_9_n_0 ),
        .O(\block_w3_reg[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF006000600060)) 
    \block_w3_reg[6]_i_5 
       (.I0(round_key[66]),
        .I1(core_block[66]),
        .I2(sword_ctr_rst),
        .I3(dec_ctrl_reg),
        .I4(p_0_in31_in[3]),
        .I5(ready_new),
        .O(\block_w3_reg[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \block_w3_reg[6]_i_6 
       (.I0(g0_b0_i_7__6_n_0),
        .I1(inv_sbox_inst_n_6),
        .I2(tmp_sboxw[7]),
        .I3(g2_b6_n_0),
        .I4(tmp_sboxw[6]),
        .I5(g3_b6_n_0),
        .O(\block_w3_reg[6]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w3_reg[6]_i_7__0 
       (.I0(dec_new_block[110]),
        .I1(\block_w3_reg[2]_i_2 ),
        .I2(dec_new_block[126]),
        .I3(round_key[83]),
        .O(\block_w0_reg_reg[14]_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w3_reg[6]_i_9 
       (.I0(dec_new_block[99]),
        .I1(\block_w0_reg_reg[3]_1 ),
        .I2(dec_new_block[127]),
        .I3(round_key[84]),
        .O(\block_w0_reg_reg[3]_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w3_reg[7]_i_10 
       (.I0(dec_new_block[108]),
        .I1(round_key[71]),
        .I2(dec_new_block[124]),
        .I3(round_key[81]),
        .O(\block_w3_reg[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF80C08000)) 
    \block_w3_reg[7]_i_14 
       (.I0(dec_new_block[7]),
        .I1(p_0_in[1]),
        .I2(g0_b0_i_7__6_n_0),
        .I3(p_0_in[0]),
        .I4(dec_new_block[39]),
        .I5(\block_w3_reg[7]_i_16_n_0 ),
        .O(tmp_sboxw[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFF80C08000)) 
    \block_w3_reg[7]_i_15 
       (.I0(dec_new_block[6]),
        .I1(p_0_in[1]),
        .I2(g0_b0_i_7__6_n_0),
        .I3(p_0_in[0]),
        .I4(dec_new_block[38]),
        .I5(\block_w3_reg[7]_i_17_n_0 ),
        .O(tmp_sboxw[6]));
  LUT6 #(
    .INIT(64'h000000000000AC00)) 
    \block_w3_reg[7]_i_16 
       (.I0(dec_new_block[71]),
        .I1(dec_new_block[103]),
        .I2(p_0_in[0]),
        .I3(dec_ctrl_reg),
        .I4(sword_ctr_rst),
        .I5(p_0_in[1]),
        .O(\block_w3_reg[7]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000AC00)) 
    \block_w3_reg[7]_i_17 
       (.I0(dec_new_block[70]),
        .I1(dec_new_block[102]),
        .I2(p_0_in[0]),
        .I3(dec_ctrl_reg),
        .I4(sword_ctr_rst),
        .I5(p_0_in[1]),
        .O(\block_w3_reg[7]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF28)) 
    \block_w3_reg[7]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w3_reg_reg[7]_0 ),
        .I2(\block_w3_reg[7]_i_3__0_n_0 ),
        .I3(\block_w3_reg[7]_i_4_n_0 ),
        .I4(\block_w3_reg[7]_i_5_n_0 ),
        .O(\block_w3_reg[7]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w3_reg[7]_i_3__0 
       (.I0(\block_w3_reg[7]_i_9_n_0 ),
        .I1(\block_w3_reg[7]_i_10_n_0 ),
        .I2(op193_in[4]),
        .I3(op191_in[1]),
        .O(\block_w3_reg[7]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF006000600060)) 
    \block_w3_reg[7]_i_4 
       (.I0(round_key[67]),
        .I1(core_block[67]),
        .I2(sword_ctr_rst),
        .I3(dec_ctrl_reg),
        .I4(\block_w3_reg_reg[31]_0 ),
        .I5(ready_new),
        .O(\block_w3_reg[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \block_w3_reg[7]_i_5 
       (.I0(g0_b0_i_7__6_n_0),
        .I1(inv_sbox_inst_n_7),
        .I2(tmp_sboxw[7]),
        .I3(g2_b7_n_0),
        .I4(tmp_sboxw[6]),
        .I5(g3_b7_n_0),
        .O(\block_w3_reg[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w3_reg[7]_i_6 
       (.I0(dec_new_block[117]),
        .I1(\block_w0_reg_reg[21]_1 ),
        .I2(dec_new_block[101]),
        .I3(\block_w0_reg[29]_i_2 ),
        .O(\block_w0_reg_reg[21]_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w3_reg[7]_i_9 
       (.I0(dec_new_block[116]),
        .I1(\block_w0_reg_reg[20]_0 ),
        .I2(dec_new_block[100]),
        .I3(\block_w0_reg_reg[4]_0 ),
        .O(\block_w3_reg[7]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8228)) 
    \block_w3_reg[8]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w3_reg_reg[8]_0 ),
        .I2(op161_in[0]),
        .I3(\block_w3_reg[8]_i_4_n_0 ),
        .I4(\block_w3_reg[8]_i_5_n_0 ),
        .I5(\block_w3_reg[8]_i_6_n_0 ),
        .O(\block_w3_reg[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \block_w3_reg[8]_i_4 
       (.I0(\block_w1_reg_reg[29]_0 ),
        .I1(\block_w1_reg_reg[21]_0 ),
        .O(\block_w3_reg[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF006000600060)) 
    \block_w3_reg[8]_i_5 
       (.I0(round_key[45]),
        .I1(core_block[45]),
        .I2(sword_ctr_rst),
        .I3(dec_ctrl_reg),
        .I4(op95_in[0]),
        .I5(ready_new),
        .O(\block_w3_reg[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \block_w3_reg[8]_i_6 
       (.I0(g0_b0_i_7__6_n_0),
        .I1(inv_sbox_inst_n_8),
        .I2(tmp_sboxw[15]),
        .I3(g2_b0__0_n_0),
        .I4(tmp_sboxw[14]),
        .I5(g3_b0__0_n_0),
        .O(\block_w3_reg[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8228)) 
    \block_w3_reg[9]_i_1__0 
       (.I0(\block_w3_reg[31]_i_3_n_0 ),
        .I1(\block_w3_reg[9]_i_2__0_n_0 ),
        .I2(\block_w3_reg_reg[9]_0 ),
        .I3(\block_w1_reg_reg[17]_0 ),
        .I4(\block_w3_reg[9]_i_5__0_n_0 ),
        .I5(\block_w3_reg[9]_i_6_n_0 ),
        .O(\block_w3_reg[9]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w3_reg[9]_i_2__0 
       (.I0(\block_w1_reg_reg[29]_0 ),
        .I1(\block_w1_reg_reg[21]_0 ),
        .I2(op161_in[1]),
        .I3(p_0_in46_in[0]),
        .O(\block_w3_reg[9]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w3_reg[9]_i_4 
       (.I0(dec_new_block[81]),
        .I1(\block_w1_reg_reg[17]_1 ),
        .I2(dec_new_block[65]),
        .I3(round_key[40]),
        .O(\block_w1_reg_reg[17]_0 ));
  LUT6 #(
    .INIT(64'hFFFF006000600060)) 
    \block_w3_reg[9]_i_5__0 
       (.I0(round_key[46]),
        .I1(core_block[46]),
        .I2(sword_ctr_rst),
        .I3(dec_ctrl_reg),
        .I4(op95_in[1]),
        .I5(ready_new),
        .O(\block_w3_reg[9]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \block_w3_reg[9]_i_6 
       (.I0(g0_b0_i_7__6_n_0),
        .I1(inv_sbox_inst_n_9),
        .I2(tmp_sboxw[15]),
        .I3(g2_b1__0_n_0),
        .I4(tmp_sboxw[14]),
        .I5(g3_b1__0_n_0),
        .O(\block_w3_reg[9]_i_6_n_0 ));
  FDCE \block_w3_reg_reg[0] 
       (.C(clk),
        .CE(block_w3_we),
        .CLR(\config_pin[2] ),
        .D(\block_w3_reg[0]_i_1__0_n_0 ),
        .Q(dec_new_block[0]));
  FDCE \block_w3_reg_reg[10] 
       (.C(clk),
        .CE(block_w3_we),
        .CLR(\config_pin[2]_0 ),
        .D(\block_w3_reg[10]_i_1__0_n_0 ),
        .Q(dec_new_block[10]));
  FDCE \block_w3_reg_reg[11] 
       (.C(clk),
        .CE(block_w3_we),
        .CLR(\config_pin[2]_0 ),
        .D(\block_w3_reg[11]_i_1__0_n_0 ),
        .Q(dec_new_block[11]));
  FDCE \block_w3_reg_reg[12] 
       (.C(clk),
        .CE(block_w3_we),
        .CLR(\config_pin[2]_0 ),
        .D(\block_w3_reg[12]_i_1__0_n_0 ),
        .Q(dec_new_block[12]));
  FDCE \block_w3_reg_reg[13] 
       (.C(clk),
        .CE(block_w3_we),
        .CLR(\config_pin[2]_0 ),
        .D(\block_w3_reg[13]_i_1__0_n_0 ),
        .Q(dec_new_block[13]));
  FDCE \block_w3_reg_reg[14] 
       (.C(clk),
        .CE(block_w3_we),
        .CLR(\config_pin[2]_0 ),
        .D(\block_w3_reg[14]_i_1__0_n_0 ),
        .Q(dec_new_block[14]));
  FDCE \block_w3_reg_reg[15] 
       (.C(clk),
        .CE(block_w3_we),
        .CLR(\config_pin[2]_0 ),
        .D(\block_w3_reg[15]_i_1__0_n_0 ),
        .Q(dec_new_block[15]));
  FDCE \block_w3_reg_reg[16] 
       (.C(clk),
        .CE(block_w3_we),
        .CLR(\config_pin[2]_0 ),
        .D(\block_w3_reg[16]_i_1__0_n_0 ),
        .Q(dec_new_block[16]));
  FDCE \block_w3_reg_reg[17] 
       (.C(clk),
        .CE(block_w3_we),
        .CLR(\config_pin[2]_0 ),
        .D(\block_w3_reg[17]_i_1__0_n_0 ),
        .Q(dec_new_block[17]));
  FDCE \block_w3_reg_reg[18] 
       (.C(clk),
        .CE(block_w3_we),
        .CLR(\config_pin[2]_0 ),
        .D(\block_w3_reg[18]_i_1__0_n_0 ),
        .Q(dec_new_block[18]));
  FDCE \block_w3_reg_reg[19] 
       (.C(clk),
        .CE(block_w3_we),
        .CLR(\config_pin[2]_0 ),
        .D(\block_w3_reg[19]_i_1__0_n_0 ),
        .Q(dec_new_block[19]));
  FDCE \block_w3_reg_reg[1] 
       (.C(clk),
        .CE(block_w3_we),
        .CLR(\config_pin[2] ),
        .D(\block_w3_reg[1]_i_1__0_n_0 ),
        .Q(dec_new_block[1]));
  FDCE \block_w3_reg_reg[20] 
       (.C(clk),
        .CE(block_w3_we),
        .CLR(\config_pin[2]_0 ),
        .D(\block_w3_reg[20]_i_1__0_n_0 ),
        .Q(dec_new_block[20]));
  FDCE \block_w3_reg_reg[21] 
       (.C(clk),
        .CE(block_w3_we),
        .CLR(\config_pin[2]_0 ),
        .D(\block_w3_reg[21]_i_1__0_n_0 ),
        .Q(dec_new_block[21]));
  FDCE \block_w3_reg_reg[22] 
       (.C(clk),
        .CE(block_w3_we),
        .CLR(\config_pin[2]_0 ),
        .D(\block_w3_reg[22]_i_1__0_n_0 ),
        .Q(dec_new_block[22]));
  FDCE \block_w3_reg_reg[23] 
       (.C(clk),
        .CE(block_w3_we),
        .CLR(\config_pin[2]_0 ),
        .D(\block_w3_reg[23]_i_1__0_n_0 ),
        .Q(dec_new_block[23]));
  FDCE \block_w3_reg_reg[24] 
       (.C(clk),
        .CE(block_w3_we),
        .CLR(\config_pin[2]_0 ),
        .D(\block_w3_reg[24]_i_1__0_n_0 ),
        .Q(dec_new_block[24]));
  FDCE \block_w3_reg_reg[25] 
       (.C(clk),
        .CE(block_w3_we),
        .CLR(\config_pin[2]_0 ),
        .D(\block_w3_reg[25]_i_1__0_n_0 ),
        .Q(dec_new_block[25]));
  FDCE \block_w3_reg_reg[26] 
       (.C(clk),
        .CE(block_w3_we),
        .CLR(\config_pin[2]_0 ),
        .D(\block_w3_reg[26]_i_1__0_n_0 ),
        .Q(dec_new_block[26]));
  FDCE \block_w3_reg_reg[27] 
       (.C(clk),
        .CE(block_w3_we),
        .CLR(\config_pin[2]_0 ),
        .D(\block_w3_reg[27]_i_1__0_n_0 ),
        .Q(dec_new_block[27]));
  FDCE \block_w3_reg_reg[28] 
       (.C(clk),
        .CE(block_w3_we),
        .CLR(\config_pin[2]_0 ),
        .D(\block_w3_reg[28]_i_1__0_n_0 ),
        .Q(dec_new_block[28]));
  FDCE \block_w3_reg_reg[29] 
       (.C(clk),
        .CE(block_w3_we),
        .CLR(\config_pin[2]_0 ),
        .D(\block_w3_reg[29]_i_1__0_n_0 ),
        .Q(dec_new_block[29]));
  FDCE \block_w3_reg_reg[2] 
       (.C(clk),
        .CE(block_w3_we),
        .CLR(\config_pin[2] ),
        .D(\block_w3_reg[2]_i_1__0_n_0 ),
        .Q(dec_new_block[2]));
  FDCE \block_w3_reg_reg[30] 
       (.C(clk),
        .CE(block_w3_we),
        .CLR(\config_pin[2]_0 ),
        .D(\block_w3_reg[30]_i_1__0_n_0 ),
        .Q(dec_new_block[30]));
  FDCE \block_w3_reg_reg[31] 
       (.C(clk),
        .CE(block_w3_we),
        .CLR(\config_pin[2]_0 ),
        .D(\block_w3_reg[31]_i_2__0_n_0 ),
        .Q(dec_new_block[31]));
  FDCE \block_w3_reg_reg[3] 
       (.C(clk),
        .CE(block_w3_we),
        .CLR(\config_pin[2] ),
        .D(\block_w3_reg[3]_i_1__0_n_0 ),
        .Q(dec_new_block[3]));
  FDCE \block_w3_reg_reg[4] 
       (.C(clk),
        .CE(block_w3_we),
        .CLR(\config_pin[2] ),
        .D(\block_w3_reg[4]_i_1__0_n_0 ),
        .Q(dec_new_block[4]));
  FDCE \block_w3_reg_reg[5] 
       (.C(clk),
        .CE(block_w3_we),
        .CLR(\config_pin[2] ),
        .D(\block_w3_reg[5]_i_1__0_n_0 ),
        .Q(dec_new_block[5]));
  FDCE \block_w3_reg_reg[6] 
       (.C(clk),
        .CE(block_w3_we),
        .CLR(\config_pin[2] ),
        .D(\block_w3_reg[6]_i_1__0_n_0 ),
        .Q(dec_new_block[6]));
  FDCE \block_w3_reg_reg[7] 
       (.C(clk),
        .CE(block_w3_we),
        .CLR(\config_pin[2]_0 ),
        .D(\block_w3_reg[7]_i_1__0_n_0 ),
        .Q(dec_new_block[7]));
  FDCE \block_w3_reg_reg[8] 
       (.C(clk),
        .CE(block_w3_we),
        .CLR(\config_pin[2]_0 ),
        .D(\block_w3_reg[8]_i_1__0_n_0 ),
        .Q(dec_new_block[8]));
  FDCE \block_w3_reg_reg[9] 
       (.C(clk),
        .CE(block_w3_we),
        .CLR(\config_pin[2]_0 ),
        .D(\block_w3_reg[9]_i_1__0_n_0 ),
        .Q(dec_new_block[9]));
  LUT6 #(
    .INIT(64'hFA244CC2C4F6F54A)) 
    g0_b0
       (.I0(tmp_sboxw[0]),
        .I1(tmp_sboxw[1]),
        .I2(tmp_sboxw[2]),
        .I3(tmp_sboxw[3]),
        .I4(tmp_sboxw[4]),
        .I5(tmp_sboxw[5]),
        .O(g0_b0_n_0));
  LUT6 #(
    .INIT(64'hFA244CC2C4F6F54A)) 
    g0_b0__0
       (.I0(tmp_sboxw[8]),
        .I1(tmp_sboxw[9]),
        .I2(tmp_sboxw[10]),
        .I3(tmp_sboxw[11]),
        .I4(tmp_sboxw[12]),
        .I5(tmp_sboxw[13]),
        .O(g0_b0__0_n_0));
  LUT6 #(
    .INIT(64'hFA244CC2C4F6F54A)) 
    g0_b0__1
       (.I0(tmp_sboxw[16]),
        .I1(tmp_sboxw[17]),
        .I2(tmp_sboxw[18]),
        .I3(tmp_sboxw[19]),
        .I4(tmp_sboxw[20]),
        .I5(tmp_sboxw[21]),
        .O(g0_b0__1_n_0));
  LUT6 #(
    .INIT(64'hFA244CC2C4F6F54A)) 
    g0_b0__2
       (.I0(tmp_sboxw[24]),
        .I1(tmp_sboxw[25]),
        .I2(tmp_sboxw[26]),
        .I3(tmp_sboxw[27]),
        .I4(tmp_sboxw[28]),
        .I5(tmp_sboxw[29]),
        .O(g0_b0__2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF80C08000)) 
    g0_b0_i_1
       (.I0(dec_new_block[0]),
        .I1(p_0_in[1]),
        .I2(g0_b0_i_7__6_n_0),
        .I3(p_0_in[0]),
        .I4(dec_new_block[32]),
        .I5(g0_b0_i_8__2_n_0),
        .O(tmp_sboxw[0]));
  LUT6 #(
    .INIT(64'h000000000000AC00)) 
    g0_b0_i_10__3
       (.I0(dec_new_block[66]),
        .I1(dec_new_block[98]),
        .I2(p_0_in[0]),
        .I3(dec_ctrl_reg),
        .I4(sword_ctr_rst),
        .I5(p_0_in[1]),
        .O(g0_b0_i_10__3_n_0));
  LUT6 #(
    .INIT(64'h000000000000AC00)) 
    g0_b0_i_10__4
       (.I0(dec_new_block[75]),
        .I1(dec_new_block[107]),
        .I2(p_0_in[0]),
        .I3(dec_ctrl_reg),
        .I4(sword_ctr_rst),
        .I5(p_0_in[1]),
        .O(g0_b0_i_10__4_n_0));
  LUT6 #(
    .INIT(64'h000000000000AC00)) 
    g0_b0_i_10__5
       (.I0(dec_new_block[83]),
        .I1(dec_new_block[115]),
        .I2(p_0_in[0]),
        .I3(dec_ctrl_reg),
        .I4(sword_ctr_rst),
        .I5(p_0_in[1]),
        .O(g0_b0_i_10__5_n_0));
  LUT6 #(
    .INIT(64'h000000000000AC00)) 
    g0_b0_i_10__6
       (.I0(dec_new_block[91]),
        .I1(dec_new_block[123]),
        .I2(p_0_in[0]),
        .I3(dec_ctrl_reg),
        .I4(sword_ctr_rst),
        .I5(p_0_in[1]),
        .O(g0_b0_i_10__6_n_0));
  LUT6 #(
    .INIT(64'h000000000000AC00)) 
    g0_b0_i_11__3
       (.I0(dec_new_block[67]),
        .I1(dec_new_block[99]),
        .I2(p_0_in[0]),
        .I3(dec_ctrl_reg),
        .I4(sword_ctr_rst),
        .I5(p_0_in[1]),
        .O(g0_b0_i_11__3_n_0));
  LUT6 #(
    .INIT(64'h000000000000AC00)) 
    g0_b0_i_11__4
       (.I0(dec_new_block[76]),
        .I1(dec_new_block[108]),
        .I2(p_0_in[0]),
        .I3(dec_ctrl_reg),
        .I4(sword_ctr_rst),
        .I5(p_0_in[1]),
        .O(g0_b0_i_11__4_n_0));
  LUT6 #(
    .INIT(64'h000000000000AC00)) 
    g0_b0_i_11__5
       (.I0(dec_new_block[84]),
        .I1(dec_new_block[116]),
        .I2(p_0_in[0]),
        .I3(dec_ctrl_reg),
        .I4(sword_ctr_rst),
        .I5(p_0_in[1]),
        .O(g0_b0_i_11__5_n_0));
  LUT6 #(
    .INIT(64'h000000000000AC00)) 
    g0_b0_i_11__6
       (.I0(dec_new_block[92]),
        .I1(dec_new_block[124]),
        .I2(p_0_in[0]),
        .I3(dec_ctrl_reg),
        .I4(sword_ctr_rst),
        .I5(p_0_in[1]),
        .O(g0_b0_i_11__6_n_0));
  LUT6 #(
    .INIT(64'h000000000000AC00)) 
    g0_b0_i_12__3
       (.I0(dec_new_block[68]),
        .I1(dec_new_block[100]),
        .I2(p_0_in[0]),
        .I3(dec_ctrl_reg),
        .I4(sword_ctr_rst),
        .I5(p_0_in[1]),
        .O(g0_b0_i_12__3_n_0));
  LUT6 #(
    .INIT(64'h000000000000AC00)) 
    g0_b0_i_12__4
       (.I0(dec_new_block[77]),
        .I1(dec_new_block[109]),
        .I2(p_0_in[0]),
        .I3(dec_ctrl_reg),
        .I4(sword_ctr_rst),
        .I5(p_0_in[1]),
        .O(g0_b0_i_12__4_n_0));
  LUT6 #(
    .INIT(64'h000000000000AC00)) 
    g0_b0_i_12__5
       (.I0(dec_new_block[85]),
        .I1(dec_new_block[117]),
        .I2(p_0_in[0]),
        .I3(dec_ctrl_reg),
        .I4(sword_ctr_rst),
        .I5(p_0_in[1]),
        .O(g0_b0_i_12__5_n_0));
  LUT6 #(
    .INIT(64'h000000000000AC00)) 
    g0_b0_i_12__6
       (.I0(dec_new_block[93]),
        .I1(dec_new_block[125]),
        .I2(p_0_in[0]),
        .I3(dec_ctrl_reg),
        .I4(sword_ctr_rst),
        .I5(p_0_in[1]),
        .O(g0_b0_i_12__6_n_0));
  LUT6 #(
    .INIT(64'h000000000000AC00)) 
    g0_b0_i_13__0
       (.I0(dec_new_block[69]),
        .I1(dec_new_block[101]),
        .I2(p_0_in[0]),
        .I3(dec_ctrl_reg),
        .I4(sword_ctr_rst),
        .I5(p_0_in[1]),
        .O(g0_b0_i_13__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF80C08000)) 
    g0_b0_i_1__0
       (.I0(dec_new_block[8]),
        .I1(p_0_in[1]),
        .I2(g0_b0_i_7__6_n_0),
        .I3(p_0_in[0]),
        .I4(dec_new_block[40]),
        .I5(g0_b0_i_7__3_n_0),
        .O(tmp_sboxw[8]));
  LUT6 #(
    .INIT(64'hFFFFFFFF80C08000)) 
    g0_b0_i_1__1
       (.I0(dec_new_block[16]),
        .I1(p_0_in[1]),
        .I2(g0_b0_i_7__6_n_0),
        .I3(p_0_in[0]),
        .I4(dec_new_block[48]),
        .I5(g0_b0_i_7__4_n_0),
        .O(tmp_sboxw[16]));
  LUT6 #(
    .INIT(64'hFFFFFFFF80C08000)) 
    g0_b0_i_1__2
       (.I0(dec_new_block[24]),
        .I1(p_0_in[1]),
        .I2(g0_b0_i_7__6_n_0),
        .I3(p_0_in[0]),
        .I4(dec_new_block[56]),
        .I5(g0_b0_i_7__5_n_0),
        .O(tmp_sboxw[24]));
  LUT6 #(
    .INIT(64'hFFFFFFFF80C08000)) 
    g0_b0_i_2
       (.I0(dec_new_block[1]),
        .I1(p_0_in[1]),
        .I2(g0_b0_i_7__6_n_0),
        .I3(p_0_in[0]),
        .I4(dec_new_block[33]),
        .I5(g0_b0_i_9__3_n_0),
        .O(tmp_sboxw[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF80C08000)) 
    g0_b0_i_2__0
       (.I0(dec_new_block[9]),
        .I1(p_0_in[1]),
        .I2(g0_b0_i_7__6_n_0),
        .I3(p_0_in[0]),
        .I4(dec_new_block[41]),
        .I5(g0_b0_i_8__3_n_0),
        .O(tmp_sboxw[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFF80C08000)) 
    g0_b0_i_2__1
       (.I0(dec_new_block[17]),
        .I1(p_0_in[1]),
        .I2(g0_b0_i_7__6_n_0),
        .I3(p_0_in[0]),
        .I4(dec_new_block[49]),
        .I5(g0_b0_i_8__4_n_0),
        .O(tmp_sboxw[17]));
  LUT6 #(
    .INIT(64'hFFFFFFFF80C08000)) 
    g0_b0_i_2__2
       (.I0(dec_new_block[25]),
        .I1(p_0_in[1]),
        .I2(g0_b0_i_7__6_n_0),
        .I3(p_0_in[0]),
        .I4(dec_new_block[57]),
        .I5(g0_b0_i_8__5_n_0),
        .O(tmp_sboxw[25]));
  LUT6 #(
    .INIT(64'hFFFFFFFF80C08000)) 
    g0_b0_i_3
       (.I0(dec_new_block[2]),
        .I1(p_0_in[1]),
        .I2(g0_b0_i_7__6_n_0),
        .I3(p_0_in[0]),
        .I4(dec_new_block[34]),
        .I5(g0_b0_i_10__3_n_0),
        .O(tmp_sboxw[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFF80C08000)) 
    g0_b0_i_3__0
       (.I0(dec_new_block[10]),
        .I1(p_0_in[1]),
        .I2(g0_b0_i_7__6_n_0),
        .I3(p_0_in[0]),
        .I4(dec_new_block[42]),
        .I5(g0_b0_i_9__4_n_0),
        .O(tmp_sboxw[10]));
  LUT6 #(
    .INIT(64'hFFFFFFFF80C08000)) 
    g0_b0_i_3__1
       (.I0(dec_new_block[18]),
        .I1(p_0_in[1]),
        .I2(g0_b0_i_7__6_n_0),
        .I3(p_0_in[0]),
        .I4(dec_new_block[50]),
        .I5(g0_b0_i_9__5_n_0),
        .O(tmp_sboxw[18]));
  LUT6 #(
    .INIT(64'hFFFFFFFF80C08000)) 
    g0_b0_i_3__2
       (.I0(dec_new_block[26]),
        .I1(p_0_in[1]),
        .I2(g0_b0_i_7__6_n_0),
        .I3(p_0_in[0]),
        .I4(dec_new_block[58]),
        .I5(g0_b0_i_9__6_n_0),
        .O(tmp_sboxw[26]));
  LUT6 #(
    .INIT(64'hFFFFFFFF80C08000)) 
    g0_b0_i_4
       (.I0(dec_new_block[3]),
        .I1(p_0_in[1]),
        .I2(g0_b0_i_7__6_n_0),
        .I3(p_0_in[0]),
        .I4(dec_new_block[35]),
        .I5(g0_b0_i_11__3_n_0),
        .O(tmp_sboxw[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFF80C08000)) 
    g0_b0_i_4__0
       (.I0(dec_new_block[11]),
        .I1(p_0_in[1]),
        .I2(g0_b0_i_7__6_n_0),
        .I3(p_0_in[0]),
        .I4(dec_new_block[43]),
        .I5(g0_b0_i_10__4_n_0),
        .O(tmp_sboxw[11]));
  LUT6 #(
    .INIT(64'hFFFFFFFF80C08000)) 
    g0_b0_i_4__1
       (.I0(dec_new_block[19]),
        .I1(p_0_in[1]),
        .I2(g0_b0_i_7__6_n_0),
        .I3(p_0_in[0]),
        .I4(dec_new_block[51]),
        .I5(g0_b0_i_10__5_n_0),
        .O(tmp_sboxw[19]));
  LUT6 #(
    .INIT(64'hFFFFFFFF80C08000)) 
    g0_b0_i_4__2
       (.I0(dec_new_block[27]),
        .I1(p_0_in[1]),
        .I2(g0_b0_i_7__6_n_0),
        .I3(p_0_in[0]),
        .I4(dec_new_block[59]),
        .I5(g0_b0_i_10__6_n_0),
        .O(tmp_sboxw[27]));
  LUT6 #(
    .INIT(64'hFFFFFFFF80C08000)) 
    g0_b0_i_5
       (.I0(dec_new_block[4]),
        .I1(p_0_in[1]),
        .I2(g0_b0_i_7__6_n_0),
        .I3(p_0_in[0]),
        .I4(dec_new_block[36]),
        .I5(g0_b0_i_12__3_n_0),
        .O(tmp_sboxw[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFF80C08000)) 
    g0_b0_i_5__0
       (.I0(dec_new_block[12]),
        .I1(p_0_in[1]),
        .I2(g0_b0_i_7__6_n_0),
        .I3(p_0_in[0]),
        .I4(dec_new_block[44]),
        .I5(g0_b0_i_11__4_n_0),
        .O(tmp_sboxw[12]));
  LUT6 #(
    .INIT(64'hFFFFFFFF80C08000)) 
    g0_b0_i_5__1
       (.I0(dec_new_block[20]),
        .I1(p_0_in[1]),
        .I2(g0_b0_i_7__6_n_0),
        .I3(p_0_in[0]),
        .I4(dec_new_block[52]),
        .I5(g0_b0_i_11__5_n_0),
        .O(tmp_sboxw[20]));
  LUT6 #(
    .INIT(64'hFFFFFFFF80C08000)) 
    g0_b0_i_5__2
       (.I0(dec_new_block[28]),
        .I1(p_0_in[1]),
        .I2(g0_b0_i_7__6_n_0),
        .I3(p_0_in[0]),
        .I4(dec_new_block[60]),
        .I5(g0_b0_i_11__6_n_0),
        .O(tmp_sboxw[28]));
  LUT6 #(
    .INIT(64'hFFFFFFFF80C08000)) 
    g0_b0_i_6
       (.I0(dec_new_block[5]),
        .I1(p_0_in[1]),
        .I2(g0_b0_i_7__6_n_0),
        .I3(p_0_in[0]),
        .I4(dec_new_block[37]),
        .I5(g0_b0_i_13__0_n_0),
        .O(tmp_sboxw[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFF80C08000)) 
    g0_b0_i_6__0
       (.I0(dec_new_block[13]),
        .I1(p_0_in[1]),
        .I2(g0_b0_i_7__6_n_0),
        .I3(p_0_in[0]),
        .I4(dec_new_block[45]),
        .I5(g0_b0_i_12__4_n_0),
        .O(tmp_sboxw[13]));
  LUT6 #(
    .INIT(64'hFFFFFFFF80C08000)) 
    g0_b0_i_6__1
       (.I0(dec_new_block[21]),
        .I1(p_0_in[1]),
        .I2(g0_b0_i_7__6_n_0),
        .I3(p_0_in[0]),
        .I4(dec_new_block[53]),
        .I5(g0_b0_i_12__5_n_0),
        .O(tmp_sboxw[21]));
  LUT6 #(
    .INIT(64'hFFFFFFFF80C08000)) 
    g0_b0_i_6__2
       (.I0(dec_new_block[29]),
        .I1(p_0_in[1]),
        .I2(g0_b0_i_7__6_n_0),
        .I3(p_0_in[0]),
        .I4(dec_new_block[61]),
        .I5(g0_b0_i_12__6_n_0),
        .O(tmp_sboxw[29]));
  LUT6 #(
    .INIT(64'h000000000000AC00)) 
    g0_b0_i_7__3
       (.I0(dec_new_block[72]),
        .I1(dec_new_block[104]),
        .I2(p_0_in[0]),
        .I3(dec_ctrl_reg),
        .I4(sword_ctr_rst),
        .I5(p_0_in[1]),
        .O(g0_b0_i_7__3_n_0));
  LUT6 #(
    .INIT(64'h000000000000AC00)) 
    g0_b0_i_7__4
       (.I0(dec_new_block[80]),
        .I1(dec_new_block[112]),
        .I2(p_0_in[0]),
        .I3(dec_ctrl_reg),
        .I4(sword_ctr_rst),
        .I5(p_0_in[1]),
        .O(g0_b0_i_7__4_n_0));
  LUT6 #(
    .INIT(64'h000000000000AC00)) 
    g0_b0_i_7__5
       (.I0(dec_new_block[88]),
        .I1(dec_new_block[120]),
        .I2(p_0_in[0]),
        .I3(dec_ctrl_reg),
        .I4(sword_ctr_rst),
        .I5(p_0_in[1]),
        .O(g0_b0_i_7__5_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    g0_b0_i_7__6
       (.I0(dec_ctrl_reg),
        .I1(sword_ctr_rst),
        .O(g0_b0_i_7__6_n_0));
  LUT6 #(
    .INIT(64'h000000000000AC00)) 
    g0_b0_i_8__2
       (.I0(dec_new_block[64]),
        .I1(dec_new_block[96]),
        .I2(p_0_in[0]),
        .I3(dec_ctrl_reg),
        .I4(sword_ctr_rst),
        .I5(p_0_in[1]),
        .O(g0_b0_i_8__2_n_0));
  LUT6 #(
    .INIT(64'h000000000000AC00)) 
    g0_b0_i_8__3
       (.I0(dec_new_block[73]),
        .I1(dec_new_block[105]),
        .I2(p_0_in[0]),
        .I3(dec_ctrl_reg),
        .I4(sword_ctr_rst),
        .I5(p_0_in[1]),
        .O(g0_b0_i_8__3_n_0));
  LUT6 #(
    .INIT(64'h000000000000AC00)) 
    g0_b0_i_8__4
       (.I0(dec_new_block[81]),
        .I1(dec_new_block[113]),
        .I2(p_0_in[0]),
        .I3(dec_ctrl_reg),
        .I4(sword_ctr_rst),
        .I5(p_0_in[1]),
        .O(g0_b0_i_8__4_n_0));
  LUT6 #(
    .INIT(64'h000000000000AC00)) 
    g0_b0_i_8__5
       (.I0(dec_new_block[89]),
        .I1(dec_new_block[121]),
        .I2(p_0_in[0]),
        .I3(dec_ctrl_reg),
        .I4(sword_ctr_rst),
        .I5(p_0_in[1]),
        .O(g0_b0_i_8__5_n_0));
  LUT6 #(
    .INIT(64'h000000000000AC00)) 
    g0_b0_i_9__3
       (.I0(dec_new_block[65]),
        .I1(dec_new_block[97]),
        .I2(p_0_in[0]),
        .I3(dec_ctrl_reg),
        .I4(sword_ctr_rst),
        .I5(p_0_in[1]),
        .O(g0_b0_i_9__3_n_0));
  LUT6 #(
    .INIT(64'h000000000000AC00)) 
    g0_b0_i_9__4
       (.I0(dec_new_block[74]),
        .I1(dec_new_block[106]),
        .I2(p_0_in[0]),
        .I3(dec_ctrl_reg),
        .I4(sword_ctr_rst),
        .I5(p_0_in[1]),
        .O(g0_b0_i_9__4_n_0));
  LUT6 #(
    .INIT(64'h000000000000AC00)) 
    g0_b0_i_9__5
       (.I0(dec_new_block[82]),
        .I1(dec_new_block[114]),
        .I2(p_0_in[0]),
        .I3(dec_ctrl_reg),
        .I4(sword_ctr_rst),
        .I5(p_0_in[1]),
        .O(g0_b0_i_9__5_n_0));
  LUT6 #(
    .INIT(64'h000000000000AC00)) 
    g0_b0_i_9__6
       (.I0(dec_new_block[90]),
        .I1(dec_new_block[122]),
        .I2(p_0_in[0]),
        .I3(dec_ctrl_reg),
        .I4(sword_ctr_rst),
        .I5(p_0_in[1]),
        .O(g0_b0_i_9__6_n_0));
  LUT6 #(
    .INIT(64'h278AF97AA6FAED25)) 
    g0_b1
       (.I0(tmp_sboxw[0]),
        .I1(tmp_sboxw[1]),
        .I2(tmp_sboxw[2]),
        .I3(tmp_sboxw[3]),
        .I4(tmp_sboxw[4]),
        .I5(tmp_sboxw[5]),
        .O(g0_b1_n_0));
  LUT6 #(
    .INIT(64'h278AF97AA6FAED25)) 
    g0_b1__0
       (.I0(tmp_sboxw[8]),
        .I1(tmp_sboxw[9]),
        .I2(tmp_sboxw[10]),
        .I3(tmp_sboxw[11]),
        .I4(tmp_sboxw[12]),
        .I5(tmp_sboxw[13]),
        .O(g0_b1__0_n_0));
  LUT6 #(
    .INIT(64'h278AF97AA6FAED25)) 
    g0_b1__1
       (.I0(tmp_sboxw[16]),
        .I1(tmp_sboxw[17]),
        .I2(tmp_sboxw[18]),
        .I3(tmp_sboxw[19]),
        .I4(tmp_sboxw[20]),
        .I5(tmp_sboxw[21]),
        .O(g0_b1__1_n_0));
  LUT6 #(
    .INIT(64'h278AF97AA6FAED25)) 
    g0_b1__2
       (.I0(tmp_sboxw[24]),
        .I1(tmp_sboxw[25]),
        .I2(tmp_sboxw[26]),
        .I3(tmp_sboxw[27]),
        .I4(tmp_sboxw[28]),
        .I5(tmp_sboxw[29]),
        .O(g0_b1__2_n_0));
  LUT6 #(
    .INIT(64'h914A87953BE14968)) 
    g0_b2
       (.I0(tmp_sboxw[0]),
        .I1(tmp_sboxw[1]),
        .I2(tmp_sboxw[2]),
        .I3(tmp_sboxw[3]),
        .I4(tmp_sboxw[4]),
        .I5(tmp_sboxw[5]),
        .O(g0_b2_n_0));
  LUT6 #(
    .INIT(64'h914A87953BE14968)) 
    g0_b2__0
       (.I0(tmp_sboxw[8]),
        .I1(tmp_sboxw[9]),
        .I2(tmp_sboxw[10]),
        .I3(tmp_sboxw[11]),
        .I4(tmp_sboxw[12]),
        .I5(tmp_sboxw[13]),
        .O(g0_b2__0_n_0));
  LUT6 #(
    .INIT(64'h914A87953BE14968)) 
    g0_b2__1
       (.I0(tmp_sboxw[16]),
        .I1(tmp_sboxw[17]),
        .I2(tmp_sboxw[18]),
        .I3(tmp_sboxw[19]),
        .I4(tmp_sboxw[20]),
        .I5(tmp_sboxw[21]),
        .O(g0_b2__1_n_0));
  LUT6 #(
    .INIT(64'h914A87953BE14968)) 
    g0_b2__2
       (.I0(tmp_sboxw[24]),
        .I1(tmp_sboxw[25]),
        .I2(tmp_sboxw[26]),
        .I3(tmp_sboxw[27]),
        .I4(tmp_sboxw[28]),
        .I5(tmp_sboxw[29]),
        .O(g0_b2__2_n_0));
  LUT6 #(
    .INIT(64'h3A33AB82E2758986)) 
    g0_b3
       (.I0(tmp_sboxw[0]),
        .I1(tmp_sboxw[1]),
        .I2(tmp_sboxw[2]),
        .I3(tmp_sboxw[3]),
        .I4(tmp_sboxw[4]),
        .I5(tmp_sboxw[5]),
        .O(g0_b3_n_0));
  LUT6 #(
    .INIT(64'h3A33AB82E2758986)) 
    g0_b3__0
       (.I0(tmp_sboxw[8]),
        .I1(tmp_sboxw[9]),
        .I2(tmp_sboxw[10]),
        .I3(tmp_sboxw[11]),
        .I4(tmp_sboxw[12]),
        .I5(tmp_sboxw[13]),
        .O(g0_b3__0_n_0));
  LUT6 #(
    .INIT(64'h3A33AB82E2758986)) 
    g0_b3__1
       (.I0(tmp_sboxw[16]),
        .I1(tmp_sboxw[17]),
        .I2(tmp_sboxw[18]),
        .I3(tmp_sboxw[19]),
        .I4(tmp_sboxw[20]),
        .I5(tmp_sboxw[21]),
        .O(g0_b3__1_n_0));
  LUT6 #(
    .INIT(64'h3A33AB82E2758986)) 
    g0_b3__2
       (.I0(tmp_sboxw[24]),
        .I1(tmp_sboxw[25]),
        .I2(tmp_sboxw[26]),
        .I3(tmp_sboxw[27]),
        .I4(tmp_sboxw[28]),
        .I5(tmp_sboxw[29]),
        .O(g0_b3__2_n_0));
  LUT6 #(
    .INIT(64'h43A0248F2155E9B9)) 
    g0_b4
       (.I0(tmp_sboxw[0]),
        .I1(tmp_sboxw[1]),
        .I2(tmp_sboxw[2]),
        .I3(tmp_sboxw[3]),
        .I4(tmp_sboxw[4]),
        .I5(tmp_sboxw[5]),
        .O(g0_b4_n_0));
  LUT6 #(
    .INIT(64'h43A0248F2155E9B9)) 
    g0_b4__0
       (.I0(tmp_sboxw[8]),
        .I1(tmp_sboxw[9]),
        .I2(tmp_sboxw[10]),
        .I3(tmp_sboxw[11]),
        .I4(tmp_sboxw[12]),
        .I5(tmp_sboxw[13]),
        .O(g0_b4__0_n_0));
  LUT6 #(
    .INIT(64'h43A0248F2155E9B9)) 
    g0_b4__1
       (.I0(tmp_sboxw[16]),
        .I1(tmp_sboxw[17]),
        .I2(tmp_sboxw[18]),
        .I3(tmp_sboxw[19]),
        .I4(tmp_sboxw[20]),
        .I5(tmp_sboxw[21]),
        .O(g0_b4__1_n_0));
  LUT6 #(
    .INIT(64'h43A0248F2155E9B9)) 
    g0_b4__2
       (.I0(tmp_sboxw[24]),
        .I1(tmp_sboxw[25]),
        .I2(tmp_sboxw[26]),
        .I3(tmp_sboxw[27]),
        .I4(tmp_sboxw[28]),
        .I5(tmp_sboxw[29]),
        .O(g0_b4__2_n_0));
  LUT6 #(
    .INIT(64'h95DE21DA4167A5F4)) 
    g0_b5
       (.I0(tmp_sboxw[0]),
        .I1(tmp_sboxw[1]),
        .I2(tmp_sboxw[2]),
        .I3(tmp_sboxw[3]),
        .I4(tmp_sboxw[4]),
        .I5(tmp_sboxw[5]),
        .O(g0_b5_n_0));
  LUT6 #(
    .INIT(64'h95DE21DA4167A5F4)) 
    g0_b5__0
       (.I0(tmp_sboxw[8]),
        .I1(tmp_sboxw[9]),
        .I2(tmp_sboxw[10]),
        .I3(tmp_sboxw[11]),
        .I4(tmp_sboxw[12]),
        .I5(tmp_sboxw[13]),
        .O(g0_b5__0_n_0));
  LUT6 #(
    .INIT(64'h95DE21DA4167A5F4)) 
    g0_b5__1
       (.I0(tmp_sboxw[16]),
        .I1(tmp_sboxw[17]),
        .I2(tmp_sboxw[18]),
        .I3(tmp_sboxw[19]),
        .I4(tmp_sboxw[20]),
        .I5(tmp_sboxw[21]),
        .O(g0_b5__1_n_0));
  LUT6 #(
    .INIT(64'h95DE21DA4167A5F4)) 
    g0_b5__2
       (.I0(tmp_sboxw[24]),
        .I1(tmp_sboxw[25]),
        .I2(tmp_sboxw[26]),
        .I3(tmp_sboxw[27]),
        .I4(tmp_sboxw[28]),
        .I5(tmp_sboxw[29]),
        .O(g0_b5__2_n_0));
  LUT6 #(
    .INIT(64'h5B28F323FC43E20D)) 
    g0_b6
       (.I0(tmp_sboxw[0]),
        .I1(tmp_sboxw[1]),
        .I2(tmp_sboxw[2]),
        .I3(tmp_sboxw[3]),
        .I4(tmp_sboxw[4]),
        .I5(tmp_sboxw[5]),
        .O(g0_b6_n_0));
  LUT6 #(
    .INIT(64'h5B28F323FC43E20D)) 
    g0_b6__0
       (.I0(tmp_sboxw[8]),
        .I1(tmp_sboxw[9]),
        .I2(tmp_sboxw[10]),
        .I3(tmp_sboxw[11]),
        .I4(tmp_sboxw[12]),
        .I5(tmp_sboxw[13]),
        .O(g0_b6__0_n_0));
  LUT6 #(
    .INIT(64'h5B28F323FC43E20D)) 
    g0_b6__1
       (.I0(tmp_sboxw[16]),
        .I1(tmp_sboxw[17]),
        .I2(tmp_sboxw[18]),
        .I3(tmp_sboxw[19]),
        .I4(tmp_sboxw[20]),
        .I5(tmp_sboxw[21]),
        .O(g0_b6__1_n_0));
  LUT6 #(
    .INIT(64'h5B28F323FC43E20D)) 
    g0_b6__2
       (.I0(tmp_sboxw[24]),
        .I1(tmp_sboxw[25]),
        .I2(tmp_sboxw[26]),
        .I3(tmp_sboxw[27]),
        .I4(tmp_sboxw[28]),
        .I5(tmp_sboxw[29]),
        .O(g0_b6__2_n_0));
  LUT6 #(
    .INIT(64'h64A46534F2DAFD48)) 
    g0_b7
       (.I0(tmp_sboxw[0]),
        .I1(tmp_sboxw[1]),
        .I2(tmp_sboxw[2]),
        .I3(tmp_sboxw[3]),
        .I4(tmp_sboxw[4]),
        .I5(tmp_sboxw[5]),
        .O(g0_b7_n_0));
  LUT6 #(
    .INIT(64'h64A46534F2DAFD48)) 
    g0_b7__0
       (.I0(tmp_sboxw[8]),
        .I1(tmp_sboxw[9]),
        .I2(tmp_sboxw[10]),
        .I3(tmp_sboxw[11]),
        .I4(tmp_sboxw[12]),
        .I5(tmp_sboxw[13]),
        .O(g0_b7__0_n_0));
  LUT6 #(
    .INIT(64'h64A46534F2DAFD48)) 
    g0_b7__1
       (.I0(tmp_sboxw[16]),
        .I1(tmp_sboxw[17]),
        .I2(tmp_sboxw[18]),
        .I3(tmp_sboxw[19]),
        .I4(tmp_sboxw[20]),
        .I5(tmp_sboxw[21]),
        .O(g0_b7__1_n_0));
  LUT6 #(
    .INIT(64'h64A46534F2DAFD48)) 
    g0_b7__2
       (.I0(tmp_sboxw[24]),
        .I1(tmp_sboxw[25]),
        .I2(tmp_sboxw[26]),
        .I3(tmp_sboxw[27]),
        .I4(tmp_sboxw[28]),
        .I5(tmp_sboxw[29]),
        .O(g0_b7__2_n_0));
  LUT6 #(
    .INIT(64'hBF6869447A703000)) 
    g1_b0
       (.I0(tmp_sboxw[0]),
        .I1(tmp_sboxw[1]),
        .I2(tmp_sboxw[2]),
        .I3(tmp_sboxw[3]),
        .I4(tmp_sboxw[4]),
        .I5(tmp_sboxw[5]),
        .O(g1_b0_n_0));
  LUT6 #(
    .INIT(64'hBF6869447A703000)) 
    g1_b0__0
       (.I0(tmp_sboxw[8]),
        .I1(tmp_sboxw[9]),
        .I2(tmp_sboxw[10]),
        .I3(tmp_sboxw[11]),
        .I4(tmp_sboxw[12]),
        .I5(tmp_sboxw[13]),
        .O(g1_b0__0_n_0));
  LUT6 #(
    .INIT(64'hBF6869447A703000)) 
    g1_b0__1
       (.I0(tmp_sboxw[16]),
        .I1(tmp_sboxw[17]),
        .I2(tmp_sboxw[18]),
        .I3(tmp_sboxw[19]),
        .I4(tmp_sboxw[20]),
        .I5(tmp_sboxw[21]),
        .O(g1_b0__1_n_0));
  LUT6 #(
    .INIT(64'hBF6869447A703000)) 
    g1_b0__2
       (.I0(tmp_sboxw[24]),
        .I1(tmp_sboxw[25]),
        .I2(tmp_sboxw[26]),
        .I3(tmp_sboxw[27]),
        .I4(tmp_sboxw[28]),
        .I5(tmp_sboxw[29]),
        .O(g1_b0__2_n_0));
  LUT6 #(
    .INIT(64'hEAFCA1C41D80C095)) 
    g1_b1
       (.I0(tmp_sboxw[0]),
        .I1(tmp_sboxw[1]),
        .I2(tmp_sboxw[2]),
        .I3(tmp_sboxw[3]),
        .I4(tmp_sboxw[4]),
        .I5(tmp_sboxw[5]),
        .O(g1_b1_n_0));
  LUT6 #(
    .INIT(64'hEAFCA1C41D80C095)) 
    g1_b1__0
       (.I0(tmp_sboxw[8]),
        .I1(tmp_sboxw[9]),
        .I2(tmp_sboxw[10]),
        .I3(tmp_sboxw[11]),
        .I4(tmp_sboxw[12]),
        .I5(tmp_sboxw[13]),
        .O(g1_b1__0_n_0));
  LUT6 #(
    .INIT(64'hEAFCA1C41D80C095)) 
    g1_b1__1
       (.I0(tmp_sboxw[16]),
        .I1(tmp_sboxw[17]),
        .I2(tmp_sboxw[18]),
        .I3(tmp_sboxw[19]),
        .I4(tmp_sboxw[20]),
        .I5(tmp_sboxw[21]),
        .O(g1_b1__1_n_0));
  LUT6 #(
    .INIT(64'hEAFCA1C41D80C095)) 
    g1_b1__2
       (.I0(tmp_sboxw[24]),
        .I1(tmp_sboxw[25]),
        .I2(tmp_sboxw[26]),
        .I3(tmp_sboxw[27]),
        .I4(tmp_sboxw[28]),
        .I5(tmp_sboxw[29]),
        .O(g1_b1__2_n_0));
  LUT6 #(
    .INIT(64'h066ECB30FF317F9C)) 
    g1_b2
       (.I0(tmp_sboxw[0]),
        .I1(tmp_sboxw[1]),
        .I2(tmp_sboxw[2]),
        .I3(tmp_sboxw[3]),
        .I4(tmp_sboxw[4]),
        .I5(tmp_sboxw[5]),
        .O(g1_b2_n_0));
  LUT6 #(
    .INIT(64'h066ECB30FF317F9C)) 
    g1_b2__0
       (.I0(tmp_sboxw[8]),
        .I1(tmp_sboxw[9]),
        .I2(tmp_sboxw[10]),
        .I3(tmp_sboxw[11]),
        .I4(tmp_sboxw[12]),
        .I5(tmp_sboxw[13]),
        .O(g1_b2__0_n_0));
  LUT6 #(
    .INIT(64'h066ECB30FF317F9C)) 
    g1_b2__1
       (.I0(tmp_sboxw[16]),
        .I1(tmp_sboxw[17]),
        .I2(tmp_sboxw[18]),
        .I3(tmp_sboxw[19]),
        .I4(tmp_sboxw[20]),
        .I5(tmp_sboxw[21]),
        .O(g1_b2__1_n_0));
  LUT6 #(
    .INIT(64'h066ECB30FF317F9C)) 
    g1_b2__2
       (.I0(tmp_sboxw[24]),
        .I1(tmp_sboxw[25]),
        .I2(tmp_sboxw[26]),
        .I3(tmp_sboxw[27]),
        .I4(tmp_sboxw[28]),
        .I5(tmp_sboxw[29]),
        .O(g1_b2__2_n_0));
  LUT6 #(
    .INIT(64'hC67E14B661F51C62)) 
    g1_b3
       (.I0(tmp_sboxw[0]),
        .I1(tmp_sboxw[1]),
        .I2(tmp_sboxw[2]),
        .I3(tmp_sboxw[3]),
        .I4(tmp_sboxw[4]),
        .I5(tmp_sboxw[5]),
        .O(g1_b3_n_0));
  LUT6 #(
    .INIT(64'hC67E14B661F51C62)) 
    g1_b3__0
       (.I0(tmp_sboxw[8]),
        .I1(tmp_sboxw[9]),
        .I2(tmp_sboxw[10]),
        .I3(tmp_sboxw[11]),
        .I4(tmp_sboxw[12]),
        .I5(tmp_sboxw[13]),
        .O(g1_b3__0_n_0));
  LUT6 #(
    .INIT(64'hC67E14B661F51C62)) 
    g1_b3__1
       (.I0(tmp_sboxw[16]),
        .I1(tmp_sboxw[17]),
        .I2(tmp_sboxw[18]),
        .I3(tmp_sboxw[19]),
        .I4(tmp_sboxw[20]),
        .I5(tmp_sboxw[21]),
        .O(g1_b3__1_n_0));
  LUT6 #(
    .INIT(64'hC67E14B661F51C62)) 
    g1_b3__2
       (.I0(tmp_sboxw[24]),
        .I1(tmp_sboxw[25]),
        .I2(tmp_sboxw[26]),
        .I3(tmp_sboxw[27]),
        .I4(tmp_sboxw[28]),
        .I5(tmp_sboxw[29]),
        .O(g1_b3__2_n_0));
  LUT6 #(
    .INIT(64'h242535634BDAD5C7)) 
    g1_b4
       (.I0(tmp_sboxw[0]),
        .I1(tmp_sboxw[1]),
        .I2(tmp_sboxw[2]),
        .I3(tmp_sboxw[3]),
        .I4(tmp_sboxw[4]),
        .I5(tmp_sboxw[5]),
        .O(g1_b4_n_0));
  LUT6 #(
    .INIT(64'h242535634BDAD5C7)) 
    g1_b4__0
       (.I0(tmp_sboxw[8]),
        .I1(tmp_sboxw[9]),
        .I2(tmp_sboxw[10]),
        .I3(tmp_sboxw[11]),
        .I4(tmp_sboxw[12]),
        .I5(tmp_sboxw[13]),
        .O(g1_b4__0_n_0));
  LUT6 #(
    .INIT(64'h242535634BDAD5C7)) 
    g1_b4__1
       (.I0(tmp_sboxw[16]),
        .I1(tmp_sboxw[17]),
        .I2(tmp_sboxw[18]),
        .I3(tmp_sboxw[19]),
        .I4(tmp_sboxw[20]),
        .I5(tmp_sboxw[21]),
        .O(g1_b4__1_n_0));
  LUT6 #(
    .INIT(64'h242535634BDAD5C7)) 
    g1_b4__2
       (.I0(tmp_sboxw[24]),
        .I1(tmp_sboxw[25]),
        .I2(tmp_sboxw[26]),
        .I3(tmp_sboxw[27]),
        .I4(tmp_sboxw[28]),
        .I5(tmp_sboxw[29]),
        .O(g1_b4__2_n_0));
  LUT6 #(
    .INIT(64'h862233241073622F)) 
    g1_b5
       (.I0(tmp_sboxw[0]),
        .I1(tmp_sboxw[1]),
        .I2(tmp_sboxw[2]),
        .I3(tmp_sboxw[3]),
        .I4(tmp_sboxw[4]),
        .I5(tmp_sboxw[5]),
        .O(g1_b5_n_0));
  LUT6 #(
    .INIT(64'h862233241073622F)) 
    g1_b5__0
       (.I0(tmp_sboxw[8]),
        .I1(tmp_sboxw[9]),
        .I2(tmp_sboxw[10]),
        .I3(tmp_sboxw[11]),
        .I4(tmp_sboxw[12]),
        .I5(tmp_sboxw[13]),
        .O(g1_b5__0_n_0));
  LUT6 #(
    .INIT(64'h862233241073622F)) 
    g1_b5__1
       (.I0(tmp_sboxw[16]),
        .I1(tmp_sboxw[17]),
        .I2(tmp_sboxw[18]),
        .I3(tmp_sboxw[19]),
        .I4(tmp_sboxw[20]),
        .I5(tmp_sboxw[21]),
        .O(g1_b5__1_n_0));
  LUT6 #(
    .INIT(64'h862233241073622F)) 
    g1_b5__2
       (.I0(tmp_sboxw[24]),
        .I1(tmp_sboxw[25]),
        .I2(tmp_sboxw[26]),
        .I3(tmp_sboxw[27]),
        .I4(tmp_sboxw[28]),
        .I5(tmp_sboxw[29]),
        .O(g1_b5__2_n_0));
  LUT6 #(
    .INIT(64'h811147420DBF3D2F)) 
    g1_b6
       (.I0(tmp_sboxw[0]),
        .I1(tmp_sboxw[1]),
        .I2(tmp_sboxw[2]),
        .I3(tmp_sboxw[3]),
        .I4(tmp_sboxw[4]),
        .I5(tmp_sboxw[5]),
        .O(g1_b6_n_0));
  LUT6 #(
    .INIT(64'h811147420DBF3D2F)) 
    g1_b6__0
       (.I0(tmp_sboxw[8]),
        .I1(tmp_sboxw[9]),
        .I2(tmp_sboxw[10]),
        .I3(tmp_sboxw[11]),
        .I4(tmp_sboxw[12]),
        .I5(tmp_sboxw[13]),
        .O(g1_b6__0_n_0));
  LUT6 #(
    .INIT(64'h811147420DBF3D2F)) 
    g1_b6__1
       (.I0(tmp_sboxw[16]),
        .I1(tmp_sboxw[17]),
        .I2(tmp_sboxw[18]),
        .I3(tmp_sboxw[19]),
        .I4(tmp_sboxw[20]),
        .I5(tmp_sboxw[21]),
        .O(g1_b6__1_n_0));
  LUT6 #(
    .INIT(64'h811147420DBF3D2F)) 
    g1_b6__2
       (.I0(tmp_sboxw[24]),
        .I1(tmp_sboxw[25]),
        .I2(tmp_sboxw[26]),
        .I3(tmp_sboxw[27]),
        .I4(tmp_sboxw[28]),
        .I5(tmp_sboxw[29]),
        .O(g1_b6__2_n_0));
  LUT6 #(
    .INIT(64'h47193377F0F0CB56)) 
    g1_b7
       (.I0(tmp_sboxw[0]),
        .I1(tmp_sboxw[1]),
        .I2(tmp_sboxw[2]),
        .I3(tmp_sboxw[3]),
        .I4(tmp_sboxw[4]),
        .I5(tmp_sboxw[5]),
        .O(g1_b7_n_0));
  LUT6 #(
    .INIT(64'h47193377F0F0CB56)) 
    g1_b7__0
       (.I0(tmp_sboxw[8]),
        .I1(tmp_sboxw[9]),
        .I2(tmp_sboxw[10]),
        .I3(tmp_sboxw[11]),
        .I4(tmp_sboxw[12]),
        .I5(tmp_sboxw[13]),
        .O(g1_b7__0_n_0));
  LUT6 #(
    .INIT(64'h47193377F0F0CB56)) 
    g1_b7__1
       (.I0(tmp_sboxw[16]),
        .I1(tmp_sboxw[17]),
        .I2(tmp_sboxw[18]),
        .I3(tmp_sboxw[19]),
        .I4(tmp_sboxw[20]),
        .I5(tmp_sboxw[21]),
        .O(g1_b7__1_n_0));
  LUT6 #(
    .INIT(64'h47193377F0F0CB56)) 
    g1_b7__2
       (.I0(tmp_sboxw[24]),
        .I1(tmp_sboxw[25]),
        .I2(tmp_sboxw[26]),
        .I3(tmp_sboxw[27]),
        .I4(tmp_sboxw[28]),
        .I5(tmp_sboxw[29]),
        .O(g1_b7__2_n_0));
  LUT6 #(
    .INIT(64'h224883FB66F0853E)) 
    g2_b0
       (.I0(tmp_sboxw[0]),
        .I1(tmp_sboxw[1]),
        .I2(tmp_sboxw[2]),
        .I3(tmp_sboxw[3]),
        .I4(tmp_sboxw[4]),
        .I5(tmp_sboxw[5]),
        .O(g2_b0_n_0));
  LUT6 #(
    .INIT(64'h224883FB66F0853E)) 
    g2_b0__0
       (.I0(tmp_sboxw[8]),
        .I1(tmp_sboxw[9]),
        .I2(tmp_sboxw[10]),
        .I3(tmp_sboxw[11]),
        .I4(tmp_sboxw[12]),
        .I5(tmp_sboxw[13]),
        .O(g2_b0__0_n_0));
  LUT6 #(
    .INIT(64'h224883FB66F0853E)) 
    g2_b0__1
       (.I0(tmp_sboxw[16]),
        .I1(tmp_sboxw[17]),
        .I2(tmp_sboxw[18]),
        .I3(tmp_sboxw[19]),
        .I4(tmp_sboxw[20]),
        .I5(tmp_sboxw[21]),
        .O(g2_b0__1_n_0));
  LUT6 #(
    .INIT(64'h224883FB66F0853E)) 
    g2_b0__2
       (.I0(tmp_sboxw[24]),
        .I1(tmp_sboxw[25]),
        .I2(tmp_sboxw[26]),
        .I3(tmp_sboxw[27]),
        .I4(tmp_sboxw[28]),
        .I5(tmp_sboxw[29]),
        .O(g2_b0__2_n_0));
  LUT6 #(
    .INIT(64'h4B3EDF05C519CFB1)) 
    g2_b1
       (.I0(tmp_sboxw[0]),
        .I1(tmp_sboxw[1]),
        .I2(tmp_sboxw[2]),
        .I3(tmp_sboxw[3]),
        .I4(tmp_sboxw[4]),
        .I5(tmp_sboxw[5]),
        .O(g2_b1_n_0));
  LUT6 #(
    .INIT(64'h4B3EDF05C519CFB1)) 
    g2_b1__0
       (.I0(tmp_sboxw[8]),
        .I1(tmp_sboxw[9]),
        .I2(tmp_sboxw[10]),
        .I3(tmp_sboxw[11]),
        .I4(tmp_sboxw[12]),
        .I5(tmp_sboxw[13]),
        .O(g2_b1__0_n_0));
  LUT6 #(
    .INIT(64'h4B3EDF05C519CFB1)) 
    g2_b1__1
       (.I0(tmp_sboxw[16]),
        .I1(tmp_sboxw[17]),
        .I2(tmp_sboxw[18]),
        .I3(tmp_sboxw[19]),
        .I4(tmp_sboxw[20]),
        .I5(tmp_sboxw[21]),
        .O(g2_b1__1_n_0));
  LUT6 #(
    .INIT(64'h4B3EDF05C519CFB1)) 
    g2_b1__2
       (.I0(tmp_sboxw[24]),
        .I1(tmp_sboxw[25]),
        .I2(tmp_sboxw[26]),
        .I3(tmp_sboxw[27]),
        .I4(tmp_sboxw[28]),
        .I5(tmp_sboxw[29]),
        .O(g2_b1__2_n_0));
  LUT6 #(
    .INIT(64'hA8174B51F4F76D70)) 
    g2_b2
       (.I0(tmp_sboxw[0]),
        .I1(tmp_sboxw[1]),
        .I2(tmp_sboxw[2]),
        .I3(tmp_sboxw[3]),
        .I4(tmp_sboxw[4]),
        .I5(tmp_sboxw[5]),
        .O(g2_b2_n_0));
  LUT6 #(
    .INIT(64'hA8174B51F4F76D70)) 
    g2_b2__0
       (.I0(tmp_sboxw[8]),
        .I1(tmp_sboxw[9]),
        .I2(tmp_sboxw[10]),
        .I3(tmp_sboxw[11]),
        .I4(tmp_sboxw[12]),
        .I5(tmp_sboxw[13]),
        .O(g2_b2__0_n_0));
  LUT6 #(
    .INIT(64'hA8174B51F4F76D70)) 
    g2_b2__1
       (.I0(tmp_sboxw[16]),
        .I1(tmp_sboxw[17]),
        .I2(tmp_sboxw[18]),
        .I3(tmp_sboxw[19]),
        .I4(tmp_sboxw[20]),
        .I5(tmp_sboxw[21]),
        .O(g2_b2__1_n_0));
  LUT6 #(
    .INIT(64'hA8174B51F4F76D70)) 
    g2_b2__2
       (.I0(tmp_sboxw[24]),
        .I1(tmp_sboxw[25]),
        .I2(tmp_sboxw[26]),
        .I3(tmp_sboxw[27]),
        .I4(tmp_sboxw[28]),
        .I5(tmp_sboxw[29]),
        .O(g2_b2__2_n_0));
  LUT6 #(
    .INIT(64'h7B4DF9B4DA220CD1)) 
    g2_b3
       (.I0(tmp_sboxw[0]),
        .I1(tmp_sboxw[1]),
        .I2(tmp_sboxw[2]),
        .I3(tmp_sboxw[3]),
        .I4(tmp_sboxw[4]),
        .I5(tmp_sboxw[5]),
        .O(g2_b3_n_0));
  LUT6 #(
    .INIT(64'h7B4DF9B4DA220CD1)) 
    g2_b3__0
       (.I0(tmp_sboxw[8]),
        .I1(tmp_sboxw[9]),
        .I2(tmp_sboxw[10]),
        .I3(tmp_sboxw[11]),
        .I4(tmp_sboxw[12]),
        .I5(tmp_sboxw[13]),
        .O(g2_b3__0_n_0));
  LUT6 #(
    .INIT(64'h7B4DF9B4DA220CD1)) 
    g2_b3__1
       (.I0(tmp_sboxw[16]),
        .I1(tmp_sboxw[17]),
        .I2(tmp_sboxw[18]),
        .I3(tmp_sboxw[19]),
        .I4(tmp_sboxw[20]),
        .I5(tmp_sboxw[21]),
        .O(g2_b3__1_n_0));
  LUT6 #(
    .INIT(64'h7B4DF9B4DA220CD1)) 
    g2_b3__2
       (.I0(tmp_sboxw[24]),
        .I1(tmp_sboxw[25]),
        .I2(tmp_sboxw[26]),
        .I3(tmp_sboxw[27]),
        .I4(tmp_sboxw[28]),
        .I5(tmp_sboxw[29]),
        .O(g2_b3__2_n_0));
  LUT6 #(
    .INIT(64'hDB67E21E7645B347)) 
    g2_b4
       (.I0(tmp_sboxw[0]),
        .I1(tmp_sboxw[1]),
        .I2(tmp_sboxw[2]),
        .I3(tmp_sboxw[3]),
        .I4(tmp_sboxw[4]),
        .I5(tmp_sboxw[5]),
        .O(g2_b4_n_0));
  LUT6 #(
    .INIT(64'hDB67E21E7645B347)) 
    g2_b4__0
       (.I0(tmp_sboxw[8]),
        .I1(tmp_sboxw[9]),
        .I2(tmp_sboxw[10]),
        .I3(tmp_sboxw[11]),
        .I4(tmp_sboxw[12]),
        .I5(tmp_sboxw[13]),
        .O(g2_b4__0_n_0));
  LUT6 #(
    .INIT(64'hDB67E21E7645B347)) 
    g2_b4__1
       (.I0(tmp_sboxw[16]),
        .I1(tmp_sboxw[17]),
        .I2(tmp_sboxw[18]),
        .I3(tmp_sboxw[19]),
        .I4(tmp_sboxw[20]),
        .I5(tmp_sboxw[21]),
        .O(g2_b4__1_n_0));
  LUT6 #(
    .INIT(64'hDB67E21E7645B347)) 
    g2_b4__2
       (.I0(tmp_sboxw[24]),
        .I1(tmp_sboxw[25]),
        .I2(tmp_sboxw[26]),
        .I3(tmp_sboxw[27]),
        .I4(tmp_sboxw[28]),
        .I5(tmp_sboxw[29]),
        .O(g2_b4__2_n_0));
  LUT6 #(
    .INIT(64'h98C5572AAF7EF2A1)) 
    g2_b5
       (.I0(tmp_sboxw[0]),
        .I1(tmp_sboxw[1]),
        .I2(tmp_sboxw[2]),
        .I3(tmp_sboxw[3]),
        .I4(tmp_sboxw[4]),
        .I5(tmp_sboxw[5]),
        .O(g2_b5_n_0));
  LUT6 #(
    .INIT(64'h98C5572AAF7EF2A1)) 
    g2_b5__0
       (.I0(tmp_sboxw[8]),
        .I1(tmp_sboxw[9]),
        .I2(tmp_sboxw[10]),
        .I3(tmp_sboxw[11]),
        .I4(tmp_sboxw[12]),
        .I5(tmp_sboxw[13]),
        .O(g2_b5__0_n_0));
  LUT6 #(
    .INIT(64'h98C5572AAF7EF2A1)) 
    g2_b5__1
       (.I0(tmp_sboxw[16]),
        .I1(tmp_sboxw[17]),
        .I2(tmp_sboxw[18]),
        .I3(tmp_sboxw[19]),
        .I4(tmp_sboxw[20]),
        .I5(tmp_sboxw[21]),
        .O(g2_b5__1_n_0));
  LUT6 #(
    .INIT(64'h98C5572AAF7EF2A1)) 
    g2_b5__2
       (.I0(tmp_sboxw[24]),
        .I1(tmp_sboxw[25]),
        .I2(tmp_sboxw[26]),
        .I3(tmp_sboxw[27]),
        .I4(tmp_sboxw[28]),
        .I5(tmp_sboxw[29]),
        .O(g2_b5__2_n_0));
  LUT6 #(
    .INIT(64'hFE7B054BEB14DEF8)) 
    g2_b6
       (.I0(tmp_sboxw[0]),
        .I1(tmp_sboxw[1]),
        .I2(tmp_sboxw[2]),
        .I3(tmp_sboxw[3]),
        .I4(tmp_sboxw[4]),
        .I5(tmp_sboxw[5]),
        .O(g2_b6_n_0));
  LUT6 #(
    .INIT(64'hFE7B054BEB14DEF8)) 
    g2_b6__0
       (.I0(tmp_sboxw[8]),
        .I1(tmp_sboxw[9]),
        .I2(tmp_sboxw[10]),
        .I3(tmp_sboxw[11]),
        .I4(tmp_sboxw[12]),
        .I5(tmp_sboxw[13]),
        .O(g2_b6__0_n_0));
  LUT6 #(
    .INIT(64'hFE7B054BEB14DEF8)) 
    g2_b6__1
       (.I0(tmp_sboxw[16]),
        .I1(tmp_sboxw[17]),
        .I2(tmp_sboxw[18]),
        .I3(tmp_sboxw[19]),
        .I4(tmp_sboxw[20]),
        .I5(tmp_sboxw[21]),
        .O(g2_b6__1_n_0));
  LUT6 #(
    .INIT(64'hFE7B054BEB14DEF8)) 
    g2_b6__2
       (.I0(tmp_sboxw[24]),
        .I1(tmp_sboxw[25]),
        .I2(tmp_sboxw[26]),
        .I3(tmp_sboxw[27]),
        .I4(tmp_sboxw[28]),
        .I5(tmp_sboxw[29]),
        .O(g2_b6__2_n_0));
  LUT6 #(
    .INIT(64'hAF3152C24BB37FC2)) 
    g2_b7
       (.I0(tmp_sboxw[0]),
        .I1(tmp_sboxw[1]),
        .I2(tmp_sboxw[2]),
        .I3(tmp_sboxw[3]),
        .I4(tmp_sboxw[4]),
        .I5(tmp_sboxw[5]),
        .O(g2_b7_n_0));
  LUT6 #(
    .INIT(64'hAF3152C24BB37FC2)) 
    g2_b7__0
       (.I0(tmp_sboxw[8]),
        .I1(tmp_sboxw[9]),
        .I2(tmp_sboxw[10]),
        .I3(tmp_sboxw[11]),
        .I4(tmp_sboxw[12]),
        .I5(tmp_sboxw[13]),
        .O(g2_b7__0_n_0));
  LUT6 #(
    .INIT(64'hAF3152C24BB37FC2)) 
    g2_b7__1
       (.I0(tmp_sboxw[16]),
        .I1(tmp_sboxw[17]),
        .I2(tmp_sboxw[18]),
        .I3(tmp_sboxw[19]),
        .I4(tmp_sboxw[20]),
        .I5(tmp_sboxw[21]),
        .O(g2_b7__1_n_0));
  LUT6 #(
    .INIT(64'hAF3152C24BB37FC2)) 
    g2_b7__2
       (.I0(tmp_sboxw[24]),
        .I1(tmp_sboxw[25]),
        .I2(tmp_sboxw[26]),
        .I3(tmp_sboxw[27]),
        .I4(tmp_sboxw[28]),
        .I5(tmp_sboxw[29]),
        .O(g2_b7__2_n_0));
  LUT6 #(
    .INIT(64'hBB23F64CBBBE99EB)) 
    g3_b0
       (.I0(tmp_sboxw[0]),
        .I1(tmp_sboxw[1]),
        .I2(tmp_sboxw[2]),
        .I3(tmp_sboxw[3]),
        .I4(tmp_sboxw[4]),
        .I5(tmp_sboxw[5]),
        .O(g3_b0_n_0));
  LUT6 #(
    .INIT(64'hBB23F64CBBBE99EB)) 
    g3_b0__0
       (.I0(tmp_sboxw[8]),
        .I1(tmp_sboxw[9]),
        .I2(tmp_sboxw[10]),
        .I3(tmp_sboxw[11]),
        .I4(tmp_sboxw[12]),
        .I5(tmp_sboxw[13]),
        .O(g3_b0__0_n_0));
  LUT6 #(
    .INIT(64'hBB23F64CBBBE99EB)) 
    g3_b0__1
       (.I0(tmp_sboxw[16]),
        .I1(tmp_sboxw[17]),
        .I2(tmp_sboxw[18]),
        .I3(tmp_sboxw[19]),
        .I4(tmp_sboxw[20]),
        .I5(tmp_sboxw[21]),
        .O(g3_b0__1_n_0));
  LUT6 #(
    .INIT(64'hBB23F64CBBBE99EB)) 
    g3_b0__2
       (.I0(tmp_sboxw[24]),
        .I1(tmp_sboxw[25]),
        .I2(tmp_sboxw[26]),
        .I3(tmp_sboxw[27]),
        .I4(tmp_sboxw[28]),
        .I5(tmp_sboxw[29]),
        .O(g3_b0__2_n_0));
  LUT6 #(
    .INIT(64'h08FB36349C449269)) 
    g3_b1
       (.I0(tmp_sboxw[0]),
        .I1(tmp_sboxw[1]),
        .I2(tmp_sboxw[2]),
        .I3(tmp_sboxw[3]),
        .I4(tmp_sboxw[4]),
        .I5(tmp_sboxw[5]),
        .O(g3_b1_n_0));
  LUT6 #(
    .INIT(64'h08FB36349C449269)) 
    g3_b1__0
       (.I0(tmp_sboxw[8]),
        .I1(tmp_sboxw[9]),
        .I2(tmp_sboxw[10]),
        .I3(tmp_sboxw[11]),
        .I4(tmp_sboxw[12]),
        .I5(tmp_sboxw[13]),
        .O(g3_b1__0_n_0));
  LUT6 #(
    .INIT(64'h08FB36349C449269)) 
    g3_b1__1
       (.I0(tmp_sboxw[16]),
        .I1(tmp_sboxw[17]),
        .I2(tmp_sboxw[18]),
        .I3(tmp_sboxw[19]),
        .I4(tmp_sboxw[20]),
        .I5(tmp_sboxw[21]),
        .O(g3_b1__1_n_0));
  LUT6 #(
    .INIT(64'h08FB36349C449269)) 
    g3_b1__2
       (.I0(tmp_sboxw[24]),
        .I1(tmp_sboxw[25]),
        .I2(tmp_sboxw[26]),
        .I3(tmp_sboxw[27]),
        .I4(tmp_sboxw[28]),
        .I5(tmp_sboxw[29]),
        .O(g3_b1__2_n_0));
  LUT6 #(
    .INIT(64'hD4ED0858CBA4D063)) 
    g3_b2
       (.I0(tmp_sboxw[0]),
        .I1(tmp_sboxw[1]),
        .I2(tmp_sboxw[2]),
        .I3(tmp_sboxw[3]),
        .I4(tmp_sboxw[4]),
        .I5(tmp_sboxw[5]),
        .O(g3_b2_n_0));
  LUT6 #(
    .INIT(64'hD4ED0858CBA4D063)) 
    g3_b2__0
       (.I0(tmp_sboxw[8]),
        .I1(tmp_sboxw[9]),
        .I2(tmp_sboxw[10]),
        .I3(tmp_sboxw[11]),
        .I4(tmp_sboxw[12]),
        .I5(tmp_sboxw[13]),
        .O(g3_b2__0_n_0));
  LUT6 #(
    .INIT(64'hD4ED0858CBA4D063)) 
    g3_b2__1
       (.I0(tmp_sboxw[16]),
        .I1(tmp_sboxw[17]),
        .I2(tmp_sboxw[18]),
        .I3(tmp_sboxw[19]),
        .I4(tmp_sboxw[20]),
        .I5(tmp_sboxw[21]),
        .O(g3_b2__1_n_0));
  LUT6 #(
    .INIT(64'hD4ED0858CBA4D063)) 
    g3_b2__2
       (.I0(tmp_sboxw[24]),
        .I1(tmp_sboxw[25]),
        .I2(tmp_sboxw[26]),
        .I3(tmp_sboxw[27]),
        .I4(tmp_sboxw[28]),
        .I5(tmp_sboxw[29]),
        .O(g3_b2__2_n_0));
  LUT6 #(
    .INIT(64'hC21A4F3CEDDCC817)) 
    g3_b3
       (.I0(tmp_sboxw[0]),
        .I1(tmp_sboxw[1]),
        .I2(tmp_sboxw[2]),
        .I3(tmp_sboxw[3]),
        .I4(tmp_sboxw[4]),
        .I5(tmp_sboxw[5]),
        .O(g3_b3_n_0));
  LUT6 #(
    .INIT(64'hC21A4F3CEDDCC817)) 
    g3_b3__0
       (.I0(tmp_sboxw[8]),
        .I1(tmp_sboxw[9]),
        .I2(tmp_sboxw[10]),
        .I3(tmp_sboxw[11]),
        .I4(tmp_sboxw[12]),
        .I5(tmp_sboxw[13]),
        .O(g3_b3__0_n_0));
  LUT6 #(
    .INIT(64'hC21A4F3CEDDCC817)) 
    g3_b3__1
       (.I0(tmp_sboxw[16]),
        .I1(tmp_sboxw[17]),
        .I2(tmp_sboxw[18]),
        .I3(tmp_sboxw[19]),
        .I4(tmp_sboxw[20]),
        .I5(tmp_sboxw[21]),
        .O(g3_b3__1_n_0));
  LUT6 #(
    .INIT(64'hC21A4F3CEDDCC817)) 
    g3_b3__2
       (.I0(tmp_sboxw[24]),
        .I1(tmp_sboxw[25]),
        .I2(tmp_sboxw[26]),
        .I3(tmp_sboxw[27]),
        .I4(tmp_sboxw[28]),
        .I5(tmp_sboxw[29]),
        .O(g3_b3__2_n_0));
  LUT6 #(
    .INIT(64'h94796CC45C368F8B)) 
    g3_b4
       (.I0(tmp_sboxw[0]),
        .I1(tmp_sboxw[1]),
        .I2(tmp_sboxw[2]),
        .I3(tmp_sboxw[3]),
        .I4(tmp_sboxw[4]),
        .I5(tmp_sboxw[5]),
        .O(g3_b4_n_0));
  LUT6 #(
    .INIT(64'h94796CC45C368F8B)) 
    g3_b4__0
       (.I0(tmp_sboxw[8]),
        .I1(tmp_sboxw[9]),
        .I2(tmp_sboxw[10]),
        .I3(tmp_sboxw[11]),
        .I4(tmp_sboxw[12]),
        .I5(tmp_sboxw[13]),
        .O(g3_b4__0_n_0));
  LUT6 #(
    .INIT(64'h94796CC45C368F8B)) 
    g3_b4__1
       (.I0(tmp_sboxw[16]),
        .I1(tmp_sboxw[17]),
        .I2(tmp_sboxw[18]),
        .I3(tmp_sboxw[19]),
        .I4(tmp_sboxw[20]),
        .I5(tmp_sboxw[21]),
        .O(g3_b4__1_n_0));
  LUT6 #(
    .INIT(64'h94796CC45C368F8B)) 
    g3_b4__2
       (.I0(tmp_sboxw[24]),
        .I1(tmp_sboxw[25]),
        .I2(tmp_sboxw[26]),
        .I3(tmp_sboxw[27]),
        .I4(tmp_sboxw[28]),
        .I5(tmp_sboxw[29]),
        .O(g3_b4__2_n_0));
  LUT6 #(
    .INIT(64'hABBA8EF7872D518C)) 
    g3_b5
       (.I0(tmp_sboxw[0]),
        .I1(tmp_sboxw[1]),
        .I2(tmp_sboxw[2]),
        .I3(tmp_sboxw[3]),
        .I4(tmp_sboxw[4]),
        .I5(tmp_sboxw[5]),
        .O(g3_b5_n_0));
  LUT6 #(
    .INIT(64'hABBA8EF7872D518C)) 
    g3_b5__0
       (.I0(tmp_sboxw[8]),
        .I1(tmp_sboxw[9]),
        .I2(tmp_sboxw[10]),
        .I3(tmp_sboxw[11]),
        .I4(tmp_sboxw[12]),
        .I5(tmp_sboxw[13]),
        .O(g3_b5__0_n_0));
  LUT6 #(
    .INIT(64'hABBA8EF7872D518C)) 
    g3_b5__1
       (.I0(tmp_sboxw[16]),
        .I1(tmp_sboxw[17]),
        .I2(tmp_sboxw[18]),
        .I3(tmp_sboxw[19]),
        .I4(tmp_sboxw[20]),
        .I5(tmp_sboxw[21]),
        .O(g3_b5__1_n_0));
  LUT6 #(
    .INIT(64'hABBA8EF7872D518C)) 
    g3_b5__2
       (.I0(tmp_sboxw[24]),
        .I1(tmp_sboxw[25]),
        .I2(tmp_sboxw[26]),
        .I3(tmp_sboxw[27]),
        .I4(tmp_sboxw[28]),
        .I5(tmp_sboxw[29]),
        .O(g3_b5__2_n_0));
  LUT6 #(
    .INIT(64'h9B68A34AA647C842)) 
    g3_b6
       (.I0(tmp_sboxw[0]),
        .I1(tmp_sboxw[1]),
        .I2(tmp_sboxw[2]),
        .I3(tmp_sboxw[3]),
        .I4(tmp_sboxw[4]),
        .I5(tmp_sboxw[5]),
        .O(g3_b6_n_0));
  LUT6 #(
    .INIT(64'h9B68A34AA647C842)) 
    g3_b6__0
       (.I0(tmp_sboxw[8]),
        .I1(tmp_sboxw[9]),
        .I2(tmp_sboxw[10]),
        .I3(tmp_sboxw[11]),
        .I4(tmp_sboxw[12]),
        .I5(tmp_sboxw[13]),
        .O(g3_b6__0_n_0));
  LUT6 #(
    .INIT(64'h9B68A34AA647C842)) 
    g3_b6__1
       (.I0(tmp_sboxw[16]),
        .I1(tmp_sboxw[17]),
        .I2(tmp_sboxw[18]),
        .I3(tmp_sboxw[19]),
        .I4(tmp_sboxw[20]),
        .I5(tmp_sboxw[21]),
        .O(g3_b6__1_n_0));
  LUT6 #(
    .INIT(64'h9B68A34AA647C842)) 
    g3_b6__2
       (.I0(tmp_sboxw[24]),
        .I1(tmp_sboxw[25]),
        .I2(tmp_sboxw[26]),
        .I3(tmp_sboxw[27]),
        .I4(tmp_sboxw[28]),
        .I5(tmp_sboxw[29]),
        .O(g3_b6__2_n_0));
  LUT6 #(
    .INIT(64'h015057D3FA286156)) 
    g3_b7
       (.I0(tmp_sboxw[0]),
        .I1(tmp_sboxw[1]),
        .I2(tmp_sboxw[2]),
        .I3(tmp_sboxw[3]),
        .I4(tmp_sboxw[4]),
        .I5(tmp_sboxw[5]),
        .O(g3_b7_n_0));
  LUT6 #(
    .INIT(64'h015057D3FA286156)) 
    g3_b7__0
       (.I0(tmp_sboxw[8]),
        .I1(tmp_sboxw[9]),
        .I2(tmp_sboxw[10]),
        .I3(tmp_sboxw[11]),
        .I4(tmp_sboxw[12]),
        .I5(tmp_sboxw[13]),
        .O(g3_b7__0_n_0));
  LUT6 #(
    .INIT(64'h015057D3FA286156)) 
    g3_b7__1
       (.I0(tmp_sboxw[16]),
        .I1(tmp_sboxw[17]),
        .I2(tmp_sboxw[18]),
        .I3(tmp_sboxw[19]),
        .I4(tmp_sboxw[20]),
        .I5(tmp_sboxw[21]),
        .O(g3_b7__1_n_0));
  LUT6 #(
    .INIT(64'h015057D3FA286156)) 
    g3_b7__2
       (.I0(tmp_sboxw[24]),
        .I1(tmp_sboxw[25]),
        .I2(tmp_sboxw[26]),
        .I3(tmp_sboxw[27]),
        .I4(tmp_sboxw[28]),
        .I5(tmp_sboxw[29]),
        .O(g3_b7__2_n_0));
  platform_aes_top_0_2_aes_inv_sbox inv_sbox_inst
       (.\block_w3_reg[0]_i_6 (g0_b0_n_0),
        .\block_w3_reg[0]_i_6_0 (g1_b0_n_0),
        .\block_w3_reg[10]_i_6 (g0_b2__0_n_0),
        .\block_w3_reg[10]_i_6_0 (g1_b2__0_n_0),
        .\block_w3_reg[11]_i_6 (g0_b3__0_n_0),
        .\block_w3_reg[11]_i_6_0 (g1_b3__0_n_0),
        .\block_w3_reg[12]_i_6 (g0_b4__0_n_0),
        .\block_w3_reg[12]_i_6_0 (g1_b4__0_n_0),
        .\block_w3_reg[13]_i_6 (g0_b5__0_n_0),
        .\block_w3_reg[13]_i_6_0 (g1_b5__0_n_0),
        .\block_w3_reg[14]_i_5 (g0_b6__0_n_0),
        .\block_w3_reg[14]_i_5_0 (g1_b6__0_n_0),
        .\block_w3_reg[15]_i_5 (g0_b7__0_n_0),
        .\block_w3_reg[15]_i_5_0 (g1_b7__0_n_0),
        .\block_w3_reg[16]_i_5 (g0_b0__1_n_0),
        .\block_w3_reg[16]_i_5_0 (g1_b0__1_n_0),
        .\block_w3_reg[17]_i_6 (g0_b1__1_n_0),
        .\block_w3_reg[17]_i_6_0 (g1_b1__1_n_0),
        .\block_w3_reg[18]_i_6 (g0_b2__1_n_0),
        .\block_w3_reg[18]_i_6_0 (g1_b2__1_n_0),
        .\block_w3_reg[19]_i_6 (g0_b3__1_n_0),
        .\block_w3_reg[19]_i_6_0 (g1_b3__1_n_0),
        .\block_w3_reg[1]_i_6 (g0_b1_n_0),
        .\block_w3_reg[1]_i_6_0 (g1_b1_n_0),
        .\block_w3_reg[20]_i_6 (g0_b4__1_n_0),
        .\block_w3_reg[20]_i_6_0 (g1_b4__1_n_0),
        .\block_w3_reg[21]_i_6 (g0_b5__1_n_0),
        .\block_w3_reg[21]_i_6_0 (g1_b5__1_n_0),
        .\block_w3_reg[22]_i_5 (g0_b6__1_n_0),
        .\block_w3_reg[22]_i_5_0 (g1_b6__1_n_0),
        .\block_w3_reg[23]_i_5 (g0_b7__1_n_0),
        .\block_w3_reg[23]_i_5_0 (g1_b7__1_n_0),
        .\block_w3_reg[24]_i_6 (g0_b0__2_n_0),
        .\block_w3_reg[24]_i_6_0 (g1_b0__2_n_0),
        .\block_w3_reg[25]_i_6 (g0_b1__2_n_0),
        .\block_w3_reg[25]_i_6_0 (g1_b1__2_n_0),
        .\block_w3_reg[26]_i_6 (g0_b2__2_n_0),
        .\block_w3_reg[26]_i_6_0 (g1_b2__2_n_0),
        .\block_w3_reg[27]_i_6 (g0_b3__2_n_0),
        .\block_w3_reg[27]_i_6_0 (g1_b3__2_n_0),
        .\block_w3_reg[28]_i_6 (g0_b4__2_n_0),
        .\block_w3_reg[28]_i_6_0 (g1_b4__2_n_0),
        .\block_w3_reg[29]_i_6 (g0_b5__2_n_0),
        .\block_w3_reg[29]_i_6_0 (g1_b5__2_n_0),
        .\block_w3_reg[2]_i_5 (g0_b2_n_0),
        .\block_w3_reg[2]_i_5_0 (g1_b2_n_0),
        .\block_w3_reg[30]_i_5 (g0_b6__2_n_0),
        .\block_w3_reg[30]_i_5_0 (g1_b6__2_n_0),
        .\block_w3_reg[31]_i_7 (g0_b7__2_n_0),
        .\block_w3_reg[31]_i_7_0 (g1_b7__2_n_0),
        .\block_w3_reg[3]_i_6 (g0_b3_n_0),
        .\block_w3_reg[3]_i_6_0 (g1_b3_n_0),
        .\block_w3_reg[4]_i_6 (g0_b4_n_0),
        .\block_w3_reg[4]_i_6_0 (g1_b4_n_0),
        .\block_w3_reg[5]_i_6 (g0_b5_n_0),
        .\block_w3_reg[5]_i_6_0 (g1_b5_n_0),
        .\block_w3_reg[6]_i_6 (g0_b6_n_0),
        .\block_w3_reg[6]_i_6_0 (g1_b6_n_0),
        .\block_w3_reg[7]_i_5 (g0_b7_n_0),
        .\block_w3_reg[7]_i_5_0 (g1_b7_n_0),
        .\block_w3_reg[8]_i_6 (g0_b0__0_n_0),
        .\block_w3_reg[8]_i_6_0 (g1_b0__0_n_0),
        .\block_w3_reg[9]_i_6 (g0_b1__0_n_0),
        .\block_w3_reg[9]_i_6_0 (g1_b1__0_n_0),
        .\block_w3_reg_reg[14] (inv_sbox_inst_n_8),
        .\block_w3_reg_reg[14]_0 (inv_sbox_inst_n_9),
        .\block_w3_reg_reg[14]_1 (inv_sbox_inst_n_10),
        .\block_w3_reg_reg[14]_2 (inv_sbox_inst_n_11),
        .\block_w3_reg_reg[14]_3 (inv_sbox_inst_n_12),
        .\block_w3_reg_reg[14]_4 (inv_sbox_inst_n_13),
        .\block_w3_reg_reg[14]_5 (inv_sbox_inst_n_14),
        .\block_w3_reg_reg[14]_6 (inv_sbox_inst_n_15),
        .\block_w3_reg_reg[22] (inv_sbox_inst_n_16),
        .\block_w3_reg_reg[22]_0 (inv_sbox_inst_n_17),
        .\block_w3_reg_reg[22]_1 (inv_sbox_inst_n_18),
        .\block_w3_reg_reg[22]_2 (inv_sbox_inst_n_19),
        .\block_w3_reg_reg[22]_3 (inv_sbox_inst_n_20),
        .\block_w3_reg_reg[22]_4 (inv_sbox_inst_n_21),
        .\block_w3_reg_reg[22]_5 (inv_sbox_inst_n_22),
        .\block_w3_reg_reg[22]_6 (inv_sbox_inst_n_23),
        .\block_w3_reg_reg[30] (inv_sbox_inst_n_24),
        .\block_w3_reg_reg[30]_0 (inv_sbox_inst_n_25),
        .\block_w3_reg_reg[30]_1 (inv_sbox_inst_n_26),
        .\block_w3_reg_reg[30]_2 (inv_sbox_inst_n_27),
        .\block_w3_reg_reg[30]_3 (inv_sbox_inst_n_28),
        .\block_w3_reg_reg[30]_4 (inv_sbox_inst_n_29),
        .\block_w3_reg_reg[30]_5 (inv_sbox_inst_n_30),
        .\block_w3_reg_reg[30]_6 (inv_sbox_inst_n_31),
        .\block_w3_reg_reg[6] (inv_sbox_inst_n_0),
        .\block_w3_reg_reg[6]_0 (inv_sbox_inst_n_1),
        .\block_w3_reg_reg[6]_1 (inv_sbox_inst_n_2),
        .\block_w3_reg_reg[6]_2 (inv_sbox_inst_n_3),
        .\block_w3_reg_reg[6]_3 (inv_sbox_inst_n_4),
        .\block_w3_reg_reg[6]_4 (inv_sbox_inst_n_5),
        .\block_w3_reg_reg[6]_5 (inv_sbox_inst_n_6),
        .\block_w3_reg_reg[6]_6 (inv_sbox_inst_n_7),
        .tmp_sboxw({tmp_sboxw[30],tmp_sboxw[22],tmp_sboxw[14],tmp_sboxw[6]}));
  LUT6 #(
    .INIT(64'hFFFFFFEFFFFF0000)) 
    ready_reg_i_1__0
       (.I0(sword_ctr_rst),
        .I1(dec_ctrl_reg),
        .I2(next_reg),
        .I3(\FSM_sequential_dec_ctrl_reg_reg[0]_0 ),
        .I4(ready_new),
        .I5(dec_ready),
        .O(ready_reg_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    ready_reg_i_2
       (.I0(dec_ctrl_reg),
        .I1(sword_ctr_rst),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(ready_new));
  FDPE ready_reg_reg
       (.C(clk),
        .CE(1'b1),
        .D(ready_reg_i_1__0_n_0),
        .PRE(\config_pin[2] ),
        .Q(dec_ready));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \round_ctr_reg[0]_i_1 
       (.I0(p_0_in[1]),
        .I1(dec_ctrl_reg),
        .I2(p_0_in[0]),
        .I3(Q[0]),
        .O(round_ctr_new[0]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'hFF90)) 
    \round_ctr_reg[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\FSM_sequential_dec_ctrl_reg[1]_i_3_n_0 ),
        .I3(\round_ctr_reg[3]_i_3_n_0 ),
        .O(round_ctr_new[1]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h8882)) 
    \round_ctr_reg[2]_i_1__0 
       (.I0(\FSM_sequential_dec_ctrl_reg[1]_i_3_n_0 ),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(round_ctr_new[2]));
  LUT6 #(
    .INIT(64'h00F0002200000022)) 
    \round_ctr_reg[3]_i_1__0 
       (.I0(next_reg),
        .I1(\FSM_sequential_dec_ctrl_reg_reg[0]_0 ),
        .I2(p_0_in[1]),
        .I3(sword_ctr_rst),
        .I4(dec_ctrl_reg),
        .I5(p_0_in[0]),
        .O(dec_ctrl_new));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE010000)) 
    \round_ctr_reg[3]_i_2__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(\FSM_sequential_dec_ctrl_reg[1]_i_3_n_0 ),
        .I5(\round_ctr_reg[3]_i_3_n_0 ),
        .O(round_ctr_new[3]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \round_ctr_reg[3]_i_3 
       (.I0(\FSM_sequential_dec_ctrl_reg_reg[0]_0 ),
        .I1(next_reg),
        .I2(dec_ctrl_reg),
        .I3(sword_ctr_rst),
        .O(\round_ctr_reg[3]_i_3_n_0 ));
  FDCE \round_ctr_reg_reg[0] 
       (.C(clk),
        .CE(dec_ctrl_new),
        .CLR(\config_pin[2]_0 ),
        .D(round_ctr_new[0]),
        .Q(Q[0]));
  FDCE \round_ctr_reg_reg[1] 
       (.C(clk),
        .CE(dec_ctrl_new),
        .CLR(\config_pin[2]_0 ),
        .D(round_ctr_new[1]),
        .Q(Q[1]));
  FDCE \round_ctr_reg_reg[2] 
       (.C(clk),
        .CE(dec_ctrl_new),
        .CLR(\config_pin[2]_0 ),
        .D(round_ctr_new[2]),
        .Q(Q[2]));
  FDCE \round_ctr_reg_reg[3] 
       (.C(clk),
        .CE(dec_ctrl_new),
        .CLR(\config_pin[2]_0 ),
        .D(round_ctr_new[3]),
        .Q(Q[3]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \sword_ctr_reg[0]_i_1__0 
       (.I0(sword_ctr_rst),
        .I1(dec_ctrl_reg),
        .I2(p_0_in[0]),
        .O(\sword_ctr_reg[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h1320)) 
    \sword_ctr_reg[1]_i_1__0 
       (.I0(p_0_in[0]),
        .I1(sword_ctr_rst),
        .I2(dec_ctrl_reg),
        .I3(p_0_in[1]),
        .O(\sword_ctr_reg[1]_i_1__0_n_0 ));
  FDCE \sword_ctr_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_0 ),
        .D(\sword_ctr_reg[0]_i_1__0_n_0 ),
        .Q(p_0_in[0]));
  FDCE \sword_ctr_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2]_0 ),
        .D(\sword_ctr_reg[1]_i_1__0_n_0 ),
        .Q(p_0_in[1]));
endmodule

(* ORIG_REF_NAME = "aes_encipher_block" *) 
module platform_aes_top_0_2_aes_encipher_block
   (Q,
    \config_pin[2] ,
    \prev_key1_reg_reg[31] ,
    muxed_round_nr,
    D,
    \round_ctr_reg_reg[1]_0 ,
    \prev_key1_reg_reg[0] ,
    \prev_key1_reg_reg[0]_0 ,
    \prev_key1_reg_reg[0]_1 ,
    \prev_key1_reg_reg[0]_2 ,
    \prev_key1_reg_reg[0]_3 ,
    \prev_key1_reg_reg[0]_4 ,
    \prev_key1_reg_reg[0]_5 ,
    \prev_key1_reg_reg[0]_6 ,
    \prev_key1_reg_reg[0]_7 ,
    \prev_key1_reg_reg[0]_8 ,
    \prev_key1_reg_reg[0]_9 ,
    \prev_key1_reg_reg[0]_10 ,
    \prev_key1_reg_reg[0]_11 ,
    \prev_key1_reg_reg[0]_12 ,
    \prev_key1_reg_reg[0]_13 ,
    \prev_key1_reg_reg[0]_14 ,
    \prev_key1_reg_reg[0]_15 ,
    \prev_key1_reg_reg[0]_16 ,
    \prev_key1_reg_reg[0]_17 ,
    \prev_key1_reg_reg[0]_18 ,
    \prev_key1_reg_reg[0]_19 ,
    \prev_key1_reg_reg[0]_20 ,
    \prev_key1_reg_reg[0]_21 ,
    \prev_key1_reg_reg[0]_22 ,
    \prev_key1_reg_reg[0]_23 ,
    \prev_key1_reg_reg[0]_24 ,
    \prev_key1_reg_reg[0]_25 ,
    \prev_key1_reg_reg[0]_26 ,
    \prev_key1_reg_reg[0]_27 ,
    \prev_key1_reg_reg[0]_28 ,
    \prev_key1_reg_reg[0]_29 ,
    \prev_key1_reg_reg[0]_30 ,
    \prev_key1_reg_reg[8] ,
    \prev_key1_reg_reg[8]_0 ,
    \prev_key1_reg_reg[8]_1 ,
    \prev_key1_reg_reg[8]_2 ,
    \prev_key1_reg_reg[8]_3 ,
    \prev_key1_reg_reg[8]_4 ,
    \prev_key1_reg_reg[8]_5 ,
    \prev_key1_reg_reg[8]_6 ,
    \prev_key1_reg_reg[8]_7 ,
    \prev_key1_reg_reg[8]_8 ,
    \prev_key1_reg_reg[8]_9 ,
    \prev_key1_reg_reg[8]_10 ,
    \prev_key1_reg_reg[8]_11 ,
    \prev_key1_reg_reg[8]_12 ,
    \prev_key1_reg_reg[8]_13 ,
    \prev_key1_reg_reg[8]_14 ,
    \prev_key1_reg_reg[8]_15 ,
    \prev_key1_reg_reg[8]_16 ,
    \prev_key1_reg_reg[8]_17 ,
    \prev_key1_reg_reg[8]_18 ,
    \prev_key1_reg_reg[8]_19 ,
    \prev_key1_reg_reg[8]_20 ,
    \prev_key1_reg_reg[8]_21 ,
    \prev_key1_reg_reg[8]_22 ,
    \prev_key1_reg_reg[8]_23 ,
    \prev_key1_reg_reg[8]_24 ,
    \prev_key1_reg_reg[8]_25 ,
    \prev_key1_reg_reg[8]_26 ,
    \prev_key1_reg_reg[8]_27 ,
    \prev_key1_reg_reg[8]_28 ,
    \prev_key1_reg_reg[8]_29 ,
    \prev_key1_reg_reg[8]_30 ,
    \prev_key1_reg_reg[16] ,
    \prev_key1_reg_reg[16]_0 ,
    \prev_key1_reg_reg[16]_1 ,
    \prev_key1_reg_reg[16]_2 ,
    \prev_key1_reg_reg[16]_3 ,
    \prev_key1_reg_reg[16]_4 ,
    \prev_key1_reg_reg[16]_5 ,
    \prev_key1_reg_reg[16]_6 ,
    \prev_key1_reg_reg[16]_7 ,
    \prev_key1_reg_reg[16]_8 ,
    \prev_key1_reg_reg[16]_9 ,
    \prev_key1_reg_reg[16]_10 ,
    \prev_key1_reg_reg[16]_11 ,
    \prev_key1_reg_reg[16]_12 ,
    \prev_key1_reg_reg[16]_13 ,
    \prev_key1_reg_reg[16]_14 ,
    \prev_key1_reg_reg[16]_15 ,
    \prev_key1_reg_reg[16]_16 ,
    \prev_key1_reg_reg[16]_17 ,
    \prev_key1_reg_reg[16]_18 ,
    \prev_key1_reg_reg[16]_19 ,
    \prev_key1_reg_reg[16]_20 ,
    \prev_key1_reg_reg[16]_21 ,
    \prev_key1_reg_reg[16]_22 ,
    \prev_key1_reg_reg[16]_23 ,
    \prev_key1_reg_reg[16]_24 ,
    \prev_key1_reg_reg[16]_25 ,
    \prev_key1_reg_reg[16]_26 ,
    \prev_key1_reg_reg[16]_27 ,
    \prev_key1_reg_reg[16]_28 ,
    \prev_key1_reg_reg[16]_29 ,
    \prev_key1_reg_reg[16]_30 ,
    \prev_key1_reg_reg[24] ,
    \prev_key1_reg_reg[24]_0 ,
    \prev_key1_reg_reg[24]_1 ,
    \prev_key1_reg_reg[24]_2 ,
    \prev_key1_reg_reg[24]_3 ,
    \prev_key1_reg_reg[24]_4 ,
    \prev_key1_reg_reg[24]_5 ,
    \prev_key1_reg_reg[24]_6 ,
    \prev_key1_reg_reg[24]_7 ,
    \prev_key1_reg_reg[24]_8 ,
    \prev_key1_reg_reg[24]_9 ,
    \prev_key1_reg_reg[24]_10 ,
    \prev_key1_reg_reg[24]_11 ,
    \prev_key1_reg_reg[24]_12 ,
    \prev_key1_reg_reg[24]_13 ,
    \prev_key1_reg_reg[24]_14 ,
    \prev_key1_reg_reg[24]_15 ,
    \prev_key1_reg_reg[24]_16 ,
    \prev_key1_reg_reg[24]_17 ,
    \prev_key1_reg_reg[24]_18 ,
    \prev_key1_reg_reg[24]_19 ,
    \prev_key1_reg_reg[24]_20 ,
    \prev_key1_reg_reg[24]_21 ,
    \prev_key1_reg_reg[24]_22 ,
    \prev_key1_reg_reg[24]_23 ,
    \prev_key1_reg_reg[24]_24 ,
    \prev_key1_reg_reg[24]_25 ,
    \prev_key1_reg_reg[24]_26 ,
    \prev_key1_reg_reg[24]_27 ,
    \prev_key1_reg_reg[24]_28 ,
    \prev_key1_reg_reg[24]_29 ,
    \prev_key1_reg_reg[24]_30 ,
    enc_ready,
    config_pin,
    sboxw,
    init_state,
    \FSM_sequential_enc_ctrl_reg_reg[0]_0 ,
    \block_w2_reg[31]_i_11 ,
    dec_new_block,
    next_reg,
    clk,
    \block_w3_reg_reg[7]_0 ,
    \block_w3_reg_reg[0]_0 ,
    new_sboxw,
    core_block,
    round_key,
    \block_w3_reg_reg[3]_0 ,
    \block_w3_reg_reg[4]_0 ,
    \block_w3_reg_reg[5]_0 ,
    \block_w3_reg_reg[6]_0 ,
    \block_w3_reg_reg[11]_0 ,
    \block_w3_reg_reg[16]_0 ,
    \block_w3_reg_reg[17]_0 ,
    \block_w3_reg_reg[19]_0 ,
    \block_w3_reg_reg[20]_0 ,
    \block_w3_reg_reg[21]_0 ,
    \block_w3_reg_reg[22]_0 ,
    \block_w2_reg_reg[3]_0 ,
    \block_w2_reg_reg[4]_0 ,
    \block_w2_reg_reg[5]_0 ,
    \block_w2_reg_reg[6]_0 ,
    \block_w2_reg_reg[7]_0 ,
    \block_w2_reg_reg[11]_0 ,
    \block_w2_reg_reg[13]_0 ,
    \block_w2_reg_reg[16]_0 ,
    \block_w2_reg_reg[17]_0 ,
    \block_w2_reg_reg[19]_0 ,
    \block_w2_reg_reg[20]_0 ,
    \block_w2_reg_reg[21]_0 ,
    \block_w2_reg_reg[22]_0 ,
    \block_w1_reg_reg[3]_0 ,
    \block_w1_reg_reg[4]_0 ,
    \block_w1_reg_reg[11]_0 ,
    \block_w1_reg_reg[13]_0 ,
    \block_w1_reg_reg[14]_0 ,
    \block_w1_reg_reg[17]_0 ,
    \block_w1_reg_reg[19]_0 ,
    \block_w1_reg_reg[20]_0 ,
    \block_w0_reg_reg[3]_0 ,
    \block_w0_reg_reg[4]_0 ,
    \block_w0_reg_reg[5]_0 ,
    \block_w0_reg_reg[11]_0 ,
    \block_w0_reg_reg[13]_0 ,
    \block_w0_reg_reg[14]_0 ,
    \block_w0_reg_reg[17]_0 ,
    \block_w0_reg_reg[19]_0 ,
    \block_w0_reg_reg[20]_0 ,
    \block_w0_reg_reg[21]_0 );
  output [0:0]Q;
  output \config_pin[2] ;
  output [7:0]\prev_key1_reg_reg[31] ;
  output [2:0]muxed_round_nr;
  output [127:0]D;
  output \round_ctr_reg_reg[1]_0 ;
  output \prev_key1_reg_reg[0] ;
  output \prev_key1_reg_reg[0]_0 ;
  output \prev_key1_reg_reg[0]_1 ;
  output \prev_key1_reg_reg[0]_2 ;
  output \prev_key1_reg_reg[0]_3 ;
  output \prev_key1_reg_reg[0]_4 ;
  output \prev_key1_reg_reg[0]_5 ;
  output \prev_key1_reg_reg[0]_6 ;
  output \prev_key1_reg_reg[0]_7 ;
  output \prev_key1_reg_reg[0]_8 ;
  output \prev_key1_reg_reg[0]_9 ;
  output \prev_key1_reg_reg[0]_10 ;
  output \prev_key1_reg_reg[0]_11 ;
  output \prev_key1_reg_reg[0]_12 ;
  output \prev_key1_reg_reg[0]_13 ;
  output \prev_key1_reg_reg[0]_14 ;
  output \prev_key1_reg_reg[0]_15 ;
  output \prev_key1_reg_reg[0]_16 ;
  output \prev_key1_reg_reg[0]_17 ;
  output \prev_key1_reg_reg[0]_18 ;
  output \prev_key1_reg_reg[0]_19 ;
  output \prev_key1_reg_reg[0]_20 ;
  output \prev_key1_reg_reg[0]_21 ;
  output \prev_key1_reg_reg[0]_22 ;
  output \prev_key1_reg_reg[0]_23 ;
  output \prev_key1_reg_reg[0]_24 ;
  output \prev_key1_reg_reg[0]_25 ;
  output \prev_key1_reg_reg[0]_26 ;
  output \prev_key1_reg_reg[0]_27 ;
  output \prev_key1_reg_reg[0]_28 ;
  output \prev_key1_reg_reg[0]_29 ;
  output \prev_key1_reg_reg[0]_30 ;
  output \prev_key1_reg_reg[8] ;
  output \prev_key1_reg_reg[8]_0 ;
  output \prev_key1_reg_reg[8]_1 ;
  output \prev_key1_reg_reg[8]_2 ;
  output \prev_key1_reg_reg[8]_3 ;
  output \prev_key1_reg_reg[8]_4 ;
  output \prev_key1_reg_reg[8]_5 ;
  output \prev_key1_reg_reg[8]_6 ;
  output \prev_key1_reg_reg[8]_7 ;
  output \prev_key1_reg_reg[8]_8 ;
  output \prev_key1_reg_reg[8]_9 ;
  output \prev_key1_reg_reg[8]_10 ;
  output \prev_key1_reg_reg[8]_11 ;
  output \prev_key1_reg_reg[8]_12 ;
  output \prev_key1_reg_reg[8]_13 ;
  output \prev_key1_reg_reg[8]_14 ;
  output \prev_key1_reg_reg[8]_15 ;
  output \prev_key1_reg_reg[8]_16 ;
  output \prev_key1_reg_reg[8]_17 ;
  output \prev_key1_reg_reg[8]_18 ;
  output \prev_key1_reg_reg[8]_19 ;
  output \prev_key1_reg_reg[8]_20 ;
  output \prev_key1_reg_reg[8]_21 ;
  output \prev_key1_reg_reg[8]_22 ;
  output \prev_key1_reg_reg[8]_23 ;
  output \prev_key1_reg_reg[8]_24 ;
  output \prev_key1_reg_reg[8]_25 ;
  output \prev_key1_reg_reg[8]_26 ;
  output \prev_key1_reg_reg[8]_27 ;
  output \prev_key1_reg_reg[8]_28 ;
  output \prev_key1_reg_reg[8]_29 ;
  output \prev_key1_reg_reg[8]_30 ;
  output \prev_key1_reg_reg[16] ;
  output \prev_key1_reg_reg[16]_0 ;
  output \prev_key1_reg_reg[16]_1 ;
  output \prev_key1_reg_reg[16]_2 ;
  output \prev_key1_reg_reg[16]_3 ;
  output \prev_key1_reg_reg[16]_4 ;
  output \prev_key1_reg_reg[16]_5 ;
  output \prev_key1_reg_reg[16]_6 ;
  output \prev_key1_reg_reg[16]_7 ;
  output \prev_key1_reg_reg[16]_8 ;
  output \prev_key1_reg_reg[16]_9 ;
  output \prev_key1_reg_reg[16]_10 ;
  output \prev_key1_reg_reg[16]_11 ;
  output \prev_key1_reg_reg[16]_12 ;
  output \prev_key1_reg_reg[16]_13 ;
  output \prev_key1_reg_reg[16]_14 ;
  output \prev_key1_reg_reg[16]_15 ;
  output \prev_key1_reg_reg[16]_16 ;
  output \prev_key1_reg_reg[16]_17 ;
  output \prev_key1_reg_reg[16]_18 ;
  output \prev_key1_reg_reg[16]_19 ;
  output \prev_key1_reg_reg[16]_20 ;
  output \prev_key1_reg_reg[16]_21 ;
  output \prev_key1_reg_reg[16]_22 ;
  output \prev_key1_reg_reg[16]_23 ;
  output \prev_key1_reg_reg[16]_24 ;
  output \prev_key1_reg_reg[16]_25 ;
  output \prev_key1_reg_reg[16]_26 ;
  output \prev_key1_reg_reg[16]_27 ;
  output \prev_key1_reg_reg[16]_28 ;
  output \prev_key1_reg_reg[16]_29 ;
  output \prev_key1_reg_reg[16]_30 ;
  output \prev_key1_reg_reg[24] ;
  output \prev_key1_reg_reg[24]_0 ;
  output \prev_key1_reg_reg[24]_1 ;
  output \prev_key1_reg_reg[24]_2 ;
  output \prev_key1_reg_reg[24]_3 ;
  output \prev_key1_reg_reg[24]_4 ;
  output \prev_key1_reg_reg[24]_5 ;
  output \prev_key1_reg_reg[24]_6 ;
  output \prev_key1_reg_reg[24]_7 ;
  output \prev_key1_reg_reg[24]_8 ;
  output \prev_key1_reg_reg[24]_9 ;
  output \prev_key1_reg_reg[24]_10 ;
  output \prev_key1_reg_reg[24]_11 ;
  output \prev_key1_reg_reg[24]_12 ;
  output \prev_key1_reg_reg[24]_13 ;
  output \prev_key1_reg_reg[24]_14 ;
  output \prev_key1_reg_reg[24]_15 ;
  output \prev_key1_reg_reg[24]_16 ;
  output \prev_key1_reg_reg[24]_17 ;
  output \prev_key1_reg_reg[24]_18 ;
  output \prev_key1_reg_reg[24]_19 ;
  output \prev_key1_reg_reg[24]_20 ;
  output \prev_key1_reg_reg[24]_21 ;
  output \prev_key1_reg_reg[24]_22 ;
  output \prev_key1_reg_reg[24]_23 ;
  output \prev_key1_reg_reg[24]_24 ;
  output \prev_key1_reg_reg[24]_25 ;
  output \prev_key1_reg_reg[24]_26 ;
  output \prev_key1_reg_reg[24]_27 ;
  output \prev_key1_reg_reg[24]_28 ;
  output \prev_key1_reg_reg[24]_29 ;
  output \prev_key1_reg_reg[24]_30 ;
  output enc_ready;
  input [0:0]config_pin;
  input [31:0]sboxw;
  input init_state;
  input \FSM_sequential_enc_ctrl_reg_reg[0]_0 ;
  input [2:0]\block_w2_reg[31]_i_11 ;
  input [127:0]dec_new_block;
  input next_reg;
  input clk;
  input \block_w3_reg_reg[7]_0 ;
  input \block_w3_reg_reg[0]_0 ;
  input [31:0]new_sboxw;
  input [127:0]core_block;
  input [84:0]round_key;
  input \block_w3_reg_reg[3]_0 ;
  input \block_w3_reg_reg[4]_0 ;
  input \block_w3_reg_reg[5]_0 ;
  input \block_w3_reg_reg[6]_0 ;
  input \block_w3_reg_reg[11]_0 ;
  input \block_w3_reg_reg[16]_0 ;
  input \block_w3_reg_reg[17]_0 ;
  input \block_w3_reg_reg[19]_0 ;
  input \block_w3_reg_reg[20]_0 ;
  input \block_w3_reg_reg[21]_0 ;
  input \block_w3_reg_reg[22]_0 ;
  input \block_w2_reg_reg[3]_0 ;
  input \block_w2_reg_reg[4]_0 ;
  input \block_w2_reg_reg[5]_0 ;
  input \block_w2_reg_reg[6]_0 ;
  input \block_w2_reg_reg[7]_0 ;
  input \block_w2_reg_reg[11]_0 ;
  input \block_w2_reg_reg[13]_0 ;
  input \block_w2_reg_reg[16]_0 ;
  input \block_w2_reg_reg[17]_0 ;
  input \block_w2_reg_reg[19]_0 ;
  input \block_w2_reg_reg[20]_0 ;
  input \block_w2_reg_reg[21]_0 ;
  input \block_w2_reg_reg[22]_0 ;
  input \block_w1_reg_reg[3]_0 ;
  input \block_w1_reg_reg[4]_0 ;
  input \block_w1_reg_reg[11]_0 ;
  input \block_w1_reg_reg[13]_0 ;
  input \block_w1_reg_reg[14]_0 ;
  input \block_w1_reg_reg[17]_0 ;
  input \block_w1_reg_reg[19]_0 ;
  input \block_w1_reg_reg[20]_0 ;
  input \block_w0_reg_reg[3]_0 ;
  input \block_w0_reg_reg[4]_0 ;
  input \block_w0_reg_reg[5]_0 ;
  input \block_w0_reg_reg[11]_0 ;
  input \block_w0_reg_reg[13]_0 ;
  input \block_w0_reg_reg[14]_0 ;
  input \block_w0_reg_reg[17]_0 ;
  input \block_w0_reg_reg[19]_0 ;
  input \block_w0_reg_reg[20]_0 ;
  input \block_w0_reg_reg[21]_0 ;

  wire [127:0]D;
  wire \FSM_sequential_enc_ctrl_reg[0]_i_1_n_0 ;
  wire \FSM_sequential_enc_ctrl_reg[1]_i_1_n_0 ;
  wire \FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ;
  wire \FSM_sequential_enc_ctrl_reg[1]_i_4_n_0 ;
  wire \FSM_sequential_enc_ctrl_reg[1]_i_5_n_0 ;
  wire \FSM_sequential_enc_ctrl_reg[1]_i_6_n_0 ;
  wire \FSM_sequential_enc_ctrl_reg_reg[0]_0 ;
  wire [0:0]Q;
  wire \block_w0_reg[0]_i_1_n_0 ;
  wire \block_w0_reg[0]_i_3_n_0 ;
  wire \block_w0_reg[10]_i_1_n_0 ;
  wire \block_w0_reg[10]_i_3_n_0 ;
  wire \block_w0_reg[11]_i_1_n_0 ;
  wire \block_w0_reg[11]_i_2_n_0 ;
  wire \block_w0_reg[11]_i_3_n_0 ;
  wire \block_w0_reg[11]_i_5__0_n_0 ;
  wire \block_w0_reg[12]_i_1_n_0 ;
  wire \block_w0_reg[12]_i_2_n_0 ;
  wire \block_w0_reg[12]_i_3_n_0 ;
  wire \block_w0_reg[12]_i_5_n_0 ;
  wire \block_w0_reg[13]_i_1_n_0 ;
  wire \block_w0_reg[13]_i_3_n_0 ;
  wire \block_w0_reg[14]_i_1_n_0 ;
  wire \block_w0_reg[14]_i_3_n_0 ;
  wire \block_w0_reg[15]_i_1_n_0 ;
  wire \block_w0_reg[15]_i_3_n_0 ;
  wire \block_w0_reg[16]_i_1_n_0 ;
  wire \block_w0_reg[16]_i_3_n_0 ;
  wire \block_w0_reg[17]_i_1_n_0 ;
  wire \block_w0_reg[17]_i_2_n_0 ;
  wire \block_w0_reg[17]_i_3_n_0 ;
  wire \block_w0_reg[17]_i_5_n_0 ;
  wire \block_w0_reg[18]_i_1_n_0 ;
  wire \block_w0_reg[18]_i_3_n_0 ;
  wire \block_w0_reg[19]_i_1_n_0 ;
  wire \block_w0_reg[19]_i_2_n_0 ;
  wire \block_w0_reg[19]_i_3_n_0 ;
  wire \block_w0_reg[19]_i_5__0_n_0 ;
  wire \block_w0_reg[1]_i_1_n_0 ;
  wire \block_w0_reg[1]_i_2_n_0 ;
  wire \block_w0_reg[1]_i_3_n_0 ;
  wire \block_w0_reg[1]_i_5_n_0 ;
  wire \block_w0_reg[20]_i_1_n_0 ;
  wire \block_w0_reg[20]_i_2_n_0 ;
  wire \block_w0_reg[20]_i_3_n_0 ;
  wire \block_w0_reg[20]_i_5__0_n_0 ;
  wire \block_w0_reg[21]_i_1_n_0 ;
  wire \block_w0_reg[21]_i_3_n_0 ;
  wire \block_w0_reg[22]_i_1_n_0 ;
  wire \block_w0_reg[22]_i_3_n_0 ;
  wire \block_w0_reg[23]_i_1_n_0 ;
  wire \block_w0_reg[23]_i_3_n_0 ;
  wire \block_w0_reg[24]_i_1_n_0 ;
  wire \block_w0_reg[24]_i_3_n_0 ;
  wire \block_w0_reg[25]_i_1_n_0 ;
  wire \block_w0_reg[25]_i_2_n_0 ;
  wire \block_w0_reg[25]_i_3_n_0 ;
  wire \block_w0_reg[25]_i_5_n_0 ;
  wire \block_w0_reg[26]_i_1_n_0 ;
  wire \block_w0_reg[26]_i_3_n_0 ;
  wire \block_w0_reg[27]_i_1_n_0 ;
  wire \block_w0_reg[27]_i_2_n_0 ;
  wire \block_w0_reg[27]_i_3_n_0 ;
  wire \block_w0_reg[27]_i_5_n_0 ;
  wire \block_w0_reg[28]_i_1_n_0 ;
  wire \block_w0_reg[28]_i_2_n_0 ;
  wire \block_w0_reg[28]_i_3_n_0 ;
  wire \block_w0_reg[28]_i_5_n_0 ;
  wire \block_w0_reg[29]_i_1_n_0 ;
  wire \block_w0_reg[29]_i_3_n_0 ;
  wire \block_w0_reg[2]_i_1_n_0 ;
  wire \block_w0_reg[2]_i_3_n_0 ;
  wire \block_w0_reg[30]_i_1_n_0 ;
  wire \block_w0_reg[30]_i_3_n_0 ;
  wire \block_w0_reg[31]_i_2_n_0 ;
  wire \block_w0_reg[31]_i_4_n_0 ;
  wire \block_w0_reg[3]_i_1_n_0 ;
  wire \block_w0_reg[3]_i_2_n_0 ;
  wire \block_w0_reg[3]_i_3_n_0 ;
  wire \block_w0_reg[3]_i_5_n_0 ;
  wire \block_w0_reg[4]_i_1_n_0 ;
  wire \block_w0_reg[4]_i_2_n_0 ;
  wire \block_w0_reg[4]_i_3_n_0 ;
  wire \block_w0_reg[4]_i_5_n_0 ;
  wire \block_w0_reg[5]_i_1_n_0 ;
  wire \block_w0_reg[5]_i_3_n_0 ;
  wire \block_w0_reg[6]_i_1_n_0 ;
  wire \block_w0_reg[6]_i_3_n_0 ;
  wire \block_w0_reg[7]_i_1_n_0 ;
  wire \block_w0_reg[7]_i_3_n_0 ;
  wire \block_w0_reg[8]_i_1_n_0 ;
  wire \block_w0_reg[8]_i_3_n_0 ;
  wire \block_w0_reg[9]_i_1_n_0 ;
  wire \block_w0_reg[9]_i_2_n_0 ;
  wire \block_w0_reg[9]_i_3_n_0 ;
  wire \block_w0_reg[9]_i_5_n_0 ;
  wire \block_w0_reg_reg[11]_0 ;
  wire \block_w0_reg_reg[13]_0 ;
  wire \block_w0_reg_reg[14]_0 ;
  wire \block_w0_reg_reg[17]_0 ;
  wire \block_w0_reg_reg[19]_0 ;
  wire \block_w0_reg_reg[20]_0 ;
  wire \block_w0_reg_reg[21]_0 ;
  wire \block_w0_reg_reg[3]_0 ;
  wire \block_w0_reg_reg[4]_0 ;
  wire \block_w0_reg_reg[5]_0 ;
  wire block_w0_we;
  wire \block_w1_reg[0]_i_1_n_0 ;
  wire \block_w1_reg[0]_i_3_n_0 ;
  wire \block_w1_reg[10]_i_1_n_0 ;
  wire \block_w1_reg[10]_i_3_n_0 ;
  wire \block_w1_reg[11]_i_1_n_0 ;
  wire \block_w1_reg[11]_i_2_n_0 ;
  wire \block_w1_reg[11]_i_3_n_0 ;
  wire \block_w1_reg[11]_i_5__0_n_0 ;
  wire \block_w1_reg[12]_i_1_n_0 ;
  wire \block_w1_reg[12]_i_2_n_0 ;
  wire \block_w1_reg[12]_i_3_n_0 ;
  wire \block_w1_reg[12]_i_5_n_0 ;
  wire \block_w1_reg[13]_i_1_n_0 ;
  wire \block_w1_reg[13]_i_3_n_0 ;
  wire \block_w1_reg[14]_i_1_n_0 ;
  wire \block_w1_reg[14]_i_3_n_0 ;
  wire \block_w1_reg[15]_i_1_n_0 ;
  wire \block_w1_reg[15]_i_3_n_0 ;
  wire \block_w1_reg[16]_i_1_n_0 ;
  wire \block_w1_reg[16]_i_3_n_0 ;
  wire \block_w1_reg[17]_i_1_n_0 ;
  wire \block_w1_reg[17]_i_2_n_0 ;
  wire \block_w1_reg[17]_i_3_n_0 ;
  wire \block_w1_reg[17]_i_5_n_0 ;
  wire \block_w1_reg[18]_i_1_n_0 ;
  wire \block_w1_reg[18]_i_3_n_0 ;
  wire \block_w1_reg[19]_i_1_n_0 ;
  wire \block_w1_reg[19]_i_2_n_0 ;
  wire \block_w1_reg[19]_i_3_n_0 ;
  wire \block_w1_reg[19]_i_5__0_n_0 ;
  wire \block_w1_reg[1]_i_1_n_0 ;
  wire \block_w1_reg[1]_i_2_n_0 ;
  wire \block_w1_reg[1]_i_3_n_0 ;
  wire \block_w1_reg[1]_i_5_n_0 ;
  wire \block_w1_reg[20]_i_1_n_0 ;
  wire \block_w1_reg[20]_i_2_n_0 ;
  wire \block_w1_reg[20]_i_3_n_0 ;
  wire \block_w1_reg[20]_i_5_n_0 ;
  wire \block_w1_reg[21]_i_1_n_0 ;
  wire \block_w1_reg[21]_i_3_n_0 ;
  wire \block_w1_reg[22]_i_1_n_0 ;
  wire \block_w1_reg[22]_i_3_n_0 ;
  wire \block_w1_reg[23]_i_1_n_0 ;
  wire \block_w1_reg[23]_i_3_n_0 ;
  wire \block_w1_reg[24]_i_1_n_0 ;
  wire \block_w1_reg[24]_i_3_n_0 ;
  wire \block_w1_reg[25]_i_1_n_0 ;
  wire \block_w1_reg[25]_i_2_n_0 ;
  wire \block_w1_reg[25]_i_3_n_0 ;
  wire \block_w1_reg[25]_i_5_n_0 ;
  wire \block_w1_reg[26]_i_1_n_0 ;
  wire \block_w1_reg[26]_i_3_n_0 ;
  wire \block_w1_reg[27]_i_1_n_0 ;
  wire \block_w1_reg[27]_i_2_n_0 ;
  wire \block_w1_reg[27]_i_3_n_0 ;
  wire \block_w1_reg[27]_i_5_n_0 ;
  wire \block_w1_reg[28]_i_1_n_0 ;
  wire \block_w1_reg[28]_i_2_n_0 ;
  wire \block_w1_reg[28]_i_3_n_0 ;
  wire \block_w1_reg[28]_i_5_n_0 ;
  wire \block_w1_reg[29]_i_1_n_0 ;
  wire \block_w1_reg[29]_i_3_n_0 ;
  wire \block_w1_reg[2]_i_1_n_0 ;
  wire \block_w1_reg[2]_i_3_n_0 ;
  wire \block_w1_reg[30]_i_1_n_0 ;
  wire \block_w1_reg[30]_i_3_n_0 ;
  wire \block_w1_reg[31]_i_2_n_0 ;
  wire \block_w1_reg[31]_i_4_n_0 ;
  wire \block_w1_reg[3]_i_1_n_0 ;
  wire \block_w1_reg[3]_i_2_n_0 ;
  wire \block_w1_reg[3]_i_3_n_0 ;
  wire \block_w1_reg[3]_i_5_n_0 ;
  wire \block_w1_reg[4]_i_1_n_0 ;
  wire \block_w1_reg[4]_i_2_n_0 ;
  wire \block_w1_reg[4]_i_3_n_0 ;
  wire \block_w1_reg[4]_i_5_n_0 ;
  wire \block_w1_reg[5]_i_1_n_0 ;
  wire \block_w1_reg[5]_i_3_n_0 ;
  wire \block_w1_reg[6]_i_1_n_0 ;
  wire \block_w1_reg[6]_i_3_n_0 ;
  wire \block_w1_reg[7]_i_1_n_0 ;
  wire \block_w1_reg[7]_i_3_n_0 ;
  wire \block_w1_reg[8]_i_1_n_0 ;
  wire \block_w1_reg[8]_i_3_n_0 ;
  wire \block_w1_reg[9]_i_1_n_0 ;
  wire \block_w1_reg[9]_i_2_n_0 ;
  wire \block_w1_reg[9]_i_3_n_0 ;
  wire \block_w1_reg[9]_i_5_n_0 ;
  wire \block_w1_reg_reg[11]_0 ;
  wire \block_w1_reg_reg[13]_0 ;
  wire \block_w1_reg_reg[14]_0 ;
  wire \block_w1_reg_reg[17]_0 ;
  wire \block_w1_reg_reg[19]_0 ;
  wire \block_w1_reg_reg[20]_0 ;
  wire \block_w1_reg_reg[3]_0 ;
  wire \block_w1_reg_reg[4]_0 ;
  wire block_w1_we;
  wire \block_w2_reg[0]_i_3_n_0 ;
  wire \block_w2_reg[10]_i_3_n_0 ;
  wire \block_w2_reg[11]_i_2_n_0 ;
  wire \block_w2_reg[11]_i_4_n_0 ;
  wire \block_w2_reg[11]_i_8_n_0 ;
  wire \block_w2_reg[12]_i_2_n_0 ;
  wire \block_w2_reg[12]_i_4_n_0 ;
  wire \block_w2_reg[12]_i_8_n_0 ;
  wire \block_w2_reg[13]_i_3_n_0 ;
  wire \block_w2_reg[14]_i_3_n_0 ;
  wire \block_w2_reg[15]_i_12_n_0 ;
  wire \block_w2_reg[15]_i_14_n_0 ;
  wire \block_w2_reg[15]_i_3_n_0 ;
  wire \block_w2_reg[16]_i_3_n_0 ;
  wire \block_w2_reg[17]_i_2_n_0 ;
  wire \block_w2_reg[17]_i_4_n_0 ;
  wire \block_w2_reg[17]_i_8_n_0 ;
  wire \block_w2_reg[18]_i_3_n_0 ;
  wire \block_w2_reg[19]_i_2_n_0 ;
  wire \block_w2_reg[19]_i_4_n_0 ;
  wire \block_w2_reg[19]_i_8_n_0 ;
  wire \block_w2_reg[1]_i_2_n_0 ;
  wire \block_w2_reg[1]_i_4_n_0 ;
  wire \block_w2_reg[1]_i_8_n_0 ;
  wire \block_w2_reg[20]_i_2_n_0 ;
  wire \block_w2_reg[20]_i_4_n_0 ;
  wire \block_w2_reg[20]_i_8_n_0 ;
  wire \block_w2_reg[21]_i_3_n_0 ;
  wire \block_w2_reg[22]_i_3_n_0 ;
  wire \block_w2_reg[23]_i_12_n_0 ;
  wire \block_w2_reg[23]_i_14_n_0 ;
  wire \block_w2_reg[23]_i_3_n_0 ;
  wire \block_w2_reg[24]_i_3_n_0 ;
  wire \block_w2_reg[25]_i_2_n_0 ;
  wire \block_w2_reg[25]_i_4_n_0 ;
  wire \block_w2_reg[25]_i_8_n_0 ;
  wire \block_w2_reg[26]_i_3_n_0 ;
  wire \block_w2_reg[27]_i_2_n_0 ;
  wire \block_w2_reg[27]_i_4_n_0 ;
  wire \block_w2_reg[27]_i_8_n_0 ;
  wire \block_w2_reg[28]_i_2_n_0 ;
  wire \block_w2_reg[28]_i_4_n_0 ;
  wire \block_w2_reg[28]_i_8_n_0 ;
  wire \block_w2_reg[29]_i_3_n_0 ;
  wire \block_w2_reg[2]_i_3_n_0 ;
  wire \block_w2_reg[30]_i_3_n_0 ;
  wire [2:0]\block_w2_reg[31]_i_11 ;
  wire \block_w2_reg[31]_i_14_n_0 ;
  wire \block_w2_reg[31]_i_20_n_0 ;
  wire \block_w2_reg[31]_i_22_n_0 ;
  wire \block_w2_reg[31]_i_5_n_0 ;
  wire \block_w2_reg[31]_i_7_n_0 ;
  wire \block_w2_reg[3]_i_2_n_0 ;
  wire \block_w2_reg[3]_i_4_n_0 ;
  wire \block_w2_reg[3]_i_8_n_0 ;
  wire \block_w2_reg[4]_i_2_n_0 ;
  wire \block_w2_reg[4]_i_4_n_0 ;
  wire \block_w2_reg[4]_i_8_n_0 ;
  wire \block_w2_reg[5]_i_3_n_0 ;
  wire \block_w2_reg[6]_i_3_n_0 ;
  wire \block_w2_reg[7]_i_12_n_0 ;
  wire \block_w2_reg[7]_i_14_n_0 ;
  wire \block_w2_reg[7]_i_3_n_0 ;
  wire \block_w2_reg[8]_i_3_n_0 ;
  wire \block_w2_reg[9]_i_2_n_0 ;
  wire \block_w2_reg[9]_i_4_n_0 ;
  wire \block_w2_reg[9]_i_8_n_0 ;
  wire \block_w2_reg_reg[11]_0 ;
  wire \block_w2_reg_reg[13]_0 ;
  wire \block_w2_reg_reg[16]_0 ;
  wire \block_w2_reg_reg[17]_0 ;
  wire \block_w2_reg_reg[19]_0 ;
  wire \block_w2_reg_reg[20]_0 ;
  wire \block_w2_reg_reg[21]_0 ;
  wire \block_w2_reg_reg[22]_0 ;
  wire \block_w2_reg_reg[3]_0 ;
  wire \block_w2_reg_reg[4]_0 ;
  wire \block_w2_reg_reg[5]_0 ;
  wire \block_w2_reg_reg[6]_0 ;
  wire \block_w2_reg_reg[7]_0 ;
  wire block_w2_we;
  wire \block_w3_reg[0]_i_1_n_0 ;
  wire \block_w3_reg[0]_i_3_n_0 ;
  wire \block_w3_reg[10]_i_1_n_0 ;
  wire \block_w3_reg[10]_i_3_n_0 ;
  wire \block_w3_reg[11]_i_1_n_0 ;
  wire \block_w3_reg[11]_i_2_n_0 ;
  wire \block_w3_reg[11]_i_3_n_0 ;
  wire \block_w3_reg[11]_i_5_n_0 ;
  wire \block_w3_reg[12]_i_1_n_0 ;
  wire \block_w3_reg[12]_i_2_n_0 ;
  wire \block_w3_reg[12]_i_3_n_0 ;
  wire \block_w3_reg[12]_i_5_n_0 ;
  wire \block_w3_reg[13]_i_1_n_0 ;
  wire \block_w3_reg[13]_i_3_n_0 ;
  wire \block_w3_reg[14]_i_1_n_0 ;
  wire \block_w3_reg[14]_i_3_n_0 ;
  wire \block_w3_reg[15]_i_1_n_0 ;
  wire \block_w3_reg[15]_i_3_n_0 ;
  wire \block_w3_reg[16]_i_1_n_0 ;
  wire \block_w3_reg[16]_i_3_n_0 ;
  wire \block_w3_reg[17]_i_1_n_0 ;
  wire \block_w3_reg[17]_i_2_n_0 ;
  wire \block_w3_reg[17]_i_3_n_0 ;
  wire \block_w3_reg[17]_i_5_n_0 ;
  wire \block_w3_reg[18]_i_1_n_0 ;
  wire \block_w3_reg[18]_i_3_n_0 ;
  wire \block_w3_reg[19]_i_1_n_0 ;
  wire \block_w3_reg[19]_i_2_n_0 ;
  wire \block_w3_reg[19]_i_3_n_0 ;
  wire \block_w3_reg[19]_i_5_n_0 ;
  wire \block_w3_reg[1]_i_1_n_0 ;
  wire \block_w3_reg[1]_i_2_n_0 ;
  wire \block_w3_reg[1]_i_3_n_0 ;
  wire \block_w3_reg[1]_i_5_n_0 ;
  wire \block_w3_reg[20]_i_1_n_0 ;
  wire \block_w3_reg[20]_i_2_n_0 ;
  wire \block_w3_reg[20]_i_3_n_0 ;
  wire \block_w3_reg[20]_i_5_n_0 ;
  wire \block_w3_reg[21]_i_1_n_0 ;
  wire \block_w3_reg[21]_i_3_n_0 ;
  wire \block_w3_reg[22]_i_1_n_0 ;
  wire \block_w3_reg[22]_i_3_n_0 ;
  wire \block_w3_reg[23]_i_1_n_0 ;
  wire \block_w3_reg[23]_i_3_n_0 ;
  wire \block_w3_reg[24]_i_1_n_0 ;
  wire \block_w3_reg[24]_i_3_n_0 ;
  wire \block_w3_reg[25]_i_1_n_0 ;
  wire \block_w3_reg[25]_i_2_n_0 ;
  wire \block_w3_reg[25]_i_3_n_0 ;
  wire \block_w3_reg[25]_i_5_n_0 ;
  wire \block_w3_reg[26]_i_1_n_0 ;
  wire \block_w3_reg[26]_i_3_n_0 ;
  wire \block_w3_reg[27]_i_1_n_0 ;
  wire \block_w3_reg[27]_i_2_n_0 ;
  wire \block_w3_reg[27]_i_3_n_0 ;
  wire \block_w3_reg[27]_i_5_n_0 ;
  wire \block_w3_reg[28]_i_1_n_0 ;
  wire \block_w3_reg[28]_i_2_n_0 ;
  wire \block_w3_reg[28]_i_3_n_0 ;
  wire \block_w3_reg[28]_i_5_n_0 ;
  wire \block_w3_reg[29]_i_1_n_0 ;
  wire \block_w3_reg[29]_i_3_n_0 ;
  wire \block_w3_reg[2]_i_1_n_0 ;
  wire \block_w3_reg[2]_i_3_n_0 ;
  wire \block_w3_reg[30]_i_1_n_0 ;
  wire \block_w3_reg[30]_i_3_n_0 ;
  wire \block_w3_reg[31]_i_2_n_0 ;
  wire \block_w3_reg[31]_i_4_n_0 ;
  wire \block_w3_reg[3]_i_1_n_0 ;
  wire \block_w3_reg[3]_i_2_n_0 ;
  wire \block_w3_reg[3]_i_3_n_0 ;
  wire \block_w3_reg[3]_i_5_n_0 ;
  wire \block_w3_reg[4]_i_1_n_0 ;
  wire \block_w3_reg[4]_i_2_n_0 ;
  wire \block_w3_reg[4]_i_3_n_0 ;
  wire \block_w3_reg[4]_i_5_n_0 ;
  wire \block_w3_reg[5]_i_1_n_0 ;
  wire \block_w3_reg[5]_i_3_n_0 ;
  wire \block_w3_reg[6]_i_1_n_0 ;
  wire \block_w3_reg[6]_i_3_n_0 ;
  wire \block_w3_reg[7]_i_1_n_0 ;
  wire \block_w3_reg[7]_i_3_n_0 ;
  wire \block_w3_reg[8]_i_1_n_0 ;
  wire \block_w3_reg[8]_i_3_n_0 ;
  wire \block_w3_reg[9]_i_1_n_0 ;
  wire \block_w3_reg[9]_i_2_n_0 ;
  wire \block_w3_reg[9]_i_3_n_0 ;
  wire \block_w3_reg[9]_i_5_n_0 ;
  wire \block_w3_reg_reg[0]_0 ;
  wire \block_w3_reg_reg[11]_0 ;
  wire \block_w3_reg_reg[16]_0 ;
  wire \block_w3_reg_reg[17]_0 ;
  wire \block_w3_reg_reg[19]_0 ;
  wire \block_w3_reg_reg[20]_0 ;
  wire \block_w3_reg_reg[21]_0 ;
  wire \block_w3_reg_reg[22]_0 ;
  wire \block_w3_reg_reg[3]_0 ;
  wire \block_w3_reg_reg[4]_0 ;
  wire \block_w3_reg_reg[5]_0 ;
  wire \block_w3_reg_reg[6]_0 ;
  wire \block_w3_reg_reg[7]_0 ;
  wire block_w3_we;
  wire clk;
  wire [0:0]config_pin;
  wire \config_pin[2] ;
  wire [127:0]core_block;
  wire [127:0]dec_new_block;
  wire [1:1]enc_ctrl_reg;
  wire [127:0]enc_new_block;
  wire enc_ready;
  wire [3:0]enc_round_nr;
  wire g0_b0_i_10__0_n_0;
  wire g0_b0_i_10__1_n_0;
  wire g0_b0_i_10__2_n_0;
  wire g0_b0_i_10_n_0;
  wire g0_b0_i_11__0_n_0;
  wire g0_b0_i_11__1_n_0;
  wire g0_b0_i_11__2_n_0;
  wire g0_b0_i_11_n_0;
  wire g0_b0_i_12__0_n_0;
  wire g0_b0_i_12__1_n_0;
  wire g0_b0_i_12__2_n_0;
  wire g0_b0_i_12_n_0;
  wire g0_b0_i_13_n_0;
  wire g0_b0_i_7__0_n_0;
  wire g0_b0_i_7__1_n_0;
  wire g0_b0_i_7__2_n_0;
  wire g0_b0_i_7_n_0;
  wire g0_b0_i_8__0_n_0;
  wire g0_b0_i_8__1_n_0;
  wire g0_b0_i_8_n_0;
  wire g0_b0_i_9__0_n_0;
  wire g0_b0_i_9__1_n_0;
  wire g0_b0_i_9__2_n_0;
  wire g0_b0_i_9_n_0;
  wire init_state;
  wire [7:0]mixcolumns_return0;
  wire [7:0]mixcolumns_return022_out;
  wire [7:0]mixcolumns_return025_out;
  wire [7:0]mixcolumns_return028_out;
  wire [7:0]mixcolumns_return034_out;
  wire [7:0]mixcolumns_return038_out;
  wire [7:0]mixcolumns_return041_out;
  wire [7:0]mixcolumns_return044_out;
  wire [7:0]mixcolumns_return050_out;
  wire [7:0]mixcolumns_return054_out;
  wire [7:0]mixcolumns_return057_out;
  wire [7:0]mixcolumns_return060_out;
  wire [7:0]mixcolumns_return066_out;
  wire [7:0]mixcolumns_return070_out;
  wire [7:0]mixcolumns_return073_out;
  wire [7:0]mixcolumns_return076_out;
  wire [2:0]muxed_round_nr;
  wire [29:0]muxed_sboxw;
  wire [31:0]new_sboxw;
  wire next_reg;
  wire [1:0]p_0_in;
  wire [31:0]p_0_in__0;
  wire \prev_key1_reg_reg[0] ;
  wire \prev_key1_reg_reg[0]_0 ;
  wire \prev_key1_reg_reg[0]_1 ;
  wire \prev_key1_reg_reg[0]_10 ;
  wire \prev_key1_reg_reg[0]_11 ;
  wire \prev_key1_reg_reg[0]_12 ;
  wire \prev_key1_reg_reg[0]_13 ;
  wire \prev_key1_reg_reg[0]_14 ;
  wire \prev_key1_reg_reg[0]_15 ;
  wire \prev_key1_reg_reg[0]_16 ;
  wire \prev_key1_reg_reg[0]_17 ;
  wire \prev_key1_reg_reg[0]_18 ;
  wire \prev_key1_reg_reg[0]_19 ;
  wire \prev_key1_reg_reg[0]_2 ;
  wire \prev_key1_reg_reg[0]_20 ;
  wire \prev_key1_reg_reg[0]_21 ;
  wire \prev_key1_reg_reg[0]_22 ;
  wire \prev_key1_reg_reg[0]_23 ;
  wire \prev_key1_reg_reg[0]_24 ;
  wire \prev_key1_reg_reg[0]_25 ;
  wire \prev_key1_reg_reg[0]_26 ;
  wire \prev_key1_reg_reg[0]_27 ;
  wire \prev_key1_reg_reg[0]_28 ;
  wire \prev_key1_reg_reg[0]_29 ;
  wire \prev_key1_reg_reg[0]_3 ;
  wire \prev_key1_reg_reg[0]_30 ;
  wire \prev_key1_reg_reg[0]_4 ;
  wire \prev_key1_reg_reg[0]_5 ;
  wire \prev_key1_reg_reg[0]_6 ;
  wire \prev_key1_reg_reg[0]_7 ;
  wire \prev_key1_reg_reg[0]_8 ;
  wire \prev_key1_reg_reg[0]_9 ;
  wire \prev_key1_reg_reg[16] ;
  wire \prev_key1_reg_reg[16]_0 ;
  wire \prev_key1_reg_reg[16]_1 ;
  wire \prev_key1_reg_reg[16]_10 ;
  wire \prev_key1_reg_reg[16]_11 ;
  wire \prev_key1_reg_reg[16]_12 ;
  wire \prev_key1_reg_reg[16]_13 ;
  wire \prev_key1_reg_reg[16]_14 ;
  wire \prev_key1_reg_reg[16]_15 ;
  wire \prev_key1_reg_reg[16]_16 ;
  wire \prev_key1_reg_reg[16]_17 ;
  wire \prev_key1_reg_reg[16]_18 ;
  wire \prev_key1_reg_reg[16]_19 ;
  wire \prev_key1_reg_reg[16]_2 ;
  wire \prev_key1_reg_reg[16]_20 ;
  wire \prev_key1_reg_reg[16]_21 ;
  wire \prev_key1_reg_reg[16]_22 ;
  wire \prev_key1_reg_reg[16]_23 ;
  wire \prev_key1_reg_reg[16]_24 ;
  wire \prev_key1_reg_reg[16]_25 ;
  wire \prev_key1_reg_reg[16]_26 ;
  wire \prev_key1_reg_reg[16]_27 ;
  wire \prev_key1_reg_reg[16]_28 ;
  wire \prev_key1_reg_reg[16]_29 ;
  wire \prev_key1_reg_reg[16]_3 ;
  wire \prev_key1_reg_reg[16]_30 ;
  wire \prev_key1_reg_reg[16]_4 ;
  wire \prev_key1_reg_reg[16]_5 ;
  wire \prev_key1_reg_reg[16]_6 ;
  wire \prev_key1_reg_reg[16]_7 ;
  wire \prev_key1_reg_reg[16]_8 ;
  wire \prev_key1_reg_reg[16]_9 ;
  wire \prev_key1_reg_reg[24] ;
  wire \prev_key1_reg_reg[24]_0 ;
  wire \prev_key1_reg_reg[24]_1 ;
  wire \prev_key1_reg_reg[24]_10 ;
  wire \prev_key1_reg_reg[24]_11 ;
  wire \prev_key1_reg_reg[24]_12 ;
  wire \prev_key1_reg_reg[24]_13 ;
  wire \prev_key1_reg_reg[24]_14 ;
  wire \prev_key1_reg_reg[24]_15 ;
  wire \prev_key1_reg_reg[24]_16 ;
  wire \prev_key1_reg_reg[24]_17 ;
  wire \prev_key1_reg_reg[24]_18 ;
  wire \prev_key1_reg_reg[24]_19 ;
  wire \prev_key1_reg_reg[24]_2 ;
  wire \prev_key1_reg_reg[24]_20 ;
  wire \prev_key1_reg_reg[24]_21 ;
  wire \prev_key1_reg_reg[24]_22 ;
  wire \prev_key1_reg_reg[24]_23 ;
  wire \prev_key1_reg_reg[24]_24 ;
  wire \prev_key1_reg_reg[24]_25 ;
  wire \prev_key1_reg_reg[24]_26 ;
  wire \prev_key1_reg_reg[24]_27 ;
  wire \prev_key1_reg_reg[24]_28 ;
  wire \prev_key1_reg_reg[24]_29 ;
  wire \prev_key1_reg_reg[24]_3 ;
  wire \prev_key1_reg_reg[24]_30 ;
  wire \prev_key1_reg_reg[24]_4 ;
  wire \prev_key1_reg_reg[24]_5 ;
  wire \prev_key1_reg_reg[24]_6 ;
  wire \prev_key1_reg_reg[24]_7 ;
  wire \prev_key1_reg_reg[24]_8 ;
  wire \prev_key1_reg_reg[24]_9 ;
  wire [7:0]\prev_key1_reg_reg[31] ;
  wire \prev_key1_reg_reg[8] ;
  wire \prev_key1_reg_reg[8]_0 ;
  wire \prev_key1_reg_reg[8]_1 ;
  wire \prev_key1_reg_reg[8]_10 ;
  wire \prev_key1_reg_reg[8]_11 ;
  wire \prev_key1_reg_reg[8]_12 ;
  wire \prev_key1_reg_reg[8]_13 ;
  wire \prev_key1_reg_reg[8]_14 ;
  wire \prev_key1_reg_reg[8]_15 ;
  wire \prev_key1_reg_reg[8]_16 ;
  wire \prev_key1_reg_reg[8]_17 ;
  wire \prev_key1_reg_reg[8]_18 ;
  wire \prev_key1_reg_reg[8]_19 ;
  wire \prev_key1_reg_reg[8]_2 ;
  wire \prev_key1_reg_reg[8]_20 ;
  wire \prev_key1_reg_reg[8]_21 ;
  wire \prev_key1_reg_reg[8]_22 ;
  wire \prev_key1_reg_reg[8]_23 ;
  wire \prev_key1_reg_reg[8]_24 ;
  wire \prev_key1_reg_reg[8]_25 ;
  wire \prev_key1_reg_reg[8]_26 ;
  wire \prev_key1_reg_reg[8]_27 ;
  wire \prev_key1_reg_reg[8]_28 ;
  wire \prev_key1_reg_reg[8]_29 ;
  wire \prev_key1_reg_reg[8]_3 ;
  wire \prev_key1_reg_reg[8]_30 ;
  wire \prev_key1_reg_reg[8]_4 ;
  wire \prev_key1_reg_reg[8]_5 ;
  wire \prev_key1_reg_reg[8]_6 ;
  wire \prev_key1_reg_reg[8]_7 ;
  wire \prev_key1_reg_reg[8]_8 ;
  wire \prev_key1_reg_reg[8]_9 ;
  wire ready_new;
  wire ready_reg_i_1_n_0;
  wire round_ctr_inc;
  wire [3:1]round_ctr_new;
  wire \round_ctr_reg[0]_i_1__1_n_0 ;
  wire \round_ctr_reg_reg[1]_0 ;
  wire round_ctr_we;
  wire [84:0]round_key;
  wire [31:0]sboxw;
  wire \sword_ctr_reg[0]_i_1_n_0 ;
  wire \sword_ctr_reg[1]_i_1_n_0 ;

  LUT6 #(
    .INIT(64'h0F08000800080008)) 
    \FSM_sequential_enc_ctrl_reg[0]_i_1 
       (.I0(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .I1(next_reg),
        .I2(round_ctr_inc),
        .I3(enc_ctrl_reg),
        .I4(p_0_in[1]),
        .I5(p_0_in[0]),
        .O(\FSM_sequential_enc_ctrl_reg[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFEEEFFFFFEEE0000)) 
    \FSM_sequential_enc_ctrl_reg[1]_i_1 
       (.I0(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .I1(\FSM_sequential_enc_ctrl_reg[1]_i_4_n_0 ),
        .I2(round_ctr_inc),
        .I3(\FSM_sequential_enc_ctrl_reg[1]_i_5_n_0 ),
        .I4(\FSM_sequential_enc_ctrl_reg[1]_i_6_n_0 ),
        .I5(enc_ctrl_reg),
        .O(\FSM_sequential_enc_ctrl_reg[1]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_sequential_enc_ctrl_reg[1]_i_2 
       (.I0(config_pin),
        .O(\config_pin[2] ));
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_enc_ctrl_reg[1]_i_3 
       (.I0(round_ctr_inc),
        .I1(enc_ctrl_reg),
        .O(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \FSM_sequential_enc_ctrl_reg[1]_i_4 
       (.I0(p_0_in[0]),
        .I1(enc_ctrl_reg),
        .I2(round_ctr_inc),
        .I3(p_0_in[1]),
        .O(\FSM_sequential_enc_ctrl_reg[1]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h1F)) 
    \FSM_sequential_enc_ctrl_reg[1]_i_5 
       (.I0(Q),
        .I1(enc_round_nr[1]),
        .I2(enc_round_nr[3]),
        .O(\FSM_sequential_enc_ctrl_reg[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFF8F0F8F0F8F0F8)) 
    \FSM_sequential_enc_ctrl_reg[1]_i_6 
       (.I0(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .I1(next_reg),
        .I2(round_ctr_inc),
        .I3(enc_ctrl_reg),
        .I4(p_0_in[1]),
        .I5(p_0_in[0]),
        .O(\FSM_sequential_enc_ctrl_reg[1]_i_6_n_0 ));
  (* FSM_ENCODED_STATES = "CTRL_INIT:01,CTRL_MAIN:11,CTRL_IDLE:00,CTRL_SBOX:10" *) 
  FDCE \FSM_sequential_enc_ctrl_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2] ),
        .D(\FSM_sequential_enc_ctrl_reg[0]_i_1_n_0 ),
        .Q(round_ctr_inc));
  (* FSM_ENCODED_STATES = "CTRL_INIT:01,CTRL_MAIN:11,CTRL_IDLE:00,CTRL_SBOX:10" *) 
  FDCE \FSM_sequential_enc_ctrl_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2] ),
        .D(\FSM_sequential_enc_ctrl_reg[1]_i_1_n_0 ),
        .Q(enc_ctrl_reg));
  LUT6 #(
    .INIT(64'hFFFFFF28FF28FF28)) 
    \block_w0_reg[0]_i_1 
       (.I0(ready_new),
        .I1(enc_new_block[0]),
        .I2(round_key[63]),
        .I3(\block_w0_reg[0]_i_3_n_0 ),
        .I4(new_sboxw[0]),
        .I5(\block_w2_reg[31]_i_7_n_0 ),
        .O(\block_w0_reg[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4FF84848)) 
    \block_w0_reg[0]_i_3 
       (.I0(mixcolumns_return066_out[0]),
        .I1(\block_w2_reg[31]_i_14_n_0 ),
        .I2(round_key[63]),
        .I3(core_block[96]),
        .I4(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .O(\block_w0_reg[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w0_reg[0]_i_7 
       (.I0(enc_new_block[80]),
        .I1(enc_new_block[7]),
        .I2(enc_new_block[127]),
        .I3(enc_new_block[40]),
        .I4(enc_new_block[120]),
        .O(mixcolumns_return066_out[0]));
  LUT6 #(
    .INIT(64'hFFFFFF28FF28FF28)) 
    \block_w0_reg[10]_i_1 
       (.I0(ready_new),
        .I1(enc_new_block[42]),
        .I2(round_key[70]),
        .I3(\block_w0_reg[10]_i_3_n_0 ),
        .I4(new_sboxw[10]),
        .I5(\block_w2_reg[31]_i_7_n_0 ),
        .O(\block_w0_reg[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4FF84848)) 
    \block_w0_reg[10]_i_3 
       (.I0(mixcolumns_return070_out[2]),
        .I1(\block_w2_reg[31]_i_14_n_0 ),
        .I2(round_key[70]),
        .I3(core_block[106]),
        .I4(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .O(\block_w0_reg[10]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w0_reg[10]_i_7 
       (.I0(enc_new_block[82]),
        .I1(enc_new_block[1]),
        .I2(enc_new_block[41]),
        .I3(enc_new_block[2]),
        .I4(enc_new_block[122]),
        .O(mixcolumns_return070_out[2]));
  LUT4 #(
    .INIT(16'hAAEA)) 
    \block_w0_reg[11]_i_1 
       (.I0(\block_w0_reg[11]_i_2_n_0 ),
        .I1(new_sboxw[11]),
        .I2(enc_ctrl_reg),
        .I3(round_ctr_inc),
        .O(\block_w0_reg[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF2FFFFF8F2F8F2F8)) 
    \block_w0_reg[11]_i_2 
       (.I0(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .I1(core_block[107]),
        .I2(\block_w0_reg[11]_i_3_n_0 ),
        .I3(\block_w0_reg_reg[11]_0 ),
        .I4(enc_new_block[43]),
        .I5(ready_new),
        .O(\block_w0_reg[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \block_w0_reg[11]_i_3 
       (.I0(\block_w2_reg[31]_i_14_n_0 ),
        .I1(enc_new_block[42]),
        .I2(\block_w0_reg_reg[11]_0 ),
        .I3(enc_new_block[2]),
        .I4(enc_new_block[3]),
        .I5(\block_w0_reg[11]_i_5__0_n_0 ),
        .O(\block_w0_reg[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w0_reg[11]_i_5__0 
       (.I0(enc_new_block[7]),
        .I1(enc_new_block[47]),
        .I2(enc_new_block[123]),
        .I3(enc_new_block[83]),
        .O(\block_w0_reg[11]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'hAAEA)) 
    \block_w0_reg[12]_i_1 
       (.I0(\block_w0_reg[12]_i_2_n_0 ),
        .I1(new_sboxw[12]),
        .I2(enc_ctrl_reg),
        .I3(round_ctr_inc),
        .O(\block_w0_reg[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF2FFFFF8F2F8F2F8)) 
    \block_w0_reg[12]_i_2 
       (.I0(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .I1(core_block[108]),
        .I2(\block_w0_reg[12]_i_3_n_0 ),
        .I3(round_key[71]),
        .I4(enc_new_block[44]),
        .I5(ready_new),
        .O(\block_w0_reg[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \block_w0_reg[12]_i_3 
       (.I0(\block_w2_reg[31]_i_14_n_0 ),
        .I1(enc_new_block[4]),
        .I2(round_key[71]),
        .I3(enc_new_block[124]),
        .I4(enc_new_block[84]),
        .I5(\block_w0_reg[12]_i_5_n_0 ),
        .O(\block_w0_reg[12]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w0_reg[12]_i_5 
       (.I0(enc_new_block[7]),
        .I1(enc_new_block[47]),
        .I2(enc_new_block[43]),
        .I3(enc_new_block[3]),
        .O(\block_w0_reg[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF28FF28FF28)) 
    \block_w0_reg[13]_i_1 
       (.I0(ready_new),
        .I1(enc_new_block[45]),
        .I2(\block_w0_reg_reg[13]_0 ),
        .I3(\block_w0_reg[13]_i_3_n_0 ),
        .I4(new_sboxw[13]),
        .I5(\block_w2_reg[31]_i_7_n_0 ),
        .O(\block_w0_reg[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4FF84848)) 
    \block_w0_reg[13]_i_3 
       (.I0(mixcolumns_return070_out[5]),
        .I1(\block_w2_reg[31]_i_14_n_0 ),
        .I2(\block_w0_reg_reg[13]_0 ),
        .I3(core_block[109]),
        .I4(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .O(\block_w0_reg[13]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w0_reg[13]_i_7 
       (.I0(enc_new_block[85]),
        .I1(enc_new_block[4]),
        .I2(enc_new_block[44]),
        .I3(enc_new_block[5]),
        .I4(enc_new_block[125]),
        .O(mixcolumns_return070_out[5]));
  LUT6 #(
    .INIT(64'hFFFFFF28FF28FF28)) 
    \block_w0_reg[14]_i_1 
       (.I0(ready_new),
        .I1(enc_new_block[46]),
        .I2(\block_w0_reg_reg[14]_0 ),
        .I3(\block_w0_reg[14]_i_3_n_0 ),
        .I4(new_sboxw[14]),
        .I5(\block_w2_reg[31]_i_7_n_0 ),
        .O(\block_w0_reg[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4FF84848)) 
    \block_w0_reg[14]_i_3 
       (.I0(mixcolumns_return070_out[6]),
        .I1(\block_w2_reg[31]_i_14_n_0 ),
        .I2(\block_w0_reg_reg[14]_0 ),
        .I3(core_block[110]),
        .I4(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .O(\block_w0_reg[14]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w0_reg[14]_i_7 
       (.I0(enc_new_block[86]),
        .I1(enc_new_block[5]),
        .I2(enc_new_block[45]),
        .I3(enc_new_block[6]),
        .I4(enc_new_block[126]),
        .O(mixcolumns_return070_out[6]));
  LUT6 #(
    .INIT(64'hFFFFFF28FF28FF28)) 
    \block_w0_reg[15]_i_1 
       (.I0(ready_new),
        .I1(enc_new_block[47]),
        .I2(round_key[72]),
        .I3(\block_w0_reg[15]_i_3_n_0 ),
        .I4(new_sboxw[15]),
        .I5(\block_w2_reg[31]_i_7_n_0 ),
        .O(\block_w0_reg[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4FF84848)) 
    \block_w0_reg[15]_i_3 
       (.I0(mixcolumns_return070_out[7]),
        .I1(\block_w2_reg[31]_i_14_n_0 ),
        .I2(round_key[72]),
        .I3(core_block[111]),
        .I4(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .O(\block_w0_reg[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w0_reg[15]_i_7 
       (.I0(enc_new_block[87]),
        .I1(enc_new_block[6]),
        .I2(enc_new_block[46]),
        .I3(enc_new_block[7]),
        .I4(enc_new_block[127]),
        .O(mixcolumns_return070_out[7]));
  LUT6 #(
    .INIT(64'hFFFFFF28FF28FF28)) 
    \block_w0_reg[16]_i_1 
       (.I0(ready_new),
        .I1(enc_new_block[80]),
        .I2(round_key[73]),
        .I3(\block_w0_reg[16]_i_3_n_0 ),
        .I4(new_sboxw[16]),
        .I5(\block_w2_reg[31]_i_7_n_0 ),
        .O(\block_w0_reg[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4FF84848)) 
    \block_w0_reg[16]_i_3 
       (.I0(mixcolumns_return073_out[0]),
        .I1(\block_w2_reg[31]_i_14_n_0 ),
        .I2(round_key[73]),
        .I3(core_block[112]),
        .I4(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .O(\block_w0_reg[16]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w0_reg[16]_i_7 
       (.I0(enc_new_block[120]),
        .I1(enc_new_block[87]),
        .I2(enc_new_block[0]),
        .I3(enc_new_block[40]),
        .I4(enc_new_block[47]),
        .O(mixcolumns_return073_out[0]));
  LUT4 #(
    .INIT(16'hAAEA)) 
    \block_w0_reg[17]_i_1 
       (.I0(\block_w0_reg[17]_i_2_n_0 ),
        .I1(new_sboxw[17]),
        .I2(enc_ctrl_reg),
        .I3(round_ctr_inc),
        .O(\block_w0_reg[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF2FFFFF8F2F8F2F8)) 
    \block_w0_reg[17]_i_2 
       (.I0(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .I1(core_block[113]),
        .I2(\block_w0_reg[17]_i_3_n_0 ),
        .I3(\block_w0_reg_reg[17]_0 ),
        .I4(enc_new_block[81]),
        .I5(ready_new),
        .O(\block_w0_reg[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \block_w0_reg[17]_i_3 
       (.I0(\block_w2_reg[31]_i_14_n_0 ),
        .I1(enc_new_block[80]),
        .I2(\block_w0_reg_reg[17]_0 ),
        .I3(\block_w0_reg[17]_i_5_n_0 ),
        .I4(enc_new_block[87]),
        .I5(enc_new_block[47]),
        .O(\block_w0_reg[17]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w0_reg[17]_i_5 
       (.I0(enc_new_block[40]),
        .I1(enc_new_block[1]),
        .I2(enc_new_block[121]),
        .I3(enc_new_block[41]),
        .O(\block_w0_reg[17]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF28FF28FF28)) 
    \block_w0_reg[18]_i_1 
       (.I0(ready_new),
        .I1(enc_new_block[82]),
        .I2(round_key[74]),
        .I3(\block_w0_reg[18]_i_3_n_0 ),
        .I4(new_sboxw[18]),
        .I5(\block_w2_reg[31]_i_7_n_0 ),
        .O(\block_w0_reg[18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4FF84848)) 
    \block_w0_reg[18]_i_3 
       (.I0(mixcolumns_return073_out[2]),
        .I1(\block_w2_reg[31]_i_14_n_0 ),
        .I2(round_key[74]),
        .I3(core_block[114]),
        .I4(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .O(\block_w0_reg[18]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w0_reg[18]_i_7 
       (.I0(enc_new_block[122]),
        .I1(enc_new_block[81]),
        .I2(enc_new_block[2]),
        .I3(enc_new_block[42]),
        .I4(enc_new_block[41]),
        .O(mixcolumns_return073_out[2]));
  LUT4 #(
    .INIT(16'hAAEA)) 
    \block_w0_reg[19]_i_1 
       (.I0(\block_w0_reg[19]_i_2_n_0 ),
        .I1(new_sboxw[19]),
        .I2(enc_ctrl_reg),
        .I3(round_ctr_inc),
        .O(\block_w0_reg[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF2FFFFF8F2F8F2F8)) 
    \block_w0_reg[19]_i_2 
       (.I0(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .I1(core_block[115]),
        .I2(\block_w0_reg[19]_i_3_n_0 ),
        .I3(\block_w0_reg_reg[19]_0 ),
        .I4(enc_new_block[83]),
        .I5(ready_new),
        .O(\block_w0_reg[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \block_w0_reg[19]_i_3 
       (.I0(\block_w2_reg[31]_i_14_n_0 ),
        .I1(enc_new_block[82]),
        .I2(\block_w0_reg_reg[19]_0 ),
        .I3(enc_new_block[123]),
        .I4(enc_new_block[42]),
        .I5(\block_w0_reg[19]_i_5__0_n_0 ),
        .O(\block_w0_reg[19]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w0_reg[19]_i_5__0 
       (.I0(enc_new_block[43]),
        .I1(enc_new_block[3]),
        .I2(enc_new_block[47]),
        .I3(enc_new_block[87]),
        .O(\block_w0_reg[19]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'hAAEA)) 
    \block_w0_reg[1]_i_1 
       (.I0(\block_w0_reg[1]_i_2_n_0 ),
        .I1(new_sboxw[1]),
        .I2(enc_ctrl_reg),
        .I3(round_ctr_inc),
        .O(\block_w0_reg[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF2FFFFF8F2F8F2F8)) 
    \block_w0_reg[1]_i_2 
       (.I0(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .I1(core_block[97]),
        .I2(\block_w0_reg[1]_i_3_n_0 ),
        .I3(round_key[64]),
        .I4(enc_new_block[1]),
        .I5(ready_new),
        .O(\block_w0_reg[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \block_w0_reg[1]_i_3 
       (.I0(\block_w2_reg[31]_i_14_n_0 ),
        .I1(enc_new_block[81]),
        .I2(round_key[64]),
        .I3(\block_w0_reg[1]_i_5_n_0 ),
        .I4(enc_new_block[7]),
        .I5(enc_new_block[127]),
        .O(\block_w0_reg[1]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w0_reg[1]_i_5 
       (.I0(enc_new_block[121]),
        .I1(enc_new_block[41]),
        .I2(enc_new_block[120]),
        .I3(enc_new_block[0]),
        .O(\block_w0_reg[1]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hAAEA)) 
    \block_w0_reg[20]_i_1 
       (.I0(\block_w0_reg[20]_i_2_n_0 ),
        .I1(new_sboxw[20]),
        .I2(enc_ctrl_reg),
        .I3(round_ctr_inc),
        .O(\block_w0_reg[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF2FFFFF8F2F8F2F8)) 
    \block_w0_reg[20]_i_2 
       (.I0(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .I1(core_block[116]),
        .I2(\block_w0_reg[20]_i_3_n_0 ),
        .I3(\block_w0_reg_reg[20]_0 ),
        .I4(enc_new_block[84]),
        .I5(ready_new),
        .O(\block_w0_reg[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \block_w0_reg[20]_i_3 
       (.I0(\block_w2_reg[31]_i_14_n_0 ),
        .I1(enc_new_block[4]),
        .I2(\block_w0_reg_reg[20]_0 ),
        .I3(\block_w0_reg[20]_i_5__0_n_0 ),
        .I4(enc_new_block[87]),
        .I5(enc_new_block[47]),
        .O(\block_w0_reg[20]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w0_reg[20]_i_5__0 
       (.I0(enc_new_block[124]),
        .I1(enc_new_block[44]),
        .I2(enc_new_block[43]),
        .I3(enc_new_block[83]),
        .O(\block_w0_reg[20]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF28FF28FF28)) 
    \block_w0_reg[21]_i_1 
       (.I0(ready_new),
        .I1(enc_new_block[85]),
        .I2(\block_w0_reg_reg[21]_0 ),
        .I3(\block_w0_reg[21]_i_3_n_0 ),
        .I4(new_sboxw[21]),
        .I5(\block_w2_reg[31]_i_7_n_0 ),
        .O(\block_w0_reg[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4FF84848)) 
    \block_w0_reg[21]_i_3 
       (.I0(mixcolumns_return073_out[5]),
        .I1(\block_w2_reg[31]_i_14_n_0 ),
        .I2(\block_w0_reg_reg[21]_0 ),
        .I3(core_block[117]),
        .I4(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .O(\block_w0_reg[21]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w0_reg[21]_i_7 
       (.I0(enc_new_block[125]),
        .I1(enc_new_block[84]),
        .I2(enc_new_block[5]),
        .I3(enc_new_block[45]),
        .I4(enc_new_block[44]),
        .O(mixcolumns_return073_out[5]));
  LUT6 #(
    .INIT(64'hFFFFFF28FF28FF28)) 
    \block_w0_reg[22]_i_1 
       (.I0(ready_new),
        .I1(enc_new_block[86]),
        .I2(round_key[75]),
        .I3(\block_w0_reg[22]_i_3_n_0 ),
        .I4(new_sboxw[22]),
        .I5(\block_w2_reg[31]_i_7_n_0 ),
        .O(\block_w0_reg[22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4FF84848)) 
    \block_w0_reg[22]_i_3 
       (.I0(mixcolumns_return073_out[6]),
        .I1(\block_w2_reg[31]_i_14_n_0 ),
        .I2(round_key[75]),
        .I3(core_block[118]),
        .I4(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .O(\block_w0_reg[22]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w0_reg[22]_i_7 
       (.I0(enc_new_block[126]),
        .I1(enc_new_block[85]),
        .I2(enc_new_block[6]),
        .I3(enc_new_block[46]),
        .I4(enc_new_block[45]),
        .O(mixcolumns_return073_out[6]));
  LUT6 #(
    .INIT(64'hFFFFFF28FF28FF28)) 
    \block_w0_reg[23]_i_1 
       (.I0(ready_new),
        .I1(enc_new_block[87]),
        .I2(round_key[76]),
        .I3(\block_w0_reg[23]_i_3_n_0 ),
        .I4(new_sboxw[23]),
        .I5(\block_w2_reg[31]_i_7_n_0 ),
        .O(\block_w0_reg[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4FF84848)) 
    \block_w0_reg[23]_i_3 
       (.I0(mixcolumns_return073_out[7]),
        .I1(\block_w2_reg[31]_i_14_n_0 ),
        .I2(round_key[76]),
        .I3(core_block[119]),
        .I4(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .O(\block_w0_reg[23]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w0_reg[23]_i_7 
       (.I0(enc_new_block[127]),
        .I1(enc_new_block[86]),
        .I2(enc_new_block[7]),
        .I3(enc_new_block[47]),
        .I4(enc_new_block[46]),
        .O(mixcolumns_return073_out[7]));
  LUT6 #(
    .INIT(64'hFFFFFF28FF28FF28)) 
    \block_w0_reg[24]_i_1 
       (.I0(ready_new),
        .I1(enc_new_block[120]),
        .I2(round_key[77]),
        .I3(\block_w0_reg[24]_i_3_n_0 ),
        .I4(new_sboxw[24]),
        .I5(\block_w2_reg[31]_i_7_n_0 ),
        .O(\block_w0_reg[24]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4FF84848)) 
    \block_w0_reg[24]_i_3 
       (.I0(mixcolumns_return076_out[0]),
        .I1(\block_w2_reg[31]_i_14_n_0 ),
        .I2(round_key[77]),
        .I3(core_block[120]),
        .I4(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .O(\block_w0_reg[24]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w0_reg[24]_i_7 
       (.I0(enc_new_block[127]),
        .I1(enc_new_block[87]),
        .I2(enc_new_block[0]),
        .I3(enc_new_block[40]),
        .I4(enc_new_block[80]),
        .O(mixcolumns_return076_out[0]));
  LUT4 #(
    .INIT(16'hAAEA)) 
    \block_w0_reg[25]_i_1 
       (.I0(\block_w0_reg[25]_i_2_n_0 ),
        .I1(new_sboxw[25]),
        .I2(enc_ctrl_reg),
        .I3(round_ctr_inc),
        .O(\block_w0_reg[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF2FFFFF8F2F8F2F8)) 
    \block_w0_reg[25]_i_2 
       (.I0(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .I1(core_block[121]),
        .I2(\block_w0_reg[25]_i_3_n_0 ),
        .I3(round_key[78]),
        .I4(enc_new_block[121]),
        .I5(ready_new),
        .O(\block_w0_reg[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \block_w0_reg[25]_i_3 
       (.I0(\block_w2_reg[31]_i_14_n_0 ),
        .I1(enc_new_block[80]),
        .I2(round_key[78]),
        .I3(\block_w0_reg[25]_i_5_n_0 ),
        .I4(enc_new_block[87]),
        .I5(enc_new_block[127]),
        .O(\block_w0_reg[25]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w0_reg[25]_i_5 
       (.I0(enc_new_block[81]),
        .I1(enc_new_block[1]),
        .I2(enc_new_block[120]),
        .I3(enc_new_block[41]),
        .O(\block_w0_reg[25]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF28FF28FF28)) 
    \block_w0_reg[26]_i_1 
       (.I0(ready_new),
        .I1(enc_new_block[122]),
        .I2(round_key[79]),
        .I3(\block_w0_reg[26]_i_3_n_0 ),
        .I4(new_sboxw[26]),
        .I5(\block_w2_reg[31]_i_7_n_0 ),
        .O(\block_w0_reg[26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4FF84848)) 
    \block_w0_reg[26]_i_3 
       (.I0(mixcolumns_return076_out[2]),
        .I1(\block_w2_reg[31]_i_14_n_0 ),
        .I2(round_key[79]),
        .I3(core_block[122]),
        .I4(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .O(\block_w0_reg[26]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w0_reg[26]_i_7 
       (.I0(enc_new_block[121]),
        .I1(enc_new_block[81]),
        .I2(enc_new_block[2]),
        .I3(enc_new_block[42]),
        .I4(enc_new_block[82]),
        .O(mixcolumns_return076_out[2]));
  LUT4 #(
    .INIT(16'hAAEA)) 
    \block_w0_reg[27]_i_1 
       (.I0(\block_w0_reg[27]_i_2_n_0 ),
        .I1(new_sboxw[27]),
        .I2(enc_ctrl_reg),
        .I3(round_ctr_inc),
        .O(\block_w0_reg[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF2FFFFF8F2F8F2F8)) 
    \block_w0_reg[27]_i_2 
       (.I0(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .I1(core_block[123]),
        .I2(\block_w0_reg[27]_i_3_n_0 ),
        .I3(round_key[80]),
        .I4(enc_new_block[123]),
        .I5(ready_new),
        .O(\block_w0_reg[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \block_w0_reg[27]_i_3 
       (.I0(\block_w2_reg[31]_i_14_n_0 ),
        .I1(enc_new_block[82]),
        .I2(round_key[80]),
        .I3(enc_new_block[122]),
        .I4(enc_new_block[83]),
        .I5(\block_w0_reg[27]_i_5_n_0 ),
        .O(\block_w0_reg[27]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w0_reg[27]_i_5 
       (.I0(enc_new_block[127]),
        .I1(enc_new_block[87]),
        .I2(enc_new_block[43]),
        .I3(enc_new_block[3]),
        .O(\block_w0_reg[27]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hAAEA)) 
    \block_w0_reg[28]_i_1 
       (.I0(\block_w0_reg[28]_i_2_n_0 ),
        .I1(new_sboxw[28]),
        .I2(enc_ctrl_reg),
        .I3(round_ctr_inc),
        .O(\block_w0_reg[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF2FFFFF8F2F8F2F8)) 
    \block_w0_reg[28]_i_2 
       (.I0(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .I1(core_block[124]),
        .I2(\block_w0_reg[28]_i_3_n_0 ),
        .I3(round_key[81]),
        .I4(enc_new_block[124]),
        .I5(ready_new),
        .O(\block_w0_reg[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \block_w0_reg[28]_i_3 
       (.I0(\block_w2_reg[31]_i_14_n_0 ),
        .I1(enc_new_block[4]),
        .I2(round_key[81]),
        .I3(enc_new_block[44]),
        .I4(enc_new_block[84]),
        .I5(\block_w0_reg[28]_i_5_n_0 ),
        .O(\block_w0_reg[28]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w0_reg[28]_i_5 
       (.I0(enc_new_block[127]),
        .I1(enc_new_block[87]),
        .I2(enc_new_block[123]),
        .I3(enc_new_block[83]),
        .O(\block_w0_reg[28]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF28FF28FF28)) 
    \block_w0_reg[29]_i_1 
       (.I0(ready_new),
        .I1(enc_new_block[125]),
        .I2(round_key[82]),
        .I3(\block_w0_reg[29]_i_3_n_0 ),
        .I4(new_sboxw[29]),
        .I5(\block_w2_reg[31]_i_7_n_0 ),
        .O(\block_w0_reg[29]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4FF84848)) 
    \block_w0_reg[29]_i_3 
       (.I0(mixcolumns_return076_out[5]),
        .I1(\block_w2_reg[31]_i_14_n_0 ),
        .I2(round_key[82]),
        .I3(core_block[125]),
        .I4(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .O(\block_w0_reg[29]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w0_reg[29]_i_7 
       (.I0(enc_new_block[124]),
        .I1(enc_new_block[84]),
        .I2(enc_new_block[5]),
        .I3(enc_new_block[45]),
        .I4(enc_new_block[85]),
        .O(mixcolumns_return076_out[5]));
  LUT6 #(
    .INIT(64'hFFFFFF28FF28FF28)) 
    \block_w0_reg[2]_i_1 
       (.I0(ready_new),
        .I1(enc_new_block[2]),
        .I2(round_key[65]),
        .I3(\block_w0_reg[2]_i_3_n_0 ),
        .I4(new_sboxw[2]),
        .I5(\block_w2_reg[31]_i_7_n_0 ),
        .O(\block_w0_reg[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4FF84848)) 
    \block_w0_reg[2]_i_3 
       (.I0(mixcolumns_return066_out[2]),
        .I1(\block_w2_reg[31]_i_14_n_0 ),
        .I2(round_key[65]),
        .I3(core_block[98]),
        .I4(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .O(\block_w0_reg[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w0_reg[2]_i_7 
       (.I0(enc_new_block[82]),
        .I1(enc_new_block[1]),
        .I2(enc_new_block[121]),
        .I3(enc_new_block[42]),
        .I4(enc_new_block[122]),
        .O(mixcolumns_return066_out[2]));
  LUT6 #(
    .INIT(64'hFFFFFF28FF28FF28)) 
    \block_w0_reg[30]_i_1 
       (.I0(ready_new),
        .I1(enc_new_block[126]),
        .I2(round_key[83]),
        .I3(\block_w0_reg[30]_i_3_n_0 ),
        .I4(new_sboxw[30]),
        .I5(\block_w2_reg[31]_i_7_n_0 ),
        .O(\block_w0_reg[30]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4FF84848)) 
    \block_w0_reg[30]_i_3 
       (.I0(mixcolumns_return076_out[6]),
        .I1(\block_w2_reg[31]_i_14_n_0 ),
        .I2(round_key[83]),
        .I3(core_block[126]),
        .I4(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .O(\block_w0_reg[30]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w0_reg[30]_i_7 
       (.I0(enc_new_block[125]),
        .I1(enc_new_block[85]),
        .I2(enc_new_block[6]),
        .I3(enc_new_block[46]),
        .I4(enc_new_block[86]),
        .O(mixcolumns_return076_out[6]));
  LUT4 #(
    .INIT(16'hFF04)) 
    \block_w0_reg[31]_i_1 
       (.I0(p_0_in[0]),
        .I1(enc_ctrl_reg),
        .I2(p_0_in[1]),
        .I3(round_ctr_inc),
        .O(block_w0_we));
  LUT6 #(
    .INIT(64'hFFFFFF28FF28FF28)) 
    \block_w0_reg[31]_i_2 
       (.I0(ready_new),
        .I1(enc_new_block[127]),
        .I2(round_key[84]),
        .I3(\block_w0_reg[31]_i_4_n_0 ),
        .I4(new_sboxw[31]),
        .I5(\block_w2_reg[31]_i_7_n_0 ),
        .O(\block_w0_reg[31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h4FF84848)) 
    \block_w0_reg[31]_i_4 
       (.I0(mixcolumns_return076_out[7]),
        .I1(\block_w2_reg[31]_i_14_n_0 ),
        .I2(round_key[84]),
        .I3(core_block[127]),
        .I4(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .O(\block_w0_reg[31]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w0_reg[31]_i_8 
       (.I0(enc_new_block[126]),
        .I1(enc_new_block[86]),
        .I2(enc_new_block[7]),
        .I3(enc_new_block[47]),
        .I4(enc_new_block[87]),
        .O(mixcolumns_return076_out[7]));
  LUT4 #(
    .INIT(16'hAAEA)) 
    \block_w0_reg[3]_i_1 
       (.I0(\block_w0_reg[3]_i_2_n_0 ),
        .I1(new_sboxw[3]),
        .I2(enc_ctrl_reg),
        .I3(round_ctr_inc),
        .O(\block_w0_reg[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF2FFFFF8F2F8F2F8)) 
    \block_w0_reg[3]_i_2 
       (.I0(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .I1(core_block[99]),
        .I2(\block_w0_reg[3]_i_3_n_0 ),
        .I3(\block_w0_reg_reg[3]_0 ),
        .I4(enc_new_block[3]),
        .I5(ready_new),
        .O(\block_w0_reg[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \block_w0_reg[3]_i_3 
       (.I0(\block_w2_reg[31]_i_14_n_0 ),
        .I1(enc_new_block[43]),
        .I2(\block_w0_reg_reg[3]_0 ),
        .I3(enc_new_block[122]),
        .I4(enc_new_block[2]),
        .I5(\block_w0_reg[3]_i_5_n_0 ),
        .O(\block_w0_reg[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w0_reg[3]_i_5 
       (.I0(enc_new_block[127]),
        .I1(enc_new_block[7]),
        .I2(enc_new_block[123]),
        .I3(enc_new_block[83]),
        .O(\block_w0_reg[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hAAEA)) 
    \block_w0_reg[4]_i_1 
       (.I0(\block_w0_reg[4]_i_2_n_0 ),
        .I1(new_sboxw[4]),
        .I2(enc_ctrl_reg),
        .I3(round_ctr_inc),
        .O(\block_w0_reg[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF2FFFFF8F2F8F2F8)) 
    \block_w0_reg[4]_i_2 
       (.I0(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .I1(core_block[100]),
        .I2(\block_w0_reg[4]_i_3_n_0 ),
        .I3(\block_w0_reg_reg[4]_0 ),
        .I4(enc_new_block[4]),
        .I5(ready_new),
        .O(\block_w0_reg[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \block_w0_reg[4]_i_3 
       (.I0(\block_w2_reg[31]_i_14_n_0 ),
        .I1(enc_new_block[84]),
        .I2(\block_w0_reg_reg[4]_0 ),
        .I3(\block_w0_reg[4]_i_5_n_0 ),
        .I4(enc_new_block[7]),
        .I5(enc_new_block[127]),
        .O(\block_w0_reg[4]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w0_reg[4]_i_5 
       (.I0(enc_new_block[124]),
        .I1(enc_new_block[44]),
        .I2(enc_new_block[123]),
        .I3(enc_new_block[3]),
        .O(\block_w0_reg[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF28FF28FF28)) 
    \block_w0_reg[5]_i_1 
       (.I0(ready_new),
        .I1(enc_new_block[5]),
        .I2(\block_w0_reg_reg[5]_0 ),
        .I3(\block_w0_reg[5]_i_3_n_0 ),
        .I4(new_sboxw[5]),
        .I5(\block_w2_reg[31]_i_7_n_0 ),
        .O(\block_w0_reg[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4FF84848)) 
    \block_w0_reg[5]_i_3 
       (.I0(mixcolumns_return066_out[5]),
        .I1(\block_w2_reg[31]_i_14_n_0 ),
        .I2(\block_w0_reg_reg[5]_0 ),
        .I3(core_block[101]),
        .I4(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .O(\block_w0_reg[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w0_reg[5]_i_7 
       (.I0(enc_new_block[85]),
        .I1(enc_new_block[4]),
        .I2(enc_new_block[124]),
        .I3(enc_new_block[45]),
        .I4(enc_new_block[125]),
        .O(mixcolumns_return066_out[5]));
  LUT6 #(
    .INIT(64'hFFFFFF28FF28FF28)) 
    \block_w0_reg[6]_i_1 
       (.I0(ready_new),
        .I1(enc_new_block[6]),
        .I2(round_key[66]),
        .I3(\block_w0_reg[6]_i_3_n_0 ),
        .I4(new_sboxw[6]),
        .I5(\block_w2_reg[31]_i_7_n_0 ),
        .O(\block_w0_reg[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4FF84848)) 
    \block_w0_reg[6]_i_3 
       (.I0(mixcolumns_return066_out[6]),
        .I1(\block_w2_reg[31]_i_14_n_0 ),
        .I2(round_key[66]),
        .I3(core_block[102]),
        .I4(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .O(\block_w0_reg[6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w0_reg[6]_i_7 
       (.I0(enc_new_block[86]),
        .I1(enc_new_block[5]),
        .I2(enc_new_block[125]),
        .I3(enc_new_block[46]),
        .I4(enc_new_block[126]),
        .O(mixcolumns_return066_out[6]));
  LUT6 #(
    .INIT(64'hFFFFFF28FF28FF28)) 
    \block_w0_reg[7]_i_1 
       (.I0(ready_new),
        .I1(enc_new_block[7]),
        .I2(round_key[67]),
        .I3(\block_w0_reg[7]_i_3_n_0 ),
        .I4(new_sboxw[7]),
        .I5(\block_w2_reg[31]_i_7_n_0 ),
        .O(\block_w0_reg[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4FF84848)) 
    \block_w0_reg[7]_i_3 
       (.I0(mixcolumns_return066_out[7]),
        .I1(\block_w2_reg[31]_i_14_n_0 ),
        .I2(round_key[67]),
        .I3(core_block[103]),
        .I4(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .O(\block_w0_reg[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w0_reg[7]_i_7 
       (.I0(enc_new_block[87]),
        .I1(enc_new_block[6]),
        .I2(enc_new_block[126]),
        .I3(enc_new_block[47]),
        .I4(enc_new_block[127]),
        .O(mixcolumns_return066_out[7]));
  LUT6 #(
    .INIT(64'hFFFFFF28FF28FF28)) 
    \block_w0_reg[8]_i_1 
       (.I0(ready_new),
        .I1(enc_new_block[40]),
        .I2(round_key[68]),
        .I3(\block_w0_reg[8]_i_3_n_0 ),
        .I4(new_sboxw[8]),
        .I5(\block_w2_reg[31]_i_7_n_0 ),
        .O(\block_w0_reg[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4FF84848)) 
    \block_w0_reg[8]_i_3 
       (.I0(mixcolumns_return070_out[0]),
        .I1(\block_w2_reg[31]_i_14_n_0 ),
        .I2(round_key[68]),
        .I3(core_block[104]),
        .I4(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .O(\block_w0_reg[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w0_reg[8]_i_7 
       (.I0(enc_new_block[80]),
        .I1(enc_new_block[7]),
        .I2(enc_new_block[47]),
        .I3(enc_new_block[0]),
        .I4(enc_new_block[120]),
        .O(mixcolumns_return070_out[0]));
  LUT4 #(
    .INIT(16'hAAEA)) 
    \block_w0_reg[9]_i_1 
       (.I0(\block_w0_reg[9]_i_2_n_0 ),
        .I1(new_sboxw[9]),
        .I2(enc_ctrl_reg),
        .I3(round_ctr_inc),
        .O(\block_w0_reg[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF2FFFFF8F2F8F2F8)) 
    \block_w0_reg[9]_i_2 
       (.I0(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .I1(core_block[105]),
        .I2(\block_w0_reg[9]_i_3_n_0 ),
        .I3(round_key[69]),
        .I4(enc_new_block[41]),
        .I5(ready_new),
        .O(\block_w0_reg[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \block_w0_reg[9]_i_3 
       (.I0(\block_w2_reg[31]_i_14_n_0 ),
        .I1(enc_new_block[1]),
        .I2(round_key[69]),
        .I3(\block_w0_reg[9]_i_5_n_0 ),
        .I4(enc_new_block[47]),
        .I5(enc_new_block[7]),
        .O(\block_w0_reg[9]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w0_reg[9]_i_5 
       (.I0(enc_new_block[81]),
        .I1(enc_new_block[40]),
        .I2(enc_new_block[0]),
        .I3(enc_new_block[121]),
        .O(\block_w0_reg[9]_i_5_n_0 ));
  FDCE \block_w0_reg_reg[0] 
       (.C(clk),
        .CE(block_w0_we),
        .CLR(\config_pin[2] ),
        .D(\block_w0_reg[0]_i_1_n_0 ),
        .Q(enc_new_block[96]));
  FDCE \block_w0_reg_reg[10] 
       (.C(clk),
        .CE(block_w0_we),
        .CLR(\config_pin[2] ),
        .D(\block_w0_reg[10]_i_1_n_0 ),
        .Q(enc_new_block[106]));
  FDCE \block_w0_reg_reg[11] 
       (.C(clk),
        .CE(block_w0_we),
        .CLR(\config_pin[2] ),
        .D(\block_w0_reg[11]_i_1_n_0 ),
        .Q(enc_new_block[107]));
  FDCE \block_w0_reg_reg[12] 
       (.C(clk),
        .CE(block_w0_we),
        .CLR(\config_pin[2] ),
        .D(\block_w0_reg[12]_i_1_n_0 ),
        .Q(enc_new_block[108]));
  FDCE \block_w0_reg_reg[13] 
       (.C(clk),
        .CE(block_w0_we),
        .CLR(\config_pin[2] ),
        .D(\block_w0_reg[13]_i_1_n_0 ),
        .Q(enc_new_block[109]));
  FDCE \block_w0_reg_reg[14] 
       (.C(clk),
        .CE(block_w0_we),
        .CLR(\config_pin[2] ),
        .D(\block_w0_reg[14]_i_1_n_0 ),
        .Q(enc_new_block[110]));
  FDCE \block_w0_reg_reg[15] 
       (.C(clk),
        .CE(block_w0_we),
        .CLR(\config_pin[2] ),
        .D(\block_w0_reg[15]_i_1_n_0 ),
        .Q(enc_new_block[111]));
  FDCE \block_w0_reg_reg[16] 
       (.C(clk),
        .CE(block_w0_we),
        .CLR(\config_pin[2] ),
        .D(\block_w0_reg[16]_i_1_n_0 ),
        .Q(enc_new_block[112]));
  FDCE \block_w0_reg_reg[17] 
       (.C(clk),
        .CE(block_w0_we),
        .CLR(\config_pin[2] ),
        .D(\block_w0_reg[17]_i_1_n_0 ),
        .Q(enc_new_block[113]));
  FDCE \block_w0_reg_reg[18] 
       (.C(clk),
        .CE(block_w0_we),
        .CLR(\config_pin[2] ),
        .D(\block_w0_reg[18]_i_1_n_0 ),
        .Q(enc_new_block[114]));
  FDCE \block_w0_reg_reg[19] 
       (.C(clk),
        .CE(block_w0_we),
        .CLR(\config_pin[2] ),
        .D(\block_w0_reg[19]_i_1_n_0 ),
        .Q(enc_new_block[115]));
  FDCE \block_w0_reg_reg[1] 
       (.C(clk),
        .CE(block_w0_we),
        .CLR(\config_pin[2] ),
        .D(\block_w0_reg[1]_i_1_n_0 ),
        .Q(enc_new_block[97]));
  FDCE \block_w0_reg_reg[20] 
       (.C(clk),
        .CE(block_w0_we),
        .CLR(\config_pin[2] ),
        .D(\block_w0_reg[20]_i_1_n_0 ),
        .Q(enc_new_block[116]));
  FDCE \block_w0_reg_reg[21] 
       (.C(clk),
        .CE(block_w0_we),
        .CLR(\config_pin[2] ),
        .D(\block_w0_reg[21]_i_1_n_0 ),
        .Q(enc_new_block[117]));
  FDCE \block_w0_reg_reg[22] 
       (.C(clk),
        .CE(block_w0_we),
        .CLR(\config_pin[2] ),
        .D(\block_w0_reg[22]_i_1_n_0 ),
        .Q(enc_new_block[118]));
  FDCE \block_w0_reg_reg[23] 
       (.C(clk),
        .CE(block_w0_we),
        .CLR(\config_pin[2] ),
        .D(\block_w0_reg[23]_i_1_n_0 ),
        .Q(enc_new_block[119]));
  FDCE \block_w0_reg_reg[24] 
       (.C(clk),
        .CE(block_w0_we),
        .CLR(\config_pin[2] ),
        .D(\block_w0_reg[24]_i_1_n_0 ),
        .Q(enc_new_block[120]));
  FDCE \block_w0_reg_reg[25] 
       (.C(clk),
        .CE(block_w0_we),
        .CLR(\config_pin[2] ),
        .D(\block_w0_reg[25]_i_1_n_0 ),
        .Q(enc_new_block[121]));
  FDCE \block_w0_reg_reg[26] 
       (.C(clk),
        .CE(block_w0_we),
        .CLR(\config_pin[2] ),
        .D(\block_w0_reg[26]_i_1_n_0 ),
        .Q(enc_new_block[122]));
  FDCE \block_w0_reg_reg[27] 
       (.C(clk),
        .CE(block_w0_we),
        .CLR(\config_pin[2] ),
        .D(\block_w0_reg[27]_i_1_n_0 ),
        .Q(enc_new_block[123]));
  FDCE \block_w0_reg_reg[28] 
       (.C(clk),
        .CE(block_w0_we),
        .CLR(\config_pin[2] ),
        .D(\block_w0_reg[28]_i_1_n_0 ),
        .Q(enc_new_block[124]));
  FDCE \block_w0_reg_reg[29] 
       (.C(clk),
        .CE(block_w0_we),
        .CLR(\config_pin[2] ),
        .D(\block_w0_reg[29]_i_1_n_0 ),
        .Q(enc_new_block[125]));
  FDCE \block_w0_reg_reg[2] 
       (.C(clk),
        .CE(block_w0_we),
        .CLR(\config_pin[2] ),
        .D(\block_w0_reg[2]_i_1_n_0 ),
        .Q(enc_new_block[98]));
  FDCE \block_w0_reg_reg[30] 
       (.C(clk),
        .CE(block_w0_we),
        .CLR(\config_pin[2] ),
        .D(\block_w0_reg[30]_i_1_n_0 ),
        .Q(enc_new_block[126]));
  FDCE \block_w0_reg_reg[31] 
       (.C(clk),
        .CE(block_w0_we),
        .CLR(\config_pin[2] ),
        .D(\block_w0_reg[31]_i_2_n_0 ),
        .Q(enc_new_block[127]));
  FDCE \block_w0_reg_reg[3] 
       (.C(clk),
        .CE(block_w0_we),
        .CLR(\config_pin[2] ),
        .D(\block_w0_reg[3]_i_1_n_0 ),
        .Q(enc_new_block[99]));
  FDCE \block_w0_reg_reg[4] 
       (.C(clk),
        .CE(block_w0_we),
        .CLR(\config_pin[2] ),
        .D(\block_w0_reg[4]_i_1_n_0 ),
        .Q(enc_new_block[100]));
  FDCE \block_w0_reg_reg[5] 
       (.C(clk),
        .CE(block_w0_we),
        .CLR(\config_pin[2] ),
        .D(\block_w0_reg[5]_i_1_n_0 ),
        .Q(enc_new_block[101]));
  FDCE \block_w0_reg_reg[6] 
       (.C(clk),
        .CE(block_w0_we),
        .CLR(\config_pin[2] ),
        .D(\block_w0_reg[6]_i_1_n_0 ),
        .Q(enc_new_block[102]));
  FDCE \block_w0_reg_reg[7] 
       (.C(clk),
        .CE(block_w0_we),
        .CLR(\config_pin[2] ),
        .D(\block_w0_reg[7]_i_1_n_0 ),
        .Q(enc_new_block[103]));
  FDCE \block_w0_reg_reg[8] 
       (.C(clk),
        .CE(block_w0_we),
        .CLR(\config_pin[2] ),
        .D(\block_w0_reg[8]_i_1_n_0 ),
        .Q(enc_new_block[104]));
  FDCE \block_w0_reg_reg[9] 
       (.C(clk),
        .CE(block_w0_we),
        .CLR(\config_pin[2] ),
        .D(\block_w0_reg[9]_i_1_n_0 ),
        .Q(enc_new_block[105]));
  LUT6 #(
    .INIT(64'hFFFFFF28FF28FF28)) 
    \block_w1_reg[0]_i_1 
       (.I0(ready_new),
        .I1(enc_new_block[96]),
        .I2(round_key[39]),
        .I3(\block_w1_reg[0]_i_3_n_0 ),
        .I4(new_sboxw[0]),
        .I5(\block_w2_reg[31]_i_7_n_0 ),
        .O(\block_w1_reg[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4FF84848)) 
    \block_w1_reg[0]_i_3 
       (.I0(mixcolumns_return050_out[0]),
        .I1(\block_w2_reg[31]_i_14_n_0 ),
        .I2(round_key[39]),
        .I3(core_block[64]),
        .I4(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .O(\block_w1_reg[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w1_reg[0]_i_7 
       (.I0(enc_new_block[103]),
        .I1(enc_new_block[95]),
        .I2(enc_new_block[88]),
        .I3(enc_new_block[48]),
        .I4(enc_new_block[8]),
        .O(mixcolumns_return050_out[0]));
  LUT6 #(
    .INIT(64'hFFFFFF28FF28FF28)) 
    \block_w1_reg[10]_i_1 
       (.I0(ready_new),
        .I1(enc_new_block[10]),
        .I2(round_key[47]),
        .I3(\block_w1_reg[10]_i_3_n_0 ),
        .I4(new_sboxw[10]),
        .I5(\block_w2_reg[31]_i_7_n_0 ),
        .O(\block_w1_reg[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4FF84848)) 
    \block_w1_reg[10]_i_3 
       (.I0(mixcolumns_return054_out[2]),
        .I1(\block_w2_reg[31]_i_14_n_0 ),
        .I2(round_key[47]),
        .I3(core_block[74]),
        .I4(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .O(\block_w1_reg[10]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w1_reg[10]_i_7 
       (.I0(enc_new_block[98]),
        .I1(enc_new_block[9]),
        .I2(enc_new_block[90]),
        .I3(enc_new_block[50]),
        .I4(enc_new_block[97]),
        .O(mixcolumns_return054_out[2]));
  LUT4 #(
    .INIT(16'hAAEA)) 
    \block_w1_reg[11]_i_1 
       (.I0(\block_w1_reg[11]_i_2_n_0 ),
        .I1(new_sboxw[11]),
        .I2(enc_ctrl_reg),
        .I3(round_ctr_inc),
        .O(\block_w1_reg[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF2FFFFF8F2F8F2F8)) 
    \block_w1_reg[11]_i_2 
       (.I0(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .I1(core_block[75]),
        .I2(\block_w1_reg[11]_i_3_n_0 ),
        .I3(\block_w1_reg_reg[11]_0 ),
        .I4(enc_new_block[11]),
        .I5(ready_new),
        .O(\block_w1_reg[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \block_w1_reg[11]_i_3 
       (.I0(\block_w2_reg[31]_i_14_n_0 ),
        .I1(enc_new_block[10]),
        .I2(\block_w1_reg_reg[11]_0 ),
        .I3(enc_new_block[98]),
        .I4(enc_new_block[99]),
        .I5(\block_w1_reg[11]_i_5__0_n_0 ),
        .O(\block_w1_reg[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w1_reg[11]_i_5__0 
       (.I0(enc_new_block[103]),
        .I1(enc_new_block[15]),
        .I2(enc_new_block[51]),
        .I3(enc_new_block[91]),
        .O(\block_w1_reg[11]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'hAAEA)) 
    \block_w1_reg[12]_i_1 
       (.I0(\block_w1_reg[12]_i_2_n_0 ),
        .I1(new_sboxw[12]),
        .I2(enc_ctrl_reg),
        .I3(round_ctr_inc),
        .O(\block_w1_reg[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF2FFFFF8F2F8F2F8)) 
    \block_w1_reg[12]_i_2 
       (.I0(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .I1(core_block[76]),
        .I2(\block_w1_reg[12]_i_3_n_0 ),
        .I3(round_key[48]),
        .I4(enc_new_block[12]),
        .I5(ready_new),
        .O(\block_w1_reg[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \block_w1_reg[12]_i_3 
       (.I0(\block_w2_reg[31]_i_14_n_0 ),
        .I1(enc_new_block[100]),
        .I2(round_key[48]),
        .I3(enc_new_block[52]),
        .I4(enc_new_block[92]),
        .I5(\block_w1_reg[12]_i_5_n_0 ),
        .O(\block_w1_reg[12]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w1_reg[12]_i_5 
       (.I0(enc_new_block[103]),
        .I1(enc_new_block[15]),
        .I2(enc_new_block[11]),
        .I3(enc_new_block[99]),
        .O(\block_w1_reg[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF28FF28FF28)) 
    \block_w1_reg[13]_i_1 
       (.I0(ready_new),
        .I1(enc_new_block[13]),
        .I2(\block_w1_reg_reg[13]_0 ),
        .I3(\block_w1_reg[13]_i_3_n_0 ),
        .I4(new_sboxw[13]),
        .I5(\block_w2_reg[31]_i_7_n_0 ),
        .O(\block_w1_reg[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4FF84848)) 
    \block_w1_reg[13]_i_3 
       (.I0(mixcolumns_return054_out[5]),
        .I1(\block_w2_reg[31]_i_14_n_0 ),
        .I2(\block_w1_reg_reg[13]_0 ),
        .I3(core_block[77]),
        .I4(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .O(\block_w1_reg[13]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w1_reg[13]_i_7 
       (.I0(enc_new_block[101]),
        .I1(enc_new_block[12]),
        .I2(enc_new_block[93]),
        .I3(enc_new_block[53]),
        .I4(enc_new_block[100]),
        .O(mixcolumns_return054_out[5]));
  LUT6 #(
    .INIT(64'hFFFFFF28FF28FF28)) 
    \block_w1_reg[14]_i_1 
       (.I0(ready_new),
        .I1(enc_new_block[14]),
        .I2(\block_w1_reg_reg[14]_0 ),
        .I3(\block_w1_reg[14]_i_3_n_0 ),
        .I4(new_sboxw[14]),
        .I5(\block_w2_reg[31]_i_7_n_0 ),
        .O(\block_w1_reg[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4FF84848)) 
    \block_w1_reg[14]_i_3 
       (.I0(mixcolumns_return054_out[6]),
        .I1(\block_w2_reg[31]_i_14_n_0 ),
        .I2(\block_w1_reg_reg[14]_0 ),
        .I3(core_block[78]),
        .I4(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .O(\block_w1_reg[14]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w1_reg[14]_i_7 
       (.I0(enc_new_block[102]),
        .I1(enc_new_block[13]),
        .I2(enc_new_block[94]),
        .I3(enc_new_block[54]),
        .I4(enc_new_block[101]),
        .O(mixcolumns_return054_out[6]));
  LUT6 #(
    .INIT(64'hFFFFFF28FF28FF28)) 
    \block_w1_reg[15]_i_1 
       (.I0(ready_new),
        .I1(enc_new_block[15]),
        .I2(round_key[49]),
        .I3(\block_w1_reg[15]_i_3_n_0 ),
        .I4(new_sboxw[15]),
        .I5(\block_w2_reg[31]_i_7_n_0 ),
        .O(\block_w1_reg[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4FF84848)) 
    \block_w1_reg[15]_i_3 
       (.I0(mixcolumns_return054_out[7]),
        .I1(\block_w2_reg[31]_i_14_n_0 ),
        .I2(round_key[49]),
        .I3(core_block[79]),
        .I4(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .O(\block_w1_reg[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w1_reg[15]_i_7 
       (.I0(enc_new_block[103]),
        .I1(enc_new_block[14]),
        .I2(enc_new_block[95]),
        .I3(enc_new_block[55]),
        .I4(enc_new_block[102]),
        .O(mixcolumns_return054_out[7]));
  LUT6 #(
    .INIT(64'hFFFFFF28FF28FF28)) 
    \block_w1_reg[16]_i_1 
       (.I0(ready_new),
        .I1(enc_new_block[48]),
        .I2(round_key[50]),
        .I3(\block_w1_reg[16]_i_3_n_0 ),
        .I4(new_sboxw[16]),
        .I5(\block_w2_reg[31]_i_7_n_0 ),
        .O(\block_w1_reg[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4FF84848)) 
    \block_w1_reg[16]_i_3 
       (.I0(mixcolumns_return057_out[0]),
        .I1(\block_w2_reg[31]_i_14_n_0 ),
        .I2(round_key[50]),
        .I3(core_block[80]),
        .I4(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .O(\block_w1_reg[16]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w1_reg[16]_i_7 
       (.I0(enc_new_block[8]),
        .I1(enc_new_block[15]),
        .I2(enc_new_block[55]),
        .I3(enc_new_block[88]),
        .I4(enc_new_block[96]),
        .O(mixcolumns_return057_out[0]));
  LUT4 #(
    .INIT(16'hAAEA)) 
    \block_w1_reg[17]_i_1 
       (.I0(\block_w1_reg[17]_i_2_n_0 ),
        .I1(new_sboxw[17]),
        .I2(enc_ctrl_reg),
        .I3(round_ctr_inc),
        .O(\block_w1_reg[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF2FFFFF8F2F8F2F8)) 
    \block_w1_reg[17]_i_2 
       (.I0(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .I1(core_block[81]),
        .I2(\block_w1_reg[17]_i_3_n_0 ),
        .I3(\block_w1_reg_reg[17]_0 ),
        .I4(enc_new_block[49]),
        .I5(ready_new),
        .O(\block_w1_reg[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \block_w1_reg[17]_i_3 
       (.I0(\block_w2_reg[31]_i_14_n_0 ),
        .I1(enc_new_block[48]),
        .I2(\block_w1_reg_reg[17]_0 ),
        .I3(\block_w1_reg[17]_i_5_n_0 ),
        .I4(enc_new_block[55]),
        .I5(enc_new_block[15]),
        .O(\block_w1_reg[17]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w1_reg[17]_i_5 
       (.I0(enc_new_block[97]),
        .I1(enc_new_block[8]),
        .I2(enc_new_block[89]),
        .I3(enc_new_block[9]),
        .O(\block_w1_reg[17]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF28FF28FF28)) 
    \block_w1_reg[18]_i_1 
       (.I0(ready_new),
        .I1(enc_new_block[50]),
        .I2(round_key[51]),
        .I3(\block_w1_reg[18]_i_3_n_0 ),
        .I4(new_sboxw[18]),
        .I5(\block_w2_reg[31]_i_7_n_0 ),
        .O(\block_w1_reg[18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4FF84848)) 
    \block_w1_reg[18]_i_3 
       (.I0(mixcolumns_return057_out[2]),
        .I1(\block_w2_reg[31]_i_14_n_0 ),
        .I2(round_key[51]),
        .I3(core_block[82]),
        .I4(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .O(\block_w1_reg[18]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w1_reg[18]_i_7 
       (.I0(enc_new_block[10]),
        .I1(enc_new_block[9]),
        .I2(enc_new_block[49]),
        .I3(enc_new_block[90]),
        .I4(enc_new_block[98]),
        .O(mixcolumns_return057_out[2]));
  LUT4 #(
    .INIT(16'hAAEA)) 
    \block_w1_reg[19]_i_1 
       (.I0(\block_w1_reg[19]_i_2_n_0 ),
        .I1(new_sboxw[19]),
        .I2(enc_ctrl_reg),
        .I3(round_ctr_inc),
        .O(\block_w1_reg[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF2FFFFF8F2F8F2F8)) 
    \block_w1_reg[19]_i_2 
       (.I0(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .I1(core_block[83]),
        .I2(\block_w1_reg[19]_i_3_n_0 ),
        .I3(\block_w1_reg_reg[19]_0 ),
        .I4(enc_new_block[51]),
        .I5(ready_new),
        .O(\block_w1_reg[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \block_w1_reg[19]_i_3 
       (.I0(\block_w2_reg[31]_i_14_n_0 ),
        .I1(enc_new_block[50]),
        .I2(\block_w1_reg_reg[19]_0 ),
        .I3(enc_new_block[91]),
        .I4(enc_new_block[10]),
        .I5(\block_w1_reg[19]_i_5__0_n_0 ),
        .O(\block_w1_reg[19]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w1_reg[19]_i_5__0 
       (.I0(enc_new_block[11]),
        .I1(enc_new_block[99]),
        .I2(enc_new_block[15]),
        .I3(enc_new_block[55]),
        .O(\block_w1_reg[19]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'hAAEA)) 
    \block_w1_reg[1]_i_1 
       (.I0(\block_w1_reg[1]_i_2_n_0 ),
        .I1(new_sboxw[1]),
        .I2(enc_ctrl_reg),
        .I3(round_ctr_inc),
        .O(\block_w1_reg[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF2FFFFF8F2F8F2F8)) 
    \block_w1_reg[1]_i_2 
       (.I0(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .I1(core_block[65]),
        .I2(\block_w1_reg[1]_i_3_n_0 ),
        .I3(round_key[40]),
        .I4(enc_new_block[97]),
        .I5(ready_new),
        .O(\block_w1_reg[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \block_w1_reg[1]_i_3 
       (.I0(\block_w2_reg[31]_i_14_n_0 ),
        .I1(enc_new_block[88]),
        .I2(round_key[40]),
        .I3(\block_w1_reg[1]_i_5_n_0 ),
        .I4(enc_new_block[95]),
        .I5(enc_new_block[103]),
        .O(\block_w1_reg[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w1_reg[1]_i_5 
       (.I0(enc_new_block[9]),
        .I1(enc_new_block[96]),
        .I2(enc_new_block[49]),
        .I3(enc_new_block[89]),
        .O(\block_w1_reg[1]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hAAEA)) 
    \block_w1_reg[20]_i_1 
       (.I0(\block_w1_reg[20]_i_2_n_0 ),
        .I1(new_sboxw[20]),
        .I2(enc_ctrl_reg),
        .I3(round_ctr_inc),
        .O(\block_w1_reg[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF2FFFFF8F2F8F2F8)) 
    \block_w1_reg[20]_i_2 
       (.I0(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .I1(core_block[84]),
        .I2(\block_w1_reg[20]_i_3_n_0 ),
        .I3(\block_w1_reg_reg[20]_0 ),
        .I4(enc_new_block[52]),
        .I5(ready_new),
        .O(\block_w1_reg[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \block_w1_reg[20]_i_3 
       (.I0(\block_w2_reg[31]_i_14_n_0 ),
        .I1(enc_new_block[100]),
        .I2(\block_w1_reg_reg[20]_0 ),
        .I3(\block_w1_reg[20]_i_5_n_0 ),
        .I4(enc_new_block[55]),
        .I5(enc_new_block[15]),
        .O(\block_w1_reg[20]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w1_reg[20]_i_5 
       (.I0(enc_new_block[92]),
        .I1(enc_new_block[12]),
        .I2(enc_new_block[51]),
        .I3(enc_new_block[11]),
        .O(\block_w1_reg[20]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF28FF28FF28)) 
    \block_w1_reg[21]_i_1 
       (.I0(ready_new),
        .I1(enc_new_block[53]),
        .I2(round_key[52]),
        .I3(\block_w1_reg[21]_i_3_n_0 ),
        .I4(new_sboxw[21]),
        .I5(\block_w2_reg[31]_i_7_n_0 ),
        .O(\block_w1_reg[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4FF84848)) 
    \block_w1_reg[21]_i_3 
       (.I0(mixcolumns_return057_out[5]),
        .I1(\block_w2_reg[31]_i_14_n_0 ),
        .I2(round_key[52]),
        .I3(core_block[85]),
        .I4(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .O(\block_w1_reg[21]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w1_reg[21]_i_7 
       (.I0(enc_new_block[13]),
        .I1(enc_new_block[12]),
        .I2(enc_new_block[52]),
        .I3(enc_new_block[93]),
        .I4(enc_new_block[101]),
        .O(mixcolumns_return057_out[5]));
  LUT6 #(
    .INIT(64'hFFFFFF28FF28FF28)) 
    \block_w1_reg[22]_i_1 
       (.I0(ready_new),
        .I1(enc_new_block[54]),
        .I2(round_key[53]),
        .I3(\block_w1_reg[22]_i_3_n_0 ),
        .I4(new_sboxw[22]),
        .I5(\block_w2_reg[31]_i_7_n_0 ),
        .O(\block_w1_reg[22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4FF84848)) 
    \block_w1_reg[22]_i_3 
       (.I0(mixcolumns_return057_out[6]),
        .I1(\block_w2_reg[31]_i_14_n_0 ),
        .I2(round_key[53]),
        .I3(core_block[86]),
        .I4(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .O(\block_w1_reg[22]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w1_reg[22]_i_7 
       (.I0(enc_new_block[14]),
        .I1(enc_new_block[13]),
        .I2(enc_new_block[53]),
        .I3(enc_new_block[94]),
        .I4(enc_new_block[102]),
        .O(mixcolumns_return057_out[6]));
  LUT6 #(
    .INIT(64'hFFFFFF28FF28FF28)) 
    \block_w1_reg[23]_i_1 
       (.I0(ready_new),
        .I1(enc_new_block[55]),
        .I2(round_key[54]),
        .I3(\block_w1_reg[23]_i_3_n_0 ),
        .I4(new_sboxw[23]),
        .I5(\block_w2_reg[31]_i_7_n_0 ),
        .O(\block_w1_reg[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4FF84848)) 
    \block_w1_reg[23]_i_3 
       (.I0(mixcolumns_return057_out[7]),
        .I1(\block_w2_reg[31]_i_14_n_0 ),
        .I2(round_key[54]),
        .I3(core_block[87]),
        .I4(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .O(\block_w1_reg[23]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w1_reg[23]_i_7 
       (.I0(enc_new_block[15]),
        .I1(enc_new_block[14]),
        .I2(enc_new_block[54]),
        .I3(enc_new_block[95]),
        .I4(enc_new_block[103]),
        .O(mixcolumns_return057_out[7]));
  LUT6 #(
    .INIT(64'hFFFFFF28FF28FF28)) 
    \block_w1_reg[24]_i_1 
       (.I0(ready_new),
        .I1(enc_new_block[88]),
        .I2(round_key[55]),
        .I3(\block_w1_reg[24]_i_3_n_0 ),
        .I4(new_sboxw[24]),
        .I5(\block_w2_reg[31]_i_7_n_0 ),
        .O(\block_w1_reg[24]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4FF84848)) 
    \block_w1_reg[24]_i_3 
       (.I0(mixcolumns_return060_out[0]),
        .I1(\block_w2_reg[31]_i_14_n_0 ),
        .I2(round_key[55]),
        .I3(core_block[88]),
        .I4(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .O(\block_w1_reg[24]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w1_reg[24]_i_7 
       (.I0(enc_new_block[55]),
        .I1(enc_new_block[96]),
        .I2(enc_new_block[95]),
        .I3(enc_new_block[8]),
        .I4(enc_new_block[48]),
        .O(mixcolumns_return060_out[0]));
  LUT4 #(
    .INIT(16'hAAEA)) 
    \block_w1_reg[25]_i_1 
       (.I0(\block_w1_reg[25]_i_2_n_0 ),
        .I1(new_sboxw[25]),
        .I2(enc_ctrl_reg),
        .I3(round_ctr_inc),
        .O(\block_w1_reg[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF2FFFFF8F2F8F2F8)) 
    \block_w1_reg[25]_i_2 
       (.I0(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .I1(core_block[89]),
        .I2(\block_w1_reg[25]_i_3_n_0 ),
        .I3(round_key[56]),
        .I4(enc_new_block[89]),
        .I5(ready_new),
        .O(\block_w1_reg[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \block_w1_reg[25]_i_3 
       (.I0(\block_w2_reg[31]_i_14_n_0 ),
        .I1(enc_new_block[48]),
        .I2(round_key[56]),
        .I3(\block_w1_reg[25]_i_5_n_0 ),
        .I4(enc_new_block[55]),
        .I5(enc_new_block[95]),
        .O(\block_w1_reg[25]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w1_reg[25]_i_5 
       (.I0(enc_new_block[88]),
        .I1(enc_new_block[97]),
        .I2(enc_new_block[49]),
        .I3(enc_new_block[9]),
        .O(\block_w1_reg[25]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF28FF28FF28)) 
    \block_w1_reg[26]_i_1 
       (.I0(ready_new),
        .I1(enc_new_block[90]),
        .I2(round_key[57]),
        .I3(\block_w1_reg[26]_i_3_n_0 ),
        .I4(new_sboxw[26]),
        .I5(\block_w2_reg[31]_i_7_n_0 ),
        .O(\block_w1_reg[26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4FF84848)) 
    \block_w1_reg[26]_i_3 
       (.I0(mixcolumns_return060_out[2]),
        .I1(\block_w2_reg[31]_i_14_n_0 ),
        .I2(round_key[57]),
        .I3(core_block[90]),
        .I4(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .O(\block_w1_reg[26]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w1_reg[26]_i_7 
       (.I0(enc_new_block[49]),
        .I1(enc_new_block[98]),
        .I2(enc_new_block[89]),
        .I3(enc_new_block[10]),
        .I4(enc_new_block[50]),
        .O(mixcolumns_return060_out[2]));
  LUT4 #(
    .INIT(16'hAAEA)) 
    \block_w1_reg[27]_i_1 
       (.I0(\block_w1_reg[27]_i_2_n_0 ),
        .I1(new_sboxw[27]),
        .I2(enc_ctrl_reg),
        .I3(round_ctr_inc),
        .O(\block_w1_reg[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF2FFFFF8F2F8F2F8)) 
    \block_w1_reg[27]_i_2 
       (.I0(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .I1(core_block[91]),
        .I2(\block_w1_reg[27]_i_3_n_0 ),
        .I3(round_key[58]),
        .I4(enc_new_block[91]),
        .I5(ready_new),
        .O(\block_w1_reg[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \block_w1_reg[27]_i_3 
       (.I0(\block_w2_reg[31]_i_14_n_0 ),
        .I1(enc_new_block[50]),
        .I2(round_key[58]),
        .I3(enc_new_block[51]),
        .I4(enc_new_block[90]),
        .I5(\block_w1_reg[27]_i_5_n_0 ),
        .O(\block_w1_reg[27]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w1_reg[27]_i_5 
       (.I0(enc_new_block[95]),
        .I1(enc_new_block[55]),
        .I2(enc_new_block[11]),
        .I3(enc_new_block[99]),
        .O(\block_w1_reg[27]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hAAEA)) 
    \block_w1_reg[28]_i_1 
       (.I0(\block_w1_reg[28]_i_2_n_0 ),
        .I1(new_sboxw[28]),
        .I2(enc_ctrl_reg),
        .I3(round_ctr_inc),
        .O(\block_w1_reg[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF2FFFFF8F2F8F2F8)) 
    \block_w1_reg[28]_i_2 
       (.I0(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .I1(core_block[92]),
        .I2(\block_w1_reg[28]_i_3_n_0 ),
        .I3(round_key[59]),
        .I4(enc_new_block[92]),
        .I5(ready_new),
        .O(\block_w1_reg[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \block_w1_reg[28]_i_3 
       (.I0(\block_w2_reg[31]_i_14_n_0 ),
        .I1(enc_new_block[100]),
        .I2(round_key[59]),
        .I3(enc_new_block[52]),
        .I4(enc_new_block[12]),
        .I5(\block_w1_reg[28]_i_5_n_0 ),
        .O(\block_w1_reg[28]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w1_reg[28]_i_5 
       (.I0(enc_new_block[95]),
        .I1(enc_new_block[55]),
        .I2(enc_new_block[51]),
        .I3(enc_new_block[91]),
        .O(\block_w1_reg[28]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF28FF28FF28)) 
    \block_w1_reg[29]_i_1 
       (.I0(ready_new),
        .I1(enc_new_block[93]),
        .I2(round_key[60]),
        .I3(\block_w1_reg[29]_i_3_n_0 ),
        .I4(new_sboxw[29]),
        .I5(\block_w2_reg[31]_i_7_n_0 ),
        .O(\block_w1_reg[29]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4FF84848)) 
    \block_w1_reg[29]_i_3 
       (.I0(mixcolumns_return060_out[5]),
        .I1(\block_w2_reg[31]_i_14_n_0 ),
        .I2(round_key[60]),
        .I3(core_block[93]),
        .I4(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .O(\block_w1_reg[29]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w1_reg[29]_i_7 
       (.I0(enc_new_block[52]),
        .I1(enc_new_block[101]),
        .I2(enc_new_block[92]),
        .I3(enc_new_block[13]),
        .I4(enc_new_block[53]),
        .O(mixcolumns_return060_out[5]));
  LUT6 #(
    .INIT(64'hFFFFFF28FF28FF28)) 
    \block_w1_reg[2]_i_1 
       (.I0(ready_new),
        .I1(enc_new_block[98]),
        .I2(round_key[41]),
        .I3(\block_w1_reg[2]_i_3_n_0 ),
        .I4(new_sboxw[2]),
        .I5(\block_w2_reg[31]_i_7_n_0 ),
        .O(\block_w1_reg[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4FF84848)) 
    \block_w1_reg[2]_i_3 
       (.I0(mixcolumns_return050_out[2]),
        .I1(\block_w2_reg[31]_i_14_n_0 ),
        .I2(round_key[41]),
        .I3(core_block[66]),
        .I4(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .O(\block_w1_reg[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w1_reg[2]_i_7 
       (.I0(enc_new_block[97]),
        .I1(enc_new_block[89]),
        .I2(enc_new_block[90]),
        .I3(enc_new_block[50]),
        .I4(enc_new_block[10]),
        .O(mixcolumns_return050_out[2]));
  LUT6 #(
    .INIT(64'hFFFFFF28FF28FF28)) 
    \block_w1_reg[30]_i_1 
       (.I0(ready_new),
        .I1(enc_new_block[94]),
        .I2(round_key[61]),
        .I3(\block_w1_reg[30]_i_3_n_0 ),
        .I4(new_sboxw[30]),
        .I5(\block_w2_reg[31]_i_7_n_0 ),
        .O(\block_w1_reg[30]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4FF84848)) 
    \block_w1_reg[30]_i_3 
       (.I0(mixcolumns_return060_out[6]),
        .I1(\block_w2_reg[31]_i_14_n_0 ),
        .I2(round_key[61]),
        .I3(core_block[94]),
        .I4(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .O(\block_w1_reg[30]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w1_reg[30]_i_7 
       (.I0(enc_new_block[53]),
        .I1(enc_new_block[102]),
        .I2(enc_new_block[93]),
        .I3(enc_new_block[14]),
        .I4(enc_new_block[54]),
        .O(mixcolumns_return060_out[6]));
  LUT4 #(
    .INIT(16'hFF08)) 
    \block_w1_reg[31]_i_1 
       (.I0(p_0_in[0]),
        .I1(enc_ctrl_reg),
        .I2(p_0_in[1]),
        .I3(round_ctr_inc),
        .O(block_w1_we));
  LUT6 #(
    .INIT(64'hFFFFFF28FF28FF28)) 
    \block_w1_reg[31]_i_2 
       (.I0(ready_new),
        .I1(enc_new_block[95]),
        .I2(round_key[62]),
        .I3(\block_w1_reg[31]_i_4_n_0 ),
        .I4(new_sboxw[31]),
        .I5(\block_w2_reg[31]_i_7_n_0 ),
        .O(\block_w1_reg[31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h4FF84848)) 
    \block_w1_reg[31]_i_4 
       (.I0(mixcolumns_return060_out[7]),
        .I1(\block_w2_reg[31]_i_14_n_0 ),
        .I2(round_key[62]),
        .I3(core_block[95]),
        .I4(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .O(\block_w1_reg[31]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w1_reg[31]_i_8 
       (.I0(enc_new_block[54]),
        .I1(enc_new_block[103]),
        .I2(enc_new_block[94]),
        .I3(enc_new_block[15]),
        .I4(enc_new_block[55]),
        .O(mixcolumns_return060_out[7]));
  LUT4 #(
    .INIT(16'hAAEA)) 
    \block_w1_reg[3]_i_1 
       (.I0(\block_w1_reg[3]_i_2_n_0 ),
        .I1(new_sboxw[3]),
        .I2(enc_ctrl_reg),
        .I3(round_ctr_inc),
        .O(\block_w1_reg[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF2FFFFF8F2F8F2F8)) 
    \block_w1_reg[3]_i_2 
       (.I0(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .I1(core_block[67]),
        .I2(\block_w1_reg[3]_i_3_n_0 ),
        .I3(\block_w1_reg_reg[3]_0 ),
        .I4(enc_new_block[99]),
        .I5(ready_new),
        .O(\block_w1_reg[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \block_w1_reg[3]_i_3 
       (.I0(\block_w2_reg[31]_i_14_n_0 ),
        .I1(enc_new_block[90]),
        .I2(\block_w1_reg_reg[3]_0 ),
        .I3(enc_new_block[11]),
        .I4(enc_new_block[98]),
        .I5(\block_w1_reg[3]_i_5_n_0 ),
        .O(\block_w1_reg[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w1_reg[3]_i_5 
       (.I0(enc_new_block[103]),
        .I1(enc_new_block[95]),
        .I2(enc_new_block[51]),
        .I3(enc_new_block[91]),
        .O(\block_w1_reg[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hAAEA)) 
    \block_w1_reg[4]_i_1 
       (.I0(\block_w1_reg[4]_i_2_n_0 ),
        .I1(new_sboxw[4]),
        .I2(enc_ctrl_reg),
        .I3(round_ctr_inc),
        .O(\block_w1_reg[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF2FFFFF8F2F8F2F8)) 
    \block_w1_reg[4]_i_2 
       (.I0(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .I1(core_block[68]),
        .I2(\block_w1_reg[4]_i_3_n_0 ),
        .I3(\block_w1_reg_reg[4]_0 ),
        .I4(enc_new_block[100]),
        .I5(ready_new),
        .O(\block_w1_reg[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \block_w1_reg[4]_i_3 
       (.I0(\block_w2_reg[31]_i_14_n_0 ),
        .I1(enc_new_block[99]),
        .I2(\block_w1_reg_reg[4]_0 ),
        .I3(\block_w1_reg[4]_i_5_n_0 ),
        .I4(enc_new_block[95]),
        .I5(enc_new_block[103]),
        .O(\block_w1_reg[4]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w1_reg[4]_i_5 
       (.I0(enc_new_block[92]),
        .I1(enc_new_block[12]),
        .I2(enc_new_block[91]),
        .I3(enc_new_block[52]),
        .O(\block_w1_reg[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF28FF28FF28)) 
    \block_w1_reg[5]_i_1 
       (.I0(ready_new),
        .I1(enc_new_block[101]),
        .I2(round_key[42]),
        .I3(\block_w1_reg[5]_i_3_n_0 ),
        .I4(new_sboxw[5]),
        .I5(\block_w2_reg[31]_i_7_n_0 ),
        .O(\block_w1_reg[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4FF84848)) 
    \block_w1_reg[5]_i_3 
       (.I0(mixcolumns_return050_out[5]),
        .I1(\block_w2_reg[31]_i_14_n_0 ),
        .I2(round_key[42]),
        .I3(core_block[69]),
        .I4(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .O(\block_w1_reg[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w1_reg[5]_i_7 
       (.I0(enc_new_block[100]),
        .I1(enc_new_block[92]),
        .I2(enc_new_block[93]),
        .I3(enc_new_block[53]),
        .I4(enc_new_block[13]),
        .O(mixcolumns_return050_out[5]));
  LUT6 #(
    .INIT(64'hFFFFFF28FF28FF28)) 
    \block_w1_reg[6]_i_1 
       (.I0(ready_new),
        .I1(enc_new_block[102]),
        .I2(round_key[43]),
        .I3(\block_w1_reg[6]_i_3_n_0 ),
        .I4(new_sboxw[6]),
        .I5(\block_w2_reg[31]_i_7_n_0 ),
        .O(\block_w1_reg[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4FF84848)) 
    \block_w1_reg[6]_i_3 
       (.I0(mixcolumns_return050_out[6]),
        .I1(\block_w2_reg[31]_i_14_n_0 ),
        .I2(round_key[43]),
        .I3(core_block[70]),
        .I4(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .O(\block_w1_reg[6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w1_reg[6]_i_7 
       (.I0(enc_new_block[101]),
        .I1(enc_new_block[93]),
        .I2(enc_new_block[94]),
        .I3(enc_new_block[54]),
        .I4(enc_new_block[14]),
        .O(mixcolumns_return050_out[6]));
  LUT6 #(
    .INIT(64'hFFFFFF28FF28FF28)) 
    \block_w1_reg[7]_i_1 
       (.I0(ready_new),
        .I1(enc_new_block[103]),
        .I2(round_key[44]),
        .I3(\block_w1_reg[7]_i_3_n_0 ),
        .I4(new_sboxw[7]),
        .I5(\block_w2_reg[31]_i_7_n_0 ),
        .O(\block_w1_reg[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4FF84848)) 
    \block_w1_reg[7]_i_3 
       (.I0(mixcolumns_return050_out[7]),
        .I1(\block_w2_reg[31]_i_14_n_0 ),
        .I2(round_key[44]),
        .I3(core_block[71]),
        .I4(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .O(\block_w1_reg[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w1_reg[7]_i_7 
       (.I0(enc_new_block[102]),
        .I1(enc_new_block[94]),
        .I2(enc_new_block[95]),
        .I3(enc_new_block[55]),
        .I4(enc_new_block[15]),
        .O(mixcolumns_return050_out[7]));
  LUT6 #(
    .INIT(64'hFFFFFF28FF28FF28)) 
    \block_w1_reg[8]_i_1 
       (.I0(ready_new),
        .I1(enc_new_block[8]),
        .I2(round_key[45]),
        .I3(\block_w1_reg[8]_i_3_n_0 ),
        .I4(new_sboxw[8]),
        .I5(\block_w2_reg[31]_i_7_n_0 ),
        .O(\block_w1_reg[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4FF84848)) 
    \block_w1_reg[8]_i_3 
       (.I0(mixcolumns_return054_out[0]),
        .I1(\block_w2_reg[31]_i_14_n_0 ),
        .I2(round_key[45]),
        .I3(core_block[72]),
        .I4(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .O(\block_w1_reg[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w1_reg[8]_i_7 
       (.I0(enc_new_block[96]),
        .I1(enc_new_block[15]),
        .I2(enc_new_block[88]),
        .I3(enc_new_block[48]),
        .I4(enc_new_block[103]),
        .O(mixcolumns_return054_out[0]));
  LUT4 #(
    .INIT(16'hAAEA)) 
    \block_w1_reg[9]_i_1 
       (.I0(\block_w1_reg[9]_i_2_n_0 ),
        .I1(new_sboxw[9]),
        .I2(enc_ctrl_reg),
        .I3(round_ctr_inc),
        .O(\block_w1_reg[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF2FFFFF8F2F8F2F8)) 
    \block_w1_reg[9]_i_2 
       (.I0(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .I1(core_block[73]),
        .I2(\block_w1_reg[9]_i_3_n_0 ),
        .I3(round_key[46]),
        .I4(enc_new_block[9]),
        .I5(ready_new),
        .O(\block_w1_reg[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \block_w1_reg[9]_i_3 
       (.I0(\block_w2_reg[31]_i_14_n_0 ),
        .I1(enc_new_block[8]),
        .I2(round_key[46]),
        .I3(\block_w1_reg[9]_i_5_n_0 ),
        .I4(enc_new_block[15]),
        .I5(enc_new_block[103]),
        .O(\block_w1_reg[9]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w1_reg[9]_i_5 
       (.I0(enc_new_block[96]),
        .I1(enc_new_block[97]),
        .I2(enc_new_block[49]),
        .I3(enc_new_block[89]),
        .O(\block_w1_reg[9]_i_5_n_0 ));
  FDCE \block_w1_reg_reg[0] 
       (.C(clk),
        .CE(block_w1_we),
        .CLR(\config_pin[2] ),
        .D(\block_w1_reg[0]_i_1_n_0 ),
        .Q(enc_new_block[64]));
  FDCE \block_w1_reg_reg[10] 
       (.C(clk),
        .CE(block_w1_we),
        .CLR(\config_pin[2] ),
        .D(\block_w1_reg[10]_i_1_n_0 ),
        .Q(enc_new_block[74]));
  FDCE \block_w1_reg_reg[11] 
       (.C(clk),
        .CE(block_w1_we),
        .CLR(\config_pin[2] ),
        .D(\block_w1_reg[11]_i_1_n_0 ),
        .Q(enc_new_block[75]));
  FDCE \block_w1_reg_reg[12] 
       (.C(clk),
        .CE(block_w1_we),
        .CLR(\config_pin[2] ),
        .D(\block_w1_reg[12]_i_1_n_0 ),
        .Q(enc_new_block[76]));
  FDCE \block_w1_reg_reg[13] 
       (.C(clk),
        .CE(block_w1_we),
        .CLR(\config_pin[2] ),
        .D(\block_w1_reg[13]_i_1_n_0 ),
        .Q(enc_new_block[77]));
  FDCE \block_w1_reg_reg[14] 
       (.C(clk),
        .CE(block_w1_we),
        .CLR(\config_pin[2] ),
        .D(\block_w1_reg[14]_i_1_n_0 ),
        .Q(enc_new_block[78]));
  FDCE \block_w1_reg_reg[15] 
       (.C(clk),
        .CE(block_w1_we),
        .CLR(\config_pin[2] ),
        .D(\block_w1_reg[15]_i_1_n_0 ),
        .Q(enc_new_block[79]));
  FDCE \block_w1_reg_reg[16] 
       (.C(clk),
        .CE(block_w1_we),
        .CLR(\config_pin[2] ),
        .D(\block_w1_reg[16]_i_1_n_0 ),
        .Q(enc_new_block[80]));
  FDCE \block_w1_reg_reg[17] 
       (.C(clk),
        .CE(block_w1_we),
        .CLR(\config_pin[2] ),
        .D(\block_w1_reg[17]_i_1_n_0 ),
        .Q(enc_new_block[81]));
  FDCE \block_w1_reg_reg[18] 
       (.C(clk),
        .CE(block_w1_we),
        .CLR(\config_pin[2] ),
        .D(\block_w1_reg[18]_i_1_n_0 ),
        .Q(enc_new_block[82]));
  FDCE \block_w1_reg_reg[19] 
       (.C(clk),
        .CE(block_w1_we),
        .CLR(\config_pin[2] ),
        .D(\block_w1_reg[19]_i_1_n_0 ),
        .Q(enc_new_block[83]));
  FDCE \block_w1_reg_reg[1] 
       (.C(clk),
        .CE(block_w1_we),
        .CLR(\config_pin[2] ),
        .D(\block_w1_reg[1]_i_1_n_0 ),
        .Q(enc_new_block[65]));
  FDCE \block_w1_reg_reg[20] 
       (.C(clk),
        .CE(block_w1_we),
        .CLR(\config_pin[2] ),
        .D(\block_w1_reg[20]_i_1_n_0 ),
        .Q(enc_new_block[84]));
  FDCE \block_w1_reg_reg[21] 
       (.C(clk),
        .CE(block_w1_we),
        .CLR(\config_pin[2] ),
        .D(\block_w1_reg[21]_i_1_n_0 ),
        .Q(enc_new_block[85]));
  FDCE \block_w1_reg_reg[22] 
       (.C(clk),
        .CE(block_w1_we),
        .CLR(\config_pin[2] ),
        .D(\block_w1_reg[22]_i_1_n_0 ),
        .Q(enc_new_block[86]));
  FDCE \block_w1_reg_reg[23] 
       (.C(clk),
        .CE(block_w1_we),
        .CLR(\config_pin[2] ),
        .D(\block_w1_reg[23]_i_1_n_0 ),
        .Q(enc_new_block[87]));
  FDCE \block_w1_reg_reg[24] 
       (.C(clk),
        .CE(block_w1_we),
        .CLR(\config_pin[2] ),
        .D(\block_w1_reg[24]_i_1_n_0 ),
        .Q(enc_new_block[88]));
  FDCE \block_w1_reg_reg[25] 
       (.C(clk),
        .CE(block_w1_we),
        .CLR(\config_pin[2] ),
        .D(\block_w1_reg[25]_i_1_n_0 ),
        .Q(enc_new_block[89]));
  FDCE \block_w1_reg_reg[26] 
       (.C(clk),
        .CE(block_w1_we),
        .CLR(\config_pin[2] ),
        .D(\block_w1_reg[26]_i_1_n_0 ),
        .Q(enc_new_block[90]));
  FDCE \block_w1_reg_reg[27] 
       (.C(clk),
        .CE(block_w1_we),
        .CLR(\config_pin[2] ),
        .D(\block_w1_reg[27]_i_1_n_0 ),
        .Q(enc_new_block[91]));
  FDCE \block_w1_reg_reg[28] 
       (.C(clk),
        .CE(block_w1_we),
        .CLR(\config_pin[2] ),
        .D(\block_w1_reg[28]_i_1_n_0 ),
        .Q(enc_new_block[92]));
  FDCE \block_w1_reg_reg[29] 
       (.C(clk),
        .CE(block_w1_we),
        .CLR(\config_pin[2] ),
        .D(\block_w1_reg[29]_i_1_n_0 ),
        .Q(enc_new_block[93]));
  FDCE \block_w1_reg_reg[2] 
       (.C(clk),
        .CE(block_w1_we),
        .CLR(\config_pin[2] ),
        .D(\block_w1_reg[2]_i_1_n_0 ),
        .Q(enc_new_block[66]));
  FDCE \block_w1_reg_reg[30] 
       (.C(clk),
        .CE(block_w1_we),
        .CLR(\config_pin[2] ),
        .D(\block_w1_reg[30]_i_1_n_0 ),
        .Q(enc_new_block[94]));
  FDCE \block_w1_reg_reg[31] 
       (.C(clk),
        .CE(block_w1_we),
        .CLR(\config_pin[2] ),
        .D(\block_w1_reg[31]_i_2_n_0 ),
        .Q(enc_new_block[95]));
  FDCE \block_w1_reg_reg[3] 
       (.C(clk),
        .CE(block_w1_we),
        .CLR(\config_pin[2] ),
        .D(\block_w1_reg[3]_i_1_n_0 ),
        .Q(enc_new_block[67]));
  FDCE \block_w1_reg_reg[4] 
       (.C(clk),
        .CE(block_w1_we),
        .CLR(\config_pin[2] ),
        .D(\block_w1_reg[4]_i_1_n_0 ),
        .Q(enc_new_block[68]));
  FDCE \block_w1_reg_reg[5] 
       (.C(clk),
        .CE(block_w1_we),
        .CLR(\config_pin[2] ),
        .D(\block_w1_reg[5]_i_1_n_0 ),
        .Q(enc_new_block[69]));
  FDCE \block_w1_reg_reg[6] 
       (.C(clk),
        .CE(block_w1_we),
        .CLR(\config_pin[2] ),
        .D(\block_w1_reg[6]_i_1_n_0 ),
        .Q(enc_new_block[70]));
  FDCE \block_w1_reg_reg[7] 
       (.C(clk),
        .CE(block_w1_we),
        .CLR(\config_pin[2] ),
        .D(\block_w1_reg[7]_i_1_n_0 ),
        .Q(enc_new_block[71]));
  FDCE \block_w1_reg_reg[8] 
       (.C(clk),
        .CE(block_w1_we),
        .CLR(\config_pin[2] ),
        .D(\block_w1_reg[8]_i_1_n_0 ),
        .Q(enc_new_block[72]));
  FDCE \block_w1_reg_reg[9] 
       (.C(clk),
        .CE(block_w1_we),
        .CLR(\config_pin[2] ),
        .D(\block_w1_reg[9]_i_1_n_0 ),
        .Q(enc_new_block[73]));
  LUT6 #(
    .INIT(64'hFFFFFF28FF28FF28)) 
    \block_w2_reg[0]_i_1 
       (.I0(ready_new),
        .I1(enc_new_block[64]),
        .I2(round_key[20]),
        .I3(\block_w2_reg[0]_i_3_n_0 ),
        .I4(new_sboxw[0]),
        .I5(\block_w2_reg[31]_i_7_n_0 ),
        .O(p_0_in__0[0]));
  LUT5 #(
    .INIT(32'h4FF84848)) 
    \block_w2_reg[0]_i_3 
       (.I0(mixcolumns_return034_out[0]),
        .I1(\block_w2_reg[31]_i_14_n_0 ),
        .I2(round_key[20]),
        .I3(core_block[32]),
        .I4(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .O(\block_w2_reg[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w2_reg[0]_i_8 
       (.I0(enc_new_block[104]),
        .I1(enc_new_block[63]),
        .I2(enc_new_block[56]),
        .I3(enc_new_block[16]),
        .I4(enc_new_block[71]),
        .O(mixcolumns_return034_out[0]));
  LUT6 #(
    .INIT(64'hFFFFFF28FF28FF28)) 
    \block_w2_reg[10]_i_1 
       (.I0(ready_new),
        .I1(enc_new_block[106]),
        .I2(round_key[25]),
        .I3(\block_w2_reg[10]_i_3_n_0 ),
        .I4(new_sboxw[10]),
        .I5(\block_w2_reg[31]_i_7_n_0 ),
        .O(p_0_in__0[10]));
  LUT5 #(
    .INIT(32'h4FF84848)) 
    \block_w2_reg[10]_i_3 
       (.I0(mixcolumns_return038_out[2]),
        .I1(\block_w2_reg[31]_i_14_n_0 ),
        .I2(round_key[25]),
        .I3(core_block[42]),
        .I4(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .O(\block_w2_reg[10]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w2_reg[10]_i_8 
       (.I0(enc_new_block[105]),
        .I1(enc_new_block[66]),
        .I2(enc_new_block[58]),
        .I3(enc_new_block[18]),
        .I4(enc_new_block[65]),
        .O(mixcolumns_return038_out[2]));
  LUT4 #(
    .INIT(16'hAAEA)) 
    \block_w2_reg[11]_i_1 
       (.I0(\block_w2_reg[11]_i_2_n_0 ),
        .I1(new_sboxw[11]),
        .I2(enc_ctrl_reg),
        .I3(round_ctr_inc),
        .O(p_0_in__0[11]));
  LUT6 #(
    .INIT(64'hF2FFFFF8F2F8F2F8)) 
    \block_w2_reg[11]_i_2 
       (.I0(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .I1(core_block[43]),
        .I2(\block_w2_reg[11]_i_4_n_0 ),
        .I3(\block_w2_reg_reg[11]_0 ),
        .I4(enc_new_block[107]),
        .I5(ready_new),
        .O(\block_w2_reg[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \block_w2_reg[11]_i_4 
       (.I0(\block_w2_reg[31]_i_14_n_0 ),
        .I1(enc_new_block[106]),
        .I2(\block_w2_reg_reg[11]_0 ),
        .I3(enc_new_block[66]),
        .I4(enc_new_block[67]),
        .I5(\block_w2_reg[11]_i_8_n_0 ),
        .O(\block_w2_reg[11]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w2_reg[11]_i_8 
       (.I0(enc_new_block[71]),
        .I1(enc_new_block[111]),
        .I2(enc_new_block[19]),
        .I3(enc_new_block[59]),
        .O(\block_w2_reg[11]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hAAEA)) 
    \block_w2_reg[12]_i_1 
       (.I0(\block_w2_reg[12]_i_2_n_0 ),
        .I1(new_sboxw[12]),
        .I2(enc_ctrl_reg),
        .I3(round_ctr_inc),
        .O(p_0_in__0[12]));
  LUT6 #(
    .INIT(64'hF2FFFFF8F2F8F2F8)) 
    \block_w2_reg[12]_i_2 
       (.I0(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .I1(core_block[44]),
        .I2(\block_w2_reg[12]_i_4_n_0 ),
        .I3(round_key[26]),
        .I4(enc_new_block[108]),
        .I5(ready_new),
        .O(\block_w2_reg[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \block_w2_reg[12]_i_4 
       (.I0(\block_w2_reg[31]_i_14_n_0 ),
        .I1(enc_new_block[68]),
        .I2(round_key[26]),
        .I3(enc_new_block[20]),
        .I4(enc_new_block[60]),
        .I5(\block_w2_reg[12]_i_8_n_0 ),
        .O(\block_w2_reg[12]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w2_reg[12]_i_8 
       (.I0(enc_new_block[71]),
        .I1(enc_new_block[111]),
        .I2(enc_new_block[107]),
        .I3(enc_new_block[67]),
        .O(\block_w2_reg[12]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF28FF28FF28)) 
    \block_w2_reg[13]_i_1 
       (.I0(ready_new),
        .I1(enc_new_block[109]),
        .I2(\block_w2_reg_reg[13]_0 ),
        .I3(\block_w2_reg[13]_i_3_n_0 ),
        .I4(new_sboxw[13]),
        .I5(\block_w2_reg[31]_i_7_n_0 ),
        .O(p_0_in__0[13]));
  LUT5 #(
    .INIT(32'h4FF84848)) 
    \block_w2_reg[13]_i_3 
       (.I0(mixcolumns_return038_out[5]),
        .I1(\block_w2_reg[31]_i_14_n_0 ),
        .I2(\block_w2_reg_reg[13]_0 ),
        .I3(core_block[45]),
        .I4(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .O(\block_w2_reg[13]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w2_reg[13]_i_8 
       (.I0(enc_new_block[108]),
        .I1(enc_new_block[69]),
        .I2(enc_new_block[61]),
        .I3(enc_new_block[21]),
        .I4(enc_new_block[68]),
        .O(mixcolumns_return038_out[5]));
  LUT6 #(
    .INIT(64'hFFFFFF28FF28FF28)) 
    \block_w2_reg[14]_i_1 
       (.I0(ready_new),
        .I1(enc_new_block[110]),
        .I2(round_key[27]),
        .I3(\block_w2_reg[14]_i_3_n_0 ),
        .I4(new_sboxw[14]),
        .I5(\block_w2_reg[31]_i_7_n_0 ),
        .O(p_0_in__0[14]));
  LUT5 #(
    .INIT(32'h4FF84848)) 
    \block_w2_reg[14]_i_3 
       (.I0(mixcolumns_return038_out[6]),
        .I1(\block_w2_reg[31]_i_14_n_0 ),
        .I2(round_key[27]),
        .I3(core_block[46]),
        .I4(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .O(\block_w2_reg[14]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w2_reg[14]_i_8 
       (.I0(enc_new_block[109]),
        .I1(enc_new_block[70]),
        .I2(enc_new_block[62]),
        .I3(enc_new_block[22]),
        .I4(enc_new_block[69]),
        .O(mixcolumns_return038_out[6]));
  LUT6 #(
    .INIT(64'hFFFFFF28FF28FF28)) 
    \block_w2_reg[15]_i_1 
       (.I0(ready_new),
        .I1(enc_new_block[111]),
        .I2(round_key[28]),
        .I3(\block_w2_reg[15]_i_3_n_0 ),
        .I4(new_sboxw[15]),
        .I5(\block_w2_reg[31]_i_7_n_0 ),
        .O(p_0_in__0[15]));
  LUT6 #(
    .INIT(64'h00F00000CCAA0000)) 
    \block_w2_reg[15]_i_12 
       (.I0(enc_new_block[111]),
        .I1(enc_new_block[79]),
        .I2(enc_new_block[47]),
        .I3(p_0_in[0]),
        .I4(\block_w2_reg[31]_i_7_n_0 ),
        .I5(p_0_in[1]),
        .O(\block_w2_reg[15]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAFFC0)) 
    \block_w2_reg[15]_i_13 
       (.I0(sboxw[14]),
        .I1(enc_new_block[14]),
        .I2(\FSM_sequential_enc_ctrl_reg[1]_i_4_n_0 ),
        .I3(\block_w2_reg[15]_i_14_n_0 ),
        .I4(init_state),
        .O(\prev_key1_reg_reg[31] [2]));
  LUT6 #(
    .INIT(64'h00F00000CCAA0000)) 
    \block_w2_reg[15]_i_14 
       (.I0(enc_new_block[110]),
        .I1(enc_new_block[78]),
        .I2(enc_new_block[46]),
        .I3(p_0_in[0]),
        .I4(\block_w2_reg[31]_i_7_n_0 ),
        .I5(p_0_in[1]),
        .O(\block_w2_reg[15]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h4FF84848)) 
    \block_w2_reg[15]_i_3 
       (.I0(mixcolumns_return038_out[7]),
        .I1(\block_w2_reg[31]_i_14_n_0 ),
        .I2(round_key[28]),
        .I3(core_block[47]),
        .I4(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .O(\block_w2_reg[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w2_reg[15]_i_8 
       (.I0(enc_new_block[110]),
        .I1(enc_new_block[71]),
        .I2(enc_new_block[63]),
        .I3(enc_new_block[23]),
        .I4(enc_new_block[70]),
        .O(mixcolumns_return038_out[7]));
  LUT5 #(
    .INIT(32'hAAAAFFC0)) 
    \block_w2_reg[15]_i_9 
       (.I0(sboxw[15]),
        .I1(enc_new_block[15]),
        .I2(\FSM_sequential_enc_ctrl_reg[1]_i_4_n_0 ),
        .I3(\block_w2_reg[15]_i_12_n_0 ),
        .I4(init_state),
        .O(\prev_key1_reg_reg[31] [3]));
  LUT6 #(
    .INIT(64'hFFFFFF28FF28FF28)) 
    \block_w2_reg[16]_i_1 
       (.I0(ready_new),
        .I1(enc_new_block[16]),
        .I2(\block_w2_reg_reg[16]_0 ),
        .I3(\block_w2_reg[16]_i_3_n_0 ),
        .I4(new_sboxw[16]),
        .I5(\block_w2_reg[31]_i_7_n_0 ),
        .O(p_0_in__0[16]));
  LUT5 #(
    .INIT(32'h4FF84848)) 
    \block_w2_reg[16]_i_3 
       (.I0(mixcolumns_return041_out[0]),
        .I1(\block_w2_reg[31]_i_14_n_0 ),
        .I2(\block_w2_reg_reg[16]_0 ),
        .I3(core_block[48]),
        .I4(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .O(\block_w2_reg[16]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w2_reg[16]_i_8 
       (.I0(enc_new_block[23]),
        .I1(enc_new_block[111]),
        .I2(enc_new_block[104]),
        .I3(enc_new_block[64]),
        .I4(enc_new_block[56]),
        .O(mixcolumns_return041_out[0]));
  LUT4 #(
    .INIT(16'hAAEA)) 
    \block_w2_reg[17]_i_1 
       (.I0(\block_w2_reg[17]_i_2_n_0 ),
        .I1(new_sboxw[17]),
        .I2(enc_ctrl_reg),
        .I3(round_ctr_inc),
        .O(p_0_in__0[17]));
  LUT6 #(
    .INIT(64'hF2FFFFF8F2F8F2F8)) 
    \block_w2_reg[17]_i_2 
       (.I0(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .I1(core_block[49]),
        .I2(\block_w2_reg[17]_i_4_n_0 ),
        .I3(\block_w2_reg_reg[17]_0 ),
        .I4(enc_new_block[17]),
        .I5(ready_new),
        .O(\block_w2_reg[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \block_w2_reg[17]_i_4 
       (.I0(\block_w2_reg[31]_i_14_n_0 ),
        .I1(enc_new_block[16]),
        .I2(\block_w2_reg_reg[17]_0 ),
        .I3(\block_w2_reg[17]_i_8_n_0 ),
        .I4(enc_new_block[23]),
        .I5(enc_new_block[111]),
        .O(\block_w2_reg[17]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w2_reg[17]_i_8 
       (.I0(enc_new_block[104]),
        .I1(enc_new_block[65]),
        .I2(enc_new_block[57]),
        .I3(enc_new_block[105]),
        .O(\block_w2_reg[17]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF28FF28FF28)) 
    \block_w2_reg[18]_i_1 
       (.I0(ready_new),
        .I1(enc_new_block[18]),
        .I2(round_key[29]),
        .I3(\block_w2_reg[18]_i_3_n_0 ),
        .I4(new_sboxw[18]),
        .I5(\block_w2_reg[31]_i_7_n_0 ),
        .O(p_0_in__0[18]));
  LUT5 #(
    .INIT(32'h4FF84848)) 
    \block_w2_reg[18]_i_3 
       (.I0(mixcolumns_return041_out[2]),
        .I1(\block_w2_reg[31]_i_14_n_0 ),
        .I2(round_key[29]),
        .I3(core_block[50]),
        .I4(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .O(\block_w2_reg[18]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w2_reg[18]_i_8 
       (.I0(enc_new_block[17]),
        .I1(enc_new_block[105]),
        .I2(enc_new_block[106]),
        .I3(enc_new_block[66]),
        .I4(enc_new_block[58]),
        .O(mixcolumns_return041_out[2]));
  LUT4 #(
    .INIT(16'hAAEA)) 
    \block_w2_reg[19]_i_1 
       (.I0(\block_w2_reg[19]_i_2_n_0 ),
        .I1(new_sboxw[19]),
        .I2(enc_ctrl_reg),
        .I3(round_ctr_inc),
        .O(p_0_in__0[19]));
  LUT6 #(
    .INIT(64'hF2FFFFF8F2F8F2F8)) 
    \block_w2_reg[19]_i_2 
       (.I0(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .I1(core_block[51]),
        .I2(\block_w2_reg[19]_i_4_n_0 ),
        .I3(\block_w2_reg_reg[19]_0 ),
        .I4(enc_new_block[19]),
        .I5(ready_new),
        .O(\block_w2_reg[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \block_w2_reg[19]_i_4 
       (.I0(\block_w2_reg[31]_i_14_n_0 ),
        .I1(enc_new_block[18]),
        .I2(\block_w2_reg_reg[19]_0 ),
        .I3(enc_new_block[59]),
        .I4(enc_new_block[106]),
        .I5(\block_w2_reg[19]_i_8_n_0 ),
        .O(\block_w2_reg[19]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w2_reg[19]_i_8 
       (.I0(enc_new_block[107]),
        .I1(enc_new_block[67]),
        .I2(enc_new_block[111]),
        .I3(enc_new_block[23]),
        .O(\block_w2_reg[19]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hAAEA)) 
    \block_w2_reg[1]_i_1 
       (.I0(\block_w2_reg[1]_i_2_n_0 ),
        .I1(new_sboxw[1]),
        .I2(enc_ctrl_reg),
        .I3(round_ctr_inc),
        .O(p_0_in__0[1]));
  LUT6 #(
    .INIT(64'hF2FFFFF8F2F8F2F8)) 
    \block_w2_reg[1]_i_2 
       (.I0(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .I1(core_block[33]),
        .I2(\block_w2_reg[1]_i_4_n_0 ),
        .I3(round_key[21]),
        .I4(enc_new_block[65]),
        .I5(ready_new),
        .O(\block_w2_reg[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \block_w2_reg[1]_i_4 
       (.I0(\block_w2_reg[31]_i_14_n_0 ),
        .I1(enc_new_block[56]),
        .I2(round_key[21]),
        .I3(\block_w2_reg[1]_i_8_n_0 ),
        .I4(enc_new_block[63]),
        .I5(enc_new_block[71]),
        .O(\block_w2_reg[1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w2_reg[1]_i_8 
       (.I0(enc_new_block[64]),
        .I1(enc_new_block[105]),
        .I2(enc_new_block[17]),
        .I3(enc_new_block[57]),
        .O(\block_w2_reg[1]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hAAEA)) 
    \block_w2_reg[20]_i_1 
       (.I0(\block_w2_reg[20]_i_2_n_0 ),
        .I1(new_sboxw[20]),
        .I2(enc_ctrl_reg),
        .I3(round_ctr_inc),
        .O(p_0_in__0[20]));
  LUT6 #(
    .INIT(64'hF2FFFFF8F2F8F2F8)) 
    \block_w2_reg[20]_i_2 
       (.I0(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .I1(core_block[52]),
        .I2(\block_w2_reg[20]_i_4_n_0 ),
        .I3(\block_w2_reg_reg[20]_0 ),
        .I4(enc_new_block[20]),
        .I5(ready_new),
        .O(\block_w2_reg[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \block_w2_reg[20]_i_4 
       (.I0(\block_w2_reg[31]_i_14_n_0 ),
        .I1(enc_new_block[68]),
        .I2(\block_w2_reg_reg[20]_0 ),
        .I3(\block_w2_reg[20]_i_8_n_0 ),
        .I4(enc_new_block[23]),
        .I5(enc_new_block[111]),
        .O(\block_w2_reg[20]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w2_reg[20]_i_8 
       (.I0(enc_new_block[60]),
        .I1(enc_new_block[108]),
        .I2(enc_new_block[19]),
        .I3(enc_new_block[107]),
        .O(\block_w2_reg[20]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF28FF28FF28)) 
    \block_w2_reg[21]_i_1 
       (.I0(ready_new),
        .I1(enc_new_block[21]),
        .I2(\block_w2_reg_reg[21]_0 ),
        .I3(\block_w2_reg[21]_i_3_n_0 ),
        .I4(new_sboxw[21]),
        .I5(\block_w2_reg[31]_i_7_n_0 ),
        .O(p_0_in__0[21]));
  LUT5 #(
    .INIT(32'h4FF84848)) 
    \block_w2_reg[21]_i_3 
       (.I0(mixcolumns_return041_out[5]),
        .I1(\block_w2_reg[31]_i_14_n_0 ),
        .I2(\block_w2_reg_reg[21]_0 ),
        .I3(core_block[53]),
        .I4(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .O(\block_w2_reg[21]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w2_reg[21]_i_8 
       (.I0(enc_new_block[20]),
        .I1(enc_new_block[108]),
        .I2(enc_new_block[109]),
        .I3(enc_new_block[69]),
        .I4(enc_new_block[61]),
        .O(mixcolumns_return041_out[5]));
  LUT6 #(
    .INIT(64'hFFFFFF28FF28FF28)) 
    \block_w2_reg[22]_i_1 
       (.I0(ready_new),
        .I1(enc_new_block[22]),
        .I2(\block_w2_reg_reg[22]_0 ),
        .I3(\block_w2_reg[22]_i_3_n_0 ),
        .I4(new_sboxw[22]),
        .I5(\block_w2_reg[31]_i_7_n_0 ),
        .O(p_0_in__0[22]));
  LUT5 #(
    .INIT(32'h4FF84848)) 
    \block_w2_reg[22]_i_3 
       (.I0(mixcolumns_return041_out[6]),
        .I1(\block_w2_reg[31]_i_14_n_0 ),
        .I2(\block_w2_reg_reg[22]_0 ),
        .I3(core_block[54]),
        .I4(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .O(\block_w2_reg[22]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w2_reg[22]_i_8 
       (.I0(enc_new_block[21]),
        .I1(enc_new_block[109]),
        .I2(enc_new_block[110]),
        .I3(enc_new_block[70]),
        .I4(enc_new_block[62]),
        .O(mixcolumns_return041_out[6]));
  LUT6 #(
    .INIT(64'hFFFFFF28FF28FF28)) 
    \block_w2_reg[23]_i_1 
       (.I0(ready_new),
        .I1(enc_new_block[23]),
        .I2(round_key[30]),
        .I3(\block_w2_reg[23]_i_3_n_0 ),
        .I4(new_sboxw[23]),
        .I5(\block_w2_reg[31]_i_7_n_0 ),
        .O(p_0_in__0[23]));
  LUT6 #(
    .INIT(64'h00F00000CCAA0000)) 
    \block_w2_reg[23]_i_12 
       (.I0(enc_new_block[119]),
        .I1(enc_new_block[87]),
        .I2(enc_new_block[55]),
        .I3(p_0_in[0]),
        .I4(\block_w2_reg[31]_i_7_n_0 ),
        .I5(p_0_in[1]),
        .O(\block_w2_reg[23]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAFFC0)) 
    \block_w2_reg[23]_i_13 
       (.I0(sboxw[22]),
        .I1(enc_new_block[22]),
        .I2(\FSM_sequential_enc_ctrl_reg[1]_i_4_n_0 ),
        .I3(\block_w2_reg[23]_i_14_n_0 ),
        .I4(init_state),
        .O(\prev_key1_reg_reg[31] [4]));
  LUT6 #(
    .INIT(64'h00F00000CCAA0000)) 
    \block_w2_reg[23]_i_14 
       (.I0(enc_new_block[118]),
        .I1(enc_new_block[86]),
        .I2(enc_new_block[54]),
        .I3(p_0_in[0]),
        .I4(\block_w2_reg[31]_i_7_n_0 ),
        .I5(p_0_in[1]),
        .O(\block_w2_reg[23]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h4FF84848)) 
    \block_w2_reg[23]_i_3 
       (.I0(mixcolumns_return041_out[7]),
        .I1(\block_w2_reg[31]_i_14_n_0 ),
        .I2(round_key[30]),
        .I3(core_block[55]),
        .I4(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .O(\block_w2_reg[23]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w2_reg[23]_i_8 
       (.I0(enc_new_block[22]),
        .I1(enc_new_block[110]),
        .I2(enc_new_block[111]),
        .I3(enc_new_block[71]),
        .I4(enc_new_block[63]),
        .O(mixcolumns_return041_out[7]));
  LUT5 #(
    .INIT(32'hAAAAFFC0)) 
    \block_w2_reg[23]_i_9 
       (.I0(sboxw[23]),
        .I1(enc_new_block[23]),
        .I2(\FSM_sequential_enc_ctrl_reg[1]_i_4_n_0 ),
        .I3(\block_w2_reg[23]_i_12_n_0 ),
        .I4(init_state),
        .O(\prev_key1_reg_reg[31] [5]));
  LUT6 #(
    .INIT(64'hFFFFFF28FF28FF28)) 
    \block_w2_reg[24]_i_1 
       (.I0(ready_new),
        .I1(enc_new_block[56]),
        .I2(round_key[31]),
        .I3(\block_w2_reg[24]_i_3_n_0 ),
        .I4(new_sboxw[24]),
        .I5(\block_w2_reg[31]_i_7_n_0 ),
        .O(p_0_in__0[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w2_reg[24]_i_11 
       (.I0(enc_round_nr[1]),
        .I1(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .I2(\block_w2_reg[31]_i_11 [1]),
        .O(\round_ctr_reg_reg[1]_0 ));
  LUT5 #(
    .INIT(32'h4FF84848)) 
    \block_w2_reg[24]_i_3 
       (.I0(mixcolumns_return044_out[0]),
        .I1(\block_w2_reg[31]_i_14_n_0 ),
        .I2(round_key[31]),
        .I3(core_block[56]),
        .I4(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .O(\block_w2_reg[24]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w2_reg[24]_i_8 
       (.I0(enc_new_block[63]),
        .I1(enc_new_block[23]),
        .I2(enc_new_block[104]),
        .I3(enc_new_block[64]),
        .I4(enc_new_block[16]),
        .O(mixcolumns_return044_out[0]));
  LUT4 #(
    .INIT(16'hAAEA)) 
    \block_w2_reg[25]_i_1 
       (.I0(\block_w2_reg[25]_i_2_n_0 ),
        .I1(new_sboxw[25]),
        .I2(enc_ctrl_reg),
        .I3(round_ctr_inc),
        .O(p_0_in__0[25]));
  LUT6 #(
    .INIT(64'hF2FFFFF8F2F8F2F8)) 
    \block_w2_reg[25]_i_2 
       (.I0(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .I1(core_block[57]),
        .I2(\block_w2_reg[25]_i_4_n_0 ),
        .I3(round_key[32]),
        .I4(enc_new_block[57]),
        .I5(ready_new),
        .O(\block_w2_reg[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \block_w2_reg[25]_i_4 
       (.I0(\block_w2_reg[31]_i_14_n_0 ),
        .I1(enc_new_block[16]),
        .I2(round_key[32]),
        .I3(\block_w2_reg[25]_i_8_n_0 ),
        .I4(enc_new_block[23]),
        .I5(enc_new_block[63]),
        .O(\block_w2_reg[25]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w2_reg[25]_i_8 
       (.I0(enc_new_block[56]),
        .I1(enc_new_block[65]),
        .I2(enc_new_block[17]),
        .I3(enc_new_block[105]),
        .O(\block_w2_reg[25]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF28FF28FF28)) 
    \block_w2_reg[26]_i_1 
       (.I0(ready_new),
        .I1(enc_new_block[58]),
        .I2(round_key[33]),
        .I3(\block_w2_reg[26]_i_3_n_0 ),
        .I4(new_sboxw[26]),
        .I5(\block_w2_reg[31]_i_7_n_0 ),
        .O(p_0_in__0[26]));
  LUT5 #(
    .INIT(32'h4FF84848)) 
    \block_w2_reg[26]_i_3 
       (.I0(mixcolumns_return044_out[2]),
        .I1(\block_w2_reg[31]_i_14_n_0 ),
        .I2(round_key[33]),
        .I3(core_block[58]),
        .I4(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .O(\block_w2_reg[26]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w2_reg[26]_i_8 
       (.I0(enc_new_block[57]),
        .I1(enc_new_block[17]),
        .I2(enc_new_block[106]),
        .I3(enc_new_block[66]),
        .I4(enc_new_block[18]),
        .O(mixcolumns_return044_out[2]));
  LUT4 #(
    .INIT(16'hAAEA)) 
    \block_w2_reg[27]_i_1 
       (.I0(\block_w2_reg[27]_i_2_n_0 ),
        .I1(new_sboxw[27]),
        .I2(enc_ctrl_reg),
        .I3(round_ctr_inc),
        .O(p_0_in__0[27]));
  LUT6 #(
    .INIT(64'hF2FFFFF8F2F8F2F8)) 
    \block_w2_reg[27]_i_2 
       (.I0(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .I1(core_block[59]),
        .I2(\block_w2_reg[27]_i_4_n_0 ),
        .I3(round_key[34]),
        .I4(enc_new_block[59]),
        .I5(ready_new),
        .O(\block_w2_reg[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \block_w2_reg[27]_i_4 
       (.I0(\block_w2_reg[31]_i_14_n_0 ),
        .I1(enc_new_block[18]),
        .I2(round_key[34]),
        .I3(enc_new_block[19]),
        .I4(enc_new_block[58]),
        .I5(\block_w2_reg[27]_i_8_n_0 ),
        .O(\block_w2_reg[27]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w2_reg[27]_i_8 
       (.I0(enc_new_block[63]),
        .I1(enc_new_block[23]),
        .I2(enc_new_block[107]),
        .I3(enc_new_block[67]),
        .O(\block_w2_reg[27]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hAAEA)) 
    \block_w2_reg[28]_i_1 
       (.I0(\block_w2_reg[28]_i_2_n_0 ),
        .I1(new_sboxw[28]),
        .I2(enc_ctrl_reg),
        .I3(round_ctr_inc),
        .O(p_0_in__0[28]));
  LUT6 #(
    .INIT(64'hF2FFFFF8F2F8F2F8)) 
    \block_w2_reg[28]_i_2 
       (.I0(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .I1(core_block[60]),
        .I2(\block_w2_reg[28]_i_4_n_0 ),
        .I3(round_key[35]),
        .I4(enc_new_block[60]),
        .I5(ready_new),
        .O(\block_w2_reg[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \block_w2_reg[28]_i_4 
       (.I0(\block_w2_reg[31]_i_14_n_0 ),
        .I1(enc_new_block[68]),
        .I2(round_key[35]),
        .I3(enc_new_block[20]),
        .I4(enc_new_block[108]),
        .I5(\block_w2_reg[28]_i_8_n_0 ),
        .O(\block_w2_reg[28]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w2_reg[28]_i_8 
       (.I0(enc_new_block[63]),
        .I1(enc_new_block[23]),
        .I2(enc_new_block[19]),
        .I3(enc_new_block[59]),
        .O(\block_w2_reg[28]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF28FF28FF28)) 
    \block_w2_reg[29]_i_1 
       (.I0(ready_new),
        .I1(enc_new_block[61]),
        .I2(round_key[36]),
        .I3(\block_w2_reg[29]_i_3_n_0 ),
        .I4(new_sboxw[29]),
        .I5(\block_w2_reg[31]_i_7_n_0 ),
        .O(p_0_in__0[29]));
  LUT5 #(
    .INIT(32'h4FF84848)) 
    \block_w2_reg[29]_i_3 
       (.I0(mixcolumns_return044_out[5]),
        .I1(\block_w2_reg[31]_i_14_n_0 ),
        .I2(round_key[36]),
        .I3(core_block[61]),
        .I4(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .O(\block_w2_reg[29]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w2_reg[29]_i_8 
       (.I0(enc_new_block[60]),
        .I1(enc_new_block[20]),
        .I2(enc_new_block[109]),
        .I3(enc_new_block[69]),
        .I4(enc_new_block[21]),
        .O(mixcolumns_return044_out[5]));
  LUT6 #(
    .INIT(64'hFFFFFF28FF28FF28)) 
    \block_w2_reg[2]_i_1 
       (.I0(ready_new),
        .I1(enc_new_block[66]),
        .I2(round_key[22]),
        .I3(\block_w2_reg[2]_i_3_n_0 ),
        .I4(new_sboxw[2]),
        .I5(\block_w2_reg[31]_i_7_n_0 ),
        .O(p_0_in__0[2]));
  LUT5 #(
    .INIT(32'h4FF84848)) 
    \block_w2_reg[2]_i_3 
       (.I0(mixcolumns_return034_out[2]),
        .I1(\block_w2_reg[31]_i_14_n_0 ),
        .I2(round_key[22]),
        .I3(core_block[34]),
        .I4(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .O(\block_w2_reg[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w2_reg[2]_i_8 
       (.I0(enc_new_block[106]),
        .I1(enc_new_block[57]),
        .I2(enc_new_block[58]),
        .I3(enc_new_block[18]),
        .I4(enc_new_block[65]),
        .O(mixcolumns_return034_out[2]));
  LUT6 #(
    .INIT(64'hFFFFFF28FF28FF28)) 
    \block_w2_reg[30]_i_1 
       (.I0(ready_new),
        .I1(enc_new_block[62]),
        .I2(round_key[37]),
        .I3(\block_w2_reg[30]_i_3_n_0 ),
        .I4(new_sboxw[30]),
        .I5(\block_w2_reg[31]_i_7_n_0 ),
        .O(p_0_in__0[30]));
  LUT5 #(
    .INIT(32'h4FF84848)) 
    \block_w2_reg[30]_i_3 
       (.I0(mixcolumns_return044_out[6]),
        .I1(\block_w2_reg[31]_i_14_n_0 ),
        .I2(round_key[37]),
        .I3(core_block[62]),
        .I4(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .O(\block_w2_reg[30]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w2_reg[30]_i_8 
       (.I0(enc_new_block[61]),
        .I1(enc_new_block[21]),
        .I2(enc_new_block[110]),
        .I3(enc_new_block[70]),
        .I4(enc_new_block[22]),
        .O(mixcolumns_return044_out[6]));
  LUT4 #(
    .INIT(16'hFF40)) 
    \block_w2_reg[31]_i_1 
       (.I0(p_0_in[0]),
        .I1(p_0_in[1]),
        .I2(enc_ctrl_reg),
        .I3(round_ctr_inc),
        .O(block_w2_we));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w2_reg[31]_i_13 
       (.I0(enc_new_block[62]),
        .I1(enc_new_block[22]),
        .I2(enc_new_block[111]),
        .I3(enc_new_block[71]),
        .I4(enc_new_block[23]),
        .O(mixcolumns_return044_out[7]));
  LUT5 #(
    .INIT(32'h08080888)) 
    \block_w2_reg[31]_i_14 
       (.I0(enc_ctrl_reg),
        .I1(round_ctr_inc),
        .I2(enc_round_nr[3]),
        .I3(enc_round_nr[1]),
        .I4(Q),
        .O(\block_w2_reg[31]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAFFC0)) 
    \block_w2_reg[31]_i_15 
       (.I0(sboxw[31]),
        .I1(enc_new_block[31]),
        .I2(\FSM_sequential_enc_ctrl_reg[1]_i_4_n_0 ),
        .I3(\block_w2_reg[31]_i_20_n_0 ),
        .I4(init_state),
        .O(\prev_key1_reg_reg[31] [7]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w2_reg[31]_i_18 
       (.I0(enc_round_nr[0]),
        .I1(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .I2(\block_w2_reg[31]_i_11 [0]),
        .O(muxed_round_nr[0]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w2_reg[31]_i_19 
       (.I0(enc_round_nr[1]),
        .I1(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .I2(\block_w2_reg[31]_i_11 [1]),
        .O(muxed_round_nr[1]));
  LUT6 #(
    .INIT(64'hFFFFFF28FF28FF28)) 
    \block_w2_reg[31]_i_2 
       (.I0(ready_new),
        .I1(enc_new_block[63]),
        .I2(round_key[38]),
        .I3(\block_w2_reg[31]_i_5_n_0 ),
        .I4(new_sboxw[31]),
        .I5(\block_w2_reg[31]_i_7_n_0 ),
        .O(p_0_in__0[31]));
  LUT6 #(
    .INIT(64'h00F00000CCAA0000)) 
    \block_w2_reg[31]_i_20 
       (.I0(enc_new_block[127]),
        .I1(enc_new_block[95]),
        .I2(enc_new_block[63]),
        .I3(p_0_in[0]),
        .I4(\block_w2_reg[31]_i_7_n_0 ),
        .I5(p_0_in[1]),
        .O(\block_w2_reg[31]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAFFC0)) 
    \block_w2_reg[31]_i_21 
       (.I0(sboxw[30]),
        .I1(enc_new_block[30]),
        .I2(\FSM_sequential_enc_ctrl_reg[1]_i_4_n_0 ),
        .I3(\block_w2_reg[31]_i_22_n_0 ),
        .I4(init_state),
        .O(\prev_key1_reg_reg[31] [6]));
  LUT6 #(
    .INIT(64'h00F00000CCAA0000)) 
    \block_w2_reg[31]_i_22 
       (.I0(enc_new_block[126]),
        .I1(enc_new_block[94]),
        .I2(enc_new_block[62]),
        .I3(p_0_in[0]),
        .I4(\block_w2_reg[31]_i_7_n_0 ),
        .I5(p_0_in[1]),
        .O(\block_w2_reg[31]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'h80808000)) 
    \block_w2_reg[31]_i_3 
       (.I0(enc_ctrl_reg),
        .I1(round_ctr_inc),
        .I2(enc_round_nr[3]),
        .I3(enc_round_nr[1]),
        .I4(Q),
        .O(ready_new));
  LUT5 #(
    .INIT(32'h4FF84848)) 
    \block_w2_reg[31]_i_5 
       (.I0(mixcolumns_return044_out[7]),
        .I1(\block_w2_reg[31]_i_14_n_0 ),
        .I2(round_key[38]),
        .I3(core_block[63]),
        .I4(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .O(\block_w2_reg[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \block_w2_reg[31]_i_7 
       (.I0(enc_ctrl_reg),
        .I1(round_ctr_inc),
        .O(\block_w2_reg[31]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w2_reg[31]_i_9 
       (.I0(enc_round_nr[3]),
        .I1(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .I2(\block_w2_reg[31]_i_11 [2]),
        .O(muxed_round_nr[2]));
  LUT4 #(
    .INIT(16'hAAEA)) 
    \block_w2_reg[3]_i_1 
       (.I0(\block_w2_reg[3]_i_2_n_0 ),
        .I1(new_sboxw[3]),
        .I2(enc_ctrl_reg),
        .I3(round_ctr_inc),
        .O(p_0_in__0[3]));
  LUT6 #(
    .INIT(64'hF2FFFFF8F2F8F2F8)) 
    \block_w2_reg[3]_i_2 
       (.I0(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .I1(core_block[35]),
        .I2(\block_w2_reg[3]_i_4_n_0 ),
        .I3(\block_w2_reg_reg[3]_0 ),
        .I4(enc_new_block[67]),
        .I5(ready_new),
        .O(\block_w2_reg[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \block_w2_reg[3]_i_4 
       (.I0(\block_w2_reg[31]_i_14_n_0 ),
        .I1(enc_new_block[58]),
        .I2(\block_w2_reg_reg[3]_0 ),
        .I3(enc_new_block[66]),
        .I4(enc_new_block[107]),
        .I5(\block_w2_reg[3]_i_8_n_0 ),
        .O(\block_w2_reg[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w2_reg[3]_i_8 
       (.I0(enc_new_block[71]),
        .I1(enc_new_block[63]),
        .I2(enc_new_block[19]),
        .I3(enc_new_block[59]),
        .O(\block_w2_reg[3]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hAAEA)) 
    \block_w2_reg[4]_i_1 
       (.I0(\block_w2_reg[4]_i_2_n_0 ),
        .I1(new_sboxw[4]),
        .I2(enc_ctrl_reg),
        .I3(round_ctr_inc),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'hF2FFFFF8F2F8F2F8)) 
    \block_w2_reg[4]_i_2 
       (.I0(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .I1(core_block[36]),
        .I2(\block_w2_reg[4]_i_4_n_0 ),
        .I3(\block_w2_reg_reg[4]_0 ),
        .I4(enc_new_block[68]),
        .I5(ready_new),
        .O(\block_w2_reg[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \block_w2_reg[4]_i_4 
       (.I0(\block_w2_reg[31]_i_14_n_0 ),
        .I1(enc_new_block[108]),
        .I2(\block_w2_reg_reg[4]_0 ),
        .I3(\block_w2_reg[4]_i_8_n_0 ),
        .I4(enc_new_block[63]),
        .I5(enc_new_block[71]),
        .O(\block_w2_reg[4]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w2_reg[4]_i_8 
       (.I0(enc_new_block[60]),
        .I1(enc_new_block[67]),
        .I2(enc_new_block[59]),
        .I3(enc_new_block[20]),
        .O(\block_w2_reg[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF28FF28FF28)) 
    \block_w2_reg[5]_i_1 
       (.I0(ready_new),
        .I1(enc_new_block[69]),
        .I2(\block_w2_reg_reg[5]_0 ),
        .I3(\block_w2_reg[5]_i_3_n_0 ),
        .I4(new_sboxw[5]),
        .I5(\block_w2_reg[31]_i_7_n_0 ),
        .O(p_0_in__0[5]));
  LUT5 #(
    .INIT(32'h4FF84848)) 
    \block_w2_reg[5]_i_3 
       (.I0(mixcolumns_return034_out[5]),
        .I1(\block_w2_reg[31]_i_14_n_0 ),
        .I2(\block_w2_reg_reg[5]_0 ),
        .I3(core_block[37]),
        .I4(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .O(\block_w2_reg[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w2_reg[5]_i_8 
       (.I0(enc_new_block[109]),
        .I1(enc_new_block[60]),
        .I2(enc_new_block[61]),
        .I3(enc_new_block[21]),
        .I4(enc_new_block[68]),
        .O(mixcolumns_return034_out[5]));
  LUT6 #(
    .INIT(64'hFFFFFF28FF28FF28)) 
    \block_w2_reg[6]_i_1 
       (.I0(ready_new),
        .I1(enc_new_block[70]),
        .I2(\block_w2_reg_reg[6]_0 ),
        .I3(\block_w2_reg[6]_i_3_n_0 ),
        .I4(new_sboxw[6]),
        .I5(\block_w2_reg[31]_i_7_n_0 ),
        .O(p_0_in__0[6]));
  LUT5 #(
    .INIT(32'h4FF84848)) 
    \block_w2_reg[6]_i_3 
       (.I0(mixcolumns_return034_out[6]),
        .I1(\block_w2_reg[31]_i_14_n_0 ),
        .I2(\block_w2_reg_reg[6]_0 ),
        .I3(core_block[38]),
        .I4(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .O(\block_w2_reg[6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w2_reg[6]_i_8 
       (.I0(enc_new_block[110]),
        .I1(enc_new_block[61]),
        .I2(enc_new_block[62]),
        .I3(enc_new_block[22]),
        .I4(enc_new_block[69]),
        .O(mixcolumns_return034_out[6]));
  LUT6 #(
    .INIT(64'hFFFFFF28FF28FF28)) 
    \block_w2_reg[7]_i_1 
       (.I0(ready_new),
        .I1(enc_new_block[71]),
        .I2(\block_w2_reg_reg[7]_0 ),
        .I3(\block_w2_reg[7]_i_3_n_0 ),
        .I4(new_sboxw[7]),
        .I5(\block_w2_reg[31]_i_7_n_0 ),
        .O(p_0_in__0[7]));
  LUT6 #(
    .INIT(64'h00F00000CCAA0000)) 
    \block_w2_reg[7]_i_12 
       (.I0(enc_new_block[103]),
        .I1(enc_new_block[71]),
        .I2(enc_new_block[39]),
        .I3(p_0_in[0]),
        .I4(\block_w2_reg[31]_i_7_n_0 ),
        .I5(p_0_in[1]),
        .O(\block_w2_reg[7]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAFFC0)) 
    \block_w2_reg[7]_i_13 
       (.I0(sboxw[6]),
        .I1(enc_new_block[6]),
        .I2(\FSM_sequential_enc_ctrl_reg[1]_i_4_n_0 ),
        .I3(\block_w2_reg[7]_i_14_n_0 ),
        .I4(init_state),
        .O(\prev_key1_reg_reg[31] [0]));
  LUT6 #(
    .INIT(64'h00F00000CCAA0000)) 
    \block_w2_reg[7]_i_14 
       (.I0(enc_new_block[102]),
        .I1(enc_new_block[70]),
        .I2(enc_new_block[38]),
        .I3(p_0_in[0]),
        .I4(\block_w2_reg[31]_i_7_n_0 ),
        .I5(p_0_in[1]),
        .O(\block_w2_reg[7]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h4FF84848)) 
    \block_w2_reg[7]_i_3 
       (.I0(mixcolumns_return034_out[7]),
        .I1(\block_w2_reg[31]_i_14_n_0 ),
        .I2(\block_w2_reg_reg[7]_0 ),
        .I3(core_block[39]),
        .I4(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .O(\block_w2_reg[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w2_reg[7]_i_8 
       (.I0(enc_new_block[111]),
        .I1(enc_new_block[62]),
        .I2(enc_new_block[63]),
        .I3(enc_new_block[23]),
        .I4(enc_new_block[70]),
        .O(mixcolumns_return034_out[7]));
  LUT5 #(
    .INIT(32'hAAAAFFC0)) 
    \block_w2_reg[7]_i_9 
       (.I0(sboxw[7]),
        .I1(enc_new_block[7]),
        .I2(\FSM_sequential_enc_ctrl_reg[1]_i_4_n_0 ),
        .I3(\block_w2_reg[7]_i_12_n_0 ),
        .I4(init_state),
        .O(\prev_key1_reg_reg[31] [1]));
  LUT6 #(
    .INIT(64'hFFFFFF28FF28FF28)) 
    \block_w2_reg[8]_i_1 
       (.I0(ready_new),
        .I1(enc_new_block[104]),
        .I2(round_key[23]),
        .I3(\block_w2_reg[8]_i_3_n_0 ),
        .I4(new_sboxw[8]),
        .I5(\block_w2_reg[31]_i_7_n_0 ),
        .O(p_0_in__0[8]));
  LUT5 #(
    .INIT(32'h4FF84848)) 
    \block_w2_reg[8]_i_3 
       (.I0(mixcolumns_return038_out[0]),
        .I1(\block_w2_reg[31]_i_14_n_0 ),
        .I2(round_key[23]),
        .I3(core_block[40]),
        .I4(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .O(\block_w2_reg[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w2_reg[8]_i_8 
       (.I0(enc_new_block[111]),
        .I1(enc_new_block[64]),
        .I2(enc_new_block[56]),
        .I3(enc_new_block[16]),
        .I4(enc_new_block[71]),
        .O(mixcolumns_return038_out[0]));
  LUT4 #(
    .INIT(16'hAAEA)) 
    \block_w2_reg[9]_i_1 
       (.I0(\block_w2_reg[9]_i_2_n_0 ),
        .I1(new_sboxw[9]),
        .I2(enc_ctrl_reg),
        .I3(round_ctr_inc),
        .O(p_0_in__0[9]));
  LUT6 #(
    .INIT(64'hF2FFFFF8F2F8F2F8)) 
    \block_w2_reg[9]_i_2 
       (.I0(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .I1(core_block[41]),
        .I2(\block_w2_reg[9]_i_4_n_0 ),
        .I3(round_key[24]),
        .I4(enc_new_block[105]),
        .I5(ready_new),
        .O(\block_w2_reg[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \block_w2_reg[9]_i_4 
       (.I0(\block_w2_reg[31]_i_14_n_0 ),
        .I1(enc_new_block[65]),
        .I2(round_key[24]),
        .I3(\block_w2_reg[9]_i_8_n_0 ),
        .I4(enc_new_block[111]),
        .I5(enc_new_block[71]),
        .O(\block_w2_reg[9]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w2_reg[9]_i_8 
       (.I0(enc_new_block[64]),
        .I1(enc_new_block[104]),
        .I2(enc_new_block[17]),
        .I3(enc_new_block[57]),
        .O(\block_w2_reg[9]_i_8_n_0 ));
  FDCE \block_w2_reg_reg[0] 
       (.C(clk),
        .CE(block_w2_we),
        .CLR(\config_pin[2] ),
        .D(p_0_in__0[0]),
        .Q(enc_new_block[32]));
  FDCE \block_w2_reg_reg[10] 
       (.C(clk),
        .CE(block_w2_we),
        .CLR(\config_pin[2] ),
        .D(p_0_in__0[10]),
        .Q(enc_new_block[42]));
  FDCE \block_w2_reg_reg[11] 
       (.C(clk),
        .CE(block_w2_we),
        .CLR(\config_pin[2] ),
        .D(p_0_in__0[11]),
        .Q(enc_new_block[43]));
  FDCE \block_w2_reg_reg[12] 
       (.C(clk),
        .CE(block_w2_we),
        .CLR(\config_pin[2] ),
        .D(p_0_in__0[12]),
        .Q(enc_new_block[44]));
  FDCE \block_w2_reg_reg[13] 
       (.C(clk),
        .CE(block_w2_we),
        .CLR(\config_pin[2] ),
        .D(p_0_in__0[13]),
        .Q(enc_new_block[45]));
  FDCE \block_w2_reg_reg[14] 
       (.C(clk),
        .CE(block_w2_we),
        .CLR(\config_pin[2] ),
        .D(p_0_in__0[14]),
        .Q(enc_new_block[46]));
  FDCE \block_w2_reg_reg[15] 
       (.C(clk),
        .CE(block_w2_we),
        .CLR(\config_pin[2] ),
        .D(p_0_in__0[15]),
        .Q(enc_new_block[47]));
  FDCE \block_w2_reg_reg[16] 
       (.C(clk),
        .CE(block_w2_we),
        .CLR(\config_pin[2] ),
        .D(p_0_in__0[16]),
        .Q(enc_new_block[48]));
  FDCE \block_w2_reg_reg[17] 
       (.C(clk),
        .CE(block_w2_we),
        .CLR(\config_pin[2] ),
        .D(p_0_in__0[17]),
        .Q(enc_new_block[49]));
  FDCE \block_w2_reg_reg[18] 
       (.C(clk),
        .CE(block_w2_we),
        .CLR(\config_pin[2] ),
        .D(p_0_in__0[18]),
        .Q(enc_new_block[50]));
  FDCE \block_w2_reg_reg[19] 
       (.C(clk),
        .CE(block_w2_we),
        .CLR(\config_pin[2] ),
        .D(p_0_in__0[19]),
        .Q(enc_new_block[51]));
  FDCE \block_w2_reg_reg[1] 
       (.C(clk),
        .CE(block_w2_we),
        .CLR(\config_pin[2] ),
        .D(p_0_in__0[1]),
        .Q(enc_new_block[33]));
  FDCE \block_w2_reg_reg[20] 
       (.C(clk),
        .CE(block_w2_we),
        .CLR(\config_pin[2] ),
        .D(p_0_in__0[20]),
        .Q(enc_new_block[52]));
  FDCE \block_w2_reg_reg[21] 
       (.C(clk),
        .CE(block_w2_we),
        .CLR(\config_pin[2] ),
        .D(p_0_in__0[21]),
        .Q(enc_new_block[53]));
  FDCE \block_w2_reg_reg[22] 
       (.C(clk),
        .CE(block_w2_we),
        .CLR(\config_pin[2] ),
        .D(p_0_in__0[22]),
        .Q(enc_new_block[54]));
  FDCE \block_w2_reg_reg[23] 
       (.C(clk),
        .CE(block_w2_we),
        .CLR(\config_pin[2] ),
        .D(p_0_in__0[23]),
        .Q(enc_new_block[55]));
  FDCE \block_w2_reg_reg[24] 
       (.C(clk),
        .CE(block_w2_we),
        .CLR(\config_pin[2] ),
        .D(p_0_in__0[24]),
        .Q(enc_new_block[56]));
  FDCE \block_w2_reg_reg[25] 
       (.C(clk),
        .CE(block_w2_we),
        .CLR(\config_pin[2] ),
        .D(p_0_in__0[25]),
        .Q(enc_new_block[57]));
  FDCE \block_w2_reg_reg[26] 
       (.C(clk),
        .CE(block_w2_we),
        .CLR(\config_pin[2] ),
        .D(p_0_in__0[26]),
        .Q(enc_new_block[58]));
  FDCE \block_w2_reg_reg[27] 
       (.C(clk),
        .CE(block_w2_we),
        .CLR(\config_pin[2] ),
        .D(p_0_in__0[27]),
        .Q(enc_new_block[59]));
  FDCE \block_w2_reg_reg[28] 
       (.C(clk),
        .CE(block_w2_we),
        .CLR(\config_pin[2] ),
        .D(p_0_in__0[28]),
        .Q(enc_new_block[60]));
  FDCE \block_w2_reg_reg[29] 
       (.C(clk),
        .CE(block_w2_we),
        .CLR(\config_pin[2] ),
        .D(p_0_in__0[29]),
        .Q(enc_new_block[61]));
  FDCE \block_w2_reg_reg[2] 
       (.C(clk),
        .CE(block_w2_we),
        .CLR(\config_pin[2] ),
        .D(p_0_in__0[2]),
        .Q(enc_new_block[34]));
  FDCE \block_w2_reg_reg[30] 
       (.C(clk),
        .CE(block_w2_we),
        .CLR(\config_pin[2] ),
        .D(p_0_in__0[30]),
        .Q(enc_new_block[62]));
  FDCE \block_w2_reg_reg[31] 
       (.C(clk),
        .CE(block_w2_we),
        .CLR(\config_pin[2] ),
        .D(p_0_in__0[31]),
        .Q(enc_new_block[63]));
  FDCE \block_w2_reg_reg[3] 
       (.C(clk),
        .CE(block_w2_we),
        .CLR(\config_pin[2] ),
        .D(p_0_in__0[3]),
        .Q(enc_new_block[35]));
  FDCE \block_w2_reg_reg[4] 
       (.C(clk),
        .CE(block_w2_we),
        .CLR(\config_pin[2] ),
        .D(p_0_in__0[4]),
        .Q(enc_new_block[36]));
  FDCE \block_w2_reg_reg[5] 
       (.C(clk),
        .CE(block_w2_we),
        .CLR(\config_pin[2] ),
        .D(p_0_in__0[5]),
        .Q(enc_new_block[37]));
  FDCE \block_w2_reg_reg[6] 
       (.C(clk),
        .CE(block_w2_we),
        .CLR(\config_pin[2] ),
        .D(p_0_in__0[6]),
        .Q(enc_new_block[38]));
  FDCE \block_w2_reg_reg[7] 
       (.C(clk),
        .CE(block_w2_we),
        .CLR(\config_pin[2] ),
        .D(p_0_in__0[7]),
        .Q(enc_new_block[39]));
  FDCE \block_w2_reg_reg[8] 
       (.C(clk),
        .CE(block_w2_we),
        .CLR(\config_pin[2] ),
        .D(p_0_in__0[8]),
        .Q(enc_new_block[40]));
  FDCE \block_w2_reg_reg[9] 
       (.C(clk),
        .CE(block_w2_we),
        .CLR(\config_pin[2] ),
        .D(p_0_in__0[9]),
        .Q(enc_new_block[41]));
  LUT6 #(
    .INIT(64'hFFFFFF28FF28FF28)) 
    \block_w3_reg[0]_i_1 
       (.I0(ready_new),
        .I1(enc_new_block[32]),
        .I2(\block_w3_reg_reg[0]_0 ),
        .I3(\block_w3_reg[0]_i_3_n_0 ),
        .I4(new_sboxw[0]),
        .I5(\block_w2_reg[31]_i_7_n_0 ),
        .O(\block_w3_reg[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4FF84848)) 
    \block_w3_reg[0]_i_3 
       (.I0(mixcolumns_return0[0]),
        .I1(\block_w2_reg[31]_i_14_n_0 ),
        .I2(\block_w3_reg_reg[0]_0 ),
        .I3(core_block[0]),
        .I4(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .O(\block_w3_reg[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w3_reg[0]_i_7 
       (.I0(enc_new_block[39]),
        .I1(enc_new_block[72]),
        .I2(enc_new_block[112]),
        .I3(enc_new_block[24]),
        .I4(enc_new_block[31]),
        .O(mixcolumns_return0[0]));
  LUT6 #(
    .INIT(64'hFFFFFF28FF28FF28)) 
    \block_w3_reg[10]_i_1 
       (.I0(ready_new),
        .I1(enc_new_block[74]),
        .I2(round_key[5]),
        .I3(\block_w3_reg[10]_i_3_n_0 ),
        .I4(new_sboxw[10]),
        .I5(\block_w2_reg[31]_i_7_n_0 ),
        .O(\block_w3_reg[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4FF84848)) 
    \block_w3_reg[10]_i_3 
       (.I0(mixcolumns_return022_out[2]),
        .I1(\block_w2_reg[31]_i_14_n_0 ),
        .I2(round_key[5]),
        .I3(core_block[10]),
        .I4(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .O(\block_w3_reg[10]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w3_reg[10]_i_7 
       (.I0(enc_new_block[73]),
        .I1(enc_new_block[34]),
        .I2(enc_new_block[114]),
        .I3(enc_new_block[26]),
        .I4(enc_new_block[33]),
        .O(mixcolumns_return022_out[2]));
  LUT4 #(
    .INIT(16'hAAEA)) 
    \block_w3_reg[11]_i_1 
       (.I0(\block_w3_reg[11]_i_2_n_0 ),
        .I1(new_sboxw[11]),
        .I2(enc_ctrl_reg),
        .I3(round_ctr_inc),
        .O(\block_w3_reg[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF2FFFFF8F2F8F2F8)) 
    \block_w3_reg[11]_i_2 
       (.I0(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .I1(core_block[11]),
        .I2(\block_w3_reg[11]_i_3_n_0 ),
        .I3(\block_w3_reg_reg[11]_0 ),
        .I4(enc_new_block[75]),
        .I5(ready_new),
        .O(\block_w3_reg[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \block_w3_reg[11]_i_3 
       (.I0(\block_w2_reg[31]_i_14_n_0 ),
        .I1(enc_new_block[74]),
        .I2(\block_w3_reg_reg[11]_0 ),
        .I3(enc_new_block[34]),
        .I4(enc_new_block[35]),
        .I5(\block_w3_reg[11]_i_5_n_0 ),
        .O(\block_w3_reg[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w3_reg[11]_i_5 
       (.I0(enc_new_block[39]),
        .I1(enc_new_block[79]),
        .I2(enc_new_block[27]),
        .I3(enc_new_block[115]),
        .O(\block_w3_reg[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hAAEA)) 
    \block_w3_reg[12]_i_1 
       (.I0(\block_w3_reg[12]_i_2_n_0 ),
        .I1(new_sboxw[12]),
        .I2(enc_ctrl_reg),
        .I3(round_ctr_inc),
        .O(\block_w3_reg[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF2FFFFF8F2F8F2F8)) 
    \block_w3_reg[12]_i_2 
       (.I0(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .I1(core_block[12]),
        .I2(\block_w3_reg[12]_i_3_n_0 ),
        .I3(round_key[6]),
        .I4(enc_new_block[76]),
        .I5(ready_new),
        .O(\block_w3_reg[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \block_w3_reg[12]_i_3 
       (.I0(\block_w2_reg[31]_i_14_n_0 ),
        .I1(enc_new_block[36]),
        .I2(round_key[6]),
        .I3(enc_new_block[28]),
        .I4(enc_new_block[116]),
        .I5(\block_w3_reg[12]_i_5_n_0 ),
        .O(\block_w3_reg[12]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w3_reg[12]_i_5 
       (.I0(enc_new_block[39]),
        .I1(enc_new_block[79]),
        .I2(enc_new_block[75]),
        .I3(enc_new_block[35]),
        .O(\block_w3_reg[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF28FF28FF28)) 
    \block_w3_reg[13]_i_1 
       (.I0(ready_new),
        .I1(enc_new_block[77]),
        .I2(round_key[7]),
        .I3(\block_w3_reg[13]_i_3_n_0 ),
        .I4(new_sboxw[13]),
        .I5(\block_w2_reg[31]_i_7_n_0 ),
        .O(\block_w3_reg[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4FF84848)) 
    \block_w3_reg[13]_i_3 
       (.I0(mixcolumns_return022_out[5]),
        .I1(\block_w2_reg[31]_i_14_n_0 ),
        .I2(round_key[7]),
        .I3(core_block[13]),
        .I4(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .O(\block_w3_reg[13]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w3_reg[13]_i_7 
       (.I0(enc_new_block[76]),
        .I1(enc_new_block[37]),
        .I2(enc_new_block[117]),
        .I3(enc_new_block[29]),
        .I4(enc_new_block[36]),
        .O(mixcolumns_return022_out[5]));
  LUT6 #(
    .INIT(64'hFFFFFF28FF28FF28)) 
    \block_w3_reg[14]_i_1 
       (.I0(ready_new),
        .I1(enc_new_block[78]),
        .I2(round_key[8]),
        .I3(\block_w3_reg[14]_i_3_n_0 ),
        .I4(new_sboxw[14]),
        .I5(\block_w2_reg[31]_i_7_n_0 ),
        .O(\block_w3_reg[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4FF84848)) 
    \block_w3_reg[14]_i_3 
       (.I0(mixcolumns_return022_out[6]),
        .I1(\block_w2_reg[31]_i_14_n_0 ),
        .I2(round_key[8]),
        .I3(core_block[14]),
        .I4(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .O(\block_w3_reg[14]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w3_reg[14]_i_7 
       (.I0(enc_new_block[77]),
        .I1(enc_new_block[38]),
        .I2(enc_new_block[118]),
        .I3(enc_new_block[30]),
        .I4(enc_new_block[37]),
        .O(mixcolumns_return022_out[6]));
  LUT6 #(
    .INIT(64'hFFFFFF28FF28FF28)) 
    \block_w3_reg[15]_i_1 
       (.I0(ready_new),
        .I1(enc_new_block[79]),
        .I2(round_key[9]),
        .I3(\block_w3_reg[15]_i_3_n_0 ),
        .I4(new_sboxw[15]),
        .I5(\block_w2_reg[31]_i_7_n_0 ),
        .O(\block_w3_reg[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4FF84848)) 
    \block_w3_reg[15]_i_3 
       (.I0(mixcolumns_return022_out[7]),
        .I1(\block_w2_reg[31]_i_14_n_0 ),
        .I2(round_key[9]),
        .I3(core_block[15]),
        .I4(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .O(\block_w3_reg[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w3_reg[15]_i_7 
       (.I0(enc_new_block[78]),
        .I1(enc_new_block[39]),
        .I2(enc_new_block[119]),
        .I3(enc_new_block[31]),
        .I4(enc_new_block[38]),
        .O(mixcolumns_return022_out[7]));
  LUT6 #(
    .INIT(64'hFFFFFF28FF28FF28)) 
    \block_w3_reg[16]_i_1 
       (.I0(ready_new),
        .I1(enc_new_block[112]),
        .I2(\block_w3_reg_reg[16]_0 ),
        .I3(\block_w3_reg[16]_i_3_n_0 ),
        .I4(new_sboxw[16]),
        .I5(\block_w2_reg[31]_i_7_n_0 ),
        .O(\block_w3_reg[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4FF84848)) 
    \block_w3_reg[16]_i_3 
       (.I0(mixcolumns_return025_out[0]),
        .I1(\block_w2_reg[31]_i_14_n_0 ),
        .I2(\block_w3_reg_reg[16]_0 ),
        .I3(core_block[16]),
        .I4(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .O(\block_w3_reg[16]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w3_reg[16]_i_7__0 
       (.I0(enc_new_block[79]),
        .I1(enc_new_block[24]),
        .I2(enc_new_block[72]),
        .I3(enc_new_block[32]),
        .I4(enc_new_block[119]),
        .O(mixcolumns_return025_out[0]));
  LUT4 #(
    .INIT(16'hAAEA)) 
    \block_w3_reg[17]_i_1 
       (.I0(\block_w3_reg[17]_i_2_n_0 ),
        .I1(new_sboxw[17]),
        .I2(enc_ctrl_reg),
        .I3(round_ctr_inc),
        .O(\block_w3_reg[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF2FFFFF8F2F8F2F8)) 
    \block_w3_reg[17]_i_2 
       (.I0(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .I1(core_block[17]),
        .I2(\block_w3_reg[17]_i_3_n_0 ),
        .I3(\block_w3_reg_reg[17]_0 ),
        .I4(enc_new_block[113]),
        .I5(ready_new),
        .O(\block_w3_reg[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \block_w3_reg[17]_i_3 
       (.I0(\block_w2_reg[31]_i_14_n_0 ),
        .I1(enc_new_block[112]),
        .I2(\block_w3_reg_reg[17]_0 ),
        .I3(\block_w3_reg[17]_i_5_n_0 ),
        .I4(enc_new_block[119]),
        .I5(enc_new_block[79]),
        .O(\block_w3_reg[17]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w3_reg[17]_i_5 
       (.I0(enc_new_block[72]),
        .I1(enc_new_block[33]),
        .I2(enc_new_block[25]),
        .I3(enc_new_block[73]),
        .O(\block_w3_reg[17]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF28FF28FF28)) 
    \block_w3_reg[18]_i_1 
       (.I0(ready_new),
        .I1(enc_new_block[114]),
        .I2(round_key[10]),
        .I3(\block_w3_reg[18]_i_3_n_0 ),
        .I4(new_sboxw[18]),
        .I5(\block_w2_reg[31]_i_7_n_0 ),
        .O(\block_w3_reg[18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4FF84848)) 
    \block_w3_reg[18]_i_3 
       (.I0(mixcolumns_return025_out[2]),
        .I1(\block_w2_reg[31]_i_14_n_0 ),
        .I2(round_key[10]),
        .I3(core_block[18]),
        .I4(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .O(\block_w3_reg[18]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w3_reg[18]_i_7 
       (.I0(enc_new_block[73]),
        .I1(enc_new_block[26]),
        .I2(enc_new_block[74]),
        .I3(enc_new_block[34]),
        .I4(enc_new_block[113]),
        .O(mixcolumns_return025_out[2]));
  LUT4 #(
    .INIT(16'hAAEA)) 
    \block_w3_reg[19]_i_1 
       (.I0(\block_w3_reg[19]_i_2_n_0 ),
        .I1(new_sboxw[19]),
        .I2(enc_ctrl_reg),
        .I3(round_ctr_inc),
        .O(\block_w3_reg[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF2FFFFF8F2F8F2F8)) 
    \block_w3_reg[19]_i_2 
       (.I0(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .I1(core_block[19]),
        .I2(\block_w3_reg[19]_i_3_n_0 ),
        .I3(\block_w3_reg_reg[19]_0 ),
        .I4(enc_new_block[115]),
        .I5(ready_new),
        .O(\block_w3_reg[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \block_w3_reg[19]_i_3 
       (.I0(\block_w2_reg[31]_i_14_n_0 ),
        .I1(enc_new_block[114]),
        .I2(\block_w3_reg_reg[19]_0 ),
        .I3(enc_new_block[27]),
        .I4(enc_new_block[74]),
        .I5(\block_w3_reg[19]_i_5_n_0 ),
        .O(\block_w3_reg[19]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w3_reg[19]_i_5 
       (.I0(enc_new_block[75]),
        .I1(enc_new_block[35]),
        .I2(enc_new_block[79]),
        .I3(enc_new_block[119]),
        .O(\block_w3_reg[19]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hAAEA)) 
    \block_w3_reg[1]_i_1 
       (.I0(\block_w3_reg[1]_i_2_n_0 ),
        .I1(new_sboxw[1]),
        .I2(enc_ctrl_reg),
        .I3(round_ctr_inc),
        .O(\block_w3_reg[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF2FFFFF8F2F8F2F8)) 
    \block_w3_reg[1]_i_2 
       (.I0(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .I1(core_block[1]),
        .I2(\block_w3_reg[1]_i_3_n_0 ),
        .I3(round_key[0]),
        .I4(enc_new_block[33]),
        .I5(ready_new),
        .O(\block_w3_reg[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \block_w3_reg[1]_i_3 
       (.I0(\block_w2_reg[31]_i_14_n_0 ),
        .I1(enc_new_block[73]),
        .I2(round_key[0]),
        .I3(\block_w3_reg[1]_i_5_n_0 ),
        .I4(enc_new_block[39]),
        .I5(enc_new_block[31]),
        .O(\block_w3_reg[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w3_reg[1]_i_5 
       (.I0(enc_new_block[24]),
        .I1(enc_new_block[32]),
        .I2(enc_new_block[25]),
        .I3(enc_new_block[113]),
        .O(\block_w3_reg[1]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hAAEA)) 
    \block_w3_reg[20]_i_1 
       (.I0(\block_w3_reg[20]_i_2_n_0 ),
        .I1(new_sboxw[20]),
        .I2(enc_ctrl_reg),
        .I3(round_ctr_inc),
        .O(\block_w3_reg[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF2FFFFF8F2F8F2F8)) 
    \block_w3_reg[20]_i_2 
       (.I0(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .I1(core_block[20]),
        .I2(\block_w3_reg[20]_i_3_n_0 ),
        .I3(\block_w3_reg_reg[20]_0 ),
        .I4(enc_new_block[116]),
        .I5(ready_new),
        .O(\block_w3_reg[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \block_w3_reg[20]_i_3 
       (.I0(\block_w2_reg[31]_i_14_n_0 ),
        .I1(enc_new_block[36]),
        .I2(\block_w3_reg_reg[20]_0 ),
        .I3(\block_w3_reg[20]_i_5_n_0 ),
        .I4(enc_new_block[119]),
        .I5(enc_new_block[79]),
        .O(\block_w3_reg[20]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w3_reg[20]_i_5 
       (.I0(enc_new_block[28]),
        .I1(enc_new_block[76]),
        .I2(enc_new_block[115]),
        .I3(enc_new_block[75]),
        .O(\block_w3_reg[20]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF28FF28FF28)) 
    \block_w3_reg[21]_i_1 
       (.I0(ready_new),
        .I1(enc_new_block[117]),
        .I2(\block_w3_reg_reg[21]_0 ),
        .I3(\block_w3_reg[21]_i_3_n_0 ),
        .I4(new_sboxw[21]),
        .I5(\block_w2_reg[31]_i_7_n_0 ),
        .O(\block_w3_reg[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4FF84848)) 
    \block_w3_reg[21]_i_3 
       (.I0(mixcolumns_return025_out[5]),
        .I1(\block_w2_reg[31]_i_14_n_0 ),
        .I2(\block_w3_reg_reg[21]_0 ),
        .I3(core_block[21]),
        .I4(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .O(\block_w3_reg[21]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w3_reg[21]_i_7 
       (.I0(enc_new_block[76]),
        .I1(enc_new_block[29]),
        .I2(enc_new_block[77]),
        .I3(enc_new_block[37]),
        .I4(enc_new_block[116]),
        .O(mixcolumns_return025_out[5]));
  LUT6 #(
    .INIT(64'hFFFFFF28FF28FF28)) 
    \block_w3_reg[22]_i_1 
       (.I0(ready_new),
        .I1(enc_new_block[118]),
        .I2(\block_w3_reg_reg[22]_0 ),
        .I3(\block_w3_reg[22]_i_3_n_0 ),
        .I4(new_sboxw[22]),
        .I5(\block_w2_reg[31]_i_7_n_0 ),
        .O(\block_w3_reg[22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4FF84848)) 
    \block_w3_reg[22]_i_3 
       (.I0(mixcolumns_return025_out[6]),
        .I1(\block_w2_reg[31]_i_14_n_0 ),
        .I2(\block_w3_reg_reg[22]_0 ),
        .I3(core_block[22]),
        .I4(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .O(\block_w3_reg[22]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w3_reg[22]_i_7 
       (.I0(enc_new_block[77]),
        .I1(enc_new_block[30]),
        .I2(enc_new_block[78]),
        .I3(enc_new_block[38]),
        .I4(enc_new_block[117]),
        .O(mixcolumns_return025_out[6]));
  LUT6 #(
    .INIT(64'hFFFFFF28FF28FF28)) 
    \block_w3_reg[23]_i_1 
       (.I0(ready_new),
        .I1(enc_new_block[119]),
        .I2(round_key[11]),
        .I3(\block_w3_reg[23]_i_3_n_0 ),
        .I4(new_sboxw[23]),
        .I5(\block_w2_reg[31]_i_7_n_0 ),
        .O(\block_w3_reg[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4FF84848)) 
    \block_w3_reg[23]_i_3 
       (.I0(mixcolumns_return025_out[7]),
        .I1(\block_w2_reg[31]_i_14_n_0 ),
        .I2(round_key[11]),
        .I3(core_block[23]),
        .I4(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .O(\block_w3_reg[23]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w3_reg[23]_i_7 
       (.I0(enc_new_block[78]),
        .I1(enc_new_block[31]),
        .I2(enc_new_block[79]),
        .I3(enc_new_block[39]),
        .I4(enc_new_block[118]),
        .O(mixcolumns_return025_out[7]));
  LUT6 #(
    .INIT(64'hFFFFFF28FF28FF28)) 
    \block_w3_reg[24]_i_1 
       (.I0(ready_new),
        .I1(enc_new_block[24]),
        .I2(round_key[12]),
        .I3(\block_w3_reg[24]_i_3_n_0 ),
        .I4(new_sboxw[24]),
        .I5(\block_w2_reg[31]_i_7_n_0 ),
        .O(\block_w3_reg[24]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4FF84848)) 
    \block_w3_reg[24]_i_3 
       (.I0(mixcolumns_return028_out[0]),
        .I1(\block_w2_reg[31]_i_14_n_0 ),
        .I2(round_key[12]),
        .I3(core_block[24]),
        .I4(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .O(\block_w3_reg[24]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w3_reg[24]_i_7 
       (.I0(enc_new_block[119]),
        .I1(enc_new_block[112]),
        .I2(enc_new_block[72]),
        .I3(enc_new_block[32]),
        .I4(enc_new_block[31]),
        .O(mixcolumns_return028_out[0]));
  LUT4 #(
    .INIT(16'hAAEA)) 
    \block_w3_reg[25]_i_1 
       (.I0(\block_w3_reg[25]_i_2_n_0 ),
        .I1(new_sboxw[25]),
        .I2(enc_ctrl_reg),
        .I3(round_ctr_inc),
        .O(\block_w3_reg[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF2FFFFF8F2F8F2F8)) 
    \block_w3_reg[25]_i_2 
       (.I0(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .I1(core_block[25]),
        .I2(\block_w3_reg[25]_i_3_n_0 ),
        .I3(round_key[13]),
        .I4(enc_new_block[25]),
        .I5(ready_new),
        .O(\block_w3_reg[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \block_w3_reg[25]_i_3 
       (.I0(\block_w2_reg[31]_i_14_n_0 ),
        .I1(enc_new_block[112]),
        .I2(round_key[13]),
        .I3(\block_w3_reg[25]_i_5_n_0 ),
        .I4(enc_new_block[119]),
        .I5(enc_new_block[31]),
        .O(\block_w3_reg[25]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w3_reg[25]_i_5 
       (.I0(enc_new_block[73]),
        .I1(enc_new_block[33]),
        .I2(enc_new_block[113]),
        .I3(enc_new_block[24]),
        .O(\block_w3_reg[25]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF28FF28FF28)) 
    \block_w3_reg[26]_i_1 
       (.I0(ready_new),
        .I1(enc_new_block[26]),
        .I2(round_key[14]),
        .I3(\block_w3_reg[26]_i_3_n_0 ),
        .I4(new_sboxw[26]),
        .I5(\block_w2_reg[31]_i_7_n_0 ),
        .O(\block_w3_reg[26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4FF84848)) 
    \block_w3_reg[26]_i_3 
       (.I0(mixcolumns_return028_out[2]),
        .I1(\block_w2_reg[31]_i_14_n_0 ),
        .I2(round_key[14]),
        .I3(core_block[26]),
        .I4(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .O(\block_w3_reg[26]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w3_reg[26]_i_7 
       (.I0(enc_new_block[113]),
        .I1(enc_new_block[114]),
        .I2(enc_new_block[74]),
        .I3(enc_new_block[34]),
        .I4(enc_new_block[25]),
        .O(mixcolumns_return028_out[2]));
  LUT4 #(
    .INIT(16'hAAEA)) 
    \block_w3_reg[27]_i_1 
       (.I0(\block_w3_reg[27]_i_2_n_0 ),
        .I1(new_sboxw[27]),
        .I2(enc_ctrl_reg),
        .I3(round_ctr_inc),
        .O(\block_w3_reg[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF2FFFFF8F2F8F2F8)) 
    \block_w3_reg[27]_i_2 
       (.I0(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .I1(core_block[27]),
        .I2(\block_w3_reg[27]_i_3_n_0 ),
        .I3(round_key[15]),
        .I4(enc_new_block[27]),
        .I5(ready_new),
        .O(\block_w3_reg[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \block_w3_reg[27]_i_3 
       (.I0(\block_w2_reg[31]_i_14_n_0 ),
        .I1(enc_new_block[114]),
        .I2(round_key[15]),
        .I3(enc_new_block[115]),
        .I4(enc_new_block[26]),
        .I5(\block_w3_reg[27]_i_5_n_0 ),
        .O(\block_w3_reg[27]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w3_reg[27]_i_5 
       (.I0(enc_new_block[31]),
        .I1(enc_new_block[119]),
        .I2(enc_new_block[75]),
        .I3(enc_new_block[35]),
        .O(\block_w3_reg[27]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hAAEA)) 
    \block_w3_reg[28]_i_1 
       (.I0(\block_w3_reg[28]_i_2_n_0 ),
        .I1(new_sboxw[28]),
        .I2(enc_ctrl_reg),
        .I3(round_ctr_inc),
        .O(\block_w3_reg[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF2FFFFF8F2F8F2F8)) 
    \block_w3_reg[28]_i_2 
       (.I0(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .I1(core_block[28]),
        .I2(\block_w3_reg[28]_i_3_n_0 ),
        .I3(round_key[16]),
        .I4(enc_new_block[28]),
        .I5(ready_new),
        .O(\block_w3_reg[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \block_w3_reg[28]_i_3 
       (.I0(\block_w2_reg[31]_i_14_n_0 ),
        .I1(enc_new_block[36]),
        .I2(round_key[16]),
        .I3(enc_new_block[116]),
        .I4(enc_new_block[76]),
        .I5(\block_w3_reg[28]_i_5_n_0 ),
        .O(\block_w3_reg[28]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w3_reg[28]_i_5 
       (.I0(enc_new_block[31]),
        .I1(enc_new_block[119]),
        .I2(enc_new_block[27]),
        .I3(enc_new_block[115]),
        .O(\block_w3_reg[28]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF28FF28FF28)) 
    \block_w3_reg[29]_i_1 
       (.I0(ready_new),
        .I1(enc_new_block[29]),
        .I2(round_key[17]),
        .I3(\block_w3_reg[29]_i_3_n_0 ),
        .I4(new_sboxw[29]),
        .I5(\block_w2_reg[31]_i_7_n_0 ),
        .O(\block_w3_reg[29]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4FF84848)) 
    \block_w3_reg[29]_i_3 
       (.I0(mixcolumns_return028_out[5]),
        .I1(\block_w2_reg[31]_i_14_n_0 ),
        .I2(round_key[17]),
        .I3(core_block[29]),
        .I4(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .O(\block_w3_reg[29]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w3_reg[29]_i_7 
       (.I0(enc_new_block[116]),
        .I1(enc_new_block[117]),
        .I2(enc_new_block[77]),
        .I3(enc_new_block[37]),
        .I4(enc_new_block[28]),
        .O(mixcolumns_return028_out[5]));
  LUT6 #(
    .INIT(64'hFFFFFF28FF28FF28)) 
    \block_w3_reg[2]_i_1 
       (.I0(ready_new),
        .I1(enc_new_block[34]),
        .I2(round_key[1]),
        .I3(\block_w3_reg[2]_i_3_n_0 ),
        .I4(new_sboxw[2]),
        .I5(\block_w2_reg[31]_i_7_n_0 ),
        .O(\block_w3_reg[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4FF84848)) 
    \block_w3_reg[2]_i_3 
       (.I0(mixcolumns_return0[2]),
        .I1(\block_w2_reg[31]_i_14_n_0 ),
        .I2(round_key[1]),
        .I3(core_block[2]),
        .I4(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .O(\block_w3_reg[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w3_reg[2]_i_7 
       (.I0(enc_new_block[33]),
        .I1(enc_new_block[74]),
        .I2(enc_new_block[114]),
        .I3(enc_new_block[26]),
        .I4(enc_new_block[25]),
        .O(mixcolumns_return0[2]));
  LUT6 #(
    .INIT(64'hFFFFFF28FF28FF28)) 
    \block_w3_reg[30]_i_1 
       (.I0(ready_new),
        .I1(enc_new_block[30]),
        .I2(round_key[18]),
        .I3(\block_w3_reg[30]_i_3_n_0 ),
        .I4(new_sboxw[30]),
        .I5(\block_w2_reg[31]_i_7_n_0 ),
        .O(\block_w3_reg[30]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4FF84848)) 
    \block_w3_reg[30]_i_3 
       (.I0(mixcolumns_return028_out[6]),
        .I1(\block_w2_reg[31]_i_14_n_0 ),
        .I2(round_key[18]),
        .I3(core_block[30]),
        .I4(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .O(\block_w3_reg[30]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w3_reg[30]_i_7 
       (.I0(enc_new_block[117]),
        .I1(enc_new_block[118]),
        .I2(enc_new_block[78]),
        .I3(enc_new_block[38]),
        .I4(enc_new_block[29]),
        .O(mixcolumns_return028_out[6]));
  LUT4 #(
    .INIT(16'hFF80)) 
    \block_w3_reg[31]_i_1 
       (.I0(p_0_in[0]),
        .I1(p_0_in[1]),
        .I2(enc_ctrl_reg),
        .I3(round_ctr_inc),
        .O(block_w3_we));
  LUT6 #(
    .INIT(64'hFFFFFF28FF28FF28)) 
    \block_w3_reg[31]_i_2 
       (.I0(ready_new),
        .I1(enc_new_block[31]),
        .I2(round_key[19]),
        .I3(\block_w3_reg[31]_i_4_n_0 ),
        .I4(new_sboxw[31]),
        .I5(\block_w2_reg[31]_i_7_n_0 ),
        .O(\block_w3_reg[31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h4FF84848)) 
    \block_w3_reg[31]_i_4 
       (.I0(mixcolumns_return028_out[7]),
        .I1(\block_w2_reg[31]_i_14_n_0 ),
        .I2(round_key[19]),
        .I3(core_block[31]),
        .I4(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .O(\block_w3_reg[31]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w3_reg[31]_i_8 
       (.I0(enc_new_block[118]),
        .I1(enc_new_block[119]),
        .I2(enc_new_block[79]),
        .I3(enc_new_block[39]),
        .I4(enc_new_block[30]),
        .O(mixcolumns_return028_out[7]));
  LUT4 #(
    .INIT(16'hAAEA)) 
    \block_w3_reg[3]_i_1 
       (.I0(\block_w3_reg[3]_i_2_n_0 ),
        .I1(new_sboxw[3]),
        .I2(enc_ctrl_reg),
        .I3(round_ctr_inc),
        .O(\block_w3_reg[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF2FFFFF8F2F8F2F8)) 
    \block_w3_reg[3]_i_2 
       (.I0(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .I1(core_block[3]),
        .I2(\block_w3_reg[3]_i_3_n_0 ),
        .I3(\block_w3_reg_reg[3]_0 ),
        .I4(enc_new_block[35]),
        .I5(ready_new),
        .O(\block_w3_reg[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \block_w3_reg[3]_i_3 
       (.I0(\block_w2_reg[31]_i_14_n_0 ),
        .I1(enc_new_block[75]),
        .I2(\block_w3_reg_reg[3]_0 ),
        .I3(enc_new_block[26]),
        .I4(enc_new_block[34]),
        .I5(\block_w3_reg[3]_i_5_n_0 ),
        .O(\block_w3_reg[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w3_reg[3]_i_5 
       (.I0(enc_new_block[31]),
        .I1(enc_new_block[39]),
        .I2(enc_new_block[27]),
        .I3(enc_new_block[115]),
        .O(\block_w3_reg[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hAAEA)) 
    \block_w3_reg[4]_i_1 
       (.I0(\block_w3_reg[4]_i_2_n_0 ),
        .I1(new_sboxw[4]),
        .I2(enc_ctrl_reg),
        .I3(round_ctr_inc),
        .O(\block_w3_reg[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF2FFFFF8F2F8F2F8)) 
    \block_w3_reg[4]_i_2 
       (.I0(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .I1(core_block[4]),
        .I2(\block_w3_reg[4]_i_3_n_0 ),
        .I3(\block_w3_reg_reg[4]_0 ),
        .I4(enc_new_block[36]),
        .I5(ready_new),
        .O(\block_w3_reg[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \block_w3_reg[4]_i_3 
       (.I0(\block_w2_reg[31]_i_14_n_0 ),
        .I1(enc_new_block[76]),
        .I2(\block_w3_reg_reg[4]_0 ),
        .I3(\block_w3_reg[4]_i_5_n_0 ),
        .I4(enc_new_block[39]),
        .I5(enc_new_block[31]),
        .O(\block_w3_reg[4]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w3_reg[4]_i_5 
       (.I0(enc_new_block[116]),
        .I1(enc_new_block[35]),
        .I2(enc_new_block[27]),
        .I3(enc_new_block[28]),
        .O(\block_w3_reg[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF28FF28FF28)) 
    \block_w3_reg[5]_i_1 
       (.I0(ready_new),
        .I1(enc_new_block[37]),
        .I2(\block_w3_reg_reg[5]_0 ),
        .I3(\block_w3_reg[5]_i_3_n_0 ),
        .I4(new_sboxw[5]),
        .I5(\block_w2_reg[31]_i_7_n_0 ),
        .O(\block_w3_reg[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4FF84848)) 
    \block_w3_reg[5]_i_3 
       (.I0(mixcolumns_return0[5]),
        .I1(\block_w2_reg[31]_i_14_n_0 ),
        .I2(\block_w3_reg_reg[5]_0 ),
        .I3(core_block[5]),
        .I4(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .O(\block_w3_reg[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w3_reg[5]_i_7 
       (.I0(enc_new_block[36]),
        .I1(enc_new_block[77]),
        .I2(enc_new_block[117]),
        .I3(enc_new_block[29]),
        .I4(enc_new_block[28]),
        .O(mixcolumns_return0[5]));
  LUT6 #(
    .INIT(64'hFFFFFF28FF28FF28)) 
    \block_w3_reg[6]_i_1 
       (.I0(ready_new),
        .I1(enc_new_block[38]),
        .I2(\block_w3_reg_reg[6]_0 ),
        .I3(\block_w3_reg[6]_i_3_n_0 ),
        .I4(new_sboxw[6]),
        .I5(\block_w2_reg[31]_i_7_n_0 ),
        .O(\block_w3_reg[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4FF84848)) 
    \block_w3_reg[6]_i_3 
       (.I0(mixcolumns_return0[6]),
        .I1(\block_w2_reg[31]_i_14_n_0 ),
        .I2(\block_w3_reg_reg[6]_0 ),
        .I3(core_block[6]),
        .I4(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .O(\block_w3_reg[6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w3_reg[6]_i_7 
       (.I0(enc_new_block[37]),
        .I1(enc_new_block[78]),
        .I2(enc_new_block[118]),
        .I3(enc_new_block[30]),
        .I4(enc_new_block[29]),
        .O(mixcolumns_return0[6]));
  LUT6 #(
    .INIT(64'hFFFFFF28FF28FF28)) 
    \block_w3_reg[7]_i_1 
       (.I0(ready_new),
        .I1(enc_new_block[39]),
        .I2(round_key[2]),
        .I3(\block_w3_reg[7]_i_3_n_0 ),
        .I4(new_sboxw[7]),
        .I5(\block_w2_reg[31]_i_7_n_0 ),
        .O(\block_w3_reg[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4FF84848)) 
    \block_w3_reg[7]_i_3 
       (.I0(mixcolumns_return0[7]),
        .I1(\block_w2_reg[31]_i_14_n_0 ),
        .I2(round_key[2]),
        .I3(core_block[7]),
        .I4(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .O(\block_w3_reg[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w3_reg[7]_i_7 
       (.I0(enc_new_block[38]),
        .I1(enc_new_block[79]),
        .I2(enc_new_block[119]),
        .I3(enc_new_block[31]),
        .I4(enc_new_block[30]),
        .O(mixcolumns_return0[7]));
  LUT6 #(
    .INIT(64'hFFFFFF28FF28FF28)) 
    \block_w3_reg[8]_i_1 
       (.I0(ready_new),
        .I1(enc_new_block[72]),
        .I2(round_key[3]),
        .I3(\block_w3_reg[8]_i_3_n_0 ),
        .I4(new_sboxw[8]),
        .I5(\block_w2_reg[31]_i_7_n_0 ),
        .O(\block_w3_reg[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4FF84848)) 
    \block_w3_reg[8]_i_3 
       (.I0(mixcolumns_return022_out[0]),
        .I1(\block_w2_reg[31]_i_14_n_0 ),
        .I2(round_key[3]),
        .I3(core_block[8]),
        .I4(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .O(\block_w3_reg[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w3_reg[8]_i_7 
       (.I0(enc_new_block[79]),
        .I1(enc_new_block[32]),
        .I2(enc_new_block[112]),
        .I3(enc_new_block[24]),
        .I4(enc_new_block[39]),
        .O(mixcolumns_return022_out[0]));
  LUT4 #(
    .INIT(16'hAAEA)) 
    \block_w3_reg[9]_i_1 
       (.I0(\block_w3_reg[9]_i_2_n_0 ),
        .I1(new_sboxw[9]),
        .I2(enc_ctrl_reg),
        .I3(round_ctr_inc),
        .O(\block_w3_reg[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF2FFFFF8F2F8F2F8)) 
    \block_w3_reg[9]_i_2 
       (.I0(\FSM_sequential_enc_ctrl_reg[1]_i_3_n_0 ),
        .I1(core_block[9]),
        .I2(\block_w3_reg[9]_i_3_n_0 ),
        .I3(round_key[4]),
        .I4(enc_new_block[73]),
        .I5(ready_new),
        .O(\block_w3_reg[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \block_w3_reg[9]_i_3 
       (.I0(\block_w2_reg[31]_i_14_n_0 ),
        .I1(enc_new_block[33]),
        .I2(round_key[4]),
        .I3(\block_w3_reg[9]_i_5_n_0 ),
        .I4(enc_new_block[79]),
        .I5(enc_new_block[39]),
        .O(\block_w3_reg[9]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w3_reg[9]_i_5 
       (.I0(enc_new_block[32]),
        .I1(enc_new_block[72]),
        .I2(enc_new_block[25]),
        .I3(enc_new_block[113]),
        .O(\block_w3_reg[9]_i_5_n_0 ));
  FDCE \block_w3_reg_reg[0] 
       (.C(clk),
        .CE(block_w3_we),
        .CLR(\block_w3_reg_reg[7]_0 ),
        .D(\block_w3_reg[0]_i_1_n_0 ),
        .Q(enc_new_block[0]));
  FDCE \block_w3_reg_reg[10] 
       (.C(clk),
        .CE(block_w3_we),
        .CLR(\block_w3_reg_reg[7]_0 ),
        .D(\block_w3_reg[10]_i_1_n_0 ),
        .Q(enc_new_block[10]));
  FDCE \block_w3_reg_reg[11] 
       (.C(clk),
        .CE(block_w3_we),
        .CLR(\block_w3_reg_reg[7]_0 ),
        .D(\block_w3_reg[11]_i_1_n_0 ),
        .Q(enc_new_block[11]));
  FDCE \block_w3_reg_reg[12] 
       (.C(clk),
        .CE(block_w3_we),
        .CLR(\block_w3_reg_reg[7]_0 ),
        .D(\block_w3_reg[12]_i_1_n_0 ),
        .Q(enc_new_block[12]));
  FDCE \block_w3_reg_reg[13] 
       (.C(clk),
        .CE(block_w3_we),
        .CLR(\block_w3_reg_reg[7]_0 ),
        .D(\block_w3_reg[13]_i_1_n_0 ),
        .Q(enc_new_block[13]));
  FDCE \block_w3_reg_reg[14] 
       (.C(clk),
        .CE(block_w3_we),
        .CLR(\block_w3_reg_reg[7]_0 ),
        .D(\block_w3_reg[14]_i_1_n_0 ),
        .Q(enc_new_block[14]));
  FDCE \block_w3_reg_reg[15] 
       (.C(clk),
        .CE(block_w3_we),
        .CLR(\block_w3_reg_reg[7]_0 ),
        .D(\block_w3_reg[15]_i_1_n_0 ),
        .Q(enc_new_block[15]));
  FDCE \block_w3_reg_reg[16] 
       (.C(clk),
        .CE(block_w3_we),
        .CLR(\block_w3_reg_reg[7]_0 ),
        .D(\block_w3_reg[16]_i_1_n_0 ),
        .Q(enc_new_block[16]));
  FDCE \block_w3_reg_reg[17] 
       (.C(clk),
        .CE(block_w3_we),
        .CLR(\block_w3_reg_reg[7]_0 ),
        .D(\block_w3_reg[17]_i_1_n_0 ),
        .Q(enc_new_block[17]));
  FDCE \block_w3_reg_reg[18] 
       (.C(clk),
        .CE(block_w3_we),
        .CLR(\config_pin[2] ),
        .D(\block_w3_reg[18]_i_1_n_0 ),
        .Q(enc_new_block[18]));
  FDCE \block_w3_reg_reg[19] 
       (.C(clk),
        .CE(block_w3_we),
        .CLR(\config_pin[2] ),
        .D(\block_w3_reg[19]_i_1_n_0 ),
        .Q(enc_new_block[19]));
  FDCE \block_w3_reg_reg[1] 
       (.C(clk),
        .CE(block_w3_we),
        .CLR(\block_w3_reg_reg[7]_0 ),
        .D(\block_w3_reg[1]_i_1_n_0 ),
        .Q(enc_new_block[1]));
  FDCE \block_w3_reg_reg[20] 
       (.C(clk),
        .CE(block_w3_we),
        .CLR(\config_pin[2] ),
        .D(\block_w3_reg[20]_i_1_n_0 ),
        .Q(enc_new_block[20]));
  FDCE \block_w3_reg_reg[21] 
       (.C(clk),
        .CE(block_w3_we),
        .CLR(\config_pin[2] ),
        .D(\block_w3_reg[21]_i_1_n_0 ),
        .Q(enc_new_block[21]));
  FDCE \block_w3_reg_reg[22] 
       (.C(clk),
        .CE(block_w3_we),
        .CLR(\config_pin[2] ),
        .D(\block_w3_reg[22]_i_1_n_0 ),
        .Q(enc_new_block[22]));
  FDCE \block_w3_reg_reg[23] 
       (.C(clk),
        .CE(block_w3_we),
        .CLR(\config_pin[2] ),
        .D(\block_w3_reg[23]_i_1_n_0 ),
        .Q(enc_new_block[23]));
  FDCE \block_w3_reg_reg[24] 
       (.C(clk),
        .CE(block_w3_we),
        .CLR(\config_pin[2] ),
        .D(\block_w3_reg[24]_i_1_n_0 ),
        .Q(enc_new_block[24]));
  FDCE \block_w3_reg_reg[25] 
       (.C(clk),
        .CE(block_w3_we),
        .CLR(\config_pin[2] ),
        .D(\block_w3_reg[25]_i_1_n_0 ),
        .Q(enc_new_block[25]));
  FDCE \block_w3_reg_reg[26] 
       (.C(clk),
        .CE(block_w3_we),
        .CLR(\config_pin[2] ),
        .D(\block_w3_reg[26]_i_1_n_0 ),
        .Q(enc_new_block[26]));
  FDCE \block_w3_reg_reg[27] 
       (.C(clk),
        .CE(block_w3_we),
        .CLR(\config_pin[2] ),
        .D(\block_w3_reg[27]_i_1_n_0 ),
        .Q(enc_new_block[27]));
  FDCE \block_w3_reg_reg[28] 
       (.C(clk),
        .CE(block_w3_we),
        .CLR(\config_pin[2] ),
        .D(\block_w3_reg[28]_i_1_n_0 ),
        .Q(enc_new_block[28]));
  FDCE \block_w3_reg_reg[29] 
       (.C(clk),
        .CE(block_w3_we),
        .CLR(\config_pin[2] ),
        .D(\block_w3_reg[29]_i_1_n_0 ),
        .Q(enc_new_block[29]));
  FDCE \block_w3_reg_reg[2] 
       (.C(clk),
        .CE(block_w3_we),
        .CLR(\block_w3_reg_reg[7]_0 ),
        .D(\block_w3_reg[2]_i_1_n_0 ),
        .Q(enc_new_block[2]));
  FDCE \block_w3_reg_reg[30] 
       (.C(clk),
        .CE(block_w3_we),
        .CLR(\config_pin[2] ),
        .D(\block_w3_reg[30]_i_1_n_0 ),
        .Q(enc_new_block[30]));
  FDCE \block_w3_reg_reg[31] 
       (.C(clk),
        .CE(block_w3_we),
        .CLR(\config_pin[2] ),
        .D(\block_w3_reg[31]_i_2_n_0 ),
        .Q(enc_new_block[31]));
  FDCE \block_w3_reg_reg[3] 
       (.C(clk),
        .CE(block_w3_we),
        .CLR(\block_w3_reg_reg[7]_0 ),
        .D(\block_w3_reg[3]_i_1_n_0 ),
        .Q(enc_new_block[3]));
  FDCE \block_w3_reg_reg[4] 
       (.C(clk),
        .CE(block_w3_we),
        .CLR(\block_w3_reg_reg[7]_0 ),
        .D(\block_w3_reg[4]_i_1_n_0 ),
        .Q(enc_new_block[4]));
  FDCE \block_w3_reg_reg[5] 
       (.C(clk),
        .CE(block_w3_we),
        .CLR(\block_w3_reg_reg[7]_0 ),
        .D(\block_w3_reg[5]_i_1_n_0 ),
        .Q(enc_new_block[5]));
  FDCE \block_w3_reg_reg[6] 
       (.C(clk),
        .CE(block_w3_we),
        .CLR(\block_w3_reg_reg[7]_0 ),
        .D(\block_w3_reg[6]_i_1_n_0 ),
        .Q(enc_new_block[6]));
  FDCE \block_w3_reg_reg[7] 
       (.C(clk),
        .CE(block_w3_we),
        .CLR(\block_w3_reg_reg[7]_0 ),
        .D(\block_w3_reg[7]_i_1_n_0 ),
        .Q(enc_new_block[7]));
  FDCE \block_w3_reg_reg[8] 
       (.C(clk),
        .CE(block_w3_we),
        .CLR(\block_w3_reg_reg[7]_0 ),
        .D(\block_w3_reg[8]_i_1_n_0 ),
        .Q(enc_new_block[8]));
  FDCE \block_w3_reg_reg[9] 
       (.C(clk),
        .CE(block_w3_we),
        .CLR(\block_w3_reg_reg[7]_0 ),
        .D(\block_w3_reg[9]_i_1_n_0 ),
        .Q(enc_new_block[9]));
  LUT6 #(
    .INIT(64'hB14EDE67096C6EED)) 
    g0_b0__3
       (.I0(muxed_sboxw[0]),
        .I1(muxed_sboxw[1]),
        .I2(muxed_sboxw[2]),
        .I3(muxed_sboxw[3]),
        .I4(muxed_sboxw[4]),
        .I5(muxed_sboxw[5]),
        .O(\prev_key1_reg_reg[0] ));
  LUT6 #(
    .INIT(64'hB14EDE67096C6EED)) 
    g0_b0__4
       (.I0(muxed_sboxw[8]),
        .I1(muxed_sboxw[9]),
        .I2(muxed_sboxw[10]),
        .I3(muxed_sboxw[11]),
        .I4(muxed_sboxw[12]),
        .I5(muxed_sboxw[13]),
        .O(\prev_key1_reg_reg[8] ));
  LUT6 #(
    .INIT(64'hB14EDE67096C6EED)) 
    g0_b0__5
       (.I0(muxed_sboxw[16]),
        .I1(muxed_sboxw[17]),
        .I2(muxed_sboxw[18]),
        .I3(muxed_sboxw[19]),
        .I4(muxed_sboxw[20]),
        .I5(muxed_sboxw[21]),
        .O(\prev_key1_reg_reg[16] ));
  LUT6 #(
    .INIT(64'hB14EDE67096C6EED)) 
    g0_b0__6
       (.I0(muxed_sboxw[24]),
        .I1(muxed_sboxw[25]),
        .I2(muxed_sboxw[26]),
        .I3(muxed_sboxw[27]),
        .I4(muxed_sboxw[28]),
        .I5(muxed_sboxw[29]),
        .O(\prev_key1_reg_reg[24] ));
  LUT6 #(
    .INIT(64'h00F00000CCAA0000)) 
    g0_b0_i_10
       (.I0(enc_new_block[98]),
        .I1(enc_new_block[66]),
        .I2(enc_new_block[34]),
        .I3(p_0_in[0]),
        .I4(\block_w2_reg[31]_i_7_n_0 ),
        .I5(p_0_in[1]),
        .O(g0_b0_i_10_n_0));
  LUT6 #(
    .INIT(64'h00F00000CCAA0000)) 
    g0_b0_i_10__0
       (.I0(enc_new_block[107]),
        .I1(enc_new_block[75]),
        .I2(enc_new_block[43]),
        .I3(p_0_in[0]),
        .I4(\block_w2_reg[31]_i_7_n_0 ),
        .I5(p_0_in[1]),
        .O(g0_b0_i_10__0_n_0));
  LUT6 #(
    .INIT(64'h00F00000CCAA0000)) 
    g0_b0_i_10__1
       (.I0(enc_new_block[115]),
        .I1(enc_new_block[83]),
        .I2(enc_new_block[51]),
        .I3(p_0_in[0]),
        .I4(\block_w2_reg[31]_i_7_n_0 ),
        .I5(p_0_in[1]),
        .O(g0_b0_i_10__1_n_0));
  LUT6 #(
    .INIT(64'h00F00000CCAA0000)) 
    g0_b0_i_10__2
       (.I0(enc_new_block[123]),
        .I1(enc_new_block[91]),
        .I2(enc_new_block[59]),
        .I3(p_0_in[0]),
        .I4(\block_w2_reg[31]_i_7_n_0 ),
        .I5(p_0_in[1]),
        .O(g0_b0_i_10__2_n_0));
  LUT6 #(
    .INIT(64'h00F00000CCAA0000)) 
    g0_b0_i_11
       (.I0(enc_new_block[99]),
        .I1(enc_new_block[67]),
        .I2(enc_new_block[35]),
        .I3(p_0_in[0]),
        .I4(\block_w2_reg[31]_i_7_n_0 ),
        .I5(p_0_in[1]),
        .O(g0_b0_i_11_n_0));
  LUT6 #(
    .INIT(64'h00F00000CCAA0000)) 
    g0_b0_i_11__0
       (.I0(enc_new_block[108]),
        .I1(enc_new_block[76]),
        .I2(enc_new_block[44]),
        .I3(p_0_in[0]),
        .I4(\block_w2_reg[31]_i_7_n_0 ),
        .I5(p_0_in[1]),
        .O(g0_b0_i_11__0_n_0));
  LUT6 #(
    .INIT(64'h00F00000CCAA0000)) 
    g0_b0_i_11__1
       (.I0(enc_new_block[116]),
        .I1(enc_new_block[84]),
        .I2(enc_new_block[52]),
        .I3(p_0_in[0]),
        .I4(\block_w2_reg[31]_i_7_n_0 ),
        .I5(p_0_in[1]),
        .O(g0_b0_i_11__1_n_0));
  LUT6 #(
    .INIT(64'h00F00000CCAA0000)) 
    g0_b0_i_11__2
       (.I0(enc_new_block[124]),
        .I1(enc_new_block[92]),
        .I2(enc_new_block[60]),
        .I3(p_0_in[0]),
        .I4(\block_w2_reg[31]_i_7_n_0 ),
        .I5(p_0_in[1]),
        .O(g0_b0_i_11__2_n_0));
  LUT6 #(
    .INIT(64'h00F00000CCAA0000)) 
    g0_b0_i_12
       (.I0(enc_new_block[100]),
        .I1(enc_new_block[68]),
        .I2(enc_new_block[36]),
        .I3(p_0_in[0]),
        .I4(\block_w2_reg[31]_i_7_n_0 ),
        .I5(p_0_in[1]),
        .O(g0_b0_i_12_n_0));
  LUT6 #(
    .INIT(64'h00F00000CCAA0000)) 
    g0_b0_i_12__0
       (.I0(enc_new_block[109]),
        .I1(enc_new_block[77]),
        .I2(enc_new_block[45]),
        .I3(p_0_in[0]),
        .I4(\block_w2_reg[31]_i_7_n_0 ),
        .I5(p_0_in[1]),
        .O(g0_b0_i_12__0_n_0));
  LUT6 #(
    .INIT(64'h00F00000CCAA0000)) 
    g0_b0_i_12__1
       (.I0(enc_new_block[117]),
        .I1(enc_new_block[85]),
        .I2(enc_new_block[53]),
        .I3(p_0_in[0]),
        .I4(\block_w2_reg[31]_i_7_n_0 ),
        .I5(p_0_in[1]),
        .O(g0_b0_i_12__1_n_0));
  LUT6 #(
    .INIT(64'h00F00000CCAA0000)) 
    g0_b0_i_12__2
       (.I0(enc_new_block[125]),
        .I1(enc_new_block[93]),
        .I2(enc_new_block[61]),
        .I3(p_0_in[0]),
        .I4(\block_w2_reg[31]_i_7_n_0 ),
        .I5(p_0_in[1]),
        .O(g0_b0_i_12__2_n_0));
  LUT6 #(
    .INIT(64'h00F00000CCAA0000)) 
    g0_b0_i_13
       (.I0(enc_new_block[101]),
        .I1(enc_new_block[69]),
        .I2(enc_new_block[37]),
        .I3(p_0_in[0]),
        .I4(\block_w2_reg[31]_i_7_n_0 ),
        .I5(p_0_in[1]),
        .O(g0_b0_i_13_n_0));
  LUT5 #(
    .INIT(32'hAAAAFFC0)) 
    g0_b0_i_1__3
       (.I0(sboxw[0]),
        .I1(enc_new_block[0]),
        .I2(\FSM_sequential_enc_ctrl_reg[1]_i_4_n_0 ),
        .I3(g0_b0_i_7_n_0),
        .I4(init_state),
        .O(muxed_sboxw[0]));
  LUT5 #(
    .INIT(32'hAAAAFFC0)) 
    g0_b0_i_1__4
       (.I0(sboxw[8]),
        .I1(enc_new_block[8]),
        .I2(\FSM_sequential_enc_ctrl_reg[1]_i_4_n_0 ),
        .I3(g0_b0_i_7__0_n_0),
        .I4(init_state),
        .O(muxed_sboxw[8]));
  LUT5 #(
    .INIT(32'hAAAAFFC0)) 
    g0_b0_i_1__5
       (.I0(sboxw[16]),
        .I1(enc_new_block[16]),
        .I2(\FSM_sequential_enc_ctrl_reg[1]_i_4_n_0 ),
        .I3(g0_b0_i_7__1_n_0),
        .I4(init_state),
        .O(muxed_sboxw[16]));
  LUT5 #(
    .INIT(32'hAAAAFFC0)) 
    g0_b0_i_1__6
       (.I0(sboxw[24]),
        .I1(enc_new_block[24]),
        .I2(\FSM_sequential_enc_ctrl_reg[1]_i_4_n_0 ),
        .I3(g0_b0_i_7__2_n_0),
        .I4(init_state),
        .O(muxed_sboxw[24]));
  LUT5 #(
    .INIT(32'hAAAAFFC0)) 
    g0_b0_i_2__3
       (.I0(sboxw[1]),
        .I1(enc_new_block[1]),
        .I2(\FSM_sequential_enc_ctrl_reg[1]_i_4_n_0 ),
        .I3(g0_b0_i_9_n_0),
        .I4(init_state),
        .O(muxed_sboxw[1]));
  LUT5 #(
    .INIT(32'hAAAAFFC0)) 
    g0_b0_i_2__4
       (.I0(sboxw[9]),
        .I1(enc_new_block[9]),
        .I2(\FSM_sequential_enc_ctrl_reg[1]_i_4_n_0 ),
        .I3(g0_b0_i_8_n_0),
        .I4(init_state),
        .O(muxed_sboxw[9]));
  LUT5 #(
    .INIT(32'hAAAAFFC0)) 
    g0_b0_i_2__5
       (.I0(sboxw[17]),
        .I1(enc_new_block[17]),
        .I2(\FSM_sequential_enc_ctrl_reg[1]_i_4_n_0 ),
        .I3(g0_b0_i_8__0_n_0),
        .I4(init_state),
        .O(muxed_sboxw[17]));
  LUT5 #(
    .INIT(32'hAAAAFFC0)) 
    g0_b0_i_2__6
       (.I0(sboxw[25]),
        .I1(enc_new_block[25]),
        .I2(\FSM_sequential_enc_ctrl_reg[1]_i_4_n_0 ),
        .I3(g0_b0_i_8__1_n_0),
        .I4(init_state),
        .O(muxed_sboxw[25]));
  LUT5 #(
    .INIT(32'hAAAAFFC0)) 
    g0_b0_i_3__3
       (.I0(sboxw[2]),
        .I1(enc_new_block[2]),
        .I2(\FSM_sequential_enc_ctrl_reg[1]_i_4_n_0 ),
        .I3(g0_b0_i_10_n_0),
        .I4(init_state),
        .O(muxed_sboxw[2]));
  LUT5 #(
    .INIT(32'hAAAAFFC0)) 
    g0_b0_i_3__4
       (.I0(sboxw[10]),
        .I1(enc_new_block[10]),
        .I2(\FSM_sequential_enc_ctrl_reg[1]_i_4_n_0 ),
        .I3(g0_b0_i_9__0_n_0),
        .I4(init_state),
        .O(muxed_sboxw[10]));
  LUT5 #(
    .INIT(32'hAAAAFFC0)) 
    g0_b0_i_3__5
       (.I0(sboxw[18]),
        .I1(enc_new_block[18]),
        .I2(\FSM_sequential_enc_ctrl_reg[1]_i_4_n_0 ),
        .I3(g0_b0_i_9__1_n_0),
        .I4(init_state),
        .O(muxed_sboxw[18]));
  LUT5 #(
    .INIT(32'hAAAAFFC0)) 
    g0_b0_i_3__6
       (.I0(sboxw[26]),
        .I1(enc_new_block[26]),
        .I2(\FSM_sequential_enc_ctrl_reg[1]_i_4_n_0 ),
        .I3(g0_b0_i_9__2_n_0),
        .I4(init_state),
        .O(muxed_sboxw[26]));
  LUT5 #(
    .INIT(32'hAAAAFFC0)) 
    g0_b0_i_4__3
       (.I0(sboxw[3]),
        .I1(enc_new_block[3]),
        .I2(\FSM_sequential_enc_ctrl_reg[1]_i_4_n_0 ),
        .I3(g0_b0_i_11_n_0),
        .I4(init_state),
        .O(muxed_sboxw[3]));
  LUT5 #(
    .INIT(32'hAAAAFFC0)) 
    g0_b0_i_4__4
       (.I0(sboxw[11]),
        .I1(enc_new_block[11]),
        .I2(\FSM_sequential_enc_ctrl_reg[1]_i_4_n_0 ),
        .I3(g0_b0_i_10__0_n_0),
        .I4(init_state),
        .O(muxed_sboxw[11]));
  LUT5 #(
    .INIT(32'hAAAAFFC0)) 
    g0_b0_i_4__5
       (.I0(sboxw[19]),
        .I1(enc_new_block[19]),
        .I2(\FSM_sequential_enc_ctrl_reg[1]_i_4_n_0 ),
        .I3(g0_b0_i_10__1_n_0),
        .I4(init_state),
        .O(muxed_sboxw[19]));
  LUT5 #(
    .INIT(32'hAAAAFFC0)) 
    g0_b0_i_4__6
       (.I0(sboxw[27]),
        .I1(enc_new_block[27]),
        .I2(\FSM_sequential_enc_ctrl_reg[1]_i_4_n_0 ),
        .I3(g0_b0_i_10__2_n_0),
        .I4(init_state),
        .O(muxed_sboxw[27]));
  LUT5 #(
    .INIT(32'hAAAAFFC0)) 
    g0_b0_i_5__3
       (.I0(sboxw[4]),
        .I1(enc_new_block[4]),
        .I2(\FSM_sequential_enc_ctrl_reg[1]_i_4_n_0 ),
        .I3(g0_b0_i_12_n_0),
        .I4(init_state),
        .O(muxed_sboxw[4]));
  LUT5 #(
    .INIT(32'hAAAAFFC0)) 
    g0_b0_i_5__4
       (.I0(sboxw[12]),
        .I1(enc_new_block[12]),
        .I2(\FSM_sequential_enc_ctrl_reg[1]_i_4_n_0 ),
        .I3(g0_b0_i_11__0_n_0),
        .I4(init_state),
        .O(muxed_sboxw[12]));
  LUT5 #(
    .INIT(32'hAAAAFFC0)) 
    g0_b0_i_5__5
       (.I0(sboxw[20]),
        .I1(enc_new_block[20]),
        .I2(\FSM_sequential_enc_ctrl_reg[1]_i_4_n_0 ),
        .I3(g0_b0_i_11__1_n_0),
        .I4(init_state),
        .O(muxed_sboxw[20]));
  LUT5 #(
    .INIT(32'hAAAAFFC0)) 
    g0_b0_i_5__6
       (.I0(sboxw[28]),
        .I1(enc_new_block[28]),
        .I2(\FSM_sequential_enc_ctrl_reg[1]_i_4_n_0 ),
        .I3(g0_b0_i_11__2_n_0),
        .I4(init_state),
        .O(muxed_sboxw[28]));
  LUT5 #(
    .INIT(32'hAAAAFFC0)) 
    g0_b0_i_6__3
       (.I0(sboxw[5]),
        .I1(enc_new_block[5]),
        .I2(\FSM_sequential_enc_ctrl_reg[1]_i_4_n_0 ),
        .I3(g0_b0_i_13_n_0),
        .I4(init_state),
        .O(muxed_sboxw[5]));
  LUT5 #(
    .INIT(32'hAAAAFFC0)) 
    g0_b0_i_6__4
       (.I0(sboxw[13]),
        .I1(enc_new_block[13]),
        .I2(\FSM_sequential_enc_ctrl_reg[1]_i_4_n_0 ),
        .I3(g0_b0_i_12__0_n_0),
        .I4(init_state),
        .O(muxed_sboxw[13]));
  LUT5 #(
    .INIT(32'hAAAAFFC0)) 
    g0_b0_i_6__5
       (.I0(sboxw[21]),
        .I1(enc_new_block[21]),
        .I2(\FSM_sequential_enc_ctrl_reg[1]_i_4_n_0 ),
        .I3(g0_b0_i_12__1_n_0),
        .I4(init_state),
        .O(muxed_sboxw[21]));
  LUT5 #(
    .INIT(32'hAAAAFFC0)) 
    g0_b0_i_6__6
       (.I0(sboxw[29]),
        .I1(enc_new_block[29]),
        .I2(\FSM_sequential_enc_ctrl_reg[1]_i_4_n_0 ),
        .I3(g0_b0_i_12__2_n_0),
        .I4(init_state),
        .O(muxed_sboxw[29]));
  LUT6 #(
    .INIT(64'h00F00000CCAA0000)) 
    g0_b0_i_7
       (.I0(enc_new_block[96]),
        .I1(enc_new_block[64]),
        .I2(enc_new_block[32]),
        .I3(p_0_in[0]),
        .I4(\block_w2_reg[31]_i_7_n_0 ),
        .I5(p_0_in[1]),
        .O(g0_b0_i_7_n_0));
  LUT6 #(
    .INIT(64'h00F00000CCAA0000)) 
    g0_b0_i_7__0
       (.I0(enc_new_block[104]),
        .I1(enc_new_block[72]),
        .I2(enc_new_block[40]),
        .I3(p_0_in[0]),
        .I4(\block_w2_reg[31]_i_7_n_0 ),
        .I5(p_0_in[1]),
        .O(g0_b0_i_7__0_n_0));
  LUT6 #(
    .INIT(64'h00F00000CCAA0000)) 
    g0_b0_i_7__1
       (.I0(enc_new_block[112]),
        .I1(enc_new_block[80]),
        .I2(enc_new_block[48]),
        .I3(p_0_in[0]),
        .I4(\block_w2_reg[31]_i_7_n_0 ),
        .I5(p_0_in[1]),
        .O(g0_b0_i_7__1_n_0));
  LUT6 #(
    .INIT(64'h00F00000CCAA0000)) 
    g0_b0_i_7__2
       (.I0(enc_new_block[120]),
        .I1(enc_new_block[88]),
        .I2(enc_new_block[56]),
        .I3(p_0_in[0]),
        .I4(\block_w2_reg[31]_i_7_n_0 ),
        .I5(p_0_in[1]),
        .O(g0_b0_i_7__2_n_0));
  LUT6 #(
    .INIT(64'h00F00000CCAA0000)) 
    g0_b0_i_8
       (.I0(enc_new_block[105]),
        .I1(enc_new_block[73]),
        .I2(enc_new_block[41]),
        .I3(p_0_in[0]),
        .I4(\block_w2_reg[31]_i_7_n_0 ),
        .I5(p_0_in[1]),
        .O(g0_b0_i_8_n_0));
  LUT6 #(
    .INIT(64'h00F00000CCAA0000)) 
    g0_b0_i_8__0
       (.I0(enc_new_block[113]),
        .I1(enc_new_block[81]),
        .I2(enc_new_block[49]),
        .I3(p_0_in[0]),
        .I4(\block_w2_reg[31]_i_7_n_0 ),
        .I5(p_0_in[1]),
        .O(g0_b0_i_8__0_n_0));
  LUT6 #(
    .INIT(64'h00F00000CCAA0000)) 
    g0_b0_i_8__1
       (.I0(enc_new_block[121]),
        .I1(enc_new_block[89]),
        .I2(enc_new_block[57]),
        .I3(p_0_in[0]),
        .I4(\block_w2_reg[31]_i_7_n_0 ),
        .I5(p_0_in[1]),
        .O(g0_b0_i_8__1_n_0));
  LUT6 #(
    .INIT(64'h00F00000CCAA0000)) 
    g0_b0_i_9
       (.I0(enc_new_block[97]),
        .I1(enc_new_block[65]),
        .I2(enc_new_block[33]),
        .I3(p_0_in[0]),
        .I4(\block_w2_reg[31]_i_7_n_0 ),
        .I5(p_0_in[1]),
        .O(g0_b0_i_9_n_0));
  LUT6 #(
    .INIT(64'h00F00000CCAA0000)) 
    g0_b0_i_9__0
       (.I0(enc_new_block[106]),
        .I1(enc_new_block[74]),
        .I2(enc_new_block[42]),
        .I3(p_0_in[0]),
        .I4(\block_w2_reg[31]_i_7_n_0 ),
        .I5(p_0_in[1]),
        .O(g0_b0_i_9__0_n_0));
  LUT6 #(
    .INIT(64'h00F00000CCAA0000)) 
    g0_b0_i_9__1
       (.I0(enc_new_block[114]),
        .I1(enc_new_block[82]),
        .I2(enc_new_block[50]),
        .I3(p_0_in[0]),
        .I4(\block_w2_reg[31]_i_7_n_0 ),
        .I5(p_0_in[1]),
        .O(g0_b0_i_9__1_n_0));
  LUT6 #(
    .INIT(64'h00F00000CCAA0000)) 
    g0_b0_i_9__2
       (.I0(enc_new_block[122]),
        .I1(enc_new_block[90]),
        .I2(enc_new_block[58]),
        .I3(p_0_in[0]),
        .I4(\block_w2_reg[31]_i_7_n_0 ),
        .I5(p_0_in[1]),
        .O(g0_b0_i_9__2_n_0));
  LUT6 #(
    .INIT(64'h7BAE007D4C53FC7D)) 
    g0_b1__3
       (.I0(muxed_sboxw[0]),
        .I1(muxed_sboxw[1]),
        .I2(muxed_sboxw[2]),
        .I3(muxed_sboxw[3]),
        .I4(muxed_sboxw[4]),
        .I5(muxed_sboxw[5]),
        .O(\prev_key1_reg_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h7BAE007D4C53FC7D)) 
    g0_b1__4
       (.I0(muxed_sboxw[8]),
        .I1(muxed_sboxw[9]),
        .I2(muxed_sboxw[10]),
        .I3(muxed_sboxw[11]),
        .I4(muxed_sboxw[12]),
        .I5(muxed_sboxw[13]),
        .O(\prev_key1_reg_reg[8]_0 ));
  LUT6 #(
    .INIT(64'h7BAE007D4C53FC7D)) 
    g0_b1__5
       (.I0(muxed_sboxw[16]),
        .I1(muxed_sboxw[17]),
        .I2(muxed_sboxw[18]),
        .I3(muxed_sboxw[19]),
        .I4(muxed_sboxw[20]),
        .I5(muxed_sboxw[21]),
        .O(\prev_key1_reg_reg[16]_0 ));
  LUT6 #(
    .INIT(64'h7BAE007D4C53FC7D)) 
    g0_b1__6
       (.I0(muxed_sboxw[24]),
        .I1(muxed_sboxw[25]),
        .I2(muxed_sboxw[26]),
        .I3(muxed_sboxw[27]),
        .I4(muxed_sboxw[28]),
        .I5(muxed_sboxw[29]),
        .O(\prev_key1_reg_reg[24]_0 ));
  LUT6 #(
    .INIT(64'hA16387FB3B48B4C6)) 
    g0_b2__3
       (.I0(muxed_sboxw[0]),
        .I1(muxed_sboxw[1]),
        .I2(muxed_sboxw[2]),
        .I3(muxed_sboxw[3]),
        .I4(muxed_sboxw[4]),
        .I5(muxed_sboxw[5]),
        .O(\prev_key1_reg_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hA16387FB3B48B4C6)) 
    g0_b2__4
       (.I0(muxed_sboxw[8]),
        .I1(muxed_sboxw[9]),
        .I2(muxed_sboxw[10]),
        .I3(muxed_sboxw[11]),
        .I4(muxed_sboxw[12]),
        .I5(muxed_sboxw[13]),
        .O(\prev_key1_reg_reg[8]_1 ));
  LUT6 #(
    .INIT(64'hA16387FB3B48B4C6)) 
    g0_b2__5
       (.I0(muxed_sboxw[16]),
        .I1(muxed_sboxw[17]),
        .I2(muxed_sboxw[18]),
        .I3(muxed_sboxw[19]),
        .I4(muxed_sboxw[20]),
        .I5(muxed_sboxw[21]),
        .O(\prev_key1_reg_reg[16]_1 ));
  LUT6 #(
    .INIT(64'hA16387FB3B48B4C6)) 
    g0_b2__6
       (.I0(muxed_sboxw[24]),
        .I1(muxed_sboxw[25]),
        .I2(muxed_sboxw[26]),
        .I3(muxed_sboxw[27]),
        .I4(muxed_sboxw[28]),
        .I5(muxed_sboxw[29]),
        .O(\prev_key1_reg_reg[24]_1 ));
  LUT6 #(
    .INIT(64'h109020A2193D586A)) 
    g0_b3__3
       (.I0(muxed_sboxw[0]),
        .I1(muxed_sboxw[1]),
        .I2(muxed_sboxw[2]),
        .I3(muxed_sboxw[3]),
        .I4(muxed_sboxw[4]),
        .I5(muxed_sboxw[5]),
        .O(\prev_key1_reg_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h109020A2193D586A)) 
    g0_b3__4
       (.I0(muxed_sboxw[8]),
        .I1(muxed_sboxw[9]),
        .I2(muxed_sboxw[10]),
        .I3(muxed_sboxw[11]),
        .I4(muxed_sboxw[12]),
        .I5(muxed_sboxw[13]),
        .O(\prev_key1_reg_reg[8]_2 ));
  LUT6 #(
    .INIT(64'h109020A2193D586A)) 
    g0_b3__5
       (.I0(muxed_sboxw[16]),
        .I1(muxed_sboxw[17]),
        .I2(muxed_sboxw[18]),
        .I3(muxed_sboxw[19]),
        .I4(muxed_sboxw[20]),
        .I5(muxed_sboxw[21]),
        .O(\prev_key1_reg_reg[16]_2 ));
  LUT6 #(
    .INIT(64'h109020A2193D586A)) 
    g0_b3__6
       (.I0(muxed_sboxw[24]),
        .I1(muxed_sboxw[25]),
        .I2(muxed_sboxw[26]),
        .I3(muxed_sboxw[27]),
        .I4(muxed_sboxw[28]),
        .I5(muxed_sboxw[29]),
        .O(\prev_key1_reg_reg[24]_2 ));
  LUT6 #(
    .INIT(64'hC2B0F97752B8B11E)) 
    g0_b4__3
       (.I0(muxed_sboxw[0]),
        .I1(muxed_sboxw[1]),
        .I2(muxed_sboxw[2]),
        .I3(muxed_sboxw[3]),
        .I4(muxed_sboxw[4]),
        .I5(muxed_sboxw[5]),
        .O(\prev_key1_reg_reg[0]_3 ));
  LUT6 #(
    .INIT(64'hC2B0F97752B8B11E)) 
    g0_b4__4
       (.I0(muxed_sboxw[8]),
        .I1(muxed_sboxw[9]),
        .I2(muxed_sboxw[10]),
        .I3(muxed_sboxw[11]),
        .I4(muxed_sboxw[12]),
        .I5(muxed_sboxw[13]),
        .O(\prev_key1_reg_reg[8]_3 ));
  LUT6 #(
    .INIT(64'hC2B0F97752B8B11E)) 
    g0_b4__5
       (.I0(muxed_sboxw[16]),
        .I1(muxed_sboxw[17]),
        .I2(muxed_sboxw[18]),
        .I3(muxed_sboxw[19]),
        .I4(muxed_sboxw[20]),
        .I5(muxed_sboxw[21]),
        .O(\prev_key1_reg_reg[16]_3 ));
  LUT6 #(
    .INIT(64'hC2B0F97752B8B11E)) 
    g0_b4__6
       (.I0(muxed_sboxw[24]),
        .I1(muxed_sboxw[25]),
        .I2(muxed_sboxw[26]),
        .I3(muxed_sboxw[27]),
        .I4(muxed_sboxw[28]),
        .I5(muxed_sboxw[29]),
        .O(\prev_key1_reg_reg[24]_3 ));
  LUT6 #(
    .INIT(64'hF8045F7B6D98DD7F)) 
    g0_b5__3
       (.I0(muxed_sboxw[0]),
        .I1(muxed_sboxw[1]),
        .I2(muxed_sboxw[2]),
        .I3(muxed_sboxw[3]),
        .I4(muxed_sboxw[4]),
        .I5(muxed_sboxw[5]),
        .O(\prev_key1_reg_reg[0]_4 ));
  LUT6 #(
    .INIT(64'hF8045F7B6D98DD7F)) 
    g0_b5__4
       (.I0(muxed_sboxw[8]),
        .I1(muxed_sboxw[9]),
        .I2(muxed_sboxw[10]),
        .I3(muxed_sboxw[11]),
        .I4(muxed_sboxw[12]),
        .I5(muxed_sboxw[13]),
        .O(\prev_key1_reg_reg[8]_4 ));
  LUT6 #(
    .INIT(64'hF8045F7B6D98DD7F)) 
    g0_b5__5
       (.I0(muxed_sboxw[16]),
        .I1(muxed_sboxw[17]),
        .I2(muxed_sboxw[18]),
        .I3(muxed_sboxw[19]),
        .I4(muxed_sboxw[20]),
        .I5(muxed_sboxw[21]),
        .O(\prev_key1_reg_reg[16]_4 ));
  LUT6 #(
    .INIT(64'hF8045F7B6D98DD7F)) 
    g0_b5__6
       (.I0(muxed_sboxw[24]),
        .I1(muxed_sboxw[25]),
        .I2(muxed_sboxw[26]),
        .I3(muxed_sboxw[27]),
        .I4(muxed_sboxw[28]),
        .I5(muxed_sboxw[29]),
        .O(\prev_key1_reg_reg[24]_4 ));
  LUT6 #(
    .INIT(64'h980A3CC2C2FDB4FF)) 
    g0_b6__3
       (.I0(muxed_sboxw[0]),
        .I1(muxed_sboxw[1]),
        .I2(muxed_sboxw[2]),
        .I3(muxed_sboxw[3]),
        .I4(muxed_sboxw[4]),
        .I5(muxed_sboxw[5]),
        .O(\prev_key1_reg_reg[0]_5 ));
  LUT6 #(
    .INIT(64'h980A3CC2C2FDB4FF)) 
    g0_b6__4
       (.I0(muxed_sboxw[8]),
        .I1(muxed_sboxw[9]),
        .I2(muxed_sboxw[10]),
        .I3(muxed_sboxw[11]),
        .I4(muxed_sboxw[12]),
        .I5(muxed_sboxw[13]),
        .O(\prev_key1_reg_reg[8]_5 ));
  LUT6 #(
    .INIT(64'h980A3CC2C2FDB4FF)) 
    g0_b6__5
       (.I0(muxed_sboxw[16]),
        .I1(muxed_sboxw[17]),
        .I2(muxed_sboxw[18]),
        .I3(muxed_sboxw[19]),
        .I4(muxed_sboxw[20]),
        .I5(muxed_sboxw[21]),
        .O(\prev_key1_reg_reg[16]_5 ));
  LUT6 #(
    .INIT(64'h980A3CC2C2FDB4FF)) 
    g0_b6__6
       (.I0(muxed_sboxw[24]),
        .I1(muxed_sboxw[25]),
        .I2(muxed_sboxw[26]),
        .I3(muxed_sboxw[27]),
        .I4(muxed_sboxw[28]),
        .I5(muxed_sboxw[29]),
        .O(\prev_key1_reg_reg[24]_5 ));
  LUT6 #(
    .INIT(64'h5CAA2EC7BF977090)) 
    g0_b7__3
       (.I0(muxed_sboxw[0]),
        .I1(muxed_sboxw[1]),
        .I2(muxed_sboxw[2]),
        .I3(muxed_sboxw[3]),
        .I4(muxed_sboxw[4]),
        .I5(muxed_sboxw[5]),
        .O(\prev_key1_reg_reg[0]_6 ));
  LUT6 #(
    .INIT(64'h5CAA2EC7BF977090)) 
    g0_b7__4
       (.I0(muxed_sboxw[8]),
        .I1(muxed_sboxw[9]),
        .I2(muxed_sboxw[10]),
        .I3(muxed_sboxw[11]),
        .I4(muxed_sboxw[12]),
        .I5(muxed_sboxw[13]),
        .O(\prev_key1_reg_reg[8]_6 ));
  LUT6 #(
    .INIT(64'h5CAA2EC7BF977090)) 
    g0_b7__5
       (.I0(muxed_sboxw[16]),
        .I1(muxed_sboxw[17]),
        .I2(muxed_sboxw[18]),
        .I3(muxed_sboxw[19]),
        .I4(muxed_sboxw[20]),
        .I5(muxed_sboxw[21]),
        .O(\prev_key1_reg_reg[16]_6 ));
  LUT6 #(
    .INIT(64'h5CAA2EC7BF977090)) 
    g0_b7__6
       (.I0(muxed_sboxw[24]),
        .I1(muxed_sboxw[25]),
        .I2(muxed_sboxw[26]),
        .I3(muxed_sboxw[27]),
        .I4(muxed_sboxw[28]),
        .I5(muxed_sboxw[29]),
        .O(\prev_key1_reg_reg[24]_6 ));
  LUT6 #(
    .INIT(64'h68AB4BFA8ACB7A13)) 
    g1_b0__3
       (.I0(muxed_sboxw[0]),
        .I1(muxed_sboxw[1]),
        .I2(muxed_sboxw[2]),
        .I3(muxed_sboxw[3]),
        .I4(muxed_sboxw[4]),
        .I5(muxed_sboxw[5]),
        .O(\prev_key1_reg_reg[0]_7 ));
  LUT6 #(
    .INIT(64'h68AB4BFA8ACB7A13)) 
    g1_b0__4
       (.I0(muxed_sboxw[8]),
        .I1(muxed_sboxw[9]),
        .I2(muxed_sboxw[10]),
        .I3(muxed_sboxw[11]),
        .I4(muxed_sboxw[12]),
        .I5(muxed_sboxw[13]),
        .O(\prev_key1_reg_reg[8]_7 ));
  LUT6 #(
    .INIT(64'h68AB4BFA8ACB7A13)) 
    g1_b0__5
       (.I0(muxed_sboxw[16]),
        .I1(muxed_sboxw[17]),
        .I2(muxed_sboxw[18]),
        .I3(muxed_sboxw[19]),
        .I4(muxed_sboxw[20]),
        .I5(muxed_sboxw[21]),
        .O(\prev_key1_reg_reg[16]_7 ));
  LUT6 #(
    .INIT(64'h68AB4BFA8ACB7A13)) 
    g1_b0__6
       (.I0(muxed_sboxw[24]),
        .I1(muxed_sboxw[25]),
        .I2(muxed_sboxw[26]),
        .I3(muxed_sboxw[27]),
        .I4(muxed_sboxw[28]),
        .I5(muxed_sboxw[29]),
        .O(\prev_key1_reg_reg[24]_7 ));
  LUT6 #(
    .INIT(64'hE61A4C5E97816F7A)) 
    g1_b1__3
       (.I0(muxed_sboxw[0]),
        .I1(muxed_sboxw[1]),
        .I2(muxed_sboxw[2]),
        .I3(muxed_sboxw[3]),
        .I4(muxed_sboxw[4]),
        .I5(muxed_sboxw[5]),
        .O(\prev_key1_reg_reg[0]_8 ));
  LUT6 #(
    .INIT(64'hE61A4C5E97816F7A)) 
    g1_b1__4
       (.I0(muxed_sboxw[8]),
        .I1(muxed_sboxw[9]),
        .I2(muxed_sboxw[10]),
        .I3(muxed_sboxw[11]),
        .I4(muxed_sboxw[12]),
        .I5(muxed_sboxw[13]),
        .O(\prev_key1_reg_reg[8]_8 ));
  LUT6 #(
    .INIT(64'hE61A4C5E97816F7A)) 
    g1_b1__5
       (.I0(muxed_sboxw[16]),
        .I1(muxed_sboxw[17]),
        .I2(muxed_sboxw[18]),
        .I3(muxed_sboxw[19]),
        .I4(muxed_sboxw[20]),
        .I5(muxed_sboxw[21]),
        .O(\prev_key1_reg_reg[16]_8 ));
  LUT6 #(
    .INIT(64'hE61A4C5E97816F7A)) 
    g1_b1__6
       (.I0(muxed_sboxw[24]),
        .I1(muxed_sboxw[25]),
        .I2(muxed_sboxw[26]),
        .I3(muxed_sboxw[27]),
        .I4(muxed_sboxw[28]),
        .I5(muxed_sboxw[29]),
        .O(\prev_key1_reg_reg[24]_8 ));
  LUT6 #(
    .INIT(64'h23A869A2A428C424)) 
    g1_b2__3
       (.I0(muxed_sboxw[0]),
        .I1(muxed_sboxw[1]),
        .I2(muxed_sboxw[2]),
        .I3(muxed_sboxw[3]),
        .I4(muxed_sboxw[4]),
        .I5(muxed_sboxw[5]),
        .O(\prev_key1_reg_reg[0]_9 ));
  LUT6 #(
    .INIT(64'h23A869A2A428C424)) 
    g1_b2__4
       (.I0(muxed_sboxw[8]),
        .I1(muxed_sboxw[9]),
        .I2(muxed_sboxw[10]),
        .I3(muxed_sboxw[11]),
        .I4(muxed_sboxw[12]),
        .I5(muxed_sboxw[13]),
        .O(\prev_key1_reg_reg[8]_9 ));
  LUT6 #(
    .INIT(64'h23A869A2A428C424)) 
    g1_b2__5
       (.I0(muxed_sboxw[16]),
        .I1(muxed_sboxw[17]),
        .I2(muxed_sboxw[18]),
        .I3(muxed_sboxw[19]),
        .I4(muxed_sboxw[20]),
        .I5(muxed_sboxw[21]),
        .O(\prev_key1_reg_reg[16]_9 ));
  LUT6 #(
    .INIT(64'h23A869A2A428C424)) 
    g1_b2__6
       (.I0(muxed_sboxw[24]),
        .I1(muxed_sboxw[25]),
        .I2(muxed_sboxw[26]),
        .I3(muxed_sboxw[27]),
        .I4(muxed_sboxw[28]),
        .I5(muxed_sboxw[29]),
        .O(\prev_key1_reg_reg[24]_9 ));
  LUT6 #(
    .INIT(64'h2568EA2EFFA8527D)) 
    g1_b3__3
       (.I0(muxed_sboxw[0]),
        .I1(muxed_sboxw[1]),
        .I2(muxed_sboxw[2]),
        .I3(muxed_sboxw[3]),
        .I4(muxed_sboxw[4]),
        .I5(muxed_sboxw[5]),
        .O(\prev_key1_reg_reg[0]_10 ));
  LUT6 #(
    .INIT(64'h2568EA2EFFA8527D)) 
    g1_b3__4
       (.I0(muxed_sboxw[8]),
        .I1(muxed_sboxw[9]),
        .I2(muxed_sboxw[10]),
        .I3(muxed_sboxw[11]),
        .I4(muxed_sboxw[12]),
        .I5(muxed_sboxw[13]),
        .O(\prev_key1_reg_reg[8]_10 ));
  LUT6 #(
    .INIT(64'h2568EA2EFFA8527D)) 
    g1_b3__5
       (.I0(muxed_sboxw[16]),
        .I1(muxed_sboxw[17]),
        .I2(muxed_sboxw[18]),
        .I3(muxed_sboxw[19]),
        .I4(muxed_sboxw[20]),
        .I5(muxed_sboxw[21]),
        .O(\prev_key1_reg_reg[16]_10 ));
  LUT6 #(
    .INIT(64'h2568EA2EFFA8527D)) 
    g1_b3__6
       (.I0(muxed_sboxw[24]),
        .I1(muxed_sboxw[25]),
        .I2(muxed_sboxw[26]),
        .I3(muxed_sboxw[27]),
        .I4(muxed_sboxw[28]),
        .I5(muxed_sboxw[29]),
        .O(\prev_key1_reg_reg[24]_10 ));
  LUT6 #(
    .INIT(64'hF7F17A494CE30F58)) 
    g1_b4__3
       (.I0(muxed_sboxw[0]),
        .I1(muxed_sboxw[1]),
        .I2(muxed_sboxw[2]),
        .I3(muxed_sboxw[3]),
        .I4(muxed_sboxw[4]),
        .I5(muxed_sboxw[5]),
        .O(\prev_key1_reg_reg[0]_11 ));
  LUT6 #(
    .INIT(64'hF7F17A494CE30F58)) 
    g1_b4__4
       (.I0(muxed_sboxw[8]),
        .I1(muxed_sboxw[9]),
        .I2(muxed_sboxw[10]),
        .I3(muxed_sboxw[11]),
        .I4(muxed_sboxw[12]),
        .I5(muxed_sboxw[13]),
        .O(\prev_key1_reg_reg[8]_11 ));
  LUT6 #(
    .INIT(64'hF7F17A494CE30F58)) 
    g1_b4__5
       (.I0(muxed_sboxw[16]),
        .I1(muxed_sboxw[17]),
        .I2(muxed_sboxw[18]),
        .I3(muxed_sboxw[19]),
        .I4(muxed_sboxw[20]),
        .I5(muxed_sboxw[21]),
        .O(\prev_key1_reg_reg[16]_11 ));
  LUT6 #(
    .INIT(64'hF7F17A494CE30F58)) 
    g1_b4__6
       (.I0(muxed_sboxw[24]),
        .I1(muxed_sboxw[25]),
        .I2(muxed_sboxw[26]),
        .I3(muxed_sboxw[27]),
        .I4(muxed_sboxw[28]),
        .I5(muxed_sboxw[29]),
        .O(\prev_key1_reg_reg[24]_11 ));
  LUT6 #(
    .INIT(64'h6BC2AA4E0D787AA4)) 
    g1_b5__3
       (.I0(muxed_sboxw[0]),
        .I1(muxed_sboxw[1]),
        .I2(muxed_sboxw[2]),
        .I3(muxed_sboxw[3]),
        .I4(muxed_sboxw[4]),
        .I5(muxed_sboxw[5]),
        .O(\prev_key1_reg_reg[0]_12 ));
  LUT6 #(
    .INIT(64'h6BC2AA4E0D787AA4)) 
    g1_b5__4
       (.I0(muxed_sboxw[8]),
        .I1(muxed_sboxw[9]),
        .I2(muxed_sboxw[10]),
        .I3(muxed_sboxw[11]),
        .I4(muxed_sboxw[12]),
        .I5(muxed_sboxw[13]),
        .O(\prev_key1_reg_reg[8]_12 ));
  LUT6 #(
    .INIT(64'h6BC2AA4E0D787AA4)) 
    g1_b5__5
       (.I0(muxed_sboxw[16]),
        .I1(muxed_sboxw[17]),
        .I2(muxed_sboxw[18]),
        .I3(muxed_sboxw[19]),
        .I4(muxed_sboxw[20]),
        .I5(muxed_sboxw[21]),
        .O(\prev_key1_reg_reg[16]_12 ));
  LUT6 #(
    .INIT(64'h6BC2AA4E0D787AA4)) 
    g1_b5__6
       (.I0(muxed_sboxw[24]),
        .I1(muxed_sboxw[25]),
        .I2(muxed_sboxw[26]),
        .I3(muxed_sboxw[27]),
        .I4(muxed_sboxw[28]),
        .I5(muxed_sboxw[29]),
        .O(\prev_key1_reg_reg[24]_12 ));
  LUT6 #(
    .INIT(64'hE4851B3BF3AB2560)) 
    g1_b6__3
       (.I0(muxed_sboxw[0]),
        .I1(muxed_sboxw[1]),
        .I2(muxed_sboxw[2]),
        .I3(muxed_sboxw[3]),
        .I4(muxed_sboxw[4]),
        .I5(muxed_sboxw[5]),
        .O(\prev_key1_reg_reg[0]_13 ));
  LUT6 #(
    .INIT(64'hE4851B3BF3AB2560)) 
    g1_b6__4
       (.I0(muxed_sboxw[8]),
        .I1(muxed_sboxw[9]),
        .I2(muxed_sboxw[10]),
        .I3(muxed_sboxw[11]),
        .I4(muxed_sboxw[12]),
        .I5(muxed_sboxw[13]),
        .O(\prev_key1_reg_reg[8]_13 ));
  LUT6 #(
    .INIT(64'hE4851B3BF3AB2560)) 
    g1_b6__5
       (.I0(muxed_sboxw[16]),
        .I1(muxed_sboxw[17]),
        .I2(muxed_sboxw[18]),
        .I3(muxed_sboxw[19]),
        .I4(muxed_sboxw[20]),
        .I5(muxed_sboxw[21]),
        .O(\prev_key1_reg_reg[16]_13 ));
  LUT6 #(
    .INIT(64'hE4851B3BF3AB2560)) 
    g1_b6__6
       (.I0(muxed_sboxw[24]),
        .I1(muxed_sboxw[25]),
        .I2(muxed_sboxw[26]),
        .I3(muxed_sboxw[27]),
        .I4(muxed_sboxw[28]),
        .I5(muxed_sboxw[29]),
        .O(\prev_key1_reg_reg[24]_13 ));
  LUT6 #(
    .INIT(64'hE7BAC28F866AAC82)) 
    g1_b7__3
       (.I0(muxed_sboxw[0]),
        .I1(muxed_sboxw[1]),
        .I2(muxed_sboxw[2]),
        .I3(muxed_sboxw[3]),
        .I4(muxed_sboxw[4]),
        .I5(muxed_sboxw[5]),
        .O(\prev_key1_reg_reg[0]_14 ));
  LUT6 #(
    .INIT(64'hE7BAC28F866AAC82)) 
    g1_b7__4
       (.I0(muxed_sboxw[8]),
        .I1(muxed_sboxw[9]),
        .I2(muxed_sboxw[10]),
        .I3(muxed_sboxw[11]),
        .I4(muxed_sboxw[12]),
        .I5(muxed_sboxw[13]),
        .O(\prev_key1_reg_reg[8]_14 ));
  LUT6 #(
    .INIT(64'hE7BAC28F866AAC82)) 
    g1_b7__5
       (.I0(muxed_sboxw[16]),
        .I1(muxed_sboxw[17]),
        .I2(muxed_sboxw[18]),
        .I3(muxed_sboxw[19]),
        .I4(muxed_sboxw[20]),
        .I5(muxed_sboxw[21]),
        .O(\prev_key1_reg_reg[16]_14 ));
  LUT6 #(
    .INIT(64'hE7BAC28F866AAC82)) 
    g1_b7__6
       (.I0(muxed_sboxw[24]),
        .I1(muxed_sboxw[25]),
        .I2(muxed_sboxw[26]),
        .I3(muxed_sboxw[27]),
        .I4(muxed_sboxw[28]),
        .I5(muxed_sboxw[29]),
        .O(\prev_key1_reg_reg[24]_14 ));
  LUT6 #(
    .INIT(64'h10BDB210C006EAB5)) 
    g2_b0__3
       (.I0(muxed_sboxw[0]),
        .I1(muxed_sboxw[1]),
        .I2(muxed_sboxw[2]),
        .I3(muxed_sboxw[3]),
        .I4(muxed_sboxw[4]),
        .I5(muxed_sboxw[5]),
        .O(\prev_key1_reg_reg[0]_15 ));
  LUT6 #(
    .INIT(64'h10BDB210C006EAB5)) 
    g2_b0__4
       (.I0(muxed_sboxw[8]),
        .I1(muxed_sboxw[9]),
        .I2(muxed_sboxw[10]),
        .I3(muxed_sboxw[11]),
        .I4(muxed_sboxw[12]),
        .I5(muxed_sboxw[13]),
        .O(\prev_key1_reg_reg[8]_15 ));
  LUT6 #(
    .INIT(64'h10BDB210C006EAB5)) 
    g2_b0__5
       (.I0(muxed_sboxw[16]),
        .I1(muxed_sboxw[17]),
        .I2(muxed_sboxw[18]),
        .I3(muxed_sboxw[19]),
        .I4(muxed_sboxw[20]),
        .I5(muxed_sboxw[21]),
        .O(\prev_key1_reg_reg[16]_15 ));
  LUT6 #(
    .INIT(64'h10BDB210C006EAB5)) 
    g2_b0__6
       (.I0(muxed_sboxw[24]),
        .I1(muxed_sboxw[25]),
        .I2(muxed_sboxw[26]),
        .I3(muxed_sboxw[27]),
        .I4(muxed_sboxw[28]),
        .I5(muxed_sboxw[29]),
        .O(\prev_key1_reg_reg[24]_15 ));
  LUT6 #(
    .INIT(64'h6A450B2EF33486B4)) 
    g2_b1__3
       (.I0(muxed_sboxw[0]),
        .I1(muxed_sboxw[1]),
        .I2(muxed_sboxw[2]),
        .I3(muxed_sboxw[3]),
        .I4(muxed_sboxw[4]),
        .I5(muxed_sboxw[5]),
        .O(\prev_key1_reg_reg[0]_16 ));
  LUT6 #(
    .INIT(64'h6A450B2EF33486B4)) 
    g2_b1__4
       (.I0(muxed_sboxw[8]),
        .I1(muxed_sboxw[9]),
        .I2(muxed_sboxw[10]),
        .I3(muxed_sboxw[11]),
        .I4(muxed_sboxw[12]),
        .I5(muxed_sboxw[13]),
        .O(\prev_key1_reg_reg[8]_16 ));
  LUT6 #(
    .INIT(64'h6A450B2EF33486B4)) 
    g2_b1__5
       (.I0(muxed_sboxw[16]),
        .I1(muxed_sboxw[17]),
        .I2(muxed_sboxw[18]),
        .I3(muxed_sboxw[19]),
        .I4(muxed_sboxw[20]),
        .I5(muxed_sboxw[21]),
        .O(\prev_key1_reg_reg[16]_16 ));
  LUT6 #(
    .INIT(64'h6A450B2EF33486B4)) 
    g2_b1__6
       (.I0(muxed_sboxw[24]),
        .I1(muxed_sboxw[25]),
        .I2(muxed_sboxw[26]),
        .I3(muxed_sboxw[27]),
        .I4(muxed_sboxw[28]),
        .I5(muxed_sboxw[29]),
        .O(\prev_key1_reg_reg[24]_16 ));
  LUT6 #(
    .INIT(64'h577D64E03B0C3FFB)) 
    g2_b2__3
       (.I0(muxed_sboxw[0]),
        .I1(muxed_sboxw[1]),
        .I2(muxed_sboxw[2]),
        .I3(muxed_sboxw[3]),
        .I4(muxed_sboxw[4]),
        .I5(muxed_sboxw[5]),
        .O(\prev_key1_reg_reg[0]_17 ));
  LUT6 #(
    .INIT(64'h577D64E03B0C3FFB)) 
    g2_b2__4
       (.I0(muxed_sboxw[8]),
        .I1(muxed_sboxw[9]),
        .I2(muxed_sboxw[10]),
        .I3(muxed_sboxw[11]),
        .I4(muxed_sboxw[12]),
        .I5(muxed_sboxw[13]),
        .O(\prev_key1_reg_reg[8]_17 ));
  LUT6 #(
    .INIT(64'h577D64E03B0C3FFB)) 
    g2_b2__5
       (.I0(muxed_sboxw[16]),
        .I1(muxed_sboxw[17]),
        .I2(muxed_sboxw[18]),
        .I3(muxed_sboxw[19]),
        .I4(muxed_sboxw[20]),
        .I5(muxed_sboxw[21]),
        .O(\prev_key1_reg_reg[16]_17 ));
  LUT6 #(
    .INIT(64'h577D64E03B0C3FFB)) 
    g2_b2__6
       (.I0(muxed_sboxw[24]),
        .I1(muxed_sboxw[25]),
        .I2(muxed_sboxw[26]),
        .I3(muxed_sboxw[27]),
        .I4(muxed_sboxw[28]),
        .I5(muxed_sboxw[29]),
        .O(\prev_key1_reg_reg[24]_17 ));
  LUT6 #(
    .INIT(64'hE9DA849CF6AC6C1B)) 
    g2_b3__3
       (.I0(muxed_sboxw[0]),
        .I1(muxed_sboxw[1]),
        .I2(muxed_sboxw[2]),
        .I3(muxed_sboxw[3]),
        .I4(muxed_sboxw[4]),
        .I5(muxed_sboxw[5]),
        .O(\prev_key1_reg_reg[0]_18 ));
  LUT6 #(
    .INIT(64'hE9DA849CF6AC6C1B)) 
    g2_b3__4
       (.I0(muxed_sboxw[8]),
        .I1(muxed_sboxw[9]),
        .I2(muxed_sboxw[10]),
        .I3(muxed_sboxw[11]),
        .I4(muxed_sboxw[12]),
        .I5(muxed_sboxw[13]),
        .O(\prev_key1_reg_reg[8]_18 ));
  LUT6 #(
    .INIT(64'hE9DA849CF6AC6C1B)) 
    g2_b3__5
       (.I0(muxed_sboxw[16]),
        .I1(muxed_sboxw[17]),
        .I2(muxed_sboxw[18]),
        .I3(muxed_sboxw[19]),
        .I4(muxed_sboxw[20]),
        .I5(muxed_sboxw[21]),
        .O(\prev_key1_reg_reg[16]_18 ));
  LUT6 #(
    .INIT(64'hE9DA849CF6AC6C1B)) 
    g2_b3__6
       (.I0(muxed_sboxw[24]),
        .I1(muxed_sboxw[25]),
        .I2(muxed_sboxw[26]),
        .I3(muxed_sboxw[27]),
        .I4(muxed_sboxw[28]),
        .I5(muxed_sboxw[29]),
        .O(\prev_key1_reg_reg[24]_18 ));
  LUT6 #(
    .INIT(64'h2624B286BC48ECB4)) 
    g2_b4__3
       (.I0(muxed_sboxw[0]),
        .I1(muxed_sboxw[1]),
        .I2(muxed_sboxw[2]),
        .I3(muxed_sboxw[3]),
        .I4(muxed_sboxw[4]),
        .I5(muxed_sboxw[5]),
        .O(\prev_key1_reg_reg[0]_19 ));
  LUT6 #(
    .INIT(64'h2624B286BC48ECB4)) 
    g2_b4__4
       (.I0(muxed_sboxw[8]),
        .I1(muxed_sboxw[9]),
        .I2(muxed_sboxw[10]),
        .I3(muxed_sboxw[11]),
        .I4(muxed_sboxw[12]),
        .I5(muxed_sboxw[13]),
        .O(\prev_key1_reg_reg[8]_19 ));
  LUT6 #(
    .INIT(64'h2624B286BC48ECB4)) 
    g2_b4__5
       (.I0(muxed_sboxw[16]),
        .I1(muxed_sboxw[17]),
        .I2(muxed_sboxw[18]),
        .I3(muxed_sboxw[19]),
        .I4(muxed_sboxw[20]),
        .I5(muxed_sboxw[21]),
        .O(\prev_key1_reg_reg[16]_19 ));
  LUT6 #(
    .INIT(64'h2624B286BC48ECB4)) 
    g2_b4__6
       (.I0(muxed_sboxw[24]),
        .I1(muxed_sboxw[25]),
        .I2(muxed_sboxw[26]),
        .I3(muxed_sboxw[27]),
        .I4(muxed_sboxw[28]),
        .I5(muxed_sboxw[29]),
        .O(\prev_key1_reg_reg[24]_19 ));
  LUT6 #(
    .INIT(64'h7D8DCC4706319E08)) 
    g2_b5__3
       (.I0(muxed_sboxw[0]),
        .I1(muxed_sboxw[1]),
        .I2(muxed_sboxw[2]),
        .I3(muxed_sboxw[3]),
        .I4(muxed_sboxw[4]),
        .I5(muxed_sboxw[5]),
        .O(\prev_key1_reg_reg[0]_20 ));
  LUT6 #(
    .INIT(64'h7D8DCC4706319E08)) 
    g2_b5__4
       (.I0(muxed_sboxw[8]),
        .I1(muxed_sboxw[9]),
        .I2(muxed_sboxw[10]),
        .I3(muxed_sboxw[11]),
        .I4(muxed_sboxw[12]),
        .I5(muxed_sboxw[13]),
        .O(\prev_key1_reg_reg[8]_20 ));
  LUT6 #(
    .INIT(64'h7D8DCC4706319E08)) 
    g2_b5__5
       (.I0(muxed_sboxw[16]),
        .I1(muxed_sboxw[17]),
        .I2(muxed_sboxw[18]),
        .I3(muxed_sboxw[19]),
        .I4(muxed_sboxw[20]),
        .I5(muxed_sboxw[21]),
        .O(\prev_key1_reg_reg[16]_20 ));
  LUT6 #(
    .INIT(64'h7D8DCC4706319E08)) 
    g2_b5__6
       (.I0(muxed_sboxw[24]),
        .I1(muxed_sboxw[25]),
        .I2(muxed_sboxw[26]),
        .I3(muxed_sboxw[27]),
        .I4(muxed_sboxw[28]),
        .I5(muxed_sboxw[29]),
        .O(\prev_key1_reg_reg[24]_20 ));
  LUT6 #(
    .INIT(64'h3F6BCB91B30DB559)) 
    g2_b6__3
       (.I0(muxed_sboxw[0]),
        .I1(muxed_sboxw[1]),
        .I2(muxed_sboxw[2]),
        .I3(muxed_sboxw[3]),
        .I4(muxed_sboxw[4]),
        .I5(muxed_sboxw[5]),
        .O(\prev_key1_reg_reg[0]_21 ));
  LUT6 #(
    .INIT(64'h3F6BCB91B30DB559)) 
    g2_b6__4
       (.I0(muxed_sboxw[8]),
        .I1(muxed_sboxw[9]),
        .I2(muxed_sboxw[10]),
        .I3(muxed_sboxw[11]),
        .I4(muxed_sboxw[12]),
        .I5(muxed_sboxw[13]),
        .O(\prev_key1_reg_reg[8]_21 ));
  LUT6 #(
    .INIT(64'h3F6BCB91B30DB559)) 
    g2_b6__5
       (.I0(muxed_sboxw[16]),
        .I1(muxed_sboxw[17]),
        .I2(muxed_sboxw[18]),
        .I3(muxed_sboxw[19]),
        .I4(muxed_sboxw[20]),
        .I5(muxed_sboxw[21]),
        .O(\prev_key1_reg_reg[16]_21 ));
  LUT6 #(
    .INIT(64'h3F6BCB91B30DB559)) 
    g2_b6__6
       (.I0(muxed_sboxw[24]),
        .I1(muxed_sboxw[25]),
        .I2(muxed_sboxw[26]),
        .I3(muxed_sboxw[27]),
        .I4(muxed_sboxw[28]),
        .I5(muxed_sboxw[29]),
        .O(\prev_key1_reg_reg[24]_21 ));
  LUT6 #(
    .INIT(64'h4CB3770196CA0329)) 
    g2_b7__3
       (.I0(muxed_sboxw[0]),
        .I1(muxed_sboxw[1]),
        .I2(muxed_sboxw[2]),
        .I3(muxed_sboxw[3]),
        .I4(muxed_sboxw[4]),
        .I5(muxed_sboxw[5]),
        .O(\prev_key1_reg_reg[0]_22 ));
  LUT6 #(
    .INIT(64'h4CB3770196CA0329)) 
    g2_b7__4
       (.I0(muxed_sboxw[8]),
        .I1(muxed_sboxw[9]),
        .I2(muxed_sboxw[10]),
        .I3(muxed_sboxw[11]),
        .I4(muxed_sboxw[12]),
        .I5(muxed_sboxw[13]),
        .O(\prev_key1_reg_reg[8]_22 ));
  LUT6 #(
    .INIT(64'h4CB3770196CA0329)) 
    g2_b7__5
       (.I0(muxed_sboxw[16]),
        .I1(muxed_sboxw[17]),
        .I2(muxed_sboxw[18]),
        .I3(muxed_sboxw[19]),
        .I4(muxed_sboxw[20]),
        .I5(muxed_sboxw[21]),
        .O(\prev_key1_reg_reg[16]_22 ));
  LUT6 #(
    .INIT(64'h4CB3770196CA0329)) 
    g2_b7__6
       (.I0(muxed_sboxw[24]),
        .I1(muxed_sboxw[25]),
        .I2(muxed_sboxw[26]),
        .I3(muxed_sboxw[27]),
        .I4(muxed_sboxw[28]),
        .I5(muxed_sboxw[29]),
        .O(\prev_key1_reg_reg[24]_22 ));
  LUT6 #(
    .INIT(64'h4F1EAD396F247A04)) 
    g3_b0__3
       (.I0(muxed_sboxw[0]),
        .I1(muxed_sboxw[1]),
        .I2(muxed_sboxw[2]),
        .I3(muxed_sboxw[3]),
        .I4(muxed_sboxw[4]),
        .I5(muxed_sboxw[5]),
        .O(\prev_key1_reg_reg[0]_23 ));
  LUT6 #(
    .INIT(64'h4F1EAD396F247A04)) 
    g3_b0__4
       (.I0(muxed_sboxw[8]),
        .I1(muxed_sboxw[9]),
        .I2(muxed_sboxw[10]),
        .I3(muxed_sboxw[11]),
        .I4(muxed_sboxw[12]),
        .I5(muxed_sboxw[13]),
        .O(\prev_key1_reg_reg[8]_23 ));
  LUT6 #(
    .INIT(64'h4F1EAD396F247A04)) 
    g3_b0__5
       (.I0(muxed_sboxw[16]),
        .I1(muxed_sboxw[17]),
        .I2(muxed_sboxw[18]),
        .I3(muxed_sboxw[19]),
        .I4(muxed_sboxw[20]),
        .I5(muxed_sboxw[21]),
        .O(\prev_key1_reg_reg[16]_23 ));
  LUT6 #(
    .INIT(64'h4F1EAD396F247A04)) 
    g3_b0__6
       (.I0(muxed_sboxw[24]),
        .I1(muxed_sboxw[25]),
        .I2(muxed_sboxw[26]),
        .I3(muxed_sboxw[27]),
        .I4(muxed_sboxw[28]),
        .I5(muxed_sboxw[29]),
        .O(\prev_key1_reg_reg[24]_23 ));
  LUT6 #(
    .INIT(64'hC870974094EAD8A9)) 
    g3_b1__3
       (.I0(muxed_sboxw[0]),
        .I1(muxed_sboxw[1]),
        .I2(muxed_sboxw[2]),
        .I3(muxed_sboxw[3]),
        .I4(muxed_sboxw[4]),
        .I5(muxed_sboxw[5]),
        .O(\prev_key1_reg_reg[0]_24 ));
  LUT6 #(
    .INIT(64'hC870974094EAD8A9)) 
    g3_b1__4
       (.I0(muxed_sboxw[8]),
        .I1(muxed_sboxw[9]),
        .I2(muxed_sboxw[10]),
        .I3(muxed_sboxw[11]),
        .I4(muxed_sboxw[12]),
        .I5(muxed_sboxw[13]),
        .O(\prev_key1_reg_reg[8]_24 ));
  LUT6 #(
    .INIT(64'hC870974094EAD8A9)) 
    g3_b1__5
       (.I0(muxed_sboxw[16]),
        .I1(muxed_sboxw[17]),
        .I2(muxed_sboxw[18]),
        .I3(muxed_sboxw[19]),
        .I4(muxed_sboxw[20]),
        .I5(muxed_sboxw[21]),
        .O(\prev_key1_reg_reg[16]_24 ));
  LUT6 #(
    .INIT(64'hC870974094EAD8A9)) 
    g3_b1__6
       (.I0(muxed_sboxw[24]),
        .I1(muxed_sboxw[25]),
        .I2(muxed_sboxw[26]),
        .I3(muxed_sboxw[27]),
        .I4(muxed_sboxw[28]),
        .I5(muxed_sboxw[29]),
        .O(\prev_key1_reg_reg[24]_24 ));
  LUT6 #(
    .INIT(64'hAC39B6C0D6CE2EFC)) 
    g3_b2__3
       (.I0(muxed_sboxw[0]),
        .I1(muxed_sboxw[1]),
        .I2(muxed_sboxw[2]),
        .I3(muxed_sboxw[3]),
        .I4(muxed_sboxw[4]),
        .I5(muxed_sboxw[5]),
        .O(\prev_key1_reg_reg[0]_25 ));
  LUT6 #(
    .INIT(64'hAC39B6C0D6CE2EFC)) 
    g3_b2__4
       (.I0(muxed_sboxw[8]),
        .I1(muxed_sboxw[9]),
        .I2(muxed_sboxw[10]),
        .I3(muxed_sboxw[11]),
        .I4(muxed_sboxw[12]),
        .I5(muxed_sboxw[13]),
        .O(\prev_key1_reg_reg[8]_25 ));
  LUT6 #(
    .INIT(64'hAC39B6C0D6CE2EFC)) 
    g3_b2__5
       (.I0(muxed_sboxw[16]),
        .I1(muxed_sboxw[17]),
        .I2(muxed_sboxw[18]),
        .I3(muxed_sboxw[19]),
        .I4(muxed_sboxw[20]),
        .I5(muxed_sboxw[21]),
        .O(\prev_key1_reg_reg[16]_25 ));
  LUT6 #(
    .INIT(64'hAC39B6C0D6CE2EFC)) 
    g3_b2__6
       (.I0(muxed_sboxw[24]),
        .I1(muxed_sboxw[25]),
        .I2(muxed_sboxw[26]),
        .I3(muxed_sboxw[27]),
        .I4(muxed_sboxw[28]),
        .I5(muxed_sboxw[29]),
        .O(\prev_key1_reg_reg[24]_25 ));
  LUT6 #(
    .INIT(64'h4E9DDB76C892FB1B)) 
    g3_b3__3
       (.I0(muxed_sboxw[0]),
        .I1(muxed_sboxw[1]),
        .I2(muxed_sboxw[2]),
        .I3(muxed_sboxw[3]),
        .I4(muxed_sboxw[4]),
        .I5(muxed_sboxw[5]),
        .O(\prev_key1_reg_reg[0]_26 ));
  LUT6 #(
    .INIT(64'h4E9DDB76C892FB1B)) 
    g3_b3__4
       (.I0(muxed_sboxw[8]),
        .I1(muxed_sboxw[9]),
        .I2(muxed_sboxw[10]),
        .I3(muxed_sboxw[11]),
        .I4(muxed_sboxw[12]),
        .I5(muxed_sboxw[13]),
        .O(\prev_key1_reg_reg[8]_26 ));
  LUT6 #(
    .INIT(64'h4E9DDB76C892FB1B)) 
    g3_b3__5
       (.I0(muxed_sboxw[16]),
        .I1(muxed_sboxw[17]),
        .I2(muxed_sboxw[18]),
        .I3(muxed_sboxw[19]),
        .I4(muxed_sboxw[20]),
        .I5(muxed_sboxw[21]),
        .O(\prev_key1_reg_reg[16]_26 ));
  LUT6 #(
    .INIT(64'h4E9DDB76C892FB1B)) 
    g3_b3__6
       (.I0(muxed_sboxw[24]),
        .I1(muxed_sboxw[25]),
        .I2(muxed_sboxw[26]),
        .I3(muxed_sboxw[27]),
        .I4(muxed_sboxw[28]),
        .I5(muxed_sboxw[29]),
        .O(\prev_key1_reg_reg[24]_26 ));
  LUT6 #(
    .INIT(64'hF210A3AECE472E53)) 
    g3_b4__3
       (.I0(muxed_sboxw[0]),
        .I1(muxed_sboxw[1]),
        .I2(muxed_sboxw[2]),
        .I3(muxed_sboxw[3]),
        .I4(muxed_sboxw[4]),
        .I5(muxed_sboxw[5]),
        .O(\prev_key1_reg_reg[0]_27 ));
  LUT6 #(
    .INIT(64'hF210A3AECE472E53)) 
    g3_b4__4
       (.I0(muxed_sboxw[8]),
        .I1(muxed_sboxw[9]),
        .I2(muxed_sboxw[10]),
        .I3(muxed_sboxw[11]),
        .I4(muxed_sboxw[12]),
        .I5(muxed_sboxw[13]),
        .O(\prev_key1_reg_reg[8]_27 ));
  LUT6 #(
    .INIT(64'hF210A3AECE472E53)) 
    g3_b4__5
       (.I0(muxed_sboxw[16]),
        .I1(muxed_sboxw[17]),
        .I2(muxed_sboxw[18]),
        .I3(muxed_sboxw[19]),
        .I4(muxed_sboxw[20]),
        .I5(muxed_sboxw[21]),
        .O(\prev_key1_reg_reg[16]_27 ));
  LUT6 #(
    .INIT(64'hF210A3AECE472E53)) 
    g3_b4__6
       (.I0(muxed_sboxw[24]),
        .I1(muxed_sboxw[25]),
        .I2(muxed_sboxw[26]),
        .I3(muxed_sboxw[27]),
        .I4(muxed_sboxw[28]),
        .I5(muxed_sboxw[29]),
        .O(\prev_key1_reg_reg[24]_27 ));
  LUT6 #(
    .INIT(64'h54B248130B4F256F)) 
    g3_b5__3
       (.I0(muxed_sboxw[0]),
        .I1(muxed_sboxw[1]),
        .I2(muxed_sboxw[2]),
        .I3(muxed_sboxw[3]),
        .I4(muxed_sboxw[4]),
        .I5(muxed_sboxw[5]),
        .O(\prev_key1_reg_reg[0]_28 ));
  LUT6 #(
    .INIT(64'h54B248130B4F256F)) 
    g3_b5__4
       (.I0(muxed_sboxw[8]),
        .I1(muxed_sboxw[9]),
        .I2(muxed_sboxw[10]),
        .I3(muxed_sboxw[11]),
        .I4(muxed_sboxw[12]),
        .I5(muxed_sboxw[13]),
        .O(\prev_key1_reg_reg[8]_28 ));
  LUT6 #(
    .INIT(64'h54B248130B4F256F)) 
    g3_b5__5
       (.I0(muxed_sboxw[16]),
        .I1(muxed_sboxw[17]),
        .I2(muxed_sboxw[18]),
        .I3(muxed_sboxw[19]),
        .I4(muxed_sboxw[20]),
        .I5(muxed_sboxw[21]),
        .O(\prev_key1_reg_reg[16]_28 ));
  LUT6 #(
    .INIT(64'h54B248130B4F256F)) 
    g3_b5__6
       (.I0(muxed_sboxw[24]),
        .I1(muxed_sboxw[25]),
        .I2(muxed_sboxw[26]),
        .I3(muxed_sboxw[27]),
        .I4(muxed_sboxw[28]),
        .I5(muxed_sboxw[29]),
        .O(\prev_key1_reg_reg[24]_28 ));
  LUT6 #(
    .INIT(64'h21E0B83325591782)) 
    g3_b6__3
       (.I0(muxed_sboxw[0]),
        .I1(muxed_sboxw[1]),
        .I2(muxed_sboxw[2]),
        .I3(muxed_sboxw[3]),
        .I4(muxed_sboxw[4]),
        .I5(muxed_sboxw[5]),
        .O(\prev_key1_reg_reg[0]_29 ));
  LUT6 #(
    .INIT(64'h21E0B83325591782)) 
    g3_b6__4
       (.I0(muxed_sboxw[8]),
        .I1(muxed_sboxw[9]),
        .I2(muxed_sboxw[10]),
        .I3(muxed_sboxw[11]),
        .I4(muxed_sboxw[12]),
        .I5(muxed_sboxw[13]),
        .O(\prev_key1_reg_reg[8]_29 ));
  LUT6 #(
    .INIT(64'h21E0B83325591782)) 
    g3_b6__5
       (.I0(muxed_sboxw[16]),
        .I1(muxed_sboxw[17]),
        .I2(muxed_sboxw[18]),
        .I3(muxed_sboxw[19]),
        .I4(muxed_sboxw[20]),
        .I5(muxed_sboxw[21]),
        .O(\prev_key1_reg_reg[16]_29 ));
  LUT6 #(
    .INIT(64'h21E0B83325591782)) 
    g3_b6__6
       (.I0(muxed_sboxw[24]),
        .I1(muxed_sboxw[25]),
        .I2(muxed_sboxw[26]),
        .I3(muxed_sboxw[27]),
        .I4(muxed_sboxw[28]),
        .I5(muxed_sboxw[29]),
        .O(\prev_key1_reg_reg[24]_29 ));
  LUT6 #(
    .INIT(64'h52379DE7B844E3E1)) 
    g3_b7__3
       (.I0(muxed_sboxw[0]),
        .I1(muxed_sboxw[1]),
        .I2(muxed_sboxw[2]),
        .I3(muxed_sboxw[3]),
        .I4(muxed_sboxw[4]),
        .I5(muxed_sboxw[5]),
        .O(\prev_key1_reg_reg[0]_30 ));
  LUT6 #(
    .INIT(64'h52379DE7B844E3E1)) 
    g3_b7__4
       (.I0(muxed_sboxw[8]),
        .I1(muxed_sboxw[9]),
        .I2(muxed_sboxw[10]),
        .I3(muxed_sboxw[11]),
        .I4(muxed_sboxw[12]),
        .I5(muxed_sboxw[13]),
        .O(\prev_key1_reg_reg[8]_30 ));
  LUT6 #(
    .INIT(64'h52379DE7B844E3E1)) 
    g3_b7__5
       (.I0(muxed_sboxw[16]),
        .I1(muxed_sboxw[17]),
        .I2(muxed_sboxw[18]),
        .I3(muxed_sboxw[19]),
        .I4(muxed_sboxw[20]),
        .I5(muxed_sboxw[21]),
        .O(\prev_key1_reg_reg[16]_30 ));
  LUT6 #(
    .INIT(64'h52379DE7B844E3E1)) 
    g3_b7__6
       (.I0(muxed_sboxw[24]),
        .I1(muxed_sboxw[25]),
        .I2(muxed_sboxw[26]),
        .I3(muxed_sboxw[27]),
        .I4(muxed_sboxw[28]),
        .I5(muxed_sboxw[29]),
        .O(\prev_key1_reg_reg[24]_30 ));
  LUT6 #(
    .INIT(64'hFFFFFFBFFFFF0000)) 
    ready_reg_i_1
       (.I0(round_ctr_inc),
        .I1(next_reg),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .I3(enc_ctrl_reg),
        .I4(ready_new),
        .I5(enc_ready),
        .O(ready_reg_i_1_n_0));
  FDPE ready_reg_reg
       (.C(clk),
        .CE(1'b1),
        .D(ready_reg_i_1_n_0),
        .PRE(\config_pin[2] ),
        .Q(enc_ready));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[0]_i_1 
       (.I0(enc_new_block[0]),
        .I1(dec_new_block[0]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[100]_i_1 
       (.I0(enc_new_block[100]),
        .I1(dec_new_block[100]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[100]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[101]_i_1 
       (.I0(enc_new_block[101]),
        .I1(dec_new_block[101]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[101]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[102]_i_1 
       (.I0(enc_new_block[102]),
        .I1(dec_new_block[102]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[102]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[103]_i_1 
       (.I0(enc_new_block[103]),
        .I1(dec_new_block[103]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[103]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[104]_i_1 
       (.I0(enc_new_block[104]),
        .I1(dec_new_block[104]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[104]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[105]_i_1 
       (.I0(enc_new_block[105]),
        .I1(dec_new_block[105]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[105]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[106]_i_1 
       (.I0(enc_new_block[106]),
        .I1(dec_new_block[106]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[106]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[107]_i_1 
       (.I0(enc_new_block[107]),
        .I1(dec_new_block[107]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[107]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[108]_i_1 
       (.I0(enc_new_block[108]),
        .I1(dec_new_block[108]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[108]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[109]_i_1 
       (.I0(enc_new_block[109]),
        .I1(dec_new_block[109]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[109]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[10]_i_1 
       (.I0(enc_new_block[10]),
        .I1(dec_new_block[10]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[110]_i_1 
       (.I0(enc_new_block[110]),
        .I1(dec_new_block[110]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[110]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[111]_i_1 
       (.I0(enc_new_block[111]),
        .I1(dec_new_block[111]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[111]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[112]_i_1 
       (.I0(enc_new_block[112]),
        .I1(dec_new_block[112]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[112]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[113]_i_1 
       (.I0(enc_new_block[113]),
        .I1(dec_new_block[113]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[113]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[114]_i_1 
       (.I0(enc_new_block[114]),
        .I1(dec_new_block[114]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[114]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[115]_i_1 
       (.I0(enc_new_block[115]),
        .I1(dec_new_block[115]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[115]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[116]_i_1 
       (.I0(enc_new_block[116]),
        .I1(dec_new_block[116]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[116]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[117]_i_1 
       (.I0(enc_new_block[117]),
        .I1(dec_new_block[117]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[117]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[118]_i_1 
       (.I0(enc_new_block[118]),
        .I1(dec_new_block[118]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[118]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[119]_i_1 
       (.I0(enc_new_block[119]),
        .I1(dec_new_block[119]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[119]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[11]_i_1 
       (.I0(enc_new_block[11]),
        .I1(dec_new_block[11]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[120]_i_1 
       (.I0(enc_new_block[120]),
        .I1(dec_new_block[120]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[120]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[121]_i_1 
       (.I0(enc_new_block[121]),
        .I1(dec_new_block[121]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[121]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[122]_i_1 
       (.I0(enc_new_block[122]),
        .I1(dec_new_block[122]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[122]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[123]_i_1 
       (.I0(enc_new_block[123]),
        .I1(dec_new_block[123]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[123]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[124]_i_1 
       (.I0(enc_new_block[124]),
        .I1(dec_new_block[124]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[124]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[125]_i_1 
       (.I0(enc_new_block[125]),
        .I1(dec_new_block[125]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[125]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[126]_i_1 
       (.I0(enc_new_block[126]),
        .I1(dec_new_block[126]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[126]));
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[127]_i_1 
       (.I0(enc_new_block[127]),
        .I1(dec_new_block[127]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[127]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[12]_i_1 
       (.I0(enc_new_block[12]),
        .I1(dec_new_block[12]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[13]_i_1 
       (.I0(enc_new_block[13]),
        .I1(dec_new_block[13]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[14]_i_1 
       (.I0(enc_new_block[14]),
        .I1(dec_new_block[14]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[15]_i_1 
       (.I0(enc_new_block[15]),
        .I1(dec_new_block[15]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[16]_i_1 
       (.I0(enc_new_block[16]),
        .I1(dec_new_block[16]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[17]_i_1 
       (.I0(enc_new_block[17]),
        .I1(dec_new_block[17]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[18]_i_1 
       (.I0(enc_new_block[18]),
        .I1(dec_new_block[18]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[19]_i_1 
       (.I0(enc_new_block[19]),
        .I1(dec_new_block[19]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[1]_i_1 
       (.I0(enc_new_block[1]),
        .I1(dec_new_block[1]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[20]_i_1 
       (.I0(enc_new_block[20]),
        .I1(dec_new_block[20]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[21]_i_1 
       (.I0(enc_new_block[21]),
        .I1(dec_new_block[21]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[22]_i_1 
       (.I0(enc_new_block[22]),
        .I1(dec_new_block[22]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[23]_i_1 
       (.I0(enc_new_block[23]),
        .I1(dec_new_block[23]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[24]_i_1 
       (.I0(enc_new_block[24]),
        .I1(dec_new_block[24]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[25]_i_1 
       (.I0(enc_new_block[25]),
        .I1(dec_new_block[25]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[26]_i_1 
       (.I0(enc_new_block[26]),
        .I1(dec_new_block[26]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[27]_i_1 
       (.I0(enc_new_block[27]),
        .I1(dec_new_block[27]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[28]_i_1 
       (.I0(enc_new_block[28]),
        .I1(dec_new_block[28]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[29]_i_1 
       (.I0(enc_new_block[29]),
        .I1(dec_new_block[29]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[2]_i_1 
       (.I0(enc_new_block[2]),
        .I1(dec_new_block[2]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[30]_i_1 
       (.I0(enc_new_block[30]),
        .I1(dec_new_block[30]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[31]_i_1 
       (.I0(enc_new_block[31]),
        .I1(dec_new_block[31]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[32]_i_1 
       (.I0(enc_new_block[32]),
        .I1(dec_new_block[32]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[33]_i_1 
       (.I0(enc_new_block[33]),
        .I1(dec_new_block[33]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[34]_i_1 
       (.I0(enc_new_block[34]),
        .I1(dec_new_block[34]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[35]_i_1 
       (.I0(enc_new_block[35]),
        .I1(dec_new_block[35]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[36]_i_1 
       (.I0(enc_new_block[36]),
        .I1(dec_new_block[36]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[37]_i_1 
       (.I0(enc_new_block[37]),
        .I1(dec_new_block[37]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[38]_i_1 
       (.I0(enc_new_block[38]),
        .I1(dec_new_block[38]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[39]_i_1 
       (.I0(enc_new_block[39]),
        .I1(dec_new_block[39]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[3]_i_1 
       (.I0(enc_new_block[3]),
        .I1(dec_new_block[3]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[40]_i_1 
       (.I0(enc_new_block[40]),
        .I1(dec_new_block[40]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[41]_i_1 
       (.I0(enc_new_block[41]),
        .I1(dec_new_block[41]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[42]_i_1 
       (.I0(enc_new_block[42]),
        .I1(dec_new_block[42]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[43]_i_1 
       (.I0(enc_new_block[43]),
        .I1(dec_new_block[43]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[44]_i_1 
       (.I0(enc_new_block[44]),
        .I1(dec_new_block[44]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[45]_i_1 
       (.I0(enc_new_block[45]),
        .I1(dec_new_block[45]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[46]_i_1 
       (.I0(enc_new_block[46]),
        .I1(dec_new_block[46]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[47]_i_1 
       (.I0(enc_new_block[47]),
        .I1(dec_new_block[47]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[47]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[48]_i_1 
       (.I0(enc_new_block[48]),
        .I1(dec_new_block[48]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[48]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[49]_i_1 
       (.I0(enc_new_block[49]),
        .I1(dec_new_block[49]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[49]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[4]_i_1 
       (.I0(enc_new_block[4]),
        .I1(dec_new_block[4]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[50]_i_1 
       (.I0(enc_new_block[50]),
        .I1(dec_new_block[50]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[50]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[51]_i_1 
       (.I0(enc_new_block[51]),
        .I1(dec_new_block[51]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[51]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[52]_i_1 
       (.I0(enc_new_block[52]),
        .I1(dec_new_block[52]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[52]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[53]_i_1 
       (.I0(enc_new_block[53]),
        .I1(dec_new_block[53]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[53]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[54]_i_1 
       (.I0(enc_new_block[54]),
        .I1(dec_new_block[54]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[54]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[55]_i_1 
       (.I0(enc_new_block[55]),
        .I1(dec_new_block[55]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[55]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[56]_i_1 
       (.I0(enc_new_block[56]),
        .I1(dec_new_block[56]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[56]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[57]_i_1 
       (.I0(enc_new_block[57]),
        .I1(dec_new_block[57]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[57]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[58]_i_1 
       (.I0(enc_new_block[58]),
        .I1(dec_new_block[58]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[58]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[59]_i_1 
       (.I0(enc_new_block[59]),
        .I1(dec_new_block[59]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[59]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[5]_i_1 
       (.I0(enc_new_block[5]),
        .I1(dec_new_block[5]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[60]_i_1 
       (.I0(enc_new_block[60]),
        .I1(dec_new_block[60]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[60]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[61]_i_1 
       (.I0(enc_new_block[61]),
        .I1(dec_new_block[61]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[61]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[62]_i_1 
       (.I0(enc_new_block[62]),
        .I1(dec_new_block[62]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[62]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[63]_i_1 
       (.I0(enc_new_block[63]),
        .I1(dec_new_block[63]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[63]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[64]_i_1 
       (.I0(enc_new_block[64]),
        .I1(dec_new_block[64]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[64]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[65]_i_1 
       (.I0(enc_new_block[65]),
        .I1(dec_new_block[65]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[65]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[66]_i_1 
       (.I0(enc_new_block[66]),
        .I1(dec_new_block[66]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[66]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[67]_i_1 
       (.I0(enc_new_block[67]),
        .I1(dec_new_block[67]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[67]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[68]_i_1 
       (.I0(enc_new_block[68]),
        .I1(dec_new_block[68]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[68]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[69]_i_1 
       (.I0(enc_new_block[69]),
        .I1(dec_new_block[69]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[69]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[6]_i_1 
       (.I0(enc_new_block[6]),
        .I1(dec_new_block[6]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[70]_i_1 
       (.I0(enc_new_block[70]),
        .I1(dec_new_block[70]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[70]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[71]_i_1 
       (.I0(enc_new_block[71]),
        .I1(dec_new_block[71]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[71]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[72]_i_1 
       (.I0(enc_new_block[72]),
        .I1(dec_new_block[72]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[72]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[73]_i_1 
       (.I0(enc_new_block[73]),
        .I1(dec_new_block[73]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[73]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[74]_i_1 
       (.I0(enc_new_block[74]),
        .I1(dec_new_block[74]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[74]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[75]_i_1 
       (.I0(enc_new_block[75]),
        .I1(dec_new_block[75]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[75]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[76]_i_1 
       (.I0(enc_new_block[76]),
        .I1(dec_new_block[76]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[76]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[77]_i_1 
       (.I0(enc_new_block[77]),
        .I1(dec_new_block[77]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[77]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[78]_i_1 
       (.I0(enc_new_block[78]),
        .I1(dec_new_block[78]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[78]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[79]_i_1 
       (.I0(enc_new_block[79]),
        .I1(dec_new_block[79]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[79]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[7]_i_1 
       (.I0(enc_new_block[7]),
        .I1(dec_new_block[7]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[80]_i_1 
       (.I0(enc_new_block[80]),
        .I1(dec_new_block[80]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[80]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[81]_i_1 
       (.I0(enc_new_block[81]),
        .I1(dec_new_block[81]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[81]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[82]_i_1 
       (.I0(enc_new_block[82]),
        .I1(dec_new_block[82]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[82]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[83]_i_1 
       (.I0(enc_new_block[83]),
        .I1(dec_new_block[83]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[83]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[84]_i_1 
       (.I0(enc_new_block[84]),
        .I1(dec_new_block[84]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[84]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[85]_i_1 
       (.I0(enc_new_block[85]),
        .I1(dec_new_block[85]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[85]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[86]_i_1 
       (.I0(enc_new_block[86]),
        .I1(dec_new_block[86]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[86]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[87]_i_1 
       (.I0(enc_new_block[87]),
        .I1(dec_new_block[87]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[87]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[88]_i_1 
       (.I0(enc_new_block[88]),
        .I1(dec_new_block[88]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[88]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[89]_i_1 
       (.I0(enc_new_block[89]),
        .I1(dec_new_block[89]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[89]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[8]_i_1 
       (.I0(enc_new_block[8]),
        .I1(dec_new_block[8]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[90]_i_1 
       (.I0(enc_new_block[90]),
        .I1(dec_new_block[90]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[90]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[91]_i_1 
       (.I0(enc_new_block[91]),
        .I1(dec_new_block[91]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[91]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[92]_i_1 
       (.I0(enc_new_block[92]),
        .I1(dec_new_block[92]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[92]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[93]_i_1 
       (.I0(enc_new_block[93]),
        .I1(dec_new_block[93]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[93]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[94]_i_1 
       (.I0(enc_new_block[94]),
        .I1(dec_new_block[94]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[94]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[95]_i_1 
       (.I0(enc_new_block[95]),
        .I1(dec_new_block[95]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[95]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[96]_i_1 
       (.I0(enc_new_block[96]),
        .I1(dec_new_block[96]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[96]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[97]_i_1 
       (.I0(enc_new_block[97]),
        .I1(dec_new_block[97]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[97]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[98]_i_1 
       (.I0(enc_new_block[98]),
        .I1(dec_new_block[98]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[98]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[99]_i_1 
       (.I0(enc_new_block[99]),
        .I1(dec_new_block[99]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[99]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \result_reg[9]_i_1 
       (.I0(enc_new_block[9]),
        .I1(dec_new_block[9]),
        .I2(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \round_ctr_reg[0]_i_1__1 
       (.I0(round_ctr_inc),
        .I1(enc_round_nr[0]),
        .O(\round_ctr_reg[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \round_ctr_reg[1]_i_1 
       (.I0(enc_round_nr[1]),
        .I1(enc_round_nr[0]),
        .I2(round_ctr_inc),
        .O(round_ctr_new[1]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h6A00)) 
    \round_ctr_reg[2]_i_1 
       (.I0(Q),
        .I1(enc_round_nr[0]),
        .I2(enc_round_nr[1]),
        .I3(round_ctr_inc),
        .O(round_ctr_new[2]));
  LUT4 #(
    .INIT(16'hFF40)) 
    \round_ctr_reg[3]_i_1 
       (.I0(enc_ctrl_reg),
        .I1(\FSM_sequential_enc_ctrl_reg_reg[0]_0 ),
        .I2(next_reg),
        .I3(round_ctr_inc),
        .O(round_ctr_we));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h6AAA0000)) 
    \round_ctr_reg[3]_i_2 
       (.I0(enc_round_nr[3]),
        .I1(Q),
        .I2(enc_round_nr[1]),
        .I3(enc_round_nr[0]),
        .I4(round_ctr_inc),
        .O(round_ctr_new[3]));
  FDCE \round_ctr_reg_reg[0] 
       (.C(clk),
        .CE(round_ctr_we),
        .CLR(\config_pin[2] ),
        .D(\round_ctr_reg[0]_i_1__1_n_0 ),
        .Q(enc_round_nr[0]));
  FDCE \round_ctr_reg_reg[1] 
       (.C(clk),
        .CE(round_ctr_we),
        .CLR(\config_pin[2] ),
        .D(round_ctr_new[1]),
        .Q(enc_round_nr[1]));
  FDCE \round_ctr_reg_reg[2] 
       (.C(clk),
        .CE(round_ctr_we),
        .CLR(\config_pin[2] ),
        .D(round_ctr_new[2]),
        .Q(Q));
  FDCE \round_ctr_reg_reg[3] 
       (.C(clk),
        .CE(round_ctr_we),
        .CLR(\config_pin[2] ),
        .D(round_ctr_new[3]),
        .Q(enc_round_nr[3]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \sword_ctr_reg[0]_i_1 
       (.I0(enc_ctrl_reg),
        .I1(round_ctr_inc),
        .I2(p_0_in[0]),
        .O(\sword_ctr_reg[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \sword_ctr_reg[1]_i_1 
       (.I0(p_0_in[0]),
        .I1(enc_ctrl_reg),
        .I2(round_ctr_inc),
        .I3(p_0_in[1]),
        .O(\sword_ctr_reg[1]_i_1_n_0 ));
  FDCE \sword_ctr_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2] ),
        .D(\sword_ctr_reg[0]_i_1_n_0 ),
        .Q(p_0_in[0]));
  FDCE \sword_ctr_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\config_pin[2] ),
        .D(\sword_ctr_reg[1]_i_1_n_0 ),
        .Q(p_0_in[1]));
endmodule

(* ORIG_REF_NAME = "aes_inport" *) 
module platform_aes_top_0_2_aes_inport
   (ready_reg0_reg_0,
    ready_reg1,
    \FSM_sequential_state_reg[0] ,
    \out_reg_reg[2]_0 ,
    \out_reg_reg[2]_1 ,
    \out_reg_reg[3]_0 ,
    Q,
    \out_reg_reg[4]_0 ,
    config_pin_0_sp_1,
    config_pin_1_sp_1,
    E,
    \out_reg_reg[29]_0 ,
    \out_reg_reg[29]_1 ,
    \out_reg_reg[0]_0 ,
    \out_reg_reg[2]_2 ,
    \out_reg_reg[4]_1 ,
    \out_reg_reg[2]_3 ,
    rx,
    clk,
    shi0_reg_0,
    state__0,
    \keylen_ctrl_reg[0] ,
    \keylen_ctrl_reg[0]_0 ,
    \keylen_ctrl_reg[0]_1 ,
    \keylen_ctrl_reg[0]_2 ,
    \keylen_ctrl_reg[2] ,
    \keylen_ctrl_reg[2]_0 ,
    \wdata_reg[0] ,
    config_pin,
    \wdata_reg[0]_0 ,
    p_0_in13_in,
    \data_buffer_reg[32] ,
    \outport_speed_reg[3] ,
    \div_count[3]_i_2 ,
    \div_count[3]_i_2_0 ,
    \wdata_reg[0]_1 ,
    \div_count[0]_P_i_2 ,
    \out_reg_reg[0]_1 );
  output ready_reg0_reg_0;
  output ready_reg1;
  output \FSM_sequential_state_reg[0] ;
  output \out_reg_reg[2]_0 ;
  output \out_reg_reg[2]_1 ;
  output \out_reg_reg[3]_0 ;
  output [31:0]Q;
  output \out_reg_reg[4]_0 ;
  output config_pin_0_sp_1;
  output config_pin_1_sp_1;
  output [0:0]E;
  output \out_reg_reg[29]_0 ;
  output \out_reg_reg[29]_1 ;
  output \out_reg_reg[0]_0 ;
  output \out_reg_reg[2]_2 ;
  output \out_reg_reg[4]_1 ;
  output \out_reg_reg[2]_3 ;
  input [8:0]rx;
  input clk;
  input shi0_reg_0;
  input [2:0]state__0;
  input \keylen_ctrl_reg[0] ;
  input \keylen_ctrl_reg[0]_0 ;
  input \keylen_ctrl_reg[0]_1 ;
  input \keylen_ctrl_reg[0]_2 ;
  input \keylen_ctrl_reg[2] ;
  input \keylen_ctrl_reg[2]_0 ;
  input \wdata_reg[0] ;
  input [2:0]config_pin;
  input \wdata_reg[0]_0 ;
  input p_0_in13_in;
  input \data_buffer_reg[32] ;
  input \outport_speed_reg[3] ;
  input \div_count[3]_i_2 ;
  input \div_count[3]_i_2_0 ;
  input \wdata_reg[0]_1 ;
  input \div_count[0]_P_i_2 ;
  input \out_reg_reg[0]_1 ;

  wire [0:0]E;
  wire \FSM_sequential_part_count[0]_i_1_n_0 ;
  wire \FSM_sequential_part_count[1]_i_1_n_0 ;
  wire \FSM_sequential_state_reg[0] ;
  wire [31:0]Q;
  wire clk;
  wire [2:0]config_pin;
  wire config_pin_0_sn_1;
  wire config_pin_1_sn_1;
  wire \data_buffer_reg[32] ;
  wire \div_count[0]_P_i_2 ;
  wire \div_count[0]_P_i_4_n_0 ;
  wire \div_count[0]_P_i_5_n_0 ;
  wire \div_count[1]_P_i_12_n_0 ;
  wire \div_count[1]_P_i_13_n_0 ;
  wire \div_count[2]_i_9_n_0 ;
  wire \div_count[3]_i_11_n_0 ;
  wire \div_count[3]_i_12_n_0 ;
  wire \div_count[3]_i_13_n_0 ;
  wire \div_count[3]_i_2 ;
  wire \div_count[3]_i_2_0 ;
  wire en_valid;
  wire en_valid_i_1_n_0;
  wire \keylen_ctrl[0]_i_11_n_0 ;
  wire \keylen_ctrl[0]_i_12_n_0 ;
  wire \keylen_ctrl[0]_i_6_n_0 ;
  wire \keylen_ctrl[0]_i_8_n_0 ;
  wire \keylen_ctrl[0]_i_9_n_0 ;
  wire \keylen_ctrl_reg[0] ;
  wire \keylen_ctrl_reg[0]_0 ;
  wire \keylen_ctrl_reg[0]_1 ;
  wire \keylen_ctrl_reg[0]_2 ;
  wire \keylen_ctrl_reg[2] ;
  wire \keylen_ctrl_reg[2]_0 ;
  wire \out_reg[15]_i_1_n_0 ;
  wire \out_reg[23]_i_1_n_0 ;
  wire \out_reg[31]_i_1_n_0 ;
  wire \out_reg[7]_i_1__0_n_0 ;
  wire \out_reg_reg[0]_0 ;
  wire \out_reg_reg[0]_1 ;
  wire \out_reg_reg[29]_0 ;
  wire \out_reg_reg[29]_1 ;
  wire \out_reg_reg[2]_0 ;
  wire \out_reg_reg[2]_1 ;
  wire \out_reg_reg[2]_2 ;
  wire \out_reg_reg[2]_3 ;
  wire \out_reg_reg[3]_0 ;
  wire \out_reg_reg[4]_0 ;
  wire \out_reg_reg[4]_1 ;
  wire \outport_speed[3]_i_2_n_0 ;
  wire \outport_speed[3]_i_3_n_0 ;
  wire \outport_speed[3]_i_4_n_0 ;
  wire \outport_speed[3]_i_5_n_0 ;
  wire \outport_speed[3]_i_6_n_0 ;
  wire \outport_speed_reg[3] ;
  wire p_0_in13_in;
  wire [1:0]part_count;
  wire ready_reg;
  wire ready_reg0_reg_0;
  wire ready_reg1;
  wire ready_reg1_i_1_n_0;
  wire ready_reg_i_1__2_n_0;
  wire [8:0]rx;
  wire shi0;
  wire shi0_reg_0;
  wire shi1;
  wire [2:0]state__0;
  wire \waddr[5]_i_13_n_0 ;
  wire \waddr[5]_i_14_n_0 ;
  wire \waddr[5]_i_16_n_0 ;
  wire \waddr[5]_i_17_n_0 ;
  wire \waddr[5]_i_18_n_0 ;
  wire \waddr[5]_i_19_n_0 ;
  wire \wdata_reg[0] ;
  wire \wdata_reg[0]_0 ;
  wire \wdata_reg[0]_1 ;

  assign config_pin_0_sp_1 = config_pin_0_sn_1;
  assign config_pin_1_sp_1 = config_pin_1_sn_1;
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'h6F90)) 
    \FSM_sequential_part_count[0]_i_1 
       (.I0(shi1),
        .I1(rx[8]),
        .I2(en_valid),
        .I3(part_count[0]),
        .O(\FSM_sequential_part_count[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT5 #(
    .INIT(32'h7FF78008)) 
    \FSM_sequential_part_count[1]_i_1 
       (.I0(part_count[0]),
        .I1(en_valid),
        .I2(rx[8]),
        .I3(shi1),
        .I4(part_count[1]),
        .O(\FSM_sequential_part_count[1]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "iSTATE:00,iSTATE0:01,iSTATE1:10,iSTATE2:11" *) 
  FDCE \FSM_sequential_part_count_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(shi0_reg_0),
        .D(\FSM_sequential_part_count[0]_i_1_n_0 ),
        .Q(part_count[0]));
  (* FSM_ENCODED_STATES = "iSTATE:00,iSTATE0:01,iSTATE1:10,iSTATE2:11" *) 
  FDCE \FSM_sequential_part_count_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(shi0_reg_0),
        .D(\FSM_sequential_part_count[1]_i_1_n_0 ),
        .Q(part_count[1]));
  LUT6 #(
    .INIT(64'h00000000BAAA0000)) 
    \data_buffer[127]_i_2 
       (.I0(config_pin[1]),
        .I1(ready_reg1),
        .I2(ready_reg0_reg_0),
        .I3(p_0_in13_in),
        .I4(config_pin[2]),
        .I5(\data_buffer_reg[32] ),
        .O(config_pin_1_sn_1));
  LUT6 #(
    .INIT(64'hDF00DF0FDF00DF00)) 
    \div_count[0]_P_i_3 
       (.I0(\div_count[0]_P_i_4_n_0 ),
        .I1(\div_count[2]_i_9_n_0 ),
        .I2(\div_count[0]_P_i_5_n_0 ),
        .I3(\div_count[0]_P_i_2 ),
        .I4(\div_count[3]_i_12_n_0 ),
        .I5(Q[2]),
        .O(\out_reg_reg[2]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'h04FF)) 
    \div_count[0]_P_i_4 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[4]),
        .O(\div_count[0]_P_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT5 #(
    .INIT(32'hC340C300)) 
    \div_count[0]_P_i_5 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[4]),
        .I4(Q[3]),
        .O(\div_count[0]_P_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \div_count[1]_P_i_10 
       (.I0(Q[29]),
        .I1(Q[30]),
        .I2(Q[31]),
        .I3(\keylen_ctrl[0]_i_8_n_0 ),
        .I4(\keylen_ctrl[0]_i_6_n_0 ),
        .I5(\keylen_ctrl[0]_i_9_n_0 ),
        .O(\out_reg_reg[29]_1 ));
  LUT3 #(
    .INIT(8'hFB)) 
    \div_count[1]_P_i_12 
       (.I0(Q[31]),
        .I1(Q[30]),
        .I2(Q[29]),
        .O(\div_count[1]_P_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \div_count[1]_P_i_13 
       (.I0(\keylen_ctrl[0]_i_9_n_0 ),
        .I1(\keylen_ctrl[0]_i_6_n_0 ),
        .I2(Q[23]),
        .I3(Q[21]),
        .I4(Q[17]),
        .I5(Q[8]),
        .O(\div_count[1]_P_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \div_count[1]_P_i_8 
       (.I0(\div_count[1]_P_i_12_n_0 ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(state__0[2]),
        .I4(\out_reg_reg[2]_0 ),
        .I5(\div_count[1]_P_i_13_n_0 ),
        .O(\FSM_sequential_state_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFBFFFF)) 
    \div_count[2]_i_6 
       (.I0(Q[2]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\div_count[2]_i_9_n_0 ),
        .O(\out_reg_reg[2]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \div_count[2]_i_7 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\div_count[2]_i_9_n_0 ),
        .O(\out_reg_reg[4]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \div_count[2]_i_9 
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[5]),
        .O(\div_count[2]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h08AA)) 
    \div_count[3]_i_11 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[1]),
        .O(\div_count[3]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT5 #(
    .INIT(32'hFFFBFFFF)) 
    \div_count[3]_i_12 
       (.I0(Q[5]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\div_count[3]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT5 #(
    .INIT(32'h01000020)) 
    \div_count[3]_i_13 
       (.I0(Q[0]),
        .I1(\div_count[2]_i_9_n_0 ),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(\div_count[3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0004444400045555)) 
    \div_count[3]_i_6 
       (.I0(\out_reg_reg[29]_1 ),
        .I1(\div_count[3]_i_11_n_0 ),
        .I2(\div_count[3]_i_12_n_0 ),
        .I3(\div_count[3]_i_2 ),
        .I4(\div_count[3]_i_2_0 ),
        .I5(\div_count[3]_i_13_n_0 ),
        .O(\out_reg_reg[29]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    en_valid_i_1
       (.I0(rx[8]),
        .I1(shi1),
        .O(en_valid_i_1_n_0));
  FDCE en_valid_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(shi0_reg_0),
        .D(en_valid_i_1_n_0),
        .Q(en_valid));
  LUT6 #(
    .INIT(64'hFFFF1FFFF0F01000)) 
    \keylen_ctrl[0]_i_1 
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(\keylen_ctrl_reg[0]_0 ),
        .I3(\out_reg_reg[2]_1 ),
        .I4(\keylen_ctrl_reg[0]_1 ),
        .I5(\keylen_ctrl_reg[0]_2 ),
        .O(\out_reg_reg[3]_0 ));
  LUT4 #(
    .INIT(16'hFFF7)) 
    \keylen_ctrl[0]_i_11 
       (.I0(Q[25]),
        .I1(Q[24]),
        .I2(Q[9]),
        .I3(Q[13]),
        .O(\keylen_ctrl[0]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT5 #(
    .INIT(32'hFFFFFDFF)) 
    \keylen_ctrl[0]_i_12 
       (.I0(Q[16]),
        .I1(Q[10]),
        .I2(Q[15]),
        .I3(Q[14]),
        .I4(Q[26]),
        .O(\keylen_ctrl[0]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \keylen_ctrl[0]_i_3 
       (.I0(\out_reg_reg[2]_0 ),
        .I1(\keylen_ctrl[0]_i_6_n_0 ),
        .I2(\keylen_ctrl_reg[0] ),
        .I3(\keylen_ctrl[0]_i_8_n_0 ),
        .I4(\keylen_ctrl[0]_i_9_n_0 ),
        .O(\out_reg_reg[2]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFBFFFBF)) 
    \keylen_ctrl[0]_i_5 
       (.I0(\div_count[2]_i_9_n_0 ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(\out_reg_reg[2]_0 ));
  LUT5 #(
    .INIT(32'hFFFFEFFF)) 
    \keylen_ctrl[0]_i_6 
       (.I0(Q[19]),
        .I1(Q[20]),
        .I2(Q[22]),
        .I3(Q[18]),
        .I4(\keylen_ctrl[0]_i_11_n_0 ),
        .O(\keylen_ctrl[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \keylen_ctrl[0]_i_8 
       (.I0(Q[23]),
        .I1(Q[21]),
        .I2(Q[17]),
        .I3(Q[8]),
        .O(\keylen_ctrl[0]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    \keylen_ctrl[0]_i_9 
       (.I0(Q[28]),
        .I1(Q[27]),
        .I2(Q[11]),
        .I3(Q[12]),
        .I4(\keylen_ctrl[0]_i_12_n_0 ),
        .O(\keylen_ctrl[0]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h1F10)) 
    \keylen_ctrl[2]_i_1 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(\keylen_ctrl_reg[2] ),
        .I3(\keylen_ctrl_reg[2]_0 ),
        .O(\out_reg_reg[4]_0 ));
  LUT5 #(
    .INIT(32'h40040000)) 
    \out_reg[15]_i_1 
       (.I0(part_count[0]),
        .I1(part_count[1]),
        .I2(shi1),
        .I3(rx[8]),
        .I4(en_valid),
        .O(\out_reg[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h40040000)) 
    \out_reg[23]_i_1 
       (.I0(part_count[1]),
        .I1(part_count[0]),
        .I2(shi1),
        .I3(rx[8]),
        .I4(en_valid),
        .O(\out_reg[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h10010000)) 
    \out_reg[31]_i_1 
       (.I0(part_count[1]),
        .I1(part_count[0]),
        .I2(shi1),
        .I3(rx[8]),
        .I4(en_valid),
        .O(\out_reg[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80080000)) 
    \out_reg[7]_i_1__0 
       (.I0(part_count[1]),
        .I1(part_count[0]),
        .I2(shi1),
        .I3(rx[8]),
        .I4(en_valid),
        .O(\out_reg[7]_i_1__0_n_0 ));
  FDCE \out_reg_reg[0] 
       (.C(clk),
        .CE(\out_reg[7]_i_1__0_n_0 ),
        .CLR(\out_reg_reg[0]_1 ),
        .D(rx[0]),
        .Q(Q[0]));
  FDCE \out_reg_reg[10] 
       (.C(clk),
        .CE(\out_reg[15]_i_1_n_0 ),
        .CLR(\out_reg_reg[0]_1 ),
        .D(rx[2]),
        .Q(Q[10]));
  FDCE \out_reg_reg[11] 
       (.C(clk),
        .CE(\out_reg[15]_i_1_n_0 ),
        .CLR(\out_reg_reg[0]_1 ),
        .D(rx[3]),
        .Q(Q[11]));
  FDCE \out_reg_reg[12] 
       (.C(clk),
        .CE(\out_reg[15]_i_1_n_0 ),
        .CLR(\out_reg_reg[0]_1 ),
        .D(rx[4]),
        .Q(Q[12]));
  FDCE \out_reg_reg[13] 
       (.C(clk),
        .CE(\out_reg[15]_i_1_n_0 ),
        .CLR(\out_reg_reg[0]_1 ),
        .D(rx[5]),
        .Q(Q[13]));
  FDCE \out_reg_reg[14] 
       (.C(clk),
        .CE(\out_reg[15]_i_1_n_0 ),
        .CLR(\out_reg_reg[0]_1 ),
        .D(rx[6]),
        .Q(Q[14]));
  FDCE \out_reg_reg[15] 
       (.C(clk),
        .CE(\out_reg[15]_i_1_n_0 ),
        .CLR(\out_reg_reg[0]_1 ),
        .D(rx[7]),
        .Q(Q[15]));
  FDCE \out_reg_reg[16] 
       (.C(clk),
        .CE(\out_reg[23]_i_1_n_0 ),
        .CLR(\out_reg_reg[0]_1 ),
        .D(rx[0]),
        .Q(Q[16]));
  FDCE \out_reg_reg[17] 
       (.C(clk),
        .CE(\out_reg[23]_i_1_n_0 ),
        .CLR(\out_reg_reg[0]_1 ),
        .D(rx[1]),
        .Q(Q[17]));
  FDCE \out_reg_reg[18] 
       (.C(clk),
        .CE(\out_reg[23]_i_1_n_0 ),
        .CLR(\out_reg_reg[0]_1 ),
        .D(rx[2]),
        .Q(Q[18]));
  FDCE \out_reg_reg[19] 
       (.C(clk),
        .CE(\out_reg[23]_i_1_n_0 ),
        .CLR(\out_reg_reg[0]_1 ),
        .D(rx[3]),
        .Q(Q[19]));
  FDCE \out_reg_reg[1] 
       (.C(clk),
        .CE(\out_reg[7]_i_1__0_n_0 ),
        .CLR(\out_reg_reg[0]_1 ),
        .D(rx[1]),
        .Q(Q[1]));
  FDCE \out_reg_reg[20] 
       (.C(clk),
        .CE(\out_reg[23]_i_1_n_0 ),
        .CLR(\out_reg_reg[0]_1 ),
        .D(rx[4]),
        .Q(Q[20]));
  FDCE \out_reg_reg[21] 
       (.C(clk),
        .CE(\out_reg[23]_i_1_n_0 ),
        .CLR(\out_reg_reg[0]_1 ),
        .D(rx[5]),
        .Q(Q[21]));
  FDCE \out_reg_reg[22] 
       (.C(clk),
        .CE(\out_reg[23]_i_1_n_0 ),
        .CLR(\out_reg_reg[0]_1 ),
        .D(rx[6]),
        .Q(Q[22]));
  FDCE \out_reg_reg[23] 
       (.C(clk),
        .CE(\out_reg[23]_i_1_n_0 ),
        .CLR(\out_reg_reg[0]_1 ),
        .D(rx[7]),
        .Q(Q[23]));
  FDCE \out_reg_reg[24] 
       (.C(clk),
        .CE(\out_reg[31]_i_1_n_0 ),
        .CLR(\out_reg_reg[0]_1 ),
        .D(rx[0]),
        .Q(Q[24]));
  FDCE \out_reg_reg[25] 
       (.C(clk),
        .CE(\out_reg[31]_i_1_n_0 ),
        .CLR(\out_reg_reg[0]_1 ),
        .D(rx[1]),
        .Q(Q[25]));
  FDCE \out_reg_reg[26] 
       (.C(clk),
        .CE(\out_reg[31]_i_1_n_0 ),
        .CLR(\out_reg_reg[0]_1 ),
        .D(rx[2]),
        .Q(Q[26]));
  FDCE \out_reg_reg[27] 
       (.C(clk),
        .CE(\out_reg[31]_i_1_n_0 ),
        .CLR(\out_reg_reg[0]_1 ),
        .D(rx[3]),
        .Q(Q[27]));
  FDCE \out_reg_reg[28] 
       (.C(clk),
        .CE(\out_reg[31]_i_1_n_0 ),
        .CLR(\out_reg_reg[0]_1 ),
        .D(rx[4]),
        .Q(Q[28]));
  FDCE \out_reg_reg[29] 
       (.C(clk),
        .CE(\out_reg[31]_i_1_n_0 ),
        .CLR(\out_reg_reg[0]_1 ),
        .D(rx[5]),
        .Q(Q[29]));
  FDCE \out_reg_reg[2] 
       (.C(clk),
        .CE(\out_reg[7]_i_1__0_n_0 ),
        .CLR(\out_reg_reg[0]_1 ),
        .D(rx[2]),
        .Q(Q[2]));
  FDCE \out_reg_reg[30] 
       (.C(clk),
        .CE(\out_reg[31]_i_1_n_0 ),
        .CLR(\out_reg_reg[0]_1 ),
        .D(rx[6]),
        .Q(Q[30]));
  FDCE \out_reg_reg[31] 
       (.C(clk),
        .CE(\out_reg[31]_i_1_n_0 ),
        .CLR(\out_reg_reg[0]_1 ),
        .D(rx[7]),
        .Q(Q[31]));
  FDCE \out_reg_reg[3] 
       (.C(clk),
        .CE(\out_reg[7]_i_1__0_n_0 ),
        .CLR(\out_reg_reg[0]_1 ),
        .D(rx[3]),
        .Q(Q[3]));
  FDCE \out_reg_reg[4] 
       (.C(clk),
        .CE(\out_reg[7]_i_1__0_n_0 ),
        .CLR(\out_reg_reg[0]_1 ),
        .D(rx[4]),
        .Q(Q[4]));
  FDCE \out_reg_reg[5] 
       (.C(clk),
        .CE(\out_reg[7]_i_1__0_n_0 ),
        .CLR(\out_reg_reg[0]_1 ),
        .D(rx[5]),
        .Q(Q[5]));
  FDCE \out_reg_reg[6] 
       (.C(clk),
        .CE(\out_reg[7]_i_1__0_n_0 ),
        .CLR(\out_reg_reg[0]_1 ),
        .D(rx[6]),
        .Q(Q[6]));
  FDCE \out_reg_reg[7] 
       (.C(clk),
        .CE(\out_reg[7]_i_1__0_n_0 ),
        .CLR(\out_reg_reg[0]_1 ),
        .D(rx[7]),
        .Q(Q[7]));
  FDCE \out_reg_reg[8] 
       (.C(clk),
        .CE(\out_reg[15]_i_1_n_0 ),
        .CLR(\out_reg_reg[0]_1 ),
        .D(rx[0]),
        .Q(Q[8]));
  FDCE \out_reg_reg[9] 
       (.C(clk),
        .CE(\out_reg[15]_i_1_n_0 ),
        .CLR(\out_reg_reg[0]_1 ),
        .D(rx[1]),
        .Q(Q[9]));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \outport_speed[3]_i_1 
       (.I0(\outport_speed_reg[3] ),
        .I1(\outport_speed[3]_i_2_n_0 ),
        .I2(Q[16]),
        .I3(config_pin[0]),
        .I4(\outport_speed[3]_i_3_n_0 ),
        .I5(\outport_speed[3]_i_4_n_0 ),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7FFF)) 
    \outport_speed[3]_i_2 
       (.I0(Q[10]),
        .I1(Q[24]),
        .I2(Q[20]),
        .I3(Q[22]),
        .I4(\outport_speed[3]_i_5_n_0 ),
        .I5(\outport_speed[3]_i_6_n_0 ),
        .O(\outport_speed[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \outport_speed[3]_i_3 
       (.I0(Q[15]),
        .I1(Q[14]),
        .O(\outport_speed[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFFFFFF)) 
    \outport_speed[3]_i_4 
       (.I0(Q[26]),
        .I1(Q[27]),
        .I2(Q[11]),
        .I3(Q[28]),
        .I4(Q[19]),
        .I5(Q[25]),
        .O(\outport_speed[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \outport_speed[3]_i_5 
       (.I0(Q[9]),
        .I1(Q[13]),
        .I2(Q[8]),
        .I3(Q[12]),
        .O(\outport_speed[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \outport_speed[3]_i_6 
       (.I0(\keylen_ctrl_reg[0] ),
        .I1(Q[17]),
        .I2(Q[21]),
        .I3(Q[23]),
        .I4(Q[18]),
        .O(\outport_speed[3]_i_6_n_0 ));
  FDCE ready_reg0_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(shi0_reg_0),
        .D(ready_reg),
        .Q(ready_reg0_reg_0));
  LUT3 #(
    .INIT(8'hB8)) 
    ready_reg1_i_1
       (.I0(ready_reg0_reg_0),
        .I1(config_pin[2]),
        .I2(ready_reg1),
        .O(ready_reg1_i_1_n_0));
  FDRE ready_reg1_reg
       (.C(clk),
        .CE(1'b1),
        .D(ready_reg1_i_1_n_0),
        .Q(ready_reg1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8FFFFF8F80000080)) 
    ready_reg_i_1__2
       (.I0(part_count[0]),
        .I1(part_count[1]),
        .I2(en_valid),
        .I3(rx[8]),
        .I4(shi1),
        .I5(ready_reg),
        .O(ready_reg_i_1__2_n_0));
  FDCE ready_reg_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(shi0_reg_0),
        .D(ready_reg_i_1__2_n_0),
        .Q(ready_reg));
  FDCE shi0_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(shi0_reg_0),
        .D(rx[8]),
        .Q(shi0));
  FDCE shi1_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(shi0_reg_0),
        .D(shi0),
        .Q(shi1));
  LUT5 #(
    .INIT(32'hFFFFFF7F)) 
    \waddr[5]_i_13 
       (.I0(Q[18]),
        .I1(Q[16]),
        .I2(Q[14]),
        .I3(\waddr[5]_i_17_n_0 ),
        .I4(\waddr[5]_i_18_n_0 ),
        .O(\waddr[5]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \waddr[5]_i_14 
       (.I0(Q[12]),
        .I1(Q[8]),
        .I2(Q[13]),
        .I3(Q[9]),
        .I4(\waddr[5]_i_19_n_0 ),
        .O(\waddr[5]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \waddr[5]_i_16 
       (.I0(\keylen_ctrl_reg[0] ),
        .I1(\div_count[2]_i_9_n_0 ),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\waddr[5]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \waddr[5]_i_17 
       (.I0(Q[27]),
        .I1(Q[28]),
        .I2(Q[21]),
        .I3(Q[23]),
        .O(\waddr[5]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \waddr[5]_i_18 
       (.I0(Q[25]),
        .I1(Q[15]),
        .I2(Q[17]),
        .I3(Q[20]),
        .O(\waddr[5]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF7FFFFFFFFFFF)) 
    \waddr[5]_i_19 
       (.I0(Q[10]),
        .I1(Q[24]),
        .I2(Q[26]),
        .I3(Q[19]),
        .I4(Q[11]),
        .I5(Q[22]),
        .O(\waddr[5]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000010001000100)) 
    \waddr[5]_i_7 
       (.I0(\waddr[5]_i_13_n_0 ),
        .I1(\waddr[5]_i_14_n_0 ),
        .I2(\wdata_reg[0] ),
        .I3(config_pin[0]),
        .I4(\wdata_reg[0]_0 ),
        .I5(\waddr[5]_i_16_n_0 ),
        .O(config_pin_0_sn_1));
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \wdata[0]_i_4 
       (.I0(Q[0]),
        .I1(\wdata_reg[0]_1 ),
        .I2(\waddr[5]_i_13_n_0 ),
        .I3(\waddr[5]_i_16_n_0 ),
        .I4(\waddr[5]_i_14_n_0 ),
        .O(\out_reg_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "aes_inv_sbox" *) 
module platform_aes_top_0_2_aes_inv_sbox
   (\block_w3_reg_reg[6] ,
    \block_w3_reg_reg[6]_0 ,
    \block_w3_reg_reg[6]_1 ,
    \block_w3_reg_reg[6]_2 ,
    \block_w3_reg_reg[6]_3 ,
    \block_w3_reg_reg[6]_4 ,
    \block_w3_reg_reg[6]_5 ,
    \block_w3_reg_reg[6]_6 ,
    \block_w3_reg_reg[14] ,
    \block_w3_reg_reg[14]_0 ,
    \block_w3_reg_reg[14]_1 ,
    \block_w3_reg_reg[14]_2 ,
    \block_w3_reg_reg[14]_3 ,
    \block_w3_reg_reg[14]_4 ,
    \block_w3_reg_reg[14]_5 ,
    \block_w3_reg_reg[14]_6 ,
    \block_w3_reg_reg[22] ,
    \block_w3_reg_reg[22]_0 ,
    \block_w3_reg_reg[22]_1 ,
    \block_w3_reg_reg[22]_2 ,
    \block_w3_reg_reg[22]_3 ,
    \block_w3_reg_reg[22]_4 ,
    \block_w3_reg_reg[22]_5 ,
    \block_w3_reg_reg[22]_6 ,
    \block_w3_reg_reg[30] ,
    \block_w3_reg_reg[30]_0 ,
    \block_w3_reg_reg[30]_1 ,
    \block_w3_reg_reg[30]_2 ,
    \block_w3_reg_reg[30]_3 ,
    \block_w3_reg_reg[30]_4 ,
    \block_w3_reg_reg[30]_5 ,
    \block_w3_reg_reg[30]_6 ,
    tmp_sboxw,
    \block_w3_reg[0]_i_6 ,
    \block_w3_reg[0]_i_6_0 ,
    \block_w3_reg[1]_i_6 ,
    \block_w3_reg[1]_i_6_0 ,
    \block_w3_reg[2]_i_5 ,
    \block_w3_reg[2]_i_5_0 ,
    \block_w3_reg[3]_i_6 ,
    \block_w3_reg[3]_i_6_0 ,
    \block_w3_reg[4]_i_6 ,
    \block_w3_reg[4]_i_6_0 ,
    \block_w3_reg[5]_i_6 ,
    \block_w3_reg[5]_i_6_0 ,
    \block_w3_reg[6]_i_6 ,
    \block_w3_reg[6]_i_6_0 ,
    \block_w3_reg[7]_i_5 ,
    \block_w3_reg[7]_i_5_0 ,
    \block_w3_reg[8]_i_6 ,
    \block_w3_reg[8]_i_6_0 ,
    \block_w3_reg[9]_i_6 ,
    \block_w3_reg[9]_i_6_0 ,
    \block_w3_reg[10]_i_6 ,
    \block_w3_reg[10]_i_6_0 ,
    \block_w3_reg[11]_i_6 ,
    \block_w3_reg[11]_i_6_0 ,
    \block_w3_reg[12]_i_6 ,
    \block_w3_reg[12]_i_6_0 ,
    \block_w3_reg[13]_i_6 ,
    \block_w3_reg[13]_i_6_0 ,
    \block_w3_reg[14]_i_5 ,
    \block_w3_reg[14]_i_5_0 ,
    \block_w3_reg[15]_i_5 ,
    \block_w3_reg[15]_i_5_0 ,
    \block_w3_reg[16]_i_5 ,
    \block_w3_reg[16]_i_5_0 ,
    \block_w3_reg[17]_i_6 ,
    \block_w3_reg[17]_i_6_0 ,
    \block_w3_reg[18]_i_6 ,
    \block_w3_reg[18]_i_6_0 ,
    \block_w3_reg[19]_i_6 ,
    \block_w3_reg[19]_i_6_0 ,
    \block_w3_reg[20]_i_6 ,
    \block_w3_reg[20]_i_6_0 ,
    \block_w3_reg[21]_i_6 ,
    \block_w3_reg[21]_i_6_0 ,
    \block_w3_reg[22]_i_5 ,
    \block_w3_reg[22]_i_5_0 ,
    \block_w3_reg[23]_i_5 ,
    \block_w3_reg[23]_i_5_0 ,
    \block_w3_reg[24]_i_6 ,
    \block_w3_reg[24]_i_6_0 ,
    \block_w3_reg[25]_i_6 ,
    \block_w3_reg[25]_i_6_0 ,
    \block_w3_reg[26]_i_6 ,
    \block_w3_reg[26]_i_6_0 ,
    \block_w3_reg[27]_i_6 ,
    \block_w3_reg[27]_i_6_0 ,
    \block_w3_reg[28]_i_6 ,
    \block_w3_reg[28]_i_6_0 ,
    \block_w3_reg[29]_i_6 ,
    \block_w3_reg[29]_i_6_0 ,
    \block_w3_reg[30]_i_5 ,
    \block_w3_reg[30]_i_5_0 ,
    \block_w3_reg[31]_i_7 ,
    \block_w3_reg[31]_i_7_0 );
  output \block_w3_reg_reg[6] ;
  output \block_w3_reg_reg[6]_0 ;
  output \block_w3_reg_reg[6]_1 ;
  output \block_w3_reg_reg[6]_2 ;
  output \block_w3_reg_reg[6]_3 ;
  output \block_w3_reg_reg[6]_4 ;
  output \block_w3_reg_reg[6]_5 ;
  output \block_w3_reg_reg[6]_6 ;
  output \block_w3_reg_reg[14] ;
  output \block_w3_reg_reg[14]_0 ;
  output \block_w3_reg_reg[14]_1 ;
  output \block_w3_reg_reg[14]_2 ;
  output \block_w3_reg_reg[14]_3 ;
  output \block_w3_reg_reg[14]_4 ;
  output \block_w3_reg_reg[14]_5 ;
  output \block_w3_reg_reg[14]_6 ;
  output \block_w3_reg_reg[22] ;
  output \block_w3_reg_reg[22]_0 ;
  output \block_w3_reg_reg[22]_1 ;
  output \block_w3_reg_reg[22]_2 ;
  output \block_w3_reg_reg[22]_3 ;
  output \block_w3_reg_reg[22]_4 ;
  output \block_w3_reg_reg[22]_5 ;
  output \block_w3_reg_reg[22]_6 ;
  output \block_w3_reg_reg[30] ;
  output \block_w3_reg_reg[30]_0 ;
  output \block_w3_reg_reg[30]_1 ;
  output \block_w3_reg_reg[30]_2 ;
  output \block_w3_reg_reg[30]_3 ;
  output \block_w3_reg_reg[30]_4 ;
  output \block_w3_reg_reg[30]_5 ;
  output \block_w3_reg_reg[30]_6 ;
  input [3:0]tmp_sboxw;
  input \block_w3_reg[0]_i_6 ;
  input \block_w3_reg[0]_i_6_0 ;
  input \block_w3_reg[1]_i_6 ;
  input \block_w3_reg[1]_i_6_0 ;
  input \block_w3_reg[2]_i_5 ;
  input \block_w3_reg[2]_i_5_0 ;
  input \block_w3_reg[3]_i_6 ;
  input \block_w3_reg[3]_i_6_0 ;
  input \block_w3_reg[4]_i_6 ;
  input \block_w3_reg[4]_i_6_0 ;
  input \block_w3_reg[5]_i_6 ;
  input \block_w3_reg[5]_i_6_0 ;
  input \block_w3_reg[6]_i_6 ;
  input \block_w3_reg[6]_i_6_0 ;
  input \block_w3_reg[7]_i_5 ;
  input \block_w3_reg[7]_i_5_0 ;
  input \block_w3_reg[8]_i_6 ;
  input \block_w3_reg[8]_i_6_0 ;
  input \block_w3_reg[9]_i_6 ;
  input \block_w3_reg[9]_i_6_0 ;
  input \block_w3_reg[10]_i_6 ;
  input \block_w3_reg[10]_i_6_0 ;
  input \block_w3_reg[11]_i_6 ;
  input \block_w3_reg[11]_i_6_0 ;
  input \block_w3_reg[12]_i_6 ;
  input \block_w3_reg[12]_i_6_0 ;
  input \block_w3_reg[13]_i_6 ;
  input \block_w3_reg[13]_i_6_0 ;
  input \block_w3_reg[14]_i_5 ;
  input \block_w3_reg[14]_i_5_0 ;
  input \block_w3_reg[15]_i_5 ;
  input \block_w3_reg[15]_i_5_0 ;
  input \block_w3_reg[16]_i_5 ;
  input \block_w3_reg[16]_i_5_0 ;
  input \block_w3_reg[17]_i_6 ;
  input \block_w3_reg[17]_i_6_0 ;
  input \block_w3_reg[18]_i_6 ;
  input \block_w3_reg[18]_i_6_0 ;
  input \block_w3_reg[19]_i_6 ;
  input \block_w3_reg[19]_i_6_0 ;
  input \block_w3_reg[20]_i_6 ;
  input \block_w3_reg[20]_i_6_0 ;
  input \block_w3_reg[21]_i_6 ;
  input \block_w3_reg[21]_i_6_0 ;
  input \block_w3_reg[22]_i_5 ;
  input \block_w3_reg[22]_i_5_0 ;
  input \block_w3_reg[23]_i_5 ;
  input \block_w3_reg[23]_i_5_0 ;
  input \block_w3_reg[24]_i_6 ;
  input \block_w3_reg[24]_i_6_0 ;
  input \block_w3_reg[25]_i_6 ;
  input \block_w3_reg[25]_i_6_0 ;
  input \block_w3_reg[26]_i_6 ;
  input \block_w3_reg[26]_i_6_0 ;
  input \block_w3_reg[27]_i_6 ;
  input \block_w3_reg[27]_i_6_0 ;
  input \block_w3_reg[28]_i_6 ;
  input \block_w3_reg[28]_i_6_0 ;
  input \block_w3_reg[29]_i_6 ;
  input \block_w3_reg[29]_i_6_0 ;
  input \block_w3_reg[30]_i_5 ;
  input \block_w3_reg[30]_i_5_0 ;
  input \block_w3_reg[31]_i_7 ;
  input \block_w3_reg[31]_i_7_0 ;

  wire \block_w3_reg[0]_i_6 ;
  wire \block_w3_reg[0]_i_6_0 ;
  wire \block_w3_reg[10]_i_6 ;
  wire \block_w3_reg[10]_i_6_0 ;
  wire \block_w3_reg[11]_i_6 ;
  wire \block_w3_reg[11]_i_6_0 ;
  wire \block_w3_reg[12]_i_6 ;
  wire \block_w3_reg[12]_i_6_0 ;
  wire \block_w3_reg[13]_i_6 ;
  wire \block_w3_reg[13]_i_6_0 ;
  wire \block_w3_reg[14]_i_5 ;
  wire \block_w3_reg[14]_i_5_0 ;
  wire \block_w3_reg[15]_i_5 ;
  wire \block_w3_reg[15]_i_5_0 ;
  wire \block_w3_reg[16]_i_5 ;
  wire \block_w3_reg[16]_i_5_0 ;
  wire \block_w3_reg[17]_i_6 ;
  wire \block_w3_reg[17]_i_6_0 ;
  wire \block_w3_reg[18]_i_6 ;
  wire \block_w3_reg[18]_i_6_0 ;
  wire \block_w3_reg[19]_i_6 ;
  wire \block_w3_reg[19]_i_6_0 ;
  wire \block_w3_reg[1]_i_6 ;
  wire \block_w3_reg[1]_i_6_0 ;
  wire \block_w3_reg[20]_i_6 ;
  wire \block_w3_reg[20]_i_6_0 ;
  wire \block_w3_reg[21]_i_6 ;
  wire \block_w3_reg[21]_i_6_0 ;
  wire \block_w3_reg[22]_i_5 ;
  wire \block_w3_reg[22]_i_5_0 ;
  wire \block_w3_reg[23]_i_5 ;
  wire \block_w3_reg[23]_i_5_0 ;
  wire \block_w3_reg[24]_i_6 ;
  wire \block_w3_reg[24]_i_6_0 ;
  wire \block_w3_reg[25]_i_6 ;
  wire \block_w3_reg[25]_i_6_0 ;
  wire \block_w3_reg[26]_i_6 ;
  wire \block_w3_reg[26]_i_6_0 ;
  wire \block_w3_reg[27]_i_6 ;
  wire \block_w3_reg[27]_i_6_0 ;
  wire \block_w3_reg[28]_i_6 ;
  wire \block_w3_reg[28]_i_6_0 ;
  wire \block_w3_reg[29]_i_6 ;
  wire \block_w3_reg[29]_i_6_0 ;
  wire \block_w3_reg[2]_i_5 ;
  wire \block_w3_reg[2]_i_5_0 ;
  wire \block_w3_reg[30]_i_5 ;
  wire \block_w3_reg[30]_i_5_0 ;
  wire \block_w3_reg[31]_i_7 ;
  wire \block_w3_reg[31]_i_7_0 ;
  wire \block_w3_reg[3]_i_6 ;
  wire \block_w3_reg[3]_i_6_0 ;
  wire \block_w3_reg[4]_i_6 ;
  wire \block_w3_reg[4]_i_6_0 ;
  wire \block_w3_reg[5]_i_6 ;
  wire \block_w3_reg[5]_i_6_0 ;
  wire \block_w3_reg[6]_i_6 ;
  wire \block_w3_reg[6]_i_6_0 ;
  wire \block_w3_reg[7]_i_5 ;
  wire \block_w3_reg[7]_i_5_0 ;
  wire \block_w3_reg[8]_i_6 ;
  wire \block_w3_reg[8]_i_6_0 ;
  wire \block_w3_reg[9]_i_6 ;
  wire \block_w3_reg[9]_i_6_0 ;
  wire \block_w3_reg_reg[14] ;
  wire \block_w3_reg_reg[14]_0 ;
  wire \block_w3_reg_reg[14]_1 ;
  wire \block_w3_reg_reg[14]_2 ;
  wire \block_w3_reg_reg[14]_3 ;
  wire \block_w3_reg_reg[14]_4 ;
  wire \block_w3_reg_reg[14]_5 ;
  wire \block_w3_reg_reg[14]_6 ;
  wire \block_w3_reg_reg[22] ;
  wire \block_w3_reg_reg[22]_0 ;
  wire \block_w3_reg_reg[22]_1 ;
  wire \block_w3_reg_reg[22]_2 ;
  wire \block_w3_reg_reg[22]_3 ;
  wire \block_w3_reg_reg[22]_4 ;
  wire \block_w3_reg_reg[22]_5 ;
  wire \block_w3_reg_reg[22]_6 ;
  wire \block_w3_reg_reg[30] ;
  wire \block_w3_reg_reg[30]_0 ;
  wire \block_w3_reg_reg[30]_1 ;
  wire \block_w3_reg_reg[30]_2 ;
  wire \block_w3_reg_reg[30]_3 ;
  wire \block_w3_reg_reg[30]_4 ;
  wire \block_w3_reg_reg[30]_5 ;
  wire \block_w3_reg_reg[30]_6 ;
  wire \block_w3_reg_reg[6] ;
  wire \block_w3_reg_reg[6]_0 ;
  wire \block_w3_reg_reg[6]_1 ;
  wire \block_w3_reg_reg[6]_2 ;
  wire \block_w3_reg_reg[6]_3 ;
  wire \block_w3_reg_reg[6]_4 ;
  wire \block_w3_reg_reg[6]_5 ;
  wire \block_w3_reg_reg[6]_6 ;
  wire [3:0]tmp_sboxw;

  MUXF7 \block_w3_reg_reg[0]_i_7 
       (.I0(\block_w3_reg[0]_i_6 ),
        .I1(\block_w3_reg[0]_i_6_0 ),
        .O(\block_w3_reg_reg[6] ),
        .S(tmp_sboxw[0]));
  MUXF7 \block_w3_reg_reg[1]_i_9 
       (.I0(\block_w3_reg[1]_i_6 ),
        .I1(\block_w3_reg[1]_i_6_0 ),
        .O(\block_w3_reg_reg[6]_0 ),
        .S(tmp_sboxw[0]));
  MUXF7 \block_w3_reg_reg[2]_i_9 
       (.I0(\block_w3_reg[2]_i_5 ),
        .I1(\block_w3_reg[2]_i_5_0 ),
        .O(\block_w3_reg_reg[6]_1 ),
        .S(tmp_sboxw[0]));
  MUXF7 \block_w3_reg_reg[3]_i_10 
       (.I0(\block_w3_reg[3]_i_6 ),
        .I1(\block_w3_reg[3]_i_6_0 ),
        .O(\block_w3_reg_reg[6]_2 ),
        .S(tmp_sboxw[0]));
  MUXF7 \block_w3_reg_reg[4]_i_11 
       (.I0(\block_w3_reg[4]_i_6 ),
        .I1(\block_w3_reg[4]_i_6_0 ),
        .O(\block_w3_reg_reg[6]_3 ),
        .S(tmp_sboxw[0]));
  MUXF7 \block_w3_reg_reg[5]_i_15 
       (.I0(\block_w3_reg[5]_i_6 ),
        .I1(\block_w3_reg[5]_i_6_0 ),
        .O(\block_w3_reg_reg[6]_4 ),
        .S(tmp_sboxw[0]));
  MUXF7 \block_w3_reg_reg[6]_i_14 
       (.I0(\block_w3_reg[6]_i_6 ),
        .I1(\block_w3_reg[6]_i_6_0 ),
        .O(\block_w3_reg_reg[6]_5 ),
        .S(tmp_sboxw[0]));
  MUXF7 \block_w3_reg_reg[7]_i_13 
       (.I0(\block_w3_reg[7]_i_5 ),
        .I1(\block_w3_reg[7]_i_5_0 ),
        .O(\block_w3_reg_reg[6]_6 ),
        .S(tmp_sboxw[0]));
  MUXF7 \inv_sbox_inferred__0/block_w3_reg_reg[10]_i_8 
       (.I0(\block_w3_reg[10]_i_6 ),
        .I1(\block_w3_reg[10]_i_6_0 ),
        .O(\block_w3_reg_reg[14]_1 ),
        .S(tmp_sboxw[1]));
  MUXF7 \inv_sbox_inferred__0/block_w3_reg_reg[11]_i_9 
       (.I0(\block_w3_reg[11]_i_6 ),
        .I1(\block_w3_reg[11]_i_6_0 ),
        .O(\block_w3_reg_reg[14]_2 ),
        .S(tmp_sboxw[1]));
  MUXF7 \inv_sbox_inferred__0/block_w3_reg_reg[12]_i_10 
       (.I0(\block_w3_reg[12]_i_6 ),
        .I1(\block_w3_reg[12]_i_6_0 ),
        .O(\block_w3_reg_reg[14]_3 ),
        .S(tmp_sboxw[1]));
  MUXF7 \inv_sbox_inferred__0/block_w3_reg_reg[13]_i_15 
       (.I0(\block_w3_reg[13]_i_6 ),
        .I1(\block_w3_reg[13]_i_6_0 ),
        .O(\block_w3_reg_reg[14]_4 ),
        .S(tmp_sboxw[1]));
  MUXF7 \inv_sbox_inferred__0/block_w3_reg_reg[14]_i_13 
       (.I0(\block_w3_reg[14]_i_5 ),
        .I1(\block_w3_reg[14]_i_5_0 ),
        .O(\block_w3_reg_reg[14]_5 ),
        .S(tmp_sboxw[1]));
  MUXF7 \inv_sbox_inferred__0/block_w3_reg_reg[15]_i_12 
       (.I0(\block_w3_reg[15]_i_5 ),
        .I1(\block_w3_reg[15]_i_5_0 ),
        .O(\block_w3_reg_reg[14]_6 ),
        .S(tmp_sboxw[1]));
  MUXF7 \inv_sbox_inferred__0/block_w3_reg_reg[8]_i_8 
       (.I0(\block_w3_reg[8]_i_6 ),
        .I1(\block_w3_reg[8]_i_6_0 ),
        .O(\block_w3_reg_reg[14] ),
        .S(tmp_sboxw[1]));
  MUXF7 \inv_sbox_inferred__0/block_w3_reg_reg[9]_i_7 
       (.I0(\block_w3_reg[9]_i_6 ),
        .I1(\block_w3_reg[9]_i_6_0 ),
        .O(\block_w3_reg_reg[14]_0 ),
        .S(tmp_sboxw[1]));
  MUXF7 \inv_sbox_inferred__1/block_w3_reg_reg[16]_i_8 
       (.I0(\block_w3_reg[16]_i_5 ),
        .I1(\block_w3_reg[16]_i_5_0 ),
        .O(\block_w3_reg_reg[22] ),
        .S(tmp_sboxw[2]));
  MUXF7 \inv_sbox_inferred__1/block_w3_reg_reg[17]_i_9 
       (.I0(\block_w3_reg[17]_i_6 ),
        .I1(\block_w3_reg[17]_i_6_0 ),
        .O(\block_w3_reg_reg[22]_0 ),
        .S(tmp_sboxw[2]));
  MUXF7 \inv_sbox_inferred__1/block_w3_reg_reg[18]_i_7 
       (.I0(\block_w3_reg[18]_i_6 ),
        .I1(\block_w3_reg[18]_i_6_0 ),
        .O(\block_w3_reg_reg[22]_1 ),
        .S(tmp_sboxw[2]));
  MUXF7 \inv_sbox_inferred__1/block_w3_reg_reg[19]_i_10 
       (.I0(\block_w3_reg[19]_i_6 ),
        .I1(\block_w3_reg[19]_i_6_0 ),
        .O(\block_w3_reg_reg[22]_2 ),
        .S(tmp_sboxw[2]));
  MUXF7 \inv_sbox_inferred__1/block_w3_reg_reg[20]_i_11 
       (.I0(\block_w3_reg[20]_i_6 ),
        .I1(\block_w3_reg[20]_i_6_0 ),
        .O(\block_w3_reg_reg[22]_3 ),
        .S(tmp_sboxw[2]));
  MUXF7 \inv_sbox_inferred__1/block_w3_reg_reg[21]_i_15 
       (.I0(\block_w3_reg[21]_i_6 ),
        .I1(\block_w3_reg[21]_i_6_0 ),
        .O(\block_w3_reg_reg[22]_4 ),
        .S(tmp_sboxw[2]));
  MUXF7 \inv_sbox_inferred__1/block_w3_reg_reg[22]_i_13 
       (.I0(\block_w3_reg[22]_i_5 ),
        .I1(\block_w3_reg[22]_i_5_0 ),
        .O(\block_w3_reg_reg[22]_5 ),
        .S(tmp_sboxw[2]));
  MUXF7 \inv_sbox_inferred__1/block_w3_reg_reg[23]_i_13 
       (.I0(\block_w3_reg[23]_i_5 ),
        .I1(\block_w3_reg[23]_i_5_0 ),
        .O(\block_w3_reg_reg[22]_6 ),
        .S(tmp_sboxw[2]));
  MUXF7 \inv_sbox_inferred__2/block_w3_reg_reg[24]_i_8 
       (.I0(\block_w3_reg[24]_i_6 ),
        .I1(\block_w3_reg[24]_i_6_0 ),
        .O(\block_w3_reg_reg[30] ),
        .S(tmp_sboxw[3]));
  MUXF7 \inv_sbox_inferred__2/block_w3_reg_reg[25]_i_7 
       (.I0(\block_w3_reg[25]_i_6 ),
        .I1(\block_w3_reg[25]_i_6_0 ),
        .O(\block_w3_reg_reg[30]_0 ),
        .S(tmp_sboxw[3]));
  MUXF7 \inv_sbox_inferred__2/block_w3_reg_reg[26]_i_7 
       (.I0(\block_w3_reg[26]_i_6 ),
        .I1(\block_w3_reg[26]_i_6_0 ),
        .O(\block_w3_reg_reg[30]_1 ),
        .S(tmp_sboxw[3]));
  MUXF7 \inv_sbox_inferred__2/block_w3_reg_reg[27]_i_10 
       (.I0(\block_w3_reg[27]_i_6 ),
        .I1(\block_w3_reg[27]_i_6_0 ),
        .O(\block_w3_reg_reg[30]_2 ),
        .S(tmp_sboxw[3]));
  MUXF7 \inv_sbox_inferred__2/block_w3_reg_reg[28]_i_10 
       (.I0(\block_w3_reg[28]_i_6 ),
        .I1(\block_w3_reg[28]_i_6_0 ),
        .O(\block_w3_reg_reg[30]_3 ),
        .S(tmp_sboxw[3]));
  MUXF7 \inv_sbox_inferred__2/block_w3_reg_reg[29]_i_14 
       (.I0(\block_w3_reg[29]_i_6 ),
        .I1(\block_w3_reg[29]_i_6_0 ),
        .O(\block_w3_reg_reg[30]_4 ),
        .S(tmp_sboxw[3]));
  MUXF7 \inv_sbox_inferred__2/block_w3_reg_reg[30]_i_12 
       (.I0(\block_w3_reg[30]_i_5 ),
        .I1(\block_w3_reg[30]_i_5_0 ),
        .O(\block_w3_reg_reg[30]_5 ),
        .S(tmp_sboxw[3]));
  MUXF7 \inv_sbox_inferred__2/block_w3_reg_reg[31]_i_15 
       (.I0(\block_w3_reg[31]_i_7 ),
        .I1(\block_w3_reg[31]_i_7_0 ),
        .O(\block_w3_reg_reg[30]_6 ),
        .S(tmp_sboxw[3]));
endmodule

(* ORIG_REF_NAME = "aes_iset" *) 
module platform_aes_top_0_2_aes_iset
   (\keylen_ctrl_reg[2]_0 ,
    \keylen_ctrl_reg[0]_0 ,
    config_pin_2_sp_1,
    iset_outport_ready32,
    ready_reg0_reg,
    p_0_in13_in,
    config_pin_1_sp_1,
    \div_count_reg[0]_P_0 ,
    \div_count_reg[3]_0 ,
    state__0,
    \FSM_sequential_state_reg[2]_0 ,
    Q,
    \outport_speed_reg[1]_0 ,
    config_pin_0_sp_1,
    read_en_reg_0,
    \config_pin[1]_0 ,
    \config_pin[1]_1 ,
    \FSM_sequential_state_reg[0]_0 ,
    \FSM_sequential_state_reg[0]_1 ,
    \address_reg_reg[0]_0 ,
    \address_reg_reg[1]_0 ,
    \address_reg_reg[0]_1 ,
    \wcount_reg[0]_0 ,
    \address_reg_reg[0]_2 ,
    \address_reg_reg[1]_1 ,
    E,
    next_new2_out,
    \data_out_reg_reg[31]_0 ,
    init_new1_out,
    \address_reg_reg[0]_3 ,
    \address_reg_reg[1]_2 ,
    \address_reg_reg[0]_4 ,
    \FSM_sequential_state_reg[2]_1 ,
    \FSM_sequential_state_reg[2]_2 ,
    \outport_speed_reg[0]_0 ,
    \outport_speed_reg[3]_0 ,
    \outport_speed_reg[1]_1 ,
    \outport_speed_reg[3]_1 ,
    \outport_speed_reg[2]_0 ,
    \outport_speed_reg[2]_1 ,
    \outport_speed_reg[1]_2 ,
    \outport_speed_reg[2]_2 ,
    \data_out_reg_reg[0]_0 ,
    clk,
    \keylen_ctrl_reg[2]_1 ,
    \FSM_sequential_state_reg[2]_3 ,
    \keylen_ctrl_reg[0]_1 ,
    read_en_reg_1,
    ready_reg1,
    \data_write_state_reg[0]_0 ,
    config_pin,
    D,
    pass_count,
    \wdata_reg[0]_0 ,
    \wdata_reg[0]_1 ,
    \data_buffer_reg[32]_0 ,
    \div_count_reg[1]_P_0 ,
    \keylen_ctrl_reg[1]_0 ,
    \div_count_reg[1]_P_1 ,
    \div_count_reg[1]_P_2 ,
    \div_count_reg[3]_1 ,
    \div_count_reg[0]_P_1 ,
    \div_count_reg[2]_0 ,
    \div_count_reg[2]_1 ,
    \clk_count_reg[6] ,
    O,
    \clk_count_reg[14] ,
    \clk_count_reg[10] ,
    valid_reg,
    \out[7]_i_3 ,
    \out[7]_i_11_0 ,
    \out[7]_i_11_1 ,
    valid_reg_0,
    valid_reg_1,
    valid_reg_2,
    valid_reg_3,
    encdec_reg,
    \address_reg_reg[3]_0 ,
    \outport_speed_reg[3]_2 );
  output \keylen_ctrl_reg[2]_0 ;
  output \keylen_ctrl_reg[0]_0 ;
  output config_pin_2_sp_1;
  output iset_outport_ready32;
  output ready_reg0_reg;
  output p_0_in13_in;
  output config_pin_1_sp_1;
  output \div_count_reg[0]_P_0 ;
  output \div_count_reg[3]_0 ;
  output [2:0]state__0;
  output \FSM_sequential_state_reg[2]_0 ;
  output [3:0]Q;
  output \outport_speed_reg[1]_0 ;
  output config_pin_0_sp_1;
  output read_en_reg_0;
  output \config_pin[1]_0 ;
  output \config_pin[1]_1 ;
  output \FSM_sequential_state_reg[0]_0 ;
  output \FSM_sequential_state_reg[0]_1 ;
  output [0:0]\address_reg_reg[0]_0 ;
  output [1:0]\address_reg_reg[1]_0 ;
  output [0:0]\address_reg_reg[0]_1 ;
  output \wcount_reg[0]_0 ;
  output [0:0]\address_reg_reg[0]_2 ;
  output [0:0]\address_reg_reg[1]_1 ;
  output [0:0]E;
  output next_new2_out;
  output [31:0]\data_out_reg_reg[31]_0 ;
  output init_new1_out;
  output [0:0]\address_reg_reg[0]_3 ;
  output [0:0]\address_reg_reg[1]_2 ;
  output [0:0]\address_reg_reg[0]_4 ;
  output \FSM_sequential_state_reg[2]_1 ;
  output \FSM_sequential_state_reg[2]_2 ;
  output [5:0]\outport_speed_reg[0]_0 ;
  output \outport_speed_reg[3]_0 ;
  output \outport_speed_reg[1]_1 ;
  output \outport_speed_reg[3]_1 ;
  output \outport_speed_reg[2]_0 ;
  output \outport_speed_reg[2]_1 ;
  output \outport_speed_reg[1]_2 ;
  output \outport_speed_reg[2]_2 ;
  output \data_out_reg_reg[0]_0 ;
  input clk;
  input \keylen_ctrl_reg[2]_1 ;
  input \FSM_sequential_state_reg[2]_3 ;
  input \keylen_ctrl_reg[0]_1 ;
  input read_en_reg_1;
  input ready_reg1;
  input \data_write_state_reg[0]_0 ;
  input [2:0]config_pin;
  input [31:0]D;
  input [1:0]pass_count;
  input \wdata_reg[0]_0 ;
  input \wdata_reg[0]_1 ;
  input \data_buffer_reg[32]_0 ;
  input \div_count_reg[1]_P_0 ;
  input \keylen_ctrl_reg[1]_0 ;
  input \div_count_reg[1]_P_1 ;
  input \div_count_reg[1]_P_2 ;
  input \div_count_reg[3]_1 ;
  input \div_count_reg[0]_P_1 ;
  input \div_count_reg[2]_0 ;
  input \div_count_reg[2]_1 ;
  input \clk_count_reg[6] ;
  input [1:0]O;
  input [1:0]\clk_count_reg[14] ;
  input [1:0]\clk_count_reg[10] ;
  input valid_reg;
  input \out[7]_i_3 ;
  input \out[7]_i_11_0 ;
  input \out[7]_i_11_1 ;
  input valid_reg_0;
  input valid_reg_1;
  input valid_reg_2;
  input valid_reg_3;
  input encdec_reg;
  input \address_reg_reg[3]_0 ;
  input [0:0]\outport_speed_reg[3]_2 ;

  wire [31:0]D;
  wire [0:0]E;
  wire \FSM_sequential_state[0]_i_1_n_0 ;
  wire \FSM_sequential_state[1]_i_1_n_0 ;
  wire \FSM_sequential_state[2]_i_1_n_0 ;
  wire \FSM_sequential_state[2]_i_4_n_0 ;
  wire \FSM_sequential_state[2]_i_5_n_0 ;
  wire \FSM_sequential_state[2]_i_6_n_0 ;
  wire \FSM_sequential_state_reg[0]_0 ;
  wire \FSM_sequential_state_reg[0]_1 ;
  wire \FSM_sequential_state_reg[2]_0 ;
  wire \FSM_sequential_state_reg[2]_1 ;
  wire \FSM_sequential_state_reg[2]_2 ;
  wire \FSM_sequential_state_reg[2]_3 ;
  wire [1:0]O;
  wire [3:0]Q;
  wire address_reg0;
  wire \address_reg[0]_i_1_n_0 ;
  wire \address_reg[1]_i_1_n_0 ;
  wire \address_reg[1]_i_2_n_0 ;
  wire \address_reg[3]_i_1_n_0 ;
  wire \address_reg[4]_i_1_n_0 ;
  wire \address_reg[5]_i_1_n_0 ;
  wire \address_reg[5]_i_2_n_0 ;
  wire \address_reg[5]_i_3_n_0 ;
  wire [0:0]\address_reg_reg[0]_0 ;
  wire [0:0]\address_reg_reg[0]_1 ;
  wire [0:0]\address_reg_reg[0]_2 ;
  wire [0:0]\address_reg_reg[0]_3 ;
  wire [0:0]\address_reg_reg[0]_4 ;
  wire [1:0]\address_reg_reg[1]_0 ;
  wire [0:0]\address_reg_reg[1]_1 ;
  wire [0:0]\address_reg_reg[1]_2 ;
  wire \address_reg_reg[3]_0 ;
  wire aes_working_i_1_n_0;
  wire aes_working_i_2_n_0;
  wire aes_working_reg_n_0;
  wire \block_reg[3][31]_i_2_n_0 ;
  wire clk;
  wire \clk_count[10]_i_2_n_0 ;
  wire \clk_count[14]_i_2_n_0 ;
  wire [1:0]\clk_count_reg[10] ;
  wire [1:0]\clk_count_reg[14] ;
  wire \clk_count_reg[6] ;
  wire [2:0]config_pin;
  wire \config_pin[1]_0 ;
  wire \config_pin[1]_1 ;
  wire config_pin_0_sn_1;
  wire config_pin_1_sn_1;
  wire config_pin_2_sn_1;
  wire \data_buffer[127]_i_1_n_0 ;
  wire \data_buffer[31]_i_1_n_0 ;
  wire \data_buffer[63]_i_1_n_0 ;
  wire \data_buffer[95]_i_1_n_0 ;
  wire \data_buffer_reg[32]_0 ;
  wire \data_buffer_reg_n_0_[0] ;
  wire \data_buffer_reg_n_0_[10] ;
  wire \data_buffer_reg_n_0_[11] ;
  wire \data_buffer_reg_n_0_[12] ;
  wire \data_buffer_reg_n_0_[13] ;
  wire \data_buffer_reg_n_0_[14] ;
  wire \data_buffer_reg_n_0_[15] ;
  wire \data_buffer_reg_n_0_[16] ;
  wire \data_buffer_reg_n_0_[17] ;
  wire \data_buffer_reg_n_0_[18] ;
  wire \data_buffer_reg_n_0_[19] ;
  wire \data_buffer_reg_n_0_[1] ;
  wire \data_buffer_reg_n_0_[20] ;
  wire \data_buffer_reg_n_0_[21] ;
  wire \data_buffer_reg_n_0_[22] ;
  wire \data_buffer_reg_n_0_[23] ;
  wire \data_buffer_reg_n_0_[24] ;
  wire \data_buffer_reg_n_0_[25] ;
  wire \data_buffer_reg_n_0_[26] ;
  wire \data_buffer_reg_n_0_[27] ;
  wire \data_buffer_reg_n_0_[28] ;
  wire \data_buffer_reg_n_0_[29] ;
  wire \data_buffer_reg_n_0_[2] ;
  wire \data_buffer_reg_n_0_[30] ;
  wire \data_buffer_reg_n_0_[31] ;
  wire \data_buffer_reg_n_0_[32] ;
  wire \data_buffer_reg_n_0_[33] ;
  wire \data_buffer_reg_n_0_[34] ;
  wire \data_buffer_reg_n_0_[35] ;
  wire \data_buffer_reg_n_0_[36] ;
  wire \data_buffer_reg_n_0_[37] ;
  wire \data_buffer_reg_n_0_[38] ;
  wire \data_buffer_reg_n_0_[39] ;
  wire \data_buffer_reg_n_0_[3] ;
  wire \data_buffer_reg_n_0_[40] ;
  wire \data_buffer_reg_n_0_[41] ;
  wire \data_buffer_reg_n_0_[42] ;
  wire \data_buffer_reg_n_0_[43] ;
  wire \data_buffer_reg_n_0_[44] ;
  wire \data_buffer_reg_n_0_[45] ;
  wire \data_buffer_reg_n_0_[46] ;
  wire \data_buffer_reg_n_0_[47] ;
  wire \data_buffer_reg_n_0_[48] ;
  wire \data_buffer_reg_n_0_[49] ;
  wire \data_buffer_reg_n_0_[4] ;
  wire \data_buffer_reg_n_0_[50] ;
  wire \data_buffer_reg_n_0_[51] ;
  wire \data_buffer_reg_n_0_[52] ;
  wire \data_buffer_reg_n_0_[53] ;
  wire \data_buffer_reg_n_0_[54] ;
  wire \data_buffer_reg_n_0_[55] ;
  wire \data_buffer_reg_n_0_[56] ;
  wire \data_buffer_reg_n_0_[57] ;
  wire \data_buffer_reg_n_0_[58] ;
  wire \data_buffer_reg_n_0_[59] ;
  wire \data_buffer_reg_n_0_[5] ;
  wire \data_buffer_reg_n_0_[60] ;
  wire \data_buffer_reg_n_0_[61] ;
  wire \data_buffer_reg_n_0_[62] ;
  wire \data_buffer_reg_n_0_[63] ;
  wire \data_buffer_reg_n_0_[64] ;
  wire \data_buffer_reg_n_0_[65] ;
  wire \data_buffer_reg_n_0_[66] ;
  wire \data_buffer_reg_n_0_[67] ;
  wire \data_buffer_reg_n_0_[68] ;
  wire \data_buffer_reg_n_0_[69] ;
  wire \data_buffer_reg_n_0_[6] ;
  wire \data_buffer_reg_n_0_[70] ;
  wire \data_buffer_reg_n_0_[71] ;
  wire \data_buffer_reg_n_0_[72] ;
  wire \data_buffer_reg_n_0_[73] ;
  wire \data_buffer_reg_n_0_[74] ;
  wire \data_buffer_reg_n_0_[75] ;
  wire \data_buffer_reg_n_0_[76] ;
  wire \data_buffer_reg_n_0_[77] ;
  wire \data_buffer_reg_n_0_[78] ;
  wire \data_buffer_reg_n_0_[79] ;
  wire \data_buffer_reg_n_0_[7] ;
  wire \data_buffer_reg_n_0_[80] ;
  wire \data_buffer_reg_n_0_[81] ;
  wire \data_buffer_reg_n_0_[82] ;
  wire \data_buffer_reg_n_0_[83] ;
  wire \data_buffer_reg_n_0_[84] ;
  wire \data_buffer_reg_n_0_[85] ;
  wire \data_buffer_reg_n_0_[86] ;
  wire \data_buffer_reg_n_0_[87] ;
  wire \data_buffer_reg_n_0_[88] ;
  wire \data_buffer_reg_n_0_[89] ;
  wire \data_buffer_reg_n_0_[8] ;
  wire \data_buffer_reg_n_0_[90] ;
  wire \data_buffer_reg_n_0_[91] ;
  wire \data_buffer_reg_n_0_[92] ;
  wire \data_buffer_reg_n_0_[93] ;
  wire \data_buffer_reg_n_0_[94] ;
  wire \data_buffer_reg_n_0_[95] ;
  wire \data_buffer_reg_n_0_[9] ;
  wire \data_out_reg_reg[0]_0 ;
  wire [31:0]\data_out_reg_reg[31]_0 ;
  wire [5:0]data_ready_count;
  wire \data_ready_count[0]_i_1_n_0 ;
  wire \data_ready_count[1]_i_1_n_0 ;
  wire \data_ready_count[2]_i_1_n_0 ;
  wire \data_ready_count[3]_i_1_n_0 ;
  wire \data_ready_count[4]_i_1_n_0 ;
  wire \data_ready_count[5]_i_1_n_0 ;
  wire \data_ready_count[5]_i_2_n_0 ;
  wire \data_ready_count[5]_i_3_n_0 ;
  wire \data_ready_count[5]_i_4_n_0 ;
  wire \data_ready_count[5]_i_5_n_0 ;
  wire \data_write_state[0]_i_1_n_0 ;
  wire \data_write_state[0]_i_2_n_0 ;
  wire \data_write_state[1]_i_1_n_0 ;
  wire \data_write_state[2]_i_1_n_0 ;
  wire \data_write_state[2]_i_3_n_0 ;
  wire \data_write_state[2]_i_4_n_0 ;
  wire \data_write_state[2]_i_5_n_0 ;
  wire \data_write_state_reg[0]_0 ;
  wire \data_write_state_reg_n_0_[0] ;
  wire \data_write_state_reg_n_0_[1] ;
  wire \div_count[0]_C_i_1_n_0 ;
  wire \div_count[0]_P_i_2_n_0 ;
  wire \div_count[1]_C_i_1_n_0 ;
  wire \div_count[1]_P_i_11_n_0 ;
  wire \div_count[1]_P_i_1_n_0 ;
  wire \div_count[1]_P_i_3_n_0 ;
  wire \div_count[1]_P_i_4_n_0 ;
  wire \div_count[1]_P_i_5_n_0 ;
  wire \div_count[1]_P_i_6_n_0 ;
  wire \div_count[1]_P_i_7_n_0 ;
  wire \div_count[2]_i_1_n_0 ;
  wire \div_count[2]_i_2_n_0 ;
  wire \div_count[2]_i_3_n_0 ;
  wire \div_count[2]_i_4_n_0 ;
  wire \div_count[2]_i_5_n_0 ;
  wire \div_count[2]_i_8_n_0 ;
  wire \div_count[3]_i_10_n_0 ;
  wire \div_count[3]_i_1_n_0 ;
  wire \div_count[3]_i_2_n_0 ;
  wire \div_count[3]_i_3_n_0 ;
  wire \div_count[3]_i_4_n_0 ;
  wire \div_count[3]_i_8_n_0 ;
  wire \div_count[3]_i_9_n_0 ;
  wire \div_count_reg[0]_C_n_0 ;
  wire \div_count_reg[0]_P_0 ;
  wire \div_count_reg[0]_P_1 ;
  wire \div_count_reg[0]_P_n_0 ;
  wire \div_count_reg[1]_C_n_0 ;
  wire \div_count_reg[1]_LDC_i_1_n_0 ;
  wire \div_count_reg[1]_LDC_i_2_n_0 ;
  wire \div_count_reg[1]_LDC_n_0 ;
  wire \div_count_reg[1]_P_0 ;
  wire \div_count_reg[1]_P_1 ;
  wire \div_count_reg[1]_P_2 ;
  wire \div_count_reg[1]_P_n_0 ;
  wire \div_count_reg[2]_0 ;
  wire \div_count_reg[2]_1 ;
  wire \div_count_reg[3]_0 ;
  wire \div_count_reg[3]_1 ;
  wire \div_count_reg_n_0_[3] ;
  wire encdec_reg;
  wire encdec_reg_i_2_n_0;
  wire encdec_reg_i_3_n_0;
  wire init_new1_out;
  wire init_reg_i_2_n_0;
  wire [5:3]iset_aes_address8;
  wire iset_outport_ready32;
  wire \key_reg[3][31]_i_2_n_0 ;
  wire \keylen_ctrl[0]_i_10_n_0 ;
  wire \keylen_ctrl[1]_i_1_n_0 ;
  wire \keylen_ctrl_reg[0]_0 ;
  wire \keylen_ctrl_reg[0]_1 ;
  wire \keylen_ctrl_reg[1]_0 ;
  wire \keylen_ctrl_reg[2]_0 ;
  wire \keylen_ctrl_reg[2]_1 ;
  wire \keylen_ctrl_reg_n_0_[1] ;
  wire next_new2_out;
  wire \out[7]_i_11_0 ;
  wire \out[7]_i_11_1 ;
  wire \out[7]_i_22_n_0 ;
  wire \out[7]_i_3 ;
  wire \out[7]_i_5_n_0 ;
  wire \out[7]_i_6_n_0 ;
  wire [5:0]\outport_speed_reg[0]_0 ;
  wire \outport_speed_reg[1]_0 ;
  wire \outport_speed_reg[1]_1 ;
  wire \outport_speed_reg[1]_2 ;
  wire \outport_speed_reg[2]_0 ;
  wire \outport_speed_reg[2]_1 ;
  wire \outport_speed_reg[2]_2 ;
  wire \outport_speed_reg[3]_0 ;
  wire \outport_speed_reg[3]_1 ;
  wire [0:0]\outport_speed_reg[3]_2 ;
  wire p_0_in;
  wire p_0_in13_in;
  wire [31:0]p_12_in;
  wire p_2_in;
  wire [1:0]p_2_in__0;
  wire [1:0]p_3_in;
  wire [1:0]pass_count;
  wire read_en_i_1_n_0;
  wire read_en_i_2_n_0;
  wire read_en_reg_0;
  wire read_en_reg_1;
  wire ready_reg0_reg;
  wire ready_reg1;
  wire [2:0]state__0;
  wire \state_flag_default_mode[0]_i_1_n_0 ;
  wire \state_flag_default_mode[1]_i_1_n_0 ;
  wire \state_flag_default_mode_reg_n_0_[0] ;
  wire valid_i_5_n_0;
  wire valid_i_6_n_0;
  wire valid_reg;
  wire valid_reg_0;
  wire valid_reg_1;
  wire valid_reg_2;
  wire valid_reg_3;
  wire \waddr[0]_i_1_n_0 ;
  wire \waddr[0]_i_3_n_0 ;
  wire \waddr[0]_i_4_n_0 ;
  wire \waddr[1]_i_1_n_0 ;
  wire \waddr[1]_i_2_n_0 ;
  wire \waddr[1]_i_3_n_0 ;
  wire \waddr[1]_i_4_n_0 ;
  wire \waddr[1]_i_5_n_0 ;
  wire \waddr[3]_i_1_n_0 ;
  wire \waddr[3]_i_2_n_0 ;
  wire \waddr[3]_i_3_n_0 ;
  wire \waddr[4]_i_1_n_0 ;
  wire \waddr[4]_i_3_n_0 ;
  wire \waddr[5]_i_10_n_0 ;
  wire \waddr[5]_i_11_n_0 ;
  wire \waddr[5]_i_12_n_0 ;
  wire \waddr[5]_i_1_n_0 ;
  wire \waddr[5]_i_2_n_0 ;
  wire \waddr[5]_i_4_n_0 ;
  wire \waddr[5]_i_6_n_0 ;
  wire \waddr[5]_i_8_n_0 ;
  wire \waddr[5]_i_9_n_0 ;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;
  wire [0:0]wcount;
  wire \wcount_reg[0]_0 ;
  wire \wdata[0]_i_1_n_0 ;
  wire \wdata[0]_i_2_n_0 ;
  wire \wdata[0]_i_3_n_0 ;
  wire \wdata[0]_i_5_n_0 ;
  wire \wdata[0]_i_6_n_0 ;
  wire \wdata[0]_i_7_n_0 ;
  wire \wdata[10]_i_1_n_0 ;
  wire \wdata[10]_i_2_n_0 ;
  wire \wdata[10]_i_3_n_0 ;
  wire \wdata[10]_i_4_n_0 ;
  wire \wdata[10]_i_5_n_0 ;
  wire \wdata[11]_i_1_n_0 ;
  wire \wdata[11]_i_2_n_0 ;
  wire \wdata[11]_i_3_n_0 ;
  wire \wdata[11]_i_4_n_0 ;
  wire \wdata[11]_i_5_n_0 ;
  wire \wdata[12]_i_1_n_0 ;
  wire \wdata[12]_i_2_n_0 ;
  wire \wdata[12]_i_3_n_0 ;
  wire \wdata[12]_i_4_n_0 ;
  wire \wdata[12]_i_5_n_0 ;
  wire \wdata[13]_i_1_n_0 ;
  wire \wdata[13]_i_2_n_0 ;
  wire \wdata[13]_i_3_n_0 ;
  wire \wdata[13]_i_4_n_0 ;
  wire \wdata[13]_i_5_n_0 ;
  wire \wdata[14]_i_1_n_0 ;
  wire \wdata[14]_i_2_n_0 ;
  wire \wdata[14]_i_3_n_0 ;
  wire \wdata[14]_i_4_n_0 ;
  wire \wdata[14]_i_5_n_0 ;
  wire \wdata[15]_i_1_n_0 ;
  wire \wdata[15]_i_2_n_0 ;
  wire \wdata[15]_i_3_n_0 ;
  wire \wdata[15]_i_4_n_0 ;
  wire \wdata[15]_i_5_n_0 ;
  wire \wdata[16]_i_1_n_0 ;
  wire \wdata[16]_i_2_n_0 ;
  wire \wdata[16]_i_3_n_0 ;
  wire \wdata[16]_i_4_n_0 ;
  wire \wdata[16]_i_5_n_0 ;
  wire \wdata[17]_i_1_n_0 ;
  wire \wdata[17]_i_2_n_0 ;
  wire \wdata[17]_i_3_n_0 ;
  wire \wdata[17]_i_4_n_0 ;
  wire \wdata[17]_i_5_n_0 ;
  wire \wdata[17]_i_6_n_0 ;
  wire \wdata[18]_i_1_n_0 ;
  wire \wdata[18]_i_2_n_0 ;
  wire \wdata[18]_i_3_n_0 ;
  wire \wdata[18]_i_4_n_0 ;
  wire \wdata[18]_i_5_n_0 ;
  wire \wdata[19]_i_1_n_0 ;
  wire \wdata[19]_i_2_n_0 ;
  wire \wdata[19]_i_3_n_0 ;
  wire \wdata[19]_i_4_n_0 ;
  wire \wdata[19]_i_5_n_0 ;
  wire \wdata[1]_i_1_n_0 ;
  wire \wdata[1]_i_2_n_0 ;
  wire \wdata[1]_i_3_n_0 ;
  wire \wdata[1]_i_4_n_0 ;
  wire \wdata[1]_i_5_n_0 ;
  wire \wdata[20]_i_1_n_0 ;
  wire \wdata[20]_i_2_n_0 ;
  wire \wdata[20]_i_3_n_0 ;
  wire \wdata[20]_i_4_n_0 ;
  wire \wdata[20]_i_5_n_0 ;
  wire \wdata[21]_i_1_n_0 ;
  wire \wdata[21]_i_2_n_0 ;
  wire \wdata[21]_i_3_n_0 ;
  wire \wdata[21]_i_4_n_0 ;
  wire \wdata[21]_i_5_n_0 ;
  wire \wdata[22]_i_1_n_0 ;
  wire \wdata[22]_i_2_n_0 ;
  wire \wdata[22]_i_3_n_0 ;
  wire \wdata[22]_i_4_n_0 ;
  wire \wdata[22]_i_5_n_0 ;
  wire \wdata[22]_i_6_n_0 ;
  wire \wdata[23]_i_1_n_0 ;
  wire \wdata[23]_i_2_n_0 ;
  wire \wdata[23]_i_3_n_0 ;
  wire \wdata[23]_i_4_n_0 ;
  wire \wdata[23]_i_5_n_0 ;
  wire \wdata[24]_i_1_n_0 ;
  wire \wdata[24]_i_2_n_0 ;
  wire \wdata[24]_i_3_n_0 ;
  wire \wdata[24]_i_4_n_0 ;
  wire \wdata[24]_i_5_n_0 ;
  wire \wdata[25]_i_1_n_0 ;
  wire \wdata[25]_i_2_n_0 ;
  wire \wdata[25]_i_3_n_0 ;
  wire \wdata[25]_i_4_n_0 ;
  wire \wdata[25]_i_5_n_0 ;
  wire \wdata[26]_i_1_n_0 ;
  wire \wdata[26]_i_2_n_0 ;
  wire \wdata[26]_i_3_n_0 ;
  wire \wdata[26]_i_4_n_0 ;
  wire \wdata[26]_i_5_n_0 ;
  wire \wdata[26]_i_6_n_0 ;
  wire \wdata[27]_i_1_n_0 ;
  wire \wdata[27]_i_2_n_0 ;
  wire \wdata[27]_i_3_n_0 ;
  wire \wdata[27]_i_4_n_0 ;
  wire \wdata[27]_i_5_n_0 ;
  wire \wdata[28]_i_1_n_0 ;
  wire \wdata[28]_i_2_n_0 ;
  wire \wdata[28]_i_3_n_0 ;
  wire \wdata[28]_i_4_n_0 ;
  wire \wdata[28]_i_5_n_0 ;
  wire \wdata[29]_i_1_n_0 ;
  wire \wdata[29]_i_2_n_0 ;
  wire \wdata[29]_i_3_n_0 ;
  wire \wdata[29]_i_4_n_0 ;
  wire \wdata[29]_i_5_n_0 ;
  wire \wdata[2]_i_1_n_0 ;
  wire \wdata[2]_i_2_n_0 ;
  wire \wdata[2]_i_3_n_0 ;
  wire \wdata[2]_i_4_n_0 ;
  wire \wdata[2]_i_5_n_0 ;
  wire \wdata[2]_i_6_n_0 ;
  wire \wdata[30]_i_1_n_0 ;
  wire \wdata[30]_i_2_n_0 ;
  wire \wdata[30]_i_3_n_0 ;
  wire \wdata[30]_i_4_n_0 ;
  wire \wdata[30]_i_5_n_0 ;
  wire \wdata[30]_i_6_n_0 ;
  wire \wdata[30]_i_7_n_0 ;
  wire \wdata[31]_i_1_n_0 ;
  wire \wdata[31]_i_2_n_0 ;
  wire \wdata[31]_i_3_n_0 ;
  wire \wdata[31]_i_4_n_0 ;
  wire \wdata[31]_i_5_n_0 ;
  wire \wdata[3]_i_1_n_0 ;
  wire \wdata[3]_i_2_n_0 ;
  wire \wdata[3]_i_4_n_0 ;
  wire \wdata[3]_i_5_n_0 ;
  wire \wdata[3]_i_6_n_0 ;
  wire \wdata[4]_i_1_n_0 ;
  wire \wdata[4]_i_2_n_0 ;
  wire \wdata[4]_i_3_n_0 ;
  wire \wdata[4]_i_4_n_0 ;
  wire \wdata[5]_i_1_n_0 ;
  wire \wdata[5]_i_3_n_0 ;
  wire \wdata[5]_i_4_n_0 ;
  wire \wdata[5]_i_5_n_0 ;
  wire \wdata[5]_i_6_n_0 ;
  wire \wdata[6]_i_1_n_0 ;
  wire \wdata[6]_i_2_n_0 ;
  wire \wdata[6]_i_3_n_0 ;
  wire \wdata[6]_i_4_n_0 ;
  wire \wdata[6]_i_5_n_0 ;
  wire \wdata[7]_i_1_n_0 ;
  wire \wdata[7]_i_2_n_0 ;
  wire \wdata[7]_i_3_n_0 ;
  wire \wdata[7]_i_4_n_0 ;
  wire \wdata[7]_i_5_n_0 ;
  wire \wdata[8]_i_1_n_0 ;
  wire \wdata[8]_i_2_n_0 ;
  wire \wdata[8]_i_3_n_0 ;
  wire \wdata[8]_i_4_n_0 ;
  wire \wdata[8]_i_5_n_0 ;
  wire \wdata[9]_i_1_n_0 ;
  wire \wdata[9]_i_2_n_0 ;
  wire \wdata[9]_i_3_n_0 ;
  wire \wdata[9]_i_4_n_0 ;
  wire \wdata[9]_i_5_n_0 ;
  wire \wdata[9]_i_6_n_0 ;
  wire \wdata[9]_i_7_n_0 ;
  wire \wdata[9]_i_8_n_0 ;
  wire \wdata_reg[0]_0 ;
  wire \wdata_reg[0]_1 ;
  wire \wdata_reg[3]_i_3_n_0 ;
  wire \wdata_reg[5]_i_2_n_0 ;
  wire \wdata_reg_n_0_[0] ;
  wire \wdata_reg_n_0_[10] ;
  wire \wdata_reg_n_0_[11] ;
  wire \wdata_reg_n_0_[12] ;
  wire \wdata_reg_n_0_[13] ;
  wire \wdata_reg_n_0_[14] ;
  wire \wdata_reg_n_0_[15] ;
  wire \wdata_reg_n_0_[16] ;
  wire \wdata_reg_n_0_[17] ;
  wire \wdata_reg_n_0_[18] ;
  wire \wdata_reg_n_0_[19] ;
  wire \wdata_reg_n_0_[1] ;
  wire \wdata_reg_n_0_[20] ;
  wire \wdata_reg_n_0_[21] ;
  wire \wdata_reg_n_0_[22] ;
  wire \wdata_reg_n_0_[23] ;
  wire \wdata_reg_n_0_[24] ;
  wire \wdata_reg_n_0_[25] ;
  wire \wdata_reg_n_0_[26] ;
  wire \wdata_reg_n_0_[27] ;
  wire \wdata_reg_n_0_[28] ;
  wire \wdata_reg_n_0_[29] ;
  wire \wdata_reg_n_0_[2] ;
  wire \wdata_reg_n_0_[30] ;
  wire \wdata_reg_n_0_[31] ;
  wire \wdata_reg_n_0_[3] ;
  wire \wdata_reg_n_0_[4] ;
  wire \wdata_reg_n_0_[5] ;
  wire \wdata_reg_n_0_[6] ;
  wire \wdata_reg_n_0_[7] ;
  wire \wdata_reg_n_0_[8] ;
  wire \wdata_reg_n_0_[9] ;
  wire wflag_i_1_n_0;
  wire wflag_reg_n_0;

  assign config_pin_0_sp_1 = config_pin_0_sn_1;
  assign config_pin_1_sp_1 = config_pin_1_sn_1;
  assign config_pin_2_sp_1 = config_pin_2_sn_1;
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \FSM_sequential_pass_count[0]_i_1 
       (.I0(iset_outport_ready32),
        .I1(pass_count[0]),
        .O(read_en_reg_0));
  LUT6 #(
    .INIT(64'hAB0AFFFFFFFF0000)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(state__0[2]),
        .I1(\keylen_ctrl_reg[0]_0 ),
        .I2(\div_count_reg[0]_P_0 ),
        .I3(state__0[1]),
        .I4(\FSM_sequential_state[2]_i_4_n_0 ),
        .I5(state__0[0]),
        .O(\FSM_sequential_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0054FFFF55000000)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(state__0[2]),
        .I1(\keylen_ctrl_reg[0]_0 ),
        .I2(\div_count_reg[0]_P_0 ),
        .I3(state__0[0]),
        .I4(\FSM_sequential_state[2]_i_4_n_0 ),
        .I5(state__0[1]),
        .O(\FSM_sequential_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000EFFFFE0000000)) 
    \FSM_sequential_state[2]_i_1 
       (.I0(\div_count_reg[0]_P_0 ),
        .I1(\keylen_ctrl_reg[0]_0 ),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(\FSM_sequential_state[2]_i_4_n_0 ),
        .I5(state__0[2]),
        .O(\FSM_sequential_state[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \FSM_sequential_state[2]_i_3 
       (.I0(\div_count_reg[0]_P_n_0 ),
        .I1(\div_count_reg[1]_LDC_n_0 ),
        .I2(\div_count_reg[0]_C_n_0 ),
        .O(\div_count_reg[0]_P_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT5 #(
    .INIT(32'h08000808)) 
    \FSM_sequential_state[2]_i_4 
       (.I0(config_pin[0]),
        .I1(config_pin[1]),
        .I2(ready_reg0_reg),
        .I3(\FSM_sequential_state[2]_i_5_n_0 ),
        .I4(\FSM_sequential_state[2]_i_6_n_0 ),
        .O(\FSM_sequential_state[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT5 #(
    .INIT(32'h4F5A4D48)) 
    \FSM_sequential_state[2]_i_5 
       (.I0(state__0[1]),
        .I1(\div_count_reg[0]_P_0 ),
        .I2(state__0[2]),
        .I3(state__0[0]),
        .I4(\keylen_ctrl_reg[0]_0 ),
        .O(\FSM_sequential_state[2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_state[2]_i_6 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(state__0[2]),
        .I3(\div_count_reg[1]_P_1 ),
        .O(\FSM_sequential_state[2]_i_6_n_0 ));
  (* FSM_ENCODED_STATES = "KEYC3:010,KEYEN:101,KEYC1:100,KEYC2:011,KEYC4:001,iSTATE:000" *) 
  FDCE \FSM_sequential_state_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[2]_3 ),
        .D(\FSM_sequential_state[0]_i_1_n_0 ),
        .Q(state__0[0]));
  (* FSM_ENCODED_STATES = "KEYC3:010,KEYEN:101,KEYC1:100,KEYC2:011,KEYC4:001,iSTATE:000" *) 
  FDCE \FSM_sequential_state_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[2]_3 ),
        .D(\FSM_sequential_state[1]_i_1_n_0 ),
        .Q(state__0[1]));
  (* FSM_ENCODED_STATES = "KEYC3:010,KEYEN:101,KEYC1:100,KEYC2:011,KEYC4:001,iSTATE:000" *) 
  FDCE \FSM_sequential_state_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[2]_3 ),
        .D(\FSM_sequential_state[2]_i_1_n_0 ),
        .Q(state__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \address_reg[0]_i_1 
       (.I0(data_ready_count[0]),
        .I1(\address_reg[5]_i_3_n_0 ),
        .I2(\waddr_reg_n_0_[0] ),
        .O(\address_reg[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT5 #(
    .INIT(32'h8AAEAAAA)) 
    \address_reg[1]_i_1 
       (.I0(\waddr_reg_n_0_[1] ),
        .I1(data_ready_count[3]),
        .I2(data_ready_count[1]),
        .I3(data_ready_count[2]),
        .I4(\address_reg[1]_i_2_n_0 ),
        .O(\address_reg[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8880808000000000)) 
    \address_reg[1]_i_2 
       (.I0(data_ready_count[4]),
        .I1(data_ready_count[5]),
        .I2(data_ready_count[3]),
        .I3(data_ready_count[1]),
        .I4(data_ready_count[2]),
        .I5(aes_working_reg_n_0),
        .O(\address_reg[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \address_reg[3]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\address_reg[5]_i_3_n_0 ),
        .O(\address_reg[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \address_reg[4]_i_1 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\address_reg[5]_i_3_n_0 ),
        .O(\address_reg[4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \address_reg[5]_i_1 
       (.I0(wflag_reg_n_0),
        .I1(p_0_in),
        .I2(\address_reg[5]_i_3_n_0 ),
        .O(\address_reg[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \address_reg[5]_i_2 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\address_reg[5]_i_3_n_0 ),
        .O(\address_reg[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4200000000000000)) 
    \address_reg[5]_i_3 
       (.I0(data_ready_count[3]),
        .I1(data_ready_count[1]),
        .I2(data_ready_count[2]),
        .I3(data_ready_count[4]),
        .I4(data_ready_count[5]),
        .I5(aes_working_reg_n_0),
        .O(\address_reg[5]_i_3_n_0 ));
  FDCE \address_reg_reg[0] 
       (.C(clk),
        .CE(\address_reg[5]_i_1_n_0 ),
        .CLR(\address_reg_reg[3]_0 ),
        .D(\address_reg[0]_i_1_n_0 ),
        .Q(\address_reg_reg[1]_0 [0]));
  FDCE \address_reg_reg[1] 
       (.C(clk),
        .CE(\address_reg[5]_i_1_n_0 ),
        .CLR(\address_reg_reg[3]_0 ),
        .D(\address_reg[1]_i_1_n_0 ),
        .Q(\address_reg_reg[1]_0 [1]));
  FDCE \address_reg_reg[3] 
       (.C(clk),
        .CE(\address_reg[5]_i_1_n_0 ),
        .CLR(\address_reg_reg[3]_0 ),
        .D(\address_reg[3]_i_1_n_0 ),
        .Q(iset_aes_address8[3]));
  FDCE \address_reg_reg[4] 
       (.C(clk),
        .CE(\address_reg[5]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[2]_3 ),
        .D(\address_reg[4]_i_1_n_0 ),
        .Q(iset_aes_address8[4]));
  FDCE \address_reg_reg[5] 
       (.C(clk),
        .CE(\address_reg[5]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[2]_3 ),
        .D(\address_reg[5]_i_2_n_0 ),
        .Q(iset_aes_address8[5]));
  LUT6 #(
    .INIT(64'hB888B8B8B8B8B8B8)) 
    aes_working_i_1
       (.I0(aes_working_reg_n_0),
        .I1(\data_ready_count[5]_i_4_n_0 ),
        .I2(\div_count_reg[0]_P_0 ),
        .I3(aes_working_i_2_n_0),
        .I4(data_ready_count[1]),
        .I5(data_ready_count[0]),
        .O(aes_working_i_1_n_0));
  LUT5 #(
    .INIT(32'hDFFFFFFF)) 
    aes_working_i_2
       (.I0(aes_working_reg_n_0),
        .I1(data_ready_count[2]),
        .I2(data_ready_count[3]),
        .I3(data_ready_count[5]),
        .I4(data_ready_count[4]),
        .O(aes_working_i_2_n_0));
  FDCE aes_working_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[2]_3 ),
        .D(aes_working_i_1_n_0),
        .Q(aes_working_reg_n_0));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \block_reg[0][31]_i_1 
       (.I0(\address_reg_reg[1]_0 [0]),
        .I1(\address_reg_reg[1]_0 [1]),
        .I2(\block_reg[3][31]_i_2_n_0 ),
        .O(\address_reg_reg[0]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \block_reg[1][31]_i_1 
       (.I0(\address_reg_reg[1]_0 [1]),
        .I1(\address_reg_reg[1]_0 [0]),
        .I2(\block_reg[3][31]_i_2_n_0 ),
        .O(\address_reg_reg[1]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \block_reg[2][31]_i_1 
       (.I0(\address_reg_reg[1]_0 [0]),
        .I1(\address_reg_reg[1]_0 [1]),
        .I2(\block_reg[3][31]_i_2_n_0 ),
        .O(\address_reg_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \block_reg[3][31]_i_1 
       (.I0(\address_reg_reg[1]_0 [0]),
        .I1(\address_reg_reg[1]_0 [1]),
        .I2(\block_reg[3][31]_i_2_n_0 ),
        .O(\address_reg_reg[0]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT5 #(
    .INIT(32'hFFFFDDDF)) 
    \block_reg[3][31]_i_2 
       (.I0(iset_aes_address8[5]),
        .I1(iset_aes_address8[3]),
        .I2(p_0_in),
        .I3(wcount),
        .I4(iset_aes_address8[4]),
        .O(\block_reg[3][31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT5 #(
    .INIT(32'h44444F44)) 
    \clk_count[10]_i_1 
       (.I0(\clk_count_reg[6] ),
        .I1(\clk_count_reg[10] [1]),
        .I2(\clk_count[10]_i_2_n_0 ),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(\outport_speed_reg[0]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT5 #(
    .INIT(32'hFFFBFFFF)) 
    \clk_count[10]_i_2 
       (.I0(Q[3]),
        .I1(iset_outport_ready32),
        .I2(pass_count[0]),
        .I3(pass_count[1]),
        .I4(Q[2]),
        .O(\clk_count[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h444F444444444444)) 
    \clk_count[13]_i_1 
       (.I0(\clk_count_reg[6] ),
        .I1(\clk_count_reg[14] [0]),
        .I2(\clk_count[14]_i_2_n_0 ),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\outport_speed_reg[0]_0 [4]));
  LUT6 #(
    .INIT(64'h444F444444444444)) 
    \clk_count[14]_i_1 
       (.I0(\clk_count_reg[6] ),
        .I1(\clk_count_reg[14] [1]),
        .I2(\clk_count[14]_i_2_n_0 ),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\outport_speed_reg[0]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \clk_count[14]_i_2 
       (.I0(Q[2]),
        .I1(pass_count[1]),
        .I2(pass_count[0]),
        .I3(iset_outport_ready32),
        .O(\clk_count[14]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \clk_count[15]_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\outport_speed_reg[1]_2 ));
  LUT2 #(
    .INIT(4'h7)) 
    \clk_count[19]_i_3 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(\outport_speed_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h44444444444F4444)) 
    \clk_count[5]_i_1 
       (.I0(\clk_count_reg[6] ),
        .I1(O[0]),
        .I2(\clk_count[14]_i_2_n_0 ),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\outport_speed_reg[0]_0 [0]));
  LUT6 #(
    .INIT(64'h44444444444F4444)) 
    \clk_count[6]_i_1 
       (.I0(\clk_count_reg[6] ),
        .I1(O[1]),
        .I2(\clk_count[14]_i_2_n_0 ),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\outport_speed_reg[0]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT5 #(
    .INIT(32'h44444F44)) 
    \clk_count[9]_i_1 
       (.I0(\clk_count_reg[6] ),
        .I1(\clk_count_reg[10] [0]),
        .I2(\clk_count[10]_i_2_n_0 ),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\outport_speed_reg[0]_0 [2]));
  LUT6 #(
    .INIT(64'h0000000202020202)) 
    \data_buffer[127]_i_1 
       (.I0(\data_buffer_reg[32]_0 ),
        .I1(\data_write_state_reg_n_0_[1] ),
        .I2(\data_write_state_reg_n_0_[0] ),
        .I3(config_pin[0]),
        .I4(p_2_in),
        .I5(config_pin[1]),
        .O(\data_buffer[127]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \data_buffer[31]_i_1 
       (.I0(config_pin[2]),
        .I1(\div_count[3]_i_3_n_0 ),
        .I2(ready_reg0_reg),
        .O(\data_buffer[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000002AA00000000)) 
    \data_buffer[63]_i_1 
       (.I0(\data_buffer_reg[32]_0 ),
        .I1(config_pin[0]),
        .I2(p_2_in),
        .I3(config_pin[1]),
        .I4(\data_write_state_reg_n_0_[0] ),
        .I5(\data_write_state_reg_n_0_[1] ),
        .O(\data_buffer[63]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000002AA00000000)) 
    \data_buffer[95]_i_1 
       (.I0(\data_buffer_reg[32]_0 ),
        .I1(config_pin[0]),
        .I2(p_2_in),
        .I3(config_pin[1]),
        .I4(\data_write_state_reg_n_0_[1] ),
        .I5(\data_write_state_reg_n_0_[0] ),
        .O(\data_buffer[95]_i_1_n_0 ));
  FDRE \data_buffer_reg[0] 
       (.C(clk),
        .CE(\data_buffer[31]_i_1_n_0 ),
        .D(D[0]),
        .Q(\data_buffer_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \data_buffer_reg[100] 
       (.C(clk),
        .CE(\data_buffer[127]_i_1_n_0 ),
        .D(D[4]),
        .Q(p_12_in[4]),
        .R(1'b0));
  FDRE \data_buffer_reg[101] 
       (.C(clk),
        .CE(\data_buffer[127]_i_1_n_0 ),
        .D(D[5]),
        .Q(p_12_in[5]),
        .R(1'b0));
  FDRE \data_buffer_reg[102] 
       (.C(clk),
        .CE(\data_buffer[127]_i_1_n_0 ),
        .D(D[6]),
        .Q(p_12_in[6]),
        .R(1'b0));
  FDRE \data_buffer_reg[103] 
       (.C(clk),
        .CE(\data_buffer[127]_i_1_n_0 ),
        .D(D[7]),
        .Q(p_12_in[7]),
        .R(1'b0));
  FDRE \data_buffer_reg[104] 
       (.C(clk),
        .CE(\data_buffer[127]_i_1_n_0 ),
        .D(D[8]),
        .Q(p_12_in[8]),
        .R(1'b0));
  FDRE \data_buffer_reg[105] 
       (.C(clk),
        .CE(\data_buffer[127]_i_1_n_0 ),
        .D(D[9]),
        .Q(p_12_in[9]),
        .R(1'b0));
  FDRE \data_buffer_reg[106] 
       (.C(clk),
        .CE(\data_buffer[127]_i_1_n_0 ),
        .D(D[10]),
        .Q(p_12_in[10]),
        .R(1'b0));
  FDRE \data_buffer_reg[107] 
       (.C(clk),
        .CE(\data_buffer[127]_i_1_n_0 ),
        .D(D[11]),
        .Q(p_12_in[11]),
        .R(1'b0));
  FDRE \data_buffer_reg[108] 
       (.C(clk),
        .CE(\data_buffer[127]_i_1_n_0 ),
        .D(D[12]),
        .Q(p_12_in[12]),
        .R(1'b0));
  FDRE \data_buffer_reg[109] 
       (.C(clk),
        .CE(\data_buffer[127]_i_1_n_0 ),
        .D(D[13]),
        .Q(p_12_in[13]),
        .R(1'b0));
  FDRE \data_buffer_reg[10] 
       (.C(clk),
        .CE(\data_buffer[31]_i_1_n_0 ),
        .D(D[10]),
        .Q(\data_buffer_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_buffer_reg[110] 
       (.C(clk),
        .CE(\data_buffer[127]_i_1_n_0 ),
        .D(D[14]),
        .Q(p_12_in[14]),
        .R(1'b0));
  FDRE \data_buffer_reg[111] 
       (.C(clk),
        .CE(\data_buffer[127]_i_1_n_0 ),
        .D(D[15]),
        .Q(p_12_in[15]),
        .R(1'b0));
  FDRE \data_buffer_reg[112] 
       (.C(clk),
        .CE(\data_buffer[127]_i_1_n_0 ),
        .D(D[16]),
        .Q(p_12_in[16]),
        .R(1'b0));
  FDRE \data_buffer_reg[113] 
       (.C(clk),
        .CE(\data_buffer[127]_i_1_n_0 ),
        .D(D[17]),
        .Q(p_12_in[17]),
        .R(1'b0));
  FDRE \data_buffer_reg[114] 
       (.C(clk),
        .CE(\data_buffer[127]_i_1_n_0 ),
        .D(D[18]),
        .Q(p_12_in[18]),
        .R(1'b0));
  FDRE \data_buffer_reg[115] 
       (.C(clk),
        .CE(\data_buffer[127]_i_1_n_0 ),
        .D(D[19]),
        .Q(p_12_in[19]),
        .R(1'b0));
  FDRE \data_buffer_reg[116] 
       (.C(clk),
        .CE(\data_buffer[127]_i_1_n_0 ),
        .D(D[20]),
        .Q(p_12_in[20]),
        .R(1'b0));
  FDRE \data_buffer_reg[117] 
       (.C(clk),
        .CE(\data_buffer[127]_i_1_n_0 ),
        .D(D[21]),
        .Q(p_12_in[21]),
        .R(1'b0));
  FDRE \data_buffer_reg[118] 
       (.C(clk),
        .CE(\data_buffer[127]_i_1_n_0 ),
        .D(D[22]),
        .Q(p_12_in[22]),
        .R(1'b0));
  FDRE \data_buffer_reg[119] 
       (.C(clk),
        .CE(\data_buffer[127]_i_1_n_0 ),
        .D(D[23]),
        .Q(p_12_in[23]),
        .R(1'b0));
  FDRE \data_buffer_reg[11] 
       (.C(clk),
        .CE(\data_buffer[31]_i_1_n_0 ),
        .D(D[11]),
        .Q(\data_buffer_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_buffer_reg[120] 
       (.C(clk),
        .CE(\data_buffer[127]_i_1_n_0 ),
        .D(D[24]),
        .Q(p_12_in[24]),
        .R(1'b0));
  FDRE \data_buffer_reg[121] 
       (.C(clk),
        .CE(\data_buffer[127]_i_1_n_0 ),
        .D(D[25]),
        .Q(p_12_in[25]),
        .R(1'b0));
  FDRE \data_buffer_reg[122] 
       (.C(clk),
        .CE(\data_buffer[127]_i_1_n_0 ),
        .D(D[26]),
        .Q(p_12_in[26]),
        .R(1'b0));
  FDRE \data_buffer_reg[123] 
       (.C(clk),
        .CE(\data_buffer[127]_i_1_n_0 ),
        .D(D[27]),
        .Q(p_12_in[27]),
        .R(1'b0));
  FDRE \data_buffer_reg[124] 
       (.C(clk),
        .CE(\data_buffer[127]_i_1_n_0 ),
        .D(D[28]),
        .Q(p_12_in[28]),
        .R(1'b0));
  FDRE \data_buffer_reg[125] 
       (.C(clk),
        .CE(\data_buffer[127]_i_1_n_0 ),
        .D(D[29]),
        .Q(p_12_in[29]),
        .R(1'b0));
  FDRE \data_buffer_reg[126] 
       (.C(clk),
        .CE(\data_buffer[127]_i_1_n_0 ),
        .D(D[30]),
        .Q(p_12_in[30]),
        .R(1'b0));
  FDRE \data_buffer_reg[127] 
       (.C(clk),
        .CE(\data_buffer[127]_i_1_n_0 ),
        .D(D[31]),
        .Q(p_12_in[31]),
        .R(1'b0));
  FDRE \data_buffer_reg[12] 
       (.C(clk),
        .CE(\data_buffer[31]_i_1_n_0 ),
        .D(D[12]),
        .Q(\data_buffer_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_buffer_reg[13] 
       (.C(clk),
        .CE(\data_buffer[31]_i_1_n_0 ),
        .D(D[13]),
        .Q(\data_buffer_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_buffer_reg[14] 
       (.C(clk),
        .CE(\data_buffer[31]_i_1_n_0 ),
        .D(D[14]),
        .Q(\data_buffer_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_buffer_reg[15] 
       (.C(clk),
        .CE(\data_buffer[31]_i_1_n_0 ),
        .D(D[15]),
        .Q(\data_buffer_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_buffer_reg[16] 
       (.C(clk),
        .CE(\data_buffer[31]_i_1_n_0 ),
        .D(D[16]),
        .Q(\data_buffer_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_buffer_reg[17] 
       (.C(clk),
        .CE(\data_buffer[31]_i_1_n_0 ),
        .D(D[17]),
        .Q(\data_buffer_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_buffer_reg[18] 
       (.C(clk),
        .CE(\data_buffer[31]_i_1_n_0 ),
        .D(D[18]),
        .Q(\data_buffer_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_buffer_reg[19] 
       (.C(clk),
        .CE(\data_buffer[31]_i_1_n_0 ),
        .D(D[19]),
        .Q(\data_buffer_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_buffer_reg[1] 
       (.C(clk),
        .CE(\data_buffer[31]_i_1_n_0 ),
        .D(D[1]),
        .Q(\data_buffer_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_buffer_reg[20] 
       (.C(clk),
        .CE(\data_buffer[31]_i_1_n_0 ),
        .D(D[20]),
        .Q(\data_buffer_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_buffer_reg[21] 
       (.C(clk),
        .CE(\data_buffer[31]_i_1_n_0 ),
        .D(D[21]),
        .Q(\data_buffer_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_buffer_reg[22] 
       (.C(clk),
        .CE(\data_buffer[31]_i_1_n_0 ),
        .D(D[22]),
        .Q(\data_buffer_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_buffer_reg[23] 
       (.C(clk),
        .CE(\data_buffer[31]_i_1_n_0 ),
        .D(D[23]),
        .Q(\data_buffer_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_buffer_reg[24] 
       (.C(clk),
        .CE(\data_buffer[31]_i_1_n_0 ),
        .D(D[24]),
        .Q(\data_buffer_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_buffer_reg[25] 
       (.C(clk),
        .CE(\data_buffer[31]_i_1_n_0 ),
        .D(D[25]),
        .Q(\data_buffer_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_buffer_reg[26] 
       (.C(clk),
        .CE(\data_buffer[31]_i_1_n_0 ),
        .D(D[26]),
        .Q(\data_buffer_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_buffer_reg[27] 
       (.C(clk),
        .CE(\data_buffer[31]_i_1_n_0 ),
        .D(D[27]),
        .Q(\data_buffer_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_buffer_reg[28] 
       (.C(clk),
        .CE(\data_buffer[31]_i_1_n_0 ),
        .D(D[28]),
        .Q(\data_buffer_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \data_buffer_reg[29] 
       (.C(clk),
        .CE(\data_buffer[31]_i_1_n_0 ),
        .D(D[29]),
        .Q(\data_buffer_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \data_buffer_reg[2] 
       (.C(clk),
        .CE(\data_buffer[31]_i_1_n_0 ),
        .D(D[2]),
        .Q(\data_buffer_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_buffer_reg[30] 
       (.C(clk),
        .CE(\data_buffer[31]_i_1_n_0 ),
        .D(D[30]),
        .Q(\data_buffer_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \data_buffer_reg[31] 
       (.C(clk),
        .CE(\data_buffer[31]_i_1_n_0 ),
        .D(D[31]),
        .Q(\data_buffer_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \data_buffer_reg[32] 
       (.C(clk),
        .CE(\data_buffer[63]_i_1_n_0 ),
        .D(D[0]),
        .Q(\data_buffer_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \data_buffer_reg[33] 
       (.C(clk),
        .CE(\data_buffer[63]_i_1_n_0 ),
        .D(D[1]),
        .Q(\data_buffer_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \data_buffer_reg[34] 
       (.C(clk),
        .CE(\data_buffer[63]_i_1_n_0 ),
        .D(D[2]),
        .Q(\data_buffer_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \data_buffer_reg[35] 
       (.C(clk),
        .CE(\data_buffer[63]_i_1_n_0 ),
        .D(D[3]),
        .Q(\data_buffer_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \data_buffer_reg[36] 
       (.C(clk),
        .CE(\data_buffer[63]_i_1_n_0 ),
        .D(D[4]),
        .Q(\data_buffer_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \data_buffer_reg[37] 
       (.C(clk),
        .CE(\data_buffer[63]_i_1_n_0 ),
        .D(D[5]),
        .Q(\data_buffer_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \data_buffer_reg[38] 
       (.C(clk),
        .CE(\data_buffer[63]_i_1_n_0 ),
        .D(D[6]),
        .Q(\data_buffer_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \data_buffer_reg[39] 
       (.C(clk),
        .CE(\data_buffer[63]_i_1_n_0 ),
        .D(D[7]),
        .Q(\data_buffer_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \data_buffer_reg[3] 
       (.C(clk),
        .CE(\data_buffer[31]_i_1_n_0 ),
        .D(D[3]),
        .Q(\data_buffer_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_buffer_reg[40] 
       (.C(clk),
        .CE(\data_buffer[63]_i_1_n_0 ),
        .D(D[8]),
        .Q(\data_buffer_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \data_buffer_reg[41] 
       (.C(clk),
        .CE(\data_buffer[63]_i_1_n_0 ),
        .D(D[9]),
        .Q(\data_buffer_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \data_buffer_reg[42] 
       (.C(clk),
        .CE(\data_buffer[63]_i_1_n_0 ),
        .D(D[10]),
        .Q(\data_buffer_reg_n_0_[42] ),
        .R(1'b0));
  FDRE \data_buffer_reg[43] 
       (.C(clk),
        .CE(\data_buffer[63]_i_1_n_0 ),
        .D(D[11]),
        .Q(\data_buffer_reg_n_0_[43] ),
        .R(1'b0));
  FDRE \data_buffer_reg[44] 
       (.C(clk),
        .CE(\data_buffer[63]_i_1_n_0 ),
        .D(D[12]),
        .Q(\data_buffer_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \data_buffer_reg[45] 
       (.C(clk),
        .CE(\data_buffer[63]_i_1_n_0 ),
        .D(D[13]),
        .Q(\data_buffer_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \data_buffer_reg[46] 
       (.C(clk),
        .CE(\data_buffer[63]_i_1_n_0 ),
        .D(D[14]),
        .Q(\data_buffer_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \data_buffer_reg[47] 
       (.C(clk),
        .CE(\data_buffer[63]_i_1_n_0 ),
        .D(D[15]),
        .Q(\data_buffer_reg_n_0_[47] ),
        .R(1'b0));
  FDRE \data_buffer_reg[48] 
       (.C(clk),
        .CE(\data_buffer[63]_i_1_n_0 ),
        .D(D[16]),
        .Q(\data_buffer_reg_n_0_[48] ),
        .R(1'b0));
  FDRE \data_buffer_reg[49] 
       (.C(clk),
        .CE(\data_buffer[63]_i_1_n_0 ),
        .D(D[17]),
        .Q(\data_buffer_reg_n_0_[49] ),
        .R(1'b0));
  FDRE \data_buffer_reg[4] 
       (.C(clk),
        .CE(\data_buffer[31]_i_1_n_0 ),
        .D(D[4]),
        .Q(\data_buffer_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_buffer_reg[50] 
       (.C(clk),
        .CE(\data_buffer[63]_i_1_n_0 ),
        .D(D[18]),
        .Q(\data_buffer_reg_n_0_[50] ),
        .R(1'b0));
  FDRE \data_buffer_reg[51] 
       (.C(clk),
        .CE(\data_buffer[63]_i_1_n_0 ),
        .D(D[19]),
        .Q(\data_buffer_reg_n_0_[51] ),
        .R(1'b0));
  FDRE \data_buffer_reg[52] 
       (.C(clk),
        .CE(\data_buffer[63]_i_1_n_0 ),
        .D(D[20]),
        .Q(\data_buffer_reg_n_0_[52] ),
        .R(1'b0));
  FDRE \data_buffer_reg[53] 
       (.C(clk),
        .CE(\data_buffer[63]_i_1_n_0 ),
        .D(D[21]),
        .Q(\data_buffer_reg_n_0_[53] ),
        .R(1'b0));
  FDRE \data_buffer_reg[54] 
       (.C(clk),
        .CE(\data_buffer[63]_i_1_n_0 ),
        .D(D[22]),
        .Q(\data_buffer_reg_n_0_[54] ),
        .R(1'b0));
  FDRE \data_buffer_reg[55] 
       (.C(clk),
        .CE(\data_buffer[63]_i_1_n_0 ),
        .D(D[23]),
        .Q(\data_buffer_reg_n_0_[55] ),
        .R(1'b0));
  FDRE \data_buffer_reg[56] 
       (.C(clk),
        .CE(\data_buffer[63]_i_1_n_0 ),
        .D(D[24]),
        .Q(\data_buffer_reg_n_0_[56] ),
        .R(1'b0));
  FDRE \data_buffer_reg[57] 
       (.C(clk),
        .CE(\data_buffer[63]_i_1_n_0 ),
        .D(D[25]),
        .Q(\data_buffer_reg_n_0_[57] ),
        .R(1'b0));
  FDRE \data_buffer_reg[58] 
       (.C(clk),
        .CE(\data_buffer[63]_i_1_n_0 ),
        .D(D[26]),
        .Q(\data_buffer_reg_n_0_[58] ),
        .R(1'b0));
  FDRE \data_buffer_reg[59] 
       (.C(clk),
        .CE(\data_buffer[63]_i_1_n_0 ),
        .D(D[27]),
        .Q(\data_buffer_reg_n_0_[59] ),
        .R(1'b0));
  FDRE \data_buffer_reg[5] 
       (.C(clk),
        .CE(\data_buffer[31]_i_1_n_0 ),
        .D(D[5]),
        .Q(\data_buffer_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_buffer_reg[60] 
       (.C(clk),
        .CE(\data_buffer[63]_i_1_n_0 ),
        .D(D[28]),
        .Q(\data_buffer_reg_n_0_[60] ),
        .R(1'b0));
  FDRE \data_buffer_reg[61] 
       (.C(clk),
        .CE(\data_buffer[63]_i_1_n_0 ),
        .D(D[29]),
        .Q(\data_buffer_reg_n_0_[61] ),
        .R(1'b0));
  FDRE \data_buffer_reg[62] 
       (.C(clk),
        .CE(\data_buffer[63]_i_1_n_0 ),
        .D(D[30]),
        .Q(\data_buffer_reg_n_0_[62] ),
        .R(1'b0));
  FDRE \data_buffer_reg[63] 
       (.C(clk),
        .CE(\data_buffer[63]_i_1_n_0 ),
        .D(D[31]),
        .Q(\data_buffer_reg_n_0_[63] ),
        .R(1'b0));
  FDRE \data_buffer_reg[64] 
       (.C(clk),
        .CE(\data_buffer[95]_i_1_n_0 ),
        .D(D[0]),
        .Q(\data_buffer_reg_n_0_[64] ),
        .R(1'b0));
  FDRE \data_buffer_reg[65] 
       (.C(clk),
        .CE(\data_buffer[95]_i_1_n_0 ),
        .D(D[1]),
        .Q(\data_buffer_reg_n_0_[65] ),
        .R(1'b0));
  FDRE \data_buffer_reg[66] 
       (.C(clk),
        .CE(\data_buffer[95]_i_1_n_0 ),
        .D(D[2]),
        .Q(\data_buffer_reg_n_0_[66] ),
        .R(1'b0));
  FDRE \data_buffer_reg[67] 
       (.C(clk),
        .CE(\data_buffer[95]_i_1_n_0 ),
        .D(D[3]),
        .Q(\data_buffer_reg_n_0_[67] ),
        .R(1'b0));
  FDRE \data_buffer_reg[68] 
       (.C(clk),
        .CE(\data_buffer[95]_i_1_n_0 ),
        .D(D[4]),
        .Q(\data_buffer_reg_n_0_[68] ),
        .R(1'b0));
  FDRE \data_buffer_reg[69] 
       (.C(clk),
        .CE(\data_buffer[95]_i_1_n_0 ),
        .D(D[5]),
        .Q(\data_buffer_reg_n_0_[69] ),
        .R(1'b0));
  FDRE \data_buffer_reg[6] 
       (.C(clk),
        .CE(\data_buffer[31]_i_1_n_0 ),
        .D(D[6]),
        .Q(\data_buffer_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_buffer_reg[70] 
       (.C(clk),
        .CE(\data_buffer[95]_i_1_n_0 ),
        .D(D[6]),
        .Q(\data_buffer_reg_n_0_[70] ),
        .R(1'b0));
  FDRE \data_buffer_reg[71] 
       (.C(clk),
        .CE(\data_buffer[95]_i_1_n_0 ),
        .D(D[7]),
        .Q(\data_buffer_reg_n_0_[71] ),
        .R(1'b0));
  FDRE \data_buffer_reg[72] 
       (.C(clk),
        .CE(\data_buffer[95]_i_1_n_0 ),
        .D(D[8]),
        .Q(\data_buffer_reg_n_0_[72] ),
        .R(1'b0));
  FDRE \data_buffer_reg[73] 
       (.C(clk),
        .CE(\data_buffer[95]_i_1_n_0 ),
        .D(D[9]),
        .Q(\data_buffer_reg_n_0_[73] ),
        .R(1'b0));
  FDRE \data_buffer_reg[74] 
       (.C(clk),
        .CE(\data_buffer[95]_i_1_n_0 ),
        .D(D[10]),
        .Q(\data_buffer_reg_n_0_[74] ),
        .R(1'b0));
  FDRE \data_buffer_reg[75] 
       (.C(clk),
        .CE(\data_buffer[95]_i_1_n_0 ),
        .D(D[11]),
        .Q(\data_buffer_reg_n_0_[75] ),
        .R(1'b0));
  FDRE \data_buffer_reg[76] 
       (.C(clk),
        .CE(\data_buffer[95]_i_1_n_0 ),
        .D(D[12]),
        .Q(\data_buffer_reg_n_0_[76] ),
        .R(1'b0));
  FDRE \data_buffer_reg[77] 
       (.C(clk),
        .CE(\data_buffer[95]_i_1_n_0 ),
        .D(D[13]),
        .Q(\data_buffer_reg_n_0_[77] ),
        .R(1'b0));
  FDRE \data_buffer_reg[78] 
       (.C(clk),
        .CE(\data_buffer[95]_i_1_n_0 ),
        .D(D[14]),
        .Q(\data_buffer_reg_n_0_[78] ),
        .R(1'b0));
  FDRE \data_buffer_reg[79] 
       (.C(clk),
        .CE(\data_buffer[95]_i_1_n_0 ),
        .D(D[15]),
        .Q(\data_buffer_reg_n_0_[79] ),
        .R(1'b0));
  FDRE \data_buffer_reg[7] 
       (.C(clk),
        .CE(\data_buffer[31]_i_1_n_0 ),
        .D(D[7]),
        .Q(\data_buffer_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_buffer_reg[80] 
       (.C(clk),
        .CE(\data_buffer[95]_i_1_n_0 ),
        .D(D[16]),
        .Q(\data_buffer_reg_n_0_[80] ),
        .R(1'b0));
  FDRE \data_buffer_reg[81] 
       (.C(clk),
        .CE(\data_buffer[95]_i_1_n_0 ),
        .D(D[17]),
        .Q(\data_buffer_reg_n_0_[81] ),
        .R(1'b0));
  FDRE \data_buffer_reg[82] 
       (.C(clk),
        .CE(\data_buffer[95]_i_1_n_0 ),
        .D(D[18]),
        .Q(\data_buffer_reg_n_0_[82] ),
        .R(1'b0));
  FDRE \data_buffer_reg[83] 
       (.C(clk),
        .CE(\data_buffer[95]_i_1_n_0 ),
        .D(D[19]),
        .Q(\data_buffer_reg_n_0_[83] ),
        .R(1'b0));
  FDRE \data_buffer_reg[84] 
       (.C(clk),
        .CE(\data_buffer[95]_i_1_n_0 ),
        .D(D[20]),
        .Q(\data_buffer_reg_n_0_[84] ),
        .R(1'b0));
  FDRE \data_buffer_reg[85] 
       (.C(clk),
        .CE(\data_buffer[95]_i_1_n_0 ),
        .D(D[21]),
        .Q(\data_buffer_reg_n_0_[85] ),
        .R(1'b0));
  FDRE \data_buffer_reg[86] 
       (.C(clk),
        .CE(\data_buffer[95]_i_1_n_0 ),
        .D(D[22]),
        .Q(\data_buffer_reg_n_0_[86] ),
        .R(1'b0));
  FDRE \data_buffer_reg[87] 
       (.C(clk),
        .CE(\data_buffer[95]_i_1_n_0 ),
        .D(D[23]),
        .Q(\data_buffer_reg_n_0_[87] ),
        .R(1'b0));
  FDRE \data_buffer_reg[88] 
       (.C(clk),
        .CE(\data_buffer[95]_i_1_n_0 ),
        .D(D[24]),
        .Q(\data_buffer_reg_n_0_[88] ),
        .R(1'b0));
  FDRE \data_buffer_reg[89] 
       (.C(clk),
        .CE(\data_buffer[95]_i_1_n_0 ),
        .D(D[25]),
        .Q(\data_buffer_reg_n_0_[89] ),
        .R(1'b0));
  FDRE \data_buffer_reg[8] 
       (.C(clk),
        .CE(\data_buffer[31]_i_1_n_0 ),
        .D(D[8]),
        .Q(\data_buffer_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_buffer_reg[90] 
       (.C(clk),
        .CE(\data_buffer[95]_i_1_n_0 ),
        .D(D[26]),
        .Q(\data_buffer_reg_n_0_[90] ),
        .R(1'b0));
  FDRE \data_buffer_reg[91] 
       (.C(clk),
        .CE(\data_buffer[95]_i_1_n_0 ),
        .D(D[27]),
        .Q(\data_buffer_reg_n_0_[91] ),
        .R(1'b0));
  FDRE \data_buffer_reg[92] 
       (.C(clk),
        .CE(\data_buffer[95]_i_1_n_0 ),
        .D(D[28]),
        .Q(\data_buffer_reg_n_0_[92] ),
        .R(1'b0));
  FDRE \data_buffer_reg[93] 
       (.C(clk),
        .CE(\data_buffer[95]_i_1_n_0 ),
        .D(D[29]),
        .Q(\data_buffer_reg_n_0_[93] ),
        .R(1'b0));
  FDRE \data_buffer_reg[94] 
       (.C(clk),
        .CE(\data_buffer[95]_i_1_n_0 ),
        .D(D[30]),
        .Q(\data_buffer_reg_n_0_[94] ),
        .R(1'b0));
  FDRE \data_buffer_reg[95] 
       (.C(clk),
        .CE(\data_buffer[95]_i_1_n_0 ),
        .D(D[31]),
        .Q(\data_buffer_reg_n_0_[95] ),
        .R(1'b0));
  FDRE \data_buffer_reg[96] 
       (.C(clk),
        .CE(\data_buffer[127]_i_1_n_0 ),
        .D(D[0]),
        .Q(p_12_in[0]),
        .R(1'b0));
  FDRE \data_buffer_reg[97] 
       (.C(clk),
        .CE(\data_buffer[127]_i_1_n_0 ),
        .D(D[1]),
        .Q(p_12_in[1]),
        .R(1'b0));
  FDRE \data_buffer_reg[98] 
       (.C(clk),
        .CE(\data_buffer[127]_i_1_n_0 ),
        .D(D[2]),
        .Q(p_12_in[2]),
        .R(1'b0));
  FDRE \data_buffer_reg[99] 
       (.C(clk),
        .CE(\data_buffer[127]_i_1_n_0 ),
        .D(D[3]),
        .Q(p_12_in[3]),
        .R(1'b0));
  FDRE \data_buffer_reg[9] 
       (.C(clk),
        .CE(\data_buffer[31]_i_1_n_0 ),
        .D(D[9]),
        .Q(\data_buffer_reg_n_0_[9] ),
        .R(1'b0));
  FDCE \data_out_reg_reg[0] 
       (.C(clk),
        .CE(address_reg0),
        .CLR(config_pin_2_sn_1),
        .D(\wdata_reg_n_0_[0] ),
        .Q(\data_out_reg_reg[31]_0 [0]));
  FDCE \data_out_reg_reg[10] 
       (.C(clk),
        .CE(address_reg0),
        .CLR(config_pin_2_sn_1),
        .D(\wdata_reg_n_0_[10] ),
        .Q(\data_out_reg_reg[31]_0 [10]));
  FDCE \data_out_reg_reg[11] 
       (.C(clk),
        .CE(address_reg0),
        .CLR(config_pin_2_sn_1),
        .D(\wdata_reg_n_0_[11] ),
        .Q(\data_out_reg_reg[31]_0 [11]));
  FDCE \data_out_reg_reg[12] 
       (.C(clk),
        .CE(address_reg0),
        .CLR(config_pin_2_sn_1),
        .D(\wdata_reg_n_0_[12] ),
        .Q(\data_out_reg_reg[31]_0 [12]));
  FDCE \data_out_reg_reg[13] 
       (.C(clk),
        .CE(address_reg0),
        .CLR(config_pin_2_sn_1),
        .D(\wdata_reg_n_0_[13] ),
        .Q(\data_out_reg_reg[31]_0 [13]));
  FDCE \data_out_reg_reg[14] 
       (.C(clk),
        .CE(address_reg0),
        .CLR(config_pin_2_sn_1),
        .D(\wdata_reg_n_0_[14] ),
        .Q(\data_out_reg_reg[31]_0 [14]));
  FDCE \data_out_reg_reg[15] 
       (.C(clk),
        .CE(address_reg0),
        .CLR(config_pin_2_sn_1),
        .D(\wdata_reg_n_0_[15] ),
        .Q(\data_out_reg_reg[31]_0 [15]));
  FDCE \data_out_reg_reg[16] 
       (.C(clk),
        .CE(address_reg0),
        .CLR(config_pin_2_sn_1),
        .D(\wdata_reg_n_0_[16] ),
        .Q(\data_out_reg_reg[31]_0 [16]));
  FDCE \data_out_reg_reg[17] 
       (.C(clk),
        .CE(address_reg0),
        .CLR(config_pin_2_sn_1),
        .D(\wdata_reg_n_0_[17] ),
        .Q(\data_out_reg_reg[31]_0 [17]));
  FDCE \data_out_reg_reg[18] 
       (.C(clk),
        .CE(address_reg0),
        .CLR(config_pin_2_sn_1),
        .D(\wdata_reg_n_0_[18] ),
        .Q(\data_out_reg_reg[31]_0 [18]));
  FDCE \data_out_reg_reg[19] 
       (.C(clk),
        .CE(address_reg0),
        .CLR(config_pin_2_sn_1),
        .D(\wdata_reg_n_0_[19] ),
        .Q(\data_out_reg_reg[31]_0 [19]));
  FDCE \data_out_reg_reg[1] 
       (.C(clk),
        .CE(address_reg0),
        .CLR(config_pin_2_sn_1),
        .D(\wdata_reg_n_0_[1] ),
        .Q(\data_out_reg_reg[31]_0 [1]));
  FDCE \data_out_reg_reg[20] 
       (.C(clk),
        .CE(address_reg0),
        .CLR(config_pin_2_sn_1),
        .D(\wdata_reg_n_0_[20] ),
        .Q(\data_out_reg_reg[31]_0 [20]));
  FDCE \data_out_reg_reg[21] 
       (.C(clk),
        .CE(address_reg0),
        .CLR(config_pin_2_sn_1),
        .D(\wdata_reg_n_0_[21] ),
        .Q(\data_out_reg_reg[31]_0 [21]));
  FDCE \data_out_reg_reg[22] 
       (.C(clk),
        .CE(address_reg0),
        .CLR(config_pin_2_sn_1),
        .D(\wdata_reg_n_0_[22] ),
        .Q(\data_out_reg_reg[31]_0 [22]));
  FDCE \data_out_reg_reg[23] 
       (.C(clk),
        .CE(address_reg0),
        .CLR(config_pin_2_sn_1),
        .D(\wdata_reg_n_0_[23] ),
        .Q(\data_out_reg_reg[31]_0 [23]));
  FDCE \data_out_reg_reg[24] 
       (.C(clk),
        .CE(address_reg0),
        .CLR(config_pin_2_sn_1),
        .D(\wdata_reg_n_0_[24] ),
        .Q(\data_out_reg_reg[31]_0 [24]));
  FDCE \data_out_reg_reg[25] 
       (.C(clk),
        .CE(address_reg0),
        .CLR(config_pin_2_sn_1),
        .D(\wdata_reg_n_0_[25] ),
        .Q(\data_out_reg_reg[31]_0 [25]));
  FDCE \data_out_reg_reg[26] 
       (.C(clk),
        .CE(address_reg0),
        .CLR(config_pin_2_sn_1),
        .D(\wdata_reg_n_0_[26] ),
        .Q(\data_out_reg_reg[31]_0 [26]));
  FDCE \data_out_reg_reg[27] 
       (.C(clk),
        .CE(address_reg0),
        .CLR(config_pin_2_sn_1),
        .D(\wdata_reg_n_0_[27] ),
        .Q(\data_out_reg_reg[31]_0 [27]));
  FDCE \data_out_reg_reg[28] 
       (.C(clk),
        .CE(address_reg0),
        .CLR(config_pin_2_sn_1),
        .D(\wdata_reg_n_0_[28] ),
        .Q(\data_out_reg_reg[31]_0 [28]));
  FDCE \data_out_reg_reg[29] 
       (.C(clk),
        .CE(address_reg0),
        .CLR(config_pin_2_sn_1),
        .D(\wdata_reg_n_0_[29] ),
        .Q(\data_out_reg_reg[31]_0 [29]));
  FDCE \data_out_reg_reg[2] 
       (.C(clk),
        .CE(address_reg0),
        .CLR(config_pin_2_sn_1),
        .D(\wdata_reg_n_0_[2] ),
        .Q(\data_out_reg_reg[31]_0 [2]));
  FDCE \data_out_reg_reg[30] 
       (.C(clk),
        .CE(address_reg0),
        .CLR(config_pin_2_sn_1),
        .D(\wdata_reg_n_0_[30] ),
        .Q(\data_out_reg_reg[31]_0 [30]));
  FDCE \data_out_reg_reg[31] 
       (.C(clk),
        .CE(address_reg0),
        .CLR(config_pin_2_sn_1),
        .D(\wdata_reg_n_0_[31] ),
        .Q(\data_out_reg_reg[31]_0 [31]));
  FDCE \data_out_reg_reg[3] 
       (.C(clk),
        .CE(address_reg0),
        .CLR(config_pin_2_sn_1),
        .D(\wdata_reg_n_0_[3] ),
        .Q(\data_out_reg_reg[31]_0 [3]));
  FDCE \data_out_reg_reg[4] 
       (.C(clk),
        .CE(address_reg0),
        .CLR(config_pin_2_sn_1),
        .D(\wdata_reg_n_0_[4] ),
        .Q(\data_out_reg_reg[31]_0 [4]));
  FDCE \data_out_reg_reg[5] 
       (.C(clk),
        .CE(address_reg0),
        .CLR(config_pin_2_sn_1),
        .D(\wdata_reg_n_0_[5] ),
        .Q(\data_out_reg_reg[31]_0 [5]));
  FDCE \data_out_reg_reg[6] 
       (.C(clk),
        .CE(address_reg0),
        .CLR(config_pin_2_sn_1),
        .D(\wdata_reg_n_0_[6] ),
        .Q(\data_out_reg_reg[31]_0 [6]));
  FDCE \data_out_reg_reg[7] 
       (.C(clk),
        .CE(address_reg0),
        .CLR(config_pin_2_sn_1),
        .D(\wdata_reg_n_0_[7] ),
        .Q(\data_out_reg_reg[31]_0 [7]));
  FDCE \data_out_reg_reg[8] 
       (.C(clk),
        .CE(address_reg0),
        .CLR(config_pin_2_sn_1),
        .D(\wdata_reg_n_0_[8] ),
        .Q(\data_out_reg_reg[31]_0 [8]));
  FDCE \data_out_reg_reg[9] 
       (.C(clk),
        .CE(address_reg0),
        .CLR(config_pin_2_sn_1),
        .D(\wdata_reg_n_0_[9] ),
        .Q(\data_out_reg_reg[31]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \data_ready_count[0]_i_1 
       (.I0(data_ready_count[0]),
        .I1(\data_ready_count[5]_i_3_n_0 ),
        .O(\data_ready_count[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \data_ready_count[1]_i_1 
       (.I0(data_ready_count[0]),
        .I1(data_ready_count[1]),
        .I2(\data_ready_count[5]_i_3_n_0 ),
        .O(\data_ready_count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \data_ready_count[2]_i_1 
       (.I0(\data_ready_count[5]_i_4_n_0 ),
        .I1(data_ready_count[1]),
        .I2(data_ready_count[0]),
        .I3(data_ready_count[2]),
        .O(\data_ready_count[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \data_ready_count[3]_i_1 
       (.I0(\data_ready_count[5]_i_4_n_0 ),
        .I1(data_ready_count[1]),
        .I2(data_ready_count[2]),
        .I3(data_ready_count[0]),
        .I4(data_ready_count[3]),
        .O(\data_ready_count[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \data_ready_count[4]_i_1 
       (.I0(\data_ready_count[5]_i_4_n_0 ),
        .I1(data_ready_count[0]),
        .I2(data_ready_count[2]),
        .I3(data_ready_count[1]),
        .I4(data_ready_count[3]),
        .I5(data_ready_count[4]),
        .O(\data_ready_count[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \data_ready_count[5]_i_1 
       (.I0(aes_working_reg_n_0),
        .I1(\data_ready_count[5]_i_3_n_0 ),
        .O(\data_ready_count[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \data_ready_count[5]_i_2 
       (.I0(\data_ready_count[5]_i_4_n_0 ),
        .I1(data_ready_count[4]),
        .I2(data_ready_count[3]),
        .I3(\data_ready_count[5]_i_5_n_0 ),
        .I4(data_ready_count[0]),
        .I5(data_ready_count[5]),
        .O(\data_ready_count[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040554040)) 
    \data_ready_count[5]_i_3 
       (.I0(\data_write_state[0]_i_2_n_0 ),
        .I1(\div_count[3]_i_10_n_0 ),
        .I2(p_2_in),
        .I3(\div_count_reg_n_0_[3] ),
        .I4(\wdata[26]_i_3_n_0 ),
        .I5(ready_reg0_reg),
        .O(\data_ready_count[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4555555555555555)) 
    \data_ready_count[5]_i_4 
       (.I0(\data_ready_count[5]_i_3_n_0 ),
        .I1(data_ready_count[2]),
        .I2(data_ready_count[3]),
        .I3(\address_reg[1]_i_2_n_0 ),
        .I4(data_ready_count[1]),
        .I5(data_ready_count[0]),
        .O(\data_ready_count[5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_ready_count[5]_i_5 
       (.I0(data_ready_count[2]),
        .I1(data_ready_count[1]),
        .O(\data_ready_count[5]_i_5_n_0 ));
  FDCE \data_ready_count_reg[0] 
       (.C(clk),
        .CE(\data_ready_count[5]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[2]_3 ),
        .D(\data_ready_count[0]_i_1_n_0 ),
        .Q(data_ready_count[0]));
  FDCE \data_ready_count_reg[1] 
       (.C(clk),
        .CE(\data_ready_count[5]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[2]_3 ),
        .D(\data_ready_count[1]_i_1_n_0 ),
        .Q(data_ready_count[1]));
  FDCE \data_ready_count_reg[2] 
       (.C(clk),
        .CE(\data_ready_count[5]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[2]_3 ),
        .D(\data_ready_count[2]_i_1_n_0 ),
        .Q(data_ready_count[2]));
  FDCE \data_ready_count_reg[3] 
       (.C(clk),
        .CE(\data_ready_count[5]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[2]_3 ),
        .D(\data_ready_count[3]_i_1_n_0 ),
        .Q(data_ready_count[3]));
  FDCE \data_ready_count_reg[4] 
       (.C(clk),
        .CE(\data_ready_count[5]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[2]_3 ),
        .D(\data_ready_count[4]_i_1_n_0 ),
        .Q(data_ready_count[4]));
  FDCE \data_ready_count_reg[5] 
       (.C(clk),
        .CE(\data_ready_count[5]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[2]_3 ),
        .D(\data_ready_count[5]_i_2_n_0 ),
        .Q(data_ready_count[5]));
  LUT6 #(
    .INIT(64'h0000FFFF77720000)) 
    \data_write_state[0]_i_1 
       (.I0(config_pin[1]),
        .I1(p_2_in),
        .I2(\data_write_state[0]_i_2_n_0 ),
        .I3(\div_count_reg_n_0_[3] ),
        .I4(\data_write_state[2]_i_4_n_0 ),
        .I5(\data_write_state_reg_n_0_[0] ),
        .O(\data_write_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFAFAFCFFFFFFFCFF)) 
    \data_write_state[0]_i_2 
       (.I0(\div_count_reg[1]_P_n_0 ),
        .I1(\div_count_reg[1]_C_n_0 ),
        .I2(p_3_in[1]),
        .I3(\div_count_reg[0]_C_n_0 ),
        .I4(\div_count_reg[1]_LDC_n_0 ),
        .I5(\div_count_reg[0]_P_n_0 ),
        .O(\data_write_state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0027FFFF27000000)) 
    \data_write_state[1]_i_1 
       (.I0(config_pin[1]),
        .I1(p_2_in),
        .I2(\data_write_state[2]_i_3_n_0 ),
        .I3(\data_write_state_reg_n_0_[0] ),
        .I4(\data_write_state[2]_i_4_n_0 ),
        .I5(\data_write_state_reg_n_0_[1] ),
        .O(\data_write_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0111FFFFB0000000)) 
    \data_write_state[2]_i_1 
       (.I0(config_pin[1]),
        .I1(\data_write_state[2]_i_3_n_0 ),
        .I2(\data_write_state_reg_n_0_[1] ),
        .I3(\data_write_state_reg_n_0_[0] ),
        .I4(\data_write_state[2]_i_4_n_0 ),
        .I5(p_2_in),
        .O(\data_write_state[2]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \data_write_state[2]_i_2 
       (.I0(config_pin[2]),
        .O(config_pin_2_sn_1));
  LUT6 #(
    .INIT(64'h0000000000004540)) 
    \data_write_state[2]_i_3 
       (.I0(\div_count_reg_n_0_[3] ),
        .I1(\div_count_reg[0]_P_n_0 ),
        .I2(\div_count_reg[1]_LDC_n_0 ),
        .I3(\div_count_reg[0]_C_n_0 ),
        .I4(p_3_in[1]),
        .I5(p_3_in[0]),
        .O(\data_write_state[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5510000055555555)) 
    \data_write_state[2]_i_4 
       (.I0(ready_reg0_reg),
        .I1(ready_reg1),
        .I2(\data_write_state_reg[0]_0 ),
        .I3(\data_write_state[2]_i_3_n_0 ),
        .I4(\wdata[26]_i_3_n_0 ),
        .I5(\data_write_state[2]_i_5_n_0 ),
        .O(\data_write_state[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA8AAFFFFFFFF)) 
    \data_write_state[2]_i_5 
       (.I0(p_2_in),
        .I1(p_3_in[0]),
        .I2(p_3_in[1]),
        .I3(\div_count_reg[0]_P_0 ),
        .I4(config_pin[0]),
        .I5(config_pin[1]),
        .O(\data_write_state[2]_i_5_n_0 ));
  FDCE \data_write_state_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(config_pin_2_sn_1),
        .D(\data_write_state[0]_i_1_n_0 ),
        .Q(\data_write_state_reg_n_0_[0] ));
  FDCE \data_write_state_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(config_pin_2_sn_1),
        .D(\data_write_state[1]_i_1_n_0 ),
        .Q(\data_write_state_reg_n_0_[1] ));
  FDCE \data_write_state_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(config_pin_2_sn_1),
        .D(\data_write_state[2]_i_1_n_0 ),
        .Q(p_2_in));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \div_count[0]_C_i_1 
       (.I0(p_2_in__0[0]),
        .I1(\div_count[1]_P_i_1_n_0 ),
        .I2(\div_count_reg[0]_C_n_0 ),
        .O(\div_count[0]_C_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h05FF05050D0D0505)) 
    \div_count[0]_P_i_1 
       (.I0(\div_count[2]_i_5_n_0 ),
        .I1(\waddr[5]_i_10_n_0 ),
        .I2(\div_count_reg[0]_P_0 ),
        .I3(\div_count[0]_P_i_2_n_0 ),
        .I4(config_pin[1]),
        .I5(config_pin[0]),
        .O(p_2_in__0[0]));
  LUT6 #(
    .INIT(64'hFFFD0000FFFD5755)) 
    \div_count[0]_P_i_2 
       (.I0(\FSM_sequential_state_reg[0]_0 ),
        .I1(\FSM_sequential_state_reg[2]_0 ),
        .I2(\div_count_reg[1]_P_1 ),
        .I3(\div_count_reg[0]_P_1 ),
        .I4(\div_count_reg[0]_P_0 ),
        .I5(\div_count[3]_i_8_n_0 ),
        .O(\div_count[0]_P_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \div_count[1]_C_i_1 
       (.I0(p_2_in__0[1]),
        .I1(\div_count[1]_P_i_1_n_0 ),
        .I2(\div_count_reg[1]_C_n_0 ),
        .O(\div_count[1]_C_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0CCC5CCC0CCCFFFF)) 
    \div_count[1]_P_i_1 
       (.I0(\div_count[1]_P_i_3_n_0 ),
        .I1(\div_count[1]_P_i_4_n_0 ),
        .I2(config_pin[0]),
        .I3(config_pin[1]),
        .I4(ready_reg0_reg),
        .I5(\div_count[3]_i_3_n_0 ),
        .O(\div_count[1]_P_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \div_count[1]_P_i_11 
       (.I0(state__0[1]),
        .I1(state__0[2]),
        .I2(\keylen_ctrl_reg[0]_0 ),
        .I3(state__0[0]),
        .O(\div_count[1]_P_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h020202A2A2A202A2)) 
    \div_count[1]_P_i_2 
       (.I0(\div_count[1]_P_i_5_n_0 ),
        .I1(\div_count[1]_P_i_6_n_0 ),
        .I2(config_pin[1]),
        .I3(\div_count[1]_P_i_7_n_0 ),
        .I4(config_pin[0]),
        .I5(\div_count_reg[1]_P_0 ),
        .O(p_2_in__0[1]));
  LUT6 #(
    .INIT(64'h0000000000FE00FF)) 
    \div_count[1]_P_i_3 
       (.I0(\FSM_sequential_state_reg[2]_0 ),
        .I1(\div_count_reg[1]_P_1 ),
        .I2(\div_count_reg[1]_P_2 ),
        .I3(\div_count[1]_P_i_4_n_0 ),
        .I4(\FSM_sequential_state_reg[0]_0 ),
        .I5(\div_count[1]_P_i_11_n_0 ),
        .O(\div_count[1]_P_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFEFEFE)) 
    \div_count[1]_P_i_4 
       (.I0(\div_count_reg_n_0_[3] ),
        .I1(p_3_in[1]),
        .I2(p_3_in[0]),
        .I3(\div_count_reg[0]_P_n_0 ),
        .I4(\div_count_reg[1]_LDC_n_0 ),
        .I5(\div_count_reg[0]_C_n_0 ),
        .O(\div_count[1]_P_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF00400040FFFF)) 
    \div_count[1]_P_i_5 
       (.I0(state__0[0]),
        .I1(\keylen_ctrl_reg[0]_0 ),
        .I2(state__0[2]),
        .I3(state__0[1]),
        .I4(p_3_in[0]),
        .I5(\div_count_reg[0]_P_0 ),
        .O(\div_count[1]_P_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0040FFFFFFFF0040)) 
    \div_count[1]_P_i_6 
       (.I0(\div_count[3]_i_9_n_0 ),
        .I1(p_0_in13_in),
        .I2(\data_write_state_reg[0]_0 ),
        .I3(ready_reg1),
        .I4(p_3_in[0]),
        .I5(\div_count_reg[0]_P_0 ),
        .O(\div_count[1]_P_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h656A656A656AFFFF)) 
    \div_count[1]_P_i_7 
       (.I0(p_3_in[0]),
        .I1(\div_count_reg[0]_P_n_0 ),
        .I2(\div_count_reg[1]_LDC_n_0 ),
        .I3(\div_count_reg[0]_C_n_0 ),
        .I4(\div_count[3]_i_9_n_0 ),
        .I5(p_2_in),
        .O(\div_count[1]_P_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \div_count[1]_P_i_9 
       (.I0(state__0[2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .O(\FSM_sequential_state_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hAEAFFFFFAEAF0000)) 
    \div_count[2]_i_1 
       (.I0(\div_count[2]_i_2_n_0 ),
        .I1(\div_count[2]_i_3_n_0 ),
        .I2(\div_count[2]_i_4_n_0 ),
        .I3(\div_count[2]_i_5_n_0 ),
        .I4(\div_count[1]_P_i_1_n_0 ),
        .I5(p_3_in[1]),
        .O(\div_count[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000001FDF1FFF)) 
    \div_count[2]_i_2 
       (.I0(\div_count_reg[2]_0 ),
        .I1(\FSM_sequential_state[2]_i_6_n_0 ),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\div_count[2]_i_4_n_0 ),
        .I4(\div_count_reg[2]_1 ),
        .I5(\div_count[2]_i_8_n_0 ),
        .O(\div_count[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT5 #(
    .INIT(32'h00F70000)) 
    \div_count[2]_i_3 
       (.I0(\data_write_state_reg_n_0_[1] ),
        .I1(\data_write_state_reg_n_0_[0] ),
        .I2(p_2_in),
        .I3(config_pin[0]),
        .I4(config_pin[1]),
        .O(\div_count[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h55556565555A656A)) 
    \div_count[2]_i_4 
       (.I0(p_3_in[1]),
        .I1(\div_count_reg[1]_P_n_0 ),
        .I2(\div_count_reg[1]_LDC_n_0 ),
        .I3(\div_count_reg[1]_C_n_0 ),
        .I4(\div_count_reg[0]_P_n_0 ),
        .I5(\div_count_reg[0]_C_n_0 ),
        .O(\div_count[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAEAAAAAAA)) 
    \div_count[2]_i_5 
       (.I0(config_pin[1]),
        .I1(\data_write_state_reg_n_0_[1] ),
        .I2(\data_write_state_reg_n_0_[0] ),
        .I3(p_0_in13_in),
        .I4(\data_write_state_reg[0]_0 ),
        .I5(ready_reg1),
        .O(\div_count[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h76760200FFFFFFFF)) 
    \div_count[2]_i_8 
       (.I0(state__0[2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\keylen_ctrl_reg[0]_0 ),
        .I4(\div_count[2]_i_4_n_0 ),
        .I5(\div_count[3]_i_4_n_0 ),
        .O(\div_count[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hBBBFFFFFBBBF0000)) 
    \div_count[3]_i_1 
       (.I0(\div_count[3]_i_2_n_0 ),
        .I1(\div_count[3]_i_3_n_0 ),
        .I2(\div_count[3]_i_4_n_0 ),
        .I3(\div_count_reg[3]_0 ),
        .I4(\div_count[1]_P_i_1_n_0 ),
        .I5(\div_count_reg_n_0_[3] ),
        .O(\div_count[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \div_count[3]_i_10 
       (.I0(config_pin[1]),
        .I1(config_pin[0]),
        .O(\div_count[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hA000E0F0A000E000)) 
    \div_count[3]_i_2 
       (.I0(\div_count_reg[3]_1 ),
        .I1(\FSM_sequential_state[2]_i_6_n_0 ),
        .I2(\div_count[3]_i_4_n_0 ),
        .I3(\FSM_sequential_state_reg[0]_0 ),
        .I4(\div_count_reg[3]_0 ),
        .I5(\div_count[3]_i_8_n_0 ),
        .O(\div_count[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF700FFFFF7F7)) 
    \div_count[3]_i_3 
       (.I0(\wdata[26]_i_3_n_0 ),
        .I1(\data_write_state_reg[0]_0 ),
        .I2(ready_reg1),
        .I3(p_2_in),
        .I4(\div_count[3]_i_9_n_0 ),
        .I5(\div_count[3]_i_10_n_0 ),
        .O(\div_count[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \div_count[3]_i_4 
       (.I0(config_pin[1]),
        .I1(config_pin[0]),
        .O(\div_count[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5556555555565656)) 
    \div_count[3]_i_5 
       (.I0(\div_count_reg_n_0_[3] ),
        .I1(p_3_in[1]),
        .I2(p_3_in[0]),
        .I3(\div_count_reg[0]_P_n_0 ),
        .I4(\div_count_reg[1]_LDC_n_0 ),
        .I5(\div_count_reg[0]_C_n_0 ),
        .O(\div_count_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hC1)) 
    \div_count[3]_i_7 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(state__0[2]),
        .O(\FSM_sequential_state_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT4 #(
    .INIT(16'h0DFC)) 
    \div_count[3]_i_8 
       (.I0(\keylen_ctrl_reg[0]_0 ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(state__0[2]),
        .O(\div_count[3]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \div_count[3]_i_9 
       (.I0(\data_write_state_reg_n_0_[1] ),
        .I1(\data_write_state_reg_n_0_[0] ),
        .O(\div_count[3]_i_9_n_0 ));
  FDCE \div_count_reg[0]_C 
       (.C(clk),
        .CE(1'b1),
        .CLR(\div_count_reg[1]_LDC_i_2_n_0 ),
        .D(\div_count[0]_C_i_1_n_0 ),
        .Q(\div_count_reg[0]_C_n_0 ));
  FDPE \div_count_reg[0]_P 
       (.C(clk),
        .CE(\div_count[1]_P_i_1_n_0 ),
        .D(p_2_in__0[0]),
        .PRE(\div_count_reg[1]_LDC_i_1_n_0 ),
        .Q(\div_count_reg[0]_P_n_0 ));
  FDCE \div_count_reg[1]_C 
       (.C(clk),
        .CE(1'b1),
        .CLR(\div_count_reg[1]_LDC_i_2_n_0 ),
        .D(\div_count[1]_C_i_1_n_0 ),
        .Q(\div_count_reg[1]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \div_count_reg[1]_LDC 
       (.CLR(\div_count_reg[1]_LDC_i_2_n_0 ),
        .D(1'b1),
        .G(\div_count_reg[1]_LDC_i_1_n_0 ),
        .GE(1'b1),
        .Q(\div_count_reg[1]_LDC_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \div_count_reg[1]_LDC_i_1 
       (.I0(config_pin[1]),
        .I1(config_pin[2]),
        .O(\div_count_reg[1]_LDC_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \div_count_reg[1]_LDC_i_2 
       (.I0(config_pin[1]),
        .I1(config_pin[2]),
        .O(\div_count_reg[1]_LDC_i_2_n_0 ));
  FDPE \div_count_reg[1]_P 
       (.C(clk),
        .CE(\div_count[1]_P_i_1_n_0 ),
        .D(p_2_in__0[1]),
        .PRE(\div_count_reg[1]_LDC_i_1_n_0 ),
        .Q(\div_count_reg[1]_P_n_0 ));
  FDCE \div_count_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(config_pin_2_sn_1),
        .D(\div_count[2]_i_1_n_0 ),
        .Q(p_3_in[1]));
  FDCE \div_count_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(config_pin_2_sn_1),
        .D(\div_count[3]_i_1_n_0 ),
        .Q(\div_count_reg_n_0_[3] ));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    encdec_reg_i_1
       (.I0(\data_out_reg_reg[31]_0 [0]),
        .I1(encdec_reg_i_2_n_0),
        .I2(iset_aes_address8[3]),
        .I3(iset_aes_address8[5]),
        .I4(encdec_reg_i_3_n_0),
        .I5(encdec_reg),
        .O(\data_out_reg_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'h54)) 
    encdec_reg_i_2
       (.I0(iset_aes_address8[4]),
        .I1(wcount),
        .I2(p_0_in),
        .O(encdec_reg_i_2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    encdec_reg_i_3
       (.I0(\address_reg_reg[1]_0 [1]),
        .I1(\address_reg_reg[1]_0 [0]),
        .O(encdec_reg_i_3_n_0));
  LUT5 #(
    .INIT(32'h00080000)) 
    init_reg_i_1
       (.I0(init_reg_i_2_n_0),
        .I1(iset_aes_address8[3]),
        .I2(iset_aes_address8[4]),
        .I3(\address_reg_reg[1]_0 [0]),
        .I4(\data_out_reg_reg[31]_0 [0]),
        .O(init_new1_out));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'h0054)) 
    init_reg_i_2
       (.I0(\address_reg_reg[1]_0 [1]),
        .I1(p_0_in),
        .I2(wcount),
        .I3(iset_aes_address8[5]),
        .O(init_reg_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \key_reg[0][31]_i_1 
       (.I0(\key_reg[3][31]_i_2_n_0 ),
        .I1(\address_reg_reg[1]_0 [0]),
        .I2(\address_reg_reg[1]_0 [1]),
        .O(\address_reg_reg[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \key_reg[1][31]_i_1 
       (.I0(\key_reg[3][31]_i_2_n_0 ),
        .I1(\address_reg_reg[1]_0 [1]),
        .I2(\address_reg_reg[1]_0 [0]),
        .O(\address_reg_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \key_reg[2][31]_i_1 
       (.I0(\address_reg_reg[1]_0 [0]),
        .I1(\address_reg_reg[1]_0 [1]),
        .I2(\key_reg[3][31]_i_2_n_0 ),
        .O(\address_reg_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \key_reg[3][31]_i_1 
       (.I0(\address_reg_reg[1]_0 [0]),
        .I1(\address_reg_reg[1]_0 [1]),
        .I2(\key_reg[3][31]_i_2_n_0 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT5 #(
    .INIT(32'h00000E00)) 
    \key_reg[3][31]_i_2 
       (.I0(p_0_in),
        .I1(wcount),
        .I2(iset_aes_address8[5]),
        .I3(iset_aes_address8[4]),
        .I4(iset_aes_address8[3]),
        .O(\key_reg[3][31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT4 #(
    .INIT(16'hABFB)) 
    \keylen_ctrl[0]_i_10 
       (.I0(\keylen_ctrl_reg[0]_0 ),
        .I1(\div_count_reg[0]_C_n_0 ),
        .I2(\div_count_reg[1]_LDC_n_0 ),
        .I3(\div_count_reg[0]_P_n_0 ),
        .O(\keylen_ctrl[0]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \keylen_ctrl[0]_i_2 
       (.I0(ready_reg0_reg),
        .I1(config_pin[1]),
        .I2(config_pin[0]),
        .O(config_pin_1_sn_1));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    \keylen_ctrl[0]_i_4 
       (.I0(state__0[2]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\keylen_ctrl_reg[2]_0 ),
        .I4(\keylen_ctrl_reg_n_0_[1] ),
        .I5(\keylen_ctrl[0]_i_10_n_0 ),
        .O(\FSM_sequential_state_reg[2]_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    \keylen_ctrl[0]_i_7 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(state__0[2]),
        .I3(D[29]),
        .I4(D[30]),
        .I5(D[31]),
        .O(\FSM_sequential_state_reg[0]_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \keylen_ctrl[1]_i_1 
       (.I0(D[4]),
        .I1(config_pin_0_sn_1),
        .I2(\keylen_ctrl_reg_n_0_[1] ),
        .O(\keylen_ctrl[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \keylen_ctrl[2]_i_2 
       (.I0(config_pin[0]),
        .I1(config_pin[1]),
        .I2(ready_reg0_reg),
        .I3(\keylen_ctrl_reg[1]_0 ),
        .O(config_pin_0_sn_1));
  FDCE \keylen_ctrl_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[2]_3 ),
        .D(\keylen_ctrl_reg[0]_1 ),
        .Q(\keylen_ctrl_reg[0]_0 ));
  FDCE \keylen_ctrl_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[2]_3 ),
        .D(\keylen_ctrl[1]_i_1_n_0 ),
        .Q(\keylen_ctrl_reg_n_0_[1] ));
  FDCE \keylen_ctrl_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[2]_3 ),
        .D(\keylen_ctrl_reg[2]_1 ),
        .Q(\keylen_ctrl_reg[2]_0 ));
  LUT5 #(
    .INIT(32'h00080000)) 
    next_reg_i_1
       (.I0(init_reg_i_2_n_0),
        .I1(iset_aes_address8[3]),
        .I2(iset_aes_address8[4]),
        .I3(\address_reg_reg[1]_0 [0]),
        .I4(\data_out_reg_reg[31]_0 [1]),
        .O(next_new2_out));
  LUT6 #(
    .INIT(64'h00000000FDDDDDDD)) 
    \out[7]_i_11 
       (.I0(\out[7]_i_3 ),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(\out[7]_i_22_n_0 ),
        .O(\outport_speed_reg[3]_1 ));
  LUT6 #(
    .INIT(64'h305330303F533F3F)) 
    \out[7]_i_2 
       (.I0(valid_reg),
        .I1(\out[7]_i_5_n_0 ),
        .I2(Q[3]),
        .I3(\outport_speed_reg[1]_1 ),
        .I4(Q[2]),
        .I5(\out[7]_i_6_n_0 ),
        .O(\outport_speed_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hBFC0FF0080000000)) 
    \out[7]_i_22 
       (.I0(\out[7]_i_11_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(\out[7]_i_11_1 ),
        .O(\out[7]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \out[7]_i_25 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(\outport_speed_reg[1]_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \out[7]_i_30 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\outport_speed_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT5 #(
    .INIT(32'hBBBE8882)) 
    \out[7]_i_5 
       (.I0(valid_reg_3),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(valid_reg_2),
        .O(\out[7]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT5 #(
    .INIT(32'hBBBE8882)) 
    \out[7]_i_6 
       (.I0(valid_reg_0),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(valid_reg_1),
        .O(\out[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFFFFFFFFFF)) 
    \out_mem[127]_i_4 
       (.I0(wcount),
        .I1(p_0_in),
        .I2(iset_outport_ready32),
        .I3(iset_aes_address8[4]),
        .I4(iset_aes_address8[3]),
        .I5(iset_aes_address8[5]),
        .O(\wcount_reg[0]_0 ));
  FDCE \outport_speed_reg[0] 
       (.C(clk),
        .CE(\outport_speed_reg[3]_2 ),
        .CLR(\FSM_sequential_state_reg[2]_3 ),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \outport_speed_reg[1] 
       (.C(clk),
        .CE(\outport_speed_reg[3]_2 ),
        .CLR(\FSM_sequential_state_reg[2]_3 ),
        .D(D[1]),
        .Q(Q[1]));
  FDPE \outport_speed_reg[2] 
       (.C(clk),
        .CE(\outport_speed_reg[3]_2 ),
        .D(D[2]),
        .PRE(\FSM_sequential_state_reg[2]_3 ),
        .Q(Q[2]));
  FDCE \outport_speed_reg[3] 
       (.C(clk),
        .CE(\outport_speed_reg[3]_2 ),
        .CLR(\FSM_sequential_state_reg[2]_3 ),
        .D(D[3]),
        .Q(Q[3]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'hF704)) 
    read_en_i_1
       (.I0(data_ready_count[3]),
        .I1(\address_reg[1]_i_2_n_0 ),
        .I2(read_en_i_2_n_0),
        .I3(iset_outport_ready32),
        .O(read_en_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFDFFFDFFFFFFF)) 
    read_en_i_2
       (.I0(data_ready_count[1]),
        .I1(data_ready_count[0]),
        .I2(data_ready_count[5]),
        .I3(data_ready_count[4]),
        .I4(data_ready_count[3]),
        .I5(data_ready_count[2]),
        .O(read_en_i_2_n_0));
  FDCE read_en_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(read_en_reg_1),
        .D(read_en_i_1_n_0),
        .Q(iset_outport_ready32));
  LUT6 #(
    .INIT(64'hF0F0FFF1F0F000F0)) 
    \state_flag_default_mode[0]_i_1 
       (.I0(\data_write_state[0]_i_2_n_0 ),
        .I1(\div_count_reg_n_0_[3] ),
        .I2(\state_flag_default_mode_reg_n_0_[0] ),
        .I3(p_0_in13_in),
        .I4(config_pin[1]),
        .I5(config_pin[0]),
        .O(\state_flag_default_mode[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF0001)) 
    \state_flag_default_mode[1]_i_1 
       (.I0(config_pin[1]),
        .I1(\data_write_state[0]_i_2_n_0 ),
        .I2(\div_count_reg_n_0_[3] ),
        .I3(\state_flag_default_mode_reg_n_0_[0] ),
        .I4(p_0_in13_in),
        .O(\state_flag_default_mode[1]_i_1_n_0 ));
  FDCE \state_flag_default_mode_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(config_pin_2_sn_1),
        .D(\state_flag_default_mode[0]_i_1_n_0 ),
        .Q(\state_flag_default_mode_reg_n_0_[0] ));
  FDCE \state_flag_default_mode_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(config_pin_2_sn_1),
        .D(\state_flag_default_mode[1]_i_1_n_0 ),
        .Q(p_0_in13_in));
  LUT6 #(
    .INIT(64'hFFEFCF2030EF0020)) 
    valid_i_1
       (.I0(valid_reg),
        .I1(Q[2]),
        .I2(\outport_speed_reg[1]_1 ),
        .I3(Q[3]),
        .I4(valid_i_5_n_0),
        .I5(valid_i_6_n_0),
        .O(\outport_speed_reg[2]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'h1)) 
    valid_i_4
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\outport_speed_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT5 #(
    .INIT(32'hBBBE8882)) 
    valid_i_5
       (.I0(valid_reg_1),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(valid_reg_0),
        .O(valid_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT5 #(
    .INIT(32'hBBBE8882)) 
    valid_i_6
       (.I0(valid_reg_2),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(valid_reg_3),
        .O(valid_i_6_n_0));
  LUT6 #(
    .INIT(64'h08FF080808080808)) 
    \waddr[0]_i_1 
       (.I0(\div_count_reg[0]_P_0 ),
        .I1(p_3_in[0]),
        .I2(\waddr[0]_i_3_n_0 ),
        .I3(\waddr[0]_i_4_n_0 ),
        .I4(\config_pin[1]_0 ),
        .I5(config_pin[0]),
        .O(\waddr[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \waddr[0]_i_2 
       (.I0(\div_count_reg[1]_P_n_0 ),
        .I1(\div_count_reg[1]_LDC_n_0 ),
        .I2(\div_count_reg[1]_C_n_0 ),
        .O(p_3_in[0]));
  LUT6 #(
    .INIT(64'hFFEFFFEFBBABFFEF)) 
    \waddr[0]_i_3 
       (.I0(ready_reg0_reg),
        .I1(config_pin[1]),
        .I2(p_0_in13_in),
        .I3(\div_count_reg_n_0_[3] ),
        .I4(p_2_in),
        .I5(config_pin[0]),
        .O(\waddr[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT5 #(
    .INIT(32'hFFF1F1FF)) 
    \waddr[0]_i_4 
       (.I0(\div_count_reg[0]_P_0 ),
        .I1(\keylen_ctrl_reg[0]_0 ),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(state__0[2]),
        .O(\waddr[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF3FFFFFFF3F55)) 
    \waddr[1]_i_1 
       (.I0(\waddr[1]_i_2_n_0 ),
        .I1(\waddr[1]_i_3_n_0 ),
        .I2(\waddr[1]_i_4_n_0 ),
        .I3(config_pin[1]),
        .I4(ready_reg0_reg),
        .I5(\waddr[1]_i_5_n_0 ),
        .O(\waddr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h88A8888888888888)) 
    \waddr[1]_i_2 
       (.I0(p_0_in13_in),
        .I1(\wdata[9]_i_3_n_0 ),
        .I2(\data_write_state_reg[0]_0 ),
        .I3(ready_reg1),
        .I4(\data_write_state_reg_n_0_[0] ),
        .I5(\data_write_state_reg_n_0_[1] ),
        .O(\waddr[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0C000FE0FFFFFFFF)) 
    \waddr[1]_i_3 
       (.I0(\keylen_ctrl_reg[0]_0 ),
        .I1(\div_count_reg[0]_P_0 ),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(state__0[2]),
        .I5(config_pin[0]),
        .O(\waddr[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF90FF90FF90FFFF)) 
    \waddr[1]_i_4 
       (.I0(p_3_in[1]),
        .I1(p_3_in[0]),
        .I2(\waddr[5]_i_12_n_0 ),
        .I3(config_pin[0]),
        .I4(p_2_in),
        .I5(\div_count[3]_i_9_n_0 ),
        .O(\waddr[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000454045400000)) 
    \waddr[1]_i_5 
       (.I0(\div_count_reg_n_0_[3] ),
        .I1(\div_count_reg[0]_P_n_0 ),
        .I2(\div_count_reg[1]_LDC_n_0 ),
        .I3(\div_count_reg[0]_C_n_0 ),
        .I4(p_3_in[0]),
        .I5(p_3_in[1]),
        .O(\waddr[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h2F000000FFFFFFFF)) 
    \waddr[3]_i_1 
       (.I0(\waddr[5]_i_10_n_0 ),
        .I1(\waddr[5]_i_11_n_0 ),
        .I2(\waddr[3]_i_2_n_0 ),
        .I3(config_pin[1]),
        .I4(\waddr[3]_i_3_n_0 ),
        .I5(\waddr[5]_i_9_n_0 ),
        .O(\waddr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5404000054045555)) 
    \waddr[3]_i_2 
       (.I0(config_pin[0]),
        .I1(\div_count_reg[0]_C_n_0 ),
        .I2(\div_count_reg[1]_LDC_n_0 ),
        .I3(\div_count_reg[0]_P_n_0 ),
        .I4(p_2_in),
        .I5(\div_count[3]_i_9_n_0 ),
        .O(\waddr[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hC9C9C9FDFFFFFFFF)) 
    \waddr[3]_i_3 
       (.I0(state__0[0]),
        .I1(state__0[2]),
        .I2(state__0[1]),
        .I3(\div_count_reg[0]_P_0 ),
        .I4(\keylen_ctrl_reg[0]_0 ),
        .I5(config_pin[0]),
        .O(\waddr[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000088800080800)) 
    \waddr[4]_i_1 
       (.I0(\config_pin[1]_0 ),
        .I1(config_pin[0]),
        .I2(\waddr[4]_i_3_n_0 ),
        .I3(state__0[1]),
        .I4(state__0[2]),
        .I5(state__0[0]),
        .O(\waddr[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \waddr[4]_i_2 
       (.I0(config_pin[1]),
        .I1(ready_reg0_reg),
        .O(\config_pin[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT4 #(
    .INIT(16'h001D)) 
    \waddr[4]_i_3 
       (.I0(\div_count_reg[0]_C_n_0 ),
        .I1(\div_count_reg[1]_LDC_n_0 ),
        .I2(\div_count_reg[0]_P_n_0 ),
        .I3(\keylen_ctrl_reg[0]_0 ),
        .O(\waddr[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF5DFF5DFF5D5050)) 
    \waddr[5]_i_1 
       (.I0(\config_pin[1]_1 ),
        .I1(\waddr[5]_i_4_n_0 ),
        .I2(ready_reg0_reg),
        .I3(\waddr[5]_i_6_n_0 ),
        .I4(\wdata_reg[0]_1 ),
        .I5(\waddr[5]_i_8_n_0 ),
        .O(\waddr[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \waddr[5]_i_10 
       (.I0(p_2_in),
        .I1(\data_write_state_reg_n_0_[0] ),
        .I2(\data_write_state_reg_n_0_[1] ),
        .O(\waddr[5]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \waddr[5]_i_11 
       (.I0(p_3_in[1]),
        .I1(\div_count_reg[1]_C_n_0 ),
        .I2(\div_count_reg[1]_LDC_n_0 ),
        .I3(\div_count_reg[1]_P_n_0 ),
        .O(\waddr[5]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \waddr[5]_i_12 
       (.I0(\div_count_reg[0]_C_n_0 ),
        .I1(\div_count_reg[1]_LDC_n_0 ),
        .I2(\div_count_reg[0]_P_n_0 ),
        .I3(p_2_in),
        .O(\waddr[5]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[5]_i_15 
       (.I0(state__0[2]),
        .I1(state__0[1]),
        .O(\FSM_sequential_state_reg[2]_1 ));
  LUT6 #(
    .INIT(64'h00A20022AAAAAAAA)) 
    \waddr[5]_i_2 
       (.I0(\waddr[5]_i_9_n_0 ),
        .I1(\waddr[5]_i_10_n_0 ),
        .I2(\waddr[5]_i_11_n_0 ),
        .I3(config_pin[0]),
        .I4(\waddr[5]_i_12_n_0 ),
        .I5(config_pin[1]),
        .O(\waddr[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT4 #(
    .INIT(16'hFBBF)) 
    \waddr[5]_i_3 
       (.I0(config_pin[1]),
        .I1(p_0_in13_in),
        .I2(config_pin[0]),
        .I3(\state_flag_default_mode_reg_n_0_[0] ),
        .O(\config_pin[1]_1 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \waddr[5]_i_4 
       (.I0(p_3_in[0]),
        .I1(p_3_in[1]),
        .I2(\div_count_reg[0]_P_0 ),
        .I3(\div_count_reg_n_0_[3] ),
        .I4(\state_flag_default_mode_reg_n_0_[0] ),
        .I5(p_0_in13_in),
        .O(\waddr[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000000D)) 
    \waddr[5]_i_5 
       (.I0(\data_write_state_reg[0]_0 ),
        .I1(ready_reg1),
        .I2(\div_count_reg[0]_P_0 ),
        .I3(p_3_in[0]),
        .I4(p_3_in[1]),
        .I5(\div_count_reg_n_0_[3] ),
        .O(ready_reg0_reg));
  LUT6 #(
    .INIT(64'hFFFFABAAAAAAAAAA)) 
    \waddr[5]_i_6 
       (.I0(\config_pin[1]_0 ),
        .I1(\div_count[3]_i_9_n_0 ),
        .I2(ready_reg1),
        .I3(\data_write_state_reg[0]_0 ),
        .I4(\wdata[9]_i_3_n_0 ),
        .I5(p_0_in13_in),
        .O(\waddr[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4044FFFF)) 
    \waddr[5]_i_8 
       (.I0(\FSM_sequential_state_reg[0]_0 ),
        .I1(config_pin[0]),
        .I2(\FSM_sequential_state[2]_i_5_n_0 ),
        .I3(\config_pin[1]_1 ),
        .I4(config_pin[1]),
        .I5(\waddr[3]_i_2_n_0 ),
        .O(\waddr[5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA8AA)) 
    \waddr[5]_i_9 
       (.I0(\waddr[5]_i_6_n_0 ),
        .I1(config_pin[1]),
        .I2(\div_count_reg_n_0_[3] ),
        .I3(\div_count_reg[0]_P_0 ),
        .I4(p_3_in[1]),
        .I5(p_3_in[0]),
        .O(\waddr[5]_i_9_n_0 ));
  FDCE \waddr_reg[0] 
       (.C(clk),
        .CE(\waddr[5]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[2]_3 ),
        .D(\waddr[0]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[0] ));
  FDCE \waddr_reg[1] 
       (.C(clk),
        .CE(\waddr[5]_i_1_n_0 ),
        .CLR(\FSM_sequential_state_reg[2]_3 ),
        .D(\waddr[1]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[1] ));
  FDPE \waddr_reg[3] 
       (.C(clk),
        .CE(\waddr[5]_i_1_n_0 ),
        .D(\waddr[3]_i_1_n_0 ),
        .PRE(config_pin_2_sn_1),
        .Q(\waddr_reg_n_0_[3] ));
  FDCE \waddr_reg[4] 
       (.C(clk),
        .CE(\waddr[5]_i_1_n_0 ),
        .CLR(config_pin_2_sn_1),
        .D(\waddr[4]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[4] ));
  FDCE \waddr_reg[5] 
       (.C(clk),
        .CE(\waddr[5]_i_1_n_0 ),
        .CLR(config_pin_2_sn_1),
        .D(\waddr[5]_i_2_n_0 ),
        .Q(\waddr_reg_n_0_[5] ));
  LUT2 #(
    .INIT(4'hE)) 
    \wcount[1]_i_1 
       (.I0(p_0_in),
        .I1(wflag_reg_n_0),
        .O(address_reg0));
  FDCE \wcount_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[2]_3 ),
        .D(p_0_in),
        .Q(wcount));
  FDCE \wcount_reg[1] 
       (.C(clk),
        .CE(address_reg0),
        .CLR(config_pin_2_sn_1),
        .D(wflag_reg_n_0),
        .Q(p_0_in));
  LUT6 #(
    .INIT(64'hBFBBBBBBAAAAAAAA)) 
    \wdata[0]_i_1 
       (.I0(\wdata[0]_i_2_n_0 ),
        .I1(\waddr[5]_i_6_n_0 ),
        .I2(\wdata[0]_i_3_n_0 ),
        .I3(config_pin[1]),
        .I4(\wdata_reg[0]_0 ),
        .I5(config_pin[0]),
        .O(\wdata[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0010001000104454)) 
    \wdata[0]_i_2 
       (.I0(ready_reg0_reg),
        .I1(config_pin[1]),
        .I2(p_0_in13_in),
        .I3(\wdata[0]_i_5_n_0 ),
        .I4(\wdata[0]_i_6_n_0 ),
        .I5(config_pin[0]),
        .O(\wdata[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000002E2E2E0C00)) 
    \wdata[0]_i_3 
       (.I0(\div_count_reg[0]_P_0 ),
        .I1(\keylen_ctrl_reg[0]_0 ),
        .I2(D[0]),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(state__0[2]),
        .O(\wdata[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000FDFFFFFFFDFF)) 
    \wdata[0]_i_5 
       (.I0(\data_write_state_reg[0]_0 ),
        .I1(ready_reg1),
        .I2(\div_count[3]_i_9_n_0 ),
        .I3(p_12_in[0]),
        .I4(\wdata[9]_i_3_n_0 ),
        .I5(\wdata[0]_i_7_n_0 ),
        .O(\wdata[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h7777777707777777)) 
    \wdata[0]_i_6 
       (.I0(\wdata[0]_i_7_n_0 ),
        .I1(\waddr[5]_i_12_n_0 ),
        .I2(\data_write_state_reg_n_0_[0] ),
        .I3(\data_write_state_reg_n_0_[1] ),
        .I4(p_12_in[0]),
        .I5(p_2_in),
        .O(\wdata[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \wdata[0]_i_7 
       (.I0(\data_buffer_reg_n_0_[64] ),
        .I1(\data_buffer_reg_n_0_[0] ),
        .I2(p_3_in[0]),
        .I3(p_3_in[1]),
        .I4(\data_buffer_reg_n_0_[32] ),
        .O(\wdata[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h5504555555045504)) 
    \wdata[10]_i_1 
       (.I0(ready_reg0_reg),
        .I1(\wdata[30]_i_5_n_0 ),
        .I2(\wdata[10]_i_2_n_0 ),
        .I3(\wdata[10]_i_3_n_0 ),
        .I4(\wdata[10]_i_4_n_0 ),
        .I5(\wdata[30]_i_3_n_0 ),
        .O(\wdata[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF53DC7FFF5FDF7F)) 
    \wdata[10]_i_2 
       (.I0(D[10]),
        .I1(state__0[0]),
        .I2(\keylen_ctrl_reg[0]_0 ),
        .I3(state__0[2]),
        .I4(state__0[1]),
        .I5(\div_count_reg[0]_P_0 ),
        .O(\wdata[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA002000200020)) 
    \wdata[10]_i_3 
       (.I0(\div_count[3]_i_10_n_0 ),
        .I1(p_2_in),
        .I2(p_12_in[10]),
        .I3(\div_count[3]_i_9_n_0 ),
        .I4(\waddr[5]_i_12_n_0 ),
        .I5(\wdata[10]_i_5_n_0 ),
        .O(\wdata[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h55555555FFFFCFFF)) 
    \wdata[10]_i_4 
       (.I0(\wdata[10]_i_5_n_0 ),
        .I1(\div_count[3]_i_9_n_0 ),
        .I2(p_12_in[10]),
        .I3(\data_write_state_reg[0]_0 ),
        .I4(ready_reg1),
        .I5(\wdata[9]_i_3_n_0 ),
        .O(\wdata[10]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \wdata[10]_i_5 
       (.I0(\data_buffer_reg_n_0_[74] ),
        .I1(\data_buffer_reg_n_0_[10] ),
        .I2(p_3_in[0]),
        .I3(p_3_in[1]),
        .I4(\data_buffer_reg_n_0_[42] ),
        .O(\wdata[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h5555454445444544)) 
    \wdata[11]_i_1 
       (.I0(ready_reg0_reg),
        .I1(\wdata[11]_i_2_n_0 ),
        .I2(\wdata[11]_i_3_n_0 ),
        .I3(\wdata[30]_i_5_n_0 ),
        .I4(\wdata[30]_i_3_n_0 ),
        .I5(\wdata[11]_i_4_n_0 ),
        .O(\wdata[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA002000200020)) 
    \wdata[11]_i_2 
       (.I0(\div_count[3]_i_10_n_0 ),
        .I1(p_2_in),
        .I2(p_12_in[11]),
        .I3(\div_count[3]_i_9_n_0 ),
        .I4(\waddr[5]_i_12_n_0 ),
        .I5(\wdata[11]_i_5_n_0 ),
        .O(\wdata[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFC03FDDFFFFFFDDF)) 
    \wdata[11]_i_3 
       (.I0(\div_count_reg[0]_P_0 ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(state__0[2]),
        .I4(\keylen_ctrl_reg[0]_0 ),
        .I5(D[11]),
        .O(\wdata[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000000400040)) 
    \wdata[11]_i_4 
       (.I0(\div_count[3]_i_9_n_0 ),
        .I1(p_12_in[11]),
        .I2(\data_write_state_reg[0]_0 ),
        .I3(ready_reg1),
        .I4(\wdata[11]_i_5_n_0 ),
        .I5(\wdata[9]_i_3_n_0 ),
        .O(\wdata[11]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \wdata[11]_i_5 
       (.I0(\data_buffer_reg_n_0_[75] ),
        .I1(\data_buffer_reg_n_0_[11] ),
        .I2(p_3_in[0]),
        .I3(p_3_in[1]),
        .I4(\data_buffer_reg_n_0_[43] ),
        .O(\wdata[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h1055101055555555)) 
    \wdata[12]_i_1 
       (.I0(ready_reg0_reg),
        .I1(\wdata[12]_i_2_n_0 ),
        .I2(\wdata[30]_i_3_n_0 ),
        .I3(\wdata[12]_i_3_n_0 ),
        .I4(\wdata[30]_i_5_n_0 ),
        .I5(\wdata[12]_i_4_n_0 ),
        .O(\wdata[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h55555555FFFFCFFF)) 
    \wdata[12]_i_2 
       (.I0(\wdata[12]_i_5_n_0 ),
        .I1(\div_count[3]_i_9_n_0 ),
        .I2(p_12_in[12]),
        .I3(\data_write_state_reg[0]_0 ),
        .I4(ready_reg1),
        .I5(\wdata[9]_i_3_n_0 ),
        .O(\wdata[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFC03FF5FFFFFFF5F)) 
    \wdata[12]_i_3 
       (.I0(\div_count_reg[0]_P_0 ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(state__0[2]),
        .I4(\keylen_ctrl_reg[0]_0 ),
        .I5(D[12]),
        .O(\wdata[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00FBFBFBFFFFFFFF)) 
    \wdata[12]_i_4 
       (.I0(p_2_in),
        .I1(p_12_in[12]),
        .I2(\div_count[3]_i_9_n_0 ),
        .I3(\waddr[5]_i_12_n_0 ),
        .I4(\wdata[12]_i_5_n_0 ),
        .I5(\div_count[3]_i_10_n_0 ),
        .O(\wdata[12]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \wdata[12]_i_5 
       (.I0(\data_buffer_reg_n_0_[76] ),
        .I1(\data_buffer_reg_n_0_[12] ),
        .I2(p_3_in[0]),
        .I3(p_3_in[1]),
        .I4(\data_buffer_reg_n_0_[44] ),
        .O(\wdata[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h1055101055555555)) 
    \wdata[13]_i_1 
       (.I0(ready_reg0_reg),
        .I1(\wdata[13]_i_2_n_0 ),
        .I2(\wdata[30]_i_3_n_0 ),
        .I3(\wdata[13]_i_3_n_0 ),
        .I4(\wdata[30]_i_5_n_0 ),
        .I5(\wdata[13]_i_4_n_0 ),
        .O(\wdata[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h55555555FFFFCFFF)) 
    \wdata[13]_i_2 
       (.I0(\wdata[13]_i_5_n_0 ),
        .I1(\div_count[3]_i_9_n_0 ),
        .I2(p_12_in[13]),
        .I3(\data_write_state_reg[0]_0 ),
        .I4(ready_reg1),
        .I5(\wdata[9]_i_3_n_0 ),
        .O(\wdata[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFC03FF5FFFFFFF5F)) 
    \wdata[13]_i_3 
       (.I0(\div_count_reg[0]_P_0 ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(state__0[2]),
        .I4(\keylen_ctrl_reg[0]_0 ),
        .I5(D[13]),
        .O(\wdata[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00FBFBFBFFFFFFFF)) 
    \wdata[13]_i_4 
       (.I0(p_2_in),
        .I1(p_12_in[13]),
        .I2(\div_count[3]_i_9_n_0 ),
        .I3(\waddr[5]_i_12_n_0 ),
        .I4(\wdata[13]_i_5_n_0 ),
        .I5(\div_count[3]_i_10_n_0 ),
        .O(\wdata[13]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \wdata[13]_i_5 
       (.I0(\data_buffer_reg_n_0_[77] ),
        .I1(\data_buffer_reg_n_0_[13] ),
        .I2(p_3_in[0]),
        .I3(p_3_in[1]),
        .I4(\data_buffer_reg_n_0_[45] ),
        .O(\wdata[13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h5555454445444544)) 
    \wdata[14]_i_1 
       (.I0(ready_reg0_reg),
        .I1(\wdata[14]_i_2_n_0 ),
        .I2(\wdata[14]_i_3_n_0 ),
        .I3(\wdata[30]_i_5_n_0 ),
        .I4(\wdata[30]_i_3_n_0 ),
        .I5(\wdata[14]_i_4_n_0 ),
        .O(\wdata[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA002000200020)) 
    \wdata[14]_i_2 
       (.I0(\div_count[3]_i_10_n_0 ),
        .I1(p_2_in),
        .I2(p_12_in[14]),
        .I3(\div_count[3]_i_9_n_0 ),
        .I4(\waddr[5]_i_12_n_0 ),
        .I5(\wdata[14]_i_5_n_0 ),
        .O(\wdata[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFDFC57F3FDFF57F3)) 
    \wdata[14]_i_3 
       (.I0(D[14]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\keylen_ctrl_reg[0]_0 ),
        .I4(state__0[2]),
        .I5(\div_count_reg[0]_P_0 ),
        .O(\wdata[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000000400040)) 
    \wdata[14]_i_4 
       (.I0(\div_count[3]_i_9_n_0 ),
        .I1(p_12_in[14]),
        .I2(\data_write_state_reg[0]_0 ),
        .I3(ready_reg1),
        .I4(\wdata[14]_i_5_n_0 ),
        .I5(\wdata[9]_i_3_n_0 ),
        .O(\wdata[14]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \wdata[14]_i_5 
       (.I0(\data_buffer_reg_n_0_[78] ),
        .I1(\data_buffer_reg_n_0_[14] ),
        .I2(p_3_in[0]),
        .I3(p_3_in[1]),
        .I4(\data_buffer_reg_n_0_[46] ),
        .O(\wdata[14]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h5555454445444544)) 
    \wdata[15]_i_1 
       (.I0(ready_reg0_reg),
        .I1(\wdata[15]_i_2_n_0 ),
        .I2(\wdata[15]_i_3_n_0 ),
        .I3(\wdata[30]_i_5_n_0 ),
        .I4(\wdata[30]_i_3_n_0 ),
        .I5(\wdata[15]_i_4_n_0 ),
        .O(\wdata[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA002000200020)) 
    \wdata[15]_i_2 
       (.I0(\div_count[3]_i_10_n_0 ),
        .I1(p_2_in),
        .I2(p_12_in[15]),
        .I3(\div_count[3]_i_9_n_0 ),
        .I4(\waddr[5]_i_12_n_0 ),
        .I5(\wdata[15]_i_5_n_0 ),
        .O(\wdata[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFC03FDDFFFFFFDDF)) 
    \wdata[15]_i_3 
       (.I0(\div_count_reg[0]_P_0 ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(state__0[2]),
        .I4(\keylen_ctrl_reg[0]_0 ),
        .I5(D[15]),
        .O(\wdata[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000000400040)) 
    \wdata[15]_i_4 
       (.I0(\div_count[3]_i_9_n_0 ),
        .I1(p_12_in[15]),
        .I2(\data_write_state_reg[0]_0 ),
        .I3(ready_reg1),
        .I4(\wdata[15]_i_5_n_0 ),
        .I5(\wdata[9]_i_3_n_0 ),
        .O(\wdata[15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \wdata[15]_i_5 
       (.I0(\data_buffer_reg_n_0_[79] ),
        .I1(\data_buffer_reg_n_0_[15] ),
        .I2(p_3_in[0]),
        .I3(p_3_in[1]),
        .I4(\data_buffer_reg_n_0_[47] ),
        .O(\wdata[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h4544444455555555)) 
    \wdata[16]_i_1 
       (.I0(ready_reg0_reg),
        .I1(\wdata[16]_i_2_n_0 ),
        .I2(\wdata[16]_i_3_n_0 ),
        .I3(D[16]),
        .I4(\div_count[3]_i_4_n_0 ),
        .I5(\wdata[16]_i_4_n_0 ),
        .O(\wdata[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA008000800080)) 
    \wdata[16]_i_2 
       (.I0(\wdata[26]_i_3_n_0 ),
        .I1(\wdata[9]_i_5_n_0 ),
        .I2(p_12_in[16]),
        .I3(\div_count[3]_i_9_n_0 ),
        .I4(\wdata[9]_i_3_n_0 ),
        .I5(\wdata[16]_i_5_n_0 ),
        .O(\wdata[16]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT4 #(
    .INIT(16'hE1FF)) 
    \wdata[16]_i_3 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(state__0[2]),
        .I3(\keylen_ctrl_reg[0]_0 ),
        .O(\wdata[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00FBFBFBFFFFFFFF)) 
    \wdata[16]_i_4 
       (.I0(p_2_in),
        .I1(p_12_in[16]),
        .I2(\div_count[3]_i_9_n_0 ),
        .I3(\waddr[5]_i_12_n_0 ),
        .I4(\wdata[16]_i_5_n_0 ),
        .I5(\div_count[3]_i_10_n_0 ),
        .O(\wdata[16]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \wdata[16]_i_5 
       (.I0(\data_buffer_reg_n_0_[80] ),
        .I1(\data_buffer_reg_n_0_[16] ),
        .I2(p_3_in[0]),
        .I3(p_3_in[1]),
        .I4(\data_buffer_reg_n_0_[48] ),
        .O(\wdata[16]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h1055101055555555)) 
    \wdata[17]_i_1 
       (.I0(ready_reg0_reg),
        .I1(\wdata[17]_i_2_n_0 ),
        .I2(\wdata[30]_i_5_n_0 ),
        .I3(\wdata[20]_i_4_n_0 ),
        .I4(D[17]),
        .I5(\wdata[17]_i_3_n_0 ),
        .O(\wdata[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT5 #(
    .INIT(32'hFFFFAFEF)) 
    \wdata[17]_i_2 
       (.I0(state__0[2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\div_count_reg[0]_P_0 ),
        .I4(\keylen_ctrl_reg[0]_0 ),
        .O(\wdata[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000000BBBFFFF)) 
    \wdata[17]_i_3 
       (.I0(\wdata[17]_i_4_n_0 ),
        .I1(\wdata[9]_i_5_n_0 ),
        .I2(\wdata[17]_i_5_n_0 ),
        .I3(\wdata[9]_i_3_n_0 ),
        .I4(\wdata[30]_i_3_n_0 ),
        .I5(\wdata[17]_i_6_n_0 ),
        .O(\wdata[17]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \wdata[17]_i_4 
       (.I0(\data_write_state_reg_n_0_[0] ),
        .I1(\data_write_state_reg_n_0_[1] ),
        .I2(p_12_in[17]),
        .O(\wdata[17]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \wdata[17]_i_5 
       (.I0(\data_buffer_reg_n_0_[81] ),
        .I1(\data_buffer_reg_n_0_[17] ),
        .I2(p_3_in[0]),
        .I3(p_3_in[1]),
        .I4(\data_buffer_reg_n_0_[49] ),
        .O(\wdata[17]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA002000200020)) 
    \wdata[17]_i_6 
       (.I0(\div_count[3]_i_10_n_0 ),
        .I1(p_2_in),
        .I2(p_12_in[17]),
        .I3(\div_count[3]_i_9_n_0 ),
        .I4(\waddr[5]_i_12_n_0 ),
        .I5(\wdata[17]_i_5_n_0 ),
        .O(\wdata[17]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555040404)) 
    \wdata[18]_i_1 
       (.I0(ready_reg0_reg),
        .I1(\wdata[30]_i_5_n_0 ),
        .I2(\wdata[18]_i_2_n_0 ),
        .I3(\wdata[18]_i_3_n_0 ),
        .I4(\wdata[30]_i_3_n_0 ),
        .I5(\wdata[18]_i_4_n_0 ),
        .O(\wdata[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF1D1D3F3FFF)) 
    \wdata[18]_i_2 
       (.I0(\div_count_reg[0]_P_0 ),
        .I1(\keylen_ctrl_reg[0]_0 ),
        .I2(D[18]),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(state__0[2]),
        .O(\wdata[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000000400040)) 
    \wdata[18]_i_3 
       (.I0(\div_count[3]_i_9_n_0 ),
        .I1(p_12_in[18]),
        .I2(\data_write_state_reg[0]_0 ),
        .I3(ready_reg1),
        .I4(\wdata[18]_i_5_n_0 ),
        .I5(\wdata[9]_i_3_n_0 ),
        .O(\wdata[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA002000200020)) 
    \wdata[18]_i_4 
       (.I0(\div_count[3]_i_10_n_0 ),
        .I1(p_2_in),
        .I2(p_12_in[18]),
        .I3(\div_count[3]_i_9_n_0 ),
        .I4(\waddr[5]_i_12_n_0 ),
        .I5(\wdata[18]_i_5_n_0 ),
        .O(\wdata[18]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \wdata[18]_i_5 
       (.I0(\data_buffer_reg_n_0_[82] ),
        .I1(\data_buffer_reg_n_0_[18] ),
        .I2(p_3_in[0]),
        .I3(p_3_in[1]),
        .I4(\data_buffer_reg_n_0_[50] ),
        .O(\wdata[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h1055101055555555)) 
    \wdata[19]_i_1 
       (.I0(ready_reg0_reg),
        .I1(\wdata[19]_i_2_n_0 ),
        .I2(\wdata[30]_i_3_n_0 ),
        .I3(\wdata[19]_i_3_n_0 ),
        .I4(\wdata[30]_i_5_n_0 ),
        .I5(\wdata[19]_i_4_n_0 ),
        .O(\wdata[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h55555555FFFFCFFF)) 
    \wdata[19]_i_2 
       (.I0(\wdata[19]_i_5_n_0 ),
        .I1(\div_count[3]_i_9_n_0 ),
        .I2(p_12_in[19]),
        .I3(\data_write_state_reg[0]_0 ),
        .I4(ready_reg1),
        .I5(\wdata[9]_i_3_n_0 ),
        .O(\wdata[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF53FF5FFF5F5FFF)) 
    \wdata[19]_i_3 
       (.I0(D[19]),
        .I1(\div_count_reg[0]_P_0 ),
        .I2(\keylen_ctrl_reg[0]_0 ),
        .I3(state__0[2]),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(\wdata[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00FBFBFBFFFFFFFF)) 
    \wdata[19]_i_4 
       (.I0(p_2_in),
        .I1(p_12_in[19]),
        .I2(\div_count[3]_i_9_n_0 ),
        .I3(\waddr[5]_i_12_n_0 ),
        .I4(\wdata[19]_i_5_n_0 ),
        .I5(\div_count[3]_i_10_n_0 ),
        .O(\wdata[19]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \wdata[19]_i_5 
       (.I0(\data_buffer_reg_n_0_[83] ),
        .I1(\data_buffer_reg_n_0_[19] ),
        .I2(p_3_in[0]),
        .I3(p_3_in[1]),
        .I4(\data_buffer_reg_n_0_[51] ),
        .O(\wdata[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF2F220000)) 
    \wdata[1]_i_1 
       (.I0(\wdata[9]_i_3_n_0 ),
        .I1(\wdata[1]_i_2_n_0 ),
        .I2(\wdata[1]_i_3_n_0 ),
        .I3(\wdata[9]_i_5_n_0 ),
        .I4(\wdata[30]_i_3_n_0 ),
        .I5(\wdata[1]_i_4_n_0 ),
        .O(\wdata[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h110CDD0C)) 
    \wdata[1]_i_2 
       (.I0(\data_buffer_reg_n_0_[1] ),
        .I1(p_3_in[1]),
        .I2(\data_buffer_reg_n_0_[33] ),
        .I3(p_3_in[0]),
        .I4(\data_buffer_reg_n_0_[65] ),
        .O(\wdata[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \wdata[1]_i_3 
       (.I0(\data_write_state_reg_n_0_[0] ),
        .I1(\data_write_state_reg_n_0_[1] ),
        .I2(p_12_in[1]),
        .O(\wdata[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0202A202A2A2A2A2)) 
    \wdata[1]_i_4 
       (.I0(\config_pin[1]_0 ),
        .I1(\wdata[1]_i_5_n_0 ),
        .I2(config_pin[0]),
        .I3(D[1]),
        .I4(\wdata[16]_i_3_n_0 ),
        .I5(\wdata[2]_i_6_n_0 ),
        .O(\wdata[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDDDD0DDDDDDD)) 
    \wdata[1]_i_5 
       (.I0(\waddr[5]_i_12_n_0 ),
        .I1(\wdata[1]_i_2_n_0 ),
        .I2(\data_write_state_reg_n_0_[0] ),
        .I3(\data_write_state_reg_n_0_[1] ),
        .I4(p_12_in[1]),
        .I5(p_2_in),
        .O(\wdata[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h5455545454555455)) 
    \wdata[20]_i_1 
       (.I0(ready_reg0_reg),
        .I1(\wdata[20]_i_2_n_0 ),
        .I2(\wdata[20]_i_3_n_0 ),
        .I3(\wdata[20]_i_4_n_0 ),
        .I4(D[20]),
        .I5(\keylen_ctrl_reg[0]_0 ),
        .O(\wdata[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA002000200020)) 
    \wdata[20]_i_2 
       (.I0(\div_count[3]_i_10_n_0 ),
        .I1(p_2_in),
        .I2(p_12_in[20]),
        .I3(\div_count[3]_i_9_n_0 ),
        .I4(\waddr[5]_i_12_n_0 ),
        .I5(\wdata[20]_i_5_n_0 ),
        .O(\wdata[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA008000800080)) 
    \wdata[20]_i_3 
       (.I0(\wdata[30]_i_3_n_0 ),
        .I1(\wdata[9]_i_5_n_0 ),
        .I2(p_12_in[20]),
        .I3(\div_count[3]_i_9_n_0 ),
        .I4(\wdata[9]_i_3_n_0 ),
        .I5(\wdata[20]_i_5_n_0 ),
        .O(\wdata[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hDCD7FFFFFFFFFFFF)) 
    \wdata[20]_i_4 
       (.I0(\keylen_ctrl_reg[0]_0 ),
        .I1(state__0[2]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(config_pin[0]),
        .I5(config_pin[1]),
        .O(\wdata[20]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \wdata[20]_i_5 
       (.I0(\data_buffer_reg_n_0_[84] ),
        .I1(\data_buffer_reg_n_0_[20] ),
        .I2(p_3_in[0]),
        .I3(p_3_in[1]),
        .I4(\data_buffer_reg_n_0_[52] ),
        .O(\wdata[20]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h5555555540555555)) 
    \wdata[21]_i_1 
       (.I0(ready_reg0_reg),
        .I1(\wdata[22]_i_2_n_0 ),
        .I2(\wdata[30]_i_5_n_0 ),
        .I3(\wdata[21]_i_2_n_0 ),
        .I4(\wdata[21]_i_3_n_0 ),
        .I5(\wdata[21]_i_4_n_0 ),
        .O(\wdata[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDDD7FFDFFFFFFFDF)) 
    \wdata[21]_i_2 
       (.I0(\wdata[30]_i_5_n_0 ),
        .I1(state__0[2]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(\keylen_ctrl_reg[0]_0 ),
        .I5(D[21]),
        .O(\wdata[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7F7F7F7F557F7F7F)) 
    \wdata[21]_i_3 
       (.I0(\wdata[30]_i_3_n_0 ),
        .I1(\wdata[9]_i_3_n_0 ),
        .I2(\wdata[21]_i_5_n_0 ),
        .I3(\wdata[9]_i_5_n_0 ),
        .I4(p_12_in[21]),
        .I5(\div_count[3]_i_9_n_0 ),
        .O(\wdata[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA002000200020)) 
    \wdata[21]_i_4 
       (.I0(\div_count[3]_i_10_n_0 ),
        .I1(p_2_in),
        .I2(p_12_in[21]),
        .I3(\div_count[3]_i_9_n_0 ),
        .I4(\waddr[5]_i_12_n_0 ),
        .I5(\wdata[21]_i_5_n_0 ),
        .O(\wdata[21]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \wdata[21]_i_5 
       (.I0(\data_buffer_reg_n_0_[85] ),
        .I1(\data_buffer_reg_n_0_[21] ),
        .I2(p_3_in[0]),
        .I3(p_3_in[1]),
        .I4(\data_buffer_reg_n_0_[53] ),
        .O(\wdata[21]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h5555555540555555)) 
    \wdata[22]_i_1 
       (.I0(ready_reg0_reg),
        .I1(\wdata[22]_i_2_n_0 ),
        .I2(\wdata[30]_i_5_n_0 ),
        .I3(\wdata[22]_i_3_n_0 ),
        .I4(\wdata[22]_i_4_n_0 ),
        .I5(\wdata[22]_i_5_n_0 ),
        .O(\wdata[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    \wdata[22]_i_2 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(state__0[2]),
        .I3(\keylen_ctrl_reg[0]_0 ),
        .I4(\div_count_reg[0]_P_0 ),
        .O(\wdata[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDDD7FFDFFFFFFFDF)) 
    \wdata[22]_i_3 
       (.I0(\wdata[30]_i_5_n_0 ),
        .I1(state__0[2]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(\keylen_ctrl_reg[0]_0 ),
        .I5(D[22]),
        .O(\wdata[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7F7F7F7F557F7F7F)) 
    \wdata[22]_i_4 
       (.I0(\wdata[30]_i_3_n_0 ),
        .I1(\wdata[9]_i_3_n_0 ),
        .I2(\wdata[22]_i_6_n_0 ),
        .I3(\wdata[9]_i_5_n_0 ),
        .I4(p_12_in[22]),
        .I5(\div_count[3]_i_9_n_0 ),
        .O(\wdata[22]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA002000200020)) 
    \wdata[22]_i_5 
       (.I0(\div_count[3]_i_10_n_0 ),
        .I1(p_2_in),
        .I2(p_12_in[22]),
        .I3(\div_count[3]_i_9_n_0 ),
        .I4(\waddr[5]_i_12_n_0 ),
        .I5(\wdata[22]_i_6_n_0 ),
        .O(\wdata[22]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \wdata[22]_i_6 
       (.I0(\data_buffer_reg_n_0_[86] ),
        .I1(\data_buffer_reg_n_0_[22] ),
        .I2(p_3_in[0]),
        .I3(p_3_in[1]),
        .I4(\data_buffer_reg_n_0_[54] ),
        .O(\wdata[22]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h5555454445444544)) 
    \wdata[23]_i_1 
       (.I0(ready_reg0_reg),
        .I1(\wdata[23]_i_2_n_0 ),
        .I2(\wdata[23]_i_3_n_0 ),
        .I3(\wdata[30]_i_5_n_0 ),
        .I4(\wdata[30]_i_3_n_0 ),
        .I5(\wdata[23]_i_4_n_0 ),
        .O(\wdata[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA002000200020)) 
    \wdata[23]_i_2 
       (.I0(\div_count[3]_i_10_n_0 ),
        .I1(p_2_in),
        .I2(p_12_in[23]),
        .I3(\div_count[3]_i_9_n_0 ),
        .I4(\waddr[5]_i_12_n_0 ),
        .I5(\wdata[23]_i_5_n_0 ),
        .O(\wdata[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF53FF5FFF5353FF)) 
    \wdata[23]_i_3 
       (.I0(D[23]),
        .I1(\div_count_reg[0]_P_0 ),
        .I2(\keylen_ctrl_reg[0]_0 ),
        .I3(state__0[2]),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(\wdata[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000000400040)) 
    \wdata[23]_i_4 
       (.I0(\div_count[3]_i_9_n_0 ),
        .I1(p_12_in[23]),
        .I2(\data_write_state_reg[0]_0 ),
        .I3(ready_reg1),
        .I4(\wdata[23]_i_5_n_0 ),
        .I5(\wdata[9]_i_3_n_0 ),
        .O(\wdata[23]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \wdata[23]_i_5 
       (.I0(\data_buffer_reg_n_0_[87] ),
        .I1(\data_buffer_reg_n_0_[23] ),
        .I2(p_3_in[0]),
        .I3(p_3_in[1]),
        .I4(\data_buffer_reg_n_0_[55] ),
        .O(\wdata[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h1055101055555555)) 
    \wdata[24]_i_1 
       (.I0(ready_reg0_reg),
        .I1(\wdata[24]_i_2_n_0 ),
        .I2(\wdata[30]_i_3_n_0 ),
        .I3(\wdata[24]_i_3_n_0 ),
        .I4(\wdata[30]_i_5_n_0 ),
        .I5(\wdata[24]_i_4_n_0 ),
        .O(\wdata[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h55555555FFFFCFFF)) 
    \wdata[24]_i_2 
       (.I0(\wdata[24]_i_5_n_0 ),
        .I1(\div_count[3]_i_9_n_0 ),
        .I2(p_12_in[24]),
        .I3(\data_write_state_reg[0]_0 ),
        .I4(ready_reg1),
        .I5(\wdata[9]_i_3_n_0 ),
        .O(\wdata[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF74F44FFF74F77F)) 
    \wdata[24]_i_3 
       (.I0(D[24]),
        .I1(\keylen_ctrl_reg[0]_0 ),
        .I2(state__0[1]),
        .I3(state__0[2]),
        .I4(state__0[0]),
        .I5(\div_count_reg[0]_P_0 ),
        .O(\wdata[24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00FBFBFBFFFFFFFF)) 
    \wdata[24]_i_4 
       (.I0(p_2_in),
        .I1(p_12_in[24]),
        .I2(\div_count[3]_i_9_n_0 ),
        .I3(\waddr[5]_i_12_n_0 ),
        .I4(\wdata[24]_i_5_n_0 ),
        .I5(\div_count[3]_i_10_n_0 ),
        .O(\wdata[24]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \wdata[24]_i_5 
       (.I0(\data_buffer_reg_n_0_[88] ),
        .I1(\data_buffer_reg_n_0_[24] ),
        .I2(p_3_in[0]),
        .I3(p_3_in[1]),
        .I4(\data_buffer_reg_n_0_[56] ),
        .O(\wdata[24]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h1055101055555555)) 
    \wdata[25]_i_1 
       (.I0(ready_reg0_reg),
        .I1(\wdata[25]_i_2_n_0 ),
        .I2(\wdata[30]_i_3_n_0 ),
        .I3(\wdata[25]_i_3_n_0 ),
        .I4(\wdata[30]_i_5_n_0 ),
        .I5(\wdata[25]_i_4_n_0 ),
        .O(\wdata[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h55555555FFFFCFFF)) 
    \wdata[25]_i_2 
       (.I0(\wdata[25]_i_5_n_0 ),
        .I1(\div_count[3]_i_9_n_0 ),
        .I2(p_12_in[25]),
        .I3(\data_write_state_reg[0]_0 ),
        .I4(ready_reg1),
        .I5(\wdata[9]_i_3_n_0 ),
        .O(\wdata[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF47477744FF)) 
    \wdata[25]_i_3 
       (.I0(D[25]),
        .I1(\keylen_ctrl_reg[0]_0 ),
        .I2(\div_count_reg[0]_P_0 ),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(state__0[2]),
        .O(\wdata[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00FBFBFBFFFFFFFF)) 
    \wdata[25]_i_4 
       (.I0(p_2_in),
        .I1(p_12_in[25]),
        .I2(\div_count[3]_i_9_n_0 ),
        .I3(\waddr[5]_i_12_n_0 ),
        .I4(\wdata[25]_i_5_n_0 ),
        .I5(\div_count[3]_i_10_n_0 ),
        .O(\wdata[25]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \wdata[25]_i_5 
       (.I0(\data_buffer_reg_n_0_[89] ),
        .I1(\data_buffer_reg_n_0_[25] ),
        .I2(p_3_in[0]),
        .I3(p_3_in[1]),
        .I4(\data_buffer_reg_n_0_[57] ),
        .O(\wdata[25]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h1055101055555555)) 
    \wdata[26]_i_1 
       (.I0(ready_reg0_reg),
        .I1(\wdata[26]_i_2_n_0 ),
        .I2(\wdata[26]_i_3_n_0 ),
        .I3(\wdata[26]_i_4_n_0 ),
        .I4(\wdata[30]_i_5_n_0 ),
        .I5(\wdata[26]_i_5_n_0 ),
        .O(\wdata[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h55555555FFFFCFFF)) 
    \wdata[26]_i_2 
       (.I0(\wdata[26]_i_6_n_0 ),
        .I1(\div_count[3]_i_9_n_0 ),
        .I2(p_12_in[26]),
        .I3(\data_write_state_reg[0]_0 ),
        .I4(ready_reg1),
        .I5(\wdata[9]_i_3_n_0 ),
        .O(\wdata[26]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \wdata[26]_i_3 
       (.I0(p_0_in13_in),
        .I1(config_pin[1]),
        .O(\wdata[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFC03FF5FFFFFFF5F)) 
    \wdata[26]_i_4 
       (.I0(\div_count_reg[0]_P_0 ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(state__0[2]),
        .I4(\keylen_ctrl_reg[0]_0 ),
        .I5(D[26]),
        .O(\wdata[26]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00FBFBFBFFFFFFFF)) 
    \wdata[26]_i_5 
       (.I0(p_2_in),
        .I1(p_12_in[26]),
        .I2(\div_count[3]_i_9_n_0 ),
        .I3(\waddr[5]_i_12_n_0 ),
        .I4(\wdata[26]_i_6_n_0 ),
        .I5(\div_count[3]_i_10_n_0 ),
        .O(\wdata[26]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \wdata[26]_i_6 
       (.I0(\data_buffer_reg_n_0_[90] ),
        .I1(\data_buffer_reg_n_0_[26] ),
        .I2(p_3_in[0]),
        .I3(p_3_in[1]),
        .I4(\data_buffer_reg_n_0_[58] ),
        .O(\wdata[26]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h1055101055555555)) 
    \wdata[27]_i_1 
       (.I0(ready_reg0_reg),
        .I1(\wdata[27]_i_2_n_0 ),
        .I2(\wdata[30]_i_3_n_0 ),
        .I3(\wdata[27]_i_3_n_0 ),
        .I4(\wdata[30]_i_5_n_0 ),
        .I5(\wdata[27]_i_4_n_0 ),
        .O(\wdata[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h55555555FFFFCFFF)) 
    \wdata[27]_i_2 
       (.I0(\wdata[27]_i_5_n_0 ),
        .I1(\div_count[3]_i_9_n_0 ),
        .I2(p_12_in[27]),
        .I3(\data_write_state_reg[0]_0 ),
        .I4(ready_reg1),
        .I5(\wdata[9]_i_3_n_0 ),
        .O(\wdata[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFDDCFCCCFFF3F77)) 
    \wdata[27]_i_3 
       (.I0(\div_count_reg[0]_P_0 ),
        .I1(state__0[2]),
        .I2(D[27]),
        .I3(\keylen_ctrl_reg[0]_0 ),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(\wdata[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00FBFBFBFFFFFFFF)) 
    \wdata[27]_i_4 
       (.I0(p_2_in),
        .I1(p_12_in[27]),
        .I2(\div_count[3]_i_9_n_0 ),
        .I3(\waddr[5]_i_12_n_0 ),
        .I4(\wdata[27]_i_5_n_0 ),
        .I5(\div_count[3]_i_10_n_0 ),
        .O(\wdata[27]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \wdata[27]_i_5 
       (.I0(\data_buffer_reg_n_0_[91] ),
        .I1(\data_buffer_reg_n_0_[27] ),
        .I2(p_3_in[0]),
        .I3(p_3_in[1]),
        .I4(\data_buffer_reg_n_0_[59] ),
        .O(\wdata[27]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h1055101055555555)) 
    \wdata[28]_i_1 
       (.I0(ready_reg0_reg),
        .I1(\wdata[28]_i_2_n_0 ),
        .I2(\wdata[30]_i_3_n_0 ),
        .I3(\wdata[28]_i_3_n_0 ),
        .I4(\wdata[30]_i_5_n_0 ),
        .I5(\wdata[28]_i_4_n_0 ),
        .O(\wdata[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h55555555FFFFCFFF)) 
    \wdata[28]_i_2 
       (.I0(\wdata[28]_i_5_n_0 ),
        .I1(\div_count[3]_i_9_n_0 ),
        .I2(p_12_in[28]),
        .I3(\data_write_state_reg[0]_0 ),
        .I4(ready_reg1),
        .I5(\wdata[9]_i_3_n_0 ),
        .O(\wdata[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF5F5F51FFFFFFFBF)) 
    \wdata[28]_i_3 
       (.I0(\keylen_ctrl_reg[0]_0 ),
        .I1(\div_count_reg[0]_P_0 ),
        .I2(state__0[2]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(D[28]),
        .O(\wdata[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00FBFBFBFFFFFFFF)) 
    \wdata[28]_i_4 
       (.I0(p_2_in),
        .I1(p_12_in[28]),
        .I2(\div_count[3]_i_9_n_0 ),
        .I3(\waddr[5]_i_12_n_0 ),
        .I4(\wdata[28]_i_5_n_0 ),
        .I5(\div_count[3]_i_10_n_0 ),
        .O(\wdata[28]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \wdata[28]_i_5 
       (.I0(\data_buffer_reg_n_0_[92] ),
        .I1(\data_buffer_reg_n_0_[28] ),
        .I2(p_3_in[0]),
        .I3(p_3_in[1]),
        .I4(\data_buffer_reg_n_0_[60] ),
        .O(\wdata[28]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555040404)) 
    \wdata[29]_i_1 
       (.I0(ready_reg0_reg),
        .I1(\wdata[30]_i_5_n_0 ),
        .I2(\wdata[29]_i_2_n_0 ),
        .I3(\wdata[29]_i_3_n_0 ),
        .I4(\wdata[30]_i_3_n_0 ),
        .I5(\wdata[29]_i_4_n_0 ),
        .O(\wdata[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF47477744FF)) 
    \wdata[29]_i_2 
       (.I0(D[29]),
        .I1(\keylen_ctrl_reg[0]_0 ),
        .I2(\div_count_reg[0]_P_0 ),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(state__0[2]),
        .O(\wdata[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000000400040)) 
    \wdata[29]_i_3 
       (.I0(\div_count[3]_i_9_n_0 ),
        .I1(p_12_in[29]),
        .I2(\data_write_state_reg[0]_0 ),
        .I3(ready_reg1),
        .I4(\wdata[29]_i_5_n_0 ),
        .I5(\wdata[9]_i_3_n_0 ),
        .O(\wdata[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA002000200020)) 
    \wdata[29]_i_4 
       (.I0(\div_count[3]_i_10_n_0 ),
        .I1(p_2_in),
        .I2(p_12_in[29]),
        .I3(\div_count[3]_i_9_n_0 ),
        .I4(\waddr[5]_i_12_n_0 ),
        .I5(\wdata[29]_i_5_n_0 ),
        .O(\wdata[29]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \wdata[29]_i_5 
       (.I0(\data_buffer_reg_n_0_[93] ),
        .I1(\data_buffer_reg_n_0_[29] ),
        .I2(p_3_in[0]),
        .I3(p_3_in[1]),
        .I4(\data_buffer_reg_n_0_[61] ),
        .O(\wdata[29]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF8F880000)) 
    \wdata[2]_i_1 
       (.I0(\wdata[2]_i_2_n_0 ),
        .I1(\wdata[9]_i_3_n_0 ),
        .I2(\wdata[2]_i_3_n_0 ),
        .I3(\wdata[9]_i_5_n_0 ),
        .I4(\wdata[30]_i_3_n_0 ),
        .I5(\wdata[2]_i_4_n_0 ),
        .O(\wdata[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \wdata[2]_i_2 
       (.I0(\data_buffer_reg_n_0_[66] ),
        .I1(\data_buffer_reg_n_0_[2] ),
        .I2(p_3_in[0]),
        .I3(p_3_in[1]),
        .I4(\data_buffer_reg_n_0_[34] ),
        .O(\wdata[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \wdata[2]_i_3 
       (.I0(\data_write_state_reg_n_0_[0] ),
        .I1(\data_write_state_reg_n_0_[1] ),
        .I2(p_12_in[2]),
        .O(\wdata[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0202A202A2A2A2A2)) 
    \wdata[2]_i_4 
       (.I0(\config_pin[1]_0 ),
        .I1(\wdata[2]_i_5_n_0 ),
        .I2(config_pin[0]),
        .I3(D[2]),
        .I4(\wdata[16]_i_3_n_0 ),
        .I5(\wdata[2]_i_6_n_0 ),
        .O(\wdata[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7777777707777777)) 
    \wdata[2]_i_5 
       (.I0(\wdata[2]_i_2_n_0 ),
        .I1(\waddr[5]_i_12_n_0 ),
        .I2(\data_write_state_reg_n_0_[0] ),
        .I3(\data_write_state_reg_n_0_[1] ),
        .I4(p_12_in[2]),
        .I5(p_2_in),
        .O(\wdata[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF47FFFFFFFF)) 
    \wdata[2]_i_6 
       (.I0(\div_count_reg[0]_P_n_0 ),
        .I1(\div_count_reg[1]_LDC_n_0 ),
        .I2(\div_count_reg[0]_C_n_0 ),
        .I3(\keylen_ctrl_reg[0]_0 ),
        .I4(state__0[2]),
        .I5(state__0[1]),
        .O(\wdata[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h1055101055555555)) 
    \wdata[30]_i_1 
       (.I0(ready_reg0_reg),
        .I1(\wdata[30]_i_2_n_0 ),
        .I2(\wdata[30]_i_3_n_0 ),
        .I3(\wdata[30]_i_4_n_0 ),
        .I4(\wdata[30]_i_5_n_0 ),
        .I5(\wdata[30]_i_6_n_0 ),
        .O(\wdata[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h55555555FFFFCFFF)) 
    \wdata[30]_i_2 
       (.I0(\wdata[30]_i_7_n_0 ),
        .I1(\div_count[3]_i_9_n_0 ),
        .I2(p_12_in[30]),
        .I3(\data_write_state_reg[0]_0 ),
        .I4(ready_reg1),
        .I5(\wdata[9]_i_3_n_0 ),
        .O(\wdata[30]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \wdata[30]_i_3 
       (.I0(config_pin[1]),
        .I1(p_0_in13_in),
        .I2(ready_reg0_reg),
        .O(\wdata[30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFC03FF5FFFFFFF5F)) 
    \wdata[30]_i_4 
       (.I0(\div_count_reg[0]_P_0 ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(state__0[2]),
        .I4(\keylen_ctrl_reg[0]_0 ),
        .I5(D[30]),
        .O(\wdata[30]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT5 #(
    .INIT(32'h00888880)) 
    \wdata[30]_i_5 
       (.I0(config_pin[1]),
        .I1(config_pin[0]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(state__0[2]),
        .O(\wdata[30]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00FBFBFBFFFFFFFF)) 
    \wdata[30]_i_6 
       (.I0(p_2_in),
        .I1(p_12_in[30]),
        .I2(\div_count[3]_i_9_n_0 ),
        .I3(\waddr[5]_i_12_n_0 ),
        .I4(\wdata[30]_i_7_n_0 ),
        .I5(\div_count[3]_i_10_n_0 ),
        .O(\wdata[30]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \wdata[30]_i_7 
       (.I0(\data_buffer_reg_n_0_[94] ),
        .I1(\data_buffer_reg_n_0_[30] ),
        .I2(p_3_in[0]),
        .I3(p_3_in[1]),
        .I4(\data_buffer_reg_n_0_[62] ),
        .O(\wdata[30]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h5554555454545554)) 
    \wdata[31]_i_1 
       (.I0(ready_reg0_reg),
        .I1(\wdata[31]_i_2_n_0 ),
        .I2(\wdata[31]_i_3_n_0 ),
        .I3(\wdata[31]_i_4_n_0 ),
        .I4(\keylen_ctrl_reg[0]_0 ),
        .I5(D[31]),
        .O(\wdata[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA002000200020)) 
    \wdata[31]_i_2 
       (.I0(\div_count[3]_i_10_n_0 ),
        .I1(\div_count[3]_i_9_n_0 ),
        .I2(p_12_in[31]),
        .I3(p_2_in),
        .I4(\waddr[5]_i_12_n_0 ),
        .I5(\wdata[31]_i_5_n_0 ),
        .O(\wdata[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA200020002000)) 
    \wdata[31]_i_3 
       (.I0(\wdata[30]_i_3_n_0 ),
        .I1(\div_count[3]_i_9_n_0 ),
        .I2(p_12_in[31]),
        .I3(\wdata[9]_i_5_n_0 ),
        .I4(\wdata[9]_i_3_n_0 ),
        .I5(\wdata[31]_i_5_n_0 ),
        .O(\wdata[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000088800080800)) 
    \wdata[31]_i_4 
       (.I0(config_pin[1]),
        .I1(config_pin[0]),
        .I2(\waddr[4]_i_3_n_0 ),
        .I3(state__0[1]),
        .I4(state__0[2]),
        .I5(state__0[0]),
        .O(\wdata[31]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \wdata[31]_i_5 
       (.I0(\data_buffer_reg_n_0_[95] ),
        .I1(\data_buffer_reg_n_0_[31] ),
        .I2(p_3_in[0]),
        .I3(p_3_in[1]),
        .I4(\data_buffer_reg_n_0_[63] ),
        .O(\wdata[31]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT5 #(
    .INIT(32'h00000F44)) 
    \wdata[3]_i_1 
       (.I0(\wdata[3]_i_2_n_0 ),
        .I1(p_0_in13_in),
        .I2(\wdata_reg[3]_i_3_n_0 ),
        .I3(config_pin[1]),
        .I4(ready_reg0_reg),
        .O(\wdata[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h55555555FFFFCFFF)) 
    \wdata[3]_i_2 
       (.I0(\wdata[3]_i_4_n_0 ),
        .I1(\div_count[3]_i_9_n_0 ),
        .I2(p_12_in[3]),
        .I3(\data_write_state_reg[0]_0 ),
        .I4(ready_reg1),
        .I5(\wdata[9]_i_3_n_0 ),
        .O(\wdata[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \wdata[3]_i_4 
       (.I0(\data_buffer_reg_n_0_[67] ),
        .I1(\data_buffer_reg_n_0_[3] ),
        .I2(p_3_in[0]),
        .I3(p_3_in[1]),
        .I4(\data_buffer_reg_n_0_[35] ),
        .O(\wdata[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7777777707777777)) 
    \wdata[3]_i_5 
       (.I0(\wdata[3]_i_4_n_0 ),
        .I1(\waddr[5]_i_12_n_0 ),
        .I2(\data_write_state_reg_n_0_[0] ),
        .I3(\data_write_state_reg_n_0_[1] ),
        .I4(p_12_in[3]),
        .I5(p_2_in),
        .O(\wdata[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFEE9FBBAFEE9FFF)) 
    \wdata[3]_i_6 
       (.I0(state__0[2]),
        .I1(state__0[1]),
        .I2(D[3]),
        .I3(\keylen_ctrl_reg[0]_0 ),
        .I4(state__0[0]),
        .I5(\div_count_reg[0]_P_0 ),
        .O(\wdata[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h5545444455555555)) 
    \wdata[4]_i_1 
       (.I0(ready_reg0_reg),
        .I1(\wdata[4]_i_2_n_0 ),
        .I2(\keylen_ctrl_reg[0]_0 ),
        .I3(D[4]),
        .I4(\wdata[31]_i_4_n_0 ),
        .I5(\wdata[4]_i_3_n_0 ),
        .O(\wdata[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA008000800080)) 
    \wdata[4]_i_2 
       (.I0(\wdata[30]_i_3_n_0 ),
        .I1(\wdata[9]_i_5_n_0 ),
        .I2(p_12_in[4]),
        .I3(\div_count[3]_i_9_n_0 ),
        .I4(\wdata[9]_i_3_n_0 ),
        .I5(\wdata[4]_i_4_n_0 ),
        .O(\wdata[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00FBFBFBFFFFFFFF)) 
    \wdata[4]_i_3 
       (.I0(p_2_in),
        .I1(p_12_in[4]),
        .I2(\div_count[3]_i_9_n_0 ),
        .I3(\waddr[5]_i_12_n_0 ),
        .I4(\wdata[4]_i_4_n_0 ),
        .I5(\div_count[3]_i_10_n_0 ),
        .O(\wdata[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \wdata[4]_i_4 
       (.I0(\data_buffer_reg_n_0_[68] ),
        .I1(\data_buffer_reg_n_0_[4] ),
        .I2(p_3_in[0]),
        .I3(p_3_in[1]),
        .I4(\data_buffer_reg_n_0_[36] ),
        .O(\wdata[4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT5 #(
    .INIT(32'h04150404)) 
    \wdata[5]_i_1 
       (.I0(ready_reg0_reg),
        .I1(config_pin[1]),
        .I2(\wdata_reg[5]_i_2_n_0 ),
        .I3(\wdata[5]_i_3_n_0 ),
        .I4(p_0_in13_in),
        .O(\wdata[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h55555555FFFFCFFF)) 
    \wdata[5]_i_3 
       (.I0(\wdata[5]_i_6_n_0 ),
        .I1(\div_count[3]_i_9_n_0 ),
        .I2(p_12_in[5]),
        .I3(\data_write_state_reg[0]_0 ),
        .I4(ready_reg1),
        .I5(\wdata[9]_i_3_n_0 ),
        .O(\wdata[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7777777707777777)) 
    \wdata[5]_i_4 
       (.I0(\wdata[5]_i_6_n_0 ),
        .I1(\waddr[5]_i_12_n_0 ),
        .I2(\data_write_state_reg_n_0_[0] ),
        .I3(\data_write_state_reg_n_0_[1] ),
        .I4(p_12_in[5]),
        .I5(p_2_in),
        .O(\wdata[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFF44F47FFF74F77F)) 
    \wdata[5]_i_5 
       (.I0(D[5]),
        .I1(\keylen_ctrl_reg[0]_0 ),
        .I2(state__0[1]),
        .I3(state__0[2]),
        .I4(state__0[0]),
        .I5(\div_count_reg[0]_P_0 ),
        .O(\wdata[5]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \wdata[5]_i_6 
       (.I0(\data_buffer_reg_n_0_[69] ),
        .I1(\data_buffer_reg_n_0_[5] ),
        .I2(p_3_in[0]),
        .I3(p_3_in[1]),
        .I4(\data_buffer_reg_n_0_[37] ),
        .O(\wdata[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h5555454445444544)) 
    \wdata[6]_i_1 
       (.I0(ready_reg0_reg),
        .I1(\wdata[6]_i_2_n_0 ),
        .I2(\wdata[6]_i_3_n_0 ),
        .I3(\wdata[30]_i_5_n_0 ),
        .I4(\wdata[30]_i_3_n_0 ),
        .I5(\wdata[6]_i_4_n_0 ),
        .O(\wdata[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA002000200020)) 
    \wdata[6]_i_2 
       (.I0(\div_count[3]_i_10_n_0 ),
        .I1(p_2_in),
        .I2(p_12_in[6]),
        .I3(\div_count[3]_i_9_n_0 ),
        .I4(\waddr[5]_i_12_n_0 ),
        .I5(\wdata[6]_i_5_n_0 ),
        .O(\wdata[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDDD7FCCFDDD7FFCF)) 
    \wdata[6]_i_3 
       (.I0(D[6]),
        .I1(state__0[2]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(\keylen_ctrl_reg[0]_0 ),
        .I5(\div_count_reg[0]_P_0 ),
        .O(\wdata[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000000400040)) 
    \wdata[6]_i_4 
       (.I0(\div_count[3]_i_9_n_0 ),
        .I1(p_12_in[6]),
        .I2(\data_write_state_reg[0]_0 ),
        .I3(ready_reg1),
        .I4(\wdata[6]_i_5_n_0 ),
        .I5(\wdata[9]_i_3_n_0 ),
        .O(\wdata[6]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \wdata[6]_i_5 
       (.I0(\data_buffer_reg_n_0_[70] ),
        .I1(\data_buffer_reg_n_0_[6] ),
        .I2(p_3_in[0]),
        .I3(p_3_in[1]),
        .I4(\data_buffer_reg_n_0_[38] ),
        .O(\wdata[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h1055101055555555)) 
    \wdata[7]_i_1 
       (.I0(ready_reg0_reg),
        .I1(\wdata[7]_i_2_n_0 ),
        .I2(\wdata[30]_i_3_n_0 ),
        .I3(\wdata[7]_i_3_n_0 ),
        .I4(\wdata[30]_i_5_n_0 ),
        .I5(\wdata[7]_i_4_n_0 ),
        .O(\wdata[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h55555555FFFFCFFF)) 
    \wdata[7]_i_2 
       (.I0(\wdata[7]_i_5_n_0 ),
        .I1(\div_count[3]_i_9_n_0 ),
        .I2(p_12_in[7]),
        .I3(\data_write_state_reg[0]_0 ),
        .I4(ready_reg1),
        .I5(\wdata[9]_i_3_n_0 ),
        .O(\wdata[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF53FF50FF5F53FF)) 
    \wdata[7]_i_3 
       (.I0(D[7]),
        .I1(\div_count_reg[0]_P_0 ),
        .I2(\keylen_ctrl_reg[0]_0 ),
        .I3(state__0[2]),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(\wdata[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00FBFBFBFFFFFFFF)) 
    \wdata[7]_i_4 
       (.I0(p_2_in),
        .I1(p_12_in[7]),
        .I2(\div_count[3]_i_9_n_0 ),
        .I3(\waddr[5]_i_12_n_0 ),
        .I4(\wdata[7]_i_5_n_0 ),
        .I5(\div_count[3]_i_10_n_0 ),
        .O(\wdata[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \wdata[7]_i_5 
       (.I0(\data_buffer_reg_n_0_[71] ),
        .I1(\data_buffer_reg_n_0_[7] ),
        .I2(p_3_in[0]),
        .I3(p_3_in[1]),
        .I4(\data_buffer_reg_n_0_[39] ),
        .O(\wdata[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF8F880000)) 
    \wdata[8]_i_1 
       (.I0(\wdata[8]_i_2_n_0 ),
        .I1(\wdata[9]_i_3_n_0 ),
        .I2(\wdata[8]_i_3_n_0 ),
        .I3(\wdata[9]_i_5_n_0 ),
        .I4(\wdata[30]_i_3_n_0 ),
        .I5(\wdata[8]_i_4_n_0 ),
        .O(\wdata[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \wdata[8]_i_2 
       (.I0(\data_buffer_reg_n_0_[72] ),
        .I1(\data_buffer_reg_n_0_[8] ),
        .I2(p_3_in[0]),
        .I3(p_3_in[1]),
        .I4(\data_buffer_reg_n_0_[40] ),
        .O(\wdata[8]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \wdata[8]_i_3 
       (.I0(\data_write_state_reg_n_0_[0] ),
        .I1(\data_write_state_reg_n_0_[1] ),
        .I2(p_12_in[8]),
        .O(\wdata[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0202A202A2A2A2A2)) 
    \wdata[8]_i_4 
       (.I0(\config_pin[1]_0 ),
        .I1(\wdata[8]_i_5_n_0 ),
        .I2(config_pin[0]),
        .I3(D[8]),
        .I4(\wdata[16]_i_3_n_0 ),
        .I5(\wdata[9]_i_8_n_0 ),
        .O(\wdata[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7777777707777777)) 
    \wdata[8]_i_5 
       (.I0(\wdata[8]_i_2_n_0 ),
        .I1(\waddr[5]_i_12_n_0 ),
        .I2(\data_write_state_reg_n_0_[0] ),
        .I3(\data_write_state_reg_n_0_[1] ),
        .I4(p_12_in[8]),
        .I5(p_2_in),
        .O(\wdata[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF8F880000)) 
    \wdata[9]_i_1 
       (.I0(\wdata[9]_i_2_n_0 ),
        .I1(\wdata[9]_i_3_n_0 ),
        .I2(\wdata[9]_i_4_n_0 ),
        .I3(\wdata[9]_i_5_n_0 ),
        .I4(\wdata[30]_i_3_n_0 ),
        .I5(\wdata[9]_i_6_n_0 ),
        .O(\wdata[9]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \wdata[9]_i_2 
       (.I0(\data_buffer_reg_n_0_[73] ),
        .I1(\data_buffer_reg_n_0_[9] ),
        .I2(p_3_in[0]),
        .I3(p_3_in[1]),
        .I4(\data_buffer_reg_n_0_[41] ),
        .O(\wdata[9]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \wdata[9]_i_3 
       (.I0(\div_count_reg[0]_C_n_0 ),
        .I1(\div_count_reg[1]_LDC_n_0 ),
        .I2(\div_count_reg[0]_P_n_0 ),
        .I3(\div_count_reg_n_0_[3] ),
        .O(\wdata[9]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \wdata[9]_i_4 
       (.I0(\data_write_state_reg_n_0_[0] ),
        .I1(\data_write_state_reg_n_0_[1] ),
        .I2(p_12_in[9]),
        .O(\wdata[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2022202020222222)) 
    \wdata[9]_i_5 
       (.I0(\data_write_state_reg[0]_0 ),
        .I1(ready_reg1),
        .I2(\div_count_reg_n_0_[3] ),
        .I3(\div_count_reg[0]_P_n_0 ),
        .I4(\div_count_reg[1]_LDC_n_0 ),
        .I5(\div_count_reg[0]_C_n_0 ),
        .O(\wdata[9]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0202A202A2A2A2A2)) 
    \wdata[9]_i_6 
       (.I0(\config_pin[1]_0 ),
        .I1(\wdata[9]_i_7_n_0 ),
        .I2(config_pin[0]),
        .I3(D[9]),
        .I4(\wdata[16]_i_3_n_0 ),
        .I5(\wdata[9]_i_8_n_0 ),
        .O(\wdata[9]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h7777777707777777)) 
    \wdata[9]_i_7 
       (.I0(\wdata[9]_i_2_n_0 ),
        .I1(\waddr[5]_i_12_n_0 ),
        .I2(\data_write_state_reg_n_0_[0] ),
        .I3(\data_write_state_reg_n_0_[1] ),
        .I4(p_12_in[9]),
        .I5(p_2_in),
        .O(\wdata[9]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT5 #(
    .INIT(32'hFFFFFDDF)) 
    \wdata[9]_i_8 
       (.I0(\div_count_reg[0]_P_0 ),
        .I1(\keylen_ctrl_reg[0]_0 ),
        .I2(state__0[2]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(\wdata[9]_i_8_n_0 ));
  FDPE \wdata_reg[0] 
       (.C(clk),
        .CE(\waddr[5]_i_1_n_0 ),
        .D(\wdata[0]_i_1_n_0 ),
        .PRE(config_pin_2_sn_1),
        .Q(\wdata_reg_n_0_[0] ));
  FDCE \wdata_reg[10] 
       (.C(clk),
        .CE(\waddr[5]_i_1_n_0 ),
        .CLR(config_pin_2_sn_1),
        .D(\wdata[10]_i_1_n_0 ),
        .Q(\wdata_reg_n_0_[10] ));
  FDCE \wdata_reg[11] 
       (.C(clk),
        .CE(\waddr[5]_i_1_n_0 ),
        .CLR(config_pin_2_sn_1),
        .D(\wdata[11]_i_1_n_0 ),
        .Q(\wdata_reg_n_0_[11] ));
  FDCE \wdata_reg[12] 
       (.C(clk),
        .CE(\waddr[5]_i_1_n_0 ),
        .CLR(config_pin_2_sn_1),
        .D(\wdata[12]_i_1_n_0 ),
        .Q(\wdata_reg_n_0_[12] ));
  FDCE \wdata_reg[13] 
       (.C(clk),
        .CE(\waddr[5]_i_1_n_0 ),
        .CLR(config_pin_2_sn_1),
        .D(\wdata[13]_i_1_n_0 ),
        .Q(\wdata_reg_n_0_[13] ));
  FDCE \wdata_reg[14] 
       (.C(clk),
        .CE(\waddr[5]_i_1_n_0 ),
        .CLR(config_pin_2_sn_1),
        .D(\wdata[14]_i_1_n_0 ),
        .Q(\wdata_reg_n_0_[14] ));
  FDCE \wdata_reg[15] 
       (.C(clk),
        .CE(\waddr[5]_i_1_n_0 ),
        .CLR(config_pin_2_sn_1),
        .D(\wdata[15]_i_1_n_0 ),
        .Q(\wdata_reg_n_0_[15] ));
  FDCE \wdata_reg[16] 
       (.C(clk),
        .CE(\waddr[5]_i_1_n_0 ),
        .CLR(config_pin_2_sn_1),
        .D(\wdata[16]_i_1_n_0 ),
        .Q(\wdata_reg_n_0_[16] ));
  FDCE \wdata_reg[17] 
       (.C(clk),
        .CE(\waddr[5]_i_1_n_0 ),
        .CLR(config_pin_2_sn_1),
        .D(\wdata[17]_i_1_n_0 ),
        .Q(\wdata_reg_n_0_[17] ));
  FDCE \wdata_reg[18] 
       (.C(clk),
        .CE(\waddr[5]_i_1_n_0 ),
        .CLR(config_pin_2_sn_1),
        .D(\wdata[18]_i_1_n_0 ),
        .Q(\wdata_reg_n_0_[18] ));
  FDCE \wdata_reg[19] 
       (.C(clk),
        .CE(\waddr[5]_i_1_n_0 ),
        .CLR(config_pin_2_sn_1),
        .D(\wdata[19]_i_1_n_0 ),
        .Q(\wdata_reg_n_0_[19] ));
  FDCE \wdata_reg[1] 
       (.C(clk),
        .CE(\waddr[5]_i_1_n_0 ),
        .CLR(config_pin_2_sn_1),
        .D(\wdata[1]_i_1_n_0 ),
        .Q(\wdata_reg_n_0_[1] ));
  FDCE \wdata_reg[20] 
       (.C(clk),
        .CE(\waddr[5]_i_1_n_0 ),
        .CLR(config_pin_2_sn_1),
        .D(\wdata[20]_i_1_n_0 ),
        .Q(\wdata_reg_n_0_[20] ));
  FDCE \wdata_reg[21] 
       (.C(clk),
        .CE(\waddr[5]_i_1_n_0 ),
        .CLR(config_pin_2_sn_1),
        .D(\wdata[21]_i_1_n_0 ),
        .Q(\wdata_reg_n_0_[21] ));
  FDCE \wdata_reg[22] 
       (.C(clk),
        .CE(\waddr[5]_i_1_n_0 ),
        .CLR(config_pin_2_sn_1),
        .D(\wdata[22]_i_1_n_0 ),
        .Q(\wdata_reg_n_0_[22] ));
  FDCE \wdata_reg[23] 
       (.C(clk),
        .CE(\waddr[5]_i_1_n_0 ),
        .CLR(config_pin_2_sn_1),
        .D(\wdata[23]_i_1_n_0 ),
        .Q(\wdata_reg_n_0_[23] ));
  FDCE \wdata_reg[24] 
       (.C(clk),
        .CE(\waddr[5]_i_1_n_0 ),
        .CLR(config_pin_2_sn_1),
        .D(\wdata[24]_i_1_n_0 ),
        .Q(\wdata_reg_n_0_[24] ));
  FDCE \wdata_reg[25] 
       (.C(clk),
        .CE(\waddr[5]_i_1_n_0 ),
        .CLR(config_pin_2_sn_1),
        .D(\wdata[25]_i_1_n_0 ),
        .Q(\wdata_reg_n_0_[25] ));
  FDCE \wdata_reg[26] 
       (.C(clk),
        .CE(\waddr[5]_i_1_n_0 ),
        .CLR(config_pin_2_sn_1),
        .D(\wdata[26]_i_1_n_0 ),
        .Q(\wdata_reg_n_0_[26] ));
  FDCE \wdata_reg[27] 
       (.C(clk),
        .CE(\waddr[5]_i_1_n_0 ),
        .CLR(config_pin_2_sn_1),
        .D(\wdata[27]_i_1_n_0 ),
        .Q(\wdata_reg_n_0_[27] ));
  FDCE \wdata_reg[28] 
       (.C(clk),
        .CE(\waddr[5]_i_1_n_0 ),
        .CLR(config_pin_2_sn_1),
        .D(\wdata[28]_i_1_n_0 ),
        .Q(\wdata_reg_n_0_[28] ));
  FDCE \wdata_reg[29] 
       (.C(clk),
        .CE(\waddr[5]_i_1_n_0 ),
        .CLR(config_pin_2_sn_1),
        .D(\wdata[29]_i_1_n_0 ),
        .Q(\wdata_reg_n_0_[29] ));
  FDCE \wdata_reg[2] 
       (.C(clk),
        .CE(\waddr[5]_i_1_n_0 ),
        .CLR(config_pin_2_sn_1),
        .D(\wdata[2]_i_1_n_0 ),
        .Q(\wdata_reg_n_0_[2] ));
  FDCE \wdata_reg[30] 
       (.C(clk),
        .CE(\waddr[5]_i_1_n_0 ),
        .CLR(config_pin_2_sn_1),
        .D(\wdata[30]_i_1_n_0 ),
        .Q(\wdata_reg_n_0_[30] ));
  FDCE \wdata_reg[31] 
       (.C(clk),
        .CE(\waddr[5]_i_1_n_0 ),
        .CLR(config_pin_2_sn_1),
        .D(\wdata[31]_i_1_n_0 ),
        .Q(\wdata_reg_n_0_[31] ));
  FDCE \wdata_reg[3] 
       (.C(clk),
        .CE(\waddr[5]_i_1_n_0 ),
        .CLR(config_pin_2_sn_1),
        .D(\wdata[3]_i_1_n_0 ),
        .Q(\wdata_reg_n_0_[3] ));
  MUXF7 \wdata_reg[3]_i_3 
       (.I0(\wdata[3]_i_5_n_0 ),
        .I1(\wdata[3]_i_6_n_0 ),
        .O(\wdata_reg[3]_i_3_n_0 ),
        .S(config_pin[0]));
  FDCE \wdata_reg[4] 
       (.C(clk),
        .CE(\waddr[5]_i_1_n_0 ),
        .CLR(config_pin_2_sn_1),
        .D(\wdata[4]_i_1_n_0 ),
        .Q(\wdata_reg_n_0_[4] ));
  FDCE \wdata_reg[5] 
       (.C(clk),
        .CE(\waddr[5]_i_1_n_0 ),
        .CLR(config_pin_2_sn_1),
        .D(\wdata[5]_i_1_n_0 ),
        .Q(\wdata_reg_n_0_[5] ));
  MUXF7 \wdata_reg[5]_i_2 
       (.I0(\wdata[5]_i_4_n_0 ),
        .I1(\wdata[5]_i_5_n_0 ),
        .O(\wdata_reg[5]_i_2_n_0 ),
        .S(config_pin[0]));
  FDCE \wdata_reg[6] 
       (.C(clk),
        .CE(\waddr[5]_i_1_n_0 ),
        .CLR(config_pin_2_sn_1),
        .D(\wdata[6]_i_1_n_0 ),
        .Q(\wdata_reg_n_0_[6] ));
  FDCE \wdata_reg[7] 
       (.C(clk),
        .CE(\waddr[5]_i_1_n_0 ),
        .CLR(config_pin_2_sn_1),
        .D(\wdata[7]_i_1_n_0 ),
        .Q(\wdata_reg_n_0_[7] ));
  FDCE \wdata_reg[8] 
       (.C(clk),
        .CE(\waddr[5]_i_1_n_0 ),
        .CLR(config_pin_2_sn_1),
        .D(\wdata[8]_i_1_n_0 ),
        .Q(\wdata_reg_n_0_[8] ));
  FDCE \wdata_reg[9] 
       (.C(clk),
        .CE(\waddr[5]_i_1_n_0 ),
        .CLR(config_pin_2_sn_1),
        .D(\wdata[9]_i_1_n_0 ),
        .Q(\wdata_reg_n_0_[9] ));
  LUT2 #(
    .INIT(4'h4)) 
    wflag_i_1
       (.I0(wflag_reg_n_0),
        .I1(\waddr[5]_i_1_n_0 ),
        .O(wflag_i_1_n_0));
  FDPE wflag_reg
       (.C(clk),
        .CE(1'b1),
        .D(wflag_i_1_n_0),
        .PRE(config_pin_2_sn_1),
        .Q(wflag_reg_n_0));
endmodule

(* ORIG_REF_NAME = "aes_key_mem" *) 
module platform_aes_top_0_2_aes_key_mem
   (\block_w0_reg_reg[22] ,
    round_key,
    \block_w0_reg_reg[31] ,
    op190_in,
    \block_w0_reg_reg[30] ,
    op191_in,
    \block_w0_reg_reg[30]_0 ,
    p_0_in54_in,
    \block_w0_reg_reg[29] ,
    \block_w0_reg_reg[13] ,
    \key_mem_reg[10][109]_0 ,
    \block_w0_reg_reg[4] ,
    \key_mem_reg[10][100]_0 ,
    \block_w0_reg_reg[20] ,
    \key_mem_reg[10][116]_0 ,
    \block_w0_reg_reg[20]_0 ,
    \block_w0_reg_reg[21] ,
    \key_mem_reg[10][117]_0 ,
    \block_w0_reg_reg[21]_0 ,
    \block_w0_reg_reg[21]_1 ,
    \block_w0_reg_reg[19] ,
    \key_mem_reg[10][115]_0 ,
    \block_w0_reg_reg[17] ,
    \key_mem_reg[10][113]_0 ,
    \block_w0_reg_reg[17]_0 ,
    \block_w0_reg_reg[16] ,
    \block_w0_reg_reg[16]_0 ,
    \block_w0_reg_reg[16]_1 ,
    \block_w0_reg_reg[16]_2 ,
    \block_w0_reg_reg[16]_3 ,
    \block_w0_reg_reg[7] ,
    \block_w3_reg_reg[22] ,
    \key_mem_reg[10][22]_0 ,
    op96_in,
    \block_w3_reg_reg[31] ,
    \block_w3_reg_reg[14] ,
    \block_w3_reg_reg[14]_0 ,
    \block_w3_reg_reg[7] ,
    p_0_in31_in,
    \block_w3_reg_reg[5] ,
    \key_mem_reg[10][5]_0 ,
    \block_w3_reg_reg[21] ,
    \key_mem_reg[10][21]_0 ,
    \block_w3_reg_reg[4] ,
    \key_mem_reg[10][4]_0 ,
    \block_w3_reg_reg[4]_0 ,
    op95_in,
    \block_w3_reg_reg[20] ,
    \key_mem_reg[10][20]_0 ,
    \block_w3_reg_reg[13] ,
    \block_w3_reg_reg[13]_0 ,
    \block_w3_reg_reg[13]_1 ,
    \block_w3_reg_reg[19] ,
    \key_mem_reg[10][19]_0 ,
    \block_w3_reg_reg[17] ,
    \key_mem_reg[10][17]_0 ,
    \block_w3_reg_reg[17]_0 ,
    \block_w3_reg_reg[16] ,
    \key_mem_reg[10][16]_0 ,
    \block_w3_reg_reg[16]_0 ,
    \block_w3_reg_reg[16]_1 ,
    \block_w3_reg_reg[16]_2 ,
    \block_w3_reg_reg[16]_3 ,
    \block_w2_reg_reg[6] ,
    \key_mem_reg[10][38]_0 ,
    op126_in,
    \block_w2_reg_reg[31] ,
    \block_w2_reg_reg[14] ,
    \block_w2_reg_reg[7] ,
    \block_w2_reg_reg[14]_0 ,
    op127_in,
    \block_w2_reg_reg[13] ,
    \key_mem_reg[10][45]_0 ,
    \block_w2_reg_reg[29] ,
    \block_w2_reg_reg[20] ,
    \key_mem_reg[10][52]_0 ,
    \block_w2_reg_reg[4] ,
    \key_mem_reg[10][36]_0 ,
    \block_w2_reg_reg[4]_0 ,
    \block_w2_reg_reg[5] ,
    \key_mem_reg[10][37]_0 ,
    \block_w2_reg_reg[5]_0 ,
    \block_w2_reg_reg[5]_1 ,
    \block_w2_reg_reg[19] ,
    \key_mem_reg[10][51]_0 ,
    p_0_in38_in,
    \block_w2_reg_reg[17] ,
    \key_mem_reg[10][49]_0 ,
    \block_w2_reg_reg[17]_0 ,
    \block_w2_reg_reg[0] ,
    \block_w2_reg_reg[0]_0 ,
    \block_w2_reg_reg[0]_1 ,
    \block_w2_reg_reg[0]_2 ,
    \block_w2_reg_reg[0]_3 ,
    \block_w1_reg_reg[30] ,
    op158_in,
    \block_w1_reg_reg[30]_0 ,
    op159_in,
    \block_w1_reg_reg[5] ,
    \block_w1_reg_reg[21] ,
    \block_w1_reg_reg[4] ,
    \key_mem_reg[10][68]_0 ,
    \block_w1_reg_reg[31] ,
    \block_w1_reg_reg[20] ,
    \key_mem_reg[10][84]_0 ,
    \block_w1_reg_reg[20]_0 ,
    \block_w1_reg_reg[29] ,
    \block_w1_reg_reg[29]_0 ,
    \block_w1_reg_reg[29]_1 ,
    \block_w1_reg_reg[7] ,
    \block_w1_reg_reg[7]_0 ,
    \block_w1_reg_reg[7]_1 ,
    p_0_in46_in,
    \block_w1_reg_reg[7]_2 ,
    \block_w1_reg_reg[19] ,
    \key_mem_reg[10][83]_0 ,
    \block_w1_reg_reg[17] ,
    \key_mem_reg[10][81]_0 ,
    \block_w1_reg_reg[17]_0 ,
    \config_pin[2] ,
    \config_pin[2]_0 ,
    \config_pin[2]_1 ,
    \config_pin[2]_2 ,
    \config_pin[2]_3 ,
    \config_pin[2]_4 ,
    \config_pin[2]_5 ,
    \FSM_sequential_aes_core_ctrl_reg_reg[0] ,
    \FSM_sequential_aes_core_ctrl_reg_reg[0]_0 ,
    init_state,
    \block_w0_reg_reg[22]_0 ,
    \block_w0_reg_reg[9] ,
    \block_w0_reg_reg[10] ,
    \block_w0_reg_reg[2] ,
    \block_w0_reg_reg[22]_1 ,
    \block_w0_reg_reg[18] ,
    \block_w0_reg_reg[2]_0 ,
    \block_w0_reg_reg[14] ,
    \block_w0_reg_reg[13]_0 ,
    \block_w0_reg_reg[15] ,
    \block_w0_reg_reg[24] ,
    \block_w0_reg_reg[8] ,
    \block_w0_reg_reg[15]_0 ,
    \key_mem_reg[10][107]_0 ,
    \block_w0_reg_reg[15]_1 ,
    \block_w0_reg_reg[28] ,
    \block_w0_reg_reg[28]_0 ,
    \key_mem_reg[10][110]_0 ,
    \block_w0_reg_reg[23] ,
    \key_mem_reg[10][101]_0 ,
    \block_w0_reg_reg[24]_0 ,
    \block_w3_reg_reg[22]_0 ,
    \block_w3_reg_reg[9] ,
    \block_w3_reg_reg[10] ,
    \block_w3_reg_reg[2] ,
    \block_w3_reg_reg[22]_1 ,
    \block_w3_reg_reg[18] ,
    \block_w3_reg_reg[2]_0 ,
    \block_w3_reg_reg[14]_1 ,
    \block_w3_reg_reg[21]_0 ,
    \block_w3_reg_reg[23] ,
    \block_w3_reg_reg[8] ,
    \block_w3_reg_reg[15] ,
    \block_w3_reg_reg[24] ,
    \block_w3_reg_reg[15]_0 ,
    \key_mem_reg[10][11]_0 ,
    \block_w3_reg_reg[15]_1 ,
    \block_w3_reg_reg[28] ,
    \block_w3_reg_reg[28]_0 ,
    \key_mem_reg[10][6]_0 ,
    \block_w3_reg_reg[24]_0 ,
    \key_mem_reg[10][0]_0 ,
    \block_w2_reg_reg[6]_0 ,
    \block_w2_reg_reg[9] ,
    \block_w2_reg_reg[10] ,
    \block_w2_reg_reg[2] ,
    \block_w2_reg_reg[6]_1 ,
    \block_w2_reg_reg[18] ,
    \block_w2_reg_reg[2]_0 ,
    \block_w2_reg_reg[30] ,
    \block_w2_reg_reg[29]_0 ,
    \block_w2_reg_reg[8] ,
    \key_mem_reg[10][39]_0 ,
    \block_w2_reg_reg[7]_0 ,
    \block_w2_reg_reg[23] ,
    \block_w2_reg_reg[16] ,
    \block_w2_reg_reg[28] ,
    \block_w2_reg_reg[28]_0 ,
    \key_mem_reg[10][54]_0 ,
    \block_w2_reg_reg[15] ,
    \key_mem_reg[10][43]_0 ,
    \block_w2_reg_reg[24] ,
    \block_w2_reg_reg[15]_0 ,
    \key_mem_reg[10][53]_0 ,
    \key_mem_reg[10][48]_0 ,
    \block_w1_reg_reg[9] ,
    \block_w1_reg_reg[10] ,
    \block_w1_reg_reg[2] ,
    \block_w1_reg_reg[22] ,
    \block_w1_reg_reg[30]_1 ,
    \block_w1_reg_reg[0] ,
    \block_w1_reg_reg[18] ,
    \block_w1_reg_reg[2]_0 ,
    \block_w1_reg_reg[30]_2 ,
    \block_w1_reg_reg[21]_0 ,
    \block_w1_reg_reg[15] ,
    \key_mem_reg[10][75]_0 ,
    \block_w1_reg_reg[24] ,
    \block_w1_reg_reg[15]_0 ,
    \block_w1_reg_reg[23] ,
    \block_w1_reg_reg[16] ,
    \block_w1_reg_reg[28] ,
    \block_w1_reg_reg[28]_0 ,
    \key_mem_reg[10][78]_0 ,
    \block_w1_reg_reg[8] ,
    \key_mem_reg[10][77]_0 ,
    \block_w1_reg_reg[8]_0 ,
    \block_w1_reg_reg[8]_1 ,
    Q,
    \key_mem_reg[10][99]_0 ,
    dec_new_block,
    \block_w1_reg_reg[23]_0 ,
    \block_w2_reg_reg[15]_1 ,
    \block_w3_reg_reg[5]_0 ,
    \block_w0_reg_reg[25] ,
    \block_w2_reg_reg[11] ,
    \block_w2_reg_reg[11]_0 ,
    \block_w3_reg_reg[31]_0 ,
    \block_w2_reg_reg[7]_1 ,
    \block_w2_reg_reg[5]_2 ,
    \block_w3_reg_reg[25] ,
    \block_w1_reg_reg[11] ,
    \block_w1_reg_reg[11]_0 ,
    \block_w1_reg_reg[7]_3 ,
    \block_w2_reg_reg[31]_0 ,
    \block_w1_reg_reg[5]_0 ,
    \block_w0_reg_reg[9]_0 ,
    \block_w0_reg_reg[11] ,
    \block_w0_reg_reg[11]_0 ,
    \block_w2_reg_reg[23]_0 ,
    \block_w1_reg_reg[31]_0 ,
    \block_w3_reg_reg[10]_0 ,
    \block_w0_reg_reg[5] ,
    \block_w3_reg_reg[11] ,
    \block_w3_reg_reg[11]_0 ,
    config_pin,
    aes_core_ctrl_reg,
    init_reg,
    next_reg,
    enc_ready,
    \FSM_sequential_aes_core_ctrl_reg_reg[0]_1 ,
    dec_ready,
    \block_w3_reg_reg[2]_1 ,
    \block_w3_reg_reg[2]_2 ,
    \block_w2_reg_reg[9]_0 ,
    \block_w2_reg_reg[2]_1 ,
    \block_w2_reg_reg[2]_2 ,
    \block_w1_reg_reg[9]_0 ,
    \block_w1_reg_reg[2]_1 ,
    \block_w1_reg_reg[2]_2 ,
    \block_w2_reg_reg[25] ,
    \block_w0_reg_reg[2]_1 ,
    \block_w0_reg_reg[2]_2 ,
    \block_w1_reg_reg[25] ,
    clk,
    \rcon_reg_reg[3]_0 ,
    \key_mem_reg[6][124]_0 ,
    \key_mem_reg[8][97]_0 ,
    muxed_round_nr,
    \block_w3_reg[0]_i_2__0_0 ,
    \block_w3_reg[0]_i_2__0_1 ,
    \block_w3_reg[25]_i_4_0 ,
    new_sboxw,
    core_key);
  output \block_w0_reg_reg[22] ;
  output [84:0]round_key;
  output [4:0]\block_w0_reg_reg[31] ;
  output [5:0]op190_in;
  output \block_w0_reg_reg[30] ;
  output [1:0]op191_in;
  output \block_w0_reg_reg[30]_0 ;
  output [4:0]p_0_in54_in;
  output \block_w0_reg_reg[29] ;
  output \block_w0_reg_reg[13] ;
  output \key_mem_reg[10][109]_0 ;
  output \block_w0_reg_reg[4] ;
  output \key_mem_reg[10][100]_0 ;
  output \block_w0_reg_reg[20] ;
  output \key_mem_reg[10][116]_0 ;
  output \block_w0_reg_reg[20]_0 ;
  output \block_w0_reg_reg[21] ;
  output \key_mem_reg[10][117]_0 ;
  output \block_w0_reg_reg[21]_0 ;
  output \block_w0_reg_reg[21]_1 ;
  output \block_w0_reg_reg[19] ;
  output \key_mem_reg[10][115]_0 ;
  output \block_w0_reg_reg[17] ;
  output \key_mem_reg[10][113]_0 ;
  output \block_w0_reg_reg[17]_0 ;
  output \block_w0_reg_reg[16] ;
  output \block_w0_reg_reg[16]_0 ;
  output \block_w0_reg_reg[16]_1 ;
  output \block_w0_reg_reg[16]_2 ;
  output \block_w0_reg_reg[16]_3 ;
  output \block_w0_reg_reg[7] ;
  output \block_w3_reg_reg[22] ;
  output \key_mem_reg[10][22]_0 ;
  output [1:0]op96_in;
  output [4:0]\block_w3_reg_reg[31] ;
  output \block_w3_reg_reg[14] ;
  output \block_w3_reg_reg[14]_0 ;
  output \block_w3_reg_reg[7] ;
  output [3:0]p_0_in31_in;
  output \block_w3_reg_reg[5] ;
  output \key_mem_reg[10][5]_0 ;
  output \block_w3_reg_reg[21] ;
  output \key_mem_reg[10][21]_0 ;
  output \block_w3_reg_reg[4] ;
  output \key_mem_reg[10][4]_0 ;
  output \block_w3_reg_reg[4]_0 ;
  output [4:0]op95_in;
  output \block_w3_reg_reg[20] ;
  output \key_mem_reg[10][20]_0 ;
  output \block_w3_reg_reg[13] ;
  output \block_w3_reg_reg[13]_0 ;
  output \block_w3_reg_reg[13]_1 ;
  output \block_w3_reg_reg[19] ;
  output \key_mem_reg[10][19]_0 ;
  output \block_w3_reg_reg[17] ;
  output \key_mem_reg[10][17]_0 ;
  output \block_w3_reg_reg[17]_0 ;
  output \block_w3_reg_reg[16] ;
  output \key_mem_reg[10][16]_0 ;
  output \block_w3_reg_reg[16]_0 ;
  output \block_w3_reg_reg[16]_1 ;
  output \block_w3_reg_reg[16]_2 ;
  output \block_w3_reg_reg[16]_3 ;
  output \block_w2_reg_reg[6] ;
  output \key_mem_reg[10][38]_0 ;
  output [4:0]op126_in;
  output [4:0]\block_w2_reg_reg[31] ;
  output \block_w2_reg_reg[14] ;
  output \block_w2_reg_reg[7] ;
  output \block_w2_reg_reg[14]_0 ;
  output [4:0]op127_in;
  output \block_w2_reg_reg[13] ;
  output \key_mem_reg[10][45]_0 ;
  output \block_w2_reg_reg[29] ;
  output \block_w2_reg_reg[20] ;
  output \key_mem_reg[10][52]_0 ;
  output \block_w2_reg_reg[4] ;
  output \key_mem_reg[10][36]_0 ;
  output \block_w2_reg_reg[4]_0 ;
  output \block_w2_reg_reg[5] ;
  output \key_mem_reg[10][37]_0 ;
  output \block_w2_reg_reg[5]_0 ;
  output \block_w2_reg_reg[5]_1 ;
  output \block_w2_reg_reg[19] ;
  output \key_mem_reg[10][51]_0 ;
  output [1:0]p_0_in38_in;
  output \block_w2_reg_reg[17] ;
  output \key_mem_reg[10][49]_0 ;
  output \block_w2_reg_reg[17]_0 ;
  output \block_w2_reg_reg[0] ;
  output \block_w2_reg_reg[0]_0 ;
  output \block_w2_reg_reg[0]_1 ;
  output \block_w2_reg_reg[0]_2 ;
  output \block_w2_reg_reg[0]_3 ;
  output \block_w1_reg_reg[30] ;
  output [6:0]op158_in;
  output \block_w1_reg_reg[30]_0 ;
  output [3:0]op159_in;
  output \block_w1_reg_reg[5] ;
  output \block_w1_reg_reg[21] ;
  output \block_w1_reg_reg[4] ;
  output \key_mem_reg[10][68]_0 ;
  output [4:0]\block_w1_reg_reg[31] ;
  output \block_w1_reg_reg[20] ;
  output \key_mem_reg[10][84]_0 ;
  output \block_w1_reg_reg[20]_0 ;
  output \block_w1_reg_reg[29] ;
  output \block_w1_reg_reg[29]_0 ;
  output \block_w1_reg_reg[29]_1 ;
  output \block_w1_reg_reg[7] ;
  output \block_w1_reg_reg[7]_0 ;
  output \block_w1_reg_reg[7]_1 ;
  output [2:0]p_0_in46_in;
  output \block_w1_reg_reg[7]_2 ;
  output \block_w1_reg_reg[19] ;
  output \key_mem_reg[10][83]_0 ;
  output \block_w1_reg_reg[17] ;
  output \key_mem_reg[10][81]_0 ;
  output \block_w1_reg_reg[17]_0 ;
  output \config_pin[2] ;
  output \config_pin[2]_0 ;
  output \config_pin[2]_1 ;
  output \config_pin[2]_2 ;
  output \config_pin[2]_3 ;
  output \config_pin[2]_4 ;
  output \config_pin[2]_5 ;
  output \FSM_sequential_aes_core_ctrl_reg_reg[0] ;
  output \FSM_sequential_aes_core_ctrl_reg_reg[0]_0 ;
  output init_state;
  output \block_w0_reg_reg[22]_0 ;
  output \block_w0_reg_reg[9] ;
  output \block_w0_reg_reg[10] ;
  output \block_w0_reg_reg[2] ;
  output \block_w0_reg_reg[22]_1 ;
  output \block_w0_reg_reg[18] ;
  output \block_w0_reg_reg[2]_0 ;
  output \block_w0_reg_reg[14] ;
  output \block_w0_reg_reg[13]_0 ;
  output \block_w0_reg_reg[15] ;
  output \block_w0_reg_reg[24] ;
  output \block_w0_reg_reg[8] ;
  output \block_w0_reg_reg[15]_0 ;
  output \key_mem_reg[10][107]_0 ;
  output \block_w0_reg_reg[15]_1 ;
  output \block_w0_reg_reg[28] ;
  output \block_w0_reg_reg[28]_0 ;
  output \key_mem_reg[10][110]_0 ;
  output \block_w0_reg_reg[23] ;
  output \key_mem_reg[10][101]_0 ;
  output \block_w0_reg_reg[24]_0 ;
  output \block_w3_reg_reg[22]_0 ;
  output \block_w3_reg_reg[9] ;
  output \block_w3_reg_reg[10] ;
  output \block_w3_reg_reg[2] ;
  output \block_w3_reg_reg[22]_1 ;
  output \block_w3_reg_reg[18] ;
  output \block_w3_reg_reg[2]_0 ;
  output \block_w3_reg_reg[14]_1 ;
  output \block_w3_reg_reg[21]_0 ;
  output \block_w3_reg_reg[23] ;
  output \block_w3_reg_reg[8] ;
  output \block_w3_reg_reg[15] ;
  output \block_w3_reg_reg[24] ;
  output \block_w3_reg_reg[15]_0 ;
  output \key_mem_reg[10][11]_0 ;
  output \block_w3_reg_reg[15]_1 ;
  output \block_w3_reg_reg[28] ;
  output \block_w3_reg_reg[28]_0 ;
  output \key_mem_reg[10][6]_0 ;
  output \block_w3_reg_reg[24]_0 ;
  output \key_mem_reg[10][0]_0 ;
  output \block_w2_reg_reg[6]_0 ;
  output \block_w2_reg_reg[9] ;
  output \block_w2_reg_reg[10] ;
  output \block_w2_reg_reg[2] ;
  output \block_w2_reg_reg[6]_1 ;
  output \block_w2_reg_reg[18] ;
  output \block_w2_reg_reg[2]_0 ;
  output \block_w2_reg_reg[30] ;
  output \block_w2_reg_reg[29]_0 ;
  output \block_w2_reg_reg[8] ;
  output \key_mem_reg[10][39]_0 ;
  output \block_w2_reg_reg[7]_0 ;
  output \block_w2_reg_reg[23] ;
  output \block_w2_reg_reg[16] ;
  output \block_w2_reg_reg[28] ;
  output \block_w2_reg_reg[28]_0 ;
  output \key_mem_reg[10][54]_0 ;
  output \block_w2_reg_reg[15] ;
  output \key_mem_reg[10][43]_0 ;
  output \block_w2_reg_reg[24] ;
  output \block_w2_reg_reg[15]_0 ;
  output \key_mem_reg[10][53]_0 ;
  output \key_mem_reg[10][48]_0 ;
  output \block_w1_reg_reg[9] ;
  output \block_w1_reg_reg[10] ;
  output \block_w1_reg_reg[2] ;
  output \block_w1_reg_reg[22] ;
  output \block_w1_reg_reg[30]_1 ;
  output \block_w1_reg_reg[0] ;
  output \block_w1_reg_reg[18] ;
  output \block_w1_reg_reg[2]_0 ;
  output \block_w1_reg_reg[30]_2 ;
  output \block_w1_reg_reg[21]_0 ;
  output \block_w1_reg_reg[15] ;
  output \key_mem_reg[10][75]_0 ;
  output \block_w1_reg_reg[24] ;
  output \block_w1_reg_reg[15]_0 ;
  output \block_w1_reg_reg[23] ;
  output \block_w1_reg_reg[16] ;
  output \block_w1_reg_reg[28] ;
  output \block_w1_reg_reg[28]_0 ;
  output \key_mem_reg[10][78]_0 ;
  output \block_w1_reg_reg[8] ;
  output \key_mem_reg[10][77]_0 ;
  output \block_w1_reg_reg[8]_0 ;
  output \block_w1_reg_reg[8]_1 ;
  output [31:0]Q;
  output [3:0]\key_mem_reg[10][99]_0 ;
  input [123:0]dec_new_block;
  input \block_w1_reg_reg[23]_0 ;
  input \block_w2_reg_reg[15]_1 ;
  input \block_w3_reg_reg[5]_0 ;
  input \block_w0_reg_reg[25] ;
  input \block_w2_reg_reg[11] ;
  input \block_w2_reg_reg[11]_0 ;
  input \block_w3_reg_reg[31]_0 ;
  input \block_w2_reg_reg[7]_1 ;
  input \block_w2_reg_reg[5]_2 ;
  input \block_w3_reg_reg[25] ;
  input \block_w1_reg_reg[11] ;
  input \block_w1_reg_reg[11]_0 ;
  input \block_w1_reg_reg[7]_3 ;
  input \block_w2_reg_reg[31]_0 ;
  input \block_w1_reg_reg[5]_0 ;
  input \block_w0_reg_reg[9]_0 ;
  input \block_w0_reg_reg[11] ;
  input \block_w0_reg_reg[11]_0 ;
  input \block_w2_reg_reg[23]_0 ;
  input \block_w1_reg_reg[31]_0 ;
  input \block_w3_reg_reg[10]_0 ;
  input \block_w0_reg_reg[5] ;
  input \block_w3_reg_reg[11] ;
  input \block_w3_reg_reg[11]_0 ;
  input [0:0]config_pin;
  input [1:0]aes_core_ctrl_reg;
  input init_reg;
  input next_reg;
  input enc_ready;
  input \FSM_sequential_aes_core_ctrl_reg_reg[0]_1 ;
  input dec_ready;
  input \block_w3_reg_reg[2]_1 ;
  input \block_w3_reg_reg[2]_2 ;
  input \block_w2_reg_reg[9]_0 ;
  input \block_w2_reg_reg[2]_1 ;
  input \block_w2_reg_reg[2]_2 ;
  input \block_w1_reg_reg[9]_0 ;
  input \block_w1_reg_reg[2]_1 ;
  input \block_w1_reg_reg[2]_2 ;
  input \block_w2_reg_reg[25] ;
  input \block_w0_reg_reg[2]_1 ;
  input \block_w0_reg_reg[2]_2 ;
  input \block_w1_reg_reg[25] ;
  input clk;
  input \rcon_reg_reg[3]_0 ;
  input \key_mem_reg[6][124]_0 ;
  input \key_mem_reg[8][97]_0 ;
  input [2:0]muxed_round_nr;
  input [0:0]\block_w3_reg[0]_i_2__0_0 ;
  input [0:0]\block_w3_reg[0]_i_2__0_1 ;
  input \block_w3_reg[25]_i_4_0 ;
  input [31:0]new_sboxw;
  input [127:0]core_key;

  wire \FSM_sequential_aes_core_ctrl_reg[1]_i_2_n_0 ;
  wire \FSM_sequential_aes_core_ctrl_reg_reg[0] ;
  wire \FSM_sequential_aes_core_ctrl_reg_reg[0]_0 ;
  wire \FSM_sequential_aes_core_ctrl_reg_reg[0]_1 ;
  wire \FSM_sequential_key_mem_ctrl_reg[0]_i_1_n_0 ;
  wire \FSM_sequential_key_mem_ctrl_reg[1]_i_1_n_0 ;
  wire \FSM_sequential_key_mem_ctrl_reg[1]_i_2_n_0 ;
  wire [31:0]Q;
  wire [1:0]aes_core_ctrl_reg;
  wire \block_w0_reg[0]_i_4_n_0 ;
  wire \block_w0_reg[0]_i_5_n_0 ;
  wire \block_w0_reg[0]_i_6_n_0 ;
  wire \block_w0_reg[10]_i_4_n_0 ;
  wire \block_w0_reg[10]_i_5_n_0 ;
  wire \block_w0_reg[10]_i_6_n_0 ;
  wire \block_w0_reg[11]_i_6_n_0 ;
  wire \block_w0_reg[11]_i_7_n_0 ;
  wire \block_w0_reg[11]_i_8_n_0 ;
  wire \block_w0_reg[12]_i_6_n_0 ;
  wire \block_w0_reg[12]_i_7_n_0 ;
  wire \block_w0_reg[12]_i_8_n_0 ;
  wire \block_w0_reg[13]_i_4_n_0 ;
  wire \block_w0_reg[13]_i_5_n_0 ;
  wire \block_w0_reg[13]_i_6_n_0 ;
  wire \block_w0_reg[14]_i_4_n_0 ;
  wire \block_w0_reg[14]_i_5_n_0 ;
  wire \block_w0_reg[14]_i_6_n_0 ;
  wire \block_w0_reg[15]_i_4_n_0 ;
  wire \block_w0_reg[15]_i_5_n_0 ;
  wire \block_w0_reg[15]_i_6_n_0 ;
  wire \block_w0_reg[16]_i_4_n_0 ;
  wire \block_w0_reg[16]_i_5_n_0 ;
  wire \block_w0_reg[16]_i_6_n_0 ;
  wire \block_w0_reg[17]_i_6_n_0 ;
  wire \block_w0_reg[17]_i_7_n_0 ;
  wire \block_w0_reg[17]_i_8_n_0 ;
  wire \block_w0_reg[18]_i_4__0_n_0 ;
  wire \block_w0_reg[18]_i_5_n_0 ;
  wire \block_w0_reg[18]_i_6_n_0 ;
  wire \block_w0_reg[19]_i_6_n_0 ;
  wire \block_w0_reg[19]_i_7_n_0 ;
  wire \block_w0_reg[19]_i_8_n_0 ;
  wire \block_w0_reg[1]_i_6_n_0 ;
  wire \block_w0_reg[1]_i_7_n_0 ;
  wire \block_w0_reg[1]_i_8_n_0 ;
  wire \block_w0_reg[20]_i_6_n_0 ;
  wire \block_w0_reg[20]_i_7_n_0 ;
  wire \block_w0_reg[20]_i_8_n_0 ;
  wire \block_w0_reg[21]_i_4_n_0 ;
  wire \block_w0_reg[21]_i_5_n_0 ;
  wire \block_w0_reg[21]_i_6_n_0 ;
  wire \block_w0_reg[22]_i_4_n_0 ;
  wire \block_w0_reg[22]_i_5_n_0 ;
  wire \block_w0_reg[22]_i_6_n_0 ;
  wire \block_w0_reg[23]_i_4_n_0 ;
  wire \block_w0_reg[23]_i_5_n_0 ;
  wire \block_w0_reg[23]_i_6_n_0 ;
  wire \block_w0_reg[24]_i_4_n_0 ;
  wire \block_w0_reg[24]_i_5_n_0 ;
  wire \block_w0_reg[24]_i_6_n_0 ;
  wire \block_w0_reg[25]_i_6_n_0 ;
  wire \block_w0_reg[25]_i_7_n_0 ;
  wire \block_w0_reg[25]_i_8_n_0 ;
  wire \block_w0_reg[26]_i_4_n_0 ;
  wire \block_w0_reg[26]_i_5_n_0 ;
  wire \block_w0_reg[26]_i_6_n_0 ;
  wire \block_w0_reg[27]_i_6_n_0 ;
  wire \block_w0_reg[27]_i_7_n_0 ;
  wire \block_w0_reg[27]_i_8_n_0 ;
  wire \block_w0_reg[28]_i_6_n_0 ;
  wire \block_w0_reg[28]_i_7_n_0 ;
  wire \block_w0_reg[28]_i_8_n_0 ;
  wire \block_w0_reg[29]_i_4_n_0 ;
  wire \block_w0_reg[29]_i_5_n_0 ;
  wire \block_w0_reg[29]_i_6_n_0 ;
  wire \block_w0_reg[2]_i_4_n_0 ;
  wire \block_w0_reg[2]_i_5_n_0 ;
  wire \block_w0_reg[2]_i_6_n_0 ;
  wire \block_w0_reg[30]_i_4_n_0 ;
  wire \block_w0_reg[30]_i_5_n_0 ;
  wire \block_w0_reg[30]_i_6_n_0 ;
  wire \block_w0_reg[31]_i_5_n_0 ;
  wire \block_w0_reg[31]_i_6_n_0 ;
  wire \block_w0_reg[31]_i_7_n_0 ;
  wire \block_w0_reg[3]_i_6_n_0 ;
  wire \block_w0_reg[3]_i_7_n_0 ;
  wire \block_w0_reg[3]_i_8_n_0 ;
  wire \block_w0_reg[4]_i_6_n_0 ;
  wire \block_w0_reg[4]_i_7_n_0 ;
  wire \block_w0_reg[4]_i_8_n_0 ;
  wire \block_w0_reg[5]_i_4_n_0 ;
  wire \block_w0_reg[5]_i_5_n_0 ;
  wire \block_w0_reg[5]_i_6_n_0 ;
  wire \block_w0_reg[6]_i_4_n_0 ;
  wire \block_w0_reg[6]_i_5_n_0 ;
  wire \block_w0_reg[6]_i_6_n_0 ;
  wire \block_w0_reg[7]_i_4_n_0 ;
  wire \block_w0_reg[7]_i_5_n_0 ;
  wire \block_w0_reg[7]_i_6_n_0 ;
  wire \block_w0_reg[8]_i_4_n_0 ;
  wire \block_w0_reg[8]_i_5_n_0 ;
  wire \block_w0_reg[8]_i_6_n_0 ;
  wire \block_w0_reg[9]_i_6_n_0 ;
  wire \block_w0_reg[9]_i_7_n_0 ;
  wire \block_w0_reg[9]_i_8_n_0 ;
  wire \block_w0_reg_reg[10] ;
  wire \block_w0_reg_reg[11] ;
  wire \block_w0_reg_reg[11]_0 ;
  wire \block_w0_reg_reg[13] ;
  wire \block_w0_reg_reg[13]_0 ;
  wire \block_w0_reg_reg[14] ;
  wire \block_w0_reg_reg[15] ;
  wire \block_w0_reg_reg[15]_0 ;
  wire \block_w0_reg_reg[15]_1 ;
  wire \block_w0_reg_reg[16] ;
  wire \block_w0_reg_reg[16]_0 ;
  wire \block_w0_reg_reg[16]_1 ;
  wire \block_w0_reg_reg[16]_2 ;
  wire \block_w0_reg_reg[16]_3 ;
  wire \block_w0_reg_reg[17] ;
  wire \block_w0_reg_reg[17]_0 ;
  wire \block_w0_reg_reg[18] ;
  wire \block_w0_reg_reg[19] ;
  wire \block_w0_reg_reg[20] ;
  wire \block_w0_reg_reg[20]_0 ;
  wire \block_w0_reg_reg[21] ;
  wire \block_w0_reg_reg[21]_0 ;
  wire \block_w0_reg_reg[21]_1 ;
  wire \block_w0_reg_reg[22] ;
  wire \block_w0_reg_reg[22]_0 ;
  wire \block_w0_reg_reg[22]_1 ;
  wire \block_w0_reg_reg[23] ;
  wire \block_w0_reg_reg[24] ;
  wire \block_w0_reg_reg[24]_0 ;
  wire \block_w0_reg_reg[25] ;
  wire \block_w0_reg_reg[28] ;
  wire \block_w0_reg_reg[28]_0 ;
  wire \block_w0_reg_reg[29] ;
  wire \block_w0_reg_reg[2] ;
  wire \block_w0_reg_reg[2]_0 ;
  wire \block_w0_reg_reg[2]_1 ;
  wire \block_w0_reg_reg[2]_2 ;
  wire \block_w0_reg_reg[30] ;
  wire \block_w0_reg_reg[30]_0 ;
  wire [4:0]\block_w0_reg_reg[31] ;
  wire \block_w0_reg_reg[4] ;
  wire \block_w0_reg_reg[5] ;
  wire \block_w0_reg_reg[7] ;
  wire \block_w0_reg_reg[8] ;
  wire \block_w0_reg_reg[9] ;
  wire \block_w0_reg_reg[9]_0 ;
  wire \block_w1_reg[0]_i_4_n_0 ;
  wire \block_w1_reg[0]_i_5_n_0 ;
  wire \block_w1_reg[0]_i_6_n_0 ;
  wire \block_w1_reg[10]_i_4_n_0 ;
  wire \block_w1_reg[10]_i_5_n_0 ;
  wire \block_w1_reg[10]_i_6_n_0 ;
  wire \block_w1_reg[11]_i_6_n_0 ;
  wire \block_w1_reg[11]_i_7_n_0 ;
  wire \block_w1_reg[11]_i_8_n_0 ;
  wire \block_w1_reg[12]_i_6_n_0 ;
  wire \block_w1_reg[12]_i_7_n_0 ;
  wire \block_w1_reg[12]_i_8_n_0 ;
  wire \block_w1_reg[13]_i_4_n_0 ;
  wire \block_w1_reg[13]_i_5_n_0 ;
  wire \block_w1_reg[13]_i_6_n_0 ;
  wire \block_w1_reg[14]_i_4_n_0 ;
  wire \block_w1_reg[14]_i_5_n_0 ;
  wire \block_w1_reg[14]_i_6_n_0 ;
  wire \block_w1_reg[15]_i_4_n_0 ;
  wire \block_w1_reg[15]_i_5_n_0 ;
  wire \block_w1_reg[15]_i_6_n_0 ;
  wire \block_w1_reg[16]_i_4_n_0 ;
  wire \block_w1_reg[16]_i_5_n_0 ;
  wire \block_w1_reg[16]_i_6_n_0 ;
  wire \block_w1_reg[17]_i_6_n_0 ;
  wire \block_w1_reg[17]_i_7_n_0 ;
  wire \block_w1_reg[17]_i_8_n_0 ;
  wire \block_w1_reg[18]_i_4__0_n_0 ;
  wire \block_w1_reg[18]_i_5_n_0 ;
  wire \block_w1_reg[18]_i_6_n_0 ;
  wire \block_w1_reg[19]_i_6_n_0 ;
  wire \block_w1_reg[19]_i_7_n_0 ;
  wire \block_w1_reg[19]_i_8_n_0 ;
  wire \block_w1_reg[1]_i_6_n_0 ;
  wire \block_w1_reg[1]_i_7_n_0 ;
  wire \block_w1_reg[1]_i_8_n_0 ;
  wire \block_w1_reg[20]_i_6_n_0 ;
  wire \block_w1_reg[20]_i_7_n_0 ;
  wire \block_w1_reg[20]_i_8_n_0 ;
  wire \block_w1_reg[21]_i_4_n_0 ;
  wire \block_w1_reg[21]_i_5_n_0 ;
  wire \block_w1_reg[21]_i_6_n_0 ;
  wire \block_w1_reg[22]_i_4_n_0 ;
  wire \block_w1_reg[22]_i_5_n_0 ;
  wire \block_w1_reg[22]_i_6_n_0 ;
  wire \block_w1_reg[23]_i_4_n_0 ;
  wire \block_w1_reg[23]_i_5_n_0 ;
  wire \block_w1_reg[23]_i_6_n_0 ;
  wire \block_w1_reg[24]_i_4_n_0 ;
  wire \block_w1_reg[24]_i_5_n_0 ;
  wire \block_w1_reg[24]_i_6_n_0 ;
  wire \block_w1_reg[25]_i_6_n_0 ;
  wire \block_w1_reg[25]_i_7_n_0 ;
  wire \block_w1_reg[25]_i_8_n_0 ;
  wire \block_w1_reg[26]_i_4_n_0 ;
  wire \block_w1_reg[26]_i_5_n_0 ;
  wire \block_w1_reg[26]_i_6_n_0 ;
  wire \block_w1_reg[27]_i_6_n_0 ;
  wire \block_w1_reg[27]_i_7_n_0 ;
  wire \block_w1_reg[27]_i_8_n_0 ;
  wire \block_w1_reg[28]_i_6_n_0 ;
  wire \block_w1_reg[28]_i_7_n_0 ;
  wire \block_w1_reg[28]_i_8_n_0 ;
  wire \block_w1_reg[29]_i_4_n_0 ;
  wire \block_w1_reg[29]_i_5_n_0 ;
  wire \block_w1_reg[29]_i_6_n_0 ;
  wire \block_w1_reg[2]_i_4_n_0 ;
  wire \block_w1_reg[2]_i_5_n_0 ;
  wire \block_w1_reg[2]_i_6_n_0 ;
  wire \block_w1_reg[30]_i_4_n_0 ;
  wire \block_w1_reg[30]_i_5_n_0 ;
  wire \block_w1_reg[30]_i_6_n_0 ;
  wire \block_w1_reg[31]_i_5_n_0 ;
  wire \block_w1_reg[31]_i_6_n_0 ;
  wire \block_w1_reg[31]_i_7_n_0 ;
  wire \block_w1_reg[3]_i_6__0_n_0 ;
  wire \block_w1_reg[3]_i_7_n_0 ;
  wire \block_w1_reg[3]_i_8_n_0 ;
  wire \block_w1_reg[4]_i_6_n_0 ;
  wire \block_w1_reg[4]_i_7_n_0 ;
  wire \block_w1_reg[4]_i_8_n_0 ;
  wire \block_w1_reg[5]_i_4_n_0 ;
  wire \block_w1_reg[5]_i_5_n_0 ;
  wire \block_w1_reg[5]_i_6_n_0 ;
  wire \block_w1_reg[6]_i_4_n_0 ;
  wire \block_w1_reg[6]_i_5_n_0 ;
  wire \block_w1_reg[6]_i_6_n_0 ;
  wire \block_w1_reg[7]_i_4_n_0 ;
  wire \block_w1_reg[7]_i_5_n_0 ;
  wire \block_w1_reg[7]_i_6_n_0 ;
  wire \block_w1_reg[8]_i_4_n_0 ;
  wire \block_w1_reg[8]_i_5_n_0 ;
  wire \block_w1_reg[8]_i_6_n_0 ;
  wire \block_w1_reg[9]_i_6_n_0 ;
  wire \block_w1_reg[9]_i_7_n_0 ;
  wire \block_w1_reg[9]_i_8_n_0 ;
  wire \block_w1_reg_reg[0] ;
  wire \block_w1_reg_reg[10] ;
  wire \block_w1_reg_reg[11] ;
  wire \block_w1_reg_reg[11]_0 ;
  wire \block_w1_reg_reg[15] ;
  wire \block_w1_reg_reg[15]_0 ;
  wire \block_w1_reg_reg[16] ;
  wire \block_w1_reg_reg[17] ;
  wire \block_w1_reg_reg[17]_0 ;
  wire \block_w1_reg_reg[18] ;
  wire \block_w1_reg_reg[19] ;
  wire \block_w1_reg_reg[20] ;
  wire \block_w1_reg_reg[20]_0 ;
  wire \block_w1_reg_reg[21] ;
  wire \block_w1_reg_reg[21]_0 ;
  wire \block_w1_reg_reg[22] ;
  wire \block_w1_reg_reg[23] ;
  wire \block_w1_reg_reg[23]_0 ;
  wire \block_w1_reg_reg[24] ;
  wire \block_w1_reg_reg[25] ;
  wire \block_w1_reg_reg[28] ;
  wire \block_w1_reg_reg[28]_0 ;
  wire \block_w1_reg_reg[29] ;
  wire \block_w1_reg_reg[29]_0 ;
  wire \block_w1_reg_reg[29]_1 ;
  wire \block_w1_reg_reg[2] ;
  wire \block_w1_reg_reg[2]_0 ;
  wire \block_w1_reg_reg[2]_1 ;
  wire \block_w1_reg_reg[2]_2 ;
  wire \block_w1_reg_reg[30] ;
  wire \block_w1_reg_reg[30]_0 ;
  wire \block_w1_reg_reg[30]_1 ;
  wire \block_w1_reg_reg[30]_2 ;
  wire [4:0]\block_w1_reg_reg[31] ;
  wire \block_w1_reg_reg[31]_0 ;
  wire \block_w1_reg_reg[4] ;
  wire \block_w1_reg_reg[5] ;
  wire \block_w1_reg_reg[5]_0 ;
  wire \block_w1_reg_reg[7] ;
  wire \block_w1_reg_reg[7]_0 ;
  wire \block_w1_reg_reg[7]_1 ;
  wire \block_w1_reg_reg[7]_2 ;
  wire \block_w1_reg_reg[7]_3 ;
  wire \block_w1_reg_reg[8] ;
  wire \block_w1_reg_reg[8]_0 ;
  wire \block_w1_reg_reg[8]_1 ;
  wire \block_w1_reg_reg[9] ;
  wire \block_w1_reg_reg[9]_0 ;
  wire \block_w2_reg[0]_i_5_n_0 ;
  wire \block_w2_reg[0]_i_6_n_0 ;
  wire \block_w2_reg[0]_i_7_n_0 ;
  wire \block_w2_reg[10]_i_5_n_0 ;
  wire \block_w2_reg[10]_i_6_n_0 ;
  wire \block_w2_reg[10]_i_7_n_0 ;
  wire \block_w2_reg[11]_i_10_n_0 ;
  wire \block_w2_reg[11]_i_11_n_0 ;
  wire \block_w2_reg[11]_i_9_n_0 ;
  wire \block_w2_reg[12]_i_10_n_0 ;
  wire \block_w2_reg[12]_i_11_n_0 ;
  wire \block_w2_reg[12]_i_9_n_0 ;
  wire \block_w2_reg[13]_i_5__0_n_0 ;
  wire \block_w2_reg[13]_i_6_n_0 ;
  wire \block_w2_reg[13]_i_7_n_0 ;
  wire \block_w2_reg[14]_i_5_n_0 ;
  wire \block_w2_reg[14]_i_6_n_0 ;
  wire \block_w2_reg[14]_i_7_n_0 ;
  wire \block_w2_reg[15]_i_5__0_n_0 ;
  wire \block_w2_reg[15]_i_6_n_0 ;
  wire \block_w2_reg[15]_i_7_n_0 ;
  wire \block_w2_reg[16]_i_5_n_0 ;
  wire \block_w2_reg[16]_i_6_n_0 ;
  wire \block_w2_reg[16]_i_7_n_0 ;
  wire \block_w2_reg[17]_i_10_n_0 ;
  wire \block_w2_reg[17]_i_11_n_0 ;
  wire \block_w2_reg[17]_i_9_n_0 ;
  wire \block_w2_reg[18]_i_5_n_0 ;
  wire \block_w2_reg[18]_i_6_n_0 ;
  wire \block_w2_reg[18]_i_7_n_0 ;
  wire \block_w2_reg[19]_i_10_n_0 ;
  wire \block_w2_reg[19]_i_11_n_0 ;
  wire \block_w2_reg[19]_i_9_n_0 ;
  wire \block_w2_reg[1]_i_10_n_0 ;
  wire \block_w2_reg[1]_i_11_n_0 ;
  wire \block_w2_reg[1]_i_9_n_0 ;
  wire \block_w2_reg[20]_i_10_n_0 ;
  wire \block_w2_reg[20]_i_11_n_0 ;
  wire \block_w2_reg[20]_i_9_n_0 ;
  wire \block_w2_reg[21]_i_5_n_0 ;
  wire \block_w2_reg[21]_i_6_n_0 ;
  wire \block_w2_reg[21]_i_7_n_0 ;
  wire \block_w2_reg[22]_i_5_n_0 ;
  wire \block_w2_reg[22]_i_6_n_0 ;
  wire \block_w2_reg[22]_i_7_n_0 ;
  wire \block_w2_reg[23]_i_5__0_n_0 ;
  wire \block_w2_reg[23]_i_6_n_0 ;
  wire \block_w2_reg[23]_i_7_n_0 ;
  wire \block_w2_reg[24]_i_5_n_0 ;
  wire \block_w2_reg[24]_i_6_n_0 ;
  wire \block_w2_reg[24]_i_7_n_0 ;
  wire \block_w2_reg[25]_i_10_n_0 ;
  wire \block_w2_reg[25]_i_11_n_0 ;
  wire \block_w2_reg[25]_i_9_n_0 ;
  wire \block_w2_reg[26]_i_5_n_0 ;
  wire \block_w2_reg[26]_i_6_n_0 ;
  wire \block_w2_reg[26]_i_7_n_0 ;
  wire \block_w2_reg[27]_i_10_n_0 ;
  wire \block_w2_reg[27]_i_11_n_0 ;
  wire \block_w2_reg[27]_i_9_n_0 ;
  wire \block_w2_reg[28]_i_10_n_0 ;
  wire \block_w2_reg[28]_i_11_n_0 ;
  wire \block_w2_reg[28]_i_9_n_0 ;
  wire \block_w2_reg[29]_i_5__0_n_0 ;
  wire \block_w2_reg[29]_i_6_n_0 ;
  wire \block_w2_reg[29]_i_7_n_0 ;
  wire \block_w2_reg[2]_i_5_n_0 ;
  wire \block_w2_reg[2]_i_6_n_0 ;
  wire \block_w2_reg[2]_i_7_n_0 ;
  wire \block_w2_reg[30]_i_5_n_0 ;
  wire \block_w2_reg[30]_i_6_n_0 ;
  wire \block_w2_reg[30]_i_7_n_0 ;
  wire \block_w2_reg[31]_i_10_n_0 ;
  wire \block_w2_reg[31]_i_11_n_0 ;
  wire \block_w2_reg[31]_i_12_n_0 ;
  wire \block_w2_reg[31]_i_8_n_0 ;
  wire \block_w2_reg[3]_i_10_n_0 ;
  wire \block_w2_reg[3]_i_11_n_0 ;
  wire \block_w2_reg[3]_i_9_n_0 ;
  wire \block_w2_reg[4]_i_10_n_0 ;
  wire \block_w2_reg[4]_i_11_n_0 ;
  wire \block_w2_reg[4]_i_9_n_0 ;
  wire \block_w2_reg[5]_i_5_n_0 ;
  wire \block_w2_reg[5]_i_6_n_0 ;
  wire \block_w2_reg[5]_i_7_n_0 ;
  wire \block_w2_reg[6]_i_5_n_0 ;
  wire \block_w2_reg[6]_i_6_n_0 ;
  wire \block_w2_reg[6]_i_7_n_0 ;
  wire \block_w2_reg[7]_i_5_n_0 ;
  wire \block_w2_reg[7]_i_6_n_0 ;
  wire \block_w2_reg[7]_i_7_n_0 ;
  wire \block_w2_reg[8]_i_5_n_0 ;
  wire \block_w2_reg[8]_i_6_n_0 ;
  wire \block_w2_reg[8]_i_7_n_0 ;
  wire \block_w2_reg[9]_i_10_n_0 ;
  wire \block_w2_reg[9]_i_11_n_0 ;
  wire \block_w2_reg[9]_i_9_n_0 ;
  wire \block_w2_reg_reg[0] ;
  wire \block_w2_reg_reg[0]_0 ;
  wire \block_w2_reg_reg[0]_1 ;
  wire \block_w2_reg_reg[0]_2 ;
  wire \block_w2_reg_reg[0]_3 ;
  wire \block_w2_reg_reg[10] ;
  wire \block_w2_reg_reg[11] ;
  wire \block_w2_reg_reg[11]_0 ;
  wire \block_w2_reg_reg[13] ;
  wire \block_w2_reg_reg[14] ;
  wire \block_w2_reg_reg[14]_0 ;
  wire \block_w2_reg_reg[15] ;
  wire \block_w2_reg_reg[15]_0 ;
  wire \block_w2_reg_reg[15]_1 ;
  wire \block_w2_reg_reg[16] ;
  wire \block_w2_reg_reg[17] ;
  wire \block_w2_reg_reg[17]_0 ;
  wire \block_w2_reg_reg[18] ;
  wire \block_w2_reg_reg[19] ;
  wire \block_w2_reg_reg[20] ;
  wire \block_w2_reg_reg[23] ;
  wire \block_w2_reg_reg[23]_0 ;
  wire \block_w2_reg_reg[24] ;
  wire \block_w2_reg_reg[25] ;
  wire \block_w2_reg_reg[28] ;
  wire \block_w2_reg_reg[28]_0 ;
  wire \block_w2_reg_reg[29] ;
  wire \block_w2_reg_reg[29]_0 ;
  wire \block_w2_reg_reg[2] ;
  wire \block_w2_reg_reg[2]_0 ;
  wire \block_w2_reg_reg[2]_1 ;
  wire \block_w2_reg_reg[2]_2 ;
  wire \block_w2_reg_reg[30] ;
  wire [4:0]\block_w2_reg_reg[31] ;
  wire \block_w2_reg_reg[31]_0 ;
  wire \block_w2_reg_reg[4] ;
  wire \block_w2_reg_reg[4]_0 ;
  wire \block_w2_reg_reg[5] ;
  wire \block_w2_reg_reg[5]_0 ;
  wire \block_w2_reg_reg[5]_1 ;
  wire \block_w2_reg_reg[5]_2 ;
  wire \block_w2_reg_reg[6] ;
  wire \block_w2_reg_reg[6]_0 ;
  wire \block_w2_reg_reg[6]_1 ;
  wire \block_w2_reg_reg[7] ;
  wire \block_w2_reg_reg[7]_0 ;
  wire \block_w2_reg_reg[7]_1 ;
  wire \block_w2_reg_reg[8] ;
  wire \block_w2_reg_reg[9] ;
  wire \block_w2_reg_reg[9]_0 ;
  wire [0:0]\block_w3_reg[0]_i_2__0_0 ;
  wire [0:0]\block_w3_reg[0]_i_2__0_1 ;
  wire \block_w3_reg[0]_i_4__0_n_0 ;
  wire \block_w3_reg[0]_i_5_n_0 ;
  wire \block_w3_reg[0]_i_6_n_0 ;
  wire \block_w3_reg[10]_i_4__0_n_0 ;
  wire \block_w3_reg[10]_i_5_n_0 ;
  wire \block_w3_reg[10]_i_6_n_0 ;
  wire \block_w3_reg[11]_i_6_n_0 ;
  wire \block_w3_reg[11]_i_7__0_n_0 ;
  wire \block_w3_reg[11]_i_8_n_0 ;
  wire \block_w3_reg[12]_i_6_n_0 ;
  wire \block_w3_reg[12]_i_7__0_n_0 ;
  wire \block_w3_reg[12]_i_8__0_n_0 ;
  wire \block_w3_reg[13]_i_4__0_n_0 ;
  wire \block_w3_reg[13]_i_5_n_0 ;
  wire \block_w3_reg[13]_i_6_n_0 ;
  wire \block_w3_reg[14]_i_4_n_0 ;
  wire \block_w3_reg[14]_i_5_n_0 ;
  wire \block_w3_reg[14]_i_6_n_0 ;
  wire \block_w3_reg[15]_i_4_n_0 ;
  wire \block_w3_reg[15]_i_5_n_0 ;
  wire \block_w3_reg[15]_i_6_n_0 ;
  wire \block_w3_reg[16]_i_4_n_0 ;
  wire \block_w3_reg[16]_i_5_n_0 ;
  wire \block_w3_reg[16]_i_6__0_n_0 ;
  wire \block_w3_reg[17]_i_6_n_0 ;
  wire \block_w3_reg[17]_i_7_n_0 ;
  wire \block_w3_reg[17]_i_8_n_0 ;
  wire \block_w3_reg[18]_i_4__0_n_0 ;
  wire \block_w3_reg[18]_i_5_n_0 ;
  wire \block_w3_reg[18]_i_6_n_0 ;
  wire \block_w3_reg[19]_i_6_n_0 ;
  wire \block_w3_reg[19]_i_7__0_n_0 ;
  wire \block_w3_reg[19]_i_8__0_n_0 ;
  wire \block_w3_reg[1]_i_6_n_0 ;
  wire \block_w3_reg[1]_i_7_n_0 ;
  wire \block_w3_reg[1]_i_8__0_n_0 ;
  wire \block_w3_reg[20]_i_6_n_0 ;
  wire \block_w3_reg[20]_i_7__0_n_0 ;
  wire \block_w3_reg[20]_i_8__0_n_0 ;
  wire \block_w3_reg[21]_i_4__0_n_0 ;
  wire \block_w3_reg[21]_i_5_n_0 ;
  wire \block_w3_reg[21]_i_6_n_0 ;
  wire \block_w3_reg[22]_i_4_n_0 ;
  wire \block_w3_reg[22]_i_5_n_0 ;
  wire \block_w3_reg[22]_i_6_n_0 ;
  wire \block_w3_reg[23]_i_4_n_0 ;
  wire \block_w3_reg[23]_i_5_n_0 ;
  wire \block_w3_reg[23]_i_6_n_0 ;
  wire \block_w3_reg[24]_i_4_n_0 ;
  wire \block_w3_reg[24]_i_5_n_0 ;
  wire \block_w3_reg[24]_i_6_n_0 ;
  wire \block_w3_reg[25]_i_4_0 ;
  wire \block_w3_reg[25]_i_6_n_0 ;
  wire \block_w3_reg[25]_i_7_n_0 ;
  wire \block_w3_reg[25]_i_8_n_0 ;
  wire \block_w3_reg[26]_i_4__0_n_0 ;
  wire \block_w3_reg[26]_i_5_n_0 ;
  wire \block_w3_reg[26]_i_6_n_0 ;
  wire \block_w3_reg[27]_i_6_n_0 ;
  wire \block_w3_reg[27]_i_7_n_0 ;
  wire \block_w3_reg[27]_i_8_n_0 ;
  wire \block_w3_reg[28]_i_6_n_0 ;
  wire \block_w3_reg[28]_i_7__0_n_0 ;
  wire \block_w3_reg[28]_i_8__0_n_0 ;
  wire \block_w3_reg[29]_i_4__0_n_0 ;
  wire \block_w3_reg[29]_i_5_n_0 ;
  wire \block_w3_reg[29]_i_6_n_0 ;
  wire \block_w3_reg[2]_i_4_n_0 ;
  wire \block_w3_reg[2]_i_5_n_0 ;
  wire \block_w3_reg[2]_i_6_n_0 ;
  wire \block_w3_reg[30]_i_4_n_0 ;
  wire \block_w3_reg[30]_i_5_n_0 ;
  wire \block_w3_reg[30]_i_6_n_0 ;
  wire \block_w3_reg[31]_i_5_n_0 ;
  wire \block_w3_reg[31]_i_6_n_0 ;
  wire \block_w3_reg[31]_i_7_n_0 ;
  wire \block_w3_reg[3]_i_6_n_0 ;
  wire \block_w3_reg[3]_i_7_n_0 ;
  wire \block_w3_reg[3]_i_8__0_n_0 ;
  wire \block_w3_reg[4]_i_6_n_0 ;
  wire \block_w3_reg[4]_i_7__0_n_0 ;
  wire \block_w3_reg[4]_i_8__0_n_0 ;
  wire \block_w3_reg[5]_i_4__0_n_0 ;
  wire \block_w3_reg[5]_i_5_n_0 ;
  wire \block_w3_reg[5]_i_6_n_0 ;
  wire \block_w3_reg[6]_i_4_n_0 ;
  wire \block_w3_reg[6]_i_5_n_0 ;
  wire \block_w3_reg[6]_i_6_n_0 ;
  wire \block_w3_reg[7]_i_4_n_0 ;
  wire \block_w3_reg[7]_i_5_n_0 ;
  wire \block_w3_reg[7]_i_6_n_0 ;
  wire \block_w3_reg[8]_i_4_n_0 ;
  wire \block_w3_reg[8]_i_5_n_0 ;
  wire \block_w3_reg[8]_i_6_n_0 ;
  wire \block_w3_reg[9]_i_6_n_0 ;
  wire \block_w3_reg[9]_i_7_n_0 ;
  wire \block_w3_reg[9]_i_8_n_0 ;
  wire \block_w3_reg_reg[10] ;
  wire \block_w3_reg_reg[10]_0 ;
  wire \block_w3_reg_reg[11] ;
  wire \block_w3_reg_reg[11]_0 ;
  wire \block_w3_reg_reg[13] ;
  wire \block_w3_reg_reg[13]_0 ;
  wire \block_w3_reg_reg[13]_1 ;
  wire \block_w3_reg_reg[14] ;
  wire \block_w3_reg_reg[14]_0 ;
  wire \block_w3_reg_reg[14]_1 ;
  wire \block_w3_reg_reg[15] ;
  wire \block_w3_reg_reg[15]_0 ;
  wire \block_w3_reg_reg[15]_1 ;
  wire \block_w3_reg_reg[16] ;
  wire \block_w3_reg_reg[16]_0 ;
  wire \block_w3_reg_reg[16]_1 ;
  wire \block_w3_reg_reg[16]_2 ;
  wire \block_w3_reg_reg[16]_3 ;
  wire \block_w3_reg_reg[17] ;
  wire \block_w3_reg_reg[17]_0 ;
  wire \block_w3_reg_reg[18] ;
  wire \block_w3_reg_reg[19] ;
  wire \block_w3_reg_reg[20] ;
  wire \block_w3_reg_reg[21] ;
  wire \block_w3_reg_reg[21]_0 ;
  wire \block_w3_reg_reg[22] ;
  wire \block_w3_reg_reg[22]_0 ;
  wire \block_w3_reg_reg[22]_1 ;
  wire \block_w3_reg_reg[23] ;
  wire \block_w3_reg_reg[24] ;
  wire \block_w3_reg_reg[24]_0 ;
  wire \block_w3_reg_reg[25] ;
  wire \block_w3_reg_reg[28] ;
  wire \block_w3_reg_reg[28]_0 ;
  wire \block_w3_reg_reg[2] ;
  wire \block_w3_reg_reg[2]_0 ;
  wire \block_w3_reg_reg[2]_1 ;
  wire \block_w3_reg_reg[2]_2 ;
  wire [4:0]\block_w3_reg_reg[31] ;
  wire \block_w3_reg_reg[31]_0 ;
  wire \block_w3_reg_reg[4] ;
  wire \block_w3_reg_reg[4]_0 ;
  wire \block_w3_reg_reg[5] ;
  wire \block_w3_reg_reg[5]_0 ;
  wire \block_w3_reg_reg[7] ;
  wire \block_w3_reg_reg[8] ;
  wire \block_w3_reg_reg[9] ;
  wire clk;
  wire [0:0]config_pin;
  wire \config_pin[2] ;
  wire \config_pin[2]_0 ;
  wire \config_pin[2]_1 ;
  wire \config_pin[2]_2 ;
  wire \config_pin[2]_3 ;
  wire \config_pin[2]_4 ;
  wire \config_pin[2]_5 ;
  wire [127:0]core_key;
  wire [6:2]\dec_block/op129_in ;
  wire [2:2]\dec_block/op161_in ;
  wire [2:2]\dec_block/op193_in ;
  wire [6:2]\dec_block/op98_in ;
  wire [123:0]dec_new_block;
  wire dec_ready;
  wire enc_ready;
  wire init_reg;
  wire init_state;
  wire \key_mem[0][127]_i_2_n_0 ;
  wire \key_mem[0][31]_i_1_n_0 ;
  wire \key_mem[0][63]_i_1_n_0 ;
  wire \key_mem[0][91]_i_1_n_0 ;
  wire \key_mem[0][92]_i_1_n_0 ;
  wire \key_mem[0][95]_i_1_n_0 ;
  wire \key_mem[10][127]_i_1_n_0 ;
  wire \key_mem[1][127]_i_1_n_0 ;
  wire \key_mem[2][127]_i_1_n_0 ;
  wire \key_mem[3][127]_i_1_n_0 ;
  wire \key_mem[4][127]_i_1_n_0 ;
  wire \key_mem[5][127]_i_1_n_0 ;
  wire \key_mem[6][127]_i_1_n_0 ;
  wire \key_mem[7][127]_i_1_n_0 ;
  wire \key_mem[8][127]_i_1_n_0 ;
  wire \key_mem[9][127]_i_1_n_0 ;
  wire key_mem__0;
  wire [1:0]key_mem_ctrl_reg;
  wire [127:0]key_mem_new;
  wire [127:0]\key_mem_reg[0]__0 ;
  wire \key_mem_reg[10][0]_0 ;
  wire \key_mem_reg[10][100]_0 ;
  wire \key_mem_reg[10][101]_0 ;
  wire \key_mem_reg[10][107]_0 ;
  wire \key_mem_reg[10][109]_0 ;
  wire \key_mem_reg[10][110]_0 ;
  wire \key_mem_reg[10][113]_0 ;
  wire \key_mem_reg[10][115]_0 ;
  wire \key_mem_reg[10][116]_0 ;
  wire \key_mem_reg[10][117]_0 ;
  wire \key_mem_reg[10][11]_0 ;
  wire \key_mem_reg[10][16]_0 ;
  wire \key_mem_reg[10][17]_0 ;
  wire \key_mem_reg[10][19]_0 ;
  wire \key_mem_reg[10][20]_0 ;
  wire \key_mem_reg[10][21]_0 ;
  wire \key_mem_reg[10][22]_0 ;
  wire \key_mem_reg[10][36]_0 ;
  wire \key_mem_reg[10][37]_0 ;
  wire \key_mem_reg[10][38]_0 ;
  wire \key_mem_reg[10][39]_0 ;
  wire \key_mem_reg[10][43]_0 ;
  wire \key_mem_reg[10][45]_0 ;
  wire \key_mem_reg[10][48]_0 ;
  wire \key_mem_reg[10][49]_0 ;
  wire \key_mem_reg[10][4]_0 ;
  wire \key_mem_reg[10][51]_0 ;
  wire \key_mem_reg[10][52]_0 ;
  wire \key_mem_reg[10][53]_0 ;
  wire \key_mem_reg[10][54]_0 ;
  wire \key_mem_reg[10][5]_0 ;
  wire \key_mem_reg[10][68]_0 ;
  wire \key_mem_reg[10][6]_0 ;
  wire \key_mem_reg[10][75]_0 ;
  wire \key_mem_reg[10][77]_0 ;
  wire \key_mem_reg[10][78]_0 ;
  wire \key_mem_reg[10][81]_0 ;
  wire \key_mem_reg[10][83]_0 ;
  wire \key_mem_reg[10][84]_0 ;
  wire [3:0]\key_mem_reg[10][99]_0 ;
  wire [127:0]\key_mem_reg[10]__0 ;
  wire [127:0]\key_mem_reg[1]__0 ;
  wire [127:0]\key_mem_reg[2]__0 ;
  wire [127:0]\key_mem_reg[3]__0 ;
  wire [127:0]\key_mem_reg[4]__0 ;
  wire [127:0]\key_mem_reg[5]__0 ;
  wire \key_mem_reg[6][124]_0 ;
  wire [127:0]\key_mem_reg[6]__0 ;
  wire [127:0]\key_mem_reg[7]__0 ;
  wire \key_mem_reg[8][97]_0 ;
  wire [127:0]\key_mem_reg[8]__0 ;
  wire [127:0]\key_mem_reg[9]__0 ;
  wire key_ready;
  wire [2:0]muxed_round_nr;
  wire [31:0]new_sboxw;
  wire next_reg;
  wire [4:0]op126_in;
  wire [4:0]op127_in;
  wire [6:0]op158_in;
  wire [3:0]op159_in;
  wire [5:0]op190_in;
  wire [1:0]op191_in;
  wire [4:0]op95_in;
  wire [1:0]op96_in;
  wire [3:0]p_0_in31_in;
  wire [1:0]p_0_in38_in;
  wire [2:0]p_0_in46_in;
  wire [4:0]p_0_in54_in;
  wire prev_key1_reg;
  wire \prev_key1_reg[127]_i_3_n_0 ;
  wire \prev_key1_reg[24]_i_2_n_0 ;
  wire \prev_key1_reg[25]_i_2_n_0 ;
  wire \prev_key1_reg[26]_i_2_n_0 ;
  wire \prev_key1_reg[27]_i_2_n_0 ;
  wire \prev_key1_reg[28]_i_2_n_0 ;
  wire \prev_key1_reg[29]_i_2_n_0 ;
  wire \prev_key1_reg[30]_i_2_n_0 ;
  wire \prev_key1_reg[31]_i_2_n_0 ;
  wire \prev_key1_reg[32]_i_2_n_0 ;
  wire \prev_key1_reg[33]_i_2_n_0 ;
  wire \prev_key1_reg[34]_i_2_n_0 ;
  wire \prev_key1_reg[35]_i_2_n_0 ;
  wire \prev_key1_reg[36]_i_2_n_0 ;
  wire \prev_key1_reg[37]_i_2_n_0 ;
  wire \prev_key1_reg[38]_i_2_n_0 ;
  wire \prev_key1_reg[39]_i_2_n_0 ;
  wire \prev_key1_reg[40]_i_2_n_0 ;
  wire \prev_key1_reg[41]_i_2_n_0 ;
  wire \prev_key1_reg[42]_i_2_n_0 ;
  wire \prev_key1_reg[43]_i_2_n_0 ;
  wire \prev_key1_reg[44]_i_2_n_0 ;
  wire \prev_key1_reg[45]_i_2_n_0 ;
  wire \prev_key1_reg[46]_i_2_n_0 ;
  wire \prev_key1_reg[47]_i_2_n_0 ;
  wire \prev_key1_reg[48]_i_2_n_0 ;
  wire \prev_key1_reg[49]_i_2_n_0 ;
  wire \prev_key1_reg[50]_i_2_n_0 ;
  wire \prev_key1_reg[51]_i_2_n_0 ;
  wire \prev_key1_reg[52]_i_2_n_0 ;
  wire \prev_key1_reg[53]_i_2_n_0 ;
  wire \prev_key1_reg[54]_i_2_n_0 ;
  wire \prev_key1_reg[55]_i_2_n_0 ;
  wire \prev_key1_reg[56]_i_2_n_0 ;
  wire \prev_key1_reg[57]_i_2_n_0 ;
  wire \prev_key1_reg[58]_i_2_n_0 ;
  wire \prev_key1_reg[59]_i_2_n_0 ;
  wire \prev_key1_reg[60]_i_2_n_0 ;
  wire \prev_key1_reg[61]_i_2_n_0 ;
  wire \prev_key1_reg[62]_i_2_n_0 ;
  wire \prev_key1_reg[63]_i_2_n_0 ;
  wire \prev_key1_reg[88]_i_2_n_0 ;
  wire \prev_key1_reg[89]_i_2_n_0 ;
  wire \prev_key1_reg[90]_i_2_n_0 ;
  wire \prev_key1_reg[91]_i_2_n_0 ;
  wire \prev_key1_reg[92]_i_2_n_0 ;
  wire \prev_key1_reg[93]_i_2_n_0 ;
  wire \prev_key1_reg[94]_i_2_n_0 ;
  wire \prev_key1_reg[95]_i_2_n_0 ;
  wire [7:0]rcon_new;
  wire \rcon_reg_reg[3]_0 ;
  wire [31:24]rconw;
  wire ready_reg_i_1__1_n_0;
  wire [3:0]round_ctr_new;
  wire [3:0]round_ctr_reg;
  wire round_ctr_we;
  wire [84:0]round_key;
  wire [31:0]w4;
  wire [31:0]w5;
  wire [31:0]w6;

  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h10BA)) 
    \FSM_sequential_aes_core_ctrl_reg[0]_i_1 
       (.I0(aes_core_ctrl_reg[0]),
        .I1(aes_core_ctrl_reg[1]),
        .I2(init_reg),
        .I3(\FSM_sequential_aes_core_ctrl_reg[1]_i_2_n_0 ),
        .O(\FSM_sequential_aes_core_ctrl_reg_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'h0100CDCC)) 
    \FSM_sequential_aes_core_ctrl_reg[1]_i_1 
       (.I0(aes_core_ctrl_reg[0]),
        .I1(aes_core_ctrl_reg[1]),
        .I2(init_reg),
        .I3(next_reg),
        .I4(\FSM_sequential_aes_core_ctrl_reg[1]_i_2_n_0 ),
        .O(\FSM_sequential_aes_core_ctrl_reg_reg[0] ));
  LUT6 #(
    .INIT(64'h2C202C2C2C202020)) 
    \FSM_sequential_aes_core_ctrl_reg[1]_i_2 
       (.I0(key_ready),
        .I1(aes_core_ctrl_reg[1]),
        .I2(aes_core_ctrl_reg[0]),
        .I3(enc_ready),
        .I4(\FSM_sequential_aes_core_ctrl_reg_reg[0]_1 ),
        .I5(dec_ready),
        .O(\FSM_sequential_aes_core_ctrl_reg[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA88B8B88888B8B8)) 
    \FSM_sequential_key_mem_ctrl_reg[0]_i_1 
       (.I0(\key_mem[10][127]_i_1_n_0 ),
        .I1(key_mem_ctrl_reg[0]),
        .I2(init_reg),
        .I3(\FSM_sequential_key_mem_ctrl_reg[1]_i_2_n_0 ),
        .I4(key_mem_ctrl_reg[1]),
        .I5(round_ctr_reg[1]),
        .O(\FSM_sequential_key_mem_ctrl_reg[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAABBECECBBBBECEC)) 
    \FSM_sequential_key_mem_ctrl_reg[1]_i_1 
       (.I0(\key_mem[10][127]_i_1_n_0 ),
        .I1(key_mem_ctrl_reg[0]),
        .I2(init_reg),
        .I3(\FSM_sequential_key_mem_ctrl_reg[1]_i_2_n_0 ),
        .I4(key_mem_ctrl_reg[1]),
        .I5(round_ctr_reg[1]),
        .O(\FSM_sequential_key_mem_ctrl_reg[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \FSM_sequential_key_mem_ctrl_reg[1]_i_2 
       (.I0(round_ctr_reg[3]),
        .I1(round_ctr_reg[2]),
        .I2(round_ctr_reg[0]),
        .O(\FSM_sequential_key_mem_ctrl_reg[1]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "CTRL_GENERATE:10,CTRL_INIT:01,CTRL_IDLE:00,CTRL_DONE:11" *) 
  FDCE \FSM_sequential_key_mem_ctrl_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\rcon_reg_reg[3]_0 ),
        .D(\FSM_sequential_key_mem_ctrl_reg[0]_i_1_n_0 ),
        .Q(key_mem_ctrl_reg[0]));
  (* FSM_ENCODED_STATES = "CTRL_GENERATE:10,CTRL_INIT:01,CTRL_IDLE:00,CTRL_DONE:11" *) 
  FDCE \FSM_sequential_key_mem_ctrl_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\rcon_reg_reg[3]_0 ),
        .D(\FSM_sequential_key_mem_ctrl_reg[1]_i_1_n_0 ),
        .Q(key_mem_ctrl_reg[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_sequential_part_count[1]_i_2 
       (.I0(config_pin),
        .O(\config_pin[2] ));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w0_reg[0]_i_2 
       (.I0(op159_in[0]),
        .I1(\block_w1_reg_reg[31] [4]),
        .O(\block_w1_reg_reg[16] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w0_reg[0]_i_2__0 
       (.I0(\key_mem_reg[10]__0 [96]),
        .I1(\block_w0_reg[0]_i_4_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w0_reg[0]_i_5_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w0_reg[0]_i_6_n_0 ),
        .O(round_key[63]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w0_reg[0]_i_4 
       (.I0(\key_mem_reg[9]__0 [96]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [96]),
        .O(\block_w0_reg[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w0_reg[0]_i_5 
       (.I0(\key_mem_reg[7]__0 [96]),
        .I1(\key_mem_reg[6]__0 [96]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[5]__0 [96]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [96]),
        .O(\block_w0_reg[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w0_reg[0]_i_6 
       (.I0(\key_mem_reg[3]__0 [96]),
        .I1(\key_mem_reg[2]__0 [96]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[1]__0 [96]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [96]),
        .O(\block_w0_reg[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w0_reg[10]_i_2 
       (.I0(op126_in[1]),
        .I1(\dec_block/op129_in [2]),
        .I2(\block_w0_reg_reg[9]_0 ),
        .I3(op127_in[4]),
        .I4(p_0_in38_in[0]),
        .O(\block_w2_reg_reg[9] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w0_reg[10]_i_2__0 
       (.I0(\key_mem_reg[10]__0 [106]),
        .I1(\block_w0_reg[10]_i_4_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w0_reg[10]_i_5_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w0_reg[10]_i_6_n_0 ),
        .O(round_key[70]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w0_reg[10]_i_4 
       (.I0(\key_mem_reg[9]__0 [106]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [106]),
        .O(\block_w0_reg[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w0_reg[10]_i_5 
       (.I0(\key_mem_reg[7]__0 [106]),
        .I1(\key_mem_reg[6]__0 [106]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[5]__0 [106]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [106]),
        .O(\block_w0_reg[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w0_reg[10]_i_6 
       (.I0(\key_mem_reg[3]__0 [106]),
        .I1(\key_mem_reg[2]__0 [106]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[1]__0 [106]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [106]),
        .O(\block_w0_reg[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w0_reg[11]_i_2__0 
       (.I0(\key_mem_reg[10][51]_0 ),
        .I1(dec_new_block[49]),
        .I2(\block_w0_reg_reg[11] ),
        .I3(\block_w0_reg_reg[11]_0 ),
        .I4(p_0_in38_in[1]),
        .I5(op126_in[2]),
        .O(\block_w2_reg_reg[19] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w0_reg[11]_i_4 
       (.I0(\key_mem_reg[10]__0 [107]),
        .I1(\block_w0_reg[11]_i_6_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w0_reg[11]_i_7_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w0_reg[11]_i_8_n_0 ),
        .O(\key_mem_reg[10][107]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w0_reg[11]_i_6 
       (.I0(\key_mem_reg[9]__0 [107]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [107]),
        .O(\block_w0_reg[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w0_reg[11]_i_7 
       (.I0(\key_mem_reg[7]__0 [107]),
        .I1(\key_mem_reg[6]__0 [107]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[5]__0 [107]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [107]),
        .O(\block_w0_reg[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w0_reg[11]_i_8 
       (.I0(\key_mem_reg[3]__0 [107]),
        .I1(\key_mem_reg[2]__0 [107]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[1]__0 [107]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [107]),
        .O(\block_w0_reg[11]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w0_reg[12]_i_4 
       (.I0(\key_mem_reg[10]__0 [108]),
        .I1(\block_w0_reg[12]_i_6_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w0_reg[12]_i_7_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w0_reg[12]_i_8_n_0 ),
        .O(round_key[71]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w0_reg[12]_i_6 
       (.I0(\key_mem_reg[9]__0 [108]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [108]),
        .O(\block_w0_reg[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w0_reg[12]_i_7 
       (.I0(\key_mem_reg[7]__0 [108]),
        .I1(\key_mem_reg[6]__0 [108]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[5]__0 [108]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [108]),
        .O(\block_w0_reg[12]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w0_reg[12]_i_8 
       (.I0(\key_mem_reg[3]__0 [108]),
        .I1(\key_mem_reg[2]__0 [108]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[1]__0 [108]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [108]),
        .O(\block_w0_reg[12]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w0_reg[13]_i_2 
       (.I0(\key_mem_reg[10][36]_0 ),
        .I1(dec_new_block[34]),
        .I2(round_key[36]),
        .I3(dec_new_block[59]),
        .I4(op126_in[3]),
        .I5(\block_w1_reg_reg[7]_3 ),
        .O(\block_w2_reg_reg[4] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w0_reg[13]_i_2__0 
       (.I0(\key_mem_reg[10]__0 [109]),
        .I1(\block_w0_reg[13]_i_4_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w0_reg[13]_i_5_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w0_reg[13]_i_6_n_0 ),
        .O(\key_mem_reg[10][109]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w0_reg[13]_i_4 
       (.I0(\key_mem_reg[9]__0 [109]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [109]),
        .O(\block_w0_reg[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w0_reg[13]_i_5 
       (.I0(\key_mem_reg[7]__0 [109]),
        .I1(\key_mem_reg[6]__0 [109]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[5]__0 [109]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [109]),
        .O(\block_w0_reg[13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w0_reg[13]_i_6 
       (.I0(\key_mem_reg[3]__0 [109]),
        .I1(\key_mem_reg[2]__0 [109]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[1]__0 [109]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [109]),
        .O(\block_w0_reg[13]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w0_reg[14]_i_2 
       (.I0(\key_mem_reg[10][37]_0 ),
        .I1(dec_new_block[35]),
        .I2(\key_mem_reg[10][45]_0 ),
        .I3(dec_new_block[43]),
        .I4(\dec_block/op129_in [6]),
        .I5(\block_w0_reg_reg[9]_0 ),
        .O(\block_w2_reg_reg[5]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w0_reg[14]_i_2__0 
       (.I0(\key_mem_reg[10]__0 [110]),
        .I1(\block_w0_reg[14]_i_4_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w0_reg[14]_i_5_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w0_reg[14]_i_6_n_0 ),
        .O(\key_mem_reg[10][110]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w0_reg[14]_i_4 
       (.I0(\key_mem_reg[9]__0 [110]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [110]),
        .O(\block_w0_reg[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w0_reg[14]_i_5 
       (.I0(\key_mem_reg[7]__0 [110]),
        .I1(\key_mem_reg[6]__0 [110]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[5]__0 [110]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [110]),
        .O(\block_w0_reg[14]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w0_reg[14]_i_6 
       (.I0(\key_mem_reg[3]__0 [110]),
        .I1(\key_mem_reg[2]__0 [110]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[1]__0 [110]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [110]),
        .O(\block_w0_reg[14]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w0_reg[15]_i_2 
       (.I0(round_key[27]),
        .I1(dec_new_block[44]),
        .I2(\key_mem_reg[10][38]_0 ),
        .I3(dec_new_block[36]),
        .I4(\block_w2_reg_reg[31]_0 ),
        .I5(\block_w2_reg_reg[7] ),
        .O(\block_w2_reg_reg[14] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w0_reg[15]_i_2__0 
       (.I0(\key_mem_reg[10]__0 [111]),
        .I1(\block_w0_reg[15]_i_4_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w0_reg[15]_i_5_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w0_reg[15]_i_6_n_0 ),
        .O(round_key[72]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w0_reg[15]_i_4 
       (.I0(\key_mem_reg[9]__0 [111]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [111]),
        .O(\block_w0_reg[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w0_reg[15]_i_5 
       (.I0(\key_mem_reg[7]__0 [111]),
        .I1(\key_mem_reg[6]__0 [111]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[5]__0 [111]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [111]),
        .O(\block_w0_reg[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w0_reg[15]_i_6 
       (.I0(\key_mem_reg[3]__0 [111]),
        .I1(\key_mem_reg[2]__0 [111]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[1]__0 [111]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [111]),
        .O(\block_w0_reg[15]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \block_w0_reg[16]_i_2 
       (.I0(\block_w3_reg_reg[31] [0]),
        .I1(op95_in[0]),
        .I2(p_0_in31_in[0]),
        .O(\block_w3_reg_reg[24]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w0_reg[16]_i_2__0 
       (.I0(\key_mem_reg[10]__0 [112]),
        .I1(\block_w0_reg[16]_i_4_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w0_reg[16]_i_5_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w0_reg[16]_i_6_n_0 ),
        .O(round_key[73]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \block_w0_reg[16]_i_3__0 
       (.I0(op95_in[4]),
        .I1(op96_in[1]),
        .O(\block_w3_reg_reg[15]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w0_reg[16]_i_4 
       (.I0(\key_mem_reg[9]__0 [112]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [112]),
        .O(\block_w0_reg[16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w0_reg[16]_i_5 
       (.I0(\key_mem_reg[7]__0 [112]),
        .I1(\key_mem_reg[6]__0 [112]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[5]__0 [112]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [112]),
        .O(\block_w0_reg[16]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w0_reg[16]_i_6 
       (.I0(\key_mem_reg[3]__0 [112]),
        .I1(\key_mem_reg[2]__0 [112]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[1]__0 [112]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [112]),
        .O(\block_w0_reg[16]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \block_w0_reg[17]_i_2__0 
       (.I0(op95_in[4]),
        .I1(\block_w3_reg_reg[7] ),
        .O(\block_w3_reg_reg[15] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w0_reg[17]_i_4 
       (.I0(\key_mem_reg[10]__0 [113]),
        .I1(\block_w0_reg[17]_i_6_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w0_reg[17]_i_7_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w0_reg[17]_i_8_n_0 ),
        .O(\key_mem_reg[10][113]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w0_reg[17]_i_6 
       (.I0(\key_mem_reg[9]__0 [113]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [113]),
        .O(\block_w0_reg[17]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w0_reg[17]_i_7 
       (.I0(\key_mem_reg[7]__0 [113]),
        .I1(\key_mem_reg[6]__0 [113]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[5]__0 [113]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [113]),
        .O(\block_w0_reg[17]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w0_reg[17]_i_8 
       (.I0(\key_mem_reg[3]__0 [113]),
        .I1(\key_mem_reg[2]__0 [113]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[1]__0 [113]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [113]),
        .O(\block_w0_reg[17]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w0_reg[18]_i_2 
       (.I0(op95_in[2]),
        .I1(\dec_block/op98_in [2]),
        .I2(\block_w3_reg_reg[25] ),
        .I3(op95_in[1]),
        .O(\block_w3_reg_reg[10] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w0_reg[18]_i_2__0 
       (.I0(\key_mem_reg[10]__0 [114]),
        .I1(\block_w0_reg[18]_i_4__0_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w0_reg[18]_i_5_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w0_reg[18]_i_6_n_0 ),
        .O(round_key[74]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w0_reg[18]_i_3__0 
       (.I0(\key_mem_reg[10][17]_0 ),
        .I1(dec_new_block[16]),
        .I2(p_0_in31_in[2]),
        .I3(\block_w3_reg_reg[31] [4]),
        .I4(op95_in[4]),
        .O(\block_w3_reg_reg[17] ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w0_reg[18]_i_4 
       (.I0(\key_mem_reg[10][16]_0 ),
        .I1(dec_new_block[15]),
        .I2(p_0_in31_in[0]),
        .I3(\block_w2_reg_reg[5]_2 ),
        .O(\block_w3_reg_reg[16]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w0_reg[18]_i_4__0 
       (.I0(\key_mem_reg[9]__0 [114]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [114]),
        .O(\block_w0_reg[18]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w0_reg[18]_i_5 
       (.I0(\key_mem_reg[7]__0 [114]),
        .I1(\key_mem_reg[6]__0 [114]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[5]__0 [114]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [114]),
        .O(\block_w0_reg[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w0_reg[18]_i_6 
       (.I0(\key_mem_reg[3]__0 [114]),
        .I1(\key_mem_reg[2]__0 [114]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[1]__0 [114]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [114]),
        .O(\block_w0_reg[18]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w0_reg[19]_i_4 
       (.I0(round_key[15]),
        .I1(dec_new_block[26]),
        .O(\block_w3_reg_reg[31] [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w0_reg[19]_i_4__0 
       (.I0(\key_mem_reg[10]__0 [115]),
        .I1(\block_w0_reg[19]_i_6_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w0_reg[19]_i_7_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w0_reg[19]_i_8_n_0 ),
        .O(\key_mem_reg[10][115]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w0_reg[19]_i_6 
       (.I0(\key_mem_reg[9]__0 [115]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [115]),
        .O(\block_w0_reg[19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w0_reg[19]_i_7 
       (.I0(\key_mem_reg[7]__0 [115]),
        .I1(\key_mem_reg[6]__0 [115]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[5]__0 [115]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [115]),
        .O(\block_w0_reg[19]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w0_reg[19]_i_8 
       (.I0(\key_mem_reg[3]__0 [115]),
        .I1(\key_mem_reg[2]__0 [115]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[1]__0 [115]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [115]),
        .O(\block_w0_reg[19]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \block_w0_reg[1]_i_2__0 
       (.I0(op159_in[3]),
        .I1(\block_w1_reg_reg[31] [4]),
        .O(\block_w1_reg_reg[23] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w0_reg[1]_i_4 
       (.I0(\key_mem_reg[10]__0 [97]),
        .I1(\block_w0_reg[1]_i_6_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w0_reg[1]_i_7_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w0_reg[1]_i_8_n_0 ),
        .O(round_key[64]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w0_reg[1]_i_6 
       (.I0(\key_mem_reg[9]__0 [97]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [97]),
        .O(\block_w0_reg[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w0_reg[1]_i_7 
       (.I0(\key_mem_reg[7]__0 [97]),
        .I1(\key_mem_reg[6]__0 [97]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[5]__0 [97]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [97]),
        .O(\block_w0_reg[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w0_reg[1]_i_8 
       (.I0(\key_mem_reg[3]__0 [97]),
        .I1(\key_mem_reg[2]__0 [97]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[1]__0 [97]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [97]),
        .O(\block_w0_reg[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w0_reg[20]_i_4 
       (.I0(round_key[16]),
        .I1(dec_new_block[27]),
        .I2(round_key[6]),
        .I3(dec_new_block[11]),
        .I4(dec_new_block[3]),
        .I5(\key_mem_reg[10][4]_0 ),
        .O(\block_w3_reg_reg[28] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w0_reg[20]_i_4__0 
       (.I0(\key_mem_reg[10]__0 [116]),
        .I1(\block_w0_reg[20]_i_6_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w0_reg[20]_i_7_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w0_reg[20]_i_8_n_0 ),
        .O(\key_mem_reg[10][116]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w0_reg[20]_i_6 
       (.I0(\key_mem_reg[9]__0 [116]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [116]),
        .O(\block_w0_reg[20]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w0_reg[20]_i_7 
       (.I0(\key_mem_reg[7]__0 [116]),
        .I1(\key_mem_reg[6]__0 [116]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[5]__0 [116]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [116]),
        .O(\block_w0_reg[20]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w0_reg[20]_i_8 
       (.I0(\key_mem_reg[3]__0 [116]),
        .I1(\key_mem_reg[2]__0 [116]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[1]__0 [116]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [116]),
        .O(\block_w0_reg[20]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w0_reg[21]_i_2 
       (.I0(\key_mem_reg[10][20]_0 ),
        .I1(dec_new_block[19]),
        .I2(\key_mem_reg[10][5]_0 ),
        .I3(dec_new_block[4]),
        .I4(op95_in[3]),
        .I5(\block_w3_reg_reg[31]_0 ),
        .O(\block_w3_reg_reg[20] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w0_reg[21]_i_2__0 
       (.I0(\key_mem_reg[10]__0 [117]),
        .I1(\block_w0_reg[21]_i_4_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w0_reg[21]_i_5_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w0_reg[21]_i_6_n_0 ),
        .O(\key_mem_reg[10][117]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w0_reg[21]_i_4 
       (.I0(\key_mem_reg[9]__0 [117]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [117]),
        .O(\block_w0_reg[21]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w0_reg[21]_i_5 
       (.I0(\key_mem_reg[7]__0 [117]),
        .I1(\key_mem_reg[6]__0 [117]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[5]__0 [117]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [117]),
        .O(\block_w0_reg[21]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w0_reg[21]_i_6 
       (.I0(\key_mem_reg[3]__0 [117]),
        .I1(\key_mem_reg[2]__0 [117]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[1]__0 [117]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [117]),
        .O(\block_w0_reg[21]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w0_reg[22]_i_2 
       (.I0(round_key[7]),
        .I1(dec_new_block[12]),
        .I2(\key_mem_reg[10][21]_0 ),
        .I3(dec_new_block[20]),
        .I4(p_0_in31_in[3]),
        .I5(\block_w2_reg_reg[5]_2 ),
        .O(\block_w3_reg_reg[13]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w0_reg[22]_i_2__0 
       (.I0(\key_mem_reg[10]__0 [118]),
        .I1(\block_w0_reg[22]_i_4_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w0_reg[22]_i_5_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w0_reg[22]_i_6_n_0 ),
        .O(round_key[75]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w0_reg[22]_i_4 
       (.I0(\key_mem_reg[9]__0 [118]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [118]),
        .O(\block_w0_reg[22]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w0_reg[22]_i_5 
       (.I0(\key_mem_reg[7]__0 [118]),
        .I1(\key_mem_reg[6]__0 [118]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[5]__0 [118]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [118]),
        .O(\block_w0_reg[22]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w0_reg[22]_i_6 
       (.I0(\key_mem_reg[3]__0 [118]),
        .I1(\key_mem_reg[2]__0 [118]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[1]__0 [118]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [118]),
        .O(\block_w0_reg[22]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w0_reg[23]_i_2 
       (.I0(round_key[8]),
        .I1(dec_new_block[13]),
        .I2(\key_mem_reg[10][22]_0 ),
        .I3(dec_new_block[21]),
        .I4(\block_w2_reg_reg[7]_1 ),
        .I5(\block_w3_reg_reg[31] [4]),
        .O(\block_w3_reg_reg[14] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w0_reg[23]_i_2__0 
       (.I0(\key_mem_reg[10]__0 [119]),
        .I1(\block_w0_reg[23]_i_4_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w0_reg[23]_i_5_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w0_reg[23]_i_6_n_0 ),
        .O(round_key[76]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w0_reg[23]_i_4 
       (.I0(\key_mem_reg[9]__0 [119]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [119]),
        .O(\block_w0_reg[23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w0_reg[23]_i_5 
       (.I0(\key_mem_reg[7]__0 [119]),
        .I1(\key_mem_reg[6]__0 [119]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[5]__0 [119]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [119]),
        .O(\block_w0_reg[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w0_reg[23]_i_6 
       (.I0(\key_mem_reg[3]__0 [119]),
        .I1(\key_mem_reg[2]__0 [119]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[1]__0 [119]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [119]),
        .O(\block_w0_reg[23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w0_reg[24]_i_2 
       (.I0(round_key[73]),
        .I1(dec_new_block[108]),
        .I2(\block_w3_reg_reg[5]_0 ),
        .I3(p_0_in54_in[0]),
        .I4(\block_w0_reg_reg[31] [4]),
        .I5(op191_in[1]),
        .O(\block_w0_reg_reg[16]_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w0_reg[24]_i_2__0 
       (.I0(\key_mem_reg[10]__0 [120]),
        .I1(\block_w0_reg[24]_i_4_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w0_reg[24]_i_5_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w0_reg[24]_i_6_n_0 ),
        .O(round_key[77]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w0_reg[24]_i_4 
       (.I0(\key_mem_reg[9]__0 [120]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [120]),
        .O(\block_w0_reg[24]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w0_reg[24]_i_5 
       (.I0(\key_mem_reg[7]__0 [120]),
        .I1(\key_mem_reg[6]__0 [120]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[5]__0 [120]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [120]),
        .O(\block_w0_reg[24]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w0_reg[24]_i_6 
       (.I0(\key_mem_reg[3]__0 [120]),
        .I1(\key_mem_reg[2]__0 [120]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[1]__0 [120]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [120]),
        .O(\block_w0_reg[24]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w0_reg[25]_i_3__0 
       (.I0(\block_w0_reg_reg[25] ),
        .I1(\block_w0_reg_reg[31] [0]),
        .I2(op191_in[1]),
        .I3(op190_in[5]),
        .O(\block_w0_reg_reg[22]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w0_reg[25]_i_4 
       (.I0(\key_mem_reg[10]__0 [121]),
        .I1(\block_w0_reg[25]_i_6_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w0_reg[25]_i_7_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w0_reg[25]_i_8_n_0 ),
        .O(round_key[78]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w0_reg[25]_i_6 
       (.I0(\key_mem_reg[9]__0 [121]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [121]),
        .O(\block_w0_reg[25]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w0_reg[25]_i_7 
       (.I0(\key_mem_reg[7]__0 [121]),
        .I1(\key_mem_reg[6]__0 [121]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[5]__0 [121]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [121]),
        .O(\block_w0_reg[25]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w0_reg[25]_i_8 
       (.I0(\key_mem_reg[3]__0 [121]),
        .I1(\key_mem_reg[2]__0 [121]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[1]__0 [121]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [121]),
        .O(\block_w0_reg[25]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w0_reg[26]_i_2 
       (.I0(p_0_in54_in[2]),
        .I1(op191_in[0]),
        .I2(\block_w3_reg_reg[5]_0 ),
        .I3(\block_w0_reg_reg[31] [1]),
        .O(\block_w0_reg_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w0_reg[26]_i_2__0 
       (.I0(\key_mem_reg[10]__0 [122]),
        .I1(\block_w0_reg[26]_i_4_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w0_reg[26]_i_5_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w0_reg[26]_i_6_n_0 ),
        .O(round_key[79]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w0_reg[26]_i_3__0 
       (.I0(\key_mem_reg[10][113]_0 ),
        .I1(dec_new_block[109]),
        .I2(op190_in[2]),
        .I3(op191_in[1]),
        .I4(\block_w0_reg_reg[25] ),
        .O(\block_w0_reg_reg[17]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w0_reg[26]_i_4 
       (.I0(\key_mem_reg[9]__0 [122]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [122]),
        .O(\block_w0_reg[26]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w0_reg[26]_i_5 
       (.I0(\key_mem_reg[7]__0 [122]),
        .I1(\key_mem_reg[6]__0 [122]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[5]__0 [122]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [122]),
        .O(\block_w0_reg[26]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w0_reg[26]_i_6 
       (.I0(\key_mem_reg[3]__0 [122]),
        .I1(\key_mem_reg[2]__0 [122]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[1]__0 [122]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [122]),
        .O(\block_w0_reg[26]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w0_reg[27]_i_4 
       (.I0(\key_mem_reg[10]__0 [123]),
        .I1(\block_w0_reg[27]_i_6_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w0_reg[27]_i_7_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w0_reg[27]_i_8_n_0 ),
        .O(round_key[80]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w0_reg[27]_i_6 
       (.I0(\key_mem_reg[9]__0 [123]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [123]),
        .O(\block_w0_reg[27]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w0_reg[27]_i_7 
       (.I0(\key_mem_reg[7]__0 [123]),
        .I1(\key_mem_reg[6]__0 [123]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[5]__0 [123]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [123]),
        .O(\block_w0_reg[27]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w0_reg[27]_i_8 
       (.I0(\key_mem_reg[3]__0 [123]),
        .I1(\key_mem_reg[2]__0 [123]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[1]__0 [123]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [123]),
        .O(\block_w0_reg[27]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w0_reg[28]_i_4 
       (.I0(\key_mem_reg[10]__0 [124]),
        .I1(\block_w0_reg[28]_i_6_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w0_reg[28]_i_7_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w0_reg[28]_i_8_n_0 ),
        .O(round_key[81]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w0_reg[28]_i_6 
       (.I0(\key_mem_reg[9]__0 [124]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [124]),
        .O(\block_w0_reg[28]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w0_reg[28]_i_7 
       (.I0(\key_mem_reg[7]__0 [124]),
        .I1(\key_mem_reg[6]__0 [124]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[5]__0 [124]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [124]),
        .O(\block_w0_reg[28]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w0_reg[28]_i_8 
       (.I0(\key_mem_reg[3]__0 [124]),
        .I1(\key_mem_reg[2]__0 [124]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[1]__0 [124]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [124]),
        .O(\block_w0_reg[28]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w0_reg[29]_i_2 
       (.I0(\key_mem_reg[10][116]_0 ),
        .I1(dec_new_block[112]),
        .I2(\key_mem_reg[10][109]_0 ),
        .I3(dec_new_block[105]),
        .I4(\block_w0_reg_reg[31] [3]),
        .I5(\block_w1_reg_reg[23]_0 ),
        .O(\block_w0_reg_reg[20] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w0_reg[29]_i_2__0 
       (.I0(\key_mem_reg[10]__0 [125]),
        .I1(\block_w0_reg[29]_i_4_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w0_reg[29]_i_5_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w0_reg[29]_i_6_n_0 ),
        .O(round_key[82]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w0_reg[29]_i_4 
       (.I0(\key_mem_reg[9]__0 [125]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [125]),
        .O(\block_w0_reg[29]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w0_reg[29]_i_5 
       (.I0(\key_mem_reg[7]__0 [125]),
        .I1(\key_mem_reg[6]__0 [125]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[5]__0 [125]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [125]),
        .O(\block_w0_reg[29]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w0_reg[29]_i_6 
       (.I0(\key_mem_reg[3]__0 [125]),
        .I1(\key_mem_reg[2]__0 [125]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[1]__0 [125]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [125]),
        .O(\block_w0_reg[29]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w0_reg[2]_i_2 
       (.I0(\block_w0_reg_reg[2]_1 ),
        .I1(\block_w0_reg_reg[2]_2 ),
        .I2(op158_in[6]),
        .I3(\block_w1_reg_reg[31] [4]),
        .I4(\block_w1_reg_reg[31] [1]),
        .I5(p_0_in46_in[1]),
        .O(\block_w1_reg_reg[18] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w0_reg[2]_i_2__0 
       (.I0(\key_mem_reg[10]__0 [98]),
        .I1(\block_w0_reg[2]_i_4_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w0_reg[2]_i_5_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w0_reg[2]_i_6_n_0 ),
        .O(round_key[65]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w0_reg[2]_i_4 
       (.I0(\key_mem_reg[9]__0 [98]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [98]),
        .O(\block_w0_reg[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w0_reg[2]_i_5 
       (.I0(\key_mem_reg[7]__0 [98]),
        .I1(\key_mem_reg[6]__0 [98]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[5]__0 [98]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [98]),
        .O(\block_w0_reg[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w0_reg[2]_i_6 
       (.I0(\key_mem_reg[3]__0 [98]),
        .I1(\key_mem_reg[2]__0 [98]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[1]__0 [98]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [98]),
        .O(\block_w0_reg[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w0_reg[30]_i_2 
       (.I0(\key_mem_reg[10][117]_0 ),
        .I1(dec_new_block[113]),
        .I2(round_key[82]),
        .I3(dec_new_block[121]),
        .I4(op190_in[4]),
        .I5(\block_w0_reg_reg[25] ),
        .O(\block_w0_reg_reg[21]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w0_reg[30]_i_2__0 
       (.I0(\key_mem_reg[10]__0 [126]),
        .I1(\block_w0_reg[30]_i_4_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w0_reg[30]_i_5_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w0_reg[30]_i_6_n_0 ),
        .O(round_key[83]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w0_reg[30]_i_4 
       (.I0(\key_mem_reg[9]__0 [126]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [126]),
        .O(\block_w0_reg[30]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w0_reg[30]_i_5 
       (.I0(\key_mem_reg[7]__0 [126]),
        .I1(\key_mem_reg[6]__0 [126]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[5]__0 [126]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [126]),
        .O(\block_w0_reg[30]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w0_reg[30]_i_6 
       (.I0(\key_mem_reg[3]__0 [126]),
        .I1(\key_mem_reg[2]__0 [126]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[1]__0 [126]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [126]),
        .O(\block_w0_reg[30]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w0_reg[31]_i_3 
       (.I0(round_key[83]),
        .I1(dec_new_block[122]),
        .I2(round_key[75]),
        .I3(dec_new_block[114]),
        .I4(\block_w2_reg_reg[15]_1 ),
        .I5(op191_in[1]),
        .O(\block_w0_reg_reg[30] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w0_reg[31]_i_3__0 
       (.I0(\key_mem_reg[10]__0 [127]),
        .I1(\block_w0_reg[31]_i_5_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w0_reg[31]_i_6_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w0_reg[31]_i_7_n_0 ),
        .O(round_key[84]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w0_reg[31]_i_5 
       (.I0(\key_mem_reg[9]__0 [127]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [127]),
        .O(\block_w0_reg[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w0_reg[31]_i_6 
       (.I0(\key_mem_reg[7]__0 [127]),
        .I1(\key_mem_reg[6]__0 [127]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[5]__0 [127]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [127]),
        .O(\block_w0_reg[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w0_reg[31]_i_7 
       (.I0(\key_mem_reg[3]__0 [127]),
        .I1(\key_mem_reg[2]__0 [127]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[1]__0 [127]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [127]),
        .O(\block_w0_reg[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w0_reg[3]_i_4 
       (.I0(\key_mem_reg[10]__0 [99]),
        .I1(\block_w0_reg[3]_i_6_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w0_reg[3]_i_7_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w0_reg[3]_i_8_n_0 ),
        .O(\key_mem_reg[10][99]_0 [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w0_reg[3]_i_5__0 
       (.I0(round_key[49]),
        .I1(dec_new_block[76]),
        .I2(\key_mem_reg[10][83]_0 ),
        .I3(dec_new_block[80]),
        .I4(dec_new_block[72]),
        .I5(\key_mem_reg[10][75]_0 ),
        .O(\block_w1_reg_reg[15] ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w0_reg[3]_i_6 
       (.I0(\key_mem_reg[9]__0 [99]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [99]),
        .O(\block_w0_reg[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w0_reg[3]_i_7 
       (.I0(\key_mem_reg[7]__0 [99]),
        .I1(\key_mem_reg[6]__0 [99]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[5]__0 [99]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [99]),
        .O(\block_w0_reg[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w0_reg[3]_i_8 
       (.I0(\key_mem_reg[3]__0 [99]),
        .I1(\key_mem_reg[2]__0 [99]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[1]__0 [99]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [99]),
        .O(\block_w0_reg[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w0_reg[4]_i_4 
       (.I0(\key_mem_reg[10]__0 [100]),
        .I1(\block_w0_reg[4]_i_6_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w0_reg[4]_i_7_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w0_reg[4]_i_8_n_0 ),
        .O(\key_mem_reg[10][100]_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w0_reg[4]_i_5__0 
       (.I0(round_key[59]),
        .I1(dec_new_block[89]),
        .I2(round_key[48]),
        .I3(dec_new_block[73]),
        .I4(dec_new_block[81]),
        .I5(\key_mem_reg[10][84]_0 ),
        .O(\block_w1_reg_reg[28]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w0_reg[4]_i_6 
       (.I0(\key_mem_reg[9]__0 [100]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [100]),
        .O(\block_w0_reg[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w0_reg[4]_i_7 
       (.I0(\key_mem_reg[7]__0 [100]),
        .I1(\key_mem_reg[6]__0 [100]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[5]__0 [100]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [100]),
        .O(\block_w0_reg[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w0_reg[4]_i_8 
       (.I0(\key_mem_reg[3]__0 [100]),
        .I1(\key_mem_reg[2]__0 [100]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[1]__0 [100]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [100]),
        .O(\block_w0_reg[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w0_reg[5]_i_2 
       (.I0(\key_mem_reg[10][68]_0 ),
        .I1(dec_new_block[65]),
        .I2(round_key[52]),
        .I3(dec_new_block[82]),
        .I4(\block_w1_reg_reg[31] [3]),
        .I5(\block_w1_reg_reg[31]_0 ),
        .O(\block_w1_reg_reg[4] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w0_reg[5]_i_2__0 
       (.I0(\key_mem_reg[10]__0 [101]),
        .I1(\block_w0_reg[5]_i_4_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w0_reg[5]_i_5_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w0_reg[5]_i_6_n_0 ),
        .O(\key_mem_reg[10][101]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w0_reg[5]_i_4 
       (.I0(\key_mem_reg[9]__0 [101]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [101]),
        .O(\block_w0_reg[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w0_reg[5]_i_5 
       (.I0(\key_mem_reg[7]__0 [101]),
        .I1(\key_mem_reg[6]__0 [101]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[5]__0 [101]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [101]),
        .O(\block_w0_reg[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w0_reg[5]_i_6 
       (.I0(\key_mem_reg[3]__0 [101]),
        .I1(\key_mem_reg[2]__0 [101]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[1]__0 [101]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [101]),
        .O(\block_w0_reg[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w0_reg[6]_i_2 
       (.I0(round_key[60]),
        .I1(dec_new_block[90]),
        .I2(round_key[42]),
        .I3(dec_new_block[66]),
        .I4(op159_in[2]),
        .I5(\block_w0_reg_reg[5] ),
        .O(\block_w1_reg_reg[29]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w0_reg[6]_i_2__0 
       (.I0(\key_mem_reg[10]__0 [102]),
        .I1(\block_w0_reg[6]_i_4_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w0_reg[6]_i_5_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w0_reg[6]_i_6_n_0 ),
        .O(round_key[66]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w0_reg[6]_i_4 
       (.I0(\key_mem_reg[9]__0 [102]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [102]),
        .O(\block_w0_reg[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w0_reg[6]_i_5 
       (.I0(\key_mem_reg[7]__0 [102]),
        .I1(\key_mem_reg[6]__0 [102]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[5]__0 [102]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [102]),
        .O(\block_w0_reg[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w0_reg[6]_i_6 
       (.I0(\key_mem_reg[3]__0 [102]),
        .I1(\key_mem_reg[2]__0 [102]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[1]__0 [102]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [102]),
        .O(\block_w0_reg[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w0_reg[7]_i_2 
       (.I0(round_key[61]),
        .I1(dec_new_block[91]),
        .I2(round_key[43]),
        .I3(dec_new_block[67]),
        .I4(\block_w2_reg_reg[23]_0 ),
        .I5(op158_in[6]),
        .O(\block_w1_reg_reg[30] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w0_reg[7]_i_2__0 
       (.I0(\key_mem_reg[10]__0 [103]),
        .I1(\block_w0_reg[7]_i_4_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w0_reg[7]_i_5_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w0_reg[7]_i_6_n_0 ),
        .O(round_key[67]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w0_reg[7]_i_4 
       (.I0(\key_mem_reg[9]__0 [103]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [103]),
        .O(\block_w0_reg[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w0_reg[7]_i_5 
       (.I0(\key_mem_reg[7]__0 [103]),
        .I1(\key_mem_reg[6]__0 [103]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[5]__0 [103]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [103]),
        .O(\block_w0_reg[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w0_reg[7]_i_6 
       (.I0(\key_mem_reg[3]__0 [103]),
        .I1(\key_mem_reg[2]__0 [103]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[1]__0 [103]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [103]),
        .O(\block_w0_reg[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w0_reg[8]_i_2 
       (.I0(round_key[20]),
        .I1(dec_new_block[31]),
        .I2(\block_w1_reg_reg[5]_0 ),
        .I3(op127_in[0]),
        .I4(op126_in[4]),
        .I5(\block_w2_reg_reg[7] ),
        .O(\block_w2_reg_reg[0]_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w0_reg[8]_i_2__0 
       (.I0(\key_mem_reg[10]__0 [104]),
        .I1(\block_w0_reg[8]_i_4_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w0_reg[8]_i_5_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w0_reg[8]_i_6_n_0 ),
        .O(round_key[68]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w0_reg[8]_i_4 
       (.I0(\key_mem_reg[9]__0 [104]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [104]),
        .O(\block_w0_reg[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w0_reg[8]_i_5 
       (.I0(\key_mem_reg[7]__0 [104]),
        .I1(\key_mem_reg[6]__0 [104]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[5]__0 [104]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [104]),
        .O(\block_w0_reg[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w0_reg[8]_i_6 
       (.I0(\key_mem_reg[3]__0 [104]),
        .I1(\key_mem_reg[2]__0 [104]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[1]__0 [104]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [104]),
        .O(\block_w0_reg[8]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w0_reg[9]_i_3__0 
       (.I0(\block_w0_reg_reg[9]_0 ),
        .I1(op126_in[0]),
        .I2(\block_w2_reg_reg[31] [4]),
        .I3(\block_w2_reg_reg[7] ),
        .O(\block_w2_reg_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w0_reg[9]_i_4 
       (.I0(\key_mem_reg[10]__0 [105]),
        .I1(\block_w0_reg[9]_i_6_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w0_reg[9]_i_7_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w0_reg[9]_i_8_n_0 ),
        .O(round_key[69]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w0_reg[9]_i_6 
       (.I0(\key_mem_reg[9]__0 [105]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [105]),
        .O(\block_w0_reg[9]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w0_reg[9]_i_7 
       (.I0(\key_mem_reg[7]__0 [105]),
        .I1(\key_mem_reg[6]__0 [105]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[5]__0 [105]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [105]),
        .O(\block_w0_reg[9]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w0_reg[9]_i_8 
       (.I0(\key_mem_reg[3]__0 [105]),
        .I1(\key_mem_reg[2]__0 [105]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[1]__0 [105]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [105]),
        .O(\block_w0_reg[9]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \block_w1_reg[0]_i_2 
       (.I0(op127_in[0]),
        .I1(\block_w2_reg_reg[31] [4]),
        .O(\block_w2_reg_reg[16] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w1_reg[0]_i_2__0 
       (.I0(\key_mem_reg[10]__0 [64]),
        .I1(\block_w1_reg[0]_i_4_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w1_reg[0]_i_5_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w1_reg[0]_i_6_n_0 ),
        .O(round_key[39]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w1_reg[0]_i_4 
       (.I0(\key_mem_reg[9]__0 [64]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [64]),
        .O(\block_w1_reg[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w1_reg[0]_i_5 
       (.I0(\key_mem_reg[7]__0 [64]),
        .I1(\key_mem_reg[6]__0 [64]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[5]__0 [64]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [64]),
        .O(\block_w1_reg[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w1_reg[0]_i_6 
       (.I0(\key_mem_reg[3]__0 [64]),
        .I1(\key_mem_reg[2]__0 [64]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[1]__0 [64]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [64]),
        .O(\block_w1_reg[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w1_reg[10]_i_2 
       (.I0(op95_in[1]),
        .I1(\dec_block/op98_in [2]),
        .I2(\block_w3_reg_reg[25] ),
        .I3(op96_in[1]),
        .I4(p_0_in31_in[1]),
        .O(\block_w3_reg_reg[9] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w1_reg[10]_i_2__0 
       (.I0(\key_mem_reg[10]__0 [74]),
        .I1(\block_w1_reg[10]_i_4_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w1_reg[10]_i_5_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w1_reg[10]_i_6_n_0 ),
        .O(round_key[47]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w1_reg[10]_i_4 
       (.I0(\key_mem_reg[9]__0 [74]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [74]),
        .O(\block_w1_reg[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w1_reg[10]_i_5 
       (.I0(\key_mem_reg[7]__0 [74]),
        .I1(\key_mem_reg[6]__0 [74]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[5]__0 [74]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [74]),
        .O(\block_w1_reg[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w1_reg[10]_i_6 
       (.I0(\key_mem_reg[3]__0 [74]),
        .I1(\key_mem_reg[2]__0 [74]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[1]__0 [74]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [74]),
        .O(\block_w1_reg[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w1_reg[11]_i_2__0 
       (.I0(\key_mem_reg[10][19]_0 ),
        .I1(dec_new_block[18]),
        .I2(\block_w1_reg_reg[11] ),
        .I3(\block_w1_reg_reg[11]_0 ),
        .I4(p_0_in31_in[2]),
        .I5(op95_in[2]),
        .O(\block_w3_reg_reg[19] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w1_reg[11]_i_4 
       (.I0(\key_mem_reg[10]__0 [75]),
        .I1(\block_w1_reg[11]_i_6_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w1_reg[11]_i_7_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w1_reg[11]_i_8_n_0 ),
        .O(\key_mem_reg[10][75]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w1_reg[11]_i_6 
       (.I0(\key_mem_reg[9]__0 [75]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [75]),
        .O(\block_w1_reg[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w1_reg[11]_i_7 
       (.I0(\key_mem_reg[7]__0 [75]),
        .I1(\key_mem_reg[6]__0 [75]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[5]__0 [75]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [75]),
        .O(\block_w1_reg[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w1_reg[11]_i_8 
       (.I0(\key_mem_reg[3]__0 [75]),
        .I1(\key_mem_reg[2]__0 [75]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[1]__0 [75]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [75]),
        .O(\block_w1_reg[11]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w1_reg[12]_i_4 
       (.I0(\key_mem_reg[10]__0 [76]),
        .I1(\block_w1_reg[12]_i_6_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w1_reg[12]_i_7_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w1_reg[12]_i_8_n_0 ),
        .O(round_key[48]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w1_reg[12]_i_6 
       (.I0(\key_mem_reg[9]__0 [76]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [76]),
        .O(\block_w1_reg[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w1_reg[12]_i_7 
       (.I0(\key_mem_reg[7]__0 [76]),
        .I1(\key_mem_reg[6]__0 [76]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[5]__0 [76]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [76]),
        .O(\block_w1_reg[12]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w1_reg[12]_i_8 
       (.I0(\key_mem_reg[3]__0 [76]),
        .I1(\key_mem_reg[2]__0 [76]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[1]__0 [76]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [76]),
        .O(\block_w1_reg[12]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w1_reg[13]_i_2 
       (.I0(\key_mem_reg[10][4]_0 ),
        .I1(dec_new_block[3]),
        .I2(op95_in[3]),
        .I3(\dec_block/op98_in [5]),
        .I4(\block_w2_reg_reg[7]_1 ),
        .O(\block_w3_reg_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w1_reg[13]_i_2__0 
       (.I0(\key_mem_reg[10]__0 [77]),
        .I1(\block_w1_reg[13]_i_4_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w1_reg[13]_i_5_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w1_reg[13]_i_6_n_0 ),
        .O(\key_mem_reg[10][77]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w1_reg[13]_i_4 
       (.I0(\key_mem_reg[9]__0 [77]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [77]),
        .O(\block_w1_reg[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w1_reg[13]_i_5 
       (.I0(\key_mem_reg[7]__0 [77]),
        .I1(\key_mem_reg[6]__0 [77]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[5]__0 [77]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [77]),
        .O(\block_w1_reg[13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w1_reg[13]_i_6 
       (.I0(\key_mem_reg[3]__0 [77]),
        .I1(\key_mem_reg[2]__0 [77]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[1]__0 [77]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [77]),
        .O(\block_w1_reg[13]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w1_reg[14]_i_2 
       (.I0(round_key[7]),
        .I1(dec_new_block[12]),
        .I2(\key_mem_reg[10][5]_0 ),
        .I3(dec_new_block[4]),
        .I4(\dec_block/op98_in [6]),
        .I5(\block_w3_reg_reg[25] ),
        .O(\block_w3_reg_reg[13]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w1_reg[14]_i_2__0 
       (.I0(\key_mem_reg[10]__0 [78]),
        .I1(\block_w1_reg[14]_i_4_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w1_reg[14]_i_5_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w1_reg[14]_i_6_n_0 ),
        .O(\key_mem_reg[10][78]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w1_reg[14]_i_4 
       (.I0(\key_mem_reg[9]__0 [78]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [78]),
        .O(\block_w1_reg[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w1_reg[14]_i_5 
       (.I0(\key_mem_reg[7]__0 [78]),
        .I1(\key_mem_reg[6]__0 [78]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[5]__0 [78]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [78]),
        .O(\block_w1_reg[14]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w1_reg[14]_i_6 
       (.I0(\key_mem_reg[3]__0 [78]),
        .I1(\key_mem_reg[2]__0 [78]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[1]__0 [78]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [78]),
        .O(\block_w1_reg[14]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w1_reg[15]_i_2 
       (.I0(round_key[8]),
        .I1(dec_new_block[13]),
        .I2(\block_w3_reg_reg[31]_0 ),
        .I3(\block_w3_reg_reg[7] ),
        .I4(p_0_in31_in[3]),
        .O(\block_w3_reg_reg[14]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w1_reg[15]_i_2__0 
       (.I0(\key_mem_reg[10]__0 [79]),
        .I1(\block_w1_reg[15]_i_4_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w1_reg[15]_i_5_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w1_reg[15]_i_6_n_0 ),
        .O(round_key[49]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w1_reg[15]_i_4 
       (.I0(\key_mem_reg[9]__0 [79]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [79]),
        .O(\block_w1_reg[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w1_reg[15]_i_5 
       (.I0(\key_mem_reg[7]__0 [79]),
        .I1(\key_mem_reg[6]__0 [79]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[5]__0 [79]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [79]),
        .O(\block_w1_reg[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w1_reg[15]_i_6 
       (.I0(\key_mem_reg[3]__0 [79]),
        .I1(\key_mem_reg[2]__0 [79]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[1]__0 [79]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [79]),
        .O(\block_w1_reg[15]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \block_w1_reg[16]_i_2 
       (.I0(\block_w0_reg_reg[31] [0]),
        .I1(op190_in[0]),
        .I2(p_0_in54_in[0]),
        .O(\block_w0_reg_reg[24]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w1_reg[16]_i_2__0 
       (.I0(\key_mem_reg[10]__0 [80]),
        .I1(\block_w1_reg[16]_i_4_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w1_reg[16]_i_5_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w1_reg[16]_i_6_n_0 ),
        .O(round_key[50]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \block_w1_reg[16]_i_3__0 
       (.I0(op190_in[5]),
        .I1(op191_in[1]),
        .O(\block_w0_reg_reg[15]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w1_reg[16]_i_4 
       (.I0(\key_mem_reg[9]__0 [80]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [80]),
        .O(\block_w1_reg[16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w1_reg[16]_i_5 
       (.I0(\key_mem_reg[7]__0 [80]),
        .I1(\key_mem_reg[6]__0 [80]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[5]__0 [80]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [80]),
        .O(\block_w1_reg[16]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w1_reg[16]_i_6 
       (.I0(\key_mem_reg[3]__0 [80]),
        .I1(\key_mem_reg[2]__0 [80]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[1]__0 [80]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [80]),
        .O(\block_w1_reg[16]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \block_w1_reg[17]_i_2__0 
       (.I0(op190_in[5]),
        .I1(\block_w0_reg_reg[7] ),
        .O(\block_w0_reg_reg[15] ));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w1_reg[17]_i_3__0 
       (.I0(round_key[68]),
        .I1(dec_new_block[100]),
        .O(op190_in[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w1_reg[17]_i_4 
       (.I0(\key_mem_reg[10]__0 [81]),
        .I1(\block_w1_reg[17]_i_6_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w1_reg[17]_i_7_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w1_reg[17]_i_8_n_0 ),
        .O(\key_mem_reg[10][81]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w1_reg[17]_i_6 
       (.I0(\key_mem_reg[9]__0 [81]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [81]),
        .O(\block_w1_reg[17]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w1_reg[17]_i_7 
       (.I0(\key_mem_reg[7]__0 [81]),
        .I1(\key_mem_reg[6]__0 [81]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[5]__0 [81]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [81]),
        .O(\block_w1_reg[17]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w1_reg[17]_i_8 
       (.I0(\key_mem_reg[3]__0 [81]),
        .I1(\key_mem_reg[2]__0 [81]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[1]__0 [81]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [81]),
        .O(\block_w1_reg[17]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w1_reg[18]_i_2 
       (.I0(op190_in[2]),
        .I1(\dec_block/op193_in ),
        .I2(\block_w0_reg_reg[25] ),
        .I3(op190_in[1]),
        .O(\block_w0_reg_reg[10] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w1_reg[18]_i_2__0 
       (.I0(\key_mem_reg[10]__0 [82]),
        .I1(\block_w1_reg[18]_i_4__0_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w1_reg[18]_i_5_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w1_reg[18]_i_6_n_0 ),
        .O(round_key[51]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w1_reg[18]_i_3__0 
       (.I0(\key_mem_reg[10][113]_0 ),
        .I1(dec_new_block[109]),
        .I2(p_0_in54_in[2]),
        .I3(\block_w0_reg_reg[31] [4]),
        .I4(op190_in[5]),
        .O(\block_w0_reg_reg[17] ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w1_reg[18]_i_4 
       (.I0(round_key[73]),
        .I1(dec_new_block[108]),
        .I2(p_0_in54_in[0]),
        .I3(\block_w3_reg_reg[5]_0 ),
        .O(\block_w0_reg_reg[16]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w1_reg[18]_i_4__0 
       (.I0(\key_mem_reg[9]__0 [82]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [82]),
        .O(\block_w1_reg[18]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w1_reg[18]_i_5 
       (.I0(\key_mem_reg[7]__0 [82]),
        .I1(\key_mem_reg[6]__0 [82]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[5]__0 [82]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [82]),
        .O(\block_w1_reg[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w1_reg[18]_i_6 
       (.I0(\key_mem_reg[3]__0 [82]),
        .I1(\key_mem_reg[2]__0 [82]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[1]__0 [82]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [82]),
        .O(\block_w1_reg[18]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w1_reg[19]_i_4 
       (.I0(round_key[80]),
        .I1(dec_new_block[119]),
        .O(\block_w0_reg_reg[31] [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w1_reg[19]_i_4__0 
       (.I0(\key_mem_reg[10]__0 [83]),
        .I1(\block_w1_reg[19]_i_6_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w1_reg[19]_i_7_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w1_reg[19]_i_8_n_0 ),
        .O(\key_mem_reg[10][83]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w1_reg[19]_i_6 
       (.I0(\key_mem_reg[9]__0 [83]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [83]),
        .O(\block_w1_reg[19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w1_reg[19]_i_7 
       (.I0(\key_mem_reg[7]__0 [83]),
        .I1(\key_mem_reg[6]__0 [83]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[5]__0 [83]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [83]),
        .O(\block_w1_reg[19]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w1_reg[19]_i_8 
       (.I0(\key_mem_reg[3]__0 [83]),
        .I1(\key_mem_reg[2]__0 [83]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[1]__0 [83]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [83]),
        .O(\block_w1_reg[19]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \block_w1_reg[1]_i_2__0 
       (.I0(op127_in[4]),
        .I1(\block_w2_reg_reg[31] [4]),
        .O(\block_w2_reg_reg[23] ));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w1_reg[1]_i_3__0 
       (.I0(round_key[31]),
        .I1(dec_new_block[54]),
        .O(\block_w2_reg_reg[31] [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w1_reg[1]_i_4 
       (.I0(\key_mem_reg[10]__0 [65]),
        .I1(\block_w1_reg[1]_i_6_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w1_reg[1]_i_7_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w1_reg[1]_i_8_n_0 ),
        .O(round_key[40]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w1_reg[1]_i_6 
       (.I0(\key_mem_reg[9]__0 [65]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [65]),
        .O(\block_w1_reg[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w1_reg[1]_i_7 
       (.I0(\key_mem_reg[7]__0 [65]),
        .I1(\key_mem_reg[6]__0 [65]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[5]__0 [65]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [65]),
        .O(\block_w1_reg[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w1_reg[1]_i_8 
       (.I0(\key_mem_reg[3]__0 [65]),
        .I1(\key_mem_reg[2]__0 [65]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[1]__0 [65]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [65]),
        .O(\block_w1_reg[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w1_reg[20]_i_4 
       (.I0(\key_mem_reg[10]__0 [84]),
        .I1(\block_w1_reg[20]_i_6_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w1_reg[20]_i_7_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w1_reg[20]_i_8_n_0 ),
        .O(\key_mem_reg[10][84]_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w1_reg[20]_i_5__0 
       (.I0(round_key[81]),
        .I1(dec_new_block[120]),
        .I2(round_key[71]),
        .I3(dec_new_block[104]),
        .I4(dec_new_block[96]),
        .I5(\key_mem_reg[10][100]_0 ),
        .O(\block_w0_reg_reg[28] ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w1_reg[20]_i_6 
       (.I0(\key_mem_reg[9]__0 [84]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [84]),
        .O(\block_w1_reg[20]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w1_reg[20]_i_7 
       (.I0(\key_mem_reg[7]__0 [84]),
        .I1(\key_mem_reg[6]__0 [84]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[5]__0 [84]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [84]),
        .O(\block_w1_reg[20]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w1_reg[20]_i_8 
       (.I0(\key_mem_reg[3]__0 [84]),
        .I1(\key_mem_reg[2]__0 [84]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[1]__0 [84]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [84]),
        .O(\block_w1_reg[20]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w1_reg[21]_i_2 
       (.I0(\key_mem_reg[10][116]_0 ),
        .I1(dec_new_block[112]),
        .I2(op190_in[3]),
        .I3(p_0_in54_in[3]),
        .I4(\block_w2_reg_reg[15]_1 ),
        .O(\block_w0_reg_reg[20]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w1_reg[21]_i_2__0 
       (.I0(\key_mem_reg[10]__0 [85]),
        .I1(\block_w1_reg[21]_i_4_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w1_reg[21]_i_5_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w1_reg[21]_i_6_n_0 ),
        .O(round_key[52]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w1_reg[21]_i_4 
       (.I0(\key_mem_reg[9]__0 [85]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [85]),
        .O(\block_w1_reg[21]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w1_reg[21]_i_5 
       (.I0(\key_mem_reg[7]__0 [85]),
        .I1(\key_mem_reg[6]__0 [85]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[5]__0 [85]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [85]),
        .O(\block_w1_reg[21]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w1_reg[21]_i_6 
       (.I0(\key_mem_reg[3]__0 [85]),
        .I1(\key_mem_reg[2]__0 [85]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[1]__0 [85]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [85]),
        .O(\block_w1_reg[21]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w1_reg[22]_i_2 
       (.I0(\key_mem_reg[10][117]_0 ),
        .I1(dec_new_block[113]),
        .I2(\key_mem_reg[10][109]_0 ),
        .I3(dec_new_block[105]),
        .I4(p_0_in54_in[4]),
        .I5(\block_w3_reg_reg[5]_0 ),
        .O(\block_w0_reg_reg[21]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w1_reg[22]_i_2__0 
       (.I0(\key_mem_reg[10]__0 [86]),
        .I1(\block_w1_reg[22]_i_4_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w1_reg[22]_i_5_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w1_reg[22]_i_6_n_0 ),
        .O(round_key[53]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w1_reg[22]_i_4 
       (.I0(\key_mem_reg[9]__0 [86]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [86]),
        .O(\block_w1_reg[22]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w1_reg[22]_i_5 
       (.I0(\key_mem_reg[7]__0 [86]),
        .I1(\key_mem_reg[6]__0 [86]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[5]__0 [86]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [86]),
        .O(\block_w1_reg[22]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w1_reg[22]_i_6 
       (.I0(\key_mem_reg[3]__0 [86]),
        .I1(\key_mem_reg[2]__0 [86]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[1]__0 [86]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [86]),
        .O(\block_w1_reg[22]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w1_reg[23]_i_2 
       (.I0(round_key[75]),
        .I1(dec_new_block[114]),
        .I2(\block_w1_reg_reg[23]_0 ),
        .I3(\block_w0_reg_reg[31] [4]),
        .I4(op190_in[4]),
        .O(\block_w0_reg_reg[22] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w1_reg[23]_i_2__0 
       (.I0(\key_mem_reg[10]__0 [87]),
        .I1(\block_w1_reg[23]_i_4_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w1_reg[23]_i_5_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w1_reg[23]_i_6_n_0 ),
        .O(round_key[54]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w1_reg[23]_i_4 
       (.I0(\key_mem_reg[9]__0 [87]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [87]),
        .O(\block_w1_reg[23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w1_reg[23]_i_5 
       (.I0(\key_mem_reg[7]__0 [87]),
        .I1(\key_mem_reg[6]__0 [87]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[5]__0 [87]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [87]),
        .O(\block_w1_reg[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w1_reg[23]_i_6 
       (.I0(\key_mem_reg[3]__0 [87]),
        .I1(\key_mem_reg[2]__0 [87]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[1]__0 [87]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [87]),
        .O(\block_w1_reg[23]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w1_reg[24]_i_2 
       (.I0(\block_w0_reg_reg[5] ),
        .I1(op159_in[0]),
        .I2(p_0_in46_in[0]),
        .I3(\block_w1_reg_reg[31] [4]),
        .I4(op159_in[3]),
        .O(\block_w1_reg_reg[30]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w1_reg[24]_i_2__0 
       (.I0(\key_mem_reg[10]__0 [88]),
        .I1(\block_w1_reg[24]_i_4_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w1_reg[24]_i_5_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w1_reg[24]_i_6_n_0 ),
        .O(round_key[55]));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w1_reg[24]_i_3__0 
       (.I0(round_key[45]),
        .I1(dec_new_block[69]),
        .O(op158_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w1_reg[24]_i_4 
       (.I0(\key_mem_reg[9]__0 [88]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [88]),
        .O(\block_w1_reg[24]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w1_reg[24]_i_5 
       (.I0(\key_mem_reg[7]__0 [88]),
        .I1(\key_mem_reg[6]__0 [88]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[5]__0 [88]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [88]),
        .O(\block_w1_reg[24]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w1_reg[24]_i_6 
       (.I0(\key_mem_reg[3]__0 [88]),
        .I1(\key_mem_reg[2]__0 [88]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[1]__0 [88]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [88]),
        .O(\block_w1_reg[24]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w1_reg[25]_i_2__0 
       (.I0(\block_w1_reg_reg[31] [0]),
        .I1(\block_w1_reg_reg[25] ),
        .I2(op158_in[6]),
        .I3(op159_in[3]),
        .I4(op159_in[0]),
        .I5(op158_in[1]),
        .O(\block_w1_reg_reg[24] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w1_reg[25]_i_4 
       (.I0(\key_mem_reg[10]__0 [89]),
        .I1(\block_w1_reg[25]_i_6_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w1_reg[25]_i_7_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w1_reg[25]_i_8_n_0 ),
        .O(round_key[56]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w1_reg[25]_i_6 
       (.I0(\key_mem_reg[9]__0 [89]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [89]),
        .O(\block_w1_reg[25]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w1_reg[25]_i_7 
       (.I0(\key_mem_reg[7]__0 [89]),
        .I1(\key_mem_reg[6]__0 [89]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[5]__0 [89]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [89]),
        .O(\block_w1_reg[25]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w1_reg[25]_i_8 
       (.I0(\key_mem_reg[3]__0 [89]),
        .I1(\key_mem_reg[2]__0 [89]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[1]__0 [89]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [89]),
        .O(\block_w1_reg[25]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w1_reg[26]_i_2 
       (.I0(p_0_in46_in[2]),
        .I1(op159_in[1]),
        .I2(\block_w0_reg_reg[5] ),
        .I3(\block_w1_reg_reg[31] [1]),
        .O(\block_w1_reg_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w1_reg[26]_i_2__0 
       (.I0(\key_mem_reg[10]__0 [90]),
        .I1(\block_w1_reg[26]_i_4_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w1_reg[26]_i_5_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w1_reg[26]_i_6_n_0 ),
        .O(round_key[57]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w1_reg[26]_i_3__0 
       (.I0(\key_mem_reg[10][81]_0 ),
        .I1(dec_new_block[78]),
        .I2(op158_in[2]),
        .I3(op159_in[3]),
        .I4(\block_w3_reg_reg[10]_0 ),
        .O(\block_w1_reg_reg[17]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w1_reg[26]_i_4 
       (.I0(\key_mem_reg[9]__0 [90]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [90]),
        .O(\block_w1_reg[26]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w1_reg[26]_i_5 
       (.I0(\key_mem_reg[7]__0 [90]),
        .I1(\key_mem_reg[6]__0 [90]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[5]__0 [90]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [90]),
        .O(\block_w1_reg[26]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w1_reg[26]_i_6 
       (.I0(\key_mem_reg[3]__0 [90]),
        .I1(\key_mem_reg[2]__0 [90]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[1]__0 [90]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [90]),
        .O(\block_w1_reg[26]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w1_reg[27]_i_4 
       (.I0(\key_mem_reg[10]__0 [91]),
        .I1(\block_w1_reg[27]_i_6_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w1_reg[27]_i_7_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w1_reg[27]_i_8_n_0 ),
        .O(round_key[58]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w1_reg[27]_i_6 
       (.I0(\key_mem_reg[9]__0 [91]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [91]),
        .O(\block_w1_reg[27]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w1_reg[27]_i_7 
       (.I0(\key_mem_reg[7]__0 [91]),
        .I1(\key_mem_reg[6]__0 [91]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[5]__0 [91]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [91]),
        .O(\block_w1_reg[27]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w1_reg[27]_i_8 
       (.I0(\key_mem_reg[3]__0 [91]),
        .I1(\key_mem_reg[2]__0 [91]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[1]__0 [91]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [91]),
        .O(\block_w1_reg[27]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w1_reg[28]_i_4 
       (.I0(\key_mem_reg[10]__0 [92]),
        .I1(\block_w1_reg[28]_i_6_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w1_reg[28]_i_7_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w1_reg[28]_i_8_n_0 ),
        .O(round_key[59]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w1_reg[28]_i_6 
       (.I0(\key_mem_reg[9]__0 [92]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [92]),
        .O(\block_w1_reg[28]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w1_reg[28]_i_7 
       (.I0(\key_mem_reg[7]__0 [92]),
        .I1(\key_mem_reg[6]__0 [92]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[5]__0 [92]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [92]),
        .O(\block_w1_reg[28]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w1_reg[28]_i_8 
       (.I0(\key_mem_reg[3]__0 [92]),
        .I1(\key_mem_reg[2]__0 [92]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[1]__0 [92]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [92]),
        .O(\block_w1_reg[28]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w1_reg[29]_i_2 
       (.I0(\key_mem_reg[10][84]_0 ),
        .I1(dec_new_block[81]),
        .I2(\block_w1_reg_reg[31] [3]),
        .I3(op158_in[4]),
        .I4(\block_w2_reg_reg[23]_0 ),
        .O(\block_w1_reg_reg[20]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w1_reg[29]_i_2__0 
       (.I0(\key_mem_reg[10]__0 [93]),
        .I1(\block_w1_reg[29]_i_4_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w1_reg[29]_i_5_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w1_reg[29]_i_6_n_0 ),
        .O(round_key[60]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w1_reg[29]_i_4 
       (.I0(\key_mem_reg[9]__0 [93]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [93]),
        .O(\block_w1_reg[29]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w1_reg[29]_i_5 
       (.I0(\key_mem_reg[7]__0 [93]),
        .I1(\key_mem_reg[6]__0 [93]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[5]__0 [93]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [93]),
        .O(\block_w1_reg[29]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w1_reg[29]_i_6 
       (.I0(\key_mem_reg[3]__0 [93]),
        .I1(\key_mem_reg[2]__0 [93]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[1]__0 [93]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [93]),
        .O(\block_w1_reg[29]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w1_reg[2]_i_2 
       (.I0(\block_w1_reg_reg[2]_1 ),
        .I1(\block_w1_reg_reg[2]_2 ),
        .I2(op126_in[4]),
        .I3(\block_w2_reg_reg[31] [4]),
        .I4(\block_w2_reg_reg[31] [1]),
        .I5(p_0_in38_in[0]),
        .O(\block_w2_reg_reg[18] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w1_reg[2]_i_2__0 
       (.I0(\key_mem_reg[10]__0 [66]),
        .I1(\block_w1_reg[2]_i_4_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w1_reg[2]_i_5_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w1_reg[2]_i_6_n_0 ),
        .O(round_key[41]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w1_reg[2]_i_4 
       (.I0(\key_mem_reg[9]__0 [66]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [66]),
        .O(\block_w1_reg[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w1_reg[2]_i_5 
       (.I0(\key_mem_reg[7]__0 [66]),
        .I1(\key_mem_reg[6]__0 [66]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[5]__0 [66]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [66]),
        .O(\block_w1_reg[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w1_reg[2]_i_6 
       (.I0(\key_mem_reg[3]__0 [66]),
        .I1(\key_mem_reg[2]__0 [66]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[1]__0 [66]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [66]),
        .O(\block_w1_reg[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w1_reg[30]_i_2 
       (.I0(round_key[60]),
        .I1(dec_new_block[90]),
        .I2(round_key[52]),
        .I3(dec_new_block[82]),
        .I4(op158_in[5]),
        .I5(\block_w3_reg_reg[10]_0 ),
        .O(\block_w1_reg_reg[29]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w1_reg[30]_i_2__0 
       (.I0(\key_mem_reg[10]__0 [94]),
        .I1(\block_w1_reg[30]_i_4_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w1_reg[30]_i_5_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w1_reg[30]_i_6_n_0 ),
        .O(round_key[61]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w1_reg[30]_i_4 
       (.I0(\key_mem_reg[9]__0 [94]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [94]),
        .O(\block_w1_reg[30]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w1_reg[30]_i_5 
       (.I0(\key_mem_reg[7]__0 [94]),
        .I1(\key_mem_reg[6]__0 [94]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[5]__0 [94]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [94]),
        .O(\block_w1_reg[30]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w1_reg[30]_i_6 
       (.I0(\key_mem_reg[3]__0 [94]),
        .I1(\key_mem_reg[2]__0 [94]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[1]__0 [94]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [94]),
        .O(\block_w1_reg[30]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w1_reg[31]_i_3 
       (.I0(round_key[61]),
        .I1(dec_new_block[91]),
        .I2(\block_w1_reg_reg[31]_0 ),
        .I3(op159_in[3]),
        .I4(op159_in[2]),
        .O(\block_w1_reg_reg[30]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w1_reg[31]_i_3__0 
       (.I0(\key_mem_reg[10]__0 [95]),
        .I1(\block_w1_reg[31]_i_5_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w1_reg[31]_i_6_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w1_reg[31]_i_7_n_0 ),
        .O(round_key[62]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w1_reg[31]_i_5 
       (.I0(\key_mem_reg[9]__0 [95]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [95]),
        .O(\block_w1_reg[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w1_reg[31]_i_6 
       (.I0(\key_mem_reg[7]__0 [95]),
        .I1(\key_mem_reg[6]__0 [95]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[5]__0 [95]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [95]),
        .O(\block_w1_reg[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w1_reg[31]_i_7 
       (.I0(\key_mem_reg[3]__0 [95]),
        .I1(\key_mem_reg[2]__0 [95]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[1]__0 [95]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [95]),
        .O(\block_w1_reg[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w1_reg[3]_i_4 
       (.I0(\key_mem_reg[10]__0 [67]),
        .I1(\block_w1_reg[3]_i_6__0_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w1_reg[3]_i_7_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w1_reg[3]_i_8_n_0 ),
        .O(\key_mem_reg[10][99]_0 [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w1_reg[3]_i_6 
       (.I0(round_key[28]),
        .I1(dec_new_block[45]),
        .I2(\key_mem_reg[10][51]_0 ),
        .I3(dec_new_block[49]),
        .I4(dec_new_block[41]),
        .I5(\key_mem_reg[10][43]_0 ),
        .O(\block_w2_reg_reg[15] ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w1_reg[3]_i_6__0 
       (.I0(\key_mem_reg[9]__0 [67]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [67]),
        .O(\block_w1_reg[3]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w1_reg[3]_i_7 
       (.I0(\key_mem_reg[7]__0 [67]),
        .I1(\key_mem_reg[6]__0 [67]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[5]__0 [67]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [67]),
        .O(\block_w1_reg[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w1_reg[3]_i_8 
       (.I0(\key_mem_reg[3]__0 [67]),
        .I1(\key_mem_reg[2]__0 [67]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[1]__0 [67]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [67]),
        .O(\block_w1_reg[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w1_reg[4]_i_4 
       (.I0(\key_mem_reg[10]__0 [68]),
        .I1(\block_w1_reg[4]_i_6_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w1_reg[4]_i_7_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w1_reg[4]_i_8_n_0 ),
        .O(\key_mem_reg[10][68]_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w1_reg[4]_i_5__0 
       (.I0(round_key[35]),
        .I1(dec_new_block[58]),
        .I2(round_key[26]),
        .I3(dec_new_block[42]),
        .I4(dec_new_block[50]),
        .I5(\key_mem_reg[10][52]_0 ),
        .O(\block_w2_reg_reg[28] ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w1_reg[4]_i_6 
       (.I0(\key_mem_reg[9]__0 [68]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [68]),
        .O(\block_w1_reg[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w1_reg[4]_i_7 
       (.I0(\key_mem_reg[7]__0 [68]),
        .I1(\key_mem_reg[6]__0 [68]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[5]__0 [68]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [68]),
        .O(\block_w1_reg[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w1_reg[4]_i_8 
       (.I0(\key_mem_reg[3]__0 [68]),
        .I1(\key_mem_reg[2]__0 [68]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[1]__0 [68]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [68]),
        .O(\block_w1_reg[4]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w1_reg[5]_i_2 
       (.I0(\key_mem_reg[10][36]_0 ),
        .I1(dec_new_block[34]),
        .I2(\block_w2_reg_reg[31] [3]),
        .I3(op127_in[2]),
        .I4(\block_w2_reg_reg[31]_0 ),
        .O(\block_w2_reg_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w1_reg[5]_i_2__0 
       (.I0(\key_mem_reg[10]__0 [69]),
        .I1(\block_w1_reg[5]_i_4_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w1_reg[5]_i_5_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w1_reg[5]_i_6_n_0 ),
        .O(round_key[42]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w1_reg[5]_i_4 
       (.I0(\key_mem_reg[9]__0 [69]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [69]),
        .O(\block_w1_reg[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w1_reg[5]_i_5 
       (.I0(\key_mem_reg[7]__0 [69]),
        .I1(\key_mem_reg[6]__0 [69]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[5]__0 [69]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [69]),
        .O(\block_w1_reg[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w1_reg[5]_i_6 
       (.I0(\key_mem_reg[3]__0 [69]),
        .I1(\key_mem_reg[2]__0 [69]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[1]__0 [69]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [69]),
        .O(\block_w1_reg[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w1_reg[6]_i_2 
       (.I0(\key_mem_reg[10][37]_0 ),
        .I1(dec_new_block[35]),
        .I2(round_key[36]),
        .I3(dec_new_block[59]),
        .I4(op127_in[3]),
        .I5(\block_w1_reg_reg[5]_0 ),
        .O(\block_w2_reg_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w1_reg[6]_i_2__0 
       (.I0(\key_mem_reg[10]__0 [70]),
        .I1(\block_w1_reg[6]_i_4_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w1_reg[6]_i_5_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w1_reg[6]_i_6_n_0 ),
        .O(round_key[43]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w1_reg[6]_i_4 
       (.I0(\key_mem_reg[9]__0 [70]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [70]),
        .O(\block_w1_reg[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w1_reg[6]_i_5 
       (.I0(\key_mem_reg[7]__0 [70]),
        .I1(\key_mem_reg[6]__0 [70]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[5]__0 [70]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [70]),
        .O(\block_w1_reg[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w1_reg[6]_i_6 
       (.I0(\key_mem_reg[3]__0 [70]),
        .I1(\key_mem_reg[2]__0 [70]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[1]__0 [70]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [70]),
        .O(\block_w1_reg[6]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w1_reg[7]_i_2 
       (.I0(\key_mem_reg[10][38]_0 ),
        .I1(dec_new_block[36]),
        .I2(\block_w1_reg_reg[7]_3 ),
        .I3(op126_in[4]),
        .I4(\dec_block/op129_in [6]),
        .O(\block_w2_reg_reg[6] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w1_reg[7]_i_2__0 
       (.I0(\key_mem_reg[10]__0 [71]),
        .I1(\block_w1_reg[7]_i_4_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w1_reg[7]_i_5_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w1_reg[7]_i_6_n_0 ),
        .O(round_key[44]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w1_reg[7]_i_4 
       (.I0(\key_mem_reg[9]__0 [71]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [71]),
        .O(\block_w1_reg[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w1_reg[7]_i_5 
       (.I0(\key_mem_reg[7]__0 [71]),
        .I1(\key_mem_reg[6]__0 [71]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[5]__0 [71]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [71]),
        .O(\block_w1_reg[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w1_reg[7]_i_6 
       (.I0(\key_mem_reg[3]__0 [71]),
        .I1(\key_mem_reg[2]__0 [71]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[1]__0 [71]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [71]),
        .O(\block_w1_reg[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w1_reg[8]_i_2 
       (.I0(\key_mem_reg[10][16]_0 ),
        .I1(dec_new_block[15]),
        .I2(\block_w2_reg_reg[5]_2 ),
        .I3(p_0_in31_in[0]),
        .I4(\block_w3_reg_reg[7] ),
        .I5(op95_in[4]),
        .O(\block_w3_reg_reg[16]_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w1_reg[8]_i_2__0 
       (.I0(\key_mem_reg[10]__0 [72]),
        .I1(\block_w1_reg[8]_i_4_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w1_reg[8]_i_5_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w1_reg[8]_i_6_n_0 ),
        .O(round_key[45]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w1_reg[8]_i_4 
       (.I0(\key_mem_reg[9]__0 [72]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [72]),
        .O(\block_w1_reg[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w1_reg[8]_i_5 
       (.I0(\key_mem_reg[7]__0 [72]),
        .I1(\key_mem_reg[6]__0 [72]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[5]__0 [72]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [72]),
        .O(\block_w1_reg[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w1_reg[8]_i_6 
       (.I0(\key_mem_reg[3]__0 [72]),
        .I1(\key_mem_reg[2]__0 [72]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[1]__0 [72]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [72]),
        .O(\block_w1_reg[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w1_reg[9]_i_2__0 
       (.I0(op95_in[0]),
        .I1(\block_w1_reg_reg[9]_0 ),
        .I2(\block_w3_reg_reg[7] ),
        .I3(\block_w3_reg_reg[31] [4]),
        .I4(\block_w3_reg_reg[31] [1]),
        .I5(p_0_in31_in[0]),
        .O(\block_w3_reg_reg[8] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w1_reg[9]_i_4 
       (.I0(\key_mem_reg[10]__0 [73]),
        .I1(\block_w1_reg[9]_i_6_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w1_reg[9]_i_7_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w1_reg[9]_i_8_n_0 ),
        .O(round_key[46]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w1_reg[9]_i_6 
       (.I0(\key_mem_reg[9]__0 [73]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [73]),
        .O(\block_w1_reg[9]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w1_reg[9]_i_7 
       (.I0(\key_mem_reg[7]__0 [73]),
        .I1(\key_mem_reg[6]__0 [73]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[5]__0 [73]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [73]),
        .O(\block_w1_reg[9]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w1_reg[9]_i_8 
       (.I0(\key_mem_reg[3]__0 [73]),
        .I1(\key_mem_reg[2]__0 [73]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[1]__0 [73]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [73]),
        .O(\block_w1_reg[9]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w2_reg[0]_i_2 
       (.I0(\key_mem_reg[10]__0 [32]),
        .I1(\block_w2_reg[0]_i_5_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w2_reg[0]_i_6_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w2_reg[0]_i_7_n_0 ),
        .O(round_key[20]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \block_w2_reg[0]_i_3__0 
       (.I0(\key_mem_reg[10][16]_0 ),
        .I1(dec_new_block[15]),
        .I2(\block_w3_reg_reg[31] [4]),
        .O(\block_w3_reg_reg[16]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w2_reg[0]_i_5 
       (.I0(\key_mem_reg[9]__0 [32]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [32]),
        .O(\block_w2_reg[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w2_reg[0]_i_6 
       (.I0(\key_mem_reg[7]__0 [32]),
        .I1(\key_mem_reg[6]__0 [32]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[5]__0 [32]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [32]),
        .O(\block_w2_reg[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w2_reg[0]_i_7 
       (.I0(\key_mem_reg[3]__0 [32]),
        .I1(\key_mem_reg[2]__0 [32]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[1]__0 [32]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [32]),
        .O(\block_w2_reg[0]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w2_reg[10]_i_2 
       (.I0(op190_in[1]),
        .I1(\dec_block/op193_in ),
        .I2(\block_w0_reg_reg[25] ),
        .I3(op191_in[1]),
        .I4(p_0_in54_in[1]),
        .O(\block_w0_reg_reg[9] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w2_reg[10]_i_2__0 
       (.I0(\key_mem_reg[10]__0 [42]),
        .I1(\block_w2_reg[10]_i_5_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w2_reg[10]_i_6_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w2_reg[10]_i_7_n_0 ),
        .O(round_key[25]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w2_reg[10]_i_5 
       (.I0(\key_mem_reg[9]__0 [42]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [42]),
        .O(\block_w2_reg[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w2_reg[10]_i_6 
       (.I0(\key_mem_reg[7]__0 [42]),
        .I1(\key_mem_reg[6]__0 [42]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[5]__0 [42]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [42]),
        .O(\block_w2_reg[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w2_reg[10]_i_7 
       (.I0(\key_mem_reg[3]__0 [42]),
        .I1(\key_mem_reg[2]__0 [42]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[1]__0 [42]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [42]),
        .O(\block_w2_reg[10]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w2_reg[11]_i_10 
       (.I0(\key_mem_reg[7]__0 [43]),
        .I1(\key_mem_reg[6]__0 [43]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[5]__0 [43]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [43]),
        .O(\block_w2_reg[11]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w2_reg[11]_i_11 
       (.I0(\key_mem_reg[3]__0 [43]),
        .I1(\key_mem_reg[2]__0 [43]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[1]__0 [43]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [43]),
        .O(\block_w2_reg[11]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w2_reg[11]_i_2__0 
       (.I0(\key_mem_reg[10][115]_0 ),
        .I1(dec_new_block[111]),
        .I2(\block_w2_reg_reg[11] ),
        .I3(\block_w2_reg_reg[11]_0 ),
        .I4(p_0_in54_in[2]),
        .I5(op190_in[2]),
        .O(\block_w0_reg_reg[19] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w2_reg[11]_i_5 
       (.I0(\key_mem_reg[10]__0 [43]),
        .I1(\block_w2_reg[11]_i_9_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w2_reg[11]_i_10_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w2_reg[11]_i_11_n_0 ),
        .O(\key_mem_reg[10][43]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w2_reg[11]_i_9 
       (.I0(\key_mem_reg[9]__0 [43]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [43]),
        .O(\block_w2_reg[11]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w2_reg[12]_i_10 
       (.I0(\key_mem_reg[7]__0 [44]),
        .I1(\key_mem_reg[6]__0 [44]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[5]__0 [44]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [44]),
        .O(\block_w2_reg[12]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w2_reg[12]_i_11 
       (.I0(\key_mem_reg[3]__0 [44]),
        .I1(\key_mem_reg[2]__0 [44]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[1]__0 [44]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [44]),
        .O(\block_w2_reg[12]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w2_reg[12]_i_5 
       (.I0(\key_mem_reg[10]__0 [44]),
        .I1(\block_w2_reg[12]_i_9_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w2_reg[12]_i_10_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w2_reg[12]_i_11_n_0 ),
        .O(round_key[26]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w2_reg[12]_i_9 
       (.I0(\key_mem_reg[9]__0 [44]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [44]),
        .O(\block_w2_reg[12]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w2_reg[13]_i_2 
       (.I0(\key_mem_reg[10]__0 [45]),
        .I1(\block_w2_reg[13]_i_5__0_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w2_reg[13]_i_6_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w2_reg[13]_i_7_n_0 ),
        .O(\key_mem_reg[10][45]_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w2_reg[13]_i_3__0 
       (.I0(\key_mem_reg[10][100]_0 ),
        .I1(dec_new_block[96]),
        .I2(round_key[82]),
        .I3(dec_new_block[121]),
        .I4(op190_in[3]),
        .I5(\block_w1_reg_reg[23]_0 ),
        .O(\block_w0_reg_reg[4] ));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w2_reg[13]_i_5 
       (.I0(round_key[71]),
        .I1(dec_new_block[104]),
        .O(op190_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w2_reg[13]_i_5__0 
       (.I0(\key_mem_reg[9]__0 [45]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [45]),
        .O(\block_w2_reg[13]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w2_reg[13]_i_6 
       (.I0(\key_mem_reg[7]__0 [45]),
        .I1(\key_mem_reg[6]__0 [45]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[5]__0 [45]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [45]),
        .O(\block_w2_reg[13]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w2_reg[13]_i_7 
       (.I0(\key_mem_reg[3]__0 [45]),
        .I1(\key_mem_reg[2]__0 [45]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[1]__0 [45]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [45]),
        .O(\block_w2_reg[13]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w2_reg[14]_i_2 
       (.I0(\key_mem_reg[10][109]_0 ),
        .I1(dec_new_block[105]),
        .I2(round_key[83]),
        .I3(dec_new_block[122]),
        .I4(\block_w0_reg_reg[25] ),
        .I5(p_0_in54_in[3]),
        .O(\block_w0_reg_reg[13] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w2_reg[14]_i_2__0 
       (.I0(\key_mem_reg[10]__0 [46]),
        .I1(\block_w2_reg[14]_i_5_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w2_reg[14]_i_6_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w2_reg[14]_i_7_n_0 ),
        .O(round_key[27]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w2_reg[14]_i_5 
       (.I0(\key_mem_reg[9]__0 [46]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [46]),
        .O(\block_w2_reg[14]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w2_reg[14]_i_6 
       (.I0(\key_mem_reg[7]__0 [46]),
        .I1(\key_mem_reg[6]__0 [46]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[5]__0 [46]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [46]),
        .O(\block_w2_reg[14]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w2_reg[14]_i_7 
       (.I0(\key_mem_reg[3]__0 [46]),
        .I1(\key_mem_reg[2]__0 [46]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[1]__0 [46]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [46]),
        .O(\block_w2_reg[14]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w2_reg[15]_i_2 
       (.I0(\block_w2_reg_reg[15]_1 ),
        .I1(\block_w0_reg_reg[7] ),
        .I2(p_0_in54_in[4]),
        .I3(op190_in[4]),
        .O(\block_w0_reg_reg[13]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w2_reg[15]_i_2__0 
       (.I0(\key_mem_reg[10]__0 [47]),
        .I1(\block_w2_reg[15]_i_5__0_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w2_reg[15]_i_6_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w2_reg[15]_i_7_n_0 ),
        .O(round_key[28]));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w2_reg[15]_i_4 
       (.I0(round_key[67]),
        .I1(dec_new_block[99]),
        .O(\block_w0_reg_reg[7] ));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w2_reg[15]_i_5 
       (.I0(\key_mem_reg[10][110]_0 ),
        .I1(dec_new_block[106]),
        .O(op190_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w2_reg[15]_i_5__0 
       (.I0(\key_mem_reg[9]__0 [47]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [47]),
        .O(\block_w2_reg[15]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w2_reg[15]_i_6 
       (.I0(\key_mem_reg[7]__0 [47]),
        .I1(\key_mem_reg[6]__0 [47]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[5]__0 [47]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [47]),
        .O(\block_w2_reg[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w2_reg[15]_i_7 
       (.I0(\key_mem_reg[3]__0 [47]),
        .I1(\key_mem_reg[2]__0 [47]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[1]__0 [47]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [47]),
        .O(\block_w2_reg[15]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \block_w2_reg[16]_i_2 
       (.I0(op158_in[0]),
        .I1(\block_w1_reg_reg[31] [0]),
        .I2(p_0_in46_in[0]),
        .O(\block_w1_reg_reg[8]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w2_reg[16]_i_2__0 
       (.I0(\key_mem_reg[10]__0 [48]),
        .I1(\block_w2_reg[16]_i_5_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w2_reg[16]_i_6_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w2_reg[16]_i_7_n_0 ),
        .O(\key_mem_reg[10][48]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \block_w2_reg[16]_i_3__0 
       (.I0(op158_in[6]),
        .I1(op159_in[3]),
        .O(\block_w1_reg_reg[15]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w2_reg[16]_i_5 
       (.I0(\key_mem_reg[9]__0 [48]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [48]),
        .O(\block_w2_reg[16]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w2_reg[16]_i_6 
       (.I0(\key_mem_reg[7]__0 [48]),
        .I1(\key_mem_reg[6]__0 [48]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[5]__0 [48]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [48]),
        .O(\block_w2_reg[16]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w2_reg[16]_i_7 
       (.I0(\key_mem_reg[3]__0 [48]),
        .I1(\key_mem_reg[2]__0 [48]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[1]__0 [48]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [48]),
        .O(\block_w2_reg[16]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w2_reg[17]_i_10 
       (.I0(\key_mem_reg[7]__0 [49]),
        .I1(\key_mem_reg[6]__0 [49]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[5]__0 [49]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [49]),
        .O(\block_w2_reg[17]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w2_reg[17]_i_11 
       (.I0(\key_mem_reg[3]__0 [49]),
        .I1(\key_mem_reg[2]__0 [49]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[1]__0 [49]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [49]),
        .O(\block_w2_reg[17]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \block_w2_reg[17]_i_2__0 
       (.I0(round_key[44]),
        .I1(dec_new_block[68]),
        .I2(op158_in[6]),
        .O(\block_w1_reg_reg[7]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w2_reg[17]_i_3 
       (.I0(round_key[50]),
        .I1(dec_new_block[77]),
        .O(op159_in[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w2_reg[17]_i_5 
       (.I0(\key_mem_reg[10]__0 [49]),
        .I1(\block_w2_reg[17]_i_9_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w2_reg[17]_i_10_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w2_reg[17]_i_11_n_0 ),
        .O(\key_mem_reg[10][49]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w2_reg[17]_i_9 
       (.I0(\key_mem_reg[9]__0 [49]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [49]),
        .O(\block_w2_reg[17]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w2_reg[18]_i_2 
       (.I0(op158_in[2]),
        .I1(\dec_block/op161_in ),
        .I2(\block_w3_reg_reg[10]_0 ),
        .I3(op158_in[1]),
        .O(\block_w1_reg_reg[10] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w2_reg[18]_i_2__0 
       (.I0(\key_mem_reg[10]__0 [50]),
        .I1(\block_w2_reg[18]_i_5_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w2_reg[18]_i_6_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w2_reg[18]_i_7_n_0 ),
        .O(round_key[29]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w2_reg[18]_i_3__0 
       (.I0(\key_mem_reg[10][81]_0 ),
        .I1(dec_new_block[78]),
        .I2(p_0_in46_in[2]),
        .I3(\block_w1_reg_reg[31] [4]),
        .I4(op158_in[6]),
        .O(\block_w1_reg_reg[17] ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \block_w2_reg[18]_i_4 
       (.I0(p_0_in46_in[0]),
        .I1(op159_in[0]),
        .I2(\block_w0_reg_reg[5] ),
        .O(\block_w1_reg_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w2_reg[18]_i_5 
       (.I0(\key_mem_reg[9]__0 [50]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [50]),
        .O(\block_w2_reg[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w2_reg[18]_i_6 
       (.I0(\key_mem_reg[7]__0 [50]),
        .I1(\key_mem_reg[6]__0 [50]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[5]__0 [50]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [50]),
        .O(\block_w2_reg[18]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w2_reg[18]_i_7 
       (.I0(\key_mem_reg[3]__0 [50]),
        .I1(\key_mem_reg[2]__0 [50]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[1]__0 [50]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [50]),
        .O(\block_w2_reg[18]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w2_reg[19]_i_10 
       (.I0(\key_mem_reg[7]__0 [51]),
        .I1(\key_mem_reg[6]__0 [51]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[5]__0 [51]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [51]),
        .O(\block_w2_reg[19]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w2_reg[19]_i_11 
       (.I0(\key_mem_reg[3]__0 [51]),
        .I1(\key_mem_reg[2]__0 [51]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[1]__0 [51]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [51]),
        .O(\block_w2_reg[19]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w2_reg[19]_i_5 
       (.I0(round_key[58]),
        .I1(dec_new_block[88]),
        .O(\block_w1_reg_reg[31] [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w2_reg[19]_i_5__0 
       (.I0(\key_mem_reg[10]__0 [51]),
        .I1(\block_w2_reg[19]_i_9_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w2_reg[19]_i_10_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w2_reg[19]_i_11_n_0 ),
        .O(\key_mem_reg[10][51]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w2_reg[19]_i_9 
       (.I0(\key_mem_reg[9]__0 [51]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [51]),
        .O(\block_w2_reg[19]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w2_reg[1]_i_10 
       (.I0(\key_mem_reg[7]__0 [33]),
        .I1(\key_mem_reg[6]__0 [33]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[5]__0 [33]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [33]),
        .O(\block_w2_reg[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w2_reg[1]_i_11 
       (.I0(\key_mem_reg[3]__0 [33]),
        .I1(\key_mem_reg[2]__0 [33]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[1]__0 [33]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [33]),
        .O(\block_w2_reg[1]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w2_reg[1]_i_2__0 
       (.I0(op96_in[1]),
        .I1(\block_w3_reg_reg[31] [4]),
        .O(\block_w3_reg_reg[23] ));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w2_reg[1]_i_3 
       (.I0(round_key[12]),
        .I1(dec_new_block[23]),
        .O(\block_w3_reg_reg[31] [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w2_reg[1]_i_5 
       (.I0(\key_mem_reg[10]__0 [33]),
        .I1(\block_w2_reg[1]_i_9_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w2_reg[1]_i_10_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w2_reg[1]_i_11_n_0 ),
        .O(round_key[21]));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w2_reg[1]_i_7 
       (.I0(round_key[21]),
        .I1(dec_new_block[32]),
        .O(p_0_in38_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w2_reg[1]_i_9 
       (.I0(\key_mem_reg[9]__0 [33]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [33]),
        .O(\block_w2_reg[1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w2_reg[20]_i_10 
       (.I0(\key_mem_reg[7]__0 [52]),
        .I1(\key_mem_reg[6]__0 [52]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[5]__0 [52]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [52]),
        .O(\block_w2_reg[20]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w2_reg[20]_i_11 
       (.I0(\key_mem_reg[3]__0 [52]),
        .I1(\key_mem_reg[2]__0 [52]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[1]__0 [52]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [52]),
        .O(\block_w2_reg[20]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w2_reg[20]_i_5 
       (.I0(round_key[59]),
        .I1(dec_new_block[89]),
        .I2(round_key[48]),
        .I3(dec_new_block[73]),
        .I4(dec_new_block[65]),
        .I5(\key_mem_reg[10][68]_0 ),
        .O(\block_w1_reg_reg[28] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w2_reg[20]_i_5__0 
       (.I0(\key_mem_reg[10]__0 [52]),
        .I1(\block_w2_reg[20]_i_9_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w2_reg[20]_i_10_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w2_reg[20]_i_11_n_0 ),
        .O(\key_mem_reg[10][52]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w2_reg[20]_i_9 
       (.I0(\key_mem_reg[9]__0 [52]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [52]),
        .O(\block_w2_reg[20]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w2_reg[21]_i_2 
       (.I0(\key_mem_reg[10]__0 [53]),
        .I1(\block_w2_reg[21]_i_5_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w2_reg[21]_i_6_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w2_reg[21]_i_7_n_0 ),
        .O(\key_mem_reg[10][53]_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w2_reg[21]_i_3__0 
       (.I0(\key_mem_reg[10][84]_0 ),
        .I1(dec_new_block[81]),
        .I2(round_key[42]),
        .I3(dec_new_block[66]),
        .I4(op158_in[3]),
        .I5(\block_w1_reg_reg[31]_0 ),
        .O(\block_w1_reg_reg[20] ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w2_reg[21]_i_5 
       (.I0(\key_mem_reg[9]__0 [53]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [53]),
        .O(\block_w2_reg[21]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w2_reg[21]_i_6 
       (.I0(\key_mem_reg[7]__0 [53]),
        .I1(\key_mem_reg[6]__0 [53]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[5]__0 [53]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [53]),
        .O(\block_w2_reg[21]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w2_reg[21]_i_7 
       (.I0(\key_mem_reg[3]__0 [53]),
        .I1(\key_mem_reg[2]__0 [53]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[1]__0 [53]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [53]),
        .O(\block_w2_reg[21]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w2_reg[22]_i_2 
       (.I0(round_key[52]),
        .I1(dec_new_block[82]),
        .I2(round_key[43]),
        .I3(dec_new_block[67]),
        .I4(\block_w0_reg_reg[5] ),
        .I5(op158_in[4]),
        .O(\block_w1_reg_reg[21] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w2_reg[22]_i_2__0 
       (.I0(\key_mem_reg[10]__0 [54]),
        .I1(\block_w2_reg[22]_i_5_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w2_reg[22]_i_6_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w2_reg[22]_i_7_n_0 ),
        .O(\key_mem_reg[10][54]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w2_reg[22]_i_5 
       (.I0(\key_mem_reg[9]__0 [54]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [54]),
        .O(\block_w2_reg[22]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w2_reg[22]_i_6 
       (.I0(\key_mem_reg[7]__0 [54]),
        .I1(\key_mem_reg[6]__0 [54]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[5]__0 [54]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [54]),
        .O(\block_w2_reg[22]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w2_reg[22]_i_7 
       (.I0(\key_mem_reg[3]__0 [54]),
        .I1(\key_mem_reg[2]__0 [54]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[1]__0 [54]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [54]),
        .O(\block_w2_reg[22]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w2_reg[23]_i_2 
       (.I0(\block_w2_reg_reg[23]_0 ),
        .I1(\block_w1_reg_reg[31] [4]),
        .I2(op159_in[2]),
        .I3(op158_in[5]),
        .O(\block_w1_reg_reg[21]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w2_reg[23]_i_2__0 
       (.I0(\key_mem_reg[10]__0 [55]),
        .I1(\block_w2_reg[23]_i_5__0_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w2_reg[23]_i_6_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w2_reg[23]_i_7_n_0 ),
        .O(round_key[30]));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w2_reg[23]_i_5 
       (.I0(round_key[53]),
        .I1(dec_new_block[83]),
        .O(op159_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w2_reg[23]_i_5__0 
       (.I0(\key_mem_reg[9]__0 [55]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [55]),
        .O(\block_w2_reg[23]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w2_reg[23]_i_6 
       (.I0(\key_mem_reg[7]__0 [55]),
        .I1(\key_mem_reg[6]__0 [55]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[5]__0 [55]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [55]),
        .O(\block_w2_reg[23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w2_reg[23]_i_7 
       (.I0(\key_mem_reg[3]__0 [55]),
        .I1(\key_mem_reg[2]__0 [55]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[1]__0 [55]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [55]),
        .O(\block_w2_reg[23]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w2_reg[24]_i_2 
       (.I0(round_key[20]),
        .I1(dec_new_block[31]),
        .I2(\block_w1_reg_reg[5]_0 ),
        .I3(op127_in[0]),
        .I4(\block_w2_reg_reg[31] [4]),
        .I5(op127_in[4]),
        .O(\block_w2_reg_reg[0]_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w2_reg[24]_i_2__0 
       (.I0(\key_mem_reg[10]__0 [56]),
        .I1(\block_w2_reg[24]_i_5_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w2_reg[24]_i_6_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w2_reg[24]_i_7_n_0 ),
        .O(round_key[31]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w2_reg[24]_i_5 
       (.I0(\key_mem_reg[9]__0 [56]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [56]),
        .O(\block_w2_reg[24]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w2_reg[24]_i_6 
       (.I0(\key_mem_reg[7]__0 [56]),
        .I1(\key_mem_reg[6]__0 [56]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[5]__0 [56]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [56]),
        .O(\block_w2_reg[24]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w2_reg[24]_i_7 
       (.I0(\key_mem_reg[3]__0 [56]),
        .I1(\key_mem_reg[2]__0 [56]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[1]__0 [56]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [56]),
        .O(\block_w2_reg[24]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w2_reg[25]_i_10 
       (.I0(\key_mem_reg[7]__0 [57]),
        .I1(\key_mem_reg[6]__0 [57]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[5]__0 [57]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [57]),
        .O(\block_w2_reg[25]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w2_reg[25]_i_11 
       (.I0(\key_mem_reg[3]__0 [57]),
        .I1(\key_mem_reg[2]__0 [57]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[1]__0 [57]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [57]),
        .O(\block_w2_reg[25]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w2_reg[25]_i_2__0 
       (.I0(\block_w2_reg_reg[31] [0]),
        .I1(\block_w2_reg_reg[25] ),
        .I2(op126_in[4]),
        .I3(op127_in[4]),
        .I4(op126_in[1]),
        .I5(op127_in[0]),
        .O(\block_w2_reg_reg[24] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w2_reg[25]_i_5 
       (.I0(\key_mem_reg[10]__0 [57]),
        .I1(\block_w2_reg[25]_i_9_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w2_reg[25]_i_10_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w2_reg[25]_i_11_n_0 ),
        .O(round_key[32]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w2_reg[25]_i_9 
       (.I0(\key_mem_reg[9]__0 [57]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [57]),
        .O(\block_w2_reg[25]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w2_reg[26]_i_2 
       (.I0(p_0_in38_in[1]),
        .I1(op127_in[1]),
        .I2(\block_w1_reg_reg[5]_0 ),
        .I3(\block_w2_reg_reg[31] [1]),
        .O(\block_w2_reg_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w2_reg[26]_i_2__0 
       (.I0(\key_mem_reg[10]__0 [58]),
        .I1(\block_w2_reg[26]_i_5_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w2_reg[26]_i_6_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w2_reg[26]_i_7_n_0 ),
        .O(round_key[33]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w2_reg[26]_i_3__0 
       (.I0(\key_mem_reg[10][49]_0 ),
        .I1(dec_new_block[47]),
        .I2(op126_in[2]),
        .I3(op127_in[4]),
        .I4(\block_w0_reg_reg[9]_0 ),
        .O(\block_w2_reg_reg[17]_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w2_reg[26]_i_4 
       (.I0(round_key[23]),
        .I1(dec_new_block[38]),
        .I2(round_key[31]),
        .I3(dec_new_block[54]),
        .I4(dec_new_block[37]),
        .I5(\key_mem_reg[10][39]_0 ),
        .O(\block_w2_reg_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w2_reg[26]_i_5 
       (.I0(\key_mem_reg[9]__0 [58]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [58]),
        .O(\block_w2_reg[26]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w2_reg[26]_i_6 
       (.I0(\key_mem_reg[7]__0 [58]),
        .I1(\key_mem_reg[6]__0 [58]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[5]__0 [58]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [58]),
        .O(\block_w2_reg[26]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w2_reg[26]_i_7 
       (.I0(\key_mem_reg[3]__0 [58]),
        .I1(\key_mem_reg[2]__0 [58]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[1]__0 [58]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [58]),
        .O(\block_w2_reg[26]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w2_reg[27]_i_10 
       (.I0(\key_mem_reg[7]__0 [59]),
        .I1(\key_mem_reg[6]__0 [59]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[5]__0 [59]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [59]),
        .O(\block_w2_reg[27]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w2_reg[27]_i_11 
       (.I0(\key_mem_reg[3]__0 [59]),
        .I1(\key_mem_reg[2]__0 [59]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[1]__0 [59]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [59]),
        .O(\block_w2_reg[27]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w2_reg[27]_i_5 
       (.I0(\key_mem_reg[10]__0 [59]),
        .I1(\block_w2_reg[27]_i_9_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w2_reg[27]_i_10_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w2_reg[27]_i_11_n_0 ),
        .O(round_key[34]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w2_reg[27]_i_9 
       (.I0(\key_mem_reg[9]__0 [59]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [59]),
        .O(\block_w2_reg[27]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w2_reg[28]_i_10 
       (.I0(\key_mem_reg[7]__0 [60]),
        .I1(\key_mem_reg[6]__0 [60]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[5]__0 [60]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [60]),
        .O(\block_w2_reg[28]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w2_reg[28]_i_11 
       (.I0(\key_mem_reg[3]__0 [60]),
        .I1(\key_mem_reg[2]__0 [60]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[1]__0 [60]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [60]),
        .O(\block_w2_reg[28]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \block_w2_reg[28]_i_4__0 
       (.I0(\block_w0_reg_reg[9]_0 ),
        .I1(\dec_block/op129_in [2]),
        .I2(op126_in[2]),
        .O(\block_w2_reg_reg[6]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w2_reg[28]_i_5 
       (.I0(\key_mem_reg[10]__0 [60]),
        .I1(\block_w2_reg[28]_i_9_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w2_reg[28]_i_10_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w2_reg[28]_i_11_n_0 ),
        .O(round_key[35]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w2_reg[28]_i_9 
       (.I0(\key_mem_reg[9]__0 [60]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [60]),
        .O(\block_w2_reg[28]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w2_reg[29]_i_2 
       (.I0(\key_mem_reg[10]__0 [61]),
        .I1(\block_w2_reg[29]_i_5__0_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w2_reg[29]_i_6_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w2_reg[29]_i_7_n_0 ),
        .O(round_key[36]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w2_reg[29]_i_3__0 
       (.I0(\key_mem_reg[10][52]_0 ),
        .I1(dec_new_block[50]),
        .I2(\key_mem_reg[10][45]_0 ),
        .I3(dec_new_block[43]),
        .I4(\block_w2_reg_reg[31] [3]),
        .I5(\block_w1_reg_reg[7]_3 ),
        .O(\block_w2_reg_reg[20] ));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w2_reg[29]_i_5 
       (.I0(round_key[35]),
        .I1(dec_new_block[58]),
        .O(\block_w2_reg_reg[31] [3]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w2_reg[29]_i_5__0 
       (.I0(\key_mem_reg[9]__0 [61]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [61]),
        .O(\block_w2_reg[29]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w2_reg[29]_i_6 
       (.I0(\key_mem_reg[7]__0 [61]),
        .I1(\key_mem_reg[6]__0 [61]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[5]__0 [61]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [61]),
        .O(\block_w2_reg[29]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w2_reg[29]_i_7 
       (.I0(\key_mem_reg[3]__0 [61]),
        .I1(\key_mem_reg[2]__0 [61]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[1]__0 [61]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [61]),
        .O(\block_w2_reg[29]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w2_reg[2]_i_2 
       (.I0(\block_w2_reg_reg[2]_1 ),
        .I1(\block_w2_reg_reg[2]_2 ),
        .I2(op95_in[4]),
        .I3(\block_w3_reg_reg[31] [4]),
        .I4(\block_w3_reg_reg[31] [1]),
        .I5(p_0_in31_in[1]),
        .O(\block_w3_reg_reg[18] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w2_reg[2]_i_2__0 
       (.I0(\key_mem_reg[10]__0 [34]),
        .I1(\block_w2_reg[2]_i_5_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w2_reg[2]_i_6_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w2_reg[2]_i_7_n_0 ),
        .O(round_key[22]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w2_reg[2]_i_5 
       (.I0(\key_mem_reg[9]__0 [34]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [34]),
        .O(\block_w2_reg[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w2_reg[2]_i_6 
       (.I0(\key_mem_reg[7]__0 [34]),
        .I1(\key_mem_reg[6]__0 [34]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[5]__0 [34]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [34]),
        .O(\block_w2_reg[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w2_reg[2]_i_7 
       (.I0(\key_mem_reg[3]__0 [34]),
        .I1(\key_mem_reg[2]__0 [34]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[1]__0 [34]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [34]),
        .O(\block_w2_reg[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w2_reg[30]_i_2 
       (.I0(round_key[36]),
        .I1(dec_new_block[59]),
        .I2(round_key[27]),
        .I3(dec_new_block[44]),
        .I4(\block_w0_reg_reg[9]_0 ),
        .I5(op127_in[2]),
        .O(\block_w2_reg_reg[29] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w2_reg[30]_i_2__0 
       (.I0(\key_mem_reg[10]__0 [62]),
        .I1(\block_w2_reg[30]_i_5_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w2_reg[30]_i_6_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w2_reg[30]_i_7_n_0 ),
        .O(round_key[37]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w2_reg[30]_i_5 
       (.I0(\key_mem_reg[9]__0 [62]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [62]),
        .O(\block_w2_reg[30]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w2_reg[30]_i_6 
       (.I0(\key_mem_reg[7]__0 [62]),
        .I1(\key_mem_reg[6]__0 [62]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[5]__0 [62]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [62]),
        .O(\block_w2_reg[30]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w2_reg[30]_i_7 
       (.I0(\key_mem_reg[3]__0 [62]),
        .I1(\key_mem_reg[2]__0 [62]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[1]__0 [62]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [62]),
        .O(\block_w2_reg[30]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w2_reg[31]_i_10 
       (.I0(\key_mem_reg[7]__0 [63]),
        .I1(\key_mem_reg[6]__0 [63]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[5]__0 [63]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [63]),
        .O(\block_w2_reg[31]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \block_w2_reg[31]_i_11 
       (.I0(muxed_round_nr[1]),
        .I1(muxed_round_nr[2]),
        .I2(\block_w3_reg[0]_i_2__0_0 ),
        .I3(\FSM_sequential_aes_core_ctrl_reg_reg[0]_1 ),
        .I4(\block_w3_reg[0]_i_2__0_1 ),
        .O(\block_w2_reg[31]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w2_reg[31]_i_12 
       (.I0(\key_mem_reg[3]__0 [63]),
        .I1(\key_mem_reg[2]__0 [63]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[1]__0 [63]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [63]),
        .O(\block_w2_reg[31]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w2_reg[31]_i_3__0 
       (.I0(\block_w2_reg_reg[31]_0 ),
        .I1(op127_in[4]),
        .I2(op127_in[3]),
        .I3(\dec_block/op129_in [6]),
        .O(\block_w2_reg_reg[29]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w2_reg[31]_i_4 
       (.I0(\key_mem_reg[10]__0 [63]),
        .I1(\block_w2_reg[31]_i_8_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w2_reg[31]_i_10_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w2_reg[31]_i_12_n_0 ),
        .O(round_key[38]));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w2_reg[31]_i_5__0 
       (.I0(round_key[37]),
        .I1(dec_new_block[60]),
        .O(\dec_block/op129_in [6]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w2_reg[31]_i_8 
       (.I0(\key_mem_reg[9]__0 [63]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [63]),
        .O(\block_w2_reg[31]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w2_reg[3]_i_10 
       (.I0(\key_mem_reg[7]__0 [35]),
        .I1(\key_mem_reg[6]__0 [35]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[5]__0 [35]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [35]),
        .O(\block_w2_reg[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w2_reg[3]_i_11 
       (.I0(\key_mem_reg[3]__0 [35]),
        .I1(\key_mem_reg[2]__0 [35]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[1]__0 [35]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [35]),
        .O(\block_w2_reg[3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w2_reg[3]_i_5 
       (.I0(round_key[9]),
        .I1(dec_new_block[14]),
        .I2(\key_mem_reg[10][19]_0 ),
        .I3(dec_new_block[18]),
        .I4(dec_new_block[10]),
        .I5(\key_mem_reg[10][11]_0 ),
        .O(\block_w3_reg_reg[15]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w2_reg[3]_i_5__0 
       (.I0(\key_mem_reg[10]__0 [35]),
        .I1(\block_w2_reg[3]_i_9_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w2_reg[3]_i_10_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w2_reg[3]_i_11_n_0 ),
        .O(\key_mem_reg[10][99]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w2_reg[3]_i_9 
       (.I0(\key_mem_reg[9]__0 [35]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [35]),
        .O(\block_w2_reg[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w2_reg[4]_i_10 
       (.I0(\key_mem_reg[7]__0 [36]),
        .I1(\key_mem_reg[6]__0 [36]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[5]__0 [36]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [36]),
        .O(\block_w2_reg[4]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w2_reg[4]_i_11 
       (.I0(\key_mem_reg[3]__0 [36]),
        .I1(\key_mem_reg[2]__0 [36]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[1]__0 [36]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [36]),
        .O(\block_w2_reg[4]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \block_w2_reg[4]_i_3 
       (.I0(\block_w2_reg_reg[5]_2 ),
        .I1(op96_in[0]),
        .I2(p_0_in31_in[2]),
        .O(\block_w3_reg_reg[14]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w2_reg[4]_i_5 
       (.I0(\key_mem_reg[10]__0 [36]),
        .I1(\block_w2_reg[4]_i_9_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w2_reg[4]_i_10_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w2_reg[4]_i_11_n_0 ),
        .O(\key_mem_reg[10][36]_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w2_reg[4]_i_6 
       (.I0(round_key[16]),
        .I1(dec_new_block[27]),
        .I2(round_key[6]),
        .I3(dec_new_block[11]),
        .I4(dec_new_block[19]),
        .I5(\key_mem_reg[10][20]_0 ),
        .O(\block_w3_reg_reg[28]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w2_reg[4]_i_9 
       (.I0(\key_mem_reg[9]__0 [36]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [36]),
        .O(\block_w2_reg[4]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w2_reg[5]_i_2 
       (.I0(\key_mem_reg[10]__0 [37]),
        .I1(\block_w2_reg[5]_i_5_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w2_reg[5]_i_6_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w2_reg[5]_i_7_n_0 ),
        .O(\key_mem_reg[10][37]_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w2_reg[5]_i_3__0 
       (.I0(\key_mem_reg[10][4]_0 ),
        .I1(dec_new_block[3]),
        .I2(\key_mem_reg[10][21]_0 ),
        .I3(dec_new_block[20]),
        .I4(\block_w3_reg_reg[31] [3]),
        .I5(\block_w3_reg_reg[31]_0 ),
        .O(\block_w3_reg_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w2_reg[5]_i_5 
       (.I0(\key_mem_reg[9]__0 [37]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [37]),
        .O(\block_w2_reg[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w2_reg[5]_i_6 
       (.I0(\key_mem_reg[7]__0 [37]),
        .I1(\key_mem_reg[6]__0 [37]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[5]__0 [37]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [37]),
        .O(\block_w2_reg[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w2_reg[5]_i_7 
       (.I0(\key_mem_reg[3]__0 [37]),
        .I1(\key_mem_reg[2]__0 [37]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[1]__0 [37]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [37]),
        .O(\block_w2_reg[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w2_reg[6]_i_2 
       (.I0(\key_mem_reg[10][5]_0 ),
        .I1(dec_new_block[4]),
        .I2(\key_mem_reg[10][22]_0 ),
        .I3(dec_new_block[21]),
        .I4(\block_w2_reg_reg[5]_2 ),
        .I5(\dec_block/op98_in [5]),
        .O(\block_w3_reg_reg[5] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w2_reg[6]_i_2__0 
       (.I0(\key_mem_reg[10]__0 [38]),
        .I1(\block_w2_reg[6]_i_5_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w2_reg[6]_i_6_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w2_reg[6]_i_7_n_0 ),
        .O(\key_mem_reg[10][38]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w2_reg[6]_i_5 
       (.I0(\key_mem_reg[9]__0 [38]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [38]),
        .O(\block_w2_reg[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w2_reg[6]_i_6 
       (.I0(\key_mem_reg[7]__0 [38]),
        .I1(\key_mem_reg[6]__0 [38]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[5]__0 [38]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [38]),
        .O(\block_w2_reg[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w2_reg[6]_i_7 
       (.I0(\key_mem_reg[3]__0 [38]),
        .I1(\key_mem_reg[2]__0 [38]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[1]__0 [38]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [38]),
        .O(\block_w2_reg[6]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w2_reg[7]_i_2 
       (.I0(\block_w2_reg_reg[7]_1 ),
        .I1(op95_in[4]),
        .I2(p_0_in31_in[3]),
        .I3(\dec_block/op98_in [6]),
        .O(\block_w3_reg_reg[21]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w2_reg[7]_i_2__0 
       (.I0(\key_mem_reg[10]__0 [39]),
        .I1(\block_w2_reg[7]_i_5_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w2_reg[7]_i_6_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w2_reg[7]_i_7_n_0 ),
        .O(\key_mem_reg[10][39]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w2_reg[7]_i_5 
       (.I0(\key_mem_reg[9]__0 [39]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [39]),
        .O(\block_w2_reg[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w2_reg[7]_i_6 
       (.I0(\key_mem_reg[7]__0 [39]),
        .I1(\key_mem_reg[6]__0 [39]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[5]__0 [39]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [39]),
        .O(\block_w2_reg[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w2_reg[7]_i_7 
       (.I0(\key_mem_reg[3]__0 [39]),
        .I1(\key_mem_reg[2]__0 [39]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[1]__0 [39]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [39]),
        .O(\block_w2_reg[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w2_reg[8]_i_2 
       (.I0(round_key[73]),
        .I1(dec_new_block[108]),
        .I2(\block_w3_reg_reg[5]_0 ),
        .I3(p_0_in54_in[0]),
        .I4(\block_w0_reg_reg[7] ),
        .I5(op190_in[5]),
        .O(\block_w0_reg_reg[16]_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w2_reg[8]_i_2__0 
       (.I0(\key_mem_reg[10]__0 [40]),
        .I1(\block_w2_reg[8]_i_5_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w2_reg[8]_i_6_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w2_reg[8]_i_7_n_0 ),
        .O(round_key[23]));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w2_reg[8]_i_3__0 
       (.I0(round_key[77]),
        .I1(dec_new_block[116]),
        .O(\block_w0_reg_reg[31] [0]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w2_reg[8]_i_5 
       (.I0(\key_mem_reg[9]__0 [40]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [40]),
        .O(\block_w2_reg[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w2_reg[8]_i_6 
       (.I0(\key_mem_reg[7]__0 [40]),
        .I1(\key_mem_reg[6]__0 [40]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[5]__0 [40]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [40]),
        .O(\block_w2_reg[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w2_reg[8]_i_7 
       (.I0(\key_mem_reg[3]__0 [40]),
        .I1(\key_mem_reg[2]__0 [40]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[1]__0 [40]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [40]),
        .O(\block_w2_reg[8]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w2_reg[9]_i_10 
       (.I0(\key_mem_reg[7]__0 [41]),
        .I1(\key_mem_reg[6]__0 [41]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[5]__0 [41]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [41]),
        .O(\block_w2_reg[9]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w2_reg[9]_i_11 
       (.I0(\key_mem_reg[3]__0 [41]),
        .I1(\key_mem_reg[2]__0 [41]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[1]__0 [41]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [41]),
        .O(\block_w2_reg[9]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w2_reg[9]_i_2__0 
       (.I0(op190_in[0]),
        .I1(\block_w2_reg_reg[9]_0 ),
        .I2(\block_w0_reg_reg[7] ),
        .I3(\block_w0_reg_reg[31] [4]),
        .I4(p_0_in54_in[0]),
        .I5(\block_w0_reg_reg[31] [1]),
        .O(\block_w0_reg_reg[8] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w2_reg[9]_i_5 
       (.I0(\key_mem_reg[10]__0 [41]),
        .I1(\block_w2_reg[9]_i_9_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w2_reg[9]_i_10_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w2_reg[9]_i_11_n_0 ),
        .O(round_key[24]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w2_reg[9]_i_9 
       (.I0(\key_mem_reg[9]__0 [41]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [41]),
        .O(\block_w2_reg[9]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w3_reg[0]_i_2 
       (.I0(round_key[77]),
        .I1(dec_new_block[116]),
        .I2(round_key[68]),
        .I3(dec_new_block[100]),
        .I4(dec_new_block[99]),
        .I5(round_key[67]),
        .O(\block_w0_reg_reg[24] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w3_reg[0]_i_2__0 
       (.I0(\key_mem_reg[10]__0 [0]),
        .I1(\block_w3_reg[0]_i_4__0_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w3_reg[0]_i_5_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w3_reg[0]_i_6_n_0 ),
        .O(\key_mem_reg[10][0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \block_w3_reg[0]_i_4 
       (.I0(round_key[73]),
        .I1(dec_new_block[108]),
        .I2(\block_w0_reg_reg[31] [4]),
        .O(\block_w0_reg_reg[16]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w3_reg[0]_i_4__0 
       (.I0(\key_mem_reg[9]__0 [0]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [0]),
        .O(\block_w3_reg[0]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w3_reg[0]_i_5 
       (.I0(\key_mem_reg[7]__0 [0]),
        .I1(\key_mem_reg[6]__0 [0]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[5]__0 [0]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [0]),
        .O(\block_w3_reg[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w3_reg[0]_i_6 
       (.I0(\key_mem_reg[3]__0 [0]),
        .I1(\key_mem_reg[2]__0 [0]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[1]__0 [0]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [0]),
        .O(\block_w3_reg[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w3_reg[10]_i_2 
       (.I0(op158_in[1]),
        .I1(\dec_block/op161_in ),
        .I2(\block_w3_reg_reg[10]_0 ),
        .I3(op159_in[3]),
        .I4(p_0_in46_in[1]),
        .O(\block_w1_reg_reg[9] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w3_reg[10]_i_2__0 
       (.I0(\key_mem_reg[10]__0 [10]),
        .I1(\block_w3_reg[10]_i_4__0_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w3_reg[10]_i_5_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w3_reg[10]_i_6_n_0 ),
        .O(round_key[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w3_reg[10]_i_3__0 
       (.I0(round_key[45]),
        .I1(dec_new_block[69]),
        .I2(round_key[55]),
        .I3(dec_new_block[85]),
        .I4(dec_new_block[68]),
        .I5(round_key[44]),
        .O(\block_w1_reg_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \block_w3_reg[10]_i_4 
       (.I0(\block_w0_reg_reg[5] ),
        .I1(op159_in[1]),
        .I2(p_0_in46_in[2]),
        .O(\block_w1_reg_reg[30]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w3_reg[10]_i_4__0 
       (.I0(\key_mem_reg[9]__0 [10]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [10]),
        .O(\block_w3_reg[10]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w3_reg[10]_i_5 
       (.I0(\key_mem_reg[7]__0 [10]),
        .I1(\key_mem_reg[6]__0 [10]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[5]__0 [10]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [10]),
        .O(\block_w3_reg[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w3_reg[10]_i_6 
       (.I0(\key_mem_reg[3]__0 [10]),
        .I1(\key_mem_reg[2]__0 [10]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[1]__0 [10]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [10]),
        .O(\block_w3_reg[10]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w3_reg[10]_i_7__0 
       (.I0(round_key[40]),
        .I1(dec_new_block[63]),
        .O(p_0_in46_in[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w3_reg[11]_i_2__0 
       (.I0(\key_mem_reg[10][83]_0 ),
        .I1(dec_new_block[80]),
        .I2(\block_w3_reg_reg[11] ),
        .I3(\block_w3_reg_reg[11]_0 ),
        .I4(p_0_in46_in[2]),
        .I5(op158_in[2]),
        .O(\block_w1_reg_reg[19] ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w3_reg[11]_i_4 
       (.I0(op158_in[0]),
        .I1(\block_w1_reg_reg[31] [0]),
        .I2(p_0_in46_in[0]),
        .I3(op159_in[0]),
        .O(\block_w1_reg_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w3_reg[11]_i_4__0 
       (.I0(\key_mem_reg[10]__0 [11]),
        .I1(\block_w3_reg[11]_i_6_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w3_reg[11]_i_7__0_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w3_reg[11]_i_8_n_0 ),
        .O(\key_mem_reg[10][11]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w3_reg[11]_i_6 
       (.I0(\key_mem_reg[9]__0 [11]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [11]),
        .O(\block_w3_reg[11]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w3_reg[11]_i_7 
       (.I0(round_key[39]),
        .I1(dec_new_block[62]),
        .O(p_0_in46_in[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w3_reg[11]_i_7__0 
       (.I0(\key_mem_reg[7]__0 [11]),
        .I1(\key_mem_reg[6]__0 [11]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[5]__0 [11]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [11]),
        .O(\block_w3_reg[11]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w3_reg[11]_i_8 
       (.I0(\key_mem_reg[3]__0 [11]),
        .I1(\key_mem_reg[2]__0 [11]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[1]__0 [11]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [11]),
        .O(\block_w3_reg[11]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \block_w3_reg[12]_i_4 
       (.I0(\block_w3_reg_reg[10]_0 ),
        .I1(\dec_block/op161_in ),
        .I2(op158_in[2]),
        .O(\block_w1_reg_reg[22] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w3_reg[12]_i_4__0 
       (.I0(\key_mem_reg[10]__0 [12]),
        .I1(\block_w3_reg[12]_i_6_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w3_reg[12]_i_7__0_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w3_reg[12]_i_8__0_n_0 ),
        .O(round_key[6]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w3_reg[12]_i_6 
       (.I0(\key_mem_reg[9]__0 [12]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [12]),
        .O(\block_w3_reg[12]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w3_reg[12]_i_7 
       (.I0(round_key[59]),
        .I1(dec_new_block[89]),
        .O(\block_w1_reg_reg[31] [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w3_reg[12]_i_7__0 
       (.I0(\key_mem_reg[7]__0 [12]),
        .I1(\key_mem_reg[6]__0 [12]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[5]__0 [12]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [12]),
        .O(\block_w3_reg[12]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w3_reg[12]_i_8 
       (.I0(round_key[46]),
        .I1(dec_new_block[70]),
        .O(op158_in[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w3_reg[12]_i_8__0 
       (.I0(\key_mem_reg[3]__0 [12]),
        .I1(\key_mem_reg[2]__0 [12]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[1]__0 [12]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [12]),
        .O(\block_w3_reg[12]_i_8__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w3_reg[12]_i_9 
       (.I0(round_key[56]),
        .I1(dec_new_block[86]),
        .O(\block_w1_reg_reg[31] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w3_reg[13]_i_10 
       (.I0(round_key[51]),
        .I1(dec_new_block[79]),
        .O(op159_in[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w3_reg[13]_i_12 
       (.I0(round_key[47]),
        .I1(dec_new_block[71]),
        .O(op158_in[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w3_reg[13]_i_13 
       (.I0(round_key[57]),
        .I1(dec_new_block[87]),
        .O(\dec_block/op161_in ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w3_reg[13]_i_2 
       (.I0(\key_mem_reg[10]__0 [13]),
        .I1(\block_w3_reg[13]_i_4__0_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w3_reg[13]_i_5_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w3_reg[13]_i_6_n_0 ),
        .O(round_key[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w3_reg[13]_i_3__0 
       (.I0(round_key[60]),
        .I1(dec_new_block[90]),
        .I2(\key_mem_reg[10][68]_0 ),
        .I3(dec_new_block[65]),
        .I4(op158_in[3]),
        .I5(\block_w2_reg_reg[23]_0 ),
        .O(\block_w1_reg_reg[29] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w3_reg[13]_i_4 
       (.I0(p_0_in46_in[2]),
        .I1(op159_in[1]),
        .I2(\block_w0_reg_reg[5] ),
        .I3(op158_in[2]),
        .I4(\dec_block/op161_in ),
        .I5(\block_w3_reg_reg[10]_0 ),
        .O(\block_w1_reg_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w3_reg[13]_i_4__0 
       (.I0(\key_mem_reg[9]__0 [13]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [13]),
        .O(\block_w3_reg[13]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w3_reg[13]_i_5 
       (.I0(\key_mem_reg[7]__0 [13]),
        .I1(\key_mem_reg[6]__0 [13]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[5]__0 [13]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [13]),
        .O(\block_w3_reg[13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w3_reg[13]_i_6 
       (.I0(\key_mem_reg[3]__0 [13]),
        .I1(\key_mem_reg[2]__0 [13]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[1]__0 [13]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [13]),
        .O(\block_w3_reg[13]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w3_reg[13]_i_7__0 
       (.I0(round_key[48]),
        .I1(dec_new_block[73]),
        .O(op158_in[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w3_reg[13]_i_9 
       (.I0(round_key[41]),
        .I1(dec_new_block[64]),
        .O(p_0_in46_in[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w3_reg[14]_i_2 
       (.I0(round_key[42]),
        .I1(dec_new_block[66]),
        .I2(round_key[61]),
        .I3(dec_new_block[91]),
        .I4(\block_w3_reg_reg[10]_0 ),
        .I5(op158_in[4]),
        .O(\block_w1_reg_reg[5] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w3_reg[14]_i_2__0 
       (.I0(\key_mem_reg[10]__0 [14]),
        .I1(\block_w3_reg[14]_i_4_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w3_reg[14]_i_5_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w3_reg[14]_i_6_n_0 ),
        .O(round_key[8]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w3_reg[14]_i_4 
       (.I0(\key_mem_reg[9]__0 [14]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [14]),
        .O(\block_w3_reg[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w3_reg[14]_i_5 
       (.I0(\key_mem_reg[7]__0 [14]),
        .I1(\key_mem_reg[6]__0 [14]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[5]__0 [14]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [14]),
        .O(\block_w3_reg[14]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w3_reg[14]_i_6 
       (.I0(\key_mem_reg[3]__0 [14]),
        .I1(\key_mem_reg[2]__0 [14]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[1]__0 [14]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [14]),
        .O(\block_w3_reg[14]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w3_reg[14]_i_7__0 
       (.I0(\key_mem_reg[10][77]_0 ),
        .I1(dec_new_block[74]),
        .O(op158_in[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w3_reg[15]_i_10 
       (.I0(round_key[62]),
        .I1(dec_new_block[92]),
        .O(\block_w1_reg_reg[31] [4]));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w3_reg[15]_i_11 
       (.I0(round_key[54]),
        .I1(dec_new_block[84]),
        .O(op159_in[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w3_reg[15]_i_2 
       (.I0(round_key[44]),
        .I1(dec_new_block[68]),
        .I2(round_key[43]),
        .I3(dec_new_block[67]),
        .I4(\block_w1_reg_reg[31]_0 ),
        .I5(op158_in[5]),
        .O(\block_w1_reg_reg[7] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w3_reg[15]_i_2__0 
       (.I0(\key_mem_reg[10]__0 [15]),
        .I1(\block_w3_reg[15]_i_4_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w3_reg[15]_i_5_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w3_reg[15]_i_6_n_0 ),
        .O(round_key[9]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w3_reg[15]_i_4 
       (.I0(\key_mem_reg[9]__0 [15]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [15]),
        .O(\block_w3_reg[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w3_reg[15]_i_5 
       (.I0(\key_mem_reg[7]__0 [15]),
        .I1(\key_mem_reg[6]__0 [15]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[5]__0 [15]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [15]),
        .O(\block_w3_reg[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w3_reg[15]_i_6 
       (.I0(\key_mem_reg[3]__0 [15]),
        .I1(\key_mem_reg[2]__0 [15]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[1]__0 [15]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [15]),
        .O(\block_w3_reg[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w3_reg[15]_i_7__0 
       (.I0(\key_mem_reg[10][78]_0 ),
        .I1(dec_new_block[75]),
        .O(op158_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w3_reg[16]_i_2 
       (.I0(round_key[20]),
        .I1(dec_new_block[31]),
        .I2(op126_in[0]),
        .I3(\block_w2_reg_reg[31] [0]),
        .O(\block_w2_reg_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w3_reg[16]_i_2__0 
       (.I0(\key_mem_reg[10]__0 [16]),
        .I1(\block_w3_reg[16]_i_4_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w3_reg[16]_i_5_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w3_reg[16]_i_6__0_n_0 ),
        .O(\key_mem_reg[10][16]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \block_w3_reg[16]_i_3__0 
       (.I0(op126_in[4]),
        .I1(op127_in[4]),
        .O(\block_w2_reg_reg[15]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w3_reg[16]_i_4 
       (.I0(\key_mem_reg[9]__0 [16]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [16]),
        .O(\block_w3_reg[16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w3_reg[16]_i_5 
       (.I0(\key_mem_reg[7]__0 [16]),
        .I1(\key_mem_reg[6]__0 [16]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[5]__0 [16]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [16]),
        .O(\block_w3_reg[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w3_reg[16]_i_6 
       (.I0(round_key[30]),
        .I1(dec_new_block[53]),
        .O(op127_in[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w3_reg[16]_i_6__0 
       (.I0(\key_mem_reg[3]__0 [16]),
        .I1(\key_mem_reg[2]__0 [16]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[1]__0 [16]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [16]),
        .O(\block_w3_reg[16]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w3_reg[17]_i_2__0 
       (.I0(\block_w2_reg_reg[7] ),
        .I1(op126_in[4]),
        .O(\block_w2_reg_reg[7]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w3_reg[17]_i_3__0 
       (.I0(round_key[23]),
        .I1(dec_new_block[38]),
        .O(op126_in[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w3_reg[17]_i_4 
       (.I0(\key_mem_reg[10]__0 [17]),
        .I1(\block_w3_reg[17]_i_6_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w3_reg[17]_i_7_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w3_reg[17]_i_8_n_0 ),
        .O(\key_mem_reg[10][17]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w3_reg[17]_i_6 
       (.I0(\key_mem_reg[9]__0 [17]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [17]),
        .O(\block_w3_reg[17]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w3_reg[17]_i_7 
       (.I0(\key_mem_reg[7]__0 [17]),
        .I1(\key_mem_reg[6]__0 [17]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[5]__0 [17]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [17]),
        .O(\block_w3_reg[17]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w3_reg[17]_i_8 
       (.I0(\key_mem_reg[3]__0 [17]),
        .I1(\key_mem_reg[2]__0 [17]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[1]__0 [17]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [17]),
        .O(\block_w3_reg[17]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w3_reg[18]_i_2 
       (.I0(op126_in[2]),
        .I1(\dec_block/op129_in [2]),
        .I2(\block_w0_reg_reg[9]_0 ),
        .I3(op126_in[1]),
        .O(\block_w2_reg_reg[10] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w3_reg[18]_i_2__0 
       (.I0(\key_mem_reg[10]__0 [18]),
        .I1(\block_w3_reg[18]_i_4__0_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w3_reg[18]_i_5_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w3_reg[18]_i_6_n_0 ),
        .O(round_key[10]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w3_reg[18]_i_3__0 
       (.I0(\key_mem_reg[10][49]_0 ),
        .I1(dec_new_block[47]),
        .I2(p_0_in38_in[1]),
        .I3(\block_w2_reg_reg[31] [4]),
        .I4(op126_in[4]),
        .O(\block_w2_reg_reg[17] ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w3_reg[18]_i_4 
       (.I0(round_key[20]),
        .I1(dec_new_block[31]),
        .I2(op127_in[0]),
        .I3(\block_w1_reg_reg[5]_0 ),
        .O(\block_w2_reg_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w3_reg[18]_i_4__0 
       (.I0(\key_mem_reg[9]__0 [18]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [18]),
        .O(\block_w3_reg[18]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w3_reg[18]_i_5 
       (.I0(\key_mem_reg[7]__0 [18]),
        .I1(\key_mem_reg[6]__0 [18]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[5]__0 [18]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [18]),
        .O(\block_w3_reg[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w3_reg[18]_i_6 
       (.I0(\key_mem_reg[3]__0 [18]),
        .I1(\key_mem_reg[2]__0 [18]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[1]__0 [18]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [18]),
        .O(\block_w3_reg[18]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w3_reg[19]_i_3__0 
       (.I0(round_key[20]),
        .I1(dec_new_block[31]),
        .I2(op127_in[0]),
        .I3(op126_in[0]),
        .I4(\block_w2_reg_reg[31] [0]),
        .O(\block_w2_reg_reg[0] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w3_reg[19]_i_4 
       (.I0(\key_mem_reg[10]__0 [19]),
        .I1(\block_w3_reg[19]_i_6_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w3_reg[19]_i_7__0_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w3_reg[19]_i_8__0_n_0 ),
        .O(\key_mem_reg[10][19]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w3_reg[19]_i_6 
       (.I0(\key_mem_reg[9]__0 [19]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [19]),
        .O(\block_w3_reg[19]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w3_reg[19]_i_7 
       (.I0(round_key[34]),
        .I1(dec_new_block[57]),
        .O(\block_w2_reg_reg[31] [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w3_reg[19]_i_7__0 
       (.I0(\key_mem_reg[7]__0 [19]),
        .I1(\key_mem_reg[6]__0 [19]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[5]__0 [19]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [19]),
        .O(\block_w3_reg[19]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w3_reg[19]_i_8 
       (.I0(\key_mem_reg[10][48]_0 ),
        .I1(dec_new_block[46]),
        .O(op127_in[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w3_reg[19]_i_8__0 
       (.I0(\key_mem_reg[3]__0 [19]),
        .I1(\key_mem_reg[2]__0 [19]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[1]__0 [19]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [19]),
        .O(\block_w3_reg[19]_i_8__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w3_reg[1]_i_2__0 
       (.I0(op191_in[1]),
        .I1(\block_w0_reg_reg[31] [4]),
        .O(\block_w0_reg_reg[23] ));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w3_reg[1]_i_3__0 
       (.I0(round_key[63]),
        .I1(dec_new_block[93]),
        .O(p_0_in54_in[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w3_reg[1]_i_4 
       (.I0(\key_mem_reg[10]__0 [1]),
        .I1(\block_w3_reg[1]_i_6_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w3_reg[1]_i_7_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w3_reg[1]_i_8__0_n_0 ),
        .O(round_key[0]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w3_reg[1]_i_6 
       (.I0(\key_mem_reg[9]__0 [1]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [1]),
        .O(\block_w3_reg[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w3_reg[1]_i_7 
       (.I0(\key_mem_reg[7]__0 [1]),
        .I1(\key_mem_reg[6]__0 [1]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[5]__0 [1]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [1]),
        .O(\block_w3_reg[1]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w3_reg[1]_i_8 
       (.I0(round_key[0]),
        .I1(dec_new_block[1]),
        .O(p_0_in31_in[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w3_reg[1]_i_8__0 
       (.I0(\key_mem_reg[3]__0 [1]),
        .I1(\key_mem_reg[2]__0 [1]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[1]__0 [1]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [1]),
        .O(\block_w3_reg[1]_i_8__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \block_w3_reg[20]_i_3__0 
       (.I0(\block_w1_reg_reg[5]_0 ),
        .I1(op127_in[1]),
        .I2(p_0_in38_in[1]),
        .O(\block_w2_reg_reg[30] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w3_reg[20]_i_4 
       (.I0(\key_mem_reg[10]__0 [20]),
        .I1(\block_w3_reg[20]_i_6_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w3_reg[20]_i_7__0_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w3_reg[20]_i_8__0_n_0 ),
        .O(\key_mem_reg[10][20]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w3_reg[20]_i_6 
       (.I0(\key_mem_reg[9]__0 [20]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [20]),
        .O(\block_w3_reg[20]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w3_reg[20]_i_7 
       (.I0(round_key[32]),
        .I1(dec_new_block[55]),
        .O(\block_w2_reg_reg[31] [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w3_reg[20]_i_7__0 
       (.I0(\key_mem_reg[7]__0 [20]),
        .I1(\key_mem_reg[6]__0 [20]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[5]__0 [20]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [20]),
        .O(\block_w3_reg[20]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w3_reg[20]_i_8 
       (.I0(round_key[24]),
        .I1(dec_new_block[39]),
        .O(op126_in[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w3_reg[20]_i_8__0 
       (.I0(\key_mem_reg[3]__0 [20]),
        .I1(\key_mem_reg[2]__0 [20]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[1]__0 [20]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [20]),
        .O(\block_w3_reg[20]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w3_reg[20]_i_9 
       (.I0(round_key[35]),
        .I1(dec_new_block[58]),
        .I2(round_key[26]),
        .I3(dec_new_block[42]),
        .I4(dec_new_block[34]),
        .I5(\key_mem_reg[10][36]_0 ),
        .O(\block_w2_reg_reg[28]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w3_reg[21]_i_10 
       (.I0(round_key[29]),
        .I1(dec_new_block[48]),
        .O(op127_in[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w3_reg[21]_i_11 
       (.I0(round_key[25]),
        .I1(dec_new_block[40]),
        .O(op126_in[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w3_reg[21]_i_12 
       (.I0(round_key[33]),
        .I1(dec_new_block[56]),
        .O(\dec_block/op129_in [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w3_reg[21]_i_2 
       (.I0(\key_mem_reg[10]__0 [21]),
        .I1(\block_w3_reg[21]_i_4__0_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w3_reg[21]_i_5_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w3_reg[21]_i_6_n_0 ),
        .O(\key_mem_reg[10][21]_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w3_reg[21]_i_3__0 
       (.I0(\key_mem_reg[10][37]_0 ),
        .I1(dec_new_block[35]),
        .I2(\key_mem_reg[10][52]_0 ),
        .I3(dec_new_block[50]),
        .I4(op126_in[3]),
        .I5(\block_w2_reg_reg[31]_0 ),
        .O(\block_w2_reg_reg[5] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w3_reg[21]_i_4 
       (.I0(p_0_in38_in[1]),
        .I1(op127_in[1]),
        .I2(\block_w1_reg_reg[5]_0 ),
        .I3(op126_in[2]),
        .I4(\dec_block/op129_in [2]),
        .I5(\block_w0_reg_reg[9]_0 ),
        .O(\block_w2_reg_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w3_reg[21]_i_4__0 
       (.I0(\key_mem_reg[9]__0 [21]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [21]),
        .O(\block_w3_reg[21]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w3_reg[21]_i_5 
       (.I0(\key_mem_reg[7]__0 [21]),
        .I1(\key_mem_reg[6]__0 [21]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[5]__0 [21]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [21]),
        .O(\block_w3_reg[21]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w3_reg[21]_i_6 
       (.I0(\key_mem_reg[3]__0 [21]),
        .I1(\key_mem_reg[2]__0 [21]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[1]__0 [21]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [21]),
        .O(\block_w3_reg[21]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w3_reg[21]_i_7__0 
       (.I0(round_key[26]),
        .I1(dec_new_block[42]),
        .O(op126_in[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w3_reg[21]_i_9 
       (.I0(round_key[22]),
        .I1(dec_new_block[33]),
        .O(p_0_in38_in[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w3_reg[22]_i_2 
       (.I0(\key_mem_reg[10][45]_0 ),
        .I1(dec_new_block[43]),
        .I2(\key_mem_reg[10][38]_0 ),
        .I3(dec_new_block[36]),
        .I4(\block_w1_reg_reg[5]_0 ),
        .I5(op127_in[2]),
        .O(\block_w2_reg_reg[13] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w3_reg[22]_i_2__0 
       (.I0(\key_mem_reg[10]__0 [22]),
        .I1(\block_w3_reg[22]_i_4_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w3_reg[22]_i_5_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w3_reg[22]_i_6_n_0 ),
        .O(\key_mem_reg[10][22]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w3_reg[22]_i_4 
       (.I0(\key_mem_reg[9]__0 [22]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [22]),
        .O(\block_w3_reg[22]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w3_reg[22]_i_5 
       (.I0(\key_mem_reg[7]__0 [22]),
        .I1(\key_mem_reg[6]__0 [22]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[5]__0 [22]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [22]),
        .O(\block_w3_reg[22]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w3_reg[22]_i_6 
       (.I0(\key_mem_reg[3]__0 [22]),
        .I1(\key_mem_reg[2]__0 [22]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[1]__0 [22]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [22]),
        .O(\block_w3_reg[22]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w3_reg[22]_i_7__0 
       (.I0(\key_mem_reg[10][53]_0 ),
        .I1(dec_new_block[51]),
        .O(op127_in[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w3_reg[23]_i_11 
       (.I0(round_key[28]),
        .I1(dec_new_block[45]),
        .O(op126_in[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w3_reg[23]_i_12 
       (.I0(\key_mem_reg[10][39]_0 ),
        .I1(dec_new_block[37]),
        .O(\block_w2_reg_reg[7] ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w3_reg[23]_i_2 
       (.I0(round_key[27]),
        .I1(dec_new_block[44]),
        .I2(\block_w1_reg_reg[7]_3 ),
        .I3(\block_w2_reg_reg[31] [4]),
        .I4(op127_in[3]),
        .O(\block_w2_reg_reg[14]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w3_reg[23]_i_2__0 
       (.I0(\key_mem_reg[10]__0 [23]),
        .I1(\block_w3_reg[23]_i_4_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w3_reg[23]_i_5_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w3_reg[23]_i_6_n_0 ),
        .O(round_key[11]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w3_reg[23]_i_4 
       (.I0(\key_mem_reg[9]__0 [23]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [23]),
        .O(\block_w3_reg[23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w3_reg[23]_i_5 
       (.I0(\key_mem_reg[7]__0 [23]),
        .I1(\key_mem_reg[6]__0 [23]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[5]__0 [23]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [23]),
        .O(\block_w3_reg[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w3_reg[23]_i_6 
       (.I0(\key_mem_reg[3]__0 [23]),
        .I1(\key_mem_reg[2]__0 [23]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[1]__0 [23]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [23]),
        .O(\block_w3_reg[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w3_reg[23]_i_7__0 
       (.I0(round_key[38]),
        .I1(dec_new_block[61]),
        .O(\block_w2_reg_reg[31] [4]));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w3_reg[23]_i_8 
       (.I0(\key_mem_reg[10][54]_0 ),
        .I1(dec_new_block[52]),
        .O(op127_in[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w3_reg[24]_i_2 
       (.I0(\key_mem_reg[10][16]_0 ),
        .I1(dec_new_block[15]),
        .I2(\block_w2_reg_reg[5]_2 ),
        .I3(p_0_in31_in[0]),
        .I4(\block_w3_reg_reg[31] [4]),
        .I5(op96_in[1]),
        .O(\block_w3_reg_reg[16]_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w3_reg[24]_i_2__0 
       (.I0(\key_mem_reg[10]__0 [24]),
        .I1(\block_w3_reg[24]_i_4_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w3_reg[24]_i_5_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w3_reg[24]_i_6_n_0 ),
        .O(round_key[12]));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w3_reg[24]_i_3__0 
       (.I0(round_key[3]),
        .I1(dec_new_block[7]),
        .O(op95_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w3_reg[24]_i_4 
       (.I0(\key_mem_reg[9]__0 [24]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [24]),
        .O(\block_w3_reg[24]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w3_reg[24]_i_5 
       (.I0(\key_mem_reg[7]__0 [24]),
        .I1(\key_mem_reg[6]__0 [24]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[5]__0 [24]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [24]),
        .O(\block_w3_reg[24]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w3_reg[24]_i_6 
       (.I0(\key_mem_reg[3]__0 [24]),
        .I1(\key_mem_reg[2]__0 [24]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[1]__0 [24]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [24]),
        .O(\block_w3_reg[24]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w3_reg[24]_i_7__0 
       (.I0(round_key[19]),
        .I1(dec_new_block[30]),
        .O(\block_w3_reg_reg[31] [4]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w3_reg[25]_i_3__0 
       (.I0(\block_w3_reg_reg[25] ),
        .I1(\block_w3_reg_reg[31] [0]),
        .I2(op96_in[1]),
        .I3(op95_in[4]),
        .O(\block_w3_reg_reg[22]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w3_reg[25]_i_4 
       (.I0(\key_mem_reg[10]__0 [25]),
        .I1(\block_w3_reg[25]_i_6_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w3_reg[25]_i_7_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w3_reg[25]_i_8_n_0 ),
        .O(round_key[13]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w3_reg[25]_i_6 
       (.I0(\key_mem_reg[9]__0 [25]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [25]),
        .O(\block_w3_reg[25]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w3_reg[25]_i_7 
       (.I0(\key_mem_reg[7]__0 [25]),
        .I1(\key_mem_reg[6]__0 [25]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[5]__0 [25]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [25]),
        .O(\block_w3_reg[25]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w3_reg[25]_i_8 
       (.I0(\key_mem_reg[3]__0 [25]),
        .I1(\key_mem_reg[2]__0 [25]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[1]__0 [25]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [25]),
        .O(\block_w3_reg[25]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \block_w3_reg[26]_i_2 
       (.I0(p_0_in31_in[2]),
        .I1(op96_in[0]),
        .I2(\block_w2_reg_reg[5]_2 ),
        .I3(\block_w3_reg_reg[31] [1]),
        .O(\block_w3_reg_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w3_reg[26]_i_2__0 
       (.I0(\key_mem_reg[10]__0 [26]),
        .I1(\block_w3_reg[26]_i_4__0_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w3_reg[26]_i_5_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w3_reg[26]_i_6_n_0 ),
        .O(round_key[14]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w3_reg[26]_i_3__0 
       (.I0(\key_mem_reg[10][17]_0 ),
        .I1(dec_new_block[16]),
        .I2(op95_in[2]),
        .I3(op96_in[1]),
        .I4(\block_w3_reg_reg[25] ),
        .O(\block_w3_reg_reg[17]_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w3_reg[26]_i_4 
       (.I0(round_key[12]),
        .I1(dec_new_block[23]),
        .I2(round_key[3]),
        .I3(dec_new_block[7]),
        .I4(dec_new_block[6]),
        .I5(round_key[2]),
        .O(\block_w3_reg_reg[24] ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w3_reg[26]_i_4__0 
       (.I0(\key_mem_reg[9]__0 [26]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [26]),
        .O(\block_w3_reg[26]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w3_reg[26]_i_5 
       (.I0(\key_mem_reg[7]__0 [26]),
        .I1(\key_mem_reg[6]__0 [26]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[5]__0 [26]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [26]),
        .O(\block_w3_reg[26]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w3_reg[26]_i_6 
       (.I0(\key_mem_reg[3]__0 [26]),
        .I1(\key_mem_reg[2]__0 [26]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[1]__0 [26]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [26]),
        .O(\block_w3_reg[26]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w3_reg[27]_i_3__0 
       (.I0(\key_mem_reg[10][16]_0 ),
        .I1(dec_new_block[15]),
        .I2(p_0_in31_in[0]),
        .I3(\block_w3_reg_reg[31] [0]),
        .I4(op95_in[0]),
        .O(\block_w3_reg_reg[16] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w3_reg[27]_i_4 
       (.I0(\key_mem_reg[10]__0 [27]),
        .I1(\block_w3_reg[27]_i_6_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w3_reg[27]_i_7_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w3_reg[27]_i_8_n_0 ),
        .O(round_key[15]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w3_reg[27]_i_6 
       (.I0(\key_mem_reg[9]__0 [27]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [27]),
        .O(\block_w3_reg[27]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w3_reg[27]_i_7 
       (.I0(\key_mem_reg[7]__0 [27]),
        .I1(\key_mem_reg[6]__0 [27]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[5]__0 [27]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [27]),
        .O(\block_w3_reg[27]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w3_reg[27]_i_8 
       (.I0(\key_mem_reg[3]__0 [27]),
        .I1(\key_mem_reg[2]__0 [27]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[1]__0 [27]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [27]),
        .O(\block_w3_reg[27]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w3_reg[27]_i_9 
       (.I0(\key_mem_reg[10][0]_0 ),
        .I1(dec_new_block[0]),
        .O(p_0_in31_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \block_w3_reg[28]_i_4 
       (.I0(\block_w3_reg_reg[25] ),
        .I1(\dec_block/op98_in [2]),
        .I2(op95_in[2]),
        .O(\block_w3_reg_reg[22]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w3_reg[28]_i_4__0 
       (.I0(\key_mem_reg[10]__0 [28]),
        .I1(\block_w3_reg[28]_i_6_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w3_reg[28]_i_7__0_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w3_reg[28]_i_8__0_n_0 ),
        .O(round_key[16]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w3_reg[28]_i_6 
       (.I0(\key_mem_reg[9]__0 [28]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [28]),
        .O(\block_w3_reg[28]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w3_reg[28]_i_7 
       (.I0(round_key[6]),
        .I1(dec_new_block[11]),
        .O(op95_in[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w3_reg[28]_i_7__0 
       (.I0(\key_mem_reg[7]__0 [28]),
        .I1(\key_mem_reg[6]__0 [28]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[5]__0 [28]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [28]),
        .O(\block_w3_reg[28]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w3_reg[28]_i_8 
       (.I0(round_key[13]),
        .I1(dec_new_block[24]),
        .O(\block_w3_reg_reg[31] [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w3_reg[28]_i_8__0 
       (.I0(\key_mem_reg[3]__0 [28]),
        .I1(\key_mem_reg[2]__0 [28]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[1]__0 [28]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [28]),
        .O(\block_w3_reg[28]_i_8__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w3_reg[28]_i_9 
       (.I0(round_key[4]),
        .I1(dec_new_block[8]),
        .O(op95_in[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w3_reg[29]_i_10 
       (.I0(round_key[10]),
        .I1(dec_new_block[17]),
        .O(op96_in[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w3_reg[29]_i_12 
       (.I0(round_key[5]),
        .I1(dec_new_block[9]),
        .O(op95_in[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w3_reg[29]_i_13 
       (.I0(round_key[14]),
        .I1(dec_new_block[25]),
        .O(\dec_block/op98_in [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w3_reg[29]_i_2 
       (.I0(\key_mem_reg[10]__0 [29]),
        .I1(\block_w3_reg[29]_i_4__0_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w3_reg[29]_i_5_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w3_reg[29]_i_6_n_0 ),
        .O(round_key[17]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w3_reg[29]_i_3__0 
       (.I0(round_key[7]),
        .I1(dec_new_block[12]),
        .I2(\key_mem_reg[10][20]_0 ),
        .I3(dec_new_block[19]),
        .I4(\block_w3_reg_reg[31] [3]),
        .I5(\block_w2_reg_reg[7]_1 ),
        .O(\block_w3_reg_reg[13] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w3_reg[29]_i_4 
       (.I0(p_0_in31_in[2]),
        .I1(op96_in[0]),
        .I2(\block_w2_reg_reg[5]_2 ),
        .I3(op95_in[2]),
        .I4(\dec_block/op98_in [2]),
        .I5(\block_w3_reg_reg[25] ),
        .O(\block_w3_reg_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w3_reg[29]_i_4__0 
       (.I0(\key_mem_reg[9]__0 [29]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [29]),
        .O(\block_w3_reg[29]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w3_reg[29]_i_5 
       (.I0(\key_mem_reg[7]__0 [29]),
        .I1(\key_mem_reg[6]__0 [29]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[5]__0 [29]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [29]),
        .O(\block_w3_reg[29]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w3_reg[29]_i_6 
       (.I0(\key_mem_reg[3]__0 [29]),
        .I1(\key_mem_reg[2]__0 [29]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[1]__0 [29]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [29]),
        .O(\block_w3_reg[29]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w3_reg[29]_i_7__0 
       (.I0(round_key[16]),
        .I1(dec_new_block[27]),
        .O(\block_w3_reg_reg[31] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w3_reg[29]_i_9 
       (.I0(round_key[1]),
        .I1(dec_new_block[2]),
        .O(p_0_in31_in[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w3_reg[2]_i_2 
       (.I0(\block_w3_reg_reg[2]_1 ),
        .I1(\block_w3_reg_reg[2]_2 ),
        .I2(op190_in[5]),
        .I3(\block_w0_reg_reg[31] [4]),
        .I4(\block_w0_reg_reg[31] [1]),
        .I5(p_0_in54_in[1]),
        .O(\block_w0_reg_reg[18] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w3_reg[2]_i_2__0 
       (.I0(\key_mem_reg[10]__0 [2]),
        .I1(\block_w3_reg[2]_i_4_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w3_reg[2]_i_5_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w3_reg[2]_i_6_n_0 ),
        .O(round_key[1]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \block_w3_reg[2]_i_3__0 
       (.I0(\block_w0_reg_reg[25] ),
        .I1(\dec_block/op193_in ),
        .I2(op190_in[2]),
        .O(\block_w0_reg_reg[22]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w3_reg[2]_i_4 
       (.I0(\key_mem_reg[9]__0 [2]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [2]),
        .O(\block_w3_reg[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w3_reg[2]_i_5 
       (.I0(\key_mem_reg[7]__0 [2]),
        .I1(\key_mem_reg[6]__0 [2]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[5]__0 [2]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [2]),
        .O(\block_w3_reg[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w3_reg[2]_i_6 
       (.I0(\key_mem_reg[3]__0 [2]),
        .I1(\key_mem_reg[2]__0 [2]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[1]__0 [2]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [2]),
        .O(\block_w3_reg[2]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w3_reg[2]_i_8 
       (.I0(round_key[64]),
        .I1(dec_new_block[94]),
        .O(p_0_in54_in[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w3_reg[30]_i_2 
       (.I0(\key_mem_reg[10][21]_0 ),
        .I1(dec_new_block[20]),
        .I2(round_key[8]),
        .I3(dec_new_block[13]),
        .I4(\block_w3_reg_reg[25] ),
        .I5(\dec_block/op98_in [5]),
        .O(\block_w3_reg_reg[21] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w3_reg[30]_i_2__0 
       (.I0(\key_mem_reg[10]__0 [30]),
        .I1(\block_w3_reg[30]_i_4_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w3_reg[30]_i_5_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w3_reg[30]_i_6_n_0 ),
        .O(round_key[18]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w3_reg[30]_i_4 
       (.I0(\key_mem_reg[9]__0 [30]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [30]),
        .O(\block_w3_reg[30]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w3_reg[30]_i_5 
       (.I0(\key_mem_reg[7]__0 [30]),
        .I1(\key_mem_reg[6]__0 [30]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[5]__0 [30]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [30]),
        .O(\block_w3_reg[30]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w3_reg[30]_i_6 
       (.I0(\key_mem_reg[3]__0 [30]),
        .I1(\key_mem_reg[2]__0 [30]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[1]__0 [30]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [30]),
        .O(\block_w3_reg[30]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w3_reg[30]_i_7__0 
       (.I0(round_key[17]),
        .I1(dec_new_block[28]),
        .O(\dec_block/op98_in [5]));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w3_reg[31]_i_10 
       (.I0(round_key[18]),
        .I1(dec_new_block[29]),
        .O(\dec_block/op98_in [6]));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w3_reg[31]_i_13 
       (.I0(round_key[2]),
        .I1(dec_new_block[6]),
        .O(\block_w3_reg_reg[7] ));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w3_reg[31]_i_14 
       (.I0(round_key[9]),
        .I1(dec_new_block[14]),
        .O(op95_in[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w3_reg[31]_i_3 
       (.I0(\key_mem_reg[10]__0 [31]),
        .I1(\block_w3_reg[31]_i_5_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w3_reg[31]_i_6_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w3_reg[31]_i_7_n_0 ),
        .O(round_key[19]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w3_reg[31]_i_4__0 
       (.I0(\key_mem_reg[10][22]_0 ),
        .I1(dec_new_block[21]),
        .I2(\block_w3_reg_reg[31]_0 ),
        .I3(op96_in[1]),
        .I4(\dec_block/op98_in [6]),
        .O(\block_w3_reg_reg[22] ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w3_reg[31]_i_5 
       (.I0(\key_mem_reg[9]__0 [31]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [31]),
        .O(\block_w3_reg[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w3_reg[31]_i_6 
       (.I0(\key_mem_reg[7]__0 [31]),
        .I1(\key_mem_reg[6]__0 [31]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[5]__0 [31]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [31]),
        .O(\block_w3_reg[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w3_reg[31]_i_7 
       (.I0(\key_mem_reg[3]__0 [31]),
        .I1(\key_mem_reg[2]__0 [31]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[1]__0 [31]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [31]),
        .O(\block_w3_reg[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w3_reg[31]_i_9 
       (.I0(round_key[11]),
        .I1(dec_new_block[22]),
        .O(op96_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w3_reg[3]_i_4 
       (.I0(round_key[73]),
        .I1(dec_new_block[108]),
        .I2(\block_w0_reg_reg[31] [0]),
        .I3(op190_in[0]),
        .I4(p_0_in54_in[0]),
        .O(\block_w0_reg_reg[16] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w3_reg[3]_i_4__0 
       (.I0(\key_mem_reg[10]__0 [3]),
        .I1(\block_w3_reg[3]_i_6_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w3_reg[3]_i_7_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w3_reg[3]_i_8__0_n_0 ),
        .O(\key_mem_reg[10][99]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w3_reg[3]_i_6 
       (.I0(\key_mem_reg[9]__0 [3]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [3]),
        .O(\block_w3_reg[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w3_reg[3]_i_7 
       (.I0(\key_mem_reg[7]__0 [3]),
        .I1(\key_mem_reg[6]__0 [3]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[5]__0 [3]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [3]),
        .O(\block_w3_reg[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w3_reg[3]_i_8 
       (.I0(round_key[72]),
        .I1(dec_new_block[107]),
        .I2(\key_mem_reg[10][115]_0 ),
        .I3(dec_new_block[111]),
        .I4(dec_new_block[103]),
        .I5(\key_mem_reg[10][107]_0 ),
        .O(\block_w0_reg_reg[15]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w3_reg[3]_i_8__0 
       (.I0(\key_mem_reg[3]__0 [3]),
        .I1(\key_mem_reg[2]__0 [3]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[1]__0 [3]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [3]),
        .O(\block_w3_reg[3]_i_8__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \block_w3_reg[4]_i_3__0 
       (.I0(\block_w3_reg_reg[5]_0 ),
        .I1(op191_in[0]),
        .I2(p_0_in54_in[2]),
        .O(\block_w0_reg_reg[14] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w3_reg[4]_i_4 
       (.I0(\key_mem_reg[10]__0 [4]),
        .I1(\block_w3_reg[4]_i_6_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w3_reg[4]_i_7__0_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w3_reg[4]_i_8__0_n_0 ),
        .O(\key_mem_reg[10][4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w3_reg[4]_i_6 
       (.I0(\key_mem_reg[9]__0 [4]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [4]),
        .O(\block_w3_reg[4]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w3_reg[4]_i_7 
       (.I0(round_key[69]),
        .I1(dec_new_block[101]),
        .O(op190_in[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w3_reg[4]_i_7__0 
       (.I0(\key_mem_reg[7]__0 [4]),
        .I1(\key_mem_reg[6]__0 [4]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[5]__0 [4]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [4]),
        .O(\block_w3_reg[4]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w3_reg[4]_i_8 
       (.I0(round_key[78]),
        .I1(dec_new_block[117]),
        .O(\block_w0_reg_reg[31] [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w3_reg[4]_i_8__0 
       (.I0(\key_mem_reg[3]__0 [4]),
        .I1(\key_mem_reg[2]__0 [4]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[1]__0 [4]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [4]),
        .O(\block_w3_reg[4]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w3_reg[4]_i_9 
       (.I0(round_key[81]),
        .I1(dec_new_block[120]),
        .I2(round_key[71]),
        .I3(dec_new_block[104]),
        .I4(dec_new_block[112]),
        .I5(\key_mem_reg[10][116]_0 ),
        .O(\block_w0_reg_reg[28]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w3_reg[5]_i_10 
       (.I0(round_key[74]),
        .I1(dec_new_block[110]),
        .O(op191_in[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w3_reg[5]_i_11 
       (.I0(round_key[70]),
        .I1(dec_new_block[102]),
        .O(op190_in[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w3_reg[5]_i_12 
       (.I0(round_key[79]),
        .I1(dec_new_block[118]),
        .O(\dec_block/op193_in ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w3_reg[5]_i_2 
       (.I0(\key_mem_reg[10]__0 [5]),
        .I1(\block_w3_reg[5]_i_4__0_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w3_reg[5]_i_5_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w3_reg[5]_i_6_n_0 ),
        .O(\key_mem_reg[10][5]_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w3_reg[5]_i_3__0 
       (.I0(\key_mem_reg[10][117]_0 ),
        .I1(dec_new_block[113]),
        .I2(\key_mem_reg[10][100]_0 ),
        .I3(dec_new_block[96]),
        .I4(\block_w0_reg_reg[31] [3]),
        .I5(\block_w2_reg_reg[15]_1 ),
        .O(\block_w0_reg_reg[21] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w3_reg[5]_i_4 
       (.I0(p_0_in54_in[2]),
        .I1(op191_in[0]),
        .I2(\block_w3_reg_reg[5]_0 ),
        .I3(op190_in[2]),
        .I4(\dec_block/op193_in ),
        .I5(\block_w0_reg_reg[25] ),
        .O(\block_w0_reg_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w3_reg[5]_i_4__0 
       (.I0(\key_mem_reg[9]__0 [5]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [5]),
        .O(\block_w3_reg[5]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w3_reg[5]_i_5 
       (.I0(\key_mem_reg[7]__0 [5]),
        .I1(\key_mem_reg[6]__0 [5]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[5]__0 [5]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [5]),
        .O(\block_w3_reg[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w3_reg[5]_i_6 
       (.I0(\key_mem_reg[3]__0 [5]),
        .I1(\key_mem_reg[2]__0 [5]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[1]__0 [5]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [5]),
        .O(\block_w3_reg[5]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w3_reg[5]_i_7__0 
       (.I0(round_key[81]),
        .I1(dec_new_block[120]),
        .O(\block_w0_reg_reg[31] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w3_reg[5]_i_9 
       (.I0(round_key[65]),
        .I1(dec_new_block[95]),
        .O(p_0_in54_in[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w3_reg[6]_i_13 
       (.I0(\key_mem_reg[10][6]_0 ),
        .I1(dec_new_block[5]),
        .O(p_0_in31_in[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w3_reg[6]_i_2 
       (.I0(\key_mem_reg[10]__0 [6]),
        .I1(\block_w3_reg[6]_i_4_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w3_reg[6]_i_5_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w3_reg[6]_i_6_n_0 ),
        .O(\key_mem_reg[10][6]_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w3_reg[6]_i_3__0 
       (.I0(round_key[82]),
        .I1(dec_new_block[121]),
        .I2(round_key[75]),
        .I3(dec_new_block[114]),
        .I4(\block_w3_reg_reg[5]_0 ),
        .I5(p_0_in54_in[3]),
        .O(\block_w0_reg_reg[29] ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w3_reg[6]_i_4 
       (.I0(\key_mem_reg[9]__0 [6]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [6]),
        .O(\block_w3_reg[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w3_reg[6]_i_5 
       (.I0(\key_mem_reg[7]__0 [6]),
        .I1(\key_mem_reg[6]__0 [6]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[5]__0 [6]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [6]),
        .O(\block_w3_reg[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w3_reg[6]_i_6 
       (.I0(\key_mem_reg[3]__0 [6]),
        .I1(\key_mem_reg[2]__0 [6]),
        .I2(\block_w3_reg[25]_i_4_0 ),
        .I3(\key_mem_reg[1]__0 [6]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [6]),
        .O(\block_w3_reg[6]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w3_reg[6]_i_8 
       (.I0(\key_mem_reg[10][101]_0 ),
        .I1(dec_new_block[97]),
        .O(p_0_in54_in[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w3_reg[7]_i_11 
       (.I0(round_key[84]),
        .I1(dec_new_block[123]),
        .O(\block_w0_reg_reg[31] [4]));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w3_reg[7]_i_12 
       (.I0(round_key[76]),
        .I1(dec_new_block[115]),
        .O(op191_in[1]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w3_reg[7]_i_2 
       (.I0(round_key[83]),
        .I1(dec_new_block[122]),
        .I2(\block_w1_reg_reg[23]_0 ),
        .I3(op190_in[5]),
        .I4(p_0_in54_in[4]),
        .O(\block_w0_reg_reg[30]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w3_reg[7]_i_2__0 
       (.I0(\key_mem_reg[10]__0 [7]),
        .I1(\block_w3_reg[7]_i_4_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w3_reg[7]_i_5_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w3_reg[7]_i_6_n_0 ),
        .O(round_key[2]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w3_reg[7]_i_4 
       (.I0(\key_mem_reg[9]__0 [7]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [7]),
        .O(\block_w3_reg[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w3_reg[7]_i_5 
       (.I0(\key_mem_reg[7]__0 [7]),
        .I1(\key_mem_reg[6]__0 [7]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[5]__0 [7]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [7]),
        .O(\block_w3_reg[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w3_reg[7]_i_6 
       (.I0(\key_mem_reg[3]__0 [7]),
        .I1(\key_mem_reg[2]__0 [7]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[1]__0 [7]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [7]),
        .O(\block_w3_reg[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w3_reg[7]_i_7__0 
       (.I0(round_key[72]),
        .I1(dec_new_block[107]),
        .O(op190_in[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w3_reg[7]_i_8 
       (.I0(round_key[66]),
        .I1(dec_new_block[98]),
        .O(p_0_in54_in[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \block_w3_reg[8]_i_2 
       (.I0(round_key[44]),
        .I1(dec_new_block[68]),
        .I2(\block_w0_reg_reg[5] ),
        .I3(op159_in[0]),
        .I4(p_0_in46_in[0]),
        .I5(op158_in[6]),
        .O(\block_w1_reg_reg[7]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w3_reg[8]_i_2__0 
       (.I0(\key_mem_reg[10]__0 [8]),
        .I1(\block_w3_reg[8]_i_4_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w3_reg[8]_i_5_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w3_reg[8]_i_6_n_0 ),
        .O(round_key[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w3_reg[8]_i_3__0 
       (.I0(round_key[55]),
        .I1(dec_new_block[85]),
        .O(\block_w1_reg_reg[31] [0]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w3_reg[8]_i_4 
       (.I0(\key_mem_reg[9]__0 [8]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [8]),
        .O(\block_w3_reg[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w3_reg[8]_i_5 
       (.I0(\key_mem_reg[7]__0 [8]),
        .I1(\key_mem_reg[6]__0 [8]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[5]__0 [8]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [8]),
        .O(\block_w3_reg[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w3_reg[8]_i_6 
       (.I0(\key_mem_reg[3]__0 [8]),
        .I1(\key_mem_reg[2]__0 [8]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[1]__0 [8]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [8]),
        .O(\block_w3_reg[8]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \block_w3_reg[8]_i_7__0 
       (.I0(round_key[49]),
        .I1(dec_new_block[76]),
        .O(op158_in[6]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \block_w3_reg[9]_i_3__0 
       (.I0(round_key[44]),
        .I1(dec_new_block[68]),
        .I2(\block_w3_reg_reg[10]_0 ),
        .I3(op158_in[0]),
        .I4(\block_w1_reg_reg[31] [4]),
        .O(\block_w1_reg_reg[7]_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w3_reg[9]_i_4 
       (.I0(\key_mem_reg[10]__0 [9]),
        .I1(\block_w3_reg[9]_i_6_n_0 ),
        .I2(muxed_round_nr[2]),
        .I3(\block_w3_reg[9]_i_7_n_0 ),
        .I4(\block_w2_reg[31]_i_11_n_0 ),
        .I5(\block_w3_reg[9]_i_8_n_0 ),
        .O(round_key[4]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \block_w3_reg[9]_i_6 
       (.I0(\key_mem_reg[9]__0 [9]),
        .I1(muxed_round_nr[0]),
        .I2(\key_mem_reg[8]__0 [9]),
        .O(\block_w3_reg[9]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w3_reg[9]_i_7 
       (.I0(\key_mem_reg[7]__0 [9]),
        .I1(\key_mem_reg[6]__0 [9]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[5]__0 [9]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[4]__0 [9]),
        .O(\block_w3_reg[9]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \block_w3_reg[9]_i_8 
       (.I0(\key_mem_reg[3]__0 [9]),
        .I1(\key_mem_reg[2]__0 [9]),
        .I2(muxed_round_nr[1]),
        .I3(\key_mem_reg[1]__0 [9]),
        .I4(muxed_round_nr[0]),
        .I5(\key_mem_reg[0]__0 [9]),
        .O(\block_w3_reg[9]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h54)) 
    g0_b0_i_8__6
       (.I0(aes_core_ctrl_reg[1]),
        .I1(init_reg),
        .I2(aes_core_ctrl_reg[0]),
        .O(init_state));
  LUT1 #(
    .INIT(2'h1)) 
    \key_mem[0][101]_i_1 
       (.I0(config_pin),
        .O(\config_pin[2]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \key_mem[0][106]_i_1 
       (.I0(config_pin),
        .O(\config_pin[2]_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \key_mem[0][110]_i_1 
       (.I0(config_pin),
        .O(\config_pin[2]_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \key_mem[0][115]_i_1 
       (.I0(config_pin),
        .O(\config_pin[2]_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \key_mem[0][119]_i_1 
       (.I0(config_pin),
        .O(\config_pin[2]_4 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \key_mem[0][127]_i_1 
       (.I0(round_ctr_reg[0]),
        .I1(round_ctr_reg[2]),
        .I2(round_ctr_reg[1]),
        .I3(round_ctr_reg[3]),
        .I4(key_mem_ctrl_reg[1]),
        .I5(key_mem_ctrl_reg[0]),
        .O(key_mem__0));
  LUT1 #(
    .INIT(2'h1)) 
    \key_mem[0][127]_i_2 
       (.I0(config_pin),
        .O(\key_mem[0][127]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \key_mem[0][31]_i_1 
       (.I0(config_pin),
        .O(\key_mem[0][31]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \key_mem[0][63]_i_1 
       (.I0(config_pin),
        .O(\key_mem[0][63]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \key_mem[0][91]_i_1 
       (.I0(config_pin),
        .O(\key_mem[0][91]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \key_mem[0][92]_i_1 
       (.I0(config_pin),
        .O(\key_mem[0][92]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \key_mem[0][95]_i_1 
       (.I0(config_pin),
        .O(\key_mem[0][95]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \key_mem[0][96]_i_1 
       (.I0(config_pin),
        .O(\config_pin[2]_5 ));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    \key_mem[10][127]_i_1 
       (.I0(round_ctr_reg[0]),
        .I1(round_ctr_reg[2]),
        .I2(round_ctr_reg[3]),
        .I3(key_mem_ctrl_reg[0]),
        .I4(key_mem_ctrl_reg[1]),
        .I5(round_ctr_reg[1]),
        .O(\key_mem[10][127]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \key_mem[1][127]_i_1 
       (.I0(key_mem_ctrl_reg[0]),
        .I1(key_mem_ctrl_reg[1]),
        .I2(round_ctr_reg[0]),
        .I3(round_ctr_reg[2]),
        .I4(round_ctr_reg[3]),
        .I5(round_ctr_reg[1]),
        .O(\key_mem[1][127]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \key_mem[2][127]_i_1 
       (.I0(round_ctr_reg[3]),
        .I1(round_ctr_reg[1]),
        .I2(key_mem_ctrl_reg[1]),
        .I3(key_mem_ctrl_reg[0]),
        .I4(round_ctr_reg[2]),
        .I5(round_ctr_reg[0]),
        .O(\key_mem[2][127]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    \key_mem[3][127]_i_1 
       (.I0(round_ctr_reg[2]),
        .I1(round_ctr_reg[0]),
        .I2(round_ctr_reg[3]),
        .I3(round_ctr_reg[1]),
        .I4(key_mem_ctrl_reg[1]),
        .I5(key_mem_ctrl_reg[0]),
        .O(\key_mem[3][127]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \key_mem[4][127]_i_1 
       (.I0(key_mem_ctrl_reg[0]),
        .I1(key_mem_ctrl_reg[1]),
        .I2(round_ctr_reg[2]),
        .I3(round_ctr_reg[0]),
        .I4(round_ctr_reg[3]),
        .I5(round_ctr_reg[1]),
        .O(\key_mem[4][127]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \key_mem[5][127]_i_1 
       (.I0(key_mem_ctrl_reg[0]),
        .I1(key_mem_ctrl_reg[1]),
        .I2(round_ctr_reg[0]),
        .I3(round_ctr_reg[2]),
        .I4(round_ctr_reg[3]),
        .I5(round_ctr_reg[1]),
        .O(\key_mem[5][127]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    \key_mem[6][127]_i_1 
       (.I0(round_ctr_reg[0]),
        .I1(round_ctr_reg[2]),
        .I2(round_ctr_reg[3]),
        .I3(round_ctr_reg[1]),
        .I4(key_mem_ctrl_reg[1]),
        .I5(key_mem_ctrl_reg[0]),
        .O(\key_mem[6][127]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \key_mem[7][127]_i_1 
       (.I0(round_ctr_reg[2]),
        .I1(round_ctr_reg[0]),
        .I2(round_ctr_reg[3]),
        .I3(round_ctr_reg[1]),
        .I4(key_mem_ctrl_reg[1]),
        .I5(key_mem_ctrl_reg[0]),
        .O(\key_mem[7][127]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \key_mem[8][127]_i_1 
       (.I0(round_ctr_reg[1]),
        .I1(key_mem_ctrl_reg[0]),
        .I2(key_mem_ctrl_reg[1]),
        .I3(round_ctr_reg[0]),
        .I4(round_ctr_reg[2]),
        .I5(round_ctr_reg[3]),
        .O(\key_mem[8][127]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \key_mem[9][127]_i_1 
       (.I0(round_ctr_reg[3]),
        .I1(round_ctr_reg[2]),
        .I2(round_ctr_reg[0]),
        .I3(round_ctr_reg[1]),
        .I4(key_mem_ctrl_reg[1]),
        .I5(key_mem_ctrl_reg[0]),
        .O(\key_mem[9][127]_i_1_n_0 ));
  FDCE \key_mem_reg[0][0] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[0]),
        .Q(\key_mem_reg[0]__0 [0]));
  FDCE \key_mem_reg[0][100] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[100]),
        .Q(\key_mem_reg[0]__0 [100]));
  FDCE \key_mem_reg[0][101] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[101]),
        .Q(\key_mem_reg[0]__0 [101]));
  FDCE \key_mem_reg[0][102] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[102]),
        .Q(\key_mem_reg[0]__0 [102]));
  FDCE \key_mem_reg[0][103] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[103]),
        .Q(\key_mem_reg[0]__0 [103]));
  FDCE \key_mem_reg[0][104] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[104]),
        .Q(\key_mem_reg[0]__0 [104]));
  FDCE \key_mem_reg[0][105] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[105]),
        .Q(\key_mem_reg[0]__0 [105]));
  FDCE \key_mem_reg[0][106] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[106]),
        .Q(\key_mem_reg[0]__0 [106]));
  FDCE \key_mem_reg[0][107] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[107]),
        .Q(\key_mem_reg[0]__0 [107]));
  FDCE \key_mem_reg[0][108] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[108]),
        .Q(\key_mem_reg[0]__0 [108]));
  FDCE \key_mem_reg[0][109] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[109]),
        .Q(\key_mem_reg[0]__0 [109]));
  FDCE \key_mem_reg[0][10] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[10]),
        .Q(\key_mem_reg[0]__0 [10]));
  FDCE \key_mem_reg[0][110] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[110]),
        .Q(\key_mem_reg[0]__0 [110]));
  FDCE \key_mem_reg[0][111] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[111]),
        .Q(\key_mem_reg[0]__0 [111]));
  FDCE \key_mem_reg[0][112] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[112]),
        .Q(\key_mem_reg[0]__0 [112]));
  FDCE \key_mem_reg[0][113] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[113]),
        .Q(\key_mem_reg[0]__0 [113]));
  FDCE \key_mem_reg[0][114] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[114]),
        .Q(\key_mem_reg[0]__0 [114]));
  FDCE \key_mem_reg[0][115] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[115]),
        .Q(\key_mem_reg[0]__0 [115]));
  FDCE \key_mem_reg[0][116] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\config_pin[2]_4 ),
        .D(key_mem_new[116]),
        .Q(\key_mem_reg[0]__0 [116]));
  FDCE \key_mem_reg[0][117] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\config_pin[2]_4 ),
        .D(key_mem_new[117]),
        .Q(\key_mem_reg[0]__0 [117]));
  FDCE \key_mem_reg[0][118] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\config_pin[2]_4 ),
        .D(key_mem_new[118]),
        .Q(\key_mem_reg[0]__0 [118]));
  FDCE \key_mem_reg[0][119] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\config_pin[2]_4 ),
        .D(key_mem_new[119]),
        .Q(\key_mem_reg[0]__0 [119]));
  FDCE \key_mem_reg[0][11] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[11]),
        .Q(\key_mem_reg[0]__0 [11]));
  FDCE \key_mem_reg[0][120] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[120]),
        .Q(\key_mem_reg[0]__0 [120]));
  FDCE \key_mem_reg[0][121] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[121]),
        .Q(\key_mem_reg[0]__0 [121]));
  FDCE \key_mem_reg[0][122] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[122]),
        .Q(\key_mem_reg[0]__0 [122]));
  FDCE \key_mem_reg[0][123] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[123]),
        .Q(\key_mem_reg[0]__0 [123]));
  FDCE \key_mem_reg[0][124] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\key_mem_reg[6][124]_0 ),
        .D(key_mem_new[124]),
        .Q(\key_mem_reg[0]__0 [124]));
  FDCE \key_mem_reg[0][125] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[125]),
        .Q(\key_mem_reg[0]__0 [125]));
  FDCE \key_mem_reg[0][126] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[126]),
        .Q(\key_mem_reg[0]__0 [126]));
  FDCE \key_mem_reg[0][127] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[127]),
        .Q(\key_mem_reg[0]__0 [127]));
  FDCE \key_mem_reg[0][12] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[12]),
        .Q(\key_mem_reg[0]__0 [12]));
  FDCE \key_mem_reg[0][13] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[13]),
        .Q(\key_mem_reg[0]__0 [13]));
  FDCE \key_mem_reg[0][14] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[14]),
        .Q(\key_mem_reg[0]__0 [14]));
  FDCE \key_mem_reg[0][15] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[15]),
        .Q(\key_mem_reg[0]__0 [15]));
  FDCE \key_mem_reg[0][16] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[16]),
        .Q(\key_mem_reg[0]__0 [16]));
  FDCE \key_mem_reg[0][17] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[17]),
        .Q(\key_mem_reg[0]__0 [17]));
  FDCE \key_mem_reg[0][18] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[18]),
        .Q(\key_mem_reg[0]__0 [18]));
  FDCE \key_mem_reg[0][19] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[19]),
        .Q(\key_mem_reg[0]__0 [19]));
  FDCE \key_mem_reg[0][1] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[1]),
        .Q(\key_mem_reg[0]__0 [1]));
  FDCE \key_mem_reg[0][20] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[20]),
        .Q(\key_mem_reg[0]__0 [20]));
  FDCE \key_mem_reg[0][21] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[21]),
        .Q(\key_mem_reg[0]__0 [21]));
  FDCE \key_mem_reg[0][22] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[22]),
        .Q(\key_mem_reg[0]__0 [22]));
  FDCE \key_mem_reg[0][23] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[23]),
        .Q(\key_mem_reg[0]__0 [23]));
  FDCE \key_mem_reg[0][24] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[24]),
        .Q(\key_mem_reg[0]__0 [24]));
  FDCE \key_mem_reg[0][25] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[25]),
        .Q(\key_mem_reg[0]__0 [25]));
  FDCE \key_mem_reg[0][26] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[26]),
        .Q(\key_mem_reg[0]__0 [26]));
  FDCE \key_mem_reg[0][27] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[27]),
        .Q(\key_mem_reg[0]__0 [27]));
  FDCE \key_mem_reg[0][28] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[28]),
        .Q(\key_mem_reg[0]__0 [28]));
  FDCE \key_mem_reg[0][29] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[29]),
        .Q(\key_mem_reg[0]__0 [29]));
  FDCE \key_mem_reg[0][2] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[2]),
        .Q(\key_mem_reg[0]__0 [2]));
  FDCE \key_mem_reg[0][30] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[30]),
        .Q(\key_mem_reg[0]__0 [30]));
  FDCE \key_mem_reg[0][31] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[31]),
        .Q(\key_mem_reg[0]__0 [31]));
  FDCE \key_mem_reg[0][32] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\config_pin[2]_5 ),
        .D(key_mem_new[32]),
        .Q(\key_mem_reg[0]__0 [32]));
  FDCE \key_mem_reg[0][33] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[33]),
        .Q(\key_mem_reg[0]__0 [33]));
  FDCE \key_mem_reg[0][34] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[34]),
        .Q(\key_mem_reg[0]__0 [34]));
  FDCE \key_mem_reg[0][35] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[35]),
        .Q(\key_mem_reg[0]__0 [35]));
  FDCE \key_mem_reg[0][36] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[36]),
        .Q(\key_mem_reg[0]__0 [36]));
  FDCE \key_mem_reg[0][37] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[37]),
        .Q(\key_mem_reg[0]__0 [37]));
  FDCE \key_mem_reg[0][38] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[38]),
        .Q(\key_mem_reg[0]__0 [38]));
  FDCE \key_mem_reg[0][39] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[39]),
        .Q(\key_mem_reg[0]__0 [39]));
  FDCE \key_mem_reg[0][3] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[3]),
        .Q(\key_mem_reg[0]__0 [3]));
  FDCE \key_mem_reg[0][40] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[40]),
        .Q(\key_mem_reg[0]__0 [40]));
  FDCE \key_mem_reg[0][41] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[41]),
        .Q(\key_mem_reg[0]__0 [41]));
  FDCE \key_mem_reg[0][42] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[42]),
        .Q(\key_mem_reg[0]__0 [42]));
  FDCE \key_mem_reg[0][43] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[43]),
        .Q(\key_mem_reg[0]__0 [43]));
  FDCE \key_mem_reg[0][44] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[44]),
        .Q(\key_mem_reg[0]__0 [44]));
  FDCE \key_mem_reg[0][45] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[45]),
        .Q(\key_mem_reg[0]__0 [45]));
  FDCE \key_mem_reg[0][46] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[46]),
        .Q(\key_mem_reg[0]__0 [46]));
  FDCE \key_mem_reg[0][47] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[47]),
        .Q(\key_mem_reg[0]__0 [47]));
  FDCE \key_mem_reg[0][48] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[48]),
        .Q(\key_mem_reg[0]__0 [48]));
  FDCE \key_mem_reg[0][49] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[49]),
        .Q(\key_mem_reg[0]__0 [49]));
  FDCE \key_mem_reg[0][4] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[4]),
        .Q(\key_mem_reg[0]__0 [4]));
  FDCE \key_mem_reg[0][50] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[50]),
        .Q(\key_mem_reg[0]__0 [50]));
  FDCE \key_mem_reg[0][51] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[51]),
        .Q(\key_mem_reg[0]__0 [51]));
  FDCE \key_mem_reg[0][52] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\config_pin[2]_4 ),
        .D(key_mem_new[52]),
        .Q(\key_mem_reg[0]__0 [52]));
  FDCE \key_mem_reg[0][53] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\config_pin[2]_4 ),
        .D(key_mem_new[53]),
        .Q(\key_mem_reg[0]__0 [53]));
  FDCE \key_mem_reg[0][54] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\config_pin[2]_4 ),
        .D(key_mem_new[54]),
        .Q(\key_mem_reg[0]__0 [54]));
  FDCE \key_mem_reg[0][55] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\config_pin[2]_4 ),
        .D(key_mem_new[55]),
        .Q(\key_mem_reg[0]__0 [55]));
  FDCE \key_mem_reg[0][56] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[56]),
        .Q(\key_mem_reg[0]__0 [56]));
  FDCE \key_mem_reg[0][57] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[57]),
        .Q(\key_mem_reg[0]__0 [57]));
  FDCE \key_mem_reg[0][58] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[58]),
        .Q(\key_mem_reg[0]__0 [58]));
  FDCE \key_mem_reg[0][59] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[59]),
        .Q(\key_mem_reg[0]__0 [59]));
  FDCE \key_mem_reg[0][5] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[5]),
        .Q(\key_mem_reg[0]__0 [5]));
  FDCE \key_mem_reg[0][60] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[60]),
        .Q(\key_mem_reg[0]__0 [60]));
  FDCE \key_mem_reg[0][61] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[61]),
        .Q(\key_mem_reg[0]__0 [61]));
  FDCE \key_mem_reg[0][62] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[62]),
        .Q(\key_mem_reg[0]__0 [62]));
  FDCE \key_mem_reg[0][63] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[63]),
        .Q(\key_mem_reg[0]__0 [63]));
  FDCE \key_mem_reg[0][64] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[64]),
        .Q(\key_mem_reg[0]__0 [64]));
  FDCE \key_mem_reg[0][65] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[65]),
        .Q(\key_mem_reg[0]__0 [65]));
  FDCE \key_mem_reg[0][66] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[66]),
        .Q(\key_mem_reg[0]__0 [66]));
  FDCE \key_mem_reg[0][67] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[67]),
        .Q(\key_mem_reg[0]__0 [67]));
  FDCE \key_mem_reg[0][68] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[68]),
        .Q(\key_mem_reg[0]__0 [68]));
  FDCE \key_mem_reg[0][69] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[69]),
        .Q(\key_mem_reg[0]__0 [69]));
  FDCE \key_mem_reg[0][6] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[6]),
        .Q(\key_mem_reg[0]__0 [6]));
  FDCE \key_mem_reg[0][70] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[70]),
        .Q(\key_mem_reg[0]__0 [70]));
  FDCE \key_mem_reg[0][71] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[71]),
        .Q(\key_mem_reg[0]__0 [71]));
  FDCE \key_mem_reg[0][72] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[72]),
        .Q(\key_mem_reg[0]__0 [72]));
  FDCE \key_mem_reg[0][73] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[73]),
        .Q(\key_mem_reg[0]__0 [73]));
  FDCE \key_mem_reg[0][74] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[74]),
        .Q(\key_mem_reg[0]__0 [74]));
  FDCE \key_mem_reg[0][75] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[75]),
        .Q(\key_mem_reg[0]__0 [75]));
  FDCE \key_mem_reg[0][76] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[76]),
        .Q(\key_mem_reg[0]__0 [76]));
  FDCE \key_mem_reg[0][77] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[77]),
        .Q(\key_mem_reg[0]__0 [77]));
  FDCE \key_mem_reg[0][78] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[78]),
        .Q(\key_mem_reg[0]__0 [78]));
  FDCE \key_mem_reg[0][79] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[79]),
        .Q(\key_mem_reg[0]__0 [79]));
  FDCE \key_mem_reg[0][7] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\key_mem_reg[6][124]_0 ),
        .D(key_mem_new[7]),
        .Q(\key_mem_reg[0]__0 [7]));
  FDCE \key_mem_reg[0][80] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[80]),
        .Q(\key_mem_reg[0]__0 [80]));
  FDCE \key_mem_reg[0][81] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[81]),
        .Q(\key_mem_reg[0]__0 [81]));
  FDCE \key_mem_reg[0][82] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[82]),
        .Q(\key_mem_reg[0]__0 [82]));
  FDCE \key_mem_reg[0][83] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[83]),
        .Q(\key_mem_reg[0]__0 [83]));
  FDCE \key_mem_reg[0][84] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[84]),
        .Q(\key_mem_reg[0]__0 [84]));
  FDCE \key_mem_reg[0][85] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[85]),
        .Q(\key_mem_reg[0]__0 [85]));
  FDCE \key_mem_reg[0][86] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[86]),
        .Q(\key_mem_reg[0]__0 [86]));
  FDCE \key_mem_reg[0][87] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[87]),
        .Q(\key_mem_reg[0]__0 [87]));
  FDCE \key_mem_reg[0][88] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[88]),
        .Q(\key_mem_reg[0]__0 [88]));
  FDCE \key_mem_reg[0][89] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[89]),
        .Q(\key_mem_reg[0]__0 [89]));
  FDCE \key_mem_reg[0][8] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[8]),
        .Q(\key_mem_reg[0]__0 [8]));
  FDCE \key_mem_reg[0][90] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[90]),
        .Q(\key_mem_reg[0]__0 [90]));
  FDCE \key_mem_reg[0][91] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[91]),
        .Q(\key_mem_reg[0]__0 [91]));
  FDCE \key_mem_reg[0][92] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[92]),
        .Q(\key_mem_reg[0]__0 [92]));
  FDCE \key_mem_reg[0][93] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[93]),
        .Q(\key_mem_reg[0]__0 [93]));
  FDCE \key_mem_reg[0][94] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[94]),
        .Q(\key_mem_reg[0]__0 [94]));
  FDCE \key_mem_reg[0][95] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[95]),
        .Q(\key_mem_reg[0]__0 [95]));
  FDCE \key_mem_reg[0][96] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\config_pin[2]_5 ),
        .D(key_mem_new[96]),
        .Q(\key_mem_reg[0]__0 [96]));
  FDCE \key_mem_reg[0][97] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[97]),
        .Q(\key_mem_reg[0]__0 [97]));
  FDCE \key_mem_reg[0][98] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[98]),
        .Q(\key_mem_reg[0]__0 [98]));
  FDCE \key_mem_reg[0][99] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[99]),
        .Q(\key_mem_reg[0]__0 [99]));
  FDCE \key_mem_reg[0][9] 
       (.C(clk),
        .CE(key_mem__0),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[9]),
        .Q(\key_mem_reg[0]__0 [9]));
  FDCE \key_mem_reg[10][0] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[0]),
        .Q(\key_mem_reg[10]__0 [0]));
  FDCE \key_mem_reg[10][100] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[100]),
        .Q(\key_mem_reg[10]__0 [100]));
  FDCE \key_mem_reg[10][101] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[101]),
        .Q(\key_mem_reg[10]__0 [101]));
  FDCE \key_mem_reg[10][102] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[102]),
        .Q(\key_mem_reg[10]__0 [102]));
  FDCE \key_mem_reg[10][103] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[103]),
        .Q(\key_mem_reg[10]__0 [103]));
  FDCE \key_mem_reg[10][104] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[104]),
        .Q(\key_mem_reg[10]__0 [104]));
  FDCE \key_mem_reg[10][105] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[105]),
        .Q(\key_mem_reg[10]__0 [105]));
  FDCE \key_mem_reg[10][106] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[106]),
        .Q(\key_mem_reg[10]__0 [106]));
  FDCE \key_mem_reg[10][107] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[107]),
        .Q(\key_mem_reg[10]__0 [107]));
  FDCE \key_mem_reg[10][108] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[108]),
        .Q(\key_mem_reg[10]__0 [108]));
  FDCE \key_mem_reg[10][109] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[109]),
        .Q(\key_mem_reg[10]__0 [109]));
  FDCE \key_mem_reg[10][10] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[10]),
        .Q(\key_mem_reg[10]__0 [10]));
  FDCE \key_mem_reg[10][110] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[110]),
        .Q(\key_mem_reg[10]__0 [110]));
  FDCE \key_mem_reg[10][111] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[111]),
        .Q(\key_mem_reg[10]__0 [111]));
  FDCE \key_mem_reg[10][112] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[112]),
        .Q(\key_mem_reg[10]__0 [112]));
  FDCE \key_mem_reg[10][113] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[113]),
        .Q(\key_mem_reg[10]__0 [113]));
  FDCE \key_mem_reg[10][114] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[114]),
        .Q(\key_mem_reg[10]__0 [114]));
  FDCE \key_mem_reg[10][115] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[115]),
        .Q(\key_mem_reg[10]__0 [115]));
  FDCE \key_mem_reg[10][116] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_4 ),
        .D(key_mem_new[116]),
        .Q(\key_mem_reg[10]__0 [116]));
  FDCE \key_mem_reg[10][117] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_4 ),
        .D(key_mem_new[117]),
        .Q(\key_mem_reg[10]__0 [117]));
  FDCE \key_mem_reg[10][118] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_4 ),
        .D(key_mem_new[118]),
        .Q(\key_mem_reg[10]__0 [118]));
  FDCE \key_mem_reg[10][119] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_4 ),
        .D(key_mem_new[119]),
        .Q(\key_mem_reg[10]__0 [119]));
  FDCE \key_mem_reg[10][11] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[11]),
        .Q(\key_mem_reg[10]__0 [11]));
  FDCE \key_mem_reg[10][120] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[120]),
        .Q(\key_mem_reg[10]__0 [120]));
  FDCE \key_mem_reg[10][121] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[121]),
        .Q(\key_mem_reg[10]__0 [121]));
  FDCE \key_mem_reg[10][122] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[122]),
        .Q(\key_mem_reg[10]__0 [122]));
  FDCE \key_mem_reg[10][123] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[123]),
        .Q(\key_mem_reg[10]__0 [123]));
  FDCE \key_mem_reg[10][124] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\key_mem_reg[6][124]_0 ),
        .D(key_mem_new[124]),
        .Q(\key_mem_reg[10]__0 [124]));
  FDCE \key_mem_reg[10][125] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[125]),
        .Q(\key_mem_reg[10]__0 [125]));
  FDCE \key_mem_reg[10][126] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[126]),
        .Q(\key_mem_reg[10]__0 [126]));
  FDCE \key_mem_reg[10][127] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[127]),
        .Q(\key_mem_reg[10]__0 [127]));
  FDCE \key_mem_reg[10][12] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[12]),
        .Q(\key_mem_reg[10]__0 [12]));
  FDCE \key_mem_reg[10][13] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[13]),
        .Q(\key_mem_reg[10]__0 [13]));
  FDCE \key_mem_reg[10][14] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[14]),
        .Q(\key_mem_reg[10]__0 [14]));
  FDCE \key_mem_reg[10][15] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[15]),
        .Q(\key_mem_reg[10]__0 [15]));
  FDCE \key_mem_reg[10][16] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[16]),
        .Q(\key_mem_reg[10]__0 [16]));
  FDCE \key_mem_reg[10][17] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[17]),
        .Q(\key_mem_reg[10]__0 [17]));
  FDCE \key_mem_reg[10][18] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[18]),
        .Q(\key_mem_reg[10]__0 [18]));
  FDCE \key_mem_reg[10][19] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[19]),
        .Q(\key_mem_reg[10]__0 [19]));
  FDCE \key_mem_reg[10][1] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[1]),
        .Q(\key_mem_reg[10]__0 [1]));
  FDCE \key_mem_reg[10][20] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[20]),
        .Q(\key_mem_reg[10]__0 [20]));
  FDCE \key_mem_reg[10][21] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[21]),
        .Q(\key_mem_reg[10]__0 [21]));
  FDCE \key_mem_reg[10][22] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[22]),
        .Q(\key_mem_reg[10]__0 [22]));
  FDCE \key_mem_reg[10][23] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[23]),
        .Q(\key_mem_reg[10]__0 [23]));
  FDCE \key_mem_reg[10][24] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[24]),
        .Q(\key_mem_reg[10]__0 [24]));
  FDCE \key_mem_reg[10][25] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[25]),
        .Q(\key_mem_reg[10]__0 [25]));
  FDCE \key_mem_reg[10][26] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[26]),
        .Q(\key_mem_reg[10]__0 [26]));
  FDCE \key_mem_reg[10][27] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[27]),
        .Q(\key_mem_reg[10]__0 [27]));
  FDCE \key_mem_reg[10][28] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[28]),
        .Q(\key_mem_reg[10]__0 [28]));
  FDCE \key_mem_reg[10][29] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[29]),
        .Q(\key_mem_reg[10]__0 [29]));
  FDCE \key_mem_reg[10][2] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[2]),
        .Q(\key_mem_reg[10]__0 [2]));
  FDCE \key_mem_reg[10][30] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[30]),
        .Q(\key_mem_reg[10]__0 [30]));
  FDCE \key_mem_reg[10][31] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[31]),
        .Q(\key_mem_reg[10]__0 [31]));
  FDCE \key_mem_reg[10][32] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_5 ),
        .D(key_mem_new[32]),
        .Q(\key_mem_reg[10]__0 [32]));
  FDCE \key_mem_reg[10][33] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[33]),
        .Q(\key_mem_reg[10]__0 [33]));
  FDCE \key_mem_reg[10][34] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[34]),
        .Q(\key_mem_reg[10]__0 [34]));
  FDCE \key_mem_reg[10][35] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[35]),
        .Q(\key_mem_reg[10]__0 [35]));
  FDCE \key_mem_reg[10][36] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[36]),
        .Q(\key_mem_reg[10]__0 [36]));
  FDCE \key_mem_reg[10][37] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[37]),
        .Q(\key_mem_reg[10]__0 [37]));
  FDCE \key_mem_reg[10][38] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[38]),
        .Q(\key_mem_reg[10]__0 [38]));
  FDCE \key_mem_reg[10][39] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[39]),
        .Q(\key_mem_reg[10]__0 [39]));
  FDCE \key_mem_reg[10][3] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[3]),
        .Q(\key_mem_reg[10]__0 [3]));
  FDCE \key_mem_reg[10][40] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[40]),
        .Q(\key_mem_reg[10]__0 [40]));
  FDCE \key_mem_reg[10][41] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[41]),
        .Q(\key_mem_reg[10]__0 [41]));
  FDCE \key_mem_reg[10][42] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[42]),
        .Q(\key_mem_reg[10]__0 [42]));
  FDCE \key_mem_reg[10][43] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[43]),
        .Q(\key_mem_reg[10]__0 [43]));
  FDCE \key_mem_reg[10][44] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[44]),
        .Q(\key_mem_reg[10]__0 [44]));
  FDCE \key_mem_reg[10][45] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[45]),
        .Q(\key_mem_reg[10]__0 [45]));
  FDCE \key_mem_reg[10][46] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[46]),
        .Q(\key_mem_reg[10]__0 [46]));
  FDCE \key_mem_reg[10][47] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[47]),
        .Q(\key_mem_reg[10]__0 [47]));
  FDCE \key_mem_reg[10][48] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[48]),
        .Q(\key_mem_reg[10]__0 [48]));
  FDCE \key_mem_reg[10][49] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[49]),
        .Q(\key_mem_reg[10]__0 [49]));
  FDCE \key_mem_reg[10][4] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[4]),
        .Q(\key_mem_reg[10]__0 [4]));
  FDCE \key_mem_reg[10][50] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[50]),
        .Q(\key_mem_reg[10]__0 [50]));
  FDCE \key_mem_reg[10][51] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[51]),
        .Q(\key_mem_reg[10]__0 [51]));
  FDCE \key_mem_reg[10][52] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_4 ),
        .D(key_mem_new[52]),
        .Q(\key_mem_reg[10]__0 [52]));
  FDCE \key_mem_reg[10][53] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_4 ),
        .D(key_mem_new[53]),
        .Q(\key_mem_reg[10]__0 [53]));
  FDCE \key_mem_reg[10][54] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_4 ),
        .D(key_mem_new[54]),
        .Q(\key_mem_reg[10]__0 [54]));
  FDCE \key_mem_reg[10][55] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_4 ),
        .D(key_mem_new[55]),
        .Q(\key_mem_reg[10]__0 [55]));
  FDCE \key_mem_reg[10][56] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[56]),
        .Q(\key_mem_reg[10]__0 [56]));
  FDCE \key_mem_reg[10][57] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[57]),
        .Q(\key_mem_reg[10]__0 [57]));
  FDCE \key_mem_reg[10][58] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[58]),
        .Q(\key_mem_reg[10]__0 [58]));
  FDCE \key_mem_reg[10][59] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[59]),
        .Q(\key_mem_reg[10]__0 [59]));
  FDCE \key_mem_reg[10][5] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[5]),
        .Q(\key_mem_reg[10]__0 [5]));
  FDCE \key_mem_reg[10][60] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[60]),
        .Q(\key_mem_reg[10]__0 [60]));
  FDCE \key_mem_reg[10][61] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[61]),
        .Q(\key_mem_reg[10]__0 [61]));
  FDCE \key_mem_reg[10][62] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[62]),
        .Q(\key_mem_reg[10]__0 [62]));
  FDCE \key_mem_reg[10][63] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[63]),
        .Q(\key_mem_reg[10]__0 [63]));
  FDCE \key_mem_reg[10][64] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[64]),
        .Q(\key_mem_reg[10]__0 [64]));
  FDCE \key_mem_reg[10][65] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[65]),
        .Q(\key_mem_reg[10]__0 [65]));
  FDCE \key_mem_reg[10][66] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[66]),
        .Q(\key_mem_reg[10]__0 [66]));
  FDCE \key_mem_reg[10][67] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[67]),
        .Q(\key_mem_reg[10]__0 [67]));
  FDCE \key_mem_reg[10][68] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[68]),
        .Q(\key_mem_reg[10]__0 [68]));
  FDCE \key_mem_reg[10][69] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[69]),
        .Q(\key_mem_reg[10]__0 [69]));
  FDCE \key_mem_reg[10][6] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[6]),
        .Q(\key_mem_reg[10]__0 [6]));
  FDCE \key_mem_reg[10][70] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[70]),
        .Q(\key_mem_reg[10]__0 [70]));
  FDCE \key_mem_reg[10][71] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[71]),
        .Q(\key_mem_reg[10]__0 [71]));
  FDCE \key_mem_reg[10][72] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[72]),
        .Q(\key_mem_reg[10]__0 [72]));
  FDCE \key_mem_reg[10][73] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[73]),
        .Q(\key_mem_reg[10]__0 [73]));
  FDCE \key_mem_reg[10][74] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[74]),
        .Q(\key_mem_reg[10]__0 [74]));
  FDCE \key_mem_reg[10][75] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[75]),
        .Q(\key_mem_reg[10]__0 [75]));
  FDCE \key_mem_reg[10][76] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[76]),
        .Q(\key_mem_reg[10]__0 [76]));
  FDCE \key_mem_reg[10][77] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[77]),
        .Q(\key_mem_reg[10]__0 [77]));
  FDCE \key_mem_reg[10][78] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[78]),
        .Q(\key_mem_reg[10]__0 [78]));
  FDCE \key_mem_reg[10][79] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[79]),
        .Q(\key_mem_reg[10]__0 [79]));
  FDCE \key_mem_reg[10][7] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\key_mem_reg[6][124]_0 ),
        .D(key_mem_new[7]),
        .Q(\key_mem_reg[10]__0 [7]));
  FDCE \key_mem_reg[10][80] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[80]),
        .Q(\key_mem_reg[10]__0 [80]));
  FDCE \key_mem_reg[10][81] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[81]),
        .Q(\key_mem_reg[10]__0 [81]));
  FDCE \key_mem_reg[10][82] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[82]),
        .Q(\key_mem_reg[10]__0 [82]));
  FDCE \key_mem_reg[10][83] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[83]),
        .Q(\key_mem_reg[10]__0 [83]));
  FDCE \key_mem_reg[10][84] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[84]),
        .Q(\key_mem_reg[10]__0 [84]));
  FDCE \key_mem_reg[10][85] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[85]),
        .Q(\key_mem_reg[10]__0 [85]));
  FDCE \key_mem_reg[10][86] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[86]),
        .Q(\key_mem_reg[10]__0 [86]));
  FDCE \key_mem_reg[10][87] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[87]),
        .Q(\key_mem_reg[10]__0 [87]));
  FDCE \key_mem_reg[10][88] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[88]),
        .Q(\key_mem_reg[10]__0 [88]));
  FDCE \key_mem_reg[10][89] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[89]),
        .Q(\key_mem_reg[10]__0 [89]));
  FDCE \key_mem_reg[10][8] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[8]),
        .Q(\key_mem_reg[10]__0 [8]));
  FDCE \key_mem_reg[10][90] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[90]),
        .Q(\key_mem_reg[10]__0 [90]));
  FDCE \key_mem_reg[10][91] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[91]),
        .Q(\key_mem_reg[10]__0 [91]));
  FDCE \key_mem_reg[10][92] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[92]),
        .Q(\key_mem_reg[10]__0 [92]));
  FDCE \key_mem_reg[10][93] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[93]),
        .Q(\key_mem_reg[10]__0 [93]));
  FDCE \key_mem_reg[10][94] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[94]),
        .Q(\key_mem_reg[10]__0 [94]));
  FDCE \key_mem_reg[10][95] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[95]),
        .Q(\key_mem_reg[10]__0 [95]));
  FDCE \key_mem_reg[10][96] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_5 ),
        .D(key_mem_new[96]),
        .Q(\key_mem_reg[10]__0 [96]));
  FDCE \key_mem_reg[10][97] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[97]),
        .Q(\key_mem_reg[10]__0 [97]));
  FDCE \key_mem_reg[10][98] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[98]),
        .Q(\key_mem_reg[10]__0 [98]));
  FDCE \key_mem_reg[10][99] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[99]),
        .Q(\key_mem_reg[10]__0 [99]));
  FDCE \key_mem_reg[10][9] 
       (.C(clk),
        .CE(\key_mem[10][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[9]),
        .Q(\key_mem_reg[10]__0 [9]));
  FDCE \key_mem_reg[1][0] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[0]),
        .Q(\key_mem_reg[1]__0 [0]));
  FDCE \key_mem_reg[1][100] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[100]),
        .Q(\key_mem_reg[1]__0 [100]));
  FDCE \key_mem_reg[1][101] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[101]),
        .Q(\key_mem_reg[1]__0 [101]));
  FDCE \key_mem_reg[1][102] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[102]),
        .Q(\key_mem_reg[1]__0 [102]));
  FDCE \key_mem_reg[1][103] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[103]),
        .Q(\key_mem_reg[1]__0 [103]));
  FDCE \key_mem_reg[1][104] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[104]),
        .Q(\key_mem_reg[1]__0 [104]));
  FDCE \key_mem_reg[1][105] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[105]),
        .Q(\key_mem_reg[1]__0 [105]));
  FDCE \key_mem_reg[1][106] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[106]),
        .Q(\key_mem_reg[1]__0 [106]));
  FDCE \key_mem_reg[1][107] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[107]),
        .Q(\key_mem_reg[1]__0 [107]));
  FDCE \key_mem_reg[1][108] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[108]),
        .Q(\key_mem_reg[1]__0 [108]));
  FDCE \key_mem_reg[1][109] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[109]),
        .Q(\key_mem_reg[1]__0 [109]));
  FDCE \key_mem_reg[1][10] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[10]),
        .Q(\key_mem_reg[1]__0 [10]));
  FDCE \key_mem_reg[1][110] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[110]),
        .Q(\key_mem_reg[1]__0 [110]));
  FDCE \key_mem_reg[1][111] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[111]),
        .Q(\key_mem_reg[1]__0 [111]));
  FDCE \key_mem_reg[1][112] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[112]),
        .Q(\key_mem_reg[1]__0 [112]));
  FDCE \key_mem_reg[1][113] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[113]),
        .Q(\key_mem_reg[1]__0 [113]));
  FDCE \key_mem_reg[1][114] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[114]),
        .Q(\key_mem_reg[1]__0 [114]));
  FDCE \key_mem_reg[1][115] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[115]),
        .Q(\key_mem_reg[1]__0 [115]));
  FDCE \key_mem_reg[1][116] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_4 ),
        .D(key_mem_new[116]),
        .Q(\key_mem_reg[1]__0 [116]));
  FDCE \key_mem_reg[1][117] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_4 ),
        .D(key_mem_new[117]),
        .Q(\key_mem_reg[1]__0 [117]));
  FDCE \key_mem_reg[1][118] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_4 ),
        .D(key_mem_new[118]),
        .Q(\key_mem_reg[1]__0 [118]));
  FDCE \key_mem_reg[1][119] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_4 ),
        .D(key_mem_new[119]),
        .Q(\key_mem_reg[1]__0 [119]));
  FDCE \key_mem_reg[1][11] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[11]),
        .Q(\key_mem_reg[1]__0 [11]));
  FDCE \key_mem_reg[1][120] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[120]),
        .Q(\key_mem_reg[1]__0 [120]));
  FDCE \key_mem_reg[1][121] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[121]),
        .Q(\key_mem_reg[1]__0 [121]));
  FDCE \key_mem_reg[1][122] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[122]),
        .Q(\key_mem_reg[1]__0 [122]));
  FDCE \key_mem_reg[1][123] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[123]),
        .Q(\key_mem_reg[1]__0 [123]));
  FDCE \key_mem_reg[1][124] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\key_mem_reg[6][124]_0 ),
        .D(key_mem_new[124]),
        .Q(\key_mem_reg[1]__0 [124]));
  FDCE \key_mem_reg[1][125] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[125]),
        .Q(\key_mem_reg[1]__0 [125]));
  FDCE \key_mem_reg[1][126] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[126]),
        .Q(\key_mem_reg[1]__0 [126]));
  FDCE \key_mem_reg[1][127] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[127]),
        .Q(\key_mem_reg[1]__0 [127]));
  FDCE \key_mem_reg[1][12] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[12]),
        .Q(\key_mem_reg[1]__0 [12]));
  FDCE \key_mem_reg[1][13] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[13]),
        .Q(\key_mem_reg[1]__0 [13]));
  FDCE \key_mem_reg[1][14] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[14]),
        .Q(\key_mem_reg[1]__0 [14]));
  FDCE \key_mem_reg[1][15] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[15]),
        .Q(\key_mem_reg[1]__0 [15]));
  FDCE \key_mem_reg[1][16] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[16]),
        .Q(\key_mem_reg[1]__0 [16]));
  FDCE \key_mem_reg[1][17] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[17]),
        .Q(\key_mem_reg[1]__0 [17]));
  FDCE \key_mem_reg[1][18] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[18]),
        .Q(\key_mem_reg[1]__0 [18]));
  FDCE \key_mem_reg[1][19] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[19]),
        .Q(\key_mem_reg[1]__0 [19]));
  FDCE \key_mem_reg[1][1] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[1]),
        .Q(\key_mem_reg[1]__0 [1]));
  FDCE \key_mem_reg[1][20] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[20]),
        .Q(\key_mem_reg[1]__0 [20]));
  FDCE \key_mem_reg[1][21] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[21]),
        .Q(\key_mem_reg[1]__0 [21]));
  FDCE \key_mem_reg[1][22] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[22]),
        .Q(\key_mem_reg[1]__0 [22]));
  FDCE \key_mem_reg[1][23] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[23]),
        .Q(\key_mem_reg[1]__0 [23]));
  FDCE \key_mem_reg[1][24] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[24]),
        .Q(\key_mem_reg[1]__0 [24]));
  FDCE \key_mem_reg[1][25] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[25]),
        .Q(\key_mem_reg[1]__0 [25]));
  FDCE \key_mem_reg[1][26] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[26]),
        .Q(\key_mem_reg[1]__0 [26]));
  FDCE \key_mem_reg[1][27] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[27]),
        .Q(\key_mem_reg[1]__0 [27]));
  FDCE \key_mem_reg[1][28] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[28]),
        .Q(\key_mem_reg[1]__0 [28]));
  FDCE \key_mem_reg[1][29] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[29]),
        .Q(\key_mem_reg[1]__0 [29]));
  FDCE \key_mem_reg[1][2] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[2]),
        .Q(\key_mem_reg[1]__0 [2]));
  FDCE \key_mem_reg[1][30] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[30]),
        .Q(\key_mem_reg[1]__0 [30]));
  FDCE \key_mem_reg[1][31] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[31]),
        .Q(\key_mem_reg[1]__0 [31]));
  FDCE \key_mem_reg[1][32] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_5 ),
        .D(key_mem_new[32]),
        .Q(\key_mem_reg[1]__0 [32]));
  FDCE \key_mem_reg[1][33] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[33]),
        .Q(\key_mem_reg[1]__0 [33]));
  FDCE \key_mem_reg[1][34] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[34]),
        .Q(\key_mem_reg[1]__0 [34]));
  FDCE \key_mem_reg[1][35] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[35]),
        .Q(\key_mem_reg[1]__0 [35]));
  FDCE \key_mem_reg[1][36] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[36]),
        .Q(\key_mem_reg[1]__0 [36]));
  FDCE \key_mem_reg[1][37] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[37]),
        .Q(\key_mem_reg[1]__0 [37]));
  FDCE \key_mem_reg[1][38] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[38]),
        .Q(\key_mem_reg[1]__0 [38]));
  FDCE \key_mem_reg[1][39] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[39]),
        .Q(\key_mem_reg[1]__0 [39]));
  FDCE \key_mem_reg[1][3] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[3]),
        .Q(\key_mem_reg[1]__0 [3]));
  FDCE \key_mem_reg[1][40] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[40]),
        .Q(\key_mem_reg[1]__0 [40]));
  FDCE \key_mem_reg[1][41] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[41]),
        .Q(\key_mem_reg[1]__0 [41]));
  FDCE \key_mem_reg[1][42] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[42]),
        .Q(\key_mem_reg[1]__0 [42]));
  FDCE \key_mem_reg[1][43] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[43]),
        .Q(\key_mem_reg[1]__0 [43]));
  FDCE \key_mem_reg[1][44] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[44]),
        .Q(\key_mem_reg[1]__0 [44]));
  FDCE \key_mem_reg[1][45] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[45]),
        .Q(\key_mem_reg[1]__0 [45]));
  FDCE \key_mem_reg[1][46] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[46]),
        .Q(\key_mem_reg[1]__0 [46]));
  FDCE \key_mem_reg[1][47] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[47]),
        .Q(\key_mem_reg[1]__0 [47]));
  FDCE \key_mem_reg[1][48] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[48]),
        .Q(\key_mem_reg[1]__0 [48]));
  FDCE \key_mem_reg[1][49] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[49]),
        .Q(\key_mem_reg[1]__0 [49]));
  FDCE \key_mem_reg[1][4] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[4]),
        .Q(\key_mem_reg[1]__0 [4]));
  FDCE \key_mem_reg[1][50] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[50]),
        .Q(\key_mem_reg[1]__0 [50]));
  FDCE \key_mem_reg[1][51] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[51]),
        .Q(\key_mem_reg[1]__0 [51]));
  FDCE \key_mem_reg[1][52] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_4 ),
        .D(key_mem_new[52]),
        .Q(\key_mem_reg[1]__0 [52]));
  FDCE \key_mem_reg[1][53] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_4 ),
        .D(key_mem_new[53]),
        .Q(\key_mem_reg[1]__0 [53]));
  FDCE \key_mem_reg[1][54] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_4 ),
        .D(key_mem_new[54]),
        .Q(\key_mem_reg[1]__0 [54]));
  FDCE \key_mem_reg[1][55] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_4 ),
        .D(key_mem_new[55]),
        .Q(\key_mem_reg[1]__0 [55]));
  FDCE \key_mem_reg[1][56] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[56]),
        .Q(\key_mem_reg[1]__0 [56]));
  FDCE \key_mem_reg[1][57] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[57]),
        .Q(\key_mem_reg[1]__0 [57]));
  FDCE \key_mem_reg[1][58] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[58]),
        .Q(\key_mem_reg[1]__0 [58]));
  FDCE \key_mem_reg[1][59] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[59]),
        .Q(\key_mem_reg[1]__0 [59]));
  FDCE \key_mem_reg[1][5] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[5]),
        .Q(\key_mem_reg[1]__0 [5]));
  FDCE \key_mem_reg[1][60] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[60]),
        .Q(\key_mem_reg[1]__0 [60]));
  FDCE \key_mem_reg[1][61] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[61]),
        .Q(\key_mem_reg[1]__0 [61]));
  FDCE \key_mem_reg[1][62] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[62]),
        .Q(\key_mem_reg[1]__0 [62]));
  FDCE \key_mem_reg[1][63] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[63]),
        .Q(\key_mem_reg[1]__0 [63]));
  FDCE \key_mem_reg[1][64] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[64]),
        .Q(\key_mem_reg[1]__0 [64]));
  FDCE \key_mem_reg[1][65] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[65]),
        .Q(\key_mem_reg[1]__0 [65]));
  FDCE \key_mem_reg[1][66] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[66]),
        .Q(\key_mem_reg[1]__0 [66]));
  FDCE \key_mem_reg[1][67] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[67]),
        .Q(\key_mem_reg[1]__0 [67]));
  FDCE \key_mem_reg[1][68] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[68]),
        .Q(\key_mem_reg[1]__0 [68]));
  FDCE \key_mem_reg[1][69] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[69]),
        .Q(\key_mem_reg[1]__0 [69]));
  FDCE \key_mem_reg[1][6] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[6]),
        .Q(\key_mem_reg[1]__0 [6]));
  FDCE \key_mem_reg[1][70] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[70]),
        .Q(\key_mem_reg[1]__0 [70]));
  FDCE \key_mem_reg[1][71] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[71]),
        .Q(\key_mem_reg[1]__0 [71]));
  FDCE \key_mem_reg[1][72] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[72]),
        .Q(\key_mem_reg[1]__0 [72]));
  FDCE \key_mem_reg[1][73] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[73]),
        .Q(\key_mem_reg[1]__0 [73]));
  FDCE \key_mem_reg[1][74] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[74]),
        .Q(\key_mem_reg[1]__0 [74]));
  FDCE \key_mem_reg[1][75] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[75]),
        .Q(\key_mem_reg[1]__0 [75]));
  FDCE \key_mem_reg[1][76] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[76]),
        .Q(\key_mem_reg[1]__0 [76]));
  FDCE \key_mem_reg[1][77] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[77]),
        .Q(\key_mem_reg[1]__0 [77]));
  FDCE \key_mem_reg[1][78] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[78]),
        .Q(\key_mem_reg[1]__0 [78]));
  FDCE \key_mem_reg[1][79] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[79]),
        .Q(\key_mem_reg[1]__0 [79]));
  FDCE \key_mem_reg[1][7] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\key_mem_reg[6][124]_0 ),
        .D(key_mem_new[7]),
        .Q(\key_mem_reg[1]__0 [7]));
  FDCE \key_mem_reg[1][80] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[80]),
        .Q(\key_mem_reg[1]__0 [80]));
  FDCE \key_mem_reg[1][81] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[81]),
        .Q(\key_mem_reg[1]__0 [81]));
  FDCE \key_mem_reg[1][82] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[82]),
        .Q(\key_mem_reg[1]__0 [82]));
  FDCE \key_mem_reg[1][83] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[83]),
        .Q(\key_mem_reg[1]__0 [83]));
  FDCE \key_mem_reg[1][84] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[84]),
        .Q(\key_mem_reg[1]__0 [84]));
  FDCE \key_mem_reg[1][85] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[85]),
        .Q(\key_mem_reg[1]__0 [85]));
  FDCE \key_mem_reg[1][86] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[86]),
        .Q(\key_mem_reg[1]__0 [86]));
  FDCE \key_mem_reg[1][87] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[87]),
        .Q(\key_mem_reg[1]__0 [87]));
  FDCE \key_mem_reg[1][88] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[88]),
        .Q(\key_mem_reg[1]__0 [88]));
  FDCE \key_mem_reg[1][89] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[89]),
        .Q(\key_mem_reg[1]__0 [89]));
  FDCE \key_mem_reg[1][8] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[8]),
        .Q(\key_mem_reg[1]__0 [8]));
  FDCE \key_mem_reg[1][90] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[90]),
        .Q(\key_mem_reg[1]__0 [90]));
  FDCE \key_mem_reg[1][91] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[91]),
        .Q(\key_mem_reg[1]__0 [91]));
  FDCE \key_mem_reg[1][92] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[92]),
        .Q(\key_mem_reg[1]__0 [92]));
  FDCE \key_mem_reg[1][93] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[93]),
        .Q(\key_mem_reg[1]__0 [93]));
  FDCE \key_mem_reg[1][94] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[94]),
        .Q(\key_mem_reg[1]__0 [94]));
  FDCE \key_mem_reg[1][95] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[95]),
        .Q(\key_mem_reg[1]__0 [95]));
  FDCE \key_mem_reg[1][96] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_5 ),
        .D(key_mem_new[96]),
        .Q(\key_mem_reg[1]__0 [96]));
  FDCE \key_mem_reg[1][97] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[97]),
        .Q(\key_mem_reg[1]__0 [97]));
  FDCE \key_mem_reg[1][98] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[98]),
        .Q(\key_mem_reg[1]__0 [98]));
  FDCE \key_mem_reg[1][99] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[99]),
        .Q(\key_mem_reg[1]__0 [99]));
  FDCE \key_mem_reg[1][9] 
       (.C(clk),
        .CE(\key_mem[1][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[9]),
        .Q(\key_mem_reg[1]__0 [9]));
  FDCE \key_mem_reg[2][0] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[0]),
        .Q(\key_mem_reg[2]__0 [0]));
  FDCE \key_mem_reg[2][100] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[100]),
        .Q(\key_mem_reg[2]__0 [100]));
  FDCE \key_mem_reg[2][101] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[101]),
        .Q(\key_mem_reg[2]__0 [101]));
  FDCE \key_mem_reg[2][102] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[102]),
        .Q(\key_mem_reg[2]__0 [102]));
  FDCE \key_mem_reg[2][103] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[103]),
        .Q(\key_mem_reg[2]__0 [103]));
  FDCE \key_mem_reg[2][104] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[104]),
        .Q(\key_mem_reg[2]__0 [104]));
  FDCE \key_mem_reg[2][105] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[105]),
        .Q(\key_mem_reg[2]__0 [105]));
  FDCE \key_mem_reg[2][106] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[106]),
        .Q(\key_mem_reg[2]__0 [106]));
  FDCE \key_mem_reg[2][107] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[107]),
        .Q(\key_mem_reg[2]__0 [107]));
  FDCE \key_mem_reg[2][108] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[108]),
        .Q(\key_mem_reg[2]__0 [108]));
  FDCE \key_mem_reg[2][109] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[109]),
        .Q(\key_mem_reg[2]__0 [109]));
  FDCE \key_mem_reg[2][10] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[10]),
        .Q(\key_mem_reg[2]__0 [10]));
  FDCE \key_mem_reg[2][110] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[110]),
        .Q(\key_mem_reg[2]__0 [110]));
  FDCE \key_mem_reg[2][111] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[111]),
        .Q(\key_mem_reg[2]__0 [111]));
  FDCE \key_mem_reg[2][112] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[112]),
        .Q(\key_mem_reg[2]__0 [112]));
  FDCE \key_mem_reg[2][113] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[113]),
        .Q(\key_mem_reg[2]__0 [113]));
  FDCE \key_mem_reg[2][114] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[114]),
        .Q(\key_mem_reg[2]__0 [114]));
  FDCE \key_mem_reg[2][115] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[115]),
        .Q(\key_mem_reg[2]__0 [115]));
  FDCE \key_mem_reg[2][116] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_4 ),
        .D(key_mem_new[116]),
        .Q(\key_mem_reg[2]__0 [116]));
  FDCE \key_mem_reg[2][117] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_4 ),
        .D(key_mem_new[117]),
        .Q(\key_mem_reg[2]__0 [117]));
  FDCE \key_mem_reg[2][118] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_4 ),
        .D(key_mem_new[118]),
        .Q(\key_mem_reg[2]__0 [118]));
  FDCE \key_mem_reg[2][119] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_4 ),
        .D(key_mem_new[119]),
        .Q(\key_mem_reg[2]__0 [119]));
  FDCE \key_mem_reg[2][11] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[11]),
        .Q(\key_mem_reg[2]__0 [11]));
  FDCE \key_mem_reg[2][120] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[120]),
        .Q(\key_mem_reg[2]__0 [120]));
  FDCE \key_mem_reg[2][121] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[121]),
        .Q(\key_mem_reg[2]__0 [121]));
  FDCE \key_mem_reg[2][122] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[122]),
        .Q(\key_mem_reg[2]__0 [122]));
  FDCE \key_mem_reg[2][123] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[123]),
        .Q(\key_mem_reg[2]__0 [123]));
  FDCE \key_mem_reg[2][124] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\key_mem_reg[6][124]_0 ),
        .D(key_mem_new[124]),
        .Q(\key_mem_reg[2]__0 [124]));
  FDCE \key_mem_reg[2][125] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[125]),
        .Q(\key_mem_reg[2]__0 [125]));
  FDCE \key_mem_reg[2][126] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[126]),
        .Q(\key_mem_reg[2]__0 [126]));
  FDCE \key_mem_reg[2][127] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[127]),
        .Q(\key_mem_reg[2]__0 [127]));
  FDCE \key_mem_reg[2][12] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[12]),
        .Q(\key_mem_reg[2]__0 [12]));
  FDCE \key_mem_reg[2][13] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[13]),
        .Q(\key_mem_reg[2]__0 [13]));
  FDCE \key_mem_reg[2][14] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[14]),
        .Q(\key_mem_reg[2]__0 [14]));
  FDCE \key_mem_reg[2][15] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[15]),
        .Q(\key_mem_reg[2]__0 [15]));
  FDCE \key_mem_reg[2][16] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[16]),
        .Q(\key_mem_reg[2]__0 [16]));
  FDCE \key_mem_reg[2][17] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[17]),
        .Q(\key_mem_reg[2]__0 [17]));
  FDCE \key_mem_reg[2][18] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[18]),
        .Q(\key_mem_reg[2]__0 [18]));
  FDCE \key_mem_reg[2][19] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[19]),
        .Q(\key_mem_reg[2]__0 [19]));
  FDCE \key_mem_reg[2][1] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[1]),
        .Q(\key_mem_reg[2]__0 [1]));
  FDCE \key_mem_reg[2][20] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[20]),
        .Q(\key_mem_reg[2]__0 [20]));
  FDCE \key_mem_reg[2][21] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[21]),
        .Q(\key_mem_reg[2]__0 [21]));
  FDCE \key_mem_reg[2][22] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[22]),
        .Q(\key_mem_reg[2]__0 [22]));
  FDCE \key_mem_reg[2][23] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[23]),
        .Q(\key_mem_reg[2]__0 [23]));
  FDCE \key_mem_reg[2][24] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[24]),
        .Q(\key_mem_reg[2]__0 [24]));
  FDCE \key_mem_reg[2][25] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[25]),
        .Q(\key_mem_reg[2]__0 [25]));
  FDCE \key_mem_reg[2][26] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[26]),
        .Q(\key_mem_reg[2]__0 [26]));
  FDCE \key_mem_reg[2][27] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[27]),
        .Q(\key_mem_reg[2]__0 [27]));
  FDCE \key_mem_reg[2][28] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[28]),
        .Q(\key_mem_reg[2]__0 [28]));
  FDCE \key_mem_reg[2][29] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[29]),
        .Q(\key_mem_reg[2]__0 [29]));
  FDCE \key_mem_reg[2][2] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[2]),
        .Q(\key_mem_reg[2]__0 [2]));
  FDCE \key_mem_reg[2][30] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[30]),
        .Q(\key_mem_reg[2]__0 [30]));
  FDCE \key_mem_reg[2][31] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[31]),
        .Q(\key_mem_reg[2]__0 [31]));
  FDCE \key_mem_reg[2][32] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_5 ),
        .D(key_mem_new[32]),
        .Q(\key_mem_reg[2]__0 [32]));
  FDCE \key_mem_reg[2][33] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[33]),
        .Q(\key_mem_reg[2]__0 [33]));
  FDCE \key_mem_reg[2][34] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[34]),
        .Q(\key_mem_reg[2]__0 [34]));
  FDCE \key_mem_reg[2][35] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[35]),
        .Q(\key_mem_reg[2]__0 [35]));
  FDCE \key_mem_reg[2][36] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[36]),
        .Q(\key_mem_reg[2]__0 [36]));
  FDCE \key_mem_reg[2][37] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[37]),
        .Q(\key_mem_reg[2]__0 [37]));
  FDCE \key_mem_reg[2][38] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[38]),
        .Q(\key_mem_reg[2]__0 [38]));
  FDCE \key_mem_reg[2][39] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[39]),
        .Q(\key_mem_reg[2]__0 [39]));
  FDCE \key_mem_reg[2][3] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[3]),
        .Q(\key_mem_reg[2]__0 [3]));
  FDCE \key_mem_reg[2][40] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[40]),
        .Q(\key_mem_reg[2]__0 [40]));
  FDCE \key_mem_reg[2][41] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[41]),
        .Q(\key_mem_reg[2]__0 [41]));
  FDCE \key_mem_reg[2][42] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[42]),
        .Q(\key_mem_reg[2]__0 [42]));
  FDCE \key_mem_reg[2][43] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[43]),
        .Q(\key_mem_reg[2]__0 [43]));
  FDCE \key_mem_reg[2][44] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[44]),
        .Q(\key_mem_reg[2]__0 [44]));
  FDCE \key_mem_reg[2][45] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[45]),
        .Q(\key_mem_reg[2]__0 [45]));
  FDCE \key_mem_reg[2][46] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[46]),
        .Q(\key_mem_reg[2]__0 [46]));
  FDCE \key_mem_reg[2][47] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[47]),
        .Q(\key_mem_reg[2]__0 [47]));
  FDCE \key_mem_reg[2][48] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[48]),
        .Q(\key_mem_reg[2]__0 [48]));
  FDCE \key_mem_reg[2][49] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[49]),
        .Q(\key_mem_reg[2]__0 [49]));
  FDCE \key_mem_reg[2][4] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[4]),
        .Q(\key_mem_reg[2]__0 [4]));
  FDCE \key_mem_reg[2][50] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[50]),
        .Q(\key_mem_reg[2]__0 [50]));
  FDCE \key_mem_reg[2][51] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[51]),
        .Q(\key_mem_reg[2]__0 [51]));
  FDCE \key_mem_reg[2][52] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_4 ),
        .D(key_mem_new[52]),
        .Q(\key_mem_reg[2]__0 [52]));
  FDCE \key_mem_reg[2][53] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_4 ),
        .D(key_mem_new[53]),
        .Q(\key_mem_reg[2]__0 [53]));
  FDCE \key_mem_reg[2][54] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_4 ),
        .D(key_mem_new[54]),
        .Q(\key_mem_reg[2]__0 [54]));
  FDCE \key_mem_reg[2][55] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_4 ),
        .D(key_mem_new[55]),
        .Q(\key_mem_reg[2]__0 [55]));
  FDCE \key_mem_reg[2][56] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[56]),
        .Q(\key_mem_reg[2]__0 [56]));
  FDCE \key_mem_reg[2][57] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[57]),
        .Q(\key_mem_reg[2]__0 [57]));
  FDCE \key_mem_reg[2][58] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[58]),
        .Q(\key_mem_reg[2]__0 [58]));
  FDCE \key_mem_reg[2][59] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[59]),
        .Q(\key_mem_reg[2]__0 [59]));
  FDCE \key_mem_reg[2][5] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[5]),
        .Q(\key_mem_reg[2]__0 [5]));
  FDCE \key_mem_reg[2][60] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[60]),
        .Q(\key_mem_reg[2]__0 [60]));
  FDCE \key_mem_reg[2][61] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[61]),
        .Q(\key_mem_reg[2]__0 [61]));
  FDCE \key_mem_reg[2][62] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[62]),
        .Q(\key_mem_reg[2]__0 [62]));
  FDCE \key_mem_reg[2][63] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[63]),
        .Q(\key_mem_reg[2]__0 [63]));
  FDCE \key_mem_reg[2][64] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[64]),
        .Q(\key_mem_reg[2]__0 [64]));
  FDCE \key_mem_reg[2][65] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[65]),
        .Q(\key_mem_reg[2]__0 [65]));
  FDCE \key_mem_reg[2][66] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[66]),
        .Q(\key_mem_reg[2]__0 [66]));
  FDCE \key_mem_reg[2][67] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[67]),
        .Q(\key_mem_reg[2]__0 [67]));
  FDCE \key_mem_reg[2][68] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[68]),
        .Q(\key_mem_reg[2]__0 [68]));
  FDCE \key_mem_reg[2][69] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[69]),
        .Q(\key_mem_reg[2]__0 [69]));
  FDCE \key_mem_reg[2][6] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[6]),
        .Q(\key_mem_reg[2]__0 [6]));
  FDCE \key_mem_reg[2][70] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[70]),
        .Q(\key_mem_reg[2]__0 [70]));
  FDCE \key_mem_reg[2][71] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[71]),
        .Q(\key_mem_reg[2]__0 [71]));
  FDCE \key_mem_reg[2][72] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[72]),
        .Q(\key_mem_reg[2]__0 [72]));
  FDCE \key_mem_reg[2][73] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[73]),
        .Q(\key_mem_reg[2]__0 [73]));
  FDCE \key_mem_reg[2][74] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[74]),
        .Q(\key_mem_reg[2]__0 [74]));
  FDCE \key_mem_reg[2][75] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[75]),
        .Q(\key_mem_reg[2]__0 [75]));
  FDCE \key_mem_reg[2][76] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[76]),
        .Q(\key_mem_reg[2]__0 [76]));
  FDCE \key_mem_reg[2][77] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[77]),
        .Q(\key_mem_reg[2]__0 [77]));
  FDCE \key_mem_reg[2][78] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[78]),
        .Q(\key_mem_reg[2]__0 [78]));
  FDCE \key_mem_reg[2][79] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[79]),
        .Q(\key_mem_reg[2]__0 [79]));
  FDCE \key_mem_reg[2][7] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\key_mem_reg[6][124]_0 ),
        .D(key_mem_new[7]),
        .Q(\key_mem_reg[2]__0 [7]));
  FDCE \key_mem_reg[2][80] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[80]),
        .Q(\key_mem_reg[2]__0 [80]));
  FDCE \key_mem_reg[2][81] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[81]),
        .Q(\key_mem_reg[2]__0 [81]));
  FDCE \key_mem_reg[2][82] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[82]),
        .Q(\key_mem_reg[2]__0 [82]));
  FDCE \key_mem_reg[2][83] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[83]),
        .Q(\key_mem_reg[2]__0 [83]));
  FDCE \key_mem_reg[2][84] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[84]),
        .Q(\key_mem_reg[2]__0 [84]));
  FDCE \key_mem_reg[2][85] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[85]),
        .Q(\key_mem_reg[2]__0 [85]));
  FDCE \key_mem_reg[2][86] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[86]),
        .Q(\key_mem_reg[2]__0 [86]));
  FDCE \key_mem_reg[2][87] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[87]),
        .Q(\key_mem_reg[2]__0 [87]));
  FDCE \key_mem_reg[2][88] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[88]),
        .Q(\key_mem_reg[2]__0 [88]));
  FDCE \key_mem_reg[2][89] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[89]),
        .Q(\key_mem_reg[2]__0 [89]));
  FDCE \key_mem_reg[2][8] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[8]),
        .Q(\key_mem_reg[2]__0 [8]));
  FDCE \key_mem_reg[2][90] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[90]),
        .Q(\key_mem_reg[2]__0 [90]));
  FDCE \key_mem_reg[2][91] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[91]),
        .Q(\key_mem_reg[2]__0 [91]));
  FDCE \key_mem_reg[2][92] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[92]),
        .Q(\key_mem_reg[2]__0 [92]));
  FDCE \key_mem_reg[2][93] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[93]),
        .Q(\key_mem_reg[2]__0 [93]));
  FDCE \key_mem_reg[2][94] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[94]),
        .Q(\key_mem_reg[2]__0 [94]));
  FDCE \key_mem_reg[2][95] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[95]),
        .Q(\key_mem_reg[2]__0 [95]));
  FDCE \key_mem_reg[2][96] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_4 ),
        .D(key_mem_new[96]),
        .Q(\key_mem_reg[2]__0 [96]));
  FDCE \key_mem_reg[2][97] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[97]),
        .Q(\key_mem_reg[2]__0 [97]));
  FDCE \key_mem_reg[2][98] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[98]),
        .Q(\key_mem_reg[2]__0 [98]));
  FDCE \key_mem_reg[2][99] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[99]),
        .Q(\key_mem_reg[2]__0 [99]));
  FDCE \key_mem_reg[2][9] 
       (.C(clk),
        .CE(\key_mem[2][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[9]),
        .Q(\key_mem_reg[2]__0 [9]));
  FDCE \key_mem_reg[3][0] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[0]),
        .Q(\key_mem_reg[3]__0 [0]));
  FDCE \key_mem_reg[3][100] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[100]),
        .Q(\key_mem_reg[3]__0 [100]));
  FDCE \key_mem_reg[3][101] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[101]),
        .Q(\key_mem_reg[3]__0 [101]));
  FDCE \key_mem_reg[3][102] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[102]),
        .Q(\key_mem_reg[3]__0 [102]));
  FDCE \key_mem_reg[3][103] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[103]),
        .Q(\key_mem_reg[3]__0 [103]));
  FDCE \key_mem_reg[3][104] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[104]),
        .Q(\key_mem_reg[3]__0 [104]));
  FDCE \key_mem_reg[3][105] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[105]),
        .Q(\key_mem_reg[3]__0 [105]));
  FDCE \key_mem_reg[3][106] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[106]),
        .Q(\key_mem_reg[3]__0 [106]));
  FDCE \key_mem_reg[3][107] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[107]),
        .Q(\key_mem_reg[3]__0 [107]));
  FDCE \key_mem_reg[3][108] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[108]),
        .Q(\key_mem_reg[3]__0 [108]));
  FDCE \key_mem_reg[3][109] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[109]),
        .Q(\key_mem_reg[3]__0 [109]));
  FDCE \key_mem_reg[3][10] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[10]),
        .Q(\key_mem_reg[3]__0 [10]));
  FDCE \key_mem_reg[3][110] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[110]),
        .Q(\key_mem_reg[3]__0 [110]));
  FDCE \key_mem_reg[3][111] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[111]),
        .Q(\key_mem_reg[3]__0 [111]));
  FDCE \key_mem_reg[3][112] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[112]),
        .Q(\key_mem_reg[3]__0 [112]));
  FDCE \key_mem_reg[3][113] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[113]),
        .Q(\key_mem_reg[3]__0 [113]));
  FDCE \key_mem_reg[3][114] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[114]),
        .Q(\key_mem_reg[3]__0 [114]));
  FDCE \key_mem_reg[3][115] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[115]),
        .Q(\key_mem_reg[3]__0 [115]));
  FDCE \key_mem_reg[3][116] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_4 ),
        .D(key_mem_new[116]),
        .Q(\key_mem_reg[3]__0 [116]));
  FDCE \key_mem_reg[3][117] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_4 ),
        .D(key_mem_new[117]),
        .Q(\key_mem_reg[3]__0 [117]));
  FDCE \key_mem_reg[3][118] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_4 ),
        .D(key_mem_new[118]),
        .Q(\key_mem_reg[3]__0 [118]));
  FDCE \key_mem_reg[3][119] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_4 ),
        .D(key_mem_new[119]),
        .Q(\key_mem_reg[3]__0 [119]));
  FDCE \key_mem_reg[3][11] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[11]),
        .Q(\key_mem_reg[3]__0 [11]));
  FDCE \key_mem_reg[3][120] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[120]),
        .Q(\key_mem_reg[3]__0 [120]));
  FDCE \key_mem_reg[3][121] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[121]),
        .Q(\key_mem_reg[3]__0 [121]));
  FDCE \key_mem_reg[3][122] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[122]),
        .Q(\key_mem_reg[3]__0 [122]));
  FDCE \key_mem_reg[3][123] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[123]),
        .Q(\key_mem_reg[3]__0 [123]));
  FDCE \key_mem_reg[3][124] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\key_mem_reg[6][124]_0 ),
        .D(key_mem_new[124]),
        .Q(\key_mem_reg[3]__0 [124]));
  FDCE \key_mem_reg[3][125] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[125]),
        .Q(\key_mem_reg[3]__0 [125]));
  FDCE \key_mem_reg[3][126] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[126]),
        .Q(\key_mem_reg[3]__0 [126]));
  FDCE \key_mem_reg[3][127] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[127]),
        .Q(\key_mem_reg[3]__0 [127]));
  FDCE \key_mem_reg[3][12] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[12]),
        .Q(\key_mem_reg[3]__0 [12]));
  FDCE \key_mem_reg[3][13] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[13]),
        .Q(\key_mem_reg[3]__0 [13]));
  FDCE \key_mem_reg[3][14] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[14]),
        .Q(\key_mem_reg[3]__0 [14]));
  FDCE \key_mem_reg[3][15] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[15]),
        .Q(\key_mem_reg[3]__0 [15]));
  FDCE \key_mem_reg[3][16] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[16]),
        .Q(\key_mem_reg[3]__0 [16]));
  FDCE \key_mem_reg[3][17] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[17]),
        .Q(\key_mem_reg[3]__0 [17]));
  FDCE \key_mem_reg[3][18] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[18]),
        .Q(\key_mem_reg[3]__0 [18]));
  FDCE \key_mem_reg[3][19] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[19]),
        .Q(\key_mem_reg[3]__0 [19]));
  FDCE \key_mem_reg[3][1] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[1]),
        .Q(\key_mem_reg[3]__0 [1]));
  FDCE \key_mem_reg[3][20] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[20]),
        .Q(\key_mem_reg[3]__0 [20]));
  FDCE \key_mem_reg[3][21] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[21]),
        .Q(\key_mem_reg[3]__0 [21]));
  FDCE \key_mem_reg[3][22] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[22]),
        .Q(\key_mem_reg[3]__0 [22]));
  FDCE \key_mem_reg[3][23] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[23]),
        .Q(\key_mem_reg[3]__0 [23]));
  FDCE \key_mem_reg[3][24] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[24]),
        .Q(\key_mem_reg[3]__0 [24]));
  FDCE \key_mem_reg[3][25] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[25]),
        .Q(\key_mem_reg[3]__0 [25]));
  FDCE \key_mem_reg[3][26] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[26]),
        .Q(\key_mem_reg[3]__0 [26]));
  FDCE \key_mem_reg[3][27] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[27]),
        .Q(\key_mem_reg[3]__0 [27]));
  FDCE \key_mem_reg[3][28] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[28]),
        .Q(\key_mem_reg[3]__0 [28]));
  FDCE \key_mem_reg[3][29] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[29]),
        .Q(\key_mem_reg[3]__0 [29]));
  FDCE \key_mem_reg[3][2] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[2]),
        .Q(\key_mem_reg[3]__0 [2]));
  FDCE \key_mem_reg[3][30] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[30]),
        .Q(\key_mem_reg[3]__0 [30]));
  FDCE \key_mem_reg[3][31] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[31]),
        .Q(\key_mem_reg[3]__0 [31]));
  FDCE \key_mem_reg[3][32] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_5 ),
        .D(key_mem_new[32]),
        .Q(\key_mem_reg[3]__0 [32]));
  FDCE \key_mem_reg[3][33] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[33]),
        .Q(\key_mem_reg[3]__0 [33]));
  FDCE \key_mem_reg[3][34] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[34]),
        .Q(\key_mem_reg[3]__0 [34]));
  FDCE \key_mem_reg[3][35] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[35]),
        .Q(\key_mem_reg[3]__0 [35]));
  FDCE \key_mem_reg[3][36] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[36]),
        .Q(\key_mem_reg[3]__0 [36]));
  FDCE \key_mem_reg[3][37] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[37]),
        .Q(\key_mem_reg[3]__0 [37]));
  FDCE \key_mem_reg[3][38] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[38]),
        .Q(\key_mem_reg[3]__0 [38]));
  FDCE \key_mem_reg[3][39] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[39]),
        .Q(\key_mem_reg[3]__0 [39]));
  FDCE \key_mem_reg[3][3] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[3]),
        .Q(\key_mem_reg[3]__0 [3]));
  FDCE \key_mem_reg[3][40] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[40]),
        .Q(\key_mem_reg[3]__0 [40]));
  FDCE \key_mem_reg[3][41] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[41]),
        .Q(\key_mem_reg[3]__0 [41]));
  FDCE \key_mem_reg[3][42] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[42]),
        .Q(\key_mem_reg[3]__0 [42]));
  FDCE \key_mem_reg[3][43] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[43]),
        .Q(\key_mem_reg[3]__0 [43]));
  FDCE \key_mem_reg[3][44] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[44]),
        .Q(\key_mem_reg[3]__0 [44]));
  FDCE \key_mem_reg[3][45] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[45]),
        .Q(\key_mem_reg[3]__0 [45]));
  FDCE \key_mem_reg[3][46] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[46]),
        .Q(\key_mem_reg[3]__0 [46]));
  FDCE \key_mem_reg[3][47] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[47]),
        .Q(\key_mem_reg[3]__0 [47]));
  FDCE \key_mem_reg[3][48] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[48]),
        .Q(\key_mem_reg[3]__0 [48]));
  FDCE \key_mem_reg[3][49] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[49]),
        .Q(\key_mem_reg[3]__0 [49]));
  FDCE \key_mem_reg[3][4] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[4]),
        .Q(\key_mem_reg[3]__0 [4]));
  FDCE \key_mem_reg[3][50] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[50]),
        .Q(\key_mem_reg[3]__0 [50]));
  FDCE \key_mem_reg[3][51] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[51]),
        .Q(\key_mem_reg[3]__0 [51]));
  FDCE \key_mem_reg[3][52] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_4 ),
        .D(key_mem_new[52]),
        .Q(\key_mem_reg[3]__0 [52]));
  FDCE \key_mem_reg[3][53] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_4 ),
        .D(key_mem_new[53]),
        .Q(\key_mem_reg[3]__0 [53]));
  FDCE \key_mem_reg[3][54] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_4 ),
        .D(key_mem_new[54]),
        .Q(\key_mem_reg[3]__0 [54]));
  FDCE \key_mem_reg[3][55] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_4 ),
        .D(key_mem_new[55]),
        .Q(\key_mem_reg[3]__0 [55]));
  FDCE \key_mem_reg[3][56] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[56]),
        .Q(\key_mem_reg[3]__0 [56]));
  FDCE \key_mem_reg[3][57] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[57]),
        .Q(\key_mem_reg[3]__0 [57]));
  FDCE \key_mem_reg[3][58] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[58]),
        .Q(\key_mem_reg[3]__0 [58]));
  FDCE \key_mem_reg[3][59] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[59]),
        .Q(\key_mem_reg[3]__0 [59]));
  FDCE \key_mem_reg[3][5] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[5]),
        .Q(\key_mem_reg[3]__0 [5]));
  FDCE \key_mem_reg[3][60] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[60]),
        .Q(\key_mem_reg[3]__0 [60]));
  FDCE \key_mem_reg[3][61] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[61]),
        .Q(\key_mem_reg[3]__0 [61]));
  FDCE \key_mem_reg[3][62] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[62]),
        .Q(\key_mem_reg[3]__0 [62]));
  FDCE \key_mem_reg[3][63] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[63]),
        .Q(\key_mem_reg[3]__0 [63]));
  FDCE \key_mem_reg[3][64] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[64]),
        .Q(\key_mem_reg[3]__0 [64]));
  FDCE \key_mem_reg[3][65] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[65]),
        .Q(\key_mem_reg[3]__0 [65]));
  FDCE \key_mem_reg[3][66] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[66]),
        .Q(\key_mem_reg[3]__0 [66]));
  FDCE \key_mem_reg[3][67] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[67]),
        .Q(\key_mem_reg[3]__0 [67]));
  FDCE \key_mem_reg[3][68] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[68]),
        .Q(\key_mem_reg[3]__0 [68]));
  FDCE \key_mem_reg[3][69] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[69]),
        .Q(\key_mem_reg[3]__0 [69]));
  FDCE \key_mem_reg[3][6] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[6]),
        .Q(\key_mem_reg[3]__0 [6]));
  FDCE \key_mem_reg[3][70] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[70]),
        .Q(\key_mem_reg[3]__0 [70]));
  FDCE \key_mem_reg[3][71] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[71]),
        .Q(\key_mem_reg[3]__0 [71]));
  FDCE \key_mem_reg[3][72] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[72]),
        .Q(\key_mem_reg[3]__0 [72]));
  FDCE \key_mem_reg[3][73] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[73]),
        .Q(\key_mem_reg[3]__0 [73]));
  FDCE \key_mem_reg[3][74] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[74]),
        .Q(\key_mem_reg[3]__0 [74]));
  FDCE \key_mem_reg[3][75] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[75]),
        .Q(\key_mem_reg[3]__0 [75]));
  FDCE \key_mem_reg[3][76] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[76]),
        .Q(\key_mem_reg[3]__0 [76]));
  FDCE \key_mem_reg[3][77] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[77]),
        .Q(\key_mem_reg[3]__0 [77]));
  FDCE \key_mem_reg[3][78] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[78]),
        .Q(\key_mem_reg[3]__0 [78]));
  FDCE \key_mem_reg[3][79] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[79]),
        .Q(\key_mem_reg[3]__0 [79]));
  FDCE \key_mem_reg[3][7] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\key_mem_reg[6][124]_0 ),
        .D(key_mem_new[7]),
        .Q(\key_mem_reg[3]__0 [7]));
  FDCE \key_mem_reg[3][80] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[80]),
        .Q(\key_mem_reg[3]__0 [80]));
  FDCE \key_mem_reg[3][81] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[81]),
        .Q(\key_mem_reg[3]__0 [81]));
  FDCE \key_mem_reg[3][82] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[82]),
        .Q(\key_mem_reg[3]__0 [82]));
  FDCE \key_mem_reg[3][83] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[83]),
        .Q(\key_mem_reg[3]__0 [83]));
  FDCE \key_mem_reg[3][84] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[84]),
        .Q(\key_mem_reg[3]__0 [84]));
  FDCE \key_mem_reg[3][85] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[85]),
        .Q(\key_mem_reg[3]__0 [85]));
  FDCE \key_mem_reg[3][86] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[86]),
        .Q(\key_mem_reg[3]__0 [86]));
  FDCE \key_mem_reg[3][87] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[87]),
        .Q(\key_mem_reg[3]__0 [87]));
  FDCE \key_mem_reg[3][88] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[88]),
        .Q(\key_mem_reg[3]__0 [88]));
  FDCE \key_mem_reg[3][89] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[89]),
        .Q(\key_mem_reg[3]__0 [89]));
  FDCE \key_mem_reg[3][8] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[8]),
        .Q(\key_mem_reg[3]__0 [8]));
  FDCE \key_mem_reg[3][90] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[90]),
        .Q(\key_mem_reg[3]__0 [90]));
  FDCE \key_mem_reg[3][91] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[91]),
        .Q(\key_mem_reg[3]__0 [91]));
  FDCE \key_mem_reg[3][92] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[92]),
        .Q(\key_mem_reg[3]__0 [92]));
  FDCE \key_mem_reg[3][93] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[93]),
        .Q(\key_mem_reg[3]__0 [93]));
  FDCE \key_mem_reg[3][94] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[94]),
        .Q(\key_mem_reg[3]__0 [94]));
  FDCE \key_mem_reg[3][95] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[95]),
        .Q(\key_mem_reg[3]__0 [95]));
  FDCE \key_mem_reg[3][96] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_4 ),
        .D(key_mem_new[96]),
        .Q(\key_mem_reg[3]__0 [96]));
  FDCE \key_mem_reg[3][97] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[97]),
        .Q(\key_mem_reg[3]__0 [97]));
  FDCE \key_mem_reg[3][98] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[98]),
        .Q(\key_mem_reg[3]__0 [98]));
  FDCE \key_mem_reg[3][99] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[99]),
        .Q(\key_mem_reg[3]__0 [99]));
  FDCE \key_mem_reg[3][9] 
       (.C(clk),
        .CE(\key_mem[3][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[9]),
        .Q(\key_mem_reg[3]__0 [9]));
  FDCE \key_mem_reg[4][0] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[0]),
        .Q(\key_mem_reg[4]__0 [0]));
  FDCE \key_mem_reg[4][100] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[100]),
        .Q(\key_mem_reg[4]__0 [100]));
  FDCE \key_mem_reg[4][101] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[101]),
        .Q(\key_mem_reg[4]__0 [101]));
  FDCE \key_mem_reg[4][102] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[102]),
        .Q(\key_mem_reg[4]__0 [102]));
  FDCE \key_mem_reg[4][103] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[103]),
        .Q(\key_mem_reg[4]__0 [103]));
  FDCE \key_mem_reg[4][104] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[104]),
        .Q(\key_mem_reg[4]__0 [104]));
  FDCE \key_mem_reg[4][105] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[105]),
        .Q(\key_mem_reg[4]__0 [105]));
  FDCE \key_mem_reg[4][106] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[106]),
        .Q(\key_mem_reg[4]__0 [106]));
  FDCE \key_mem_reg[4][107] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[107]),
        .Q(\key_mem_reg[4]__0 [107]));
  FDCE \key_mem_reg[4][108] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[108]),
        .Q(\key_mem_reg[4]__0 [108]));
  FDCE \key_mem_reg[4][109] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[109]),
        .Q(\key_mem_reg[4]__0 [109]));
  FDCE \key_mem_reg[4][10] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[10]),
        .Q(\key_mem_reg[4]__0 [10]));
  FDCE \key_mem_reg[4][110] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[110]),
        .Q(\key_mem_reg[4]__0 [110]));
  FDCE \key_mem_reg[4][111] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[111]),
        .Q(\key_mem_reg[4]__0 [111]));
  FDCE \key_mem_reg[4][112] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[112]),
        .Q(\key_mem_reg[4]__0 [112]));
  FDCE \key_mem_reg[4][113] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[113]),
        .Q(\key_mem_reg[4]__0 [113]));
  FDCE \key_mem_reg[4][114] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[114]),
        .Q(\key_mem_reg[4]__0 [114]));
  FDCE \key_mem_reg[4][115] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[115]),
        .Q(\key_mem_reg[4]__0 [115]));
  FDCE \key_mem_reg[4][116] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_4 ),
        .D(key_mem_new[116]),
        .Q(\key_mem_reg[4]__0 [116]));
  FDCE \key_mem_reg[4][117] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_4 ),
        .D(key_mem_new[117]),
        .Q(\key_mem_reg[4]__0 [117]));
  FDCE \key_mem_reg[4][118] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_4 ),
        .D(key_mem_new[118]),
        .Q(\key_mem_reg[4]__0 [118]));
  FDCE \key_mem_reg[4][119] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_4 ),
        .D(key_mem_new[119]),
        .Q(\key_mem_reg[4]__0 [119]));
  FDCE \key_mem_reg[4][11] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[11]),
        .Q(\key_mem_reg[4]__0 [11]));
  FDCE \key_mem_reg[4][120] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[120]),
        .Q(\key_mem_reg[4]__0 [120]));
  FDCE \key_mem_reg[4][121] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[121]),
        .Q(\key_mem_reg[4]__0 [121]));
  FDCE \key_mem_reg[4][122] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[122]),
        .Q(\key_mem_reg[4]__0 [122]));
  FDCE \key_mem_reg[4][123] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[123]),
        .Q(\key_mem_reg[4]__0 [123]));
  FDCE \key_mem_reg[4][124] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\key_mem_reg[6][124]_0 ),
        .D(key_mem_new[124]),
        .Q(\key_mem_reg[4]__0 [124]));
  FDCE \key_mem_reg[4][125] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[125]),
        .Q(\key_mem_reg[4]__0 [125]));
  FDCE \key_mem_reg[4][126] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[126]),
        .Q(\key_mem_reg[4]__0 [126]));
  FDCE \key_mem_reg[4][127] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[127]),
        .Q(\key_mem_reg[4]__0 [127]));
  FDCE \key_mem_reg[4][12] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[12]),
        .Q(\key_mem_reg[4]__0 [12]));
  FDCE \key_mem_reg[4][13] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[13]),
        .Q(\key_mem_reg[4]__0 [13]));
  FDCE \key_mem_reg[4][14] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[14]),
        .Q(\key_mem_reg[4]__0 [14]));
  FDCE \key_mem_reg[4][15] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[15]),
        .Q(\key_mem_reg[4]__0 [15]));
  FDCE \key_mem_reg[4][16] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[16]),
        .Q(\key_mem_reg[4]__0 [16]));
  FDCE \key_mem_reg[4][17] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[17]),
        .Q(\key_mem_reg[4]__0 [17]));
  FDCE \key_mem_reg[4][18] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[18]),
        .Q(\key_mem_reg[4]__0 [18]));
  FDCE \key_mem_reg[4][19] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[19]),
        .Q(\key_mem_reg[4]__0 [19]));
  FDCE \key_mem_reg[4][1] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[1]),
        .Q(\key_mem_reg[4]__0 [1]));
  FDCE \key_mem_reg[4][20] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[20]),
        .Q(\key_mem_reg[4]__0 [20]));
  FDCE \key_mem_reg[4][21] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[21]),
        .Q(\key_mem_reg[4]__0 [21]));
  FDCE \key_mem_reg[4][22] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[22]),
        .Q(\key_mem_reg[4]__0 [22]));
  FDCE \key_mem_reg[4][23] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[23]),
        .Q(\key_mem_reg[4]__0 [23]));
  FDCE \key_mem_reg[4][24] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[24]),
        .Q(\key_mem_reg[4]__0 [24]));
  FDCE \key_mem_reg[4][25] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[25]),
        .Q(\key_mem_reg[4]__0 [25]));
  FDCE \key_mem_reg[4][26] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[26]),
        .Q(\key_mem_reg[4]__0 [26]));
  FDCE \key_mem_reg[4][27] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[27]),
        .Q(\key_mem_reg[4]__0 [27]));
  FDCE \key_mem_reg[4][28] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[28]),
        .Q(\key_mem_reg[4]__0 [28]));
  FDCE \key_mem_reg[4][29] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[29]),
        .Q(\key_mem_reg[4]__0 [29]));
  FDCE \key_mem_reg[4][2] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[2]),
        .Q(\key_mem_reg[4]__0 [2]));
  FDCE \key_mem_reg[4][30] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[30]),
        .Q(\key_mem_reg[4]__0 [30]));
  FDCE \key_mem_reg[4][31] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[31]),
        .Q(\key_mem_reg[4]__0 [31]));
  FDCE \key_mem_reg[4][32] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_5 ),
        .D(key_mem_new[32]),
        .Q(\key_mem_reg[4]__0 [32]));
  FDCE \key_mem_reg[4][33] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[33]),
        .Q(\key_mem_reg[4]__0 [33]));
  FDCE \key_mem_reg[4][34] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[34]),
        .Q(\key_mem_reg[4]__0 [34]));
  FDCE \key_mem_reg[4][35] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[35]),
        .Q(\key_mem_reg[4]__0 [35]));
  FDCE \key_mem_reg[4][36] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[36]),
        .Q(\key_mem_reg[4]__0 [36]));
  FDCE \key_mem_reg[4][37] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[37]),
        .Q(\key_mem_reg[4]__0 [37]));
  FDCE \key_mem_reg[4][38] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[38]),
        .Q(\key_mem_reg[4]__0 [38]));
  FDCE \key_mem_reg[4][39] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[39]),
        .Q(\key_mem_reg[4]__0 [39]));
  FDCE \key_mem_reg[4][3] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[3]),
        .Q(\key_mem_reg[4]__0 [3]));
  FDCE \key_mem_reg[4][40] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[40]),
        .Q(\key_mem_reg[4]__0 [40]));
  FDCE \key_mem_reg[4][41] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[41]),
        .Q(\key_mem_reg[4]__0 [41]));
  FDCE \key_mem_reg[4][42] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[42]),
        .Q(\key_mem_reg[4]__0 [42]));
  FDCE \key_mem_reg[4][43] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[43]),
        .Q(\key_mem_reg[4]__0 [43]));
  FDCE \key_mem_reg[4][44] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[44]),
        .Q(\key_mem_reg[4]__0 [44]));
  FDCE \key_mem_reg[4][45] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[45]),
        .Q(\key_mem_reg[4]__0 [45]));
  FDCE \key_mem_reg[4][46] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[46]),
        .Q(\key_mem_reg[4]__0 [46]));
  FDCE \key_mem_reg[4][47] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[47]),
        .Q(\key_mem_reg[4]__0 [47]));
  FDCE \key_mem_reg[4][48] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[48]),
        .Q(\key_mem_reg[4]__0 [48]));
  FDCE \key_mem_reg[4][49] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[49]),
        .Q(\key_mem_reg[4]__0 [49]));
  FDCE \key_mem_reg[4][4] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[4]),
        .Q(\key_mem_reg[4]__0 [4]));
  FDCE \key_mem_reg[4][50] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[50]),
        .Q(\key_mem_reg[4]__0 [50]));
  FDCE \key_mem_reg[4][51] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[51]),
        .Q(\key_mem_reg[4]__0 [51]));
  FDCE \key_mem_reg[4][52] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_4 ),
        .D(key_mem_new[52]),
        .Q(\key_mem_reg[4]__0 [52]));
  FDCE \key_mem_reg[4][53] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_4 ),
        .D(key_mem_new[53]),
        .Q(\key_mem_reg[4]__0 [53]));
  FDCE \key_mem_reg[4][54] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_4 ),
        .D(key_mem_new[54]),
        .Q(\key_mem_reg[4]__0 [54]));
  FDCE \key_mem_reg[4][55] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_4 ),
        .D(key_mem_new[55]),
        .Q(\key_mem_reg[4]__0 [55]));
  FDCE \key_mem_reg[4][56] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[56]),
        .Q(\key_mem_reg[4]__0 [56]));
  FDCE \key_mem_reg[4][57] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[57]),
        .Q(\key_mem_reg[4]__0 [57]));
  FDCE \key_mem_reg[4][58] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[58]),
        .Q(\key_mem_reg[4]__0 [58]));
  FDCE \key_mem_reg[4][59] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[59]),
        .Q(\key_mem_reg[4]__0 [59]));
  FDCE \key_mem_reg[4][5] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[5]),
        .Q(\key_mem_reg[4]__0 [5]));
  FDCE \key_mem_reg[4][60] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[60]),
        .Q(\key_mem_reg[4]__0 [60]));
  FDCE \key_mem_reg[4][61] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[61]),
        .Q(\key_mem_reg[4]__0 [61]));
  FDCE \key_mem_reg[4][62] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[62]),
        .Q(\key_mem_reg[4]__0 [62]));
  FDCE \key_mem_reg[4][63] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[63]),
        .Q(\key_mem_reg[4]__0 [63]));
  FDCE \key_mem_reg[4][64] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[64]),
        .Q(\key_mem_reg[4]__0 [64]));
  FDCE \key_mem_reg[4][65] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[65]),
        .Q(\key_mem_reg[4]__0 [65]));
  FDCE \key_mem_reg[4][66] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[66]),
        .Q(\key_mem_reg[4]__0 [66]));
  FDCE \key_mem_reg[4][67] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[67]),
        .Q(\key_mem_reg[4]__0 [67]));
  FDCE \key_mem_reg[4][68] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[68]),
        .Q(\key_mem_reg[4]__0 [68]));
  FDCE \key_mem_reg[4][69] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[69]),
        .Q(\key_mem_reg[4]__0 [69]));
  FDCE \key_mem_reg[4][6] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[6]),
        .Q(\key_mem_reg[4]__0 [6]));
  FDCE \key_mem_reg[4][70] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[70]),
        .Q(\key_mem_reg[4]__0 [70]));
  FDCE \key_mem_reg[4][71] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[71]),
        .Q(\key_mem_reg[4]__0 [71]));
  FDCE \key_mem_reg[4][72] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[72]),
        .Q(\key_mem_reg[4]__0 [72]));
  FDCE \key_mem_reg[4][73] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[73]),
        .Q(\key_mem_reg[4]__0 [73]));
  FDCE \key_mem_reg[4][74] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[74]),
        .Q(\key_mem_reg[4]__0 [74]));
  FDCE \key_mem_reg[4][75] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[75]),
        .Q(\key_mem_reg[4]__0 [75]));
  FDCE \key_mem_reg[4][76] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[76]),
        .Q(\key_mem_reg[4]__0 [76]));
  FDCE \key_mem_reg[4][77] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[77]),
        .Q(\key_mem_reg[4]__0 [77]));
  FDCE \key_mem_reg[4][78] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[78]),
        .Q(\key_mem_reg[4]__0 [78]));
  FDCE \key_mem_reg[4][79] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[79]),
        .Q(\key_mem_reg[4]__0 [79]));
  FDCE \key_mem_reg[4][7] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\key_mem_reg[6][124]_0 ),
        .D(key_mem_new[7]),
        .Q(\key_mem_reg[4]__0 [7]));
  FDCE \key_mem_reg[4][80] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[80]),
        .Q(\key_mem_reg[4]__0 [80]));
  FDCE \key_mem_reg[4][81] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[81]),
        .Q(\key_mem_reg[4]__0 [81]));
  FDCE \key_mem_reg[4][82] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[82]),
        .Q(\key_mem_reg[4]__0 [82]));
  FDCE \key_mem_reg[4][83] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[83]),
        .Q(\key_mem_reg[4]__0 [83]));
  FDCE \key_mem_reg[4][84] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[84]),
        .Q(\key_mem_reg[4]__0 [84]));
  FDCE \key_mem_reg[4][85] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[85]),
        .Q(\key_mem_reg[4]__0 [85]));
  FDCE \key_mem_reg[4][86] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[86]),
        .Q(\key_mem_reg[4]__0 [86]));
  FDCE \key_mem_reg[4][87] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[87]),
        .Q(\key_mem_reg[4]__0 [87]));
  FDCE \key_mem_reg[4][88] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[88]),
        .Q(\key_mem_reg[4]__0 [88]));
  FDCE \key_mem_reg[4][89] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[89]),
        .Q(\key_mem_reg[4]__0 [89]));
  FDCE \key_mem_reg[4][8] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[8]),
        .Q(\key_mem_reg[4]__0 [8]));
  FDCE \key_mem_reg[4][90] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[90]),
        .Q(\key_mem_reg[4]__0 [90]));
  FDCE \key_mem_reg[4][91] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[91]),
        .Q(\key_mem_reg[4]__0 [91]));
  FDCE \key_mem_reg[4][92] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[92]),
        .Q(\key_mem_reg[4]__0 [92]));
  FDCE \key_mem_reg[4][93] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[93]),
        .Q(\key_mem_reg[4]__0 [93]));
  FDCE \key_mem_reg[4][94] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[94]),
        .Q(\key_mem_reg[4]__0 [94]));
  FDCE \key_mem_reg[4][95] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[95]),
        .Q(\key_mem_reg[4]__0 [95]));
  FDCE \key_mem_reg[4][96] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_4 ),
        .D(key_mem_new[96]),
        .Q(\key_mem_reg[4]__0 [96]));
  FDCE \key_mem_reg[4][97] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[97]),
        .Q(\key_mem_reg[4]__0 [97]));
  FDCE \key_mem_reg[4][98] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[98]),
        .Q(\key_mem_reg[4]__0 [98]));
  FDCE \key_mem_reg[4][99] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[99]),
        .Q(\key_mem_reg[4]__0 [99]));
  FDCE \key_mem_reg[4][9] 
       (.C(clk),
        .CE(\key_mem[4][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[9]),
        .Q(\key_mem_reg[4]__0 [9]));
  FDCE \key_mem_reg[5][0] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[0]),
        .Q(\key_mem_reg[5]__0 [0]));
  FDCE \key_mem_reg[5][100] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[100]),
        .Q(\key_mem_reg[5]__0 [100]));
  FDCE \key_mem_reg[5][101] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[101]),
        .Q(\key_mem_reg[5]__0 [101]));
  FDCE \key_mem_reg[5][102] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[102]),
        .Q(\key_mem_reg[5]__0 [102]));
  FDCE \key_mem_reg[5][103] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[103]),
        .Q(\key_mem_reg[5]__0 [103]));
  FDCE \key_mem_reg[5][104] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[104]),
        .Q(\key_mem_reg[5]__0 [104]));
  FDCE \key_mem_reg[5][105] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[105]),
        .Q(\key_mem_reg[5]__0 [105]));
  FDCE \key_mem_reg[5][106] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[106]),
        .Q(\key_mem_reg[5]__0 [106]));
  FDCE \key_mem_reg[5][107] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[107]),
        .Q(\key_mem_reg[5]__0 [107]));
  FDCE \key_mem_reg[5][108] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[108]),
        .Q(\key_mem_reg[5]__0 [108]));
  FDCE \key_mem_reg[5][109] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[109]),
        .Q(\key_mem_reg[5]__0 [109]));
  FDCE \key_mem_reg[5][10] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[10]),
        .Q(\key_mem_reg[5]__0 [10]));
  FDCE \key_mem_reg[5][110] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[110]),
        .Q(\key_mem_reg[5]__0 [110]));
  FDCE \key_mem_reg[5][111] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[111]),
        .Q(\key_mem_reg[5]__0 [111]));
  FDCE \key_mem_reg[5][112] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[112]),
        .Q(\key_mem_reg[5]__0 [112]));
  FDCE \key_mem_reg[5][113] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[113]),
        .Q(\key_mem_reg[5]__0 [113]));
  FDCE \key_mem_reg[5][114] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[114]),
        .Q(\key_mem_reg[5]__0 [114]));
  FDCE \key_mem_reg[5][115] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[115]),
        .Q(\key_mem_reg[5]__0 [115]));
  FDCE \key_mem_reg[5][116] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_4 ),
        .D(key_mem_new[116]),
        .Q(\key_mem_reg[5]__0 [116]));
  FDCE \key_mem_reg[5][117] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_4 ),
        .D(key_mem_new[117]),
        .Q(\key_mem_reg[5]__0 [117]));
  FDCE \key_mem_reg[5][118] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_4 ),
        .D(key_mem_new[118]),
        .Q(\key_mem_reg[5]__0 [118]));
  FDCE \key_mem_reg[5][119] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_4 ),
        .D(key_mem_new[119]),
        .Q(\key_mem_reg[5]__0 [119]));
  FDCE \key_mem_reg[5][11] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[11]),
        .Q(\key_mem_reg[5]__0 [11]));
  FDCE \key_mem_reg[5][120] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[120]),
        .Q(\key_mem_reg[5]__0 [120]));
  FDCE \key_mem_reg[5][121] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[121]),
        .Q(\key_mem_reg[5]__0 [121]));
  FDCE \key_mem_reg[5][122] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[122]),
        .Q(\key_mem_reg[5]__0 [122]));
  FDCE \key_mem_reg[5][123] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[123]),
        .Q(\key_mem_reg[5]__0 [123]));
  FDCE \key_mem_reg[5][124] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\key_mem_reg[6][124]_0 ),
        .D(key_mem_new[124]),
        .Q(\key_mem_reg[5]__0 [124]));
  FDCE \key_mem_reg[5][125] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[125]),
        .Q(\key_mem_reg[5]__0 [125]));
  FDCE \key_mem_reg[5][126] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[126]),
        .Q(\key_mem_reg[5]__0 [126]));
  FDCE \key_mem_reg[5][127] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[127]),
        .Q(\key_mem_reg[5]__0 [127]));
  FDCE \key_mem_reg[5][12] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[12]),
        .Q(\key_mem_reg[5]__0 [12]));
  FDCE \key_mem_reg[5][13] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[13]),
        .Q(\key_mem_reg[5]__0 [13]));
  FDCE \key_mem_reg[5][14] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[14]),
        .Q(\key_mem_reg[5]__0 [14]));
  FDCE \key_mem_reg[5][15] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[15]),
        .Q(\key_mem_reg[5]__0 [15]));
  FDCE \key_mem_reg[5][16] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[16]),
        .Q(\key_mem_reg[5]__0 [16]));
  FDCE \key_mem_reg[5][17] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[17]),
        .Q(\key_mem_reg[5]__0 [17]));
  FDCE \key_mem_reg[5][18] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[18]),
        .Q(\key_mem_reg[5]__0 [18]));
  FDCE \key_mem_reg[5][19] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[19]),
        .Q(\key_mem_reg[5]__0 [19]));
  FDCE \key_mem_reg[5][1] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[1]),
        .Q(\key_mem_reg[5]__0 [1]));
  FDCE \key_mem_reg[5][20] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[20]),
        .Q(\key_mem_reg[5]__0 [20]));
  FDCE \key_mem_reg[5][21] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[21]),
        .Q(\key_mem_reg[5]__0 [21]));
  FDCE \key_mem_reg[5][22] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[22]),
        .Q(\key_mem_reg[5]__0 [22]));
  FDCE \key_mem_reg[5][23] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[23]),
        .Q(\key_mem_reg[5]__0 [23]));
  FDCE \key_mem_reg[5][24] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[24]),
        .Q(\key_mem_reg[5]__0 [24]));
  FDCE \key_mem_reg[5][25] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[25]),
        .Q(\key_mem_reg[5]__0 [25]));
  FDCE \key_mem_reg[5][26] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[26]),
        .Q(\key_mem_reg[5]__0 [26]));
  FDCE \key_mem_reg[5][27] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[27]),
        .Q(\key_mem_reg[5]__0 [27]));
  FDCE \key_mem_reg[5][28] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[28]),
        .Q(\key_mem_reg[5]__0 [28]));
  FDCE \key_mem_reg[5][29] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[29]),
        .Q(\key_mem_reg[5]__0 [29]));
  FDCE \key_mem_reg[5][2] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[2]),
        .Q(\key_mem_reg[5]__0 [2]));
  FDCE \key_mem_reg[5][30] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[30]),
        .Q(\key_mem_reg[5]__0 [30]));
  FDCE \key_mem_reg[5][31] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[31]),
        .Q(\key_mem_reg[5]__0 [31]));
  FDCE \key_mem_reg[5][32] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_5 ),
        .D(key_mem_new[32]),
        .Q(\key_mem_reg[5]__0 [32]));
  FDCE \key_mem_reg[5][33] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[33]),
        .Q(\key_mem_reg[5]__0 [33]));
  FDCE \key_mem_reg[5][34] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[34]),
        .Q(\key_mem_reg[5]__0 [34]));
  FDCE \key_mem_reg[5][35] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[35]),
        .Q(\key_mem_reg[5]__0 [35]));
  FDCE \key_mem_reg[5][36] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[36]),
        .Q(\key_mem_reg[5]__0 [36]));
  FDCE \key_mem_reg[5][37] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[37]),
        .Q(\key_mem_reg[5]__0 [37]));
  FDCE \key_mem_reg[5][38] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[38]),
        .Q(\key_mem_reg[5]__0 [38]));
  FDCE \key_mem_reg[5][39] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[39]),
        .Q(\key_mem_reg[5]__0 [39]));
  FDCE \key_mem_reg[5][3] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[3]),
        .Q(\key_mem_reg[5]__0 [3]));
  FDCE \key_mem_reg[5][40] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[40]),
        .Q(\key_mem_reg[5]__0 [40]));
  FDCE \key_mem_reg[5][41] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[41]),
        .Q(\key_mem_reg[5]__0 [41]));
  FDCE \key_mem_reg[5][42] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[42]),
        .Q(\key_mem_reg[5]__0 [42]));
  FDCE \key_mem_reg[5][43] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[43]),
        .Q(\key_mem_reg[5]__0 [43]));
  FDCE \key_mem_reg[5][44] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[44]),
        .Q(\key_mem_reg[5]__0 [44]));
  FDCE \key_mem_reg[5][45] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[45]),
        .Q(\key_mem_reg[5]__0 [45]));
  FDCE \key_mem_reg[5][46] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[46]),
        .Q(\key_mem_reg[5]__0 [46]));
  FDCE \key_mem_reg[5][47] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[47]),
        .Q(\key_mem_reg[5]__0 [47]));
  FDCE \key_mem_reg[5][48] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[48]),
        .Q(\key_mem_reg[5]__0 [48]));
  FDCE \key_mem_reg[5][49] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[49]),
        .Q(\key_mem_reg[5]__0 [49]));
  FDCE \key_mem_reg[5][4] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[4]),
        .Q(\key_mem_reg[5]__0 [4]));
  FDCE \key_mem_reg[5][50] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[50]),
        .Q(\key_mem_reg[5]__0 [50]));
  FDCE \key_mem_reg[5][51] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[51]),
        .Q(\key_mem_reg[5]__0 [51]));
  FDCE \key_mem_reg[5][52] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_4 ),
        .D(key_mem_new[52]),
        .Q(\key_mem_reg[5]__0 [52]));
  FDCE \key_mem_reg[5][53] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_4 ),
        .D(key_mem_new[53]),
        .Q(\key_mem_reg[5]__0 [53]));
  FDCE \key_mem_reg[5][54] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_4 ),
        .D(key_mem_new[54]),
        .Q(\key_mem_reg[5]__0 [54]));
  FDCE \key_mem_reg[5][55] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_4 ),
        .D(key_mem_new[55]),
        .Q(\key_mem_reg[5]__0 [55]));
  FDCE \key_mem_reg[5][56] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[56]),
        .Q(\key_mem_reg[5]__0 [56]));
  FDCE \key_mem_reg[5][57] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[57]),
        .Q(\key_mem_reg[5]__0 [57]));
  FDCE \key_mem_reg[5][58] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[58]),
        .Q(\key_mem_reg[5]__0 [58]));
  FDCE \key_mem_reg[5][59] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[59]),
        .Q(\key_mem_reg[5]__0 [59]));
  FDCE \key_mem_reg[5][5] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[5]),
        .Q(\key_mem_reg[5]__0 [5]));
  FDCE \key_mem_reg[5][60] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[60]),
        .Q(\key_mem_reg[5]__0 [60]));
  FDCE \key_mem_reg[5][61] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[61]),
        .Q(\key_mem_reg[5]__0 [61]));
  FDCE \key_mem_reg[5][62] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[62]),
        .Q(\key_mem_reg[5]__0 [62]));
  FDCE \key_mem_reg[5][63] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[63]),
        .Q(\key_mem_reg[5]__0 [63]));
  FDCE \key_mem_reg[5][64] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[64]),
        .Q(\key_mem_reg[5]__0 [64]));
  FDCE \key_mem_reg[5][65] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[65]),
        .Q(\key_mem_reg[5]__0 [65]));
  FDCE \key_mem_reg[5][66] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[66]),
        .Q(\key_mem_reg[5]__0 [66]));
  FDCE \key_mem_reg[5][67] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[67]),
        .Q(\key_mem_reg[5]__0 [67]));
  FDCE \key_mem_reg[5][68] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[68]),
        .Q(\key_mem_reg[5]__0 [68]));
  FDCE \key_mem_reg[5][69] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[69]),
        .Q(\key_mem_reg[5]__0 [69]));
  FDCE \key_mem_reg[5][6] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[6]),
        .Q(\key_mem_reg[5]__0 [6]));
  FDCE \key_mem_reg[5][70] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[70]),
        .Q(\key_mem_reg[5]__0 [70]));
  FDCE \key_mem_reg[5][71] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[71]),
        .Q(\key_mem_reg[5]__0 [71]));
  FDCE \key_mem_reg[5][72] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[72]),
        .Q(\key_mem_reg[5]__0 [72]));
  FDCE \key_mem_reg[5][73] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[73]),
        .Q(\key_mem_reg[5]__0 [73]));
  FDCE \key_mem_reg[5][74] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[74]),
        .Q(\key_mem_reg[5]__0 [74]));
  FDCE \key_mem_reg[5][75] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[75]),
        .Q(\key_mem_reg[5]__0 [75]));
  FDCE \key_mem_reg[5][76] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[76]),
        .Q(\key_mem_reg[5]__0 [76]));
  FDCE \key_mem_reg[5][77] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[77]),
        .Q(\key_mem_reg[5]__0 [77]));
  FDCE \key_mem_reg[5][78] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[78]),
        .Q(\key_mem_reg[5]__0 [78]));
  FDCE \key_mem_reg[5][79] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[79]),
        .Q(\key_mem_reg[5]__0 [79]));
  FDCE \key_mem_reg[5][7] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\key_mem_reg[6][124]_0 ),
        .D(key_mem_new[7]),
        .Q(\key_mem_reg[5]__0 [7]));
  FDCE \key_mem_reg[5][80] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[80]),
        .Q(\key_mem_reg[5]__0 [80]));
  FDCE \key_mem_reg[5][81] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[81]),
        .Q(\key_mem_reg[5]__0 [81]));
  FDCE \key_mem_reg[5][82] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[82]),
        .Q(\key_mem_reg[5]__0 [82]));
  FDCE \key_mem_reg[5][83] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[83]),
        .Q(\key_mem_reg[5]__0 [83]));
  FDCE \key_mem_reg[5][84] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[84]),
        .Q(\key_mem_reg[5]__0 [84]));
  FDCE \key_mem_reg[5][85] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[85]),
        .Q(\key_mem_reg[5]__0 [85]));
  FDCE \key_mem_reg[5][86] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[86]),
        .Q(\key_mem_reg[5]__0 [86]));
  FDCE \key_mem_reg[5][87] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[87]),
        .Q(\key_mem_reg[5]__0 [87]));
  FDCE \key_mem_reg[5][88] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[88]),
        .Q(\key_mem_reg[5]__0 [88]));
  FDCE \key_mem_reg[5][89] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[89]),
        .Q(\key_mem_reg[5]__0 [89]));
  FDCE \key_mem_reg[5][8] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[8]),
        .Q(\key_mem_reg[5]__0 [8]));
  FDCE \key_mem_reg[5][90] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[90]),
        .Q(\key_mem_reg[5]__0 [90]));
  FDCE \key_mem_reg[5][91] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[91]),
        .Q(\key_mem_reg[5]__0 [91]));
  FDCE \key_mem_reg[5][92] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[92]),
        .Q(\key_mem_reg[5]__0 [92]));
  FDCE \key_mem_reg[5][93] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[93]),
        .Q(\key_mem_reg[5]__0 [93]));
  FDCE \key_mem_reg[5][94] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[94]),
        .Q(\key_mem_reg[5]__0 [94]));
  FDCE \key_mem_reg[5][95] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[95]),
        .Q(\key_mem_reg[5]__0 [95]));
  FDCE \key_mem_reg[5][96] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_4 ),
        .D(key_mem_new[96]),
        .Q(\key_mem_reg[5]__0 [96]));
  FDCE \key_mem_reg[5][97] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[97]),
        .Q(\key_mem_reg[5]__0 [97]));
  FDCE \key_mem_reg[5][98] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[98]),
        .Q(\key_mem_reg[5]__0 [98]));
  FDCE \key_mem_reg[5][99] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[99]),
        .Q(\key_mem_reg[5]__0 [99]));
  FDCE \key_mem_reg[5][9] 
       (.C(clk),
        .CE(\key_mem[5][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[9]),
        .Q(\key_mem_reg[5]__0 [9]));
  FDCE \key_mem_reg[6][0] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[0]),
        .Q(\key_mem_reg[6]__0 [0]));
  FDCE \key_mem_reg[6][100] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[100]),
        .Q(\key_mem_reg[6]__0 [100]));
  FDCE \key_mem_reg[6][101] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[101]),
        .Q(\key_mem_reg[6]__0 [101]));
  FDCE \key_mem_reg[6][102] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[102]),
        .Q(\key_mem_reg[6]__0 [102]));
  FDCE \key_mem_reg[6][103] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[103]),
        .Q(\key_mem_reg[6]__0 [103]));
  FDCE \key_mem_reg[6][104] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[104]),
        .Q(\key_mem_reg[6]__0 [104]));
  FDCE \key_mem_reg[6][105] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[105]),
        .Q(\key_mem_reg[6]__0 [105]));
  FDCE \key_mem_reg[6][106] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[106]),
        .Q(\key_mem_reg[6]__0 [106]));
  FDCE \key_mem_reg[6][107] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[107]),
        .Q(\key_mem_reg[6]__0 [107]));
  FDCE \key_mem_reg[6][108] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[108]),
        .Q(\key_mem_reg[6]__0 [108]));
  FDCE \key_mem_reg[6][109] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[109]),
        .Q(\key_mem_reg[6]__0 [109]));
  FDCE \key_mem_reg[6][10] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[10]),
        .Q(\key_mem_reg[6]__0 [10]));
  FDCE \key_mem_reg[6][110] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[110]),
        .Q(\key_mem_reg[6]__0 [110]));
  FDCE \key_mem_reg[6][111] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[111]),
        .Q(\key_mem_reg[6]__0 [111]));
  FDCE \key_mem_reg[6][112] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[112]),
        .Q(\key_mem_reg[6]__0 [112]));
  FDCE \key_mem_reg[6][113] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[113]),
        .Q(\key_mem_reg[6]__0 [113]));
  FDCE \key_mem_reg[6][114] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[114]),
        .Q(\key_mem_reg[6]__0 [114]));
  FDCE \key_mem_reg[6][115] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[115]),
        .Q(\key_mem_reg[6]__0 [115]));
  FDCE \key_mem_reg[6][116] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_4 ),
        .D(key_mem_new[116]),
        .Q(\key_mem_reg[6]__0 [116]));
  FDCE \key_mem_reg[6][117] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_4 ),
        .D(key_mem_new[117]),
        .Q(\key_mem_reg[6]__0 [117]));
  FDCE \key_mem_reg[6][118] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_4 ),
        .D(key_mem_new[118]),
        .Q(\key_mem_reg[6]__0 [118]));
  FDCE \key_mem_reg[6][119] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_4 ),
        .D(key_mem_new[119]),
        .Q(\key_mem_reg[6]__0 [119]));
  FDCE \key_mem_reg[6][11] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[11]),
        .Q(\key_mem_reg[6]__0 [11]));
  FDCE \key_mem_reg[6][120] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[120]),
        .Q(\key_mem_reg[6]__0 [120]));
  FDCE \key_mem_reg[6][121] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[121]),
        .Q(\key_mem_reg[6]__0 [121]));
  FDCE \key_mem_reg[6][122] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[122]),
        .Q(\key_mem_reg[6]__0 [122]));
  FDCE \key_mem_reg[6][123] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[123]),
        .Q(\key_mem_reg[6]__0 [123]));
  FDCE \key_mem_reg[6][124] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\key_mem_reg[6][124]_0 ),
        .D(key_mem_new[124]),
        .Q(\key_mem_reg[6]__0 [124]));
  FDCE \key_mem_reg[6][125] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[125]),
        .Q(\key_mem_reg[6]__0 [125]));
  FDCE \key_mem_reg[6][126] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[126]),
        .Q(\key_mem_reg[6]__0 [126]));
  FDCE \key_mem_reg[6][127] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[127]),
        .Q(\key_mem_reg[6]__0 [127]));
  FDCE \key_mem_reg[6][12] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[12]),
        .Q(\key_mem_reg[6]__0 [12]));
  FDCE \key_mem_reg[6][13] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[13]),
        .Q(\key_mem_reg[6]__0 [13]));
  FDCE \key_mem_reg[6][14] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[14]),
        .Q(\key_mem_reg[6]__0 [14]));
  FDCE \key_mem_reg[6][15] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[15]),
        .Q(\key_mem_reg[6]__0 [15]));
  FDCE \key_mem_reg[6][16] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[16]),
        .Q(\key_mem_reg[6]__0 [16]));
  FDCE \key_mem_reg[6][17] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[17]),
        .Q(\key_mem_reg[6]__0 [17]));
  FDCE \key_mem_reg[6][18] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[18]),
        .Q(\key_mem_reg[6]__0 [18]));
  FDCE \key_mem_reg[6][19] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[19]),
        .Q(\key_mem_reg[6]__0 [19]));
  FDCE \key_mem_reg[6][1] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[1]),
        .Q(\key_mem_reg[6]__0 [1]));
  FDCE \key_mem_reg[6][20] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[20]),
        .Q(\key_mem_reg[6]__0 [20]));
  FDCE \key_mem_reg[6][21] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[21]),
        .Q(\key_mem_reg[6]__0 [21]));
  FDCE \key_mem_reg[6][22] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[22]),
        .Q(\key_mem_reg[6]__0 [22]));
  FDCE \key_mem_reg[6][23] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[23]),
        .Q(\key_mem_reg[6]__0 [23]));
  FDCE \key_mem_reg[6][24] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[24]),
        .Q(\key_mem_reg[6]__0 [24]));
  FDCE \key_mem_reg[6][25] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[25]),
        .Q(\key_mem_reg[6]__0 [25]));
  FDCE \key_mem_reg[6][26] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[26]),
        .Q(\key_mem_reg[6]__0 [26]));
  FDCE \key_mem_reg[6][27] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[27]),
        .Q(\key_mem_reg[6]__0 [27]));
  FDCE \key_mem_reg[6][28] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[28]),
        .Q(\key_mem_reg[6]__0 [28]));
  FDCE \key_mem_reg[6][29] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[29]),
        .Q(\key_mem_reg[6]__0 [29]));
  FDCE \key_mem_reg[6][2] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[2]),
        .Q(\key_mem_reg[6]__0 [2]));
  FDCE \key_mem_reg[6][30] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[30]),
        .Q(\key_mem_reg[6]__0 [30]));
  FDCE \key_mem_reg[6][31] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[31]),
        .Q(\key_mem_reg[6]__0 [31]));
  FDCE \key_mem_reg[6][32] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_5 ),
        .D(key_mem_new[32]),
        .Q(\key_mem_reg[6]__0 [32]));
  FDCE \key_mem_reg[6][33] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[33]),
        .Q(\key_mem_reg[6]__0 [33]));
  FDCE \key_mem_reg[6][34] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[34]),
        .Q(\key_mem_reg[6]__0 [34]));
  FDCE \key_mem_reg[6][35] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[35]),
        .Q(\key_mem_reg[6]__0 [35]));
  FDCE \key_mem_reg[6][36] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[36]),
        .Q(\key_mem_reg[6]__0 [36]));
  FDCE \key_mem_reg[6][37] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[37]),
        .Q(\key_mem_reg[6]__0 [37]));
  FDCE \key_mem_reg[6][38] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[38]),
        .Q(\key_mem_reg[6]__0 [38]));
  FDCE \key_mem_reg[6][39] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[39]),
        .Q(\key_mem_reg[6]__0 [39]));
  FDCE \key_mem_reg[6][3] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[3]),
        .Q(\key_mem_reg[6]__0 [3]));
  FDCE \key_mem_reg[6][40] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[40]),
        .Q(\key_mem_reg[6]__0 [40]));
  FDCE \key_mem_reg[6][41] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[41]),
        .Q(\key_mem_reg[6]__0 [41]));
  FDCE \key_mem_reg[6][42] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[42]),
        .Q(\key_mem_reg[6]__0 [42]));
  FDCE \key_mem_reg[6][43] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[43]),
        .Q(\key_mem_reg[6]__0 [43]));
  FDCE \key_mem_reg[6][44] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[44]),
        .Q(\key_mem_reg[6]__0 [44]));
  FDCE \key_mem_reg[6][45] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[45]),
        .Q(\key_mem_reg[6]__0 [45]));
  FDCE \key_mem_reg[6][46] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[46]),
        .Q(\key_mem_reg[6]__0 [46]));
  FDCE \key_mem_reg[6][47] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[47]),
        .Q(\key_mem_reg[6]__0 [47]));
  FDCE \key_mem_reg[6][48] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[48]),
        .Q(\key_mem_reg[6]__0 [48]));
  FDCE \key_mem_reg[6][49] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[49]),
        .Q(\key_mem_reg[6]__0 [49]));
  FDCE \key_mem_reg[6][4] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[4]),
        .Q(\key_mem_reg[6]__0 [4]));
  FDCE \key_mem_reg[6][50] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[50]),
        .Q(\key_mem_reg[6]__0 [50]));
  FDCE \key_mem_reg[6][51] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[51]),
        .Q(\key_mem_reg[6]__0 [51]));
  FDCE \key_mem_reg[6][52] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_4 ),
        .D(key_mem_new[52]),
        .Q(\key_mem_reg[6]__0 [52]));
  FDCE \key_mem_reg[6][53] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_4 ),
        .D(key_mem_new[53]),
        .Q(\key_mem_reg[6]__0 [53]));
  FDCE \key_mem_reg[6][54] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_4 ),
        .D(key_mem_new[54]),
        .Q(\key_mem_reg[6]__0 [54]));
  FDCE \key_mem_reg[6][55] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_4 ),
        .D(key_mem_new[55]),
        .Q(\key_mem_reg[6]__0 [55]));
  FDCE \key_mem_reg[6][56] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[56]),
        .Q(\key_mem_reg[6]__0 [56]));
  FDCE \key_mem_reg[6][57] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[57]),
        .Q(\key_mem_reg[6]__0 [57]));
  FDCE \key_mem_reg[6][58] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[58]),
        .Q(\key_mem_reg[6]__0 [58]));
  FDCE \key_mem_reg[6][59] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[59]),
        .Q(\key_mem_reg[6]__0 [59]));
  FDCE \key_mem_reg[6][5] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[5]),
        .Q(\key_mem_reg[6]__0 [5]));
  FDCE \key_mem_reg[6][60] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[60]),
        .Q(\key_mem_reg[6]__0 [60]));
  FDCE \key_mem_reg[6][61] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[61]),
        .Q(\key_mem_reg[6]__0 [61]));
  FDCE \key_mem_reg[6][62] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[62]),
        .Q(\key_mem_reg[6]__0 [62]));
  FDCE \key_mem_reg[6][63] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[63]),
        .Q(\key_mem_reg[6]__0 [63]));
  FDCE \key_mem_reg[6][64] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[64]),
        .Q(\key_mem_reg[6]__0 [64]));
  FDCE \key_mem_reg[6][65] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[65]),
        .Q(\key_mem_reg[6]__0 [65]));
  FDCE \key_mem_reg[6][66] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[66]),
        .Q(\key_mem_reg[6]__0 [66]));
  FDCE \key_mem_reg[6][67] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[67]),
        .Q(\key_mem_reg[6]__0 [67]));
  FDCE \key_mem_reg[6][68] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[68]),
        .Q(\key_mem_reg[6]__0 [68]));
  FDCE \key_mem_reg[6][69] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[69]),
        .Q(\key_mem_reg[6]__0 [69]));
  FDCE \key_mem_reg[6][6] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[6]),
        .Q(\key_mem_reg[6]__0 [6]));
  FDCE \key_mem_reg[6][70] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[70]),
        .Q(\key_mem_reg[6]__0 [70]));
  FDCE \key_mem_reg[6][71] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[71]),
        .Q(\key_mem_reg[6]__0 [71]));
  FDCE \key_mem_reg[6][72] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[72]),
        .Q(\key_mem_reg[6]__0 [72]));
  FDCE \key_mem_reg[6][73] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[73]),
        .Q(\key_mem_reg[6]__0 [73]));
  FDCE \key_mem_reg[6][74] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[74]),
        .Q(\key_mem_reg[6]__0 [74]));
  FDCE \key_mem_reg[6][75] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[75]),
        .Q(\key_mem_reg[6]__0 [75]));
  FDCE \key_mem_reg[6][76] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[76]),
        .Q(\key_mem_reg[6]__0 [76]));
  FDCE \key_mem_reg[6][77] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[77]),
        .Q(\key_mem_reg[6]__0 [77]));
  FDCE \key_mem_reg[6][78] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[78]),
        .Q(\key_mem_reg[6]__0 [78]));
  FDCE \key_mem_reg[6][79] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[79]),
        .Q(\key_mem_reg[6]__0 [79]));
  FDCE \key_mem_reg[6][7] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\key_mem_reg[6][124]_0 ),
        .D(key_mem_new[7]),
        .Q(\key_mem_reg[6]__0 [7]));
  FDCE \key_mem_reg[6][80] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[80]),
        .Q(\key_mem_reg[6]__0 [80]));
  FDCE \key_mem_reg[6][81] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[81]),
        .Q(\key_mem_reg[6]__0 [81]));
  FDCE \key_mem_reg[6][82] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[82]),
        .Q(\key_mem_reg[6]__0 [82]));
  FDCE \key_mem_reg[6][83] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[83]),
        .Q(\key_mem_reg[6]__0 [83]));
  FDCE \key_mem_reg[6][84] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[84]),
        .Q(\key_mem_reg[6]__0 [84]));
  FDCE \key_mem_reg[6][85] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[85]),
        .Q(\key_mem_reg[6]__0 [85]));
  FDCE \key_mem_reg[6][86] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[86]),
        .Q(\key_mem_reg[6]__0 [86]));
  FDCE \key_mem_reg[6][87] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[87]),
        .Q(\key_mem_reg[6]__0 [87]));
  FDCE \key_mem_reg[6][88] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[88]),
        .Q(\key_mem_reg[6]__0 [88]));
  FDCE \key_mem_reg[6][89] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[89]),
        .Q(\key_mem_reg[6]__0 [89]));
  FDCE \key_mem_reg[6][8] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[8]),
        .Q(\key_mem_reg[6]__0 [8]));
  FDCE \key_mem_reg[6][90] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[90]),
        .Q(\key_mem_reg[6]__0 [90]));
  FDCE \key_mem_reg[6][91] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[91]),
        .Q(\key_mem_reg[6]__0 [91]));
  FDCE \key_mem_reg[6][92] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[92]),
        .Q(\key_mem_reg[6]__0 [92]));
  FDCE \key_mem_reg[6][93] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[93]),
        .Q(\key_mem_reg[6]__0 [93]));
  FDCE \key_mem_reg[6][94] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[94]),
        .Q(\key_mem_reg[6]__0 [94]));
  FDCE \key_mem_reg[6][95] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[95]),
        .Q(\key_mem_reg[6]__0 [95]));
  FDCE \key_mem_reg[6][96] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_4 ),
        .D(key_mem_new[96]),
        .Q(\key_mem_reg[6]__0 [96]));
  FDCE \key_mem_reg[6][97] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[97]),
        .Q(\key_mem_reg[6]__0 [97]));
  FDCE \key_mem_reg[6][98] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[98]),
        .Q(\key_mem_reg[6]__0 [98]));
  FDCE \key_mem_reg[6][99] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[99]),
        .Q(\key_mem_reg[6]__0 [99]));
  FDCE \key_mem_reg[6][9] 
       (.C(clk),
        .CE(\key_mem[6][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[9]),
        .Q(\key_mem_reg[6]__0 [9]));
  FDCE \key_mem_reg[7][0] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[0]),
        .Q(\key_mem_reg[7]__0 [0]));
  FDCE \key_mem_reg[7][100] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[100]),
        .Q(\key_mem_reg[7]__0 [100]));
  FDCE \key_mem_reg[7][101] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[101]),
        .Q(\key_mem_reg[7]__0 [101]));
  FDCE \key_mem_reg[7][102] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[102]),
        .Q(\key_mem_reg[7]__0 [102]));
  FDCE \key_mem_reg[7][103] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[103]),
        .Q(\key_mem_reg[7]__0 [103]));
  FDCE \key_mem_reg[7][104] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[104]),
        .Q(\key_mem_reg[7]__0 [104]));
  FDCE \key_mem_reg[7][105] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[105]),
        .Q(\key_mem_reg[7]__0 [105]));
  FDCE \key_mem_reg[7][106] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[106]),
        .Q(\key_mem_reg[7]__0 [106]));
  FDCE \key_mem_reg[7][107] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[107]),
        .Q(\key_mem_reg[7]__0 [107]));
  FDCE \key_mem_reg[7][108] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[108]),
        .Q(\key_mem_reg[7]__0 [108]));
  FDCE \key_mem_reg[7][109] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[109]),
        .Q(\key_mem_reg[7]__0 [109]));
  FDCE \key_mem_reg[7][10] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[10]),
        .Q(\key_mem_reg[7]__0 [10]));
  FDCE \key_mem_reg[7][110] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[110]),
        .Q(\key_mem_reg[7]__0 [110]));
  FDCE \key_mem_reg[7][111] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[111]),
        .Q(\key_mem_reg[7]__0 [111]));
  FDCE \key_mem_reg[7][112] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[112]),
        .Q(\key_mem_reg[7]__0 [112]));
  FDCE \key_mem_reg[7][113] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[113]),
        .Q(\key_mem_reg[7]__0 [113]));
  FDCE \key_mem_reg[7][114] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[114]),
        .Q(\key_mem_reg[7]__0 [114]));
  FDCE \key_mem_reg[7][115] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[115]),
        .Q(\key_mem_reg[7]__0 [115]));
  FDCE \key_mem_reg[7][116] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_4 ),
        .D(key_mem_new[116]),
        .Q(\key_mem_reg[7]__0 [116]));
  FDCE \key_mem_reg[7][117] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_4 ),
        .D(key_mem_new[117]),
        .Q(\key_mem_reg[7]__0 [117]));
  FDCE \key_mem_reg[7][118] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_4 ),
        .D(key_mem_new[118]),
        .Q(\key_mem_reg[7]__0 [118]));
  FDCE \key_mem_reg[7][119] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_4 ),
        .D(key_mem_new[119]),
        .Q(\key_mem_reg[7]__0 [119]));
  FDCE \key_mem_reg[7][11] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[11]),
        .Q(\key_mem_reg[7]__0 [11]));
  FDCE \key_mem_reg[7][120] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[120]),
        .Q(\key_mem_reg[7]__0 [120]));
  FDCE \key_mem_reg[7][121] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[121]),
        .Q(\key_mem_reg[7]__0 [121]));
  FDCE \key_mem_reg[7][122] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[122]),
        .Q(\key_mem_reg[7]__0 [122]));
  FDCE \key_mem_reg[7][123] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[123]),
        .Q(\key_mem_reg[7]__0 [123]));
  FDCE \key_mem_reg[7][124] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[124]),
        .Q(\key_mem_reg[7]__0 [124]));
  FDCE \key_mem_reg[7][125] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[125]),
        .Q(\key_mem_reg[7]__0 [125]));
  FDCE \key_mem_reg[7][126] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[126]),
        .Q(\key_mem_reg[7]__0 [126]));
  FDCE \key_mem_reg[7][127] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[127]),
        .Q(\key_mem_reg[7]__0 [127]));
  FDCE \key_mem_reg[7][12] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[12]),
        .Q(\key_mem_reg[7]__0 [12]));
  FDCE \key_mem_reg[7][13] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[13]),
        .Q(\key_mem_reg[7]__0 [13]));
  FDCE \key_mem_reg[7][14] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[14]),
        .Q(\key_mem_reg[7]__0 [14]));
  FDCE \key_mem_reg[7][15] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[15]),
        .Q(\key_mem_reg[7]__0 [15]));
  FDCE \key_mem_reg[7][16] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[16]),
        .Q(\key_mem_reg[7]__0 [16]));
  FDCE \key_mem_reg[7][17] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[17]),
        .Q(\key_mem_reg[7]__0 [17]));
  FDCE \key_mem_reg[7][18] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[18]),
        .Q(\key_mem_reg[7]__0 [18]));
  FDCE \key_mem_reg[7][19] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[19]),
        .Q(\key_mem_reg[7]__0 [19]));
  FDCE \key_mem_reg[7][1] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[1]),
        .Q(\key_mem_reg[7]__0 [1]));
  FDCE \key_mem_reg[7][20] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[20]),
        .Q(\key_mem_reg[7]__0 [20]));
  FDCE \key_mem_reg[7][21] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[21]),
        .Q(\key_mem_reg[7]__0 [21]));
  FDCE \key_mem_reg[7][22] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[22]),
        .Q(\key_mem_reg[7]__0 [22]));
  FDCE \key_mem_reg[7][23] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[23]),
        .Q(\key_mem_reg[7]__0 [23]));
  FDCE \key_mem_reg[7][24] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[24]),
        .Q(\key_mem_reg[7]__0 [24]));
  FDCE \key_mem_reg[7][25] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[25]),
        .Q(\key_mem_reg[7]__0 [25]));
  FDCE \key_mem_reg[7][26] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[26]),
        .Q(\key_mem_reg[7]__0 [26]));
  FDCE \key_mem_reg[7][27] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[27]),
        .Q(\key_mem_reg[7]__0 [27]));
  FDCE \key_mem_reg[7][28] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[28]),
        .Q(\key_mem_reg[7]__0 [28]));
  FDCE \key_mem_reg[7][29] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[29]),
        .Q(\key_mem_reg[7]__0 [29]));
  FDCE \key_mem_reg[7][2] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[2]),
        .Q(\key_mem_reg[7]__0 [2]));
  FDCE \key_mem_reg[7][30] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[30]),
        .Q(\key_mem_reg[7]__0 [30]));
  FDCE \key_mem_reg[7][31] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[31]),
        .Q(\key_mem_reg[7]__0 [31]));
  FDCE \key_mem_reg[7][32] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_5 ),
        .D(key_mem_new[32]),
        .Q(\key_mem_reg[7]__0 [32]));
  FDCE \key_mem_reg[7][33] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[33]),
        .Q(\key_mem_reg[7]__0 [33]));
  FDCE \key_mem_reg[7][34] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[34]),
        .Q(\key_mem_reg[7]__0 [34]));
  FDCE \key_mem_reg[7][35] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[35]),
        .Q(\key_mem_reg[7]__0 [35]));
  FDCE \key_mem_reg[7][36] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[36]),
        .Q(\key_mem_reg[7]__0 [36]));
  FDCE \key_mem_reg[7][37] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[37]),
        .Q(\key_mem_reg[7]__0 [37]));
  FDCE \key_mem_reg[7][38] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[38]),
        .Q(\key_mem_reg[7]__0 [38]));
  FDCE \key_mem_reg[7][39] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[39]),
        .Q(\key_mem_reg[7]__0 [39]));
  FDCE \key_mem_reg[7][3] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[3]),
        .Q(\key_mem_reg[7]__0 [3]));
  FDCE \key_mem_reg[7][40] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[40]),
        .Q(\key_mem_reg[7]__0 [40]));
  FDCE \key_mem_reg[7][41] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[41]),
        .Q(\key_mem_reg[7]__0 [41]));
  FDCE \key_mem_reg[7][42] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[42]),
        .Q(\key_mem_reg[7]__0 [42]));
  FDCE \key_mem_reg[7][43] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[43]),
        .Q(\key_mem_reg[7]__0 [43]));
  FDCE \key_mem_reg[7][44] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[44]),
        .Q(\key_mem_reg[7]__0 [44]));
  FDCE \key_mem_reg[7][45] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[45]),
        .Q(\key_mem_reg[7]__0 [45]));
  FDCE \key_mem_reg[7][46] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[46]),
        .Q(\key_mem_reg[7]__0 [46]));
  FDCE \key_mem_reg[7][47] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[47]),
        .Q(\key_mem_reg[7]__0 [47]));
  FDCE \key_mem_reg[7][48] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[48]),
        .Q(\key_mem_reg[7]__0 [48]));
  FDCE \key_mem_reg[7][49] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[49]),
        .Q(\key_mem_reg[7]__0 [49]));
  FDCE \key_mem_reg[7][4] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[4]),
        .Q(\key_mem_reg[7]__0 [4]));
  FDCE \key_mem_reg[7][50] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[50]),
        .Q(\key_mem_reg[7]__0 [50]));
  FDCE \key_mem_reg[7][51] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[51]),
        .Q(\key_mem_reg[7]__0 [51]));
  FDCE \key_mem_reg[7][52] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_4 ),
        .D(key_mem_new[52]),
        .Q(\key_mem_reg[7]__0 [52]));
  FDCE \key_mem_reg[7][53] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_4 ),
        .D(key_mem_new[53]),
        .Q(\key_mem_reg[7]__0 [53]));
  FDCE \key_mem_reg[7][54] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_4 ),
        .D(key_mem_new[54]),
        .Q(\key_mem_reg[7]__0 [54]));
  FDCE \key_mem_reg[7][55] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_4 ),
        .D(key_mem_new[55]),
        .Q(\key_mem_reg[7]__0 [55]));
  FDCE \key_mem_reg[7][56] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[56]),
        .Q(\key_mem_reg[7]__0 [56]));
  FDCE \key_mem_reg[7][57] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[57]),
        .Q(\key_mem_reg[7]__0 [57]));
  FDCE \key_mem_reg[7][58] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[58]),
        .Q(\key_mem_reg[7]__0 [58]));
  FDCE \key_mem_reg[7][59] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[59]),
        .Q(\key_mem_reg[7]__0 [59]));
  FDCE \key_mem_reg[7][5] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[5]),
        .Q(\key_mem_reg[7]__0 [5]));
  FDCE \key_mem_reg[7][60] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[60]),
        .Q(\key_mem_reg[7]__0 [60]));
  FDCE \key_mem_reg[7][61] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[61]),
        .Q(\key_mem_reg[7]__0 [61]));
  FDCE \key_mem_reg[7][62] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[62]),
        .Q(\key_mem_reg[7]__0 [62]));
  FDCE \key_mem_reg[7][63] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[63]),
        .Q(\key_mem_reg[7]__0 [63]));
  FDCE \key_mem_reg[7][64] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[64]),
        .Q(\key_mem_reg[7]__0 [64]));
  FDCE \key_mem_reg[7][65] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[65]),
        .Q(\key_mem_reg[7]__0 [65]));
  FDCE \key_mem_reg[7][66] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[66]),
        .Q(\key_mem_reg[7]__0 [66]));
  FDCE \key_mem_reg[7][67] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[67]),
        .Q(\key_mem_reg[7]__0 [67]));
  FDCE \key_mem_reg[7][68] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[68]),
        .Q(\key_mem_reg[7]__0 [68]));
  FDCE \key_mem_reg[7][69] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[69]),
        .Q(\key_mem_reg[7]__0 [69]));
  FDCE \key_mem_reg[7][6] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[6]),
        .Q(\key_mem_reg[7]__0 [6]));
  FDCE \key_mem_reg[7][70] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[70]),
        .Q(\key_mem_reg[7]__0 [70]));
  FDCE \key_mem_reg[7][71] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[71]),
        .Q(\key_mem_reg[7]__0 [71]));
  FDCE \key_mem_reg[7][72] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[72]),
        .Q(\key_mem_reg[7]__0 [72]));
  FDCE \key_mem_reg[7][73] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[73]),
        .Q(\key_mem_reg[7]__0 [73]));
  FDCE \key_mem_reg[7][74] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[74]),
        .Q(\key_mem_reg[7]__0 [74]));
  FDCE \key_mem_reg[7][75] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[75]),
        .Q(\key_mem_reg[7]__0 [75]));
  FDCE \key_mem_reg[7][76] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[76]),
        .Q(\key_mem_reg[7]__0 [76]));
  FDCE \key_mem_reg[7][77] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[77]),
        .Q(\key_mem_reg[7]__0 [77]));
  FDCE \key_mem_reg[7][78] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[78]),
        .Q(\key_mem_reg[7]__0 [78]));
  FDCE \key_mem_reg[7][79] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[79]),
        .Q(\key_mem_reg[7]__0 [79]));
  FDCE \key_mem_reg[7][7] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\key_mem_reg[6][124]_0 ),
        .D(key_mem_new[7]),
        .Q(\key_mem_reg[7]__0 [7]));
  FDCE \key_mem_reg[7][80] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[80]),
        .Q(\key_mem_reg[7]__0 [80]));
  FDCE \key_mem_reg[7][81] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[81]),
        .Q(\key_mem_reg[7]__0 [81]));
  FDCE \key_mem_reg[7][82] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[82]),
        .Q(\key_mem_reg[7]__0 [82]));
  FDCE \key_mem_reg[7][83] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[83]),
        .Q(\key_mem_reg[7]__0 [83]));
  FDCE \key_mem_reg[7][84] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[84]),
        .Q(\key_mem_reg[7]__0 [84]));
  FDCE \key_mem_reg[7][85] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[85]),
        .Q(\key_mem_reg[7]__0 [85]));
  FDCE \key_mem_reg[7][86] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[86]),
        .Q(\key_mem_reg[7]__0 [86]));
  FDCE \key_mem_reg[7][87] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[87]),
        .Q(\key_mem_reg[7]__0 [87]));
  FDCE \key_mem_reg[7][88] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[88]),
        .Q(\key_mem_reg[7]__0 [88]));
  FDCE \key_mem_reg[7][89] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[89]),
        .Q(\key_mem_reg[7]__0 [89]));
  FDCE \key_mem_reg[7][8] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[8]),
        .Q(\key_mem_reg[7]__0 [8]));
  FDCE \key_mem_reg[7][90] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[90]),
        .Q(\key_mem_reg[7]__0 [90]));
  FDCE \key_mem_reg[7][91] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[91]),
        .Q(\key_mem_reg[7]__0 [91]));
  FDCE \key_mem_reg[7][92] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[92]),
        .Q(\key_mem_reg[7]__0 [92]));
  FDCE \key_mem_reg[7][93] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[93]),
        .Q(\key_mem_reg[7]__0 [93]));
  FDCE \key_mem_reg[7][94] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[94]),
        .Q(\key_mem_reg[7]__0 [94]));
  FDCE \key_mem_reg[7][95] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[95]),
        .Q(\key_mem_reg[7]__0 [95]));
  FDCE \key_mem_reg[7][96] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_4 ),
        .D(key_mem_new[96]),
        .Q(\key_mem_reg[7]__0 [96]));
  FDCE \key_mem_reg[7][97] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[97]),
        .Q(\key_mem_reg[7]__0 [97]));
  FDCE \key_mem_reg[7][98] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[98]),
        .Q(\key_mem_reg[7]__0 [98]));
  FDCE \key_mem_reg[7][99] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[99]),
        .Q(\key_mem_reg[7]__0 [99]));
  FDCE \key_mem_reg[7][9] 
       (.C(clk),
        .CE(\key_mem[7][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[9]),
        .Q(\key_mem_reg[7]__0 [9]));
  FDCE \key_mem_reg[8][0] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[0]),
        .Q(\key_mem_reg[8]__0 [0]));
  FDCE \key_mem_reg[8][100] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[100]),
        .Q(\key_mem_reg[8]__0 [100]));
  FDCE \key_mem_reg[8][101] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[101]),
        .Q(\key_mem_reg[8]__0 [101]));
  FDCE \key_mem_reg[8][102] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[102]),
        .Q(\key_mem_reg[8]__0 [102]));
  FDCE \key_mem_reg[8][103] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[103]),
        .Q(\key_mem_reg[8]__0 [103]));
  FDCE \key_mem_reg[8][104] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[104]),
        .Q(\key_mem_reg[8]__0 [104]));
  FDCE \key_mem_reg[8][105] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[105]),
        .Q(\key_mem_reg[8]__0 [105]));
  FDCE \key_mem_reg[8][106] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[106]),
        .Q(\key_mem_reg[8]__0 [106]));
  FDCE \key_mem_reg[8][107] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[107]),
        .Q(\key_mem_reg[8]__0 [107]));
  FDCE \key_mem_reg[8][108] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[108]),
        .Q(\key_mem_reg[8]__0 [108]));
  FDCE \key_mem_reg[8][109] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[109]),
        .Q(\key_mem_reg[8]__0 [109]));
  FDCE \key_mem_reg[8][10] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[10]),
        .Q(\key_mem_reg[8]__0 [10]));
  FDCE \key_mem_reg[8][110] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[110]),
        .Q(\key_mem_reg[8]__0 [110]));
  FDCE \key_mem_reg[8][111] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[111]),
        .Q(\key_mem_reg[8]__0 [111]));
  FDCE \key_mem_reg[8][112] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[112]),
        .Q(\key_mem_reg[8]__0 [112]));
  FDCE \key_mem_reg[8][113] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[113]),
        .Q(\key_mem_reg[8]__0 [113]));
  FDCE \key_mem_reg[8][114] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[114]),
        .Q(\key_mem_reg[8]__0 [114]));
  FDCE \key_mem_reg[8][115] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[115]),
        .Q(\key_mem_reg[8]__0 [115]));
  FDCE \key_mem_reg[8][116] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_4 ),
        .D(key_mem_new[116]),
        .Q(\key_mem_reg[8]__0 [116]));
  FDCE \key_mem_reg[8][117] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_4 ),
        .D(key_mem_new[117]),
        .Q(\key_mem_reg[8]__0 [117]));
  FDCE \key_mem_reg[8][118] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_4 ),
        .D(key_mem_new[118]),
        .Q(\key_mem_reg[8]__0 [118]));
  FDCE \key_mem_reg[8][119] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_4 ),
        .D(key_mem_new[119]),
        .Q(\key_mem_reg[8]__0 [119]));
  FDCE \key_mem_reg[8][11] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[11]),
        .Q(\key_mem_reg[8]__0 [11]));
  FDCE \key_mem_reg[8][120] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[120]),
        .Q(\key_mem_reg[8]__0 [120]));
  FDCE \key_mem_reg[8][121] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[121]),
        .Q(\key_mem_reg[8]__0 [121]));
  FDCE \key_mem_reg[8][122] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[122]),
        .Q(\key_mem_reg[8]__0 [122]));
  FDCE \key_mem_reg[8][123] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[123]),
        .Q(\key_mem_reg[8]__0 [123]));
  FDCE \key_mem_reg[8][124] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[124]),
        .Q(\key_mem_reg[8]__0 [124]));
  FDCE \key_mem_reg[8][125] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[125]),
        .Q(\key_mem_reg[8]__0 [125]));
  FDCE \key_mem_reg[8][126] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[126]),
        .Q(\key_mem_reg[8]__0 [126]));
  FDCE \key_mem_reg[8][127] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[127]),
        .Q(\key_mem_reg[8]__0 [127]));
  FDCE \key_mem_reg[8][12] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[12]),
        .Q(\key_mem_reg[8]__0 [12]));
  FDCE \key_mem_reg[8][13] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[13]),
        .Q(\key_mem_reg[8]__0 [13]));
  FDCE \key_mem_reg[8][14] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[14]),
        .Q(\key_mem_reg[8]__0 [14]));
  FDCE \key_mem_reg[8][15] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[15]),
        .Q(\key_mem_reg[8]__0 [15]));
  FDCE \key_mem_reg[8][16] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[16]),
        .Q(\key_mem_reg[8]__0 [16]));
  FDCE \key_mem_reg[8][17] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[17]),
        .Q(\key_mem_reg[8]__0 [17]));
  FDCE \key_mem_reg[8][18] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[18]),
        .Q(\key_mem_reg[8]__0 [18]));
  FDCE \key_mem_reg[8][19] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[19]),
        .Q(\key_mem_reg[8]__0 [19]));
  FDCE \key_mem_reg[8][1] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[1]),
        .Q(\key_mem_reg[8]__0 [1]));
  FDCE \key_mem_reg[8][20] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[20]),
        .Q(\key_mem_reg[8]__0 [20]));
  FDCE \key_mem_reg[8][21] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[21]),
        .Q(\key_mem_reg[8]__0 [21]));
  FDCE \key_mem_reg[8][22] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[22]),
        .Q(\key_mem_reg[8]__0 [22]));
  FDCE \key_mem_reg[8][23] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[23]),
        .Q(\key_mem_reg[8]__0 [23]));
  FDCE \key_mem_reg[8][24] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[24]),
        .Q(\key_mem_reg[8]__0 [24]));
  FDCE \key_mem_reg[8][25] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[25]),
        .Q(\key_mem_reg[8]__0 [25]));
  FDCE \key_mem_reg[8][26] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[26]),
        .Q(\key_mem_reg[8]__0 [26]));
  FDCE \key_mem_reg[8][27] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[27]),
        .Q(\key_mem_reg[8]__0 [27]));
  FDCE \key_mem_reg[8][28] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[28]),
        .Q(\key_mem_reg[8]__0 [28]));
  FDCE \key_mem_reg[8][29] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[29]),
        .Q(\key_mem_reg[8]__0 [29]));
  FDCE \key_mem_reg[8][2] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[2]),
        .Q(\key_mem_reg[8]__0 [2]));
  FDCE \key_mem_reg[8][30] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[30]),
        .Q(\key_mem_reg[8]__0 [30]));
  FDCE \key_mem_reg[8][31] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[31]),
        .Q(\key_mem_reg[8]__0 [31]));
  FDCE \key_mem_reg[8][32] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_5 ),
        .D(key_mem_new[32]),
        .Q(\key_mem_reg[8]__0 [32]));
  FDCE \key_mem_reg[8][33] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[33]),
        .Q(\key_mem_reg[8]__0 [33]));
  FDCE \key_mem_reg[8][34] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[34]),
        .Q(\key_mem_reg[8]__0 [34]));
  FDCE \key_mem_reg[8][35] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[35]),
        .Q(\key_mem_reg[8]__0 [35]));
  FDCE \key_mem_reg[8][36] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[36]),
        .Q(\key_mem_reg[8]__0 [36]));
  FDCE \key_mem_reg[8][37] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[37]),
        .Q(\key_mem_reg[8]__0 [37]));
  FDCE \key_mem_reg[8][38] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[38]),
        .Q(\key_mem_reg[8]__0 [38]));
  FDCE \key_mem_reg[8][39] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[39]),
        .Q(\key_mem_reg[8]__0 [39]));
  FDCE \key_mem_reg[8][3] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[3]),
        .Q(\key_mem_reg[8]__0 [3]));
  FDCE \key_mem_reg[8][40] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[40]),
        .Q(\key_mem_reg[8]__0 [40]));
  FDCE \key_mem_reg[8][41] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[41]),
        .Q(\key_mem_reg[8]__0 [41]));
  FDCE \key_mem_reg[8][42] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[42]),
        .Q(\key_mem_reg[8]__0 [42]));
  FDCE \key_mem_reg[8][43] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[43]),
        .Q(\key_mem_reg[8]__0 [43]));
  FDCE \key_mem_reg[8][44] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[44]),
        .Q(\key_mem_reg[8]__0 [44]));
  FDCE \key_mem_reg[8][45] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[45]),
        .Q(\key_mem_reg[8]__0 [45]));
  FDCE \key_mem_reg[8][46] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[46]),
        .Q(\key_mem_reg[8]__0 [46]));
  FDCE \key_mem_reg[8][47] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[47]),
        .Q(\key_mem_reg[8]__0 [47]));
  FDCE \key_mem_reg[8][48] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[48]),
        .Q(\key_mem_reg[8]__0 [48]));
  FDCE \key_mem_reg[8][49] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[49]),
        .Q(\key_mem_reg[8]__0 [49]));
  FDCE \key_mem_reg[8][4] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[4]),
        .Q(\key_mem_reg[8]__0 [4]));
  FDCE \key_mem_reg[8][50] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[50]),
        .Q(\key_mem_reg[8]__0 [50]));
  FDCE \key_mem_reg[8][51] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[51]),
        .Q(\key_mem_reg[8]__0 [51]));
  FDCE \key_mem_reg[8][52] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_4 ),
        .D(key_mem_new[52]),
        .Q(\key_mem_reg[8]__0 [52]));
  FDCE \key_mem_reg[8][53] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_4 ),
        .D(key_mem_new[53]),
        .Q(\key_mem_reg[8]__0 [53]));
  FDCE \key_mem_reg[8][54] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_4 ),
        .D(key_mem_new[54]),
        .Q(\key_mem_reg[8]__0 [54]));
  FDCE \key_mem_reg[8][55] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_4 ),
        .D(key_mem_new[55]),
        .Q(\key_mem_reg[8]__0 [55]));
  FDCE \key_mem_reg[8][56] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[56]),
        .Q(\key_mem_reg[8]__0 [56]));
  FDCE \key_mem_reg[8][57] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[57]),
        .Q(\key_mem_reg[8]__0 [57]));
  FDCE \key_mem_reg[8][58] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[58]),
        .Q(\key_mem_reg[8]__0 [58]));
  FDCE \key_mem_reg[8][59] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[59]),
        .Q(\key_mem_reg[8]__0 [59]));
  FDCE \key_mem_reg[8][5] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[5]),
        .Q(\key_mem_reg[8]__0 [5]));
  FDCE \key_mem_reg[8][60] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[60]),
        .Q(\key_mem_reg[8]__0 [60]));
  FDCE \key_mem_reg[8][61] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[61]),
        .Q(\key_mem_reg[8]__0 [61]));
  FDCE \key_mem_reg[8][62] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[62]),
        .Q(\key_mem_reg[8]__0 [62]));
  FDCE \key_mem_reg[8][63] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[63]),
        .Q(\key_mem_reg[8]__0 [63]));
  FDCE \key_mem_reg[8][64] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[64]),
        .Q(\key_mem_reg[8]__0 [64]));
  FDCE \key_mem_reg[8][65] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[65]),
        .Q(\key_mem_reg[8]__0 [65]));
  FDCE \key_mem_reg[8][66] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[66]),
        .Q(\key_mem_reg[8]__0 [66]));
  FDCE \key_mem_reg[8][67] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[67]),
        .Q(\key_mem_reg[8]__0 [67]));
  FDCE \key_mem_reg[8][68] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[68]),
        .Q(\key_mem_reg[8]__0 [68]));
  FDCE \key_mem_reg[8][69] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[69]),
        .Q(\key_mem_reg[8]__0 [69]));
  FDCE \key_mem_reg[8][6] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[6]),
        .Q(\key_mem_reg[8]__0 [6]));
  FDCE \key_mem_reg[8][70] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[70]),
        .Q(\key_mem_reg[8]__0 [70]));
  FDCE \key_mem_reg[8][71] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[71]),
        .Q(\key_mem_reg[8]__0 [71]));
  FDCE \key_mem_reg[8][72] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[72]),
        .Q(\key_mem_reg[8]__0 [72]));
  FDCE \key_mem_reg[8][73] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[73]),
        .Q(\key_mem_reg[8]__0 [73]));
  FDCE \key_mem_reg[8][74] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[74]),
        .Q(\key_mem_reg[8]__0 [74]));
  FDCE \key_mem_reg[8][75] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[75]),
        .Q(\key_mem_reg[8]__0 [75]));
  FDCE \key_mem_reg[8][76] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[76]),
        .Q(\key_mem_reg[8]__0 [76]));
  FDCE \key_mem_reg[8][77] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[77]),
        .Q(\key_mem_reg[8]__0 [77]));
  FDCE \key_mem_reg[8][78] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[78]),
        .Q(\key_mem_reg[8]__0 [78]));
  FDCE \key_mem_reg[8][79] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[79]),
        .Q(\key_mem_reg[8]__0 [79]));
  FDCE \key_mem_reg[8][7] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\key_mem_reg[6][124]_0 ),
        .D(key_mem_new[7]),
        .Q(\key_mem_reg[8]__0 [7]));
  FDCE \key_mem_reg[8][80] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[80]),
        .Q(\key_mem_reg[8]__0 [80]));
  FDCE \key_mem_reg[8][81] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[81]),
        .Q(\key_mem_reg[8]__0 [81]));
  FDCE \key_mem_reg[8][82] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[82]),
        .Q(\key_mem_reg[8]__0 [82]));
  FDCE \key_mem_reg[8][83] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[83]),
        .Q(\key_mem_reg[8]__0 [83]));
  FDCE \key_mem_reg[8][84] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[84]),
        .Q(\key_mem_reg[8]__0 [84]));
  FDCE \key_mem_reg[8][85] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[85]),
        .Q(\key_mem_reg[8]__0 [85]));
  FDCE \key_mem_reg[8][86] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[86]),
        .Q(\key_mem_reg[8]__0 [86]));
  FDCE \key_mem_reg[8][87] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[87]),
        .Q(\key_mem_reg[8]__0 [87]));
  FDCE \key_mem_reg[8][88] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[88]),
        .Q(\key_mem_reg[8]__0 [88]));
  FDCE \key_mem_reg[8][89] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[89]),
        .Q(\key_mem_reg[8]__0 [89]));
  FDCE \key_mem_reg[8][8] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[8]),
        .Q(\key_mem_reg[8]__0 [8]));
  FDCE \key_mem_reg[8][90] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[90]),
        .Q(\key_mem_reg[8]__0 [90]));
  FDCE \key_mem_reg[8][91] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[91]),
        .Q(\key_mem_reg[8]__0 [91]));
  FDCE \key_mem_reg[8][92] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[92]),
        .Q(\key_mem_reg[8]__0 [92]));
  FDCE \key_mem_reg[8][93] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[93]),
        .Q(\key_mem_reg[8]__0 [93]));
  FDCE \key_mem_reg[8][94] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[94]),
        .Q(\key_mem_reg[8]__0 [94]));
  FDCE \key_mem_reg[8][95] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[95]),
        .Q(\key_mem_reg[8]__0 [95]));
  FDCE \key_mem_reg[8][96] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_4 ),
        .D(key_mem_new[96]),
        .Q(\key_mem_reg[8]__0 [96]));
  FDCE \key_mem_reg[8][97] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\key_mem_reg[8][97]_0 ),
        .D(key_mem_new[97]),
        .Q(\key_mem_reg[8]__0 [97]));
  FDCE \key_mem_reg[8][98] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[98]),
        .Q(\key_mem_reg[8]__0 [98]));
  FDCE \key_mem_reg[8][99] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[99]),
        .Q(\key_mem_reg[8]__0 [99]));
  FDCE \key_mem_reg[8][9] 
       (.C(clk),
        .CE(\key_mem[8][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[9]),
        .Q(\key_mem_reg[8]__0 [9]));
  FDCE \key_mem_reg[9][0] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[0]),
        .Q(\key_mem_reg[9]__0 [0]));
  FDCE \key_mem_reg[9][100] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[100]),
        .Q(\key_mem_reg[9]__0 [100]));
  FDCE \key_mem_reg[9][101] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[101]),
        .Q(\key_mem_reg[9]__0 [101]));
  FDCE \key_mem_reg[9][102] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[102]),
        .Q(\key_mem_reg[9]__0 [102]));
  FDCE \key_mem_reg[9][103] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[103]),
        .Q(\key_mem_reg[9]__0 [103]));
  FDCE \key_mem_reg[9][104] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[104]),
        .Q(\key_mem_reg[9]__0 [104]));
  FDCE \key_mem_reg[9][105] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[105]),
        .Q(\key_mem_reg[9]__0 [105]));
  FDCE \key_mem_reg[9][106] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[106]),
        .Q(\key_mem_reg[9]__0 [106]));
  FDCE \key_mem_reg[9][107] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[107]),
        .Q(\key_mem_reg[9]__0 [107]));
  FDCE \key_mem_reg[9][108] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[108]),
        .Q(\key_mem_reg[9]__0 [108]));
  FDCE \key_mem_reg[9][109] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[109]),
        .Q(\key_mem_reg[9]__0 [109]));
  FDCE \key_mem_reg[9][10] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[10]),
        .Q(\key_mem_reg[9]__0 [10]));
  FDCE \key_mem_reg[9][110] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[110]),
        .Q(\key_mem_reg[9]__0 [110]));
  FDCE \key_mem_reg[9][111] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[111]),
        .Q(\key_mem_reg[9]__0 [111]));
  FDCE \key_mem_reg[9][112] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[112]),
        .Q(\key_mem_reg[9]__0 [112]));
  FDCE \key_mem_reg[9][113] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[113]),
        .Q(\key_mem_reg[9]__0 [113]));
  FDCE \key_mem_reg[9][114] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[114]),
        .Q(\key_mem_reg[9]__0 [114]));
  FDCE \key_mem_reg[9][115] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[115]),
        .Q(\key_mem_reg[9]__0 [115]));
  FDCE \key_mem_reg[9][116] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_4 ),
        .D(key_mem_new[116]),
        .Q(\key_mem_reg[9]__0 [116]));
  FDCE \key_mem_reg[9][117] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_4 ),
        .D(key_mem_new[117]),
        .Q(\key_mem_reg[9]__0 [117]));
  FDCE \key_mem_reg[9][118] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_4 ),
        .D(key_mem_new[118]),
        .Q(\key_mem_reg[9]__0 [118]));
  FDCE \key_mem_reg[9][119] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_4 ),
        .D(key_mem_new[119]),
        .Q(\key_mem_reg[9]__0 [119]));
  FDCE \key_mem_reg[9][11] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[11]),
        .Q(\key_mem_reg[9]__0 [11]));
  FDCE \key_mem_reg[9][120] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[120]),
        .Q(\key_mem_reg[9]__0 [120]));
  FDCE \key_mem_reg[9][121] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[121]),
        .Q(\key_mem_reg[9]__0 [121]));
  FDCE \key_mem_reg[9][122] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[122]),
        .Q(\key_mem_reg[9]__0 [122]));
  FDCE \key_mem_reg[9][123] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[123]),
        .Q(\key_mem_reg[9]__0 [123]));
  FDCE \key_mem_reg[9][124] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[124]),
        .Q(\key_mem_reg[9]__0 [124]));
  FDCE \key_mem_reg[9][125] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[125]),
        .Q(\key_mem_reg[9]__0 [125]));
  FDCE \key_mem_reg[9][126] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[126]),
        .Q(\key_mem_reg[9]__0 [126]));
  FDCE \key_mem_reg[9][127] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[127]),
        .Q(\key_mem_reg[9]__0 [127]));
  FDCE \key_mem_reg[9][12] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[12]),
        .Q(\key_mem_reg[9]__0 [12]));
  FDCE \key_mem_reg[9][13] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[13]),
        .Q(\key_mem_reg[9]__0 [13]));
  FDCE \key_mem_reg[9][14] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[14]),
        .Q(\key_mem_reg[9]__0 [14]));
  FDCE \key_mem_reg[9][15] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[15]),
        .Q(\key_mem_reg[9]__0 [15]));
  FDCE \key_mem_reg[9][16] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[16]),
        .Q(\key_mem_reg[9]__0 [16]));
  FDCE \key_mem_reg[9][17] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[17]),
        .Q(\key_mem_reg[9]__0 [17]));
  FDCE \key_mem_reg[9][18] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[18]),
        .Q(\key_mem_reg[9]__0 [18]));
  FDCE \key_mem_reg[9][19] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[19]),
        .Q(\key_mem_reg[9]__0 [19]));
  FDCE \key_mem_reg[9][1] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[1]),
        .Q(\key_mem_reg[9]__0 [1]));
  FDCE \key_mem_reg[9][20] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[20]),
        .Q(\key_mem_reg[9]__0 [20]));
  FDCE \key_mem_reg[9][21] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[21]),
        .Q(\key_mem_reg[9]__0 [21]));
  FDCE \key_mem_reg[9][22] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[22]),
        .Q(\key_mem_reg[9]__0 [22]));
  FDCE \key_mem_reg[9][23] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[23]),
        .Q(\key_mem_reg[9]__0 [23]));
  FDCE \key_mem_reg[9][24] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[24]),
        .Q(\key_mem_reg[9]__0 [24]));
  FDCE \key_mem_reg[9][25] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[25]),
        .Q(\key_mem_reg[9]__0 [25]));
  FDCE \key_mem_reg[9][26] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[26]),
        .Q(\key_mem_reg[9]__0 [26]));
  FDCE \key_mem_reg[9][27] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[27]),
        .Q(\key_mem_reg[9]__0 [27]));
  FDCE \key_mem_reg[9][28] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[28]),
        .Q(\key_mem_reg[9]__0 [28]));
  FDCE \key_mem_reg[9][29] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[29]),
        .Q(\key_mem_reg[9]__0 [29]));
  FDCE \key_mem_reg[9][2] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[2]),
        .Q(\key_mem_reg[9]__0 [2]));
  FDCE \key_mem_reg[9][30] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[30]),
        .Q(\key_mem_reg[9]__0 [30]));
  FDCE \key_mem_reg[9][31] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[31]),
        .Q(\key_mem_reg[9]__0 [31]));
  FDCE \key_mem_reg[9][32] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_5 ),
        .D(key_mem_new[32]),
        .Q(\key_mem_reg[9]__0 [32]));
  FDCE \key_mem_reg[9][33] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[33]),
        .Q(\key_mem_reg[9]__0 [33]));
  FDCE \key_mem_reg[9][34] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[34]),
        .Q(\key_mem_reg[9]__0 [34]));
  FDCE \key_mem_reg[9][35] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[35]),
        .Q(\key_mem_reg[9]__0 [35]));
  FDCE \key_mem_reg[9][36] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[36]),
        .Q(\key_mem_reg[9]__0 [36]));
  FDCE \key_mem_reg[9][37] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[37]),
        .Q(\key_mem_reg[9]__0 [37]));
  FDCE \key_mem_reg[9][38] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[38]),
        .Q(\key_mem_reg[9]__0 [38]));
  FDCE \key_mem_reg[9][39] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[39]),
        .Q(\key_mem_reg[9]__0 [39]));
  FDCE \key_mem_reg[9][3] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[3]),
        .Q(\key_mem_reg[9]__0 [3]));
  FDCE \key_mem_reg[9][40] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[40]),
        .Q(\key_mem_reg[9]__0 [40]));
  FDCE \key_mem_reg[9][41] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[41]),
        .Q(\key_mem_reg[9]__0 [41]));
  FDCE \key_mem_reg[9][42] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_1 ),
        .D(key_mem_new[42]),
        .Q(\key_mem_reg[9]__0 [42]));
  FDCE \key_mem_reg[9][43] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[43]),
        .Q(\key_mem_reg[9]__0 [43]));
  FDCE \key_mem_reg[9][44] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[44]),
        .Q(\key_mem_reg[9]__0 [44]));
  FDCE \key_mem_reg[9][45] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[45]),
        .Q(\key_mem_reg[9]__0 [45]));
  FDCE \key_mem_reg[9][46] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_2 ),
        .D(key_mem_new[46]),
        .Q(\key_mem_reg[9]__0 [46]));
  FDCE \key_mem_reg[9][47] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[47]),
        .Q(\key_mem_reg[9]__0 [47]));
  FDCE \key_mem_reg[9][48] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[48]),
        .Q(\key_mem_reg[9]__0 [48]));
  FDCE \key_mem_reg[9][49] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[49]),
        .Q(\key_mem_reg[9]__0 [49]));
  FDCE \key_mem_reg[9][4] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\config_pin[2] ),
        .D(key_mem_new[4]),
        .Q(\key_mem_reg[9]__0 [4]));
  FDCE \key_mem_reg[9][50] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[50]),
        .Q(\key_mem_reg[9]__0 [50]));
  FDCE \key_mem_reg[9][51] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_3 ),
        .D(key_mem_new[51]),
        .Q(\key_mem_reg[9]__0 [51]));
  FDCE \key_mem_reg[9][52] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_4 ),
        .D(key_mem_new[52]),
        .Q(\key_mem_reg[9]__0 [52]));
  FDCE \key_mem_reg[9][53] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_4 ),
        .D(key_mem_new[53]),
        .Q(\key_mem_reg[9]__0 [53]));
  FDCE \key_mem_reg[9][54] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_4 ),
        .D(key_mem_new[54]),
        .Q(\key_mem_reg[9]__0 [54]));
  FDCE \key_mem_reg[9][55] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_4 ),
        .D(key_mem_new[55]),
        .Q(\key_mem_reg[9]__0 [55]));
  FDCE \key_mem_reg[9][56] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[56]),
        .Q(\key_mem_reg[9]__0 [56]));
  FDCE \key_mem_reg[9][57] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[57]),
        .Q(\key_mem_reg[9]__0 [57]));
  FDCE \key_mem_reg[9][58] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[58]),
        .Q(\key_mem_reg[9]__0 [58]));
  FDCE \key_mem_reg[9][59] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[59]),
        .Q(\key_mem_reg[9]__0 [59]));
  FDCE \key_mem_reg[9][5] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[5]),
        .Q(\key_mem_reg[9]__0 [5]));
  FDCE \key_mem_reg[9][60] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[60]),
        .Q(\key_mem_reg[9]__0 [60]));
  FDCE \key_mem_reg[9][61] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[61]),
        .Q(\key_mem_reg[9]__0 [61]));
  FDCE \key_mem_reg[9][62] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[62]),
        .Q(\key_mem_reg[9]__0 [62]));
  FDCE \key_mem_reg[9][63] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\key_mem[0][63]_i_1_n_0 ),
        .D(key_mem_new[63]),
        .Q(\key_mem_reg[9]__0 [63]));
  FDCE \key_mem_reg[9][64] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[64]),
        .Q(\key_mem_reg[9]__0 [64]));
  FDCE \key_mem_reg[9][65] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[65]),
        .Q(\key_mem_reg[9]__0 [65]));
  FDCE \key_mem_reg[9][66] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[66]),
        .Q(\key_mem_reg[9]__0 [66]));
  FDCE \key_mem_reg[9][67] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[67]),
        .Q(\key_mem_reg[9]__0 [67]));
  FDCE \key_mem_reg[9][68] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[68]),
        .Q(\key_mem_reg[9]__0 [68]));
  FDCE \key_mem_reg[9][69] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[69]),
        .Q(\key_mem_reg[9]__0 [69]));
  FDCE \key_mem_reg[9][6] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\key_mem[0][31]_i_1_n_0 ),
        .D(key_mem_new[6]),
        .Q(\key_mem_reg[9]__0 [6]));
  FDCE \key_mem_reg[9][70] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[70]),
        .Q(\key_mem_reg[9]__0 [70]));
  FDCE \key_mem_reg[9][71] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[71]),
        .Q(\key_mem_reg[9]__0 [71]));
  FDCE \key_mem_reg[9][72] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[72]),
        .Q(\key_mem_reg[9]__0 [72]));
  FDCE \key_mem_reg[9][73] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[73]),
        .Q(\key_mem_reg[9]__0 [73]));
  FDCE \key_mem_reg[9][74] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[74]),
        .Q(\key_mem_reg[9]__0 [74]));
  FDCE \key_mem_reg[9][75] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[75]),
        .Q(\key_mem_reg[9]__0 [75]));
  FDCE \key_mem_reg[9][76] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[76]),
        .Q(\key_mem_reg[9]__0 [76]));
  FDCE \key_mem_reg[9][77] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[77]),
        .Q(\key_mem_reg[9]__0 [77]));
  FDCE \key_mem_reg[9][78] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[78]),
        .Q(\key_mem_reg[9]__0 [78]));
  FDCE \key_mem_reg[9][79] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[79]),
        .Q(\key_mem_reg[9]__0 [79]));
  FDCE \key_mem_reg[9][7] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\key_mem_reg[6][124]_0 ),
        .D(key_mem_new[7]),
        .Q(\key_mem_reg[9]__0 [7]));
  FDCE \key_mem_reg[9][80] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[80]),
        .Q(\key_mem_reg[9]__0 [80]));
  FDCE \key_mem_reg[9][81] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[81]),
        .Q(\key_mem_reg[9]__0 [81]));
  FDCE \key_mem_reg[9][82] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[82]),
        .Q(\key_mem_reg[9]__0 [82]));
  FDCE \key_mem_reg[9][83] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[83]),
        .Q(\key_mem_reg[9]__0 [83]));
  FDCE \key_mem_reg[9][84] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[84]),
        .Q(\key_mem_reg[9]__0 [84]));
  FDCE \key_mem_reg[9][85] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[85]),
        .Q(\key_mem_reg[9]__0 [85]));
  FDCE \key_mem_reg[9][86] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[86]),
        .Q(\key_mem_reg[9]__0 [86]));
  FDCE \key_mem_reg[9][87] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[87]),
        .Q(\key_mem_reg[9]__0 [87]));
  FDCE \key_mem_reg[9][88] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[88]),
        .Q(\key_mem_reg[9]__0 [88]));
  FDCE \key_mem_reg[9][89] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[89]),
        .Q(\key_mem_reg[9]__0 [89]));
  FDCE \key_mem_reg[9][8] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[8]),
        .Q(\key_mem_reg[9]__0 [8]));
  FDCE \key_mem_reg[9][90] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[90]),
        .Q(\key_mem_reg[9]__0 [90]));
  FDCE \key_mem_reg[9][91] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\key_mem[0][91]_i_1_n_0 ),
        .D(key_mem_new[91]),
        .Q(\key_mem_reg[9]__0 [91]));
  FDCE \key_mem_reg[9][92] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\key_mem[0][92]_i_1_n_0 ),
        .D(key_mem_new[92]),
        .Q(\key_mem_reg[9]__0 [92]));
  FDCE \key_mem_reg[9][93] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[93]),
        .Q(\key_mem_reg[9]__0 [93]));
  FDCE \key_mem_reg[9][94] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\key_mem[0][127]_i_2_n_0 ),
        .D(key_mem_new[94]),
        .Q(\key_mem_reg[9]__0 [94]));
  FDCE \key_mem_reg[9][95] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[95]),
        .Q(\key_mem_reg[9]__0 [95]));
  FDCE \key_mem_reg[9][96] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_4 ),
        .D(key_mem_new[96]),
        .Q(\key_mem_reg[9]__0 [96]));
  FDCE \key_mem_reg[9][97] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\key_mem_reg[8][97]_0 ),
        .D(key_mem_new[97]),
        .Q(\key_mem_reg[9]__0 [97]));
  FDCE \key_mem_reg[9][98] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[98]),
        .Q(\key_mem_reg[9]__0 [98]));
  FDCE \key_mem_reg[9][99] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\config_pin[2]_0 ),
        .D(key_mem_new[99]),
        .Q(\key_mem_reg[9]__0 [99]));
  FDCE \key_mem_reg[9][9] 
       (.C(clk),
        .CE(\key_mem[9][127]_i_1_n_0 ),
        .CLR(\key_mem[0][95]_i_1_n_0 ),
        .D(key_mem_new[9]),
        .Q(\key_mem_reg[9]__0 [9]));
  LUT6 #(
    .INIT(64'hFFFF960096009600)) 
    \prev_key1_reg[0]_i_1 
       (.I0(new_sboxw[24]),
        .I1(Q[0]),
        .I2(\prev_key1_reg[32]_i_2_n_0 ),
        .I3(\prev_key1_reg[127]_i_3_n_0 ),
        .I4(core_key[0]),
        .I5(key_mem__0),
        .O(key_mem_new[0]));
  LUT5 #(
    .INIT(32'hFF606060)) 
    \prev_key1_reg[100]_i_1 
       (.I0(w4[4]),
        .I1(new_sboxw[28]),
        .I2(\prev_key1_reg[127]_i_3_n_0 ),
        .I3(core_key[100]),
        .I4(key_mem__0),
        .O(key_mem_new[100]));
  LUT5 #(
    .INIT(32'hFF606060)) 
    \prev_key1_reg[101]_i_1 
       (.I0(w4[5]),
        .I1(new_sboxw[29]),
        .I2(\prev_key1_reg[127]_i_3_n_0 ),
        .I3(core_key[101]),
        .I4(key_mem__0),
        .O(key_mem_new[101]));
  LUT5 #(
    .INIT(32'hFF606060)) 
    \prev_key1_reg[102]_i_1 
       (.I0(w4[6]),
        .I1(new_sboxw[30]),
        .I2(\prev_key1_reg[127]_i_3_n_0 ),
        .I3(core_key[102]),
        .I4(key_mem__0),
        .O(key_mem_new[102]));
  LUT5 #(
    .INIT(32'hFF606060)) 
    \prev_key1_reg[103]_i_1 
       (.I0(w4[7]),
        .I1(new_sboxw[31]),
        .I2(\prev_key1_reg[127]_i_3_n_0 ),
        .I3(core_key[103]),
        .I4(key_mem__0),
        .O(key_mem_new[103]));
  LUT5 #(
    .INIT(32'hFF606060)) 
    \prev_key1_reg[104]_i_1 
       (.I0(w4[8]),
        .I1(new_sboxw[0]),
        .I2(\prev_key1_reg[127]_i_3_n_0 ),
        .I3(core_key[104]),
        .I4(key_mem__0),
        .O(key_mem_new[104]));
  LUT5 #(
    .INIT(32'hFF606060)) 
    \prev_key1_reg[105]_i_1 
       (.I0(w4[9]),
        .I1(new_sboxw[1]),
        .I2(\prev_key1_reg[127]_i_3_n_0 ),
        .I3(core_key[105]),
        .I4(key_mem__0),
        .O(key_mem_new[105]));
  LUT5 #(
    .INIT(32'hFF606060)) 
    \prev_key1_reg[106]_i_1 
       (.I0(w4[10]),
        .I1(new_sboxw[2]),
        .I2(\prev_key1_reg[127]_i_3_n_0 ),
        .I3(core_key[106]),
        .I4(key_mem__0),
        .O(key_mem_new[106]));
  LUT5 #(
    .INIT(32'hFF606060)) 
    \prev_key1_reg[107]_i_1 
       (.I0(w4[11]),
        .I1(new_sboxw[3]),
        .I2(\prev_key1_reg[127]_i_3_n_0 ),
        .I3(core_key[107]),
        .I4(key_mem__0),
        .O(key_mem_new[107]));
  LUT5 #(
    .INIT(32'hFF606060)) 
    \prev_key1_reg[108]_i_1 
       (.I0(w4[12]),
        .I1(new_sboxw[4]),
        .I2(\prev_key1_reg[127]_i_3_n_0 ),
        .I3(core_key[108]),
        .I4(key_mem__0),
        .O(key_mem_new[108]));
  LUT5 #(
    .INIT(32'hFF606060)) 
    \prev_key1_reg[109]_i_1 
       (.I0(w4[13]),
        .I1(new_sboxw[5]),
        .I2(\prev_key1_reg[127]_i_3_n_0 ),
        .I3(core_key[109]),
        .I4(key_mem__0),
        .O(key_mem_new[109]));
  LUT6 #(
    .INIT(64'hFFFF960096009600)) 
    \prev_key1_reg[10]_i_1 
       (.I0(new_sboxw[2]),
        .I1(Q[10]),
        .I2(\prev_key1_reg[42]_i_2_n_0 ),
        .I3(\prev_key1_reg[127]_i_3_n_0 ),
        .I4(core_key[10]),
        .I5(key_mem__0),
        .O(key_mem_new[10]));
  LUT5 #(
    .INIT(32'hFF606060)) 
    \prev_key1_reg[110]_i_1 
       (.I0(w4[14]),
        .I1(new_sboxw[6]),
        .I2(\prev_key1_reg[127]_i_3_n_0 ),
        .I3(core_key[110]),
        .I4(key_mem__0),
        .O(key_mem_new[110]));
  LUT5 #(
    .INIT(32'hFF606060)) 
    \prev_key1_reg[111]_i_1 
       (.I0(w4[15]),
        .I1(new_sboxw[7]),
        .I2(\prev_key1_reg[127]_i_3_n_0 ),
        .I3(core_key[111]),
        .I4(key_mem__0),
        .O(key_mem_new[111]));
  LUT5 #(
    .INIT(32'hFF606060)) 
    \prev_key1_reg[112]_i_1 
       (.I0(w4[16]),
        .I1(new_sboxw[8]),
        .I2(\prev_key1_reg[127]_i_3_n_0 ),
        .I3(core_key[112]),
        .I4(key_mem__0),
        .O(key_mem_new[112]));
  LUT5 #(
    .INIT(32'hFF606060)) 
    \prev_key1_reg[113]_i_1 
       (.I0(w4[17]),
        .I1(new_sboxw[9]),
        .I2(\prev_key1_reg[127]_i_3_n_0 ),
        .I3(core_key[113]),
        .I4(key_mem__0),
        .O(key_mem_new[113]));
  LUT5 #(
    .INIT(32'hFF606060)) 
    \prev_key1_reg[114]_i_1 
       (.I0(w4[18]),
        .I1(new_sboxw[10]),
        .I2(\prev_key1_reg[127]_i_3_n_0 ),
        .I3(core_key[114]),
        .I4(key_mem__0),
        .O(key_mem_new[114]));
  LUT5 #(
    .INIT(32'hFF606060)) 
    \prev_key1_reg[115]_i_1 
       (.I0(w4[19]),
        .I1(new_sboxw[11]),
        .I2(\prev_key1_reg[127]_i_3_n_0 ),
        .I3(core_key[115]),
        .I4(key_mem__0),
        .O(key_mem_new[115]));
  LUT5 #(
    .INIT(32'hFF606060)) 
    \prev_key1_reg[116]_i_1 
       (.I0(w4[20]),
        .I1(new_sboxw[12]),
        .I2(\prev_key1_reg[127]_i_3_n_0 ),
        .I3(core_key[116]),
        .I4(key_mem__0),
        .O(key_mem_new[116]));
  LUT5 #(
    .INIT(32'hFF606060)) 
    \prev_key1_reg[117]_i_1 
       (.I0(w4[21]),
        .I1(new_sboxw[13]),
        .I2(\prev_key1_reg[127]_i_3_n_0 ),
        .I3(core_key[117]),
        .I4(key_mem__0),
        .O(key_mem_new[117]));
  LUT5 #(
    .INIT(32'hFF606060)) 
    \prev_key1_reg[118]_i_1 
       (.I0(w4[22]),
        .I1(new_sboxw[14]),
        .I2(\prev_key1_reg[127]_i_3_n_0 ),
        .I3(core_key[118]),
        .I4(key_mem__0),
        .O(key_mem_new[118]));
  LUT5 #(
    .INIT(32'hFF606060)) 
    \prev_key1_reg[119]_i_1 
       (.I0(w4[23]),
        .I1(new_sboxw[15]),
        .I2(\prev_key1_reg[127]_i_3_n_0 ),
        .I3(core_key[119]),
        .I4(key_mem__0),
        .O(key_mem_new[119]));
  LUT6 #(
    .INIT(64'hFFFF960096009600)) 
    \prev_key1_reg[11]_i_1 
       (.I0(new_sboxw[3]),
        .I1(Q[11]),
        .I2(\prev_key1_reg[43]_i_2_n_0 ),
        .I3(\prev_key1_reg[127]_i_3_n_0 ),
        .I4(core_key[11]),
        .I5(key_mem__0),
        .O(key_mem_new[11]));
  LUT6 #(
    .INIT(64'hFFFF960096009600)) 
    \prev_key1_reg[120]_i_1 
       (.I0(w4[24]),
        .I1(rconw[24]),
        .I2(new_sboxw[16]),
        .I3(\prev_key1_reg[127]_i_3_n_0 ),
        .I4(core_key[120]),
        .I5(key_mem__0),
        .O(key_mem_new[120]));
  LUT6 #(
    .INIT(64'hFFFF960096009600)) 
    \prev_key1_reg[121]_i_1 
       (.I0(w4[25]),
        .I1(rconw[25]),
        .I2(new_sboxw[17]),
        .I3(\prev_key1_reg[127]_i_3_n_0 ),
        .I4(core_key[121]),
        .I5(key_mem__0),
        .O(key_mem_new[121]));
  LUT6 #(
    .INIT(64'hFFFF960096009600)) 
    \prev_key1_reg[122]_i_1 
       (.I0(w4[26]),
        .I1(rconw[26]),
        .I2(new_sboxw[18]),
        .I3(\prev_key1_reg[127]_i_3_n_0 ),
        .I4(core_key[122]),
        .I5(key_mem__0),
        .O(key_mem_new[122]));
  LUT6 #(
    .INIT(64'hFFFF960096009600)) 
    \prev_key1_reg[123]_i_1 
       (.I0(w4[27]),
        .I1(rconw[27]),
        .I2(new_sboxw[19]),
        .I3(\prev_key1_reg[127]_i_3_n_0 ),
        .I4(core_key[123]),
        .I5(key_mem__0),
        .O(key_mem_new[123]));
  LUT6 #(
    .INIT(64'hFFFF960096009600)) 
    \prev_key1_reg[124]_i_1 
       (.I0(w4[28]),
        .I1(rconw[28]),
        .I2(new_sboxw[20]),
        .I3(\prev_key1_reg[127]_i_3_n_0 ),
        .I4(core_key[124]),
        .I5(key_mem__0),
        .O(key_mem_new[124]));
  LUT6 #(
    .INIT(64'hFFFF960096009600)) 
    \prev_key1_reg[125]_i_1 
       (.I0(w4[29]),
        .I1(rconw[29]),
        .I2(new_sboxw[21]),
        .I3(\prev_key1_reg[127]_i_3_n_0 ),
        .I4(core_key[125]),
        .I5(key_mem__0),
        .O(key_mem_new[125]));
  LUT6 #(
    .INIT(64'hFFFF960096009600)) 
    \prev_key1_reg[126]_i_1 
       (.I0(w4[30]),
        .I1(rconw[30]),
        .I2(new_sboxw[22]),
        .I3(\prev_key1_reg[127]_i_3_n_0 ),
        .I4(core_key[126]),
        .I5(key_mem__0),
        .O(key_mem_new[126]));
  LUT3 #(
    .INIT(8'h08)) 
    \prev_key1_reg[127]_i_1 
       (.I0(config_pin),
        .I1(key_mem_ctrl_reg[1]),
        .I2(key_mem_ctrl_reg[0]),
        .O(prev_key1_reg));
  LUT6 #(
    .INIT(64'hFFFF960096009600)) 
    \prev_key1_reg[127]_i_2 
       (.I0(w4[31]),
        .I1(rconw[31]),
        .I2(new_sboxw[23]),
        .I3(\prev_key1_reg[127]_i_3_n_0 ),
        .I4(core_key[127]),
        .I5(key_mem__0),
        .O(key_mem_new[127]));
  LUT6 #(
    .INIT(64'h00000000FFFE0000)) 
    \prev_key1_reg[127]_i_3 
       (.I0(round_ctr_reg[0]),
        .I1(round_ctr_reg[2]),
        .I2(round_ctr_reg[1]),
        .I3(round_ctr_reg[3]),
        .I4(key_mem_ctrl_reg[1]),
        .I5(key_mem_ctrl_reg[0]),
        .O(\prev_key1_reg[127]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF960096009600)) 
    \prev_key1_reg[12]_i_1 
       (.I0(new_sboxw[4]),
        .I1(Q[12]),
        .I2(\prev_key1_reg[44]_i_2_n_0 ),
        .I3(\prev_key1_reg[127]_i_3_n_0 ),
        .I4(core_key[12]),
        .I5(key_mem__0),
        .O(key_mem_new[12]));
  LUT6 #(
    .INIT(64'hFFFF960096009600)) 
    \prev_key1_reg[13]_i_1 
       (.I0(new_sboxw[5]),
        .I1(Q[13]),
        .I2(\prev_key1_reg[45]_i_2_n_0 ),
        .I3(\prev_key1_reg[127]_i_3_n_0 ),
        .I4(core_key[13]),
        .I5(key_mem__0),
        .O(key_mem_new[13]));
  LUT6 #(
    .INIT(64'hFFFF960096009600)) 
    \prev_key1_reg[14]_i_1 
       (.I0(new_sboxw[6]),
        .I1(Q[14]),
        .I2(\prev_key1_reg[46]_i_2_n_0 ),
        .I3(\prev_key1_reg[127]_i_3_n_0 ),
        .I4(core_key[14]),
        .I5(key_mem__0),
        .O(key_mem_new[14]));
  LUT6 #(
    .INIT(64'hFFFF960096009600)) 
    \prev_key1_reg[15]_i_1 
       (.I0(new_sboxw[7]),
        .I1(Q[15]),
        .I2(\prev_key1_reg[47]_i_2_n_0 ),
        .I3(\prev_key1_reg[127]_i_3_n_0 ),
        .I4(core_key[15]),
        .I5(key_mem__0),
        .O(key_mem_new[15]));
  LUT6 #(
    .INIT(64'hFFFF960096009600)) 
    \prev_key1_reg[16]_i_1 
       (.I0(new_sboxw[8]),
        .I1(Q[16]),
        .I2(\prev_key1_reg[48]_i_2_n_0 ),
        .I3(\prev_key1_reg[127]_i_3_n_0 ),
        .I4(core_key[16]),
        .I5(key_mem__0),
        .O(key_mem_new[16]));
  LUT6 #(
    .INIT(64'hFFFF960096009600)) 
    \prev_key1_reg[17]_i_1 
       (.I0(new_sboxw[9]),
        .I1(Q[17]),
        .I2(\prev_key1_reg[49]_i_2_n_0 ),
        .I3(\prev_key1_reg[127]_i_3_n_0 ),
        .I4(core_key[17]),
        .I5(key_mem__0),
        .O(key_mem_new[17]));
  LUT6 #(
    .INIT(64'hFFFF960096009600)) 
    \prev_key1_reg[18]_i_1 
       (.I0(new_sboxw[10]),
        .I1(Q[18]),
        .I2(\prev_key1_reg[50]_i_2_n_0 ),
        .I3(\prev_key1_reg[127]_i_3_n_0 ),
        .I4(core_key[18]),
        .I5(key_mem__0),
        .O(key_mem_new[18]));
  LUT6 #(
    .INIT(64'hFFFF960096009600)) 
    \prev_key1_reg[19]_i_1 
       (.I0(new_sboxw[11]),
        .I1(Q[19]),
        .I2(\prev_key1_reg[51]_i_2_n_0 ),
        .I3(\prev_key1_reg[127]_i_3_n_0 ),
        .I4(core_key[19]),
        .I5(key_mem__0),
        .O(key_mem_new[19]));
  LUT6 #(
    .INIT(64'hFFFF960096009600)) 
    \prev_key1_reg[1]_i_1 
       (.I0(new_sboxw[25]),
        .I1(Q[1]),
        .I2(\prev_key1_reg[33]_i_2_n_0 ),
        .I3(\prev_key1_reg[127]_i_3_n_0 ),
        .I4(core_key[1]),
        .I5(key_mem__0),
        .O(key_mem_new[1]));
  LUT6 #(
    .INIT(64'hFFFF960096009600)) 
    \prev_key1_reg[20]_i_1 
       (.I0(new_sboxw[12]),
        .I1(Q[20]),
        .I2(\prev_key1_reg[52]_i_2_n_0 ),
        .I3(\prev_key1_reg[127]_i_3_n_0 ),
        .I4(core_key[20]),
        .I5(key_mem__0),
        .O(key_mem_new[20]));
  LUT6 #(
    .INIT(64'hFFFF960096009600)) 
    \prev_key1_reg[21]_i_1 
       (.I0(new_sboxw[13]),
        .I1(Q[21]),
        .I2(\prev_key1_reg[53]_i_2_n_0 ),
        .I3(\prev_key1_reg[127]_i_3_n_0 ),
        .I4(core_key[21]),
        .I5(key_mem__0),
        .O(key_mem_new[21]));
  LUT6 #(
    .INIT(64'hFFFF960096009600)) 
    \prev_key1_reg[22]_i_1 
       (.I0(new_sboxw[14]),
        .I1(Q[22]),
        .I2(\prev_key1_reg[54]_i_2_n_0 ),
        .I3(\prev_key1_reg[127]_i_3_n_0 ),
        .I4(core_key[22]),
        .I5(key_mem__0),
        .O(key_mem_new[22]));
  LUT6 #(
    .INIT(64'hFFFF960096009600)) 
    \prev_key1_reg[23]_i_1 
       (.I0(new_sboxw[15]),
        .I1(Q[23]),
        .I2(\prev_key1_reg[55]_i_2_n_0 ),
        .I3(\prev_key1_reg[127]_i_3_n_0 ),
        .I4(core_key[23]),
        .I5(key_mem__0),
        .O(key_mem_new[23]));
  LUT6 #(
    .INIT(64'hFFFFFFFF69960000)) 
    \prev_key1_reg[24]_i_1 
       (.I0(new_sboxw[16]),
        .I1(rconw[24]),
        .I2(Q[24]),
        .I3(\prev_key1_reg[56]_i_2_n_0 ),
        .I4(\prev_key1_reg[127]_i_3_n_0 ),
        .I5(\prev_key1_reg[24]_i_2_n_0 ),
        .O(key_mem_new[24]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \prev_key1_reg[24]_i_2 
       (.I0(key_mem__0),
        .I1(core_key[24]),
        .O(\prev_key1_reg[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF69960000)) 
    \prev_key1_reg[25]_i_1 
       (.I0(new_sboxw[17]),
        .I1(rconw[25]),
        .I2(Q[25]),
        .I3(\prev_key1_reg[57]_i_2_n_0 ),
        .I4(\prev_key1_reg[127]_i_3_n_0 ),
        .I5(\prev_key1_reg[25]_i_2_n_0 ),
        .O(key_mem_new[25]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \prev_key1_reg[25]_i_2 
       (.I0(key_mem__0),
        .I1(core_key[25]),
        .O(\prev_key1_reg[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF69960000)) 
    \prev_key1_reg[26]_i_1 
       (.I0(new_sboxw[18]),
        .I1(rconw[26]),
        .I2(Q[26]),
        .I3(\prev_key1_reg[58]_i_2_n_0 ),
        .I4(\prev_key1_reg[127]_i_3_n_0 ),
        .I5(\prev_key1_reg[26]_i_2_n_0 ),
        .O(key_mem_new[26]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \prev_key1_reg[26]_i_2 
       (.I0(key_mem__0),
        .I1(core_key[26]),
        .O(\prev_key1_reg[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF69960000)) 
    \prev_key1_reg[27]_i_1 
       (.I0(new_sboxw[19]),
        .I1(rconw[27]),
        .I2(Q[27]),
        .I3(\prev_key1_reg[59]_i_2_n_0 ),
        .I4(\prev_key1_reg[127]_i_3_n_0 ),
        .I5(\prev_key1_reg[27]_i_2_n_0 ),
        .O(key_mem_new[27]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \prev_key1_reg[27]_i_2 
       (.I0(key_mem__0),
        .I1(core_key[27]),
        .O(\prev_key1_reg[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF69960000)) 
    \prev_key1_reg[28]_i_1 
       (.I0(new_sboxw[20]),
        .I1(rconw[28]),
        .I2(Q[28]),
        .I3(\prev_key1_reg[60]_i_2_n_0 ),
        .I4(\prev_key1_reg[127]_i_3_n_0 ),
        .I5(\prev_key1_reg[28]_i_2_n_0 ),
        .O(key_mem_new[28]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \prev_key1_reg[28]_i_2 
       (.I0(key_mem__0),
        .I1(core_key[28]),
        .O(\prev_key1_reg[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF69960000)) 
    \prev_key1_reg[29]_i_1 
       (.I0(new_sboxw[21]),
        .I1(rconw[29]),
        .I2(Q[29]),
        .I3(\prev_key1_reg[61]_i_2_n_0 ),
        .I4(\prev_key1_reg[127]_i_3_n_0 ),
        .I5(\prev_key1_reg[29]_i_2_n_0 ),
        .O(key_mem_new[29]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \prev_key1_reg[29]_i_2 
       (.I0(key_mem__0),
        .I1(core_key[29]),
        .O(\prev_key1_reg[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF960096009600)) 
    \prev_key1_reg[2]_i_1 
       (.I0(new_sboxw[26]),
        .I1(Q[2]),
        .I2(\prev_key1_reg[34]_i_2_n_0 ),
        .I3(\prev_key1_reg[127]_i_3_n_0 ),
        .I4(core_key[2]),
        .I5(key_mem__0),
        .O(key_mem_new[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFF69960000)) 
    \prev_key1_reg[30]_i_1 
       (.I0(new_sboxw[22]),
        .I1(rconw[30]),
        .I2(Q[30]),
        .I3(\prev_key1_reg[62]_i_2_n_0 ),
        .I4(\prev_key1_reg[127]_i_3_n_0 ),
        .I5(\prev_key1_reg[30]_i_2_n_0 ),
        .O(key_mem_new[30]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \prev_key1_reg[30]_i_2 
       (.I0(key_mem__0),
        .I1(core_key[30]),
        .O(\prev_key1_reg[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF69960000)) 
    \prev_key1_reg[31]_i_1 
       (.I0(new_sboxw[23]),
        .I1(rconw[31]),
        .I2(Q[31]),
        .I3(\prev_key1_reg[63]_i_2_n_0 ),
        .I4(\prev_key1_reg[127]_i_3_n_0 ),
        .I5(\prev_key1_reg[31]_i_2_n_0 ),
        .O(key_mem_new[31]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \prev_key1_reg[31]_i_2 
       (.I0(key_mem__0),
        .I1(core_key[31]),
        .O(\prev_key1_reg[31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF606060)) 
    \prev_key1_reg[32]_i_1 
       (.I0(new_sboxw[24]),
        .I1(\prev_key1_reg[32]_i_2_n_0 ),
        .I2(\prev_key1_reg[127]_i_3_n_0 ),
        .I3(core_key[32]),
        .I4(key_mem__0),
        .O(key_mem_new[32]));
  LUT3 #(
    .INIT(8'h96)) 
    \prev_key1_reg[32]_i_2 
       (.I0(w4[0]),
        .I1(w5[0]),
        .I2(w6[0]),
        .O(\prev_key1_reg[32]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF606060)) 
    \prev_key1_reg[33]_i_1 
       (.I0(new_sboxw[25]),
        .I1(\prev_key1_reg[33]_i_2_n_0 ),
        .I2(\prev_key1_reg[127]_i_3_n_0 ),
        .I3(core_key[33]),
        .I4(key_mem__0),
        .O(key_mem_new[33]));
  LUT3 #(
    .INIT(8'h96)) 
    \prev_key1_reg[33]_i_2 
       (.I0(w4[1]),
        .I1(w5[1]),
        .I2(w6[1]),
        .O(\prev_key1_reg[33]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF606060)) 
    \prev_key1_reg[34]_i_1 
       (.I0(new_sboxw[26]),
        .I1(\prev_key1_reg[34]_i_2_n_0 ),
        .I2(\prev_key1_reg[127]_i_3_n_0 ),
        .I3(core_key[34]),
        .I4(key_mem__0),
        .O(key_mem_new[34]));
  LUT3 #(
    .INIT(8'h96)) 
    \prev_key1_reg[34]_i_2 
       (.I0(w4[2]),
        .I1(w5[2]),
        .I2(w6[2]),
        .O(\prev_key1_reg[34]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF606060)) 
    \prev_key1_reg[35]_i_1 
       (.I0(new_sboxw[27]),
        .I1(\prev_key1_reg[35]_i_2_n_0 ),
        .I2(\prev_key1_reg[127]_i_3_n_0 ),
        .I3(core_key[35]),
        .I4(key_mem__0),
        .O(key_mem_new[35]));
  LUT3 #(
    .INIT(8'h96)) 
    \prev_key1_reg[35]_i_2 
       (.I0(w4[3]),
        .I1(w5[3]),
        .I2(w6[3]),
        .O(\prev_key1_reg[35]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF606060)) 
    \prev_key1_reg[36]_i_1 
       (.I0(new_sboxw[28]),
        .I1(\prev_key1_reg[36]_i_2_n_0 ),
        .I2(\prev_key1_reg[127]_i_3_n_0 ),
        .I3(core_key[36]),
        .I4(key_mem__0),
        .O(key_mem_new[36]));
  LUT3 #(
    .INIT(8'h96)) 
    \prev_key1_reg[36]_i_2 
       (.I0(w4[4]),
        .I1(w5[4]),
        .I2(w6[4]),
        .O(\prev_key1_reg[36]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF606060)) 
    \prev_key1_reg[37]_i_1 
       (.I0(new_sboxw[29]),
        .I1(\prev_key1_reg[37]_i_2_n_0 ),
        .I2(\prev_key1_reg[127]_i_3_n_0 ),
        .I3(core_key[37]),
        .I4(key_mem__0),
        .O(key_mem_new[37]));
  LUT3 #(
    .INIT(8'h96)) 
    \prev_key1_reg[37]_i_2 
       (.I0(w4[5]),
        .I1(w5[5]),
        .I2(w6[5]),
        .O(\prev_key1_reg[37]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF606060)) 
    \prev_key1_reg[38]_i_1 
       (.I0(new_sboxw[30]),
        .I1(\prev_key1_reg[38]_i_2_n_0 ),
        .I2(\prev_key1_reg[127]_i_3_n_0 ),
        .I3(core_key[38]),
        .I4(key_mem__0),
        .O(key_mem_new[38]));
  LUT3 #(
    .INIT(8'h96)) 
    \prev_key1_reg[38]_i_2 
       (.I0(w4[6]),
        .I1(w5[6]),
        .I2(w6[6]),
        .O(\prev_key1_reg[38]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF606060)) 
    \prev_key1_reg[39]_i_1 
       (.I0(new_sboxw[31]),
        .I1(\prev_key1_reg[39]_i_2_n_0 ),
        .I2(\prev_key1_reg[127]_i_3_n_0 ),
        .I3(core_key[39]),
        .I4(key_mem__0),
        .O(key_mem_new[39]));
  LUT3 #(
    .INIT(8'h96)) 
    \prev_key1_reg[39]_i_2 
       (.I0(w4[7]),
        .I1(w5[7]),
        .I2(w6[7]),
        .O(\prev_key1_reg[39]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF960096009600)) 
    \prev_key1_reg[3]_i_1 
       (.I0(new_sboxw[27]),
        .I1(Q[3]),
        .I2(\prev_key1_reg[35]_i_2_n_0 ),
        .I3(\prev_key1_reg[127]_i_3_n_0 ),
        .I4(core_key[3]),
        .I5(key_mem__0),
        .O(key_mem_new[3]));
  LUT5 #(
    .INIT(32'hFF606060)) 
    \prev_key1_reg[40]_i_1 
       (.I0(new_sboxw[0]),
        .I1(\prev_key1_reg[40]_i_2_n_0 ),
        .I2(\prev_key1_reg[127]_i_3_n_0 ),
        .I3(core_key[40]),
        .I4(key_mem__0),
        .O(key_mem_new[40]));
  LUT3 #(
    .INIT(8'h96)) 
    \prev_key1_reg[40]_i_2 
       (.I0(w4[8]),
        .I1(w5[8]),
        .I2(w6[8]),
        .O(\prev_key1_reg[40]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF606060)) 
    \prev_key1_reg[41]_i_1 
       (.I0(new_sboxw[1]),
        .I1(\prev_key1_reg[41]_i_2_n_0 ),
        .I2(\prev_key1_reg[127]_i_3_n_0 ),
        .I3(core_key[41]),
        .I4(key_mem__0),
        .O(key_mem_new[41]));
  LUT3 #(
    .INIT(8'h96)) 
    \prev_key1_reg[41]_i_2 
       (.I0(w4[9]),
        .I1(w5[9]),
        .I2(w6[9]),
        .O(\prev_key1_reg[41]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF606060)) 
    \prev_key1_reg[42]_i_1 
       (.I0(new_sboxw[2]),
        .I1(\prev_key1_reg[42]_i_2_n_0 ),
        .I2(\prev_key1_reg[127]_i_3_n_0 ),
        .I3(core_key[42]),
        .I4(key_mem__0),
        .O(key_mem_new[42]));
  LUT3 #(
    .INIT(8'h96)) 
    \prev_key1_reg[42]_i_2 
       (.I0(w4[10]),
        .I1(w5[10]),
        .I2(w6[10]),
        .O(\prev_key1_reg[42]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF606060)) 
    \prev_key1_reg[43]_i_1 
       (.I0(new_sboxw[3]),
        .I1(\prev_key1_reg[43]_i_2_n_0 ),
        .I2(\prev_key1_reg[127]_i_3_n_0 ),
        .I3(core_key[43]),
        .I4(key_mem__0),
        .O(key_mem_new[43]));
  LUT3 #(
    .INIT(8'h96)) 
    \prev_key1_reg[43]_i_2 
       (.I0(w4[11]),
        .I1(w5[11]),
        .I2(w6[11]),
        .O(\prev_key1_reg[43]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF606060)) 
    \prev_key1_reg[44]_i_1 
       (.I0(new_sboxw[4]),
        .I1(\prev_key1_reg[44]_i_2_n_0 ),
        .I2(\prev_key1_reg[127]_i_3_n_0 ),
        .I3(core_key[44]),
        .I4(key_mem__0),
        .O(key_mem_new[44]));
  LUT3 #(
    .INIT(8'h96)) 
    \prev_key1_reg[44]_i_2 
       (.I0(w4[12]),
        .I1(w5[12]),
        .I2(w6[12]),
        .O(\prev_key1_reg[44]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF606060)) 
    \prev_key1_reg[45]_i_1 
       (.I0(new_sboxw[5]),
        .I1(\prev_key1_reg[45]_i_2_n_0 ),
        .I2(\prev_key1_reg[127]_i_3_n_0 ),
        .I3(core_key[45]),
        .I4(key_mem__0),
        .O(key_mem_new[45]));
  LUT3 #(
    .INIT(8'h96)) 
    \prev_key1_reg[45]_i_2 
       (.I0(w4[13]),
        .I1(w5[13]),
        .I2(w6[13]),
        .O(\prev_key1_reg[45]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF606060)) 
    \prev_key1_reg[46]_i_1 
       (.I0(new_sboxw[6]),
        .I1(\prev_key1_reg[46]_i_2_n_0 ),
        .I2(\prev_key1_reg[127]_i_3_n_0 ),
        .I3(core_key[46]),
        .I4(key_mem__0),
        .O(key_mem_new[46]));
  LUT3 #(
    .INIT(8'h96)) 
    \prev_key1_reg[46]_i_2 
       (.I0(w4[14]),
        .I1(w5[14]),
        .I2(w6[14]),
        .O(\prev_key1_reg[46]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF606060)) 
    \prev_key1_reg[47]_i_1 
       (.I0(new_sboxw[7]),
        .I1(\prev_key1_reg[47]_i_2_n_0 ),
        .I2(\prev_key1_reg[127]_i_3_n_0 ),
        .I3(core_key[47]),
        .I4(key_mem__0),
        .O(key_mem_new[47]));
  LUT3 #(
    .INIT(8'h96)) 
    \prev_key1_reg[47]_i_2 
       (.I0(w4[15]),
        .I1(w5[15]),
        .I2(w6[15]),
        .O(\prev_key1_reg[47]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF606060)) 
    \prev_key1_reg[48]_i_1 
       (.I0(new_sboxw[8]),
        .I1(\prev_key1_reg[48]_i_2_n_0 ),
        .I2(\prev_key1_reg[127]_i_3_n_0 ),
        .I3(core_key[48]),
        .I4(key_mem__0),
        .O(key_mem_new[48]));
  LUT3 #(
    .INIT(8'h96)) 
    \prev_key1_reg[48]_i_2 
       (.I0(w4[16]),
        .I1(w5[16]),
        .I2(w6[16]),
        .O(\prev_key1_reg[48]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF606060)) 
    \prev_key1_reg[49]_i_1 
       (.I0(new_sboxw[9]),
        .I1(\prev_key1_reg[49]_i_2_n_0 ),
        .I2(\prev_key1_reg[127]_i_3_n_0 ),
        .I3(core_key[49]),
        .I4(key_mem__0),
        .O(key_mem_new[49]));
  LUT3 #(
    .INIT(8'h96)) 
    \prev_key1_reg[49]_i_2 
       (.I0(w4[17]),
        .I1(w5[17]),
        .I2(w6[17]),
        .O(\prev_key1_reg[49]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF960096009600)) 
    \prev_key1_reg[4]_i_1 
       (.I0(new_sboxw[28]),
        .I1(Q[4]),
        .I2(\prev_key1_reg[36]_i_2_n_0 ),
        .I3(\prev_key1_reg[127]_i_3_n_0 ),
        .I4(core_key[4]),
        .I5(key_mem__0),
        .O(key_mem_new[4]));
  LUT5 #(
    .INIT(32'hFF606060)) 
    \prev_key1_reg[50]_i_1 
       (.I0(new_sboxw[10]),
        .I1(\prev_key1_reg[50]_i_2_n_0 ),
        .I2(\prev_key1_reg[127]_i_3_n_0 ),
        .I3(core_key[50]),
        .I4(key_mem__0),
        .O(key_mem_new[50]));
  LUT3 #(
    .INIT(8'h96)) 
    \prev_key1_reg[50]_i_2 
       (.I0(w4[18]),
        .I1(w5[18]),
        .I2(w6[18]),
        .O(\prev_key1_reg[50]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF606060)) 
    \prev_key1_reg[51]_i_1 
       (.I0(new_sboxw[11]),
        .I1(\prev_key1_reg[51]_i_2_n_0 ),
        .I2(\prev_key1_reg[127]_i_3_n_0 ),
        .I3(core_key[51]),
        .I4(key_mem__0),
        .O(key_mem_new[51]));
  LUT3 #(
    .INIT(8'h96)) 
    \prev_key1_reg[51]_i_2 
       (.I0(w4[19]),
        .I1(w5[19]),
        .I2(w6[19]),
        .O(\prev_key1_reg[51]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF606060)) 
    \prev_key1_reg[52]_i_1 
       (.I0(new_sboxw[12]),
        .I1(\prev_key1_reg[52]_i_2_n_0 ),
        .I2(\prev_key1_reg[127]_i_3_n_0 ),
        .I3(core_key[52]),
        .I4(key_mem__0),
        .O(key_mem_new[52]));
  LUT3 #(
    .INIT(8'h96)) 
    \prev_key1_reg[52]_i_2 
       (.I0(w4[20]),
        .I1(w5[20]),
        .I2(w6[20]),
        .O(\prev_key1_reg[52]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF606060)) 
    \prev_key1_reg[53]_i_1 
       (.I0(new_sboxw[13]),
        .I1(\prev_key1_reg[53]_i_2_n_0 ),
        .I2(\prev_key1_reg[127]_i_3_n_0 ),
        .I3(core_key[53]),
        .I4(key_mem__0),
        .O(key_mem_new[53]));
  LUT3 #(
    .INIT(8'h96)) 
    \prev_key1_reg[53]_i_2 
       (.I0(w4[21]),
        .I1(w5[21]),
        .I2(w6[21]),
        .O(\prev_key1_reg[53]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF606060)) 
    \prev_key1_reg[54]_i_1 
       (.I0(new_sboxw[14]),
        .I1(\prev_key1_reg[54]_i_2_n_0 ),
        .I2(\prev_key1_reg[127]_i_3_n_0 ),
        .I3(core_key[54]),
        .I4(key_mem__0),
        .O(key_mem_new[54]));
  LUT3 #(
    .INIT(8'h96)) 
    \prev_key1_reg[54]_i_2 
       (.I0(w4[22]),
        .I1(w5[22]),
        .I2(w6[22]),
        .O(\prev_key1_reg[54]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF606060)) 
    \prev_key1_reg[55]_i_1 
       (.I0(new_sboxw[15]),
        .I1(\prev_key1_reg[55]_i_2_n_0 ),
        .I2(\prev_key1_reg[127]_i_3_n_0 ),
        .I3(core_key[55]),
        .I4(key_mem__0),
        .O(key_mem_new[55]));
  LUT3 #(
    .INIT(8'h96)) 
    \prev_key1_reg[55]_i_2 
       (.I0(w4[23]),
        .I1(w5[23]),
        .I2(w6[23]),
        .O(\prev_key1_reg[55]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF960096009600)) 
    \prev_key1_reg[56]_i_1 
       (.I0(rconw[24]),
        .I1(new_sboxw[16]),
        .I2(\prev_key1_reg[56]_i_2_n_0 ),
        .I3(\prev_key1_reg[127]_i_3_n_0 ),
        .I4(core_key[56]),
        .I5(key_mem__0),
        .O(key_mem_new[56]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \prev_key1_reg[56]_i_2 
       (.I0(w4[24]),
        .I1(w5[24]),
        .I2(w6[24]),
        .O(\prev_key1_reg[56]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF960096009600)) 
    \prev_key1_reg[57]_i_1 
       (.I0(rconw[25]),
        .I1(new_sboxw[17]),
        .I2(\prev_key1_reg[57]_i_2_n_0 ),
        .I3(\prev_key1_reg[127]_i_3_n_0 ),
        .I4(core_key[57]),
        .I5(key_mem__0),
        .O(key_mem_new[57]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \prev_key1_reg[57]_i_2 
       (.I0(w4[25]),
        .I1(w5[25]),
        .I2(w6[25]),
        .O(\prev_key1_reg[57]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF960096009600)) 
    \prev_key1_reg[58]_i_1 
       (.I0(rconw[26]),
        .I1(new_sboxw[18]),
        .I2(\prev_key1_reg[58]_i_2_n_0 ),
        .I3(\prev_key1_reg[127]_i_3_n_0 ),
        .I4(core_key[58]),
        .I5(key_mem__0),
        .O(key_mem_new[58]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \prev_key1_reg[58]_i_2 
       (.I0(w4[26]),
        .I1(w5[26]),
        .I2(w6[26]),
        .O(\prev_key1_reg[58]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF960096009600)) 
    \prev_key1_reg[59]_i_1 
       (.I0(rconw[27]),
        .I1(new_sboxw[19]),
        .I2(\prev_key1_reg[59]_i_2_n_0 ),
        .I3(\prev_key1_reg[127]_i_3_n_0 ),
        .I4(core_key[59]),
        .I5(key_mem__0),
        .O(key_mem_new[59]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \prev_key1_reg[59]_i_2 
       (.I0(w4[27]),
        .I1(w5[27]),
        .I2(w6[27]),
        .O(\prev_key1_reg[59]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF960096009600)) 
    \prev_key1_reg[5]_i_1 
       (.I0(new_sboxw[29]),
        .I1(Q[5]),
        .I2(\prev_key1_reg[37]_i_2_n_0 ),
        .I3(\prev_key1_reg[127]_i_3_n_0 ),
        .I4(core_key[5]),
        .I5(key_mem__0),
        .O(key_mem_new[5]));
  LUT6 #(
    .INIT(64'hFFFF960096009600)) 
    \prev_key1_reg[60]_i_1 
       (.I0(rconw[28]),
        .I1(new_sboxw[20]),
        .I2(\prev_key1_reg[60]_i_2_n_0 ),
        .I3(\prev_key1_reg[127]_i_3_n_0 ),
        .I4(core_key[60]),
        .I5(key_mem__0),
        .O(key_mem_new[60]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \prev_key1_reg[60]_i_2 
       (.I0(w4[28]),
        .I1(w5[28]),
        .I2(w6[28]),
        .O(\prev_key1_reg[60]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF960096009600)) 
    \prev_key1_reg[61]_i_1 
       (.I0(rconw[29]),
        .I1(new_sboxw[21]),
        .I2(\prev_key1_reg[61]_i_2_n_0 ),
        .I3(\prev_key1_reg[127]_i_3_n_0 ),
        .I4(core_key[61]),
        .I5(key_mem__0),
        .O(key_mem_new[61]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \prev_key1_reg[61]_i_2 
       (.I0(w4[29]),
        .I1(w5[29]),
        .I2(w6[29]),
        .O(\prev_key1_reg[61]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF960096009600)) 
    \prev_key1_reg[62]_i_1 
       (.I0(rconw[30]),
        .I1(new_sboxw[22]),
        .I2(\prev_key1_reg[62]_i_2_n_0 ),
        .I3(\prev_key1_reg[127]_i_3_n_0 ),
        .I4(core_key[62]),
        .I5(key_mem__0),
        .O(key_mem_new[62]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \prev_key1_reg[62]_i_2 
       (.I0(w4[30]),
        .I1(w5[30]),
        .I2(w6[30]),
        .O(\prev_key1_reg[62]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF960096009600)) 
    \prev_key1_reg[63]_i_1 
       (.I0(rconw[31]),
        .I1(new_sboxw[23]),
        .I2(\prev_key1_reg[63]_i_2_n_0 ),
        .I3(\prev_key1_reg[127]_i_3_n_0 ),
        .I4(core_key[63]),
        .I5(key_mem__0),
        .O(key_mem_new[63]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \prev_key1_reg[63]_i_2 
       (.I0(w4[31]),
        .I1(w5[31]),
        .I2(w6[31]),
        .O(\prev_key1_reg[63]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF960096009600)) 
    \prev_key1_reg[64]_i_1 
       (.I0(new_sboxw[24]),
        .I1(w4[0]),
        .I2(w5[0]),
        .I3(\prev_key1_reg[127]_i_3_n_0 ),
        .I4(core_key[64]),
        .I5(key_mem__0),
        .O(key_mem_new[64]));
  LUT6 #(
    .INIT(64'hFFFF960096009600)) 
    \prev_key1_reg[65]_i_1 
       (.I0(new_sboxw[25]),
        .I1(w4[1]),
        .I2(w5[1]),
        .I3(\prev_key1_reg[127]_i_3_n_0 ),
        .I4(core_key[65]),
        .I5(key_mem__0),
        .O(key_mem_new[65]));
  LUT6 #(
    .INIT(64'hFFFF960096009600)) 
    \prev_key1_reg[66]_i_1 
       (.I0(new_sboxw[26]),
        .I1(w4[2]),
        .I2(w5[2]),
        .I3(\prev_key1_reg[127]_i_3_n_0 ),
        .I4(core_key[66]),
        .I5(key_mem__0),
        .O(key_mem_new[66]));
  LUT6 #(
    .INIT(64'hFFFF960096009600)) 
    \prev_key1_reg[67]_i_1 
       (.I0(new_sboxw[27]),
        .I1(w4[3]),
        .I2(w5[3]),
        .I3(\prev_key1_reg[127]_i_3_n_0 ),
        .I4(core_key[67]),
        .I5(key_mem__0),
        .O(key_mem_new[67]));
  LUT6 #(
    .INIT(64'hFFFF960096009600)) 
    \prev_key1_reg[68]_i_1 
       (.I0(new_sboxw[28]),
        .I1(w4[4]),
        .I2(w5[4]),
        .I3(\prev_key1_reg[127]_i_3_n_0 ),
        .I4(core_key[68]),
        .I5(key_mem__0),
        .O(key_mem_new[68]));
  LUT6 #(
    .INIT(64'hFFFF960096009600)) 
    \prev_key1_reg[69]_i_1 
       (.I0(new_sboxw[29]),
        .I1(w4[5]),
        .I2(w5[5]),
        .I3(\prev_key1_reg[127]_i_3_n_0 ),
        .I4(core_key[69]),
        .I5(key_mem__0),
        .O(key_mem_new[69]));
  LUT6 #(
    .INIT(64'hFFFF960096009600)) 
    \prev_key1_reg[6]_i_1 
       (.I0(new_sboxw[30]),
        .I1(Q[6]),
        .I2(\prev_key1_reg[38]_i_2_n_0 ),
        .I3(\prev_key1_reg[127]_i_3_n_0 ),
        .I4(core_key[6]),
        .I5(key_mem__0),
        .O(key_mem_new[6]));
  LUT6 #(
    .INIT(64'hFFFF960096009600)) 
    \prev_key1_reg[70]_i_1 
       (.I0(new_sboxw[30]),
        .I1(w4[6]),
        .I2(w5[6]),
        .I3(\prev_key1_reg[127]_i_3_n_0 ),
        .I4(core_key[70]),
        .I5(key_mem__0),
        .O(key_mem_new[70]));
  LUT6 #(
    .INIT(64'hFFFF960096009600)) 
    \prev_key1_reg[71]_i_1 
       (.I0(new_sboxw[31]),
        .I1(w4[7]),
        .I2(w5[7]),
        .I3(\prev_key1_reg[127]_i_3_n_0 ),
        .I4(core_key[71]),
        .I5(key_mem__0),
        .O(key_mem_new[71]));
  LUT6 #(
    .INIT(64'hFFFF960096009600)) 
    \prev_key1_reg[72]_i_1 
       (.I0(new_sboxw[0]),
        .I1(w4[8]),
        .I2(w5[8]),
        .I3(\prev_key1_reg[127]_i_3_n_0 ),
        .I4(core_key[72]),
        .I5(key_mem__0),
        .O(key_mem_new[72]));
  LUT6 #(
    .INIT(64'hFFFF960096009600)) 
    \prev_key1_reg[73]_i_1 
       (.I0(new_sboxw[1]),
        .I1(w4[9]),
        .I2(w5[9]),
        .I3(\prev_key1_reg[127]_i_3_n_0 ),
        .I4(core_key[73]),
        .I5(key_mem__0),
        .O(key_mem_new[73]));
  LUT6 #(
    .INIT(64'hFFFF960096009600)) 
    \prev_key1_reg[74]_i_1 
       (.I0(new_sboxw[2]),
        .I1(w4[10]),
        .I2(w5[10]),
        .I3(\prev_key1_reg[127]_i_3_n_0 ),
        .I4(core_key[74]),
        .I5(key_mem__0),
        .O(key_mem_new[74]));
  LUT6 #(
    .INIT(64'hFFFF960096009600)) 
    \prev_key1_reg[75]_i_1 
       (.I0(new_sboxw[3]),
        .I1(w4[11]),
        .I2(w5[11]),
        .I3(\prev_key1_reg[127]_i_3_n_0 ),
        .I4(core_key[75]),
        .I5(key_mem__0),
        .O(key_mem_new[75]));
  LUT6 #(
    .INIT(64'hFFFF960096009600)) 
    \prev_key1_reg[76]_i_1 
       (.I0(new_sboxw[4]),
        .I1(w4[12]),
        .I2(w5[12]),
        .I3(\prev_key1_reg[127]_i_3_n_0 ),
        .I4(core_key[76]),
        .I5(key_mem__0),
        .O(key_mem_new[76]));
  LUT6 #(
    .INIT(64'hFFFF960096009600)) 
    \prev_key1_reg[77]_i_1 
       (.I0(new_sboxw[5]),
        .I1(w4[13]),
        .I2(w5[13]),
        .I3(\prev_key1_reg[127]_i_3_n_0 ),
        .I4(core_key[77]),
        .I5(key_mem__0),
        .O(key_mem_new[77]));
  LUT6 #(
    .INIT(64'hFFFF960096009600)) 
    \prev_key1_reg[78]_i_1 
       (.I0(new_sboxw[6]),
        .I1(w4[14]),
        .I2(w5[14]),
        .I3(\prev_key1_reg[127]_i_3_n_0 ),
        .I4(core_key[78]),
        .I5(key_mem__0),
        .O(key_mem_new[78]));
  LUT6 #(
    .INIT(64'hFFFF960096009600)) 
    \prev_key1_reg[79]_i_1 
       (.I0(new_sboxw[7]),
        .I1(w4[15]),
        .I2(w5[15]),
        .I3(\prev_key1_reg[127]_i_3_n_0 ),
        .I4(core_key[79]),
        .I5(key_mem__0),
        .O(key_mem_new[79]));
  LUT6 #(
    .INIT(64'hFFFF960096009600)) 
    \prev_key1_reg[7]_i_1 
       (.I0(new_sboxw[31]),
        .I1(Q[7]),
        .I2(\prev_key1_reg[39]_i_2_n_0 ),
        .I3(\prev_key1_reg[127]_i_3_n_0 ),
        .I4(core_key[7]),
        .I5(key_mem__0),
        .O(key_mem_new[7]));
  LUT6 #(
    .INIT(64'hFFFF960096009600)) 
    \prev_key1_reg[80]_i_1 
       (.I0(new_sboxw[8]),
        .I1(w4[16]),
        .I2(w5[16]),
        .I3(\prev_key1_reg[127]_i_3_n_0 ),
        .I4(core_key[80]),
        .I5(key_mem__0),
        .O(key_mem_new[80]));
  LUT6 #(
    .INIT(64'hFFFF960096009600)) 
    \prev_key1_reg[81]_i_1 
       (.I0(new_sboxw[9]),
        .I1(w4[17]),
        .I2(w5[17]),
        .I3(\prev_key1_reg[127]_i_3_n_0 ),
        .I4(core_key[81]),
        .I5(key_mem__0),
        .O(key_mem_new[81]));
  LUT6 #(
    .INIT(64'hFFFF960096009600)) 
    \prev_key1_reg[82]_i_1 
       (.I0(new_sboxw[10]),
        .I1(w4[18]),
        .I2(w5[18]),
        .I3(\prev_key1_reg[127]_i_3_n_0 ),
        .I4(core_key[82]),
        .I5(key_mem__0),
        .O(key_mem_new[82]));
  LUT6 #(
    .INIT(64'hFFFF960096009600)) 
    \prev_key1_reg[83]_i_1 
       (.I0(new_sboxw[11]),
        .I1(w4[19]),
        .I2(w5[19]),
        .I3(\prev_key1_reg[127]_i_3_n_0 ),
        .I4(core_key[83]),
        .I5(key_mem__0),
        .O(key_mem_new[83]));
  LUT6 #(
    .INIT(64'hFFFF960096009600)) 
    \prev_key1_reg[84]_i_1 
       (.I0(new_sboxw[12]),
        .I1(w4[20]),
        .I2(w5[20]),
        .I3(\prev_key1_reg[127]_i_3_n_0 ),
        .I4(core_key[84]),
        .I5(key_mem__0),
        .O(key_mem_new[84]));
  LUT6 #(
    .INIT(64'hFFFF960096009600)) 
    \prev_key1_reg[85]_i_1 
       (.I0(new_sboxw[13]),
        .I1(w4[21]),
        .I2(w5[21]),
        .I3(\prev_key1_reg[127]_i_3_n_0 ),
        .I4(core_key[85]),
        .I5(key_mem__0),
        .O(key_mem_new[85]));
  LUT6 #(
    .INIT(64'hFFFF960096009600)) 
    \prev_key1_reg[86]_i_1 
       (.I0(new_sboxw[14]),
        .I1(w4[22]),
        .I2(w5[22]),
        .I3(\prev_key1_reg[127]_i_3_n_0 ),
        .I4(core_key[86]),
        .I5(key_mem__0),
        .O(key_mem_new[86]));
  LUT6 #(
    .INIT(64'hFFFF960096009600)) 
    \prev_key1_reg[87]_i_1 
       (.I0(new_sboxw[15]),
        .I1(w4[23]),
        .I2(w5[23]),
        .I3(\prev_key1_reg[127]_i_3_n_0 ),
        .I4(core_key[87]),
        .I5(key_mem__0),
        .O(key_mem_new[87]));
  LUT6 #(
    .INIT(64'hFFFF960096009600)) 
    \prev_key1_reg[88]_i_1 
       (.I0(rconw[24]),
        .I1(new_sboxw[16]),
        .I2(\prev_key1_reg[88]_i_2_n_0 ),
        .I3(\prev_key1_reg[127]_i_3_n_0 ),
        .I4(core_key[88]),
        .I5(key_mem__0),
        .O(key_mem_new[88]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \prev_key1_reg[88]_i_2 
       (.I0(w5[24]),
        .I1(w4[24]),
        .O(\prev_key1_reg[88]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF960096009600)) 
    \prev_key1_reg[89]_i_1 
       (.I0(rconw[25]),
        .I1(new_sboxw[17]),
        .I2(\prev_key1_reg[89]_i_2_n_0 ),
        .I3(\prev_key1_reg[127]_i_3_n_0 ),
        .I4(core_key[89]),
        .I5(key_mem__0),
        .O(key_mem_new[89]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \prev_key1_reg[89]_i_2 
       (.I0(w5[25]),
        .I1(w4[25]),
        .O(\prev_key1_reg[89]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF960096009600)) 
    \prev_key1_reg[8]_i_1 
       (.I0(new_sboxw[0]),
        .I1(Q[8]),
        .I2(\prev_key1_reg[40]_i_2_n_0 ),
        .I3(\prev_key1_reg[127]_i_3_n_0 ),
        .I4(core_key[8]),
        .I5(key_mem__0),
        .O(key_mem_new[8]));
  LUT6 #(
    .INIT(64'hFFFF960096009600)) 
    \prev_key1_reg[90]_i_1 
       (.I0(rconw[26]),
        .I1(new_sboxw[18]),
        .I2(\prev_key1_reg[90]_i_2_n_0 ),
        .I3(\prev_key1_reg[127]_i_3_n_0 ),
        .I4(core_key[90]),
        .I5(key_mem__0),
        .O(key_mem_new[90]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \prev_key1_reg[90]_i_2 
       (.I0(w5[26]),
        .I1(w4[26]),
        .O(\prev_key1_reg[90]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF960096009600)) 
    \prev_key1_reg[91]_i_1 
       (.I0(rconw[27]),
        .I1(new_sboxw[19]),
        .I2(\prev_key1_reg[91]_i_2_n_0 ),
        .I3(\prev_key1_reg[127]_i_3_n_0 ),
        .I4(core_key[91]),
        .I5(key_mem__0),
        .O(key_mem_new[91]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \prev_key1_reg[91]_i_2 
       (.I0(w5[27]),
        .I1(w4[27]),
        .O(\prev_key1_reg[91]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF960096009600)) 
    \prev_key1_reg[92]_i_1 
       (.I0(rconw[28]),
        .I1(new_sboxw[20]),
        .I2(\prev_key1_reg[92]_i_2_n_0 ),
        .I3(\prev_key1_reg[127]_i_3_n_0 ),
        .I4(core_key[92]),
        .I5(key_mem__0),
        .O(key_mem_new[92]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \prev_key1_reg[92]_i_2 
       (.I0(w5[28]),
        .I1(w4[28]),
        .O(\prev_key1_reg[92]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF960096009600)) 
    \prev_key1_reg[93]_i_1 
       (.I0(rconw[29]),
        .I1(new_sboxw[21]),
        .I2(\prev_key1_reg[93]_i_2_n_0 ),
        .I3(\prev_key1_reg[127]_i_3_n_0 ),
        .I4(core_key[93]),
        .I5(key_mem__0),
        .O(key_mem_new[93]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \prev_key1_reg[93]_i_2 
       (.I0(w5[29]),
        .I1(w4[29]),
        .O(\prev_key1_reg[93]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF960096009600)) 
    \prev_key1_reg[94]_i_1 
       (.I0(rconw[30]),
        .I1(new_sboxw[22]),
        .I2(\prev_key1_reg[94]_i_2_n_0 ),
        .I3(\prev_key1_reg[127]_i_3_n_0 ),
        .I4(core_key[94]),
        .I5(key_mem__0),
        .O(key_mem_new[94]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \prev_key1_reg[94]_i_2 
       (.I0(w5[30]),
        .I1(w4[30]),
        .O(\prev_key1_reg[94]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF960096009600)) 
    \prev_key1_reg[95]_i_1 
       (.I0(rconw[31]),
        .I1(new_sboxw[23]),
        .I2(\prev_key1_reg[95]_i_2_n_0 ),
        .I3(\prev_key1_reg[127]_i_3_n_0 ),
        .I4(core_key[95]),
        .I5(key_mem__0),
        .O(key_mem_new[95]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \prev_key1_reg[95]_i_2 
       (.I0(w5[31]),
        .I1(w4[31]),
        .O(\prev_key1_reg[95]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF606060)) 
    \prev_key1_reg[96]_i_1 
       (.I0(w4[0]),
        .I1(new_sboxw[24]),
        .I2(\prev_key1_reg[127]_i_3_n_0 ),
        .I3(core_key[96]),
        .I4(key_mem__0),
        .O(key_mem_new[96]));
  LUT5 #(
    .INIT(32'hFF606060)) 
    \prev_key1_reg[97]_i_1 
       (.I0(w4[1]),
        .I1(new_sboxw[25]),
        .I2(\prev_key1_reg[127]_i_3_n_0 ),
        .I3(core_key[97]),
        .I4(key_mem__0),
        .O(key_mem_new[97]));
  LUT5 #(
    .INIT(32'hFF606060)) 
    \prev_key1_reg[98]_i_1 
       (.I0(w4[2]),
        .I1(new_sboxw[26]),
        .I2(\prev_key1_reg[127]_i_3_n_0 ),
        .I3(core_key[98]),
        .I4(key_mem__0),
        .O(key_mem_new[98]));
  LUT5 #(
    .INIT(32'hFF606060)) 
    \prev_key1_reg[99]_i_1 
       (.I0(w4[3]),
        .I1(new_sboxw[27]),
        .I2(\prev_key1_reg[127]_i_3_n_0 ),
        .I3(core_key[99]),
        .I4(key_mem__0),
        .O(key_mem_new[99]));
  LUT6 #(
    .INIT(64'hFFFF960096009600)) 
    \prev_key1_reg[9]_i_1 
       (.I0(new_sboxw[1]),
        .I1(Q[9]),
        .I2(\prev_key1_reg[41]_i_2_n_0 ),
        .I3(\prev_key1_reg[127]_i_3_n_0 ),
        .I4(core_key[9]),
        .I5(key_mem__0),
        .O(key_mem_new[9]));
  FDRE \prev_key1_reg_reg[0] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[100] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[100]),
        .Q(w4[4]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[101] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[101]),
        .Q(w4[5]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[102] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[102]),
        .Q(w4[6]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[103] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[103]),
        .Q(w4[7]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[104] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[104]),
        .Q(w4[8]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[105] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[105]),
        .Q(w4[9]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[106] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[106]),
        .Q(w4[10]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[107] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[107]),
        .Q(w4[11]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[108] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[108]),
        .Q(w4[12]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[109] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[109]),
        .Q(w4[13]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[10] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[110] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[110]),
        .Q(w4[14]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[111] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[111]),
        .Q(w4[15]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[112] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[112]),
        .Q(w4[16]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[113] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[113]),
        .Q(w4[17]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[114] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[114]),
        .Q(w4[18]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[115] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[115]),
        .Q(w4[19]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[116] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[116]),
        .Q(w4[20]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[117] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[117]),
        .Q(w4[21]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[118] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[118]),
        .Q(w4[22]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[119] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[119]),
        .Q(w4[23]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[11] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[120] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[120]),
        .Q(w4[24]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[121] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[121]),
        .Q(w4[25]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[122] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[122]),
        .Q(w4[26]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[123] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[123]),
        .Q(w4[27]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[124] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[124]),
        .Q(w4[28]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[125] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[125]),
        .Q(w4[29]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[126] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[126]),
        .Q(w4[30]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[127] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[127]),
        .Q(w4[31]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[12] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[13] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[14] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[15] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[16] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[17] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[18] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[19] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[1] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[20] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[21] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[22] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[23] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[24] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[25] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[26] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[27] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[28] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[29] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[2] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[30] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[31] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[32] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[32]),
        .Q(w6[0]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[33] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[33]),
        .Q(w6[1]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[34] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[34]),
        .Q(w6[2]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[35] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[35]),
        .Q(w6[3]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[36] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[36]),
        .Q(w6[4]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[37] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[37]),
        .Q(w6[5]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[38] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[38]),
        .Q(w6[6]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[39] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[39]),
        .Q(w6[7]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[3] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[40] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[40]),
        .Q(w6[8]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[41] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[41]),
        .Q(w6[9]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[42] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[42]),
        .Q(w6[10]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[43] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[43]),
        .Q(w6[11]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[44] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[44]),
        .Q(w6[12]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[45] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[45]),
        .Q(w6[13]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[46] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[46]),
        .Q(w6[14]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[47] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[47]),
        .Q(w6[15]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[48] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[48]),
        .Q(w6[16]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[49] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[49]),
        .Q(w6[17]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[4] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[50] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[50]),
        .Q(w6[18]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[51] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[51]),
        .Q(w6[19]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[52] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[52]),
        .Q(w6[20]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[53] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[53]),
        .Q(w6[21]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[54] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[54]),
        .Q(w6[22]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[55] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[55]),
        .Q(w6[23]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[56] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[56]),
        .Q(w6[24]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[57] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[57]),
        .Q(w6[25]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[58] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[58]),
        .Q(w6[26]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[59] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[59]),
        .Q(w6[27]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[5] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[60] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[60]),
        .Q(w6[28]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[61] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[61]),
        .Q(w6[29]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[62] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[62]),
        .Q(w6[30]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[63] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[63]),
        .Q(w6[31]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[64] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[64]),
        .Q(w5[0]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[65] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[65]),
        .Q(w5[1]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[66] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[66]),
        .Q(w5[2]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[67] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[67]),
        .Q(w5[3]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[68] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[68]),
        .Q(w5[4]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[69] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[69]),
        .Q(w5[5]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[6] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[70] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[70]),
        .Q(w5[6]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[71] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[71]),
        .Q(w5[7]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[72] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[72]),
        .Q(w5[8]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[73] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[73]),
        .Q(w5[9]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[74] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[74]),
        .Q(w5[10]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[75] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[75]),
        .Q(w5[11]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[76] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[76]),
        .Q(w5[12]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[77] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[77]),
        .Q(w5[13]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[78] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[78]),
        .Q(w5[14]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[79] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[79]),
        .Q(w5[15]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[7] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[80] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[80]),
        .Q(w5[16]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[81] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[81]),
        .Q(w5[17]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[82] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[82]),
        .Q(w5[18]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[83] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[83]),
        .Q(w5[19]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[84] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[84]),
        .Q(w5[20]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[85] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[85]),
        .Q(w5[21]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[86] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[86]),
        .Q(w5[22]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[87] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[87]),
        .Q(w5[23]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[88] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[88]),
        .Q(w5[24]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[89] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[89]),
        .Q(w5[25]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[8] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[90] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[90]),
        .Q(w5[26]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[91] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[91]),
        .Q(w5[27]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[92] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[92]),
        .Q(w5[28]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[93] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[93]),
        .Q(w5[29]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[94] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[94]),
        .Q(w5[30]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[95] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[95]),
        .Q(w5[31]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[96] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[96]),
        .Q(w4[0]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[97] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[97]),
        .Q(w4[1]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[98] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[98]),
        .Q(w4[2]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[99] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[99]),
        .Q(w4[3]),
        .R(1'b0));
  FDRE \prev_key1_reg_reg[9] 
       (.C(clk),
        .CE(prev_key1_reg),
        .D(key_mem_new[9]),
        .Q(Q[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \rcon_reg[0]_i_1 
       (.I0(key_mem_ctrl_reg[1]),
        .I1(key_mem_ctrl_reg[0]),
        .I2(rconw[31]),
        .O(rcon_new[0]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h0060)) 
    \rcon_reg[1]_i_1 
       (.I0(rconw[24]),
        .I1(rconw[31]),
        .I2(key_mem_ctrl_reg[1]),
        .I3(key_mem_ctrl_reg[0]),
        .O(rcon_new[1]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \rcon_reg[2]_i_1 
       (.I0(key_mem_ctrl_reg[1]),
        .I1(key_mem_ctrl_reg[0]),
        .I2(rconw[25]),
        .O(rcon_new[2]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'hDFFD)) 
    \rcon_reg[3]_i_1 
       (.I0(key_mem_ctrl_reg[1]),
        .I1(key_mem_ctrl_reg[0]),
        .I2(rconw[26]),
        .I3(rconw[31]),
        .O(rcon_new[3]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h0060)) 
    \rcon_reg[4]_i_1 
       (.I0(rconw[27]),
        .I1(rconw[31]),
        .I2(key_mem_ctrl_reg[1]),
        .I3(key_mem_ctrl_reg[0]),
        .O(rcon_new[4]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \rcon_reg[5]_i_1 
       (.I0(rconw[28]),
        .I1(key_mem_ctrl_reg[1]),
        .I2(key_mem_ctrl_reg[0]),
        .O(rcon_new[5]));
  LUT3 #(
    .INIT(8'h08)) 
    \rcon_reg[6]_i_1 
       (.I0(rconw[29]),
        .I1(key_mem_ctrl_reg[1]),
        .I2(key_mem_ctrl_reg[0]),
        .O(rcon_new[6]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \rcon_reg[7]_i_1 
       (.I0(key_mem_ctrl_reg[1]),
        .I1(key_mem_ctrl_reg[0]),
        .I2(rconw[30]),
        .O(rcon_new[7]));
  FDCE \rcon_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\rcon_reg_reg[3]_0 ),
        .D(rcon_new[0]),
        .Q(rconw[24]));
  FDCE \rcon_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\rcon_reg_reg[3]_0 ),
        .D(rcon_new[1]),
        .Q(rconw[25]));
  FDCE \rcon_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\rcon_reg_reg[3]_0 ),
        .D(rcon_new[2]),
        .Q(rconw[26]));
  FDCE \rcon_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\rcon_reg_reg[3]_0 ),
        .D(rcon_new[3]),
        .Q(rconw[27]));
  FDCE \rcon_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\rcon_reg_reg[3]_0 ),
        .D(rcon_new[4]),
        .Q(rconw[28]));
  FDCE \rcon_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\rcon_reg_reg[3]_0 ),
        .D(rcon_new[5]),
        .Q(rconw[29]));
  FDCE \rcon_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\rcon_reg_reg[3]_0 ),
        .D(rcon_new[6]),
        .Q(rconw[30]));
  FDCE \rcon_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\rcon_reg_reg[3]_0 ),
        .D(rcon_new[7]),
        .Q(rconw[31]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'hFBA0)) 
    ready_reg_i_1__1
       (.I0(key_mem_ctrl_reg[0]),
        .I1(init_reg),
        .I2(key_mem_ctrl_reg[1]),
        .I3(key_ready),
        .O(ready_reg_i_1__1_n_0));
  FDCE ready_reg_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(\rcon_reg_reg[3]_0 ),
        .D(ready_reg_i_1__1_n_0),
        .Q(key_ready));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \round_ctr_reg[0]_i_1__0 
       (.I0(key_mem_ctrl_reg[1]),
        .I1(key_mem_ctrl_reg[0]),
        .I2(round_ctr_reg[0]),
        .O(round_ctr_new[0]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h0060)) 
    \round_ctr_reg[1]_i_1__1 
       (.I0(round_ctr_reg[1]),
        .I1(round_ctr_reg[0]),
        .I2(key_mem_ctrl_reg[1]),
        .I3(key_mem_ctrl_reg[0]),
        .O(round_ctr_new[1]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'h00006A00)) 
    \round_ctr_reg[2]_i_1__1 
       (.I0(round_ctr_reg[2]),
        .I1(round_ctr_reg[0]),
        .I2(round_ctr_reg[1]),
        .I3(key_mem_ctrl_reg[1]),
        .I4(key_mem_ctrl_reg[0]),
        .O(round_ctr_new[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \round_ctr_reg[3]_i_1__1 
       (.I0(key_mem_ctrl_reg[1]),
        .I1(key_mem_ctrl_reg[0]),
        .O(round_ctr_we));
  LUT6 #(
    .INIT(64'h000000006AAA0000)) 
    \round_ctr_reg[3]_i_2__1 
       (.I0(round_ctr_reg[3]),
        .I1(round_ctr_reg[2]),
        .I2(round_ctr_reg[1]),
        .I3(round_ctr_reg[0]),
        .I4(key_mem_ctrl_reg[1]),
        .I5(key_mem_ctrl_reg[0]),
        .O(round_ctr_new[3]));
  FDCE \round_ctr_reg_reg[0] 
       (.C(clk),
        .CE(round_ctr_we),
        .CLR(\rcon_reg_reg[3]_0 ),
        .D(round_ctr_new[0]),
        .Q(round_ctr_reg[0]));
  FDCE \round_ctr_reg_reg[1] 
       (.C(clk),
        .CE(round_ctr_we),
        .CLR(\rcon_reg_reg[3]_0 ),
        .D(round_ctr_new[1]),
        .Q(round_ctr_reg[1]));
  FDCE \round_ctr_reg_reg[2] 
       (.C(clk),
        .CE(round_ctr_we),
        .CLR(\rcon_reg_reg[3]_0 ),
        .D(round_ctr_new[2]),
        .Q(round_ctr_reg[2]));
  FDCE \round_ctr_reg_reg[3] 
       (.C(clk),
        .CE(round_ctr_we),
        .CLR(\rcon_reg_reg[3]_0 ),
        .D(round_ctr_new[3]),
        .Q(round_ctr_reg[3]));
endmodule

(* ORIG_REF_NAME = "aes_outport" *) 
module platform_aes_top_0_2_aes_outport
   (pass_count,
    tx,
    O,
    \clk_count_reg[12]_0 ,
    \clk_count_reg[16]_0 ,
    \clk_count_reg[15]_0 ,
    \outport_speed_reg[2] ,
    \outport_speed_reg[2]_0 ,
    \clk_count_reg[16]_1 ,
    \clk_count_reg[8]_0 ,
    \clk_count_reg[12]_1 ,
    \clk_count_reg[4]_0 ,
    \clk_count_reg[0]_0 ,
    \clk_count_reg[16]_2 ,
    clk,
    \clk_count_reg[0]_1 ,
    \FSM_sequential_pass_count_reg[0]_0 ,
    valid_reg_0,
    iset_outport_ready32,
    config_pin,
    D,
    Q,
    \clk_count_reg[7]_0 ,
    \clk_count_reg[19]_0 ,
    \clk_count_reg[8]_1 ,
    \out_reg[0]_0 ,
    \out_reg[0]_1 ,
    \out[7]_i_22 ,
    \out[7]_i_9_0 ,
    \out_mem_reg[127]_0 );
  output [1:0]pass_count;
  output [8:0]tx;
  output [1:0]O;
  output [1:0]\clk_count_reg[12]_0 ;
  output [1:0]\clk_count_reg[16]_0 ;
  output \clk_count_reg[15]_0 ;
  output \outport_speed_reg[2] ;
  output \outport_speed_reg[2]_0 ;
  output \clk_count_reg[16]_1 ;
  output \clk_count_reg[8]_0 ;
  output \clk_count_reg[12]_1 ;
  output \clk_count_reg[4]_0 ;
  output \clk_count_reg[0]_0 ;
  output \clk_count_reg[16]_2 ;
  input clk;
  input \clk_count_reg[0]_1 ;
  input \FSM_sequential_pass_count_reg[0]_0 ;
  input valid_reg_0;
  input iset_outport_ready32;
  input [0:0]config_pin;
  input [5:0]D;
  input [3:0]Q;
  input \clk_count_reg[7]_0 ;
  input \clk_count_reg[19]_0 ;
  input \clk_count_reg[8]_1 ;
  input \out_reg[0]_0 ;
  input \out_reg[0]_1 ;
  input \out[7]_i_22 ;
  input \out[7]_i_9_0 ;
  input [31:0]\out_mem_reg[127]_0 ;

  wire [5:0]D;
  wire \FSM_sequential_pass_count[1]_i_1_n_0 ;
  wire \FSM_sequential_pass_count_reg[0]_0 ;
  wire [1:0]O;
  wire [3:0]Q;
  wire clk;
  wire [19:0]clk_count;
  wire clk_count2_carry__0_i_1_n_0;
  wire clk_count2_carry__0_i_2_n_0;
  wire clk_count2_carry__0_i_3_n_0;
  wire clk_count2_carry__0_i_4_n_0;
  wire clk_count2_carry__0_n_0;
  wire clk_count2_carry__0_n_1;
  wire clk_count2_carry__0_n_2;
  wire clk_count2_carry__0_n_3;
  wire clk_count2_carry__0_n_4;
  wire clk_count2_carry__0_n_5;
  wire clk_count2_carry__1_i_1_n_0;
  wire clk_count2_carry__1_i_2_n_0;
  wire clk_count2_carry__1_i_3_n_0;
  wire clk_count2_carry__1_i_4_n_0;
  wire clk_count2_carry__1_n_0;
  wire clk_count2_carry__1_n_1;
  wire clk_count2_carry__1_n_2;
  wire clk_count2_carry__1_n_3;
  wire clk_count2_carry__1_n_4;
  wire clk_count2_carry__1_n_5;
  wire clk_count2_carry__2_i_1_n_0;
  wire clk_count2_carry__2_i_2_n_0;
  wire clk_count2_carry__2_i_3_n_0;
  wire clk_count2_carry__2_i_4_n_0;
  wire clk_count2_carry__2_n_0;
  wire clk_count2_carry__2_n_1;
  wire clk_count2_carry__2_n_2;
  wire clk_count2_carry__2_n_3;
  wire clk_count2_carry__2_n_4;
  wire clk_count2_carry__2_n_5;
  wire clk_count2_carry__3_i_1_n_0;
  wire clk_count2_carry__3_i_2_n_0;
  wire clk_count2_carry__3_i_3_n_0;
  wire clk_count2_carry__3_n_2;
  wire clk_count2_carry__3_n_3;
  wire clk_count2_carry__3_n_5;
  wire clk_count2_carry__3_n_6;
  wire clk_count2_carry__3_n_7;
  wire clk_count2_carry_i_1_n_0;
  wire clk_count2_carry_i_2_n_0;
  wire clk_count2_carry_i_3_n_0;
  wire clk_count2_carry_i_4_n_0;
  wire clk_count2_carry_n_0;
  wire clk_count2_carry_n_1;
  wire clk_count2_carry_n_2;
  wire clk_count2_carry_n_3;
  wire clk_count2_carry_n_4;
  wire clk_count2_carry_n_5;
  wire clk_count2_carry_n_6;
  wire clk_count2_carry_n_7;
  wire \clk_count[19]_i_4_n_0 ;
  wire \clk_count[19]_i_5_n_0 ;
  wire \clk_count[19]_i_6_n_0 ;
  wire \clk_count[19]_i_7_n_0 ;
  wire \clk_count_reg[0]_0 ;
  wire \clk_count_reg[0]_1 ;
  wire [1:0]\clk_count_reg[12]_0 ;
  wire \clk_count_reg[12]_1 ;
  wire \clk_count_reg[15]_0 ;
  wire [1:0]\clk_count_reg[16]_0 ;
  wire \clk_count_reg[16]_1 ;
  wire \clk_count_reg[16]_2 ;
  wire \clk_count_reg[19]_0 ;
  wire \clk_count_reg[4]_0 ;
  wire \clk_count_reg[7]_0 ;
  wire \clk_count_reg[8]_0 ;
  wire \clk_count_reg[8]_1 ;
  wire [0:0]config_pin;
  wire [7:0]data0;
  wire [7:0]data1;
  wire [7:0]data10;
  wire [7:0]data11;
  wire [7:0]data12;
  wire [7:0]data13;
  wire [7:0]data14;
  wire [7:0]data2;
  wire [7:0]data3;
  wire [7:0]data4;
  wire [7:0]data5;
  wire [7:0]data6;
  wire [7:0]data7;
  wire [7:0]data8;
  wire [7:0]data9;
  wire iset_outport_ready32;
  wire [7:0]out;
  wire \out[0]_i_10_n_0 ;
  wire \out[0]_i_11_n_0 ;
  wire \out[0]_i_2_n_0 ;
  wire \out[0]_i_3_n_0 ;
  wire \out[0]_i_4_n_0 ;
  wire \out[0]_i_5_n_0 ;
  wire \out[0]_i_6_n_0 ;
  wire \out[0]_i_7_n_0 ;
  wire \out[0]_i_8_n_0 ;
  wire \out[0]_i_9_n_0 ;
  wire \out[1]_i_10_n_0 ;
  wire \out[1]_i_11_n_0 ;
  wire \out[1]_i_2_n_0 ;
  wire \out[1]_i_3_n_0 ;
  wire \out[1]_i_4_n_0 ;
  wire \out[1]_i_5_n_0 ;
  wire \out[1]_i_6_n_0 ;
  wire \out[1]_i_7_n_0 ;
  wire \out[1]_i_8_n_0 ;
  wire \out[1]_i_9_n_0 ;
  wire \out[2]_i_10_n_0 ;
  wire \out[2]_i_11_n_0 ;
  wire \out[2]_i_2_n_0 ;
  wire \out[2]_i_3_n_0 ;
  wire \out[2]_i_4_n_0 ;
  wire \out[2]_i_5_n_0 ;
  wire \out[2]_i_6_n_0 ;
  wire \out[2]_i_7_n_0 ;
  wire \out[2]_i_8_n_0 ;
  wire \out[2]_i_9_n_0 ;
  wire \out[3]_i_10_n_0 ;
  wire \out[3]_i_11_n_0 ;
  wire \out[3]_i_2_n_0 ;
  wire \out[3]_i_3_n_0 ;
  wire \out[3]_i_4_n_0 ;
  wire \out[3]_i_5_n_0 ;
  wire \out[3]_i_6_n_0 ;
  wire \out[3]_i_7_n_0 ;
  wire \out[3]_i_8_n_0 ;
  wire \out[3]_i_9_n_0 ;
  wire \out[4]_i_10_n_0 ;
  wire \out[4]_i_11_n_0 ;
  wire \out[4]_i_2_n_0 ;
  wire \out[4]_i_3_n_0 ;
  wire \out[4]_i_4_n_0 ;
  wire \out[4]_i_5_n_0 ;
  wire \out[4]_i_6_n_0 ;
  wire \out[4]_i_7_n_0 ;
  wire \out[4]_i_8_n_0 ;
  wire \out[4]_i_9_n_0 ;
  wire \out[5]_i_10_n_0 ;
  wire \out[5]_i_11_n_0 ;
  wire \out[5]_i_2_n_0 ;
  wire \out[5]_i_3_n_0 ;
  wire \out[5]_i_4_n_0 ;
  wire \out[5]_i_5_n_0 ;
  wire \out[5]_i_6_n_0 ;
  wire \out[5]_i_7_n_0 ;
  wire \out[5]_i_8_n_0 ;
  wire \out[5]_i_9_n_0 ;
  wire \out[6]_i_10_n_0 ;
  wire \out[6]_i_11_n_0 ;
  wire \out[6]_i_2_n_0 ;
  wire \out[6]_i_3_n_0 ;
  wire \out[6]_i_4_n_0 ;
  wire \out[6]_i_5_n_0 ;
  wire \out[6]_i_6_n_0 ;
  wire \out[6]_i_7_n_0 ;
  wire \out[6]_i_8_n_0 ;
  wire \out[6]_i_9_n_0 ;
  wire \out[7]_i_10_n_0 ;
  wire \out[7]_i_12_n_0 ;
  wire \out[7]_i_13_n_0 ;
  wire \out[7]_i_14_n_0 ;
  wire \out[7]_i_15_n_0 ;
  wire \out[7]_i_16_n_0 ;
  wire \out[7]_i_18_n_0 ;
  wire \out[7]_i_22 ;
  wire \out[7]_i_26_n_0 ;
  wire \out[7]_i_27_n_0 ;
  wire \out[7]_i_28_n_0 ;
  wire \out[7]_i_29_n_0 ;
  wire \out[7]_i_31_n_0 ;
  wire \out[7]_i_32_n_0 ;
  wire \out[7]_i_35_n_0 ;
  wire \out[7]_i_36_n_0 ;
  wire \out[7]_i_37_n_0 ;
  wire \out[7]_i_38_n_0 ;
  wire \out[7]_i_39_n_0 ;
  wire \out[7]_i_3_n_0 ;
  wire \out[7]_i_40_n_0 ;
  wire \out[7]_i_4_n_0 ;
  wire \out[7]_i_7_n_0 ;
  wire \out[7]_i_8_n_0 ;
  wire \out[7]_i_9_0 ;
  wire \out[7]_i_9_n_0 ;
  wire \out_mem[127]_i_1_n_0 ;
  wire \out_mem[31]_i_1_n_0 ;
  wire \out_mem[63]_i_1_n_0 ;
  wire \out_mem[95]_i_1_n_0 ;
  wire [31:0]\out_mem_reg[127]_0 ;
  wire \out_mem_reg_n_0_[0] ;
  wire \out_mem_reg_n_0_[1] ;
  wire \out_mem_reg_n_0_[2] ;
  wire \out_mem_reg_n_0_[3] ;
  wire \out_mem_reg_n_0_[4] ;
  wire \out_mem_reg_n_0_[5] ;
  wire \out_mem_reg_n_0_[6] ;
  wire \out_mem_reg_n_0_[7] ;
  wire \out_reg[0]_0 ;
  wire \out_reg[0]_1 ;
  wire \out_reg[7]_i_17_n_0 ;
  wire \out_reg[7]_i_19_n_0 ;
  wire \out_reg[7]_i_20_n_0 ;
  wire \out_reg[7]_i_23_n_0 ;
  wire \out_reg[7]_i_24_n_0 ;
  wire \outport_speed_reg[2] ;
  wire \outport_speed_reg[2]_0 ;
  wire [19:0]p_0_in;
  wire [1:0]pass_count;
  wire [8:0]tx;
  wire valid_i_2_n_0;
  wire valid_reg_0;
  wire [3:2]NLW_clk_count2_carry__3_CO_UNCONNECTED;
  wire [3:3]NLW_clk_count2_carry__3_O_UNCONNECTED;

  LUT3 #(
    .INIT(8'h78)) 
    \FSM_sequential_pass_count[1]_i_1 
       (.I0(pass_count[0]),
        .I1(iset_outport_ready32),
        .I2(pass_count[1]),
        .O(\FSM_sequential_pass_count[1]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "iSTATE:00,iSTATE0:01,iSTATE1:10,iSTATE2:11" *) 
  FDCE \FSM_sequential_pass_count_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\clk_count_reg[0]_1 ),
        .D(\FSM_sequential_pass_count_reg[0]_0 ),
        .Q(pass_count[0]));
  (* FSM_ENCODED_STATES = "iSTATE:00,iSTATE0:01,iSTATE1:10,iSTATE2:11" *) 
  FDCE \FSM_sequential_pass_count_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\clk_count_reg[0]_1 ),
        .D(\FSM_sequential_pass_count[1]_i_1_n_0 ),
        .Q(pass_count[1]));
  CARRY4 clk_count2_carry
       (.CI(1'b0),
        .CO({clk_count2_carry_n_0,clk_count2_carry_n_1,clk_count2_carry_n_2,clk_count2_carry_n_3}),
        .CYINIT(clk_count[0]),
        .DI(clk_count[4:1]),
        .O({clk_count2_carry_n_4,clk_count2_carry_n_5,clk_count2_carry_n_6,clk_count2_carry_n_7}),
        .S({clk_count2_carry_i_1_n_0,clk_count2_carry_i_2_n_0,clk_count2_carry_i_3_n_0,clk_count2_carry_i_4_n_0}));
  CARRY4 clk_count2_carry__0
       (.CI(clk_count2_carry_n_0),
        .CO({clk_count2_carry__0_n_0,clk_count2_carry__0_n_1,clk_count2_carry__0_n_2,clk_count2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(clk_count[8:5]),
        .O({clk_count2_carry__0_n_4,clk_count2_carry__0_n_5,O}),
        .S({clk_count2_carry__0_i_1_n_0,clk_count2_carry__0_i_2_n_0,clk_count2_carry__0_i_3_n_0,clk_count2_carry__0_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    clk_count2_carry__0_i_1
       (.I0(clk_count[8]),
        .O(clk_count2_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_count2_carry__0_i_2
       (.I0(clk_count[7]),
        .O(clk_count2_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_count2_carry__0_i_3
       (.I0(clk_count[6]),
        .O(clk_count2_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_count2_carry__0_i_4
       (.I0(clk_count[5]),
        .O(clk_count2_carry__0_i_4_n_0));
  CARRY4 clk_count2_carry__1
       (.CI(clk_count2_carry__0_n_0),
        .CO({clk_count2_carry__1_n_0,clk_count2_carry__1_n_1,clk_count2_carry__1_n_2,clk_count2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(clk_count[12:9]),
        .O({clk_count2_carry__1_n_4,clk_count2_carry__1_n_5,\clk_count_reg[12]_0 }),
        .S({clk_count2_carry__1_i_1_n_0,clk_count2_carry__1_i_2_n_0,clk_count2_carry__1_i_3_n_0,clk_count2_carry__1_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    clk_count2_carry__1_i_1
       (.I0(clk_count[12]),
        .O(clk_count2_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_count2_carry__1_i_2
       (.I0(clk_count[11]),
        .O(clk_count2_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_count2_carry__1_i_3
       (.I0(clk_count[10]),
        .O(clk_count2_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_count2_carry__1_i_4
       (.I0(clk_count[9]),
        .O(clk_count2_carry__1_i_4_n_0));
  CARRY4 clk_count2_carry__2
       (.CI(clk_count2_carry__1_n_0),
        .CO({clk_count2_carry__2_n_0,clk_count2_carry__2_n_1,clk_count2_carry__2_n_2,clk_count2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(clk_count[16:13]),
        .O({clk_count2_carry__2_n_4,clk_count2_carry__2_n_5,\clk_count_reg[16]_0 }),
        .S({clk_count2_carry__2_i_1_n_0,clk_count2_carry__2_i_2_n_0,clk_count2_carry__2_i_3_n_0,clk_count2_carry__2_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    clk_count2_carry__2_i_1
       (.I0(clk_count[16]),
        .O(clk_count2_carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_count2_carry__2_i_2
       (.I0(clk_count[15]),
        .O(clk_count2_carry__2_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_count2_carry__2_i_3
       (.I0(clk_count[14]),
        .O(clk_count2_carry__2_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_count2_carry__2_i_4
       (.I0(clk_count[13]),
        .O(clk_count2_carry__2_i_4_n_0));
  CARRY4 clk_count2_carry__3
       (.CI(clk_count2_carry__2_n_0),
        .CO({NLW_clk_count2_carry__3_CO_UNCONNECTED[3:2],clk_count2_carry__3_n_2,clk_count2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,clk_count[18:17]}),
        .O({NLW_clk_count2_carry__3_O_UNCONNECTED[3],clk_count2_carry__3_n_5,clk_count2_carry__3_n_6,clk_count2_carry__3_n_7}),
        .S({1'b0,clk_count2_carry__3_i_1_n_0,clk_count2_carry__3_i_2_n_0,clk_count2_carry__3_i_3_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    clk_count2_carry__3_i_1
       (.I0(clk_count[19]),
        .O(clk_count2_carry__3_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_count2_carry__3_i_2
       (.I0(clk_count[18]),
        .O(clk_count2_carry__3_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_count2_carry__3_i_3
       (.I0(clk_count[17]),
        .O(clk_count2_carry__3_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_count2_carry_i_1
       (.I0(clk_count[4]),
        .O(clk_count2_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_count2_carry_i_2
       (.I0(clk_count[3]),
        .O(clk_count2_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_count2_carry_i_3
       (.I0(clk_count[2]),
        .O(clk_count2_carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_count2_carry_i_4
       (.I0(clk_count[1]),
        .O(clk_count2_carry_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \clk_count[0]_i_1 
       (.I0(clk_count[0]),
        .I1(\clk_count_reg[15]_0 ),
        .O(p_0_in[0]));
  LUT6 #(
    .INIT(64'h4F44444444444444)) 
    \clk_count[11]_i_1 
       (.I0(\clk_count_reg[15]_0 ),
        .I1(clk_count2_carry__1_n_5),
        .I2(Q[3]),
        .I3(\out_mem[127]_i_1_n_0 ),
        .I4(Q[2]),
        .I5(\clk_count_reg[7]_0 ),
        .O(p_0_in[11]));
  LUT6 #(
    .INIT(64'h44F4444444444444)) 
    \clk_count[12]_i_1 
       (.I0(\clk_count_reg[15]_0 ),
        .I1(clk_count2_carry__1_n_4),
        .I2(\out_mem[127]_i_1_n_0 ),
        .I3(Q[2]),
        .I4(\clk_count_reg[8]_1 ),
        .I5(Q[3]),
        .O(p_0_in[12]));
  LUT6 #(
    .INIT(64'h44F4444444444444)) 
    \clk_count[15]_i_1 
       (.I0(\clk_count_reg[15]_0 ),
        .I1(clk_count2_carry__2_n_5),
        .I2(\out_mem[127]_i_1_n_0 ),
        .I3(Q[2]),
        .I4(\clk_count_reg[7]_0 ),
        .I5(Q[3]),
        .O(p_0_in[15]));
  LUT6 #(
    .INIT(64'hF444444444444444)) 
    \clk_count[16]_i_1 
       (.I0(\clk_count_reg[15]_0 ),
        .I1(clk_count2_carry__2_n_4),
        .I2(\out_mem[127]_i_1_n_0 ),
        .I3(Q[2]),
        .I4(\clk_count_reg[8]_1 ),
        .I5(Q[3]),
        .O(p_0_in[16]));
  LUT6 #(
    .INIT(64'h444F444444444444)) 
    \clk_count[17]_i_1 
       (.I0(\clk_count_reg[15]_0 ),
        .I1(clk_count2_carry__3_n_7),
        .I2(\clk_count_reg[19]_0 ),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\out_mem[127]_i_1_n_0 ),
        .O(p_0_in[17]));
  LUT6 #(
    .INIT(64'h444F444444444444)) 
    \clk_count[18]_i_1 
       (.I0(\clk_count_reg[15]_0 ),
        .I1(clk_count2_carry__3_n_6),
        .I2(\clk_count_reg[19]_0 ),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\out_mem[127]_i_1_n_0 ),
        .O(p_0_in[18]));
  LUT6 #(
    .INIT(64'h44444444F4444444)) 
    \clk_count[19]_i_1 
       (.I0(\clk_count_reg[15]_0 ),
        .I1(clk_count2_carry__3_n_5),
        .I2(\out_mem[127]_i_1_n_0 ),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\clk_count_reg[19]_0 ),
        .O(p_0_in[19]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \clk_count[19]_i_2 
       (.I0(\clk_count[19]_i_4_n_0 ),
        .I1(clk_count[15]),
        .I2(clk_count[12]),
        .I3(clk_count[17]),
        .I4(clk_count[8]),
        .I5(\clk_count[19]_i_5_n_0 ),
        .O(\clk_count_reg[15]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \clk_count[19]_i_4 
       (.I0(clk_count[9]),
        .I1(clk_count[4]),
        .I2(clk_count[13]),
        .I3(clk_count[6]),
        .O(\clk_count[19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \clk_count[19]_i_5 
       (.I0(clk_count[18]),
        .I1(clk_count[19]),
        .I2(clk_count[1]),
        .I3(clk_count[3]),
        .I4(\clk_count[19]_i_6_n_0 ),
        .I5(\clk_count[19]_i_7_n_0 ),
        .O(\clk_count[19]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \clk_count[19]_i_6 
       (.I0(clk_count[10]),
        .I1(clk_count[2]),
        .I2(clk_count[16]),
        .I3(clk_count[0]),
        .O(\clk_count[19]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \clk_count[19]_i_7 
       (.I0(clk_count[11]),
        .I1(clk_count[7]),
        .I2(clk_count[14]),
        .I3(clk_count[5]),
        .O(\clk_count[19]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \clk_count[1]_i_1 
       (.I0(clk_count2_carry_n_7),
        .I1(\clk_count_reg[15]_0 ),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \clk_count[2]_i_1 
       (.I0(clk_count2_carry_n_6),
        .I1(\clk_count_reg[15]_0 ),
        .O(p_0_in[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \clk_count[3]_i_1 
       (.I0(clk_count2_carry_n_5),
        .I1(\clk_count_reg[15]_0 ),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'h44444F4444444444)) 
    \clk_count[4]_i_1 
       (.I0(\clk_count_reg[15]_0 ),
        .I1(clk_count2_carry_n_4),
        .I2(Q[2]),
        .I3(\clk_count_reg[8]_1 ),
        .I4(Q[3]),
        .I5(\out_mem[127]_i_1_n_0 ),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h4444444444F44444)) 
    \clk_count[7]_i_1 
       (.I0(\clk_count_reg[15]_0 ),
        .I1(clk_count2_carry__0_n_5),
        .I2(\out_mem[127]_i_1_n_0 ),
        .I3(Q[2]),
        .I4(\clk_count_reg[7]_0 ),
        .I5(Q[3]),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'h44444444F4444444)) 
    \clk_count[8]_i_1 
       (.I0(\clk_count_reg[15]_0 ),
        .I1(clk_count2_carry__0_n_4),
        .I2(\out_mem[127]_i_1_n_0 ),
        .I3(Q[2]),
        .I4(\clk_count_reg[8]_1 ),
        .I5(Q[3]),
        .O(p_0_in[8]));
  FDCE \clk_count_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\clk_count_reg[0]_1 ),
        .D(p_0_in[0]),
        .Q(clk_count[0]));
  FDCE \clk_count_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\clk_count_reg[0]_1 ),
        .D(D[3]),
        .Q(clk_count[10]));
  FDCE \clk_count_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\clk_count_reg[0]_1 ),
        .D(p_0_in[11]),
        .Q(clk_count[11]));
  FDCE \clk_count_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\clk_count_reg[0]_1 ),
        .D(p_0_in[12]),
        .Q(clk_count[12]));
  FDCE \clk_count_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\clk_count_reg[0]_1 ),
        .D(D[4]),
        .Q(clk_count[13]));
  FDCE \clk_count_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\clk_count_reg[0]_1 ),
        .D(D[5]),
        .Q(clk_count[14]));
  FDCE \clk_count_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\clk_count_reg[0]_1 ),
        .D(p_0_in[15]),
        .Q(clk_count[15]));
  FDCE \clk_count_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\clk_count_reg[0]_1 ),
        .D(p_0_in[16]),
        .Q(clk_count[16]));
  FDCE \clk_count_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\clk_count_reg[0]_1 ),
        .D(p_0_in[17]),
        .Q(clk_count[17]));
  FDCE \clk_count_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\clk_count_reg[0]_1 ),
        .D(p_0_in[18]),
        .Q(clk_count[18]));
  FDCE \clk_count_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\clk_count_reg[0]_1 ),
        .D(p_0_in[19]),
        .Q(clk_count[19]));
  FDCE \clk_count_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\clk_count_reg[0]_1 ),
        .D(p_0_in[1]),
        .Q(clk_count[1]));
  FDCE \clk_count_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\clk_count_reg[0]_1 ),
        .D(p_0_in[2]),
        .Q(clk_count[2]));
  FDCE \clk_count_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\clk_count_reg[0]_1 ),
        .D(p_0_in[3]),
        .Q(clk_count[3]));
  FDCE \clk_count_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\clk_count_reg[0]_1 ),
        .D(p_0_in[4]),
        .Q(clk_count[4]));
  FDCE \clk_count_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\clk_count_reg[0]_1 ),
        .D(D[0]),
        .Q(clk_count[5]));
  FDCE \clk_count_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\clk_count_reg[0]_1 ),
        .D(D[1]),
        .Q(clk_count[6]));
  FDCE \clk_count_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\clk_count_reg[0]_1 ),
        .D(p_0_in[7]),
        .Q(clk_count[7]));
  FDCE \clk_count_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\clk_count_reg[0]_1 ),
        .D(p_0_in[8]),
        .Q(clk_count[8]));
  FDCE \clk_count_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\clk_count_reg[0]_1 ),
        .D(D[2]),
        .Q(clk_count[9]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[0]_i_10 
       (.I0(data14[0]),
        .I1(\out_reg[7]_i_17_n_0 ),
        .I2(\out_mem_reg_n_0_[0] ),
        .O(\out[0]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[0]_i_11 
       (.I0(data12[0]),
        .I1(\out_reg[7]_i_17_n_0 ),
        .I2(data13[0]),
        .O(\out[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out[0]_i_2 
       (.I0(\out[0]_i_4_n_0 ),
        .I1(\out[0]_i_5_n_0 ),
        .I2(\out[7]_i_9_n_0 ),
        .I3(\out[0]_i_6_n_0 ),
        .I4(\out_reg[0]_1 ),
        .I5(\out[0]_i_7_n_0 ),
        .O(\out[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out[0]_i_3 
       (.I0(\out[0]_i_8_n_0 ),
        .I1(\out[0]_i_9_n_0 ),
        .I2(\out[7]_i_9_n_0 ),
        .I3(\out[0]_i_10_n_0 ),
        .I4(\out_reg[0]_1 ),
        .I5(\out[0]_i_11_n_0 ),
        .O(\out[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[0]_i_4 
       (.I0(data2[0]),
        .I1(\out_reg[7]_i_17_n_0 ),
        .I2(data3[0]),
        .O(\out[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[0]_i_5 
       (.I0(data0[0]),
        .I1(\out_reg[7]_i_17_n_0 ),
        .I2(data1[0]),
        .O(\out[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[0]_i_6 
       (.I0(data6[0]),
        .I1(\out_reg[7]_i_17_n_0 ),
        .I2(data7[0]),
        .O(\out[0]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[0]_i_7 
       (.I0(data4[0]),
        .I1(\out_reg[7]_i_17_n_0 ),
        .I2(data5[0]),
        .O(\out[0]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[0]_i_8 
       (.I0(data10[0]),
        .I1(\out_reg[7]_i_17_n_0 ),
        .I2(data11[0]),
        .O(\out[0]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[0]_i_9 
       (.I0(data8[0]),
        .I1(\out_reg[7]_i_17_n_0 ),
        .I2(data9[0]),
        .O(\out[0]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[1]_i_10 
       (.I0(data14[1]),
        .I1(\out_reg[7]_i_17_n_0 ),
        .I2(\out_mem_reg_n_0_[1] ),
        .O(\out[1]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[1]_i_11 
       (.I0(data12[1]),
        .I1(\out_reg[7]_i_17_n_0 ),
        .I2(data13[1]),
        .O(\out[1]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out[1]_i_2 
       (.I0(\out[1]_i_4_n_0 ),
        .I1(\out[1]_i_5_n_0 ),
        .I2(\out[7]_i_9_n_0 ),
        .I3(\out[1]_i_6_n_0 ),
        .I4(\out_reg[0]_1 ),
        .I5(\out[1]_i_7_n_0 ),
        .O(\out[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out[1]_i_3 
       (.I0(\out[1]_i_8_n_0 ),
        .I1(\out[1]_i_9_n_0 ),
        .I2(\out[7]_i_9_n_0 ),
        .I3(\out[1]_i_10_n_0 ),
        .I4(\out_reg[0]_1 ),
        .I5(\out[1]_i_11_n_0 ),
        .O(\out[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[1]_i_4 
       (.I0(data2[1]),
        .I1(\out_reg[7]_i_17_n_0 ),
        .I2(data3[1]),
        .O(\out[1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[1]_i_5 
       (.I0(data0[1]),
        .I1(\out_reg[7]_i_17_n_0 ),
        .I2(data1[1]),
        .O(\out[1]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[1]_i_6 
       (.I0(data6[1]),
        .I1(\out_reg[7]_i_17_n_0 ),
        .I2(data7[1]),
        .O(\out[1]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[1]_i_7 
       (.I0(data4[1]),
        .I1(\out_reg[7]_i_17_n_0 ),
        .I2(data5[1]),
        .O(\out[1]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[1]_i_8 
       (.I0(data10[1]),
        .I1(\out_reg[7]_i_17_n_0 ),
        .I2(data11[1]),
        .O(\out[1]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[1]_i_9 
       (.I0(data8[1]),
        .I1(\out_reg[7]_i_17_n_0 ),
        .I2(data9[1]),
        .O(\out[1]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[2]_i_10 
       (.I0(data14[2]),
        .I1(\out_reg[7]_i_17_n_0 ),
        .I2(\out_mem_reg_n_0_[2] ),
        .O(\out[2]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[2]_i_11 
       (.I0(data12[2]),
        .I1(\out_reg[7]_i_17_n_0 ),
        .I2(data13[2]),
        .O(\out[2]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out[2]_i_2 
       (.I0(\out[2]_i_4_n_0 ),
        .I1(\out[2]_i_5_n_0 ),
        .I2(\out[7]_i_9_n_0 ),
        .I3(\out[2]_i_6_n_0 ),
        .I4(\out_reg[0]_1 ),
        .I5(\out[2]_i_7_n_0 ),
        .O(\out[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out[2]_i_3 
       (.I0(\out[2]_i_8_n_0 ),
        .I1(\out[2]_i_9_n_0 ),
        .I2(\out[7]_i_9_n_0 ),
        .I3(\out[2]_i_10_n_0 ),
        .I4(\out_reg[0]_1 ),
        .I5(\out[2]_i_11_n_0 ),
        .O(\out[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[2]_i_4 
       (.I0(data2[2]),
        .I1(\out_reg[7]_i_17_n_0 ),
        .I2(data3[2]),
        .O(\out[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[2]_i_5 
       (.I0(data0[2]),
        .I1(\out_reg[7]_i_17_n_0 ),
        .I2(data1[2]),
        .O(\out[2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[2]_i_6 
       (.I0(data6[2]),
        .I1(\out_reg[7]_i_17_n_0 ),
        .I2(data7[2]),
        .O(\out[2]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[2]_i_7 
       (.I0(data4[2]),
        .I1(\out_reg[7]_i_17_n_0 ),
        .I2(data5[2]),
        .O(\out[2]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[2]_i_8 
       (.I0(data10[2]),
        .I1(\out_reg[7]_i_17_n_0 ),
        .I2(data11[2]),
        .O(\out[2]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[2]_i_9 
       (.I0(data8[2]),
        .I1(\out_reg[7]_i_17_n_0 ),
        .I2(data9[2]),
        .O(\out[2]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[3]_i_10 
       (.I0(data14[3]),
        .I1(\out_reg[7]_i_17_n_0 ),
        .I2(\out_mem_reg_n_0_[3] ),
        .O(\out[3]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[3]_i_11 
       (.I0(data12[3]),
        .I1(\out_reg[7]_i_17_n_0 ),
        .I2(data13[3]),
        .O(\out[3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out[3]_i_2 
       (.I0(\out[3]_i_4_n_0 ),
        .I1(\out[3]_i_5_n_0 ),
        .I2(\out[7]_i_9_n_0 ),
        .I3(\out[3]_i_6_n_0 ),
        .I4(\out_reg[0]_1 ),
        .I5(\out[3]_i_7_n_0 ),
        .O(\out[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out[3]_i_3 
       (.I0(\out[3]_i_8_n_0 ),
        .I1(\out[3]_i_9_n_0 ),
        .I2(\out[7]_i_9_n_0 ),
        .I3(\out[3]_i_10_n_0 ),
        .I4(\out_reg[0]_1 ),
        .I5(\out[3]_i_11_n_0 ),
        .O(\out[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[3]_i_4 
       (.I0(data2[3]),
        .I1(\out_reg[7]_i_17_n_0 ),
        .I2(data3[3]),
        .O(\out[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[3]_i_5 
       (.I0(data0[3]),
        .I1(\out_reg[7]_i_17_n_0 ),
        .I2(data1[3]),
        .O(\out[3]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[3]_i_6 
       (.I0(data6[3]),
        .I1(\out_reg[7]_i_17_n_0 ),
        .I2(data7[3]),
        .O(\out[3]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[3]_i_7 
       (.I0(data4[3]),
        .I1(\out_reg[7]_i_17_n_0 ),
        .I2(data5[3]),
        .O(\out[3]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[3]_i_8 
       (.I0(data10[3]),
        .I1(\out_reg[7]_i_17_n_0 ),
        .I2(data11[3]),
        .O(\out[3]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[3]_i_9 
       (.I0(data8[3]),
        .I1(\out_reg[7]_i_17_n_0 ),
        .I2(data9[3]),
        .O(\out[3]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[4]_i_10 
       (.I0(data14[4]),
        .I1(\out_reg[7]_i_17_n_0 ),
        .I2(\out_mem_reg_n_0_[4] ),
        .O(\out[4]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[4]_i_11 
       (.I0(data12[4]),
        .I1(\out_reg[7]_i_17_n_0 ),
        .I2(data13[4]),
        .O(\out[4]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out[4]_i_2 
       (.I0(\out[4]_i_4_n_0 ),
        .I1(\out[4]_i_5_n_0 ),
        .I2(\out[7]_i_9_n_0 ),
        .I3(\out[4]_i_6_n_0 ),
        .I4(\out_reg[0]_1 ),
        .I5(\out[4]_i_7_n_0 ),
        .O(\out[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out[4]_i_3 
       (.I0(\out[4]_i_8_n_0 ),
        .I1(\out[4]_i_9_n_0 ),
        .I2(\out[7]_i_9_n_0 ),
        .I3(\out[4]_i_10_n_0 ),
        .I4(\out_reg[0]_1 ),
        .I5(\out[4]_i_11_n_0 ),
        .O(\out[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[4]_i_4 
       (.I0(data2[4]),
        .I1(\out_reg[7]_i_17_n_0 ),
        .I2(data3[4]),
        .O(\out[4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[4]_i_5 
       (.I0(data0[4]),
        .I1(\out_reg[7]_i_17_n_0 ),
        .I2(data1[4]),
        .O(\out[4]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[4]_i_6 
       (.I0(data6[4]),
        .I1(\out_reg[7]_i_17_n_0 ),
        .I2(data7[4]),
        .O(\out[4]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[4]_i_7 
       (.I0(data4[4]),
        .I1(\out_reg[7]_i_17_n_0 ),
        .I2(data5[4]),
        .O(\out[4]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[4]_i_8 
       (.I0(data10[4]),
        .I1(\out_reg[7]_i_17_n_0 ),
        .I2(data11[4]),
        .O(\out[4]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[4]_i_9 
       (.I0(data8[4]),
        .I1(\out_reg[7]_i_17_n_0 ),
        .I2(data9[4]),
        .O(\out[4]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[5]_i_10 
       (.I0(data14[5]),
        .I1(\out_reg[7]_i_17_n_0 ),
        .I2(\out_mem_reg_n_0_[5] ),
        .O(\out[5]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[5]_i_11 
       (.I0(data12[5]),
        .I1(\out_reg[7]_i_17_n_0 ),
        .I2(data13[5]),
        .O(\out[5]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out[5]_i_2 
       (.I0(\out[5]_i_4_n_0 ),
        .I1(\out[5]_i_5_n_0 ),
        .I2(\out[7]_i_9_n_0 ),
        .I3(\out[5]_i_6_n_0 ),
        .I4(\out_reg[0]_1 ),
        .I5(\out[5]_i_7_n_0 ),
        .O(\out[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out[5]_i_3 
       (.I0(\out[5]_i_8_n_0 ),
        .I1(\out[5]_i_9_n_0 ),
        .I2(\out[7]_i_9_n_0 ),
        .I3(\out[5]_i_10_n_0 ),
        .I4(\out_reg[0]_1 ),
        .I5(\out[5]_i_11_n_0 ),
        .O(\out[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[5]_i_4 
       (.I0(data2[5]),
        .I1(\out_reg[7]_i_17_n_0 ),
        .I2(data3[5]),
        .O(\out[5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[5]_i_5 
       (.I0(data0[5]),
        .I1(\out_reg[7]_i_17_n_0 ),
        .I2(data1[5]),
        .O(\out[5]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[5]_i_6 
       (.I0(data6[5]),
        .I1(\out_reg[7]_i_17_n_0 ),
        .I2(data7[5]),
        .O(\out[5]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[5]_i_7 
       (.I0(data4[5]),
        .I1(\out_reg[7]_i_17_n_0 ),
        .I2(data5[5]),
        .O(\out[5]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[5]_i_8 
       (.I0(data10[5]),
        .I1(\out_reg[7]_i_17_n_0 ),
        .I2(data11[5]),
        .O(\out[5]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[5]_i_9 
       (.I0(data8[5]),
        .I1(\out_reg[7]_i_17_n_0 ),
        .I2(data9[5]),
        .O(\out[5]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[6]_i_10 
       (.I0(data14[6]),
        .I1(\out_reg[7]_i_17_n_0 ),
        .I2(\out_mem_reg_n_0_[6] ),
        .O(\out[6]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[6]_i_11 
       (.I0(data12[6]),
        .I1(\out_reg[7]_i_17_n_0 ),
        .I2(data13[6]),
        .O(\out[6]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out[6]_i_2 
       (.I0(\out[6]_i_4_n_0 ),
        .I1(\out[6]_i_5_n_0 ),
        .I2(\out[7]_i_9_n_0 ),
        .I3(\out[6]_i_6_n_0 ),
        .I4(\out_reg[0]_1 ),
        .I5(\out[6]_i_7_n_0 ),
        .O(\out[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out[6]_i_3 
       (.I0(\out[6]_i_8_n_0 ),
        .I1(\out[6]_i_9_n_0 ),
        .I2(\out[7]_i_9_n_0 ),
        .I3(\out[6]_i_10_n_0 ),
        .I4(\out_reg[0]_1 ),
        .I5(\out[6]_i_11_n_0 ),
        .O(\out[6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[6]_i_4 
       (.I0(data2[6]),
        .I1(\out_reg[7]_i_17_n_0 ),
        .I2(data3[6]),
        .O(\out[6]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[6]_i_5 
       (.I0(data0[6]),
        .I1(\out_reg[7]_i_17_n_0 ),
        .I2(data1[6]),
        .O(\out[6]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[6]_i_6 
       (.I0(data6[6]),
        .I1(\out_reg[7]_i_17_n_0 ),
        .I2(data7[6]),
        .O(\out[6]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[6]_i_7 
       (.I0(data4[6]),
        .I1(\out_reg[7]_i_17_n_0 ),
        .I2(data5[6]),
        .O(\out[6]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[6]_i_8 
       (.I0(data10[6]),
        .I1(\out_reg[7]_i_17_n_0 ),
        .I2(data11[6]),
        .O(\out[6]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[6]_i_9 
       (.I0(data8[6]),
        .I1(\out_reg[7]_i_17_n_0 ),
        .I2(data9[6]),
        .O(\out[6]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[7]_i_10 
       (.I0(data6[7]),
        .I1(\out_reg[7]_i_17_n_0 ),
        .I2(data7[7]),
        .O(\out[7]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[7]_i_12 
       (.I0(data4[7]),
        .I1(\out_reg[7]_i_17_n_0 ),
        .I2(data5[7]),
        .O(\out[7]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[7]_i_13 
       (.I0(data10[7]),
        .I1(\out_reg[7]_i_17_n_0 ),
        .I2(data11[7]),
        .O(\out[7]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[7]_i_14 
       (.I0(data8[7]),
        .I1(\out_reg[7]_i_17_n_0 ),
        .I2(data9[7]),
        .O(\out[7]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[7]_i_15 
       (.I0(data14[7]),
        .I1(\out_reg[7]_i_17_n_0 ),
        .I2(\out_mem_reg_n_0_[7] ),
        .O(\out[7]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[7]_i_16 
       (.I0(data12[7]),
        .I1(\out_reg[7]_i_17_n_0 ),
        .I2(data13[7]),
        .O(\out[7]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out[7]_i_18 
       (.I0(clk_count[17]),
        .I1(clk_count[16]),
        .I2(Q[1]),
        .I3(clk_count[19]),
        .I4(Q[0]),
        .I5(clk_count[18]),
        .O(\out[7]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out[7]_i_26 
       (.I0(clk_count[13]),
        .I1(clk_count[12]),
        .I2(Q[1]),
        .I3(clk_count[15]),
        .I4(Q[0]),
        .I5(clk_count[14]),
        .O(\out[7]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out[7]_i_27 
       (.I0(clk_count[9]),
        .I1(clk_count[8]),
        .I2(Q[1]),
        .I3(clk_count[11]),
        .I4(Q[0]),
        .I5(clk_count[10]),
        .O(\out[7]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out[7]_i_28 
       (.I0(clk_count[5]),
        .I1(clk_count[4]),
        .I2(Q[1]),
        .I3(clk_count[7]),
        .I4(Q[0]),
        .I5(clk_count[6]),
        .O(\out[7]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out[7]_i_29 
       (.I0(clk_count[1]),
        .I1(clk_count[0]),
        .I2(Q[1]),
        .I3(clk_count[3]),
        .I4(Q[0]),
        .I5(clk_count[2]),
        .O(\out[7]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out[7]_i_3 
       (.I0(\out[7]_i_7_n_0 ),
        .I1(\out[7]_i_8_n_0 ),
        .I2(\out[7]_i_9_n_0 ),
        .I3(\out[7]_i_10_n_0 ),
        .I4(\out_reg[0]_1 ),
        .I5(\out[7]_i_12_n_0 ),
        .O(\out[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \out[7]_i_31 
       (.I0(clk_count[2]),
        .I1(clk_count[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(clk_count[0]),
        .I5(clk_count[1]),
        .O(\out[7]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \out[7]_i_32 
       (.I0(clk_count[6]),
        .I1(clk_count[7]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(clk_count[4]),
        .I5(clk_count[5]),
        .O(\out[7]_i_32_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \out[7]_i_33 
       (.I0(clk_count[16]),
        .I1(Q[0]),
        .I2(clk_count[17]),
        .O(\clk_count_reg[16]_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out[7]_i_35 
       (.I0(clk_count[3]),
        .I1(clk_count[2]),
        .I2(Q[1]),
        .I3(clk_count[1]),
        .I4(Q[0]),
        .I5(clk_count[0]),
        .O(\out[7]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out[7]_i_36 
       (.I0(clk_count[7]),
        .I1(clk_count[6]),
        .I2(Q[1]),
        .I3(clk_count[5]),
        .I4(Q[0]),
        .I5(clk_count[4]),
        .O(\out[7]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out[7]_i_37 
       (.I0(clk_count[11]),
        .I1(clk_count[10]),
        .I2(Q[1]),
        .I3(clk_count[9]),
        .I4(Q[0]),
        .I5(clk_count[8]),
        .O(\out[7]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out[7]_i_38 
       (.I0(clk_count[15]),
        .I1(clk_count[14]),
        .I2(Q[1]),
        .I3(clk_count[13]),
        .I4(Q[0]),
        .I5(clk_count[12]),
        .O(\out[7]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \out[7]_i_39 
       (.I0(clk_count[10]),
        .I1(clk_count[11]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(clk_count[8]),
        .I5(clk_count[9]),
        .O(\out[7]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out[7]_i_4 
       (.I0(\out[7]_i_13_n_0 ),
        .I1(\out[7]_i_14_n_0 ),
        .I2(\out[7]_i_9_n_0 ),
        .I3(\out[7]_i_15_n_0 ),
        .I4(\out_reg[0]_1 ),
        .I5(\out[7]_i_16_n_0 ),
        .O(\out[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \out[7]_i_40 
       (.I0(clk_count[14]),
        .I1(clk_count[15]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(clk_count[12]),
        .I5(clk_count[13]),
        .O(\out[7]_i_40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[7]_i_7 
       (.I0(data2[7]),
        .I1(\out_reg[7]_i_17_n_0 ),
        .I2(data3[7]),
        .O(\out[7]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[7]_i_8 
       (.I0(data0[7]),
        .I1(\out_reg[7]_i_17_n_0 ),
        .I2(data1[7]),
        .O(\out[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF830FBCF08000)) 
    \out[7]_i_9 
       (.I0(\out[7]_i_18_n_0 ),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\out_reg[7]_i_19_n_0 ),
        .I5(\out_reg[7]_i_20_n_0 ),
        .O(\out[7]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \out_mem[127]_i_1 
       (.I0(iset_outport_ready32),
        .I1(pass_count[0]),
        .I2(pass_count[1]),
        .O(\out_mem[127]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \out_mem[31]_i_1 
       (.I0(iset_outport_ready32),
        .I1(pass_count[0]),
        .I2(pass_count[1]),
        .O(\out_mem[31]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \out_mem[63]_i_1 
       (.I0(iset_outport_ready32),
        .I1(pass_count[1]),
        .I2(pass_count[0]),
        .O(\out_mem[63]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \out_mem[95]_i_1 
       (.I0(iset_outport_ready32),
        .I1(pass_count[0]),
        .I2(pass_count[1]),
        .O(\out_mem[95]_i_1_n_0 ));
  FDCE \out_mem_reg[0] 
       (.C(clk),
        .CE(\out_mem[31]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [0]),
        .Q(\out_mem_reg_n_0_[0] ));
  FDCE \out_mem_reg[100] 
       (.C(clk),
        .CE(\out_mem[127]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [4]),
        .Q(data3[4]));
  FDCE \out_mem_reg[101] 
       (.C(clk),
        .CE(\out_mem[127]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [5]),
        .Q(data3[5]));
  FDCE \out_mem_reg[102] 
       (.C(clk),
        .CE(\out_mem[127]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [6]),
        .Q(data3[6]));
  FDCE \out_mem_reg[103] 
       (.C(clk),
        .CE(\out_mem[127]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [7]),
        .Q(data3[7]));
  FDCE \out_mem_reg[104] 
       (.C(clk),
        .CE(\out_mem[127]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [8]),
        .Q(data2[0]));
  FDCE \out_mem_reg[105] 
       (.C(clk),
        .CE(\out_mem[127]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [9]),
        .Q(data2[1]));
  FDCE \out_mem_reg[106] 
       (.C(clk),
        .CE(\out_mem[127]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [10]),
        .Q(data2[2]));
  FDCE \out_mem_reg[107] 
       (.C(clk),
        .CE(\out_mem[127]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [11]),
        .Q(data2[3]));
  FDCE \out_mem_reg[108] 
       (.C(clk),
        .CE(\out_mem[127]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [12]),
        .Q(data2[4]));
  FDCE \out_mem_reg[109] 
       (.C(clk),
        .CE(\out_mem[127]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [13]),
        .Q(data2[5]));
  FDCE \out_mem_reg[10] 
       (.C(clk),
        .CE(\out_mem[31]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [10]),
        .Q(data14[2]));
  FDCE \out_mem_reg[110] 
       (.C(clk),
        .CE(\out_mem[127]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [14]),
        .Q(data2[6]));
  FDCE \out_mem_reg[111] 
       (.C(clk),
        .CE(\out_mem[127]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [15]),
        .Q(data2[7]));
  FDCE \out_mem_reg[112] 
       (.C(clk),
        .CE(\out_mem[127]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [16]),
        .Q(data1[0]));
  FDCE \out_mem_reg[113] 
       (.C(clk),
        .CE(\out_mem[127]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [17]),
        .Q(data1[1]));
  FDCE \out_mem_reg[114] 
       (.C(clk),
        .CE(\out_mem[127]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [18]),
        .Q(data1[2]));
  FDCE \out_mem_reg[115] 
       (.C(clk),
        .CE(\out_mem[127]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [19]),
        .Q(data1[3]));
  FDCE \out_mem_reg[116] 
       (.C(clk),
        .CE(\out_mem[127]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [20]),
        .Q(data1[4]));
  FDCE \out_mem_reg[117] 
       (.C(clk),
        .CE(\out_mem[127]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [21]),
        .Q(data1[5]));
  FDCE \out_mem_reg[118] 
       (.C(clk),
        .CE(\out_mem[127]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [22]),
        .Q(data1[6]));
  FDCE \out_mem_reg[119] 
       (.C(clk),
        .CE(\out_mem[127]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [23]),
        .Q(data1[7]));
  FDCE \out_mem_reg[11] 
       (.C(clk),
        .CE(\out_mem[31]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [11]),
        .Q(data14[3]));
  FDCE \out_mem_reg[120] 
       (.C(clk),
        .CE(\out_mem[127]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [24]),
        .Q(data0[0]));
  FDCE \out_mem_reg[121] 
       (.C(clk),
        .CE(\out_mem[127]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [25]),
        .Q(data0[1]));
  FDCE \out_mem_reg[122] 
       (.C(clk),
        .CE(\out_mem[127]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [26]),
        .Q(data0[2]));
  FDCE \out_mem_reg[123] 
       (.C(clk),
        .CE(\out_mem[127]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [27]),
        .Q(data0[3]));
  FDCE \out_mem_reg[124] 
       (.C(clk),
        .CE(\out_mem[127]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [28]),
        .Q(data0[4]));
  FDCE \out_mem_reg[125] 
       (.C(clk),
        .CE(\out_mem[127]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [29]),
        .Q(data0[5]));
  FDCE \out_mem_reg[126] 
       (.C(clk),
        .CE(\out_mem[127]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [30]),
        .Q(data0[6]));
  FDCE \out_mem_reg[127] 
       (.C(clk),
        .CE(\out_mem[127]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [31]),
        .Q(data0[7]));
  FDCE \out_mem_reg[12] 
       (.C(clk),
        .CE(\out_mem[31]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [12]),
        .Q(data14[4]));
  FDCE \out_mem_reg[13] 
       (.C(clk),
        .CE(\out_mem[31]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [13]),
        .Q(data14[5]));
  FDCE \out_mem_reg[14] 
       (.C(clk),
        .CE(\out_mem[31]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [14]),
        .Q(data14[6]));
  FDCE \out_mem_reg[15] 
       (.C(clk),
        .CE(\out_mem[31]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [15]),
        .Q(data14[7]));
  FDCE \out_mem_reg[16] 
       (.C(clk),
        .CE(\out_mem[31]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [16]),
        .Q(data13[0]));
  FDCE \out_mem_reg[17] 
       (.C(clk),
        .CE(\out_mem[31]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [17]),
        .Q(data13[1]));
  FDCE \out_mem_reg[18] 
       (.C(clk),
        .CE(\out_mem[31]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [18]),
        .Q(data13[2]));
  FDCE \out_mem_reg[19] 
       (.C(clk),
        .CE(\out_mem[31]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [19]),
        .Q(data13[3]));
  FDCE \out_mem_reg[1] 
       (.C(clk),
        .CE(\out_mem[31]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [1]),
        .Q(\out_mem_reg_n_0_[1] ));
  FDCE \out_mem_reg[20] 
       (.C(clk),
        .CE(\out_mem[31]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [20]),
        .Q(data13[4]));
  FDCE \out_mem_reg[21] 
       (.C(clk),
        .CE(\out_mem[31]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [21]),
        .Q(data13[5]));
  FDCE \out_mem_reg[22] 
       (.C(clk),
        .CE(\out_mem[31]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [22]),
        .Q(data13[6]));
  FDCE \out_mem_reg[23] 
       (.C(clk),
        .CE(\out_mem[31]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [23]),
        .Q(data13[7]));
  FDCE \out_mem_reg[24] 
       (.C(clk),
        .CE(\out_mem[31]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [24]),
        .Q(data12[0]));
  FDCE \out_mem_reg[25] 
       (.C(clk),
        .CE(\out_mem[31]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [25]),
        .Q(data12[1]));
  FDCE \out_mem_reg[26] 
       (.C(clk),
        .CE(\out_mem[31]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [26]),
        .Q(data12[2]));
  FDCE \out_mem_reg[27] 
       (.C(clk),
        .CE(\out_mem[31]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [27]),
        .Q(data12[3]));
  FDCE \out_mem_reg[28] 
       (.C(clk),
        .CE(\out_mem[31]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [28]),
        .Q(data12[4]));
  FDCE \out_mem_reg[29] 
       (.C(clk),
        .CE(\out_mem[31]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [29]),
        .Q(data12[5]));
  FDCE \out_mem_reg[2] 
       (.C(clk),
        .CE(\out_mem[31]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [2]),
        .Q(\out_mem_reg_n_0_[2] ));
  FDCE \out_mem_reg[30] 
       (.C(clk),
        .CE(\out_mem[31]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [30]),
        .Q(data12[6]));
  FDCE \out_mem_reg[31] 
       (.C(clk),
        .CE(\out_mem[31]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [31]),
        .Q(data12[7]));
  FDCE \out_mem_reg[32] 
       (.C(clk),
        .CE(\out_mem[63]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [0]),
        .Q(data11[0]));
  FDCE \out_mem_reg[33] 
       (.C(clk),
        .CE(\out_mem[63]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [1]),
        .Q(data11[1]));
  FDCE \out_mem_reg[34] 
       (.C(clk),
        .CE(\out_mem[63]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [2]),
        .Q(data11[2]));
  FDCE \out_mem_reg[35] 
       (.C(clk),
        .CE(\out_mem[63]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [3]),
        .Q(data11[3]));
  FDCE \out_mem_reg[36] 
       (.C(clk),
        .CE(\out_mem[63]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [4]),
        .Q(data11[4]));
  FDCE \out_mem_reg[37] 
       (.C(clk),
        .CE(\out_mem[63]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [5]),
        .Q(data11[5]));
  FDCE \out_mem_reg[38] 
       (.C(clk),
        .CE(\out_mem[63]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [6]),
        .Q(data11[6]));
  FDCE \out_mem_reg[39] 
       (.C(clk),
        .CE(\out_mem[63]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [7]),
        .Q(data11[7]));
  FDCE \out_mem_reg[3] 
       (.C(clk),
        .CE(\out_mem[31]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [3]),
        .Q(\out_mem_reg_n_0_[3] ));
  FDCE \out_mem_reg[40] 
       (.C(clk),
        .CE(\out_mem[63]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [8]),
        .Q(data10[0]));
  FDCE \out_mem_reg[41] 
       (.C(clk),
        .CE(\out_mem[63]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [9]),
        .Q(data10[1]));
  FDCE \out_mem_reg[42] 
       (.C(clk),
        .CE(\out_mem[63]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [10]),
        .Q(data10[2]));
  FDCE \out_mem_reg[43] 
       (.C(clk),
        .CE(\out_mem[63]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [11]),
        .Q(data10[3]));
  FDCE \out_mem_reg[44] 
       (.C(clk),
        .CE(\out_mem[63]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [12]),
        .Q(data10[4]));
  FDCE \out_mem_reg[45] 
       (.C(clk),
        .CE(\out_mem[63]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [13]),
        .Q(data10[5]));
  FDCE \out_mem_reg[46] 
       (.C(clk),
        .CE(\out_mem[63]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [14]),
        .Q(data10[6]));
  FDCE \out_mem_reg[47] 
       (.C(clk),
        .CE(\out_mem[63]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [15]),
        .Q(data10[7]));
  FDCE \out_mem_reg[48] 
       (.C(clk),
        .CE(\out_mem[63]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [16]),
        .Q(data9[0]));
  FDCE \out_mem_reg[49] 
       (.C(clk),
        .CE(\out_mem[63]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [17]),
        .Q(data9[1]));
  FDCE \out_mem_reg[4] 
       (.C(clk),
        .CE(\out_mem[31]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [4]),
        .Q(\out_mem_reg_n_0_[4] ));
  FDCE \out_mem_reg[50] 
       (.C(clk),
        .CE(\out_mem[63]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [18]),
        .Q(data9[2]));
  FDCE \out_mem_reg[51] 
       (.C(clk),
        .CE(\out_mem[63]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [19]),
        .Q(data9[3]));
  FDCE \out_mem_reg[52] 
       (.C(clk),
        .CE(\out_mem[63]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [20]),
        .Q(data9[4]));
  FDCE \out_mem_reg[53] 
       (.C(clk),
        .CE(\out_mem[63]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [21]),
        .Q(data9[5]));
  FDCE \out_mem_reg[54] 
       (.C(clk),
        .CE(\out_mem[63]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [22]),
        .Q(data9[6]));
  FDCE \out_mem_reg[55] 
       (.C(clk),
        .CE(\out_mem[63]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [23]),
        .Q(data9[7]));
  FDCE \out_mem_reg[56] 
       (.C(clk),
        .CE(\out_mem[63]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [24]),
        .Q(data8[0]));
  FDCE \out_mem_reg[57] 
       (.C(clk),
        .CE(\out_mem[63]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [25]),
        .Q(data8[1]));
  FDCE \out_mem_reg[58] 
       (.C(clk),
        .CE(\out_mem[63]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [26]),
        .Q(data8[2]));
  FDCE \out_mem_reg[59] 
       (.C(clk),
        .CE(\out_mem[63]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [27]),
        .Q(data8[3]));
  FDCE \out_mem_reg[5] 
       (.C(clk),
        .CE(\out_mem[31]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [5]),
        .Q(\out_mem_reg_n_0_[5] ));
  FDCE \out_mem_reg[60] 
       (.C(clk),
        .CE(\out_mem[63]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [28]),
        .Q(data8[4]));
  FDCE \out_mem_reg[61] 
       (.C(clk),
        .CE(\out_mem[63]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [29]),
        .Q(data8[5]));
  FDCE \out_mem_reg[62] 
       (.C(clk),
        .CE(\out_mem[63]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [30]),
        .Q(data8[6]));
  FDCE \out_mem_reg[63] 
       (.C(clk),
        .CE(\out_mem[63]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [31]),
        .Q(data8[7]));
  FDCE \out_mem_reg[64] 
       (.C(clk),
        .CE(\out_mem[95]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [0]),
        .Q(data7[0]));
  FDCE \out_mem_reg[65] 
       (.C(clk),
        .CE(\out_mem[95]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [1]),
        .Q(data7[1]));
  FDCE \out_mem_reg[66] 
       (.C(clk),
        .CE(\out_mem[95]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [2]),
        .Q(data7[2]));
  FDCE \out_mem_reg[67] 
       (.C(clk),
        .CE(\out_mem[95]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [3]),
        .Q(data7[3]));
  FDCE \out_mem_reg[68] 
       (.C(clk),
        .CE(\out_mem[95]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [4]),
        .Q(data7[4]));
  FDCE \out_mem_reg[69] 
       (.C(clk),
        .CE(\out_mem[95]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [5]),
        .Q(data7[5]));
  FDCE \out_mem_reg[6] 
       (.C(clk),
        .CE(\out_mem[31]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [6]),
        .Q(\out_mem_reg_n_0_[6] ));
  FDCE \out_mem_reg[70] 
       (.C(clk),
        .CE(\out_mem[95]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [6]),
        .Q(data7[6]));
  FDCE \out_mem_reg[71] 
       (.C(clk),
        .CE(\out_mem[95]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [7]),
        .Q(data7[7]));
  FDCE \out_mem_reg[72] 
       (.C(clk),
        .CE(\out_mem[95]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [8]),
        .Q(data6[0]));
  FDCE \out_mem_reg[73] 
       (.C(clk),
        .CE(\out_mem[95]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [9]),
        .Q(data6[1]));
  FDCE \out_mem_reg[74] 
       (.C(clk),
        .CE(\out_mem[95]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [10]),
        .Q(data6[2]));
  FDCE \out_mem_reg[75] 
       (.C(clk),
        .CE(\out_mem[95]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [11]),
        .Q(data6[3]));
  FDCE \out_mem_reg[76] 
       (.C(clk),
        .CE(\out_mem[95]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [12]),
        .Q(data6[4]));
  FDCE \out_mem_reg[77] 
       (.C(clk),
        .CE(\out_mem[95]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [13]),
        .Q(data6[5]));
  FDCE \out_mem_reg[78] 
       (.C(clk),
        .CE(\out_mem[95]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [14]),
        .Q(data6[6]));
  FDCE \out_mem_reg[79] 
       (.C(clk),
        .CE(\out_mem[95]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [15]),
        .Q(data6[7]));
  FDCE \out_mem_reg[7] 
       (.C(clk),
        .CE(\out_mem[31]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [7]),
        .Q(\out_mem_reg_n_0_[7] ));
  FDCE \out_mem_reg[80] 
       (.C(clk),
        .CE(\out_mem[95]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [16]),
        .Q(data5[0]));
  FDCE \out_mem_reg[81] 
       (.C(clk),
        .CE(\out_mem[95]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [17]),
        .Q(data5[1]));
  FDCE \out_mem_reg[82] 
       (.C(clk),
        .CE(\out_mem[95]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [18]),
        .Q(data5[2]));
  FDCE \out_mem_reg[83] 
       (.C(clk),
        .CE(\out_mem[95]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [19]),
        .Q(data5[3]));
  FDCE \out_mem_reg[84] 
       (.C(clk),
        .CE(\out_mem[95]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [20]),
        .Q(data5[4]));
  FDCE \out_mem_reg[85] 
       (.C(clk),
        .CE(\out_mem[95]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [21]),
        .Q(data5[5]));
  FDCE \out_mem_reg[86] 
       (.C(clk),
        .CE(\out_mem[95]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [22]),
        .Q(data5[6]));
  FDCE \out_mem_reg[87] 
       (.C(clk),
        .CE(\out_mem[95]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [23]),
        .Q(data5[7]));
  FDCE \out_mem_reg[88] 
       (.C(clk),
        .CE(\out_mem[95]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [24]),
        .Q(data4[0]));
  FDCE \out_mem_reg[89] 
       (.C(clk),
        .CE(\out_mem[95]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [25]),
        .Q(data4[1]));
  FDCE \out_mem_reg[8] 
       (.C(clk),
        .CE(\out_mem[31]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [8]),
        .Q(data14[0]));
  FDCE \out_mem_reg[90] 
       (.C(clk),
        .CE(\out_mem[95]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [26]),
        .Q(data4[2]));
  FDCE \out_mem_reg[91] 
       (.C(clk),
        .CE(\out_mem[95]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [27]),
        .Q(data4[3]));
  FDCE \out_mem_reg[92] 
       (.C(clk),
        .CE(\out_mem[95]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [28]),
        .Q(data4[4]));
  FDCE \out_mem_reg[93] 
       (.C(clk),
        .CE(\out_mem[95]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [29]),
        .Q(data4[5]));
  FDCE \out_mem_reg[94] 
       (.C(clk),
        .CE(\out_mem[95]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [30]),
        .Q(data4[6]));
  FDCE \out_mem_reg[95] 
       (.C(clk),
        .CE(\out_mem[95]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [31]),
        .Q(data4[7]));
  FDCE \out_mem_reg[96] 
       (.C(clk),
        .CE(\out_mem[127]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [0]),
        .Q(data3[0]));
  FDCE \out_mem_reg[97] 
       (.C(clk),
        .CE(\out_mem[127]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [1]),
        .Q(data3[1]));
  FDCE \out_mem_reg[98] 
       (.C(clk),
        .CE(\out_mem[127]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [2]),
        .Q(data3[2]));
  FDCE \out_mem_reg[99] 
       (.C(clk),
        .CE(\out_mem[127]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [3]),
        .Q(data3[3]));
  FDCE \out_mem_reg[9] 
       (.C(clk),
        .CE(\out_mem[31]_i_1_n_0 ),
        .CLR(valid_i_2_n_0),
        .D(\out_mem_reg[127]_0 [9]),
        .Q(data14[1]));
  FDCE \out_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(valid_i_2_n_0),
        .D(out[0]),
        .Q(tx[0]));
  MUXF7 \out_reg[0]_i_1 
       (.I0(\out[0]_i_2_n_0 ),
        .I1(\out[0]_i_3_n_0 ),
        .O(out[0]),
        .S(\out_reg[0]_0 ));
  FDCE \out_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(valid_i_2_n_0),
        .D(out[1]),
        .Q(tx[1]));
  MUXF7 \out_reg[1]_i_1 
       (.I0(\out[1]_i_2_n_0 ),
        .I1(\out[1]_i_3_n_0 ),
        .O(out[1]),
        .S(\out_reg[0]_0 ));
  FDCE \out_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(valid_i_2_n_0),
        .D(out[2]),
        .Q(tx[2]));
  MUXF7 \out_reg[2]_i_1 
       (.I0(\out[2]_i_2_n_0 ),
        .I1(\out[2]_i_3_n_0 ),
        .O(out[2]),
        .S(\out_reg[0]_0 ));
  FDCE \out_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(valid_i_2_n_0),
        .D(out[3]),
        .Q(tx[3]));
  MUXF7 \out_reg[3]_i_1 
       (.I0(\out[3]_i_2_n_0 ),
        .I1(\out[3]_i_3_n_0 ),
        .O(out[3]),
        .S(\out_reg[0]_0 ));
  FDCE \out_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(valid_i_2_n_0),
        .D(out[4]),
        .Q(tx[4]));
  MUXF7 \out_reg[4]_i_1 
       (.I0(\out[4]_i_2_n_0 ),
        .I1(\out[4]_i_3_n_0 ),
        .O(out[4]),
        .S(\out_reg[0]_0 ));
  FDCE \out_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(valid_i_2_n_0),
        .D(out[5]),
        .Q(tx[5]));
  MUXF7 \out_reg[5]_i_1 
       (.I0(\out[5]_i_2_n_0 ),
        .I1(\out[5]_i_3_n_0 ),
        .O(out[5]),
        .S(\out_reg[0]_0 ));
  FDCE \out_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(valid_i_2_n_0),
        .D(out[6]),
        .Q(tx[6]));
  MUXF7 \out_reg[6]_i_1 
       (.I0(\out[6]_i_2_n_0 ),
        .I1(\out[6]_i_3_n_0 ),
        .O(out[6]),
        .S(\out_reg[0]_0 ));
  FDCE \out_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(valid_i_2_n_0),
        .D(out[7]),
        .Q(tx[7]));
  MUXF7 \out_reg[7]_i_1 
       (.I0(\out[7]_i_3_n_0 ),
        .I1(\out[7]_i_4_n_0 ),
        .O(out[7]),
        .S(\out_reg[0]_0 ));
  MUXF8 \out_reg[7]_i_17 
       (.I0(\out_reg[7]_i_23_n_0 ),
        .I1(\out_reg[7]_i_24_n_0 ),
        .O(\out_reg[7]_i_17_n_0 ),
        .S(Q[3]));
  MUXF7 \out_reg[7]_i_19 
       (.I0(\out[7]_i_26_n_0 ),
        .I1(\out[7]_i_27_n_0 ),
        .O(\out_reg[7]_i_19_n_0 ),
        .S(\out[7]_i_9_0 ));
  MUXF7 \out_reg[7]_i_20 
       (.I0(\out[7]_i_28_n_0 ),
        .I1(\out[7]_i_29_n_0 ),
        .O(\out_reg[7]_i_20_n_0 ),
        .S(\out[7]_i_9_0 ));
  MUXF7 \out_reg[7]_i_21 
       (.I0(\out[7]_i_31_n_0 ),
        .I1(\out[7]_i_32_n_0 ),
        .O(\outport_speed_reg[2] ),
        .S(\out[7]_i_22 ));
  MUXF7 \out_reg[7]_i_23 
       (.I0(\out[7]_i_35_n_0 ),
        .I1(\out[7]_i_36_n_0 ),
        .O(\out_reg[7]_i_23_n_0 ),
        .S(Q[2]));
  MUXF7 \out_reg[7]_i_24 
       (.I0(\out[7]_i_37_n_0 ),
        .I1(\out[7]_i_38_n_0 ),
        .O(\out_reg[7]_i_24_n_0 ),
        .S(Q[2]));
  MUXF7 \out_reg[7]_i_34 
       (.I0(\out[7]_i_39_n_0 ),
        .I1(\out[7]_i_40_n_0 ),
        .O(\outport_speed_reg[2]_0 ),
        .S(\out[7]_i_22 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    valid_i_10
       (.I0(clk_count[8]),
        .I1(clk_count[9]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(clk_count[10]),
        .I5(clk_count[11]),
        .O(\clk_count_reg[8]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    valid_i_2
       (.I0(config_pin),
        .O(valid_i_2_n_0));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    valid_i_3
       (.I0(clk_count[16]),
        .I1(clk_count[17]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(clk_count[18]),
        .I5(clk_count[19]),
        .O(\clk_count_reg[16]_1 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    valid_i_7
       (.I0(clk_count[4]),
        .I1(clk_count[5]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(clk_count[6]),
        .I5(clk_count[7]),
        .O(\clk_count_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    valid_i_8
       (.I0(clk_count[0]),
        .I1(clk_count[1]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(clk_count[2]),
        .I5(clk_count[3]),
        .O(\clk_count_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    valid_i_9
       (.I0(clk_count[12]),
        .I1(clk_count[13]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(clk_count[14]),
        .I5(clk_count[15]),
        .O(\clk_count_reg[12]_1 ));
  FDCE valid_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(valid_i_2_n_0),
        .D(valid_reg_0),
        .Q(tx[8]));
endmodule

(* ORIG_REF_NAME = "aes_sbox" *) 
module platform_aes_top_0_2_aes_sbox
   (new_sboxw,
    \key_mem_reg[10][96] ,
    \block_w2_reg_reg[0]_i_4_0 ,
    \block_w2_reg_reg[0]_i_4_1 ,
    \block_w2_reg_reg[0]_i_4_2 ,
    \block_w2_reg_reg[0]_i_4_3 ,
    \block_w2_reg_reg[1]_i_3_0 ,
    \block_w2_reg_reg[1]_i_3_1 ,
    \block_w2_reg_reg[1]_i_3_2 ,
    \block_w2_reg_reg[1]_i_3_3 ,
    \block_w2_reg_reg[2]_i_4_0 ,
    \block_w2_reg_reg[2]_i_4_1 ,
    \block_w2_reg_reg[2]_i_4_2 ,
    \block_w2_reg_reg[2]_i_4_3 ,
    \block_w2_reg_reg[3]_i_3_0 ,
    \block_w2_reg_reg[3]_i_3_1 ,
    \block_w2_reg_reg[3]_i_3_2 ,
    \block_w2_reg_reg[3]_i_3_3 ,
    \block_w2_reg_reg[4]_i_3_0 ,
    \block_w2_reg_reg[4]_i_3_1 ,
    \block_w2_reg_reg[4]_i_3_2 ,
    \block_w2_reg_reg[4]_i_3_3 ,
    \block_w2_reg_reg[5]_i_4_0 ,
    \block_w2_reg_reg[5]_i_4_1 ,
    \block_w2_reg_reg[5]_i_4_2 ,
    \block_w2_reg_reg[5]_i_4_3 ,
    \block_w2_reg_reg[6]_i_4_0 ,
    \block_w2_reg_reg[6]_i_4_1 ,
    \block_w2_reg_reg[6]_i_4_2 ,
    \block_w2_reg_reg[6]_i_4_3 ,
    \block_w2_reg_reg[7]_i_4_0 ,
    \block_w2_reg_reg[7]_i_4_1 ,
    \block_w2_reg_reg[7]_i_4_2 ,
    \block_w2_reg_reg[7]_i_4_3 ,
    \sbox_inferred__0/block_w2_reg_reg[8]_i_4_0 ,
    \sbox_inferred__0/block_w2_reg_reg[8]_i_4_1 ,
    \sbox_inferred__0/block_w2_reg_reg[8]_i_4_2 ,
    \sbox_inferred__0/block_w2_reg_reg[8]_i_4_3 ,
    \sbox_inferred__0/block_w2_reg_reg[9]_i_3_0 ,
    \sbox_inferred__0/block_w2_reg_reg[9]_i_3_1 ,
    \sbox_inferred__0/block_w2_reg_reg[9]_i_3_2 ,
    \sbox_inferred__0/block_w2_reg_reg[9]_i_3_3 ,
    \sbox_inferred__0/block_w2_reg_reg[10]_i_4_0 ,
    \sbox_inferred__0/block_w2_reg_reg[10]_i_4_1 ,
    \sbox_inferred__0/block_w2_reg_reg[10]_i_4_2 ,
    \sbox_inferred__0/block_w2_reg_reg[10]_i_4_3 ,
    \sbox_inferred__0/block_w2_reg_reg[11]_i_3_0 ,
    \sbox_inferred__0/block_w2_reg_reg[11]_i_3_1 ,
    \sbox_inferred__0/block_w2_reg_reg[11]_i_3_2 ,
    \sbox_inferred__0/block_w2_reg_reg[11]_i_3_3 ,
    \sbox_inferred__0/block_w2_reg_reg[12]_i_3_0 ,
    \sbox_inferred__0/block_w2_reg_reg[12]_i_3_1 ,
    \sbox_inferred__0/block_w2_reg_reg[12]_i_3_2 ,
    \sbox_inferred__0/block_w2_reg_reg[12]_i_3_3 ,
    \sbox_inferred__0/block_w2_reg_reg[13]_i_4_0 ,
    \sbox_inferred__0/block_w2_reg_reg[13]_i_4_1 ,
    \sbox_inferred__0/block_w2_reg_reg[13]_i_4_2 ,
    \sbox_inferred__0/block_w2_reg_reg[13]_i_4_3 ,
    \sbox_inferred__0/block_w2_reg_reg[14]_i_4_0 ,
    \sbox_inferred__0/block_w2_reg_reg[14]_i_4_1 ,
    \sbox_inferred__0/block_w2_reg_reg[14]_i_4_2 ,
    \sbox_inferred__0/block_w2_reg_reg[14]_i_4_3 ,
    \sbox_inferred__0/block_w2_reg_reg[15]_i_4_0 ,
    \sbox_inferred__0/block_w2_reg_reg[15]_i_4_1 ,
    \sbox_inferred__0/block_w2_reg_reg[15]_i_4_2 ,
    \sbox_inferred__0/block_w2_reg_reg[15]_i_4_3 ,
    \sbox_inferred__1/block_w2_reg_reg[16]_i_4_0 ,
    \sbox_inferred__1/block_w2_reg_reg[16]_i_4_1 ,
    \sbox_inferred__1/block_w2_reg_reg[16]_i_4_2 ,
    \sbox_inferred__1/block_w2_reg_reg[16]_i_4_3 ,
    \sbox_inferred__1/block_w2_reg_reg[17]_i_3_0 ,
    \sbox_inferred__1/block_w2_reg_reg[17]_i_3_1 ,
    \sbox_inferred__1/block_w2_reg_reg[17]_i_3_2 ,
    \sbox_inferred__1/block_w2_reg_reg[17]_i_3_3 ,
    \sbox_inferred__1/block_w2_reg_reg[18]_i_4_0 ,
    \sbox_inferred__1/block_w2_reg_reg[18]_i_4_1 ,
    \sbox_inferred__1/block_w2_reg_reg[18]_i_4_2 ,
    \sbox_inferred__1/block_w2_reg_reg[18]_i_4_3 ,
    \sbox_inferred__1/block_w2_reg_reg[19]_i_3_0 ,
    \sbox_inferred__1/block_w2_reg_reg[19]_i_3_1 ,
    \sbox_inferred__1/block_w2_reg_reg[19]_i_3_2 ,
    \sbox_inferred__1/block_w2_reg_reg[19]_i_3_3 ,
    \sbox_inferred__1/block_w2_reg_reg[20]_i_3_0 ,
    \sbox_inferred__1/block_w2_reg_reg[20]_i_3_1 ,
    \sbox_inferred__1/block_w2_reg_reg[20]_i_3_2 ,
    \sbox_inferred__1/block_w2_reg_reg[20]_i_3_3 ,
    \sbox_inferred__1/block_w2_reg_reg[21]_i_4_0 ,
    \sbox_inferred__1/block_w2_reg_reg[21]_i_4_1 ,
    \sbox_inferred__1/block_w2_reg_reg[21]_i_4_2 ,
    \sbox_inferred__1/block_w2_reg_reg[21]_i_4_3 ,
    \sbox_inferred__1/block_w2_reg_reg[22]_i_4_0 ,
    \sbox_inferred__1/block_w2_reg_reg[22]_i_4_1 ,
    \sbox_inferred__1/block_w2_reg_reg[22]_i_4_2 ,
    \sbox_inferred__1/block_w2_reg_reg[22]_i_4_3 ,
    \sbox_inferred__1/block_w2_reg_reg[23]_i_4_0 ,
    \sbox_inferred__1/block_w2_reg_reg[23]_i_4_1 ,
    \sbox_inferred__1/block_w2_reg_reg[23]_i_4_2 ,
    \sbox_inferred__1/block_w2_reg_reg[23]_i_4_3 ,
    \sbox_inferred__2/block_w2_reg_reg[24]_i_4_0 ,
    \sbox_inferred__2/block_w2_reg_reg[24]_i_4_1 ,
    \sbox_inferred__2/block_w2_reg_reg[24]_i_4_2 ,
    \sbox_inferred__2/block_w2_reg_reg[24]_i_4_3 ,
    \sbox_inferred__2/block_w2_reg_reg[25]_i_3_0 ,
    \sbox_inferred__2/block_w2_reg_reg[25]_i_3_1 ,
    \sbox_inferred__2/block_w2_reg_reg[25]_i_3_2 ,
    \sbox_inferred__2/block_w2_reg_reg[25]_i_3_3 ,
    \sbox_inferred__2/block_w2_reg_reg[26]_i_4_0 ,
    \sbox_inferred__2/block_w2_reg_reg[26]_i_4_1 ,
    \sbox_inferred__2/block_w2_reg_reg[26]_i_4_2 ,
    \sbox_inferred__2/block_w2_reg_reg[26]_i_4_3 ,
    \sbox_inferred__2/block_w2_reg_reg[27]_i_3_0 ,
    \sbox_inferred__2/block_w2_reg_reg[27]_i_3_1 ,
    \sbox_inferred__2/block_w2_reg_reg[27]_i_3_2 ,
    \sbox_inferred__2/block_w2_reg_reg[27]_i_3_3 ,
    \sbox_inferred__2/block_w2_reg_reg[28]_i_3_0 ,
    \sbox_inferred__2/block_w2_reg_reg[28]_i_3_1 ,
    \sbox_inferred__2/block_w2_reg_reg[28]_i_3_2 ,
    \sbox_inferred__2/block_w2_reg_reg[28]_i_3_3 ,
    \sbox_inferred__2/block_w2_reg_reg[29]_i_4_0 ,
    \sbox_inferred__2/block_w2_reg_reg[29]_i_4_1 ,
    \sbox_inferred__2/block_w2_reg_reg[29]_i_4_2 ,
    \sbox_inferred__2/block_w2_reg_reg[29]_i_4_3 ,
    \sbox_inferred__2/block_w2_reg_reg[30]_i_4_0 ,
    \sbox_inferred__2/block_w2_reg_reg[30]_i_4_1 ,
    \sbox_inferred__2/block_w2_reg_reg[30]_i_4_2 ,
    \sbox_inferred__2/block_w2_reg_reg[30]_i_4_3 ,
    \sbox_inferred__2/block_w2_reg_reg[31]_i_6_0 ,
    \sbox_inferred__2/block_w2_reg_reg[31]_i_6_1 ,
    \sbox_inferred__2/block_w2_reg_reg[31]_i_6_2 ,
    \sbox_inferred__2/block_w2_reg_reg[31]_i_6_3 );
  output [31:0]new_sboxw;
  input [7:0]\key_mem_reg[10][96] ;
  input \block_w2_reg_reg[0]_i_4_0 ;
  input \block_w2_reg_reg[0]_i_4_1 ;
  input \block_w2_reg_reg[0]_i_4_2 ;
  input \block_w2_reg_reg[0]_i_4_3 ;
  input \block_w2_reg_reg[1]_i_3_0 ;
  input \block_w2_reg_reg[1]_i_3_1 ;
  input \block_w2_reg_reg[1]_i_3_2 ;
  input \block_w2_reg_reg[1]_i_3_3 ;
  input \block_w2_reg_reg[2]_i_4_0 ;
  input \block_w2_reg_reg[2]_i_4_1 ;
  input \block_w2_reg_reg[2]_i_4_2 ;
  input \block_w2_reg_reg[2]_i_4_3 ;
  input \block_w2_reg_reg[3]_i_3_0 ;
  input \block_w2_reg_reg[3]_i_3_1 ;
  input \block_w2_reg_reg[3]_i_3_2 ;
  input \block_w2_reg_reg[3]_i_3_3 ;
  input \block_w2_reg_reg[4]_i_3_0 ;
  input \block_w2_reg_reg[4]_i_3_1 ;
  input \block_w2_reg_reg[4]_i_3_2 ;
  input \block_w2_reg_reg[4]_i_3_3 ;
  input \block_w2_reg_reg[5]_i_4_0 ;
  input \block_w2_reg_reg[5]_i_4_1 ;
  input \block_w2_reg_reg[5]_i_4_2 ;
  input \block_w2_reg_reg[5]_i_4_3 ;
  input \block_w2_reg_reg[6]_i_4_0 ;
  input \block_w2_reg_reg[6]_i_4_1 ;
  input \block_w2_reg_reg[6]_i_4_2 ;
  input \block_w2_reg_reg[6]_i_4_3 ;
  input \block_w2_reg_reg[7]_i_4_0 ;
  input \block_w2_reg_reg[7]_i_4_1 ;
  input \block_w2_reg_reg[7]_i_4_2 ;
  input \block_w2_reg_reg[7]_i_4_3 ;
  input \sbox_inferred__0/block_w2_reg_reg[8]_i_4_0 ;
  input \sbox_inferred__0/block_w2_reg_reg[8]_i_4_1 ;
  input \sbox_inferred__0/block_w2_reg_reg[8]_i_4_2 ;
  input \sbox_inferred__0/block_w2_reg_reg[8]_i_4_3 ;
  input \sbox_inferred__0/block_w2_reg_reg[9]_i_3_0 ;
  input \sbox_inferred__0/block_w2_reg_reg[9]_i_3_1 ;
  input \sbox_inferred__0/block_w2_reg_reg[9]_i_3_2 ;
  input \sbox_inferred__0/block_w2_reg_reg[9]_i_3_3 ;
  input \sbox_inferred__0/block_w2_reg_reg[10]_i_4_0 ;
  input \sbox_inferred__0/block_w2_reg_reg[10]_i_4_1 ;
  input \sbox_inferred__0/block_w2_reg_reg[10]_i_4_2 ;
  input \sbox_inferred__0/block_w2_reg_reg[10]_i_4_3 ;
  input \sbox_inferred__0/block_w2_reg_reg[11]_i_3_0 ;
  input \sbox_inferred__0/block_w2_reg_reg[11]_i_3_1 ;
  input \sbox_inferred__0/block_w2_reg_reg[11]_i_3_2 ;
  input \sbox_inferred__0/block_w2_reg_reg[11]_i_3_3 ;
  input \sbox_inferred__0/block_w2_reg_reg[12]_i_3_0 ;
  input \sbox_inferred__0/block_w2_reg_reg[12]_i_3_1 ;
  input \sbox_inferred__0/block_w2_reg_reg[12]_i_3_2 ;
  input \sbox_inferred__0/block_w2_reg_reg[12]_i_3_3 ;
  input \sbox_inferred__0/block_w2_reg_reg[13]_i_4_0 ;
  input \sbox_inferred__0/block_w2_reg_reg[13]_i_4_1 ;
  input \sbox_inferred__0/block_w2_reg_reg[13]_i_4_2 ;
  input \sbox_inferred__0/block_w2_reg_reg[13]_i_4_3 ;
  input \sbox_inferred__0/block_w2_reg_reg[14]_i_4_0 ;
  input \sbox_inferred__0/block_w2_reg_reg[14]_i_4_1 ;
  input \sbox_inferred__0/block_w2_reg_reg[14]_i_4_2 ;
  input \sbox_inferred__0/block_w2_reg_reg[14]_i_4_3 ;
  input \sbox_inferred__0/block_w2_reg_reg[15]_i_4_0 ;
  input \sbox_inferred__0/block_w2_reg_reg[15]_i_4_1 ;
  input \sbox_inferred__0/block_w2_reg_reg[15]_i_4_2 ;
  input \sbox_inferred__0/block_w2_reg_reg[15]_i_4_3 ;
  input \sbox_inferred__1/block_w2_reg_reg[16]_i_4_0 ;
  input \sbox_inferred__1/block_w2_reg_reg[16]_i_4_1 ;
  input \sbox_inferred__1/block_w2_reg_reg[16]_i_4_2 ;
  input \sbox_inferred__1/block_w2_reg_reg[16]_i_4_3 ;
  input \sbox_inferred__1/block_w2_reg_reg[17]_i_3_0 ;
  input \sbox_inferred__1/block_w2_reg_reg[17]_i_3_1 ;
  input \sbox_inferred__1/block_w2_reg_reg[17]_i_3_2 ;
  input \sbox_inferred__1/block_w2_reg_reg[17]_i_3_3 ;
  input \sbox_inferred__1/block_w2_reg_reg[18]_i_4_0 ;
  input \sbox_inferred__1/block_w2_reg_reg[18]_i_4_1 ;
  input \sbox_inferred__1/block_w2_reg_reg[18]_i_4_2 ;
  input \sbox_inferred__1/block_w2_reg_reg[18]_i_4_3 ;
  input \sbox_inferred__1/block_w2_reg_reg[19]_i_3_0 ;
  input \sbox_inferred__1/block_w2_reg_reg[19]_i_3_1 ;
  input \sbox_inferred__1/block_w2_reg_reg[19]_i_3_2 ;
  input \sbox_inferred__1/block_w2_reg_reg[19]_i_3_3 ;
  input \sbox_inferred__1/block_w2_reg_reg[20]_i_3_0 ;
  input \sbox_inferred__1/block_w2_reg_reg[20]_i_3_1 ;
  input \sbox_inferred__1/block_w2_reg_reg[20]_i_3_2 ;
  input \sbox_inferred__1/block_w2_reg_reg[20]_i_3_3 ;
  input \sbox_inferred__1/block_w2_reg_reg[21]_i_4_0 ;
  input \sbox_inferred__1/block_w2_reg_reg[21]_i_4_1 ;
  input \sbox_inferred__1/block_w2_reg_reg[21]_i_4_2 ;
  input \sbox_inferred__1/block_w2_reg_reg[21]_i_4_3 ;
  input \sbox_inferred__1/block_w2_reg_reg[22]_i_4_0 ;
  input \sbox_inferred__1/block_w2_reg_reg[22]_i_4_1 ;
  input \sbox_inferred__1/block_w2_reg_reg[22]_i_4_2 ;
  input \sbox_inferred__1/block_w2_reg_reg[22]_i_4_3 ;
  input \sbox_inferred__1/block_w2_reg_reg[23]_i_4_0 ;
  input \sbox_inferred__1/block_w2_reg_reg[23]_i_4_1 ;
  input \sbox_inferred__1/block_w2_reg_reg[23]_i_4_2 ;
  input \sbox_inferred__1/block_w2_reg_reg[23]_i_4_3 ;
  input \sbox_inferred__2/block_w2_reg_reg[24]_i_4_0 ;
  input \sbox_inferred__2/block_w2_reg_reg[24]_i_4_1 ;
  input \sbox_inferred__2/block_w2_reg_reg[24]_i_4_2 ;
  input \sbox_inferred__2/block_w2_reg_reg[24]_i_4_3 ;
  input \sbox_inferred__2/block_w2_reg_reg[25]_i_3_0 ;
  input \sbox_inferred__2/block_w2_reg_reg[25]_i_3_1 ;
  input \sbox_inferred__2/block_w2_reg_reg[25]_i_3_2 ;
  input \sbox_inferred__2/block_w2_reg_reg[25]_i_3_3 ;
  input \sbox_inferred__2/block_w2_reg_reg[26]_i_4_0 ;
  input \sbox_inferred__2/block_w2_reg_reg[26]_i_4_1 ;
  input \sbox_inferred__2/block_w2_reg_reg[26]_i_4_2 ;
  input \sbox_inferred__2/block_w2_reg_reg[26]_i_4_3 ;
  input \sbox_inferred__2/block_w2_reg_reg[27]_i_3_0 ;
  input \sbox_inferred__2/block_w2_reg_reg[27]_i_3_1 ;
  input \sbox_inferred__2/block_w2_reg_reg[27]_i_3_2 ;
  input \sbox_inferred__2/block_w2_reg_reg[27]_i_3_3 ;
  input \sbox_inferred__2/block_w2_reg_reg[28]_i_3_0 ;
  input \sbox_inferred__2/block_w2_reg_reg[28]_i_3_1 ;
  input \sbox_inferred__2/block_w2_reg_reg[28]_i_3_2 ;
  input \sbox_inferred__2/block_w2_reg_reg[28]_i_3_3 ;
  input \sbox_inferred__2/block_w2_reg_reg[29]_i_4_0 ;
  input \sbox_inferred__2/block_w2_reg_reg[29]_i_4_1 ;
  input \sbox_inferred__2/block_w2_reg_reg[29]_i_4_2 ;
  input \sbox_inferred__2/block_w2_reg_reg[29]_i_4_3 ;
  input \sbox_inferred__2/block_w2_reg_reg[30]_i_4_0 ;
  input \sbox_inferred__2/block_w2_reg_reg[30]_i_4_1 ;
  input \sbox_inferred__2/block_w2_reg_reg[30]_i_4_2 ;
  input \sbox_inferred__2/block_w2_reg_reg[30]_i_4_3 ;
  input \sbox_inferred__2/block_w2_reg_reg[31]_i_6_0 ;
  input \sbox_inferred__2/block_w2_reg_reg[31]_i_6_1 ;
  input \sbox_inferred__2/block_w2_reg_reg[31]_i_6_2 ;
  input \sbox_inferred__2/block_w2_reg_reg[31]_i_6_3 ;

  wire \block_w2_reg_reg[0]_i_10_n_0 ;
  wire \block_w2_reg_reg[0]_i_4_0 ;
  wire \block_w2_reg_reg[0]_i_4_1 ;
  wire \block_w2_reg_reg[0]_i_4_2 ;
  wire \block_w2_reg_reg[0]_i_4_3 ;
  wire \block_w2_reg_reg[0]_i_9_n_0 ;
  wire \block_w2_reg_reg[1]_i_3_0 ;
  wire \block_w2_reg_reg[1]_i_3_1 ;
  wire \block_w2_reg_reg[1]_i_3_2 ;
  wire \block_w2_reg_reg[1]_i_3_3 ;
  wire \block_w2_reg_reg[1]_i_6_n_0 ;
  wire \block_w2_reg_reg[1]_i_7_n_0 ;
  wire \block_w2_reg_reg[2]_i_10_n_0 ;
  wire \block_w2_reg_reg[2]_i_4_0 ;
  wire \block_w2_reg_reg[2]_i_4_1 ;
  wire \block_w2_reg_reg[2]_i_4_2 ;
  wire \block_w2_reg_reg[2]_i_4_3 ;
  wire \block_w2_reg_reg[2]_i_9_n_0 ;
  wire \block_w2_reg_reg[3]_i_3_0 ;
  wire \block_w2_reg_reg[3]_i_3_1 ;
  wire \block_w2_reg_reg[3]_i_3_2 ;
  wire \block_w2_reg_reg[3]_i_3_3 ;
  wire \block_w2_reg_reg[3]_i_6_n_0 ;
  wire \block_w2_reg_reg[3]_i_7_n_0 ;
  wire \block_w2_reg_reg[4]_i_3_0 ;
  wire \block_w2_reg_reg[4]_i_3_1 ;
  wire \block_w2_reg_reg[4]_i_3_2 ;
  wire \block_w2_reg_reg[4]_i_3_3 ;
  wire \block_w2_reg_reg[4]_i_6_n_0 ;
  wire \block_w2_reg_reg[4]_i_7_n_0 ;
  wire \block_w2_reg_reg[5]_i_10_n_0 ;
  wire \block_w2_reg_reg[5]_i_4_0 ;
  wire \block_w2_reg_reg[5]_i_4_1 ;
  wire \block_w2_reg_reg[5]_i_4_2 ;
  wire \block_w2_reg_reg[5]_i_4_3 ;
  wire \block_w2_reg_reg[5]_i_9_n_0 ;
  wire \block_w2_reg_reg[6]_i_10_n_0 ;
  wire \block_w2_reg_reg[6]_i_4_0 ;
  wire \block_w2_reg_reg[6]_i_4_1 ;
  wire \block_w2_reg_reg[6]_i_4_2 ;
  wire \block_w2_reg_reg[6]_i_4_3 ;
  wire \block_w2_reg_reg[6]_i_9_n_0 ;
  wire \block_w2_reg_reg[7]_i_10_n_0 ;
  wire \block_w2_reg_reg[7]_i_11_n_0 ;
  wire \block_w2_reg_reg[7]_i_4_0 ;
  wire \block_w2_reg_reg[7]_i_4_1 ;
  wire \block_w2_reg_reg[7]_i_4_2 ;
  wire \block_w2_reg_reg[7]_i_4_3 ;
  wire [7:0]\key_mem_reg[10][96] ;
  wire [31:0]new_sboxw;
  wire \sbox_inferred__0/block_w2_reg_reg[10]_i_10_n_0 ;
  wire \sbox_inferred__0/block_w2_reg_reg[10]_i_4_0 ;
  wire \sbox_inferred__0/block_w2_reg_reg[10]_i_4_1 ;
  wire \sbox_inferred__0/block_w2_reg_reg[10]_i_4_2 ;
  wire \sbox_inferred__0/block_w2_reg_reg[10]_i_4_3 ;
  wire \sbox_inferred__0/block_w2_reg_reg[10]_i_9_n_0 ;
  wire \sbox_inferred__0/block_w2_reg_reg[11]_i_3_0 ;
  wire \sbox_inferred__0/block_w2_reg_reg[11]_i_3_1 ;
  wire \sbox_inferred__0/block_w2_reg_reg[11]_i_3_2 ;
  wire \sbox_inferred__0/block_w2_reg_reg[11]_i_3_3 ;
  wire \sbox_inferred__0/block_w2_reg_reg[11]_i_6_n_0 ;
  wire \sbox_inferred__0/block_w2_reg_reg[11]_i_7_n_0 ;
  wire \sbox_inferred__0/block_w2_reg_reg[12]_i_3_0 ;
  wire \sbox_inferred__0/block_w2_reg_reg[12]_i_3_1 ;
  wire \sbox_inferred__0/block_w2_reg_reg[12]_i_3_2 ;
  wire \sbox_inferred__0/block_w2_reg_reg[12]_i_3_3 ;
  wire \sbox_inferred__0/block_w2_reg_reg[12]_i_6_n_0 ;
  wire \sbox_inferred__0/block_w2_reg_reg[12]_i_7_n_0 ;
  wire \sbox_inferred__0/block_w2_reg_reg[13]_i_10_n_0 ;
  wire \sbox_inferred__0/block_w2_reg_reg[13]_i_4_0 ;
  wire \sbox_inferred__0/block_w2_reg_reg[13]_i_4_1 ;
  wire \sbox_inferred__0/block_w2_reg_reg[13]_i_4_2 ;
  wire \sbox_inferred__0/block_w2_reg_reg[13]_i_4_3 ;
  wire \sbox_inferred__0/block_w2_reg_reg[13]_i_9_n_0 ;
  wire \sbox_inferred__0/block_w2_reg_reg[14]_i_10_n_0 ;
  wire \sbox_inferred__0/block_w2_reg_reg[14]_i_4_0 ;
  wire \sbox_inferred__0/block_w2_reg_reg[14]_i_4_1 ;
  wire \sbox_inferred__0/block_w2_reg_reg[14]_i_4_2 ;
  wire \sbox_inferred__0/block_w2_reg_reg[14]_i_4_3 ;
  wire \sbox_inferred__0/block_w2_reg_reg[14]_i_9_n_0 ;
  wire \sbox_inferred__0/block_w2_reg_reg[15]_i_10_n_0 ;
  wire \sbox_inferred__0/block_w2_reg_reg[15]_i_11_n_0 ;
  wire \sbox_inferred__0/block_w2_reg_reg[15]_i_4_0 ;
  wire \sbox_inferred__0/block_w2_reg_reg[15]_i_4_1 ;
  wire \sbox_inferred__0/block_w2_reg_reg[15]_i_4_2 ;
  wire \sbox_inferred__0/block_w2_reg_reg[15]_i_4_3 ;
  wire \sbox_inferred__0/block_w2_reg_reg[8]_i_10_n_0 ;
  wire \sbox_inferred__0/block_w2_reg_reg[8]_i_4_0 ;
  wire \sbox_inferred__0/block_w2_reg_reg[8]_i_4_1 ;
  wire \sbox_inferred__0/block_w2_reg_reg[8]_i_4_2 ;
  wire \sbox_inferred__0/block_w2_reg_reg[8]_i_4_3 ;
  wire \sbox_inferred__0/block_w2_reg_reg[8]_i_9_n_0 ;
  wire \sbox_inferred__0/block_w2_reg_reg[9]_i_3_0 ;
  wire \sbox_inferred__0/block_w2_reg_reg[9]_i_3_1 ;
  wire \sbox_inferred__0/block_w2_reg_reg[9]_i_3_2 ;
  wire \sbox_inferred__0/block_w2_reg_reg[9]_i_3_3 ;
  wire \sbox_inferred__0/block_w2_reg_reg[9]_i_6_n_0 ;
  wire \sbox_inferred__0/block_w2_reg_reg[9]_i_7_n_0 ;
  wire \sbox_inferred__1/block_w2_reg_reg[16]_i_10_n_0 ;
  wire \sbox_inferred__1/block_w2_reg_reg[16]_i_4_0 ;
  wire \sbox_inferred__1/block_w2_reg_reg[16]_i_4_1 ;
  wire \sbox_inferred__1/block_w2_reg_reg[16]_i_4_2 ;
  wire \sbox_inferred__1/block_w2_reg_reg[16]_i_4_3 ;
  wire \sbox_inferred__1/block_w2_reg_reg[16]_i_9_n_0 ;
  wire \sbox_inferred__1/block_w2_reg_reg[17]_i_3_0 ;
  wire \sbox_inferred__1/block_w2_reg_reg[17]_i_3_1 ;
  wire \sbox_inferred__1/block_w2_reg_reg[17]_i_3_2 ;
  wire \sbox_inferred__1/block_w2_reg_reg[17]_i_3_3 ;
  wire \sbox_inferred__1/block_w2_reg_reg[17]_i_6_n_0 ;
  wire \sbox_inferred__1/block_w2_reg_reg[17]_i_7_n_0 ;
  wire \sbox_inferred__1/block_w2_reg_reg[18]_i_10_n_0 ;
  wire \sbox_inferred__1/block_w2_reg_reg[18]_i_4_0 ;
  wire \sbox_inferred__1/block_w2_reg_reg[18]_i_4_1 ;
  wire \sbox_inferred__1/block_w2_reg_reg[18]_i_4_2 ;
  wire \sbox_inferred__1/block_w2_reg_reg[18]_i_4_3 ;
  wire \sbox_inferred__1/block_w2_reg_reg[18]_i_9_n_0 ;
  wire \sbox_inferred__1/block_w2_reg_reg[19]_i_3_0 ;
  wire \sbox_inferred__1/block_w2_reg_reg[19]_i_3_1 ;
  wire \sbox_inferred__1/block_w2_reg_reg[19]_i_3_2 ;
  wire \sbox_inferred__1/block_w2_reg_reg[19]_i_3_3 ;
  wire \sbox_inferred__1/block_w2_reg_reg[19]_i_6_n_0 ;
  wire \sbox_inferred__1/block_w2_reg_reg[19]_i_7_n_0 ;
  wire \sbox_inferred__1/block_w2_reg_reg[20]_i_3_0 ;
  wire \sbox_inferred__1/block_w2_reg_reg[20]_i_3_1 ;
  wire \sbox_inferred__1/block_w2_reg_reg[20]_i_3_2 ;
  wire \sbox_inferred__1/block_w2_reg_reg[20]_i_3_3 ;
  wire \sbox_inferred__1/block_w2_reg_reg[20]_i_6_n_0 ;
  wire \sbox_inferred__1/block_w2_reg_reg[20]_i_7_n_0 ;
  wire \sbox_inferred__1/block_w2_reg_reg[21]_i_10_n_0 ;
  wire \sbox_inferred__1/block_w2_reg_reg[21]_i_4_0 ;
  wire \sbox_inferred__1/block_w2_reg_reg[21]_i_4_1 ;
  wire \sbox_inferred__1/block_w2_reg_reg[21]_i_4_2 ;
  wire \sbox_inferred__1/block_w2_reg_reg[21]_i_4_3 ;
  wire \sbox_inferred__1/block_w2_reg_reg[21]_i_9_n_0 ;
  wire \sbox_inferred__1/block_w2_reg_reg[22]_i_10_n_0 ;
  wire \sbox_inferred__1/block_w2_reg_reg[22]_i_4_0 ;
  wire \sbox_inferred__1/block_w2_reg_reg[22]_i_4_1 ;
  wire \sbox_inferred__1/block_w2_reg_reg[22]_i_4_2 ;
  wire \sbox_inferred__1/block_w2_reg_reg[22]_i_4_3 ;
  wire \sbox_inferred__1/block_w2_reg_reg[22]_i_9_n_0 ;
  wire \sbox_inferred__1/block_w2_reg_reg[23]_i_10_n_0 ;
  wire \sbox_inferred__1/block_w2_reg_reg[23]_i_11_n_0 ;
  wire \sbox_inferred__1/block_w2_reg_reg[23]_i_4_0 ;
  wire \sbox_inferred__1/block_w2_reg_reg[23]_i_4_1 ;
  wire \sbox_inferred__1/block_w2_reg_reg[23]_i_4_2 ;
  wire \sbox_inferred__1/block_w2_reg_reg[23]_i_4_3 ;
  wire \sbox_inferred__2/block_w2_reg_reg[24]_i_10_n_0 ;
  wire \sbox_inferred__2/block_w2_reg_reg[24]_i_4_0 ;
  wire \sbox_inferred__2/block_w2_reg_reg[24]_i_4_1 ;
  wire \sbox_inferred__2/block_w2_reg_reg[24]_i_4_2 ;
  wire \sbox_inferred__2/block_w2_reg_reg[24]_i_4_3 ;
  wire \sbox_inferred__2/block_w2_reg_reg[24]_i_9_n_0 ;
  wire \sbox_inferred__2/block_w2_reg_reg[25]_i_3_0 ;
  wire \sbox_inferred__2/block_w2_reg_reg[25]_i_3_1 ;
  wire \sbox_inferred__2/block_w2_reg_reg[25]_i_3_2 ;
  wire \sbox_inferred__2/block_w2_reg_reg[25]_i_3_3 ;
  wire \sbox_inferred__2/block_w2_reg_reg[25]_i_6_n_0 ;
  wire \sbox_inferred__2/block_w2_reg_reg[25]_i_7_n_0 ;
  wire \sbox_inferred__2/block_w2_reg_reg[26]_i_10_n_0 ;
  wire \sbox_inferred__2/block_w2_reg_reg[26]_i_4_0 ;
  wire \sbox_inferred__2/block_w2_reg_reg[26]_i_4_1 ;
  wire \sbox_inferred__2/block_w2_reg_reg[26]_i_4_2 ;
  wire \sbox_inferred__2/block_w2_reg_reg[26]_i_4_3 ;
  wire \sbox_inferred__2/block_w2_reg_reg[26]_i_9_n_0 ;
  wire \sbox_inferred__2/block_w2_reg_reg[27]_i_3_0 ;
  wire \sbox_inferred__2/block_w2_reg_reg[27]_i_3_1 ;
  wire \sbox_inferred__2/block_w2_reg_reg[27]_i_3_2 ;
  wire \sbox_inferred__2/block_w2_reg_reg[27]_i_3_3 ;
  wire \sbox_inferred__2/block_w2_reg_reg[27]_i_6_n_0 ;
  wire \sbox_inferred__2/block_w2_reg_reg[27]_i_7_n_0 ;
  wire \sbox_inferred__2/block_w2_reg_reg[28]_i_3_0 ;
  wire \sbox_inferred__2/block_w2_reg_reg[28]_i_3_1 ;
  wire \sbox_inferred__2/block_w2_reg_reg[28]_i_3_2 ;
  wire \sbox_inferred__2/block_w2_reg_reg[28]_i_3_3 ;
  wire \sbox_inferred__2/block_w2_reg_reg[28]_i_6_n_0 ;
  wire \sbox_inferred__2/block_w2_reg_reg[28]_i_7_n_0 ;
  wire \sbox_inferred__2/block_w2_reg_reg[29]_i_10_n_0 ;
  wire \sbox_inferred__2/block_w2_reg_reg[29]_i_4_0 ;
  wire \sbox_inferred__2/block_w2_reg_reg[29]_i_4_1 ;
  wire \sbox_inferred__2/block_w2_reg_reg[29]_i_4_2 ;
  wire \sbox_inferred__2/block_w2_reg_reg[29]_i_4_3 ;
  wire \sbox_inferred__2/block_w2_reg_reg[29]_i_9_n_0 ;
  wire \sbox_inferred__2/block_w2_reg_reg[30]_i_10_n_0 ;
  wire \sbox_inferred__2/block_w2_reg_reg[30]_i_4_0 ;
  wire \sbox_inferred__2/block_w2_reg_reg[30]_i_4_1 ;
  wire \sbox_inferred__2/block_w2_reg_reg[30]_i_4_2 ;
  wire \sbox_inferred__2/block_w2_reg_reg[30]_i_4_3 ;
  wire \sbox_inferred__2/block_w2_reg_reg[30]_i_9_n_0 ;
  wire \sbox_inferred__2/block_w2_reg_reg[31]_i_16_n_0 ;
  wire \sbox_inferred__2/block_w2_reg_reg[31]_i_17_n_0 ;
  wire \sbox_inferred__2/block_w2_reg_reg[31]_i_6_0 ;
  wire \sbox_inferred__2/block_w2_reg_reg[31]_i_6_1 ;
  wire \sbox_inferred__2/block_w2_reg_reg[31]_i_6_2 ;
  wire \sbox_inferred__2/block_w2_reg_reg[31]_i_6_3 ;

  MUXF7 \block_w2_reg_reg[0]_i_10 
       (.I0(\block_w2_reg_reg[0]_i_4_0 ),
        .I1(\block_w2_reg_reg[0]_i_4_1 ),
        .O(\block_w2_reg_reg[0]_i_10_n_0 ),
        .S(\key_mem_reg[10][96] [0]));
  MUXF8 \block_w2_reg_reg[0]_i_4 
       (.I0(\block_w2_reg_reg[0]_i_9_n_0 ),
        .I1(\block_w2_reg_reg[0]_i_10_n_0 ),
        .O(new_sboxw[0]),
        .S(\key_mem_reg[10][96] [1]));
  MUXF7 \block_w2_reg_reg[0]_i_9 
       (.I0(\block_w2_reg_reg[0]_i_4_2 ),
        .I1(\block_w2_reg_reg[0]_i_4_3 ),
        .O(\block_w2_reg_reg[0]_i_9_n_0 ),
        .S(\key_mem_reg[10][96] [0]));
  MUXF8 \block_w2_reg_reg[1]_i_3 
       (.I0(\block_w2_reg_reg[1]_i_6_n_0 ),
        .I1(\block_w2_reg_reg[1]_i_7_n_0 ),
        .O(new_sboxw[1]),
        .S(\key_mem_reg[10][96] [1]));
  MUXF7 \block_w2_reg_reg[1]_i_6 
       (.I0(\block_w2_reg_reg[1]_i_3_0 ),
        .I1(\block_w2_reg_reg[1]_i_3_1 ),
        .O(\block_w2_reg_reg[1]_i_6_n_0 ),
        .S(\key_mem_reg[10][96] [0]));
  MUXF7 \block_w2_reg_reg[1]_i_7 
       (.I0(\block_w2_reg_reg[1]_i_3_2 ),
        .I1(\block_w2_reg_reg[1]_i_3_3 ),
        .O(\block_w2_reg_reg[1]_i_7_n_0 ),
        .S(\key_mem_reg[10][96] [0]));
  MUXF7 \block_w2_reg_reg[2]_i_10 
       (.I0(\block_w2_reg_reg[2]_i_4_2 ),
        .I1(\block_w2_reg_reg[2]_i_4_3 ),
        .O(\block_w2_reg_reg[2]_i_10_n_0 ),
        .S(\key_mem_reg[10][96] [0]));
  MUXF8 \block_w2_reg_reg[2]_i_4 
       (.I0(\block_w2_reg_reg[2]_i_9_n_0 ),
        .I1(\block_w2_reg_reg[2]_i_10_n_0 ),
        .O(new_sboxw[2]),
        .S(\key_mem_reg[10][96] [1]));
  MUXF7 \block_w2_reg_reg[2]_i_9 
       (.I0(\block_w2_reg_reg[2]_i_4_0 ),
        .I1(\block_w2_reg_reg[2]_i_4_1 ),
        .O(\block_w2_reg_reg[2]_i_9_n_0 ),
        .S(\key_mem_reg[10][96] [0]));
  MUXF8 \block_w2_reg_reg[3]_i_3 
       (.I0(\block_w2_reg_reg[3]_i_6_n_0 ),
        .I1(\block_w2_reg_reg[3]_i_7_n_0 ),
        .O(new_sboxw[3]),
        .S(\key_mem_reg[10][96] [1]));
  MUXF7 \block_w2_reg_reg[3]_i_6 
       (.I0(\block_w2_reg_reg[3]_i_3_0 ),
        .I1(\block_w2_reg_reg[3]_i_3_1 ),
        .O(\block_w2_reg_reg[3]_i_6_n_0 ),
        .S(\key_mem_reg[10][96] [0]));
  MUXF7 \block_w2_reg_reg[3]_i_7 
       (.I0(\block_w2_reg_reg[3]_i_3_2 ),
        .I1(\block_w2_reg_reg[3]_i_3_3 ),
        .O(\block_w2_reg_reg[3]_i_7_n_0 ),
        .S(\key_mem_reg[10][96] [0]));
  MUXF8 \block_w2_reg_reg[4]_i_3 
       (.I0(\block_w2_reg_reg[4]_i_6_n_0 ),
        .I1(\block_w2_reg_reg[4]_i_7_n_0 ),
        .O(new_sboxw[4]),
        .S(\key_mem_reg[10][96] [1]));
  MUXF7 \block_w2_reg_reg[4]_i_6 
       (.I0(\block_w2_reg_reg[4]_i_3_0 ),
        .I1(\block_w2_reg_reg[4]_i_3_1 ),
        .O(\block_w2_reg_reg[4]_i_6_n_0 ),
        .S(\key_mem_reg[10][96] [0]));
  MUXF7 \block_w2_reg_reg[4]_i_7 
       (.I0(\block_w2_reg_reg[4]_i_3_2 ),
        .I1(\block_w2_reg_reg[4]_i_3_3 ),
        .O(\block_w2_reg_reg[4]_i_7_n_0 ),
        .S(\key_mem_reg[10][96] [0]));
  MUXF7 \block_w2_reg_reg[5]_i_10 
       (.I0(\block_w2_reg_reg[5]_i_4_2 ),
        .I1(\block_w2_reg_reg[5]_i_4_3 ),
        .O(\block_w2_reg_reg[5]_i_10_n_0 ),
        .S(\key_mem_reg[10][96] [0]));
  MUXF8 \block_w2_reg_reg[5]_i_4 
       (.I0(\block_w2_reg_reg[5]_i_9_n_0 ),
        .I1(\block_w2_reg_reg[5]_i_10_n_0 ),
        .O(new_sboxw[5]),
        .S(\key_mem_reg[10][96] [1]));
  MUXF7 \block_w2_reg_reg[5]_i_9 
       (.I0(\block_w2_reg_reg[5]_i_4_0 ),
        .I1(\block_w2_reg_reg[5]_i_4_1 ),
        .O(\block_w2_reg_reg[5]_i_9_n_0 ),
        .S(\key_mem_reg[10][96] [0]));
  MUXF7 \block_w2_reg_reg[6]_i_10 
       (.I0(\block_w2_reg_reg[6]_i_4_2 ),
        .I1(\block_w2_reg_reg[6]_i_4_3 ),
        .O(\block_w2_reg_reg[6]_i_10_n_0 ),
        .S(\key_mem_reg[10][96] [0]));
  MUXF8 \block_w2_reg_reg[6]_i_4 
       (.I0(\block_w2_reg_reg[6]_i_9_n_0 ),
        .I1(\block_w2_reg_reg[6]_i_10_n_0 ),
        .O(new_sboxw[6]),
        .S(\key_mem_reg[10][96] [1]));
  MUXF7 \block_w2_reg_reg[6]_i_9 
       (.I0(\block_w2_reg_reg[6]_i_4_0 ),
        .I1(\block_w2_reg_reg[6]_i_4_1 ),
        .O(\block_w2_reg_reg[6]_i_9_n_0 ),
        .S(\key_mem_reg[10][96] [0]));
  MUXF7 \block_w2_reg_reg[7]_i_10 
       (.I0(\block_w2_reg_reg[7]_i_4_0 ),
        .I1(\block_w2_reg_reg[7]_i_4_1 ),
        .O(\block_w2_reg_reg[7]_i_10_n_0 ),
        .S(\key_mem_reg[10][96] [0]));
  MUXF7 \block_w2_reg_reg[7]_i_11 
       (.I0(\block_w2_reg_reg[7]_i_4_2 ),
        .I1(\block_w2_reg_reg[7]_i_4_3 ),
        .O(\block_w2_reg_reg[7]_i_11_n_0 ),
        .S(\key_mem_reg[10][96] [0]));
  MUXF8 \block_w2_reg_reg[7]_i_4 
       (.I0(\block_w2_reg_reg[7]_i_10_n_0 ),
        .I1(\block_w2_reg_reg[7]_i_11_n_0 ),
        .O(new_sboxw[7]),
        .S(\key_mem_reg[10][96] [1]));
  MUXF7 \sbox_inferred__0/block_w2_reg_reg[10]_i_10 
       (.I0(\sbox_inferred__0/block_w2_reg_reg[10]_i_4_2 ),
        .I1(\sbox_inferred__0/block_w2_reg_reg[10]_i_4_3 ),
        .O(\sbox_inferred__0/block_w2_reg_reg[10]_i_10_n_0 ),
        .S(\key_mem_reg[10][96] [2]));
  MUXF8 \sbox_inferred__0/block_w2_reg_reg[10]_i_4 
       (.I0(\sbox_inferred__0/block_w2_reg_reg[10]_i_9_n_0 ),
        .I1(\sbox_inferred__0/block_w2_reg_reg[10]_i_10_n_0 ),
        .O(new_sboxw[10]),
        .S(\key_mem_reg[10][96] [3]));
  MUXF7 \sbox_inferred__0/block_w2_reg_reg[10]_i_9 
       (.I0(\sbox_inferred__0/block_w2_reg_reg[10]_i_4_0 ),
        .I1(\sbox_inferred__0/block_w2_reg_reg[10]_i_4_1 ),
        .O(\sbox_inferred__0/block_w2_reg_reg[10]_i_9_n_0 ),
        .S(\key_mem_reg[10][96] [2]));
  MUXF8 \sbox_inferred__0/block_w2_reg_reg[11]_i_3 
       (.I0(\sbox_inferred__0/block_w2_reg_reg[11]_i_6_n_0 ),
        .I1(\sbox_inferred__0/block_w2_reg_reg[11]_i_7_n_0 ),
        .O(new_sboxw[11]),
        .S(\key_mem_reg[10][96] [3]));
  MUXF7 \sbox_inferred__0/block_w2_reg_reg[11]_i_6 
       (.I0(\sbox_inferred__0/block_w2_reg_reg[11]_i_3_0 ),
        .I1(\sbox_inferred__0/block_w2_reg_reg[11]_i_3_1 ),
        .O(\sbox_inferred__0/block_w2_reg_reg[11]_i_6_n_0 ),
        .S(\key_mem_reg[10][96] [2]));
  MUXF7 \sbox_inferred__0/block_w2_reg_reg[11]_i_7 
       (.I0(\sbox_inferred__0/block_w2_reg_reg[11]_i_3_2 ),
        .I1(\sbox_inferred__0/block_w2_reg_reg[11]_i_3_3 ),
        .O(\sbox_inferred__0/block_w2_reg_reg[11]_i_7_n_0 ),
        .S(\key_mem_reg[10][96] [2]));
  MUXF8 \sbox_inferred__0/block_w2_reg_reg[12]_i_3 
       (.I0(\sbox_inferred__0/block_w2_reg_reg[12]_i_6_n_0 ),
        .I1(\sbox_inferred__0/block_w2_reg_reg[12]_i_7_n_0 ),
        .O(new_sboxw[12]),
        .S(\key_mem_reg[10][96] [3]));
  MUXF7 \sbox_inferred__0/block_w2_reg_reg[12]_i_6 
       (.I0(\sbox_inferred__0/block_w2_reg_reg[12]_i_3_0 ),
        .I1(\sbox_inferred__0/block_w2_reg_reg[12]_i_3_1 ),
        .O(\sbox_inferred__0/block_w2_reg_reg[12]_i_6_n_0 ),
        .S(\key_mem_reg[10][96] [2]));
  MUXF7 \sbox_inferred__0/block_w2_reg_reg[12]_i_7 
       (.I0(\sbox_inferred__0/block_w2_reg_reg[12]_i_3_2 ),
        .I1(\sbox_inferred__0/block_w2_reg_reg[12]_i_3_3 ),
        .O(\sbox_inferred__0/block_w2_reg_reg[12]_i_7_n_0 ),
        .S(\key_mem_reg[10][96] [2]));
  MUXF7 \sbox_inferred__0/block_w2_reg_reg[13]_i_10 
       (.I0(\sbox_inferred__0/block_w2_reg_reg[13]_i_4_2 ),
        .I1(\sbox_inferred__0/block_w2_reg_reg[13]_i_4_3 ),
        .O(\sbox_inferred__0/block_w2_reg_reg[13]_i_10_n_0 ),
        .S(\key_mem_reg[10][96] [2]));
  MUXF8 \sbox_inferred__0/block_w2_reg_reg[13]_i_4 
       (.I0(\sbox_inferred__0/block_w2_reg_reg[13]_i_9_n_0 ),
        .I1(\sbox_inferred__0/block_w2_reg_reg[13]_i_10_n_0 ),
        .O(new_sboxw[13]),
        .S(\key_mem_reg[10][96] [3]));
  MUXF7 \sbox_inferred__0/block_w2_reg_reg[13]_i_9 
       (.I0(\sbox_inferred__0/block_w2_reg_reg[13]_i_4_0 ),
        .I1(\sbox_inferred__0/block_w2_reg_reg[13]_i_4_1 ),
        .O(\sbox_inferred__0/block_w2_reg_reg[13]_i_9_n_0 ),
        .S(\key_mem_reg[10][96] [2]));
  MUXF7 \sbox_inferred__0/block_w2_reg_reg[14]_i_10 
       (.I0(\sbox_inferred__0/block_w2_reg_reg[14]_i_4_2 ),
        .I1(\sbox_inferred__0/block_w2_reg_reg[14]_i_4_3 ),
        .O(\sbox_inferred__0/block_w2_reg_reg[14]_i_10_n_0 ),
        .S(\key_mem_reg[10][96] [2]));
  MUXF8 \sbox_inferred__0/block_w2_reg_reg[14]_i_4 
       (.I0(\sbox_inferred__0/block_w2_reg_reg[14]_i_9_n_0 ),
        .I1(\sbox_inferred__0/block_w2_reg_reg[14]_i_10_n_0 ),
        .O(new_sboxw[14]),
        .S(\key_mem_reg[10][96] [3]));
  MUXF7 \sbox_inferred__0/block_w2_reg_reg[14]_i_9 
       (.I0(\sbox_inferred__0/block_w2_reg_reg[14]_i_4_0 ),
        .I1(\sbox_inferred__0/block_w2_reg_reg[14]_i_4_1 ),
        .O(\sbox_inferred__0/block_w2_reg_reg[14]_i_9_n_0 ),
        .S(\key_mem_reg[10][96] [2]));
  MUXF7 \sbox_inferred__0/block_w2_reg_reg[15]_i_10 
       (.I0(\sbox_inferred__0/block_w2_reg_reg[15]_i_4_0 ),
        .I1(\sbox_inferred__0/block_w2_reg_reg[15]_i_4_1 ),
        .O(\sbox_inferred__0/block_w2_reg_reg[15]_i_10_n_0 ),
        .S(\key_mem_reg[10][96] [2]));
  MUXF7 \sbox_inferred__0/block_w2_reg_reg[15]_i_11 
       (.I0(\sbox_inferred__0/block_w2_reg_reg[15]_i_4_2 ),
        .I1(\sbox_inferred__0/block_w2_reg_reg[15]_i_4_3 ),
        .O(\sbox_inferred__0/block_w2_reg_reg[15]_i_11_n_0 ),
        .S(\key_mem_reg[10][96] [2]));
  MUXF8 \sbox_inferred__0/block_w2_reg_reg[15]_i_4 
       (.I0(\sbox_inferred__0/block_w2_reg_reg[15]_i_10_n_0 ),
        .I1(\sbox_inferred__0/block_w2_reg_reg[15]_i_11_n_0 ),
        .O(new_sboxw[15]),
        .S(\key_mem_reg[10][96] [3]));
  MUXF7 \sbox_inferred__0/block_w2_reg_reg[8]_i_10 
       (.I0(\sbox_inferred__0/block_w2_reg_reg[8]_i_4_0 ),
        .I1(\sbox_inferred__0/block_w2_reg_reg[8]_i_4_1 ),
        .O(\sbox_inferred__0/block_w2_reg_reg[8]_i_10_n_0 ),
        .S(\key_mem_reg[10][96] [2]));
  MUXF8 \sbox_inferred__0/block_w2_reg_reg[8]_i_4 
       (.I0(\sbox_inferred__0/block_w2_reg_reg[8]_i_9_n_0 ),
        .I1(\sbox_inferred__0/block_w2_reg_reg[8]_i_10_n_0 ),
        .O(new_sboxw[8]),
        .S(\key_mem_reg[10][96] [3]));
  MUXF7 \sbox_inferred__0/block_w2_reg_reg[8]_i_9 
       (.I0(\sbox_inferred__0/block_w2_reg_reg[8]_i_4_2 ),
        .I1(\sbox_inferred__0/block_w2_reg_reg[8]_i_4_3 ),
        .O(\sbox_inferred__0/block_w2_reg_reg[8]_i_9_n_0 ),
        .S(\key_mem_reg[10][96] [2]));
  MUXF8 \sbox_inferred__0/block_w2_reg_reg[9]_i_3 
       (.I0(\sbox_inferred__0/block_w2_reg_reg[9]_i_6_n_0 ),
        .I1(\sbox_inferred__0/block_w2_reg_reg[9]_i_7_n_0 ),
        .O(new_sboxw[9]),
        .S(\key_mem_reg[10][96] [3]));
  MUXF7 \sbox_inferred__0/block_w2_reg_reg[9]_i_6 
       (.I0(\sbox_inferred__0/block_w2_reg_reg[9]_i_3_0 ),
        .I1(\sbox_inferred__0/block_w2_reg_reg[9]_i_3_1 ),
        .O(\sbox_inferred__0/block_w2_reg_reg[9]_i_6_n_0 ),
        .S(\key_mem_reg[10][96] [2]));
  MUXF7 \sbox_inferred__0/block_w2_reg_reg[9]_i_7 
       (.I0(\sbox_inferred__0/block_w2_reg_reg[9]_i_3_2 ),
        .I1(\sbox_inferred__0/block_w2_reg_reg[9]_i_3_3 ),
        .O(\sbox_inferred__0/block_w2_reg_reg[9]_i_7_n_0 ),
        .S(\key_mem_reg[10][96] [2]));
  MUXF7 \sbox_inferred__1/block_w2_reg_reg[16]_i_10 
       (.I0(\sbox_inferred__1/block_w2_reg_reg[16]_i_4_0 ),
        .I1(\sbox_inferred__1/block_w2_reg_reg[16]_i_4_1 ),
        .O(\sbox_inferred__1/block_w2_reg_reg[16]_i_10_n_0 ),
        .S(\key_mem_reg[10][96] [4]));
  MUXF8 \sbox_inferred__1/block_w2_reg_reg[16]_i_4 
       (.I0(\sbox_inferred__1/block_w2_reg_reg[16]_i_9_n_0 ),
        .I1(\sbox_inferred__1/block_w2_reg_reg[16]_i_10_n_0 ),
        .O(new_sboxw[16]),
        .S(\key_mem_reg[10][96] [5]));
  MUXF7 \sbox_inferred__1/block_w2_reg_reg[16]_i_9 
       (.I0(\sbox_inferred__1/block_w2_reg_reg[16]_i_4_2 ),
        .I1(\sbox_inferred__1/block_w2_reg_reg[16]_i_4_3 ),
        .O(\sbox_inferred__1/block_w2_reg_reg[16]_i_9_n_0 ),
        .S(\key_mem_reg[10][96] [4]));
  MUXF8 \sbox_inferred__1/block_w2_reg_reg[17]_i_3 
       (.I0(\sbox_inferred__1/block_w2_reg_reg[17]_i_6_n_0 ),
        .I1(\sbox_inferred__1/block_w2_reg_reg[17]_i_7_n_0 ),
        .O(new_sboxw[17]),
        .S(\key_mem_reg[10][96] [5]));
  MUXF7 \sbox_inferred__1/block_w2_reg_reg[17]_i_6 
       (.I0(\sbox_inferred__1/block_w2_reg_reg[17]_i_3_0 ),
        .I1(\sbox_inferred__1/block_w2_reg_reg[17]_i_3_1 ),
        .O(\sbox_inferred__1/block_w2_reg_reg[17]_i_6_n_0 ),
        .S(\key_mem_reg[10][96] [4]));
  MUXF7 \sbox_inferred__1/block_w2_reg_reg[17]_i_7 
       (.I0(\sbox_inferred__1/block_w2_reg_reg[17]_i_3_2 ),
        .I1(\sbox_inferred__1/block_w2_reg_reg[17]_i_3_3 ),
        .O(\sbox_inferred__1/block_w2_reg_reg[17]_i_7_n_0 ),
        .S(\key_mem_reg[10][96] [4]));
  MUXF7 \sbox_inferred__1/block_w2_reg_reg[18]_i_10 
       (.I0(\sbox_inferred__1/block_w2_reg_reg[18]_i_4_2 ),
        .I1(\sbox_inferred__1/block_w2_reg_reg[18]_i_4_3 ),
        .O(\sbox_inferred__1/block_w2_reg_reg[18]_i_10_n_0 ),
        .S(\key_mem_reg[10][96] [4]));
  MUXF8 \sbox_inferred__1/block_w2_reg_reg[18]_i_4 
       (.I0(\sbox_inferred__1/block_w2_reg_reg[18]_i_9_n_0 ),
        .I1(\sbox_inferred__1/block_w2_reg_reg[18]_i_10_n_0 ),
        .O(new_sboxw[18]),
        .S(\key_mem_reg[10][96] [5]));
  MUXF7 \sbox_inferred__1/block_w2_reg_reg[18]_i_9 
       (.I0(\sbox_inferred__1/block_w2_reg_reg[18]_i_4_0 ),
        .I1(\sbox_inferred__1/block_w2_reg_reg[18]_i_4_1 ),
        .O(\sbox_inferred__1/block_w2_reg_reg[18]_i_9_n_0 ),
        .S(\key_mem_reg[10][96] [4]));
  MUXF8 \sbox_inferred__1/block_w2_reg_reg[19]_i_3 
       (.I0(\sbox_inferred__1/block_w2_reg_reg[19]_i_6_n_0 ),
        .I1(\sbox_inferred__1/block_w2_reg_reg[19]_i_7_n_0 ),
        .O(new_sboxw[19]),
        .S(\key_mem_reg[10][96] [5]));
  MUXF7 \sbox_inferred__1/block_w2_reg_reg[19]_i_6 
       (.I0(\sbox_inferred__1/block_w2_reg_reg[19]_i_3_0 ),
        .I1(\sbox_inferred__1/block_w2_reg_reg[19]_i_3_1 ),
        .O(\sbox_inferred__1/block_w2_reg_reg[19]_i_6_n_0 ),
        .S(\key_mem_reg[10][96] [4]));
  MUXF7 \sbox_inferred__1/block_w2_reg_reg[19]_i_7 
       (.I0(\sbox_inferred__1/block_w2_reg_reg[19]_i_3_2 ),
        .I1(\sbox_inferred__1/block_w2_reg_reg[19]_i_3_3 ),
        .O(\sbox_inferred__1/block_w2_reg_reg[19]_i_7_n_0 ),
        .S(\key_mem_reg[10][96] [4]));
  MUXF8 \sbox_inferred__1/block_w2_reg_reg[20]_i_3 
       (.I0(\sbox_inferred__1/block_w2_reg_reg[20]_i_6_n_0 ),
        .I1(\sbox_inferred__1/block_w2_reg_reg[20]_i_7_n_0 ),
        .O(new_sboxw[20]),
        .S(\key_mem_reg[10][96] [5]));
  MUXF7 \sbox_inferred__1/block_w2_reg_reg[20]_i_6 
       (.I0(\sbox_inferred__1/block_w2_reg_reg[20]_i_3_0 ),
        .I1(\sbox_inferred__1/block_w2_reg_reg[20]_i_3_1 ),
        .O(\sbox_inferred__1/block_w2_reg_reg[20]_i_6_n_0 ),
        .S(\key_mem_reg[10][96] [4]));
  MUXF7 \sbox_inferred__1/block_w2_reg_reg[20]_i_7 
       (.I0(\sbox_inferred__1/block_w2_reg_reg[20]_i_3_2 ),
        .I1(\sbox_inferred__1/block_w2_reg_reg[20]_i_3_3 ),
        .O(\sbox_inferred__1/block_w2_reg_reg[20]_i_7_n_0 ),
        .S(\key_mem_reg[10][96] [4]));
  MUXF7 \sbox_inferred__1/block_w2_reg_reg[21]_i_10 
       (.I0(\sbox_inferred__1/block_w2_reg_reg[21]_i_4_2 ),
        .I1(\sbox_inferred__1/block_w2_reg_reg[21]_i_4_3 ),
        .O(\sbox_inferred__1/block_w2_reg_reg[21]_i_10_n_0 ),
        .S(\key_mem_reg[10][96] [4]));
  MUXF8 \sbox_inferred__1/block_w2_reg_reg[21]_i_4 
       (.I0(\sbox_inferred__1/block_w2_reg_reg[21]_i_9_n_0 ),
        .I1(\sbox_inferred__1/block_w2_reg_reg[21]_i_10_n_0 ),
        .O(new_sboxw[21]),
        .S(\key_mem_reg[10][96] [5]));
  MUXF7 \sbox_inferred__1/block_w2_reg_reg[21]_i_9 
       (.I0(\sbox_inferred__1/block_w2_reg_reg[21]_i_4_0 ),
        .I1(\sbox_inferred__1/block_w2_reg_reg[21]_i_4_1 ),
        .O(\sbox_inferred__1/block_w2_reg_reg[21]_i_9_n_0 ),
        .S(\key_mem_reg[10][96] [4]));
  MUXF7 \sbox_inferred__1/block_w2_reg_reg[22]_i_10 
       (.I0(\sbox_inferred__1/block_w2_reg_reg[22]_i_4_2 ),
        .I1(\sbox_inferred__1/block_w2_reg_reg[22]_i_4_3 ),
        .O(\sbox_inferred__1/block_w2_reg_reg[22]_i_10_n_0 ),
        .S(\key_mem_reg[10][96] [4]));
  MUXF8 \sbox_inferred__1/block_w2_reg_reg[22]_i_4 
       (.I0(\sbox_inferred__1/block_w2_reg_reg[22]_i_9_n_0 ),
        .I1(\sbox_inferred__1/block_w2_reg_reg[22]_i_10_n_0 ),
        .O(new_sboxw[22]),
        .S(\key_mem_reg[10][96] [5]));
  MUXF7 \sbox_inferred__1/block_w2_reg_reg[22]_i_9 
       (.I0(\sbox_inferred__1/block_w2_reg_reg[22]_i_4_0 ),
        .I1(\sbox_inferred__1/block_w2_reg_reg[22]_i_4_1 ),
        .O(\sbox_inferred__1/block_w2_reg_reg[22]_i_9_n_0 ),
        .S(\key_mem_reg[10][96] [4]));
  MUXF7 \sbox_inferred__1/block_w2_reg_reg[23]_i_10 
       (.I0(\sbox_inferred__1/block_w2_reg_reg[23]_i_4_0 ),
        .I1(\sbox_inferred__1/block_w2_reg_reg[23]_i_4_1 ),
        .O(\sbox_inferred__1/block_w2_reg_reg[23]_i_10_n_0 ),
        .S(\key_mem_reg[10][96] [4]));
  MUXF7 \sbox_inferred__1/block_w2_reg_reg[23]_i_11 
       (.I0(\sbox_inferred__1/block_w2_reg_reg[23]_i_4_2 ),
        .I1(\sbox_inferred__1/block_w2_reg_reg[23]_i_4_3 ),
        .O(\sbox_inferred__1/block_w2_reg_reg[23]_i_11_n_0 ),
        .S(\key_mem_reg[10][96] [4]));
  MUXF8 \sbox_inferred__1/block_w2_reg_reg[23]_i_4 
       (.I0(\sbox_inferred__1/block_w2_reg_reg[23]_i_10_n_0 ),
        .I1(\sbox_inferred__1/block_w2_reg_reg[23]_i_11_n_0 ),
        .O(new_sboxw[23]),
        .S(\key_mem_reg[10][96] [5]));
  MUXF7 \sbox_inferred__2/block_w2_reg_reg[24]_i_10 
       (.I0(\sbox_inferred__2/block_w2_reg_reg[24]_i_4_0 ),
        .I1(\sbox_inferred__2/block_w2_reg_reg[24]_i_4_1 ),
        .O(\sbox_inferred__2/block_w2_reg_reg[24]_i_10_n_0 ),
        .S(\key_mem_reg[10][96] [6]));
  MUXF8 \sbox_inferred__2/block_w2_reg_reg[24]_i_4 
       (.I0(\sbox_inferred__2/block_w2_reg_reg[24]_i_9_n_0 ),
        .I1(\sbox_inferred__2/block_w2_reg_reg[24]_i_10_n_0 ),
        .O(new_sboxw[24]),
        .S(\key_mem_reg[10][96] [7]));
  MUXF7 \sbox_inferred__2/block_w2_reg_reg[24]_i_9 
       (.I0(\sbox_inferred__2/block_w2_reg_reg[24]_i_4_2 ),
        .I1(\sbox_inferred__2/block_w2_reg_reg[24]_i_4_3 ),
        .O(\sbox_inferred__2/block_w2_reg_reg[24]_i_9_n_0 ),
        .S(\key_mem_reg[10][96] [6]));
  MUXF8 \sbox_inferred__2/block_w2_reg_reg[25]_i_3 
       (.I0(\sbox_inferred__2/block_w2_reg_reg[25]_i_6_n_0 ),
        .I1(\sbox_inferred__2/block_w2_reg_reg[25]_i_7_n_0 ),
        .O(new_sboxw[25]),
        .S(\key_mem_reg[10][96] [7]));
  MUXF7 \sbox_inferred__2/block_w2_reg_reg[25]_i_6 
       (.I0(\sbox_inferred__2/block_w2_reg_reg[25]_i_3_0 ),
        .I1(\sbox_inferred__2/block_w2_reg_reg[25]_i_3_1 ),
        .O(\sbox_inferred__2/block_w2_reg_reg[25]_i_6_n_0 ),
        .S(\key_mem_reg[10][96] [6]));
  MUXF7 \sbox_inferred__2/block_w2_reg_reg[25]_i_7 
       (.I0(\sbox_inferred__2/block_w2_reg_reg[25]_i_3_2 ),
        .I1(\sbox_inferred__2/block_w2_reg_reg[25]_i_3_3 ),
        .O(\sbox_inferred__2/block_w2_reg_reg[25]_i_7_n_0 ),
        .S(\key_mem_reg[10][96] [6]));
  MUXF7 \sbox_inferred__2/block_w2_reg_reg[26]_i_10 
       (.I0(\sbox_inferred__2/block_w2_reg_reg[26]_i_4_2 ),
        .I1(\sbox_inferred__2/block_w2_reg_reg[26]_i_4_3 ),
        .O(\sbox_inferred__2/block_w2_reg_reg[26]_i_10_n_0 ),
        .S(\key_mem_reg[10][96] [6]));
  MUXF8 \sbox_inferred__2/block_w2_reg_reg[26]_i_4 
       (.I0(\sbox_inferred__2/block_w2_reg_reg[26]_i_9_n_0 ),
        .I1(\sbox_inferred__2/block_w2_reg_reg[26]_i_10_n_0 ),
        .O(new_sboxw[26]),
        .S(\key_mem_reg[10][96] [7]));
  MUXF7 \sbox_inferred__2/block_w2_reg_reg[26]_i_9 
       (.I0(\sbox_inferred__2/block_w2_reg_reg[26]_i_4_0 ),
        .I1(\sbox_inferred__2/block_w2_reg_reg[26]_i_4_1 ),
        .O(\sbox_inferred__2/block_w2_reg_reg[26]_i_9_n_0 ),
        .S(\key_mem_reg[10][96] [6]));
  MUXF8 \sbox_inferred__2/block_w2_reg_reg[27]_i_3 
       (.I0(\sbox_inferred__2/block_w2_reg_reg[27]_i_6_n_0 ),
        .I1(\sbox_inferred__2/block_w2_reg_reg[27]_i_7_n_0 ),
        .O(new_sboxw[27]),
        .S(\key_mem_reg[10][96] [7]));
  MUXF7 \sbox_inferred__2/block_w2_reg_reg[27]_i_6 
       (.I0(\sbox_inferred__2/block_w2_reg_reg[27]_i_3_0 ),
        .I1(\sbox_inferred__2/block_w2_reg_reg[27]_i_3_1 ),
        .O(\sbox_inferred__2/block_w2_reg_reg[27]_i_6_n_0 ),
        .S(\key_mem_reg[10][96] [6]));
  MUXF7 \sbox_inferred__2/block_w2_reg_reg[27]_i_7 
       (.I0(\sbox_inferred__2/block_w2_reg_reg[27]_i_3_2 ),
        .I1(\sbox_inferred__2/block_w2_reg_reg[27]_i_3_3 ),
        .O(\sbox_inferred__2/block_w2_reg_reg[27]_i_7_n_0 ),
        .S(\key_mem_reg[10][96] [6]));
  MUXF8 \sbox_inferred__2/block_w2_reg_reg[28]_i_3 
       (.I0(\sbox_inferred__2/block_w2_reg_reg[28]_i_6_n_0 ),
        .I1(\sbox_inferred__2/block_w2_reg_reg[28]_i_7_n_0 ),
        .O(new_sboxw[28]),
        .S(\key_mem_reg[10][96] [7]));
  MUXF7 \sbox_inferred__2/block_w2_reg_reg[28]_i_6 
       (.I0(\sbox_inferred__2/block_w2_reg_reg[28]_i_3_0 ),
        .I1(\sbox_inferred__2/block_w2_reg_reg[28]_i_3_1 ),
        .O(\sbox_inferred__2/block_w2_reg_reg[28]_i_6_n_0 ),
        .S(\key_mem_reg[10][96] [6]));
  MUXF7 \sbox_inferred__2/block_w2_reg_reg[28]_i_7 
       (.I0(\sbox_inferred__2/block_w2_reg_reg[28]_i_3_2 ),
        .I1(\sbox_inferred__2/block_w2_reg_reg[28]_i_3_3 ),
        .O(\sbox_inferred__2/block_w2_reg_reg[28]_i_7_n_0 ),
        .S(\key_mem_reg[10][96] [6]));
  MUXF7 \sbox_inferred__2/block_w2_reg_reg[29]_i_10 
       (.I0(\sbox_inferred__2/block_w2_reg_reg[29]_i_4_2 ),
        .I1(\sbox_inferred__2/block_w2_reg_reg[29]_i_4_3 ),
        .O(\sbox_inferred__2/block_w2_reg_reg[29]_i_10_n_0 ),
        .S(\key_mem_reg[10][96] [6]));
  MUXF8 \sbox_inferred__2/block_w2_reg_reg[29]_i_4 
       (.I0(\sbox_inferred__2/block_w2_reg_reg[29]_i_9_n_0 ),
        .I1(\sbox_inferred__2/block_w2_reg_reg[29]_i_10_n_0 ),
        .O(new_sboxw[29]),
        .S(\key_mem_reg[10][96] [7]));
  MUXF7 \sbox_inferred__2/block_w2_reg_reg[29]_i_9 
       (.I0(\sbox_inferred__2/block_w2_reg_reg[29]_i_4_0 ),
        .I1(\sbox_inferred__2/block_w2_reg_reg[29]_i_4_1 ),
        .O(\sbox_inferred__2/block_w2_reg_reg[29]_i_9_n_0 ),
        .S(\key_mem_reg[10][96] [6]));
  MUXF7 \sbox_inferred__2/block_w2_reg_reg[30]_i_10 
       (.I0(\sbox_inferred__2/block_w2_reg_reg[30]_i_4_2 ),
        .I1(\sbox_inferred__2/block_w2_reg_reg[30]_i_4_3 ),
        .O(\sbox_inferred__2/block_w2_reg_reg[30]_i_10_n_0 ),
        .S(\key_mem_reg[10][96] [6]));
  MUXF8 \sbox_inferred__2/block_w2_reg_reg[30]_i_4 
       (.I0(\sbox_inferred__2/block_w2_reg_reg[30]_i_9_n_0 ),
        .I1(\sbox_inferred__2/block_w2_reg_reg[30]_i_10_n_0 ),
        .O(new_sboxw[30]),
        .S(\key_mem_reg[10][96] [7]));
  MUXF7 \sbox_inferred__2/block_w2_reg_reg[30]_i_9 
       (.I0(\sbox_inferred__2/block_w2_reg_reg[30]_i_4_0 ),
        .I1(\sbox_inferred__2/block_w2_reg_reg[30]_i_4_1 ),
        .O(\sbox_inferred__2/block_w2_reg_reg[30]_i_9_n_0 ),
        .S(\key_mem_reg[10][96] [6]));
  MUXF7 \sbox_inferred__2/block_w2_reg_reg[31]_i_16 
       (.I0(\sbox_inferred__2/block_w2_reg_reg[31]_i_6_0 ),
        .I1(\sbox_inferred__2/block_w2_reg_reg[31]_i_6_1 ),
        .O(\sbox_inferred__2/block_w2_reg_reg[31]_i_16_n_0 ),
        .S(\key_mem_reg[10][96] [6]));
  MUXF7 \sbox_inferred__2/block_w2_reg_reg[31]_i_17 
       (.I0(\sbox_inferred__2/block_w2_reg_reg[31]_i_6_2 ),
        .I1(\sbox_inferred__2/block_w2_reg_reg[31]_i_6_3 ),
        .O(\sbox_inferred__2/block_w2_reg_reg[31]_i_17_n_0 ),
        .S(\key_mem_reg[10][96] [6]));
  MUXF8 \sbox_inferred__2/block_w2_reg_reg[31]_i_6 
       (.I0(\sbox_inferred__2/block_w2_reg_reg[31]_i_16_n_0 ),
        .I1(\sbox_inferred__2/block_w2_reg_reg[31]_i_17_n_0 ),
        .O(new_sboxw[31]),
        .S(\key_mem_reg[10][96] [7]));
endmodule

(* ORIG_REF_NAME = "aes_top" *) 
module platform_aes_top_0_2_aes_top
   (tx,
    clk,
    rx,
    config_pin);
  output [8:0]tx;
  input clk;
  input [8:0]rx;
  input [2:0]config_pin;

  wire aes128only_n_0;
  wire aes128only_n_1;
  wire aes128only_n_3;
  wire aes128only_n_4;
  wire aes_inport_n_0;
  wire aes_inport_n_2;
  wire aes_inport_n_3;
  wire aes_inport_n_38;
  wire aes_inport_n_39;
  wire aes_inport_n_4;
  wire aes_inport_n_40;
  wire aes_inport_n_41;
  wire aes_inport_n_42;
  wire aes_inport_n_43;
  wire aes_inport_n_44;
  wire aes_inport_n_45;
  wire aes_inport_n_46;
  wire aes_inport_n_47;
  wire aes_inport_n_5;
  wire aes_iset_n_0;
  wire aes_iset_n_1;
  wire aes_iset_n_12;
  wire aes_iset_n_17;
  wire aes_iset_n_18;
  wire aes_iset_n_19;
  wire aes_iset_n_2;
  wire aes_iset_n_20;
  wire aes_iset_n_21;
  wire aes_iset_n_22;
  wire aes_iset_n_23;
  wire aes_iset_n_24;
  wire aes_iset_n_27;
  wire aes_iset_n_28;
  wire aes_iset_n_30;
  wire aes_iset_n_31;
  wire aes_iset_n_4;
  wire aes_iset_n_6;
  wire aes_iset_n_67;
  wire aes_iset_n_68;
  wire aes_iset_n_69;
  wire aes_iset_n_7;
  wire aes_iset_n_70;
  wire aes_iset_n_77;
  wire aes_iset_n_78;
  wire aes_iset_n_79;
  wire aes_iset_n_8;
  wire aes_iset_n_80;
  wire aes_iset_n_81;
  wire aes_iset_n_82;
  wire aes_iset_n_83;
  wire aes_iset_n_84;
  wire aes_outport_n_11;
  wire aes_outport_n_12;
  wire aes_outport_n_13;
  wire aes_outport_n_14;
  wire aes_outport_n_15;
  wire aes_outport_n_16;
  wire aes_outport_n_17;
  wire aes_outport_n_18;
  wire aes_outport_n_19;
  wire aes_outport_n_20;
  wire aes_outport_n_21;
  wire aes_outport_n_22;
  wire aes_outport_n_23;
  wire aes_outport_n_24;
  wire aes_outport_n_25;
  wire block_reg;
  wire clk;
  wire [2:0]config_pin;
  wire encdec_reg;
  wire init_new1_out;
  wire [31:0]inport_iset32;
  wire [31:0]iset_aes32;
  wire [1:0]iset_aes_address8;
  wire iset_outport_ready32;
  wire [3:0]iset_outport_speed;
  wire key_reg;
  wire next_new2_out;
  wire [14:5]p_0_in;
  wire p_0_in13_in;
  wire [1:0]pass_count;
  wire ready_reg1;
  wire [8:0]rx;
  wire [2:0]state__0;
  wire [31:0]tmp_read_data;
  wire [8:0]tx;

  platform_aes_top_0_2_aes128only aes128only
       (.D(tmp_read_data),
        .E(aes_iset_n_31),
        .Q(iset_aes_address8),
        .\block_reg_reg[0][31]_0 (block_reg),
        .\block_reg_reg[1][31]_0 (aes_iset_n_67),
        .\block_reg_reg[2][31]_0 (aes_iset_n_24),
        .\block_reg_reg[3][31]_0 (aes_iset_n_68),
        .clk(clk),
        .config_pin(config_pin[2]),
        .\config_pin[2] (aes128only_n_0),
        .\config_pin[2]_0 (aes128only_n_1),
        .\config_pin[2]_1 (aes128only_n_3),
        .\config_pin[2]_2 (aes128only_n_4),
        .encdec_reg(encdec_reg),
        .encdec_reg_reg_0(aes_iset_n_84),
        .init_new1_out(init_new1_out),
        .\key_mem_reg[6][124] (aes_iset_n_2),
        .\key_reg_reg[0][31]_0 (key_reg),
        .\key_reg_reg[1][31]_0 (aes_iset_n_30),
        .\key_reg_reg[2][31]_0 (aes_iset_n_27),
        .\key_reg_reg[3][31]_0 (iset_aes32),
        .next_new2_out(next_new2_out),
        .\out_mem_reg[96] (aes_iset_n_28));
  platform_aes_top_0_2_aes_inport aes_inport
       (.E(aes_inport_n_41),
        .\FSM_sequential_state_reg[0] (aes_inport_n_2),
        .Q(inport_iset32),
        .clk(clk),
        .config_pin(config_pin),
        .config_pin_0_sp_1(aes_inport_n_39),
        .config_pin_1_sp_1(aes_inport_n_40),
        .\data_buffer_reg[32] (aes_iset_n_4),
        .\div_count[0]_P_i_2 (aes_iset_n_7),
        .\div_count[3]_i_2 (aes_iset_n_12),
        .\div_count[3]_i_2_0 (aes_iset_n_8),
        .\keylen_ctrl_reg[0] (aes_iset_n_23),
        .\keylen_ctrl_reg[0]_0 (aes_iset_n_6),
        .\keylen_ctrl_reg[0]_1 (aes_iset_n_70),
        .\keylen_ctrl_reg[0]_2 (aes_iset_n_1),
        .\keylen_ctrl_reg[2] (aes_iset_n_18),
        .\keylen_ctrl_reg[2]_0 (aes_iset_n_0),
        .\out_reg_reg[0]_0 (aes_inport_n_44),
        .\out_reg_reg[0]_1 (aes128only_n_0),
        .\out_reg_reg[29]_0 (aes_inport_n_42),
        .\out_reg_reg[29]_1 (aes_inport_n_43),
        .\out_reg_reg[2]_0 (aes_inport_n_3),
        .\out_reg_reg[2]_1 (aes_inport_n_4),
        .\out_reg_reg[2]_2 (aes_inport_n_45),
        .\out_reg_reg[2]_3 (aes_inport_n_47),
        .\out_reg_reg[3]_0 (aes_inport_n_5),
        .\out_reg_reg[4]_0 (aes_inport_n_38),
        .\out_reg_reg[4]_1 (aes_inport_n_46),
        .\outport_speed_reg[3] (aes_iset_n_20),
        .p_0_in13_in(p_0_in13_in),
        .ready_reg0_reg_0(aes_inport_n_0),
        .ready_reg1(ready_reg1),
        .rx(rx),
        .shi0_reg_0(aes128only_n_3),
        .state__0(state__0),
        .\wdata_reg[0] (aes_iset_n_69),
        .\wdata_reg[0]_0 (aes_iset_n_21),
        .\wdata_reg[0]_1 (aes_iset_n_22));
  platform_aes_top_0_2_aes_iset aes_iset
       (.D(inport_iset32),
        .E(aes_iset_n_31),
        .\FSM_sequential_state_reg[0]_0 (aes_iset_n_22),
        .\FSM_sequential_state_reg[0]_1 (aes_iset_n_23),
        .\FSM_sequential_state_reg[2]_0 (aes_iset_n_12),
        .\FSM_sequential_state_reg[2]_1 (aes_iset_n_69),
        .\FSM_sequential_state_reg[2]_2 (aes_iset_n_70),
        .\FSM_sequential_state_reg[2]_3 (aes128only_n_0),
        .O({aes_outport_n_11,aes_outport_n_12}),
        .Q(iset_outport_speed),
        .\address_reg_reg[0]_0 (aes_iset_n_24),
        .\address_reg_reg[0]_1 (aes_iset_n_27),
        .\address_reg_reg[0]_2 (key_reg),
        .\address_reg_reg[0]_3 (block_reg),
        .\address_reg_reg[0]_4 (aes_iset_n_68),
        .\address_reg_reg[1]_0 (iset_aes_address8),
        .\address_reg_reg[1]_1 (aes_iset_n_30),
        .\address_reg_reg[1]_2 (aes_iset_n_67),
        .\address_reg_reg[3]_0 (aes128only_n_4),
        .clk(clk),
        .\clk_count_reg[10] ({aes_outport_n_13,aes_outport_n_14}),
        .\clk_count_reg[14] ({aes_outport_n_15,aes_outport_n_16}),
        .\clk_count_reg[6] (aes_outport_n_17),
        .config_pin(config_pin),
        .\config_pin[1]_0 (aes_iset_n_20),
        .\config_pin[1]_1 (aes_iset_n_21),
        .config_pin_0_sp_1(aes_iset_n_18),
        .config_pin_1_sp_1(aes_iset_n_6),
        .config_pin_2_sp_1(aes_iset_n_2),
        .\data_buffer_reg[32]_0 (aes_inport_n_40),
        .\data_out_reg_reg[0]_0 (aes_iset_n_84),
        .\data_out_reg_reg[31]_0 (iset_aes32),
        .\data_write_state_reg[0]_0 (aes_inport_n_0),
        .\div_count_reg[0]_P_0 (aes_iset_n_7),
        .\div_count_reg[0]_P_1 (aes_inport_n_45),
        .\div_count_reg[1]_P_0 (aes_inport_n_2),
        .\div_count_reg[1]_P_1 (aes_inport_n_43),
        .\div_count_reg[1]_P_2 (aes_inport_n_3),
        .\div_count_reg[2]_0 (aes_inport_n_47),
        .\div_count_reg[2]_1 (aes_inport_n_46),
        .\div_count_reg[3]_0 (aes_iset_n_8),
        .\div_count_reg[3]_1 (aes_inport_n_42),
        .encdec_reg(encdec_reg),
        .init_new1_out(init_new1_out),
        .iset_outport_ready32(iset_outport_ready32),
        .\keylen_ctrl_reg[0]_0 (aes_iset_n_1),
        .\keylen_ctrl_reg[0]_1 (aes_inport_n_5),
        .\keylen_ctrl_reg[1]_0 (aes_inport_n_4),
        .\keylen_ctrl_reg[2]_0 (aes_iset_n_0),
        .\keylen_ctrl_reg[2]_1 (aes_inport_n_38),
        .next_new2_out(next_new2_out),
        .\out[7]_i_11_0 (aes_outport_n_25),
        .\out[7]_i_11_1 (aes_outport_n_19),
        .\out[7]_i_3 (aes_outport_n_18),
        .\outport_speed_reg[0]_0 ({p_0_in[14:13],p_0_in[10:9],p_0_in[6:5]}),
        .\outport_speed_reg[1]_0 (aes_iset_n_17),
        .\outport_speed_reg[1]_1 (aes_iset_n_78),
        .\outport_speed_reg[1]_2 (aes_iset_n_82),
        .\outport_speed_reg[2]_0 (aes_iset_n_80),
        .\outport_speed_reg[2]_1 (aes_iset_n_81),
        .\outport_speed_reg[2]_2 (aes_iset_n_83),
        .\outport_speed_reg[3]_0 (aes_iset_n_77),
        .\outport_speed_reg[3]_1 (aes_iset_n_79),
        .\outport_speed_reg[3]_2 (aes_inport_n_41),
        .p_0_in13_in(p_0_in13_in),
        .pass_count(pass_count),
        .read_en_reg_0(aes_iset_n_19),
        .read_en_reg_1(aes128only_n_1),
        .ready_reg0_reg(aes_iset_n_4),
        .ready_reg1(ready_reg1),
        .state__0(state__0),
        .valid_reg(aes_outport_n_20),
        .valid_reg_0(aes_outport_n_24),
        .valid_reg_1(aes_outport_n_23),
        .valid_reg_2(aes_outport_n_22),
        .valid_reg_3(aes_outport_n_21),
        .\wcount_reg[0]_0 (aes_iset_n_28),
        .\wdata_reg[0]_0 (aes_inport_n_44),
        .\wdata_reg[0]_1 (aes_inport_n_39));
  platform_aes_top_0_2_aes_outport aes_outport
       (.D({p_0_in[14:13],p_0_in[10:9],p_0_in[6:5]}),
        .\FSM_sequential_pass_count_reg[0]_0 (aes_iset_n_19),
        .O({aes_outport_n_11,aes_outport_n_12}),
        .Q(iset_outport_speed),
        .clk(clk),
        .\clk_count_reg[0]_0 (aes_outport_n_24),
        .\clk_count_reg[0]_1 (aes128only_n_0),
        .\clk_count_reg[12]_0 ({aes_outport_n_13,aes_outport_n_14}),
        .\clk_count_reg[12]_1 (aes_outport_n_22),
        .\clk_count_reg[15]_0 (aes_outport_n_17),
        .\clk_count_reg[16]_0 ({aes_outport_n_15,aes_outport_n_16}),
        .\clk_count_reg[16]_1 (aes_outport_n_20),
        .\clk_count_reg[16]_2 (aes_outport_n_25),
        .\clk_count_reg[19]_0 (aes_iset_n_80),
        .\clk_count_reg[4]_0 (aes_outport_n_23),
        .\clk_count_reg[7]_0 (aes_iset_n_82),
        .\clk_count_reg[8]_0 (aes_outport_n_21),
        .\clk_count_reg[8]_1 (aes_iset_n_78),
        .config_pin(config_pin[2]),
        .iset_outport_ready32(iset_outport_ready32),
        .\out[7]_i_22 (aes_iset_n_81),
        .\out[7]_i_9_0 (aes_iset_n_17),
        .\out_mem_reg[127]_0 (tmp_read_data),
        .\out_reg[0]_0 (aes_iset_n_77),
        .\out_reg[0]_1 (aes_iset_n_79),
        .\outport_speed_reg[2] (aes_outport_n_18),
        .\outport_speed_reg[2]_0 (aes_outport_n_19),
        .pass_count(pass_count),
        .tx(tx),
        .valid_reg_0(aes_iset_n_83));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
