

================================================================
== Vivado HLS Report for 'algo_b'
================================================================
* Date:           Fri Jun 25 16:35:53 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        proj_b
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.485|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   14|   14|    3|    3| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------------------------------+-------------------+-----+-----+-----+-----+----------+
        |                                        |                   |  Latency  |  Interval | Pipeline |
        |                Instance                |       Module      | min | max | min | max |   Type   |
        +----------------------------------------+-------------------+-----+-----+-----+-----+----------+
        |grp_myproject_fu_321                    |myproject          |   14|   14|    3|    3| function |
        |b_tag_input_V_make_inputs_10u_s_fu_328  |make_inputs_10u_s  |    0|    0|    1|    1| function |
        +----------------------------------------+-------------------+-----+-----+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      0|        0|       44|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        1|   2014|    21810|   139929|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       30|    -|
|Register             |        -|      -|        8|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        1|   2014|    21818|   140003|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |    ~0   |     88|        2|       35|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |    ~0   |     29|    ~0   |       11|    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+-------------------+---------+-------+-------+--------+-----+
    |                Instance                |       Module      | BRAM_18K| DSP48E|   FF  |   LUT  | URAM|
    +----------------------------------------+-------------------+---------+-------+-------+--------+-----+
    |b_tag_input_V_make_inputs_10u_s_fu_328  |make_inputs_10u_s  |        0|      0|      0|     720|    0|
    |grp_myproject_fu_321                    |myproject          |        1|   2014|  21810|  139209|    0|
    +----------------------------------------+-------------------+---------+-------+-------+--------+-----+
    |Total                                   |                   |        1|   2014|  21810|  139929|    0|
    +----------------------------------------+-------------------+---------+-------+-------+--------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |r_V_fu_357_p2              |     *    |      0|  0|  40|           8|           7|
    |ap_block_pp0_stage0_11001  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0|  44|          10|          10|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  30|          6|    2|          6|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+---+----+-----+-----------+
    |             Name            | FF| LUT| Bits| Const Bits|
    +-----------------------------+---+----+-----+-----------+
    |ap_CS_fsm                    |  3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0_reg  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2      |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3      |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4      |  1|   0|    1|          0|
    +-----------------------------+---+----+-----+-----------+
    |Total                        |  8|   0|    8|          0|
    +-----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |    algo_b    | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |    algo_b    | return value |
|ap_start    |  in |    1| ap_ctrl_hs |    algo_b    | return value |
|ap_done     | out |    1| ap_ctrl_hs |    algo_b    | return value |
|ap_idle     | out |    1| ap_ctrl_hs |    algo_b    | return value |
|ap_ready    | out |    1| ap_ctrl_hs |    algo_b    | return value |
|input_0_V   |  in |   64|   ap_none  |   input_0_V  |    pointer   |
|input_1_V   |  in |   64|   ap_none  |   input_1_V  |    pointer   |
|input_2_V   |  in |   64|   ap_none  |   input_2_V  |    pointer   |
|input_3_V   |  in |   64|   ap_none  |   input_3_V  |    pointer   |
|input_4_V   |  in |   64|   ap_none  |   input_4_V  |    pointer   |
|input_5_V   |  in |   64|   ap_none  |   input_5_V  |    pointer   |
|input_6_V   |  in |   64|   ap_none  |   input_6_V  |    pointer   |
|input_7_V   |  in |   64|   ap_none  |   input_7_V  |    pointer   |
|input_8_V   |  in |   64|   ap_none  |   input_8_V  |    pointer   |
|input_9_V   |  in |   64|   ap_none  |   input_9_V  |    pointer   |
|output_0_V  | out |   64|   ap_none  |  output_0_V  |    pointer   |
+------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 1
  Pipeline-0 : II = 3, D = 15, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.48>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%input_0_V_read = call i64 @_ssdm_op_Read.ap_auto.i64P(i64* %input_0_V)"   --->   Operation 16 'read' 'input_0_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%input_1_V_read = call i64 @_ssdm_op_Read.ap_auto.i64P(i64* %input_1_V)"   --->   Operation 17 'read' 'input_1_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%input_2_V_read = call i64 @_ssdm_op_Read.ap_auto.i64P(i64* %input_2_V)"   --->   Operation 18 'read' 'input_2_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%input_3_V_read = call i64 @_ssdm_op_Read.ap_auto.i64P(i64* %input_3_V)"   --->   Operation 19 'read' 'input_3_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%input_4_V_read = call i64 @_ssdm_op_Read.ap_auto.i64P(i64* %input_4_V)"   --->   Operation 20 'read' 'input_4_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%input_5_V_read = call i64 @_ssdm_op_Read.ap_auto.i64P(i64* %input_5_V)"   --->   Operation 21 'read' 'input_5_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%input_6_V_read = call i64 @_ssdm_op_Read.ap_auto.i64P(i64* %input_6_V)"   --->   Operation 22 'read' 'input_6_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%input_7_V_read = call i64 @_ssdm_op_Read.ap_auto.i64P(i64* %input_7_V)"   --->   Operation 23 'read' 'input_7_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%input_8_V_read = call i64 @_ssdm_op_Read.ap_auto.i64P(i64* %input_8_V)"   --->   Operation 24 'read' 'input_8_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%input_9_V_read = call i64 @_ssdm_op_Read.ap_auto.i64P(i64* %input_9_V)"   --->   Operation 25 'read' 'input_9_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.49ns)   --->   "%b_tag_input_V = call fastcc i2080 @"make_inputs<10u>"(i64 %input_0_V_read, i64 %input_1_V_read, i64 %input_2_V_read, i64 %input_3_V_read, i64 %input_4_V_read, i64 %input_5_V_read, i64 %input_6_V_read, i64 %input_7_V_read, i64 %input_8_V_read, i64 %input_9_V_read)"   --->   Operation 26 'call' 'b_tag_input_V' <Predicate = true> <Delay = 0.49> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 27 [15/15] (3.98ns)   --->   "%b_tag_output_0_V = call fastcc i8 @myproject(i2080 %b_tag_input_V)"   --->   Operation 27 'call' 'b_tag_output_0_V' <Predicate = true> <Delay = 3.98> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 4.45>
ST_2 : Operation 28 [14/15] (4.45ns)   --->   "%b_tag_output_0_V = call fastcc i8 @myproject(i2080 %b_tag_input_V)"   --->   Operation 28 'call' 'b_tag_output_0_V' <Predicate = true> <Delay = 4.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 4.45>
ST_3 : Operation 29 [13/15] (4.45ns)   --->   "%b_tag_output_0_V = call fastcc i8 @myproject(i2080 %b_tag_input_V)"   --->   Operation 29 'call' 'b_tag_output_0_V' <Predicate = true> <Delay = 4.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 4.45>
ST_4 : Operation 30 [12/15] (4.45ns)   --->   "%b_tag_output_0_V = call fastcc i8 @myproject(i2080 %b_tag_input_V)"   --->   Operation 30 'call' 'b_tag_output_0_V' <Predicate = true> <Delay = 4.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 4.45>
ST_5 : Operation 31 [11/15] (4.45ns)   --->   "%b_tag_output_0_V = call fastcc i8 @myproject(i2080 %b_tag_input_V)"   --->   Operation 31 'call' 'b_tag_output_0_V' <Predicate = true> <Delay = 4.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 4.45>
ST_6 : Operation 32 [10/15] (4.45ns)   --->   "%b_tag_output_0_V = call fastcc i8 @myproject(i2080 %b_tag_input_V)"   --->   Operation 32 'call' 'b_tag_output_0_V' <Predicate = true> <Delay = 4.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 4.45>
ST_7 : Operation 33 [9/15] (4.45ns)   --->   "%b_tag_output_0_V = call fastcc i8 @myproject(i2080 %b_tag_input_V)"   --->   Operation 33 'call' 'b_tag_output_0_V' <Predicate = true> <Delay = 4.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 4.45>
ST_8 : Operation 34 [8/15] (4.45ns)   --->   "%b_tag_output_0_V = call fastcc i8 @myproject(i2080 %b_tag_input_V)"   --->   Operation 34 'call' 'b_tag_output_0_V' <Predicate = true> <Delay = 4.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 4.45>
ST_9 : Operation 35 [7/15] (4.45ns)   --->   "%b_tag_output_0_V = call fastcc i8 @myproject(i2080 %b_tag_input_V)"   --->   Operation 35 'call' 'b_tag_output_0_V' <Predicate = true> <Delay = 4.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 4.45>
ST_10 : Operation 36 [6/15] (4.45ns)   --->   "%b_tag_output_0_V = call fastcc i8 @myproject(i2080 %b_tag_input_V)"   --->   Operation 36 'call' 'b_tag_output_0_V' <Predicate = true> <Delay = 4.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 4.45>
ST_11 : Operation 37 [5/15] (4.45ns)   --->   "%b_tag_output_0_V = call fastcc i8 @myproject(i2080 %b_tag_input_V)"   --->   Operation 37 'call' 'b_tag_output_0_V' <Predicate = true> <Delay = 4.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 4.45>
ST_12 : Operation 38 [4/15] (4.45ns)   --->   "%b_tag_output_0_V = call fastcc i8 @myproject(i2080 %b_tag_input_V)"   --->   Operation 38 'call' 'b_tag_output_0_V' <Predicate = true> <Delay = 4.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 4.45>
ST_13 : Operation 39 [3/15] (4.45ns)   --->   "%b_tag_output_0_V = call fastcc i8 @myproject(i2080 %b_tag_input_V)"   --->   Operation 39 'call' 'b_tag_output_0_V' <Predicate = true> <Delay = 4.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 4.45>
ST_14 : Operation 40 [2/15] (4.45ns)   --->   "%b_tag_output_0_V = call fastcc i8 @myproject(i2080 %b_tag_input_V)"   --->   Operation 40 'call' 'b_tag_output_0_V' <Predicate = true> <Delay = 4.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 2.70>
ST_15 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %output_53_V), !map !169"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %output_52_V), !map !175"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %output_51_V), !map !181"   --->   Operation 43 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %output_50_V), !map !187"   --->   Operation 44 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %output_49_V), !map !193"   --->   Operation 45 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %output_48_V), !map !199"   --->   Operation 46 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %output_47_V), !map !205"   --->   Operation 47 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %output_46_V), !map !211"   --->   Operation 48 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %output_45_V), !map !217"   --->   Operation 49 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %output_44_V), !map !223"   --->   Operation 50 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %output_43_V), !map !229"   --->   Operation 51 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %output_42_V), !map !235"   --->   Operation 52 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %output_41_V), !map !241"   --->   Operation 53 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %output_40_V), !map !247"   --->   Operation 54 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %output_39_V), !map !253"   --->   Operation 55 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %output_38_V), !map !259"   --->   Operation 56 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %output_37_V), !map !265"   --->   Operation 57 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %output_36_V), !map !271"   --->   Operation 58 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %output_35_V), !map !277"   --->   Operation 59 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %output_34_V), !map !283"   --->   Operation 60 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %output_33_V), !map !289"   --->   Operation 61 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %output_32_V), !map !295"   --->   Operation 62 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %output_31_V), !map !301"   --->   Operation 63 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %output_30_V), !map !307"   --->   Operation 64 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %output_29_V), !map !313"   --->   Operation 65 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %output_28_V), !map !319"   --->   Operation 66 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %output_27_V), !map !325"   --->   Operation 67 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %output_26_V), !map !331"   --->   Operation 68 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %output_25_V), !map !337"   --->   Operation 69 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %output_24_V), !map !343"   --->   Operation 70 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %output_23_V), !map !349"   --->   Operation 71 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %output_22_V), !map !355"   --->   Operation 72 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %output_21_V), !map !361"   --->   Operation 73 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %output_20_V), !map !367"   --->   Operation 74 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %output_19_V), !map !373"   --->   Operation 75 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %output_18_V), !map !379"   --->   Operation 76 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %output_17_V), !map !385"   --->   Operation 77 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %output_16_V), !map !391"   --->   Operation 78 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %output_15_V), !map !397"   --->   Operation 79 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %output_14_V), !map !403"   --->   Operation 80 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %output_13_V), !map !409"   --->   Operation 81 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %output_12_V), !map !415"   --->   Operation 82 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %output_11_V), !map !421"   --->   Operation 83 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %output_10_V), !map !427"   --->   Operation 84 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %output_9_V), !map !433"   --->   Operation 85 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %output_8_V), !map !439"   --->   Operation 86 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %output_7_V), !map !445"   --->   Operation 87 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %output_6_V), !map !451"   --->   Operation 88 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %output_5_V), !map !457"   --->   Operation 89 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %output_4_V), !map !463"   --->   Operation 90 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %output_3_V), !map !469"   --->   Operation 91 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %output_2_V), !map !475"   --->   Operation 92 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %output_1_V), !map !481"   --->   Operation 93 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %output_0_V), !map !487"   --->   Operation 94 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %input_53_V), !map !493"   --->   Operation 95 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %input_52_V), !map !497"   --->   Operation 96 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %input_51_V), !map !501"   --->   Operation 97 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %input_50_V), !map !505"   --->   Operation 98 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %input_49_V), !map !509"   --->   Operation 99 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %input_48_V), !map !513"   --->   Operation 100 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %input_47_V), !map !517"   --->   Operation 101 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %input_46_V), !map !521"   --->   Operation 102 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %input_45_V), !map !525"   --->   Operation 103 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %input_44_V), !map !529"   --->   Operation 104 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %input_43_V), !map !533"   --->   Operation 105 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %input_42_V), !map !537"   --->   Operation 106 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %input_41_V), !map !541"   --->   Operation 107 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %input_40_V), !map !545"   --->   Operation 108 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %input_39_V), !map !549"   --->   Operation 109 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %input_38_V), !map !553"   --->   Operation 110 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %input_37_V), !map !557"   --->   Operation 111 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %input_36_V), !map !561"   --->   Operation 112 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %input_35_V), !map !565"   --->   Operation 113 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %input_34_V), !map !569"   --->   Operation 114 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %input_33_V), !map !573"   --->   Operation 115 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %input_32_V), !map !577"   --->   Operation 116 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %input_31_V), !map !581"   --->   Operation 117 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %input_30_V), !map !585"   --->   Operation 118 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %input_29_V), !map !589"   --->   Operation 119 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %input_28_V), !map !593"   --->   Operation 120 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %input_27_V), !map !597"   --->   Operation 121 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %input_26_V), !map !601"   --->   Operation 122 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %input_25_V), !map !605"   --->   Operation 123 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %input_24_V), !map !609"   --->   Operation 124 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %input_23_V), !map !613"   --->   Operation 125 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %input_22_V), !map !617"   --->   Operation 126 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %input_21_V), !map !621"   --->   Operation 127 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 128 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %input_20_V), !map !625"   --->   Operation 128 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 129 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %input_19_V), !map !629"   --->   Operation 129 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %input_18_V), !map !633"   --->   Operation 130 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 131 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %input_17_V), !map !637"   --->   Operation 131 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %input_16_V), !map !641"   --->   Operation 132 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %input_15_V), !map !645"   --->   Operation 133 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %input_14_V), !map !649"   --->   Operation 134 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 135 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %input_13_V), !map !653"   --->   Operation 135 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %input_12_V), !map !657"   --->   Operation 136 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 137 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %input_11_V), !map !661"   --->   Operation 137 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %input_10_V), !map !665"   --->   Operation 138 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 139 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %input_9_V), !map !669"   --->   Operation 139 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 140 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %input_8_V), !map !673"   --->   Operation 140 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 141 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %input_7_V), !map !677"   --->   Operation 141 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 142 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %input_6_V), !map !681"   --->   Operation 142 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %input_5_V), !map !685"   --->   Operation 143 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %input_4_V), !map !689"   --->   Operation 144 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 145 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %input_3_V), !map !693"   --->   Operation 145 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %input_2_V), !map !697"   --->   Operation 146 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 147 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %input_1_V), !map !701"   --->   Operation 147 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %input_0_V), !map !705"   --->   Operation 148 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 149 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @algo_b_str) nounwind"   --->   Operation 149 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 150 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %output_0_V, i64* %output_1_V, i64* %output_2_V, i64* %output_3_V, i64* %output_4_V, i64* %output_5_V, i64* %output_6_V, i64* %output_7_V, i64* %output_8_V, i64* %output_9_V, i64* %output_10_V, i64* %output_11_V, i64* %output_12_V, i64* %output_13_V, i64* %output_14_V, i64* %output_15_V, i64* %output_16_V, i64* %output_17_V, i64* %output_18_V, i64* %output_19_V, i64* %output_20_V, i64* %output_21_V, i64* %output_22_V, i64* %output_23_V, i64* %output_24_V, i64* %output_25_V, i64* %output_26_V, i64* %output_27_V, i64* %output_28_V, i64* %output_29_V, i64* %output_30_V, i64* %output_31_V, i64* %output_32_V, i64* %output_33_V, i64* %output_34_V, i64* %output_35_V, i64* %output_36_V, i64* %output_37_V, i64* %output_38_V, i64* %output_39_V, i64* %output_40_V, i64* %output_41_V, i64* %output_42_V, i64* %output_43_V, i64* %output_44_V, i64* %output_45_V, i64* %output_46_V, i64* %output_47_V, i64* %output_48_V, i64* %output_49_V, i64* %output_50_V, i64* %output_51_V, i64* %output_52_V, i64* %output_53_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str12, i32 0, i32 0, [1 x i8]* @p_str12, [1 x i8]* @p_str12, [1 x i8]* @p_str12, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str12, [1 x i8]* @p_str12) nounwind" [firmware/algo_b.cpp:41]   --->   Operation 150 'specinterface' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 151 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str12) nounwind" [firmware/algo_b.cpp:42]   --->   Operation 151 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 152 [1/15] (1.15ns)   --->   "%b_tag_output_0_V = call fastcc i8 @myproject(i2080 %b_tag_input_V)"   --->   Operation 152 'call' 'b_tag_output_0_V' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i8 %b_tag_output_0_V to i24" [firmware/algo_b.cpp:53]   --->   Operation 153 'zext' 'zext_ln1116' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 154 [1/1] (1.55ns)   --->   "%r_V = mul i24 %zext_ln1116, 100" [firmware/algo_b.cpp:53]   --->   Operation 154 'mul' 'r_V' <Predicate = true> <Delay = 1.55> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 155 [1/1] (0.00ns)   --->   "%tmp = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %r_V, i32 8, i32 23)" [firmware/algo_b.cpp:53]   --->   Operation 155 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln835 = sext i16 %tmp to i17" [firmware/algo_b.cpp:53]   --->   Operation 156 'sext' 'sext_ln835' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln359 = sext i17 %sext_ln835 to i64" [firmware/algo_b.cpp:53]   --->   Operation 157 'sext' 'sext_ln359' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 158 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i64P(i64* %output_0_V, i64 %sext_ln359)" [firmware/algo_b.cpp:53]   --->   Operation 158 'write' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 159 [1/1] (0.00ns)   --->   "ret void" [firmware/algo_b.cpp:54]   --->   Operation 159 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_4_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_5_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_6_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_7_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_8_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_9_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_10_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_11_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_12_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_13_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_14_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_15_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_16_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_17_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_18_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_19_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_20_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_21_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_22_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_23_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_24_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_25_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_26_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_27_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_28_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_29_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_30_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_31_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_32_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_33_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_34_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_35_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_36_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_37_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_38_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_39_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_40_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_41_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_42_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_43_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_44_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_45_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_46_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_47_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_48_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_49_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_50_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_51_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_52_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_53_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_1_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_2_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_3_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_4_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_5_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_6_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_7_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_8_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_9_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_10_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_11_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_12_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_13_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_14_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_15_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_16_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_17_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_18_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_19_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_20_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_21_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_22_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_23_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_24_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_25_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_26_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_27_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_28_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_29_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_30_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_31_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_32_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_33_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_34_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_35_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_36_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_37_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_38_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_39_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_40_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_41_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_42_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_43_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_44_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_45_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_46_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_47_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_48_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_49_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_50_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_51_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_52_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_53_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sigmoid_table1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
input_0_V_read     (read         ) [ 0000000000000000]
input_1_V_read     (read         ) [ 0000000000000000]
input_2_V_read     (read         ) [ 0000000000000000]
input_3_V_read     (read         ) [ 0000000000000000]
input_4_V_read     (read         ) [ 0000000000000000]
input_5_V_read     (read         ) [ 0000000000000000]
input_6_V_read     (read         ) [ 0000000000000000]
input_7_V_read     (read         ) [ 0000000000000000]
input_8_V_read     (read         ) [ 0000000000000000]
input_9_V_read     (read         ) [ 0000000000000000]
b_tag_input_V      (call         ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
spectopmodule_ln0  (spectopmodule) [ 0000000000000000]
specinterface_ln41 (specinterface) [ 0000000000000000]
specpipeline_ln42  (specpipeline ) [ 0000000000000000]
b_tag_output_0_V   (call         ) [ 0000000000000000]
zext_ln1116        (zext         ) [ 0000000000000000]
r_V                (mul          ) [ 0000000000000000]
tmp                (partselect   ) [ 0000000000000000]
sext_ln835         (sext         ) [ 0000000000000000]
sext_ln359         (sext         ) [ 0000000000000000]
write_ln53         (write        ) [ 0000000000000000]
ret_ln54           (ret          ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_3_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_4_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_4_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_5_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_5_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_6_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_6_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="input_7_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_7_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="input_8_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_8_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="input_9_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_9_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="input_10_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_10_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="input_11_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_11_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="input_12_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_12_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="input_13_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_13_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="input_14_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_14_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="input_15_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_15_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="input_16_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_16_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="input_17_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_17_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="input_18_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_18_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="input_19_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_19_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="input_20_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_20_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="input_21_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_21_V"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="input_22_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_22_V"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="input_23_V">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_23_V"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="input_24_V">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_24_V"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="input_25_V">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_25_V"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="input_26_V">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_26_V"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="input_27_V">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_27_V"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="input_28_V">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_28_V"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="input_29_V">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_29_V"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="input_30_V">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_30_V"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="input_31_V">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_31_V"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="input_32_V">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_32_V"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="input_33_V">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_33_V"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="input_34_V">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_34_V"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="input_35_V">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_35_V"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="input_36_V">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_36_V"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="input_37_V">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_37_V"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="input_38_V">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_38_V"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="input_39_V">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_39_V"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="input_40_V">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_40_V"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="input_41_V">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_41_V"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="input_42_V">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_42_V"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="input_43_V">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_43_V"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="input_44_V">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_44_V"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="input_45_V">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_45_V"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="input_46_V">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_46_V"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="input_47_V">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_47_V"/></StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="input_48_V">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_48_V"/></StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="input_49_V">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_49_V"/></StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="input_50_V">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_50_V"/></StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="input_51_V">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_51_V"/></StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="input_52_V">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_52_V"/></StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="input_53_V">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_53_V"/></StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="output_0_V">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_0_V"/></StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="output_1_V">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_1_V"/></StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="output_2_V">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_2_V"/></StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="output_3_V">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_3_V"/></StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="output_4_V">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_4_V"/></StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="output_5_V">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_5_V"/></StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="output_6_V">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_6_V"/></StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="output_7_V">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_7_V"/></StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="output_8_V">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_8_V"/></StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="output_9_V">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_9_V"/></StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="output_10_V">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_10_V"/></StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="output_11_V">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_11_V"/></StgValue>
</bind>
</comp>

<comp id="132" class="1000" name="output_12_V">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_12_V"/></StgValue>
</bind>
</comp>

<comp id="134" class="1000" name="output_13_V">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_13_V"/></StgValue>
</bind>
</comp>

<comp id="136" class="1000" name="output_14_V">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_14_V"/></StgValue>
</bind>
</comp>

<comp id="138" class="1000" name="output_15_V">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_15_V"/></StgValue>
</bind>
</comp>

<comp id="140" class="1000" name="output_16_V">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_16_V"/></StgValue>
</bind>
</comp>

<comp id="142" class="1000" name="output_17_V">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_17_V"/></StgValue>
</bind>
</comp>

<comp id="144" class="1000" name="output_18_V">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_18_V"/></StgValue>
</bind>
</comp>

<comp id="146" class="1000" name="output_19_V">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_19_V"/></StgValue>
</bind>
</comp>

<comp id="148" class="1000" name="output_20_V">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_20_V"/></StgValue>
</bind>
</comp>

<comp id="150" class="1000" name="output_21_V">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_21_V"/></StgValue>
</bind>
</comp>

<comp id="152" class="1000" name="output_22_V">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_22_V"/></StgValue>
</bind>
</comp>

<comp id="154" class="1000" name="output_23_V">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_23_V"/></StgValue>
</bind>
</comp>

<comp id="156" class="1000" name="output_24_V">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_24_V"/></StgValue>
</bind>
</comp>

<comp id="158" class="1000" name="output_25_V">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_25_V"/></StgValue>
</bind>
</comp>

<comp id="160" class="1000" name="output_26_V">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_26_V"/></StgValue>
</bind>
</comp>

<comp id="162" class="1000" name="output_27_V">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_27_V"/></StgValue>
</bind>
</comp>

<comp id="164" class="1000" name="output_28_V">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_28_V"/></StgValue>
</bind>
</comp>

<comp id="166" class="1000" name="output_29_V">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_29_V"/></StgValue>
</bind>
</comp>

<comp id="168" class="1000" name="output_30_V">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_30_V"/></StgValue>
</bind>
</comp>

<comp id="170" class="1000" name="output_31_V">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_31_V"/></StgValue>
</bind>
</comp>

<comp id="172" class="1000" name="output_32_V">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_32_V"/></StgValue>
</bind>
</comp>

<comp id="174" class="1000" name="output_33_V">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_33_V"/></StgValue>
</bind>
</comp>

<comp id="176" class="1000" name="output_34_V">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_34_V"/></StgValue>
</bind>
</comp>

<comp id="178" class="1000" name="output_35_V">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_35_V"/></StgValue>
</bind>
</comp>

<comp id="180" class="1000" name="output_36_V">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_36_V"/></StgValue>
</bind>
</comp>

<comp id="182" class="1000" name="output_37_V">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_37_V"/></StgValue>
</bind>
</comp>

<comp id="184" class="1000" name="output_38_V">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_38_V"/></StgValue>
</bind>
</comp>

<comp id="186" class="1000" name="output_39_V">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_39_V"/></StgValue>
</bind>
</comp>

<comp id="188" class="1000" name="output_40_V">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_40_V"/></StgValue>
</bind>
</comp>

<comp id="190" class="1000" name="output_41_V">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_41_V"/></StgValue>
</bind>
</comp>

<comp id="192" class="1000" name="output_42_V">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_42_V"/></StgValue>
</bind>
</comp>

<comp id="194" class="1000" name="output_43_V">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_43_V"/></StgValue>
</bind>
</comp>

<comp id="196" class="1000" name="output_44_V">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_44_V"/></StgValue>
</bind>
</comp>

<comp id="198" class="1000" name="output_45_V">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_45_V"/></StgValue>
</bind>
</comp>

<comp id="200" class="1000" name="output_46_V">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_46_V"/></StgValue>
</bind>
</comp>

<comp id="202" class="1000" name="output_47_V">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_47_V"/></StgValue>
</bind>
</comp>

<comp id="204" class="1000" name="output_48_V">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_48_V"/></StgValue>
</bind>
</comp>

<comp id="206" class="1000" name="output_49_V">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_49_V"/></StgValue>
</bind>
</comp>

<comp id="208" class="1000" name="output_50_V">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_50_V"/></StgValue>
</bind>
</comp>

<comp id="210" class="1000" name="output_51_V">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_51_V"/></StgValue>
</bind>
</comp>

<comp id="212" class="1000" name="output_52_V">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_52_V"/></StgValue>
</bind>
</comp>

<comp id="214" class="1000" name="output_53_V">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_53_V"/></StgValue>
</bind>
</comp>

<comp id="216" class="1000" name="sigmoid_table1">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sigmoid_table1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64P"/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="make_inputs<10u>"/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="myproject"/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="algo_b_str"/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i64P"/></StgValue>
</bind>
</comp>

<comp id="254" class="1004" name="input_0_V_read_read_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="64" slack="0"/>
<pin id="256" dir="0" index="1" bw="64" slack="0"/>
<pin id="257" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_0_V_read/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="input_1_V_read_read_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="64" slack="0"/>
<pin id="262" dir="0" index="1" bw="64" slack="0"/>
<pin id="263" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_1_V_read/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="input_2_V_read_read_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="64" slack="0"/>
<pin id="268" dir="0" index="1" bw="64" slack="0"/>
<pin id="269" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_2_V_read/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="input_3_V_read_read_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="64" slack="0"/>
<pin id="274" dir="0" index="1" bw="64" slack="0"/>
<pin id="275" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_3_V_read/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="input_4_V_read_read_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="64" slack="0"/>
<pin id="280" dir="0" index="1" bw="64" slack="0"/>
<pin id="281" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_4_V_read/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="input_5_V_read_read_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="64" slack="0"/>
<pin id="286" dir="0" index="1" bw="64" slack="0"/>
<pin id="287" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_5_V_read/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="input_6_V_read_read_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="64" slack="0"/>
<pin id="292" dir="0" index="1" bw="64" slack="0"/>
<pin id="293" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_6_V_read/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="input_7_V_read_read_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="64" slack="0"/>
<pin id="298" dir="0" index="1" bw="64" slack="0"/>
<pin id="299" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_7_V_read/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="input_8_V_read_read_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="64" slack="0"/>
<pin id="304" dir="0" index="1" bw="64" slack="0"/>
<pin id="305" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_8_V_read/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="input_9_V_read_read_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="64" slack="0"/>
<pin id="310" dir="0" index="1" bw="64" slack="0"/>
<pin id="311" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_9_V_read/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="write_ln53_write_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="0" slack="0"/>
<pin id="316" dir="0" index="1" bw="64" slack="0"/>
<pin id="317" dir="0" index="2" bw="16" slack="0"/>
<pin id="318" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln53/15 "/>
</bind>
</comp>

<comp id="321" class="1004" name="grp_myproject_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="8" slack="0"/>
<pin id="323" dir="0" index="1" bw="2080" slack="0"/>
<pin id="324" dir="0" index="2" bw="10" slack="0"/>
<pin id="325" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="b_tag_output_0_V/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="b_tag_input_V_make_inputs_10u_s_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="2080" slack="0"/>
<pin id="330" dir="0" index="1" bw="64" slack="0"/>
<pin id="331" dir="0" index="2" bw="64" slack="0"/>
<pin id="332" dir="0" index="3" bw="64" slack="0"/>
<pin id="333" dir="0" index="4" bw="64" slack="0"/>
<pin id="334" dir="0" index="5" bw="64" slack="0"/>
<pin id="335" dir="0" index="6" bw="64" slack="0"/>
<pin id="336" dir="0" index="7" bw="64" slack="0"/>
<pin id="337" dir="0" index="8" bw="64" slack="0"/>
<pin id="338" dir="0" index="9" bw="64" slack="0"/>
<pin id="339" dir="0" index="10" bw="64" slack="0"/>
<pin id="340" dir="1" index="11" bw="2080" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="b_tag_input_V/1 "/>
</bind>
</comp>

<comp id="353" class="1004" name="zext_ln1116_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="8" slack="0"/>
<pin id="355" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116/15 "/>
</bind>
</comp>

<comp id="357" class="1004" name="r_V_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="8" slack="0"/>
<pin id="359" dir="0" index="1" bw="8" slack="0"/>
<pin id="360" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/15 "/>
</bind>
</comp>

<comp id="363" class="1004" name="tmp_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="16" slack="0"/>
<pin id="365" dir="0" index="1" bw="16" slack="0"/>
<pin id="366" dir="0" index="2" bw="5" slack="0"/>
<pin id="367" dir="0" index="3" bw="6" slack="0"/>
<pin id="368" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/15 "/>
</bind>
</comp>

<comp id="373" class="1004" name="sext_ln835_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="16" slack="0"/>
<pin id="375" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln835/15 "/>
</bind>
</comp>

<comp id="377" class="1004" name="sext_ln359_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="16" slack="0"/>
<pin id="379" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln359/15 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="258"><net_src comp="218" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="0" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="218" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="2" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="218" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="4" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="218" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="6" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="218" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="8" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="218" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="10" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="218" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="12" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="218" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="14" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="218" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="16" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="218" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="18" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="319"><net_src comp="252" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="108" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="326"><net_src comp="222" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="327"><net_src comp="216" pin="0"/><net_sink comp="321" pin=2"/></net>

<net id="341"><net_src comp="220" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="342"><net_src comp="254" pin="2"/><net_sink comp="328" pin=1"/></net>

<net id="343"><net_src comp="260" pin="2"/><net_sink comp="328" pin=2"/></net>

<net id="344"><net_src comp="266" pin="2"/><net_sink comp="328" pin=3"/></net>

<net id="345"><net_src comp="272" pin="2"/><net_sink comp="328" pin=4"/></net>

<net id="346"><net_src comp="278" pin="2"/><net_sink comp="328" pin=5"/></net>

<net id="347"><net_src comp="284" pin="2"/><net_sink comp="328" pin=6"/></net>

<net id="348"><net_src comp="290" pin="2"/><net_sink comp="328" pin=7"/></net>

<net id="349"><net_src comp="296" pin="2"/><net_sink comp="328" pin=8"/></net>

<net id="350"><net_src comp="302" pin="2"/><net_sink comp="328" pin=9"/></net>

<net id="351"><net_src comp="308" pin="2"/><net_sink comp="328" pin=10"/></net>

<net id="352"><net_src comp="328" pin="11"/><net_sink comp="321" pin=1"/></net>

<net id="356"><net_src comp="321" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="361"><net_src comp="353" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="244" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="369"><net_src comp="246" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="370"><net_src comp="357" pin="2"/><net_sink comp="363" pin=1"/></net>

<net id="371"><net_src comp="248" pin="0"/><net_sink comp="363" pin=2"/></net>

<net id="372"><net_src comp="250" pin="0"/><net_sink comp="363" pin=3"/></net>

<net id="376"><net_src comp="363" pin="4"/><net_sink comp="373" pin=0"/></net>

<net id="380"><net_src comp="373" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="314" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_0_V | {15 }
 - Input state : 
	Port: algo_b : input_0_V | {1 }
	Port: algo_b : input_1_V | {1 }
	Port: algo_b : input_2_V | {1 }
	Port: algo_b : input_3_V | {1 }
	Port: algo_b : input_4_V | {1 }
	Port: algo_b : input_5_V | {1 }
	Port: algo_b : input_6_V | {1 }
	Port: algo_b : input_7_V | {1 }
	Port: algo_b : input_8_V | {1 }
	Port: algo_b : input_9_V | {1 }
	Port: algo_b : sigmoid_table1 | {14 15 }
  - Chain level:
	State 1
		b_tag_output_0_V : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
		zext_ln1116 : 1
		r_V : 2
		tmp : 3
		sext_ln835 : 4
		sext_ln359 : 5
		write_ln53 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|---------|---------|
| Operation|             Functional Unit            |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------|---------|---------|---------|---------|
|   call   |          grp_myproject_fu_321          |   2028  |  508.76 |  20905  |  131400 |
|          | b_tag_input_V_make_inputs_10u_s_fu_328 |    0    |    0    |    0    |   720   |
|----------|----------------------------------------|---------|---------|---------|---------|
|    mul   |               r_V_fu_357               |    0    |    0    |    0    |    40   |
|----------|----------------------------------------|---------|---------|---------|---------|
|          |       input_0_V_read_read_fu_254       |    0    |    0    |    0    |    0    |
|          |       input_1_V_read_read_fu_260       |    0    |    0    |    0    |    0    |
|          |       input_2_V_read_read_fu_266       |    0    |    0    |    0    |    0    |
|          |       input_3_V_read_read_fu_272       |    0    |    0    |    0    |    0    |
|   read   |       input_4_V_read_read_fu_278       |    0    |    0    |    0    |    0    |
|          |       input_5_V_read_read_fu_284       |    0    |    0    |    0    |    0    |
|          |       input_6_V_read_read_fu_290       |    0    |    0    |    0    |    0    |
|          |       input_7_V_read_read_fu_296       |    0    |    0    |    0    |    0    |
|          |       input_8_V_read_read_fu_302       |    0    |    0    |    0    |    0    |
|          |       input_9_V_read_read_fu_308       |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|   write  |         write_ln53_write_fu_314        |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|   zext   |           zext_ln1116_fu_353           |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|partselect|               tmp_fu_363               |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|   sext   |            sext_ln835_fu_373           |    0    |    0    |    0    |    0    |
|          |            sext_ln359_fu_377           |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|   Total  |                                        |   2028  |  508.76 |  20905  |  132160 |
|----------|----------------------------------------|---------|---------|---------|---------|

Memories:
+--------------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |
+--------------+--------+--------+--------+
|sigmoid_table1|    1   |    0   |    0   |
+--------------+--------+--------+--------+
|     Total    |    1   |    0   |    0   |
+--------------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |  2028  |   508  |  20905 | 132160 |
|   Memory  |    1   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |  2028  |   508  |  20905 | 132160 |
+-----------+--------+--------+--------+--------+--------+
