<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta content="text/html; charset=UTF-8" http-equiv="Content-Type"/><title>EDPRSR</title><link href="insn.css" rel="stylesheet" type="text/css"/></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">EDPRSR, External Debug Processor Status Register</h1><p>The EDPRSR characteristics are:</p><h2>Purpose</h2><p>Holds information about the reset and powerdown state of the PE.</p><h2>Configuration</h2><p>EDPRSR contains fields that are in the Core power domain and fields that are in the Debug power domain.
        </p><p><del>Some of the fields in the Core power domain are in the Cold reset domain and others are in the Warm reset domain. See the field descriptions for more information. However:</del></p><ul><li><p><del>Fields that are in the Cold reset domain are not affected by a warm reset and are not affected by an External debug reset.</del></p></li><li><p><del>Fields in the Warm reset domain are also reset by a Cold reset but are not affected by an External debug reset.</del></p></li><li><p><del>Fields in the Debug power domain are not affected by a Warm reset and are not affected by a Cold reset.</del></p></li></ul><p>If ARMv8.3-DoPD is implemented then all fields in this register are in the Core power domain.</p><h2>Attributes</h2><p>EDPRSR is a 32-bit register.</p><h2>Field descriptions</h2><p>The EDPRSR bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="20"><a href="#0_31">RES0</a></td><td class="lr" colspan="1"><a href="#SDR_11">SDR</a></td><td class="lr" colspan="1"><a href="#SPMAD_10">SPMAD</a></td><td class="lr" colspan="1"><a href="#EPMAD_9">EPMAD</a></td><td class="lr" colspan="1"><a href="#SDAD_8">SDAD</a></td><td class="lr" colspan="1"><a href="#EDAD_7">EDAD</a></td><td class="lr" colspan="1"><a href="#DLK_6">DLK</a></td><td class="lr" colspan="1"><a href="#OSLK_5">OSLK</a></td><td class="lr" colspan="1"><a href="#HALTED_4">HALTED</a></td><td class="lr" colspan="1"><a href="#SR_3">SR</a></td><td class="lr" colspan="1"><a href="#R_2">R</a></td><td class="lr" colspan="1"><a href="#SPD_1">SPD</a></td><td class="lr" colspan="1"><a href="#PU_0">PU</a></td></tr></tbody></table><div class="text_before_fields"></div><h4 id="0_31">
                Bits [31:12]
              </h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="SDR_11">SDR, bit [11]
              </h4><p>Sticky Debug Restart. Set to 1 when the PE exits Debug state.</p><p>Permitted values are:</p><table class="valuetable"><tr><th>SDR</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>The PE has not restarted since EDPRSR was last read.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>The PE has restarted since EDPRSR was last read.</p></td></tr></table><div class="note"><span class="note-header">Note</span><p>If a reset occurs when the PE is in Debug state, the PE exits Debug state. SDR is <span class="arm-defined-word">UNKNOWN</span> on Warm reset, meaning a debugger must also use the SR bit to determine whether the PE has left Debug state.</p></div><p>If The Core power domain is powered up, then following a read of EDPRSR:</p><ul><li>If <span class="xref">ARMv8.0-DoubleLock</span> is not implemented or DoubleLockStatus() == FALSE this bit clears to 0.
</li><li>If <span class="xref">ARMv8.0-DoubleLock</span> is implemented and DoubleLockStatus() == TRUE, it is <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span> whether this bit clears to 0 or is unchanged.
</li></ul><p>This field is in the Core power domain and the Warm reset domain.</p><p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><p>Accessing this field has the following behavior:</p><ul><li>When !IsCorePowered(), or DoubleLockStatus() or EDPRSR.R == 1,
               access to this field is <span class="access_level">UNKNOWN</span>.</li><li>When SoftwareLockStatus(),
               access to this field is <span class="access_level">RO</span>.</li><li>Otherwise,  access to this field is <span class="access_level">RC</span>.</li></ul><h4 id="SPMAD_10">SPMAD, bit [10]
              <div style="font-size:smaller;"><br/>When ARMv8.4-Debug is implemented:
                </div></h4><p>Sticky EPMAD error. Set to 1 if an external debug interface access to a Performance Monitors register returns an error because AllowExternalPMUAccess() == FALSE.</p><p>Permitted values are:</p><table class="valuetable"><tr><th>SPMAD</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>No Non-secure external debug interface accesses to the external Performance Monitors registers have failed because AllowExternalPMUAccess() == FALSE for the access since EDPRSR was last read.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>At least one Non-secure external debug interface access to the external Performance Monitors register has failed and returned an error because AllowExternalPMUAccess() == FALSE for the access since EDPRSR was last read.</p></td></tr></table><p>If the Core power domain is powered up, then, following a read of EDPRSR:</p><ul><li>If <span class="xref">ARMv8.0-DoubleLock</span> is not implemented or DoubleLockStatus() == FALSE, this bit clears to 0.
</li><li>If <span class="xref">ARMv8.0-DoubleLock</span> is implemented, and DoubleLockStatus() == TRUE, it is <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span> whether this bit clears to 0 or is unchanged.
</li></ul><p>This field is in the Core power domain.</p><p>On a Cold reset, this field resets to <span class="binarynumber">0</span>.
</p><p>Accessing this field has the following behavior:</p><ul><li>When !IsCorePowered(), or DoubleLockStatus() or EDPRSR.R == 1,
               access to this field is <span class="access_level">UNKNOWN</span>.</li><li>When SoftwareLockStatus(),
               access to this field is <span class="access_level">RO</span>.</li><li>Otherwise,  access to this field is <span class="access_level">RC</span>.</li></ul><h4 id="SPMAD_10"><div style="font-size:smaller;"><br/>
              Otherwise:
            </div></h4><p>Sticky EPMAD error.</p><table class="valuetable"><tr><th>SPMAD</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>No external debug interface accesses to the Performance Monitors registers have failed because AllowExternalPMUAccess() == FALSE since EDPRSR was last read.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>At least one external debug interface access to the Performance Monitors registers has failed and returned an error because AllowExternalPMUAccess() == FALSE since EDPRSR was last read.</p></td></tr></table><p>If the Core power domain is powered up, then, following a read of EDPRSR:</p><ul><li>If <span class="xref">ARMv8.0-DoubleLock</span> is not implemented or DoubleLockStatus() == FALSE, this bit clears to 0.
</li><li>If <span class="xref">ARMv8.0-DoubleLock</span> is implemented, and DoubleLockStatus() == TRUE, it is <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span> whether this bit clears to 0 or is unchanged.
</li></ul><p>This field is in the Core power domain.</p><p>On a Cold reset, this field resets to <span class="binarynumber">0</span>.
</p><p>Accessing this field has the following behavior:</p><ul><li>When !IsCorePowered(), or OSLockStatus(), or DoubleLockStatus() or EDPRSR.R == 1,
               access to this field is <span class="access_level">UNKNOWN</span>.</li><li>When SoftwareLockStatus(),
               access to this field is <span class="access_level">RO</span>.</li><li>Otherwise,  access to this field is <span class="access_level">RC</span>.</li></ul><h4 id="EPMAD_9">EPMAD, bit [9]
              <div style="font-size:smaller;"><br/>When ARMv8.4-Debug is implemented:
                </div></h4><p>External Performance Monitors Access Disable status.</p><table class="valuetable"><tr><th>EPMAD</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>External Non-secure Performance Monitors access enabled. AllowExternalPMUAccess() == TRUE for a Non-secure access.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>External Non-secure Performance Monitors access disabled. AllowExternalPMUAccess() == FALSE for a Non-secure access.</p></td></tr></table><p>This field is in the Core power domain.</p><p>Accessing this field has the following behavior:</p><ul><li>When !IsCorePowered(), or DoubleLockStatus() or EDPRSR.R == 1,
               access to this field is <span class="access_level">UNKNOWN</span>.</li><li>Otherwise,  access to this field is <span class="access_level">RO</span>.</li></ul><h4 id="EPMAD_9"><div style="font-size:smaller;"><br/>
              Otherwise:
            </div></h4><p>External Performance Monitors access disable status.</p><table class="valuetable"><tr><th>EPMAD</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>External Performance Monitors access enabled. AllowExternalPMUAccess() == TRUE.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>External Performance Monitors access disabled. AllowExternalPMUAccess() == FALSE.</p></td></tr></table><p>This field is in the Core power domain.</p><p>Accessing this field has the following behavior:</p><ul><li>When !IsCorePowered(), or OSLockStatus(), or DoubleLockStatus() or EDPRSR.R == 1,
               access to this field is <span class="access_level">UNKNOWN</span>.</li><li>Otherwise,  access to this field is <span class="access_level">RO</span>.</li></ul><h4 id="SDAD_8">SDAD, bit [8]
              <div style="font-size:smaller;"><br/>When ARMv8.4-Debug is implemented:
                </div></h4><p>Sticky EDAD error. Set to 1 if an external debug interface access to a debug register returns an error because AllowExternalDebugAccess() == FALSE.</p><table class="valuetable"><tr><th>SDAD</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>No Non-secure external debug interface accesses to the debug registers have failed because AllowExternalDebugAccess() == FALSE for the access since EDPRSR was last read.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>At least one Non-secure external debug interface access to the debug registers has failed and returned an error because AllowExternalDebugAccess() == FALSE for the access since EDPRSR was last read.</p></td></tr></table><p>If the Core power domain is powered up, then, following a read of EDPRSR:</p><ul><li>If <span class="xref">ARMv8.0-DoubleLock</span> is not implemented or DoubleLockStatus() == FALSE this bit clears to 0.
</li><li>If <span class="xref">ARMv8.0-DoubleLock</span> is implemented and DoubleLockStatus() == TRUE, it is <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span> whether this bit clears to 0 or is unchanged.
</li></ul><p>This field is in the Core power domain.</p><p>On a Cold reset, this field resets to <span class="binarynumber">0</span>.
</p><p>Accessing this field has the following behavior:</p><ul><li>When !IsCorePowered(), or DoubleLockStatus() or EDPRSR.R == 1,
               access to this field is <span class="access_level">UNKNOWN</span>.</li><li>Otherwise,  access to this field is <span class="access_level">RO</span>.</li></ul><h4 id="SDAD_8"><div style="font-size:smaller;"><br/>
              Otherwise:
            </div></h4><p>Sticky EDAD error. Set to 1 if an external debug interface access to a debug register returns an error because AllowExternalDebugAccess() == FALSE.</p><table class="valuetable"><tr><th>SDAD</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>No external debug interface accesses to the debug registers have failed because AllowExternalDebugAccess() == FALSE since EDPRSR was last read.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>At least one external debug interface access to the debug registers has failed and returned an error because AllowExternalDebugAccess() == FALSE since EDPRSR was last read.</p></td></tr></table><p>If the Core power domain is powered up, then, following a read of EDPRSR:</p><ul><li>If <span class="xref">ARMv8.0-DoubleLock</span> is not implemented or DoubleLockStatus() == FALSE this bit clears to 0.
</li><li>If <span class="xref">ARMv8.0-DoubleLock</span> is implemented and DoubleLockStatus() == TRUE, it is <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span> whether this bit clears to 0 or is unchanged.
</li></ul><p>This bit is <span class="arm-defined-word">UNKNOWN</span> on reads if OSLockStatus() == TRUE and external debug writes to <a href="ext-oslar_el1.html">OSLAR_EL1</a> do not return an error when AllowExternalDebugAccess() == FALSE.</p><p>This field is in the Core power domain.</p><p>On a Cold reset, this field resets to <span class="binarynumber">0</span>.
</p><p>Accessing this field has the following behavior:</p><ul><li>When !IsCorePowered(), or DoubleLockStatus() or EDPRSR.R == 1,
               access to this field is <span class="access_level">UNKNOWN</span>.</li><li>Otherwise,  access to this field is <span class="access_level">RO</span>.</li></ul><h4 id="EDAD_7">EDAD, bit [7]
              <div style="font-size:smaller;"><br/>When ARMv8.4-Debug is implemented:
                </div></h4><p>External Debug Access Disable status.</p><table class="valuetable"><tr><th>EDAD</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>External Non-secure access to breakpoint registers, watchpoint registers, and <a href="ext-oslar_el1.html">OSLAR_EL1</a> enabled. AllowExternalDebugAccess() == TRUE for a Non-secure access.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>External Non-secure access to breakpoint registers, watchpoint registers, and <a href="ext-oslar_el1.html">OSLAR_EL1</a> disabled. AllowExternalDebugAccess() == FALSE for a Non-secure access.</p></td></tr></table><p>This field is in the Core power domain.</p><p>Accessing this field has the following behavior:</p><ul><li>When !IsCorePowered(), or DoubleLockStatus() or EDPRSR.R == 1,
               access to this field is <span class="access_level">UNKNOWN</span>.</li><li>Otherwise,  access to this field is <span class="access_level">RO</span>.</li></ul><h4 id="EDAD_7"><div style="font-size:smaller;"><br/>When ARMv8.2-Debug is implemented:
                </div></h4><p>External Debug Access Disable status.</p><table class="valuetable"><tr><th>EDAD</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>External access to breakpoint registers, watchpoint registers, and <a href="ext-oslar_el1.html">OSLAR_EL1</a> enabled. AllowExternalDebugAccess() == TRUE.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>External access to breakpoint registers, watchpoint registers, and <a href="ext-oslar_el1.html">OSLAR_EL1</a> disabled. AllowExternalDebugAccess() == FALSE.</p></td></tr></table><p>This bit is not valid and reads <span class="arm-defined-word">UNKNOWN</span> if OSLockStatus() == TRUE and external debug writes to <a href="ext-oslar_el1.html">OSLAR_EL1</a> do not return an error when AllowExternalDebugAccess() == FALSE.</p><p>This field is in the Core power domain.</p><p>Accessing this field has the following behavior:</p><ul><li>When !IsCorePowered(), or DoubleLockStatus() or EDPRSR.R == 1,
               access to this field is <span class="access_level">UNKNOWN</span>.</li><li>Otherwise,  access to this field is <span class="access_level">RO</span>.</li></ul><h4 id="EDAD_7"><div style="font-size:smaller;"><br/>
              Otherwise:
            </div></h4><p>External Debug Access Disable status.</p><table class="valuetable"><tr><th>EDAD</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>External access to breakpoint registers, watchpoint registers, and <a href="ext-oslar_el1.html">OSLAR_EL1</a> enabled. AllowExternalDebugAccess() == TRUE.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>External access to breakpoint registers, watchpoint registers disabled. It is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether accesses to <a href="ext-oslar_el1.html">OSLAR_EL1</a> are enabled or disabled. AllowExternalDebugAccess() == FALSE.</p></td></tr></table><p>This field is in the Core power domain.</p><p>Accessing this field has the following behavior:</p><ul><li>When !IsCorePowered(), or DoubleLockStatus() or EDPRSR.R == 1,
               access to this field is <span class="access_level">UNKNOWN</span>.</li><li>Otherwise,  access to this field is <span class="access_level">RO</span>.</li></ul><h4 id="DLK_6">DLK, bit [6]
              <div style="font-size:smaller;"><br/>When ARMv8.4-Debug is implemented:
                </div></h4><p>This field is <span class="arm-defined-word">RES0</span>.</p><h4 id="DLK_6"><div style="font-size:smaller;"><br/>When ARMv8.2-Debug is implemented and ARMv8.0-DoubleLock is implemented:
                </div></h4><p>Double Lock.</p><p>From Armv8.2, this field is deprecated.</p><p>This field is in the Core power domain.</p><p>Accessing this field has the following behavior:</p><ul><li>When IsCorePowered() and !DoubleLockStatus(),
               access to this field is <span class="access_level">RAZ</span>.</li><li>Otherwise,  access to this field is <span class="access_level">UNKNOWN</span>.</li></ul><h4 id="DLK_6"><div style="font-size:smaller;"><br/>When ARMv8.0-DoubleLock is implemented:
                </div></h4><p>Double Lock.</p><p>This field returns the result of the pseudocode function DoubleLockStatus().</p><p>If the Core power domain is powered up and DoubleLockStatus() == TRUE, it is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether:</p><ul><li>EDPRSR.PU reads as 1, EDPRSR.DLK reads as 1, and EDPRSR.SPD is <span class="arm-defined-word">UNKNOWN</span>.
</li><li>EDPRSR.PU reads as 0, EDPRSR.DLK is <span class="arm-defined-word">UNKNOWN</span>, and EDPRSR.SPD reads as 0.
</li></ul><p>This field is in the Core power domain.</p><table class="valuetable"><tr><th>DLK</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>DoubleLockStatus() returns FALSE.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>DoubleLockStatus() returns TRUE and the Core power domain is powered up.</p></td></tr></table><p>Accessing this field has the following behavior:</p><ul><li>When !IsCorePowered(),
               access to this field is <span class="access_level">UNKNOWN</span>.</li><li>Otherwise,  access to this field is <span class="access_level">RO</span>.</li></ul><h4 id="0_6"><div style="font-size:smaller;"><br/>
              Otherwise:
            </div></h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="OSLK_5">OSLK, bit [5]
              </h4><p>OS Lock status bit.</p><p>A read of this bit returns the value of <a href="AArch64-oslsr_el1.html">OSLSR_EL1</a>.OSLK.</p><p>This field is in the Core power domain.</p><p>Accessing this field has the following behavior:</p><ul><li>When !IsCorePowered(), DoubleLockStatus() and EDPRSR.R == 1,
               access to this field is <span class="access_level">UNKNOWN</span>.</li><li>Otherwise,  access to this field is <span class="access_level">RO</span>.</li></ul><h4 id="HALTED_4">HALTED, bit [4]
              </h4><p>Halted status bit.</p><table class="valuetable"><tr><th>HALTED</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>PE is in Non-debug state.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>PE is in Debug state.</p></td></tr></table><p>This field is in the Core power domain.</p><p>Accessing this field has the following behavior:</p><ul><li>When !IsCorePowered(),
               access to this field is <span class="access_level">UNKNOWN</span>.</li><li>Otherwise,  access to this field is <span class="access_level">RO</span>.</li></ul><h4 id="SR_3">SR, bit [3]
              </h4><p>Sticky core Reset status bit.</p><p>Permitted values are:</p><table class="valuetable"><tr><th>SR</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>The non-debug logic of the PE is not in reset state and has not been reset since the last time EDPRSR was read.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>The non-debug logic of the PE is in reset state or has been reset since the last time EDPRSR was read.</p></td></tr></table><p>If EDPRSR.PU reads as 1 and EDPRSR.R reads as 0, which means that the Core power domain is in a powerup state and that the non-debug logic of the PE is not in reset state, then following a read of EDPRSR:</p><ul><li>If <span class="xref">ARMv8.0-DoubleLock</span> is not implemented or DoubleLockStatus() == FALSE this bit clears to 0.
</li><li>If <span class="xref">ARMv8.0-DoubleLock</span> is implemented and DoubleLockStatus() == TRUE, it is <span class="arm-defined-word">UNPREDICTABLE</span> whether this bit clears to 0 or is unchanged.
</li></ul><p>This field is in the Core power domain and the Warm reset domain.</p><p>This field resets to <span class="binarynumber">1</span>.
</p><p>Accessing this field has the following behavior:</p><ul><li>When !IsCorePowered() or DoubleLockStatus(),
               access to this field is <span class="access_level">UNKNOWN</span>.</li><li>When SoftwareLockStatus(),
               access to this field is <span class="access_level">RO</span>.</li><li>Otherwise,  access to this field is <span class="access_level">RC</span>.</li></ul><h4 id="R_2">R, bit [2]
              </h4><p>PE Reset status bit.</p><p>Permitted values are:</p><table class="valuetable"><tr><th>R</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>The non-debug logic of the PE is not in reset state.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>The non-debug logic of the PE is in reset state.</p></td></tr></table><p>If <span class="xref">ARMv8.0-DoubleLock</span> is implemented, the PE is in reset state, and the PE entered reset state with the OS Double Lock locked this bit has a <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span> value. For more information see <span class="xref">'EDPRSR.{DLK, R} and reset state' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile, section H6 (Debug Reset and Powerdown Support)</span></p><p>This field is in the Core power domain.</p><p>Accessing this field has the following behavior:</p><ul><li>When !IsCorePowered() or DoubleLockStatus(),
               access to this field is <span class="access_level">UNKNOWN</span>.</li><li>Otherwise,  access to this field is <span class="access_level">RO</span>.</li></ul><h4 id="SPD_1">SPD, bit [1]
              </h4><p>Sticky core Powerdown status bit.</p><p>If <span class="xref">ARMv8.0-DoubleLock</span> is implemented and DoubleLockStatus() == TRUE, then:</p><ul><li>If <span class="xref">ARMv8.2-Debug</span> is implemented, this bit reads as 0.
</li><li>If <span class="xref">ARMv8.2-Debug</span> is not implemented, this bit might read as 0 or 1.
</li></ul><p>For more information, see <span class="xref">EDPRSR.{DLK, SPD, PU} and the Core power domain</span>.</p><table class="valuetable"><tr><th>SPD</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>If EDPRSR.PU is 0, it is not known whether the state of the debug registers in the Core power domain is lost.</p><p>If EDPRSR.PU is 1, the state of the debug registers in the Core power domain has not been lost.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>The state of the debug registers in the Core power domain has been lost.</p></td></tr></table><p>If the Core power domain is powered up, then, following a read of EDPRSR:</p><ul><li>If <span class="xref">ARMv8.0-DoubleLock</span> is not implemented or DoubleLockStatus() == FALSE this bit clears to 0.
</li><li>If <span class="xref">ARMv8.0-DoubleLock</span> is implemented and DoubleLockStatus() == TRUE, it is <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span> whether this bit clears to 0 or is unchanged.
</li></ul><p>When the Core power domain is in either retention or powerdown state, the value of EDPRSR.SPD is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span>. For more information, see <span class="xref">'EDPRSR.SPD when the Core domain is in either retention or powerdown state' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile, section H6 (Debug Reset and Powerdown Support)</span>.</p><p>EDPRSR.{DLK, SPD, PU} describe whether registers in the Core power domain can be accessed, and whether their state has been lost since the last time the register was read. For more information, see <span class="xref">'EDPRSR.{DLK, SPD, PU} bits record accessibility and lost of state in Core power domain' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile, section H6 (Debug Reset and Powerdown Support)</span>.</p><p>This field is in the Core power domain and the Cold reset domain.</p><p>On a Cold reset, this field resets to <span class="binarynumber">1</span>.
</p><p>Accessing this field has the following behavior:</p><ul><li>When !IsCorePowered(),
               access to this field is <span class="access_level">RAZ</span>.</li><li>When IsCorePowered() and DoubleLockStatus(),
               access to this field is <span class="access_level">UNKNOWN</span>.</li><li>Otherwise,  access to this field is <span class="access_level">RO</span>.</li></ul><h4 id="PU_0">PU, bit [0]
              <div style="font-size:smaller;"><br/>When ARMv8.3-DoPD is implemented:
                </div></h4><p>Core powerup status bit.</p><p>Access to this field is <span class="access_level">RAO</span>.</p><h4 id="PU_0"><div style="font-size:smaller;"><br/>When ARMv8.2-Debug is implemented:
                </div></h4><p>Core Powerup status bit. Indicates whether the debug registers in the Core power domain can be accessed.</p><table class="valuetable"><tr><th>PU</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>Either the Core power domain is in a low-power or powerdown state, or <span class="xref">ARMv8.0-DoubleLock</span> is implemented and DoubleLockStatus() == TRUE, meaning the debug registers in the Core power domain cannot be accessed.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>The Core power domain is in a powerup state, and either <span class="xref">ARMv8.0-DoubleLock</span> is not implemented or DoubleLockStatus() == FALSE, meaning the debug registers in the Core power domain can be accessed.</p></td></tr></table><p>If <span class="xref">ARMv8.0-DoubleLock</span> is implemented, the PE is in reset state, and the PE entered reset state with the OS Double Lock locked this bit has a <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span> value. For more information see <span class="xref">'EDPRSR.{DLK, R} and reset state' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile, section H6 (Debug Reset and Powerdown Support)</span></p><p>EDPRSR.{DLK, SPD, PU} describe whether registers in the Core power domain can be accessed, and whether their state has been lost since the last time the register was read. For more information, see <span class="xref">'EDPRSR.{DLK, SPD, PU} bits record accessibility and lost of state in Core power domain' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile, section H6 (Debug Reset and Powerdown Support)</span></p><p>Access to this field is <span class="access_level">RO</span>.</p><h4 id="PU_0"><div style="font-size:smaller;"><br/>
              Otherwise:
            </div></h4><p>Core Powerup status bit. Indicates whether the debug registers in the Core power domain can be accessed.</p><p>When the Core power domain is powered-up and DoubleLockStatus() == TRUE, then the value of EDPRSR.PU is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span>. See the description of the DLK bit for more information.</p><p>Otherwise, permitted values are:</p><table class="valuetable"><tr><th>PU</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>Core power domain is in a low-power or powerdown state where the debug registers in the Core power domain cannot be accessed.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>Core power domain is in a powerup state where the debug registers in the Core power domain can be accessed.</p></td></tr></table><p>If <span class="xref">ARMv8.0-DoubleLock</span> is implemented, the Core power domain is powered up, and DoubleLockStatus() == TRUE, it is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether this bit reads as 0 or 1.</p><p>If <span class="xref">ARMv8.0-DoubleLock</span> is implemented, the PE is in reset state, and the PE entered reset state with the OS Double Lock locked this bit has a <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span> value. For more information see <span class="xref">'EDPRSR.{DLK, R} and reset state' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile, section H6 (Debug Reset and Powerdown Support)</span></p><p>EDPRSR.{DLK, SPD, PU} describe whether registers in the Core power domain can be accessed, and whether their state has been lost since the last time the register was read. For more information, see <span class="xref">'EDPRSR.{DLK, SPD, PU} bits record accessibility and lost of state in Core power domain' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile, section H6 (Debug Reset and Powerdown Support)</span></p><p>Access to this field is <span class="access_level">RO</span>.</p><div class="text_after_fields"></div><h2>Accessing the EDPRSR</h2><p>On permitted accesses to the register, other access controls affect the behavior of some fields. See the field descriptions for more information.</p><p>If the Core power domain is powered up (EDPRSR.PU == 1), then following a read of EDPRSR:</p><ul><li>If <span class="xref">ARMv8.0-DoubleLock</span> is not implemented or DoubleLockStatus() == FALSE, then:<ul><li>EDPRSR.{SDR, SPMAD, SDAD, SPD} are cleared to 0.
</li><li>EDPRSR.SR is cleared to 0 if the non-debug logic of the PE is not in reset state (EDPRSR.R == 0).
</li></ul></li><li>Otherwise it is <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span> whether or not this clearing occurs.
</li></ul><p>If the Core power domain is powered down (EDPRSR.PU == 0), then:</p><ul><li>EDPRSR.{SDR, SPMAD, SDAD, SR} are all <span class="arm-defined-word">UNKNOWN</span>, and are either reset or restored on being powered up.
</li><li>EDPRSR.SPD is not cleared following a read of EDPRSR. See the SPD bit description for more information.
</li></ul><p>The clearing of bits is an indirect write to EDPRSR.</p><h4>EDPRSR can be accessed through the external debug interface:</h4><table class="info"><tr><th>Component</th><th>Offset</th><th>Instance</th></tr><tr><td>Debug</td><td><span class="hexnumber">0x314</span></td><td>EDPRSR</td></tr></table><p>This interface is accessible as follows:</p><ul><li>When ARMv8.3-DoPD is not implemented or IsCorePowered()
            accesses to this register are <span class="access_level">RO</span>.
          </li><li>Otherwise 
            accesses to this register generate an error response.
          </li></ul><br/><br/><hr/><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions"><ins>13</ins><del>27</del>/<ins>12</ins><del>09</del>/2019 <ins>15</ins><del>18</del>:<ins>13</ins><del>48</del>; <ins>391b5248b29fb2f001ef74792eaacbd6fc72f211</ins><del>6134483bd14dc8c12a99c984cbfe3431cc1c9707</del></p><p class="copyconf">Copyright © 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>