// Seed: 3805379146
module module_0 (
    output id_0,
    input id_1,
    input logic id_2,
    input id_3,
    input id_4,
    input id_5
);
  logic id_6 = 1;
  type_10(
      {1, id_0}, id_3, id_4
  );
  assign id_0 = 1'b0;
  logic id_7 = id_5;
endmodule
