{"vcs1":{"timestamp_begin":1682327663.988419189, "rt":0.73, "ut":0.22, "st":0.14}}
{"vcselab":{"timestamp_begin":1682327664.758692820, "rt":1.10, "ut":0.21, "st":0.27}}
{"link":{"timestamp_begin":1682327665.887360463, "rt":2.15, "ut":0.06, "st":1.74}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682327663.685178362}
{"VCS_COMP_START_TIME": 1682327663.685178362}
{"VCS_COMP_END_TIME": 1682327668.761274584}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340884}}
{"stitch_vcselab": {"peak_mem": 238988}}
