.include "snap.inc"
.global inverse
.global _inverse
inverse:
_inverse:
stp x29, x30, [sp, #-16]!
mov x29, sp
stp x19, x20, [sp, #-16]!
stp x21, x22, [sp, #-16]!
stp x23, x24, [sp, #-16]!
stp x25, x26, [sp, #-16]!
stp x27, x28, [sp, #-16]!
stp q8, q9, [sp, #-32]!
stp q10, q11, [sp, #-32]!
stp q12, q13, [sp, #-32]!
stp q14, q15, [sp, #-32]!
ldp q5, q6, [x1]
movi v4.2d, #-1
mov x2, #-1
lsr x2, x2, #1
ins v3.d[1], x2
mov x2, #-19
ins v3.d[0], x2
zip1 v8.2d, v3.2d, v5.2d
zip2 v9.2d, v4.2d, v5.2d
zip1 v10.2d, v4.2d, v6.2d
zip2 v11.2d, v3.2d, v6.2d
ushr v1.2d, v4.2d, #34
and v3.16b, v8.16b, v1.16b
ushr v12.2d, v8.2d, #30
and v12.16b, v12.16b, v1.16b
shl v12.2d, v12.2d, #32
orr v3.16b, v3.16b, v12.16b
ushr v4.2d, v8.2d, #60
shl v12.2d, v9.2d, #4
and v12.16b, v12.16b, v1.16b
orr v4.16b, v4.16b, v12.16b
ushr v12.2d, v9.2d, #26
and v12.16b, v12.16b, v1.16b
shl v12.2d, v12.2d, #32
orr v4.16b, v4.16b, v12.16b
ushr v5.2d, v9.2d, #56
shl v12.2d, v10.2d, #8
and v12.16b, v12.16b, v1.16b
orr v5.16b, v5.16b, v12.16b
ushr v12.2d, v10.2d, #22
and v12.16b, v12.16b, v1.16b
shl v12.2d, v12.2d, #32
orr v5.16b, v5.16b, v12.16b
ushr v6.2d, v10.2d, #52
shl v12.2d, v11.2d, #12
and v12.16b, v12.16b, v1.16b
orr v6.16b, v6.16b, v12.16b
ushr v12.2d, v11.2d, #18
and v12.16b, v12.16b, v1.16b
shl v12.2d, v12.2d, #32
orr v6.16b, v6.16b, v12.16b
ushr v7.2d, v11.2d, #48
movi v8.2d, #0
mov  x2, #1
ins  v8.d[1], x2
movi v9.2d, #0
movi v10.2d, #0
movi v11.2d, #0
movi v12.2d, #0
uzp1 v2.4s, v1.4s, v1.4s
ldr x2, [x1]
mov x1, #-19
mov x3, #1
movz x4, #512, LSL #32
movz x5, #16384, LSL #48
add  x6, x4, #1048576
movz  x7, #10347, LSL #16
movk  x7, #51739
dup  v15.4s, w7



// ----------------------------------------



and x7, x1, #1048575
sub x7, x7, x4
and x8, x2, #1048575
sub x8, x8, x5
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
add x12, x7, x6
asr x12, x12, #42
add x11, x7, #1048576
lsl x11, x11, #22
asr x11, x11, #43
add x14, x8, x6
asr x14, x14, #42
add x13, x8, #1048576
lsl x13, x13, #22
asr x13, x13, #43
mul x9, x11, x1
madd x9, x12, x2, x9
asr x9, x9, #20
mul x10, x13, x1
madd x10, x14, x2, x10
asr x2, x10, #20
mov x1, x9
and x7, x1, #1048575
sub x7, x7, x4
and x8, x2, #1048575
sub x8, x8, x5
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
add x16, x7, x6
asr x16, x16, #42
add x15, x7, #1048576
lsl x15, x15, #22
asr x15, x15, #43
add x18, x8, x6
asr x18, x18, #42
add x17, x8, #1048576
lsl x17, x17, #22
asr x17, x17, #43
mul x9, x15, x1
madd x9, x16, x2, x9
asr x9, x9, #20
mul x10, x17, x1
madd x10, x18, x2, x10
asr x2, x10, #20
mov x1, x9
mul x9, x15, x11
madd x10,  x16, x13, x9
mul x9, x17, x11
madd x13, x18, x13, x9
mov x11, x10
mul x9, x15, x12
madd x10,  x16, x14, x9
mul x9, x17, x12
madd x14, x18, x14, x9
mov x12, x10
and x7, x1, #1048575
sub x7, x7, x4
and x8, x2, #1048575
sub x8, x8, x5
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
add x16, x7, x6
asr x16, x16, #42
add x15, x7, #1048576
lsl x15, x15, #22
asr x15, x15, #43
add x18, x8, x6
asr x18, x18, #42
add x17, x8, #1048576
lsl x17, x17, #22
asr x17, x17, #43
mul x9, x15, x11
madd x10,  x16, x13, x9
mul x9, x17, x11
madd x13, x18, x13, x9
mov x11, x10
mul x9, x15, x12
madd x10,  x16, x14, x9
mul x9, x17, x12
madd x14, x18, x14, x9
mov x12, x10
mov x19, #9
        big_loop:
                                               // Instructions:    357
                                               // Expected cycles: 236
                                               // Expected IPC:    1.51
                                               //
                                               // Cycle bound:     236.0
                                               // IPC bound:       1.51
                                               //
                                               // Wall time:     17.30s
                                               // User time:     17.30s
                                               //
                                               // ------------------------------------------------------------------------------------------------------------ cycle (expected) ------------------------------------------------------------------------------------------------------------->
                                               // 0                        25                       50                       75                       100                      125                      150                      175                      200                      225
                                               // |------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|----------
        stp x11, x13, [sp, #-16]               // *...........................................................................................................................................................................................................................................
        stp x12, x14, [sp, #-32]               // *...........................................................................................................................................................................................................................................
        ldp q19, q18, [sp, #-32]               // *...........................................................................................................................................................................................................................................
        mov x1, #19                            // .*..........................................................................................................................................................................................................................................
        sub x15, x3, #1                        // .*..........................................................................................................................................................................................................................................
        dup v21.2D, x1                         // ..*.........................................................................................................................................................................................................................................
        uzp1 v26.4S, v18.4S, v19.4S            // ....*.......................................................................................................................................................................................................................................
        sshr v30.2D, v19.2D, #30               // ....*.......................................................................................................................................................................................................................................
        sshr v19.2D, v18.2D, #30               // .....*......................................................................................................................................................................................................................................
        and v25.16B, v26.16B, v2.16B           // .......*....................................................................................................................................................................................................................................
        uzp1 v29.4S, v19.4S, v30.4S            // ........*...................................................................................................................................................................................................................................
        smull v30.2D, v25.2S, v3.S[0]          // ..........*.................................................................................................................................................................................................................................
        smlal2 v30.2D, v25.4S, v3.S[2]         // ...........*................................................................................................................................................................................................................................
        smull v17.2D, v25.2S, v8.S[0]          // ............*...............................................................................................................................................................................................................................
        smlal2 v17.2D, v25.4S, v8.S[2]         // .............*..............................................................................................................................................................................................................................
        sshr v22.2D, v30.2D, #30               // ...............*............................................................................................................................................................................................................................
        smlal v22.2D, v29.2S, v3.S[0]          // ..................*.........................................................................................................................................................................................................................
        smlal2 v22.2D, v29.4S, v3.S[2]         // ...................*........................................................................................................................................................................................................................
        smlal v22.2D, v25.2S, v3.S[1]          // ....................*.......................................................................................................................................................................................................................
        smlal2 v22.2D, v25.4S, v3.S[3]         // .....................*......................................................................................................................................................................................................................
        mul v14.4S, v17.4S, v15.4S             // ......................*.....................................................................................................................................................................................................................
        sshr v24.2D, v22.2D, #30               // .........................*..................................................................................................................................................................................................................
        and v0.16B, v14.16B, v1.16B            // ...........................*................................................................................................................................................................................................................
        smlal v24.2D, v29.2S, v3.S[1]          // ............................*...............................................................................................................................................................................................................
        smlal2 v24.2D, v29.4S, v3.S[3]         // .............................*..............................................................................................................................................................................................................
        uzp1 v28.4S, v0.4S, v0.4S              // ..............................*.............................................................................................................................................................................................................
        smlal v24.2D, v25.2S, v4.S[0]          // ..............................*.............................................................................................................................................................................................................
        smlal2 v24.2D, v25.4S, v4.S[2]         // ...............................*............................................................................................................................................................................................................
        smlsl v17.2D, v28.2S, v21.S[0]         // .................................*..........................................................................................................................................................................................................
        ushll v23.2D, v28.2S, #15              // .................................*..........................................................................................................................................................................................................
        sshr v30.2D, v24.2D, #30               // ...................................*........................................................................................................................................................................................................
        and v14.16B, v24.16B, v1.16B           // ...................................*........................................................................................................................................................................................................
        sshr v22.2D, v17.2D, #30               // .....................................*......................................................................................................................................................................................................
        smlal v30.2D, v29.2S, v4.S[0]          // ......................................*.....................................................................................................................................................................................................
        smlal2 v30.2D, v29.4S, v4.S[2]         // .......................................*....................................................................................................................................................................................................
        smlal v30.2D, v25.2S, v4.S[1]          // ........................................*...................................................................................................................................................................................................
        smlal2 v30.2D, v25.4S, v4.S[3]         // .........................................*..................................................................................................................................................................................................
        smlal v22.2D, v29.2S, v8.S[0]          // ..........................................*.................................................................................................................................................................................................
        smlal2 v22.2D, v29.4S, v8.S[2]         // ...........................................*................................................................................................................................................................................................
        smlal v22.2D, v25.2S, v8.S[1]          // ............................................*...............................................................................................................................................................................................
        and v18.16B, v30.16B, v1.16B           // .............................................*..............................................................................................................................................................................................
        sshr v30.2D, v30.2D, #30               // .............................................*..............................................................................................................................................................................................
        smlal2 v22.2D, v25.4S, v8.S[3]         // ..............................................*.............................................................................................................................................................................................
        shl v24.2D, v18.2D, #32                // ................................................*...........................................................................................................................................................................................
        smlal v30.2D, v29.2S, v4.S[1]          // ................................................*...........................................................................................................................................................................................
        smlal2 v30.2D, v29.4S, v4.S[3]         // .................................................*..........................................................................................................................................................................................
        smlal v30.2D, v25.2S, v5.S[0]          // ..................................................*.........................................................................................................................................................................................
        orr v3.16B, v14.16B, v24.16B           // ...................................................*........................................................................................................................................................................................
        smlal2 v30.2D, v25.4S, v5.S[2]         // ...................................................*........................................................................................................................................................................................
        mul v0.4S, v22.4S, v15.4S              // ....................................................*.......................................................................................................................................................................................
        umov w11, v3.s[3]                      // ......................................................*.....................................................................................................................................................................................
        umov w2, v3.s[2]                       // ......................................................*.....................................................................................................................................................................................
        sshr v18.2D, v30.2D, #30               // .......................................................*....................................................................................................................................................................................
        umov w10, v3.s[1]                      // .......................................................*....................................................................................................................................................................................
        umov w12, v3.s[0]                      // .......................................................*....................................................................................................................................................................................
        and v16.16B, v30.16B, v1.16B           // ........................................................*...................................................................................................................................................................................
        and v19.16B, v0.16B, v1.16B            // .........................................................*..................................................................................................................................................................................
        smlal v18.2D, v29.2S, v5.S[0]          // ..........................................................*.................................................................................................................................................................................
        add x18, x2, x11, lsl #30              // ...........................................................*................................................................................................................................................................................
        smlal2 v18.2D, v29.4S, v5.S[2]         // ...........................................................*................................................................................................................................................................................
        add x14, x12, x10, lsl #30             // ............................................................*...............................................................................................................................................................................
        uzp1 v13.4S, v19.4S, v19.4S            // ............................................................*...............................................................................................................................................................................
        smlal v18.2D, v25.2S, v5.S[1]          // ............................................................*...............................................................................................................................................................................
        smlal2 v18.2D, v25.4S, v5.S[3]         // .............................................................*..............................................................................................................................................................................
        and x1, x18, #1048575                  // .............................................................*..............................................................................................................................................................................
        sub x11, x1, x5                        // ..............................................................*.............................................................................................................................................................................
        and x12, x14, #1048575                 // ..............................................................*.............................................................................................................................................................................
        smlsl v22.2D, v13.2S, v21.S[0]         // ...............................................................*............................................................................................................................................................................
        sub x28, x12, x4                       // ...............................................................*............................................................................................................................................................................
        tst x11, #1                            // ...............................................................*............................................................................................................................................................................
        ushll v28.2D, v13.2S, #15              // ................................................................*...........................................................................................................................................................................
        csel x13, x28, xzr, ne                 // ................................................................*...........................................................................................................................................................................
        tst x15, x11, ror #1                   // ................................................................*...........................................................................................................................................................................
        sshr v30.2D, v18.2D, #30               // .................................................................*..........................................................................................................................................................................
        and v24.16B, v18.16B, v1.16B           // .................................................................*..........................................................................................................................................................................
        csneg x21, x15, x3, pl                 // ..................................................................*.........................................................................................................................................................................
        csel x25, x11, x28, mi                 // ..................................................................*.........................................................................................................................................................................
        csneg x16, x13, x13, pl                // ..................................................................*.........................................................................................................................................................................
        add x26, x11, x16                      // ...................................................................*........................................................................................................................................................................
        sshr v26.2D, v22.2D, #30               // ...................................................................*........................................................................................................................................................................
        sub x23, x21, #1                       // ...................................................................*........................................................................................................................................................................
        smlal v30.2D, v29.2S, v5.S[1]          // ....................................................................*.......................................................................................................................................................................
        shl v22.2D, v24.2D, #32                // ....................................................................*.......................................................................................................................................................................
        smlal2 v30.2D, v29.4S, v5.S[3]         // .....................................................................*......................................................................................................................................................................
        asr x9, x26, #1                        // .....................................................................*......................................................................................................................................................................
        smlal v26.2D, v29.2S, v8.S[1]          // ......................................................................*.....................................................................................................................................................................
        smlal2 v26.2D, v29.4S, v8.S[3]         // .......................................................................*....................................................................................................................................................................
        orr v4.16B, v16.16B, v22.16B           // .......................................................................*....................................................................................................................................................................
        tst x9, #1                             // .......................................................................*....................................................................................................................................................................
        smlal v26.2D, v25.2S, v9.S[0]          // ........................................................................*...................................................................................................................................................................
        csel x12, x25, xzr, ne                 // ........................................................................*...................................................................................................................................................................
        tst x23, x9, ror #1                    // ........................................................................*...................................................................................................................................................................
        smlal2 v26.2D, v25.4S, v9.S[2]         // .........................................................................*..................................................................................................................................................................
        csneg x13, x23, x21, pl                // ..........................................................................*.................................................................................................................................................................
        smlal v30.2D, v25.2S, v6.S[0]          // ..........................................................................*.................................................................................................................................................................
        csneg x17, x12, x12, pl                // ..........................................................................*.................................................................................................................................................................
        csel x20, x9, x25, mi                  // ...........................................................................*................................................................................................................................................................
        add x11, x9, x17                       // ...........................................................................*................................................................................................................................................................
        smlal2 v30.2D, v25.4S, v6.S[2]         // ...........................................................................*................................................................................................................................................................
        sub x21, x13, #1                       // ............................................................................*...............................................................................................................................................................
        sshr v13.2D, v26.2D, #30               // .............................................................................*..............................................................................................................................................................
        and v24.16B, v26.16B, v1.16B           // .............................................................................*..............................................................................................................................................................
        asr x1, x11, #1                        // .............................................................................*..............................................................................................................................................................
        sshr v8.2D, v30.2D, #30                // ...............................................................................*............................................................................................................................................................
        and v0.16B, v30.16B, v1.16B            // ...............................................................................*............................................................................................................................................................
        tst x1, #1                             // ...............................................................................*............................................................................................................................................................
        smlal v13.2D, v29.2S, v9.S[0]          // ................................................................................*...........................................................................................................................................................
        csel x24, x20, xzr, ne                 // ................................................................................*...........................................................................................................................................................
        tst x21, x1, ror #1                    // ................................................................................*...........................................................................................................................................................
        smlal2 v13.2D, v29.4S, v9.S[2]         // .................................................................................*..........................................................................................................................................................
        csneg x26, x21, x13, pl                // ..................................................................................*.........................................................................................................................................................
        csneg x21, x24, x24, pl                // ..................................................................................*.........................................................................................................................................................
        smlal v13.2D, v25.2S, v9.S[1]          // ..................................................................................*.........................................................................................................................................................
        csel x16, x1, x20, mi                  // ...................................................................................*........................................................................................................................................................
        add x2, x1, x21                        // ...................................................................................*........................................................................................................................................................
        smlal2 v13.2D, v25.4S, v9.S[3]         // ...................................................................................*........................................................................................................................................................
        smlal v8.2D, v29.2S, v6.S[0]           // ....................................................................................*.......................................................................................................................................................
        sub x13, x26, #1                       // ....................................................................................*.......................................................................................................................................................
        asr x27, x2, #1                        // .....................................................................................*......................................................................................................................................................
        smlal2 v8.2D, v29.4S, v6.S[2]          // .....................................................................................*......................................................................................................................................................
        smlal v8.2D, v25.2S, v6.S[1]           // ......................................................................................*.....................................................................................................................................................
        smlal2 v8.2D, v25.4S, v6.S[3]          // .......................................................................................*....................................................................................................................................................
        tst x27, #1                            // .......................................................................................*....................................................................................................................................................
        sshr v19.2D, v13.2D, #30               // .......................................................................................*....................................................................................................................................................
        and v22.16B, v13.16B, v1.16B           // ........................................................................................*...................................................................................................................................................
        csel x24, x16, xzr, ne                 // ........................................................................................*...................................................................................................................................................
        tst x13, x27, ror #1                   // ........................................................................................*...................................................................................................................................................
        csneg x8, x13, x26, pl                 // ..........................................................................................*.................................................................................................................................................
        smlal v19.2D, v29.2S, v9.S[1]          // ..........................................................................................*.................................................................................................................................................
        csneg x17, x24, x24, pl                // ..........................................................................................*.................................................................................................................................................
        smlal2 v19.2D, v29.4S, v9.S[3]         // ...........................................................................................*................................................................................................................................................
        add x30, x27, x17                      // ...........................................................................................*................................................................................................................................................
        sshr v9.2D, v8.2D, #30                 // ...........................................................................................*................................................................................................................................................
        csel x23, x27, x16, mi                 // ............................................................................................*...............................................................................................................................................
        smlal v19.2D, v25.2S, v10.S[0]         // ............................................................................................*...............................................................................................................................................
        sub x24, x8, #1                        // ............................................................................................*...............................................................................................................................................
        shl v31.2D, v22.2D, #32                // .............................................................................................*..............................................................................................................................................
        asr x11, x30, #1                       // .............................................................................................*..............................................................................................................................................
        smlal2 v19.2D, v25.4S, v10.S[2]        // .............................................................................................*..............................................................................................................................................
        and v27.16B, v8.16B, v1.16B            // ..............................................................................................*.............................................................................................................................................
        smlal v9.2D, v29.2S, v6.S[1]           // ..............................................................................................*.............................................................................................................................................
        smlal2 v9.2D, v29.4S, v6.S[3]          // ...............................................................................................*............................................................................................................................................
        tst x11, #1                            // ...............................................................................................*............................................................................................................................................
        smlal v9.2D, v25.2S, v7.S[0]           // ................................................................................................*...........................................................................................................................................
        csel x3, x23, xzr, ne                  // ................................................................................................*...........................................................................................................................................
        tst x24, x11, ror #1                   // ................................................................................................*...........................................................................................................................................
        smlal2 v9.2D, v25.4S, v7.S[2]          // .................................................................................................*..........................................................................................................................................
        sshr v13.2D, v19.2D, #30               // .................................................................................................*..........................................................................................................................................
        csneg x2, x24, x8, pl                  // ..................................................................................................*.........................................................................................................................................
        csel x27, x11, x23, mi                 // ..................................................................................................*.........................................................................................................................................
        csneg x29, x3, x3, pl                  // ..................................................................................................*.........................................................................................................................................
        orr v8.16B, v24.16B, v31.16B           // ...................................................................................................*........................................................................................................................................
        add x15, x11, x29                      // ...................................................................................................*........................................................................................................................................
        and v24.16B, v19.16B, v1.16B           // ...................................................................................................*........................................................................................................................................
        shl v16.2D, v27.2D, #32                // ....................................................................................................*.......................................................................................................................................
        smlal v13.2D, v29.2S, v10.S[0]         // ....................................................................................................*.......................................................................................................................................
        sub x28, x2, #1                        // ....................................................................................................*.......................................................................................................................................
        asr x22, x15, #1                       // .....................................................................................................*......................................................................................................................................
        smlal2 v13.2D, v29.4S, v10.S[2]        // .....................................................................................................*......................................................................................................................................
        sshr v6.2D, v9.2D, #30                 // .....................................................................................................*......................................................................................................................................
        and v31.16B, v9.16B, v1.16B            // ......................................................................................................*.....................................................................................................................................
        smlal v13.2D, v25.2S, v10.S[1]         // ......................................................................................................*.....................................................................................................................................
        orr v5.16B, v0.16B, v16.16B            // .......................................................................................................*....................................................................................................................................
        smlal2 v13.2D, v25.4S, v10.S[3]        // .......................................................................................................*....................................................................................................................................
        tst x22, #1                            // .......................................................................................................*....................................................................................................................................
        smlal v6.2D, v29.2S, v7.S[0]           // ........................................................................................................*...................................................................................................................................
        csel x17, x27, xzr, ne                 // ........................................................................................................*...................................................................................................................................
        tst x28, x22, ror #1                   // ........................................................................................................*...................................................................................................................................
        smlal2 v6.2D, v29.4S, v7.S[2]          // .........................................................................................................*..................................................................................................................................
        csneg x9, x28, x2, pl                  // ..........................................................................................................*.................................................................................................................................
        csel x12, x22, x27, mi                 // ..........................................................................................................*.................................................................................................................................
        csneg x3, x17, x17, pl                 // ..........................................................................................................*.................................................................................................................................
        add x21, x22, x3                       // ...........................................................................................................*................................................................................................................................
        sshr v26.2D, v13.2D, #30               // ...........................................................................................................*................................................................................................................................
        sub x28, x9, #1                        // ...........................................................................................................*................................................................................................................................
        and v17.16B, v13.16B, v1.16B           // ............................................................................................................*...............................................................................................................................
        and v18.16B, v6.16B, v1.16B            // .............................................................................................................*..............................................................................................................................
        sshr v7.2D, v6.2D, #30                 // .............................................................................................................*..............................................................................................................................
        asr x20, x21, #1                       // .............................................................................................................*..............................................................................................................................
        smlal v26.2D, v29.2S, v10.S[1]         // ..............................................................................................................*.............................................................................................................................
        smlal2 v26.2D, v29.4S, v10.S[3]        // ...............................................................................................................*............................................................................................................................
        shl v27.2D, v17.2D, #32                // ...............................................................................................................*............................................................................................................................
        tst x20, #1                            // ...............................................................................................................*............................................................................................................................
        smlal v26.2D, v25.2S, v11.S[0]         // ................................................................................................................*...........................................................................................................................
        csel x27, x12, xzr, ne                 // ................................................................................................................*...........................................................................................................................
        tst x28, x20, ror #1                   // ................................................................................................................*...........................................................................................................................
        shl v22.2D, v18.2D, #32                // .................................................................................................................*..........................................................................................................................
        smlal2 v26.2D, v25.4S, v11.S[2]        // .................................................................................................................*..........................................................................................................................
        csneg x21, x28, x9, pl                 // ..................................................................................................................*.........................................................................................................................
        csel x12, x20, x12, mi                 // ..................................................................................................................*.........................................................................................................................
        csneg x15, x27, x27, pl                // ..................................................................................................................*.........................................................................................................................
        orr v9.16B, v24.16B, v27.16B           // ...................................................................................................................*........................................................................................................................
        add x15, x20, x15                      // ...................................................................................................................*........................................................................................................................
        sub x27, x21, #1                       // ...................................................................................................................*........................................................................................................................
        orr v6.16B, v31.16B, v22.16B           // ....................................................................................................................*.......................................................................................................................
        sshr v14.2D, v26.2D, #30               // .....................................................................................................................*......................................................................................................................
        and v31.16B, v26.16B, v1.16B           // .....................................................................................................................*......................................................................................................................
        asr x7, x15, #1                        // .....................................................................................................................*......................................................................................................................
        tst x7, #1                             // .......................................................................................................................*....................................................................................................................
        smlal v14.2D, v29.2S, v11.S[0]         // ........................................................................................................................*...................................................................................................................
        csel x10, x12, xzr, ne                 // ........................................................................................................................*...................................................................................................................
        tst x27, x7, ror #1                    // ........................................................................................................................*...................................................................................................................
        smlal2 v14.2D, v29.4S, v11.S[2]        // .........................................................................................................................*..................................................................................................................
        csneg x13, x27, x21, pl                // ..........................................................................................................................*.................................................................................................................
        csneg x16, x10, x10, pl                // ..........................................................................................................................*.................................................................................................................
        smlal v14.2D, v25.2S, v11.S[1]         // ..........................................................................................................................*.................................................................................................................
        add x27, x7, x16                       // ...........................................................................................................................*................................................................................................................
        smlal2 v14.2D, v25.4S, v11.S[3]        // ...........................................................................................................................*................................................................................................................
        sub x22, x13, #1                       // ...........................................................................................................................*................................................................................................................
        csel x25, x7, x12, mi                  // ............................................................................................................................*...............................................................................................................
        asr x27, x27, #1                       // .............................................................................................................................*..............................................................................................................
        sshr v26.2D, v14.2D, #30               // ...............................................................................................................................*............................................................................................................
        and v22.16B, v14.16B, v1.16B           // ...............................................................................................................................*............................................................................................................
        tst x27, #1                            // ...............................................................................................................................*............................................................................................................
        csel x28, x25, xzr, ne                 // ................................................................................................................................*...........................................................................................................
        tst x22, x27, ror #1                   // ................................................................................................................................*...........................................................................................................
        csneg x16, x22, x13, pl                // ..................................................................................................................................*.........................................................................................................
        smlal v26.2D, v29.2S, v11.S[1]         // ..................................................................................................................................*.........................................................................................................
        csneg x9, x28, x28, pl                 // ..................................................................................................................................*.........................................................................................................
        smlal2 v26.2D, v29.4S, v11.S[3]        // ...................................................................................................................................*........................................................................................................
        add x2, x27, x9                        // ...................................................................................................................................*........................................................................................................
        sub x22, x16, #1                       // ...................................................................................................................................*........................................................................................................
        csel x3, x27, x25, mi                  // ....................................................................................................................................*.......................................................................................................
        shl v0.2D, v22.2D, #32                 // ....................................................................................................................................*.......................................................................................................
        smlal v26.2D, v25.2S, v12.S[0]         // ....................................................................................................................................*.......................................................................................................
        smlal2 v26.2D, v25.4S, v12.S[2]        // .....................................................................................................................................*......................................................................................................
        asr x25, x2, #1                        // .....................................................................................................................................*......................................................................................................
        orr v10.16B, v31.16B, v0.16B           // .......................................................................................................................................*....................................................................................................
        tst x25, #1                            // .......................................................................................................................................*....................................................................................................
        csel x9, x3, xzr, ne                   // ........................................................................................................................................*...................................................................................................
        tst x22, x25, ror #1                   // ........................................................................................................................................*...................................................................................................
        add v17.2D, v26.2D, v23.2D             // .........................................................................................................................................*..................................................................................................
        csneg x12, x22, x16, pl                // ..........................................................................................................................................*.................................................................................................
        csel x7, x25, x3, mi                   // ..........................................................................................................................................*.................................................................................................
        csneg x24, x9, x9, pl                  // ..........................................................................................................................................*.................................................................................................
        add x27, x25, x24                      // ...........................................................................................................................................*................................................................................................
        sub x1, x12, #1                        // ...........................................................................................................................................*................................................................................................
        sshr v20.2D, v17.2D, #30               // ............................................................................................................................................*...............................................................................................
        and v30.16B, v17.16B, v1.16B           // ............................................................................................................................................*...............................................................................................
        asr x28, x27, #1                       // .............................................................................................................................................*..............................................................................................
        smlal v20.2D, v29.2S, v12.S[0]         // ...............................................................................................................................................*............................................................................................
        tst x28, #1                            // ...............................................................................................................................................*............................................................................................
        smlal2 v20.2D, v29.4S, v12.S[2]        // ................................................................................................................................................*...........................................................................................
        csel x17, x7, xzr, ne                  // ................................................................................................................................................*...........................................................................................
        tst x1, x28, ror #1                    // ................................................................................................................................................*...........................................................................................
        csneg x2, x1, x12, pl                  // ..................................................................................................................................................*.........................................................................................
        csel x29, x28, x7, mi                  // ..................................................................................................................................................*.........................................................................................
        csneg x9, x17, x17, pl                 // ..................................................................................................................................................*.........................................................................................
        add x1, x28, x9                        // ...................................................................................................................................................*........................................................................................
        sub x21, x2, #1                        // ...................................................................................................................................................*........................................................................................
        add v28.2D, v20.2D, v28.2D             // ....................................................................................................................................................*.......................................................................................
        asr x10, x1, #1                        // .....................................................................................................................................................*......................................................................................
        and v26.16B, v28.16B, v1.16B           // .......................................................................................................................................................*....................................................................................
        sshr v20.2D, v28.2D, #30               // .......................................................................................................................................................*....................................................................................
        tst x10, #1                            // .......................................................................................................................................................*....................................................................................
        csel x16, x29, xzr, ne                 // ........................................................................................................................................................*...................................................................................
        tst x21, x10, ror #1                   // ........................................................................................................................................................*...................................................................................
        csneg x21, x21, x2, pl                 // ..........................................................................................................................................................*.................................................................................
        csneg x9, x16, x16, pl                 // ..........................................................................................................................................................*.................................................................................
        sshr v24.2D, v20.2D, #15               // ..........................................................................................................................................................*.................................................................................
        csel x27, x10, x29, mi                 // ...........................................................................................................................................................*................................................................................
        add x2, x10, x9                        // ...........................................................................................................................................................*................................................................................
        sub x26, x21, #1                       // ...........................................................................................................................................................*................................................................................
        shl v29.2D, v26.2D, #32                // ............................................................................................................................................................*...............................................................................
        mla v8.4S, v24.4S, v21.4S              // .............................................................................................................................................................*..............................................................................
        shl v22.2D, v24.2D, #15                // .............................................................................................................................................................*..............................................................................
        asr x9, x2, #1                         // .............................................................................................................................................................*..............................................................................
        orr v11.16B, v30.16B, v29.16B          // ...............................................................................................................................................................*............................................................................
        tst x9, #1                             // ...............................................................................................................................................................*............................................................................
        sub v12.2D, v20.2D, v22.2D             // ................................................................................................................................................................*...........................................................................
        csel x10, x27, xzr, ne                 // ................................................................................................................................................................*...........................................................................
        tst x26, x9, ror #1                    // ................................................................................................................................................................*...........................................................................
        csneg x29, x26, x21, pl                // ..................................................................................................................................................................*.........................................................................
        csel x7, x9, x27, mi                   // ..................................................................................................................................................................*.........................................................................
        csneg x12, x10, x10, pl                // ..................................................................................................................................................................*.........................................................................
        add x1, x9, x12                        // ...................................................................................................................................................................*........................................................................
        sub x25, x29, #1                       // ...................................................................................................................................................................*........................................................................
        asr x30, x1, #1                        // .....................................................................................................................................................................*......................................................................
        tst x30, #1                            // .......................................................................................................................................................................*....................................................................
        csel x22, x7, xzr, ne                  // ........................................................................................................................................................................*...................................................................
        tst x25, x30, ror #1                   // ........................................................................................................................................................................*...................................................................
        csneg x21, x25, x29, pl                // ..........................................................................................................................................................................*.................................................................
        csel x29, x30, x7, mi                  // ..........................................................................................................................................................................*.................................................................
        csneg x7, x22, x22, pl                 // ..........................................................................................................................................................................*.................................................................
        add x28, x30, x7                       // ...........................................................................................................................................................................*................................................................
        sub x1, x21, #1                        // ...........................................................................................................................................................................*................................................................
        asr x11, x28, #1                       // .............................................................................................................................................................................*..............................................................
        tst x11, #1                            // ...............................................................................................................................................................................*............................................................
        csel x25, x29, xzr, ne                 // ................................................................................................................................................................................*...........................................................
        tst x1, x11, ror #1                    // ................................................................................................................................................................................*...........................................................
        csneg x20, x1, x21, pl                 // ..................................................................................................................................................................................*.........................................................
        csel x21, x11, x29, mi                 // ..................................................................................................................................................................................*.........................................................
        csneg x9, x25, x25, pl                 // ..................................................................................................................................................................................*.........................................................
        add x26, x11, x9                       // ...................................................................................................................................................................................*........................................................
        sub x2, x20, #1                        // ...................................................................................................................................................................................*........................................................
        asr x30, x26, #1                       // .....................................................................................................................................................................................*......................................................
        tst x30, #1                            // .......................................................................................................................................................................................*....................................................
        csel x1, x21, xzr, ne                  // ........................................................................................................................................................................................*...................................................
        tst x2, x30, ror #1                    // ........................................................................................................................................................................................*...................................................
        csneg x23, x2, x20, pl                 // ..........................................................................................................................................................................................*.................................................
        csel x7, x30, x21, mi                  // ..........................................................................................................................................................................................*.................................................
        csneg x29, x1, x1, pl                  // ..........................................................................................................................................................................................*.................................................
        add x15, x30, x29                      // ...........................................................................................................................................................................................*................................................
        sub x28, x23, #1                       // ...........................................................................................................................................................................................*................................................
        asr x2, x15, #1                        // .............................................................................................................................................................................................*..............................................
        tst x2, #1                             // ...............................................................................................................................................................................................*............................................
        csel x26, x7, xzr, ne                  // ................................................................................................................................................................................................*...........................................
        tst x28, x2, ror #1                    // ................................................................................................................................................................................................*...........................................
        csneg x15, x28, x23, pl                // ..................................................................................................................................................................................................*.........................................
        csel x13, x2, x7, mi                   // ..................................................................................................................................................................................................*.........................................
        csneg x26, x26, x26, pl                // ..................................................................................................................................................................................................*.........................................
        add x11, x2, x26                       // ...................................................................................................................................................................................................*........................................
        sub x20, x15, #1                       // ...................................................................................................................................................................................................*........................................
        asr x30, x11, #1                       // .....................................................................................................................................................................................................*......................................
        tst x30, #1                            // .......................................................................................................................................................................................................*....................................
        csel x7, x13, xzr, ne                  // ........................................................................................................................................................................................................*...................................
        tst x20, x30, ror #1                   // ........................................................................................................................................................................................................*...................................
        csneg x1, x20, x15, pl                 // ..........................................................................................................................................................................................................*.................................
        csel x26, x30, x13, mi                 // ..........................................................................................................................................................................................................*.................................
        csneg x20, x7, x7, pl                  // ..........................................................................................................................................................................................................*.................................
        add x13, x30, x20                      // ...........................................................................................................................................................................................................*................................
        sub x11, x1, #1                        // ...........................................................................................................................................................................................................*................................
        asr x8, x13, #1                        // .............................................................................................................................................................................................................*..............................
        tst x8, #1                             // ...............................................................................................................................................................................................................*............................
        csel x22, x26, xzr, ne                 // ................................................................................................................................................................................................................*...........................
        tst x11, x8, ror #1                    // ................................................................................................................................................................................................................*...........................
        csneg x12, x11, x1, pl                 // ..................................................................................................................................................................................................................*.........................
        csel x16, x8, x26, mi                  // ..................................................................................................................................................................................................................*.........................
        csneg x20, x22, x22, pl                // ..................................................................................................................................................................................................................*.........................
        add x11, x8, x20                       // ...................................................................................................................................................................................................................*........................
        sub x26, x12, #1                       // ...................................................................................................................................................................................................................*........................
        asr x27, x11, #1                       // .....................................................................................................................................................................................................................*......................
        tst x27, #1                            // .......................................................................................................................................................................................................................*....................
        csel x23, x16, xzr, ne                 // ........................................................................................................................................................................................................................*...................
        tst x26, x27, ror #1                   // ........................................................................................................................................................................................................................*...................
        csneg x3, x26, x12, pl                 // ..........................................................................................................................................................................................................................*.................
        csel x10, x27, x16, mi                 // ..........................................................................................................................................................................................................................*.................
        csneg x2, x23, x23, pl                 // ..........................................................................................................................................................................................................................*.................
        add x21, x27, x2                       // ...........................................................................................................................................................................................................................*................
        add x12, x10, #1048576                 // ...........................................................................................................................................................................................................................*................
        add x15, x10, x6                       // ...........................................................................................................................................................................................................................*................
        asr x28, x21, #1                       // .............................................................................................................................................................................................................................*..............
        lsl x9, x12, #22                       // .............................................................................................................................................................................................................................*..............
        asr x12, x15, #42                      // .............................................................................................................................................................................................................................*..............
        add x26, x28, #1048576                 // ...............................................................................................................................................................................................................................*............
        add x7, x28, x6                        // ...............................................................................................................................................................................................................................*............
        asr x11, x9, #43                       // ...............................................................................................................................................................................................................................*............
        lsl x27, x26, #22                      // .................................................................................................................................................................................................................................*..........
        mul x10, x11, x14                      // .................................................................................................................................................................................................................................*..........
        asr x13, x27, #43                      // ...................................................................................................................................................................................................................................*........
        madd x29, x12, x18, x10                // ....................................................................................................................................................................................................................................*.......
        mul x17, x13, x14                      // .....................................................................................................................................................................................................................................*......
        asr x14, x7, #42                       // .....................................................................................................................................................................................................................................*......
        asr x20, x29, #20                      // .......................................................................................................................................................................................................................................*....
        madd x7, x14, x18, x17                 // ........................................................................................................................................................................................................................................*...
        mov x1, x20                            // .........................................................................................................................................................................................................................................*..
        asr x2, x7, #20                        // ...........................................................................................................................................................................................................................................*

                                                 // ------------------------------------------------------------------------------------------------------------ cycle (expected) ------------------------------------------------------------------------------------------------------------->
                                                 // 0                        25                       50                       75                       100                      125                      150                      175                      200                      225
                                                 // |------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|----------
        // stp x11, x13, [sp, #-16]              // *...........................................................................................................................................................................................................................................
        // stp x12, x14, [sp, #-32]              // *...........................................................................................................................................................................................................................................
        // ldp q17, q16, [sp, #-32]              // *...........................................................................................................................................................................................................................................
        // uzp1 v13.4s, v16.4s, v17.4s           // ....*.......................................................................................................................................................................................................................................
        // and v13.16b, v13.16b, v2.16b          // .......*....................................................................................................................................................................................................................................
        // sshr v16.2d, v16.2d, #30              // .....*......................................................................................................................................................................................................................................
        // sshr v17.2d, v17.2d, #30              // ....*.......................................................................................................................................................................................................................................
        // uzp1 v14.4s, v16.4s, v17.4s           // ........*...................................................................................................................................................................................................................................
        // smull  v16.2d, v13.2s, v3.s[0]        // ..........*.................................................................................................................................................................................................................................
        // smlal2 v16.2d, v13.4s, v3.s[2]        // ...........*................................................................................................................................................................................................................................
        // sshr   v16.2d, v16.2d, #30            // ...............*............................................................................................................................................................................................................................
        // smlal  v16.2d, v14.2s, v3.s[0]        // ..................*.........................................................................................................................................................................................................................
        // smlal2 v16.2d, v14.4s, v3.s[2]        // ...................*........................................................................................................................................................................................................................
        // smlal  v16.2d, v13.2s, v3.s[1]        // ....................*.......................................................................................................................................................................................................................
        // smlal2 v16.2d, v13.4s, v3.s[3]        // .....................*......................................................................................................................................................................................................................
        // sshr   v16.2d, v16.2d, #30            // .........................*..................................................................................................................................................................................................................
        // smlal  v16.2d, v14.2s, v3.s[1]        // ............................*...............................................................................................................................................................................................................
        // smlal2 v16.2d, v14.4s, v3.s[3]        // .............................*..............................................................................................................................................................................................................
        // smlal  v16.2d, v13.2s, v4.s[0]        // ..............................*.............................................................................................................................................................................................................
        // smlal2 v16.2d, v13.4s, v4.s[2]        // ...............................*............................................................................................................................................................................................................
        // and    v3.16b, v16.16b, v1.16b        // ...................................*........................................................................................................................................................................................................
        // sshr   v16.2d, v16.2d, #30            // ...................................*........................................................................................................................................................................................................
        // smlal  v16.2d, v14.2s, v4.s[0]        // ......................................*.....................................................................................................................................................................................................
        // smlal2 v16.2d, v14.4s, v4.s[2]        // .......................................*....................................................................................................................................................................................................
        // smlal  v16.2d, v13.2s, v4.s[1]        // ........................................*...................................................................................................................................................................................................
        // smlal2 v16.2d, v13.4s, v4.s[3]        // .........................................*..................................................................................................................................................................................................
        // and    v17.16b, v16.16b, v1.16b       // .............................................*..............................................................................................................................................................................................
        // sshr   v16.2d, v16.2d, #30            // .............................................*..............................................................................................................................................................................................
        // shl    v17.2d, v17.2d, #32            // ................................................*...........................................................................................................................................................................................
        // orr    v3.16b, v3.16b, v17.16b        // ...................................................*........................................................................................................................................................................................
        // smlal  v16.2d, v14.2s, v4.s[1]        // ................................................*...........................................................................................................................................................................................
        // smlal2 v16.2d, v14.4s, v4.s[3]        // .................................................*..........................................................................................................................................................................................
        // smlal  v16.2d, v13.2s, v5.s[0]        // ..................................................*.........................................................................................................................................................................................
        // smlal2 v16.2d, v13.4s, v5.s[2]        // ...................................................*........................................................................................................................................................................................
        // and    v4.16b, v16.16b, v1.16b        // ........................................................*...................................................................................................................................................................................
        // sshr   v16.2d, v16.2d, #30            // .......................................................*....................................................................................................................................................................................
        // smlal  v16.2d, v14.2s, v5.s[0]        // ..........................................................*.................................................................................................................................................................................
        // smlal2 v16.2d, v14.4s, v5.s[2]        // ...........................................................*................................................................................................................................................................................
        // smlal  v16.2d, v13.2s, v5.s[1]        // ............................................................*...............................................................................................................................................................................
        // smlal2 v16.2d, v13.4s, v5.s[3]        // .............................................................*..............................................................................................................................................................................
        // and    v17.16b, v16.16b, v1.16b       // .................................................................*..........................................................................................................................................................................
        // sshr   v16.2d, v16.2d, #30            // .................................................................*..........................................................................................................................................................................
        // shl    v17.2d, v17.2d, #32            // ....................................................................*.......................................................................................................................................................................
        // orr    v4.16b, v4.16b, v17.16b        // .......................................................................*....................................................................................................................................................................
        // smlal  v16.2d, v14.2s, v5.s[1]        // ....................................................................*.......................................................................................................................................................................
        // smlal2 v16.2d, v14.4s, v5.s[3]        // .....................................................................*......................................................................................................................................................................
        // smlal  v16.2d, v13.2s, v6.s[0]        // ..........................................................................*.................................................................................................................................................................
        // smlal2 v16.2d, v13.4s, v6.s[2]        // ...........................................................................*................................................................................................................................................................
        // and    v5.16b, v16.16b, v1.16b        // ...............................................................................*............................................................................................................................................................
        // sshr   v16.2d, v16.2d, #30            // ...............................................................................*............................................................................................................................................................
        // smlal  v16.2d, v14.2s, v6.s[0]        // ....................................................................................*.......................................................................................................................................................
        // smlal2 v16.2d, v14.4s, v6.s[2]        // .....................................................................................*......................................................................................................................................................
        // smlal  v16.2d, v13.2s, v6.s[1]        // ......................................................................................*.....................................................................................................................................................
        // smlal2 v16.2d, v13.4s, v6.s[3]        // .......................................................................................*....................................................................................................................................................
        // and    v17.16b, v16.16b, v1.16b       // ..............................................................................................*.............................................................................................................................................
        // sshr   v16.2d, v16.2d, #30            // ...........................................................................................*................................................................................................................................................
        // shl    v17.2d, v17.2d, #32            // ....................................................................................................*.......................................................................................................................................
        // orr    v5.16b, v5.16b, v17.16b        // .......................................................................................................*....................................................................................................................................
        // smlal  v16.2d, v14.2s, v6.s[1]        // ..............................................................................................*.............................................................................................................................................
        // smlal2 v16.2d, v14.4s, v6.s[3]        // ...............................................................................................*............................................................................................................................................
        // smlal  v16.2d, v13.2s, v7.s[0]        // ................................................................................................*...........................................................................................................................................
        // smlal2 v16.2d, v13.4s, v7.s[2]        // .................................................................................................*..........................................................................................................................................
        // and    v6.16b, v16.16b, v1.16b        // ......................................................................................................*.....................................................................................................................................
        // sshr   v16.2d, v16.2d, #30            // .....................................................................................................*......................................................................................................................................
        // smlal  v16.2d, v14.2s, v7.s[0]        // ........................................................................................................*...................................................................................................................................
        // smlal2 v16.2d, v14.4s, v7.s[2]        // .........................................................................................................*..................................................................................................................................
        // and    v17.16b, v16.16b, v1.16b       // .............................................................................................................*..............................................................................................................................
        // sshr   v7.2d, v16.2d, #30             // .............................................................................................................*..............................................................................................................................
        // shl    v17.2d, v17.2d, #32            // .................................................................................................................*..........................................................................................................................
        // orr    v6.16b, v6.16b, v17.16b        // ....................................................................................................................*.......................................................................................................................
        // mov x9, #19                           // .*..........................................................................................................................................................................................................................................
        // dup v16.2d, x9                        // ..*.........................................................................................................................................................................................................................................
        // smull  v17.2d, v13.2s, v8.s[0]        // ............*...............................................................................................................................................................................................................................
        // smlal2 v17.2d, v13.4s, v8.s[2]        // .............*..............................................................................................................................................................................................................................
        // mul v19.4s, v17.4s, v15.4s            // ......................*.....................................................................................................................................................................................................................
        // and v19.16b, v19.16b, v1.16b          // ...........................*................................................................................................................................................................................................................
        // uzp1 v19.4s, v19.4s, v19.4s           // ..............................*.............................................................................................................................................................................................................
        // smlsl v17.2d, v19.2s, v16.s[0]        // .................................*..........................................................................................................................................................................................................
        // sshr   v17.2d, v17.2d, #30            // .....................................*......................................................................................................................................................................................................
        // smlal  v17.2d, v14.2s, v8.s[0]        // ..........................................*.................................................................................................................................................................................................
        // smlal2 v17.2d, v14.4s, v8.s[2]        // ...........................................*................................................................................................................................................................................................
        // smlal  v17.2d, v13.2s, v8.s[1]        // ............................................*...............................................................................................................................................................................................
        // smlal2 v17.2d, v13.4s, v8.s[3]        // ..............................................*.............................................................................................................................................................................................
        // mul    v20.4s, v17.4s, v15.4s         // ....................................................*.......................................................................................................................................................................................
        // and    v20.16b, v20.16b, v1.16b       // .........................................................*..................................................................................................................................................................................
        // uzp1   v20.4s, v20.4s, v20.4s         // ............................................................*...............................................................................................................................................................................
        // smlsl  v17.2d, v20.2s, v16.s[0]       // ...............................................................*............................................................................................................................................................................
        // sshr   v17.2d, v17.2d, #30            // ...................................................................*........................................................................................................................................................................
        // smlal  v17.2d, v14.2s, v8.s[1]        // ......................................................................*.....................................................................................................................................................................
        // smlal2 v17.2d, v14.4s, v8.s[3]        // .......................................................................*....................................................................................................................................................................
        // smlal  v17.2d, v13.2s, v9.s[0]        // ........................................................................*...................................................................................................................................................................
        // smlal2 v17.2d, v13.4s, v9.s[2]        // .........................................................................*..................................................................................................................................................................
        // and    v8.16b, v17.16b, v1.16b        // .............................................................................*..............................................................................................................................................................
        // sshr   v17.2d, v17.2d, #30            // .............................................................................*..............................................................................................................................................................
        // smlal  v17.2d, v14.2s, v9.s[0]        // ................................................................................*...........................................................................................................................................................
        // smlal2 v17.2d, v14.4s, v9.s[2]        // .................................................................................*..........................................................................................................................................................
        // smlal  v17.2d, v13.2s, v9.s[1]        // ..................................................................................*.........................................................................................................................................................
        // smlal2 v17.2d, v13.4s, v9.s[3]        // ...................................................................................*........................................................................................................................................................
        // and    v18.16b, v17.16b, v1.16b       // ........................................................................................*...................................................................................................................................................
        // sshr   v17.2d, v17.2d, #30            // .......................................................................................*....................................................................................................................................................
        // shl    v18.2d, v18.2d, #32            // .............................................................................................*..............................................................................................................................................
        // orr    v8.16b, v8.16b, v18.16b        // ...................................................................................................*........................................................................................................................................
        // smlal  v17.2d, v14.2s, v9.s[1]        // ..........................................................................................*.................................................................................................................................................
        // smlal2 v17.2d, v14.4s, v9.s[3]        // ...........................................................................................*................................................................................................................................................
        // smlal  v17.2d, v13.2s, v10.s[0]       // ............................................................................................*...............................................................................................................................................
        // smlal2 v17.2d, v13.4s, v10.s[2]       // .............................................................................................*..............................................................................................................................................
        // and    v9.16b, v17.16b, v1.16b        // ...................................................................................................*........................................................................................................................................
        // sshr   v17.2d, v17.2d, #30            // .................................................................................................*..........................................................................................................................................
        // smlal  v17.2d, v14.2s, v10.s[0]       // ....................................................................................................*.......................................................................................................................................
        // smlal2 v17.2d, v14.4s, v10.s[2]       // .....................................................................................................*......................................................................................................................................
        // smlal  v17.2d, v13.2s, v10.s[1]       // ......................................................................................................*.....................................................................................................................................
        // smlal2 v17.2d, v13.4s, v10.s[3]       // .......................................................................................................*....................................................................................................................................
        // and    v18.16b, v17.16b, v1.16b       // ............................................................................................................*...............................................................................................................................
        // sshr   v17.2d, v17.2d, #30            // ...........................................................................................................*................................................................................................................................
        // shl    v18.2d, v18.2d, #32            // ...............................................................................................................*............................................................................................................................
        // orr    v9.16b, v9.16b, v18.16b        // ...................................................................................................................*........................................................................................................................
        // smlal  v17.2d, v14.2s, v10.s[1]       // ..............................................................................................................*.............................................................................................................................
        // smlal2 v17.2d, v14.4s, v10.s[3]       // ...............................................................................................................*............................................................................................................................
        // smlal  v17.2d, v13.2s, v11.s[0]       // ................................................................................................................*...........................................................................................................................
        // smlal2 v17.2d, v13.4s, v11.s[2]       // .................................................................................................................*..........................................................................................................................
        // and    v10.16b, v17.16b, v1.16b       // .....................................................................................................................*......................................................................................................................
        // sshr   v17.2d, v17.2d, #30            // .....................................................................................................................*......................................................................................................................
        // smlal  v17.2d, v14.2s, v11.s[0]       // ........................................................................................................................*...................................................................................................................
        // smlal2 v17.2d, v14.4s, v11.s[2]       // .........................................................................................................................*..................................................................................................................
        // smlal  v17.2d, v13.2s, v11.s[1]       // ..........................................................................................................................*.................................................................................................................
        // smlal2 v17.2d, v13.4s, v11.s[3]       // ...........................................................................................................................*................................................................................................................
        // and    v18.16b, v17.16b, v1.16b       // ...............................................................................................................................*............................................................................................................
        // sshr   v17.2d, v17.2d, #30            // ...............................................................................................................................*............................................................................................................
        // shl    v18.2d, v18.2d, #32            // ....................................................................................................................................*.......................................................................................................
        // orr    v10.16b, v10.16b, v18.16b      // .......................................................................................................................................*....................................................................................................
        // smlal  v17.2d, v14.2s, v11.s[1]       // ..................................................................................................................................*.........................................................................................................
        // smlal2 v17.2d, v14.4s, v11.s[3]       // ...................................................................................................................................*........................................................................................................
        // smlal  v17.2d, v13.2s, v12.s[0]       // ....................................................................................................................................*.......................................................................................................
        // smlal2 v17.2d, v13.4s, v12.s[2]       // .....................................................................................................................................*......................................................................................................
        // ushll  v19.2d, v19.2s, #15            // .................................*..........................................................................................................................................................................................................
        // add    v17.2d, v17.2d, v19.2d         // .........................................................................................................................................*..................................................................................................
        // and    v11.16b, v17.16b, v1.16b       // ............................................................................................................................................*...............................................................................................
        // sshr   v17.2d, v17.2d, #30            // ............................................................................................................................................*...............................................................................................
        // smlal  v17.2d, v14.2s, v12.s[0]       // ...............................................................................................................................................*............................................................................................
        // smlal2 v17.2d, v14.4s, v12.s[2]       // ................................................................................................................................................*...........................................................................................
        // ushll  v20.2d, v20.2s, #15            // ................................................................*...........................................................................................................................................................................
        // add    v17.2d, v17.2d, v20.2d         // ....................................................................................................................................................*.......................................................................................
        // and    v18.16b, v17.16b, v1.16b       // .......................................................................................................................................................*....................................................................................
        // sshr   v12.2d, v17.2d, #30            // .......................................................................................................................................................*....................................................................................
        // shl    v18.2d, v18.2d, #32            // ............................................................................................................................................................*...............................................................................
        // orr    v11.16b, v11.16b, v18.16b      // ...............................................................................................................................................................*............................................................................
        // sshr   v18.2d, v12.2d, #15            // ..........................................................................................................................................................*.................................................................................
        // shl    v17.2d, v18.2d, #15            // .............................................................................................................................................................*..............................................................................
        // sub    v12.2d, v12.2d, v17.2d         // ................................................................................................................................................................*...........................................................................
        // mla    v8.4s, v18.4s, v16.4s          // .............................................................................................................................................................*..............................................................................
        // umov w1, v3.s[1]                      // .......................................................*....................................................................................................................................................................................
        // umov w9, v3.s[0]                      // .......................................................*....................................................................................................................................................................................
        // add x1, x9, x1, lsl #30               // ............................................................*...............................................................................................................................................................................
        // umov w2, v3.s[3]                      // ......................................................*.....................................................................................................................................................................................
        // umov w9, v3.s[2]                      // ......................................................*.....................................................................................................................................................................................
        // add x2, x9, x2, lsl #30               // ...........................................................*................................................................................................................................................................................
        // and x7, x1, #1048575                  // ..............................................................*.............................................................................................................................................................................
        // sub x7, x7, x4                        // ...............................................................*............................................................................................................................................................................
        // and x8, x2, #1048575                  // .............................................................*..............................................................................................................................................................................
        // sub x8, x8, x5                        // ..............................................................*.............................................................................................................................................................................
        // sub x9, x3, #1                        // .*..........................................................................................................................................................................................................................................
        // tst x8, #1                            // ...............................................................*............................................................................................................................................................................
        // csel x10, x7, xzr, ne                 // ................................................................*...........................................................................................................................................................................
        // tst x9, x8, ror #1                    // ................................................................*...........................................................................................................................................................................
        // csneg x3, x9, x3, pl                  // ..................................................................*.........................................................................................................................................................................
        // csel x7, x8, x7, mi                   // ..................................................................*.........................................................................................................................................................................
        // csneg x10, x10, x10, pl               // ..................................................................*.........................................................................................................................................................................
        // add x8, x8, x10                       // ...................................................................*........................................................................................................................................................................
        // asr x8, x8, #1                        // .....................................................................*......................................................................................................................................................................
        // sub x9, x3, #1                        // ...................................................................*........................................................................................................................................................................
        // tst x8, #1                            // .......................................................................*....................................................................................................................................................................
        // csel x10, x7, xzr, ne                 // ........................................................................*...................................................................................................................................................................
        // tst x9, x8, ror #1                    // ........................................................................*...................................................................................................................................................................
        // csneg x3, x9, x3, pl                  // ..........................................................................*.................................................................................................................................................................
        // csel x7, x8, x7, mi                   // ...........................................................................*................................................................................................................................................................
        // csneg x10, x10, x10, pl               // ..........................................................................*.................................................................................................................................................................
        // add x8, x8, x10                       // ...........................................................................*................................................................................................................................................................
        // asr x8, x8, #1                        // .............................................................................*..............................................................................................................................................................
        // sub x9, x3, #1                        // ............................................................................*...............................................................................................................................................................
        // tst x8, #1                            // ...............................................................................*............................................................................................................................................................
        // csel x10, x7, xzr, ne                 // ................................................................................*...........................................................................................................................................................
        // tst x9, x8, ror #1                    // ................................................................................*...........................................................................................................................................................
        // csneg x3, x9, x3, pl                  // ..................................................................................*.........................................................................................................................................................
        // csel x7, x8, x7, mi                   // ...................................................................................*........................................................................................................................................................
        // csneg x10, x10, x10, pl               // ..................................................................................*.........................................................................................................................................................
        // add x8, x8, x10                       // ...................................................................................*........................................................................................................................................................
        // asr x8, x8, #1                        // .....................................................................................*......................................................................................................................................................
        // sub x9, x3, #1                        // ....................................................................................*.......................................................................................................................................................
        // tst x8, #1                            // .......................................................................................*....................................................................................................................................................
        // csel x10, x7, xzr, ne                 // ........................................................................................*...................................................................................................................................................
        // tst x9, x8, ror #1                    // ........................................................................................*...................................................................................................................................................
        // csneg x3, x9, x3, pl                  // ..........................................................................................*.................................................................................................................................................
        // csel x7, x8, x7, mi                   // ............................................................................................*...............................................................................................................................................
        // csneg x10, x10, x10, pl               // ..........................................................................................*.................................................................................................................................................
        // add x8, x8, x10                       // ...........................................................................................*................................................................................................................................................
        // asr x8, x8, #1                        // .............................................................................................*..............................................................................................................................................
        // sub x9, x3, #1                        // ............................................................................................*...............................................................................................................................................
        // tst x8, #1                            // ...............................................................................................*............................................................................................................................................
        // csel x10, x7, xzr, ne                 // ................................................................................................*...........................................................................................................................................
        // tst x9, x8, ror #1                    // ................................................................................................*...........................................................................................................................................
        // csneg x3, x9, x3, pl                  // ..................................................................................................*.........................................................................................................................................
        // csel x7, x8, x7, mi                   // ..................................................................................................*.........................................................................................................................................
        // csneg x10, x10, x10, pl               // ..................................................................................................*.........................................................................................................................................
        // add x8, x8, x10                       // ...................................................................................................*........................................................................................................................................
        // asr x8, x8, #1                        // .....................................................................................................*......................................................................................................................................
        // sub x9, x3, #1                        // ....................................................................................................*.......................................................................................................................................
        // tst x8, #1                            // .......................................................................................................*....................................................................................................................................
        // csel x10, x7, xzr, ne                 // ........................................................................................................*...................................................................................................................................
        // tst x9, x8, ror #1                    // ........................................................................................................*...................................................................................................................................
        // csneg x3, x9, x3, pl                  // ..........................................................................................................*.................................................................................................................................
        // csel x7, x8, x7, mi                   // ..........................................................................................................*.................................................................................................................................
        // csneg x10, x10, x10, pl               // ..........................................................................................................*.................................................................................................................................
        // add x8, x8, x10                       // ...........................................................................................................*................................................................................................................................
        // asr x8, x8, #1                        // .............................................................................................................*..............................................................................................................................
        // sub x9, x3, #1                        // ...........................................................................................................*................................................................................................................................
        // tst x8, #1                            // ...............................................................................................................*............................................................................................................................
        // csel x10, x7, xzr, ne                 // ................................................................................................................*...........................................................................................................................
        // tst x9, x8, ror #1                    // ................................................................................................................*...........................................................................................................................
        // csneg x3, x9, x3, pl                  // ..................................................................................................................*.........................................................................................................................
        // csel x7, x8, x7, mi                   // ..................................................................................................................*.........................................................................................................................
        // csneg x10, x10, x10, pl               // ..................................................................................................................*.........................................................................................................................
        // add x8, x8, x10                       // ...................................................................................................................*........................................................................................................................
        // asr x8, x8, #1                        // .....................................................................................................................*......................................................................................................................
        // sub x9, x3, #1                        // ...................................................................................................................*........................................................................................................................
        // tst x8, #1                            // .......................................................................................................................*....................................................................................................................
        // csel x10, x7, xzr, ne                 // ........................................................................................................................*...................................................................................................................
        // tst x9, x8, ror #1                    // ........................................................................................................................*...................................................................................................................
        // csneg x3, x9, x3, pl                  // ..........................................................................................................................*.................................................................................................................
        // csel x7, x8, x7, mi                   // ............................................................................................................................*...............................................................................................................
        // csneg x10, x10, x10, pl               // ..........................................................................................................................*.................................................................................................................
        // add x8, x8, x10                       // ...........................................................................................................................*................................................................................................................
        // asr x8, x8, #1                        // .............................................................................................................................*..............................................................................................................
        // sub x9, x3, #1                        // ...........................................................................................................................*................................................................................................................
        // tst x8, #1                            // ...............................................................................................................................*............................................................................................................
        // csel x10, x7, xzr, ne                 // ................................................................................................................................*...........................................................................................................
        // tst x9, x8, ror #1                    // ................................................................................................................................*...........................................................................................................
        // csneg x3, x9, x3, pl                  // ..................................................................................................................................*.........................................................................................................
        // csel x7, x8, x7, mi                   // ....................................................................................................................................*.......................................................................................................
        // csneg x10, x10, x10, pl               // ..................................................................................................................................*.........................................................................................................
        // add x8, x8, x10                       // ...................................................................................................................................*........................................................................................................
        // asr x8, x8, #1                        // .....................................................................................................................................*......................................................................................................
        // sub x9, x3, #1                        // ...................................................................................................................................*........................................................................................................
        // tst x8, #1                            // .......................................................................................................................................*....................................................................................................
        // csel x10, x7, xzr, ne                 // ........................................................................................................................................*...................................................................................................
        // tst x9, x8, ror #1                    // ........................................................................................................................................*...................................................................................................
        // csneg x3, x9, x3, pl                  // ..........................................................................................................................................*.................................................................................................
        // csel x7, x8, x7, mi                   // ..........................................................................................................................................*.................................................................................................
        // csneg x10, x10, x10, pl               // ..........................................................................................................................................*.................................................................................................
        // add x8, x8, x10                       // ...........................................................................................................................................*................................................................................................
        // asr x8, x8, #1                        // .............................................................................................................................................*..............................................................................................
        // sub x9, x3, #1                        // ...........................................................................................................................................*................................................................................................
        // tst x8, #1                            // ...............................................................................................................................................*............................................................................................
        // csel x10, x7, xzr, ne                 // ................................................................................................................................................*...........................................................................................
        // tst x9, x8, ror #1                    // ................................................................................................................................................*...........................................................................................
        // csneg x3, x9, x3, pl                  // ..................................................................................................................................................*.........................................................................................
        // csel x7, x8, x7, mi                   // ..................................................................................................................................................*.........................................................................................
        // csneg x10, x10, x10, pl               // ..................................................................................................................................................*.........................................................................................
        // add x8, x8, x10                       // ...................................................................................................................................................*........................................................................................
        // asr x8, x8, #1                        // .....................................................................................................................................................*......................................................................................
        // sub x9, x3, #1                        // ...................................................................................................................................................*........................................................................................
        // tst x8, #1                            // .......................................................................................................................................................*....................................................................................
        // csel x10, x7, xzr, ne                 // ........................................................................................................................................................*...................................................................................
        // tst x9, x8, ror #1                    // ........................................................................................................................................................*...................................................................................
        // csneg x3, x9, x3, pl                  // ..........................................................................................................................................................*.................................................................................
        // csel x7, x8, x7, mi                   // ...........................................................................................................................................................*................................................................................
        // csneg x10, x10, x10, pl               // ..........................................................................................................................................................*.................................................................................
        // add x8, x8, x10                       // ...........................................................................................................................................................*................................................................................
        // asr x8, x8, #1                        // .............................................................................................................................................................*..............................................................................
        // sub x9, x3, #1                        // ...........................................................................................................................................................*................................................................................
        // tst x8, #1                            // ...............................................................................................................................................................*............................................................................
        // csel x10, x7, xzr, ne                 // ................................................................................................................................................................*...........................................................................
        // tst x9, x8, ror #1                    // ................................................................................................................................................................*...........................................................................
        // csneg x3, x9, x3, pl                  // ..................................................................................................................................................................*.........................................................................
        // csel x7, x8, x7, mi                   // ..................................................................................................................................................................*.........................................................................
        // csneg x10, x10, x10, pl               // ..................................................................................................................................................................*.........................................................................
        // add x8, x8, x10                       // ...................................................................................................................................................................*........................................................................
        // asr x8, x8, #1                        // .....................................................................................................................................................................*......................................................................
        // sub x9, x3, #1                        // ...................................................................................................................................................................*........................................................................
        // tst x8, #1                            // .......................................................................................................................................................................*....................................................................
        // csel x10, x7, xzr, ne                 // ........................................................................................................................................................................*...................................................................
        // tst x9, x8, ror #1                    // ........................................................................................................................................................................*...................................................................
        // csneg x3, x9, x3, pl                  // ..........................................................................................................................................................................*.................................................................
        // csel x7, x8, x7, mi                   // ..........................................................................................................................................................................*.................................................................
        // csneg x10, x10, x10, pl               // ..........................................................................................................................................................................*.................................................................
        // add x8, x8, x10                       // ...........................................................................................................................................................................*................................................................
        // asr x8, x8, #1                        // .............................................................................................................................................................................*..............................................................
        // sub x9, x3, #1                        // ...........................................................................................................................................................................*................................................................
        // tst x8, #1                            // ...............................................................................................................................................................................*............................................................
        // csel x10, x7, xzr, ne                 // ................................................................................................................................................................................*...........................................................
        // tst x9, x8, ror #1                    // ................................................................................................................................................................................*...........................................................
        // csneg x3, x9, x3, pl                  // ..................................................................................................................................................................................*.........................................................
        // csel x7, x8, x7, mi                   // ..................................................................................................................................................................................*.........................................................
        // csneg x10, x10, x10, pl               // ..................................................................................................................................................................................*.........................................................
        // add x8, x8, x10                       // ...................................................................................................................................................................................*........................................................
        // asr x8, x8, #1                        // .....................................................................................................................................................................................*......................................................
        // sub x9, x3, #1                        // ...................................................................................................................................................................................*........................................................
        // tst x8, #1                            // .......................................................................................................................................................................................*....................................................
        // csel x10, x7, xzr, ne                 // ........................................................................................................................................................................................*...................................................
        // tst x9, x8, ror #1                    // ........................................................................................................................................................................................*...................................................
        // csneg x3, x9, x3, pl                  // ..........................................................................................................................................................................................*.................................................
        // csel x7, x8, x7, mi                   // ..........................................................................................................................................................................................*.................................................
        // csneg x10, x10, x10, pl               // ..........................................................................................................................................................................................*.................................................
        // add x8, x8, x10                       // ...........................................................................................................................................................................................*................................................
        // asr x8, x8, #1                        // .............................................................................................................................................................................................*..............................................
        // sub x9, x3, #1                        // ...........................................................................................................................................................................................*................................................
        // tst x8, #1                            // ...............................................................................................................................................................................................*............................................
        // csel x10, x7, xzr, ne                 // ................................................................................................................................................................................................*...........................................
        // tst x9, x8, ror #1                    // ................................................................................................................................................................................................*...........................................
        // csneg x3, x9, x3, pl                  // ..................................................................................................................................................................................................*.........................................
        // csel x7, x8, x7, mi                   // ..................................................................................................................................................................................................*.........................................
        // csneg x10, x10, x10, pl               // ..................................................................................................................................................................................................*.........................................
        // add x8, x8, x10                       // ...................................................................................................................................................................................................*........................................
        // asr x8, x8, #1                        // .....................................................................................................................................................................................................*......................................
        // sub x9, x3, #1                        // ...................................................................................................................................................................................................*........................................
        // tst x8, #1                            // .......................................................................................................................................................................................................*....................................
        // csel x10, x7, xzr, ne                 // ........................................................................................................................................................................................................*...................................
        // tst x9, x8, ror #1                    // ........................................................................................................................................................................................................*...................................
        // csneg x3, x9, x3, pl                  // ..........................................................................................................................................................................................................*.................................
        // csel x7, x8, x7, mi                   // ..........................................................................................................................................................................................................*.................................
        // csneg x10, x10, x10, pl               // ..........................................................................................................................................................................................................*.................................
        // add x8, x8, x10                       // ...........................................................................................................................................................................................................*................................
        // asr x8, x8, #1                        // .............................................................................................................................................................................................................*..............................
        // sub x9, x3, #1                        // ...........................................................................................................................................................................................................*................................
        // tst x8, #1                            // ...............................................................................................................................................................................................................*............................
        // csel x10, x7, xzr, ne                 // ................................................................................................................................................................................................................*...........................
        // tst x9, x8, ror #1                    // ................................................................................................................................................................................................................*...........................
        // csneg x3, x9, x3, pl                  // ..................................................................................................................................................................................................................*.........................
        // csel x7, x8, x7, mi                   // ..................................................................................................................................................................................................................*.........................
        // csneg x10, x10, x10, pl               // ..................................................................................................................................................................................................................*.........................
        // add x8, x8, x10                       // ...................................................................................................................................................................................................................*........................
        // asr x8, x8, #1                        // .....................................................................................................................................................................................................................*......................
        // sub x9, x3, #1                        // ...................................................................................................................................................................................................................*........................
        // tst x8, #1                            // .......................................................................................................................................................................................................................*....................
        // csel x10, x7, xzr, ne                 // ........................................................................................................................................................................................................................*...................
        // tst x9, x8, ror #1                    // ........................................................................................................................................................................................................................*...................
        // csneg x3, x9, x3, pl                  // ..........................................................................................................................................................................................................................*.................
        // csel x7, x8, x7, mi                   // ..........................................................................................................................................................................................................................*.................
        // csneg x10, x10, x10, pl               // ..........................................................................................................................................................................................................................*.................
        // add x8, x8, x10                       // ...........................................................................................................................................................................................................................*................
        // asr x8, x8, #1                        // .............................................................................................................................................................................................................................*..............
        // add x12, x7, x6                       // ...........................................................................................................................................................................................................................*................
        // asr x12, x12, #42                     // .............................................................................................................................................................................................................................*..............
        // add x11, x7, #1048576                 // ...........................................................................................................................................................................................................................*................
        // lsl x11, x11, #22                     // .............................................................................................................................................................................................................................*..............
        // asr x11, x11, #43                     // ...............................................................................................................................................................................................................................*............
        // add x14, x8, x6                       // ...............................................................................................................................................................................................................................*............
        // asr x14, x14, #42                     // .....................................................................................................................................................................................................................................*......
        // add x13, x8, #1048576                 // ...............................................................................................................................................................................................................................*............
        // lsl x13, x13, #22                     // .................................................................................................................................................................................................................................*..........
        // asr x13, x13, #43                     // ...................................................................................................................................................................................................................................*........
        // mul x9, x11, x1                       // .................................................................................................................................................................................................................................*..........
        // madd x9, x12, x2, x9                  // ....................................................................................................................................................................................................................................*.......
        // asr x9, x9, #20                       // .......................................................................................................................................................................................................................................*....
        // mul x10, x13, x1                      // .....................................................................................................................................................................................................................................*......
        // madd x10, x14, x2, x10                // ........................................................................................................................................................................................................................................*...
        // asr x2, x10, #20                      // ...........................................................................................................................................................................................................................................*
        // mov x1, x9                            // .........................................................................................................................................................................................................................................*..

        end:

and x7, x1, #1048575
sub x7, x7, x4
and x8, x2, #1048575
sub x8, x8, x5
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
add x16, x7, x6
asr x16, x16, #42
add x15, x7, #1048576
lsl x15, x15, #22
asr x15, x15, #43
add x18, x8, x6
asr x18, x18, #42
add x17, x8, #1048576
lsl x17, x17, #22
asr x17, x17, #43
mul x9, x15, x1
madd x9, x16, x2, x9
asr x9, x9, #20
mul x10, x17, x1
madd x10, x18, x2, x10
asr x2, x10, #20
mov x1, x9
mul x9, x15, x11
madd x10,  x16, x13, x9
mul x9, x17, x11
madd x13, x18, x13, x9
mov x11, x10
mul x9, x15, x12
madd x10,  x16, x14, x9
mul x9, x17, x12
madd x14, x18, x14, x9
mov x12, x10
and x7, x1, #1048575
sub x7, x7, x4
and x8, x2, #1048575
sub x8, x8, x5
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
add x16, x7, x6
asr x16, x16, #42
add x15, x7, #1048576
lsl x15, x15, #22
asr x15, x15, #43
add x18, x8, x6
asr x18, x18, #42
add x17, x8, #1048576
lsl x17, x17, #22
asr x17, x17, #43
mul x9, x15, x11
madd x10,  x16, x13, x9
mul x9, x17, x11
madd x13, x18, x13, x9
mov x11, x10
mul x9, x15, x12
madd x10,  x16, x14, x9
mul x9, x17, x12
madd x14, x18, x14, x9
mov x12, x10
subs x19, x19, #1
cbnz x19, big_loop
stp x11, x13, [sp, #-16]
stp x12, x14, [sp, #-32]
ldp q17, q16, [sp, #-32]
uzp1 v13.4s, v16.4s, v17.4s
and v13.16b, v13.16b, v2.16b
sshr v16.2d, v16.2d, #30
sshr v17.2d, v17.2d, #30
uzp1 v14.4s, v16.4s, v17.4s
// limb 0
smull  v16.2d, v13.2s, v3.s[0]
smlal2 v16.2d, v13.4s, v3.s[2]
sshr   v16.2d, v16.2d, #30
// limb 1
smlal  v16.2d, v14.2s, v3.s[0]
smlal2 v16.2d, v14.4s, v3.s[2]
smlal  v16.2d, v13.2s, v3.s[1]
smlal2 v16.2d, v13.4s, v3.s[3]
sshr   v16.2d, v16.2d, #30
// limb 2
smlal  v16.2d, v14.2s, v3.s[1]
smlal2 v16.2d, v14.4s, v3.s[3]
smlal  v16.2d, v13.2s, v4.s[0]
smlal2 v16.2d, v13.4s, v4.s[2]
and    v3.16b, v16.16b, v1.16b
mov x9, #19
dup v16.2d, x9
// limb 0
smull  v17.2d, v13.2s, v8.s[0]
smlal2 v17.2d, v13.4s, v8.s[2]
mul v19.4s, v17.4s, v15.4s
and v19.16b, v19.16b, v1.16b
uzp1 v19.4s, v19.4s, v19.4s
smlsl v17.2d, v19.2s, v16.s[0]
sshr   v17.2d, v17.2d, #30
// limb 1
smlal  v17.2d, v14.2s, v8.s[0]
smlal2 v17.2d, v14.4s, v8.s[2]
smlal  v17.2d, v13.2s, v8.s[1]
smlal2 v17.2d, v13.4s, v8.s[3]
mul    v20.4s, v17.4s, v15.4s
and    v20.16b, v20.16b, v1.16b
uzp1   v20.4s, v20.4s, v20.4s
smlsl  v17.2d, v20.2s, v16.s[0]
sshr   v17.2d, v17.2d, #30
// limb 2
smlal  v17.2d, v14.2s, v8.s[1]
smlal2 v17.2d, v14.4s, v8.s[3]
smlal  v17.2d, v13.2s, v9.s[0]
smlal2 v17.2d, v13.4s, v9.s[2]
and    v8.16b, v17.16b, v1.16b
sshr   v17.2d, v17.2d, #30
// limb 3
smlal  v17.2d, v14.2s, v9.s[0]
smlal2 v17.2d, v14.4s, v9.s[2]
smlal  v17.2d, v13.2s, v9.s[1]
smlal2 v17.2d, v13.4s, v9.s[3]
and    v18.16b, v17.16b, v1.16b
sshr   v17.2d, v17.2d, #30
shl    v18.2d, v18.2d, #32
orr    v8.16b, v8.16b, v18.16b
// limb 4
smlal  v17.2d, v14.2s, v9.s[1]
smlal2 v17.2d, v14.4s, v9.s[3]
smlal  v17.2d, v13.2s, v10.s[0]
smlal2 v17.2d, v13.4s, v10.s[2]
and    v9.16b, v17.16b, v1.16b
sshr   v17.2d, v17.2d, #30
// limb 5
smlal  v17.2d, v14.2s, v10.s[0]
smlal2 v17.2d, v14.4s, v10.s[2]
smlal  v17.2d, v13.2s, v10.s[1]
smlal2 v17.2d, v13.4s, v10.s[3]
and    v18.16b, v17.16b, v1.16b
sshr   v17.2d, v17.2d, #30
shl    v18.2d, v18.2d, #32
orr    v9.16b, v9.16b, v18.16b
// limb 6
smlal  v17.2d, v14.2s, v10.s[1]
smlal2 v17.2d, v14.4s, v10.s[3]
smlal  v17.2d, v13.2s, v11.s[0]
smlal2 v17.2d, v13.4s, v11.s[2]
and    v10.16b, v17.16b, v1.16b
sshr   v17.2d, v17.2d, #30
// limb 7
smlal  v17.2d, v14.2s, v11.s[0]
smlal2 v17.2d, v14.4s, v11.s[2]
smlal  v17.2d, v13.2s, v11.s[1]
smlal2 v17.2d, v13.4s, v11.s[3]
and    v18.16b, v17.16b, v1.16b
sshr   v17.2d, v17.2d, #30
shl    v18.2d, v18.2d, #32
orr    v10.16b, v10.16b, v18.16b
// limb 8
smlal  v17.2d, v14.2s, v11.s[1]
smlal2 v17.2d, v14.4s, v11.s[3]
smlal  v17.2d, v13.2s, v12.s[0]
smlal2 v17.2d, v13.4s, v12.s[2]
ushll  v19.2d, v19.2s, #15
add    v17.2d, v17.2d, v19.2d
and    v11.16b, v17.16b, v1.16b
sshr   v17.2d, v17.2d, #30
// limb 9
smlal  v17.2d, v14.2s, v12.s[0]
smlal2 v17.2d, v14.4s, v12.s[2]
ushll  v20.2d, v20.2s, #15
add    v17.2d, v17.2d, v20.2d
and    v18.16b, v17.16b, v1.16b
sshr   v12.2d, v17.2d, #30
shl    v18.2d, v18.2d, #32
orr    v11.16b, v11.16b, v18.16b
sshr   v18.2d, v12.2d, #15
shl    v17.2d, v18.2d, #15
sub    v12.2d, v12.2d, v17.2d
mla    v8.4s, v18.4s, v16.4s
smov x9, v8.s[0]
smov x10, v8.s[1]
smov x11, v9.s[0]
smov x12, v9.s[1]
smov x13, v10.s[0]
smov x14, v10.s[1]
smov x15, v11.s[0]
smov x16, v11.s[1]
smov x17, v12.s[0]
add  x9, x9, x10, LSL #30
add  x9, x9, x11, LSL #60
lsr  x10, x11, #4
add  x10, x10, x12, LSL #26
add  x10, x10, x13, LSL #56
lsr  x11, x13, #8
add  x11, x11, x14, LSL #22
add  x11, x11, x15, LSL #52
lsr  x12, x15, #12
add  x12, x12, x16, LSL #18
add  x12, x12, x17, LSL #48
smov x19, v3.s[0]
lsl x19, x19, #34
asr x19, x19, #35
eor x9, x9, x19
eor x10, x10, x19
eor x11, x11, x19
eor x12, x12, x19
subs x9, x9, x19
adds xzr, x12, #0
mov x13, #-19
csel x13, x13, xzr, mi
adds x9, x9, x13
asr x13, x13, #5
adcs x10, x10, x13
adcs x11, x11, x13
lsr x13, x13, #1
adcs x12, x12, x13
stp x9, x10, [x0]
stp x11, x12, [x0, #16]
ldp q14, q15, [sp], #32
ldp q12, q13, [sp], #32
ldp q10, q11, [sp], #32
ldp q8, q9, [sp], #32
ldp x27, x28, [sp], #16
ldp x25, x26, [sp], #16
ldp x23, x24, [sp], #16
ldp x21, x22, [sp], #16
ldp x19, x20, [sp], #16
ldp x29, x30, [sp], #16
ret
