{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79964,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79983,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000358529,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000158773,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 6.36294e-05,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000158773,
	"finish__design__instance__count__class:buffer": 19,
	"finish__design__instance__area__class:buffer": 201.443,
	"finish__design__instance__count__class:clock_buffer": 14,
	"finish__design__instance__area__class:clock_buffer": 172.666,
	"finish__design__instance__count__class:timing_repair_buffer": 130,
	"finish__design__instance__area__class:timing_repair_buffer": 517.997,
	"finish__design__instance__count__class:sequential_cell": 64,
	"finish__design__instance__area__class:sequential_cell": 1601.54,
	"finish__design__instance__count__class:multi_input_combinational_cell": 160,
	"finish__design__instance__area__class:multi_input_combinational_cell": 1321.27,
	"finish__design__instance__count": 387,
	"finish__design__instance__area": 3814.91,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 3.66565,
	"finish__clock__skew__setup": 0.00387343,
	"finish__clock__skew__hold": 0.00387343,
	"finish__timing__drv__max_slew_limit": 0.797794,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.896516,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000905296,
	"finish__power__switching__total": 0.000294363,
	"finish__power__leakage__total": 1.69199e-09,
	"finish__power__total": 0.00119966,
	"finish__design__io": 134,
	"finish__design__die__area": 6481.06,
	"finish__design__core__area": 5920.68,
	"finish__design__instance__count": 462,
	"finish__design__instance__area": 3908.75,
	"finish__design__instance__count__stdcell": 462,
	"finish__design__instance__area__stdcell": 3908.75,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.660186,
	"finish__design__instance__utilization__stdcell": 0.660186,
	"finish__design__rows": 28,
	"finish__design__rows:unithd": 28,
	"finish__design__sites": 4732,
	"finish__design__sites:unithd": 4732,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}