// Seed: 1619373052
`timescale 1 ps / 1 ps
module module_0 (
    output logic id_0,
    input logic id_1,
    input logic id_2,
    input id_3,
    input logic id_4,
    output id_5
);
  type_10(
      1, 1, 1'd0
  );
  initial SystemTFIdentifier(1);
  assign id_5 = id_4 ? id_2 : 1'b0;
  assign id_5 = id_4;
endmodule
