Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (win64) Build 2729669 Thu Dec  5 04:49:17 MST 2019
| Date         : Mon Jun 29 19:44:04 2020
| Host         : DESKTOP-II1MO1M running 64-bit major release  (build 9200)
| Command      : report_utilization -file top_SNN_uart_utilization_placed.rpt -pb top_SNN_uart_utilization_placed.pb
| Design       : top_SNN_uart
| Device       : xczu7evffvc1156-2
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   | 45941 |     0 |    230400 | 19.94 |
|   LUT as Logic             | 45740 |     0 |    230400 | 19.85 |
|   LUT as Memory            |   201 |     0 |    101760 |  0.20 |
|     LUT as Distributed RAM |   160 |     0 |           |       |
|     LUT as Shift Register  |    41 |     0 |           |       |
| CLB Registers              | 54377 |     0 |    460800 | 11.80 |
|   Register as Flip Flop    | 54377 |     0 |    460800 | 11.80 |
|   Register as Latch        |     0 |     0 |    460800 |  0.00 |
| CARRY8                     |   809 |     0 |     28800 |  2.81 |
| F7 Muxes                   |  5834 |     0 |    115200 |  5.06 |
| F8 Muxes                   |  1872 |     0 |     57600 |  3.25 |
| F9 Muxes                   |     0 |     0 |     28800 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 17    |          Yes |           - |          Set |
| 53837 |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 523   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| CLB                                        |  9381 |     0 |     28800 | 32.57 |
|   CLBL                                     |  4900 |     0 |           |       |
|   CLBM                                     |  4481 |     0 |           |       |
| LUT as Logic                               | 45740 |     0 |    230400 | 19.85 |
|   using O5 output only                     |   601 |       |           |       |
|   using O6 output only                     | 33134 |       |           |       |
|   using O5 and O6                          | 12005 |       |           |       |
| LUT as Memory                              |   201 |     0 |    101760 |  0.20 |
|   LUT as Distributed RAM                   |   160 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |     0 |       |           |       |
|     using O5 and O6                        |   160 |       |           |       |
|   LUT as Shift Register                    |    41 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |    39 |       |           |       |
|     using O5 and O6                        |     2 |       |           |       |
| CLB Registers                              | 54377 |     0 |    460800 | 11.80 |
|   Register driven from within the CLB      | 27713 |       |           |       |
|   Register driven from outside the CLB     | 26664 |       |           |       |
|     LUT in front of the register is unused | 10995 |       |           |       |
|     LUT in front of the register is used   | 15669 |       |           |       |
| Unique Control Sets                        |  3748 |       |     57600 |  6.51 |
+--------------------------------------------+-------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |   20 |     0 |       312 |  6.41 |
|   RAMB36/FIFO*    |   20 |     0 |       312 |  6.41 |
|     RAMB36E2 only |   20 |       |           |       |
|   RAMB18          |    0 |     0 |       624 |  0.00 |
| URAM              |    0 |     0 |        96 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    6 |     0 |      1728 |  0.35 |
|   DSP48E2 only |    6 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    9 |     9 |       360 |  2.50 |
| HPIOB_M          |    2 |     2 |       144 |  1.39 |
|   INPUT          |    2 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOB_S          |    1 |     1 |       144 |  0.69 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HDIOB_M          |    3 |     3 |        24 | 12.50 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |    2 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HDIOB_S          |    3 |     3 |        24 | 12.50 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |    2 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOB_SNGL       |    0 |     0 |        24 |  0.00 |
| HPIOBDIFFINBUF   |    1 |     1 |       192 |  0.52 |
|   DIFFINBUF      |    1 |     1 |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |       192 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        64 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       416 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        64 |  0.00 |
| RIU_OR           |    0 |     0 |        32 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    3 |     0 |       544 |  0.55 |
|   BUFGCE             |    3 |     0 |       208 |  1.44 |
|   BUFGCE_DIV         |    0 |     0 |        32 |  0.00 |
|   BUFG_GT            |    0 |     0 |       144 |  0.00 |
|   BUFG_PS            |    0 |     0 |        96 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        64 |  0.00 |
| PLL                  |    1 |     0 |        16 |  6.25 |
| MMCM                 |    0 |     0 |         8 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| GTHE4_CHANNEL   |    0 |     0 |        20 |  0.00 |
| GTHE4_COMMON    |    0 |     0 |         5 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        10 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        10 |  0.00 |
| PCIE40E4        |    0 |     0 |         2 |  0.00 |
| PS8             |    0 |     0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |         1 |  0.00 |
| VCU             |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+-----------+-------+---------------------+
|  Ref Name |  Used | Functional Category |
+-----------+-------+---------------------+
| FDCE      | 53837 |            Register |
| LUT6      | 25456 |                 CLB |
| LUT3      | 12778 |                 CLB |
| LUT5      |  8375 |                 CLB |
| MUXF7     |  5834 |                 CLB |
| LUT4      |  5789 |                 CLB |
| LUT2      |  4543 |                 CLB |
| MUXF8     |  1872 |                 CLB |
| CARRY8    |   809 |                 CLB |
| LUT1      |   804 |                 CLB |
| FDRE      |   523 |            Register |
| RAMD32    |   280 |                 CLB |
| SRL16E    |    43 |                 CLB |
| RAMS32    |    40 |                 CLB |
| RAMB36E2  |    20 |           Block Ram |
| FDPE      |    17 |            Register |
| DSP48E2   |     6 |          Arithmetic |
| OBUF      |     4 |                 I/O |
| IBUFCTRL  |     4 |              Others |
| INBUF     |     3 |                 I/O |
| BUFGCE    |     3 |               Clock |
| PLLE4_ADV |     1 |               Clock |
| DIFFINBUF |     1 |                 I/O |
+-----------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-----------+------+
|  Ref Name | Used |
+-----------+------+
| clk_wiz_0 |    1 |
+-----------+------+


