Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.4 (lin64) Build 353583 Mon Dec  9 17:26:26 MST 2013
| Date         : Tue May 13 14:32:18 2014
| Host         : ee-boxer0 running 64-bit Ubuntu 10.04.4 LTS
| Command      : report_control_sets -verbose -file vivado_activity_thread_control_sets_placed.rpt
| Design       : vivado_activity_thread
| Device       : xc7z045
---------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    18 |
| Minimum Number of register sites lost to control set restrictions |    47 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2183 |          852 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              32 |           13 |
| Yes          | No                    | No                     |             339 |          115 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             119 |           56 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------+-----------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
| Clock Signal |                                Enable Signal                                |                                                                 Set/Reset Signal                                                                 | Slice Load Count | Bel Load Count |
+--------------+-----------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  ap_clk      |                                                                             | ap_rst                                                                                                                                           |                4 |              6 |
|  ap_clk      |                                                                             | vivado_activity_thread_fdiv_32ns_32ns_32_12_U3/vivado_activity_thread_ap_fdiv_10_no_dsp_u/U0/i_synth/n_0_RESULT_REG.NORMAL.exp_op[7]_i_1         |                2 |              7 |
|  ap_clk      |                                                                             | vivado_activity_thread_fmul_32ns_32ns_32_3_max_dsp_U2/vivado_activity_thread_ap_fmul_1_max_dsp_u/U0/i_synth/n_0_RESULT_REG.NORMAL.exp_op[7]_i_1  |                4 |              8 |
|  ap_clk      | thread_result_buff_U/vivado_activity_thread_thread_result_buff_ram_U/WEA[0] | n_0_p_reg_206[9]_i_1                                                                                                                             |                3 |             10 |
|  ap_clk      | n_0_p_1_reg_447[9]_i_1                                                      |                                                                                                                                                  |                4 |             10 |
|  ap_clk      | indvar_reg_2530                                                             | ap_reg_ppiten_pp0_it00                                                                                                                           |                4 |             10 |
|  ap_clk      |                                                                             | vivado_activity_thread_dmul_64ns_64ns_64_5_max_dsp_U7/vivado_activity_thread_ap_dmul_3_max_dsp_u/U0/i_synth/n_0_RESULT_REG.NORMAL.exp_op[10]_i_1 |                3 |             11 |
|  ap_clk      | ap_reg_ppiten_pp0_it00                                                      |                                                                                                                                                  |                5 |             30 |
|  ap_clk      | n_0_u_v_0_gamma_reg_476[31]_i_1                                             |                                                                                                                                                  |               10 |             32 |
|  ap_clk      | reg_3040                                                                    |                                                                                                                                                  |                7 |             32 |
|  ap_clk      | n_0_delta_time_0_reg_398[31]_i_1                                            |                                                                                                                                                  |               12 |             32 |
|  ap_clk      | n_0_tmp_4_reg_482[63]_i_1                                                   |                                                                                                                                                  |               14 |             35 |
|  ap_clk      | n_0_pp_reg_242[3]_i_2                                                       | n_0_pp_reg_242[3]_i_1                                                                                                                            |                8 |             36 |
|  ap_clk      | n_0_spot_price_0_reg_462[31]_i_1                                            |                                                                                                                                                  |               10 |             36 |
|  ap_clk      | n_0_tmp_pn_reg_218[63]_i_2                                                  | n_0_tmp_pn_reg_218[63]_i_1                                                                                                                       |               41 |             63 |
|  ap_clk      | n_0_spot_price_0_0_in_reg_457[63]_i_1                                       |                                                                                                                                                  |               26 |             64 |
|  ap_clk      | n_0_p_reg_206[9]_i_1                                                        |                                                                                                                                                  |               27 |             68 |
|  ap_clk      |                                                                             |                                                                                                                                                  |              861 |           2213 |
+--------------+-----------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


