# clear all
set nfacs [ gtkwave::getNumFacs ]
set signals [list]
for {set i 0} {$i < $nfacs } {incr i} {
    set facname [ gtkwave::getFacName $i ]
    lappend signals "$facname"
}
gtkwave::deleteSignalsFromList $signals

# add instance port
set ports [list tb_partial_msgPass_wrapper.pa2chRAM_stride0_bit0_o tb_partial_msgPass_wrapper.pa2chRAM_stride0_bit1_o tb_partial_msgPass_wrapper.pa2chRAM_stride0_bit2_o tb_partial_msgPass_wrapper.mem2vnu_stride0_bit0_o tb_partial_msgPass_wrapper.mem2vnu_stride0_bit1_o tb_partial_msgPass_wrapper.mem2vnu_stride0_bit2_o tb_partial_msgPass_wrapper.L1_pa2vnu_stride0_bit0_o tb_partial_msgPass_wrapper.L1_pa2vnu_stride0_bit1_o tb_partial_msgPass_wrapper.L1_pa2vnu_stride0_bit2_o tb_partial_msgPass_wrapper.mem2cnu_stride0_bit0_o tb_partial_msgPass_wrapper.mem2cnu_stride0_bit1_o tb_partial_msgPass_wrapper.mem2cnu_stride0_bit2_o tb_partial_msgPass_wrapper.L1_pa2cnu_stride0_bit0_o tb_partial_msgPass_wrapper.L1_pa2cnu_stride0_bit1_o tb_partial_msgPass_wrapper.L1_pa2cnu_stride0_bit2_o tb_partial_msgPass_wrapper.ch2bs_stride0_bit0_i tb_partial_msgPass_wrapper.ch2bs_stride0_bit1_i tb_partial_msgPass_wrapper.ch2bs_stride0_bit2_i tb_partial_msgPass_wrapper.vnu2mem_stride0_bit0_i tb_partial_msgPass_wrapper.vnu2mem_stride0_bit1_i tb_partial_msgPass_wrapper.vnu2mem_stride0_bit2_i tb_partial_msgPass_wrapper.cnu2mem_stride0_bit0_i tb_partial_msgPass_wrapper.cnu2mem_stride0_bit1_i tb_partial_msgPass_wrapper.cnu2mem_stride0_bit2_i tb_partial_msgPass_wrapper.L1_mem2pa_vnuStride0_bit0_i tb_partial_msgPass_wrapper.L1_mem2pa_vnuStride0_bit1_i tb_partial_msgPass_wrapper.L1_mem2pa_vnuStride0_bit2_i tb_partial_msgPass_wrapper.L1_mem2pa_cnuStride0_bit0_i tb_partial_msgPass_wrapper.L1_mem2pa_cnuStride0_bit1_i tb_partial_msgPass_wrapper.L1_mem2pa_cnuStride0_bit2_i tb_partial_msgPass_wrapper.vnuPaMuxSel_stride0_bit0_i tb_partial_msgPass_wrapper.vnuPaMuxSel_stride0_bit1_i tb_partial_msgPass_wrapper.cnuPaMuxSel_stride0_bit0_i tb_partial_msgPass_wrapper.cnuPaMuxSel_stride0_bit1_i tb_partial_msgPass_wrapper.pa2chRAM_stride0_bit3_o tb_partial_msgPass_wrapper.mem2vnu_stride0_bit3_o tb_partial_msgPass_wrapper.L1_pa2vnu_stride0_bit3_o tb_partial_msgPass_wrapper.mem2cnu_stride0_bit3_o tb_partial_msgPass_wrapper.L1_pa2cnu_stride0_bit3_o tb_partial_msgPass_wrapper.ch2bs_stride0_bit3_i tb_partial_msgPass_wrapper.vnu2mem_stride0_bit3_i tb_partial_msgPass_wrapper.cnu2mem_stride0_bit3_i tb_partial_msgPass_wrapper.L1_mem2pa_vnuStride0_bit3_i tb_partial_msgPass_wrapper.L1_mem2pa_cnuStride0_bit3_i tb_partial_msgPass_wrapper.pa2chRAM_stride1_bit0_o tb_partial_msgPass_wrapper.pa2chRAM_stride1_bit1_o tb_partial_msgPass_wrapper.pa2chRAM_stride1_bit2_o tb_partial_msgPass_wrapper.mem2vnu_stride1_bit0_o tb_partial_msgPass_wrapper.mem2vnu_stride1_bit1_o tb_partial_msgPass_wrapper.mem2vnu_stride1_bit2_o tb_partial_msgPass_wrapper.L1_pa2vnu_stride1_bit0_o tb_partial_msgPass_wrapper.L1_pa2vnu_stride1_bit1_o tb_partial_msgPass_wrapper.L1_pa2vnu_stride1_bit2_o tb_partial_msgPass_wrapper.mem2cnu_stride1_bit0_o tb_partial_msgPass_wrapper.mem2cnu_stride1_bit1_o tb_partial_msgPass_wrapper.mem2cnu_stride1_bit2_o tb_partial_msgPass_wrapper.L1_pa2cnu_stride1_bit0_o tb_partial_msgPass_wrapper.L1_pa2cnu_stride1_bit1_o tb_partial_msgPass_wrapper.L1_pa2cnu_stride1_bit2_o tb_partial_msgPass_wrapper.ch2bs_stride1_bit0_i tb_partial_msgPass_wrapper.ch2bs_stride1_bit1_i tb_partial_msgPass_wrapper.ch2bs_stride1_bit2_i tb_partial_msgPass_wrapper.vnu2mem_stride1_bit0_i tb_partial_msgPass_wrapper.vnu2mem_stride1_bit1_i tb_partial_msgPass_wrapper.vnu2mem_stride1_bit2_i tb_partial_msgPass_wrapper.cnu2mem_stride1_bit0_i tb_partial_msgPass_wrapper.cnu2mem_stride1_bit1_i tb_partial_msgPass_wrapper.cnu2mem_stride1_bit2_i tb_partial_msgPass_wrapper.L1_mem2pa_vnuStride1_bit0_i tb_partial_msgPass_wrapper.L1_mem2pa_vnuStride1_bit1_i tb_partial_msgPass_wrapper.L1_mem2pa_vnuStride1_bit2_i tb_partial_msgPass_wrapper.L1_mem2pa_cnuStride1_bit0_i tb_partial_msgPass_wrapper.L1_mem2pa_cnuStride1_bit1_i tb_partial_msgPass_wrapper.L1_mem2pa_cnuStride1_bit2_i tb_partial_msgPass_wrapper.vnuPaMuxSel_stride1_bit0_i tb_partial_msgPass_wrapper.vnuPaMuxSel_stride1_bit1_i tb_partial_msgPass_wrapper.cnuPaMuxSel_stride1_bit0_i tb_partial_msgPass_wrapper.cnuPaMuxSel_stride1_bit1_i tb_partial_msgPass_wrapper.pa2chRAM_stride1_bit3_o tb_partial_msgPass_wrapper.mem2vnu_stride1_bit3_o tb_partial_msgPass_wrapper.L1_pa2vnu_stride1_bit3_o tb_partial_msgPass_wrapper.mem2cnu_stride1_bit3_o tb_partial_msgPass_wrapper.L1_pa2cnu_stride1_bit3_o tb_partial_msgPass_wrapper.ch2bs_stride1_bit3_i tb_partial_msgPass_wrapper.vnu2mem_stride1_bit3_i tb_partial_msgPass_wrapper.cnu2mem_stride1_bit3_i tb_partial_msgPass_wrapper.L1_mem2pa_vnuStride1_bit3_i tb_partial_msgPass_wrapper.L1_mem2pa_cnuStride1_bit3_i tb_partial_msgPass_wrapper.pa2chRAM_stride2_bit0_o tb_partial_msgPass_wrapper.pa2chRAM_stride2_bit1_o tb_partial_msgPass_wrapper.pa2chRAM_stride2_bit2_o tb_partial_msgPass_wrapper.mem2vnu_stride2_bit0_o tb_partial_msgPass_wrapper.mem2vnu_stride2_bit1_o tb_partial_msgPass_wrapper.mem2vnu_stride2_bit2_o tb_partial_msgPass_wrapper.L1_pa2vnu_stride2_bit0_o tb_partial_msgPass_wrapper.L1_pa2vnu_stride2_bit1_o tb_partial_msgPass_wrapper.L1_pa2vnu_stride2_bit2_o tb_partial_msgPass_wrapper.mem2cnu_stride2_bit0_o tb_partial_msgPass_wrapper.mem2cnu_stride2_bit1_o tb_partial_msgPass_wrapper.mem2cnu_stride2_bit2_o tb_partial_msgPass_wrapper.L1_pa2cnu_stride2_bit0_o tb_partial_msgPass_wrapper.L1_pa2cnu_stride2_bit1_o tb_partial_msgPass_wrapper.L1_pa2cnu_stride2_bit2_o tb_partial_msgPass_wrapper.ch2bs_stride2_bit0_i tb_partial_msgPass_wrapper.ch2bs_stride2_bit1_i tb_partial_msgPass_wrapper.ch2bs_stride2_bit2_i tb_partial_msgPass_wrapper.vnu2mem_stride2_bit0_i tb_partial_msgPass_wrapper.vnu2mem_stride2_bit1_i tb_partial_msgPass_wrapper.vnu2mem_stride2_bit2_i tb_partial_msgPass_wrapper.cnu2mem_stride2_bit0_i tb_partial_msgPass_wrapper.cnu2mem_stride2_bit1_i tb_partial_msgPass_wrapper.cnu2mem_stride2_bit2_i tb_partial_msgPass_wrapper.L1_mem2pa_vnuStride2_bit0_i tb_partial_msgPass_wrapper.L1_mem2pa_vnuStride2_bit1_i tb_partial_msgPass_wrapper.L1_mem2pa_vnuStride2_bit2_i tb_partial_msgPass_wrapper.L1_mem2pa_cnuStride2_bit0_i tb_partial_msgPass_wrapper.L1_mem2pa_cnuStride2_bit1_i tb_partial_msgPass_wrapper.L1_mem2pa_cnuStride2_bit2_i tb_partial_msgPass_wrapper.vnuPaMuxSel_stride2_bit0_i tb_partial_msgPass_wrapper.vnuPaMuxSel_stride2_bit1_i tb_partial_msgPass_wrapper.cnuPaMuxSel_stride2_bit0_i tb_partial_msgPass_wrapper.cnuPaMuxSel_stride2_bit1_i tb_partial_msgPass_wrapper.pa2chRAM_stride2_bit3_o tb_partial_msgPass_wrapper.mem2vnu_stride2_bit3_o tb_partial_msgPass_wrapper.L1_pa2vnu_stride2_bit3_o tb_partial_msgPass_wrapper.mem2cnu_stride2_bit3_o tb_partial_msgPass_wrapper.L1_pa2cnu_stride2_bit3_o tb_partial_msgPass_wrapper.ch2bs_stride2_bit3_i tb_partial_msgPass_wrapper.vnu2mem_stride2_bit3_i tb_partial_msgPass_wrapper.cnu2mem_stride2_bit3_i tb_partial_msgPass_wrapper.L1_mem2pa_vnuStride2_bit3_i tb_partial_msgPass_wrapper.L1_mem2pa_cnuStride2_bit3_i tb_partial_msgPass_wrapper.L1_vnuBsShift_factor_i tb_partial_msgPass_wrapper.L1_cnuBsShift_factor_i tb_partial_msgPass_wrapper.L2_vnuPaShift_factor_bit0_i tb_partial_msgPass_wrapper.L2_vnuPaShift_factor_bit1_i tb_partial_msgPass_wrapper.L2_cnuPaShift_factor_bit0_i tb_partial_msgPass_wrapper.L2_cnuPaShift_factor_bit1_i tb_partial_msgPass_wrapper.L2_vnuPaDCombine_patternStride0_i tb_partial_msgPass_wrapper.L2_vnuPaDCombine_patternStride1_i tb_partial_msgPass_wrapper.L2_vnuPaDCombine_patternStride2_i tb_partial_msgPass_wrapper.L2_cnuPaDCombine_patternStride0_i tb_partial_msgPass_wrapper.L2_cnuPaDCombine_patternStride1_i tb_partial_msgPass_wrapper.L2_cnuPaDCombine_patternStride2_i tb_partial_msgPass_wrapper.L1_vnuBs_swInSrc tb_partial_msgPass_wrapper.cnu_sync_addr_i tb_partial_msgPass_wrapper.vnu_sync_addr_i tb_partial_msgPass_wrapper.cnu_layer_status_i tb_partial_msgPass_wrapper.vnu_layer_status_i tb_partial_msgPass_wrapper.cnu_sub_row_status_i tb_partial_msgPass_wrapper.vnu_sub_row_status_i tb_partial_msgPass_wrapper.last_row_chunk_i tb_partial_msgPass_wrapper.we tb_partial_msgPass_wrapper.sys_clk tb_partial_msgPass_wrapper.rstn]
gtkwave::addSignalsFromList $ports
