{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1410093724376 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1410093724376 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 07 22:42:04 2014 " "Processing started: Sun Sep 07 22:42:04 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1410093724376 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1410093724376 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MIPS32 -c MIPS32 " "Command: quartus_sta MIPS32 -c MIPS32" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1410093724376 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #4" {  } {  } 0 0 "qsta_default_script.tcl version: #4" 0 0 "" 0 0 1410093724417 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1410093724514 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1410093724541 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1410093724541 ""}
{ "Info" "ISTA_SDC_FOUND" "MIPS32.sdc " "Reading SDC File: 'MIPS32.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1410093724691 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1410093724710 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 0 1410093724719 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 61.775 " "Worst-case setup slack is 61.775" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410093724742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410093724742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   61.775         0.000 Clock  " "   61.775         0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410093724742 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1410093724742 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.745 " "Worst-case hold slack is 0.745" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410093724749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410093724749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.745         0.000 Clock  " "    0.745         0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410093724749 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1410093724749 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1410093724750 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1410093724751 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 36.933 " "Worst-case minimum pulse width slack is 36.933" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410093724753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410093724753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.933         0.000 Clock  " "   36.933         0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410093724753 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1410093724753 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1410093724927 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 61.775 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 61.775" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clock\}\] " "-to_clock \[get_clocks \{Clock\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724935 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724935 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 61.775  " "Path #1: Setup slack is 61.775 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|Instruction_MEM\[11\] " "From Node    : EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|Instruction_MEM\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|Zero_MEM " "To Node      : EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|Zero_MEM" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : Clock " "Launch Clock : Clock" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clock " "Latch Clock  : Clock" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.329      3.329  R        clock network delay " "     3.329      3.329  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.633      0.304     uTco  EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|Instruction_MEM\[11\] " "     3.633      0.304     uTco  EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|Instruction_MEM\[11\]" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Instruction_MEM[11] } "NODE_NAME" } } { "EX_MEM_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_MEM_Pipeline_Stage.v" 42 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.633      0.000 RR  CELL  EX_MEM_Pipeline_Stage\|Instruction_MEM\[11\]\|regout " "     3.633      0.000 RR  CELL  EX_MEM_Pipeline_Stage\|Instruction_MEM\[11\]\|regout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Instruction_MEM[11] } "NODE_NAME" } } { "EX_MEM_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_MEM_Pipeline_Stage.v" 42 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.423      2.790 RR    IC  EX_Forward_Unit\|Equal0~0\|dataa " "     6.423      2.790 RR    IC  EX_Forward_Unit\|Equal0~0\|dataa" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_Forward_Unit:EX_Forward_Unit|Equal0~0 } "NODE_NAME" } } { "EX_Forward_Unit.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_Forward_Unit.v" 117 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.957      0.534 RF  CELL  EX_Forward_Unit\|Equal0~0\|combout " "     6.957      0.534 RF  CELL  EX_Forward_Unit\|Equal0~0\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_Forward_Unit:EX_Forward_Unit|Equal0~0 } "NODE_NAME" } } { "EX_Forward_Unit.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_Forward_Unit.v" 117 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.360      0.403 FF    IC  EX_Forward_Unit\|ForwardB_EX\[1\]~6\|dataa " "     7.360      0.403 FF    IC  EX_Forward_Unit\|ForwardB_EX\[1\]~6\|dataa" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_Forward_Unit:EX_Forward_Unit|ForwardB_EX[1]~6 } "NODE_NAME" } } { "EX_Forward_Unit.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_Forward_Unit.v" 23 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.859      0.499 FR  CELL  EX_Forward_Unit\|ForwardB_EX\[1\]~6\|combout " "     7.859      0.499 FR  CELL  EX_Forward_Unit\|ForwardB_EX\[1\]~6\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_Forward_Unit:EX_Forward_Unit|ForwardB_EX[1]~6 } "NODE_NAME" } } { "EX_Forward_Unit.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_Forward_Unit.v" 23 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.267      0.408 RR    IC  EX_ALU_Mux\|ALU_Data_2_EX\[12\]~0\|dataa " "     8.267      0.408 RR    IC  EX_ALU_Mux\|ALU_Data_2_EX\[12\]~0\|dataa" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU_Mux:EX_ALU_Mux|ALU_Data_2_EX[12]~0 } "NODE_NAME" } } { "EX_ALU_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Mux.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.918      0.651 RR  CELL  EX_ALU_Mux\|ALU_Data_2_EX\[12\]~0\|combout " "     8.918      0.651 RR  CELL  EX_ALU_Mux\|ALU_Data_2_EX\[12\]~0\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU_Mux:EX_ALU_Mux|ALU_Data_2_EX[12]~0 } "NODE_NAME" } } { "EX_ALU_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Mux.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.984      1.066 RR    IC  EX_ALU_Mux\|ALU_Data_2_EX\[3\]~11\|datab " "     9.984      1.066 RR    IC  EX_ALU_Mux\|ALU_Data_2_EX\[3\]~11\|datab" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU_Mux:EX_ALU_Mux|ALU_Data_2_EX[3]~11 } "NODE_NAME" } } { "EX_ALU_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Mux.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.608      0.624 RR  CELL  EX_ALU_Mux\|ALU_Data_2_EX\[3\]~11\|combout " "    10.608      0.624 RR  CELL  EX_ALU_Mux\|ALU_Data_2_EX\[3\]~11\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU_Mux:EX_ALU_Mux|ALU_Data_2_EX[3]~11 } "NODE_NAME" } } { "EX_ALU_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Mux.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.984      0.376 RR    IC  EX_ALU_Mux\|ALU_Data_2_EX\[3\]~12\|datac " "    10.984      0.376 RR    IC  EX_ALU_Mux\|ALU_Data_2_EX\[3\]~12\|datac" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU_Mux:EX_ALU_Mux|ALU_Data_2_EX[3]~12 } "NODE_NAME" } } { "EX_ALU_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Mux.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.354      0.370 RR  CELL  EX_ALU_Mux\|ALU_Data_2_EX\[3\]~12\|combout " "    11.354      0.370 RR  CELL  EX_ALU_Mux\|ALU_Data_2_EX\[3\]~12\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU_Mux:EX_ALU_Mux|ALU_Data_2_EX[3]~12 } "NODE_NAME" } } { "EX_ALU_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Mux.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.285      1.931 RR    IC  EX_ALU\|LessThan0~7\|dataa " "    13.285      1.931 RR    IC  EX_ALU\|LessThan0~7\|dataa" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~7 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.906      0.621 RF  CELL  EX_ALU\|LessThan0~7\|cout " "    13.906      0.621 RF  CELL  EX_ALU\|LessThan0~7\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~7 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.906      0.000 FF    IC  EX_ALU\|LessThan0~9\|cin " "    13.906      0.000 FF    IC  EX_ALU\|LessThan0~9\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~9 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.992      0.086 FR  CELL  EX_ALU\|LessThan0~9\|cout " "    13.992      0.086 FR  CELL  EX_ALU\|LessThan0~9\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~9 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.992      0.000 RR    IC  EX_ALU\|LessThan0~11\|cin " "    13.992      0.000 RR    IC  EX_ALU\|LessThan0~11\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~11 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.078      0.086 RF  CELL  EX_ALU\|LessThan0~11\|cout " "    14.078      0.086 RF  CELL  EX_ALU\|LessThan0~11\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~11 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.078      0.000 FF    IC  EX_ALU\|LessThan0~13\|cin " "    14.078      0.000 FF    IC  EX_ALU\|LessThan0~13\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~13 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.164      0.086 FR  CELL  EX_ALU\|LessThan0~13\|cout " "    14.164      0.086 FR  CELL  EX_ALU\|LessThan0~13\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~13 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.164      0.000 RR    IC  EX_ALU\|LessThan0~15\|cin " "    14.164      0.000 RR    IC  EX_ALU\|LessThan0~15\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~15 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.354      0.190 RF  CELL  EX_ALU\|LessThan0~15\|cout " "    14.354      0.190 RF  CELL  EX_ALU\|LessThan0~15\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~15 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.354      0.000 FF    IC  EX_ALU\|LessThan0~17\|cin " "    14.354      0.000 FF    IC  EX_ALU\|LessThan0~17\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~17 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.440      0.086 FR  CELL  EX_ALU\|LessThan0~17\|cout " "    14.440      0.086 FR  CELL  EX_ALU\|LessThan0~17\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~17 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.440      0.000 RR    IC  EX_ALU\|LessThan0~19\|cin " "    14.440      0.000 RR    IC  EX_ALU\|LessThan0~19\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~19 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.526      0.086 RF  CELL  EX_ALU\|LessThan0~19\|cout " "    14.526      0.086 RF  CELL  EX_ALU\|LessThan0~19\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~19 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.526      0.000 FF    IC  EX_ALU\|LessThan0~21\|cin " "    14.526      0.000 FF    IC  EX_ALU\|LessThan0~21\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~21 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.612      0.086 FR  CELL  EX_ALU\|LessThan0~21\|cout " "    14.612      0.086 FR  CELL  EX_ALU\|LessThan0~21\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~21 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.612      0.000 RR    IC  EX_ALU\|LessThan0~23\|cin " "    14.612      0.000 RR    IC  EX_ALU\|LessThan0~23\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~23 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.698      0.086 RF  CELL  EX_ALU\|LessThan0~23\|cout " "    14.698      0.086 RF  CELL  EX_ALU\|LessThan0~23\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~23 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.698      0.000 FF    IC  EX_ALU\|LessThan0~25\|cin " "    14.698      0.000 FF    IC  EX_ALU\|LessThan0~25\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~25 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.784      0.086 FR  CELL  EX_ALU\|LessThan0~25\|cout " "    14.784      0.086 FR  CELL  EX_ALU\|LessThan0~25\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~25 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.784      0.000 RR    IC  EX_ALU\|LessThan0~27\|cin " "    14.784      0.000 RR    IC  EX_ALU\|LessThan0~27\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~27 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.870      0.086 RF  CELL  EX_ALU\|LessThan0~27\|cout " "    14.870      0.086 RF  CELL  EX_ALU\|LessThan0~27\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~27 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.870      0.000 FF    IC  EX_ALU\|LessThan0~29\|cin " "    14.870      0.000 FF    IC  EX_ALU\|LessThan0~29\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~29 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.956      0.086 FR  CELL  EX_ALU\|LessThan0~29\|cout " "    14.956      0.086 FR  CELL  EX_ALU\|LessThan0~29\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~29 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.956      0.000 RR    IC  EX_ALU\|LessThan0~31\|cin " "    14.956      0.000 RR    IC  EX_ALU\|LessThan0~31\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~31 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.131      0.175 RF  CELL  EX_ALU\|LessThan0~31\|cout " "    15.131      0.175 RF  CELL  EX_ALU\|LessThan0~31\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~31 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.131      0.000 FF    IC  EX_ALU\|LessThan0~33\|cin " "    15.131      0.000 FF    IC  EX_ALU\|LessThan0~33\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~33 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.217      0.086 FR  CELL  EX_ALU\|LessThan0~33\|cout " "    15.217      0.086 FR  CELL  EX_ALU\|LessThan0~33\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~33 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.217      0.000 RR    IC  EX_ALU\|LessThan0~35\|cin " "    15.217      0.000 RR    IC  EX_ALU\|LessThan0~35\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~35 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.303      0.086 RF  CELL  EX_ALU\|LessThan0~35\|cout " "    15.303      0.086 RF  CELL  EX_ALU\|LessThan0~35\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~35 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.303      0.000 FF    IC  EX_ALU\|LessThan0~37\|cin " "    15.303      0.000 FF    IC  EX_ALU\|LessThan0~37\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~37 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.389      0.086 FR  CELL  EX_ALU\|LessThan0~37\|cout " "    15.389      0.086 FR  CELL  EX_ALU\|LessThan0~37\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~37 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.389      0.000 RR    IC  EX_ALU\|LessThan0~39\|cin " "    15.389      0.000 RR    IC  EX_ALU\|LessThan0~39\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~39 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.475      0.086 RF  CELL  EX_ALU\|LessThan0~39\|cout " "    15.475      0.086 RF  CELL  EX_ALU\|LessThan0~39\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~39 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.475      0.000 FF    IC  EX_ALU\|LessThan0~41\|cin " "    15.475      0.000 FF    IC  EX_ALU\|LessThan0~41\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~41 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.561      0.086 FR  CELL  EX_ALU\|LessThan0~41\|cout " "    15.561      0.086 FR  CELL  EX_ALU\|LessThan0~41\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~41 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.561      0.000 RR    IC  EX_ALU\|LessThan0~43\|cin " "    15.561      0.000 RR    IC  EX_ALU\|LessThan0~43\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~43 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.647      0.086 RF  CELL  EX_ALU\|LessThan0~43\|cout " "    15.647      0.086 RF  CELL  EX_ALU\|LessThan0~43\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~43 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.647      0.000 FF    IC  EX_ALU\|LessThan0~45\|cin " "    15.647      0.000 FF    IC  EX_ALU\|LessThan0~45\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~45 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.733      0.086 FR  CELL  EX_ALU\|LessThan0~45\|cout " "    15.733      0.086 FR  CELL  EX_ALU\|LessThan0~45\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~45 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.733      0.000 RR    IC  EX_ALU\|LessThan0~47\|cin " "    15.733      0.000 RR    IC  EX_ALU\|LessThan0~47\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~47 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.923      0.190 RF  CELL  EX_ALU\|LessThan0~47\|cout " "    15.923      0.190 RF  CELL  EX_ALU\|LessThan0~47\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~47 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.923      0.000 FF    IC  EX_ALU\|LessThan0~49\|cin " "    15.923      0.000 FF    IC  EX_ALU\|LessThan0~49\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~49 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.009      0.086 FR  CELL  EX_ALU\|LessThan0~49\|cout " "    16.009      0.086 FR  CELL  EX_ALU\|LessThan0~49\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~49 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.009      0.000 RR    IC  EX_ALU\|LessThan0~51\|cin " "    16.009      0.000 RR    IC  EX_ALU\|LessThan0~51\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~51 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.095      0.086 RF  CELL  EX_ALU\|LessThan0~51\|cout " "    16.095      0.086 RF  CELL  EX_ALU\|LessThan0~51\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~51 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.095      0.000 FF    IC  EX_ALU\|LessThan0~53\|cin " "    16.095      0.000 FF    IC  EX_ALU\|LessThan0~53\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~53 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.181      0.086 FR  CELL  EX_ALU\|LessThan0~53\|cout " "    16.181      0.086 FR  CELL  EX_ALU\|LessThan0~53\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~53 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.181      0.000 RR    IC  EX_ALU\|LessThan0~55\|cin " "    16.181      0.000 RR    IC  EX_ALU\|LessThan0~55\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~55 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.267      0.086 RF  CELL  EX_ALU\|LessThan0~55\|cout " "    16.267      0.086 RF  CELL  EX_ALU\|LessThan0~55\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~55 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.267      0.000 FF    IC  EX_ALU\|LessThan0~57\|cin " "    16.267      0.000 FF    IC  EX_ALU\|LessThan0~57\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~57 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.353      0.086 FR  CELL  EX_ALU\|LessThan0~57\|cout " "    16.353      0.086 FR  CELL  EX_ALU\|LessThan0~57\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~57 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.353      0.000 RR    IC  EX_ALU\|LessThan0~59\|cin " "    16.353      0.000 RR    IC  EX_ALU\|LessThan0~59\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~59 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.439      0.086 RF  CELL  EX_ALU\|LessThan0~59\|cout " "    16.439      0.086 RF  CELL  EX_ALU\|LessThan0~59\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~59 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.439      0.000 FF    IC  EX_ALU\|LessThan0~61\|cin " "    16.439      0.000 FF    IC  EX_ALU\|LessThan0~61\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~61 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.525      0.086 FR  CELL  EX_ALU\|LessThan0~61\|cout " "    16.525      0.086 FR  CELL  EX_ALU\|LessThan0~61\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~61 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.525      0.000 RR    IC  EX_ALU\|LessThan0~62\|cin " "    16.525      0.000 RR    IC  EX_ALU\|LessThan0~62\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~62 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.031      0.506 RR  CELL  EX_ALU\|LessThan0~62\|combout " "    17.031      0.506 RR  CELL  EX_ALU\|LessThan0~62\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~62 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.073      1.042 RR    IC  EX_ALU\|ALU_Result_EX~0\|datad " "    18.073      1.042 RR    IC  EX_ALU\|ALU_Result_EX~0\|datad" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|ALU_Result_EX~0 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 8 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.279      0.206 RR  CELL  EX_ALU\|ALU_Result_EX~0\|combout " "    18.279      0.206 RR  CELL  EX_ALU\|ALU_Result_EX~0\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|ALU_Result_EX~0 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 8 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.647      0.368 RR    IC  EX_ALU\|Mux31~3\|datad " "    18.647      0.368 RR    IC  EX_ALU\|Mux31~3\|datad" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Mux31~3 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 30 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.853      0.206 RF  CELL  EX_ALU\|Mux31~3\|combout " "    18.853      0.206 RF  CELL  EX_ALU\|Mux31~3\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Mux31~3 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 30 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.224      0.371 FF    IC  EX_ALU\|Mux31~4\|datad " "    19.224      0.371 FF    IC  EX_ALU\|Mux31~4\|datad" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Mux31~4 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 30 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.430      0.206 FF  CELL  EX_ALU\|Mux31~4\|combout " "    19.430      0.206 FF  CELL  EX_ALU\|Mux31~4\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Mux31~4 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 30 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.566      1.136 FF    IC  EX_ALU\|Equal0~9\|datac " "    20.566      1.136 FF    IC  EX_ALU\|Equal0~9\|datac" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Equal0~9 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 42 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.936      0.370 FR  CELL  EX_ALU\|Equal0~9\|combout " "    20.936      0.370 FR  CELL  EX_ALU\|Equal0~9\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Equal0~9 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 42 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.290      0.354 RR    IC  EX_ALU\|Equal0~10\|datad " "    21.290      0.354 RR    IC  EX_ALU\|Equal0~10\|datad" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Equal0~10 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 42 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.496      0.206 RR  CELL  EX_ALU\|Equal0~10\|combout " "    21.496      0.206 RR  CELL  EX_ALU\|Equal0~10\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Equal0~10 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 42 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.496      0.000 RR    IC  EX_MEM_Pipeline_Stage\|Zero_MEM\|datain " "    21.496      0.000 RR    IC  EX_MEM_Pipeline_Stage\|Zero_MEM\|datain" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM } "NODE_NAME" } } { "EX_MEM_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_MEM_Pipeline_Stage.v" 31 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.604      0.108 RR  CELL  EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|Zero_MEM " "    21.604      0.108 RR  CELL  EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|Zero_MEM" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM } "NODE_NAME" } } { "EX_MEM_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_MEM_Pipeline_Stage.v" 31 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    80.000     80.000           latch edge time " "    80.000     80.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    83.339      3.339  R        clock network delay " "    83.339      3.339  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    83.379      0.040     uTsu  EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|Zero_MEM " "    83.379      0.040     uTsu  EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|Zero_MEM" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM } "NODE_NAME" } } { "EX_MEM_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_MEM_Pipeline_Stage.v" 31 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    21.604 " "Data Arrival Time  :    21.604" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    83.379 " "Data Required Time :    83.379" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    61.775  " "Slack              :    61.775 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724937 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.745 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.745" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clock\}\] " "-to_clock \[get_clocks \{Clock\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724948 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724948 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.745  " "Path #1: Hold slack is 0.745 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage\|Read_Data_2_EX\[16\] " "From Node    : ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage\|Read_Data_2_EX\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|Write_Data_MEM\[16\] " "To Node      : EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|Write_Data_MEM\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : Clock " "Launch Clock : Clock" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clock " "Latch Clock  : Clock" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.329      3.329  R        clock network delay " "     3.329      3.329  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.633      0.304     uTco  ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage\|Read_Data_2_EX\[16\] " "     3.633      0.304     uTco  ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage\|Read_Data_2_EX\[16\]" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[16] } "NODE_NAME" } } { "ID_EX_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/ID_EX_Pipeline_Stage.v" 74 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.633      0.000 RR  CELL  ID_EX_Pipeline_Stage\|Read_Data_2_EX\[16\]\|regout " "     3.633      0.000 RR  CELL  ID_EX_Pipeline_Stage\|Read_Data_2_EX\[16\]\|regout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[16] } "NODE_NAME" } } { "ID_EX_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/ID_EX_Pipeline_Stage.v" 74 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.066      0.433 RR    IC  EX_MEM_Pipeline_Stage\|Write_Data_MEM\[16\]~feeder\|datad " "     4.066      0.433 RR    IC  EX_MEM_Pipeline_Stage\|Write_Data_MEM\[16\]~feeder\|datad" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Data_MEM[16]~feeder } "NODE_NAME" } } { "EX_MEM_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_MEM_Pipeline_Stage.v" 42 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.272      0.206 RR  CELL  EX_MEM_Pipeline_Stage\|Write_Data_MEM\[16\]~feeder\|combout " "     4.272      0.206 RR  CELL  EX_MEM_Pipeline_Stage\|Write_Data_MEM\[16\]~feeder\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Data_MEM[16]~feeder } "NODE_NAME" } } { "EX_MEM_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_MEM_Pipeline_Stage.v" 42 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.272      0.000 RR    IC  EX_MEM_Pipeline_Stage\|Write_Data_MEM\[16\]\|datain " "     4.272      0.000 RR    IC  EX_MEM_Pipeline_Stage\|Write_Data_MEM\[16\]\|datain" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Data_MEM[16] } "NODE_NAME" } } { "EX_MEM_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_MEM_Pipeline_Stage.v" 42 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.380      0.108 RR  CELL  EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|Write_Data_MEM\[16\] " "     4.380      0.108 RR  CELL  EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|Write_Data_MEM\[16\]" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Data_MEM[16] } "NODE_NAME" } } { "EX_MEM_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_MEM_Pipeline_Stage.v" 42 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.329      3.329  R        clock network delay " "     3.329      3.329  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.635      0.306      uTh  EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|Write_Data_MEM\[16\] " "     3.635      0.306      uTh  EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|Write_Data_MEM\[16\]" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Data_MEM[16] } "NODE_NAME" } } { "EX_MEM_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_MEM_Pipeline_Stage.v" 42 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.380 " "Data Arrival Time  :     4.380" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.635 " "Data Required Time :     3.635" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.745  " "Slack              :     0.745 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724949 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093724949 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 36.933 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 36.933" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{Clock\}\] " "Targets: \[get_clocks \{Clock\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410093724954 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410093724954 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410093724954 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410093724954 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 36.933  " "Path #1: slack is 36.933 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410093724954 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0\|altsyncram_ori1:auto_generated\|ram_block1a0~porta_address_reg0 " "Node             : ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0\|altsyncram_ori1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410093724954 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : Clock " "Clock            : Clock" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410093724954 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410093724954 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410093724954 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410093724954 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410093724954 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410093724954 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410093724954 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410093724954 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410093724954 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           Clk " "     0.000      0.000           Clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410093724954 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.100      1.100 RR  CELL  Clk\|combout " "     1.100      1.100 RR  CELL  Clk\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410093724954 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.235      0.135 RR    IC  Clk~clkctrl\|inclk\[0\] " "     1.235      0.135 RR    IC  Clk~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410093724954 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.235      0.000 RR  CELL  Clk~clkctrl\|outclk " "     1.235      0.000 RR  CELL  Clk~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410093724954 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.593      1.358 RR    IC  ID_Registers\|Register_File_rtl_0\|auto_generated\|ram_block1a0\|clk0 " "     2.593      1.358 RR    IC  ID_Registers\|Register_File_rtl_0\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410093724954 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.428      0.835 RR  CELL  ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0\|altsyncram_ori1:auto_generated\|ram_block1a0~porta_address_reg0 " "     3.428      0.835 RR  CELL  ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0\|altsyncram_ori1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410093724954 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410093724954 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410093724954 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410093724954 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410093724954 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410093724954 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000     40.000           launch edge time " "    40.000     40.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410093724954 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           source latency " "    40.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410093724954 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           Clk " "    40.000      0.000           Clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410093724954 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.100      1.100 FF  CELL  Clk\|combout " "    41.100      1.100 FF  CELL  Clk\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410093724954 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.235      0.135 FF    IC  Clk~clkctrl\|inclk\[0\] " "    41.235      0.135 FF    IC  Clk~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410093724954 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.235      0.000 FF  CELL  Clk~clkctrl\|outclk " "    41.235      0.000 FF  CELL  Clk~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410093724954 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    42.593      1.358 FF    IC  ID_Registers\|Register_File_rtl_0\|auto_generated\|ram_block1a0\|clk0 " "    42.593      1.358 FF    IC  ID_Registers\|Register_File_rtl_0\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410093724954 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    43.428      0.835 FF  CELL  ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0\|altsyncram_ori1:auto_generated\|ram_block1a0~porta_address_reg0 " "    43.428      0.835 FF  CELL  ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0\|altsyncram_ori1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410093724954 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410093724954 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     3.067 " "Required Width   :     3.067" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410093724954 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    40.000 " "Actual Width     :    40.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410093724954 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    36.933 " "Slack            :    36.933" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410093724954 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410093724954 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410093724954 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410093724954 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 0 1410093724955 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 74.359 " "Worst-case setup slack is 74.359" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410093725024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410093725024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   74.359         0.000 Clock  " "   74.359         0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410093725024 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1410093725024 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.227 " "Worst-case hold slack is 0.227" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410093725038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410093725038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.227         0.000 Clock  " "    0.227         0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410093725038 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1410093725038 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1410093725042 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1410093725045 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 37.873 " "Worst-case minimum pulse width slack is 37.873" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410093725049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410093725049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.873         0.000 Clock  " "   37.873         0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410093725049 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1410093725049 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1410093725235 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 74.359 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 74.359" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clock\}\] " "-to_clock \[get_clocks \{Clock\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725244 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725244 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725244 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725244 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 74.359  " "Path #1: Setup slack is 74.359 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|Instruction_MEM\[11\] " "From Node    : EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|Instruction_MEM\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|Zero_MEM " "To Node      : EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|Zero_MEM" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : Clock " "Launch Clock : Clock" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clock " "Latch Clock  : Clock" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.703      1.703  R        clock network delay " "     1.703      1.703  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.838      0.135     uTco  EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|Instruction_MEM\[11\] " "     1.838      0.135     uTco  EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|Instruction_MEM\[11\]" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Instruction_MEM[11] } "NODE_NAME" } } { "EX_MEM_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_MEM_Pipeline_Stage.v" 42 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.838      0.000 RR  CELL  EX_MEM_Pipeline_Stage\|Instruction_MEM\[11\]\|regout " "     1.838      0.000 RR  CELL  EX_MEM_Pipeline_Stage\|Instruction_MEM\[11\]\|regout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Instruction_MEM[11] } "NODE_NAME" } } { "EX_MEM_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_MEM_Pipeline_Stage.v" 42 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.702      0.864 RR    IC  EX_Forward_Unit\|Equal0~0\|dataa " "     2.702      0.864 RR    IC  EX_Forward_Unit\|Equal0~0\|dataa" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_Forward_Unit:EX_Forward_Unit|Equal0~0 } "NODE_NAME" } } { "EX_Forward_Unit.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_Forward_Unit.v" 117 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.881      0.179 RF  CELL  EX_Forward_Unit\|Equal0~0\|combout " "     2.881      0.179 RF  CELL  EX_Forward_Unit\|Equal0~0\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_Forward_Unit:EX_Forward_Unit|Equal0~0 } "NODE_NAME" } } { "EX_Forward_Unit.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_Forward_Unit.v" 117 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.991      0.110 FF    IC  EX_Forward_Unit\|ForwardB_EX\[1\]~6\|dataa " "     2.991      0.110 FF    IC  EX_Forward_Unit\|ForwardB_EX\[1\]~6\|dataa" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_Forward_Unit:EX_Forward_Unit|ForwardB_EX[1]~6 } "NODE_NAME" } } { "EX_Forward_Unit.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_Forward_Unit.v" 23 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.163      0.172 FR  CELL  EX_Forward_Unit\|ForwardB_EX\[1\]~6\|combout " "     3.163      0.172 FR  CELL  EX_Forward_Unit\|ForwardB_EX\[1\]~6\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_Forward_Unit:EX_Forward_Unit|ForwardB_EX[1]~6 } "NODE_NAME" } } { "EX_Forward_Unit.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_Forward_Unit.v" 23 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.276      0.113 RR    IC  EX_ALU_Mux\|ALU_Data_2_EX\[12\]~0\|dataa " "     3.276      0.113 RR    IC  EX_ALU_Mux\|ALU_Data_2_EX\[12\]~0\|dataa" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU_Mux:EX_ALU_Mux|ALU_Data_2_EX[12]~0 } "NODE_NAME" } } { "EX_ALU_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Mux.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.448      0.172 RR  CELL  EX_ALU_Mux\|ALU_Data_2_EX\[12\]~0\|combout " "     3.448      0.172 RR  CELL  EX_ALU_Mux\|ALU_Data_2_EX\[12\]~0\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU_Mux:EX_ALU_Mux|ALU_Data_2_EX[12]~0 } "NODE_NAME" } } { "EX_ALU_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Mux.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.743      0.295 RR    IC  EX_ALU_Mux\|ALU_Data_2_EX\[3\]~11\|datab " "     3.743      0.295 RR    IC  EX_ALU_Mux\|ALU_Data_2_EX\[3\]~11\|datab" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU_Mux:EX_ALU_Mux|ALU_Data_2_EX[3]~11 } "NODE_NAME" } } { "EX_ALU_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Mux.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.915      0.172 RR  CELL  EX_ALU_Mux\|ALU_Data_2_EX\[3\]~11\|combout " "     3.915      0.172 RR  CELL  EX_ALU_Mux\|ALU_Data_2_EX\[3\]~11\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU_Mux:EX_ALU_Mux|ALU_Data_2_EX[3]~11 } "NODE_NAME" } } { "EX_ALU_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Mux.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.019      0.104 RR    IC  EX_ALU_Mux\|ALU_Data_2_EX\[3\]~12\|datac " "     4.019      0.104 RR    IC  EX_ALU_Mux\|ALU_Data_2_EX\[3\]~12\|datac" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU_Mux:EX_ALU_Mux|ALU_Data_2_EX[3]~12 } "NODE_NAME" } } { "EX_ALU_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Mux.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.121      0.102 RR  CELL  EX_ALU_Mux\|ALU_Data_2_EX\[3\]~12\|combout " "     4.121      0.102 RR  CELL  EX_ALU_Mux\|ALU_Data_2_EX\[3\]~12\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU_Mux:EX_ALU_Mux|ALU_Data_2_EX[3]~12 } "NODE_NAME" } } { "EX_ALU_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Mux.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.698      0.577 RR    IC  EX_ALU\|LessThan0~7\|dataa " "     4.698      0.577 RR    IC  EX_ALU\|LessThan0~7\|dataa" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~7 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.841      0.143 RF  CELL  EX_ALU\|LessThan0~7\|cout " "     4.841      0.143 RF  CELL  EX_ALU\|LessThan0~7\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~7 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.841      0.000 FF    IC  EX_ALU\|LessThan0~9\|cin " "     4.841      0.000 FF    IC  EX_ALU\|LessThan0~9\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~9 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.875      0.034 FR  CELL  EX_ALU\|LessThan0~9\|cout " "     4.875      0.034 FR  CELL  EX_ALU\|LessThan0~9\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~9 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.875      0.000 RR    IC  EX_ALU\|LessThan0~11\|cin " "     4.875      0.000 RR    IC  EX_ALU\|LessThan0~11\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~11 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.909      0.034 RF  CELL  EX_ALU\|LessThan0~11\|cout " "     4.909      0.034 RF  CELL  EX_ALU\|LessThan0~11\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~11 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.909      0.000 FF    IC  EX_ALU\|LessThan0~13\|cin " "     4.909      0.000 FF    IC  EX_ALU\|LessThan0~13\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~13 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.943      0.034 FR  CELL  EX_ALU\|LessThan0~13\|cout " "     4.943      0.034 FR  CELL  EX_ALU\|LessThan0~13\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~13 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.943      0.000 RR    IC  EX_ALU\|LessThan0~15\|cin " "     4.943      0.000 RR    IC  EX_ALU\|LessThan0~15\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~15 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.034      0.091 RF  CELL  EX_ALU\|LessThan0~15\|cout " "     5.034      0.091 RF  CELL  EX_ALU\|LessThan0~15\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~15 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.034      0.000 FF    IC  EX_ALU\|LessThan0~17\|cin " "     5.034      0.000 FF    IC  EX_ALU\|LessThan0~17\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~17 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.068      0.034 FR  CELL  EX_ALU\|LessThan0~17\|cout " "     5.068      0.034 FR  CELL  EX_ALU\|LessThan0~17\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~17 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.068      0.000 RR    IC  EX_ALU\|LessThan0~19\|cin " "     5.068      0.000 RR    IC  EX_ALU\|LessThan0~19\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~19 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.102      0.034 RF  CELL  EX_ALU\|LessThan0~19\|cout " "     5.102      0.034 RF  CELL  EX_ALU\|LessThan0~19\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~19 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.102      0.000 FF    IC  EX_ALU\|LessThan0~21\|cin " "     5.102      0.000 FF    IC  EX_ALU\|LessThan0~21\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~21 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.136      0.034 FR  CELL  EX_ALU\|LessThan0~21\|cout " "     5.136      0.034 FR  CELL  EX_ALU\|LessThan0~21\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~21 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.136      0.000 RR    IC  EX_ALU\|LessThan0~23\|cin " "     5.136      0.000 RR    IC  EX_ALU\|LessThan0~23\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~23 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.170      0.034 RF  CELL  EX_ALU\|LessThan0~23\|cout " "     5.170      0.034 RF  CELL  EX_ALU\|LessThan0~23\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~23 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.170      0.000 FF    IC  EX_ALU\|LessThan0~25\|cin " "     5.170      0.000 FF    IC  EX_ALU\|LessThan0~25\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~25 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.204      0.034 FR  CELL  EX_ALU\|LessThan0~25\|cout " "     5.204      0.034 FR  CELL  EX_ALU\|LessThan0~25\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~25 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.204      0.000 RR    IC  EX_ALU\|LessThan0~27\|cin " "     5.204      0.000 RR    IC  EX_ALU\|LessThan0~27\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~27 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.238      0.034 RF  CELL  EX_ALU\|LessThan0~27\|cout " "     5.238      0.034 RF  CELL  EX_ALU\|LessThan0~27\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~27 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.238      0.000 FF    IC  EX_ALU\|LessThan0~29\|cin " "     5.238      0.000 FF    IC  EX_ALU\|LessThan0~29\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~29 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.272      0.034 FR  CELL  EX_ALU\|LessThan0~29\|cout " "     5.272      0.034 FR  CELL  EX_ALU\|LessThan0~29\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~29 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.272      0.000 RR    IC  EX_ALU\|LessThan0~31\|cin " "     5.272      0.000 RR    IC  EX_ALU\|LessThan0~31\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~31 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.356      0.084 RF  CELL  EX_ALU\|LessThan0~31\|cout " "     5.356      0.084 RF  CELL  EX_ALU\|LessThan0~31\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~31 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.356      0.000 FF    IC  EX_ALU\|LessThan0~33\|cin " "     5.356      0.000 FF    IC  EX_ALU\|LessThan0~33\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~33 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.390      0.034 FR  CELL  EX_ALU\|LessThan0~33\|cout " "     5.390      0.034 FR  CELL  EX_ALU\|LessThan0~33\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~33 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.390      0.000 RR    IC  EX_ALU\|LessThan0~35\|cin " "     5.390      0.000 RR    IC  EX_ALU\|LessThan0~35\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~35 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.424      0.034 RF  CELL  EX_ALU\|LessThan0~35\|cout " "     5.424      0.034 RF  CELL  EX_ALU\|LessThan0~35\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~35 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.424      0.000 FF    IC  EX_ALU\|LessThan0~37\|cin " "     5.424      0.000 FF    IC  EX_ALU\|LessThan0~37\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~37 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.458      0.034 FR  CELL  EX_ALU\|LessThan0~37\|cout " "     5.458      0.034 FR  CELL  EX_ALU\|LessThan0~37\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~37 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.458      0.000 RR    IC  EX_ALU\|LessThan0~39\|cin " "     5.458      0.000 RR    IC  EX_ALU\|LessThan0~39\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~39 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.492      0.034 RF  CELL  EX_ALU\|LessThan0~39\|cout " "     5.492      0.034 RF  CELL  EX_ALU\|LessThan0~39\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~39 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.492      0.000 FF    IC  EX_ALU\|LessThan0~41\|cin " "     5.492      0.000 FF    IC  EX_ALU\|LessThan0~41\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~41 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.526      0.034 FR  CELL  EX_ALU\|LessThan0~41\|cout " "     5.526      0.034 FR  CELL  EX_ALU\|LessThan0~41\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~41 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.526      0.000 RR    IC  EX_ALU\|LessThan0~43\|cin " "     5.526      0.000 RR    IC  EX_ALU\|LessThan0~43\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~43 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.560      0.034 RF  CELL  EX_ALU\|LessThan0~43\|cout " "     5.560      0.034 RF  CELL  EX_ALU\|LessThan0~43\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~43 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.560      0.000 FF    IC  EX_ALU\|LessThan0~45\|cin " "     5.560      0.000 FF    IC  EX_ALU\|LessThan0~45\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~45 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.594      0.034 FR  CELL  EX_ALU\|LessThan0~45\|cout " "     5.594      0.034 FR  CELL  EX_ALU\|LessThan0~45\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~45 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.594      0.000 RR    IC  EX_ALU\|LessThan0~47\|cin " "     5.594      0.000 RR    IC  EX_ALU\|LessThan0~47\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~47 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.685      0.091 RF  CELL  EX_ALU\|LessThan0~47\|cout " "     5.685      0.091 RF  CELL  EX_ALU\|LessThan0~47\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~47 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.685      0.000 FF    IC  EX_ALU\|LessThan0~49\|cin " "     5.685      0.000 FF    IC  EX_ALU\|LessThan0~49\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~49 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.719      0.034 FR  CELL  EX_ALU\|LessThan0~49\|cout " "     5.719      0.034 FR  CELL  EX_ALU\|LessThan0~49\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~49 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.719      0.000 RR    IC  EX_ALU\|LessThan0~51\|cin " "     5.719      0.000 RR    IC  EX_ALU\|LessThan0~51\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~51 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.753      0.034 RF  CELL  EX_ALU\|LessThan0~51\|cout " "     5.753      0.034 RF  CELL  EX_ALU\|LessThan0~51\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~51 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.753      0.000 FF    IC  EX_ALU\|LessThan0~53\|cin " "     5.753      0.000 FF    IC  EX_ALU\|LessThan0~53\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~53 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.787      0.034 FR  CELL  EX_ALU\|LessThan0~53\|cout " "     5.787      0.034 FR  CELL  EX_ALU\|LessThan0~53\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~53 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.787      0.000 RR    IC  EX_ALU\|LessThan0~55\|cin " "     5.787      0.000 RR    IC  EX_ALU\|LessThan0~55\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~55 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.821      0.034 RF  CELL  EX_ALU\|LessThan0~55\|cout " "     5.821      0.034 RF  CELL  EX_ALU\|LessThan0~55\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~55 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.821      0.000 FF    IC  EX_ALU\|LessThan0~57\|cin " "     5.821      0.000 FF    IC  EX_ALU\|LessThan0~57\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~57 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.855      0.034 FR  CELL  EX_ALU\|LessThan0~57\|cout " "     5.855      0.034 FR  CELL  EX_ALU\|LessThan0~57\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~57 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.855      0.000 RR    IC  EX_ALU\|LessThan0~59\|cin " "     5.855      0.000 RR    IC  EX_ALU\|LessThan0~59\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~59 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.889      0.034 RF  CELL  EX_ALU\|LessThan0~59\|cout " "     5.889      0.034 RF  CELL  EX_ALU\|LessThan0~59\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~59 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.889      0.000 FF    IC  EX_ALU\|LessThan0~61\|cin " "     5.889      0.000 FF    IC  EX_ALU\|LessThan0~61\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~61 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.923      0.034 FR  CELL  EX_ALU\|LessThan0~61\|cout " "     5.923      0.034 FR  CELL  EX_ALU\|LessThan0~61\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~61 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.923      0.000 RR    IC  EX_ALU\|LessThan0~62\|cin " "     5.923      0.000 RR    IC  EX_ALU\|LessThan0~62\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~62 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.085      0.162 RR  CELL  EX_ALU\|LessThan0~62\|combout " "     6.085      0.162 RR  CELL  EX_ALU\|LessThan0~62\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~62 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.374      0.289 RR    IC  EX_ALU\|ALU_Result_EX~0\|datad " "     6.374      0.289 RR    IC  EX_ALU\|ALU_Result_EX~0\|datad" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|ALU_Result_EX~0 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 8 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.431      0.057 RR  CELL  EX_ALU\|ALU_Result_EX~0\|combout " "     6.431      0.057 RR  CELL  EX_ALU\|ALU_Result_EX~0\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|ALU_Result_EX~0 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 8 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.534      0.103 RR    IC  EX_ALU\|Mux31~3\|datad " "     6.534      0.103 RR    IC  EX_ALU\|Mux31~3\|datad" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Mux31~3 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 30 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.591      0.057 RF  CELL  EX_ALU\|Mux31~3\|combout " "     6.591      0.057 RF  CELL  EX_ALU\|Mux31~3\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Mux31~3 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 30 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.696      0.105 FF    IC  EX_ALU\|Mux31~4\|datad " "     6.696      0.105 FF    IC  EX_ALU\|Mux31~4\|datad" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Mux31~4 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 30 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.753      0.057 FF  CELL  EX_ALU\|Mux31~4\|combout " "     6.753      0.057 FF  CELL  EX_ALU\|Mux31~4\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Mux31~4 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 30 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.086      0.333 FF    IC  EX_ALU\|Equal0~9\|datac " "     7.086      0.333 FF    IC  EX_ALU\|Equal0~9\|datac" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Equal0~9 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 42 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.188      0.102 FR  CELL  EX_ALU\|Equal0~9\|combout " "     7.188      0.102 FR  CELL  EX_ALU\|Equal0~9\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Equal0~9 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 42 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.286      0.098 RR    IC  EX_ALU\|Equal0~10\|datad " "     7.286      0.098 RR    IC  EX_ALU\|Equal0~10\|datad" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Equal0~10 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 42 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.343      0.057 RR  CELL  EX_ALU\|Equal0~10\|combout " "     7.343      0.057 RR  CELL  EX_ALU\|Equal0~10\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Equal0~10 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 42 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.343      0.000 RR    IC  EX_MEM_Pipeline_Stage\|Zero_MEM\|datain " "     7.343      0.000 RR    IC  EX_MEM_Pipeline_Stage\|Zero_MEM\|datain" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM } "NODE_NAME" } } { "EX_MEM_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_MEM_Pipeline_Stage.v" 31 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.383      0.040 RR  CELL  EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|Zero_MEM " "     7.383      0.040 RR  CELL  EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|Zero_MEM" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM } "NODE_NAME" } } { "EX_MEM_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_MEM_Pipeline_Stage.v" 31 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    80.000     80.000           latch edge time " "    80.000     80.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    81.712      1.712  R        clock network delay " "    81.712      1.712  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    81.742      0.030     uTsu  EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|Zero_MEM " "    81.742      0.030     uTsu  EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|Zero_MEM" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM } "NODE_NAME" } } { "EX_MEM_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_MEM_Pipeline_Stage.v" 31 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.383 " "Data Arrival Time  :     7.383" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    81.742 " "Data Required Time :    81.742" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    74.359  " "Slack              :    74.359 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725245 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.227 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.227" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clock\}\] " "-to_clock \[get_clocks \{Clock\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725262 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725262 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.227  " "Path #1: Hold slack is 0.227 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage\|Read_Data_2_EX\[16\] " "From Node    : ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage\|Read_Data_2_EX\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|Write_Data_MEM\[16\] " "To Node      : EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|Write_Data_MEM\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : Clock " "Launch Clock : Clock" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clock " "Latch Clock  : Clock" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.703      1.703  R        clock network delay " "     1.703      1.703  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.838      0.135     uTco  ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage\|Read_Data_2_EX\[16\] " "     1.838      0.135     uTco  ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage\|Read_Data_2_EX\[16\]" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[16] } "NODE_NAME" } } { "ID_EX_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/ID_EX_Pipeline_Stage.v" 74 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.838      0.000 RR  CELL  ID_EX_Pipeline_Stage\|Read_Data_2_EX\[16\]\|regout " "     1.838      0.000 RR  CELL  ID_EX_Pipeline_Stage\|Read_Data_2_EX\[16\]\|regout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[16] } "NODE_NAME" } } { "ID_EX_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/ID_EX_Pipeline_Stage.v" 74 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.981      0.143 RR    IC  EX_MEM_Pipeline_Stage\|Write_Data_MEM\[16\]~feeder\|datad " "     1.981      0.143 RR    IC  EX_MEM_Pipeline_Stage\|Write_Data_MEM\[16\]~feeder\|datad" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Data_MEM[16]~feeder } "NODE_NAME" } } { "EX_MEM_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_MEM_Pipeline_Stage.v" 42 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.038      0.057 RR  CELL  EX_MEM_Pipeline_Stage\|Write_Data_MEM\[16\]~feeder\|combout " "     2.038      0.057 RR  CELL  EX_MEM_Pipeline_Stage\|Write_Data_MEM\[16\]~feeder\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Data_MEM[16]~feeder } "NODE_NAME" } } { "EX_MEM_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_MEM_Pipeline_Stage.v" 42 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.038      0.000 RR    IC  EX_MEM_Pipeline_Stage\|Write_Data_MEM\[16\]\|datain " "     2.038      0.000 RR    IC  EX_MEM_Pipeline_Stage\|Write_Data_MEM\[16\]\|datain" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Data_MEM[16] } "NODE_NAME" } } { "EX_MEM_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_MEM_Pipeline_Stage.v" 42 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.078      0.040 RR  CELL  EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|Write_Data_MEM\[16\] " "     2.078      0.040 RR  CELL  EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|Write_Data_MEM\[16\]" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Data_MEM[16] } "NODE_NAME" } } { "EX_MEM_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_MEM_Pipeline_Stage.v" 42 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.703      1.703  R        clock network delay " "     1.703      1.703  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.851      0.148      uTh  EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|Write_Data_MEM\[16\] " "     1.851      0.148      uTh  EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|Write_Data_MEM\[16\]" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Data_MEM[16] } "NODE_NAME" } } { "EX_MEM_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_MEM_Pipeline_Stage.v" 42 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.078 " "Data Arrival Time  :     2.078" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.851 " "Data Required Time :     1.851" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.227  " "Slack              :     0.227 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725262 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410093725262 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 37.873 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 37.873" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{Clock\}\] " "Targets: \[get_clocks \{Clock\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410093725267 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410093725267 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410093725267 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410093725267 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 37.873  " "Path #1: slack is 37.873 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410093725267 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0\|altsyncram_ori1:auto_generated\|ram_block1a0~porta_address_reg0 " "Node             : ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0\|altsyncram_ori1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410093725267 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : Clock " "Clock            : Clock" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410093725267 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410093725267 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410093725267 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410093725267 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410093725267 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410093725267 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410093725267 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410093725267 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410093725267 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           Clk " "     0.000      0.000           Clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410093725267 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.548      0.548 RR  CELL  Clk\|combout " "     0.548      0.548 RR  CELL  Clk\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410093725267 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.614      0.066 RR    IC  Clk~clkctrl\|inclk\[0\] " "     0.614      0.066 RR    IC  Clk~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410093725267 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.614      0.000 RR  CELL  Clk~clkctrl\|outclk " "     0.614      0.000 RR  CELL  Clk~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410093725267 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.360      0.746 RR    IC  ID_Registers\|Register_File_rtl_0\|auto_generated\|ram_block1a0\|clk0 " "     1.360      0.746 RR    IC  ID_Registers\|Register_File_rtl_0\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410093725267 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.767      0.407 RR  CELL  ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0\|altsyncram_ori1:auto_generated\|ram_block1a0~porta_address_reg0 " "     1.767      0.407 RR  CELL  ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0\|altsyncram_ori1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410093725267 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410093725267 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410093725267 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410093725267 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410093725267 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410093725267 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000     40.000           launch edge time " "    40.000     40.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410093725267 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           source latency " "    40.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410093725267 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           Clk " "    40.000      0.000           Clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410093725267 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.548      0.548 FF  CELL  Clk\|combout " "    40.548      0.548 FF  CELL  Clk\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410093725267 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.614      0.066 FF    IC  Clk~clkctrl\|inclk\[0\] " "    40.614      0.066 FF    IC  Clk~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410093725267 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.614      0.000 FF  CELL  Clk~clkctrl\|outclk " "    40.614      0.000 FF  CELL  Clk~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410093725267 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.360      0.746 FF    IC  ID_Registers\|Register_File_rtl_0\|auto_generated\|ram_block1a0\|clk0 " "    41.360      0.746 FF    IC  ID_Registers\|Register_File_rtl_0\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410093725267 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.767      0.407 FF  CELL  ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0\|altsyncram_ori1:auto_generated\|ram_block1a0~porta_address_reg0 " "    41.767      0.407 FF  CELL  ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0\|altsyncram_ori1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410093725267 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410093725267 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     2.127 " "Required Width   :     2.127" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410093725267 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    40.000 " "Actual Width     :    40.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410093725267 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    37.873 " "Slack            :    37.873" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410093725267 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410093725267 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410093725267 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410093725267 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1410093725352 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1410093725366 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "411 " "Peak virtual memory: 411 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1410093725500 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 07 22:42:05 2014 " "Processing ended: Sun Sep 07 22:42:05 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1410093725500 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1410093725500 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1410093725500 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1410093725500 ""}
