Info (10281): Verilog HDL Declaration information at master_out_port.sv(1): object "BURST_SIZE" differs only in case from object "burst_size" in the same scope File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Source Code/Master/master_out_port.sv Line: 1
Info (10281): Verilog HDL Declaration information at master_out_port.sv(45): object "bus_req" differs only in case from object "BUS_REQ" in the same scope File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Source Code/Master/master_out_port.sv Line: 45
Warning (10268): Verilog HDL information at master_in_port.sv(61): always construct contains both blocking and non-blocking assignments File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Source Code/Master/master_in_port.sv Line: 61
Info (10281): Verilog HDL Declaration information at master_in_port.sv(21): object "BURST_SIZE" differs only in case from object "burst_size" in the same scope File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Source Code/Master/master_in_port.sv Line: 21
Info (10281): Verilog HDL Declaration information at master_port.sv(1): object "BURST_SIZE" differs only in case from object "burst_size" in the same scope File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Source Code/Master/master_port.sv Line: 1
Warning (10268): Verilog HDL information at slave_port.sv(86): always construct contains both blocking and non-blocking assignments File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Source Code/Slave/slave_port.sv Line: 86
