<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://llhd.io/" target="_blank">moore</a></h3>
<pre class="test-passed">
description: Tests imported from basejump
rc: 0 (means success: 1)
should_fail: 0
tags: basejump
incdirs: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_dataflow
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_parallel_in_serial_out.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_parallel_in_serial_out.v</a>
time_elapsed: 0.016s
ram usage: 11160 KB
</pre>
<pre class="log">

moore -I /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc -I /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc -I /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_dataflow -e bsg_parallel_in_serial_out <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_parallel_in_serial_out.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_parallel_in_serial_out.v</a>
warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_parallel_in_serial_out.v.html#l-89" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_parallel_in_serial_out.v:89</a>:60-83:
   | 
   |     assign done_tx_n = (state_r == eTX) &amp;&amp; (shift_ctr_r == clog2els_lp &#39; (els_p-1)) &amp;&amp; yumi_i;
   |                                                            ^^^^^^^^^^^^^^^^^^^^^^^            
   = note: Casts `clog2els_lp &#39; (els_p-1)` from `bit [1:0]` to `logic [1:0]`
  --&gt; <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_parallel_in_serial_out.v.html#l-89" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_parallel_in_serial_out.v:89</a>:60-83:
   | 
   |     assign done_tx_n = (state_r == eTX) &amp;&amp; (shift_ctr_r == clog2els_lp &#39; (els_p-1)) &amp;&amp; yumi_i;
   |                                                            ^^^^^^^^^^^^^^^^^^^^^^^            

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_parallel_in_serial_out.v.html#l-89" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_parallel_in_serial_out.v:89</a>:60-83:
   | 
   |     assign done_tx_n = (state_r == eTX) &amp;&amp; (shift_ctr_r == clog2els_lp &#39; (els_p-1)) &amp;&amp; yumi_i;
   |                                                            ^^^^^^^^^^^^^^^^^^^^^^^            
   = note: Casts `clog2els_lp &#39; (els_p-1)` from `bit signed [1:0]` to `bit [1:0]`
  --&gt; <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_parallel_in_serial_out.v.html#l-89" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_parallel_in_serial_out.v:89</a>:60-83:
   | 
   |     assign done_tx_n = (state_r == eTX) &amp;&amp; (shift_ctr_r == clog2els_lp &#39; (els_p-1)) &amp;&amp; yumi_i;
   |                                                            ^^^^^^^^^^^^^^^^^^^^^^^            

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_parallel_in_serial_out.v.html#l-89" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_parallel_in_serial_out.v:89</a>:60-83:
   | 
   |     assign done_tx_n = (state_r == eTX) &amp;&amp; (shift_ctr_r == clog2els_lp &#39; (els_p-1)) &amp;&amp; yumi_i;
   |                                                            ^^^^^^^^^^^^^^^^^^^^^^^            
   = note: Casts `els_p-1` from `bit signed [-1:0]` to `bit signed [1:0]`
  --&gt; <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_parallel_in_serial_out.v.html#l-89" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_parallel_in_serial_out.v:89</a>:75-82:
   | 
   |     assign done_tx_n = (state_r == eTX) &amp;&amp; (shift_ctr_r == clog2els_lp &#39; (els_p-1)) &amp;&amp; yumi_i;
   |                                                                           ^^^^^^^             

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_parallel_in_serial_out.v.html#l-89" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_parallel_in_serial_out.v:89</a>:75-82:
   | 
   |     assign done_tx_n = (state_r == eTX) &amp;&amp; (shift_ctr_r == clog2els_lp &#39; (els_p-1)) &amp;&amp; yumi_i;
   |                                                                           ^^^^^^^             
   = note: Casts `els_p-1` from `bit signed [31:0]` to `bit signed [-1:0]`
  --&gt; <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_parallel_in_serial_out.v.html#l-89" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_parallel_in_serial_out.v:89</a>:75-82:
   | 
   |     assign done_tx_n = (state_r == eTX) &amp;&amp; (shift_ctr_r == clog2els_lp &#39; (els_p-1)) &amp;&amp; yumi_i;
   |                                                                           ^^^^^^^             

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_parallel_in_serial_out.v.html#l-189" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_parallel_in_serial_out.v:189</a>:44-48:
   | 
   |                            ? shift_ctr_r + 1&#39;b1
   |                                            ^^^^
   = note: Casts `1&#39;b1` from `bit [1:0]` to `logic [1:0]`
  --&gt; <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_parallel_in_serial_out.v.html#l-189" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_parallel_in_serial_out.v:189</a>:44-48:
   | 
   |                            ? shift_ctr_r + 1&#39;b1
   |                                            ^^^^

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_parallel_in_serial_out.v.html#l-189" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_parallel_in_serial_out.v:189</a>:44-48:
   | 
   |                            ? shift_ctr_r + 1&#39;b1
   |                                            ^^^^
   = note: Casts `1&#39;b1` from `bit [0:0]` to `bit [1:0]`
  --&gt; <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_parallel_in_serial_out.v.html#l-189" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_parallel_in_serial_out.v:189</a>:44-48:
   | 
   |                            ? shift_ctr_r + 1&#39;b1
   |                                            ^^^^

proc %bsg_parallel_in_serial_out.always_ff.646.0 (i1$ %state_n, i1$ %clk_i, i1$ %reset_i) -&gt; (i1$ %state_r) {
init:
    %clk_i1 = prb i1$ %clk_i
    wait %check, %clk_i
check:
    %clk_i2 = prb i1$ %clk_i
    %0 = const i1 0
    %1 = eq i1 %clk_i1, %0
    %2 = neq i1 %clk_i2, %0
    %posedge = and i1 %1, %2
    br %posedge, %init, %event
event:
    %reset_i1 = prb i1$ %reset_i
    %3 = neq i1 %reset_i1, %0
    %4 = const time 0s 1d
    br %3, %if_false, %if_true
if_true:
    drv i1$ %state_r, %0, %4
    br %init
if_false:
    %state_n1 = prb i1$ %state_n
    drv i1$ %state_r, %state_n1, %4
    br %init
}

proc %bsg_parallel_in_serial_out.always_comb.700.0 (i1$ %state_r, i1$ %done_tx_n, i1$ %valid_i, [3 x i3]$ %ready_o) -&gt; (i1$ %state_n) {
body:
    %0 = const i9 0
    %ready_o1 = prb [3 x i3]$ %ready_o
    %1 = const i3 0
    %2 = [3 x i3 %1]
    %3 = exts [2 x i3], [3 x i3] %2, 0, 2
    %4 = exts [1 x i3], [3 x i3] %ready_o1, 2, 1
    %5 = inss [3 x i3] %2, [2 x i3] %3, 1, 2
    %6 = inss [3 x i3] %5, [1 x i3] %4, 0, 1
    %7 = extf i3, [3 x i3] %6, 0
    %8 = inss i9 %0, i3 %7, 0, 3
    %9 = exts [1 x i3], [3 x i3] %2, 0, 1
    %10 = exts [2 x i3], [3 x i3] %ready_o1, 1, 2
    %11 = inss [3 x i3] %2, [1 x i3] %9, 2, 1
    %12 = inss [3 x i3] %11, [2 x i3] %10, 0, 2
    %13 = extf i3, [3 x i3] %12, 0
    %14 = inss i9 %8, i3 %13, 3, 3
    %15 = extf i3, [3 x i3] %ready_o1, 0
    %16 = inss i9 %14, i3 %15, 6, 3
    %valid_i1 = prb i1$ %valid_i
    %17 = inss i9 %0, i1 %valid_i1, 0, 1
    %18 = and i9 %16, %17
    %19 = neq i9 %18, %0
    %20 = const time 0s 1e
    br %19, %if_false, %if_true
check:
    wait %body, %state_r, %done_tx_n, %valid_i, %ready_o
if_true:
    %21 = const i1 1
    drv i1$ %state_n, %21, %20
    br %check
if_false:
    %done_tx_n1 = prb i1$ %done_tx_n
    %22 = const i1 0
    %23 = neq i1 %done_tx_n1, %22
    br %23, %if_false1, %if_true1
if_true1:
    drv i1$ %state_n, %22, %20
    br %check
if_false1:
    %state_r1 = prb i1$ %state_r
    drv i1$ %state_n, %state_r1, %20
    br %check
}

proc %bsg_parallel_in_serial_out.always_ff.803.0 ([3 x i3]$ %data_li, i1$ %clk_i, i1$ %reset_i, i1$ %valid_i, [3 x i3]$ %ready_o) -&gt; ([3 x i3]$ %data_r) {
init:
    %clk_i1 = prb i1$ %clk_i
    wait %check, %clk_i
check:
    %clk_i2 = prb i1$ %clk_i
    %0 = const i1 0
    %1 = eq i1 %clk_i1, %0
    %2 = neq i1 %clk_i2, %0
    %posedge = and i1 %1, %2
    br %posedge, %init, %event
event:
    %reset_i1 = prb i1$ %reset_i
    %3 = neq i1 %reset_i1, %0
    %4 = const i3 0
    %5 = const time 0s 1d
    br %3, %if_false, %if_true
if_true:
    %6 = [i3 %4, %4, %4]
    drv [3 x i3]$ %data_r, %6, %5
    br %init
if_false:
    %7 = const i9 0
    %ready_o1 = prb [3 x i3]$ %ready_o
    %8 = [3 x i3 %4]
    %9 = exts [2 x i3], [3 x i3] %8, 0, 2
    %10 = exts [1 x i3], [3 x i3] %ready_o1, 2, 1
    %11 = inss [3 x i3] %8, [2 x i3] %9, 1, 2
    %12 = inss [3 x i3] %11, [1 x i3] %10, 0, 1
    %13 = extf i3, [3 x i3] %12, 0
    %14 = inss i9 %7, i3 %13, 0, 3
    %15 = exts [1 x i3], [3 x i3] %8, 0, 1
    %16 = exts [2 x i3], [3 x i3] %ready_o1, 1, 2
    %17 = inss [3 x i3] %8, [1 x i3] %15, 2, 1
    %18 = inss [3 x i3] %17, [2 x i3] %16, 0, 2
    %19 = extf i3, [3 x i3] %18, 0
    %20 = inss i9 %14, i3 %19, 3, 3
    %21 = extf i3, [3 x i3] %ready_o1, 0
    %22 = inss i9 %20, i3 %21, 6, 3
    %valid_i1 = prb i1$ %valid_i
    %23 = inss i9 %7, i1 %valid_i1, 0, 1
    %24 = and i9 %22, %23
    %25 = neq i9 %24, %7
    br %25, %init, %if_true1
if_true1:
    %data_li1 = prb [3 x i3]$ %data_li
    drv [3 x i3]$ %data_r, %data_li1, %5
    br %init
}

proc %bsg_parallel_in_serial_out.always_ff.854.0 (i2$ %shift_ctr_n, i1$ %clk_i, i1$ %reset_i, i1$ %valid_i, [3 x i3]$ %ready_o) -&gt; (i2$ %shift_ctr_r) {
init:
    %clk_i1 = prb i1$ %clk_i
    wait %check, %clk_i
check:
    %clk_i2 = prb i1$ %clk_i
    %0 = const i1 0
    %1 = eq i1 %clk_i1, %0
    %2 = neq i1 %clk_i2, %0
    %posedge = and i1 %1, %2
    br %posedge, %init, %event
event:
    %reset_i1 = prb i1$ %reset_i
    %3 = neq i1 %reset_i1, %0
    %4 = const i2 0
    %5 = const time 0s 1d
    br %3, %if_false, %if_true
if_true:
    drv i2$ %shift_ctr_r, %4, %5
    br %init
if_false:
    %6 = const i9 0
    %ready_o1 = prb [3 x i3]$ %ready_o
    %7 = const i3 0
    %8 = [3 x i3 %7]
    %9 = exts [2 x i3], [3 x i3] %8, 0, 2
    %10 = exts [1 x i3], [3 x i3] %ready_o1, 2, 1
    %11 = inss [3 x i3] %8, [2 x i3] %9, 1, 2
    %12 = inss [3 x i3] %11, [1 x i3] %10, 0, 1
    %13 = extf i3, [3 x i3] %12, 0
    %14 = inss i9 %6, i3 %13, 0, 3
    %15 = exts [1 x i3], [3 x i3] %8, 0, 1
    %16 = exts [2 x i3], [3 x i3] %ready_o1, 1, 2
    %17 = inss [3 x i3] %8, [1 x i3] %15, 2, 1
    %18 = inss [3 x i3] %17, [2 x i3] %16, 0, 2
    %19 = extf i3, [3 x i3] %18, 0
    %20 = inss i9 %14, i3 %19, 3, 3
    %21 = extf i3, [3 x i3] %ready_o1, 0
    %22 = inss i9 %20, i3 %21, 6, 3
    %valid_i1 = prb i1$ %valid_i
    %23 = inss i9 %6, i1 %valid_i1, 0, 1
    %24 = and i9 %22, %23
    %25 = neq i9 %24, %6
    br %25, %if_false1, %if_true1
if_true1:
    drv i2$ %shift_ctr_r, %4, %5
    br %init
if_false1:
    %shift_ctr_n1 = prb i2$ %shift_ctr_n
    drv i2$ %shift_ctr_r, %shift_ctr_n1, %5
    br %init
}

entity @bsg_parallel_in_serial_out (i1$ %clk_i, i1$ %reset_i, i1$ %valid_i, [3 x i3]$ %data_i, i3$ %yumi_i) -&gt; ([3 x i3]$ %ready_o, [3 x i3]$ %valid_o, i3$ %data_o) {
    %0 = const i1 0
    %state_r = sig i1 %0
    %state_n = sig i1 %0
    %1 = const i3 0
    %2 = [i3 %1, %1, %1]
    %data_r = sig [3 x i3] %2
    %3 = const i2 0
    %shift_ctr_r = sig i2 %3
    %shift_ctr_n = sig i2 %3
    %done_tx_n = sig i1 %0
    %data_li = sig [3 x i3] %2
    %state_r1 = prb i1$ %state_r
    %4 = const i1 1
    %5 = eq i1 %state_r1, %4
    %6 = neq i1 %5, %0
    %shift_ctr_r1 = prb i2$ %shift_ctr_r
    %7 = const i2 2
    %8 = eq i2 %shift_ctr_r1, %7
    %9 = neq i1 %8, %0
    %10 = and i1 %6, %9
    %11 = neq i1 %10, %0
    %yumi_i1 = prb i3$ %yumi_i
    %12 = neq i3 %yumi_i1, %1
    %13 = and i1 %11, %12
    %14 = const time 0s 1e
    drv i1$ %done_tx_n, %13, %14
    %15 = const i9 0
    %16 = eq i1 %state_r1, %0
    %17 = neq i1 %16, %0
    %done_tx_n1 = prb i1$ %done_tx_n
    %18 = neq i1 %done_tx_n1, %0
    %19 = or i1 %17, %18
    %20 = inss i9 %15, i1 %19, 0, 1
    %21 = exts i3, i9 %20, 0, 3
    %22 = exts i6, i9 %20, 3, 6
    %23 = inss i9 %15, i6 %22, 0, 6
    %24 = exts i3, i9 %23, 0, 3
    %25 = exts i3, i9 %20, 6, 3
    %26 = inss i9 %15, i3 %25, 0, 3
    %27 = exts i3, i9 %26, 0, 3
    %28 = [i3 %21, %24, %27]
    drv [3 x i3]$ %ready_o, %28, %14
    %29 = and i1 %6, %12
    %30 = neq i1 %29, %0
    %31 = not i1 %done_tx_n1
    %32 = neq i1 %31, %0
    %33 = and i1 %30, %32
    %34 = neq i1 %33, %0
    %35 = const i2 1
    %36 = add i2 %shift_ctr_r1, %35
    %37 = [i2 %shift_ctr_r1, %36]
    %38 = mux [2 x i2] %37, i1 %34
    drv i2$ %shift_ctr_n, %38, %14
    %39 = inss i9 %15, i1 %5, 0, 1
    %40 = exts i3, i9 %39, 0, 3
    %41 = exts i6, i9 %39, 3, 6
    %42 = inss i9 %15, i6 %41, 0, 6
    %43 = exts i3, i9 %42, 0, 3
    %44 = exts i3, i9 %39, 6, 3
    %45 = inss i9 %15, i3 %44, 0, 3
    %46 = exts i3, i9 %45, 0, 3
    %47 = [i3 %40, %43, %46]
    drv [3 x i3]$ %valid_o, %47, %14
    %data_r1 = prb [3 x i3]$ %data_r
    %48 = [3 x i3 %1]
    %49 = shr [3 x i3] %data_r1, [3 x i3] %48, i2 %shift_ctr_r1
    %50 = extf i3, [3 x i3] %49, 0
    drv i3$ %data_o, %50, %14
    %data_i1 = prb [3 x i3]$ %data_i
    drv [3 x i3]$ %data_li, %data_i1, %14
    inst %bsg_parallel_in_serial_out.always_ff.646.0 (i1$ %state_n, i1$ %clk_i, i1$ %reset_i) -&gt; (i1$ %state_r)
    inst %bsg_parallel_in_serial_out.always_comb.700.0 (i1$ %state_r, i1$ %done_tx_n, i1$ %valid_i, [3 x i3]$ %ready_o) -&gt; (i1$ %state_n)
    inst %bsg_parallel_in_serial_out.always_ff.803.0 ([3 x i3]$ %data_li, i1$ %clk_i, i1$ %reset_i, i1$ %valid_i, [3 x i3]$ %ready_o) -&gt; ([3 x i3]$ %data_r)
    inst %bsg_parallel_in_serial_out.always_ff.854.0 (i2$ %shift_ctr_n, i1$ %clk_i, i1$ %reset_i, i1$ %valid_i, [3 x i3]$ %ready_o) -&gt; (i2$ %shift_ctr_r)
    halt
}

</pre>
</body>