{
    "DESIGN_NAME": "twos_complement",
    "VERILOG_FILES": "dir::src/*.v",
    "CLOCK_TREE_SYNTH": false,
    "CLOCK_PORT": null,
    "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 200 200",
    "PL_TARGET_DENSITY": 0.6,
    "FP_PDN_AUTO_ADJUST": false,
    "DIODE_INSERTION_STRATEGY": 3
}