

================================================================
== Vitis HLS Report for 'bnn_Pipeline_VITIS_LOOP_66_21'
================================================================
* Date:           Fri Dec 12 15:02:41 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        bnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.431 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       66|       66|  0.660 us|  0.660 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_66_2  |       64|       64|         2|          1|          1|    64|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.04>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [bnn.cpp:66->bnn.cpp:161]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%layer2_quantized = alloca i32 1"   --->   Operation 6 'alloca' 'layer2_quantized' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%layer2_quantized_1 = alloca i32 1"   --->   Operation 7 'alloca' 'layer2_quantized_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %layer2_quantized_1"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %layer2_quantized"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln66 = store i7 0, i7 %i" [bnn.cpp:66->bnn.cpp:161]   --->   Operation 10 'store' 'store_ln66' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body5.i14"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_1 = load i7 %i" [bnn.cpp:67->bnn.cpp:161]   --->   Operation 12 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.87ns)   --->   "%icmp_ln66 = icmp_eq  i7 %i_1, i7 64" [bnn.cpp:66->bnn.cpp:161]   --->   Operation 13 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 14 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.87ns)   --->   "%add_ln66 = add i7 %i_1, i7 1" [bnn.cpp:66->bnn.cpp:161]   --->   Operation 15 'add' 'add_ln66' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln66 = br i1 %icmp_ln66, void %for.body5.i14.split_ifconv, void %_Z17sign_and_quantizePiPji.exit23.exitStub" [bnn.cpp:66->bnn.cpp:161]   --->   Operation 16 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i7 %i_1" [bnn.cpp:66->bnn.cpp:161]   --->   Operation 17 'zext' 'zext_ln66' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%layer2_output_addr = getelementptr i9 %layer2_output, i64 0, i64 %zext_ln66" [bnn.cpp:70->bnn.cpp:161]   --->   Operation 18 'getelementptr' 'layer2_output_addr' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (2.32ns)   --->   "%layer2_output_load = load i6 %layer2_output_addr" [bnn.cpp:70->bnn.cpp:161]   --->   Operation 19 'load' 'layer2_output_load' <Predicate = (!icmp_ln66)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 64> <RAM>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln66 = store i7 %add_ln66, i7 %i" [bnn.cpp:66->bnn.cpp:161]   --->   Operation 20 'store' 'store_ln66' <Predicate = (!icmp_ln66)> <Delay = 1.58>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%layer2_quantized_load = load i32 %layer2_quantized"   --->   Operation 41 'load' 'layer2_quantized_load' <Predicate = (icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%layer2_quantized_1_load = load i32 %layer2_quantized_1"   --->   Operation 42 'load' 'layer2_quantized_1_load' <Predicate = (icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer2_quantized_1_out, i32 %layer2_quantized_1_load"   --->   Operation 43 'write' 'write_ln0' <Predicate = (icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer2_quantized_out, i32 %layer2_quantized_load"   --->   Operation 44 'write' 'write_ln0' <Predicate = (icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 45 'ret' 'ret_ln0' <Predicate = (icmp_ln66)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.43>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%layer2_quantized_load_1 = load i32 %layer2_quantized"   --->   Operation 21 'load' 'layer2_quantized_load_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%layer2_quantized_1_load_1 = load i32 %layer2_quantized_1"   --->   Operation 22 'load' 'layer2_quantized_1_load_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln66 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [bnn.cpp:66->bnn.cpp:161]   --->   Operation 23 'specpipeline' 'specpipeline_ln66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln66 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [bnn.cpp:66->bnn.cpp:161]   --->   Operation 24 'specloopname' 'specloopname_ln66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node shl_ln71)   --->   "%trunc_ln67 = trunc i7 %i_1" [bnn.cpp:67->bnn.cpp:161]   --->   Operation 25 'trunc' 'trunc_ln67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %i_1, i32 5" [bnn.cpp:67->bnn.cpp:161]   --->   Operation 26 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node shl_ln71)   --->   "%bit_pos = xor i5 %trunc_ln67, i5 31" [bnn.cpp:68->bnn.cpp:161]   --->   Operation 27 'xor' 'bit_pos' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node shl_ln71)   --->   "%zext_ln68 = zext i5 %bit_pos" [bnn.cpp:68->bnn.cpp:161]   --->   Operation 28 'zext' 'zext_ln68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/2] ( I:2.32ns O:2.32ns )   --->   "%layer2_output_load = load i6 %layer2_output_addr" [bnn.cpp:70->bnn.cpp:161]   --->   Operation 29 'load' 'layer2_output_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 64> <RAM>
ST_2 : Operation 30 [1/1] (1.82ns)   --->   "%icmp_ln70 = icmp_slt  i9 %layer2_output_load, i9 1" [bnn.cpp:70->bnn.cpp:161]   --->   Operation 30 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (2.66ns) (out node of the LUT)   --->   "%shl_ln71 = shl i32 1, i32 %zext_ln68" [bnn.cpp:71->bnn.cpp:161]   --->   Operation 31 'shl' 'shl_ln71' <Predicate = true> <Delay = 2.66> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node or_ln71)   --->   "%select_ln71_2 = select i1 %tmp, i32 %layer2_quantized_1_load_1, i32 %layer2_quantized_load_1" [bnn.cpp:71->bnn.cpp:161]   --->   Operation 32 'select' 'select_ln71_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln71 = or i32 %select_ln71_2, i32 %shl_ln71" [bnn.cpp:71->bnn.cpp:161]   --->   Operation 33 'or' 'or_ln71' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node or_i184)   --->   "%select_ln71 = select i1 %tmp, i32 %or_ln71, i32 %layer2_quantized_1_load_1" [bnn.cpp:71->bnn.cpp:161]   --->   Operation 34 'select' 'select_ln71' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node or_i181)   --->   "%select_ln71_1 = select i1 %tmp, i32 %layer2_quantized_load_1, i32 %or_ln71" [bnn.cpp:71->bnn.cpp:161]   --->   Operation 35 'select' 'select_ln71_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.69ns) (out node of the LUT)   --->   "%or_i184 = select i1 %icmp_ln70, i32 %select_ln71, i32 %layer2_quantized_1_load_1" [bnn.cpp:70->bnn.cpp:161]   --->   Operation 36 'select' 'or_i184' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.69ns) (out node of the LUT)   --->   "%or_i181 = select i1 %icmp_ln70, i32 %select_ln71_1, i32 %layer2_quantized_load_1" [bnn.cpp:70->bnn.cpp:161]   --->   Operation 37 'select' 'or_i181' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln70 = store i32 %or_i184, i32 %layer2_quantized_1" [bnn.cpp:70->bnn.cpp:161]   --->   Operation 38 'store' 'store_ln70' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln70 = store i32 %or_i181, i32 %layer2_quantized" [bnn.cpp:70->bnn.cpp:161]   --->   Operation 39 'store' 'store_ln70' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln66 = br void %for.body5.i14" [bnn.cpp:66->bnn.cpp:161]   --->   Operation 40 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ layer2_output]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer2_quantized_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer2_quantized_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                         (alloca           ) [ 010]
layer2_quantized          (alloca           ) [ 011]
layer2_quantized_1        (alloca           ) [ 011]
store_ln0                 (store            ) [ 000]
store_ln0                 (store            ) [ 000]
store_ln66                (store            ) [ 000]
br_ln0                    (br               ) [ 000]
i_1                       (load             ) [ 011]
icmp_ln66                 (icmp             ) [ 010]
speclooptripcount_ln0     (speclooptripcount) [ 000]
add_ln66                  (add              ) [ 000]
br_ln66                   (br               ) [ 000]
zext_ln66                 (zext             ) [ 000]
layer2_output_addr        (getelementptr    ) [ 011]
store_ln66                (store            ) [ 000]
layer2_quantized_load_1   (load             ) [ 000]
layer2_quantized_1_load_1 (load             ) [ 000]
specpipeline_ln66         (specpipeline     ) [ 000]
specloopname_ln66         (specloopname     ) [ 000]
trunc_ln67                (trunc            ) [ 000]
tmp                       (bitselect        ) [ 000]
bit_pos                   (xor              ) [ 000]
zext_ln68                 (zext             ) [ 000]
layer2_output_load        (load             ) [ 000]
icmp_ln70                 (icmp             ) [ 000]
shl_ln71                  (shl              ) [ 000]
select_ln71_2             (select           ) [ 000]
or_ln71                   (or               ) [ 000]
select_ln71               (select           ) [ 000]
select_ln71_1             (select           ) [ 000]
or_i184                   (select           ) [ 000]
or_i181                   (select           ) [ 000]
store_ln70                (store            ) [ 000]
store_ln70                (store            ) [ 000]
br_ln66                   (br               ) [ 000]
layer2_quantized_load     (load             ) [ 000]
layer2_quantized_1_load   (load             ) [ 000]
write_ln0                 (write            ) [ 000]
write_ln0                 (write            ) [ 000]
ret_ln0                   (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="layer2_output">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer2_quantized_1_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_quantized_1_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="layer2_quantized_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_quantized_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="i_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="layer2_quantized_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_quantized/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="layer2_quantized_1_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_quantized_1/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="write_ln0_write_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="0" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="0" index="2" bw="32" slack="0"/>
<pin id="58" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="61" class="1004" name="write_ln0_write_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="0" slack="0"/>
<pin id="63" dir="0" index="1" bw="32" slack="0"/>
<pin id="64" dir="0" index="2" bw="32" slack="0"/>
<pin id="65" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="layer2_output_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="9" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="7" slack="0"/>
<pin id="72" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_output_addr/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_access_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="6" slack="0"/>
<pin id="77" dir="0" index="1" bw="9" slack="2147483647"/>
<pin id="78" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer2_output_load/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="store_ln0_store_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="1" slack="0"/>
<pin id="83" dir="0" index="1" bw="32" slack="0"/>
<pin id="84" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="store_ln0_store_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="store_ln66_store_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="1" slack="0"/>
<pin id="93" dir="0" index="1" bw="7" slack="0"/>
<pin id="94" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="i_1_load_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="7" slack="0"/>
<pin id="98" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="icmp_ln66_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="7" slack="0"/>
<pin id="101" dir="0" index="1" bw="7" slack="0"/>
<pin id="102" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln66/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="add_ln66_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="7" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="zext_ln66_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="7" slack="0"/>
<pin id="113" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="store_ln66_store_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="7" slack="0"/>
<pin id="118" dir="0" index="1" bw="7" slack="0"/>
<pin id="119" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="layer2_quantized_load_1_load_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="1"/>
<pin id="123" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer2_quantized_load_1/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="layer2_quantized_1_load_1_load_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="1"/>
<pin id="126" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer2_quantized_1_load_1/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="trunc_ln67_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="7" slack="1"/>
<pin id="129" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln67/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="tmp_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="7" slack="1"/>
<pin id="133" dir="0" index="2" bw="4" slack="0"/>
<pin id="134" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="bit_pos_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="5" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="bit_pos/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="zext_ln68_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="5" slack="0"/>
<pin id="145" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="icmp_ln70_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="9" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln70/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="shl_ln71_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="0"/>
<pin id="155" dir="0" index="1" bw="5" slack="0"/>
<pin id="156" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln71/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="select_ln71_2_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="0"/>
<pin id="161" dir="0" index="1" bw="32" slack="0"/>
<pin id="162" dir="0" index="2" bw="32" slack="0"/>
<pin id="163" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln71_2/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="or_ln71_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="32" slack="0"/>
<pin id="170" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln71/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="select_ln71_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="0"/>
<pin id="175" dir="0" index="1" bw="32" slack="0"/>
<pin id="176" dir="0" index="2" bw="32" slack="0"/>
<pin id="177" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln71/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="select_ln71_1_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="0"/>
<pin id="184" dir="0" index="2" bw="32" slack="0"/>
<pin id="185" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln71_1/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="or_i184_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="0" index="1" bw="32" slack="0"/>
<pin id="192" dir="0" index="2" bw="32" slack="0"/>
<pin id="193" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="or_i184/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="or_i181_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="0"/>
<pin id="199" dir="0" index="1" bw="32" slack="0"/>
<pin id="200" dir="0" index="2" bw="32" slack="0"/>
<pin id="201" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="or_i181/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="store_ln70_store_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="0" index="1" bw="32" slack="1"/>
<pin id="208" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="store_ln70_store_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="1"/>
<pin id="213" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="layer2_quantized_load_load_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer2_quantized_load/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="layer2_quantized_1_load_load_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer2_quantized_1_load/1 "/>
</bind>
</comp>

<comp id="223" class="1005" name="i_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="7" slack="0"/>
<pin id="225" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="230" class="1005" name="layer2_quantized_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="layer2_quantized "/>
</bind>
</comp>

<comp id="238" class="1005" name="layer2_quantized_1_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="layer2_quantized_1 "/>
</bind>
</comp>

<comp id="246" class="1005" name="i_1_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="7" slack="1"/>
<pin id="248" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="255" class="1005" name="layer2_output_addr_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="6" slack="1"/>
<pin id="257" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="layer2_output_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="6" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="6" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="6" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="59"><net_src comp="40" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="2" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="66"><net_src comp="40" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="20" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="68" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="85"><net_src comp="8" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="90"><net_src comp="8" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="95"><net_src comp="10" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="103"><net_src comp="96" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="104"><net_src comp="12" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="109"><net_src comp="96" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="18" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="114"><net_src comp="96" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="115"><net_src comp="111" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="120"><net_src comp="105" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="135"><net_src comp="32" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="34" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="141"><net_src comp="127" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="36" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="146"><net_src comp="137" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="151"><net_src comp="75" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="38" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="157"><net_src comp="6" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="143" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="164"><net_src comp="130" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="124" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="166"><net_src comp="121" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="171"><net_src comp="159" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="153" pin="2"/><net_sink comp="167" pin=1"/></net>

<net id="178"><net_src comp="130" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="167" pin="2"/><net_sink comp="173" pin=1"/></net>

<net id="180"><net_src comp="124" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="186"><net_src comp="130" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="121" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="188"><net_src comp="167" pin="2"/><net_sink comp="181" pin=2"/></net>

<net id="194"><net_src comp="147" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="173" pin="3"/><net_sink comp="189" pin=1"/></net>

<net id="196"><net_src comp="124" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="202"><net_src comp="147" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="181" pin="3"/><net_sink comp="197" pin=1"/></net>

<net id="204"><net_src comp="121" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="209"><net_src comp="189" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="214"><net_src comp="197" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="218"><net_src comp="215" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="222"><net_src comp="219" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="226"><net_src comp="42" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="228"><net_src comp="223" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="229"><net_src comp="223" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="233"><net_src comp="46" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="235"><net_src comp="230" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="236"><net_src comp="230" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="237"><net_src comp="230" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="241"><net_src comp="50" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="81" pin=1"/></net>

<net id="243"><net_src comp="238" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="244"><net_src comp="238" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="245"><net_src comp="238" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="249"><net_src comp="96" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="251"><net_src comp="246" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="258"><net_src comp="68" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="75" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer2_quantized_1_out | {1 }
	Port: layer2_quantized_out | {1 }
 - Input state : 
	Port: bnn_Pipeline_VITIS_LOOP_66_21 : layer2_output | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln66 : 1
		i_1 : 1
		icmp_ln66 : 2
		add_ln66 : 2
		br_ln66 : 3
		zext_ln66 : 2
		layer2_output_addr : 3
		layer2_output_load : 4
		store_ln66 : 3
		layer2_quantized_load : 1
		layer2_quantized_1_load : 1
		write_ln0 : 2
		write_ln0 : 2
	State 2
		bit_pos : 1
		zext_ln68 : 1
		icmp_ln70 : 1
		shl_ln71 : 2
		select_ln71_2 : 1
		or_ln71 : 3
		select_ln71 : 3
		select_ln71_1 : 3
		or_i184 : 4
		or_i181 : 4
		store_ln70 : 5
		store_ln70 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |  select_ln71_2_fu_159 |    0    |    32   |
|          |   select_ln71_fu_173  |    0    |    32   |
|  select  |  select_ln71_1_fu_181 |    0    |    32   |
|          |     or_i184_fu_189    |    0    |    32   |
|          |     or_i181_fu_197    |    0    |    32   |
|----------|-----------------------|---------|---------|
|    or    |     or_ln71_fu_167    |    0    |    32   |
|----------|-----------------------|---------|---------|
|   icmp   |    icmp_ln66_fu_99    |    0    |    14   |
|          |    icmp_ln70_fu_147   |    0    |    14   |
|----------|-----------------------|---------|---------|
|    add   |    add_ln66_fu_105    |    0    |    14   |
|----------|-----------------------|---------|---------|
|    shl   |    shl_ln71_fu_153    |    0    |    11   |
|----------|-----------------------|---------|---------|
|    xor   |     bit_pos_fu_137    |    0    |    5    |
|----------|-----------------------|---------|---------|
|   write  | write_ln0_write_fu_54 |    0    |    0    |
|          | write_ln0_write_fu_61 |    0    |    0    |
|----------|-----------------------|---------|---------|
|   zext   |    zext_ln66_fu_111   |    0    |    0    |
|          |    zext_ln68_fu_143   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   trunc  |   trunc_ln67_fu_127   |    0    |    0    |
|----------|-----------------------|---------|---------|
| bitselect|       tmp_fu_130      |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   250   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|        i_1_reg_246       |    7   |
|         i_reg_223        |    7   |
|layer2_output_addr_reg_255|    6   |
|layer2_quantized_1_reg_238|   32   |
| layer2_quantized_reg_230 |   32   |
+--------------------------+--------+
|           Total          |   84   |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_75 |  p0  |   2  |   6  |   12   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   12   ||  1.588  ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   250  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    0   |    9   |
|  Register |    -   |   84   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   84   |   259  |
+-----------+--------+--------+--------+
