
---------- Begin Simulation Statistics ----------
final_tick                               359103799978500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  47431                       # Simulator instruction rate (inst/s)
host_mem_usage                                 807384                       # Number of bytes of host memory used
host_op_rate                                    80046                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   210.83                       # Real time elapsed on the host
host_tick_rate                               44073351                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000009                       # Number of instructions simulated
sim_ops                                      16876344                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.009292                       # Number of seconds simulated
sim_ticks                                  9292138500                       # Number of ticks simulated
system.cpu.Branches                                 1                       # Number of branches fetched
system.cpu.committedInsts                           8                       # Number of instructions committed
system.cpu.committedOps                            16                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           4                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          12                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_cc_register_reads                    5                       # number of times the CC registers were read
system.cpu.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     13                       # Number of float alu accesses
system.cpu.num_fp_insts                            13                       # number of float instructions
system.cpu.num_fp_register_reads                   20                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  13                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     6                       # Number of integer alu accesses
system.cpu.num_int_insts                            6                       # number of integer instructions
system.cpu.num_int_register_reads                  13                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  2                       # number of times the integer registers were written
system.cpu.num_load_insts                           3                       # Number of load instructions
system.cpu.num_mem_refs                             3                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         5     31.25%     31.25% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     31.25% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     31.25% # Class of executed instruction
system.cpu.op_class::FloatAdd                       2     12.50%     43.75% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::SimdAlu                        2     12.50%     56.25% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   3     18.75%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  1      6.25%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   3     18.75%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         16                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       159097                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        327072                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1359931                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           51                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        77042                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      1399635                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1012069                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1359931                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       347862                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         1500868                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           49457                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        19897                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           6486896                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          4457725                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        77122                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1049066                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1447595                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      3064227                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16876328                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     18094884                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.932657                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.320012                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     14672453     81.09%     81.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       880930      4.87%     85.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       137161      0.76%     86.71% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       221265      1.22%     87.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       389837      2.15%     90.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       212031      1.17%     91.26% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        78266      0.43%     91.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        55346      0.31%     92.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1447595      8.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     18094884                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            8713194                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        26226                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          10019631                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               2743170                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        27517      0.16%      0.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      7410720     43.91%     44.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          119      0.00%     44.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv           56      0.00%     44.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       891416      5.28%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      1379320      8.17%     57.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     57.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            4      0.00%     57.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        34436      0.20%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      1310530      7.77%     65.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp        15450      0.09%     65.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      1398264      8.29%     73.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     73.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     73.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      1344926      7.97%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       937733      5.56%     87.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       275299      1.63%     89.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      1805437     10.70%     99.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        45101      0.27%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16876328                       # Class of committed instruction
system.switch_cpus.commit.refs                3063570                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16876328                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.858426                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.858426                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      14278132                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       20859225                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1189091                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2160547                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          77370                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        820953                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3223134                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 15731                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              369248                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1276                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             1500868                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1736041                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              16643189                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         17025                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           76                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               13082737                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           73                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         3589                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          154740                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.080760                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1801800                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1061526                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.703969                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     18526097                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.196778                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.601185                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         14770506     79.73%     79.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           277222      1.50%     81.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           209465      1.13%     82.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           227017      1.23%     83.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           320377      1.73%     85.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           387234      2.09%     87.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           494158      2.67%     90.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           109149      0.59%     90.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1730969      9.34%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     18526097                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          14832245                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          8823765                       # number of floating regfile writes
system.switch_cpus.idleCycles                   58160                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        86984                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1167415                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.019443                       # Inst execution rate
system.switch_cpus.iew.exec_refs              3671755                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             369185                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         7561016                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3312558                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           25                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         7046                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       432620                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     19937674                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3302570                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       140575                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      18945591                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          81784                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        593467                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          77370                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        722914                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        28130                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        55664                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          373                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          311                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          254                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       569369                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       112220                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          311                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        30114                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        56870                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          24077945                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              18638205                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.596768                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          14368948                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.002903                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               18671205                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         17221985                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         8248772                       # number of integer regfile writes
system.switch_cpus.ipc                       0.538090                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.538090                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        38863      0.20%      0.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       8778255     45.99%     46.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          215      0.00%     46.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            88      0.00%     46.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       966643      5.06%     51.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     51.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     51.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     51.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     51.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     51.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     51.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     51.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     51.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     51.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1448682      7.59%     58.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     58.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            8      0.00%     58.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        35254      0.18%     59.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     59.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     59.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     59.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     59.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     59.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      1317093      6.90%     65.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp        15452      0.08%     66.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      1408907      7.38%     73.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      1352099      7.08%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      1371955      7.19%     87.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       331346      1.74%     89.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      1975335     10.35%     99.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        45973      0.24%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       19086168                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         9277081                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     18350317                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      8912663                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      9714923                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              351439                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.018413                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          104836     29.83%     29.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     29.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     29.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     29.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     29.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     29.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     29.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     29.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     29.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     29.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     29.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     29.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     29.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu          62220     17.70%     47.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     47.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     47.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     47.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     47.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     47.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     47.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     47.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     47.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     47.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd        83949     23.89%     71.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     71.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     71.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        23163      6.59%     78.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     78.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     78.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult         3215      0.91%     78.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          33130      9.43%     88.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          5850      1.66%     90.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        34992      9.96%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite           84      0.02%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       10121663                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     38747969                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      9725542                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     13284265                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           19937603                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          19086168                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           71                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      3061235                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        48416                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           71                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      4249555                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     18526097                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.030231                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.905242                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     12697871     68.54%     68.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1500695      8.10%     76.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1070589      5.78%     82.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       901043      4.86%     87.28% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       794285      4.29%     91.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       559719      3.02%     94.59% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       471290      2.54%     97.14% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       307149      1.66%     98.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       223456      1.21%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     18526097                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.027007                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1736456                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   454                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        60254                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        21766                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3312558                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       432620                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         6139279                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 18584257                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        11661719                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      19414366                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        1422696                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1535544                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         537381                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        150471                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      49494464                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       20498471                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     23747757                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2577794                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         444337                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          77370                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       2673563                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          4333259                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     15637937                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     19432010                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          103                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            2                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           4328210                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            2                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             36587844                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            40313295                       # The number of ROB writes
system.switch_cpus.timesIdled                     629                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       205677                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        96438                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       412843                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          96438                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 359103799978500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             160643                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        13314                       # Transaction distribution
system.membus.trans_dist::CleanEvict           145783                       # Transaction distribution
system.membus.trans_dist::ReadExReq              7331                       # Transaction distribution
system.membus.trans_dist::ReadExResp             7331                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        160644                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       495046                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       495046                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 495046                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     11602432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     11602432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                11602432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            167975                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  167975    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              167975                       # Request fanout histogram
system.membus.reqLayer2.occupancy           416811500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy          899058750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.7                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   9292138500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 359103799978500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 359103799978500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 359103799978500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            197109                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        54683                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          478                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          321891                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            10055                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           10055                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           941                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       196170                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2360                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       617647                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                620007                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        90816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     15845888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               15936704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          171375                       # Total snoops (count)
system.tol2bus.snoopTraffic                    852096                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           378541                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.254762                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.435728                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 282103     74.52%     74.52% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  96438     25.48%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             378541                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          248266000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         309330000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1408999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 359103799978500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst           57                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        39133                       # number of demand (read+write) hits
system.l2.demand_hits::total                    39190                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           57                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        39133                       # number of overall hits
system.l2.overall_hits::total                   39190                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          882                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       167089                       # number of demand (read+write) misses
system.l2.demand_misses::total                 167976                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          882                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       167089                       # number of overall misses
system.l2.overall_misses::total                167976                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     73811000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  13814404000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      13888215000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     73811000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  13814404000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     13888215000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          939                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       206222                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               207166                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          939                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       206222                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              207166                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.939297                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.810238                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.810828                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.939297                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.810238                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.810828                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 83685.941043                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 82676.920683                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82679.757823                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 83685.941043                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 82676.920683                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82679.757823                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               13314                       # number of writebacks
system.l2.writebacks::total                     13314                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          882                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       167089                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            167971                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          882                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       167089                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           167971                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     64991000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  12143534000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  12208525000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     64991000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  12143534000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  12208525000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.939297                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.810238                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.810804                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.939297                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.810238                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.810804                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 73685.941043                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 72677.040380                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72682.338023                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 73685.941043                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 72677.040380                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72682.338023                       # average overall mshr miss latency
system.l2.replacements                         171375                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        41369                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            41369                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        41369                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        41369                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          478                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              478                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          478                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          478                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        84161                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         84161                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         2724                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2724                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         7331                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                7331                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    590580000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     590580000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        10055                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             10055                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.729090                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.729090                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 80559.268858                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80559.268858                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         7331                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           7331                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    517270000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    517270000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.729090                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.729090                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 70559.268858                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70559.268858                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           57                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 57                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          882                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              884                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     73811000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     73811000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          939                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            941                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.939297                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.939426                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 83685.941043                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83496.606335                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          882                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          882                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     64991000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     64991000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.939297                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.937301                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 73685.941043                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73685.941043                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        36409                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             36409                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       159758                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          159761                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  13223824000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  13223824000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       196167                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        196170                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.814398                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.814401                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 82774.095820                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82772.541484                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       159758                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       159758                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  11626264000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  11626264000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.814398                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.814385                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 72774.221009                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72774.221009                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 359103799978500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8005.625890                       # Cycle average of tags in use
system.l2.tags.total_refs                      256095                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    171375                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.494354                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              359094507840500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     386.625333                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.066359                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.225765                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     8.417493                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  7610.290939                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.047195                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000028                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.001028                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.928991                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.977249                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          179                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          972                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4177                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2864                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3482311                       # Number of tag accesses
system.l2.tags.data_accesses                  3482311                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 359103799978500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        56448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     10693568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10750336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        56448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         56576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       852096                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          852096                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          882                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       167087                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              167974                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        13314                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              13314                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             13775                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             20663                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      6074813                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1150818835                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1156928085                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        13775                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      6074813                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6088588                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       91700743                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             91700743                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       91700743                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            13775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            20663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      6074813                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1150818835                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1248628827                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     13314.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       882.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    166905.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000585406250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          816                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          816                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              339925                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              12502                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      167970                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      13314                       # Number of write requests accepted
system.mem_ctrls.readBursts                    167970                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    13314                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    183                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10620                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             11087                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11002                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             11144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             10992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             11013                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             11010                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             10557                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             10693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             10366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9647                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            10271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            10315                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               644                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               757                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               972                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               828                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               757                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               914                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1094                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               939                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1033                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              763                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              644                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              632                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              709                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              671                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.72                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.27                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2131149000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  838935000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5277155250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12701.51                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31451.51                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   126855                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    7749                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.60                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                58.20                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                167970                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                13314                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   96919                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   54670                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   12880                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    3293                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        46467                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    249.364065                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   149.913591                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   285.040930                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        21266     45.77%     45.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10416     22.42%     68.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4391      9.45%     77.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2956      6.36%     83.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1607      3.46%     87.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1117      2.40%     89.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          814      1.75%     91.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          558      1.20%     92.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3342      7.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        46467                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          816                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     205.582108                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     81.189021                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    419.200572                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511           729     89.34%     89.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           68      8.33%     97.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535           10      1.23%     98.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            7      0.86%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071            1      0.12%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      0.12%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           816                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          816                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.287990                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.267413                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.867492                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              718     87.99%     87.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               10      1.23%     89.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               58      7.11%     96.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               21      2.57%     98.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.49%     99.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.25%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.25%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.12%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           816                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               10738368                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   11712                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  850624                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10750080                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               852096                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1155.64                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        91.54                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1156.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     91.70                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.74                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.72                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    9292052000                       # Total gap between requests
system.mem_ctrls.avgGap                      51256.88                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        56448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     10681920                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       850624                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 6074812.595615100116                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1149565301.894714593887                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 91542329.034376755357                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          882                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       167088                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        13314                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     28645250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   5248510000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 216326806250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     32477.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     31411.65                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  16248070.17                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    74.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            155509200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             82639920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           573784680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           33851700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     733265520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       4105446660                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        110929440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5795427120                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        623.691427                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    252806750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    310180000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   8729141750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            176315160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             93702345                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           624214500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           35527320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     733265520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3991948830                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        206512320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5861485995                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        630.800541                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    498527250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    310180000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8483421250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 359094507840000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     9292128500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 359103799978500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1734832                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1734842                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1734832                       # number of overall hits
system.cpu.icache.overall_hits::total         1734842                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         1209                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1211                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         1209                       # number of overall misses
system.cpu.icache.overall_misses::total          1211                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     92082500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     92082500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     92082500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     92082500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1736041                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1736053                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1736041                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1736053                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.166667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000696                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000698                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.166667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000696                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000698                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 76164.185277                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76038.398018                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 76164.185277                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76038.398018                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          246                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    49.200000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          478                       # number of writebacks
system.cpu.icache.writebacks::total               478                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          270                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          270                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          270                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          270                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          939                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          939                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          939                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          939                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     75840500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     75840500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     75840500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     75840500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000541                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000541                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000541                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000541                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 80767.305644                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 80767.305644                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 80767.305644                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 80767.305644                       # average overall mshr miss latency
system.cpu.icache.replacements                    478                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1734832                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1734842                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         1209                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1211                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     92082500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     92082500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1736041                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1736053                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000696                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000698                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 76164.185277                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76038.398018                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          270                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          270                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          939                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          939                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     75840500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     75840500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000541                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000541                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 80767.305644                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 80767.305644                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 359103799978500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.008330                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              857544                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               478                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1794.025105                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      359094507840500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000052                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.008278                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000016                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000016                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          463                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          460                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.904297                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3473047                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3473047                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 359103799978500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 359103799978500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 359103799978500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 359103799978500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 359103799978500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 359103799978500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 359103799978500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      2658403                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2658404                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      2658403                       # number of overall hits
system.cpu.dcache.overall_hits::total         2658404                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       815488                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         815491                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       815488                       # number of overall misses
system.cpu.dcache.overall_misses::total        815491                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  54593189747                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  54593189747                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  54593189747                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  54593189747                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      3473891                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3473895                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3473891                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3473895                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.234748                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.234748                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.234748                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.234748                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 66945.423779                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66945.177503                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 66945.423779                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66945.177503                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       960445                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             29871                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    32.153092                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        41369                       # number of writebacks
system.cpu.dcache.writebacks::total             41369                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       609266                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       609266                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       609266                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       609266                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       206222                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       206222                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       206222                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       206222                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  14563256248                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  14563256248                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  14563256248                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  14563256248                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.059363                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.059363                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.059363                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.059363                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 70619.314370                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70619.314370                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 70619.314370                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70619.314370                       # average overall mshr miss latency
system.cpu.dcache.replacements                 205199                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2348077                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2348078                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       805362                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        805365                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  53944469500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  53944469500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3153439                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3153443                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.750000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.255392                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.255392                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 66981.642417                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66981.392909                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       609195                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       609195                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       196167                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       196167                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  13928352500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  13928352500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.062207                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.062207                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 71002.525909                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71002.525909                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       310326                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         310326                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        10126                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        10126                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    648720247                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    648720247                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       320452                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       320452                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.031599                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031599                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 64064.808118                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 64064.808118                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           71                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           71                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        10055                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10055                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    634903748                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    634903748                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.031378                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031378                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 63143.087817                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63143.087817                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 359103799978500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.026417                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2778807                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            205199                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.542010                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      359094507845000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.026415                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000026                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000026                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          194                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          827                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7154013                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7154013                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               359131771015500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  65645                       # Simulator instruction rate (inst/s)
host_mem_usage                                 807916                       # Number of bytes of host memory used
host_op_rate                                   110888                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   609.34                       # Real time elapsed on the host
host_tick_rate                               45903791                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000013                       # Number of instructions simulated
sim_ops                                      67568416                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.027971                       # Number of seconds simulated
sim_ticks                                 27971037000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       498234                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        996348                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      4229136                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       240379                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      4312526                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      3092392                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      4229136                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      1136744                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         4628614                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          148140                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        66524                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          19946791                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         13592201                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       240380                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            3218880                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4337906                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      9194009                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000004                       # Number of instructions committed
system.switch_cpus.commit.committedOps       50692072                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     54527516                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.929660                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.315205                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     44213456     81.08%     81.08% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2655878      4.87%     85.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       437142      0.80%     86.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       693776      1.27%     88.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1154495      2.12%     90.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       624800      1.15%     91.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       235087      0.43%     91.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       174976      0.32%     92.04% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4337906      7.96%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     54527516                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           25149035                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        86258                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          30902189                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               8271950                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        81595      0.16%      0.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     22895569     45.17%     45.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          524      0.00%     45.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          175      0.00%     45.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd      2562298      5.05%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      3980132      7.85%     58.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     58.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt           12      0.00%     58.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        99428      0.20%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      3781532      7.46%     65.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp        44884      0.09%     65.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      4034553      7.96%     73.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     73.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     73.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      3880834      7.66%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3065174      6.05%     87.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       920984      1.82%     89.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      5206776     10.27%     99.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite       137602      0.27%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     50692072                       # Class of committed instruction
system.switch_cpus.commit.refs                9330536                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000004                       # Number of Instructions Simulated
system.switch_cpus.committedOps              50692072                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.864736                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.864736                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      42999122                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       62770075                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          3589044                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           6571076                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         241205                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2427905                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             9650061                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 51242                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1214063                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  4688                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             4628614                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           5235189                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              50164097                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         52937                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          146                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               39465617                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           10                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles           94                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          482410                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.082739                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      5422800                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      3240532                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.705473                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     55828352                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.198252                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.602624                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         44479990     79.67%     79.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           827836      1.48%     81.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           656433      1.18%     82.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           711485      1.27%     83.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1008304      1.81%     85.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1121259      2.01%     87.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1431692      2.56%     89.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           339219      0.61%     90.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          5252134      9.41%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     55828352                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          42751232                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         25404989                       # number of floating regfile writes
system.switch_cpus.idleCycles                  113722                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       270620                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3559997                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.014929                       # Inst execution rate
system.switch_cpus.iew.exec_refs             11117960                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1213725                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        23381826                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       9959594                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           29                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        20913                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1418607                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     59875063                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       9904235                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       438552                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      56777238                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         243984                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       1794661                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         241205                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       2180630                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        85675                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       180244                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          916                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          998                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         1159                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      1687645                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       360021                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          998                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        93849                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       176771                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          72125359                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              55845526                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.597047                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          43062251                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.998274                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               55948895                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         52964016                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        25585723                       # number of integer regfile writes
system.switch_cpus.ipc                       0.536269                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.536269                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       115488      0.20%      0.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      26988697     47.17%     47.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          873      0.00%     47.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           251      0.00%     47.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      2766708      4.84%     52.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     52.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     52.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     52.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     52.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     52.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     52.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     52.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     52.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     52.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      4165410      7.28%     59.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     59.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt           30      0.00%     59.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       101545      0.18%     59.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     59.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     59.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     59.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     59.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     59.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      3795677      6.63%     66.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp        44895      0.08%     66.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      4058290      7.09%     73.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      3896779      6.81%     80.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     80.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     80.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     80.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      4350523      7.60%     87.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1098529      1.92%     89.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      5691796      9.95%     99.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       140304      0.25%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       57215795                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        26737677                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     52873215                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     25666655                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     27852663                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1073460                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.018762                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          333887     31.10%     31.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     31.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     31.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     31.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     31.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     31.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     31.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     31.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     31.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     31.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     31.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     31.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     31.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu         180973     16.86%     47.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     47.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     47.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     47.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     47.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     47.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     47.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     47.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     47.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     47.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       247561     23.06%     71.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        68217      6.35%     77.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     77.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     77.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult         9795      0.91%     78.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     78.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     78.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     78.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     78.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     78.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     78.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     78.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     78.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     78.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     78.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     78.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     78.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     78.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     78.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     78.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         109154     10.17%     88.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         19463      1.81%     90.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       104016      9.69%     99.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite          394      0.04%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       31436090                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    118611363                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     30178871                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     41206322                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           59874976                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          57215795                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           87                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      9182992                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       151181                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           87                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     13223905                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     55828352                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.024852                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.902586                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     38392166     68.77%     68.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      4461782      7.99%     76.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      3211333      5.75%     82.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2682813      4.81%     87.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2380449      4.26%     91.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1686391      3.02%     94.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1420866      2.55%     97.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       936455      1.68%     98.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       656097      1.18%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     55828352                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.022769                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             5235202                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    13                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       195981                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        85408                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      9959594                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1418607                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        18651007                       # number of misc regfile reads
system.switch_cpus.numCycles                 55942074                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        35377689                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      58383140                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        4204211                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          4616218                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1475870                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        418242                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     149432930                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       61643690                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     71529938                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           7798582                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        1333860                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         241205                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       7794658                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         13146785                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     45034916                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     60068759                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          12803917                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            110075691                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           121075606                       # The number of ROB writes
system.switch_cpus.timesIdled                    1337                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       629335                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       295637                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1258672                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         295637                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  27971037000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             476192                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        49366                       # Transaction distribution
system.membus.trans_dist::CleanEvict           448868                       # Transaction distribution
system.membus.trans_dist::ReadExReq             21923                       # Transaction distribution
system.membus.trans_dist::ReadExResp            21923                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        476191                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1494463                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1494463                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1494463                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     35038784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     35038784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                35038784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            498114                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  498114    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              498114                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1303548500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2666554250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.5                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  27971037000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  27971037000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  27971037000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  27971037000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            598300                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       207319                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2167                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          955250                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            31039                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           31039                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2171                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       596127                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6509                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1881502                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1888011                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       277632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     50247744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               50525376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          535401                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3159424                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1164738                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.253823                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.435198                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 869101     74.62%     74.62% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 295637     25.38%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1164738                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          789456000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         940752000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3256999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  27971037000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          352                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data       130872                       # number of demand (read+write) hits
system.l2.demand_hits::total                   131224                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          352                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data       130872                       # number of overall hits
system.l2.overall_hits::total                  131224                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         1819                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       496294                       # number of demand (read+write) misses
system.l2.demand_misses::total                 498113                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         1819                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       496294                       # number of overall misses
system.l2.overall_misses::total                498113                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    153666000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  41201701500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      41355367500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    153666000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  41201701500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     41355367500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         2171                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       627166                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               629337                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         2171                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       627166                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              629337                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.837863                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.791328                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.791489                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.837863                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.791328                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.791489                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 84478.284772                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 83018.737885                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83024.067832                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 84478.284772                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 83018.737885                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83024.067832                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               49366                       # number of writebacks
system.l2.writebacks::total                     49366                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         1819                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       496294                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            498113                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1819                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       496294                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           498113                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    135476000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  36238741500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  36374217500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    135476000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  36238741500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  36374217500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.837863                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.791328                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.791489                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.837863                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.791328                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.791489                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 74478.284772                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 73018.697587                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73024.027680                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 74478.284772                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 73018.697587                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73024.027680                       # average overall mshr miss latency
system.l2.replacements                         535401                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       157953                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           157953                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       157953                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       157953                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2167                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2167                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2167                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2167                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       258469                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        258469                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         9116                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  9116                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        21923                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               21923                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   1776345500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1776345500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        31039                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             31039                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.706305                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.706305                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 81026.570269                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81026.570269                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        21923                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          21923                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   1557115500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1557115500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.706305                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.706305                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 71026.570269                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71026.570269                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          352                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                352                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1819                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1819                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    153666000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    153666000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         2171                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2171                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.837863                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.837863                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 84478.284772                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84478.284772                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1819                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1819                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    135476000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    135476000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.837863                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.837863                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 74478.284772                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74478.284772                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       121756                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            121756                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       474371                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          474371                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  39425356000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  39425356000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       596127                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        596127                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.795755                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.795755                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 83110.805677                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83110.805677                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       474371                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       474371                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  34681626000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  34681626000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.795755                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.795755                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 73110.763516                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73110.763516                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  27971037000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         8192                       # Cycle average of tags in use
system.l2.tags.total_refs                     1072790                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    543593                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.973517                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     476.271402                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     6.061839                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  7709.666759                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.058139                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000740                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.941121                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          157                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          980                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5554                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          974                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          527                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  10604777                       # Number of tag accesses
system.l2.tags.data_accesses                 10604777                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  27971037000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst       116416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     31762944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           31879360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       116416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        116416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3159424                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3159424                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1819                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       496296                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              498115                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        49366                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              49366                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      4162019                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1135565478                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1139727497                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      4162019                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4162019                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      112953410                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            112953410                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      112953410                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      4162019                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1135565478                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1252680907                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     49364.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1819.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    495880.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000559776750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3035                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3035                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1016769                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              46371                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      498114                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      49366                       # Number of write requests accepted
system.mem_ctrls.readBursts                    498114                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    49366                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    415                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             31679                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             33345                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             32511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             32026                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             31751                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             30785                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             31740                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             31022                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             32568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             31834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            31727                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            27955                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            28434                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            29172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            30129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            31021                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2817                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3379                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3202                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3114                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3389                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3557                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3261                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3985                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3763                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2808                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2609                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2455                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2786                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2544                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.71                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.50                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6482619250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2488495000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15814475500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13025.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31775.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   373420                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   26349                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.03                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.38                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                498114                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                49366                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  289902                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  161159                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   36961                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    9634                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      40                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       147287                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    237.700381                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   145.334580                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   273.408159                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        68214     46.31%     46.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        34451     23.39%     69.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        14231      9.66%     79.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         8944      6.07%     85.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4861      3.30%     88.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3400      2.31%     91.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2186      1.48%     92.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1612      1.09%     93.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         9388      6.37%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       147287                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3035                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     163.958155                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     87.649767                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    181.813546                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           1307     43.06%     43.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          383     12.62%     55.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191          339     11.17%     66.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255          348     11.47%     78.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319          214      7.05%     85.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383          129      4.25%     89.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447           99      3.26%     92.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511           54      1.78%     94.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575           34      1.12%     95.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639           37      1.22%     97.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703           29      0.96%     97.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767           19      0.63%     98.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831           14      0.46%     99.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895           11      0.36%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            4      0.13%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            2      0.07%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            4      0.13%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            3      0.10%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            1      0.03%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            2      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1856-1919            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3035                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3035                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.264250                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.245699                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.823612                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2680     88.30%     88.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               62      2.04%     90.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              209      6.89%     97.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               50      1.65%     98.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               17      0.56%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.16%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                6      0.20%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                5      0.16%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3035                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               31852736                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   26560                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3159168                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                31879296                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3159424                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1138.78                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       112.94                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1139.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    112.95                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.78                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.90                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.88                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   27970971500                       # Total gap between requests
system.mem_ctrls.avgGap                      51090.40                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       116416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     31736320                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3159168                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 4162019.448903521057                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1134613636.240944385529                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 112944257.304439589381                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1819                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       496295                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        49366                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     60535000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  15753940500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 682197422000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     33279.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     31743.10                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13819175.59                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            512837640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            272572080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1733877600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          126485820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2207786880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      12346858350                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        343524000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        17543942370                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        627.218160                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    784482500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    933920000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  26252634500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            538827240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            286382085                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1819693260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          131183820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2207786880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      12073363230                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        573835680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        17631072195                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        630.333162                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1375070000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    933920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  25662047000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 359094507840000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    37263165500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 359131771015500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      6967180                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6967190                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      6967180                       # number of overall hits
system.cpu.icache.overall_hits::total         6967190                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         4050                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4052                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         4050                       # number of overall misses
system.cpu.icache.overall_misses::total          4052                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    289921500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    289921500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    289921500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    289921500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      6971230                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6971242                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      6971230                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6971242                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.166667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000581                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000581                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.166667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000581                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000581                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 71585.555556                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71550.222113                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 71585.555556                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71550.222113                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          639                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                16                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    39.937500                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2645                       # number of writebacks
system.cpu.icache.writebacks::total              2645                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          940                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          940                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          940                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          940                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         3110                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3110                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         3110                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3110                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    236523000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    236523000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    236523000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    236523000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000446                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000446                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000446                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000446                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 76052.411576                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76052.411576                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 76052.411576                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76052.411576                       # average overall mshr miss latency
system.cpu.icache.replacements                   2645                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      6967180                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6967190                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         4050                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4052                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    289921500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    289921500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      6971230                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6971242                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000581                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000581                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 71585.555556                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71550.222113                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          940                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          940                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         3110                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3110                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    236523000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    236523000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000446                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000446                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 76052.411576                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76052.411576                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 359131771015500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.044558                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6970302                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3112                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2239.814267                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      359094507840500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000208                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.044351                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000087                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000087                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          467                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          189                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          247                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.912109                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          13945596                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         13945596                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 359131771015500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 359131771015500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 359131771015500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 359131771015500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 359131771015500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 359131771015500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 359131771015500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     10719969                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         10719970                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     10719969                       # number of overall hits
system.cpu.dcache.overall_hits::total        10719970                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3239328                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3239331                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3239328                       # number of overall misses
system.cpu.dcache.overall_misses::total       3239331                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 216966021369                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 216966021369                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 216966021369                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 216966021369                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     13959297                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13959301                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     13959297                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13959301                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.232055                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.232055                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.232055                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.232055                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 66978.713291                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66978.651261                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 66978.713291                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66978.651261                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      3788143                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          209                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            121397                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    31.204585                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    34.833333                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       199322                       # number of writebacks
system.cpu.dcache.writebacks::total            199322                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      2405939                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2405939                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      2405939                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2405939                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       833389                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       833389                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       833389                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       833389                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  58175662875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  58175662875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  58175662875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  58175662875                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.059701                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.059701                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.059701                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.059701                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 69806.132400                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 69806.132400                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 69806.132400                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 69806.132400                       # average overall mshr miss latency
system.cpu.dcache.replacements                 832367                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      9382111                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         9382112                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      3197913                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3197916                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 214352454000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 214352454000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     12580024                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     12580028                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.750000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.254206                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.254206                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 67028.857258                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67028.794377                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      2405614                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2405614                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       792299                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       792299                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  55620101500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  55620101500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.062981                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.062981                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 70200.898272                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70200.898272                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1337858                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1337858                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        41415                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        41415                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2613567369                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2613567369                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1379273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1379273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.030027                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.030027                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 63106.781818                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63106.781818                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          325                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          325                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        41090                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        41090                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2555561375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2555561375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.029791                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.029791                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 62194.241300                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62194.241300                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 359131771015500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.106169                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            11553361                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            833391                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.863074                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      359094507845000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.106167                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000104                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000104                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          242                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          709                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           73                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          28751993                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         28751993                       # Number of data accesses

---------- End Simulation Statistics   ----------
