[INF:CM0023] Creating log file ../../build/regression/UnsizedPacked/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<39> s<38> l<1:1> el<1:0>
n<> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
n<test> u<3> t<StringConst> p<6> s<5> l<1:8> el<1:12>
n<> u<4> t<Port> p<5> l<1:13> el<1:13>
n<> u<5> t<List_of_ports> p<6> c<4> l<1:12> el<1:14>
n<> u<6> t<Module_nonansi_header> p<36> c<2> s<20> l<1:1> el<1:15>
n<> u<7> t<IntVec_TypeReg> p<8> l<3:1> el<3:4>
n<> u<8> t<Data_type> p<13> c<7> s<12> l<3:1> el<3:4>
n<legal> u<9> t<StringConst> p<11> s<10> l<3:5> el<3:10>
n<> u<10> t<Unsized_dimension> p<11> l<3:11> el<3:13>
n<> u<11> t<Variable_decl_assignment> p<12> c<9> l<3:5> el<3:13>
n<> u<12> t<List_of_variable_decl_assignments> p<13> c<11> l<3:5> el<3:13>
n<> u<13> t<Variable_declaration> p<14> c<8> l<3:1> el<3:14>
n<> u<14> t<Data_declaration> p<15> c<13> l<3:1> el<3:14>
n<> u<15> t<Package_or_generate_item_declaration> p<16> c<14> l<3:1> el<3:14>
n<> u<16> t<Module_or_generate_item_declaration> p<17> c<15> l<3:1> el<3:14>
n<> u<17> t<Module_common_item> p<18> c<16> l<3:1> el<3:14>
n<> u<18> t<Module_or_generate_item> p<19> c<17> l<3:1> el<3:14>
n<> u<19> t<Non_port_module_item> p<20> c<18> l<3:1> el<3:14>
n<> u<20> t<Module_item> p<36> c<19> s<35> l<3:1> el<3:14>
n<> u<21> t<IntVec_TypeReg> p<24> s<23> l<5:1> el<5:4>
n<> u<22> t<Unsized_dimension> p<23> l<5:5> el<5:7>
n<> u<23> t<Packed_dimension> p<24> c<22> l<5:5> el<5:7>
n<> u<24> t<Data_type> p<28> c<21> s<27> l<5:1> el<5:7>
n<illegal> u<25> t<StringConst> p<26> l<5:8> el<5:15>
n<> u<26> t<Variable_decl_assignment> p<27> c<25> l<5:8> el<5:15>
n<> u<27> t<List_of_variable_decl_assignments> p<28> c<26> l<5:8> el<5:15>
n<> u<28> t<Variable_declaration> p<29> c<24> l<5:1> el<5:16>
n<> u<29> t<Data_declaration> p<30> c<28> l<5:1> el<5:16>
n<> u<30> t<Package_or_generate_item_declaration> p<31> c<29> l<5:1> el<5:16>
n<> u<31> t<Module_or_generate_item_declaration> p<32> c<30> l<5:1> el<5:16>
n<> u<32> t<Module_common_item> p<33> c<31> l<5:1> el<5:16>
n<> u<33> t<Module_or_generate_item> p<34> c<32> l<5:1> el<5:16>
n<> u<34> t<Non_port_module_item> p<35> c<33> l<5:1> el<5:16>
n<> u<35> t<Module_item> p<36> c<34> l<5:1> el<5:16>
n<> u<36> t<Module_declaration> p<37> c<6> l<1:1> el<7:10>
n<> u<37> t<Description> p<38> c<36> l<1:1> el<7:10>
n<> u<38> t<Source_text> p<39> c<37> l<1:1> el<7:10>
n<> u<39> t<Top_level_rule> c<1> l<1:1> el<8:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "test".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1:1: Compile module "work@test".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1:1: Top level module "work@test".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[ERR:UH0719] dut.sv:5:5: Illegal dynamic packed dimension "illegal".

[INF:UH0708] Writing UHDM DB: ../../build/regression/UnsizedPacked/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/UnsizedPacked/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/UnsizedPacked/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@test)
|vpiElaborated:1
|vpiName:work@test
|uhdmallModules:
\_module: work@test (work@test), file:dut.sv, line:1:1, endln:7:10
  |vpiParent:
  \_design: (work@test)
  |vpiFullName:work@test
  |vpiDefName:work@test
  |vpiNet:
  \_logic_net: (work@test.legal), line:3:5, endln:3:10
    |vpiParent:
    \_module: work@test (work@test), file:dut.sv, line:1:1, endln:7:10
    |vpiName:legal
    |vpiFullName:work@test.legal
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@test.illegal), line:5:8, endln:5:15
    |vpiParent:
    \_module: work@test (work@test), file:dut.sv, line:1:1, endln:7:10
    |vpiName:illegal
    |vpiFullName:work@test.illegal
    |vpiNetType:48
|uhdmtopModules:
\_module: work@test (work@test), file:dut.sv, line:1:1, endln:7:10
  |vpiName:work@test
  |vpiDefName:work@test
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@test.illegal), line:5:8, endln:5:15
    |vpiParent:
    \_module: work@test (work@test), file:dut.sv, line:1:1, endln:7:10
    |vpiTypespec:
    \_logic_typespec: , line:5:1, endln:5:7
      |vpiRange:
      \_range: 
        |vpiLeftRange:
        \_constant: , line:5:5, endln:5:6
          |vpiParent:
          \_range: 
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:5:5, endln:5:6
          |vpiParent:
          \_range: 
          |vpiDecompile:unsized
          |STRING:unsized
          |vpiConstType:6
    |vpiName:illegal
    |vpiFullName:work@test.illegal
    |vpiNetType:48
  |vpiArrayNet:
  \_array_net: (work@test.legal), line:3:5, endln:3:10
    |vpiParent:
    \_module: work@test (work@test), file:dut.sv, line:1:1, endln:7:10
    |vpiSize:1
    |vpiName:legal
    |vpiFullName:work@test.legal
    |vpiRange:
    \_range: 
      |vpiLeftRange:
      \_constant: , line:3:11, endln:3:12
        |vpiParent:
        \_range: 
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:3:11, endln:3:12
        |vpiParent:
        \_range: 
        |vpiDecompile:unsized
        |STRING:unsized
        |vpiConstType:6
    |vpiNet:
    \_logic_net: (work@test.legal), line:3:5, endln:3:10
      |vpiParent:
      \_array_net: (work@test.legal), line:3:5, endln:3:10
      |vpiTypespec:
      \_logic_typespec: , line:3:1, endln:3:4
      |vpiFullName:work@test.legal
      |vpiNetType:48
  |vpiTopModule:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/UnsizedPacked/dut.sv | ${SURELOG_DIR}/build/regression/UnsizedPacked/roundtrip/dut_000.sv | 2 | 7 | 

