Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Thu Jan 22 15:42:07 2026
| Host         : L-6R7WDX3 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file /home/tim/projects/uart/synthesis/results/impl/uart_timing.rpt
| Design       : TOP_FPGA
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Physopt postRoute
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze
  Name    Max Paths  Min Paths
  ------  ---------  ---------
  Slow    Yes        Yes
  Fast    Yes        Yes


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (3)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (3)
------------------------------------
 There are 3 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------
     11.017        0.000                      0                  812        0.058        0.000                      0                  769        3.000        0.000                       0                   359


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
PAD_I_CLK             {0.000 5.000}      10.000          100.000
  clk_out1_clk_wiz_0  {0.000 10.000}     20.000          50.000
  clk_out2_clk_wiz_0  {0.000 7.692}      15.385          65.000
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------
PAD_I_CLK                                                                                                                                                               3.000        0.000                       0                     1
  clk_out1_clk_wiz_0       14.347        0.000                      0                  434        0.058        0.000                      0                  429        9.500        0.000                       0                   280
  clk_out2_clk_wiz_0       11.017        0.000                      0                   80        0.092        0.000                      0                   75        7.192        0.000                       0                    75
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------
input port clock    clk_out1_clk_wiz_0       17.425        0.000                      0                    3
clk_out2_clk_wiz_0  clk_out1_clk_wiz_0       14.055        0.000                      0                    9
clk_out1_clk_wiz_0  clk_out2_clk_wiz_0       13.687        0.000                      0                   21


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0       15.120        0.000                      0                  230        0.534        0.000                      0                  230
**async_default**   clk_out2_clk_wiz_0  clk_out2_clk_wiz_0       12.307        0.000                      0                   35        0.473        0.000                      0                   35


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  PAD_I_CLK
  To Clock:  PAD_I_CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PAD_I_CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PAD_I_CLK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       14.347ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.347ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        0.976ns  (logic 0.456ns (46.708%)  route 0.520ns (53.292%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y97                                     0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[1]/C
    SLICE_X103Y97        FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[1]/Q
                         net (fo=1, routed)           0.520     0.976    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B[1]
    SLICE_X103Y97        FDPE                                         r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X103Y97        FDPE (Setup_fdpe_C_D)       -0.062    15.323    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[2]
  -------------------------------------------------------------------
                         required time                         15.323
                         arrival time                          -0.976
  -------------------------------------------------------------------
                         slack                                 14.347

Slack (MET) :             14.347ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        0.976ns  (logic 0.456ns (46.708%)  route 0.520ns (53.292%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y98                                     0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[1]/C
    SLICE_X101Y98        FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[1]/Q
                         net (fo=1, routed)           0.520     0.976    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A[1]
    SLICE_X101Y98        FDPE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X101Y98        FDPE (Setup_fdpe_C_D)       -0.062    15.323    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[2]
  -------------------------------------------------------------------
                         required time                         15.323
                         arrival time                          -0.976
  -------------------------------------------------------------------
                         slack                                 14.347

Slack (MET) :             14.539ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        0.576ns  (logic 0.419ns (72.691%)  route 0.157ns (27.309%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y97                                     0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[0]/C
    SLICE_X103Y97        FDPE (Prop_fdpe_C_Q)         0.419     0.419 r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[0]/Q
                         net (fo=1, routed)           0.157     0.576    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B[0]
    SLICE_X103Y97        FDPE                                         r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X103Y97        FDPE (Setup_fdpe_C_D)       -0.270    15.115    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[1]
  -------------------------------------------------------------------
                         required time                         15.115
                         arrival time                          -0.576
  -------------------------------------------------------------------
                         slack                                 14.539

Slack (MET) :             14.539ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        0.576ns  (logic 0.419ns (72.691%)  route 0.157ns (27.309%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y98                                     0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[0]/C
    SLICE_X101Y98        FDPE (Prop_fdpe_C_Q)         0.419     0.419 r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[0]/Q
                         net (fo=1, routed)           0.157     0.576    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A[0]
    SLICE_X101Y98        FDPE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X101Y98        FDPE (Setup_fdpe_C_D)       -0.270    15.115    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[1]
  -------------------------------------------------------------------
                         required time                         15.115
                         arrival time                          -0.576
  -------------------------------------------------------------------
                         slack                                 14.539

Slack (MET) :             15.124ns  (required time - arrival time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_olo_intf_sync/Reg0_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.218ns  (logic 0.419ns (9.933%)  route 3.799ns (90.067%))
  Logic Levels:           0
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.728ns = ( 18.272 - 20.000 )
    Source Clock Delay      (SCD):    -2.139ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.981    -2.139    inst_olo_base_sys_reset_gen/Clk
    SLICE_X101Y102       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y102       FDRE (Prop_fdre_C_Q)         0.419    -1.720 r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         3.799     2.080    inst_olo_intf_sync/Rst
    SLICE_X113Y100       FDRE                                         r  inst_olo_intf_sync/Reg0_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.864    18.272    inst_olo_intf_sync/Clk
    SLICE_X113Y100       FDRE                                         r  inst_olo_intf_sync/Reg0_reg[1]/C
                         clock pessimism             -0.396    17.876
                         clock uncertainty           -0.072    17.805
    SLICE_X113Y100       FDRE (Setup_fdre_C_R)       -0.601    17.204    inst_olo_intf_sync/Reg0_reg[1]
  -------------------------------------------------------------------
                         required time                         17.204
                         arrival time                          -2.080
  -------------------------------------------------------------------
                         slack                                 15.124

Slack (MET) :             15.124ns  (required time - arrival time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_olo_intf_sync/RegN_reg[0][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.218ns  (logic 0.419ns (9.933%)  route 3.799ns (90.067%))
  Logic Levels:           0
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.728ns = ( 18.272 - 20.000 )
    Source Clock Delay      (SCD):    -2.139ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.981    -2.139    inst_olo_base_sys_reset_gen/Clk
    SLICE_X101Y102       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y102       FDRE (Prop_fdre_C_Q)         0.419    -1.720 r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         3.799     2.080    inst_olo_intf_sync/Rst
    SLICE_X113Y100       FDRE                                         r  inst_olo_intf_sync/RegN_reg[0][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.864    18.272    inst_olo_intf_sync/Clk
    SLICE_X113Y100       FDRE                                         r  inst_olo_intf_sync/RegN_reg[0][1]/C
                         clock pessimism             -0.396    17.876
                         clock uncertainty           -0.072    17.805
    SLICE_X113Y100       FDRE (Setup_fdre_C_R)       -0.601    17.204    inst_olo_intf_sync/RegN_reg[0][1]
  -------------------------------------------------------------------
                         required time                         17.204
                         arrival time                          -2.080
  -------------------------------------------------------------------
                         slack                                 15.124

Slack (MET) :             15.124ns  (required time - arrival time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_olo_intf_sync/RegN_reg[1][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.218ns  (logic 0.419ns (9.933%)  route 3.799ns (90.067%))
  Logic Levels:           0
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.728ns = ( 18.272 - 20.000 )
    Source Clock Delay      (SCD):    -2.139ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.981    -2.139    inst_olo_base_sys_reset_gen/Clk
    SLICE_X101Y102       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y102       FDRE (Prop_fdre_C_Q)         0.419    -1.720 r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         3.799     2.080    inst_olo_intf_sync/Rst
    SLICE_X113Y100       FDRE                                         r  inst_olo_intf_sync/RegN_reg[1][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.864    18.272    inst_olo_intf_sync/Clk
    SLICE_X113Y100       FDRE                                         r  inst_olo_intf_sync/RegN_reg[1][1]/C
                         clock pessimism             -0.396    17.876
                         clock uncertainty           -0.072    17.805
    SLICE_X113Y100       FDRE (Setup_fdre_C_R)       -0.601    17.204    inst_olo_intf_sync/RegN_reg[1][1]
  -------------------------------------------------------------------
                         required time                         17.204
                         arrival time                          -2.080
  -------------------------------------------------------------------
                         slack                                 15.124

Slack (MET) :             15.227ns  (required time - arrival time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_olo_intf_sync/Reg0_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.115ns  (logic 0.419ns (10.182%)  route 3.696ns (89.818%))
  Logic Levels:           0
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.728ns = ( 18.272 - 20.000 )
    Source Clock Delay      (SCD):    -2.139ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.981    -2.139    inst_olo_base_sys_reset_gen/Clk
    SLICE_X101Y102       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y102       FDRE (Prop_fdre_C_Q)         0.419    -1.720 r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         3.696     1.977    inst_olo_intf_sync/Rst
    SLICE_X113Y101       FDRE                                         r  inst_olo_intf_sync/Reg0_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.864    18.272    inst_olo_intf_sync/Clk
    SLICE_X113Y101       FDRE                                         r  inst_olo_intf_sync/Reg0_reg[2]/C
                         clock pessimism             -0.396    17.876
                         clock uncertainty           -0.072    17.805
    SLICE_X113Y101       FDRE (Setup_fdre_C_R)       -0.601    17.204    inst_olo_intf_sync/Reg0_reg[2]
  -------------------------------------------------------------------
                         required time                         17.204
                         arrival time                          -1.977
  -------------------------------------------------------------------
                         slack                                 15.227

Slack (MET) :             15.227ns  (required time - arrival time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_olo_intf_sync/RegN_reg[0][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.115ns  (logic 0.419ns (10.182%)  route 3.696ns (89.818%))
  Logic Levels:           0
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.728ns = ( 18.272 - 20.000 )
    Source Clock Delay      (SCD):    -2.139ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.981    -2.139    inst_olo_base_sys_reset_gen/Clk
    SLICE_X101Y102       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y102       FDRE (Prop_fdre_C_Q)         0.419    -1.720 r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         3.696     1.977    inst_olo_intf_sync/Rst
    SLICE_X113Y101       FDRE                                         r  inst_olo_intf_sync/RegN_reg[0][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.864    18.272    inst_olo_intf_sync/Clk
    SLICE_X113Y101       FDRE                                         r  inst_olo_intf_sync/RegN_reg[0][2]/C
                         clock pessimism             -0.396    17.876
                         clock uncertainty           -0.072    17.805
    SLICE_X113Y101       FDRE (Setup_fdre_C_R)       -0.601    17.204    inst_olo_intf_sync/RegN_reg[0][2]
  -------------------------------------------------------------------
                         required time                         17.204
                         arrival time                          -1.977
  -------------------------------------------------------------------
                         slack                                 15.227

Slack (MET) :             15.227ns  (required time - arrival time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_olo_intf_sync/RegN_reg[1][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.115ns  (logic 0.419ns (10.182%)  route 3.696ns (89.818%))
  Logic Levels:           0
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.728ns = ( 18.272 - 20.000 )
    Source Clock Delay      (SCD):    -2.139ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.981    -2.139    inst_olo_base_sys_reset_gen/Clk
    SLICE_X101Y102       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y102       FDRE (Prop_fdre_C_Q)         0.419    -1.720 r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         3.696     1.977    inst_olo_intf_sync/Rst
    SLICE_X113Y101       FDRE                                         r  inst_olo_intf_sync/RegN_reg[1][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.864    18.272    inst_olo_intf_sync/Clk
    SLICE_X113Y101       FDRE                                         r  inst_olo_intf_sync/RegN_reg[1][2]/C
                         clock pessimism             -0.396    17.876
                         clock uncertainty           -0.072    17.805
    SLICE_X113Y101       FDRE (Setup_fdre_C_R)       -0.601    17.204    inst_olo_intf_sync/RegN_reg[1][2]
  -------------------------------------------------------------------
                         required time                         17.204
                         arrival time                          -1.977
  -------------------------------------------------------------------
                         slack                                 15.227





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 inst_spi_master/half_period_tick_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_spi_master/core_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.190ns (54.540%)  route 0.158ns (45.460%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.256ns
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.720    -0.406    inst_spi_master/CLK
    SLICE_X106Y101       FDCE                                         r  inst_spi_master/half_period_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y101       FDCE (Prop_fdce_C_Q)         0.141    -0.265 r  inst_spi_master/half_period_tick_reg/Q
                         net (fo=4, routed)           0.158    -0.107    inst_spi_master/half_period_tick
    SLICE_X107Y99        LUT3 (Prop_lut3_I1_O)        0.049    -0.058 r  inst_spi_master/core_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.058    inst_spi_master/core_clk_i_1_n_0
    SLICE_X107Y99        FDCE                                         r  inst_spi_master/core_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.908    -0.256    inst_spi_master/CLK
    SLICE_X107Y99        FDCE                                         r  inst_spi_master/core_clk_reg/C
                         clock pessimism              0.033    -0.223
    SLICE_X107Y99        FDCE (Hold_fdce_C_D)         0.107    -0.116    inst_spi_master/core_clk_reg
  -------------------------------------------------------------------
                         required time                          0.116
                         arrival time                          -0.058
  -------------------------------------------------------------------
                         slack                                  0.058

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 inst_regfile/reg_spi_tx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_regfile/reg_read_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.231ns (45.193%)  route 0.280ns (54.807%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.167ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.638    -0.489    inst_regfile/CLK
    SLICE_X109Y99        FDCE                                         r  inst_regfile/reg_spi_tx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y99        FDCE (Prop_fdce_C_Q)         0.141    -0.348 r  inst_regfile/reg_spi_tx_reg[3]/Q
                         net (fo=2, routed)           0.163    -0.185    inst_uart/reg_read[8]_i_2_0[3]
    SLICE_X108Y100       LUT6 (Prop_lut6_I0_O)        0.045    -0.140 r  inst_uart/reg_read[3]_i_5/O
                         net (fo=1, routed)           0.117    -0.022    inst_uart/reg_read[3]_i_5_n_0
    SLICE_X110Y101       LUT6 (Prop_lut6_I5_O)        0.045     0.023 r  inst_uart/reg_read[3]_i_1/O
                         net (fo=1, routed)           0.000     0.023    inst_regfile/D[3]
    SLICE_X110Y101       FDPE                                         r  inst_regfile/reg_read_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.997    -0.167    inst_regfile/CLK
    SLICE_X110Y101       FDPE                                         r  inst_regfile/reg_read_reg[3]/C
                         clock pessimism              0.033    -0.134
    SLICE_X110Y101       FDPE (Hold_fdpe_C_D)         0.092    -0.042    inst_regfile/reg_read_reg[3]
  -------------------------------------------------------------------
                         required time                          0.042
                         arrival time                           0.023
  -------------------------------------------------------------------
                         slack                                  0.065

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 inst_regfile/reg_spi_tx_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_spi_master/reg_i_tx_data_valid_d1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.164ns (52.719%)  route 0.147ns (47.281%))
  Logic Levels:           0
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.256ns
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.720    -0.406    inst_regfile/CLK
    SLICE_X108Y101       FDCE                                         r  inst_regfile/reg_spi_tx_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y101       FDCE (Prop_fdce_C_Q)         0.164    -0.242 r  inst_regfile/reg_spi_tx_reg[8]/Q
                         net (fo=6, routed)           0.147    -0.095    inst_spi_master/reg_i_tx_data_valid_d1_reg_0[8]
    SLICE_X108Y99        FDCE                                         r  inst_spi_master/reg_i_tx_data_valid_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.908    -0.256    inst_spi_master/CLK
    SLICE_X108Y99        FDCE                                         r  inst_spi_master/reg_i_tx_data_valid_d1_reg/C
                         clock pessimism              0.033    -0.223
    SLICE_X108Y99        FDCE (Hold_fdce_C_D)         0.063    -0.160    inst_spi_master/reg_i_tx_data_valid_d1_reg
  -------------------------------------------------------------------
                         required time                          0.160
                         arrival time                          -0.095
  -------------------------------------------------------------------
                         slack                                  0.065

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 inst_spi_master/half_period_tick_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_spi_master/core_clk_en_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.012%)  route 0.158ns (45.988%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.256ns
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.720    -0.406    inst_spi_master/CLK
    SLICE_X106Y101       FDCE                                         r  inst_spi_master/half_period_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y101       FDCE (Prop_fdce_C_Q)         0.141    -0.265 r  inst_spi_master/half_period_tick_reg/Q
                         net (fo=4, routed)           0.158    -0.107    inst_spi_master/half_period_tick
    SLICE_X107Y99        LUT2 (Prop_lut2_I0_O)        0.045    -0.062 r  inst_spi_master/core_clk_en_i_1/O
                         net (fo=1, routed)           0.000    -0.062    inst_spi_master/core_clk_en
    SLICE_X107Y99        FDCE                                         r  inst_spi_master/core_clk_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.908    -0.256    inst_spi_master/CLK
    SLICE_X107Y99        FDCE                                         r  inst_spi_master/core_clk_en_reg/C
                         clock pessimism              0.033    -0.223
    SLICE_X107Y99        FDCE (Hold_fdce_C_D)         0.092    -0.131    inst_spi_master/core_clk_en_reg
  -------------------------------------------------------------------
                         required time                          0.131
                         arrival time                          -0.062
  -------------------------------------------------------------------
                         slack                                  0.069

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 inst_regfile/reg_spi_tx_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_spi_master/reg_i_tx_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.164ns (47.643%)  route 0.180ns (52.357%))
  Logic Levels:           0
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.720    -0.406    inst_regfile/CLK
    SLICE_X108Y101       FDCE                                         r  inst_regfile/reg_spi_tx_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y101       FDCE (Prop_fdce_C_Q)         0.164    -0.242 r  inst_regfile/reg_spi_tx_reg[6]/Q
                         net (fo=2, routed)           0.180    -0.062    inst_spi_master/reg_i_tx_data_valid_d1_reg_0[6]
    SLICE_X110Y99        FDCE                                         r  inst_spi_master/reg_i_tx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.911    -0.253    inst_spi_master/CLK
    SLICE_X110Y99        FDCE                                         r  inst_spi_master/reg_i_tx_data_reg[6]/C
                         clock pessimism              0.033    -0.220
    SLICE_X110Y99        FDCE (Hold_fdce_C_D)         0.076    -0.144    inst_spi_master/reg_i_tx_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.144
                         arrival time                          -0.062
  -------------------------------------------------------------------
                         slack                                  0.082

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 inst_regfile/reg_spi_tx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_spi_master/reg_i_tx_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.164ns (46.031%)  route 0.192ns (53.969%))
  Logic Levels:           0
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.720    -0.406    inst_regfile/CLK
    SLICE_X108Y101       FDCE                                         r  inst_regfile/reg_spi_tx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y101       FDCE (Prop_fdce_C_Q)         0.164    -0.242 r  inst_regfile/reg_spi_tx_reg[4]/Q
                         net (fo=2, routed)           0.192    -0.050    inst_spi_master/reg_i_tx_data_valid_d1_reg_0[4]
    SLICE_X110Y99        FDCE                                         r  inst_spi_master/reg_i_tx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.911    -0.253    inst_spi_master/CLK
    SLICE_X110Y99        FDCE                                         r  inst_spi_master/reg_i_tx_data_reg[4]/C
                         clock pessimism              0.033    -0.220
    SLICE_X110Y99        FDCE (Hold_fdce_C_D)         0.075    -0.145    inst_spi_master/reg_i_tx_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.145
                         arrival time                          -0.050
  -------------------------------------------------------------------
                         slack                                  0.095

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 inst_regfile/reg_spi_tx_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_spi_master/reg_i_tx_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.994%)  route 0.221ns (61.006%))
  Logic Levels:           0
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.405ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.721    -0.405    inst_regfile/CLK
    SLICE_X110Y100       FDCE                                         r  inst_regfile/reg_spi_tx_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y100       FDCE (Prop_fdce_C_Q)         0.141    -0.264 r  inst_regfile/reg_spi_tx_reg[5]/Q
                         net (fo=2, routed)           0.221    -0.044    inst_spi_master/reg_i_tx_data_valid_d1_reg_0[5]
    SLICE_X110Y99        FDCE                                         r  inst_spi_master/reg_i_tx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.911    -0.253    inst_spi_master/CLK
    SLICE_X110Y99        FDCE                                         r  inst_spi_master/reg_i_tx_data_reg[5]/C
                         clock pessimism              0.033    -0.220
    SLICE_X110Y99        FDCE (Hold_fdce_C_D)         0.071    -0.149    inst_spi_master/reg_i_tx_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.149
                         arrival time                          -0.044
  -------------------------------------------------------------------
                         slack                                  0.106

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 inst_spi_master/reg_o_sclk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_spi_master/O_SCLK_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.256ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.638    -0.489    inst_spi_master/CLK
    SLICE_X107Y99        FDCE                                         r  inst_spi_master/reg_o_sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99        FDCE (Prop_fdce_C_Q)         0.141    -0.348 r  inst_spi_master/reg_o_sclk_reg/Q
                         net (fo=1, routed)           0.056    -0.292    inst_spi_master/reg_o_sclk
    SLICE_X107Y99        FDCE                                         r  inst_spi_master/O_SCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.908    -0.256    inst_spi_master/CLK
    SLICE_X107Y99        FDCE                                         r  inst_spi_master/O_SCLK_reg/C
                         clock pessimism             -0.233    -0.489
    SLICE_X107Y99        FDCE (Hold_fdce_C_D)         0.078    -0.411    inst_spi_master/O_SCLK_reg
  -------------------------------------------------------------------
                         required time                          0.411
                         arrival time                          -0.292
  -------------------------------------------------------------------
                         slack                                  0.119

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 inst_regfile/reg_spi_tx_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_spi_master/reg_i_tx_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.164ns (46.531%)  route 0.188ns (53.469%))
  Logic Levels:           0
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.720    -0.406    inst_regfile/CLK
    SLICE_X108Y101       FDCE                                         r  inst_regfile/reg_spi_tx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y101       FDCE (Prop_fdce_C_Q)         0.164    -0.242 r  inst_regfile/reg_spi_tx_reg[1]/Q
                         net (fo=2, routed)           0.188    -0.054    inst_spi_master/reg_i_tx_data_valid_d1_reg_0[1]
    SLICE_X110Y99        FDCE                                         r  inst_spi_master/reg_i_tx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.911    -0.253    inst_spi_master/CLK
    SLICE_X110Y99        FDCE                                         r  inst_spi_master/reg_i_tx_data_reg[1]/C
                         clock pessimism              0.033    -0.220
    SLICE_X110Y99        FDCE (Hold_fdce_C_D)         0.047    -0.173    inst_spi_master/reg_i_tx_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.173
                         arrival time                          -0.054
  -------------------------------------------------------------------
                         slack                                  0.120

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 inst_olo_intf_sync/Reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_olo_intf_sync/RegN_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.168ns
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.720    -0.406    inst_olo_intf_sync/Clk
    SLICE_X111Y104       FDRE                                         r  inst_olo_intf_sync/Reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.265 r  inst_olo_intf_sync/Reg0_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.209    inst_olo_intf_sync/Reg0[0]
    SLICE_X111Y104       FDRE                                         r  inst_olo_intf_sync/RegN_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.996    -0.168    inst_olo_intf_sync/Clk
    SLICE_X111Y104       FDRE                                         r  inst_olo_intf_sync/RegN_reg[0][0]/C
                         clock pessimism             -0.238    -0.406
    SLICE_X111Y104       FDRE (Hold_fdre_C_D)         0.075    -0.331    inst_olo_intf_sync/RegN_reg[0][0]
  -------------------------------------------------------------------
                         required time                          0.331
                         arrival time                          -0.209
  -------------------------------------------------------------------
                         slack                                  0.122





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { inst_pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0   inst_pll/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C             n/a            1.000         20.000      19.000     SLICE_X102Y102  inst_olo_base_sys_reset_gen/RstSyncChain_reg[0]/C
Min Period        n/a     FDPE/C             n/a            1.000         20.000      19.000     SLICE_X102Y102  inst_olo_base_sys_reset_gen/RstSyncChain_reg[1]/C
Min Period        n/a     FDPE/C             n/a            1.000         20.000      19.000     SLICE_X102Y102  inst_olo_base_sys_reset_gen/RstSyncChain_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X101Y102  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X101Y102  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X101Y102  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X111Y104  inst_olo_intf_sync/Reg0_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X113Y100  inst_olo_intf_sync/Reg0_reg[1]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDPE/C             n/a            0.500         10.000      9.500      SLICE_X102Y102  inst_olo_base_sys_reset_gen/RstSyncChain_reg[0]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         10.000      9.500      SLICE_X102Y102  inst_olo_base_sys_reset_gen/RstSyncChain_reg[0]/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         10.000      9.500      SLICE_X102Y102  inst_olo_base_sys_reset_gen/RstSyncChain_reg[1]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         10.000      9.500      SLICE_X102Y102  inst_olo_base_sys_reset_gen/RstSyncChain_reg[1]/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         10.000      9.500      SLICE_X102Y102  inst_olo_base_sys_reset_gen/RstSyncChain_reg[2]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         10.000      9.500      SLICE_X102Y102  inst_olo_base_sys_reset_gen/RstSyncChain_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X101Y102  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X101Y102  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X101Y102  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X101Y102  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[1]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         10.000      9.500      SLICE_X102Y102  inst_olo_base_sys_reset_gen/RstSyncChain_reg[0]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         10.000      9.500      SLICE_X102Y102  inst_olo_base_sys_reset_gen/RstSyncChain_reg[0]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         10.000      9.500      SLICE_X102Y102  inst_olo_base_sys_reset_gen/RstSyncChain_reg[1]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         10.000      9.500      SLICE_X102Y102  inst_olo_base_sys_reset_gen/RstSyncChain_reg[1]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         10.000      9.500      SLICE_X102Y102  inst_olo_base_sys_reset_gen/RstSyncChain_reg[2]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         10.000      9.500      SLICE_X102Y102  inst_olo_base_sys_reset_gen/RstSyncChain_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X101Y102  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X101Y102  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X101Y102  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X101Y102  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       11.017ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.017ns  (required time - arrival time)
  Source:                 inst_vga/vertical_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/O_RED_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.051ns  (logic 1.021ns (25.201%)  route 3.030ns (74.799%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.905ns = ( 13.480 - 15.385 )
    Source Clock Delay      (SCD):    -2.140ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.980    -2.140    inst_vga/CLK
    SLICE_X104Y104       FDCE                                         r  inst_vga/vertical_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y104       FDCE (Prop_fdce_C_Q)         0.478    -1.662 f  inst_vga/vertical_count_reg[3]/Q
                         net (fo=7, routed)           1.194    -0.468    inst_vga/vertical_count_reg[3]
    SLICE_X106Y104       LUT6 (Prop_lut6_I0_O)        0.295    -0.173 r  inst_vga/O_RED[3]_i_5/O
                         net (fo=2, routed)           0.497     0.324    inst_vga/O_RED[3]_i_5_n_0
    SLICE_X105Y104       LUT5 (Prop_lut5_I2_O)        0.124     0.448 f  inst_vga/O_RED[3]_i_2/O
                         net (fo=12, routed)          1.340     1.788    inst_vga/inst_olo_base_cc_status/O_BLUE_reg[0]
    SLICE_X107Y97        LUT6 (Prop_lut6_I1_O)        0.124     1.912 r  inst_vga/inst_olo_base_cc_status/O_RED[3]_i_1/O
                         net (fo=1, routed)           0.000     1.912    inst_vga/inst_olo_base_cc_status_n_8
    SLICE_X107Y97        FDCE                                         r  inst_vga/O_RED_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.687    13.480    inst_vga/CLK
    SLICE_X107Y97        FDCE                                         r  inst_vga/O_RED_reg[3]/C
                         clock pessimism             -0.514    12.966
                         clock uncertainty           -0.069    12.897
    SLICE_X107Y97        FDCE (Setup_fdce_C_D)        0.032    12.929    inst_vga/O_RED_reg[3]
  -------------------------------------------------------------------
                         required time                         12.929
                         arrival time                          -1.912
  -------------------------------------------------------------------
                         slack                                 11.017

Slack (MET) :             11.021ns  (required time - arrival time)
  Source:                 inst_vga/vertical_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/O_GREEN_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.046ns  (logic 1.021ns (25.232%)  route 3.025ns (74.768%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.905ns = ( 13.480 - 15.385 )
    Source Clock Delay      (SCD):    -2.140ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.980    -2.140    inst_vga/CLK
    SLICE_X104Y104       FDCE                                         r  inst_vga/vertical_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y104       FDCE (Prop_fdce_C_Q)         0.478    -1.662 f  inst_vga/vertical_count_reg[3]/Q
                         net (fo=7, routed)           1.194    -0.468    inst_vga/vertical_count_reg[3]
    SLICE_X106Y104       LUT6 (Prop_lut6_I0_O)        0.295    -0.173 r  inst_vga/O_RED[3]_i_5/O
                         net (fo=2, routed)           0.497     0.324    inst_vga/O_RED[3]_i_5_n_0
    SLICE_X105Y104       LUT5 (Prop_lut5_I2_O)        0.124     0.448 f  inst_vga/O_RED[3]_i_2/O
                         net (fo=12, routed)          1.335     1.783    inst_vga/inst_olo_base_cc_status/O_BLUE_reg[0]
    SLICE_X107Y97        LUT6 (Prop_lut6_I1_O)        0.124     1.907 r  inst_vga/inst_olo_base_cc_status/O_GREEN[2]_i_1/O
                         net (fo=1, routed)           0.000     1.907    inst_vga/inst_olo_base_cc_status_n_5
    SLICE_X107Y97        FDCE                                         r  inst_vga/O_GREEN_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.687    13.480    inst_vga/CLK
    SLICE_X107Y97        FDCE                                         r  inst_vga/O_GREEN_reg[2]/C
                         clock pessimism             -0.514    12.966
                         clock uncertainty           -0.069    12.897
    SLICE_X107Y97        FDCE (Setup_fdce_C_D)        0.031    12.928    inst_vga/O_GREEN_reg[2]
  -------------------------------------------------------------------
                         required time                         12.928
                         arrival time                          -1.907
  -------------------------------------------------------------------
                         slack                                 11.021

Slack (MET) :             11.034ns  (required time - arrival time)
  Source:                 inst_vga/vertical_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/O_RED_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.033ns  (logic 1.021ns (25.316%)  route 3.012ns (74.684%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.905ns = ( 13.480 - 15.385 )
    Source Clock Delay      (SCD):    -2.140ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.980    -2.140    inst_vga/CLK
    SLICE_X104Y104       FDCE                                         r  inst_vga/vertical_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y104       FDCE (Prop_fdce_C_Q)         0.478    -1.662 f  inst_vga/vertical_count_reg[3]/Q
                         net (fo=7, routed)           1.194    -0.468    inst_vga/vertical_count_reg[3]
    SLICE_X106Y104       LUT6 (Prop_lut6_I0_O)        0.295    -0.173 r  inst_vga/O_RED[3]_i_5/O
                         net (fo=2, routed)           0.497     0.324    inst_vga/O_RED[3]_i_5_n_0
    SLICE_X105Y104       LUT5 (Prop_lut5_I2_O)        0.124     0.448 f  inst_vga/O_RED[3]_i_2/O
                         net (fo=12, routed)          1.322     1.769    inst_vga/inst_olo_base_cc_status/O_BLUE_reg[0]
    SLICE_X106Y99        LUT6 (Prop_lut6_I1_O)        0.124     1.893 r  inst_vga/inst_olo_base_cc_status/O_RED[2]_i_1/O
                         net (fo=1, routed)           0.000     1.893    inst_vga/inst_olo_base_cc_status_n_9
    SLICE_X106Y99        FDCE                                         r  inst_vga/O_RED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.687    13.480    inst_vga/CLK
    SLICE_X106Y99        FDCE                                         r  inst_vga/O_RED_reg[2]/C
                         clock pessimism             -0.514    12.966
                         clock uncertainty           -0.069    12.897
    SLICE_X106Y99        FDCE (Setup_fdce_C_D)        0.031    12.928    inst_vga/O_RED_reg[2]
  -------------------------------------------------------------------
                         required time                         12.928
                         arrival time                          -1.893
  -------------------------------------------------------------------
                         slack                                 11.034

Slack (MET) :             11.193ns  (required time - arrival time)
  Source:                 inst_vga/vertical_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/O_RED_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.875ns  (logic 1.021ns (26.347%)  route 2.854ns (73.653%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.905ns = ( 13.480 - 15.385 )
    Source Clock Delay      (SCD):    -2.140ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.980    -2.140    inst_vga/CLK
    SLICE_X104Y104       FDCE                                         r  inst_vga/vertical_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y104       FDCE (Prop_fdce_C_Q)         0.478    -1.662 f  inst_vga/vertical_count_reg[3]/Q
                         net (fo=7, routed)           1.194    -0.468    inst_vga/vertical_count_reg[3]
    SLICE_X106Y104       LUT6 (Prop_lut6_I0_O)        0.295    -0.173 r  inst_vga/O_RED[3]_i_5/O
                         net (fo=2, routed)           0.497     0.324    inst_vga/O_RED[3]_i_5_n_0
    SLICE_X105Y104       LUT5 (Prop_lut5_I2_O)        0.124     0.448 f  inst_vga/O_RED[3]_i_2/O
                         net (fo=12, routed)          1.164     1.612    inst_vga/inst_olo_base_cc_status/O_BLUE_reg[0]
    SLICE_X106Y98        LUT6 (Prop_lut6_I1_O)        0.124     1.736 r  inst_vga/inst_olo_base_cc_status/O_RED[0]_i_1/O
                         net (fo=1, routed)           0.000     1.736    inst_vga/inst_olo_base_cc_status_n_11
    SLICE_X106Y98        FDCE                                         r  inst_vga/O_RED_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.687    13.480    inst_vga/CLK
    SLICE_X106Y98        FDCE                                         r  inst_vga/O_RED_reg[0]/C
                         clock pessimism             -0.514    12.966
                         clock uncertainty           -0.069    12.897
    SLICE_X106Y98        FDCE (Setup_fdce_C_D)        0.032    12.929    inst_vga/O_RED_reg[0]
  -------------------------------------------------------------------
                         required time                         12.929
                         arrival time                          -1.736
  -------------------------------------------------------------------
                         slack                                 11.193

Slack (MET) :             11.202ns  (required time - arrival time)
  Source:                 inst_vga/vertical_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/O_GREEN_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.865ns  (logic 1.217ns (31.487%)  route 2.648ns (68.513%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.905ns = ( 13.480 - 15.385 )
    Source Clock Delay      (SCD):    -2.140ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.980    -2.140    inst_vga/CLK
    SLICE_X104Y104       FDCE                                         r  inst_vga/vertical_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y104       FDCE (Prop_fdce_C_Q)         0.478    -1.662 r  inst_vga/vertical_count_reg[3]/Q
                         net (fo=7, routed)           1.194    -0.468    inst_vga/vertical_count_reg[3]
    SLICE_X106Y104       LUT6 (Prop_lut6_I0_O)        0.295    -0.173 f  inst_vga/O_RED[3]_i_5/O
                         net (fo=2, routed)           0.497     0.324    inst_vga/O_RED[3]_i_5_n_0
    SLICE_X105Y104       LUT5 (Prop_lut5_I0_O)        0.118     0.442 f  inst_vga/O_RED[3]_i_4/O
                         net (fo=12, routed)          0.958     1.400    inst_vga/inst_olo_base_cc_status/O_BLUE_reg[0]_1
    SLICE_X106Y98        LUT6 (Prop_lut6_I5_O)        0.326     1.726 r  inst_vga/inst_olo_base_cc_status/O_GREEN[1]_i_1/O
                         net (fo=1, routed)           0.000     1.726    inst_vga/inst_olo_base_cc_status_n_6
    SLICE_X106Y98        FDCE                                         r  inst_vga/O_GREEN_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.687    13.480    inst_vga/CLK
    SLICE_X106Y98        FDCE                                         r  inst_vga/O_GREEN_reg[1]/C
                         clock pessimism             -0.514    12.966
                         clock uncertainty           -0.069    12.897
    SLICE_X106Y98        FDCE (Setup_fdce_C_D)        0.031    12.928    inst_vga/O_GREEN_reg[1]
  -------------------------------------------------------------------
                         required time                         12.928
                         arrival time                          -1.726
  -------------------------------------------------------------------
                         slack                                 11.202

Slack (MET) :             11.318ns  (required time - arrival time)
  Source:                 inst_vga/vertical_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/O_RED_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.747ns  (logic 1.217ns (32.477%)  route 2.530ns (67.523%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.905ns = ( 13.480 - 15.385 )
    Source Clock Delay      (SCD):    -2.140ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.980    -2.140    inst_vga/CLK
    SLICE_X104Y104       FDCE                                         r  inst_vga/vertical_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y104       FDCE (Prop_fdce_C_Q)         0.478    -1.662 r  inst_vga/vertical_count_reg[3]/Q
                         net (fo=7, routed)           1.194    -0.468    inst_vga/vertical_count_reg[3]
    SLICE_X106Y104       LUT6 (Prop_lut6_I0_O)        0.295    -0.173 f  inst_vga/O_RED[3]_i_5/O
                         net (fo=2, routed)           0.497     0.324    inst_vga/O_RED[3]_i_5_n_0
    SLICE_X105Y104       LUT5 (Prop_lut5_I0_O)        0.118     0.442 f  inst_vga/O_RED[3]_i_4/O
                         net (fo=12, routed)          0.840     1.282    inst_vga/inst_olo_base_cc_status/O_BLUE_reg[0]_1
    SLICE_X106Y97        LUT6 (Prop_lut6_I5_O)        0.326     1.608 r  inst_vga/inst_olo_base_cc_status/O_RED[1]_i_1/O
                         net (fo=1, routed)           0.000     1.608    inst_vga/inst_olo_base_cc_status_n_10
    SLICE_X106Y97        FDCE                                         r  inst_vga/O_RED_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.687    13.480    inst_vga/CLK
    SLICE_X106Y97        FDCE                                         r  inst_vga/O_RED_reg[1]/C
                         clock pessimism             -0.514    12.966
                         clock uncertainty           -0.069    12.897
    SLICE_X106Y97        FDCE (Setup_fdce_C_D)        0.029    12.926    inst_vga/O_RED_reg[1]
  -------------------------------------------------------------------
                         required time                         12.926
                         arrival time                          -1.608
  -------------------------------------------------------------------
                         slack                                 11.318

Slack (MET) :             11.325ns  (required time - arrival time)
  Source:                 inst_vga/vertical_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/O_BLUE_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.740ns  (logic 1.217ns (32.541%)  route 2.523ns (67.459%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.905ns = ( 13.480 - 15.385 )
    Source Clock Delay      (SCD):    -2.140ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.980    -2.140    inst_vga/CLK
    SLICE_X104Y104       FDCE                                         r  inst_vga/vertical_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y104       FDCE (Prop_fdce_C_Q)         0.478    -1.662 r  inst_vga/vertical_count_reg[3]/Q
                         net (fo=7, routed)           1.194    -0.468    inst_vga/vertical_count_reg[3]
    SLICE_X106Y104       LUT6 (Prop_lut6_I0_O)        0.295    -0.173 f  inst_vga/O_RED[3]_i_5/O
                         net (fo=2, routed)           0.497     0.324    inst_vga/O_RED[3]_i_5_n_0
    SLICE_X105Y104       LUT5 (Prop_lut5_I0_O)        0.118     0.442 f  inst_vga/O_RED[3]_i_4/O
                         net (fo=12, routed)          0.833     1.274    inst_vga/inst_olo_base_cc_status/O_BLUE_reg[0]_1
    SLICE_X107Y97        LUT6 (Prop_lut6_I5_O)        0.326     1.600 r  inst_vga/inst_olo_base_cc_status/O_BLUE[2]_i_1/O
                         net (fo=1, routed)           0.000     1.600    inst_vga/inst_olo_base_cc_status_n_1
    SLICE_X107Y97        FDCE                                         r  inst_vga/O_BLUE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.687    13.480    inst_vga/CLK
    SLICE_X107Y97        FDCE                                         r  inst_vga/O_BLUE_reg[2]/C
                         clock pessimism             -0.514    12.966
                         clock uncertainty           -0.069    12.897
    SLICE_X107Y97        FDCE (Setup_fdce_C_D)        0.029    12.926    inst_vga/O_BLUE_reg[2]
  -------------------------------------------------------------------
                         required time                         12.926
                         arrival time                          -1.600
  -------------------------------------------------------------------
                         slack                                 11.325

Slack (MET) :             11.327ns  (required time - arrival time)
  Source:                 inst_vga/vertical_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/O_BLUE_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.738ns  (logic 1.217ns (32.556%)  route 2.521ns (67.444%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.905ns = ( 13.480 - 15.385 )
    Source Clock Delay      (SCD):    -2.140ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.980    -2.140    inst_vga/CLK
    SLICE_X104Y104       FDCE                                         r  inst_vga/vertical_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y104       FDCE (Prop_fdce_C_Q)         0.478    -1.662 r  inst_vga/vertical_count_reg[3]/Q
                         net (fo=7, routed)           1.194    -0.468    inst_vga/vertical_count_reg[3]
    SLICE_X106Y104       LUT6 (Prop_lut6_I0_O)        0.295    -0.173 f  inst_vga/O_RED[3]_i_5/O
                         net (fo=2, routed)           0.497     0.324    inst_vga/O_RED[3]_i_5_n_0
    SLICE_X105Y104       LUT5 (Prop_lut5_I0_O)        0.118     0.442 f  inst_vga/O_RED[3]_i_4/O
                         net (fo=12, routed)          0.831     1.273    inst_vga/inst_olo_base_cc_status/O_BLUE_reg[0]_1
    SLICE_X106Y99        LUT6 (Prop_lut6_I5_O)        0.326     1.599 r  inst_vga/inst_olo_base_cc_status/O_BLUE[1]_i_1/O
                         net (fo=1, routed)           0.000     1.599    inst_vga/inst_olo_base_cc_status_n_2
    SLICE_X106Y99        FDCE                                         r  inst_vga/O_BLUE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.687    13.480    inst_vga/CLK
    SLICE_X106Y99        FDCE                                         r  inst_vga/O_BLUE_reg[1]/C
                         clock pessimism             -0.514    12.966
                         clock uncertainty           -0.069    12.897
    SLICE_X106Y99        FDCE (Setup_fdce_C_D)        0.029    12.926    inst_vga/O_BLUE_reg[1]
  -------------------------------------------------------------------
                         required time                         12.926
                         arrival time                          -1.599
  -------------------------------------------------------------------
                         slack                                 11.327

Slack (MET) :             11.330ns  (required time - arrival time)
  Source:                 inst_vga/vertical_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/O_BLUE_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.737ns  (logic 1.217ns (32.567%)  route 2.520ns (67.433%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.905ns = ( 13.480 - 15.385 )
    Source Clock Delay      (SCD):    -2.140ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.980    -2.140    inst_vga/CLK
    SLICE_X104Y104       FDCE                                         r  inst_vga/vertical_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y104       FDCE (Prop_fdce_C_Q)         0.478    -1.662 r  inst_vga/vertical_count_reg[3]/Q
                         net (fo=7, routed)           1.194    -0.468    inst_vga/vertical_count_reg[3]
    SLICE_X106Y104       LUT6 (Prop_lut6_I0_O)        0.295    -0.173 f  inst_vga/O_RED[3]_i_5/O
                         net (fo=2, routed)           0.497     0.324    inst_vga/O_RED[3]_i_5_n_0
    SLICE_X105Y104       LUT5 (Prop_lut5_I0_O)        0.118     0.442 f  inst_vga/O_RED[3]_i_4/O
                         net (fo=12, routed)          0.830     1.271    inst_vga/inst_olo_base_cc_status/O_BLUE_reg[0]_1
    SLICE_X107Y97        LUT6 (Prop_lut6_I5_O)        0.326     1.597 r  inst_vga/inst_olo_base_cc_status/O_BLUE[3]_i_1/O
                         net (fo=1, routed)           0.000     1.597    inst_vga/inst_olo_base_cc_status_n_0
    SLICE_X107Y97        FDCE                                         r  inst_vga/O_BLUE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.687    13.480    inst_vga/CLK
    SLICE_X107Y97        FDCE                                         r  inst_vga/O_BLUE_reg[3]/C
                         clock pessimism             -0.514    12.966
                         clock uncertainty           -0.069    12.897
    SLICE_X107Y97        FDCE (Setup_fdce_C_D)        0.031    12.928    inst_vga/O_BLUE_reg[3]
  -------------------------------------------------------------------
                         required time                         12.928
                         arrival time                          -1.597
  -------------------------------------------------------------------
                         slack                                 11.330

Slack (MET) :             11.332ns  (required time - arrival time)
  Source:                 inst_vga/vertical_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/O_GREEN_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.735ns  (logic 1.217ns (32.582%)  route 2.518ns (67.418%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.905ns = ( 13.480 - 15.385 )
    Source Clock Delay      (SCD):    -2.140ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.980    -2.140    inst_vga/CLK
    SLICE_X104Y104       FDCE                                         r  inst_vga/vertical_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y104       FDCE (Prop_fdce_C_Q)         0.478    -1.662 r  inst_vga/vertical_count_reg[3]/Q
                         net (fo=7, routed)           1.194    -0.468    inst_vga/vertical_count_reg[3]
    SLICE_X106Y104       LUT6 (Prop_lut6_I0_O)        0.295    -0.173 f  inst_vga/O_RED[3]_i_5/O
                         net (fo=2, routed)           0.497     0.324    inst_vga/O_RED[3]_i_5_n_0
    SLICE_X105Y104       LUT5 (Prop_lut5_I0_O)        0.118     0.442 f  inst_vga/O_RED[3]_i_4/O
                         net (fo=12, routed)          0.828     1.270    inst_vga/inst_olo_base_cc_status/O_BLUE_reg[0]_1
    SLICE_X106Y99        LUT6 (Prop_lut6_I5_O)        0.326     1.596 r  inst_vga/inst_olo_base_cc_status/O_GREEN[3]_i_1/O
                         net (fo=1, routed)           0.000     1.596    inst_vga/inst_olo_base_cc_status_n_4
    SLICE_X106Y99        FDCE                                         r  inst_vga/O_GREEN_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.687    13.480    inst_vga/CLK
    SLICE_X106Y99        FDCE                                         r  inst_vga/O_GREEN_reg[3]/C
                         clock pessimism             -0.514    12.966
                         clock uncertainty           -0.069    12.897
    SLICE_X106Y99        FDCE (Setup_fdce_C_D)        0.031    12.928    inst_vga/O_GREEN_reg[3]
  -------------------------------------------------------------------
                         required time                         12.928
                         arrival time                          -1.596
  -------------------------------------------------------------------
                         slack                                 11.332





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_acka2b/RegN_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstBLatch_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.870%)  route 0.180ns (49.130%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.693    -0.433    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_acka2b/Out_Clk
    SLICE_X101Y100       FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_acka2b/RegN_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y100       FDRE (Prop_fdre_C_Q)         0.141    -0.292 f  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_acka2b/RegN_reg[0][0]/Q
                         net (fo=1, routed)           0.180    -0.113    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstAckA2B
    SLICE_X99Y99         LUT3 (Prop_lut3_I0_O)        0.045    -0.068 r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstBLatch_i_1/O
                         net (fo=1, routed)           0.000    -0.068    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstBLatch_i_1_n_0
    SLICE_X99Y99         FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstBLatch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.881    -0.283    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/B_Clk
    SLICE_X99Y99         FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstBLatch_reg/C
                         clock pessimism              0.033    -0.250
    SLICE_X99Y99         FDRE (Hold_fdre_C_D)         0.091    -0.159    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstBLatch_reg
  -------------------------------------------------------------------
                         required time                          0.159
                         arrival time                          -0.068
  -------------------------------------------------------------------
                         slack                                  0.092

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.196ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.693    -0.433    inst_olo_base_vga_reset_gen/Clk
    SLICE_X104Y102       FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y102       FDRE (Prop_fdre_C_Q)         0.164    -0.269 r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.213    inst_olo_base_vga_reset_gen/DsSync[0]
    SLICE_X104Y102       FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.968    -0.196    inst_olo_base_vga_reset_gen/Clk
    SLICE_X104Y102       FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[1]/C
                         clock pessimism             -0.237    -0.433
    SLICE_X104Y102       FDRE (Hold_fdre_C_D)         0.060    -0.373    inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[1]
  -------------------------------------------------------------------
                         required time                          0.373
                         arrival time                          -0.213
  -------------------------------------------------------------------
                         slack                                  0.160

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/O_GREEN_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.186ns (41.644%)  route 0.261ns (58.356%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.256ns
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.720    -0.406    inst_vga/inst_olo_base_cc_status/i_scc/Out_Clk
    SLICE_X106Y100       FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y100       FDRE (Prop_fdre_C_Q)         0.141    -0.265 r  inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[4]/Q
                         net (fo=1, routed)           0.261    -0.005    inst_vga/inst_olo_base_cc_status/manual_colors_resync[4]
    SLICE_X106Y98        LUT6 (Prop_lut6_I0_O)        0.045     0.040 r  inst_vga/inst_olo_base_cc_status/O_GREEN[0]_i_1/O
                         net (fo=1, routed)           0.000     0.040    inst_vga/inst_olo_base_cc_status_n_7
    SLICE_X106Y98        FDCE                                         r  inst_vga/O_GREEN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.908    -0.256    inst_vga/CLK
    SLICE_X106Y98        FDCE                                         r  inst_vga/O_GREEN_reg[0]/C
                         clock pessimism              0.033    -0.223
    SLICE_X106Y98        FDCE (Hold_fdce_C_D)         0.092    -0.131    inst_vga/O_GREEN_reg[0]
  -------------------------------------------------------------------
                         required time                          0.131
                         arrival time                           0.040
  -------------------------------------------------------------------
                         slack                                  0.172

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 inst_vga/horizontal_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/horizontal_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.518%)  route 0.121ns (39.482%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.693    -0.433    inst_vga/CLK
    SLICE_X103Y101       FDCE                                         r  inst_vga/horizontal_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y101       FDCE (Prop_fdce_C_Q)         0.141    -0.292 f  inst_vga/horizontal_count_reg[9]/Q
                         net (fo=19, routed)          0.121    -0.171    inst_vga/horizontal_count_reg[9]
    SLICE_X102Y101       LUT6 (Prop_lut6_I1_O)        0.045    -0.126 r  inst_vga/horizontal_count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.126    inst_vga/p_0_in[7]
    SLICE_X102Y101       FDCE                                         r  inst_vga/horizontal_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.967    -0.197    inst_vga/CLK
    SLICE_X102Y101       FDCE                                         r  inst_vga/horizontal_count_reg[7]/C
                         clock pessimism             -0.223    -0.420
    SLICE_X102Y101       FDCE (Hold_fdce_C_D)         0.121    -0.299    inst_vga/horizontal_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.299
                         arrival time                          -0.126
  -------------------------------------------------------------------
                         slack                                  0.173

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 inst_vga/horizontal_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/horizontal_count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.127%)  route 0.123ns (39.873%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.693    -0.433    inst_vga/CLK
    SLICE_X103Y101       FDCE                                         r  inst_vga/horizontal_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y101       FDCE (Prop_fdce_C_Q)         0.141    -0.292 r  inst_vga/horizontal_count_reg[9]/Q
                         net (fo=19, routed)          0.123    -0.169    inst_vga/horizontal_count_reg[9]
    SLICE_X102Y101       LUT6 (Prop_lut6_I4_O)        0.045    -0.124 r  inst_vga/horizontal_count[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.124    inst_vga/p_0_in[10]
    SLICE_X102Y101       FDCE                                         r  inst_vga/horizontal_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.967    -0.197    inst_vga/CLK
    SLICE_X102Y101       FDCE                                         r  inst_vga/horizontal_count_reg[10]/C
                         clock pessimism             -0.223    -0.420
    SLICE_X102Y101       FDCE (Hold_fdce_C_D)         0.120    -0.300    inst_vga/horizontal_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.300
                         arrival time                          -0.124
  -------------------------------------------------------------------
                         slack                                  0.176

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/O_BLUE_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.186ns (41.202%)  route 0.265ns (58.798%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.256ns
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.720    -0.406    inst_vga/inst_olo_base_cc_status/i_scc/Out_Clk
    SLICE_X106Y100       FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y100       FDRE (Prop_fdre_C_Q)         0.141    -0.265 r  inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[1]/Q
                         net (fo=1, routed)           0.265     0.000    inst_vga/inst_olo_base_cc_status/manual_colors_resync[1]
    SLICE_X106Y99        LUT6 (Prop_lut6_I0_O)        0.045     0.045 r  inst_vga/inst_olo_base_cc_status/O_BLUE[1]_i_1/O
                         net (fo=1, routed)           0.000     0.045    inst_vga/inst_olo_base_cc_status_n_2
    SLICE_X106Y99        FDCE                                         r  inst_vga/O_BLUE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.908    -0.256    inst_vga/CLK
    SLICE_X106Y99        FDCE                                         r  inst_vga/O_BLUE_reg[1]/C
                         clock pessimism              0.033    -0.223
    SLICE_X106Y99        FDCE (Hold_fdce_C_D)         0.091    -0.132    inst_vga/O_BLUE_reg[1]
  -------------------------------------------------------------------
                         required time                          0.132
                         arrival time                           0.045
  -------------------------------------------------------------------
                         slack                                  0.178

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_sync/RegN_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/ToggleOutLast_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.709%)  route 0.125ns (43.291%))
  Logic Levels:           0
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.611    -0.516    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_sync/Out_Clk
    SLICE_X102Y99        FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_sync/RegN_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y99        FDRE (Prop_fdre_C_Q)         0.164    -0.352 r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_sync/RegN_reg[0][0]/Q
                         net (fo=2, routed)           0.125    -0.226    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/ToggleOut
    SLICE_X105Y98        FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/ToggleOutLast_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.882    -0.282    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/Out_Clk
    SLICE_X105Y98        FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/ToggleOutLast_reg[0]/C
                         clock pessimism             -0.197    -0.479
    SLICE_X105Y98        FDRE (Hold_fdre_C_D)         0.070    -0.409    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/ToggleOutLast_reg[0]
  -------------------------------------------------------------------
                         required time                          0.409
                         arrival time                          -0.226
  -------------------------------------------------------------------
                         slack                                  0.182

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_acka2b/Reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_acka2b/RegN_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.172%)  route 0.054ns (29.828%))
  Logic Levels:           0
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.693    -0.433    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_acka2b/Out_Clk
    SLICE_X101Y100       FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_acka2b/Reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y100       FDRE (Prop_fdre_C_Q)         0.128    -0.305 r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_acka2b/Reg0_reg[0]/Q
                         net (fo=1, routed)           0.054    -0.251    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_acka2b/Reg0
    SLICE_X101Y100       FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_acka2b/RegN_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.967    -0.197    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_acka2b/Out_Clk
    SLICE_X101Y100       FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_acka2b/RegN_reg[0][0]/C
                         clock pessimism             -0.236    -0.433
    SLICE_X101Y100       FDRE (Hold_fdre_C_D)        -0.008    -0.441    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_acka2b/RegN_reg[0][0]
  -------------------------------------------------------------------
                         required time                          0.441
                         arrival time                          -0.251
  -------------------------------------------------------------------
                         slack                                  0.190

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/O_RED_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.186ns (38.845%)  route 0.293ns (61.155%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.256ns
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.720    -0.406    inst_vga/inst_olo_base_cc_status/i_scc/Out_Clk
    SLICE_X106Y100       FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y100       FDRE (Prop_fdre_C_Q)         0.141    -0.265 r  inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[10]/Q
                         net (fo=1, routed)           0.293     0.028    inst_vga/inst_olo_base_cc_status/manual_colors_resync[10]
    SLICE_X106Y99        LUT6 (Prop_lut6_I0_O)        0.045     0.073 r  inst_vga/inst_olo_base_cc_status/O_RED[2]_i_1/O
                         net (fo=1, routed)           0.000     0.073    inst_vga/inst_olo_base_cc_status_n_9
    SLICE_X106Y99        FDCE                                         r  inst_vga/O_RED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.908    -0.256    inst_vga/CLK
    SLICE_X106Y99        FDCE                                         r  inst_vga/O_RED_reg[2]/C
                         clock pessimism              0.033    -0.223
    SLICE_X106Y99        FDCE (Hold_fdce_C_D)         0.092    -0.131    inst_vga/O_RED_reg[2]
  -------------------------------------------------------------------
                         required time                          0.131
                         arrival time                           0.073
  -------------------------------------------------------------------
                         slack                                  0.204

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstA2B_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstALatch_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.292ns (43.328%)  route 0.382ns (56.672%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.611    -0.516    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/B_Clk
    SLICE_X100Y99        FDPE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstA2B_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y99        FDPE (Prop_fdpe_C_Q)         0.148    -0.368 r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstA2B_reg[2]/Q
                         net (fo=2, routed)           0.205    -0.162    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstA2B[2]
    SLICE_X101Y99        LUT2 (Prop_lut2_I1_O)        0.099    -0.063 r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/B_RstOut_INST_0/O
                         net (fo=5, routed)           0.177     0.113    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/A_RstIn
    SLICE_X103Y100       LUT3 (Prop_lut3_I2_O)        0.045     0.158 r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstALatch_i_1/O
                         net (fo=1, routed)           0.000     0.158    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstALatch_i_1_n_0
    SLICE_X103Y100       FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstALatch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.967    -0.197    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/A_Clk
    SLICE_X103Y100       FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstALatch_reg/C
                         clock pessimism              0.033    -0.164
    SLICE_X103Y100       FDRE (Hold_fdre_C_D)         0.092    -0.072    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstALatch_reg
  -------------------------------------------------------------------
                         required time                          0.072
                         arrival time                           0.158
  -------------------------------------------------------------------
                         slack                                  0.231





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { inst_pll/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         15.385      13.229     BUFGCTRL_X0Y1   inst_pll/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         15.385      14.136     PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDPE/C             n/a            1.000         15.385      14.385     SLICE_X103Y102  inst_olo_base_vga_reset_gen/RstSyncChain_reg[0]/C
Min Period        n/a     FDPE/C             n/a            1.000         15.385      14.385     SLICE_X103Y102  inst_olo_base_vga_reset_gen/RstSyncChain_reg[1]/C
Min Period        n/a     FDPE/C             n/a            1.000         15.385      14.385     SLICE_X103Y102  inst_olo_base_vga_reset_gen/RstSyncChain_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         15.385      14.385     SLICE_X104Y102  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         15.385      14.385     SLICE_X104Y102  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         15.385      14.385     SLICE_X104Y102  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         15.385      14.385     SLICE_X106Y98   inst_vga/O_BLUE_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         15.385      14.385     SLICE_X106Y99   inst_vga/O_BLUE_reg[1]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       15.385      144.615    PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDPE/C             n/a            0.500         7.692       7.192      SLICE_X103Y102  inst_olo_base_vga_reset_gen/RstSyncChain_reg[0]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         7.692       7.192      SLICE_X103Y102  inst_olo_base_vga_reset_gen/RstSyncChain_reg[0]/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         7.692       7.192      SLICE_X103Y102  inst_olo_base_vga_reset_gen/RstSyncChain_reg[1]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         7.692       7.192      SLICE_X103Y102  inst_olo_base_vga_reset_gen/RstSyncChain_reg[1]/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         7.692       7.192      SLICE_X103Y102  inst_olo_base_vga_reset_gen/RstSyncChain_reg[2]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         7.692       7.192      SLICE_X103Y102  inst_olo_base_vga_reset_gen/RstSyncChain_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         7.692       7.192      SLICE_X104Y102  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.692       7.192      SLICE_X104Y102  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         7.692       7.192      SLICE_X104Y102  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.692       7.192      SLICE_X104Y102  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[1]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         7.692       7.192      SLICE_X103Y102  inst_olo_base_vga_reset_gen/RstSyncChain_reg[0]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         7.692       7.192      SLICE_X103Y102  inst_olo_base_vga_reset_gen/RstSyncChain_reg[0]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         7.692       7.192      SLICE_X103Y102  inst_olo_base_vga_reset_gen/RstSyncChain_reg[1]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         7.692       7.192      SLICE_X103Y102  inst_olo_base_vga_reset_gen/RstSyncChain_reg[1]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         7.692       7.192      SLICE_X103Y102  inst_olo_base_vga_reset_gen/RstSyncChain_reg[2]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         7.692       7.192      SLICE_X103Y102  inst_olo_base_vga_reset_gen/RstSyncChain_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         7.692       7.192      SLICE_X104Y102  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         7.692       7.192      SLICE_X104Y102  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         7.692       7.192      SLICE_X104Y102  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         7.692       7.192      SLICE_X104Y102  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inst_pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2   inst_pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  input port clock
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       17.425ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.425ns  (required time - arrival time)
  Source:                 PAD_I_SWITCH_0
                            (input port)
  Destination:            inst_olo_intf_sync/Reg0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.470ns  (logic 0.972ns (39.346%)  route 1.498ns (60.654%))
  Logic Levels:           1  (IBUF=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  PAD_I_SWITCH_0 (IN)
                         net (fo=0)                   0.000     0.000    PAD_I_SWITCH_0
    F22                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  PAD_I_SWITCH_0_IBUF_inst/O
                         net (fo=1, routed)           1.498     2.470    inst_olo_intf_sync/DataAsync[0]
    SLICE_X111Y104       FDRE                                         r  inst_olo_intf_sync/Reg0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000
    SLICE_X111Y104       FDRE (Setup_fdre_C_D)       -0.105    19.895    inst_olo_intf_sync/Reg0_reg[0]
  -------------------------------------------------------------------
                         required time                         19.895
                         arrival time                          -2.470
  -------------------------------------------------------------------
                         slack                                 17.425

Slack (MET) :             18.096ns  (required time - arrival time)
  Source:                 PAD_I_SWITCH_1
                            (input port)
  Destination:            inst_olo_intf_sync/Reg0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.809ns  (logic 0.954ns (52.758%)  route 0.855ns (47.242%))
  Logic Levels:           1  (IBUF=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 r  PAD_I_SWITCH_1 (IN)
                         net (fo=0)                   0.000     0.000    PAD_I_SWITCH_1
    G22                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  PAD_I_SWITCH_1_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.809    inst_olo_intf_sync/DataAsync[1]
    SLICE_X113Y100       FDRE                                         r  inst_olo_intf_sync/Reg0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000
    SLICE_X113Y100       FDRE (Setup_fdre_C_D)       -0.095    19.905    inst_olo_intf_sync/Reg0_reg[1]
  -------------------------------------------------------------------
                         required time                         19.905
                         arrival time                          -1.809
  -------------------------------------------------------------------
                         slack                                 18.096

Slack (MET) :             18.109ns  (required time - arrival time)
  Source:                 PAD_I_SWITCH_2
                            (input port)
  Destination:            inst_olo_intf_sync/Reg0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.796ns  (logic 0.941ns (52.405%)  route 0.855ns (47.595%))
  Logic Levels:           1  (IBUF=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H22                                               0.000     0.000 r  PAD_I_SWITCH_2 (IN)
                         net (fo=0)                   0.000     0.000    PAD_I_SWITCH_2
    H22                  IBUF (Prop_ibuf_I_O)         0.941     0.941 r  PAD_I_SWITCH_2_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.796    inst_olo_intf_sync/DataAsync[2]
    SLICE_X113Y101       FDRE                                         r  inst_olo_intf_sync/Reg0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000
    SLICE_X113Y101       FDRE (Setup_fdre_C_D)       -0.095    19.905    inst_olo_intf_sync/Reg0_reg[2]
  -------------------------------------------------------------------
                         required time                         19.905
                         arrival time                          -1.796
  -------------------------------------------------------------------
                         slack                                 18.109





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       14.055ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.055ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstALatch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[0]/PRE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        0.971ns  (logic 0.456ns (46.956%)  route 0.515ns (53.044%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y100                                    0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstALatch_reg/C
    SLICE_X103Y100       FDRE (Prop_fdre_C_Q)         0.456     0.456 f  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstALatch_reg/Q
                         net (fo=5, routed)           0.515     0.971    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstALatch
    SLICE_X103Y97        FDPE                                         f  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X103Y97        FDPE (Recov_fdpe_C_PRE)     -0.359    15.026    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[0]
  -------------------------------------------------------------------
                         required time                         15.026
                         arrival time                          -0.971
  -------------------------------------------------------------------
                         slack                                 14.055

Slack (MET) :             14.055ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstALatch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[1]/PRE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        0.971ns  (logic 0.456ns (46.956%)  route 0.515ns (53.044%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y100                                    0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstALatch_reg/C
    SLICE_X103Y100       FDRE (Prop_fdre_C_Q)         0.456     0.456 f  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstALatch_reg/Q
                         net (fo=5, routed)           0.515     0.971    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstALatch
    SLICE_X103Y97        FDPE                                         f  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X103Y97        FDPE (Recov_fdpe_C_PRE)     -0.359    15.026    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[1]
  -------------------------------------------------------------------
                         required time                         15.026
                         arrival time                          -0.971
  -------------------------------------------------------------------
                         slack                                 14.055

Slack (MET) :             14.055ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstALatch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[2]/PRE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        0.971ns  (logic 0.456ns (46.956%)  route 0.515ns (53.044%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y100                                    0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstALatch_reg/C
    SLICE_X103Y100       FDRE (Prop_fdre_C_Q)         0.456     0.456 f  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstALatch_reg/Q
                         net (fo=5, routed)           0.515     0.971    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstALatch
    SLICE_X103Y97        FDPE                                         f  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X103Y97        FDPE (Recov_fdpe_C_PRE)     -0.359    15.026    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[2]
  -------------------------------------------------------------------
                         required time                         15.026
                         arrival time                          -0.971
  -------------------------------------------------------------------
                         slack                                 14.055

Slack (MET) :             14.074ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstBLatch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[0]/PRE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        0.952ns  (logic 0.456ns (47.916%)  route 0.496ns (52.084%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y99                                      0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstBLatch_reg/C
    SLICE_X99Y99         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstBLatch_reg/Q
                         net (fo=5, routed)           0.496     0.952    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstBLatch
    SLICE_X101Y98        FDPE                                         f  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X101Y98        FDPE (Recov_fdpe_C_PRE)     -0.359    15.026    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[0]
  -------------------------------------------------------------------
                         required time                         15.026
                         arrival time                          -0.952
  -------------------------------------------------------------------
                         slack                                 14.074

Slack (MET) :             14.074ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstBLatch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[1]/PRE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        0.952ns  (logic 0.456ns (47.916%)  route 0.496ns (52.084%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y99                                      0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstBLatch_reg/C
    SLICE_X99Y99         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstBLatch_reg/Q
                         net (fo=5, routed)           0.496     0.952    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstBLatch
    SLICE_X101Y98        FDPE                                         f  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X101Y98        FDPE (Recov_fdpe_C_PRE)     -0.359    15.026    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[1]
  -------------------------------------------------------------------
                         required time                         15.026
                         arrival time                          -0.952
  -------------------------------------------------------------------
                         slack                                 14.074

Slack (MET) :             14.074ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstBLatch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[2]/PRE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        0.952ns  (logic 0.456ns (47.916%)  route 0.496ns (52.084%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y99                                      0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstBLatch_reg/C
    SLICE_X99Y99         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstBLatch_reg/Q
                         net (fo=5, routed)           0.496     0.952    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstBLatch
    SLICE_X101Y98        FDPE                                         f  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X101Y98        FDPE (Recov_fdpe_C_PRE)     -0.359    15.026    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[2]
  -------------------------------------------------------------------
                         required time                         15.026
                         arrival time                          -0.952
  -------------------------------------------------------------------
                         slack                                 14.074

Slack (MET) :             14.220ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/i_acka2b/RegIn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/i_acka2b/Reg0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        0.943ns  (logic 0.419ns (44.438%)  route 0.524ns (55.562%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y100                                    0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/i_acka2b/RegIn_reg[0]/C
    SLICE_X105Y100       FDRE (Prop_fdre_C_Q)         0.419     0.419 r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/i_acka2b/RegIn_reg[0]/Q
                         net (fo=1, routed)           0.524     0.943    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/i_acka2b/RegIn
    SLICE_X105Y101       FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/i_acka2b/Reg0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X105Y101       FDRE (Setup_fdre_C_D)       -0.222    15.163    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/i_acka2b/Reg0_reg[0]
  -------------------------------------------------------------------
                         required time                         15.163
                         arrival time                          -0.943
  -------------------------------------------------------------------
                         slack                                 14.220

Slack (MET) :             14.387ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_bcc/i_sync/RegIn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_bcc/i_sync/Reg0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        0.811ns  (logic 0.478ns (58.907%)  route 0.333ns (41.093%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y98                                     0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_bcc/i_sync/RegIn_reg[0]/C
    SLICE_X104Y98        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  inst_vga/inst_olo_base_cc_status/i_bcc/i_sync/RegIn_reg[0]/Q
                         net (fo=1, routed)           0.333     0.811    inst_vga/inst_olo_base_cc_status/i_bcc/i_sync/RegIn
    SLICE_X104Y99        FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_bcc/i_sync/Reg0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X104Y99        FDRE (Setup_fdre_C_D)       -0.187    15.198    inst_vga/inst_olo_base_cc_status/i_bcc/i_sync/Reg0_reg[0]
  -------------------------------------------------------------------
                         required time                         15.198
                         arrival time                          -0.811
  -------------------------------------------------------------------
                         slack                                 14.387

Slack (MET) :             14.387ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_ackb2a/RegIn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_ackb2a/Reg0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        0.811ns  (logic 0.478ns (58.907%)  route 0.333ns (41.093%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y100                                    0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_ackb2a/RegIn_reg[0]/C
    SLICE_X100Y100       FDRE (Prop_fdre_C_Q)         0.478     0.478 r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_ackb2a/RegIn_reg[0]/Q
                         net (fo=1, routed)           0.333     0.811    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_ackb2a/RegIn
    SLICE_X100Y101       FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_ackb2a/Reg0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X100Y101       FDRE (Setup_fdre_C_D)       -0.187    15.198    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_ackb2a/Reg0_reg[0]
  -------------------------------------------------------------------
                         required time                         15.198
                         arrival time                          -0.811
  -------------------------------------------------------------------
                         slack                                 14.387





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       13.687ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.687ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        1.479ns  (logic 0.419ns (28.327%)  route 1.060ns (71.673%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y100                                    0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[5]/C
    SLICE_X107Y100       FDRE (Prop_fdre_C_Q)         0.419     0.419 r  inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[5]/Q
                         net (fo=1, routed)           1.060     1.479    inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn[5]
    SLICE_X107Y98        FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X107Y98        FDRE (Setup_fdre_C_D)       -0.219    15.166    inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[5]
  -------------------------------------------------------------------
                         required time                         15.166
                         arrival time                          -1.479
  -------------------------------------------------------------------
                         slack                                 13.687

Slack (MET) :             13.710ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstBLatch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstB2A_reg[0]/PRE
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        1.316ns  (logic 0.518ns (39.364%)  route 0.798ns (60.636%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y101                                    0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstBLatch_reg/C
    SLICE_X104Y101       FDRE (Prop_fdre_C_Q)         0.518     0.518 f  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstBLatch_reg/Q
                         net (fo=5, routed)           0.798     1.316    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstBLatch
    SLICE_X105Y99        FDPE                                         f  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstB2A_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X105Y99        FDPE (Recov_fdpe_C_PRE)     -0.359    15.026    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstB2A_reg[0]
  -------------------------------------------------------------------
                         required time                         15.026
                         arrival time                          -1.316
  -------------------------------------------------------------------
                         slack                                 13.710

Slack (MET) :             13.710ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstBLatch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstB2A_reg[1]/PRE
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        1.316ns  (logic 0.518ns (39.364%)  route 0.798ns (60.636%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y101                                    0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstBLatch_reg/C
    SLICE_X104Y101       FDRE (Prop_fdre_C_Q)         0.518     0.518 f  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstBLatch_reg/Q
                         net (fo=5, routed)           0.798     1.316    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstBLatch
    SLICE_X105Y99        FDPE                                         f  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstB2A_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X105Y99        FDPE (Recov_fdpe_C_PRE)     -0.359    15.026    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstB2A_reg[1]
  -------------------------------------------------------------------
                         required time                         15.026
                         arrival time                          -1.316
  -------------------------------------------------------------------
                         slack                                 13.710

Slack (MET) :             13.710ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstBLatch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstB2A_reg[2]/PRE
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        1.316ns  (logic 0.518ns (39.364%)  route 0.798ns (60.636%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y101                                    0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstBLatch_reg/C
    SLICE_X104Y101       FDRE (Prop_fdre_C_Q)         0.518     0.518 f  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstBLatch_reg/Q
                         net (fo=5, routed)           0.798     1.316    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstBLatch
    SLICE_X105Y99        FDPE                                         f  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstB2A_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X105Y99        FDPE (Recov_fdpe_C_PRE)     -0.359    15.026    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstB2A_reg[2]
  -------------------------------------------------------------------
                         required time                         15.026
                         arrival time                          -1.316
  -------------------------------------------------------------------
                         slack                                 13.710

Slack (MET) :             13.770ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstALatch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstA2B_reg[1]/PRE
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        1.254ns  (logic 0.456ns (36.358%)  route 0.798ns (63.642%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y101                                    0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstALatch_reg/C
    SLICE_X101Y101       FDRE (Prop_fdre_C_Q)         0.456     0.456 f  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstALatch_reg/Q
                         net (fo=5, routed)           0.798     1.254    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstALatch
    SLICE_X100Y99        FDPE                                         f  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstA2B_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X100Y99        FDPE (Recov_fdpe_C_PRE)     -0.361    15.024    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstA2B_reg[1]
  -------------------------------------------------------------------
                         required time                         15.024
                         arrival time                          -1.254
  -------------------------------------------------------------------
                         slack                                 13.770

Slack (MET) :             13.812ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstALatch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstA2B_reg[0]/PRE
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        1.254ns  (logic 0.456ns (36.358%)  route 0.798ns (63.642%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y101                                    0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstALatch_reg/C
    SLICE_X101Y101       FDRE (Prop_fdre_C_Q)         0.456     0.456 f  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstALatch_reg/Q
                         net (fo=5, routed)           0.798     1.254    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstALatch
    SLICE_X100Y99        FDPE                                         f  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstA2B_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X100Y99        FDPE (Recov_fdpe_C_PRE)     -0.319    15.066    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstA2B_reg[0]
  -------------------------------------------------------------------
                         required time                         15.066
                         arrival time                          -1.254
  -------------------------------------------------------------------
                         slack                                 13.812

Slack (MET) :             13.812ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstALatch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstA2B_reg[2]/PRE
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        1.254ns  (logic 0.456ns (36.358%)  route 0.798ns (63.642%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y101                                    0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstALatch_reg/C
    SLICE_X101Y101       FDRE (Prop_fdre_C_Q)         0.456     0.456 f  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstALatch_reg/Q
                         net (fo=5, routed)           0.798     1.254    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstALatch
    SLICE_X100Y99        FDPE                                         f  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstA2B_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X100Y99        FDPE (Recov_fdpe_C_PRE)     -0.319    15.066    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstA2B_reg[2]
  -------------------------------------------------------------------
                         required time                         15.066
                         arrival time                          -1.254
  -------------------------------------------------------------------
                         slack                                 13.812

Slack (MET) :             13.928ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        1.365ns  (logic 0.456ns (33.400%)  route 0.909ns (66.600%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y100                                    0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[3]/C
    SLICE_X107Y100       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[3]/Q
                         net (fo=1, routed)           0.909     1.365    inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn[3]
    SLICE_X107Y98        FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X107Y98        FDRE (Setup_fdre_C_D)       -0.092    15.293    inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[3]
  -------------------------------------------------------------------
                         required time                         15.293
                         arrival time                          -1.365
  -------------------------------------------------------------------
                         slack                                 13.928

Slack (MET) :             13.964ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        1.190ns  (logic 0.419ns (35.204%)  route 0.771ns (64.796%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y100                                    0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[7]/C
    SLICE_X107Y100       FDRE (Prop_fdre_C_Q)         0.419     0.419 r  inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[7]/Q
                         net (fo=1, routed)           0.771     1.190    inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn[7]
    SLICE_X106Y100       FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X106Y100       FDRE (Setup_fdre_C_D)       -0.231    15.154    inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[7]
  -------------------------------------------------------------------
                         required time                         15.154
                         arrival time                          -1.190
  -------------------------------------------------------------------
                         slack                                 13.964

Slack (MET) :             14.061ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        1.229ns  (logic 0.456ns (37.112%)  route 0.773ns (62.888%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y101                                    0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[0]/C
    SLICE_X107Y101       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[0]/Q
                         net (fo=1, routed)           0.773     1.229    inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn[0]
    SLICE_X107Y98        FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X107Y98        FDRE (Setup_fdre_C_D)       -0.095    15.290    inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[0]
  -------------------------------------------------------------------
                         required time                         15.290
                         arrival time                          -1.229
  -------------------------------------------------------------------
                         slack                                 14.061





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       15.120ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.534ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.120ns  (required time - arrival time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_spi_master/reg_o_rx_data_sr_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.954ns  (logic 0.419ns (10.598%)  route 3.535ns (89.402%))
  Logic Levels:           0
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.902ns = ( 18.098 - 20.000 )
    Source Clock Delay      (SCD):    -2.139ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.981    -2.139    inst_olo_base_sys_reset_gen/Clk
    SLICE_X101Y102       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y102       FDRE (Prop_fdre_C_Q)         0.419    -1.720 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         3.535     1.815    inst_spi_master/AR[0]
    SLICE_X113Y99        FDCE                                         f  inst_spi_master/reg_o_rx_data_sr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.690    18.098    inst_spi_master/CLK
    SLICE_X113Y99        FDCE                                         r  inst_spi_master/reg_o_rx_data_sr_reg[0]/C
                         clock pessimism             -0.514    17.584
                         clock uncertainty           -0.072    17.512
    SLICE_X113Y99        FDCE (Recov_fdce_C_CLR)     -0.577    16.935    inst_spi_master/reg_o_rx_data_sr_reg[0]
  -------------------------------------------------------------------
                         required time                         16.935
                         arrival time                          -1.815
  -------------------------------------------------------------------
                         slack                                 15.120

Slack (MET) :             15.120ns  (required time - arrival time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_spi_master/reg_o_rx_data_sr_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.954ns  (logic 0.419ns (10.598%)  route 3.535ns (89.402%))
  Logic Levels:           0
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.902ns = ( 18.098 - 20.000 )
    Source Clock Delay      (SCD):    -2.139ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.981    -2.139    inst_olo_base_sys_reset_gen/Clk
    SLICE_X101Y102       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y102       FDRE (Prop_fdre_C_Q)         0.419    -1.720 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         3.535     1.815    inst_spi_master/AR[0]
    SLICE_X113Y99        FDCE                                         f  inst_spi_master/reg_o_rx_data_sr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.690    18.098    inst_spi_master/CLK
    SLICE_X113Y99        FDCE                                         r  inst_spi_master/reg_o_rx_data_sr_reg[1]/C
                         clock pessimism             -0.514    17.584
                         clock uncertainty           -0.072    17.512
    SLICE_X113Y99        FDCE (Recov_fdce_C_CLR)     -0.577    16.935    inst_spi_master/reg_o_rx_data_sr_reg[1]
  -------------------------------------------------------------------
                         required time                         16.935
                         arrival time                          -1.815
  -------------------------------------------------------------------
                         slack                                 15.120

Slack (MET) :             15.120ns  (required time - arrival time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_spi_master/reg_o_rx_data_sr_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.954ns  (logic 0.419ns (10.598%)  route 3.535ns (89.402%))
  Logic Levels:           0
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.902ns = ( 18.098 - 20.000 )
    Source Clock Delay      (SCD):    -2.139ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.981    -2.139    inst_olo_base_sys_reset_gen/Clk
    SLICE_X101Y102       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y102       FDRE (Prop_fdre_C_Q)         0.419    -1.720 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         3.535     1.815    inst_spi_master/AR[0]
    SLICE_X113Y99        FDCE                                         f  inst_spi_master/reg_o_rx_data_sr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.690    18.098    inst_spi_master/CLK
    SLICE_X113Y99        FDCE                                         r  inst_spi_master/reg_o_rx_data_sr_reg[2]/C
                         clock pessimism             -0.514    17.584
                         clock uncertainty           -0.072    17.512
    SLICE_X113Y99        FDCE (Recov_fdce_C_CLR)     -0.577    16.935    inst_spi_master/reg_o_rx_data_sr_reg[2]
  -------------------------------------------------------------------
                         required time                         16.935
                         arrival time                          -1.815
  -------------------------------------------------------------------
                         slack                                 15.120

Slack (MET) :             15.120ns  (required time - arrival time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_spi_master/reg_o_rx_data_sr_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.954ns  (logic 0.419ns (10.598%)  route 3.535ns (89.402%))
  Logic Levels:           0
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.902ns = ( 18.098 - 20.000 )
    Source Clock Delay      (SCD):    -2.139ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.981    -2.139    inst_olo_base_sys_reset_gen/Clk
    SLICE_X101Y102       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y102       FDRE (Prop_fdre_C_Q)         0.419    -1.720 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         3.535     1.815    inst_spi_master/AR[0]
    SLICE_X113Y99        FDCE                                         f  inst_spi_master/reg_o_rx_data_sr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.690    18.098    inst_spi_master/CLK
    SLICE_X113Y99        FDCE                                         r  inst_spi_master/reg_o_rx_data_sr_reg[3]/C
                         clock pessimism             -0.514    17.584
                         clock uncertainty           -0.072    17.512
    SLICE_X113Y99        FDCE (Recov_fdce_C_CLR)     -0.577    16.935    inst_spi_master/reg_o_rx_data_sr_reg[3]
  -------------------------------------------------------------------
                         required time                         16.935
                         arrival time                          -1.815
  -------------------------------------------------------------------
                         slack                                 15.120

Slack (MET) :             15.192ns  (required time - arrival time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_regfile/reg_led_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.218ns  (logic 0.419ns (9.933%)  route 3.799ns (90.067%))
  Logic Levels:           0
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.728ns = ( 18.272 - 20.000 )
    Source Clock Delay      (SCD):    -2.139ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.981    -2.139    inst_olo_base_sys_reset_gen/Clk
    SLICE_X101Y102       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y102       FDRE (Prop_fdre_C_Q)         0.419    -1.720 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         3.799     2.080    inst_regfile/AR[0]
    SLICE_X112Y100       FDPE                                         f  inst_regfile/reg_led_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.864    18.272    inst_regfile/CLK
    SLICE_X112Y100       FDPE                                         r  inst_regfile/reg_led_reg/C
                         clock pessimism             -0.396    17.876
                         clock uncertainty           -0.072    17.805
    SLICE_X112Y100       FDPE (Recov_fdpe_C_PRE)     -0.533    17.272    inst_regfile/reg_led_reg
  -------------------------------------------------------------------
                         required time                         17.272
                         arrival time                          -2.080
  -------------------------------------------------------------------
                         slack                                 15.192

Slack (MET) :             15.192ns  (required time - arrival time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_spi_master/O_RX_DATA_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.218ns  (logic 0.419ns (9.933%)  route 3.799ns (90.067%))
  Logic Levels:           0
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.728ns = ( 18.272 - 20.000 )
    Source Clock Delay      (SCD):    -2.139ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.981    -2.139    inst_olo_base_sys_reset_gen/Clk
    SLICE_X101Y102       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y102       FDRE (Prop_fdre_C_Q)         0.419    -1.720 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         3.799     2.080    inst_spi_master/AR[0]
    SLICE_X112Y100       FDCE                                         f  inst_spi_master/O_RX_DATA_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.864    18.272    inst_spi_master/CLK
    SLICE_X112Y100       FDCE                                         r  inst_spi_master/O_RX_DATA_reg[0]/C
                         clock pessimism             -0.396    17.876
                         clock uncertainty           -0.072    17.805
    SLICE_X112Y100       FDCE (Recov_fdce_C_CLR)     -0.533    17.272    inst_spi_master/O_RX_DATA_reg[0]
  -------------------------------------------------------------------
                         required time                         17.272
                         arrival time                          -2.080
  -------------------------------------------------------------------
                         slack                                 15.192

Slack (MET) :             15.206ns  (required time - arrival time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_spi_master/reg_o_rx_data_sr_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.954ns  (logic 0.419ns (10.598%)  route 3.535ns (89.402%))
  Logic Levels:           0
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.902ns = ( 18.098 - 20.000 )
    Source Clock Delay      (SCD):    -2.139ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.981    -2.139    inst_olo_base_sys_reset_gen/Clk
    SLICE_X101Y102       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y102       FDRE (Prop_fdre_C_Q)         0.419    -1.720 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         3.535     1.815    inst_spi_master/AR[0]
    SLICE_X112Y99        FDCE                                         f  inst_spi_master/reg_o_rx_data_sr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.690    18.098    inst_spi_master/CLK
    SLICE_X112Y99        FDCE                                         r  inst_spi_master/reg_o_rx_data_sr_reg[4]/C
                         clock pessimism             -0.514    17.584
                         clock uncertainty           -0.072    17.512
    SLICE_X112Y99        FDCE (Recov_fdce_C_CLR)     -0.491    17.021    inst_spi_master/reg_o_rx_data_sr_reg[4]
  -------------------------------------------------------------------
                         required time                         17.021
                         arrival time                          -1.815
  -------------------------------------------------------------------
                         slack                                 15.206

Slack (MET) :             15.206ns  (required time - arrival time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_spi_master/reg_o_rx_data_sr_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.954ns  (logic 0.419ns (10.598%)  route 3.535ns (89.402%))
  Logic Levels:           0
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.902ns = ( 18.098 - 20.000 )
    Source Clock Delay      (SCD):    -2.139ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.981    -2.139    inst_olo_base_sys_reset_gen/Clk
    SLICE_X101Y102       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y102       FDRE (Prop_fdre_C_Q)         0.419    -1.720 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         3.535     1.815    inst_spi_master/AR[0]
    SLICE_X112Y99        FDCE                                         f  inst_spi_master/reg_o_rx_data_sr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.690    18.098    inst_spi_master/CLK
    SLICE_X112Y99        FDCE                                         r  inst_spi_master/reg_o_rx_data_sr_reg[5]/C
                         clock pessimism             -0.514    17.584
                         clock uncertainty           -0.072    17.512
    SLICE_X112Y99        FDCE (Recov_fdce_C_CLR)     -0.491    17.021    inst_spi_master/reg_o_rx_data_sr_reg[5]
  -------------------------------------------------------------------
                         required time                         17.021
                         arrival time                          -1.815
  -------------------------------------------------------------------
                         slack                                 15.206

Slack (MET) :             15.206ns  (required time - arrival time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_spi_master/reg_o_rx_data_sr_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.954ns  (logic 0.419ns (10.598%)  route 3.535ns (89.402%))
  Logic Levels:           0
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.902ns = ( 18.098 - 20.000 )
    Source Clock Delay      (SCD):    -2.139ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.981    -2.139    inst_olo_base_sys_reset_gen/Clk
    SLICE_X101Y102       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y102       FDRE (Prop_fdre_C_Q)         0.419    -1.720 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         3.535     1.815    inst_spi_master/AR[0]
    SLICE_X112Y99        FDCE                                         f  inst_spi_master/reg_o_rx_data_sr_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.690    18.098    inst_spi_master/CLK
    SLICE_X112Y99        FDCE                                         r  inst_spi_master/reg_o_rx_data_sr_reg[6]/C
                         clock pessimism             -0.514    17.584
                         clock uncertainty           -0.072    17.512
    SLICE_X112Y99        FDCE (Recov_fdce_C_CLR)     -0.491    17.021    inst_spi_master/reg_o_rx_data_sr_reg[6]
  -------------------------------------------------------------------
                         required time                         17.021
                         arrival time                          -1.815
  -------------------------------------------------------------------
                         slack                                 15.206

Slack (MET) :             15.206ns  (required time - arrival time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_spi_master/reg_o_rx_data_sr_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.954ns  (logic 0.419ns (10.598%)  route 3.535ns (89.402%))
  Logic Levels:           0
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.902ns = ( 18.098 - 20.000 )
    Source Clock Delay      (SCD):    -2.139ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.981    -2.139    inst_olo_base_sys_reset_gen/Clk
    SLICE_X101Y102       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y102       FDRE (Prop_fdre_C_Q)         0.419    -1.720 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         3.535     1.815    inst_spi_master/AR[0]
    SLICE_X112Y99        FDCE                                         f  inst_spi_master/reg_o_rx_data_sr_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.690    18.098    inst_spi_master/CLK
    SLICE_X112Y99        FDCE                                         r  inst_spi_master/reg_o_rx_data_sr_reg[7]/C
                         clock pessimism             -0.514    17.584
                         clock uncertainty           -0.072    17.512
    SLICE_X112Y99        FDCE (Recov_fdce_C_CLR)     -0.491    17.021    inst_spi_master/reg_o_rx_data_sr_reg[7]
  -------------------------------------------------------------------
                         required time                         17.021
                         arrival time                          -1.815
  -------------------------------------------------------------------
                         slack                                 15.206





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/inst_uart_rx/FSM_onehot_current_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.128ns (28.603%)  route 0.320ns (71.397%))
  Logic Levels:           0
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.199ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.693    -0.433    inst_olo_base_sys_reset_gen/Clk
    SLICE_X101Y102       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y102       FDRE (Prop_fdre_C_Q)         0.128    -0.305 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         0.320     0.014    inst_uart/inst_uart_rx/RstOut
    SLICE_X102Y107       FDCE                                         f  inst_uart/inst_uart_rx/FSM_onehot_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.965    -0.199    inst_uart/inst_uart_rx/clk_out1
    SLICE_X102Y107       FDCE                                         r  inst_uart/inst_uart_rx/FSM_onehot_current_state_reg[2]/C
                         clock pessimism             -0.200    -0.399
    SLICE_X102Y107       FDCE (Remov_fdce_C_CLR)     -0.120    -0.519    inst_uart/inst_uart_rx/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.519
                         arrival time                           0.014
  -------------------------------------------------------------------
                         slack                                  0.534

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/inst_uart_rx/FSM_onehot_current_state_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.128ns (28.603%)  route 0.320ns (71.397%))
  Logic Levels:           0
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.199ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.693    -0.433    inst_olo_base_sys_reset_gen/Clk
    SLICE_X101Y102       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y102       FDRE (Prop_fdre_C_Q)         0.128    -0.305 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         0.320     0.014    inst_uart/inst_uart_rx/RstOut
    SLICE_X102Y107       FDCE                                         f  inst_uart/inst_uart_rx/FSM_onehot_current_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.965    -0.199    inst_uart/inst_uart_rx/clk_out1
    SLICE_X102Y107       FDCE                                         r  inst_uart/inst_uart_rx/FSM_onehot_current_state_reg[6]/C
                         clock pessimism             -0.200    -0.399
    SLICE_X102Y107       FDCE (Remov_fdce_C_CLR)     -0.120    -0.519    inst_uart/inst_uart_rx/FSM_onehot_current_state_reg[6]
  -------------------------------------------------------------------
                         required time                          0.519
                         arrival time                           0.014
  -------------------------------------------------------------------
                         slack                                  0.534

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/inst_uart_rx/bit_counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.128ns (28.603%)  route 0.320ns (71.397%))
  Logic Levels:           0
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.199ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.693    -0.433    inst_olo_base_sys_reset_gen/Clk
    SLICE_X101Y102       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y102       FDRE (Prop_fdre_C_Q)         0.128    -0.305 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         0.320     0.014    inst_uart/inst_uart_rx/RstOut
    SLICE_X102Y107       FDCE                                         f  inst_uart/inst_uart_rx/bit_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.965    -0.199    inst_uart/inst_uart_rx/clk_out1
    SLICE_X102Y107       FDCE                                         r  inst_uart/inst_uart_rx/bit_counter_reg[1]/C
                         clock pessimism             -0.200    -0.399
    SLICE_X102Y107       FDCE (Remov_fdce_C_CLR)     -0.120    -0.519    inst_uart/inst_uart_rx/bit_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.519
                         arrival time                           0.014
  -------------------------------------------------------------------
                         slack                                  0.534

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/inst_uart_rx/FSM_onehot_current_state_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.128ns (27.689%)  route 0.334ns (72.311%))
  Logic Levels:           0
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.198ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.693    -0.433    inst_olo_base_sys_reset_gen/Clk
    SLICE_X101Y102       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y102       FDRE (Prop_fdre_C_Q)         0.128    -0.305 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         0.334     0.029    inst_uart/inst_uart_rx/RstOut
    SLICE_X104Y107       FDCE                                         f  inst_uart/inst_uart_rx/FSM_onehot_current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.966    -0.198    inst_uart/inst_uart_rx/clk_out1
    SLICE_X104Y107       FDCE                                         r  inst_uart/inst_uart_rx/FSM_onehot_current_state_reg[4]/C
                         clock pessimism             -0.200    -0.398
    SLICE_X104Y107       FDCE (Remov_fdce_C_CLR)     -0.120    -0.518    inst_uart/inst_uart_rx/FSM_onehot_current_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.518
                         arrival time                           0.029
  -------------------------------------------------------------------
                         slack                                  0.547

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/inst_uart_rx/FSM_onehot_current_state_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.128ns (27.689%)  route 0.334ns (72.311%))
  Logic Levels:           0
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.198ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.693    -0.433    inst_olo_base_sys_reset_gen/Clk
    SLICE_X101Y102       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y102       FDRE (Prop_fdre_C_Q)         0.128    -0.305 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         0.334     0.029    inst_uart/inst_uart_rx/RstOut
    SLICE_X104Y107       FDCE                                         f  inst_uart/inst_uart_rx/FSM_onehot_current_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.966    -0.198    inst_uart/inst_uart_rx/clk_out1
    SLICE_X104Y107       FDCE                                         r  inst_uart/inst_uart_rx/FSM_onehot_current_state_reg[5]/C
                         clock pessimism             -0.200    -0.398
    SLICE_X104Y107       FDCE (Remov_fdce_C_CLR)     -0.120    -0.518    inst_uart/inst_uart_rx/FSM_onehot_current_state_reg[5]
  -------------------------------------------------------------------
                         required time                          0.518
                         arrival time                           0.029
  -------------------------------------------------------------------
                         slack                                  0.547

Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/inst_uart_rx/i_uart_rx_filtered_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.128ns (27.689%)  route 0.334ns (72.311%))
  Logic Levels:           0
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.198ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.693    -0.433    inst_olo_base_sys_reset_gen/Clk
    SLICE_X101Y102       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y102       FDRE (Prop_fdre_C_Q)         0.128    -0.305 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         0.334     0.029    inst_uart/inst_uart_rx/RstOut
    SLICE_X104Y107       FDPE                                         f  inst_uart/inst_uart_rx/i_uart_rx_filtered_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.966    -0.198    inst_uart/inst_uart_rx/clk_out1
    SLICE_X104Y107       FDPE                                         r  inst_uart/inst_uart_rx/i_uart_rx_filtered_reg/C
                         clock pessimism             -0.200    -0.398
    SLICE_X104Y107       FDPE (Remov_fdpe_C_PRE)     -0.124    -0.522    inst_uart/inst_uart_rx/i_uart_rx_filtered_reg
  -------------------------------------------------------------------
                         required time                          0.522
                         arrival time                           0.029
  -------------------------------------------------------------------
                         slack                                  0.551

Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/inst_uart_rx/i_uart_rx_sr_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.128ns (27.689%)  route 0.334ns (72.311%))
  Logic Levels:           0
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.198ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.693    -0.433    inst_olo_base_sys_reset_gen/Clk
    SLICE_X101Y102       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y102       FDRE (Prop_fdre_C_Q)         0.128    -0.305 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         0.334     0.029    inst_uart/inst_uart_rx/RstOut
    SLICE_X104Y107       FDPE                                         f  inst_uart/inst_uart_rx/i_uart_rx_sr_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.966    -0.198    inst_uart/inst_uart_rx/clk_out1
    SLICE_X104Y107       FDPE                                         r  inst_uart/inst_uart_rx/i_uart_rx_sr_reg[0]/C
                         clock pessimism             -0.200    -0.398
    SLICE_X104Y107       FDPE (Remov_fdpe_C_PRE)     -0.124    -0.522    inst_uart/inst_uart_rx/i_uart_rx_sr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.522
                         arrival time                           0.029
  -------------------------------------------------------------------
                         slack                                  0.551

Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/inst_uart_rx/i_uart_rx_sr_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.128ns (27.689%)  route 0.334ns (72.311%))
  Logic Levels:           0
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.198ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.693    -0.433    inst_olo_base_sys_reset_gen/Clk
    SLICE_X101Y102       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y102       FDRE (Prop_fdre_C_Q)         0.128    -0.305 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         0.334     0.029    inst_uart/inst_uart_rx/RstOut
    SLICE_X104Y107       FDPE                                         f  inst_uart/inst_uart_rx/i_uart_rx_sr_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.966    -0.198    inst_uart/inst_uart_rx/clk_out1
    SLICE_X104Y107       FDPE                                         r  inst_uart/inst_uart_rx/i_uart_rx_sr_reg[1]/C
                         clock pessimism             -0.200    -0.398
    SLICE_X104Y107       FDPE (Remov_fdpe_C_PRE)     -0.124    -0.522    inst_uart/inst_uart_rx/i_uart_rx_sr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.522
                         arrival time                           0.029
  -------------------------------------------------------------------
                         slack                                  0.551

Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/inst_uart_rx/i_uart_rx_sr_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.128ns (27.689%)  route 0.334ns (72.311%))
  Logic Levels:           0
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.198ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.693    -0.433    inst_olo_base_sys_reset_gen/Clk
    SLICE_X101Y102       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y102       FDRE (Prop_fdre_C_Q)         0.128    -0.305 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         0.334     0.029    inst_uart/inst_uart_rx/RstOut
    SLICE_X104Y107       FDPE                                         f  inst_uart/inst_uart_rx/i_uart_rx_sr_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.966    -0.198    inst_uart/inst_uart_rx/clk_out1
    SLICE_X104Y107       FDPE                                         r  inst_uart/inst_uart_rx/i_uart_rx_sr_reg[2]/C
                         clock pessimism             -0.200    -0.398
    SLICE_X104Y107       FDPE (Remov_fdpe_C_PRE)     -0.124    -0.522    inst_uart/inst_uart_rx/i_uart_rx_sr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.522
                         arrival time                           0.029
  -------------------------------------------------------------------
                         slack                                  0.551

Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/inst_uart_rx/i_uart_rx_sr_reg[3]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.128ns (27.689%)  route 0.334ns (72.311%))
  Logic Levels:           0
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.198ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.693    -0.433    inst_olo_base_sys_reset_gen/Clk
    SLICE_X101Y102       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y102       FDRE (Prop_fdre_C_Q)         0.128    -0.305 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         0.334     0.029    inst_uart/inst_uart_rx/RstOut
    SLICE_X104Y107       FDPE                                         f  inst_uart/inst_uart_rx/i_uart_rx_sr_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.966    -0.198    inst_uart/inst_uart_rx/clk_out1
    SLICE_X104Y107       FDPE                                         r  inst_uart/inst_uart_rx/i_uart_rx_sr_reg[3]/C
                         clock pessimism             -0.200    -0.398
    SLICE_X104Y107       FDPE (Remov_fdpe_C_PRE)     -0.124    -0.522    inst_uart/inst_uart_rx/i_uart_rx_sr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.522
                         arrival time                           0.029
  -------------------------------------------------------------------
                         slack                                  0.551





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       12.307ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.473ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.307ns  (required time - arrival time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/O_RED_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.146ns  (logic 0.478ns (22.273%)  route 1.668ns (77.727%))
  Logic Levels:           0
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.905ns = ( 13.480 - 15.385 )
    Source Clock Delay      (SCD):    -2.139ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.981    -2.139    inst_olo_base_vga_reset_gen/Clk
    SLICE_X104Y102       FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y102       FDRE (Prop_fdre_C_Q)         0.478    -1.661 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          1.668     0.008    inst_vga/AR[0]
    SLICE_X106Y97        FDCE                                         f  inst_vga/O_RED_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.687    13.480    inst_vga/CLK
    SLICE_X106Y97        FDCE                                         r  inst_vga/O_RED_reg[1]/C
                         clock pessimism             -0.514    12.966
                         clock uncertainty           -0.069    12.897
    SLICE_X106Y97        FDCE (Recov_fdce_C_CLR)     -0.582    12.315    inst_vga/O_RED_reg[1]
  -------------------------------------------------------------------
                         required time                         12.315
                         arrival time                          -0.008
  -------------------------------------------------------------------
                         slack                                 12.307

Slack (MET) :             12.312ns  (required time - arrival time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/O_BLUE_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.478ns (22.318%)  route 1.664ns (77.682%))
  Logic Levels:           0
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.905ns = ( 13.480 - 15.385 )
    Source Clock Delay      (SCD):    -2.139ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.981    -2.139    inst_olo_base_vga_reset_gen/Clk
    SLICE_X104Y102       FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y102       FDRE (Prop_fdre_C_Q)         0.478    -1.661 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          1.664     0.003    inst_vga/AR[0]
    SLICE_X107Y97        FDCE                                         f  inst_vga/O_BLUE_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.687    13.480    inst_vga/CLK
    SLICE_X107Y97        FDCE                                         r  inst_vga/O_BLUE_reg[2]/C
                         clock pessimism             -0.514    12.966
                         clock uncertainty           -0.069    12.897
    SLICE_X107Y97        FDCE (Recov_fdce_C_CLR)     -0.582    12.315    inst_vga/O_BLUE_reg[2]
  -------------------------------------------------------------------
                         required time                         12.315
                         arrival time                          -0.003
  -------------------------------------------------------------------
                         slack                                 12.312

Slack (MET) :             12.312ns  (required time - arrival time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/O_BLUE_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.478ns (22.318%)  route 1.664ns (77.682%))
  Logic Levels:           0
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.905ns = ( 13.480 - 15.385 )
    Source Clock Delay      (SCD):    -2.139ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.981    -2.139    inst_olo_base_vga_reset_gen/Clk
    SLICE_X104Y102       FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y102       FDRE (Prop_fdre_C_Q)         0.478    -1.661 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          1.664     0.003    inst_vga/AR[0]
    SLICE_X107Y97        FDCE                                         f  inst_vga/O_BLUE_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.687    13.480    inst_vga/CLK
    SLICE_X107Y97        FDCE                                         r  inst_vga/O_BLUE_reg[3]/C
                         clock pessimism             -0.514    12.966
                         clock uncertainty           -0.069    12.897
    SLICE_X107Y97        FDCE (Recov_fdce_C_CLR)     -0.582    12.315    inst_vga/O_BLUE_reg[3]
  -------------------------------------------------------------------
                         required time                         12.315
                         arrival time                          -0.003
  -------------------------------------------------------------------
                         slack                                 12.312

Slack (MET) :             12.312ns  (required time - arrival time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/O_GREEN_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.478ns (22.318%)  route 1.664ns (77.682%))
  Logic Levels:           0
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.905ns = ( 13.480 - 15.385 )
    Source Clock Delay      (SCD):    -2.139ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.981    -2.139    inst_olo_base_vga_reset_gen/Clk
    SLICE_X104Y102       FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y102       FDRE (Prop_fdre_C_Q)         0.478    -1.661 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          1.664     0.003    inst_vga/AR[0]
    SLICE_X107Y97        FDCE                                         f  inst_vga/O_GREEN_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.687    13.480    inst_vga/CLK
    SLICE_X107Y97        FDCE                                         r  inst_vga/O_GREEN_reg[2]/C
                         clock pessimism             -0.514    12.966
                         clock uncertainty           -0.069    12.897
    SLICE_X107Y97        FDCE (Recov_fdce_C_CLR)     -0.582    12.315    inst_vga/O_GREEN_reg[2]
  -------------------------------------------------------------------
                         required time                         12.315
                         arrival time                          -0.003
  -------------------------------------------------------------------
                         slack                                 12.312

Slack (MET) :             12.312ns  (required time - arrival time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/O_RED_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.478ns (22.318%)  route 1.664ns (77.682%))
  Logic Levels:           0
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.905ns = ( 13.480 - 15.385 )
    Source Clock Delay      (SCD):    -2.139ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.981    -2.139    inst_olo_base_vga_reset_gen/Clk
    SLICE_X104Y102       FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y102       FDRE (Prop_fdre_C_Q)         0.478    -1.661 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          1.664     0.003    inst_vga/AR[0]
    SLICE_X107Y97        FDCE                                         f  inst_vga/O_RED_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.687    13.480    inst_vga/CLK
    SLICE_X107Y97        FDCE                                         r  inst_vga/O_RED_reg[3]/C
                         clock pessimism             -0.514    12.966
                         clock uncertainty           -0.069    12.897
    SLICE_X107Y97        FDCE (Recov_fdce_C_CLR)     -0.582    12.315    inst_vga/O_RED_reg[3]
  -------------------------------------------------------------------
                         required time                         12.315
                         arrival time                          -0.003
  -------------------------------------------------------------------
                         slack                                 12.312

Slack (MET) :             12.457ns  (required time - arrival time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/O_BLUE_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.996ns  (logic 0.478ns (23.945%)  route 1.518ns (76.055%))
  Logic Levels:           0
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.905ns = ( 13.480 - 15.385 )
    Source Clock Delay      (SCD):    -2.139ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.981    -2.139    inst_olo_base_vga_reset_gen/Clk
    SLICE_X104Y102       FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y102       FDRE (Prop_fdre_C_Q)         0.478    -1.661 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          1.518    -0.142    inst_vga/AR[0]
    SLICE_X106Y98        FDCE                                         f  inst_vga/O_BLUE_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.687    13.480    inst_vga/CLK
    SLICE_X106Y98        FDCE                                         r  inst_vga/O_BLUE_reg[0]/C
                         clock pessimism             -0.514    12.966
                         clock uncertainty           -0.069    12.897
    SLICE_X106Y98        FDCE (Recov_fdce_C_CLR)     -0.582    12.315    inst_vga/O_BLUE_reg[0]
  -------------------------------------------------------------------
                         required time                         12.315
                         arrival time                           0.142
  -------------------------------------------------------------------
                         slack                                 12.457

Slack (MET) :             12.457ns  (required time - arrival time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/O_GREEN_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.996ns  (logic 0.478ns (23.945%)  route 1.518ns (76.055%))
  Logic Levels:           0
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.905ns = ( 13.480 - 15.385 )
    Source Clock Delay      (SCD):    -2.139ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.981    -2.139    inst_olo_base_vga_reset_gen/Clk
    SLICE_X104Y102       FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y102       FDRE (Prop_fdre_C_Q)         0.478    -1.661 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          1.518    -0.142    inst_vga/AR[0]
    SLICE_X106Y98        FDCE                                         f  inst_vga/O_GREEN_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.687    13.480    inst_vga/CLK
    SLICE_X106Y98        FDCE                                         r  inst_vga/O_GREEN_reg[0]/C
                         clock pessimism             -0.514    12.966
                         clock uncertainty           -0.069    12.897
    SLICE_X106Y98        FDCE (Recov_fdce_C_CLR)     -0.582    12.315    inst_vga/O_GREEN_reg[0]
  -------------------------------------------------------------------
                         required time                         12.315
                         arrival time                           0.142
  -------------------------------------------------------------------
                         slack                                 12.457

Slack (MET) :             12.457ns  (required time - arrival time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/O_GREEN_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.996ns  (logic 0.478ns (23.945%)  route 1.518ns (76.055%))
  Logic Levels:           0
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.905ns = ( 13.480 - 15.385 )
    Source Clock Delay      (SCD):    -2.139ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.981    -2.139    inst_olo_base_vga_reset_gen/Clk
    SLICE_X104Y102       FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y102       FDRE (Prop_fdre_C_Q)         0.478    -1.661 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          1.518    -0.142    inst_vga/AR[0]
    SLICE_X106Y98        FDCE                                         f  inst_vga/O_GREEN_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.687    13.480    inst_vga/CLK
    SLICE_X106Y98        FDCE                                         r  inst_vga/O_GREEN_reg[1]/C
                         clock pessimism             -0.514    12.966
                         clock uncertainty           -0.069    12.897
    SLICE_X106Y98        FDCE (Recov_fdce_C_CLR)     -0.582    12.315    inst_vga/O_GREEN_reg[1]
  -------------------------------------------------------------------
                         required time                         12.315
                         arrival time                           0.142
  -------------------------------------------------------------------
                         slack                                 12.457

Slack (MET) :             12.457ns  (required time - arrival time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/O_RED_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.996ns  (logic 0.478ns (23.945%)  route 1.518ns (76.055%))
  Logic Levels:           0
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.905ns = ( 13.480 - 15.385 )
    Source Clock Delay      (SCD):    -2.139ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.981    -2.139    inst_olo_base_vga_reset_gen/Clk
    SLICE_X104Y102       FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y102       FDRE (Prop_fdre_C_Q)         0.478    -1.661 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          1.518    -0.142    inst_vga/AR[0]
    SLICE_X106Y98        FDCE                                         f  inst_vga/O_RED_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.687    13.480    inst_vga/CLK
    SLICE_X106Y98        FDCE                                         r  inst_vga/O_RED_reg[0]/C
                         clock pessimism             -0.514    12.966
                         clock uncertainty           -0.069    12.897
    SLICE_X106Y98        FDCE (Recov_fdce_C_CLR)     -0.582    12.315    inst_vga/O_RED_reg[0]
  -------------------------------------------------------------------
                         required time                         12.315
                         arrival time                           0.142
  -------------------------------------------------------------------
                         slack                                 12.457

Slack (MET) :             12.608ns  (required time - arrival time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/O_BLUE_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.845ns  (logic 0.478ns (25.901%)  route 1.367ns (74.099%))
  Logic Levels:           0
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.905ns = ( 13.480 - 15.385 )
    Source Clock Delay      (SCD):    -2.139ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.981    -2.139    inst_olo_base_vga_reset_gen/Clk
    SLICE_X104Y102       FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y102       FDRE (Prop_fdre_C_Q)         0.478    -1.661 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          1.367    -0.293    inst_vga/AR[0]
    SLICE_X106Y99        FDCE                                         f  inst_vga/O_BLUE_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.687    13.480    inst_vga/CLK
    SLICE_X106Y99        FDCE                                         r  inst_vga/O_BLUE_reg[1]/C
                         clock pessimism             -0.514    12.966
                         clock uncertainty           -0.069    12.897
    SLICE_X106Y99        FDCE (Recov_fdce_C_CLR)     -0.582    12.315    inst_vga/O_BLUE_reg[1]
  -------------------------------------------------------------------
                         required time                         12.315
                         arrival time                           0.293
  -------------------------------------------------------------------
                         slack                                 12.608





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/vertical_count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.148ns (40.294%)  route 0.219ns (59.706%))
  Logic Levels:           0
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.693    -0.433    inst_olo_base_vga_reset_gen/Clk
    SLICE_X104Y102       FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y102       FDRE (Prop_fdre_C_Q)         0.148    -0.285 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          0.219    -0.066    inst_vga/AR[0]
    SLICE_X104Y104       FDCE                                         f  inst_vga/vertical_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.967    -0.197    inst_vga/CLK
    SLICE_X104Y104       FDCE                                         r  inst_vga/vertical_count_reg[2]/C
                         clock pessimism             -0.221    -0.418
    SLICE_X104Y104       FDCE (Remov_fdce_C_CLR)     -0.121    -0.539    inst_vga/vertical_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.539
                         arrival time                          -0.066
  -------------------------------------------------------------------
                         slack                                  0.473

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/vertical_count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.148ns (40.294%)  route 0.219ns (59.706%))
  Logic Levels:           0
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.693    -0.433    inst_olo_base_vga_reset_gen/Clk
    SLICE_X104Y102       FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y102       FDRE (Prop_fdre_C_Q)         0.148    -0.285 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          0.219    -0.066    inst_vga/AR[0]
    SLICE_X104Y104       FDCE                                         f  inst_vga/vertical_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.967    -0.197    inst_vga/CLK
    SLICE_X104Y104       FDCE                                         r  inst_vga/vertical_count_reg[3]/C
                         clock pessimism             -0.221    -0.418
    SLICE_X104Y104       FDCE (Remov_fdce_C_CLR)     -0.121    -0.539    inst_vga/vertical_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.539
                         arrival time                          -0.066
  -------------------------------------------------------------------
                         slack                                  0.473

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/vertical_count_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.148ns (40.294%)  route 0.219ns (59.706%))
  Logic Levels:           0
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.693    -0.433    inst_olo_base_vga_reset_gen/Clk
    SLICE_X104Y102       FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y102       FDRE (Prop_fdre_C_Q)         0.148    -0.285 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          0.219    -0.066    inst_vga/AR[0]
    SLICE_X104Y104       FDCE                                         f  inst_vga/vertical_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.967    -0.197    inst_vga/CLK
    SLICE_X104Y104       FDCE                                         r  inst_vga/vertical_count_reg[4]/C
                         clock pessimism             -0.221    -0.418
    SLICE_X104Y104       FDCE (Remov_fdce_C_CLR)     -0.121    -0.539    inst_vga/vertical_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.539
                         arrival time                          -0.066
  -------------------------------------------------------------------
                         slack                                  0.473

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/vertical_count_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.148ns (40.294%)  route 0.219ns (59.706%))
  Logic Levels:           0
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.693    -0.433    inst_olo_base_vga_reset_gen/Clk
    SLICE_X104Y102       FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y102       FDRE (Prop_fdre_C_Q)         0.148    -0.285 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          0.219    -0.066    inst_vga/AR[0]
    SLICE_X104Y104       FDCE                                         f  inst_vga/vertical_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.967    -0.197    inst_vga/CLK
    SLICE_X104Y104       FDCE                                         r  inst_vga/vertical_count_reg[7]/C
                         clock pessimism             -0.221    -0.418
    SLICE_X104Y104       FDCE (Remov_fdce_C_CLR)     -0.121    -0.539    inst_vga/vertical_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.539
                         arrival time                          -0.066
  -------------------------------------------------------------------
                         slack                                  0.473

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/vertical_count_reg[8]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.148ns (40.294%)  route 0.219ns (59.706%))
  Logic Levels:           0
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.693    -0.433    inst_olo_base_vga_reset_gen/Clk
    SLICE_X104Y102       FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y102       FDRE (Prop_fdre_C_Q)         0.148    -0.285 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          0.219    -0.066    inst_vga/AR[0]
    SLICE_X104Y104       FDCE                                         f  inst_vga/vertical_count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.967    -0.197    inst_vga/CLK
    SLICE_X104Y104       FDCE                                         r  inst_vga/vertical_count_reg[8]/C
                         clock pessimism             -0.221    -0.418
    SLICE_X104Y104       FDCE (Remov_fdce_C_CLR)     -0.121    -0.539    inst_vga/vertical_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.539
                         arrival time                          -0.066
  -------------------------------------------------------------------
                         slack                                  0.473

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/vertical_count_reg[9]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.148ns (40.294%)  route 0.219ns (59.706%))
  Logic Levels:           0
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.693    -0.433    inst_olo_base_vga_reset_gen/Clk
    SLICE_X104Y102       FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y102       FDRE (Prop_fdre_C_Q)         0.148    -0.285 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          0.219    -0.066    inst_vga/AR[0]
    SLICE_X104Y104       FDCE                                         f  inst_vga/vertical_count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.967    -0.197    inst_vga/CLK
    SLICE_X104Y104       FDCE                                         r  inst_vga/vertical_count_reg[9]/C
                         clock pessimism             -0.221    -0.418
    SLICE_X104Y104       FDCE (Remov_fdce_C_CLR)     -0.121    -0.539    inst_vga/vertical_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.539
                         arrival time                          -0.066
  -------------------------------------------------------------------
                         slack                                  0.473

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/O_VSYNC_reg/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.148ns (40.294%)  route 0.219ns (59.706%))
  Logic Levels:           0
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.693    -0.433    inst_olo_base_vga_reset_gen/Clk
    SLICE_X104Y102       FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y102       FDRE (Prop_fdre_C_Q)         0.148    -0.285 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          0.219    -0.066    inst_vga/AR[0]
    SLICE_X105Y104       FDCE                                         f  inst_vga/O_VSYNC_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.967    -0.197    inst_vga/CLK
    SLICE_X105Y104       FDCE                                         r  inst_vga/O_VSYNC_reg/C
                         clock pessimism             -0.221    -0.418
    SLICE_X105Y104       FDCE (Remov_fdce_C_CLR)     -0.146    -0.564    inst_vga/O_VSYNC_reg
  -------------------------------------------------------------------
                         required time                          0.564
                         arrival time                          -0.066
  -------------------------------------------------------------------
                         slack                                  0.498

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/horizontal_count_reg[10]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.148ns (35.153%)  route 0.273ns (64.847%))
  Logic Levels:           0
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.693    -0.433    inst_olo_base_vga_reset_gen/Clk
    SLICE_X104Y102       FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y102       FDRE (Prop_fdre_C_Q)         0.148    -0.285 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          0.273    -0.012    inst_vga/AR[0]
    SLICE_X102Y101       FDCE                                         f  inst_vga/horizontal_count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.967    -0.197    inst_vga/CLK
    SLICE_X102Y101       FDCE                                         r  inst_vga/horizontal_count_reg[10]/C
                         clock pessimism             -0.200    -0.397
    SLICE_X102Y101       FDCE (Remov_fdce_C_CLR)     -0.121    -0.518    inst_vga/horizontal_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.518
                         arrival time                          -0.012
  -------------------------------------------------------------------
                         slack                                  0.506

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/horizontal_count_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.148ns (35.153%)  route 0.273ns (64.847%))
  Logic Levels:           0
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.693    -0.433    inst_olo_base_vga_reset_gen/Clk
    SLICE_X104Y102       FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y102       FDRE (Prop_fdre_C_Q)         0.148    -0.285 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          0.273    -0.012    inst_vga/AR[0]
    SLICE_X102Y101       FDCE                                         f  inst_vga/horizontal_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.967    -0.197    inst_vga/CLK
    SLICE_X102Y101       FDCE                                         r  inst_vga/horizontal_count_reg[7]/C
                         clock pessimism             -0.200    -0.397
    SLICE_X102Y101       FDCE (Remov_fdce_C_CLR)     -0.121    -0.518    inst_vga/horizontal_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.518
                         arrival time                          -0.012
  -------------------------------------------------------------------
                         slack                                  0.506

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/O_HSYNC_reg/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.148ns (35.153%)  route 0.273ns (64.847%))
  Logic Levels:           0
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.693    -0.433    inst_olo_base_vga_reset_gen/Clk
    SLICE_X104Y102       FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y102       FDRE (Prop_fdre_C_Q)         0.148    -0.285 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          0.273    -0.012    inst_vga/AR[0]
    SLICE_X103Y101       FDCE                                         f  inst_vga/O_HSYNC_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.967    -0.197    inst_vga/CLK
    SLICE_X103Y101       FDCE                                         r  inst_vga/O_HSYNC_reg/C
                         clock pessimism             -0.200    -0.397
    SLICE_X103Y101       FDCE (Remov_fdce_C_CLR)     -0.146    -0.543    inst_vga/O_HSYNC_reg
  -------------------------------------------------------------------
                         required time                          0.543
                         arrival time                          -0.012
  -------------------------------------------------------------------
                         slack                                  0.531





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+----------------+---------+-------+---------------+---------+---------------+---------+--------------------+
Reference | Input          | IO Reg  | Delay |     Setup(ns) | Process |      Hold(ns) | Process | Internal           |
Clock     | Port           | Type    | Type  | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock              |
----------+----------------+---------+-------+---------------+---------+---------------+---------+--------------------+
PAD_I_CLK | PAD_I_MISO     | FDCE    | -     |     9.823 (r) | SLOW    |    -3.478 (r) | FAST    | clk_out1_clk_wiz_0 |
PAD_I_CLK | PAD_I_RST_P    | FDPE    | -     |     6.708 (r) | SLOW    |    -1.806 (r) | FAST    | clk_out1_clk_wiz_0 |
PAD_I_CLK | PAD_I_SWITCH_0 | FDRE    | -     |     2.575 (r) | SLOW    |             - | -       | clk_out1_clk_wiz_0 |
PAD_I_CLK | PAD_I_SWITCH_1 | FDRE    | -     |     1.904 (r) | SLOW    |             - | -       | clk_out1_clk_wiz_0 |
PAD_I_CLK | PAD_I_SWITCH_2 | FDRE    | -     |     1.891 (r) | SLOW    |             - | -       | clk_out1_clk_wiz_0 |
PAD_I_CLK | PAD_I_UART_RX  | FDPE    | -     |     9.240 (r) | SLOW    |    -3.082 (r) | FAST    | clk_out1_clk_wiz_0 |
PAD_I_CLK | PAD_I_RST_P    | FDPE    | -     |     6.703 (r) | SLOW    |    -1.830 (r) | FAST    | clk_out2_clk_wiz_0 |
----------+----------------+---------+-------+---------------+---------+---------------+---------+--------------------+


Output Ports Clock-to-out

----------+--------------------+--------+-------+----------------+---------+----------------+---------+--------------------+
Reference | Output             | IO Reg | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal           |
Clock     | Port               | Type   | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock              |
----------+--------------------+--------+-------+----------------+---------+----------------+---------+--------------------+
PAD_I_CLK | PAD_O_CS_N         | FDPE   | -     |      8.325 (r) | SLOW    |      3.406 (r) | FAST    | clk_out1_clk_wiz_0 |
PAD_I_CLK | PAD_O_LED_0        | FDPE   | -     |      5.697 (r) | SLOW    |      1.993 (r) | FAST    | clk_out1_clk_wiz_0 |
PAD_I_CLK | PAD_O_MOSI         | FDCE   | -     |      8.608 (r) | SLOW    |      3.659 (r) | FAST    | clk_out1_clk_wiz_0 |
PAD_I_CLK | PAD_O_SCLK         | FDCE   | -     |      8.958 (r) | SLOW    |      3.844 (r) | FAST    | clk_out1_clk_wiz_0 |
PAD_I_CLK | PAD_O_UART_TX      | FDPE   | -     |      9.307 (r) | SLOW    |      3.935 (r) | FAST    | clk_out1_clk_wiz_0 |
PAD_I_CLK | PAD_O_VGA_BLUE[0]  | FDCE   | -     |      6.003 (r) | SLOW    |      2.092 (r) | FAST    | clk_out2_clk_wiz_0 |
PAD_I_CLK | PAD_O_VGA_BLUE[1]  | FDCE   | -     |      6.001 (r) | SLOW    |      2.091 (r) | FAST    | clk_out2_clk_wiz_0 |
PAD_I_CLK | PAD_O_VGA_BLUE[2]  | FDCE   | -     |      6.023 (r) | SLOW    |      2.137 (r) | FAST    | clk_out2_clk_wiz_0 |
PAD_I_CLK | PAD_O_VGA_BLUE[3]  | FDCE   | -     |      5.864 (r) | SLOW    |      2.041 (r) | FAST    | clk_out2_clk_wiz_0 |
PAD_I_CLK | PAD_O_VGA_GREEN[0] | FDCE   | -     |      5.698 (r) | SLOW    |      1.994 (r) | FAST    | clk_out2_clk_wiz_0 |
PAD_I_CLK | PAD_O_VGA_GREEN[1] | FDCE   | -     |      5.874 (r) | SLOW    |      2.073 (r) | FAST    | clk_out2_clk_wiz_0 |
PAD_I_CLK | PAD_O_VGA_GREEN[2] | FDCE   | -     |      6.082 (r) | SLOW    |      2.169 (r) | FAST    | clk_out2_clk_wiz_0 |
PAD_I_CLK | PAD_O_VGA_GREEN[3] | FDCE   | -     |      5.885 (r) | SLOW    |      2.071 (r) | FAST    | clk_out2_clk_wiz_0 |
PAD_I_CLK | PAD_O_VGA_HSYNC    | FDCE   | -     |      6.094 (r) | SLOW    |      2.173 (r) | FAST    | clk_out2_clk_wiz_0 |
PAD_I_CLK | PAD_O_VGA_RED[0]   | FDCE   | -     |      5.821 (r) | SLOW    |      2.044 (r) | FAST    | clk_out2_clk_wiz_0 |
PAD_I_CLK | PAD_O_VGA_RED[1]   | FDCE   | -     |      5.593 (r) | SLOW    |      1.920 (r) | FAST    | clk_out2_clk_wiz_0 |
PAD_I_CLK | PAD_O_VGA_RED[2]   | FDCE   | -     |      5.837 (r) | SLOW    |      2.037 (r) | FAST    | clk_out2_clk_wiz_0 |
PAD_I_CLK | PAD_O_VGA_RED[3]   | FDCE   | -     |      5.809 (r) | SLOW    |      2.032 (r) | FAST    | clk_out2_clk_wiz_0 |
PAD_I_CLK | PAD_O_VGA_VSYNC    | FDCE   | -     |      6.652 (r) | SLOW    |      2.456 (r) | FAST    | clk_out2_clk_wiz_0 |
----------+--------------------+--------+-------+----------------+---------+----------------+---------+--------------------+


Setup between Clocks

----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source    | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock     | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
PAD_I_CLK | PAD_I_CLK   |         4.880 | SLOW    |               |         |               |         |               |         |
----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Max / Min delays for output bus
Clocked by: PAD_I_CLK
Bus Skew: 0.159 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
PAD_O_VGA_BLUE[0]  |   6.003 (r) | SLOW    |   2.092 (r) | FAST    |    0.139 |
PAD_O_VGA_BLUE[1]  |   6.001 (r) | SLOW    |   2.091 (r) | FAST    |    0.137 |
PAD_O_VGA_BLUE[2]  |   6.023 (r) | SLOW    |   2.137 (r) | FAST    |    0.159 |
PAD_O_VGA_BLUE[3]  |   5.864 (r) | SLOW    |   2.041 (r) | FAST    |    0.000 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   6.023 (r) | SLOW    |   2.041 (r) | FAST    |    0.159 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: PAD_I_CLK
Bus Skew: 0.384 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
PAD_O_VGA_GREEN[0] |   5.698 (r) | SLOW    |   1.994 (r) | FAST    |    0.000 |
PAD_O_VGA_GREEN[1] |   5.874 (r) | SLOW    |   2.073 (r) | FAST    |    0.175 |
PAD_O_VGA_GREEN[2] |   6.082 (r) | SLOW    |   2.169 (r) | FAST    |    0.384 |
PAD_O_VGA_GREEN[3] |   5.885 (r) | SLOW    |   2.071 (r) | FAST    |    0.186 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   6.082 (r) | SLOW    |   1.994 (r) | FAST    |    0.384 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: PAD_I_CLK
Bus Skew: 0.244 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
PAD_O_VGA_RED[0]   |   5.821 (r) | SLOW    |   2.044 (r) | FAST    |    0.228 |
PAD_O_VGA_RED[1]   |   5.593 (r) | SLOW    |   1.920 (r) | FAST    |    0.000 |
PAD_O_VGA_RED[2]   |   5.837 (r) | SLOW    |   2.037 (r) | FAST    |    0.244 |
PAD_O_VGA_RED[3]   |   5.809 (r) | SLOW    |   2.032 (r) | FAST    |    0.216 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   5.837 (r) | SLOW    |   1.920 (r) | FAST    |    0.244 |
-------------------+-------------+---------+-------------+---------+----------+
