CAPI=1
[main]
description = memory spi
depend =
 ram_wb

[verilog]
src_files =
 memory_spiTop.v



