Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed May 15 00:03:04 2024
| Host         : 102-019 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file AirFighter_timing_summary_routed.rpt -pb AirFighter_timing_summary_routed.pb -rpx AirFighter_timing_summary_routed.rpx -warn_on_violation
| Design       : AirFighter
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  572         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (572)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1360)
5. checking no_input_delay (4)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (572)
--------------------------
 There are 99 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: control/comp_clk10Hz/pulse_reg/Q (HIGH)

 There are 347 register/latch pins with no clock driven by root clock pin: control/comp_clk50Hz/pulse_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: display/comp_clk50MHz/pulse_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1360)
---------------------------------------------------
 There are 1360 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 1374          inf        0.000                      0                 1374           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1374 Endpoints
Min Delay          1374 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 control/sig_p2b_x_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.027ns  (logic 6.710ns (44.651%)  route 8.317ns (55.349%))
  Logic Levels:           13  (CARRY4=8 FDRE=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y28         FDRE                         0.000     0.000 r  control/sig_p2b_x_reg[1]/C
    SLICE_X96Y28         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  control/sig_p2b_x_reg[1]/Q
                         net (fo=10, routed)          2.004     2.522    control/p2b_x[1]
    SLICE_X76Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.178 r  control/red_OBUF[3]_inst_i_713/CO[3]
                         net (fo=1, routed)           0.000     3.178    control/red_OBUF[3]_inst_i_713_n_0
    SLICE_X76Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.292 r  control/red_OBUF[3]_inst_i_587/CO[3]
                         net (fo=1, routed)           0.000     3.292    control/red_OBUF[3]_inst_i_587_n_0
    SLICE_X76Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.406 r  control/red_OBUF[3]_inst_i_586/CO[3]
                         net (fo=1, routed)           0.000     3.406    control/red_OBUF[3]_inst_i_586_n_0
    SLICE_X76Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.520 r  control/red_OBUF[3]_inst_i_403/CO[3]
                         net (fo=1, routed)           0.000     3.520    control/red_OBUF[3]_inst_i_403_n_0
    SLICE_X76Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.634 r  control/red_OBUF[3]_inst_i_402/CO[3]
                         net (fo=1, routed)           0.000     3.634    control/red_OBUF[3]_inst_i_402_n_0
    SLICE_X76Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.748 r  control/red_OBUF[3]_inst_i_230/CO[3]
                         net (fo=1, routed)           0.000     3.748    control/red_OBUF[3]_inst_i_230_n_0
    SLICE_X76Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.082 r  control/red_OBUF[3]_inst_i_229/O[1]
                         net (fo=2, routed)           0.816     4.899    control/p2_bullet_x[25]
    SLICE_X77Y35         LUT4 (Prop_lut4_I2_O)        0.303     5.202 r  control/red_OBUF[3]_inst_i_75/O
                         net (fo=1, routed)           0.000     5.202    display/red_OBUF[3]_inst_i_3_2[1]
    SLICE_X77Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.752 r  display/red_OBUF[3]_inst_i_13/CO[3]
                         net (fo=1, routed)           1.709     7.461    display/red35_in
    SLICE_X93Y37         LUT4 (Prop_lut4_I2_O)        0.124     7.585 f  display/red_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           1.738     9.323    display/red_OBUF[3]_inst_i_3_n_0
    SLICE_X113Y35        LUT6 (Prop_lut6_I3_O)        0.124     9.447 r  display/blue_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           2.050    11.496    blue_OBUF[0]
    Y20                  OBUF (Prop_obuf_I_O)         3.531    15.027 r  blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.027    blue[1]
    Y20                                                               r  blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/sig_p2b_x_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.994ns  (logic 6.726ns (44.858%)  route 8.268ns (55.142%))
  Logic Levels:           13  (CARRY4=8 FDRE=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y28         FDRE                         0.000     0.000 r  control/sig_p2b_x_reg[1]/C
    SLICE_X96Y28         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  control/sig_p2b_x_reg[1]/Q
                         net (fo=10, routed)          2.004     2.522    control/p2b_x[1]
    SLICE_X76Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.178 r  control/red_OBUF[3]_inst_i_713/CO[3]
                         net (fo=1, routed)           0.000     3.178    control/red_OBUF[3]_inst_i_713_n_0
    SLICE_X76Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.292 r  control/red_OBUF[3]_inst_i_587/CO[3]
                         net (fo=1, routed)           0.000     3.292    control/red_OBUF[3]_inst_i_587_n_0
    SLICE_X76Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.406 r  control/red_OBUF[3]_inst_i_586/CO[3]
                         net (fo=1, routed)           0.000     3.406    control/red_OBUF[3]_inst_i_586_n_0
    SLICE_X76Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.520 r  control/red_OBUF[3]_inst_i_403/CO[3]
                         net (fo=1, routed)           0.000     3.520    control/red_OBUF[3]_inst_i_403_n_0
    SLICE_X76Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.634 r  control/red_OBUF[3]_inst_i_402/CO[3]
                         net (fo=1, routed)           0.000     3.634    control/red_OBUF[3]_inst_i_402_n_0
    SLICE_X76Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.748 r  control/red_OBUF[3]_inst_i_230/CO[3]
                         net (fo=1, routed)           0.000     3.748    control/red_OBUF[3]_inst_i_230_n_0
    SLICE_X76Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.082 r  control/red_OBUF[3]_inst_i_229/O[1]
                         net (fo=2, routed)           0.816     4.899    control/p2_bullet_x[25]
    SLICE_X77Y35         LUT4 (Prop_lut4_I2_O)        0.303     5.202 r  control/red_OBUF[3]_inst_i_75/O
                         net (fo=1, routed)           0.000     5.202    display/red_OBUF[3]_inst_i_3_2[1]
    SLICE_X77Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.752 r  display/red_OBUF[3]_inst_i_13/CO[3]
                         net (fo=1, routed)           1.709     7.461    display/red35_in
    SLICE_X93Y37         LUT4 (Prop_lut4_I2_O)        0.124     7.585 f  display/red_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           1.929     9.514    display/red_OBUF[3]_inst_i_3_n_0
    SLICE_X113Y35        LUT6 (Prop_lut6_I0_O)        0.124     9.638 r  display/green_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.809    11.447    green_OBUF[0]
    AA21                 OBUF (Prop_obuf_I_O)         3.547    14.994 r  green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.994    green[3]
    AA21                                                              r  green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/sig_p2b_x_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.970ns  (logic 6.737ns (45.007%)  route 8.232ns (54.993%))
  Logic Levels:           13  (CARRY4=8 FDRE=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y28         FDRE                         0.000     0.000 r  control/sig_p2b_x_reg[1]/C
    SLICE_X96Y28         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  control/sig_p2b_x_reg[1]/Q
                         net (fo=10, routed)          2.004     2.522    control/p2b_x[1]
    SLICE_X76Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.178 r  control/red_OBUF[3]_inst_i_713/CO[3]
                         net (fo=1, routed)           0.000     3.178    control/red_OBUF[3]_inst_i_713_n_0
    SLICE_X76Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.292 r  control/red_OBUF[3]_inst_i_587/CO[3]
                         net (fo=1, routed)           0.000     3.292    control/red_OBUF[3]_inst_i_587_n_0
    SLICE_X76Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.406 r  control/red_OBUF[3]_inst_i_586/CO[3]
                         net (fo=1, routed)           0.000     3.406    control/red_OBUF[3]_inst_i_586_n_0
    SLICE_X76Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.520 r  control/red_OBUF[3]_inst_i_403/CO[3]
                         net (fo=1, routed)           0.000     3.520    control/red_OBUF[3]_inst_i_403_n_0
    SLICE_X76Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.634 r  control/red_OBUF[3]_inst_i_402/CO[3]
                         net (fo=1, routed)           0.000     3.634    control/red_OBUF[3]_inst_i_402_n_0
    SLICE_X76Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.748 r  control/red_OBUF[3]_inst_i_230/CO[3]
                         net (fo=1, routed)           0.000     3.748    control/red_OBUF[3]_inst_i_230_n_0
    SLICE_X76Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.082 r  control/red_OBUF[3]_inst_i_229/O[1]
                         net (fo=2, routed)           0.816     4.899    control/p2_bullet_x[25]
    SLICE_X77Y35         LUT4 (Prop_lut4_I2_O)        0.303     5.202 r  control/red_OBUF[3]_inst_i_75/O
                         net (fo=1, routed)           0.000     5.202    display/red_OBUF[3]_inst_i_3_2[1]
    SLICE_X77Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.752 r  display/red_OBUF[3]_inst_i_13/CO[3]
                         net (fo=1, routed)           1.709     7.461    display/red35_in
    SLICE_X93Y37         LUT4 (Prop_lut4_I2_O)        0.124     7.585 f  display/red_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           1.738     9.323    display/red_OBUF[3]_inst_i_3_n_0
    SLICE_X113Y35        LUT6 (Prop_lut6_I3_O)        0.124     9.447 r  display/green_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           1.965    11.411    green_OBUF[1]
    AB21                 OBUF (Prop_obuf_I_O)         3.558    14.970 r  green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.970    green[2]
    AB21                                                              r  green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/sig_p1b_y_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.894ns  (logic 6.687ns (44.895%)  route 8.207ns (55.105%))
  Logic Levels:           11  (CARRY4=6 FDRE=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y40        FDRE                         0.000     0.000 r  control/sig_p1b_y_reg[11]/C
    SLICE_X100Y40        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  control/sig_p1b_y_reg[11]/Q
                         net (fo=10, routed)          2.060     2.578    control/p1b_y[11]
    SLICE_X92Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     3.235 r  control/red_OBUF[3]_inst_i_624/CO[3]
                         net (fo=1, routed)           0.000     3.235    control/red_OBUF[3]_inst_i_624_n_0
    SLICE_X92Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.352 r  control/red_OBUF[3]_inst_i_443/CO[3]
                         net (fo=1, routed)           0.001     3.353    control/red_OBUF[3]_inst_i_443_n_0
    SLICE_X92Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.470 r  control/red_OBUF[3]_inst_i_442/CO[3]
                         net (fo=1, routed)           0.000     3.470    control/red_OBUF[3]_inst_i_442_n_0
    SLICE_X92Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.587 r  control/red_OBUF[3]_inst_i_272/CO[3]
                         net (fo=1, routed)           0.000     3.587    control/red_OBUF[3]_inst_i_272_n_0
    SLICE_X92Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.910 r  control/red_OBUF[3]_inst_i_271/O[1]
                         net (fo=2, routed)           0.962     4.871    control/p1_bullet_y[25]
    SLICE_X91Y51         LUT4 (Prop_lut4_I0_O)        0.306     5.177 r  control/red_OBUF[3]_inst_i_111/O
                         net (fo=1, routed)           0.000     5.177    display/red_OBUF[3]_inst_i_4_0[1]
    SLICE_X91Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.727 r  display/red_OBUF[3]_inst_i_18/CO[3]
                         net (fo=1, routed)           1.700     7.428    display/red38_in
    SLICE_X90Y37         LUT4 (Prop_lut4_I3_O)        0.124     7.552 f  display/red_OBUF[3]_inst_i_4/O
                         net (fo=6, routed)           1.668     9.219    display/red_OBUF[3]_inst_i_4_n_0
    SLICE_X113Y37        LUT5 (Prop_lut5_I0_O)        0.118     9.337 r  display/red_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           1.817    11.154    red_OBUF[0]
    V20                  OBUF (Prop_obuf_I_O)         3.740    14.894 r  red_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.894    red[0]
    V20                                                               r  red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/sig_p1b_y_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.872ns  (logic 6.664ns (44.810%)  route 8.208ns (55.190%))
  Logic Levels:           11  (CARRY4=6 FDRE=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y40        FDRE                         0.000     0.000 r  control/sig_p1b_y_reg[11]/C
    SLICE_X100Y40        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  control/sig_p1b_y_reg[11]/Q
                         net (fo=10, routed)          2.060     2.578    control/p1b_y[11]
    SLICE_X92Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     3.235 r  control/red_OBUF[3]_inst_i_624/CO[3]
                         net (fo=1, routed)           0.000     3.235    control/red_OBUF[3]_inst_i_624_n_0
    SLICE_X92Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.352 r  control/red_OBUF[3]_inst_i_443/CO[3]
                         net (fo=1, routed)           0.001     3.353    control/red_OBUF[3]_inst_i_443_n_0
    SLICE_X92Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.470 r  control/red_OBUF[3]_inst_i_442/CO[3]
                         net (fo=1, routed)           0.000     3.470    control/red_OBUF[3]_inst_i_442_n_0
    SLICE_X92Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.587 r  control/red_OBUF[3]_inst_i_272/CO[3]
                         net (fo=1, routed)           0.000     3.587    control/red_OBUF[3]_inst_i_272_n_0
    SLICE_X92Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.910 r  control/red_OBUF[3]_inst_i_271/O[1]
                         net (fo=2, routed)           0.962     4.871    control/p1_bullet_y[25]
    SLICE_X91Y51         LUT4 (Prop_lut4_I0_O)        0.306     5.177 r  control/red_OBUF[3]_inst_i_111/O
                         net (fo=1, routed)           0.000     5.177    display/red_OBUF[3]_inst_i_4_0[1]
    SLICE_X91Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.727 r  display/red_OBUF[3]_inst_i_18/CO[3]
                         net (fo=1, routed)           1.700     7.428    display/red38_in
    SLICE_X90Y37         LUT4 (Prop_lut4_I3_O)        0.124     7.552 f  display/red_OBUF[3]_inst_i_4/O
                         net (fo=6, routed)           1.668     9.219    display/red_OBUF[3]_inst_i_4_n_0
    SLICE_X113Y37        LUT5 (Prop_lut5_I0_O)        0.118     9.337 r  display/red_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           1.818    11.155    red_OBUF[0]
    U20                  OBUF (Prop_obuf_I_O)         3.717    14.872 r  red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.872    red[1]
    U20                                                               r  red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/sig_p2b_x_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.863ns  (logic 6.736ns (45.317%)  route 8.128ns (54.683%))
  Logic Levels:           13  (CARRY4=8 FDRE=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y28         FDRE                         0.000     0.000 r  control/sig_p2b_x_reg[1]/C
    SLICE_X96Y28         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  control/sig_p2b_x_reg[1]/Q
                         net (fo=10, routed)          2.004     2.522    control/p2b_x[1]
    SLICE_X76Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.178 r  control/red_OBUF[3]_inst_i_713/CO[3]
                         net (fo=1, routed)           0.000     3.178    control/red_OBUF[3]_inst_i_713_n_0
    SLICE_X76Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.292 r  control/red_OBUF[3]_inst_i_587/CO[3]
                         net (fo=1, routed)           0.000     3.292    control/red_OBUF[3]_inst_i_587_n_0
    SLICE_X76Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.406 r  control/red_OBUF[3]_inst_i_586/CO[3]
                         net (fo=1, routed)           0.000     3.406    control/red_OBUF[3]_inst_i_586_n_0
    SLICE_X76Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.520 r  control/red_OBUF[3]_inst_i_403/CO[3]
                         net (fo=1, routed)           0.000     3.520    control/red_OBUF[3]_inst_i_403_n_0
    SLICE_X76Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.634 r  control/red_OBUF[3]_inst_i_402/CO[3]
                         net (fo=1, routed)           0.000     3.634    control/red_OBUF[3]_inst_i_402_n_0
    SLICE_X76Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.748 r  control/red_OBUF[3]_inst_i_230/CO[3]
                         net (fo=1, routed)           0.000     3.748    control/red_OBUF[3]_inst_i_230_n_0
    SLICE_X76Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.082 r  control/red_OBUF[3]_inst_i_229/O[1]
                         net (fo=2, routed)           0.816     4.899    control/p2_bullet_x[25]
    SLICE_X77Y35         LUT4 (Prop_lut4_I2_O)        0.303     5.202 r  control/red_OBUF[3]_inst_i_75/O
                         net (fo=1, routed)           0.000     5.202    display/red_OBUF[3]_inst_i_3_2[1]
    SLICE_X77Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.752 r  display/red_OBUF[3]_inst_i_13/CO[3]
                         net (fo=1, routed)           1.709     7.461    display/red35_in
    SLICE_X93Y37         LUT4 (Prop_lut4_I2_O)        0.124     7.585 f  display/red_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           1.929     9.514    display/red_OBUF[3]_inst_i_3_n_0
    SLICE_X113Y35        LUT6 (Prop_lut6_I0_O)        0.124     9.638 r  display/green_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.669    11.307    green_OBUF[0]
    AB22                 OBUF (Prop_obuf_I_O)         3.557    14.863 r  green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.863    green[0]
    AB22                                                              r  green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/sig_p2b_x_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.700ns  (logic 6.711ns (45.653%)  route 7.989ns (54.347%))
  Logic Levels:           13  (CARRY4=8 FDRE=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y28         FDRE                         0.000     0.000 r  control/sig_p2b_x_reg[1]/C
    SLICE_X96Y28         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  control/sig_p2b_x_reg[1]/Q
                         net (fo=10, routed)          2.004     2.522    control/p2b_x[1]
    SLICE_X76Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.178 r  control/red_OBUF[3]_inst_i_713/CO[3]
                         net (fo=1, routed)           0.000     3.178    control/red_OBUF[3]_inst_i_713_n_0
    SLICE_X76Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.292 r  control/red_OBUF[3]_inst_i_587/CO[3]
                         net (fo=1, routed)           0.000     3.292    control/red_OBUF[3]_inst_i_587_n_0
    SLICE_X76Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.406 r  control/red_OBUF[3]_inst_i_586/CO[3]
                         net (fo=1, routed)           0.000     3.406    control/red_OBUF[3]_inst_i_586_n_0
    SLICE_X76Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.520 r  control/red_OBUF[3]_inst_i_403/CO[3]
                         net (fo=1, routed)           0.000     3.520    control/red_OBUF[3]_inst_i_403_n_0
    SLICE_X76Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.634 r  control/red_OBUF[3]_inst_i_402/CO[3]
                         net (fo=1, routed)           0.000     3.634    control/red_OBUF[3]_inst_i_402_n_0
    SLICE_X76Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.748 r  control/red_OBUF[3]_inst_i_230/CO[3]
                         net (fo=1, routed)           0.000     3.748    control/red_OBUF[3]_inst_i_230_n_0
    SLICE_X76Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.082 r  control/red_OBUF[3]_inst_i_229/O[1]
                         net (fo=2, routed)           0.816     4.899    control/p2_bullet_x[25]
    SLICE_X77Y35         LUT4 (Prop_lut4_I2_O)        0.303     5.202 r  control/red_OBUF[3]_inst_i_75/O
                         net (fo=1, routed)           0.000     5.202    display/red_OBUF[3]_inst_i_3_2[1]
    SLICE_X77Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.752 r  display/red_OBUF[3]_inst_i_13/CO[3]
                         net (fo=1, routed)           1.709     7.461    display/red35_in
    SLICE_X93Y37         LUT4 (Prop_lut4_I2_O)        0.124     7.585 f  display/red_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           1.738     9.323    display/red_OBUF[3]_inst_i_3_n_0
    SLICE_X113Y35        LUT6 (Prop_lut6_I3_O)        0.124     9.447 r  display/blue_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           1.722    11.168    blue_OBUF[0]
    Y21                  OBUF (Prop_obuf_I_O)         3.532    14.700 r  blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.700    blue[0]
    Y21                                                               r  blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/sig_p1b_y_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.695ns  (logic 6.482ns (44.109%)  route 8.213ns (55.891%))
  Logic Levels:           11  (CARRY4=6 FDRE=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y40        FDRE                         0.000     0.000 r  control/sig_p1b_y_reg[11]/C
    SLICE_X100Y40        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  control/sig_p1b_y_reg[11]/Q
                         net (fo=10, routed)          2.060     2.578    control/p1b_y[11]
    SLICE_X92Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     3.235 r  control/red_OBUF[3]_inst_i_624/CO[3]
                         net (fo=1, routed)           0.000     3.235    control/red_OBUF[3]_inst_i_624_n_0
    SLICE_X92Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.352 r  control/red_OBUF[3]_inst_i_443/CO[3]
                         net (fo=1, routed)           0.001     3.353    control/red_OBUF[3]_inst_i_443_n_0
    SLICE_X92Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.470 r  control/red_OBUF[3]_inst_i_442/CO[3]
                         net (fo=1, routed)           0.000     3.470    control/red_OBUF[3]_inst_i_442_n_0
    SLICE_X92Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.587 r  control/red_OBUF[3]_inst_i_272/CO[3]
                         net (fo=1, routed)           0.000     3.587    control/red_OBUF[3]_inst_i_272_n_0
    SLICE_X92Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.910 r  control/red_OBUF[3]_inst_i_271/O[1]
                         net (fo=2, routed)           0.962     4.871    control/p1_bullet_y[25]
    SLICE_X91Y51         LUT4 (Prop_lut4_I0_O)        0.306     5.177 r  control/red_OBUF[3]_inst_i_111/O
                         net (fo=1, routed)           0.000     5.177    display/red_OBUF[3]_inst_i_4_0[1]
    SLICE_X91Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.727 r  display/red_OBUF[3]_inst_i_18/CO[3]
                         net (fo=1, routed)           1.700     7.428    display/red38_in
    SLICE_X90Y37         LUT4 (Prop_lut4_I3_O)        0.124     7.552 f  display/red_OBUF[3]_inst_i_4/O
                         net (fo=6, routed)           1.668     9.219    display/red_OBUF[3]_inst_i_4_n_0
    SLICE_X113Y37        LUT5 (Prop_lut5_I2_O)        0.124     9.343 r  display/red_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.823    11.166    red_OBUF[2]
    V18                  OBUF (Prop_obuf_I_O)         3.529    14.695 r  red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.695    red[3]
    V18                                                               r  red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/sig_p2b_x_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.674ns  (logic 6.726ns (45.836%)  route 7.948ns (54.164%))
  Logic Levels:           13  (CARRY4=8 FDRE=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y28         FDRE                         0.000     0.000 r  control/sig_p2b_x_reg[1]/C
    SLICE_X96Y28         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  control/sig_p2b_x_reg[1]/Q
                         net (fo=10, routed)          2.004     2.522    control/p2b_x[1]
    SLICE_X76Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.178 r  control/red_OBUF[3]_inst_i_713/CO[3]
                         net (fo=1, routed)           0.000     3.178    control/red_OBUF[3]_inst_i_713_n_0
    SLICE_X76Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.292 r  control/red_OBUF[3]_inst_i_587/CO[3]
                         net (fo=1, routed)           0.000     3.292    control/red_OBUF[3]_inst_i_587_n_0
    SLICE_X76Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.406 r  control/red_OBUF[3]_inst_i_586/CO[3]
                         net (fo=1, routed)           0.000     3.406    control/red_OBUF[3]_inst_i_586_n_0
    SLICE_X76Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.520 r  control/red_OBUF[3]_inst_i_403/CO[3]
                         net (fo=1, routed)           0.000     3.520    control/red_OBUF[3]_inst_i_403_n_0
    SLICE_X76Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.634 r  control/red_OBUF[3]_inst_i_402/CO[3]
                         net (fo=1, routed)           0.000     3.634    control/red_OBUF[3]_inst_i_402_n_0
    SLICE_X76Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.748 r  control/red_OBUF[3]_inst_i_230/CO[3]
                         net (fo=1, routed)           0.000     3.748    control/red_OBUF[3]_inst_i_230_n_0
    SLICE_X76Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.082 r  control/red_OBUF[3]_inst_i_229/O[1]
                         net (fo=2, routed)           0.816     4.899    control/p2_bullet_x[25]
    SLICE_X77Y35         LUT4 (Prop_lut4_I2_O)        0.303     5.202 r  control/red_OBUF[3]_inst_i_75/O
                         net (fo=1, routed)           0.000     5.202    display/red_OBUF[3]_inst_i_3_2[1]
    SLICE_X77Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.752 r  display/red_OBUF[3]_inst_i_13/CO[3]
                         net (fo=1, routed)           1.709     7.461    display/red35_in
    SLICE_X93Y37         LUT4 (Prop_lut4_I2_O)        0.124     7.585 f  display/red_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           1.738     9.323    display/red_OBUF[3]_inst_i_3_n_0
    SLICE_X113Y35        LUT6 (Prop_lut6_I3_O)        0.124     9.447 r  display/green_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           1.681    11.127    green_OBUF[1]
    AA22                 OBUF (Prop_obuf_I_O)         3.547    14.674 r  green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.674    green[1]
    AA22                                                              r  green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/sig_p2b_x_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.643ns  (logic 6.716ns (45.862%)  route 7.927ns (54.138%))
  Logic Levels:           13  (CARRY4=8 FDRE=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y28         FDRE                         0.000     0.000 r  control/sig_p2b_x_reg[1]/C
    SLICE_X96Y28         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  control/sig_p2b_x_reg[1]/Q
                         net (fo=10, routed)          2.004     2.522    control/p2b_x[1]
    SLICE_X76Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.178 r  control/red_OBUF[3]_inst_i_713/CO[3]
                         net (fo=1, routed)           0.000     3.178    control/red_OBUF[3]_inst_i_713_n_0
    SLICE_X76Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.292 r  control/red_OBUF[3]_inst_i_587/CO[3]
                         net (fo=1, routed)           0.000     3.292    control/red_OBUF[3]_inst_i_587_n_0
    SLICE_X76Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.406 r  control/red_OBUF[3]_inst_i_586/CO[3]
                         net (fo=1, routed)           0.000     3.406    control/red_OBUF[3]_inst_i_586_n_0
    SLICE_X76Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.520 r  control/red_OBUF[3]_inst_i_403/CO[3]
                         net (fo=1, routed)           0.000     3.520    control/red_OBUF[3]_inst_i_403_n_0
    SLICE_X76Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.634 r  control/red_OBUF[3]_inst_i_402/CO[3]
                         net (fo=1, routed)           0.000     3.634    control/red_OBUF[3]_inst_i_402_n_0
    SLICE_X76Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.748 r  control/red_OBUF[3]_inst_i_230/CO[3]
                         net (fo=1, routed)           0.000     3.748    control/red_OBUF[3]_inst_i_230_n_0
    SLICE_X76Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.082 r  control/red_OBUF[3]_inst_i_229/O[1]
                         net (fo=2, routed)           0.816     4.899    control/p2_bullet_x[25]
    SLICE_X77Y35         LUT4 (Prop_lut4_I2_O)        0.303     5.202 r  control/red_OBUF[3]_inst_i_75/O
                         net (fo=1, routed)           0.000     5.202    display/red_OBUF[3]_inst_i_3_2[1]
    SLICE_X77Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.752 r  display/red_OBUF[3]_inst_i_13/CO[3]
                         net (fo=1, routed)           1.709     7.461    display/red35_in
    SLICE_X93Y37         LUT4 (Prop_lut4_I2_O)        0.124     7.585 f  display/red_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           1.513     9.098    display/red_OBUF[3]_inst_i_3_n_0
    SLICE_X113Y35        LUT6 (Prop_lut6_I4_O)        0.124     9.222 r  display/blue_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.885    11.106    blue_OBUF[2]
    AB19                 OBUF (Prop_obuf_I_O)         3.537    14.643 r  blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.643    blue[3]
    AB19                                                              r  blue[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 control/sig_m1_x_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            control/sig_m1_x_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y27         FDRE                         0.000     0.000 r  control/sig_m1_x_reg[9]/C
    SLICE_X83Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  control/sig_m1_x_reg[9]/Q
                         net (fo=7, routed)           0.079     0.220    control/m1_x[9]
    SLICE_X83Y27         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.344 r  control/sig_m1_x_reg[9]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.344    control/sig_m1_x_reg[9]_i_1_n_6
    SLICE_X83Y27         FDRE                                         r  control/sig_m1_x_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/sig_m1_x_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            control/sig_m1_x_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y28         FDRE                         0.000     0.000 r  control/sig_m1_x_reg[13]/C
    SLICE_X83Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  control/sig_m1_x_reg[13]/Q
                         net (fo=7, routed)           0.079     0.220    control/m1_x[13]
    SLICE_X83Y28         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.344 r  control/sig_m1_x_reg[13]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.344    control/sig_m1_x_reg[13]_i_1_n_6
    SLICE_X83Y28         FDRE                                         r  control/sig_m1_x_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/sig_m1_x_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            control/sig_m1_x_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y29         FDRE                         0.000     0.000 r  control/sig_m1_x_reg[17]/C
    SLICE_X83Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  control/sig_m1_x_reg[17]/Q
                         net (fo=7, routed)           0.079     0.220    control/m1_x[17]
    SLICE_X83Y29         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.344 r  control/sig_m1_x_reg[17]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.344    control/sig_m1_x_reg[17]_i_1_n_6
    SLICE_X83Y29         FDRE                                         r  control/sig_m1_x_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/sig_m1_x_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            control/sig_m1_x_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y30         FDRE                         0.000     0.000 r  control/sig_m1_x_reg[21]/C
    SLICE_X83Y30         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  control/sig_m1_x_reg[21]/Q
                         net (fo=7, routed)           0.079     0.220    control/m1_x[21]
    SLICE_X83Y30         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.344 r  control/sig_m1_x_reg[21]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.344    control/sig_m1_x_reg[21]_i_1_n_6
    SLICE_X83Y30         FDRE                                         r  control/sig_m1_x_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/sig_m1_x_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            control/sig_m1_x_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y31         FDRE                         0.000     0.000 r  control/sig_m1_x_reg[25]/C
    SLICE_X83Y31         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  control/sig_m1_x_reg[25]/Q
                         net (fo=7, routed)           0.079     0.220    control/m1_x[25]
    SLICE_X83Y31         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.344 r  control/sig_m1_x_reg[25]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.344    control/sig_m1_x_reg[25]_i_1_n_6
    SLICE_X83Y31         FDRE                                         r  control/sig_m1_x_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/sig_m1_x_reg[29]/C
                            (rising edge-triggered cell FDRE)
  Destination:            control/sig_m1_x_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y32         FDRE                         0.000     0.000 r  control/sig_m1_x_reg[29]/C
    SLICE_X83Y32         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  control/sig_m1_x_reg[29]/Q
                         net (fo=7, routed)           0.079     0.220    control/m1_x[29]
    SLICE_X83Y32         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.344 r  control/sig_m1_x_reg[29]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.344    control/sig_m1_x_reg[29]_i_1_n_6
    SLICE_X83Y32         FDRE                                         r  control/sig_m1_x_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/sig_m1_x_reg[5]/C
                            (rising edge-triggered cell FDSE)
  Destination:            control/sig_m1_x_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           2  (CARRY4=1 FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y26         FDSE                         0.000     0.000 r  control/sig_m1_x_reg[5]/C
    SLICE_X83Y26         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  control/sig_m1_x_reg[5]/Q
                         net (fo=12, routed)          0.079     0.220    control/sig_m1_x_reg[5]_0[4]
    SLICE_X83Y26         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.344 r  control/sig_m1_x_reg[5]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.344    control/sig_m1_x_reg[5]_i_1_n_6
    SLICE_X83Y26         FDSE                                         r  control/sig_m1_x_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/sig_m1_x_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            control/sig_m1_x_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.268ns (77.203%)  route 0.079ns (22.797%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y29         FDRE                         0.000     0.000 r  control/sig_m1_x_reg[19]/C
    SLICE_X83Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  control/sig_m1_x_reg[19]/Q
                         net (fo=7, routed)           0.079     0.220    control/m1_x[19]
    SLICE_X83Y29         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.347 r  control/sig_m1_x_reg[17]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.347    control/sig_m1_x_reg[17]_i_1_n_4
    SLICE_X83Y29         FDRE                                         r  control/sig_m1_x_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/sig_m1_x_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            control/sig_m1_x_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.268ns (77.189%)  route 0.079ns (22.811%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y27         FDRE                         0.000     0.000 r  control/sig_m1_x_reg[11]/C
    SLICE_X83Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  control/sig_m1_x_reg[11]/Q
                         net (fo=7, routed)           0.079     0.220    control/m1_x[11]
    SLICE_X83Y27         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.347 r  control/sig_m1_x_reg[9]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.347    control/sig_m1_x_reg[9]_i_1_n_4
    SLICE_X83Y27         FDRE                                         r  control/sig_m1_x_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/sig_m1_x_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            control/sig_m1_x_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.268ns (77.189%)  route 0.079ns (22.811%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y28         FDRE                         0.000     0.000 r  control/sig_m1_x_reg[15]/C
    SLICE_X83Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  control/sig_m1_x_reg[15]/Q
                         net (fo=7, routed)           0.079     0.220    control/m1_x[15]
    SLICE_X83Y28         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.347 r  control/sig_m1_x_reg[13]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.347    control/sig_m1_x_reg[13]_i_1_n_4
    SLICE_X83Y28         FDRE                                         r  control/sig_m1_x_reg[16]/D
  -------------------------------------------------------------------    -------------------





