

================================================================
== Vitis HLS Report for 'equalizer'
================================================================
* Date:           Tue Apr 23 13:44:32 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        equalizer
* Solution:       solution7 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------+------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                     |                                          |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                       Instance                      |                  Module                  |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------------------+------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_522  |equalizer_Pipeline_Shift_Accumulate_Loop  |       44|       44|  0.440 us|  0.440 us|   44|   44|       no|
        |grp_equalizer_Pipeline_Coef_Read_Loop_fu_532         |equalizer_Pipeline_Coef_Read_Loop         |       40|       40|  0.400 us|  0.400 us|   40|   40|       no|
        +-----------------------------------------------------+------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Running_Loop   |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + Running_Loop  |        ?|        ?|    3 ~ 45|          -|          -|     ?|        no|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    106|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    3|    1587|   2019|    -|
|Memory           |        1|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    842|    -|
|Register         |        -|    -|     596|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        1|    3|    2183|   2967|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    1|       2|      5|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------+------------------------------------------+---------+----+-----+------+-----+
    |                       Instance                      |                  Module                  | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-----------------------------------------------------+------------------------------------------+---------+----+-----+------+-----+
    |control_s_axi_U                                      |control_s_axi                             |        0|   0|  100|   168|    0|
    |grp_equalizer_Pipeline_Coef_Read_Loop_fu_532         |equalizer_Pipeline_Coef_Read_Loop         |        0|   0|  248|   216|    0|
    |grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_522  |equalizer_Pipeline_Shift_Accumulate_Loop  |        0|   0|  356|   267|    0|
    |gmem_m_axi_U                                         |gmem_m_axi                                |        0|   0|  718|  1318|    0|
    |mul_32s_32s_32_2_1_U18                               |mul_32s_32s_32_2_1                        |        0|   3|  165|    50|    0|
    +-----------------------------------------------------+------------------------------------------+---------+----+-----+------+-----+
    |Total                                                |                                          |        0|   3| 1587|  2019|    0|
    +-----------------------------------------------------+------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory       |             Module             | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |signal_shift_reg_U  |signal_shift_reg_RAM_AUTO_1R1W  |        1|  0|   0|    0|    33|   32|     1|         1056|
    +--------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total               |                                |        1|  0|   0|    0|    33|   32|     1|         1056|
    +--------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |accumulate_fu_665_p2              |         +|   0|  0|  39|          32|          32|
    |ap_block_state20                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_1002                 |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op110_write_state19  |       and|   0|  0|   2|           1|           1|
    |icmp_ln32_fu_641_p2               |      icmp|   0|  0|  18|          32|          16|
    |icmp_ln47_fu_627_p2               |      icmp|   0|  0|  18|          32|          16|
    |ap_block_state19                  |        or|   0|  0|   2|           1|           1|
    |ap_block_state21                  |        or|   0|  0|   2|           1|           1|
    |ap_predicate_op127_write_state19  |        or|   0|  0|   2|           1|           1|
    |select_ln17_fu_646_p3             |    select|   0|  0|   5|           1|           5|
    |state_4_fu_633_p3                 |    select|   0|  0|  14|           1|          14|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 106|         104|          89|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------+-----+-----------+-----+-----------+
    |                      Name                     | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                      |  113|         22|    1|         22|
    |ap_phi_mux_state_0_ph_be_phi_fu_514_p4         |    9|          2|   32|         64|
    |ap_phi_mux_state_1_phi_fu_355_p4               |    9|          2|   32|         64|
    |ap_phi_mux_tmp_data_V_4_phi_fu_436_p4          |    9|          2|   32|         64|
    |ap_phi_mux_tmp_dest_V_1_phi_fu_368_p4          |    9|          2|    1|          2|
    |ap_phi_mux_tmp_id_V_1_phi_fu_382_p4            |    9|          2|    1|          2|
    |ap_phi_mux_tmp_keep_V_1_phi_fu_423_p4          |    9|          2|    4|          8|
    |ap_phi_mux_tmp_last_V_1_phi_fu_344_p4          |    9|          2|    1|          2|
    |ap_phi_mux_tmp_out_data_0_ph_be_phi_fu_504_p4  |    9|          2|   32|         64|
    |ap_phi_mux_tmp_out_data_V_1_phi_fu_334_p4      |    9|          2|   32|         64|
    |ap_phi_mux_tmp_out_dest_0_ph_be_phi_fu_449_p4  |    9|          2|    1|          2|
    |ap_phi_mux_tmp_out_dest_V_1_phi_fu_281_p4      |    9|          2|    1|          2|
    |ap_phi_mux_tmp_out_id_0_ph_be_phi_fu_461_p4    |    9|          2|    1|          2|
    |ap_phi_mux_tmp_out_id_V_1_phi_fu_292_p4        |    9|          2|    1|          2|
    |ap_phi_mux_tmp_out_keep_0_ph_be_phi_fu_494_p4  |    9|          2|    4|          8|
    |ap_phi_mux_tmp_out_keep_V_1_phi_fu_324_p4      |    9|          2|    4|          8|
    |ap_phi_mux_tmp_out_strb_0_ph_be_phi_fu_484_p4  |    9|          2|    4|          8|
    |ap_phi_mux_tmp_out_strb_V_1_phi_fu_314_p4      |    9|          2|    4|          8|
    |ap_phi_mux_tmp_out_user_0_ph_be_phi_fu_473_p4  |    9|          2|    1|          2|
    |ap_phi_mux_tmp_out_user_V_1_phi_fu_303_p4      |    9|          2|    1|          2|
    |ap_phi_mux_tmp_strb_V_1_phi_fu_410_p4          |    9|          2|    4|          8|
    |ap_phi_mux_tmp_user_V_1_phi_fu_396_p4          |    9|          2|    1|          2|
    |gmem_ARADDR                                    |   14|          3|   64|        192|
    |gmem_ARLEN                                     |   14|          3|   32|         96|
    |gmem_ARVALID                                   |   14|          3|    1|          3|
    |gmem_AWVALID                                   |    9|          2|    1|          2|
    |gmem_BREADY                                    |    9|          2|    1|          2|
    |gmem_RREADY                                    |   14|          3|    1|          3|
    |gmem_WVALID                                    |    9|          2|    1|          2|
    |gmem_blk_n_AR                                  |    9|          2|    1|          2|
    |gmem_blk_n_R                                   |    9|          2|    1|          2|
    |grp_fu_658_ce                                  |    9|          2|    1|          2|
    |grp_fu_658_p0                                  |   14|          3|   32|         96|
    |grp_fu_658_p1                                  |   14|          3|   32|         96|
    |input_r_TDATA_blk_n                            |    9|          2|    1|          2|
    |input_r_TREADY_int_regslice                    |   14|          3|    1|          3|
    |output_r_TDATA_blk_n                           |    9|          2|    1|          2|
    |output_r_TDATA_int_regslice                    |   14|          3|   32|         96|
    |output_r_TDEST_int_regslice                    |   14|          3|    1|          3|
    |output_r_TID_int_regslice                      |   14|          3|    1|          3|
    |output_r_TKEEP_int_regslice                    |   14|          3|    4|         12|
    |output_r_TLAST_int_regslice                    |   14|          3|    1|          3|
    |output_r_TSTRB_int_regslice                    |   14|          3|    4|         12|
    |output_r_TUSER_int_regslice                    |   14|          3|    1|          3|
    |signal_shift_reg_address0                      |   14|          3|    6|         18|
    |signal_shift_reg_ce0                           |   14|          3|    1|          3|
    |signal_shift_reg_d0                            |   14|          3|   32|         96|
    |signal_shift_reg_we0                           |   14|          3|    1|          3|
    |state_0_be_reg_269                             |    9|          2|    3|          6|
    |state_0_ph_be_reg_511                          |    9|          2|   32|         64|
    |state_1_reg_352                                |    9|          2|   32|         64|
    |state_3_fu_138                                 |    9|          2|   32|         64|
    |state_reg_259                                  |    9|          2|   32|         64|
    |tmp_data_V_4_reg_432                           |    9|          2|   32|         64|
    |tmp_dest_V_1_reg_364                           |    9|          2|    1|          2|
    |tmp_id_V_1_reg_378                             |    9|          2|    1|          2|
    |tmp_keep_V_1_reg_419                           |    9|          2|    4|          8|
    |tmp_last_V_1_reg_341                           |    9|          2|    1|          2|
    |tmp_out_data_0_ph_be_reg_501                   |    9|          2|   32|         64|
    |tmp_out_data_V_1_reg_331                       |    9|          2|   32|         64|
    |tmp_out_dest_0_ph_be_reg_445                   |    9|          2|    1|          2|
    |tmp_out_dest_V_1_reg_278                       |    9|          2|    1|          2|
    |tmp_out_id_0_ph_be_reg_457                     |    9|          2|    1|          2|
    |tmp_out_id_V_1_reg_289                         |    9|          2|    1|          2|
    |tmp_out_keep_0_ph_be_reg_491                   |    9|          2|    4|          8|
    |tmp_out_keep_V_1_reg_321                       |    9|          2|    4|          8|
    |tmp_out_strb_0_ph_be_reg_481                   |    9|          2|    4|          8|
    |tmp_out_strb_V_1_reg_311                       |    9|          2|    4|          8|
    |tmp_out_user_0_ph_be_reg_469                   |    9|          2|    1|          2|
    |tmp_out_user_V_1_reg_300                       |    9|          2|    1|          2|
    |tmp_strb_V_1_reg_406                           |    9|          2|    4|          8|
    |tmp_user_V_1_reg_392                           |    9|          2|    1|          2|
    +-----------------------------------------------+-----+-----------+-----+-----------+
    |Total                                          |  842|        182|  711|       1689|
    +-----------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                               | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------+----+----+-----+-----------+
    |accumulate_reg_836                                                |  32|   0|   32|          0|
    |ap_CS_fsm                                                         |  21|   0|   21|          0|
    |coefs_read_reg_717                                                |  64|   0|   64|          0|
    |gmem_addr_read_reg_826                                            |  32|   0|   32|          0|
    |gmem_addr_reg_741                                                 |  64|   0|   64|          0|
    |grp_equalizer_Pipeline_Coef_Read_Loop_fu_532_ap_start_reg         |   1|   0|    1|          0|
    |grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_522_ap_start_reg  |   1|   0|    1|          0|
    |mul_ln62_reg_831                                                  |  32|   0|   32|          0|
    |p_4_0_0_0112_phi_loc_load_reg_807                                 |   1|   0|    1|          0|
    |state_0_be_reg_269                                                |   3|   0|   13|         10|
    |state_0_ph_be_reg_511                                             |  32|   0|   32|          0|
    |state_1_reg_352                                                   |  32|   0|   32|          0|
    |state_3_fu_138                                                    |  32|   0|   32|          0|
    |state_reg_259                                                     |  32|   0|   32|          0|
    |tmp_data_V_4_reg_432                                              |  32|   0|   32|          0|
    |tmp_data_V_reg_759                                                |  32|   0|   32|          0|
    |tmp_dest_V_1_reg_364                                              |   1|   0|    1|          0|
    |tmp_dest_V_reg_800                                                |   1|   0|    1|          0|
    |tmp_id_V_1_reg_378                                                |   1|   0|    1|          0|
    |tmp_id_V_reg_793                                                  |   1|   0|    1|          0|
    |tmp_keep_V_1_reg_419                                              |   4|   0|    4|          0|
    |tmp_keep_V_reg_767                                                |   4|   0|    4|          0|
    |tmp_last_V_1_reg_341                                              |   1|   0|    1|          0|
    |tmp_last_V_reg_788                                                |   1|   0|    1|          0|
    |tmp_out_data_0_ph_be_reg_501                                      |  32|   0|   32|          0|
    |tmp_out_data_V_1_reg_331                                          |  32|   0|   32|          0|
    |tmp_out_data_V_fu_126                                             |  32|   0|   32|          0|
    |tmp_out_dest_0_ph_be_reg_445                                      |   1|   0|    1|          0|
    |tmp_out_dest_V_1_reg_278                                          |   1|   0|    1|          0|
    |tmp_out_dest_V_reg_223                                            |   1|   0|    1|          0|
    |tmp_out_id_0_ph_be_reg_457                                        |   1|   0|    1|          0|
    |tmp_out_id_V_1_reg_289                                            |   1|   0|    1|          0|
    |tmp_out_id_V_reg_235                                              |   1|   0|    1|          0|
    |tmp_out_keep_0_ph_be_reg_491                                      |   4|   0|    4|          0|
    |tmp_out_keep_V_1_reg_321                                          |   4|   0|    4|          0|
    |tmp_out_keep_V_fu_130                                             |   4|   0|    4|          0|
    |tmp_out_strb_0_ph_be_reg_481                                      |   4|   0|    4|          0|
    |tmp_out_strb_V_1_reg_311                                          |   4|   0|    4|          0|
    |tmp_out_strb_V_fu_134                                             |   4|   0|    4|          0|
    |tmp_out_user_0_ph_be_reg_469                                      |   1|   0|    1|          0|
    |tmp_out_user_V_1_reg_300                                          |   1|   0|    1|          0|
    |tmp_out_user_V_reg_247                                            |   1|   0|    1|          0|
    |tmp_strb_V_1_reg_406                                              |   4|   0|    4|          0|
    |tmp_strb_V_reg_774                                                |   4|   0|    4|          0|
    |tmp_user_V_1_reg_392                                              |   1|   0|    1|          0|
    |tmp_user_V_reg_781                                                |   1|   0|    1|          0|
    +------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                             | 596|   0|  606|         10|
    +------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+--------------+-------------------+--------------+
|       RTL Ports       | Dir | Bits|   Protocol   |   Source Object   |    C Type    |
+-----------------------+-----+-----+--------------+-------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|         s_axi|            control|        scalar|
|s_axi_control_AWREADY  |  out|    1|         s_axi|            control|        scalar|
|s_axi_control_AWADDR   |   in|    5|         s_axi|            control|        scalar|
|s_axi_control_WVALID   |   in|    1|         s_axi|            control|        scalar|
|s_axi_control_WREADY   |  out|    1|         s_axi|            control|        scalar|
|s_axi_control_WDATA    |   in|   32|         s_axi|            control|        scalar|
|s_axi_control_WSTRB    |   in|    4|         s_axi|            control|        scalar|
|s_axi_control_ARVALID  |   in|    1|         s_axi|            control|        scalar|
|s_axi_control_ARREADY  |  out|    1|         s_axi|            control|        scalar|
|s_axi_control_ARADDR   |   in|    5|         s_axi|            control|        scalar|
|s_axi_control_RVALID   |  out|    1|         s_axi|            control|        scalar|
|s_axi_control_RREADY   |   in|    1|         s_axi|            control|        scalar|
|s_axi_control_RDATA    |  out|   32|         s_axi|            control|        scalar|
|s_axi_control_RRESP    |  out|    2|         s_axi|            control|        scalar|
|s_axi_control_BVALID   |  out|    1|         s_axi|            control|        scalar|
|s_axi_control_BREADY   |   in|    1|         s_axi|            control|        scalar|
|s_axi_control_BRESP    |  out|    2|         s_axi|            control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_none|          equalizer|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_none|          equalizer|  return value|
|m_axi_gmem_AWVALID     |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|         m_axi|               gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|         m_axi|               gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|         m_axi|               gmem|       pointer|
|output_r_TDATA         |  out|   32|          axis|  output_r_V_data_V|       pointer|
|output_r_TVALID        |  out|    1|          axis|  output_r_V_dest_V|       pointer|
|output_r_TREADY        |   in|    1|          axis|  output_r_V_dest_V|       pointer|
|output_r_TDEST         |  out|    1|          axis|  output_r_V_dest_V|       pointer|
|output_r_TKEEP         |  out|    4|          axis|  output_r_V_keep_V|       pointer|
|output_r_TSTRB         |  out|    4|          axis|  output_r_V_strb_V|       pointer|
|output_r_TUSER         |  out|    1|          axis|  output_r_V_user_V|       pointer|
|output_r_TLAST         |  out|    1|          axis|  output_r_V_last_V|       pointer|
|output_r_TID           |  out|    1|          axis|    output_r_V_id_V|       pointer|
|input_r_TDATA          |   in|   32|          axis|   input_r_V_data_V|       pointer|
|input_r_TVALID         |   in|    1|          axis|   input_r_V_dest_V|       pointer|
|input_r_TREADY         |  out|    1|          axis|   input_r_V_dest_V|       pointer|
|input_r_TDEST          |   in|    1|          axis|   input_r_V_dest_V|       pointer|
|input_r_TKEEP          |   in|    4|          axis|   input_r_V_keep_V|       pointer|
|input_r_TSTRB          |   in|    4|          axis|   input_r_V_strb_V|       pointer|
|input_r_TUSER          |   in|    1|          axis|   input_r_V_user_V|       pointer|
|input_r_TLAST          |   in|    1|          axis|   input_r_V_last_V|       pointer|
|input_r_TID            |   in|    1|          axis|     input_r_V_id_V|       pointer|
+-----------------------+-----+-----+--------------+-------------------+--------------+

