INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/camera_interface/camera_interface.ip_user_files/bd/BRAM_1_FIFO/ip/BRAM_1_FIFO_fifo_generator_0_0/sim/BRAM_1_FIFO_fifo_generator_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_1_FIFO_fifo_generator_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/camera_interface/camera_interface.ip_user_files/bd/BRAM_1_FIFO/sim/BRAM_1_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_1_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/new/camera_fifo_output.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module camera_fifo_output
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/new/camera_interface_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module camera_fifo_top
WARNING: [VRFC 10-3248] data object 'FIFO_WRITE_0_wr_en' is already declared [C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/new/camera_interface_top.v:43]
WARNING: [VRFC 10-3703] second declaration of 'FIFO_WRITE_0_wr_en' ignored [C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/new/camera_interface_top.v:43]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'byte_convert_valid' is not allowed [C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/new/camera_interface_top.v:46]
WARNING: [VRFC 10-3248] data object 'FIFO_READ_0_empty' is already declared [C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/new/camera_interface_top.v:47]
WARNING: [VRFC 10-3703] second declaration of 'FIFO_READ_0_empty' ignored [C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/new/camera_interface_top.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/new/camera_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module camera_read_input
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
