# Copyright (c) PyPTO Contributors.
# This program is free software, you can redistribute it and/or modify it under the terms and conditions of
# CANN Open Software License Agreement Version 2.0 (the "License").
# Please refer to the License for details. You may not use this file except in compliance with the License.
# THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND, EITHER EXPRESS OR IMPLIED,
# INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT, MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
# See LICENSE in the root of the software repository for the full text of the License.
# -----------------------------------------------------------------------------------------------------------

"""Before / After / Expected tests for the AutoTileMatmulL0 pass.

The pass walks Mat-resident ``tile.matmul`` calls, queries
``utils::ChooseL0Tile`` against the active backend's L0 capacities, and rewrites
each call into a K-loop that branches on the loop index: the first iteration
uses ``tile.matmul`` (fresh accumulator) and subsequent iterations use
``tile.matmul_acc`` (accumulating into the iter-arg).  The loop is marked
``ForKind.Pipeline`` with ``pipeline_stages=2`` whenever it has at least two
iterations.

The conftest configures the Ascend950 backend, which advertises L0a/L0b = 64KB
and L0c = 256KB.  Tests rely on those capacities to predict the chooser's
output.

Each test is structured as Before / After / Expected:

* ``Before``  — the input program (a Mat-resident matmul).
* ``After``   — the program produced by running the pass.
* ``Expected`` — the program written out as the pass should produce it.

The comparison uses ``ir.assert_structural_equal`` with auto-mapping, so
intermediate Var names may differ between After and Expected — only types and
structural positions need to match.

The pass emits an Acc-typed iter-arg init via ``tile.create(target=Acc)``
and per-iter ``tile.extract(..., target_memory=Left|Right)`` for the Mat
operand slices, so the produced IR is L0-typed end-to-end and roundtrips
cleanly through the autouse print/parse fixture.
"""

import pypto.language as pl
import pytest
from pypto import backend as _backend
from pypto import ir, passes
from pypto.backend import BackendType


class TestAutoTileMatmulL0KOnly:
    """K-tiling rewrites for Mat-resident tile.matmul."""

    def test_skinny_gemm_pipelined(self):
        """16×64 @ 2048 BF16 → ChooseL0Tile picks (m=16, n=64, k=256).

        K=2048 → 8 K-iterations → loop runs 8 times with an if-else branching
        on ``ko == 0`` between ``tile.matmul`` (first iter) and
        ``tile.matmul_acc`` (later iters).  Loop is Pipeline-marked with
        ``pipeline_stages=2``."""

        @pl.program
        class Before:
            @pl.function(type=pl.FunctionType.InCore)
            def kernel(
                self,
                lhs: pl.Tensor[[16, 2048], pl.BF16],
                rhs: pl.Tensor[[2048, 64], pl.BF16],
                out: pl.Out[pl.Tensor[[16, 64], pl.FP32]],
            ) -> pl.Tensor[[16, 64], pl.FP32]:
                lhs_mat: pl.Tile[[16, 2048], pl.BF16, pl.Mem.Mat] = pl.tile.load(
                    lhs, [0, 0], [16, 2048], target_memory=pl.Mem.Mat
                )
                rhs_mat: pl.Tile[[2048, 64], pl.BF16, pl.Mem.Mat] = pl.tile.load(
                    rhs, [0, 0], [2048, 64], target_memory=pl.Mem.Mat
                )
                c: pl.Tile[[16, 64], pl.FP32, pl.Mem.Acc] = pl.tile.matmul(lhs_mat, rhs_mat)
                out = pl.store(c, [0, 0], out)
                return out

        @pl.program
        class Expected:
            @pl.function(type=pl.FunctionType.InCore)
            def kernel(
                self,
                lhs: pl.Tensor[[16, 2048], pl.BF16],
                rhs: pl.Tensor[[2048, 64], pl.BF16],
                out: pl.Out[pl.Tensor[[16, 64], pl.FP32]],
            ) -> pl.Tensor[[16, 64], pl.FP32]:
                lhs_mat: pl.Tile[[16, 2048], pl.BF16, pl.Mem.Mat] = pl.tile.load(
                    lhs, [0, 0], [16, 2048], target_memory=pl.Mem.Mat
                )
                rhs_mat: pl.Tile[[2048, 64], pl.BF16, pl.Mem.Mat] = pl.tile.load(
                    rhs, [0, 0], [2048, 64], target_memory=pl.Mem.Mat
                )
                # Acc-resident placeholder for the iter-arg init.
                c_init: pl.Tile[[16, 64], pl.FP32, pl.Mem.Acc] = pl.tile.create(
                    [16, 64], dtype=pl.FP32, target_memory=pl.Mem.Acc
                )
                # Full K-loop with ko branching on the first iteration.
                for ko, (c_iter,) in pl.pipeline(0, 2048, 256, init_values=(c_init,), stage=2):
                    sa: pl.Tile[[16, 256], pl.BF16, pl.Mem.Left] = pl.tile.extract(
                        lhs_mat, 0, ko, shape=[16, 256], target_memory=pl.Mem.Left
                    )
                    sb: pl.Tile[[256, 64], pl.BF16, pl.Mem.Right] = pl.tile.extract(
                        rhs_mat, ko, 0, shape=[256, 64], target_memory=pl.Mem.Right
                    )
                    if ko == 0:
                        c_first: pl.Tile[[16, 64], pl.FP32, pl.Mem.Acc] = pl.tile.matmul(sa, sb)
                        c_phi: pl.Tile[[16, 64], pl.FP32, pl.Mem.Acc] = pl.yield_(c_first)
                    else:
                        c_acc: pl.Tile[[16, 64], pl.FP32, pl.Mem.Acc] = pl.tile.matmul_acc(c_iter, sa, sb)
                        c_phi: pl.Tile[[16, 64], pl.FP32, pl.Mem.Acc] = pl.yield_(c_acc)
                    c: pl.Tile[[16, 64], pl.FP32, pl.Mem.Acc] = pl.yield_(c_phi)
                out = pl.store(c, [0, 0], out)
                return out

        After = passes.auto_tile_matmul_l0()(Before)
        ir.assert_structural_equal(After, Expected)

    def test_matmul_acc_pipelined(self):
        """``tile.matmul_acc`` with the same 16×64 @ 2048 BF16 shape rewrites
        into a uniform K-loop: every iteration is ``tile.matmul_acc``, with
        the iter-arg init = caller's ``acc_init`` (no Vec placeholder, no
        if-else branch since the accumulator chain is uniform from the
        first iteration)."""

        @pl.program
        class Before:
            @pl.function(type=pl.FunctionType.InCore)
            def kernel(
                self,
                lhs: pl.Tensor[[16, 2048], pl.BF16],
                rhs: pl.Tensor[[2048, 64], pl.BF16],
                acc_init: pl.Tile[[16, 64], pl.FP32, pl.Mem.Acc],
                out: pl.Out[pl.Tensor[[16, 64], pl.FP32]],
            ) -> pl.Tensor[[16, 64], pl.FP32]:
                lhs_mat: pl.Tile[[16, 2048], pl.BF16, pl.Mem.Mat] = pl.tile.load(
                    lhs, [0, 0], [16, 2048], target_memory=pl.Mem.Mat
                )
                rhs_mat: pl.Tile[[2048, 64], pl.BF16, pl.Mem.Mat] = pl.tile.load(
                    rhs, [0, 0], [2048, 64], target_memory=pl.Mem.Mat
                )
                c: pl.Tile[[16, 64], pl.FP32, pl.Mem.Acc] = pl.tile.matmul_acc(acc_init, lhs_mat, rhs_mat)
                out = pl.store(c, [0, 0], out)
                return out

        @pl.program
        class Expected:
            @pl.function(type=pl.FunctionType.InCore)
            def kernel(
                self,
                lhs: pl.Tensor[[16, 2048], pl.BF16],
                rhs: pl.Tensor[[2048, 64], pl.BF16],
                acc_init: pl.Tile[[16, 64], pl.FP32, pl.Mem.Acc],
                out: pl.Out[pl.Tensor[[16, 64], pl.FP32]],
            ) -> pl.Tensor[[16, 64], pl.FP32]:
                lhs_mat: pl.Tile[[16, 2048], pl.BF16, pl.Mem.Mat] = pl.tile.load(
                    lhs, [0, 0], [16, 2048], target_memory=pl.Mem.Mat
                )
                rhs_mat: pl.Tile[[2048, 64], pl.BF16, pl.Mem.Mat] = pl.tile.load(
                    rhs, [0, 0], [2048, 64], target_memory=pl.Mem.Mat
                )
                # No Vec placeholder: the iter-arg init is the caller's acc_init.
                for ko, (c_iter,) in pl.pipeline(0, 2048, 256, init_values=(acc_init,), stage=2):
                    sa: pl.Tile[[16, 256], pl.BF16, pl.Mem.Left] = pl.tile.extract(
                        lhs_mat, 0, ko, shape=[16, 256], target_memory=pl.Mem.Left
                    )
                    sb: pl.Tile[[256, 64], pl.BF16, pl.Mem.Right] = pl.tile.extract(
                        rhs_mat, ko, 0, shape=[256, 64], target_memory=pl.Mem.Right
                    )
                    c_acc: pl.Tile[[16, 64], pl.FP32, pl.Mem.Acc] = pl.tile.matmul_acc(c_iter, sa, sb)
                    c: pl.Tile[[16, 64], pl.FP32, pl.Mem.Acc] = pl.yield_(c_acc)
                out = pl.store(c, [0, 0], out)
                return out

        After = passes.auto_tile_matmul_l0()(Before)
        ir.assert_structural_equal(After, Expected)

    def test_vec_fed_lhs_staged_to_mat_and_tiled(self):
        """Fused-attention PV / ``score·V`` pattern: the left operand is
        Vec-resident (softmax/``exp`` output crossing the cube↔vector boundary)
        while the right operand is Mat.

        The pass stages the Vec left operand into Mat via ``tile.move`` *before*
        the K-loop — so ``ExpandMixedKernel`` can lower the Vec→Mat boundary
        crossing through its ``tile.move``-based ``tpop_from_aiv`` handshake —
        then tiles symmetrically with the QK (Mat-fed) path, extracting Left
        sub-tiles from the staged Mat tile.  16×64 @ 2048 BF16 → ChooseL0Tile
        picks (m=16, n=64, k=256)."""

        @pl.program
        class Before:
            @pl.function(type=pl.FunctionType.InCore)
            def kernel(
                self,
                lhs: pl.Tensor[[16, 2048], pl.BF16],
                rhs: pl.Tensor[[2048, 64], pl.BF16],
                out: pl.Out[pl.Tensor[[16, 64], pl.FP32]],
            ) -> pl.Tensor[[16, 64], pl.FP32]:
                # Default tile.load lands in Vec — the PV / score·V operand.
                lhs_vec: pl.Tile[[16, 2048], pl.BF16, pl.Mem.Vec] = pl.tile.load(lhs, [0, 0], [16, 2048])
                rhs_mat: pl.Tile[[2048, 64], pl.BF16, pl.Mem.Mat] = pl.tile.load(
                    rhs, [0, 0], [2048, 64], target_memory=pl.Mem.Mat
                )
                c: pl.Tile[[16, 64], pl.FP32, pl.Mem.Acc] = pl.tile.matmul(lhs_vec, rhs_mat)
                out = pl.store(c, [0, 0], out)
                return out

        @pl.program
        class Expected:
            @pl.function(type=pl.FunctionType.InCore)
            def kernel(
                self,
                lhs: pl.Tensor[[16, 2048], pl.BF16],
                rhs: pl.Tensor[[2048, 64], pl.BF16],
                out: pl.Out[pl.Tensor[[16, 64], pl.FP32]],
            ) -> pl.Tensor[[16, 64], pl.FP32]:
                lhs_vec: pl.Tile[[16, 2048], pl.BF16, pl.Mem.Vec] = pl.tile.load(lhs, [0, 0], [16, 2048])
                rhs_mat: pl.Tile[[2048, 64], pl.BF16, pl.Mem.Mat] = pl.tile.load(
                    rhs, [0, 0], [2048, 64], target_memory=pl.Mem.Mat
                )
                # Acc-resident placeholder for the iter-arg init.
                c_init: pl.Tile[[16, 64], pl.FP32, pl.Mem.Acc] = pl.tile.create(
                    [16, 64], dtype=pl.FP32, target_memory=pl.Mem.Acc
                )
                # Vec lhs staged into Mat once, before the K-loop.
                lhs_mat: pl.Tile[[16, 2048], pl.BF16, pl.Mem.Mat] = pl.tile.move(
                    lhs_vec, target_memory=pl.Mem.Mat
                )
                for ko, (c_iter,) in pl.pipeline(0, 2048, 256, init_values=(c_init,), stage=2):
                    # lhs sub-tile extracted from the *staged Mat* tile, not from Vec.
                    sa: pl.Tile[[16, 256], pl.BF16, pl.Mem.Left] = pl.tile.extract(
                        lhs_mat, 0, ko, shape=[16, 256], target_memory=pl.Mem.Left
                    )
                    sb: pl.Tile[[256, 64], pl.BF16, pl.Mem.Right] = pl.tile.extract(
                        rhs_mat, ko, 0, shape=[256, 64], target_memory=pl.Mem.Right
                    )
                    if ko == 0:
                        c_first: pl.Tile[[16, 64], pl.FP32, pl.Mem.Acc] = pl.tile.matmul(sa, sb)
                        c_phi: pl.Tile[[16, 64], pl.FP32, pl.Mem.Acc] = pl.yield_(c_first)
                    else:
                        c_acc: pl.Tile[[16, 64], pl.FP32, pl.Mem.Acc] = pl.tile.matmul_acc(c_iter, sa, sb)
                        c_phi: pl.Tile[[16, 64], pl.FP32, pl.Mem.Acc] = pl.yield_(c_acc)
                    c: pl.Tile[[16, 64], pl.FP32, pl.Mem.Acc] = pl.yield_(c_phi)
                out = pl.store(c, [0, 0], out)
                return out

        After = passes.auto_tile_matmul_l0()(Before)
        ir.assert_structural_equal(After, Expected)

    def test_matmul_acc_vec_lhs_staged_and_tiled(self):
        """``tile.matmul_acc`` whose left (A) operand is Vec-resident
        (fused-attention PV / ``score·V`` with a running caller accumulator).

        Per the pass (``auto_tile_matmul_l0_pass.cpp`` lines 540-541): the
        Vec left operand sets ``stage_lhs_to_mat=true`` so a single
        ``tile.move(lhs_vec, target=Mat)`` is emitted before the K-loop and the
        per-iter Left extract slices from the staged Mat tile; ``acc_init`` is
        the caller's accumulator threaded into the iter-arg directly.  Because
        ``is_acc`` is true the body is the *uniform* ``matmul_acc`` shape with
        **no** if-else and **no** ``tile.create`` placeholder (``BuildKLoopRewrite``
        lines 325-327, ``BuildMatmulAccBody``).  16×64 @ 2048 BF16 with
        ``c_read=true`` picks (m=16, n=64, k=256) — the same tile the Mat-lhs
        ``test_matmul_acc_pipelined`` case pins."""

        @pl.program
        class Before:
            @pl.function(type=pl.FunctionType.InCore)
            def kernel(
                self,
                lhs: pl.Tensor[[16, 2048], pl.BF16],
                rhs: pl.Tensor[[2048, 64], pl.BF16],
                acc_init: pl.Tile[[16, 64], pl.FP32, pl.Mem.Acc],
                out: pl.Out[pl.Tensor[[16, 64], pl.FP32]],
            ) -> pl.Tensor[[16, 64], pl.FP32]:
                # Default tile.load lands in Vec — the PV / score·V operand.
                lhs_vec: pl.Tile[[16, 2048], pl.BF16, pl.Mem.Vec] = pl.tile.load(lhs, [0, 0], [16, 2048])
                rhs_mat: pl.Tile[[2048, 64], pl.BF16, pl.Mem.Mat] = pl.tile.load(
                    rhs, [0, 0], [2048, 64], target_memory=pl.Mem.Mat
                )
                c: pl.Tile[[16, 64], pl.FP32, pl.Mem.Acc] = pl.tile.matmul_acc(acc_init, lhs_vec, rhs_mat)
                out = pl.store(c, [0, 0], out)
                return out

        @pl.program
        class Expected:
            @pl.function(type=pl.FunctionType.InCore)
            def kernel(
                self,
                lhs: pl.Tensor[[16, 2048], pl.BF16],
                rhs: pl.Tensor[[2048, 64], pl.BF16],
                acc_init: pl.Tile[[16, 64], pl.FP32, pl.Mem.Acc],
                out: pl.Out[pl.Tensor[[16, 64], pl.FP32]],
            ) -> pl.Tensor[[16, 64], pl.FP32]:
                lhs_vec: pl.Tile[[16, 2048], pl.BF16, pl.Mem.Vec] = pl.tile.load(lhs, [0, 0], [16, 2048])
                rhs_mat: pl.Tile[[2048, 64], pl.BF16, pl.Mem.Mat] = pl.tile.load(
                    rhs, [0, 0], [2048, 64], target_memory=pl.Mem.Mat
                )
                # No tile.create placeholder: the iter-arg init is the caller's
                # acc_init.  Vec lhs staged into Mat once, before the K-loop.
                lhs_mat: pl.Tile[[16, 2048], pl.BF16, pl.Mem.Mat] = pl.tile.move(
                    lhs_vec, target_memory=pl.Mem.Mat
                )
                for ko, (c_iter,) in pl.pipeline(0, 2048, 256, init_values=(acc_init,), stage=2):
                    # lhs sub-tile extracted from the staged Mat tile, not Vec.
                    sa: pl.Tile[[16, 256], pl.BF16, pl.Mem.Left] = pl.tile.extract(
                        lhs_mat, 0, ko, shape=[16, 256], target_memory=pl.Mem.Left
                    )
                    sb: pl.Tile[[256, 64], pl.BF16, pl.Mem.Right] = pl.tile.extract(
                        rhs_mat, ko, 0, shape=[256, 64], target_memory=pl.Mem.Right
                    )
                    # Uniform matmul_acc body — no if-else branch.
                    c_acc: pl.Tile[[16, 64], pl.FP32, pl.Mem.Acc] = pl.tile.matmul_acc(c_iter, sa, sb)
                    c: pl.Tile[[16, 64], pl.FP32, pl.Mem.Acc] = pl.yield_(c_acc)
                out = pl.store(c, [0, 0], out)
                return out

        After = passes.auto_tile_matmul_l0()(Before)
        ir.assert_structural_equal(After, Expected)

    def test_two_independent_matmuls_each_remapped(self):
        """Two independent Mat-resident ``tile.matmul`` calls in one function
        body are each rewritten into their own K-loop, and each downstream
        ``pl.store`` is redirected to the matching ForStmt's ``return_var``.

        This exercises the per-SeqStmts ``remap`` in
        ``AutoTileMutator::VisitStmt_(SeqStmtsPtr)`` (pass lines 561-585): the
        first rewrite records ``c0 -> for0.return_var`` and the second records
        ``c1 -> for1.return_var``; the running ``Substitute`` then rewrites the
        two ``pl.store`` uses to the new return_vars.  Each matmul is 16×64 @
        2048 BF16 (plain ``tile.matmul``, ``c_read=false``) → (m=16, n=64,
        k=256), so each loop is the standard if-else K-loop of
        ``test_skinny_gemm_pipelined``."""

        @pl.program
        class Before:
            @pl.function(type=pl.FunctionType.InCore)
            def kernel(
                self,
                lhs0: pl.Tensor[[16, 2048], pl.BF16],
                rhs0: pl.Tensor[[2048, 64], pl.BF16],
                lhs1: pl.Tensor[[16, 2048], pl.BF16],
                rhs1: pl.Tensor[[2048, 64], pl.BF16],
                out0: pl.Out[pl.Tensor[[16, 64], pl.FP32]],
                out1: pl.Out[pl.Tensor[[16, 64], pl.FP32]],
            ) -> tuple[pl.Tensor[[16, 64], pl.FP32], pl.Tensor[[16, 64], pl.FP32]]:
                a0: pl.Tile[[16, 2048], pl.BF16, pl.Mem.Mat] = pl.tile.load(
                    lhs0, [0, 0], [16, 2048], target_memory=pl.Mem.Mat
                )
                b0: pl.Tile[[2048, 64], pl.BF16, pl.Mem.Mat] = pl.tile.load(
                    rhs0, [0, 0], [2048, 64], target_memory=pl.Mem.Mat
                )
                c0: pl.Tile[[16, 64], pl.FP32, pl.Mem.Acc] = pl.tile.matmul(a0, b0)
                out0 = pl.store(c0, [0, 0], out0)
                a1: pl.Tile[[16, 2048], pl.BF16, pl.Mem.Mat] = pl.tile.load(
                    lhs1, [0, 0], [16, 2048], target_memory=pl.Mem.Mat
                )
                b1: pl.Tile[[2048, 64], pl.BF16, pl.Mem.Mat] = pl.tile.load(
                    rhs1, [0, 0], [2048, 64], target_memory=pl.Mem.Mat
                )
                c1: pl.Tile[[16, 64], pl.FP32, pl.Mem.Acc] = pl.tile.matmul(a1, b1)
                out1 = pl.store(c1, [0, 0], out1)
                return out0, out1

        @pl.program
        class Expected:
            @pl.function(type=pl.FunctionType.InCore)
            def kernel(
                self,
                lhs0: pl.Tensor[[16, 2048], pl.BF16],
                rhs0: pl.Tensor[[2048, 64], pl.BF16],
                lhs1: pl.Tensor[[16, 2048], pl.BF16],
                rhs1: pl.Tensor[[2048, 64], pl.BF16],
                out0: pl.Out[pl.Tensor[[16, 64], pl.FP32]],
                out1: pl.Out[pl.Tensor[[16, 64], pl.FP32]],
            ) -> tuple[pl.Tensor[[16, 64], pl.FP32], pl.Tensor[[16, 64], pl.FP32]]:
                a0: pl.Tile[[16, 2048], pl.BF16, pl.Mem.Mat] = pl.tile.load(
                    lhs0, [0, 0], [16, 2048], target_memory=pl.Mem.Mat
                )
                b0: pl.Tile[[2048, 64], pl.BF16, pl.Mem.Mat] = pl.tile.load(
                    rhs0, [0, 0], [2048, 64], target_memory=pl.Mem.Mat
                )
                c0_init: pl.Tile[[16, 64], pl.FP32, pl.Mem.Acc] = pl.tile.create(
                    [16, 64], dtype=pl.FP32, target_memory=pl.Mem.Acc
                )
                for ko0, (c0_iter,) in pl.pipeline(0, 2048, 256, init_values=(c0_init,), stage=2):
                    sa0: pl.Tile[[16, 256], pl.BF16, pl.Mem.Left] = pl.tile.extract(
                        a0, 0, ko0, shape=[16, 256], target_memory=pl.Mem.Left
                    )
                    sb0: pl.Tile[[256, 64], pl.BF16, pl.Mem.Right] = pl.tile.extract(
                        b0, ko0, 0, shape=[256, 64], target_memory=pl.Mem.Right
                    )
                    if ko0 == 0:
                        c0_first: pl.Tile[[16, 64], pl.FP32, pl.Mem.Acc] = pl.tile.matmul(sa0, sb0)
                        c0_phi: pl.Tile[[16, 64], pl.FP32, pl.Mem.Acc] = pl.yield_(c0_first)
                    else:
                        c0_acc: pl.Tile[[16, 64], pl.FP32, pl.Mem.Acc] = pl.tile.matmul_acc(c0_iter, sa0, sb0)
                        c0_phi: pl.Tile[[16, 64], pl.FP32, pl.Mem.Acc] = pl.yield_(c0_acc)
                    c0: pl.Tile[[16, 64], pl.FP32, pl.Mem.Acc] = pl.yield_(c0_phi)
                out0 = pl.store(c0, [0, 0], out0)
                a1: pl.Tile[[16, 2048], pl.BF16, pl.Mem.Mat] = pl.tile.load(
                    lhs1, [0, 0], [16, 2048], target_memory=pl.Mem.Mat
                )
                b1: pl.Tile[[2048, 64], pl.BF16, pl.Mem.Mat] = pl.tile.load(
                    rhs1, [0, 0], [2048, 64], target_memory=pl.Mem.Mat
                )
                c1_init: pl.Tile[[16, 64], pl.FP32, pl.Mem.Acc] = pl.tile.create(
                    [16, 64], dtype=pl.FP32, target_memory=pl.Mem.Acc
                )
                for ko1, (c1_iter,) in pl.pipeline(0, 2048, 256, init_values=(c1_init,), stage=2):
                    sa1: pl.Tile[[16, 256], pl.BF16, pl.Mem.Left] = pl.tile.extract(
                        a1, 0, ko1, shape=[16, 256], target_memory=pl.Mem.Left
                    )
                    sb1: pl.Tile[[256, 64], pl.BF16, pl.Mem.Right] = pl.tile.extract(
                        b1, ko1, 0, shape=[256, 64], target_memory=pl.Mem.Right
                    )
                    if ko1 == 0:
                        c1_first: pl.Tile[[16, 64], pl.FP32, pl.Mem.Acc] = pl.tile.matmul(sa1, sb1)
                        c1_phi: pl.Tile[[16, 64], pl.FP32, pl.Mem.Acc] = pl.yield_(c1_first)
                    else:
                        c1_acc: pl.Tile[[16, 64], pl.FP32, pl.Mem.Acc] = pl.tile.matmul_acc(c1_iter, sa1, sb1)
                        c1_phi: pl.Tile[[16, 64], pl.FP32, pl.Mem.Acc] = pl.yield_(c1_acc)
                    c1: pl.Tile[[16, 64], pl.FP32, pl.Mem.Acc] = pl.yield_(c1_phi)
                out1 = pl.store(c1, [0, 0], out1)
                return out0, out1

        After = passes.auto_tile_matmul_l0()(Before)
        ir.assert_structural_equal(After, Expected)

    def test_vec_right_operand_left_untouched(self):
        """The right (B) operand must be Mat — it feeds L0B from L1.  A Vec
        right operand (even with a Mat left) is out of scope: the asymmetry is
        deliberate (only the left / A operand may be Vec, for the PV pattern)."""

        @pl.program
        class Before:
            @pl.function(type=pl.FunctionType.InCore)
            def kernel(
                self,
                lhs: pl.Tensor[[16, 2048], pl.BF16],
                rhs: pl.Tensor[[2048, 64], pl.BF16],
                out: pl.Out[pl.Tensor[[16, 64], pl.FP32]],
            ) -> pl.Tensor[[16, 64], pl.FP32]:
                lhs_mat: pl.Tile[[16, 2048], pl.BF16, pl.Mem.Mat] = pl.tile.load(
                    lhs, [0, 0], [16, 2048], target_memory=pl.Mem.Mat
                )
                # rhs lands in Vec — not a valid L0B source, so the pass skips.
                rhs_vec: pl.Tile[[2048, 64], pl.BF16, pl.Mem.Vec] = pl.tile.load(rhs, [0, 0], [2048, 64])
                c: pl.Tile[[16, 64], pl.FP32, pl.Mem.Acc] = pl.tile.matmul(lhs_mat, rhs_vec)
                out = pl.store(c, [0, 0], out)
                return out

        After = passes.auto_tile_matmul_l0()(Before)
        ir.assert_structural_equal(After, Before)

    def test_already_l0_sized_skipped(self):
        """64×64×64 BF16 → fits in L0 capacity after double-buffering →
        ChooseL0Tile returns (M, N, K) → pass leaves the matmul untouched."""

        @pl.program
        class Before:
            @pl.function(type=pl.FunctionType.InCore)
            def kernel(
                self,
                lhs: pl.Tensor[[64, 64], pl.BF16],
                rhs: pl.Tensor[[64, 64], pl.BF16],
                out: pl.Out[pl.Tensor[[64, 64], pl.FP32]],
            ) -> pl.Tensor[[64, 64], pl.FP32]:
                lhs_mat: pl.Tile[[64, 64], pl.BF16, pl.Mem.Mat] = pl.tile.load(
                    lhs, [0, 0], [64, 64], target_memory=pl.Mem.Mat
                )
                rhs_mat: pl.Tile[[64, 64], pl.BF16, pl.Mem.Mat] = pl.tile.load(
                    rhs, [0, 0], [64, 64], target_memory=pl.Mem.Mat
                )
                c: pl.Tile[[64, 64], pl.FP32, pl.Mem.Acc] = pl.tile.matmul(lhs_mat, rhs_mat)
                out = pl.store(c, [0, 0], out)
                return out

        # No tiling needed → expected = before.
        After = passes.auto_tile_matmul_l0()(Before)
        ir.assert_structural_equal(After, Before)

    def test_pass_idempotent(self):
        """Running the pass twice produces the same result as running it once.

        After the first rewrite, the only ``tile.matmul`` is inside the
        K-loop's then-branch over slices of shape [16, 256] / [256, 64] which
        are already L0-sized, so the second run sees a no-op.  We also assert
        the first run *did* change the IR so a regression where the pass
        becomes a no-op overall still fails the test."""

        @pl.program
        class Before:
            @pl.function(type=pl.FunctionType.InCore)
            def kernel(
                self,
                lhs: pl.Tensor[[16, 2048], pl.BF16],
                rhs: pl.Tensor[[2048, 64], pl.BF16],
                out: pl.Out[pl.Tensor[[16, 64], pl.FP32]],
            ) -> pl.Tensor[[16, 64], pl.FP32]:
                lhs_mat: pl.Tile[[16, 2048], pl.BF16, pl.Mem.Mat] = pl.tile.load(
                    lhs, [0, 0], [16, 2048], target_memory=pl.Mem.Mat
                )
                rhs_mat: pl.Tile[[2048, 64], pl.BF16, pl.Mem.Mat] = pl.tile.load(
                    rhs, [0, 0], [2048, 64], target_memory=pl.Mem.Mat
                )
                c: pl.Tile[[16, 64], pl.FP32, pl.Mem.Acc] = pl.tile.matmul(lhs_mat, rhs_mat)
                out = pl.store(c, [0, 0], out)
                return out

        once = passes.auto_tile_matmul_l0()(Before)
        # First run must have rewritten — otherwise the idempotency check is
        # vacuously true.
        with pytest.raises(ValueError, match="Structural equality"):
            ir.assert_structural_equal(once, Before)
        twice = passes.auto_tile_matmul_l0()(once)
        ir.assert_structural_equal(twice, once)

    def test_non_aligned_K_left_untouched(self):
        """Non-16-aligned K has no valid L0 K-tiling: any peeled tail or whole-K block
        would have non-16-aligned (non-fractal) tile cols that ptoas rejects, so the
        pass leaves the matmul untouched (PH-AT-007 PerfHint) instead of emitting
        invalid extracts.  K=2050 (M=16, N=64) is not a multiple of the cube fractal
        16.  The device-valid 16-aligned-K peel is covered in the st suite
        (``tests/st/runtime/ops/test_matmul.py::...test_matmul_autol0_nonaligned_k``,
        K=688); the chooser-level rejection in
        ``test_l0_tile_chooser.py::...test_non_aligned_K_rejected``."""

        @pl.program
        class Before:
            @pl.function(type=pl.FunctionType.InCore)
            def kernel(
                self,
                lhs: pl.Tensor[[16, 2050], pl.BF16],
                rhs: pl.Tensor[[2050, 64], pl.BF16],
                out: pl.Out[pl.Tensor[[16, 64], pl.FP32]],
            ) -> pl.Tensor[[16, 64], pl.FP32]:
                lhs_mat: pl.Tile[[16, 2050], pl.BF16, pl.Mem.Mat] = pl.tile.load(
                    lhs, [0, 0], [16, 2050], target_memory=pl.Mem.Mat
                )
                rhs_mat: pl.Tile[[2050, 64], pl.BF16, pl.Mem.Mat] = pl.tile.load(
                    rhs, [0, 0], [2050, 64], target_memory=pl.Mem.Mat
                )
                c: pl.Tile[[16, 64], pl.FP32, pl.Mem.Acc] = pl.tile.matmul(lhs_mat, rhs_mat)
                out = pl.store(c, [0, 0], out)
                return out

        After = passes.auto_tile_matmul_l0()(Before)
        ir.assert_structural_equal(After, Before)  # non-aligned K -> untouched


def _torch_codegen_matches_matmul(program, m_dim, n_dim, k_dim):
    """Drive ``program`` through ``torch_codegen`` and check the executed
    reference matches ``torch.matmul``.  Used to numerically validate the M/N
    + K tiled output the pass emits, independent of the device toolchain.

    Returns ``(ok, max_abs_diff)``.  The generated entry is named ``kernel``
    (the function name in the Before/After programs below).
    """
    torch = pytest.importorskip("torch")
    from pypto.debug import torch_codegen  # noqa: PLC0415

    torch.manual_seed(0)
    a = torch.randn(m_dim, k_dim, dtype=torch.float32)
    b = torch.randn(k_dim, n_dim, dtype=torch.float32)
    out = torch.zeros(m_dim, n_dim, dtype=torch.float32)

    code = torch_codegen(program)
    ns: dict = {}
    exec(code, ns)  # noqa: S102 — executing generated reference code is the point
    ns["kernel"](a, b, out)
    expected = torch.matmul(a, b)
    return torch.allclose(out, expected, rtol=1e-3, atol=1e-3), (out - expected).abs().max().item()


def _assert_ssa_valid(after, label):
    """Assert the rewritten program still satisfies ``SSAForm`` + ``UseAfterDef``.

    The snake reuses one Left/Right extract Var across several ``tile.matmul``s,
    so every reused operand must remain defined before all its uses — a check
    that would catch a stale/dangling reuse the same way the reversed-store
    regression catches a stale remap.
    """
    props = passes.IRPropertySet()
    props.insert(passes.IRProperty.SSAForm)
    props.insert(passes.IRProperty.UseAfterDef)
    passes.verify_properties(props, after, label)


def _assert_pipelined_full_k(after, n_pipeline_levels=2):
    """Assert the full-K M/N path emitted its nested pipelined **interior**:
    ``n_pipeline_levels`` ``pl.pipeline`` loops (the straight-line boundary tail,
    if any, adds no pipelines), no K-loop accumulation, at least the interior
    matmul + store, and every interior loop's trip count is exact (``full_m`` /
    ``full_n`` are multiples of ``m`` / ``n`` by construction)."""
    import re  # noqa: PLC0415

    printed = ir.python_print(after)
    assert printed.count("pl.pipeline(") == n_pipeline_levels, (
        f"expected {n_pipeline_levels} pipelined interior loops, got {printed.count('pl.pipeline(')}"
    )
    assert "matmul_acc" not in printed, "full-K body is a single matmul, no accumulation"
    assert printed.count("pl.tile.matmul(") >= 1 and printed.count("pl.tile.store(") >= 1, (
        "the full-K schedule has at least the interior matmul + store (plus any boundary tail tiles)"
    )
    bounds = re.findall(r"pl\.pipeline\(0, (\d+), (\d+)", printed)
    assert len(bounds) == n_pipeline_levels, "every pipeline loop should be pl.pipeline(0, stop, step, ...)"
    for stop, step in bounds:
        assert int(stop) % int(step) == 0, f"interior trip count must be exact: stop={stop} step={step}"


def _full_k_stationary_operand(after) -> str:
    """Which operand the full-K interior keeps stationary in the OUTER loop —
    ``"A"`` (row-outer) or ``"B"`` (column-outer).  The stationary panel is the
    single ``tile.extract`` emitted in the outer loop body, between the outer and
    inner ``pl.pipeline`` headers: a ``Mem.Left`` extract ⇒ A-stationary, a
    ``Mem.Right`` extract ⇒ B-stationary."""
    lines = ir.python_print(after).splitlines()
    outer_i = next(i for i, ln in enumerate(lines) if "pl.pipeline(" in ln)
    inner_i = next(i for i in range(outer_i + 1, len(lines)) if "pl.pipeline(" in lines[i])
    for i in range(outer_i + 1, inner_i):
        if ".extract(" in lines[i] and "pl.Mem.Left" in lines[i]:
            return "A"
        if ".extract(" in lines[i] and "pl.Mem.Right" in lines[i]:
            return "B"
    raise AssertionError("no stationary extract found in the outer loop body")


def _lower_to_tile_ops(program):
    """Run the tensor→tile lowering prefix so a tensor-level chained matmul reaches
    ``AutoTileMatmulL0`` as the real ``c = tile.matmul(a, b); d = tile.matmul(c, e)``
    it sees in the pipeline (the chained tile-matmul is not hand-constructible — the
    user-facing op guard rejects an Acc operand, but ConvertTensorToTileOps builds it
    internally)."""
    for p in (
        passes.convert_to_ssa(),
        passes.convert_tensor_to_tile_ops(),
        passes.lower_composite_ops(),
        passes.flatten_tile_nd_to_2d(),
    ):
        program = p(program)
    return program


class TestAutoTileMatmulL0MNTiling:
    """M/N output tiling.

    When ``ChooseL0Tile`` picks ``m < M`` or ``n < N`` the [M, N] output Acc
    overflows L0c.  The operands are already Mat-resident, so only the output
    overflows: the pass tiles the output into a ``ceil(M/m) x ceil(N/n)`` grid
    of ``[m, n]`` (partial on the boundary) sub-tiles, each computed by the
    existing pipelined K-loop and stored straight to ``out[mi:, ni:]`` (the
    direct-store / DDR-output path).  The output tensor is chained through the
    per-sub-tile stores in SSA form.
    """

    def test_mn_tiling_rewrites_to_subtile_grid(self):
        """512×512 @ 512 FP32 on Ascend950 (L0c = 256 KB): the [512, 512] FP32
        output is 1 MB > L0c, so ChooseL0Tile picks m = n = 256, k = 32.  The
        pass unrolls the output into a 2×2 grid of [256, 256] Acc sub-tiles —
        each an independent 16-trip pipelined K-loop — and stores each straight
        to ``out[mi:, ni:]``, chaining the output tensor through the four
        stores (out → out_t0 → out_t1 → out_t2 → out_t3)."""

        @pl.program
        class Before:
            @pl.function(type=pl.FunctionType.InCore)
            def kernel(
                self,
                lhs: pl.Tensor[[512, 512], pl.FP32],
                rhs: pl.Tensor[[512, 512], pl.FP32],
                out: pl.Out[pl.Tensor[[512, 512], pl.FP32]],
            ) -> pl.Tensor[[512, 512], pl.FP32]:
                lhs_mat: pl.Tile[[512, 512], pl.FP32, pl.Mem.Mat] = pl.tile.load(
                    lhs, [0, 0], [512, 512], target_memory=pl.Mem.Mat
                )
                rhs_mat: pl.Tile[[512, 512], pl.FP32, pl.Mem.Mat] = pl.tile.load(
                    rhs, [0, 0], [512, 512], target_memory=pl.Mem.Mat
                )
                c: pl.Tile[[512, 512], pl.FP32, pl.Mem.Acc] = pl.tile.matmul(lhs_mat, rhs_mat)
                out = pl.store(c, [0, 0], out)
                return out

        @pl.program
        class Expected:
            @pl.function(type=pl.FunctionType.InCore)
            def kernel(
                self,
                lhs: pl.Tensor[[512, 512], pl.FP32],
                rhs: pl.Tensor[[512, 512], pl.FP32],
                out: pl.Out[pl.Tensor[[512, 512], pl.FP32]],
            ) -> pl.Tensor[[512, 512], pl.FP32]:
                lhs_mat: pl.Tile[[512, 512], pl.FP32, pl.Mem.Mat] = pl.tile.load(
                    lhs, [0, 0], [512, 512], target_memory=pl.Mem.Mat
                )
                rhs_mat: pl.Tile[[512, 512], pl.FP32, pl.Mem.Mat] = pl.tile.load(
                    rhs, [0, 0], [512, 512], target_memory=pl.Mem.Mat
                )
                # Sub-tile (mi=0, ni=0).
                c0_init: pl.Tile[[256, 256], pl.FP32, pl.Mem.Acc] = pl.tile.create(
                    [256, 256], dtype=pl.FP32, target_memory=pl.Mem.Acc
                )
                for ko0, (c0_iter,) in pl.pipeline(0, 512, 32, init_values=(c0_init,), stage=2):
                    a0: pl.Tile[[256, 32], pl.FP32, pl.Mem.Left] = pl.tile.extract(
                        lhs_mat, 0, ko0, shape=[256, 32], target_memory=pl.Mem.Left
                    )
                    b0: pl.Tile[[32, 256], pl.FP32, pl.Mem.Right] = pl.tile.extract(
                        rhs_mat, ko0, 0, shape=[32, 256], target_memory=pl.Mem.Right
                    )
                    if ko0 == 0:
                        c0_first: pl.Tile[[256, 256], pl.FP32, pl.Mem.Acc] = pl.tile.matmul(a0, b0)
                        c0_phi: pl.Tile[[256, 256], pl.FP32, pl.Mem.Acc] = pl.yield_(c0_first)
                    else:
                        c0_acc: pl.Tile[[256, 256], pl.FP32, pl.Mem.Acc] = pl.tile.matmul_acc(c0_iter, a0, b0)
                        c0_phi: pl.Tile[[256, 256], pl.FP32, pl.Mem.Acc] = pl.yield_(c0_acc)
                    c0: pl.Tile[[256, 256], pl.FP32, pl.Mem.Acc] = pl.yield_(c0_phi)
                out_t0: pl.Tensor[[512, 512], pl.FP32] = pl.store(c0, [0, 0], out)
                # Sub-tile (mi=256, ni=0).
                c1_init: pl.Tile[[256, 256], pl.FP32, pl.Mem.Acc] = pl.tile.create(
                    [256, 256], dtype=pl.FP32, target_memory=pl.Mem.Acc
                )
                for ko1, (c1_iter,) in pl.pipeline(0, 512, 32, init_values=(c1_init,), stage=2):
                    a1: pl.Tile[[256, 32], pl.FP32, pl.Mem.Left] = pl.tile.extract(
                        lhs_mat, 256, ko1, shape=[256, 32], target_memory=pl.Mem.Left
                    )
                    b1: pl.Tile[[32, 256], pl.FP32, pl.Mem.Right] = pl.tile.extract(
                        rhs_mat, ko1, 0, shape=[32, 256], target_memory=pl.Mem.Right
                    )
                    if ko1 == 0:
                        c1_first: pl.Tile[[256, 256], pl.FP32, pl.Mem.Acc] = pl.tile.matmul(a1, b1)
                        c1_phi: pl.Tile[[256, 256], pl.FP32, pl.Mem.Acc] = pl.yield_(c1_first)
                    else:
                        c1_acc: pl.Tile[[256, 256], pl.FP32, pl.Mem.Acc] = pl.tile.matmul_acc(c1_iter, a1, b1)
                        c1_phi: pl.Tile[[256, 256], pl.FP32, pl.Mem.Acc] = pl.yield_(c1_acc)
                    c1: pl.Tile[[256, 256], pl.FP32, pl.Mem.Acc] = pl.yield_(c1_phi)
                out_t1: pl.Tensor[[512, 512], pl.FP32] = pl.store(c1, [256, 0], out_t0)
                # Sub-tile (mi=0, ni=256).
                c2_init: pl.Tile[[256, 256], pl.FP32, pl.Mem.Acc] = pl.tile.create(
                    [256, 256], dtype=pl.FP32, target_memory=pl.Mem.Acc
                )
                for ko2, (c2_iter,) in pl.pipeline(0, 512, 32, init_values=(c2_init,), stage=2):
                    a2: pl.Tile[[256, 32], pl.FP32, pl.Mem.Left] = pl.tile.extract(
                        lhs_mat, 0, ko2, shape=[256, 32], target_memory=pl.Mem.Left
                    )
                    b2: pl.Tile[[32, 256], pl.FP32, pl.Mem.Right] = pl.tile.extract(
                        rhs_mat, ko2, 256, shape=[32, 256], target_memory=pl.Mem.Right
                    )
                    if ko2 == 0:
                        c2_first: pl.Tile[[256, 256], pl.FP32, pl.Mem.Acc] = pl.tile.matmul(a2, b2)
                        c2_phi: pl.Tile[[256, 256], pl.FP32, pl.Mem.Acc] = pl.yield_(c2_first)
                    else:
                        c2_acc: pl.Tile[[256, 256], pl.FP32, pl.Mem.Acc] = pl.tile.matmul_acc(c2_iter, a2, b2)
                        c2_phi: pl.Tile[[256, 256], pl.FP32, pl.Mem.Acc] = pl.yield_(c2_acc)
                    c2: pl.Tile[[256, 256], pl.FP32, pl.Mem.Acc] = pl.yield_(c2_phi)
                out_t2: pl.Tensor[[512, 512], pl.FP32] = pl.store(c2, [0, 256], out_t1)
                # Sub-tile (mi=256, ni=256).
                c3_init: pl.Tile[[256, 256], pl.FP32, pl.Mem.Acc] = pl.tile.create(
                    [256, 256], dtype=pl.FP32, target_memory=pl.Mem.Acc
                )
                for ko3, (c3_iter,) in pl.pipeline(0, 512, 32, init_values=(c3_init,), stage=2):
                    a3: pl.Tile[[256, 32], pl.FP32, pl.Mem.Left] = pl.tile.extract(
                        lhs_mat, 256, ko3, shape=[256, 32], target_memory=pl.Mem.Left
                    )
                    b3: pl.Tile[[32, 256], pl.FP32, pl.Mem.Right] = pl.tile.extract(
                        rhs_mat, ko3, 256, shape=[32, 256], target_memory=pl.Mem.Right
                    )
                    if ko3 == 0:
                        c3_first: pl.Tile[[256, 256], pl.FP32, pl.Mem.Acc] = pl.tile.matmul(a3, b3)
                        c3_phi: pl.Tile[[256, 256], pl.FP32, pl.Mem.Acc] = pl.yield_(c3_first)
                    else:
                        c3_acc: pl.Tile[[256, 256], pl.FP32, pl.Mem.Acc] = pl.tile.matmul_acc(c3_iter, a3, b3)
                        c3_phi: pl.Tile[[256, 256], pl.FP32, pl.Mem.Acc] = pl.yield_(c3_acc)
                    c3: pl.Tile[[256, 256], pl.FP32, pl.Mem.Acc] = pl.yield_(c3_phi)
                out_t3: pl.Tensor[[512, 512], pl.FP32] = pl.store(c3, [256, 256], out_t2)
                return out_t3

        After = passes.auto_tile_matmul_l0()(Before)
        ir.assert_structural_equal(After, Expected)

    def test_mn_tiling_numerically_correct(self):
        """The 2×2-tiled 512×512 output (clean tiles) numerically matches
        ``torch.matmul`` when driven through ``torch_codegen``."""

        @pl.program
        class Before:
            @pl.function(type=pl.FunctionType.InCore)
            def kernel(
                self,
                lhs: pl.Tensor[[512, 512], pl.FP32],
                rhs: pl.Tensor[[512, 512], pl.FP32],
                out: pl.Out[pl.Tensor[[512, 512], pl.FP32]],
            ) -> pl.Tensor[[512, 512], pl.FP32]:
                lhs_mat: pl.Tile[[512, 512], pl.FP32, pl.Mem.Mat] = pl.tile.load(
                    lhs, [0, 0], [512, 512], target_memory=pl.Mem.Mat
                )
                rhs_mat: pl.Tile[[512, 512], pl.FP32, pl.Mem.Mat] = pl.tile.load(
                    rhs, [0, 0], [512, 512], target_memory=pl.Mem.Mat
                )
                c: pl.Tile[[512, 512], pl.FP32, pl.Mem.Acc] = pl.tile.matmul(lhs_mat, rhs_mat)
                out = pl.store(c, [0, 0], out)
                return out

        After = passes.auto_tile_matmul_l0()(Before)
        # Sanity: the pass actually tiled (otherwise the numeric check is vacuous).
        with pytest.raises(ValueError, match="Structural equality"):
            ir.assert_structural_equal(After, Before)
        ok, max_diff = _torch_codegen_matches_matmul(After, 512, 512, 512)
        assert ok, f"512×512 M/N-tiled output mismatch: max abs diff {max_diff:.3e}"

    def test_mn_tiling_partial_tiles_numerically_correct(self):
        """384×384 @ 512 FP32 on Ascend950: ChooseL0Tile still picks m = n = 256,
        so the output tiles into a 2×2 grid with **partial boundary sub-tiles**
        (256 + 128 on each axis → sub-tiles 256×256, 256×128, 128×256, 128×128).
        Exercises static partial-extent handling; the result must still match
        ``torch.matmul``."""

        @pl.program
        class Before:
            @pl.function(type=pl.FunctionType.InCore)
            def kernel(
                self,
                lhs: pl.Tensor[[384, 512], pl.FP32],
                rhs: pl.Tensor[[512, 384], pl.FP32],
                out: pl.Out[pl.Tensor[[384, 384], pl.FP32]],
            ) -> pl.Tensor[[384, 384], pl.FP32]:
                lhs_mat: pl.Tile[[384, 512], pl.FP32, pl.Mem.Mat] = pl.tile.load(
                    lhs, [0, 0], [384, 512], target_memory=pl.Mem.Mat
                )
                rhs_mat: pl.Tile[[512, 384], pl.FP32, pl.Mem.Mat] = pl.tile.load(
                    rhs, [0, 0], [512, 384], target_memory=pl.Mem.Mat
                )
                c: pl.Tile[[384, 384], pl.FP32, pl.Mem.Acc] = pl.tile.matmul(lhs_mat, rhs_mat)
                out = pl.store(c, [0, 0], out)
                return out

        After = passes.auto_tile_matmul_l0()(Before)
        with pytest.raises(ValueError, match="Structural equality"):
            ir.assert_structural_equal(After, Before)
        ok, max_diff = _torch_codegen_matches_matmul(After, 384, 384, 512)
        assert ok, f"384×384 partial-tile output mismatch: max abs diff {max_diff:.3e}"

    def test_mn_tiling_end_to_end_no_l0c_overflow(self):
        """End-to-end acceptance: a 256×256 @ 256 FP32 matmul on Ascend910B
        (output 256 KB > L0c = 128 KB; operands fit L1) compiles through the
        **full** pass pipeline — M/N tiling makes it pass ``AllocateMemoryAddr``
        with no L0c overflow — and the executed ``torch_codegen`` reference
        matches ``torch.matmul``.  ChooseL0Tile picks m = 192, n = 160, so the
        output tiles into a 2×2 grid with partial boundary sub-tiles."""

        torch = pytest.importorskip("torch")
        from pypto.debug import torch_codegen  # noqa: PLC0415
        from pypto.jit.decorator import jit  # noqa: PLC0415

        # Override the autouse Ascend950 fixture: 256×256 FP32 fits L0c on 950
        # but overflows it on 910B, which is the configuration that forces M/N
        # tiling here (and matches the solver's per-tile-kernel target backend).
        _backend.reset_for_testing()
        _backend.set_backend_type(BackendType.Ascend910B)

        @jit
        def kernel(a: pl.Tensor, b: pl.Tensor, c: pl.Out[pl.Tensor]):
            with pl.at(level=pl.Level.CORE_GROUP):
                ta = pl.load(a, [0, 0], [256, 256], target_memory=pl.MemorySpace.Mat)
                tb = pl.load(b, [0, 0], [256, 256], target_memory=pl.MemorySpace.Mat)
                tc = pl.matmul(ta, tb)
                pl.store(tc, [0, 0], c)
            return c

        torch.manual_seed(0)
        a = torch.randn(256, 256, dtype=torch.float32)
        b = torch.randn(256, 256, dtype=torch.float32)
        c = torch.zeros(256, 256, dtype=torch.float32)

        # compile_for_test runs the full pipeline; AllocateMemoryAddr would
        # raise on an L0c overflow if the output were not tiled.
        post = kernel.compile_for_test(a, b, c)
        code = torch_codegen(post)
        ns: dict = {}
        exec(code, ns)  # noqa: S102 — executing generated reference code is the point

        out = c.clone()
        ns["kernel"](a, b, out)
        expected = torch.matmul(a, b)
        assert torch.allclose(out, expected, rtol=1e-3, atol=1e-3), (
            f"end-to-end M/N-tiled matmul mismatch: max abs diff {(out - expected).abs().max().item():.3e}"
        )

    def test_mn_tiling_reversed_def_store_chain_stays_ssa(self):
        """Two oversized matmuls whose **definitions are in the reverse order of
        their chained stores** must still produce valid SSA.

        Ordering (all valid SSA — each matmul precedes its store): ``c2`` is
        defined first, then ``c1``; the stores chain ``out → out1`` (via ``c1``)
        → ``out2`` (via ``c2``).  Each fold is built when its matmul is visited,
        but the folded stores are only *emitted* at the consumer-store site —
        with the now-current remap applied.  So ``c2``'s fold (built before
        ``c1``'s fold redefined ``out1``) chains from ``c1``'s fold output, not a
        stale/dangling ``out1``.  Regression for that bug: assert ``SSAForm`` +
        ``UseAfterDef`` hold after the pass and the result is numerically
        correct.  Each store writes a disjoint half of the [512, 1024] output."""

        @pl.program
        class Before:
            @pl.function(type=pl.FunctionType.InCore)
            def kernel(
                self,
                a1: pl.Tensor[[512, 512], pl.FP32],
                b1: pl.Tensor[[512, 512], pl.FP32],
                a2: pl.Tensor[[512, 512], pl.FP32],
                b2: pl.Tensor[[512, 512], pl.FP32],
                out: pl.Out[pl.Tensor[[512, 1024], pl.FP32]],
            ) -> pl.Tensor[[512, 1024], pl.FP32]:
                a2m: pl.Tile[[512, 512], pl.FP32, pl.Mem.Mat] = pl.tile.load(
                    a2, [0, 0], [512, 512], target_memory=pl.Mem.Mat
                )
                b2m: pl.Tile[[512, 512], pl.FP32, pl.Mem.Mat] = pl.tile.load(
                    b2, [0, 0], [512, 512], target_memory=pl.Mem.Mat
                )
                c2: pl.Tile[[512, 512], pl.FP32, pl.Mem.Acc] = pl.tile.matmul(a2m, b2m)
                a1m: pl.Tile[[512, 512], pl.FP32, pl.Mem.Mat] = pl.tile.load(
                    a1, [0, 0], [512, 512], target_memory=pl.Mem.Mat
                )
                b1m: pl.Tile[[512, 512], pl.FP32, pl.Mem.Mat] = pl.tile.load(
                    b1, [0, 0], [512, 512], target_memory=pl.Mem.Mat
                )
                c1: pl.Tile[[512, 512], pl.FP32, pl.Mem.Acc] = pl.tile.matmul(a1m, b1m)
                out1: pl.Tensor[[512, 1024], pl.FP32] = pl.store(c1, [0, 0], out)
                out2: pl.Tensor[[512, 1024], pl.FP32] = pl.store(c2, [0, 512], out1)
                return out2

        After = passes.auto_tile_matmul_l0()(Before)

        # SSA invariants must hold — the pass declares it preserves SSAForm.
        # A stale `out1` reference (the bug) is a use-before-def and fails here.
        props = passes.IRPropertySet()
        props.insert(passes.IRProperty.SSAForm)
        props.insert(passes.IRProperty.UseAfterDef)
        passes.verify_properties(props, After, "test_reversed_def_store_chain")

        # Numerically: out[:, 0:512] = a1 @ b1, out[:, 512:1024] = a2 @ b2.
        torch = pytest.importorskip("torch")
        from pypto.debug import torch_codegen  # noqa: PLC0415

        torch.manual_seed(0)
        a1 = torch.randn(512, 512, dtype=torch.float32)
        b1 = torch.randn(512, 512, dtype=torch.float32)
        a2 = torch.randn(512, 512, dtype=torch.float32)
        b2 = torch.randn(512, 512, dtype=torch.float32)
        out = torch.zeros(512, 1024, dtype=torch.float32)

        code = torch_codegen(After)
        ns: dict = {}
        exec(code, ns)  # noqa: S102 — executing generated reference code is the point
        ns["kernel"](a1, b1, a2, b2, out)

        expected = torch.zeros(512, 1024, dtype=torch.float32)
        expected[:, 0:512] = torch.matmul(a1, b1)
        expected[:, 512:1024] = torch.matmul(a2, b2)
        assert torch.allclose(out, expected, rtol=1e-3, atol=1e-3), (
            f"reversed def/store-chain mismatch: max abs diff {(out - expected).abs().max().item():.3e}"
        )

    def test_mn_tiling_full_k_row_outer_pipelined(self):
        """Full-K (k == K) M/N tiling emits **nested pipelined loops** — outer rows,
        inner cols, both ``ForKind::Pipeline`` stage=2 — so ``LowerPipelineLoops``
        double-buffers both operand extracts (the pto-isa cost model's ~15% win).

        384×640 @ 64 BF16 on Ascend910B: the roofline chooser picks (m=192, n=160,
        k=64), a divisible 2×4 grid (output [384,640] FP32 overflows L0c). The left
        panel (192×64) is not smaller than the right (64×160), so A is stationary
        and the M-row loop is the outer one."""

        _backend.reset_for_testing()
        _backend.set_backend_type(BackendType.Ascend910B)

        @pl.program
        class Before:
            @pl.function(type=pl.FunctionType.InCore)
            def kernel(
                self,
                lhs: pl.Tensor[[384, 64], pl.BF16],
                rhs: pl.Tensor[[64, 640], pl.BF16],
                out: pl.Out[pl.Tensor[[384, 640], pl.FP32]],
            ) -> pl.Tensor[[384, 640], pl.FP32]:
                lhs_mat: pl.Tile[[384, 64], pl.BF16, pl.Mem.Mat] = pl.tile.load(
                    lhs, [0, 0], [384, 64], target_memory=pl.Mem.Mat
                )
                rhs_mat: pl.Tile[[64, 640], pl.BF16, pl.Mem.Mat] = pl.tile.load(
                    rhs, [0, 0], [64, 640], target_memory=pl.Mem.Mat
                )
                c: pl.Tile[[384, 640], pl.FP32, pl.Mem.Acc] = pl.tile.matmul(lhs_mat, rhs_mat)
                out = pl.store(c, [0, 0], out)
                return out

        After = passes.auto_tile_matmul_l0()(Before)
        _assert_ssa_valid(After, "test_full_k_row_outer")
        _assert_pipelined_full_k(After, n_pipeline_levels=2)
        # The traversal-cost rule keeps A stationary (rows outer) here: the chosen
        # tile makes row traversal no more expensive than column.
        assert _full_k_stationary_operand(After) == "A", "expected A-stationary (row-outer) traversal"

        torch = pytest.importorskip("torch")
        from pypto.debug import torch_codegen  # noqa: PLC0415

        torch.manual_seed(0)
        a = torch.randn(384, 64, dtype=torch.bfloat16)
        b = torch.randn(64, 640, dtype=torch.bfloat16)
        out = torch.zeros(384, 640, dtype=torch.float32)
        ns: dict = {}
        exec(torch_codegen(After), ns)  # noqa: S102
        ns["kernel"](a, b, out)
        expected = torch.matmul(a, b).float()
        assert torch.allclose(out, expected, rtol=1e-2, atol=1e-2), (
            f"full-K pipelined mismatch: max abs diff {(out - expected).abs().max().item():.3e}"
        )

    def test_mn_tiling_full_k_column_outer_pipelined(self):
        """When the right panel is the larger operand, B is stationary and the
        N-col loop is the **outer** one (the column-stationary mirror of the row
        case).  Same nested-pipelined-loop structure; the outer loop iterates over
        N, the inner over M.

        384×256 @ 64 BF16 on Ascend910B."""

        _backend.reset_for_testing()
        _backend.set_backend_type(BackendType.Ascend910B)

        @pl.program
        class Before:
            @pl.function(type=pl.FunctionType.InCore)
            def kernel(
                self,
                lhs: pl.Tensor[[384, 64], pl.BF16],
                rhs: pl.Tensor[[64, 256], pl.BF16],
                out: pl.Out[pl.Tensor[[384, 256], pl.FP32]],
            ) -> pl.Tensor[[384, 256], pl.FP32]:
                lhs_mat: pl.Tile[[384, 64], pl.BF16, pl.Mem.Mat] = pl.tile.load(
                    lhs, [0, 0], [384, 64], target_memory=pl.Mem.Mat
                )
                rhs_mat: pl.Tile[[64, 256], pl.BF16, pl.Mem.Mat] = pl.tile.load(
                    rhs, [0, 0], [64, 256], target_memory=pl.Mem.Mat
                )
                c: pl.Tile[[384, 256], pl.FP32, pl.Mem.Acc] = pl.tile.matmul(lhs_mat, rhs_mat)
                out = pl.store(c, [0, 0], out)
                return out

        After = passes.auto_tile_matmul_l0()(Before)
        _assert_ssa_valid(After, "test_full_k_column_outer")
        _assert_pipelined_full_k(After, n_pipeline_levels=2)
        # Here the right panel is the more expensive one and the grid makes column
        # traversal cheaper, so the cost rule keeps B stationary (cols outer).
        assert _full_k_stationary_operand(After) == "B", "expected B-stationary (column-outer) traversal"

        torch = pytest.importorskip("torch")
        from pypto.debug import torch_codegen  # noqa: PLC0415

        torch.manual_seed(0)
        a = torch.randn(384, 64, dtype=torch.bfloat16)
        b = torch.randn(64, 256, dtype=torch.bfloat16)
        out = torch.zeros(384, 256, dtype=torch.float32)
        ns: dict = {}
        exec(torch_codegen(After), ns)  # noqa: S102
        ns["kernel"](a, b, out)
        expected = torch.matmul(a, b).float()
        assert torch.allclose(out, expected, rtol=1e-2, atol=1e-2), (
            f"full-K column-outer mismatch: max abs diff {(out - expected).abs().max().item():.3e}"
        )

    def test_full_k_os_hoist_obeys_scored_bandwidth_weighted_choice(self):
        """The full-K OS emit must hoist the SAME operand the chooser scored the
        wall under — a bandwidth-weighted (not raw-byte) decision.

        384×512 @ 64 BF16 on Ascend910B → output-stationary full-K tile
        (m = 128, n = 256), a 3×2 grid. L0A is faster than L0B (~200 vs ~132
        B/cyc), so streaming A on the fast port while holding B is cheaper than the
        reverse: the chooser's min-hoist load scores **hold B**, recorded in
        ``os_holds_a = False``. The emit therefore hoists B (column-outer).

        This is a regression pin for the chooser/emit hoist-objective unification:
        the previous emit re-derived the hoist from raw interior-extract bytes,
        which can disagree with the bandwidth-weighted min-hoist the wall was scored
        under (``estimated_cost_cycles``). The single-source ``os_holds_a`` makes the
        emitted hoist match the scored hoist by construction, so this asserts **B**.

        (The original byte-*tie* square case — 320×320@64 → 160×160 — is no longer
        reachable: n=160 has odd(ceil(160/8))=odd(20)=5, so the FIXPIPE
        misalignment penalty now prices that tile drain-bound and the chooser
        avoids it. This aligned-N asymmetric shape exercises the same hoist path.)"""

        _backend.reset_for_testing()
        _backend.set_backend_type(BackendType.Ascend910B)

        @pl.program
        class Before:
            @pl.function(type=pl.FunctionType.InCore)
            def kernel(
                self,
                lhs: pl.Tensor[[384, 64], pl.BF16],
                rhs: pl.Tensor[[64, 512], pl.BF16],
                out: pl.Out[pl.Tensor[[384, 512], pl.FP32]],
            ) -> pl.Tensor[[384, 512], pl.FP32]:
                lhs_mat: pl.Tile[[384, 64], pl.BF16, pl.Mem.Mat] = pl.tile.load(
                    lhs, [0, 0], [384, 64], target_memory=pl.Mem.Mat
                )
                rhs_mat: pl.Tile[[64, 512], pl.BF16, pl.Mem.Mat] = pl.tile.load(
                    rhs, [0, 0], [64, 512], target_memory=pl.Mem.Mat
                )
                c: pl.Tile[[384, 512], pl.FP32, pl.Mem.Acc] = pl.tile.matmul(lhs_mat, rhs_mat)
                out = pl.store(c, [0, 0], out)
                return out

        After = passes.auto_tile_matmul_l0()(Before)
        _assert_ssa_valid(After, "test_full_k_os_hoist")
        _assert_pipelined_full_k(After, n_pipeline_levels=2)
        # Byte traffic ties on the square tile; the bandwidth-weighted scored hoist
        # is B, so the emit must hoist B (column-outer). Pre-fix (byte heuristic)
        # this was A — the assertion that pins the fix.
        assert _full_k_stationary_operand(After) == "B", (
            "OS full-K emit must obey the scored bandwidth-weighted hoist (hold B), "
            "not the raw-byte heuristic"
        )

        torch = pytest.importorskip("torch")
        from pypto.debug import torch_codegen  # noqa: PLC0415

        torch.manual_seed(0)
        a = torch.randn(384, 64, dtype=torch.bfloat16)
        b = torch.randn(64, 512, dtype=torch.bfloat16)
        out = torch.zeros(384, 512, dtype=torch.float32)
        ns: dict = {}
        exec(torch_codegen(After), ns)  # noqa: S102
        ns["kernel"](a, b, out)
        expected = torch.matmul(a, b).float()
        assert torch.allclose(out, expected, rtol=1e-2, atol=1e-2), (
            f"OS hoist full-K mismatch: max abs diff {(out - expected).abs().max().item():.3e}"
        )

    def test_full_k_partial_boundary_is_peeled_into_tail(self):
        """When the chosen tile does not divide M/N, the full-K emitter pipelines
        the ``[0,full_m)×[0,full_n)`` interior (full m×n blocks) and peels the
        partial boundary into straight-line tail tiles — instead of forcing a tiny
        exact-divisor tile.  272×416 @ 32 (output-stationary): the roofline chooser
        picks (m=144, n=208, k=32) → a 1×2 full-tile interior plus an M-tail strip
        ``[144:272)×[0:416)``, every tile numerically exact with no collapse to a
        tiny divisor.  (A deliberately output-stationary shape, so this exercises
        the OS nested-pipeline peel; A/B-stationary peeling is covered separately
        in ``test_a_stationary_*``.)"""

        _backend.reset_for_testing()
        _backend.set_backend_type(BackendType.Ascend910B)

        @pl.program
        class Before:
            @pl.function(type=pl.FunctionType.InCore)
            def kernel(
                self,
                lhs: pl.Tensor[[272, 32], pl.BF16],
                rhs: pl.Tensor[[32, 416], pl.BF16],
                out: pl.Out[pl.Tensor[[272, 416], pl.FP32]],
            ) -> pl.Tensor[[272, 416], pl.FP32]:
                lhs_mat: pl.Tile[[272, 32], pl.BF16, pl.Mem.Mat] = pl.tile.load(
                    lhs, [0, 0], [272, 32], target_memory=pl.Mem.Mat
                )
                rhs_mat: pl.Tile[[32, 416], pl.BF16, pl.Mem.Mat] = pl.tile.load(
                    rhs, [0, 0], [32, 416], target_memory=pl.Mem.Mat
                )
                c: pl.Tile[[272, 416], pl.FP32, pl.Mem.Acc] = pl.tile.matmul(lhs_mat, rhs_mat)
                out = pl.store(c, [0, 0], out)
                return out

        After = passes.auto_tile_matmul_l0()(Before)
        _assert_ssa_valid(After, "test_full_k_tail")
        printed = ir.python_print(After)
        # Interior pipelines (2 levels); the boundary is peeled into extra tiles.
        assert printed.count("pl.pipeline(") == 2, "the interior must pipeline"
        assert printed.count("pl.tile.matmul(") > 1, "the partial boundary must be peeled into tail tiles"
        # No exact-divisor collapse: every interior tile step is large (≥ 64), not 16.
        import re  # noqa: PLC0415

        steps = [int(s) for s in re.findall(r"pl\.pipeline\(0, \d+, (\d+)", printed)]
        assert steps and all(s >= 64 for s in steps), f"tile collapsed to a tiny divisor: steps={steps}"

    def test_a_stationary_single_buffers_held_operand(self):
        """A-stationary (chooser picks it for k == K when pinning A cuts load): the
        held operand A occupies the FULL L0A (single-buffered) across the moving N
        grid; B streams double-buffered. The emitter realizes it as a **Sequential**
        outer (M) loop carrying A's extract + a **pipelined** inner (N) loop — one
        pipeline, not the two nested pipelines of the output-stationary path.

        256×544 @ 128 → A-stationary (m=256, n=128, k=128) under the per-M-row drain
        cost model: A = [256, 128] = 64 KB fits L0A single-buffered (= 64 KB) but
        would overflow double-buffered, so the single-buffered Sequential outer is
        what makes the tile legal. 544 = 4*128 + 32, so the inner pipeline runs the 4
        full 128-wide blocks and a straight-line 32-wide N-peel follows. The full
        Default pipeline must allocate cleanly. (Numerics: st suite.)"""
        from pypto.ir.pass_manager import OptimizationStrategy, PassManager  # noqa: PLC0415

        _backend.reset_for_testing()
        _backend.set_backend_type(BackendType.Ascend910B)

        @pl.program
        class Before:
            @pl.function(type=pl.FunctionType.InCore)
            def kernel(
                self,
                lhs: pl.Tensor[[256, 128], pl.BF16],
                rhs: pl.Tensor[[128, 544], pl.BF16],
                out: pl.Out[pl.Tensor[[256, 544], pl.FP32]],
            ) -> pl.Tensor[[256, 544], pl.FP32]:
                lhs_mat: pl.Tile[[256, 128], pl.BF16, pl.Mem.Mat] = pl.tile.load(
                    lhs, [0, 0], [256, 128], target_memory=pl.Mem.Mat
                )
                rhs_mat: pl.Tile[[128, 544], pl.BF16, pl.Mem.Mat] = pl.tile.load(
                    rhs, [0, 0], [128, 544], target_memory=pl.Mem.Mat
                )
                c: pl.Tile[[256, 544], pl.FP32, pl.Mem.Acc] = pl.tile.matmul(lhs_mat, rhs_mat)
                out = pl.store(c, [0, 0], out)
                return out

        @pl.program
        class Expected:
            @pl.function(type=pl.FunctionType.InCore)
            def kernel(
                self,
                lhs: pl.Tensor[[256, 128], pl.BF16],
                rhs: pl.Tensor[[128, 544], pl.BF16],
                out: pl.Out[pl.Tensor[[256, 544], pl.FP32]],
            ) -> pl.Tensor[[256, 544], pl.FP32]:
                lhs_mat: pl.Tile[[256, 128], pl.BF16, pl.Mem.Mat] = pl.tile.load(
                    lhs, [0, 0], [256, 128], target_memory=pl.Mem.Mat
                )
                rhs_mat: pl.Tile[[128, 544], pl.BF16, pl.Mem.Mat] = pl.tile.load(
                    rhs, [0, 0], [128, 544], target_memory=pl.Mem.Mat
                )
                # Sequential outer (M) loop holds the single-buffered A panel (full L0A).
                for mo, (out_o,) in pl.range(0, 256, 256, init_values=(out,)):
                    a_held: pl.Tile[[256, 128], pl.BF16, pl.Mem.Left] = pl.tile.extract(
                        lhs_mat, mo, 0, [256, 128], target_memory=pl.Mem.Left
                    )
                    # Pipelined inner (N) loop over the 4 full 128-wide blocks; B double-buffered.
                    for ni, (out_i,) in pl.pipeline(
                        0, 512, 128, stage=2, init_values=(out_o,), attrs={"pipeline_overlap_stores": False}
                    ):
                        b_mov: pl.Tile[[128, 128], pl.BF16, pl.Mem.Right] = pl.tile.extract(
                            rhs_mat, 0, ni, [128, 128], target_memory=pl.Mem.Right
                        )
                        c_sub: pl.Tile[[256, 128], pl.FP32, pl.Mem.Acc] = pl.tile.matmul(a_held, b_mov)
                        out_s: pl.Tensor[[256, 544], pl.FP32] = pl.store(c_sub, [mo, ni], out_i)
                        out_iy = pl.yield_(out_s)
                    out_oy = pl.yield_(out_iy)
                # N-boundary peel: the last 32-wide block (544 = 4*128 + 32), straight-line.
                a_peel: pl.Tile[[256, 128], pl.BF16, pl.Mem.Left] = pl.tile.extract(
                    lhs_mat, 0, 0, [256, 128], target_memory=pl.Mem.Left
                )
                b_peel: pl.Tile[[128, 32], pl.BF16, pl.Mem.Right] = pl.tile.extract(
                    rhs_mat, 0, 512, [128, 32], target_memory=pl.Mem.Right
                )
                c_peel: pl.Tile[[256, 32], pl.FP32, pl.Mem.Acc] = pl.tile.matmul(a_peel, b_peel)
                out_peel: pl.Tensor[[256, 544], pl.FP32] = pl.store(c_peel, [0, 512], out_oy)
                return out_peel

        After = passes.auto_tile_matmul_l0()(Before)
        ir.assert_structural_equal(After, Expected)
        # The chooser's single-buffered A tile must also allocate without an L0A
        # overflow through the full pipeline (A = 64 KB single-buffered; double-
        # buffering it, 128 KB, would exceed the 64 KB L0A).
        assert PassManager.get_strategy(OptimizationStrategy.Default).run_passes(Before) is not None

        torch = pytest.importorskip("torch")
        from pypto.debug import torch_codegen  # noqa: PLC0415

        torch.manual_seed(0)
        a = torch.randn(256, 128, dtype=torch.bfloat16)
        b = torch.randn(128, 544, dtype=torch.bfloat16)
        out = torch.zeros(256, 544, dtype=torch.float32)
        ns: dict = {}
        exec(torch_codegen(After), ns)  # noqa: S102
        ns["kernel"](a, b, out)
        expected = torch.matmul(a, b).float()
        assert torch.allclose(out, expected, rtol=1e-2, atol=1e-2), (
            f"A-stationary numerics mismatch: max abs diff {(out - expected).abs().max().item():.3e}"
        )

    def test_b_stationary_single_buffers_held_operand(self):
        """B-stationary mirror: the held operand B occupies the FULL L0B
        (single-buffered) across the moving M grid; A streams double-buffered. The
        held B is the outer (Sequential) panel and A the moving (pipelined) inner
        panel — the loop order flips vs A-stationary, the single-buffering does not.

        192×512 @ 64 → B-stationary (m=64, n=512, k=64) under the drain-count model
        (#1912): B = [64, 512] = 64 KB held in full L0B single-buffered (double would
        overflow), A = [64, 64] streamed across the 3 clean m-blocks. (256×272 no
        longer selects B-stationary under the drain-count model — B-stat splits the
        output over M, so on that small shape output-stationary has fewer drains.)"""
        from pypto.ir.pass_manager import OptimizationStrategy, PassManager  # noqa: PLC0415

        _backend.reset_for_testing()
        _backend.set_backend_type(BackendType.Ascend910B)

        @pl.program
        class Before:
            @pl.function(type=pl.FunctionType.InCore)
            def kernel(
                self,
                lhs: pl.Tensor[[192, 64], pl.BF16],
                rhs: pl.Tensor[[64, 512], pl.BF16],
                out: pl.Out[pl.Tensor[[192, 512], pl.FP32]],
            ) -> pl.Tensor[[192, 512], pl.FP32]:
                lhs_mat: pl.Tile[[192, 64], pl.BF16, pl.Mem.Mat] = pl.tile.load(
                    lhs, [0, 0], [192, 64], target_memory=pl.Mem.Mat
                )
                rhs_mat: pl.Tile[[64, 512], pl.BF16, pl.Mem.Mat] = pl.tile.load(
                    rhs, [0, 0], [64, 512], target_memory=pl.Mem.Mat
                )
                c: pl.Tile[[192, 512], pl.FP32, pl.Mem.Acc] = pl.tile.matmul(lhs_mat, rhs_mat)
                out = pl.store(c, [0, 0], out)
                return out

        @pl.program
        class Expected:
            @pl.function(type=pl.FunctionType.InCore)
            def kernel(
                self,
                lhs: pl.Tensor[[192, 64], pl.BF16],
                rhs: pl.Tensor[[64, 512], pl.BF16],
                out: pl.Out[pl.Tensor[[192, 512], pl.FP32]],
            ) -> pl.Tensor[[192, 512], pl.FP32]:
                lhs_mat: pl.Tile[[192, 64], pl.BF16, pl.Mem.Mat] = pl.tile.load(
                    lhs, [0, 0], [192, 64], target_memory=pl.Mem.Mat
                )
                rhs_mat: pl.Tile[[64, 512], pl.BF16, pl.Mem.Mat] = pl.tile.load(
                    rhs, [0, 0], [64, 512], target_memory=pl.Mem.Mat
                )
                # Sequential outer (N) loop holds the single-buffered B panel (full L0B).
                for no, (out_o,) in pl.range(0, 512, 512, init_values=(out,)):
                    b_held: pl.Tile[[64, 512], pl.BF16, pl.Mem.Right] = pl.tile.extract(
                        rhs_mat, 0, no, [64, 512], target_memory=pl.Mem.Right
                    )
                    # Pipelined inner (M) loop streams A double-buffered over 3 m-blocks.
                    for mi, (out_i,) in pl.pipeline(
                        0, 192, 64, stage=2, init_values=(out_o,), attrs={"pipeline_overlap_stores": False}
                    ):
                        a_mov: pl.Tile[[64, 64], pl.BF16, pl.Mem.Left] = pl.tile.extract(
                            lhs_mat, mi, 0, [64, 64], target_memory=pl.Mem.Left
                        )
                        c_sub: pl.Tile[[64, 512], pl.FP32, pl.Mem.Acc] = pl.tile.matmul(a_mov, b_held)
                        out_s: pl.Tensor[[192, 512], pl.FP32] = pl.store(c_sub, [mi, no], out_i)
                        out_iy = pl.yield_(out_s)
                    out_oy = pl.yield_(out_iy)
                return out_oy

        After = passes.auto_tile_matmul_l0()(Before)
        ir.assert_structural_equal(After, Expected)
        assert PassManager.get_strategy(OptimizationStrategy.Default).run_passes(Before) is not None

        torch = pytest.importorskip("torch")
        from pypto.debug import torch_codegen  # noqa: PLC0415

        torch.manual_seed(0)
        a = torch.randn(192, 64, dtype=torch.bfloat16)
        b = torch.randn(64, 512, dtype=torch.bfloat16)
        out = torch.zeros(192, 512, dtype=torch.float32)
        ns: dict = {}
        exec(torch_codegen(After), ns)  # noqa: S102
        ns["kernel"](a, b, out)
        expected = torch.matmul(a, b).float()
        assert torch.allclose(out, expected, rtol=1e-2, atol=1e-2), (
            f"B-stationary numerics mismatch: max abs diff {(out - expected).abs().max().item():.3e}"
        )

    def test_full_k_direct_gm_keeps_one_l0c_accumulator(self):
        """Full-K direct-GM tiling keeps **one** L0C accumulator through the whole
        pipeline.  The stage-2 inner loop sets ``overlap_stores=false`` so
        ``CanonicalizeIOOrder`` schedules each store adjacent to its matmul
        (``matmul_i, store_i, matmul_{i+1}, …``) instead of floating both stores
        below both matmuls — the latter co-lives two ``[m,n]`` results
        (``2·m·n·bytes_c``) while the chooser budgets a single L0C buffer
        (``double_buffer_c=false``), overflowing allocation.

        320×320 @ 64 BF16: chooser picks m=n=160 → C tile = 160·160·4 = 100 KB.
        One accumulator (100 KB) fits L0C (128 KB); two (200 KB) would not.  The
        full Default pipeline raised an Acc-overflow before the one-accumulator
        schedule; here it must allocate cleanly, and the moving-operand extract
        stays double-buffered (hoisted Load tier)."""

        from pypto.ir.pass_manager import OptimizationStrategy, PassManager  # noqa: PLC0415

        _backend.reset_for_testing()
        _backend.set_backend_type(BackendType.Ascend910B)

        @pl.program
        class Before:
            @pl.function(type=pl.FunctionType.InCore)
            def kernel(
                self,
                lhs: pl.Tensor[[320, 64], pl.BF16],
                rhs: pl.Tensor[[64, 320], pl.BF16],
                out: pl.Out[pl.Tensor[[320, 320], pl.FP32]],
            ) -> pl.Tensor[[320, 320], pl.FP32]:
                lhs_mat: pl.Tile[[320, 64], pl.BF16, pl.Mem.Mat] = pl.tile.load(
                    lhs, [0, 0], [320, 64], target_memory=pl.Mem.Mat
                )
                rhs_mat: pl.Tile[[64, 320], pl.BF16, pl.Mem.Mat] = pl.tile.load(
                    rhs, [0, 0], [64, 320], target_memory=pl.Mem.Mat
                )
                c: pl.Tile[[320, 320], pl.FP32, pl.Mem.Acc] = pl.tile.matmul(lhs_mat, rhs_mat)
                out = pl.store(c, [0, 0], out)
                return out

        # The full Default pipeline must allocate without an L0C (Acc) overflow.
        # (Pre-fix this raised "Acc buffer usage (204800 bytes) exceeds platform
        # limit (131072 bytes)" — 2× the 100 KB C tile.)
        result = PassManager.get_strategy(OptimizationStrategy.Default).run_passes(Before)
        assert result is not None

        # Structural check on the one-accumulator schedule: after pipeline lowering
        # + IO canonicalization the operand extracts hoist (double-buffered) and
        # each store interleaves with its matmul (one C), not floating to the end.
        prog = passes.auto_tile_matmul_l0()(Before)
        prog = passes.infer_tile_memory_space()(prog)
        prog = passes.lower_pipeline_loops()(prog)
        prog = passes.canonicalize_io_order()(prog)
        seq = []
        for line in ir.python_print(prog).splitlines():
            s = line.strip()
            if ".extract(" in s and ("Left" in s or "Right" in s):
                seq.append("extract")
            elif "matmul" in s and "=" in s:
                seq.append("matmul")
            elif ".store(" in s and "=" in s:
                seq.append("store")
        # Every matmul is immediately followed by its store (interleaved one-C),
        # and no two matmuls are adjacent (which would mean two live accumulators).
        matmul_idxs = [i for i, op in enumerate(seq) if op == "matmul"]
        assert matmul_idxs, "expected matmuls in the lowered full-K schedule"
        for i in matmul_idxs:
            assert i + 1 < len(seq) and seq[i + 1] == "store", (
                f"matmul at {i} not immediately followed by its store (two-accumulator schedule): {seq}"
            )

    def _colive_seq(self, program):
        """Op sequence (extract/matmul/store) of the inner body after the tile sub-pipeline
        (auto_tile -> infer_mem -> lower_pipeline -> canonicalize_io_order)."""
        prog = passes.auto_tile_matmul_l0()(program)
        prog = passes.infer_tile_memory_space()(prog)
        prog = passes.lower_pipeline_loops()(prog)
        prog = passes.canonicalize_io_order()(prog)
        seq = []
        for line in ir.python_print(prog).splitlines():
            s = line.strip()
            if ".extract(" in s and ("Left" in s or "Right" in s):
                seq.append("matmul_extract")
            elif "matmul" in s and "=" in s:
                seq.append("matmul")
            elif ".store(" in s and "=" in s:
                seq.append("store")
        return seq

    def test_dbc2_ptoas_co_lives_two_l0c_accumulators(self):
        """Golden co-live check for dbC=2 (companion to the dbC=1 test above).

        Under ``memory_planner=PTOAS`` a dbC=2-eligible full-K grid emits the
        two-accumulator ping-pong: ``CanonicalizeIOOrder`` floats **both** stores below
        **both** matmuls (``matmul, matmul, store, store``), so two L0C accumulators are
        live at once. Under the default PyPTO planner the *same shape* stays dbC=1 and
        interleaves each store with its matmul (``matmul, store, …``). This pins the
        co-live ordering (subtle -- the nested-context bug silently disabled it once) and
        the planner gate in one test.

        256x64x256 BF16: chooser picks a 2x2 dbC=2 grid; each accumulator (128x128 or
        smaller, <= L0C/2) leaves room for two co-live buffers.
        """
        _backend.reset_for_testing()
        _backend.set_backend_type(BackendType.Ascend910B)

        @pl.program
        class Before:
            @pl.function(type=pl.FunctionType.InCore)
            def kernel(
                self,
                lhs: pl.Tensor[[256, 64], pl.BF16],
                rhs: pl.Tensor[[64, 256], pl.BF16],
                out: pl.Out[pl.Tensor[[256, 256], pl.FP32]],
            ) -> pl.Tensor[[256, 256], pl.FP32]:
                lhs_mat: pl.Tile[[256, 64], pl.BF16, pl.Mem.Mat] = pl.tile.load(
                    lhs, [0, 0], [256, 64], target_memory=pl.Mem.Mat
                )
                rhs_mat: pl.Tile[[64, 256], pl.BF16, pl.Mem.Mat] = pl.tile.load(
                    rhs, [0, 0], [64, 256], target_memory=pl.Mem.Mat
                )
                c: pl.Tile[[256, 256], pl.FP32, pl.Mem.Acc] = pl.tile.matmul(lhs_mat, rhs_mat)
                out = pl.store(c, [0, 0], out)
                return out

        # PTOAS: dbC=2 -> at least one adjacent matmul,matmul (two co-live accumulators),
        # and the stores float below (a matmul,matmul,store,store window exists).
        with passes.PassContext([], memory_planner=passes.MemoryPlanner.PTOAS):
            ptoas_seq = self._colive_seq(Before)
        mm = [i for i, op in enumerate(ptoas_seq) if op == "matmul"]
        assert mm, f"expected matmuls under PTOAS: {ptoas_seq}"
        assert any(i + 1 < len(ptoas_seq) and ptoas_seq[i + 1] == "matmul" for i in mm), (
            f"dbC=2 (PTOAS) must co-live two accumulators (adjacent matmul,matmul), got: {ptoas_seq}"
        )
        assert any(
            ptoas_seq[i : i + 4] == ["matmul", "matmul", "store", "store"] for i in range(len(ptoas_seq) - 3)
        ), f"dbC=2 (PTOAS) must float both stores below both matmuls (matmul,matmul,store,store): {ptoas_seq}"

        # Default PyPTO planner: dbC=1 -> every matmul is immediately followed by its store
        # (no two co-live accumulators), for the SAME shape.
        pypto_seq = self._colive_seq(Before)
        mm2 = [i for i, op in enumerate(pypto_seq) if op == "matmul"]
        assert mm2, f"expected matmuls under PyPTO: {pypto_seq}"
        for i in mm2:
            assert i + 1 < len(pypto_seq) and pypto_seq[i + 1] == "store", (
                f"dbC=1 (PyPTO) must interleave matmul,store (one accumulator), got: {pypto_seq}"
            )

    def test_dbc2_pypto_flag_allocates_ping_pong(self):
        """The experimental ``enable_pypto_l0c_double_buffer`` opt-in makes the PyPTO
        memory planner allocate the dbC=2 ping-pong: the pipeline-membership tagger gives
        the accumulator a flat depth-2 membership, so MemoryReuse's capacity gate keeps
        the two co-live L0C accumulators in distinct buffers. Default off: the same shape
        coalesces to a single accumulator. Pins the opt-in gate + the end-to-end
        allocation (the golden test above only pins the emit ordering)."""
        from pypto.ir.pass_manager import OptimizationStrategy, PassManager  # noqa: PLC0415

        @pl.program
        class Before:
            @pl.function(type=pl.FunctionType.InCore)
            def kernel(
                self,
                lhs: pl.Tensor[[256, 64], pl.BF16],
                rhs: pl.Tensor[[64, 256], pl.BF16],
                out: pl.Out[pl.Tensor[[256, 256], pl.FP32]],
            ) -> pl.Tensor[[256, 256], pl.FP32]:
                lhs_mat: pl.Tile[[256, 64], pl.BF16, pl.Mem.Mat] = pl.tile.load(
                    lhs, [0, 0], [256, 64], target_memory=pl.Mem.Mat
                )
                rhs_mat: pl.Tile[[64, 256], pl.BF16, pl.Mem.Mat] = pl.tile.load(
                    rhs, [0, 0], [64, 256], target_memory=pl.Mem.Mat
                )
                c: pl.Tile[[256, 256], pl.FP32, pl.Mem.Acc] = pl.tile.matmul(lhs_mat, rhs_mat)
                out = pl.store(c, [0, 0], out)
                return out

        def acc_buffer_count() -> int:
            """Distinct L0C (Acc) buffers after the full Default pipeline."""
            prog = PassManager.get_strategy(OptimizationStrategy.Default).run_passes(Before)
            bases = {
                line.strip().split(":")[0]
                for line in ir.python_print(prog).splitlines()
                if "tile.alloc(pl.Mem.Acc" in line
            }
            return len(bases)

        _backend.reset_for_testing()
        _backend.set_backend_type(BackendType.Ascend910B)
        with passes.PassContext([], memory_planner=passes.MemoryPlanner.PYPTO):
            assert acc_buffer_count() == 1, "PyPTO default must keep a single L0C accumulator (dbC=1)"

        _backend.reset_for_testing()
        _backend.set_backend_type(BackendType.Ascend910B)
        with passes.PassContext(
            [], memory_planner=passes.MemoryPlanner.PYPTO, enable_pypto_l0c_double_buffer=True
        ):
            assert acc_buffer_count() == 2, (
                "PyPTO + opt-in flag must allocate the dbC=2 ping-pong (two co-live L0C accumulators)"
            )

    @pytest.mark.parametrize(
        ("M", "N"),
        [
            (320, 320),  # clean divisible interior, no tail
            (272, 272),  # 272 = 16·17 → 1×1 interior + partial-boundary tail tiles
        ],
    )
    def test_full_k_direct_gm_generates_valid_pto(self, M: int, N: int):
        """Direct-store full-K tiling lowers to valid PTO MLIR (PTOCodegen
        succeeds) — for both a clean divisible grid and a shape whose partial
        boundary is peeled into a straight-line tail (the tail reuses the same
        extract/matmul/store primitives, so it must also codegen)."""
        from pypto.ir.pass_manager import OptimizationStrategy, PassManager  # noqa: PLC0415
        from pypto.pypto_core import codegen as _codegen_core  # noqa: PLC0415
        from pypto.pypto_core import ir as _ir_core  # noqa: PLC0415

        K = 64
        _backend.reset_for_testing()
        _backend.set_backend_type(BackendType.Ascend910B)

        @pl.program
        class Before:
            @pl.function(type=pl.FunctionType.InCore)
            def kernel(
                self,
                lhs: pl.Tensor[[M, K], pl.BF16],
                rhs: pl.Tensor[[K, N], pl.BF16],
                out: pl.Out[pl.Tensor[[M, N], pl.FP32]],
            ) -> pl.Tensor[[M, N], pl.FP32]:
                lhs_mat: pl.Tile[[M, K], pl.BF16, pl.Mem.Mat] = pl.tile.load(
                    lhs, [0, 0], [M, K], target_memory=pl.Mem.Mat
                )
                rhs_mat: pl.Tile[[K, N], pl.BF16, pl.Mem.Mat] = pl.tile.load(
                    rhs, [0, 0], [K, N], target_memory=pl.Mem.Mat
                )
                c: pl.Tile[[M, N], pl.FP32, pl.Mem.Acc] = pl.tile.matmul(lhs_mat, rhs_mat)
                out = pl.store(c, [0, 0], out)
                return out

        prog = PassManager.get_strategy(OptimizationStrategy.Default).run_passes(Before)
        generated = False
        for _name, func in prog.functions.items():
            mlir = _codegen_core.PTOCodegen().generate(_ir_core.Program([func], func.name, prog.span))
            if "pto." in mlir or "func.func" in mlir:
                generated = True
        assert generated, "direct-store full-K must generate valid PTO MLIR"


class TestAutoTileMatmulL0Skips:
    """Cases where the pass intentionally leaves the matmul untouched."""

    def test_non_mat_operands_left_untouched_for_matmul_acc(self):
        """``tile.matmul_acc`` whose lhs/rhs aren't Mat-resident is out of
        scope for tiling; the pass should leave it identical."""

        @pl.program
        class Before:
            @pl.function(type=pl.FunctionType.InCore)
            def kernel(
                self,
                lhs: pl.Tensor[[16, 2048], pl.BF16],
                rhs: pl.Tensor[[2048, 64], pl.BF16],
                acc_init: pl.Tile[[16, 64], pl.FP32, pl.Mem.Acc],
                out: pl.Out[pl.Tensor[[16, 64], pl.FP32]],
            ) -> pl.Tensor[[16, 64], pl.FP32]:
                # Default tile.load lands in Vec, not Mat — pass should skip.
                lhs_vec: pl.Tile[[16, 2048], pl.BF16] = pl.tile.load(lhs, [0, 0], [16, 2048])
                rhs_vec: pl.Tile[[2048, 64], pl.BF16] = pl.tile.load(rhs, [0, 0], [2048, 64])
                c: pl.Tile[[16, 64], pl.FP32, pl.Mem.Acc] = pl.tile.matmul_acc(acc_init, lhs_vec, rhs_vec)
                out = pl.store(c, [0, 0], out)
                return out

        After = passes.auto_tile_matmul_l0()(Before)
        ir.assert_structural_equal(After, Before)

    def test_non_mat_operands_left_untouched(self):
        """Operands not in ``MemorySpace.Mat`` (e.g. default ``Vec``) are out
        of scope; the pass shouldn't try to tile them.  Verified by checking
        After is structurally identical to Before."""

        @pl.program
        class Before:
            @pl.function(type=pl.FunctionType.InCore)
            def kernel(
                self,
                lhs: pl.Tensor[[16, 2048], pl.BF16],
                rhs: pl.Tensor[[2048, 64], pl.BF16],
                out: pl.Out[pl.Tensor[[16, 64], pl.FP32]],
            ) -> pl.Tensor[[16, 64], pl.FP32]:
                # Default tile.load lands in Vec, not Mat.
                lhs_vec: pl.Tile[[16, 2048], pl.BF16] = pl.tile.load(lhs, [0, 0], [16, 2048])
                rhs_vec: pl.Tile[[2048, 64], pl.BF16] = pl.tile.load(rhs, [0, 0], [2048, 64])
                c: pl.Tile[[16, 64], pl.FP32, pl.Mem.Acc] = pl.tile.matmul(lhs_vec, rhs_vec)
                out = pl.store(c, [0, 0], out)
                return out

        After = passes.auto_tile_matmul_l0()(Before)
        ir.assert_structural_equal(After, Before)

    def test_sub_byte_dtype_skipped(self):
        """An INT4 (sub-byte) operand makes ``DTypeBytes`` return 0, so the
        pass emits ``PH-AT-003`` and leaves the matmul untouched (pass lines
        448-453).  INT4 @ INT4 deduces an INT32 accumulator, so the matmul is
        well-typed and Mat-resident — the skip is purely the sub-byte guard,
        not a residency/shape filter.  The shape (16×64 @ 2048) would otherwise
        be K-tiled, proving the sub-byte branch is what blocks the rewrite."""

        @pl.program
        class Before:
            @pl.function(type=pl.FunctionType.InCore)
            def kernel(
                self,
                lhs: pl.Tensor[[16, 2048], pl.INT4],
                rhs: pl.Tensor[[2048, 64], pl.INT4],
                out: pl.Out[pl.Tensor[[16, 64], pl.INT32]],
            ) -> pl.Tensor[[16, 64], pl.INT32]:
                lhs_mat: pl.Tile[[16, 2048], pl.INT4, pl.Mem.Mat] = pl.tile.load(
                    lhs, [0, 0], [16, 2048], target_memory=pl.Mem.Mat
                )
                rhs_mat: pl.Tile[[2048, 64], pl.INT4, pl.Mem.Mat] = pl.tile.load(
                    rhs, [0, 0], [2048, 64], target_memory=pl.Mem.Mat
                )
                c: pl.Tile[[16, 64], pl.INT32, pl.Mem.Acc] = pl.tile.matmul(lhs_mat, rhs_mat)
                out = pl.store(c, [0, 0], out)
                return out

        After = passes.auto_tile_matmul_l0()(Before)
        ir.assert_structural_equal(After, Before)

    def test_chooser_rejected_config_skipped(self):
        """A K dimension below the cube minimum (K=8 < min_k=16) makes
        ``ChooseL0Tile`` throw ``pypto::ValueError`` (chooser line 192,
        ``allow_padding=false``).  The pass catches it, emits ``PH-AT-005``,
        and leaves the matmul untouched (pass lines 492-500)."""

        @pl.program
        class Before:
            @pl.function(type=pl.FunctionType.InCore)
            def kernel(
                self,
                lhs: pl.Tensor[[16, 8], pl.BF16],
                rhs: pl.Tensor[[8, 64], pl.BF16],
                out: pl.Out[pl.Tensor[[16, 64], pl.FP32]],
            ) -> pl.Tensor[[16, 64], pl.FP32]:
                lhs_mat: pl.Tile[[16, 8], pl.BF16, pl.Mem.Mat] = pl.tile.load(
                    lhs, [0, 0], [16, 8], target_memory=pl.Mem.Mat
                )
                rhs_mat: pl.Tile[[8, 64], pl.BF16, pl.Mem.Mat] = pl.tile.load(
                    rhs, [0, 0], [8, 64], target_memory=pl.Mem.Mat
                )
                c: pl.Tile[[16, 64], pl.FP32, pl.Mem.Acc] = pl.tile.matmul(lhs_mat, rhs_mat)
                out = pl.store(c, [0, 0], out)
                return out

        After = passes.auto_tile_matmul_l0()(Before)
        ir.assert_structural_equal(After, Before)

    def test_oversized_matmul_acc_mn_deferred(self):
        """An oversized ``tile.matmul_acc`` output (512×512 FP32 on Ascend950,
        1 MB > L0c) would need M/N tiling, but the ``matmul_acc`` M/N path —
        which must slice the caller's [M, N] accumulator per sub-tile — is
        deferred.  The pass emits ``PH-AT-006`` and leaves the call untouched
        (only the *plain* ``tile.matmul`` direct-store M/N fold is implemented)."""

        @pl.program
        class Before:
            @pl.function(type=pl.FunctionType.InCore)
            def kernel(
                self,
                lhs: pl.Tensor[[512, 512], pl.FP32],
                rhs: pl.Tensor[[512, 512], pl.FP32],
                acc_init: pl.Tile[[512, 512], pl.FP32, pl.Mem.Acc],
                out: pl.Out[pl.Tensor[[512, 512], pl.FP32]],
            ) -> pl.Tensor[[512, 512], pl.FP32]:
                lhs_mat: pl.Tile[[512, 512], pl.FP32, pl.Mem.Mat] = pl.tile.load(
                    lhs, [0, 0], [512, 512], target_memory=pl.Mem.Mat
                )
                rhs_mat: pl.Tile[[512, 512], pl.FP32, pl.Mem.Mat] = pl.tile.load(
                    rhs, [0, 0], [512, 512], target_memory=pl.Mem.Mat
                )
                c: pl.Tile[[512, 512], pl.FP32, pl.Mem.Acc] = pl.tile.matmul_acc(acc_init, lhs_mat, rhs_mat)
                out = pl.store(c, [0, 0], out)
                return out

        After = passes.auto_tile_matmul_l0()(Before)
        ir.assert_structural_equal(After, Before)

    def test_oversized_matmul_no_store_consumer_untouched(self):
        """An oversized plain ``tile.matmul`` whose result is *not* consumed by a
        2D ``tile.store`` cannot use the direct-store M/N fold.  Here the [512,
        512] Acc result feeds a ``tile.move`` (Acc→Vec) before any store, so the
        pass emits ``PH-AT-006`` and leaves the matmul untouched — the
        Mat-scratch / assemble path for on-chip consumers is deferred."""

        @pl.program
        class Before:
            @pl.function(type=pl.FunctionType.InCore)
            def kernel(
                self,
                lhs: pl.Tensor[[512, 512], pl.FP32],
                rhs: pl.Tensor[[512, 512], pl.FP32],
                out: pl.Out[pl.Tensor[[512, 512], pl.FP32]],
            ) -> pl.Tensor[[512, 512], pl.FP32]:
                lhs_mat: pl.Tile[[512, 512], pl.FP32, pl.Mem.Mat] = pl.tile.load(
                    lhs, [0, 0], [512, 512], target_memory=pl.Mem.Mat
                )
                rhs_mat: pl.Tile[[512, 512], pl.FP32, pl.Mem.Mat] = pl.tile.load(
                    rhs, [0, 0], [512, 512], target_memory=pl.Mem.Mat
                )
                c: pl.Tile[[512, 512], pl.FP32, pl.Mem.Acc] = pl.tile.matmul(lhs_mat, rhs_mat)
                # Consumer is a tile.move (Acc→Vec), not a store → not foldable.
                c_vec: pl.Tile[[512, 512], pl.FP32, pl.Mem.Vec] = pl.tile.move(c, target_memory=pl.Mem.Vec)
                out = pl.store(c_vec, [0, 0], out)
                return out

        After = passes.auto_tile_matmul_l0()(Before)
        ir.assert_structural_equal(After, Before)

    def test_non_incore_function_untouched(self):
        """The pass only walks InCore-typed functions
        (``TransformFunction`` guard, pass line 593 — ``IsInCoreType``).  An
        ``Opaque`` function carrying the *exact same* tile-able Mat matmul as
        the rewritten K-only cases is left untouched, while the InCore twin
        rewrites — isolating the function-type guard as the deciding factor."""

        @pl.program
        class OpaqueProg:
            @pl.function(type=pl.FunctionType.Opaque)
            def kernel(
                self,
                lhs: pl.Tensor[[16, 2048], pl.BF16],
                rhs: pl.Tensor[[2048, 64], pl.BF16],
                out: pl.Out[pl.Tensor[[16, 64], pl.FP32]],
            ) -> pl.Tensor[[16, 64], pl.FP32]:
                lhs_mat: pl.Tile[[16, 2048], pl.BF16, pl.Mem.Mat] = pl.tile.load(
                    lhs, [0, 0], [16, 2048], target_memory=pl.Mem.Mat
                )
                rhs_mat: pl.Tile[[2048, 64], pl.BF16, pl.Mem.Mat] = pl.tile.load(
                    rhs, [0, 0], [2048, 64], target_memory=pl.Mem.Mat
                )
                c: pl.Tile[[16, 64], pl.FP32, pl.Mem.Acc] = pl.tile.matmul(lhs_mat, rhs_mat)
                out = pl.store(c, [0, 0], out)
                return out

        # The Opaque function is left structurally identical.
        After = passes.auto_tile_matmul_l0()(OpaqueProg)
        ir.assert_structural_equal(After, OpaqueProg)

        # Twin: same body in an InCore function DOES rewrite — proves the
        # untouched-ness above is the function-type guard, not a different
        # filter.
        @pl.program
        class InCoreProg:
            @pl.function(type=pl.FunctionType.InCore)
            def kernel(
                self,
                lhs: pl.Tensor[[16, 2048], pl.BF16],
                rhs: pl.Tensor[[2048, 64], pl.BF16],
                out: pl.Out[pl.Tensor[[16, 64], pl.FP32]],
            ) -> pl.Tensor[[16, 64], pl.FP32]:
                lhs_mat: pl.Tile[[16, 2048], pl.BF16, pl.Mem.Mat] = pl.tile.load(
                    lhs, [0, 0], [16, 2048], target_memory=pl.Mem.Mat
                )
                rhs_mat: pl.Tile[[2048, 64], pl.BF16, pl.Mem.Mat] = pl.tile.load(
                    rhs, [0, 0], [2048, 64], target_memory=pl.Mem.Mat
                )
                c: pl.Tile[[16, 64], pl.FP32, pl.Mem.Acc] = pl.tile.matmul(lhs_mat, rhs_mat)
                out = pl.store(c, [0, 0], out)
                return out

        incore_after = passes.auto_tile_matmul_l0()(InCoreProg)
        with pytest.raises(ValueError, match="Structural equality"):
            ir.assert_structural_equal(incore_after, InCoreProg)


class TestAutoTileMatmulL0MatScratch:
    """M/N output tiling to an L1/Mat scratch (on-chip matmul consumer), not DDR.

    When an oversized ``[M, N]`` matmul result is consumed *only* as a matmul operand
    (a chained matmul), the pass tiles the output into a ``tile.create(target=Mat)``
    scratch via per-sub-tile ``tile.assemble`` (Acc→Mat) and keeps it on-chip for the
    consumer, instead of the direct-GM store path.  K-split only for now — the
    constant-offset grid satisfies ``tile.assemble``'s literal-offset requirement."""

    def test_chained_matmul_uses_mat_scratch(self):
        """An oversized producer feeding a matmul: the pass assembles the result into an
        L1/Mat scratch via per-sub-tile Acc→Mat assembles, and the consumer reads the
        scratch on-chip (no DDR — the L0C→L1→L0A trip).  256×256 @ 256 producer: under
        the drain-count cost model (#1912) the chooser picks (256, 128, 64)
        **output-stationary** split-K (wider m halves the drain count) → a 1×2 grid
        → 2 Acc→Mat assembles at constant offsets; the consumer is also output-stationary.

        The dims are chosen so BOTH matmuls are output-stationary: their L0 operand
        buffers are the same 32 KB shape, so the producer's (sequential, dead before the
        consumer) packs cleanly into the consumer's in the current MemoryReuse.  An
        A-stationary producer would instead pin a monolithic 64 KB L0 buffer that the
        consumer's 2×32 KB double-buffer cannot pack against until MemoryReuse learns to
        subdivide a freed region (the offset-packing follow-up).  Asserts structure + SSA
        + numerics, and that the full Default pipeline allocates without an L0 overflow."""
        _backend.reset_for_testing()
        _backend.set_backend_type(BackendType.Ascend910B)

        @pl.program
        class Before:
            @pl.function(type=pl.FunctionType.InCore)
            def kernel(
                self,
                a: pl.Tensor[[256, 256], pl.BF16],
                b: pl.Tensor[[256, 256], pl.BF16],
                e: pl.Tensor[[256, 64], pl.BF16],
                out: pl.Out[pl.Tensor[[256, 64], pl.FP32]],
            ) -> pl.Tensor[[256, 64], pl.FP32]:
                c = pl.matmul(a, b, out_dtype=pl.FP32)  # [256, 256] f32 > L0c → on-chip consumer
                cb = pl.cast(c, pl.BF16, mode="rint")  # rint -> bf16 Mat scratch (cast fused)
                d = pl.matmul(cb, e, out_dtype=pl.FP32)  # consumes the scratch only as a matmul operand
                out = pl.assemble(out, d, [0, 0])
                return out

        After = passes.auto_tile_matmul_l0()(_lower_to_tile_ops(Before))
        printed = ir.python_print(After)

        assert "tile.create" in printed and "Mem.Mat" in printed, "expected a Mat output scratch"
        assert printed.count("pl.tile.assemble(") == 2, (
            "output-stationary split-K 1×2 grid (m=256, n=128) → 2 Acc→Mat assembles at constant offsets"
        )
        assert "pl.tile.matmul(a__ssa_v0_mat, b__ssa_v0_mat)" not in printed, (
            "the oversized producer must be tiled, not left whole"
        )
        assert "pl.tile.cast(" not in printed, "the downcast must be fused into the Mat scratch"
        _assert_ssa_valid(After, "test_mat_scratch_chained")

        # The chained producer must allocate without an L0 overflow.  These dims keep
        # both matmuls output-stationary, so their L0 operand buffers are the same 32 KB
        # shape and pack in MemoryReuse; a pass-level structural check alone would not
        # catch an overflow.
        from pypto.ir.pass_manager import OptimizationStrategy, PassManager  # noqa: PLC0415

        assert PassManager.get_strategy(OptimizationStrategy.Default).run_passes(Before) is not None

        # Numerically correct vs the bf16 chain, executed through torch_codegen. The
        # reference does block-wise bf16 matmuls with the intermediate downcast to bf16
        # (the FIXPIPE writeback), so it carries real bf16 rounding; with random data,
        # near-zero cancellation elements make element-wise allclose hopeless. The
        # Frobenius relative error (dominated by the large entries) is the robust metric.
        torch = pytest.importorskip("torch")
        from pypto.debug import torch_codegen  # noqa: PLC0415

        torch.manual_seed(0)
        a = torch.randn(256, 256, dtype=torch.bfloat16)
        b = torch.randn(256, 256, dtype=torch.bfloat16)
        e = torch.randn(256, 64, dtype=torch.bfloat16)
        out = torch.zeros(256, 64)
        ns: dict = {}
        exec(torch_codegen(After), ns)  # noqa: S102 — executing generated reference code is the point
        ns["kernel"](a, b, e, out)
        c_bf16 = (a.float() @ b.float()).to(torch.bfloat16).float()  # FIXPIPE downcast
        expected = c_bf16 @ e.float()
        rel_err = ((out - expected).norm() / expected.norm()).item()
        assert rel_err < 5e-2, f"split-K Mat-scratch chained bf16 rel_err {rel_err:.3e} exceeds 5e-2"

    def test_chained_mat_scratch_producer_forced_output_stationary(self):
        """#1908 guard: a chained Mat-scratch producer whose geometry standalone picks
        B-stationary (128×512×128) is forced OUTPUT-STATIONARY when its result is consumed
        on-chip. The Mat-scratch offset-packing path can't yet pack an A/B-stationary
        producer's monolithic single-buffered L0 panel against the consumer's
        double-buffered operands (#1908), so the pass re-chooses OS (always legal) rather
        than emit the unpackable A/B-stationary schedule. This exact shape is B-stationary
        standalone (``test_b_stationary_single_buffers_held_operand`` mirror) — as a
        chained producer it must not be.

        128×512 FP32 output (256 KB) > L0c so the producer is tiled; the 128×512 bf16
        Mat scratch (128 KB) fits Mat/L1, so it reaches the fold (not the capacity gate).
        The consumer [128, 64] fits L0c (no loop), so any Sequential ``pl.range`` in the
        emitted kernel would be the producer's A/B-stationary held-operand loop."""
        _backend.reset_for_testing()
        _backend.set_backend_type(BackendType.Ascend910B)

        @pl.program
        class Before:
            @pl.function(type=pl.FunctionType.InCore)
            def kernel(
                self,
                a: pl.Tensor[[128, 128], pl.BF16],
                b: pl.Tensor[[128, 512], pl.BF16],
                e: pl.Tensor[[512, 64], pl.BF16],
                out: pl.Out[pl.Tensor[[128, 64], pl.FP32]],
            ) -> pl.Tensor[[128, 64], pl.FP32]:
                c = pl.matmul(a, b, out_dtype=pl.FP32)  # [128, 512] f32 > L0c → Mat scratch
                cb = pl.cast(c, pl.BF16, mode="rint")
                d = pl.matmul(cb, e, out_dtype=pl.FP32)  # consumes the scratch as a matmul operand
                out = pl.assemble(out, d, [0, 0])
                return out

        After = passes.auto_tile_matmul_l0()(_lower_to_tile_ops(Before))
        printed = ir.python_print(After)
        assert "tile.create" in printed and "Mem.Mat" in printed, "expected a Mat output scratch"
        # The guard forces the producer output-stationary: an A/B-stationary schedule
        # emits a Sequential ``pl.range`` held-operand outer loop, which the Mat-scratch
        # packing cannot handle yet (#1908). OS emits nested ``pl.pipeline`` instead.
        assert "pl.range(" not in printed, (
            "chained Mat-scratch producer must be output-stationary (nested pl.pipeline), "
            "not A/B-stationary (Sequential pl.range) — the #1908 guard failed"
        )
        _assert_ssa_valid(After, "test_mat_scratch_producer_os_guard")
        # And it must allocate cleanly through the full Default pipeline (the A/B-stationary
        # producer would overflow at AllocateMemoryAddr — the #1908 packing gap).
        from pypto.ir.pass_manager import OptimizationStrategy, PassManager  # noqa: PLC0415

        assert PassManager.get_strategy(OptimizationStrategy.Default).run_passes(Before) is not None

    def test_chained_matmul_exceeding_mat_capacity_deferred(self):
        """The conservative Mat-capacity gate: a bf16 chained matmul whose result is
        consumed entirely as a matmul operand WOULD take the Mat-scratch path, but its
        ``[512, 1024]`` bf16 scratch (1 MiB) exceeds the backend's Mat/L1 capacity (512
        KiB on Ascend910B). The pass leaves the producer on the deferred ``PH-AT-006``
        path (left whole, no Acc->Mat assemble) instead of an impossible allocation."""
        _backend.reset_for_testing()
        _backend.set_backend_type(BackendType.Ascend910B)

        @pl.program
        class Before:
            @pl.function(type=pl.FunctionType.InCore)
            def kernel(
                self,
                a: pl.Tensor[[512, 512], pl.BF16],
                b: pl.Tensor[[512, 1024], pl.BF16],
                e: pl.Tensor[[1024, 64], pl.BF16],
                out: pl.Out[pl.Tensor[[512, 64], pl.FP32]],
            ) -> pl.Tensor[[512, 64], pl.FP32]:
                c = pl.matmul(a, b, out_dtype=pl.FP32)  # [512, 1024] → 1 MiB bf16 scratch > Mat cap
                cb = pl.cast(c, pl.BF16, mode="rint")  # feeds a bf16 Mat scratch, but exceeds capacity
                d = pl.matmul(cb, e, out_dtype=pl.FP32)  # consumes c only as a matmul operand
                out = pl.assemble(out, d, [0, 0])
                return out

        After = passes.auto_tile_matmul_l0()(_lower_to_tile_ops(Before))
        printed = ir.python_print(After)

        assert printed.count("pl.tile.assemble(") == 0, (
            "a chained-matmul scratch exceeding Mat capacity must not emit any Acc->Mat assemble"
        )
        assert "pl.tile.matmul(a__ssa_v0_mat, b__ssa_v0_mat)" in printed, (
            "the gated producer matmul must be left whole (deferred), not tiled into a Mat scratch"
        )

    def test_chained_matmul_full_k_uses_pipelined_mat_scratch(self):
        """A *full-K* (K fits L0) oversized chained matmul tiles into a Mat scratch via
        the **pipelined** emitter — the Acc->Mat ``tile.assemble`` lands inside the
        ``pl.pipeline`` loop with loop-variable offsets (``tile.assemble`` accepts a
        ``MakeTuple`` of index-typed variables, not only constants)."""
        _backend.reset_for_testing()
        _backend.set_backend_type(BackendType.Ascend910B)

        @pl.program
        class Before:
            @pl.function(type=pl.FunctionType.InCore)
            def kernel(
                self,
                a: pl.Tensor[[256, 32], pl.BF16],
                b: pl.Tensor[[32, 256], pl.BF16],
                e: pl.Tensor[[256, 64], pl.BF16],
                out: pl.Out[pl.Tensor[[256, 64], pl.FP32]],
            ) -> pl.Tensor[[256, 64], pl.FP32]:
                c = pl.matmul(a, b, out_dtype=pl.FP32)  # [256, 256] > L0c, K=32 fits L0 -> full-K
                cb = pl.cast(c, pl.BF16, mode="rint")  # FIXPIPE downcast -> bf16 Mat scratch (cast fused)
                d = pl.matmul(cb, e, out_dtype=pl.FP32)
                out = pl.assemble(out, d, [0, 0])
                return out

        After = passes.auto_tile_matmul_l0()(_lower_to_tile_ops(Before))
        printed = ir.python_print(After)
        assert "tile.create" in printed and "Mem.Mat" in printed, "expected a Mat output scratch"
        assert "pl.tile.cast(" not in printed, "the downcast must be fused into the Mat scratch"
        assemble_lines = [line for line in printed.splitlines() if "pl.tile.assemble(" in line]
        assert assemble_lines, "the Mat scratch is filled by Acc->Mat assembles"

        # Full-K → the pipelined emitter, whose interior assembles carry LOOP-VARIABLE
        # offsets. Split-K (BuildSplitKGrid) also pipelines but emits CONSTANT offsets,
        # so a bare `pl.pipeline` check cannot distinguish the two — the offset form can.
        def _offset_is_loop_variable(line: str) -> bool:
            offset = line.rsplit("[", 1)[-1].split("]", 1)[0]  # content of the final [...] (the offset)
            return any(ch.isalpha() for ch in offset)

        assert any(_offset_is_loop_variable(line) for line in assemble_lines), (
            "full-K Mat-scratch must emit loop-variable assemble offsets (the pipelined "
            "interior of BuildFullKPipelined); only constant offsets means split-K:\n"
            + "\n".join(assemble_lines)
        )
        _assert_ssa_valid(After, "test_full_k_mat_scratch_chained")

        # Numerically correct vs the bf16 chain, executed through torch_codegen. As in the
        # split-K case the reference carries real bf16 rounding (block-wise bf16 matmuls +
        # the FIXPIPE downcast), so the Frobenius relative error is the robust metric.
        torch = pytest.importorskip("torch")
        from pypto.debug import torch_codegen  # noqa: PLC0415

        torch.manual_seed(0)
        a = torch.randn(256, 32, dtype=torch.bfloat16)
        b = torch.randn(32, 256, dtype=torch.bfloat16)
        e = torch.randn(256, 64, dtype=torch.bfloat16)
        out = torch.zeros(256, 64)
        ns: dict = {}
        exec(torch_codegen(After), ns)  # noqa: S102 — executing generated reference code is the point
        ns["kernel"](a, b, e, out)
        c_bf16 = (a.float() @ b.float()).to(torch.bfloat16).float()  # FIXPIPE downcast
        expected = c_bf16 @ e.float()
        rel_err = ((out - expected).norm() / expected.norm()).item()
        assert rel_err < 5e-2, f"full-K Mat-scratch chained bf16 rel_err {rel_err:.3e} exceeds 5e-2"


class TestAutoTileMatmulL0FitsL0cCastFold:
    """Fits-L0c chained-matmul cast-fold: a ``matmul -> cast(bf16) -> matmul`` whose
    ``[M, N]`` result *fits* L0c routes the bf16 downcast through the cube FIXPIPE
    (``tile.assemble`` -> ``pto.tinsert``) instead of the Vector (``pto.tcvt``). The
    cast is folded into a single full-window Acc->Mat assemble and dropped — the
    fits-L0c analogue of the oversized per-sub-tile Mat-scratch fold. Without it the
    standalone Vector cast overflows the Vec buffer at ``[128, 128]``."""

    def _chain(self, k_first):
        """``[128, k_first] @ [k_first, 128] -> [128, 128]`` (fits L0c), cast to bf16,
        fed to ``@ [128, 64]``. ``k_first=64`` keeps the producer un-split (corner C);
        ``k_first=512`` overflows L0a/L0b and forces a K-loop (corner D)."""

        @pl.program
        class Before:
            @pl.function(type=pl.FunctionType.InCore)
            def kernel(
                self,
                a: pl.Tensor[[128, k_first], pl.BF16],
                b: pl.Tensor[[k_first, 128], pl.BF16],
                e: pl.Tensor[[128, 64], pl.BF16],
                out: pl.Out[pl.Tensor[[128, 64], pl.FP32]],
            ) -> pl.Tensor[[128, 64], pl.FP32]:
                c = pl.matmul(a, b, out_dtype=pl.FP32)  # [128, 128] f32, fits L0c
                cb = pl.cast(c, pl.BF16, mode="rint")  # FIXPIPE downcast -> bf16 Mat scratch (folded)
                d = pl.matmul(cb, e, out_dtype=pl.FP32)  # consumes the scratch on-chip
                out = pl.assemble(out, d, [0, 0])
                return out

        return Before

    def test_no_ksplit_cast_folds_to_full_window_assemble(self):
        """Corner C: the producer fits L0a/L0b (no K-loop). The bf16 downcast folds
        into a single full-window Acc->Mat ``tile.assemble`` into a bf16 Mat scratch
        (the standalone ``tile.cast`` is dropped), and the consumer matmul reads the
        scratch on-chip. (Numerics are covered by the st suite — see
        ``tests/st/runtime/ops/test_auto_tile_matmul.py``.)"""
        _backend.reset_for_testing()
        _backend.set_backend_type(BackendType.Ascend910B)

        @pl.program
        class Expected:
            @pl.function(type=pl.FunctionType.InCore, level=pl.Level.CHIP_DIE, role=pl.Role.SubWorker)
            def kernel(
                self,
                a: pl.Tensor[[128, 64], pl.BF16],
                b: pl.Tensor[[64, 128], pl.BF16],
                e: pl.Tensor[[128, 64], pl.BF16],
                out: pl.Out[pl.Tensor[[128, 64], pl.FP32]],
            ) -> pl.Tensor[[128, 64], pl.FP32]:
                a_mat: pl.Tile[[128, 64], pl.BF16, pl.Mem.Mat] = pl.tile.load(
                    a, [0, 0], [128, 64], target_memory=pl.Mem.Mat
                )
                b_mat: pl.Tile[[64, 128], pl.BF16, pl.Mem.Mat] = pl.tile.load(
                    b, [0, 0], [64, 128], target_memory=pl.Mem.Mat
                )
                c: pl.Tile[[128, 128], pl.FP32, pl.Mem.Acc] = pl.tile.matmul(a_mat, b_mat)
                # Folded downcast: a bf16 Mat scratch + one full-window Acc->Mat
                # assemble (no standalone tile.cast).
                c_mat: pl.Tile[[128, 128], pl.BF16, pl.Mem.Mat] = pl.tile.create(
                    [128, 128], dtype=pl.BF16, target_memory=pl.Mem.Mat
                )
                c_scratch: pl.Tile[[128, 128], pl.BF16, pl.Mem.Mat] = pl.tile.assemble(c_mat, c, [0, 0])
                e_mat: pl.Tile[[128, 64], pl.BF16, pl.Mem.Mat] = pl.tile.load(
                    e, [0, 0], [128, 64], target_memory=pl.Mem.Mat
                )
                d: pl.Tile[[128, 64], pl.FP32, pl.Mem.Acc] = pl.tile.matmul(c_scratch, e_mat)
                out_st: pl.Tensor[[128, 64], pl.FP32] = pl.store(d, [0, 0], out)
                return out_st

        After = passes.auto_tile_matmul_l0()(_lower_to_tile_ops(self._chain(k_first=64)))
        ir.assert_structural_equal(After, Expected)

    def test_ksplit_cast_folds_to_full_window_assemble(self):
        """Corner D: the producer needs a K-loop (``[128, 512] @ [512, 128]``). The
        K-loop's Acc result folds into the *same* single full-window Acc->Mat assemble
        (cast dropped) — the fold is independent of whether the producer was K-tiled.
        (Numerics are covered by the st suite.)"""
        _backend.reset_for_testing()
        _backend.set_backend_type(BackendType.Ascend910B)

        @pl.program
        class Expected:
            @pl.function(type=pl.FunctionType.InCore, level=pl.Level.CHIP_DIE, role=pl.Role.SubWorker)
            def kernel(
                self,
                a: pl.Tensor[[128, 512], pl.BF16],
                b: pl.Tensor[[512, 128], pl.BF16],
                e: pl.Tensor[[128, 64], pl.BF16],
                out: pl.Out[pl.Tensor[[128, 64], pl.FP32]],
            ) -> pl.Tensor[[128, 64], pl.FP32]:
                a_mat: pl.Tile[[128, 512], pl.BF16, pl.Mem.Mat] = pl.tile.load(
                    a, [0, 0], [128, 512], target_memory=pl.Mem.Mat
                )
                b_mat: pl.Tile[[512, 128], pl.BF16, pl.Mem.Mat] = pl.tile.load(
                    b, [0, 0], [512, 128], target_memory=pl.Mem.Mat
                )
                c_init: pl.Tile[[128, 128], pl.FP32, pl.Mem.Acc] = pl.tile.create(
                    [128, 128], dtype=pl.FP32, target_memory=pl.Mem.Acc
                )
                # Producer K-loop: the Acc result `c` is what the fold assembles.
                for ko, (c_iter,) in pl.pipeline(0, 512, 128, stage=2, init_values=(c_init,)):
                    a_sub: pl.Tile[[128, 128], pl.BF16, pl.Mem.Left] = pl.tile.extract(
                        a_mat, 0, ko, shape=[128, 128], target_memory=pl.Mem.Left
                    )
                    b_sub: pl.Tile[[128, 128], pl.BF16, pl.Mem.Right] = pl.tile.extract(
                        b_mat, ko, 0, shape=[128, 128], target_memory=pl.Mem.Right
                    )
                    if ko == 0:
                        c_first: pl.Tile[[128, 128], pl.FP32, pl.Mem.Acc] = pl.tile.matmul(a_sub, b_sub)
                        c_phi: pl.Tile[[128, 128], pl.FP32, pl.Mem.Acc] = pl.yield_(c_first)
                    else:
                        c_acc: pl.Tile[[128, 128], pl.FP32, pl.Mem.Acc] = pl.tile.matmul_acc(
                            c_iter, a_sub, b_sub
                        )
                        c_phi: pl.Tile[[128, 128], pl.FP32, pl.Mem.Acc] = pl.yield_(c_acc)
                    c: pl.Tile[[128, 128], pl.FP32, pl.Mem.Acc] = pl.yield_(c_phi)
                c_mat: pl.Tile[[128, 128], pl.BF16, pl.Mem.Mat] = pl.tile.create(
                    [128, 128], dtype=pl.BF16, target_memory=pl.Mem.Mat
                )
                c_scratch: pl.Tile[[128, 128], pl.BF16, pl.Mem.Mat] = pl.tile.assemble(c_mat, c, [0, 0])
                e_mat: pl.Tile[[128, 64], pl.BF16, pl.Mem.Mat] = pl.tile.load(
                    e, [0, 0], [128, 64], target_memory=pl.Mem.Mat
                )
                d: pl.Tile[[128, 64], pl.FP32, pl.Mem.Acc] = pl.tile.matmul(c_scratch, e_mat)
                out_st: pl.Tensor[[128, 64], pl.FP32] = pl.store(d, [0, 0], out)
                return out_st

        After = passes.auto_tile_matmul_l0()(_lower_to_tile_ops(self._chain(k_first=512)))
        ir.assert_structural_equal(After, Expected)

    def test_cast_to_non_matmul_consumer_not_folded(self):
        """Guard: a fits-L0c matmul whose cast result is consumed by a store (not a
        matmul operand) must keep the Vector cast path — a non-matmul consumer cannot
        read the bf16 value from Mat, so the fold must not fire."""
        _backend.reset_for_testing()
        _backend.set_backend_type(BackendType.Ascend910B)

        @pl.program
        class Before:
            @pl.function(type=pl.FunctionType.InCore)
            def kernel(
                self,
                a: pl.Tensor[[128, 64], pl.BF16],
                b: pl.Tensor[[64, 128], pl.BF16],
                out: pl.Out[pl.Tensor[[128, 128], pl.BF16]],
            ) -> pl.Tensor[[128, 128], pl.BF16]:
                c = pl.matmul(a, b, out_dtype=pl.FP32)  # [128, 128] f32, fits L0c
                cb = pl.cast(c, pl.BF16, mode="rint")  # consumed by a store, not a matmul operand
                out = pl.assemble(out, cb, [0, 0])
                return out

        After = passes.auto_tile_matmul_l0()(_lower_to_tile_ops(Before))
        printed = ir.python_print(After)

        assert "pl.tile.cast(" in printed, "a non-matmul (store) consumer must keep the Vector cast"
        assert "pl.tile.assemble(" not in printed, "the fold must not assemble into a Mat scratch"

    def test_nondefault_round_mode_not_folded(self):
        """Guard: a fits-L0c chained cast with a directional round mode (e.g.
        ``mode="floor"``) must keep the Vector cast — FIXPIPE's Acc->Mat writeback
        applies a single fixed tie rule and carries no ``rmode``, so folding ``floor``
        into ``pto.tinsert`` would silently change rounding. Only ``rint``
        (round-half-to-even — FIXPIPE's fixed tie rule) is foldable."""
        _backend.reset_for_testing()
        _backend.set_backend_type(BackendType.Ascend910B)

        @pl.program
        class Before:
            @pl.function(type=pl.FunctionType.InCore)
            def kernel(
                self,
                a: pl.Tensor[[128, 64], pl.BF16],
                b: pl.Tensor[[64, 128], pl.BF16],
                e: pl.Tensor[[128, 64], pl.BF16],
                out: pl.Out[pl.Tensor[[128, 64], pl.FP32]],
            ) -> pl.Tensor[[128, 64], pl.FP32]:
                c = pl.matmul(a, b, out_dtype=pl.FP32)  # [128, 128] f32, fits L0c
                cb = pl.cast(c, pl.BF16, mode="floor")  # non-default rounding FIXPIPE can't do
                d = pl.matmul(cb, e, out_dtype=pl.FP32)  # consumed as a matmul operand
                out = pl.assemble(out, d, [0, 0])
                return out

        After = passes.auto_tile_matmul_l0()(_lower_to_tile_ops(Before))
        printed = ir.python_print(After)

        assert "pl.tile.cast(" in printed, "a non-default (floor) round mode must keep the Vector cast"
        assert "pl.tile.assemble(" not in printed, "the floor cast must not fold into a Mat-scratch assemble"

    def test_default_round_mode_not_folded(self):
        """Guard: the cast default mode is ``"round"`` (round-half-*away*), but FIXPIPE's
        fixed Acc->Mat narrowing is round-half-to-*even* (``rint``). So a default
        ``pl.cast(c, bf16)`` in a chained matmul is NOT folded — it keeps the Vector cast
        (the pass also emits a ``PH-AT-010`` hint pointing at ``mode="rint"``). Only an
        explicit ``rint`` cast folds onto the cube (see the ``*cast_folds*`` tests)."""
        _backend.reset_for_testing()
        _backend.set_backend_type(BackendType.Ascend910B)

        @pl.program
        class Before:
            @pl.function(type=pl.FunctionType.InCore)
            def kernel(
                self,
                a: pl.Tensor[[128, 64], pl.BF16],
                b: pl.Tensor[[64, 128], pl.BF16],
                e: pl.Tensor[[128, 64], pl.BF16],
                out: pl.Out[pl.Tensor[[128, 64], pl.FP32]],
            ) -> pl.Tensor[[128, 64], pl.FP32]:
                c = pl.matmul(a, b, out_dtype=pl.FP32)  # [128, 128] f32, fits L0c
                cb = pl.cast(c, pl.BF16)  # default mode="round" (ties away); FIXPIPE does ties-even
                d = pl.matmul(cb, e, out_dtype=pl.FP32)  # consumed as a matmul operand
                out = pl.assemble(out, d, [0, 0])
                return out

        After = passes.auto_tile_matmul_l0()(_lower_to_tile_ops(Before))
        printed = ir.python_print(After)

        assert "pl.tile.cast(" in printed, "the default (round/ties-away) cast must keep the Vector cast"
        assert "pl.tile.assemble(" not in printed, "the default cast must not fold into a Mat scratch"

    @pytest.mark.parametrize("backend", [BackendType.Ascend910B, BackendType.Ascend950])
    def test_cast_fold_lowers_cube_only_no_vector(self, backend):
        """End-to-end: the folded fits-L0c chain generates a cube-only kernel —
        ``pto.tinsert`` (FIXPIPE downcast) and zero ``pto.tcvt`` (Vector cast), with no
        ``_aiv`` Vector function. Without the fold this overflows the Vec buffer at
        ``[128, 128]``; with it the intermediate never leaves the cube."""
        from pypto.ir.pass_manager import OptimizationStrategy, PassManager  # noqa: PLC0415
        from pypto.pypto_core import codegen as _codegen_core  # noqa: PLC0415
        from pypto.pypto_core import ir as _ir_core  # noqa: PLC0415

        _backend.reset_for_testing()
        _backend.set_backend_type(backend)

        prog = PassManager.get_strategy(OptimizationStrategy.Default).run_passes(self._chain(k_first=64))
        names = [f.name for f in prog.functions.values()]
        assert not any(n.endswith("_aiv") for n in names), f"no Vector kernel expected, got {names}"

        tinsert = tcvt = 0
        for _name, func in prog.functions.items():
            mlir = _codegen_core.PTOCodegen().generate(_ir_core.Program([func], func.name, prog.span))
            tinsert += mlir.count("pto.tinsert")
            tcvt += mlir.count("pto.tcvt")
        assert tinsert >= 1, "the bf16 downcast must lower to the cube FIXPIPE pto.tinsert"
        assert tcvt == 0, "no Vector pto.tcvt — the cast is folded into the cube writeback"


if __name__ == "__main__":
    pytest.main([__file__, "-v"])
