
Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G
Install: /home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/SynplifyPro
OS: Linux Mint 19.3
Hostname: rochor-Swift-SF315-51G
max virtual memory: unlimited (bytes)
max user processes: 31116
max stack size: 8388608 (bytes)


Implementation : rev_1
Synopsys HDL compiler and linker, Version comp2019q1p1, Build 307R, Built Sep 25 2019 09:31:06

Modified Files: 3
FID:  path (prevtimestamp, timestamp)
0        /home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v (2020-03-26 18:55:38, 2020-03-26 21:12:59)
1        /home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/instRom.v (2020-03-26 18:50:56, 2020-03-26 21:13:04)
3        /home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v (2020-03-26 16:16:37, 2020-03-26 19:10:11)

*******************************************************************
Modules that may have changed as a result of file changes: 3
MID:  lib.cell.view
1        work.cpu.verilog may have changed because the following files changed:
                        /home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v (2020-03-26 18:55:38, 2020-03-26 21:12:59) <-- (module definition)
                        /home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v (2020-03-26 16:16:37, 2020-03-26 19:10:11) <-- (may instantiate this module)
2        work.instRom.verilog may have changed because the following files changed:
                        /home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v (2020-03-26 18:55:38, 2020-03-26 21:12:59) <-- (may instantiate this module)
                        /home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/instRom.v (2020-03-26 18:50:56, 2020-03-26 21:13:04) <-- (module definition)
                        /home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v (2020-03-26 16:16:37, 2020-03-26 19:10:11) <-- (may instantiate this module)
4        work.top.verilog may have changed because the following files changed:
                        /home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v (2020-03-26 16:16:37, 2020-03-26 19:10:11) <-- (module definition)

*******************************************************************
Unmodified files: 5
FID:  path (timestamp)
4        /home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/SynplifyPro/lib/generic/gw1n.v (2019-09-29 08:59:32)
5        /home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/SynplifyPro/lib/vlog/hypermods.v (2019-09-29 08:59:33)
6        /home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/SynplifyPro/lib/vlog/scemi_objects.v (2019-09-29 08:59:33)
7        /home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/SynplifyPro/lib/vlog/scemi_pipes.svh (2019-09-29 08:59:33)
8        /home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/SynplifyPro/lib/vlog/umr_capim.v (2019-09-29 08:59:33)

*******************************************************************
Unchanged modules: 0
MID:  lib.cell.view
