<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_stm32f4xx__hal__pwr_8h" xml:lang="en-US">
<title>C:/Users/dayton.flores/OneDrive/Documents/School/CU/ECEN 5803/Project 1/Module 1/Code2/sqrt_approx/mbed/TARGET_NUCLEO_F401RE/stm32f4xx_hal_pwr.h File Reference</title>
<indexterm><primary>C:/Users/dayton.flores/OneDrive/Documents/School/CU/ECEN 5803/Project 1/Module 1/Code2/sqrt_approx/mbed/TARGET_NUCLEO_F401RE/stm32f4xx_hal_pwr.h</primary></indexterm>
<para>

<para>Header file of PWR HAL module. </para>
 
</para>
<programlisting linenumbering="unnumbered">#include &quot;stm32f4xx_hal_def.h&quot;
#include &quot;stm32f4xx_hal_pwr_ex.h&quot;
</programlisting><simplesect>
    <title>Data Structures    </title>
        <itemizedlist>
            <listitem><para>struct <link linkend="_struct_p_w_r___p_v_d_type_def">PWR_PVDTypeDef</link></para>

<para>PWR PVD configuration structure definition. </para>
</listitem>
        </itemizedlist>
</simplesect>
<simplesect>
    <title>Macros    </title>
        <itemizedlist>
            <listitem><para>#define <link linkend="_group___p_w_r_1ga7f88bce73931300319824f22578f90de">PWR_OFFSET</link>   (<link linkend="_group___peripheral__registers__structures_1gac691ec23dace8b7a649a25acb110217a">PWR_BASE</link> - <link linkend="_group___peripheral__registers__structures_1ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___p_w_r_1gafa1d3d0ea72132df651c76fc1bdffffc">CR_OFFSET</link>   (<link linkend="_group___p_w_r_1ga7f88bce73931300319824f22578f90de">PWR_OFFSET</link> + 0x00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___p_w_r_1ga36ff45d972bf94f31f172fd53cf44d23">DBP_BitNumber</link>   0x08</para>
</listitem>
            <listitem><para>#define <link linkend="_group___p_w_r_1ga799ab60bdbcfc1076cf2d7f206d09b0c">CR_DBP_BB</link>   (<link linkend="_group___peripheral__registers__structures_1gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</link> + (<link linkend="_group___p_w_r_1gafa1d3d0ea72132df651c76fc1bdffffc">CR_OFFSET</link> * 32) + (<link linkend="_group___p_w_r_1ga36ff45d972bf94f31f172fd53cf44d23">DBP_BitNumber</link> * 4))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___p_w_r_1ga17d618eb800c401ef9c6789c9374eaf8">PVDE_BitNumber</link>   0x04</para>
</listitem>
            <listitem><para>#define <link linkend="_group___p_w_r_1ga49f51ef8285a6be76fd204d49a00709c">CR_PVDE_BB</link>   (<link linkend="_group___peripheral__registers__structures_1gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</link> + (<link linkend="_group___p_w_r_1gafa1d3d0ea72132df651c76fc1bdffffc">CR_OFFSET</link> * 32) + (<link linkend="_group___p_w_r_1ga17d618eb800c401ef9c6789c9374eaf8">PVDE_BitNumber</link> * 4))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___p_w_r_1gad99a3da921e3e64587f6b9505ecba665">FPDS_BitNumber</link>   0x09</para>
</listitem>
            <listitem><para>#define <link linkend="_group___p_w_r_1ga57d7041b5d1bf0ec94fa18152a7fa208">CR_FPDS_BB</link>   (<link linkend="_group___peripheral__registers__structures_1gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</link> + (<link linkend="_group___p_w_r_1gafa1d3d0ea72132df651c76fc1bdffffc">CR_OFFSET</link> * 32) + (<link linkend="_group___p_w_r_1gad99a3da921e3e64587f6b9505ecba665">FPDS_BitNumber</link> * 4))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___p_w_r_1ga15fea9df1b0d324394336f70b319b377">PMODE_BitNumber</link>   0x0E</para>
</listitem>
            <listitem><para>#define <link linkend="_group___p_w_r_1ga2e7c040f5c63f0fce3e274d9a03f1d1a">CR_PMODE_BB</link>   (<link linkend="_group___peripheral__registers__structures_1gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</link> + (<link linkend="_group___p_w_r_1gafa1d3d0ea72132df651c76fc1bdffffc">CR_OFFSET</link> * 32) + (<link linkend="_group___p_w_r_1ga15fea9df1b0d324394336f70b319b377">PMODE_BitNumber</link> * 4))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___p_w_r_1ga984cbe73312b6d3d355c5053763d499a">CSR_OFFSET</link>   (<link linkend="_group___p_w_r_1ga7f88bce73931300319824f22578f90de">PWR_OFFSET</link> + 0x04)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___p_w_r_1ga94fe0520e8f9b71fa2b99c0565ec70ea">EWUP_BitNumber</link>   0x08</para>
</listitem>
            <listitem><para>#define <link linkend="_group___p_w_r_1gaaff864595f697850b19173b0bca991b0">CSR_EWUP_BB</link>   (<link linkend="_group___peripheral__registers__structures_1gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</link> + (<link linkend="_group___p_w_r_1ga984cbe73312b6d3d355c5053763d499a">CSR_OFFSET</link> * 32) + (<link linkend="_group___p_w_r_1ga94fe0520e8f9b71fa2b99c0565ec70ea">EWUP_BitNumber</link> * 4))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___p_w_r_1ga1a0832bfe421cdd6f2640ffb625cc2d8">BRE_BitNumber</link>   0x09</para>
</listitem>
            <listitem><para>#define <link linkend="_group___p_w_r_1ga1451a5ec810860a7c2e28c23f0c0e928">CSR_BRE_BB</link>   (<link linkend="_group___peripheral__registers__structures_1gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</link> + (<link linkend="_group___p_w_r_1ga984cbe73312b6d3d355c5053763d499a">CSR_OFFSET</link> * 32) + (<link linkend="_group___p_w_r_1ga1a0832bfe421cdd6f2640ffb625cc2d8">BRE_BitNumber</link> * 4))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___p_w_r___wake_up___pins_1ga0da8e7cbe0826e93b777ae4419a1cd05">PWR_WAKEUP_PIN1</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga7ac8c15a08bbee754ea720b0d4a4f580">PWR_CSR_EWUP</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___p_w_r___wake_up___pins_1gac6fcc59d6ff95b8feda1b228517f9c3f">IS_PWR_WAKEUP_PIN</link>(PIN)   ((PIN) == <link linkend="_group___p_w_r___wake_up___pins_1ga0da8e7cbe0826e93b777ae4419a1cd05">PWR_WAKEUP_PIN1</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___p_w_r___p_v_d__detection__level_1gaddf4616a143ac3481f3043f2a4c21c18">PWR_PVDLEVEL_0</link>   <link linkend="_group___peripheral___registers___bits___definition_1gacb6b904b20d7e4fff958c75748861216">PWR_CR_PLS_LEV0</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___p_w_r___p_v_d__detection__level_1ga06e55b20a8777594f1a91ee71fac1f79">PWR_PVDLEVEL_1</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga15b71263f73f0c4e53ca91fc8d096818">PWR_CR_PLS_LEV1</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___p_w_r___p_v_d__detection__level_1gab26bb78650bbaef26ac9f9123c791cc7">PWR_PVDLEVEL_2</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga2ea128abc2fc4252b53d09ca2850e69e">PWR_CR_PLS_LEV2</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___p_w_r___p_v_d__detection__level_1ga7b751743b3e29c237e6a0e1d7bdd0503">PWR_PVDLEVEL_3</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga9c1782980a2fb12de80058729a74f174">PWR_CR_PLS_LEV3</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___p_w_r___p_v_d__detection__level_1ga03c0d3ae547deb1a51b8acafac101698">PWR_PVDLEVEL_4</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga0fe79f097ea6c30a4ccf69ed3e177f85">PWR_CR_PLS_LEV4</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___p_w_r___p_v_d__detection__level_1ga46a1476440945c2b6426b4973172f24b">PWR_PVDLEVEL_5</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga326781d09a07b4d215424fbbae11b7b2">PWR_CR_PLS_LEV5</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___p_w_r___p_v_d__detection__level_1ga5dda7d0ac3fd3d606666455ca3c8f537">PWR_PVDLEVEL_6</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaaff17e9c7fe7d837523b1e9a2f4e9baf">PWR_CR_PLS_LEV6</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___p_w_r___p_v_d__detection__level_1ga2c5cd8dd26b13bdf0164c1f7596b4bfd">PWR_PVDLEVEL_7</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga95e3b301b5470ae94d32c53a9fbdfc8b">PWR_CR_PLS_LEV7</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___p_w_r___p_v_d__detection__level_1gabac4485a57abc97aad91eaa0b65ae927">IS_PWR_PVD_LEVEL</link>(LEVEL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___p_w_r___p_v_d___mode_1ga1092f618f6edca6f56e410e926455774">PWR_MODE_EVT</link>   ((uint32_t)0x00000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___p_w_r___p_v_d___mode_1gac7ab4dbca1cfe28383f89d0356b25da7">PWR_MODE_IT_RISING</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___p_w_r___p_v_d___mode_1ga9057a67887ea202b2db8da7064008fab">PWR_MODE_IT_FALLING</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___p_w_r___p_v_d___mode_1ga97e8abb320b4be192e23c520e74d01a9">PWR_MODE_IT_RISING_FALLING</link>   ((uint32_t)0x00000003)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___p_w_r___p_v_d___mode_1ga8edfbbba20e58a9281408c23dc6ff7ef">IS_PWR_PVD_MODE</link>(MODE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___p_w_r___regulator__state__in___s_t_o_p__mode_1ga1d5b4e1482184286e28c16162f530039">PWR_MAINREGULATOR_ON</link>   ((uint32_t)0x00000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___p_w_r___regulator__state__in___s_t_o_p__mode_1gab9922a15f8414818d736d5e7fcace963">PWR_LOWPOWERREGULATOR_ON</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga3aeb8d6f2539b0a3a4b851aeba0eea66">PWR_CR_LPDS</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___p_w_r___regulator__state__in___s_t_o_p__mode_1ga03c105070272141c0bab5f2b74469072">IS_PWR_REGULATOR</link>(REGULATOR)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___p_w_r___s_l_e_e_p__mode__entry_1ga4f0f99a3526c57efb3501b016639fa45">PWR_SLEEPENTRY_WFI</link>   ((uint8_t)0x01)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___p_w_r___s_l_e_e_p__mode__entry_1ga2ef4bd42ad37dcfcd0813676087d559e">PWR_SLEEPENTRY_WFE</link>   ((uint8_t)0x02)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___p_w_r___s_l_e_e_p__mode__entry_1ga9b36a9c213a77d36340788b2e7e277ff">IS_PWR_SLEEP_ENTRY</link>(ENTRY)   (((ENTRY) == <link linkend="_group___p_w_r___s_l_e_e_p__mode__entry_1ga4f0f99a3526c57efb3501b016639fa45">PWR_SLEEPENTRY_WFI</link>) || ((ENTRY) == <link linkend="_group___p_w_r___s_l_e_e_p__mode__entry_1ga2ef4bd42ad37dcfcd0813676087d559e">PWR_SLEEPENTRY_WFE</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___p_w_r___s_t_o_p__mode__entry_1ga3bdb1a9c9b421b73ab148d45eb90fa9b">PWR_STOPENTRY_WFI</link>   ((uint8_t)0x01)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___p_w_r___s_t_o_p__mode__entry_1ga2e1ee5c9577cc322474a826fa97de798">PWR_STOPENTRY_WFE</link>   ((uint8_t)0x02)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___p_w_r___s_t_o_p__mode__entry_1ga4a94eb1f400dec6e486fbc229cbea8a0">IS_PWR_STOP_ENTRY</link>(ENTRY)   (((ENTRY) == <link linkend="_group___p_w_r___s_t_o_p__mode__entry_1ga3bdb1a9c9b421b73ab148d45eb90fa9b">PWR_STOPENTRY_WFI</link>) || ((ENTRY) == <link linkend="_group___p_w_r___s_t_o_p__mode__entry_1ga2e1ee5c9577cc322474a826fa97de798">PWR_STOPENTRY_WFE</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___p_w_r___regulator___voltage___scale_1ga3b5ca5ab9c19938a14d273825bcf840e">PWR_REGULATOR_VOLTAGE_SCALE1</link>   ((uint32_t)0x0000C000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___p_w_r___regulator___voltage___scale_1gaa0d38e304a0adfdbb58a61c96bdb95e9">PWR_REGULATOR_VOLTAGE_SCALE2</link>   ((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___p_w_r___regulator___voltage___scale_1gabed272232ad95f663da2a758834d0ba9">PWR_REGULATOR_VOLTAGE_SCALE3</link>   ((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___p_w_r___regulator___voltage___scale_1gab7f9039ed34cc5af3d57606c726e66a2">IS_PWR_REGULATOR_VOLTAGE</link>(VOLTAGE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___p_w_r___flag_1ga2d06760a5769e729b06d41e37036d58e">PWR_FLAG_WU</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga9465bb7ad9ca936688344e2a077539e6">PWR_CSR_WUF</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___p_w_r___flag_1ga9e55f0b5dec2346d5c8dee3ab3c0c2df">PWR_FLAG_SB</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab4fd42f153660593cad6f4fe22ff76bb">PWR_CSR_SBF</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___p_w_r___flag_1gaefd05d58cc050eeef83a1b5c520b2c2a">PWR_FLAG_PVDO</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga3535ce181895cc00afeb28dcac68d04c">PWR_CSR_PVDO</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___p_w_r___flag_1ga4d4937c0a493bc2ff70e7e66c301c191">PWR_FLAG_BRR</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga939410de980c5bc297ff04bcf30875cc">PWR_CSR_BRR</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___p_w_r___flag_1ga7c0f807d7e91750a9bb571ca94dc5f71">PWR_FLAG_VOSRDY</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga4126ed19cce54a5411ff8dd440171695">PWR_CSR_VOSRDY</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___p_w_r_1ga1ee778f7ff494723bd0ef04ec44b0f77">__HAL_PWR_VOLTAGESCALING_CONFIG</link>(__REGULATOR__)   (<link linkend="_group___exported__macro_1ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</link>(<link linkend="_group___peripheral__declaration_1ga04651c526497822a859942b928e57f8e">PWR</link>-&gt;CR, <link linkend="_group___peripheral___registers___bits___definition_1gaccc33f1ba4e374e116ffa50f3a503030">PWR_CR_VOS</link>, (__REGULATOR__)))</para>

<para>macros configure the main internal regulator output voltage. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___p_w_r_1ga2977135bbea35b786805eea640d1c884">__HAL_PWR_GET_FLAG</link>(__FLAG__)   ((<link linkend="_group___peripheral__declaration_1ga04651c526497822a859942b928e57f8e">PWR</link>-&gt;CSR &amp; (__FLAG__)) == (__FLAG__))</para>

<para>Check PWR flag is set or not. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___p_w_r_1ga96f24bf4b16c9f944cd829100bf746e5">__HAL_PWR_CLEAR_FLAG</link>(__FLAG__)   (<link linkend="_group___peripheral__declaration_1ga04651c526497822a859942b928e57f8e">PWR</link>-&gt;CR |=  (__FLAG__) &lt;&lt; 2)</para>

<para>Clear the PWR&apos;s pending flags. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___p_w_r_1ga43a49255649e03d2d2b6b12c5c379d2b">PWR_EXTI_LINE_PVD</link>   ((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___p_w_r_1ga88e67c74a89b512fe8540e3096e18bec">__HAL_PVD_EXTI_ENABLE_IT</link>(__EXTILINE__)   (<link linkend="_group___peripheral__declaration_1ga9189e770cd9b63dadd36683eb9843cac">EXTI</link>-&gt;IMR |= (__EXTILINE__))</para>

<para>Enable the PVD Exti Line. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___p_w_r_1gacc1fd67c8a6dced45635c741c09604e5">__HAL_PVD_EXTI_DISABLE_IT</link>(__EXTILINE__)   (<link linkend="_group___peripheral__declaration_1ga9189e770cd9b63dadd36683eb9843cac">EXTI</link>-&gt;IMR &amp;= ~(__EXTILINE__))</para>

<para>Disable the PVD EXTI Line. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___p_w_r_1gac17acaab21b918123a212a3e303b76c6">__HAL_PVD_EXTI_GET_FLAG</link>(__EXTILINE__)   (<link linkend="_group___peripheral__declaration_1ga9189e770cd9b63dadd36683eb9843cac">EXTI</link>-&gt;PR &amp; (__EXTILINE__))</para>

<para>checks whether the specified PVD Exti interrupt flag is set or not. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___p_w_r_1ga24e6477217088646f495fde495f2cc90">__HAL_PVD_EXTI_CLEAR_FLAG</link>(__EXTILINE__)   (<link linkend="_group___peripheral__declaration_1ga9189e770cd9b63dadd36683eb9843cac">EXTI</link>-&gt;PR = (__EXTILINE__))</para>

<para>Clear the PVD Exti flag. </para>
</listitem>
        </itemizedlist>
</simplesect>
<simplesect>
    <title>Functions    </title>
        <itemizedlist>
            <listitem><para>void <link linkend="_group___p_w_r_1ga7edb99b94a46448c34f0301b0a077ff5">HAL_PWR_DeInit</link> (void)</para>
</listitem>
            <listitem><para>void <link linkend="_group___p_w_r_1ga3d07cef39bf294db4aed7e06e5dbf9af">HAL_PWR_EnableBkUpAccess</link> (void)</para>
</listitem>
            <listitem><para>void <link linkend="_group___p_w_r_1ga1513de5f2e4b72e094fb04bab786fec8">HAL_PWR_DisableBkUpAccess</link> (void)</para>
</listitem>
            <listitem><para>void <link linkend="_group___p_w_r_1ga4faeb5c3434293ebf870b2e8fcf8af77">HAL_PWR_PVDConfig</link> (<link linkend="_struct_p_w_r___p_v_d_type_def">PWR_PVDTypeDef</link> *sConfigPVD)</para>
</listitem>
            <listitem><para>void <link linkend="_group___p_w_r_1ga729c254eac1847073d8a55621384107d">HAL_PWR_EnablePVD</link> (void)</para>
</listitem>
            <listitem><para>void <link linkend="_group___p_w_r_1ga3a843cc2fd1a1bb02c7f2dfa355bf9ec">HAL_PWR_DisablePVD</link> (void)</para>
</listitem>
            <listitem><para>void <link linkend="_group___p_w_r_1gaa76f42833a89110293f687b034164916">HAL_PWR_EnableWakeUpPin</link> (uint32_t WakeUpPinx)</para>
</listitem>
            <listitem><para>void <link linkend="_group___p_w_r_1gab12ca816929e23e36f5ed8f4ccdb1472">HAL_PWR_DisableWakeUpPin</link> (uint32_t WakeUpPinx)</para>
</listitem>
            <listitem><para>void <link linkend="_group___p_w_r_1gacfca5f1062274423e08317c0a5a225fa">HAL_PWR_EnterSTOPMode</link> (uint32_t Regulator, uint8_t STOPEntry)</para>
</listitem>
            <listitem><para>void <link linkend="_group___p_w_r_1ga5c84f4e046525c22d233c8a3443fab5f">HAL_PWR_EnterSLEEPMode</link> (uint32_t Regulator, uint8_t SLEEPEntry)</para>
</listitem>
            <listitem><para>void <link linkend="_group___p_w_r_1ga40736f74c169077fcd08f34470559aa2">HAL_PWR_EnterSTANDBYMode</link> (void)</para>
</listitem>
            <listitem><para>void <link linkend="_group___p_w_r_1gae3403237bde597d72b32f0434932a047">HAL_PWR_PVD_IRQHandler</link> (void)</para>
</listitem>
            <listitem><para>void <link linkend="_group___p_w_r_1gaa4843b3eb7989f5b95e1218af4086940">HAL_PWR_PVDCallback</link> (void)</para>
</listitem>
        </itemizedlist>
</simplesect>
<section>
<title>Detailed Description</title>

<para>Header file of PWR HAL module. </para>

<para><formalpara><title>Author</title>

<para>MCD Application Team </para>
</formalpara>
<formalpara><title>Version</title>

<para>V1.1.0RC2 </para>
</formalpara>
<formalpara><title>Date</title>

<para>14-May-2014</para>
</formalpara>
<caution><title>Attention</title>

<para></para>
</caution>
<formalpara><title><informaltable frame='none'><tgroup cols='1'><colspec align='center'/><tbody><row><entry align='center'>&#169; COPYRIGHT(c) 2014 STMicroelectronics</entry></row></tbody></tgroup></informaltable></title></formalpara>
</para>

<para>Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:<orderedlist>
<listitem>
<para>Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.</para>
</listitem><listitem>
<para>Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.</para>
</listitem><listitem>
<para>Neither the name of STMicroelectronics nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.</para>
</listitem></orderedlist>
</para>

<para>THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. </para>
<para>
Definition in file <link linkend="_stm32f4xx__hal__pwr_8h_source">stm32f4xx_hal_pwr.h</link>.</para>
</section>
</section>
