#-----------------------------------------------------------
# Vivado v2024.2.2 (64-bit)
# SW Build 6060944 on Thu Mar 06 19:10:01 MST 2025
# IP Build 6050500 on Thu Mar  6 23:33:39 MST 2025
# SharedData Build 6060542 on Thu Mar 06 10:31:07 MST 2025
# Start of session at: Sat Nov 15 13:36:01 2025
# Process ID         : 4948
# Current directory  : C:/Users/alext/Desktop/School/ECEN_340/Traffic_Light_Controller/Traffic_Light_Controller.runs/synth_1
# Command line       : vivado.exe -log traffic_light_controller_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source traffic_light_controller_top.tcl
# Log file           : C:/Users/alext/Desktop/School/ECEN_340/Traffic_Light_Controller/Traffic_Light_Controller.runs/synth_1/traffic_light_controller_top.vds
# Journal file       : C:/Users/alext/Desktop/School/ECEN_340/Traffic_Light_Controller/Traffic_Light_Controller.runs/synth_1\vivado.jou
# Running On         : Alex
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26200
# Processor Detail   : 13th Gen Intel(R) Core(TM) i7-1360P
# CPU Frequency      : 2611 MHz
# CPU Physical cores : 12
# CPU Logical cores  : 16
# Host memory        : 34085 MB
# Swap memory        : 34359 MB
# Total Virtual      : 68444 MB
# Available Virtual  : 40795 MB
#-----------------------------------------------------------
source traffic_light_controller_top.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 366.000 ; gain = 66.129
Command: synth_design -top traffic_light_controller_top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
INFO: [Synth 8-7075] Helper process launched with PID 17204
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1023.375 ; gain = 468.379
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'traffic_light_controller_top' [C:/Users/alext/Desktop/School/ECEN_340/Traffic_Light_Controller/Traffic_Light_Controller.srcs/sources_1/new/traffic_light_controller_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_gen' [C:/Users/alext/Desktop/School/ECEN_340/Traffic_Light_Controller/Traffic_Light_Controller.srcs/sources_1/new/clk_gen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_gen' (0#1) [C:/Users/alext/Desktop/School/ECEN_340/Traffic_Light_Controller/Traffic_Light_Controller.srcs/sources_1/new/clk_gen.v:23]
INFO: [Synth 8-6157] synthesizing module 'timer' [C:/Users/alext/Desktop/School/ECEN_340/Traffic_Light_Controller/Traffic_Light_Controller.srcs/sources_1/new/timer.v:23]
	Parameter MAX_COUNT bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'timer' (0#1) [C:/Users/alext/Desktop/School/ECEN_340/Traffic_Light_Controller/Traffic_Light_Controller.srcs/sources_1/new/timer.v:23]
INFO: [Synth 8-6157] synthesizing module 'timer__parameterized0' [C:/Users/alext/Desktop/School/ECEN_340/Traffic_Light_Controller/Traffic_Light_Controller.srcs/sources_1/new/timer.v:23]
	Parameter MAX_COUNT bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'timer__parameterized0' (0#1) [C:/Users/alext/Desktop/School/ECEN_340/Traffic_Light_Controller/Traffic_Light_Controller.srcs/sources_1/new/timer.v:23]
INFO: [Synth 8-6157] synthesizing module 'timer__parameterized1' [C:/Users/alext/Desktop/School/ECEN_340/Traffic_Light_Controller/Traffic_Light_Controller.srcs/sources_1/new/timer.v:23]
	Parameter MAX_COUNT bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'timer__parameterized1' (0#1) [C:/Users/alext/Desktop/School/ECEN_340/Traffic_Light_Controller/Traffic_Light_Controller.srcs/sources_1/new/timer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'traffic_light_controller_top' (0#1) [C:/Users/alext/Desktop/School/ECEN_340/Traffic_Light_Controller/Traffic_Light_Controller.srcs/sources_1/new/traffic_light_controller_top.v:23]
WARNING: [Synth 8-7129] Port led[3] in module traffic_light_controller_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1128.633 ; gain = 573.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1128.633 ; gain = 573.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1128.633 ; gain = 573.637
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1128.633 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/alext/Desktop/School/ECEN_340/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [C:/Users/alext/Desktop/School/ECEN_340/Basys3_Master.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alext/Desktop/School/ECEN_340/Basys3_Master.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [C:/Users/alext/Desktop/School/ECEN_340/Basys3_Master.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alext/Desktop/School/ECEN_340/Basys3_Master.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/alext/Desktop/School/ECEN_340/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/alext/Desktop/School/ECEN_340/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/traffic_light_controller_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/traffic_light_controller_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1205.469 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1205.469 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1205.469 ; gain = 650.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1205.469 ; gain = 650.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1205.469 ; gain = 650.473
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'traffic_light_controller_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           MainG_CenterR |                               00 |                               00
           MainY_CenterR |                               01 |                               01
           MainR_CenterG |                               10 |                               10
           MainR_CenterY |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'traffic_light_controller_top'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1205.469 ; gain = 650.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port led[3] in module traffic_light_controller_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 1205.469 ; gain = 650.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 1323.820 ; gain = 768.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 1345.031 ; gain = 790.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 1345.535 ; gain = 790.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 1551.027 ; gain = 996.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 1551.027 ; gain = 996.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 1551.027 ; gain = 996.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 1551.027 ; gain = 996.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 1551.027 ; gain = 996.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 1551.027 ; gain = 996.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     7|
|3     |LUT1   |     3|
|4     |LUT2   |     9|
|5     |LUT3   |     6|
|6     |LUT4   |    32|
|7     |LUT5   |     3|
|8     |LUT6   |     4|
|9     |FDCE   |    42|
|10    |FDRE   |     3|
|11    |IBUF   |     2|
|12    |OBUF   |     6|
|13    |OBUFT  |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 1551.027 ; gain = 996.031
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:42 . Memory (MB): peak = 1551.027 ; gain = 919.195
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 1551.027 ; gain = 996.031
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1551.027 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1551.027 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 67765c8b
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 6 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:01:23 . Memory (MB): peak = 1551.027 ; gain = 1185.027
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1551.027 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/alext/Desktop/School/ECEN_340/Traffic_Light_Controller/Traffic_Light_Controller.runs/synth_1/traffic_light_controller_top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file traffic_light_controller_top_utilization_synth.rpt -pb traffic_light_controller_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Nov 15 13:37:36 2025...
