// Seed: 3684266447
module module_0 (
    input id_0,
    input logic id_1,
    input id_2,
    input logic id_3
);
  assign id_4 = 1;
endmodule
`undef pp_4
`timescale 1ps / 1ps
`define pp_5 0
`default_nettype wire
`define pp_6 0
