#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Sun Mar 25 07:41:20 2018
# Process ID: 21280
# Current directory: /home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.runs/synth_2
# Command line: vivado -log Motherboard.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Motherboard.tcl
# Log file: /home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.runs/synth_2/Motherboard.vds
# Journal file: /home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.runs/synth_2/vivado.jou
#-----------------------------------------------------------
source Motherboard.tcl -notrace
Command: synth_design -top Motherboard -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21296 
WARNING: [Synth 8-2507] parameter declaration becomes local in RAM with formal parameter declaration list [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/Memory.v:111]
WARNING: [Synth 8-2507] parameter declaration becomes local in RAM with formal parameter declaration list [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/Memory.v:112]
WARNING: [Synth 8-2507] parameter declaration becomes local in FIFO with formal parameter declaration list [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/Memory.v:240]
WARNING: [Synth 8-2507] parameter declaration becomes local in STACK with formal parameter declaration list [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/Memory.v:340]
WARNING: [Synth 8-2507] parameter declaration becomes local in Motherboard with formal parameter declaration list [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/Motherboard.v:141]
WARNING: [Synth 8-2507] parameter declaration becomes local in PWMCapture with formal parameter declaration list [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/PWMCapture.v:39]
WARNING: [Synth 8-2507] parameter declaration becomes local in PWMCapture with formal parameter declaration list [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/PWMCapture.v:40]
WARNING: [Synth 8-2507] parameter declaration becomes local in PWMCapture with formal parameter declaration list [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/PWMCapture.v:41]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1246.398 ; gain = 73.277 ; free physical = 1795 ; free virtual = 22443
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Motherboard' [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/Motherboard.v:118]
	Parameter CLOCK_DIVIDER bound to: 100 - type: integer 
	Parameter ROM_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-638] synthesizing module 'CLOCK_GENERATOR' [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/Motherboard.v:47]
	Parameter DIVIDE bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'CLOCK_GENERATOR' (1#1) [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/Motherboard.v:47]
INFO: [Synth 8-638] synthesizing module 'Syncronizer' [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/GlueLogic.v:304]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter DEFAULT_DISABLED bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Syncronizer' (2#1) [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/GlueLogic.v:304]
INFO: [Synth 8-638] synthesizing module 'MUX' [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/GlueLogic.v:113]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter INPUTS bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX' (3#1) [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/GlueLogic.v:113]
INFO: [Synth 8-638] synthesizing module 'ROM' [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/Memory.v:183]
	Parameter LENGTH bound to: 256 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter FILE_NAME bound to: rom.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'rom.mem' is read successfully [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/Memory.v:216]
INFO: [Synth 8-256] done synthesizing module 'ROM' (4#1) [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/Memory.v:183]
WARNING: [Synth 8-689] width (9) of port connection 'a' does not match port width (8) of module 'ROM' [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/Motherboard.v:213]
INFO: [Synth 8-638] synthesizing module 'MIPS' [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/MIPS.v:162]
	Parameter BYTE bound to: 2'b10 
	Parameter HALF bound to: 2'b01 
	Parameter WORD bound to: 2'b00 
INFO: [Synth 8-638] synthesizing module 'PROCESSOR_DECODER' [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/MIPS.v:426]
INFO: [Synth 8-638] synthesizing module 'IMMEDIATE_TO_ALU_CONVERTER' [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/MIPS.v:681]
INFO: [Synth 8-256] done synthesizing module 'IMMEDIATE_TO_ALU_CONVERTER' (5#1) [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/MIPS.v:681]
WARNING: [Synth 8-151] case item 6'b000001 is unreachable [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/MIPS.v:493]
INFO: [Synth 8-256] done synthesizing module 'PROCESSOR_DECODER' (6#1) [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/MIPS.v:426]
INFO: [Synth 8-638] synthesizing module 'REGISTER' [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/Memory.v:445]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'REGISTER' (7#1) [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/Memory.v:445]
INFO: [Synth 8-638] synthesizing module 'ADDER' [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/MIPS.v:724]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ADDER' (8#1) [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/MIPS.v:724]
INFO: [Synth 8-638] synthesizing module 'MUX__parameterized0' [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/GlueLogic.v:113]
	Parameter WIDTH bound to: 5 - type: integer 
	Parameter INPUTS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX__parameterized0' (8#1) [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/GlueLogic.v:113]
WARNING: [Synth 8-689] width (42) of port connection 'in' does not match port width (15) of module 'MUX__parameterized0' [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/MIPS.v:285]
INFO: [Synth 8-638] synthesizing module 'REGFILE' [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/MIPS.v:737]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter COUNT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'REGFILE' (9#1) [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/MIPS.v:737]
INFO: [Synth 8-638] synthesizing module 'VALUE_EXTEND' [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/MIPS.v:860]
	Parameter INPUT_WIDTH bound to: 16 - type: integer 
	Parameter OUTPUT_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'VALUE_EXTEND' (10#1) [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/MIPS.v:860]
INFO: [Synth 8-638] synthesizing module 'SHIFT_LEFT' [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/MIPS.v:877]
	Parameter AMOUNT bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SHIFT_LEFT' (11#1) [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/MIPS.v:877]
WARNING: [Synth 8-689] width (32) of port connection 'a' does not match port width (16) of module 'VALUE_EXTEND' [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/MIPS.v:325]
INFO: [Synth 8-638] synthesizing module 'MUX__parameterized1' [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/GlueLogic.v:113]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter INPUTS bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX__parameterized1' (11#1) [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/GlueLogic.v:113]
INFO: [Synth 8-638] synthesizing module 'MUX__parameterized2' [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/GlueLogic.v:113]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter INPUTS bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX__parameterized2' (11#1) [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/GlueLogic.v:113]
INFO: [Synth 8-638] synthesizing module 'ALU' [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/MIPS.v:780]
WARNING: [Synth 8-151] case item 6'b100001 is unreachable [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/MIPS.v:807]
WARNING: [Synth 8-151] case item 6'b100000 is unreachable [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/MIPS.v:807]
INFO: [Synth 8-256] done synthesizing module 'ALU' (12#1) [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/MIPS.v:780]
INFO: [Synth 8-638] synthesizing module 'OR' [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/GlueLogic.v:60]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OR' (13#1) [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/GlueLogic.v:60]
INFO: [Synth 8-638] synthesizing module 'MUX__parameterized3' [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/GlueLogic.v:113]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter INPUTS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX__parameterized3' (13#1) [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/GlueLogic.v:113]
INFO: [Synth 8-638] synthesizing module 'TRIBUFFER' [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/GlueLogic.v:37]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TRIBUFFER' (14#1) [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/GlueLogic.v:37]
INFO: [Synth 8-638] synthesizing module 'SHIFT_RIGHT' [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/MIPS.v:887]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SHIFT_RIGHT' (15#1) [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/MIPS.v:887]
INFO: [Synth 8-256] done synthesizing module 'MIPS' (16#1) [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/MIPS.v:162]
INFO: [Synth 8-638] synthesizing module 'RAM' [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/Memory.v:92]
	Parameter LENGTH bound to: 1024 - type: integer 
	Parameter USE_FILE bound to: 1 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter MINIMUM_SECTIONAL_WIDTH bound to: 8 - type: integer 
	Parameter FILE_NAME bound to: ram.mem - type: string 
	Parameter ADDRESS_WIDTH bound to: 10 - type: integer 
	Parameter BYTE_ENABLES bound to: 4 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'ram.mem' is read successfully [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/Memory.v:136]
INFO: [Synth 8-256] done synthesizing module 'RAM' (17#1) [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/Memory.v:92]
WARNING: [Synth 8-689] width (12) of port connection 'address' does not match port width (10) of module 'RAM' [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/Motherboard.v:245]
INFO: [Synth 8-638] synthesizing module 'DECODER' [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/GlueLogic.v:130]
	Parameter INPUT_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DECODER' (18#1) [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/GlueLogic.v:130]
WARNING: [Synth 8-689] width (3) of port connection 'out' does not match port width (8) of module 'DECODER' [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/Motherboard.v:254]
INFO: [Synth 8-638] synthesizing module 'AND' [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/GlueLogic.v:51]
	Parameter WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'AND' (19#1) [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/GlueLogic.v:51]
INFO: [Synth 8-638] synthesizing module 'AND__parameterized0' [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/GlueLogic.v:51]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'AND__parameterized0' (19#1) [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/GlueLogic.v:51]
INFO: [Synth 8-638] synthesizing module 'ONESHOT' [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/Motherboard.v:80]
INFO: [Synth 8-256] done synthesizing module 'ONESHOT' (20#1) [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/Motherboard.v:80]
INFO: [Synth 8-638] synthesizing module 'ASCII_Keyboard' [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/Keyboard.v:45]
	Parameter WAITING bound to: 0 - type: integer 
	Parameter NEW_CODE bound to: 1 - type: integer 
	Parameter TRANSLATE bound to: 2 - type: integer 
	Parameter WRITE_TO_FIFO bound to: 3 - type: integer 
	Parameter STATE_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Keyboard' [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/Keyboard.v:221]
INFO: [Synth 8-638] synthesizing module 'SHIFTREGISTER' [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/Memory.v:423]
	Parameter WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SHIFTREGISTER' (21#1) [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/Memory.v:423]
INFO: [Synth 8-638] synthesizing module 'COUNTER' [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/GlueLogic.v:266]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'COUNTER' (22#1) [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/GlueLogic.v:266]
INFO: [Synth 8-638] synthesizing module 'XNOR' [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/GlueLogic.v:100]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'XNOR' (23#1) [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/GlueLogic.v:100]
INFO: [Synth 8-638] synthesizing module 'XNOR__parameterized0' [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/GlueLogic.v:100]
	Parameter WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'XNOR__parameterized0' (23#1) [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/GlueLogic.v:100]
INFO: [Synth 8-638] synthesizing module 'AND__parameterized1' [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/GlueLogic.v:51]
	Parameter WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'AND__parameterized1' (23#1) [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/GlueLogic.v:51]
INFO: [Synth 8-638] synthesizing module 'TRIBUFFER__parameterized0' [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/GlueLogic.v:37]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TRIBUFFER__parameterized0' (23#1) [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/GlueLogic.v:37]
INFO: [Synth 8-256] done synthesizing module 'Keyboard' (24#1) [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/Keyboard.v:221]
INFO: [Synth 8-638] synthesizing module 'FIFO' [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/Memory.v:221]
	Parameter LENGTH bound to: 16 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO' (25#1) [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/Memory.v:221]
INFO: [Synth 8-638] synthesizing module 'KeyboardToASCIIROM' [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/Keyboard.v:325]
INFO: [Synth 8-256] done synthesizing module 'KeyboardToASCIIROM' (26#1) [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/Keyboard.v:325]
INFO: [Synth 8-226] default block is never used [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/Keyboard.v:147]
INFO: [Synth 8-256] done synthesizing module 'ASCII_Keyboard' (27#1) [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/Keyboard.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO__parameterized0' [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/Memory.v:221]
	Parameter LENGTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO__parameterized0' (27#1) [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/Memory.v:221]
INFO: [Synth 8-638] synthesizing module 'FIFO__parameterized1' [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/Memory.v:221]
	Parameter LENGTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO__parameterized1' (27#1) [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/Memory.v:221]
INFO: [Synth 8-638] synthesizing module 'OR__parameterized0' [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/GlueLogic.v:60]
	Parameter WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OR__parameterized0' (27#1) [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/GlueLogic.v:60]
INFO: [Synth 8-638] synthesizing module 'VGA_Terminal' [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/VGA.v:115]
INFO: [Synth 8-638] synthesizing module 'PixelClock' [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/VGA.v:841]
	Parameter FREQ_IN bound to: 100000000 - type: integer 
	Parameter FREQ_OUT bound to: 25000000 - type: integer 
	Parameter HOLD_TICK_COUNT bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PixelClock' (28#1) [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/VGA.v:841]
INFO: [Synth 8-638] synthesizing module 'VGA' [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/VGA.v:887]
	Parameter SCREEN_WIDTH bound to: 640 - type: integer 
	Parameter SCREEN_HEIGHT bound to: 480 - type: integer 
	Parameter DISPLAY_WIDTH bound to: 639 - type: integer 
	Parameter DISPLAY_HEIGHT bound to: 479 - type: integer 
	Parameter HORIZONTAL_FRONT_PORCH bound to: 16 - type: integer 
	Parameter HORIZONTAL_SYNC_PULSE bound to: 96 - type: integer 
	Parameter HORIZONTAL_BACK_PORCH bound to: 48 - type: integer 
	Parameter VERTICAL_FRONT_PORCH bound to: 11 - type: integer 
	Parameter VERTICAL_SYNC_PULSE bound to: 2 - type: integer 
	Parameter VERTICAL_BACK_PORCH bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'VGA' (29#1) [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/VGA.v:887]
INFO: [Synth 8-638] synthesizing module 'VGA_Terminal_Control_Unit' [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/VGA.v:373]
	Parameter LOAD_RAMS bound to: 0 - type: integer 
	Parameter WAIT_FOR_VBLANK bound to: 1 - type: integer 
	Parameter WRITE_HEX_TO_BUFFER bound to: 2 - type: integer 
	Parameter COPY_BUFFER_TO_VIDEO bound to: 3 - type: integer 
	Parameter WAIT_OUT_VBLANK bound to: 4 - type: integer 
	Parameter STATE_WIDTH bound to: 3 - type: integer 
	Parameter HEX_DIGIT_WIDTH bound to: 4 - type: integer 
	Parameter STRING_MATRIX_WIDTH bound to: 3840 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MUX__parameterized4' [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/GlueLogic.v:113]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter INPUTS bound to: 160 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX__parameterized4' (29#1) [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/GlueLogic.v:113]
WARNING: [Synth 8-689] width (32) of port connection 'select' does not match port width (8) of module 'MUX__parameterized4' [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/VGA.v:441]
INFO: [Synth 8-638] synthesizing module 'MUX__parameterized5' [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/GlueLogic.v:113]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter INPUTS bound to: 480 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX__parameterized5' (29#1) [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/GlueLogic.v:113]
WARNING: [Synth 8-689] width (32) of port connection 'select' does not match port width (9) of module 'MUX__parameterized5' [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/VGA.v:450]
WARNING: [Synth 8-5788] Register video_databus_reg in module VGA_Terminal_Control_Unit is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/VGA.v:432]
WARNING: [Synth 8-5788] Register buffer_databus_reg in module VGA_Terminal_Control_Unit is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/VGA.v:433]
INFO: [Synth 8-256] done synthesizing module 'VGA_Terminal_Control_Unit' (30#1) [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/VGA.v:373]
INFO: [Synth 8-638] synthesizing module 'ConvertXYToAddress' [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/VGA.v:797]
INFO: [Synth 8-256] done synthesizing module 'ConvertXYToAddress' (31#1) [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/VGA.v:797]
INFO: [Synth 8-638] synthesizing module 'MUX__parameterized6' [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/GlueLogic.v:113]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter INPUTS bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX__parameterized6' (31#1) [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/GlueLogic.v:113]
INFO: [Synth 8-638] synthesizing module 'RAM__parameterized0' [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/Memory.v:92]
	Parameter LENGTH bound to: 2400 - type: integer 
	Parameter USE_FILE bound to: 0 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter MINIMUM_SECTIONAL_WIDTH bound to: 8 - type: integer 
	Parameter FILE_NAME bound to: (null) - type: string 
	Parameter ADDRESS_WIDTH bound to: 12 - type: integer 
	Parameter BYTE_ENABLES bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RAM__parameterized0' (31#1) [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/Memory.v:92]
INFO: [Synth 8-638] synthesizing module 'FontROM' [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/Font.v:23]
WARNING: [Synth 8-151] case item 8'b00001010 is unreachable [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/Font.v:33]
INFO: [Synth 8-256] done synthesizing module 'FontROM' (32#1) [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/Font.v:23]
INFO: [Synth 8-638] synthesizing module 'PixelRender' [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/VGA.v:808]
INFO: [Synth 8-256] done synthesizing module 'PixelRender' (33#1) [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/VGA.v:808]
INFO: [Synth 8-256] done synthesizing module 'VGA_Terminal' (34#1) [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/VGA.v:115]
INFO: [Synth 8-256] done synthesizing module 'Motherboard' (35#1) [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/Motherboard.v:118]
WARNING: [Synth 8-3331] design PixelRender has unconnected port hcount[31]
WARNING: [Synth 8-3331] design PixelRender has unconnected port hcount[30]
WARNING: [Synth 8-3331] design PixelRender has unconnected port hcount[29]
WARNING: [Synth 8-3331] design PixelRender has unconnected port hcount[28]
WARNING: [Synth 8-3331] design PixelRender has unconnected port hcount[27]
WARNING: [Synth 8-3331] design PixelRender has unconnected port hcount[26]
WARNING: [Synth 8-3331] design PixelRender has unconnected port hcount[25]
WARNING: [Synth 8-3331] design PixelRender has unconnected port hcount[24]
WARNING: [Synth 8-3331] design PixelRender has unconnected port hcount[23]
WARNING: [Synth 8-3331] design PixelRender has unconnected port hcount[22]
WARNING: [Synth 8-3331] design PixelRender has unconnected port hcount[21]
WARNING: [Synth 8-3331] design PixelRender has unconnected port hcount[20]
WARNING: [Synth 8-3331] design PixelRender has unconnected port hcount[19]
WARNING: [Synth 8-3331] design PixelRender has unconnected port hcount[18]
WARNING: [Synth 8-3331] design PixelRender has unconnected port hcount[17]
WARNING: [Synth 8-3331] design PixelRender has unconnected port hcount[16]
WARNING: [Synth 8-3331] design PixelRender has unconnected port hcount[15]
WARNING: [Synth 8-3331] design PixelRender has unconnected port hcount[14]
WARNING: [Synth 8-3331] design PixelRender has unconnected port hcount[13]
WARNING: [Synth 8-3331] design PixelRender has unconnected port hcount[12]
WARNING: [Synth 8-3331] design PixelRender has unconnected port hcount[11]
WARNING: [Synth 8-3331] design PixelRender has unconnected port hcount[10]
WARNING: [Synth 8-3331] design PixelRender has unconnected port hcount[9]
WARNING: [Synth 8-3331] design PixelRender has unconnected port hcount[8]
WARNING: [Synth 8-3331] design PixelRender has unconnected port hcount[7]
WARNING: [Synth 8-3331] design PixelRender has unconnected port hcount[6]
WARNING: [Synth 8-3331] design PixelRender has unconnected port hcount[5]
WARNING: [Synth 8-3331] design PixelRender has unconnected port hcount[4]
WARNING: [Synth 8-3331] design PixelRender has unconnected port hcount[3]
WARNING: [Synth 8-3331] design ConvertXYToAddress has unconnected port hcount[31]
WARNING: [Synth 8-3331] design ConvertXYToAddress has unconnected port hcount[30]
WARNING: [Synth 8-3331] design ConvertXYToAddress has unconnected port hcount[29]
WARNING: [Synth 8-3331] design ConvertXYToAddress has unconnected port hcount[28]
WARNING: [Synth 8-3331] design ConvertXYToAddress has unconnected port hcount[27]
WARNING: [Synth 8-3331] design ConvertXYToAddress has unconnected port hcount[26]
WARNING: [Synth 8-3331] design ConvertXYToAddress has unconnected port hcount[25]
WARNING: [Synth 8-3331] design ConvertXYToAddress has unconnected port hcount[24]
WARNING: [Synth 8-3331] design ConvertXYToAddress has unconnected port hcount[23]
WARNING: [Synth 8-3331] design ConvertXYToAddress has unconnected port hcount[22]
WARNING: [Synth 8-3331] design ConvertXYToAddress has unconnected port hcount[21]
WARNING: [Synth 8-3331] design ConvertXYToAddress has unconnected port hcount[20]
WARNING: [Synth 8-3331] design ConvertXYToAddress has unconnected port hcount[19]
WARNING: [Synth 8-3331] design ConvertXYToAddress has unconnected port hcount[18]
WARNING: [Synth 8-3331] design ConvertXYToAddress has unconnected port hcount[17]
WARNING: [Synth 8-3331] design ConvertXYToAddress has unconnected port hcount[16]
WARNING: [Synth 8-3331] design ConvertXYToAddress has unconnected port hcount[15]
WARNING: [Synth 8-3331] design ConvertXYToAddress has unconnected port hcount[2]
WARNING: [Synth 8-3331] design ConvertXYToAddress has unconnected port hcount[1]
WARNING: [Synth 8-3331] design ConvertXYToAddress has unconnected port hcount[0]
WARNING: [Synth 8-3331] design ConvertXYToAddress has unconnected port vcount[31]
WARNING: [Synth 8-3331] design ConvertXYToAddress has unconnected port vcount[30]
WARNING: [Synth 8-3331] design ConvertXYToAddress has unconnected port vcount[29]
WARNING: [Synth 8-3331] design ConvertXYToAddress has unconnected port vcount[28]
WARNING: [Synth 8-3331] design ConvertXYToAddress has unconnected port vcount[27]
WARNING: [Synth 8-3331] design ConvertXYToAddress has unconnected port vcount[26]
WARNING: [Synth 8-3331] design ConvertXYToAddress has unconnected port vcount[25]
WARNING: [Synth 8-3331] design ConvertXYToAddress has unconnected port vcount[24]
WARNING: [Synth 8-3331] design ConvertXYToAddress has unconnected port vcount[23]
WARNING: [Synth 8-3331] design ConvertXYToAddress has unconnected port vcount[22]
WARNING: [Synth 8-3331] design ConvertXYToAddress has unconnected port vcount[21]
WARNING: [Synth 8-3331] design ConvertXYToAddress has unconnected port vcount[20]
WARNING: [Synth 8-3331] design ConvertXYToAddress has unconnected port vcount[19]
WARNING: [Synth 8-3331] design ConvertXYToAddress has unconnected port vcount[18]
WARNING: [Synth 8-3331] design ConvertXYToAddress has unconnected port vcount[17]
WARNING: [Synth 8-3331] design ConvertXYToAddress has unconnected port vcount[16]
WARNING: [Synth 8-3331] design ConvertXYToAddress has unconnected port vcount[3]
WARNING: [Synth 8-3331] design ConvertXYToAddress has unconnected port vcount[2]
WARNING: [Synth 8-3331] design ConvertXYToAddress has unconnected port vcount[1]
WARNING: [Synth 8-3331] design ConvertXYToAddress has unconnected port vcount[0]
WARNING: [Synth 8-3331] design VGA_Terminal_Control_Unit has unconnected port hblank
WARNING: [Synth 8-3331] design SHIFTREGISTER has unconnected port en
WARNING: [Synth 8-3331] design Syncronizer has unconnected port rst
WARNING: [Synth 8-3331] design PROCESSOR_DECODER has unconnected port alu_result[31]
WARNING: [Synth 8-3331] design PROCESSOR_DECODER has unconnected port alu_result[30]
WARNING: [Synth 8-3331] design PROCESSOR_DECODER has unconnected port alu_result[29]
WARNING: [Synth 8-3331] design PROCESSOR_DECODER has unconnected port alu_result[28]
WARNING: [Synth 8-3331] design PROCESSOR_DECODER has unconnected port alu_result[27]
WARNING: [Synth 8-3331] design PROCESSOR_DECODER has unconnected port alu_result[26]
WARNING: [Synth 8-3331] design PROCESSOR_DECODER has unconnected port alu_result[25]
WARNING: [Synth 8-3331] design PROCESSOR_DECODER has unconnected port alu_result[24]
WARNING: [Synth 8-3331] design PROCESSOR_DECODER has unconnected port alu_result[23]
WARNING: [Synth 8-3331] design PROCESSOR_DECODER has unconnected port alu_result[22]
WARNING: [Synth 8-3331] design PROCESSOR_DECODER has unconnected port alu_result[21]
WARNING: [Synth 8-3331] design PROCESSOR_DECODER has unconnected port alu_result[20]
WARNING: [Synth 8-3331] design PROCESSOR_DECODER has unconnected port alu_result[19]
WARNING: [Synth 8-3331] design PROCESSOR_DECODER has unconnected port alu_result[18]
WARNING: [Synth 8-3331] design PROCESSOR_DECODER has unconnected port alu_result[17]
WARNING: [Synth 8-3331] design PROCESSOR_DECODER has unconnected port alu_result[16]
WARNING: [Synth 8-3331] design PROCESSOR_DECODER has unconnected port alu_result[15]
WARNING: [Synth 8-3331] design PROCESSOR_DECODER has unconnected port alu_result[14]
WARNING: [Synth 8-3331] design PROCESSOR_DECODER has unconnected port alu_result[13]
WARNING: [Synth 8-3331] design PROCESSOR_DECODER has unconnected port alu_result[12]
WARNING: [Synth 8-3331] design PROCESSOR_DECODER has unconnected port alu_result[11]
WARNING: [Synth 8-3331] design PROCESSOR_DECODER has unconnected port alu_result[10]
WARNING: [Synth 8-3331] design PROCESSOR_DECODER has unconnected port alu_result[9]
WARNING: [Synth 8-3331] design PROCESSOR_DECODER has unconnected port alu_result[8]
WARNING: [Synth 8-3331] design PROCESSOR_DECODER has unconnected port alu_result[7]
WARNING: [Synth 8-3331] design PROCESSOR_DECODER has unconnected port alu_result[6]
WARNING: [Synth 8-3331] design PROCESSOR_DECODER has unconnected port alu_result[5]
WARNING: [Synth 8-3331] design PROCESSOR_DECODER has unconnected port alu_result[4]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1288.648 ; gain = 115.527 ; free physical = 1808 ; free virtual = 22452
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1288.648 ; gain = 115.527 ; free physical = 1811 ; free virtual = 22455
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/Motherboard/imports/new/Motherboard.xdc]
Finished Parsing XDC File [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/Motherboard/imports/new/Motherboard.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/Motherboard/imports/new/Motherboard.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Motherboard_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Motherboard_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1636.852 ; gain = 0.000 ; free physical = 1577 ; free virtual = 22181
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:51 . Memory (MB): peak = 1636.852 ; gain = 463.730 ; free physical = 1673 ; free virtual = 22302
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:51 . Memory (MB): peak = 1636.852 ; gain = 463.730 ; free physical = 1673 ; free virtual = 22302
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:51 . Memory (MB): peak = 1636.852 ; gain = 463.730 ; free physical = 1673 ; free virtual = 22301
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "slow_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "rom" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PCSrc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/MIPS.v:842]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/GlueLogic.v:288]
WARNING: [Synth 8-6014] Unused sequential element Q_reg was removed.  [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/GlueLogic.v:280]
INFO: [Synth 8-5546] ROM "break_detected" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extended" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/VGA.v:872]
WARNING: [Synth 8-6014] Unused sequential element hcount_reg was removed.  [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/VGA.v:922]
WARNING: [Synth 8-6014] Unused sequential element vcount_reg was removed.  [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/VGA.v:927]
INFO: [Synth 8-4471] merging register 'video_oe_reg' into 'xy_count_select_reg' [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/VGA.v:469]
INFO: [Synth 8-4471] merging register 'video_databus_enable_reg' into 'video_wr_reg' [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/VGA.v:432]
WARNING: [Synth 8-6014] Unused sequential element video_oe_reg was removed.  [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/VGA.v:469]
WARNING: [Synth 8-6014] Unused sequential element video_databus_enable_reg was removed.  [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/VGA.v:432]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'VGA_Terminal_Control_Unit'
INFO: [Synth 8-5544] ROM "xy_count_select" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "video_wr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "video_cs" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_wr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_cs" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_oe" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_databus_enable" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_databus" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'result_reg' [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/MIPS.v:798]
WARNING: [Synth 8-327] inferring latch for variable 'high_result_reg' [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/MIPS.v:815]
WARNING: [Synth 8-327] inferring latch for variable 'low_result_reg' [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/MIPS.v:816]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               LOAD_RAMS |                              000 |                              000
         WAIT_FOR_VBLANK |                              001 |                              001
     WRITE_HEX_TO_BUFFER |                              010 |                              010
    COPY_BUFFER_TO_VIDEO |                              011 |                              011
         WAIT_OUT_VBLANK |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'VGA_Terminal_Control_Unit'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:54 . Memory (MB): peak = 1636.852 ; gain = 463.730 ; free physical = 1664 ; free virtual = 22291
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 10    
	   3 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 6     
	   3 Input      6 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 3     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---XORs : 
	                8 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               12 Bit    Registers := 6     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 7     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 29    
+---RAMs : 
	              32K Bit         RAMs := 1     
	              18K Bit         RAMs := 2     
	              384 Bit         RAMs := 1     
	              256 Bit         RAMs := 1     
	              128 Bit         RAMs := 1     
+---Muxes : 
	 132 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 9     
	  24 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 8     
	   5 Input     12 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 10    
	   4 Input      8 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 3     
	 130 Input      8 Bit        Muxes := 4     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	  17 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 8     
	  17 Input      3 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 1     
	 130 Input      3 Bit        Muxes := 2     
	  17 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 21    
	  17 Input      1 Bit        Muxes := 4     
	  24 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module CLOCK_GENERATOR 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Syncronizer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ROM 
Detailed RTL Component Info : 
+---Muxes : 
	 132 Input     33 Bit        Muxes := 1     
Module IMMEDIATE_TO_ALU_CONVERTER 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module PROCESSOR_DECODER 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      6 Bit        Muxes := 1     
	  17 Input      4 Bit        Muxes := 1     
	  17 Input      3 Bit        Muxes := 1     
	  17 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 3     
	  17 Input      1 Bit        Muxes := 4     
Module REGISTER 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ADDER 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module REGFILE 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module VALUE_EXTEND 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 6     
	   3 Input     32 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	  24 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	  24 Input      1 Bit        Muxes := 1     
Module MIPS 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
Module RAM 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module DECODER 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module ONESHOT 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module SHIFTREGISTER 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module COUNTER 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module XNOR 
Detailed RTL Component Info : 
+---XORs : 
	                8 Bit    Wide XORs := 1     
Module XNOR__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	                2 Bit    Wide XORs := 1     
Module FIFO 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module KeyboardToASCIIROM 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module ASCII_Keyboard 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 7     
Module FIFO__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module FIFO__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module PixelClock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module VGA 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module VGA_Terminal_Control_Unit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 5     
+---Registers : 
	               12 Bit    Registers := 5     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 6     
	   5 Input     12 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 3     
	   5 Input      8 Bit        Muxes := 2     
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 11    
Module RAM__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FontROM 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      8 Bit        Muxes := 1     
	 130 Input      8 Bit        Muxes := 4     
	   8 Input      8 Bit        Muxes := 1     
	 130 Input      3 Bit        Muxes := 2     
Module PixelRender 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
Module VGA_Terminal 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP low_result0, operation Mode is: A*B.
DSP Report: operator low_result0 is absorbed into DSP low_result0.
DSP Report: operator low_result0 is absorbed into DSP low_result0.
DSP Report: Generating DSP low_result0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator low_result0 is absorbed into DSP low_result0.
DSP Report: operator low_result0 is absorbed into DSP low_result0.
DSP Report: Generating DSP low_result0, operation Mode is: A*B.
DSP Report: operator low_result0 is absorbed into DSP low_result0.
DSP Report: operator low_result0 is absorbed into DSP low_result0.
DSP Report: Generating DSP low_result0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator low_result0 is absorbed into DSP low_result0.
DSP Report: operator low_result0 is absorbed into DSP low_result0.
WARNING: [Synth 8-6014] Unused sequential element hcount_reg was removed.  [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/VGA.v:922]
WARNING: [Synth 8-6014] Unused sequential element vcount_reg was removed.  [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/VGA.v:927]
WARNING: [Synth 8-6014] Unused sequential element pixel_clock_generator/count_reg was removed.  [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/VGA.v:872]
DSP Report: Generating DSP linearize/address, operation Mode is: C+A*(B:0x50).
DSP Report: operator linearize/address is absorbed into DSP linearize/address.
DSP Report: operator linearize/address0 is absorbed into DSP linearize/address.
INFO: [Synth 8-5545] ROM "clock/counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clock/slow_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "keyboard/extended" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element keyboard/keyboard/counter_ps2_clks/Q_reg was removed.  [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/GlueLogic.v:280]
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM video_ram/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM buffer_ram/ram_reg to conserve power
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga_term/cu/\buffer_databus_reg[7] )
WARNING: [Synth 8-3332] Sequential element (previous_position_reg[0]) is unused and will be removed from module VGA_Terminal_Control_Unit.
WARNING: [Synth 8-3332] Sequential element (hex_counter_reg[11]) is unused and will be removed from module VGA_Terminal_Control_Unit.
WARNING: [Synth 8-3332] Sequential element (hex_counter_reg[10]) is unused and will be removed from module VGA_Terminal_Control_Unit.
WARNING: [Synth 8-3332] Sequential element (hex_counter_reg[9]) is unused and will be removed from module VGA_Terminal_Control_Unit.
WARNING: [Synth 8-3332] Sequential element (hex_counter_reg[8]) is unused and will be removed from module VGA_Terminal_Control_Unit.
WARNING: [Synth 8-3332] Sequential element (buffer_databus_reg[7]) is unused and will be removed from module VGA_Terminal_Control_Unit.
WARNING: [Synth 8-3332] Sequential element (keyboard/keyboard/scan_code_register/Q_reg[10]) is unused and will be removed from module Motherboard.
INFO: [Synth 8-3886] merging instance 'keyboard/ascii_to_vga/write_position_reg_rep[0]' (FDCE) to 'keyboard/ascii_to_vga/write_position_reg[0]'
INFO: [Synth 8-3886] merging instance 'keyboard/ascii_to_vga/write_position_reg_rep[1]' (FDCE) to 'keyboard/ascii_to_vga/write_position_reg[1]'
INFO: [Synth 8-3886] merging instance 'keyboard/ascii_to_vga/write_position_reg_rep[2]' (FDCE) to 'keyboard/ascii_to_vga/write_position_reg[2]'
INFO: [Synth 8-3886] merging instance 'keyboard/ascii_to_vga/write_position_reg_rep[3]' (FDCE) to 'keyboard/ascii_to_vga/write_position_reg[3]'
INFO: [Synth 8-3886] merging instance 'keyboard/ascii_to_vga/read_position_reg_rep[0]' (FDCE) to 'keyboard/ascii_to_vga/read_position_reg[0]'
INFO: [Synth 8-3886] merging instance 'keyboard/ascii_to_vga/read_position_reg_rep[1]' (FDCE) to 'keyboard/ascii_to_vga/read_position_reg[1]'
INFO: [Synth 8-3886] merging instance 'keyboard/ascii_to_vga/read_position_reg_rep[2]' (FDCE) to 'keyboard/ascii_to_vga/read_position_reg[2]'
INFO: [Synth 8-3886] merging instance 'keyboard/ascii_to_vga/read_position_reg_rep[3]' (FDCE) to 'keyboard/ascii_to_vga/read_position_reg[3]'
INFO: [Synth 8-3886] merging instance 'vga_ascii_fifo/write_position_reg_rep[0]' (FDCE) to 'vga_ascii_fifo/write_position_reg[0]'
INFO: [Synth 8-3886] merging instance 'vga_ascii_fifo/write_position_reg_rep[1]' (FDCE) to 'vga_ascii_fifo/write_position_reg[1]'
INFO: [Synth 8-3886] merging instance 'vga_ascii_fifo/write_position_reg_rep[2]' (FDCE) to 'vga_ascii_fifo/write_position_reg[2]'
INFO: [Synth 8-3886] merging instance 'vga_ascii_fifo/write_position_reg_rep[3]' (FDCE) to 'vga_ascii_fifo/write_position_reg[3]'
INFO: [Synth 8-3886] merging instance 'vga_ascii_fifo/write_position_reg_rep[4]' (FDCE) to 'vga_ascii_fifo/write_position_reg[4]'
INFO: [Synth 8-3886] merging instance 'vga_ascii_fifo/read_position_reg_rep[0]' (FDCE) to 'vga_ascii_fifo/read_position_reg[0]'
INFO: [Synth 8-3886] merging instance 'vga_ascii_fifo/read_position_reg_rep[1]' (FDCE) to 'vga_ascii_fifo/read_position_reg[1]'
INFO: [Synth 8-3886] merging instance 'vga_ascii_fifo/read_position_reg_rep[2]' (FDCE) to 'vga_ascii_fifo/read_position_reg[2]'
INFO: [Synth 8-3886] merging instance 'vga_ascii_fifo/read_position_reg_rep[3]' (FDCE) to 'vga_ascii_fifo/read_position_reg[3]'
INFO: [Synth 8-3886] merging instance 'vga_ascii_fifo/read_position_reg_rep[4]' (FDCE) to 'vga_ascii_fifo/read_position_reg[4]'
INFO: [Synth 8-3886] merging instance 'vga_address_fifo/write_position_reg_rep[0]' (FDCE) to 'vga_address_fifo/write_position_reg[0]'
INFO: [Synth 8-3886] merging instance 'vga_address_fifo/write_position_reg_rep[1]' (FDCE) to 'vga_address_fifo/write_position_reg[1]'
INFO: [Synth 8-3886] merging instance 'vga_address_fifo/write_position_reg_rep[2]' (FDCE) to 'vga_address_fifo/write_position_reg[2]'
INFO: [Synth 8-3886] merging instance 'vga_address_fifo/write_position_reg_rep[3]' (FDCE) to 'vga_address_fifo/write_position_reg[3]'
INFO: [Synth 8-3886] merging instance 'vga_address_fifo/write_position_reg_rep[4]' (FDCE) to 'vga_address_fifo/write_position_reg[4]'
INFO: [Synth 8-3886] merging instance 'vga_address_fifo/read_position_reg_rep[0]' (FDCE) to 'vga_address_fifo/read_position_reg[0]'
INFO: [Synth 8-3886] merging instance 'vga_address_fifo/read_position_reg_rep[1]' (FDCE) to 'vga_address_fifo/read_position_reg[1]'
INFO: [Synth 8-3886] merging instance 'vga_address_fifo/read_position_reg_rep[2]' (FDCE) to 'vga_address_fifo/read_position_reg[2]'
INFO: [Synth 8-3886] merging instance 'vga_address_fifo/read_position_reg_rep[3]' (FDCE) to 'vga_address_fifo/read_position_reg[3]'
INFO: [Synth 8-3886] merging instance 'vga_address_fifo/read_position_reg_rep[4]' (FDCE) to 'vga_address_fifo/read_position_reg[4]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:01:18 . Memory (MB): peak = 1636.852 ; gain = 463.730 ; free physical = 1613 ; free virtual = 22212
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------+--------------------+---------------+----------------+
|Module Name        | RTL Object         | Depth x Width | Implemented As | 
+-------------------+--------------------+---------------+----------------+
|KeyboardToASCIIROM | ascii              | 256x8         | LUT            | 
|KeyboardToASCIIROM | ascii              | 256x8         | LUT            | 
|FontROM            | out                | 256x8         | LUT            | 
|FontROM            | out                | 256x8         | LUT            | 
|FontROM            | out                | 256x8         | LUT            | 
|FontROM            | out                | 256x8         | LUT            | 
|FontROM            | out                | 256x8         | LUT            | 
|FontROM            | out                | 256x8         | LUT            | 
|FontROM            | out                | 256x8         | LUT            | 
|FontROM            | out                | 256x8         | LUT            | 
|FontROM            | out                | 256x8         | LUT            | 
|FontROM            | out                | 256x8         | LUT            | 
|FontROM            | out                | 256x8         | LUT            | 
|FontROM            | out                | 256x8         | LUT            | 
|FontROM            | out                | 256x8         | LUT            | 
|FontROM            | out                | 256x8         | LUT            | 
|FontROM            | out                | 256x8         | LUT            | 
|FontROM            | out                | 256x8         | LUT            | 
|FontROM            | out                | 256x8         | LUT            | 
|FontROM            | out                | 256x8         | LUT            | 
|FontROM            | out                | 256x8         | LUT            | 
|FontROM            | out                | 256x8         | LUT            | 
|Motherboard        | keyboard/rom/ascii | 256x8         | LUT            | 
|Motherboard        | keyboard/rom/ascii | 256x8         | LUT            | 
+-------------------+--------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+------------+--------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object         | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+--------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Motherboard | ram/ram_reg        | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|vga_term    | video_ram/ram_reg  | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|vga_term    | buffer_ram/ram_reg | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
+------------+--------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+-------------------------------+-----------+----------------------+---------------+
|Module Name | RTL Object                    | Inference | Size (Depth x Width) | Primitives    | 
+------------+-------------------------------+-----------+----------------------+---------------+
|mips        | regfile/register_file_reg     | Implied   | 32 x 32              | RAM32M x 12   | 
|Motherboard | keyboard/ascii_to_vga/mem_reg | Implied   | 16 x 8               | RAM32M x 4    | 
|Motherboard | vga_ascii_fifo/mem_reg        | Implied   | 32 x 8               | RAM32M x 4    | 
|Motherboard | vga_address_fifo/mem_reg      | Implied   | 32 x 12              | RAM32M x 4    | 
+------------+-------------------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+-------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name        | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ALU                | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU                | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU                | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU                | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ConvertXYToAddress | C+A*(B:0x50)   | 12     | 7      | 12     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+-------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:03 ; elapsed = 00:01:31 . Memory (MB): peak = 1699.852 ; gain = 526.730 ; free physical = 1452 ; free virtual = 22055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:05 ; elapsed = 00:01:33 . Memory (MB): peak = 1727.883 ; gain = 554.762 ; free physical = 1439 ; free virtual = 22037
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------+--------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object         | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+--------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Motherboard | ram/ram_reg        | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|vga_term    | video_ram/ram_reg  | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|vga_term    | buffer_ram/ram_reg | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
+------------+--------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+------------+-------------------------------+-----------+----------------------+---------------+
|Module Name | RTL Object                    | Inference | Size (Depth x Width) | Primitives    | 
+------------+-------------------------------+-----------+----------------------+---------------+
|mips        | regfile/register_file_reg     | Implied   | 32 x 32              | RAM32M x 12   | 
|Motherboard | keyboard/ascii_to_vga/mem_reg | Implied   | 16 x 8               | RAM32M x 4    | 
|Motherboard | vga_ascii_fifo/mem_reg        | Implied   | 32 x 8               | RAM32M x 4    | 
|Motherboard | vga_address_fifo/mem_reg      | Implied   | 32 x 12              | RAM32M x 4    | 
+------------+-------------------------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/VGA.v:927]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/VGA.v:922]
INFO: [Synth 8-4480] The timing for the instance ram/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance vga_term/video_ram/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance vga_term/buffer_ram/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:08 ; elapsed = 00:01:36 . Memory (MB): peak = 1829.625 ; gain = 656.504 ; free physical = 1428 ; free virtual = 22028
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:09 ; elapsed = 00:01:37 . Memory (MB): peak = 1829.625 ; gain = 656.504 ; free physical = 1429 ; free virtual = 22027
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:09 ; elapsed = 00:01:37 . Memory (MB): peak = 1829.625 ; gain = 656.504 ; free physical = 1428 ; free virtual = 22028
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:09 ; elapsed = 00:01:37 . Memory (MB): peak = 1829.625 ; gain = 656.504 ; free physical = 1427 ; free virtual = 22026
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:09 ; elapsed = 00:01:38 . Memory (MB): peak = 1829.625 ; gain = 656.504 ; free physical = 1427 ; free virtual = 22026
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:10 ; elapsed = 00:01:38 . Memory (MB): peak = 1829.625 ; gain = 656.504 ; free physical = 1427 ; free virtual = 22026
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:10 ; elapsed = 00:01:38 . Memory (MB): peak = 1829.625 ; gain = 656.504 ; free physical = 1427 ; free virtual = 22026
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     6|
|2     |CARRY4     |   754|
|3     |DSP48E1    |     4|
|4     |DSP48E1_1  |     1|
|5     |LUT1       |   287|
|6     |LUT2       |   767|
|7     |LUT3       |  2251|
|8     |LUT4       |   299|
|9     |LUT5       |   567|
|10    |LUT6       |  1226|
|11    |MUXF7      |   219|
|12    |MUXF8      |    35|
|13    |RAM32M     |    24|
|14    |RAMB36E1   |     1|
|15    |RAMB36E1_1 |     2|
|16    |FDCE       |   384|
|17    |FDPE       |    18|
|18    |FDRE       |     3|
|19    |LD         |    96|
|20    |LDC        |     7|
|21    |IBUF       |     6|
|22    |OBUF       |    15|
+------+-----------+------+

Report Instance Areas: 
+------+------------------------------------------+--------------------------+------+
|      |Instance                                  |Module                    |Cells |
+------+------------------------------------------+--------------------------+------+
|1     |top                                       |                          |  6972|
|2     |  button_clk                              |Syncronizer               |     2|
|3     |  clock                                   |CLOCK_GENERATOR           |    83|
|4     |  keyboard                                |ASCII_Keyboard            |   259|
|5     |    ascii_to_vga                          |FIFO                      |    87|
|6     |    keyboard                              |Keyboard                  |    41|
|7     |      counter_ps2_clks                    |COUNTER                   |    15|
|8     |      scan_code_register                  |SHIFTREGISTER             |    13|
|9     |      sync_clk                            |Syncronizer_3             |     1|
|10    |      sync_data                           |Syncronizer_4             |     1|
|11    |    rom                                   |KeyboardToASCIIROM        |    48|
|12    |  mips                                    |MIPS                      |  5141|
|13    |    adder                                 |ADDER                     |     8|
|14    |    alu                                   |ALU                       |  3044|
|15    |    branch_pc_adder                       |ADDER_2                   |     8|
|16    |    pc_register                           |REGISTER                  |  1990|
|17    |    regfile                               |REGFILE                   |    91|
|18    |  oneshot_next_key                        |ONESHOT                   |     2|
|19    |  ram                                     |RAM                       |    33|
|20    |  vga_address_fifo                        |FIFO__parameterized1      |    79|
|21    |  vga_ascii_fifo                          |FIFO__parameterized0      |    70|
|22    |  vga_term                                |VGA_Terminal              |  1262|
|23    |    buffer_address_mux                    |MUX__parameterized6       |    12|
|24    |    buffer_ram                            |RAM__parameterized0       |     1|
|25    |    cu                                    |VGA_Terminal_Control_Unit |   687|
|26    |      string_matrix_character_multiplexer |MUX__parameterized5       |    84|
|27    |    linearize                             |ConvertXYToAddress        |     1|
|28    |    pixel_clock_generator                 |PixelClock                |    47|
|29    |    ram_address_mux                       |MUX__parameterized6_0     |    12|
|30    |    rom                                   |FontROM                   |   303|
|31    |    vga_controller                        |VGA                       |   198|
|32    |    video_ram                             |RAM__parameterized0_1     |     1|
+------+------------------------------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:10 ; elapsed = 00:01:38 . Memory (MB): peak = 1829.625 ; gain = 656.504 ; free physical = 1427 ; free virtual = 22026
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 51 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:00 ; elapsed = 00:01:09 . Memory (MB): peak = 1829.625 ; gain = 308.301 ; free physical = 1493 ; free virtual = 22092
Synthesis Optimization Complete : Time (s): cpu = 00:01:10 ; elapsed = 00:01:38 . Memory (MB): peak = 1829.633 ; gain = 656.504 ; free physical = 1493 ; free virtual = 22092
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1149 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 127 instances were transformed.
  LD => LDCE: 96 instances
  LDC => LDCE: 7 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 24 instances

INFO: [Common 17-83] Releasing license: Synthesis
180 Infos, 141 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:13 ; elapsed = 00:01:41 . Memory (MB): peak = 1829.633 ; gain = 669.887 ; free physical = 1507 ; free virtual = 22134
INFO: [Common 17-1381] The checkpoint '/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.runs/synth_2/Motherboard.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Motherboard_utilization_synth.rpt -pb VGA_Terminal_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1853.637 ; gain = 0.000 ; free physical = 1492 ; free virtual = 22115
INFO: [Common 17-206] Exiting Vivado at Sun Mar 25 07:43:13 2018...
