<html>

	<head>
		<meta http-equiv="content-type" content="text/html;charset=iso-8859-1">
		<title></title>
	</head>

	<body bgcolor="white">
		<table width="600">
			<tr>
				<td>
					<pre>
    module test;

        reg       clk;
        reg [2:0] opcode;
        reg [7:0] opA, opB;
        wire [7:0] res;

        alu s1 (clk, opcode, opA, opB, res);

        initial
          $display(&quot;\t time\topcode\t    A\t    B\t    result&quot;);

        always @(posedge clk)
            $display($stime,&quot;\t    %h\t    %h\t    %h\t    %h&quot;, opcode, opA, opB, res);

        // Definitions of opcodes
        `define NOP     3'b000
        `define ADD     3'b001
        `define SUB     3'b010
        `define NOT     3'b011
        `define SHFL    3'b100
        `define SHFR    3'b101
        
        always begin            // Generate clock
           #50 clk = 0;
           #50 clk = 1;
        end
        
        task doOp;
            input [2:0] op;
            
            begin
                opcode = op;
                opA = $random;
                opB = $random;
            end
        endtask
        
        initial begin           // Test vectors for ALU
           doOp(`NOP);
           repeat (2) @(negedge clk) ;
           doOp(`ADD);
           @(negedge clk)
           doOp(`SUB);
           @(negedge clk)
           doOp(`SHFL);
           @(negedge clk) ;
           doOp(`NOT);
           @(negedge clk)
           doOp(`SHFR);
           @(negedge clk) ;
           $finish;
        end
    endmodule
</pre>
				</td>
			</tr>
		</table>
	</body>

</html>