{"Source Block": ["hdl/library/prcfg/default/prcfg_dac.v@83:94@HdlStmProcess", "  reg               dst_dac_dunf;\n  reg               dst_dac_dvalid;\n\n  assign status = {24'h0, RP_ID};\n\n  always @(posedge clk) begin\n    src_dac_en     <= dst_dac_en;\n    dst_dac_ddata  <= src_dac_ddata;\n    dst_dac_dunf   <= src_dac_dunf;\n    dst_dac_dvalid <= src_dac_dvalid;\n  end\nendmodule\n"], "Clone Blocks": [["hdl/library/prcfg/default/prcfg_dac.v@81:91", "  reg               src_dac_en;\n  reg     [31:0]    dst_dac_ddata;\n  reg               dst_dac_dunf;\n  reg               dst_dac_dvalid;\n\n  assign status = {24'h0, RP_ID};\n\n  always @(posedge clk) begin\n    src_dac_en     <= dst_dac_en;\n    dst_dac_ddata  <= src_dac_ddata;\n    dst_dac_dunf   <= src_dac_dunf;\n"]], "Diff Content": {"Delete": [[89, "    src_dac_en     <= dst_dac_en;\n"], [90, "    dst_dac_ddata  <= src_dac_ddata;\n"], [91, "    dst_dac_dunf   <= src_dac_dunf;\n"], [92, "    dst_dac_dvalid <= src_dac_dvalid;\n"]], "Add": [[92, "    src_dac_enable  <= dst_dac_enable;\n"], [92, "    dst_dac_data    <= src_dac_data;\n"], [92, "    src_dac_valid   <= dst_dac_valid;\n"]]}}