# See LICENSE.incore for details
metadata:
  all_regs: &all_regs "['x'+str(x) for x in range(0,32 if 'e' not in base_isa else 16)]"
  all_fregs: &all_fregs "['f'+str(x) for x in range(0,32 if 'e' not in base_isa else 16)]"
  all_regs_mx0: &all_regs_mx0 "['x'+str(x) for x in range(1,32 if 'e' not in base_isa else 16)]"
  c_regs: &c_regs "['x'+str(x) for x in range(8,16)]"
  pair_regs: &pair_regs "['x'+str(x) for x in range(2,32 if 'e' not in base_isa else 16, 2 if xlen == 32 else 1)]"

add:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
    - I
  operation: 'hex((rs1_val + rs2_val) & (2**(xlen)-1))'
  formattype: 'rformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_val_data: 'gen_sign_dataset(xlen) + gen_sp_dataset(xlen,True)'
  rs2_val_data: 'gen_sign_dataset(xlen) + gen_sp_dataset(xlen,True)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

sub:
  stride: 1
  xlen: [32,64]
  std_op:
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  isa: 
    - I
  operation: 'hex((rs1_val - rs2_val) & (2**(xlen)-1))'
  formattype: 'rformat'
  rs1_val_data: 'gen_sign_dataset(xlen) + gen_sp_dataset(xlen,True)'
  rs2_val_data: 'gen_sign_dataset(xlen) + gen_sp_dataset(xlen,True)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)


addw:
  stride: 1
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  xlen: [64]
  std_op:
  isa: 
    - I
  operation: 'hex(sign_extend( (rs1_val & 0xFFFFFFFF) + (rs2_val & 0xFFFFFFFF) ,32))'
  formattype: 'rformat'
  rs1_val_data: 'gen_sign_dataset(xlen) + gen_sp_dataset(xlen,True)'
  rs2_val_data: 'gen_sign_dataset(xlen) + gen_sp_dataset(xlen,True)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

subw:
  stride: 1
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  xlen: [64]
  std_op:
  isa: 
    - I
  operation: 'hex(sign_extend( (rs1_val & 0xFFFFFFFF) - (rs2_val & 0xFFFFFFFF) ,32))'
  formattype: 'rformat'
  rs1_val_data: 'gen_sign_dataset(xlen) + gen_sp_dataset(xlen,True)'
  rs2_val_data: 'gen_sign_dataset(xlen) + gen_sp_dataset(xlen,True)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

and:
  stride: 1
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  xlen: [32,64]
  std_op:
  isa: 
    - I
  operation: 'hex((rs1_val & rs2_val) & (2**(xlen)-1))'
  formattype: 'rformat'
  rs1_val_data: 'gen_sign_dataset(xlen) + gen_sp_dataset(xlen,True)'
  rs2_val_data: 'gen_sign_dataset(xlen) + gen_sp_dataset(xlen,True)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

or:
  stride: 1
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  xlen: [32,64]
  std_op:
  isa: 
    - I
  operation: 'hex((rs1_val | rs2_val) & (2**(xlen)-1))'
  formattype: 'rformat'
  rs1_val_data: 'gen_sign_dataset(xlen) + gen_sp_dataset(xlen,True)'
  rs2_val_data: 'gen_sign_dataset(xlen) + gen_sp_dataset(xlen,True)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

slt:
  rs1_op_data: *all_regs
  stride: 1
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  xlen: [32,64]
  std_op:
  isa: 
    - I
  operation: 'hex(int(rs1_val < rs2_val) & (2**(xlen)-1))'
  formattype: 'rformat'
  rs1_val_data: 'gen_sign_dataset(xlen) + gen_sp_dataset(xlen,True)'
  rs2_val_data: 'gen_sign_dataset(xlen) + gen_sp_dataset(xlen,True)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

sltu:
  stride: 1
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  xlen: [32,64]
  std_op:
  isa: 
    - I
  operation: 'hex(int(rs1_val < rs2_val) & (2**(xlen)-1))'
  formattype: 'rformat'
  rs1_val_data: 'gen_usign_dataset(xlen) + gen_sp_dataset(xlen,False)'
  rs2_val_data: 'gen_usign_dataset(xlen) + gen_sp_dataset(xlen,False)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

xor:
  stride: 1
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  xlen: [32,64]
  std_op:
  isa: 
    - I
  operation: 'hex((rs1_val ^ rs2_val) & (2**(xlen)-1))'
  formattype: 'rformat'
  rs1_val_data: 'gen_sign_dataset(xlen) + gen_sp_dataset(xlen,True)'
  rs2_val_data: 'gen_sign_dataset(xlen) + gen_sp_dataset(xlen,True)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

sllw:
  stride: 1
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  xlen: [64]
  std_op:
  isa: 
    - I
  operation: 'hex(sign_extend((rs1_val << (rs2_val%32)) ,32))'
  formattype: 'rformat'
  rs1_val_data: 'gen_sign_dataset(xlen) + gen_sp_dataset(xlen,True)'
  rs2_val_data: 'gen_usign_dataset(5)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

srlw:
  stride: 1
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  xlen: [64]
  std_op:
  isa: 
    - I
  operation: 'hex(sign_extend((rs1_val & 0xffffffff) >> (rs2_val%32), 32))'
  formattype: 'rformat'
  rs1_val_data: 'gen_sign_dataset(xlen) + gen_sp_dataset(xlen,True)'
  rs2_val_data: 'gen_usign_dataset(5)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

sraw:
  rs1_op_data: *all_regs
  stride: 1
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  xlen: [64]
  std_op:
  isa: 
    - I
  operation: 'hex(sign_extend((sign_extend(rs1_val,32) >> ((rs2_val & 0xffffffff) %32))& 0xffffffff ,32))'
  formattype: 'rformat'
  rs1_val_data: 'gen_sign_dataset(xlen) + gen_sp_dataset(xlen,True)'
  rs2_val_data: 'gen_usign_dataset(5)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

sll:
  stride: 1
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  xlen: [32,64]
  std_op:
  isa: 
    - I
  operation: 'hex((rs1_val << (rs2_val%xlen)) & (2**(xlen)-1))'
  formattype: 'rformat'
  rs1_val_data: 'gen_sign_dataset(xlen) + gen_sp_dataset(xlen,True)'
  rs2_val_data: 'gen_usign_dataset(ceil(log(xlen,2)))'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

srl:
  stride: 1
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  xlen: [32,64]
  std_op:
  isa: 
    - I
  operation: 'hex((rs1_val & (2**(xlen)-1)) >> (rs2_val%xlen))'
  formattype: 'rformat'
  rs1_val_data: 'gen_sign_dataset(xlen) + gen_sp_dataset(xlen,True)'
  rs2_val_data: 'gen_usign_dataset(ceil(log(xlen,2)))'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

sra:
  stride: 1
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  xlen: [32,64]
  std_op:
  isa: 
    - I
  operation: 'hex(rs1_val >> (rs2_val%xlen) )'
  formattype: 'rformat'
  rs1_val_data: 'gen_sign_dataset(xlen) + gen_sp_dataset(xlen,True)'
  rs2_val_data: 'gen_usign_dataset(ceil(log(xlen,2)))'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

addi:
  stride: 1
  rs1_op_data: *all_regs
  rd_op_data: *all_regs
  xlen: [32,64]
  std_op:
  isa: 
    - I
  operation: 'hex((rs1_val + imm_val) & (2**(xlen)-1))'
  rs1_val_data: 'gen_sign_dataset(xlen)+ gen_sp_dataset(xlen,True)'
  imm_val_data: 'gen_sign_dataset(12)+ gen_sp_dataset(12)'
  formattype: 'iformat'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;  immval:$imm_val
    TEST_IMM_OP( $inst, $rd, $rs1, $correctval, $rs1_val, $imm_val, $swreg, $offset, $testreg)

addiw:
  stride: 1
  rs1_op_data: *all_regs
  rd_op_data: *all_regs
  xlen: [64]
  std_op:
  isa: 
    - I
  operation: 'hex(sign_extend( (rs1_val & 0xFFFFFFFF) + (imm_val & 0xffffffff) , 32))'
  rs1_val_data: 'gen_sign_dataset(xlen)+ gen_sp_dataset(xlen,True)'
  imm_val_data: 'gen_sign_dataset(12)+ gen_sp_dataset(12,True)'
  formattype: 'iformat'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;  immval:$imm_val
    TEST_IMM_OP( $inst, $rd, $rs1, $correctval, $rs1_val, $imm_val, $swreg, $offset, $testreg)

slti:
  stride: 1
  rs1_op_data: *all_regs
  rd_op_data: *all_regs
  xlen: [32,64]
  std_op:
  isa: 
    - I
  operation: 'hex(int(rs1_val < imm_val) & (2**(xlen)-1))'
  rs1_val_data: 'gen_sign_dataset(xlen)+ gen_sp_dataset(xlen,True)'
  imm_val_data: 'gen_sign_dataset(12)+ gen_sp_dataset(12,True)'
  formattype: 'iformat'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;  immval:$imm_val
    TEST_IMM_OP( $inst, $rd, $rs1, $correctval, $rs1_val, $imm_val, $swreg, $offset, $testreg)

sltiu:
  stride: 1
  rs1_op_data: *all_regs
  rd_op_data: *all_regs
  xlen: [32,64]
  std_op:
  isa: 
    - I
  operation: 'hex(int(rs1_val < int(imm_val if imm_val&0x800 == 0 else imm_val + int("0x"+"".join("f"*int((xlen-12)/4)+"000"),16))) & (2**(xlen)-1))'
  rs1_val_data: 'gen_usign_dataset(xlen)+ gen_sp_dataset(xlen,False)'
  imm_val_data: 'gen_usign_dataset(12)+ gen_sp_dataset(12,False)'
  formattype: 'iformat'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;  immval:$imm_val
    TEST_IMM_OP( $inst, $rd, $rs1, $correctval, $rs1_val, $imm_val, $swreg, $offset, $testreg)

andi:
  stride: 1
  rs1_op_data: *all_regs
  rd_op_data: *all_regs
  xlen: [32,64]
  std_op:
  isa: 
    - I
  operation: 'hex((rs1_val & imm_val) & (2**(xlen)-1))'
  rs1_val_data: 'gen_sign_dataset(xlen)+ gen_sp_dataset(xlen,True)'
  imm_val_data: 'gen_sign_dataset(12)+ gen_sp_dataset(12)'
  formattype: 'iformat'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;  immval:$imm_val
    TEST_IMM_OP( $inst, $rd, $rs1, $correctval, $rs1_val, $imm_val, $swreg, $offset, $testreg)

ori:
  stride: 1
  rs1_op_data: *all_regs
  rd_op_data: *all_regs
  xlen: [32,64]
  std_op:
  isa: 
    - I
  operation: 'hex((rs1_val | imm_val) & (2**(xlen)-1))'
  rs1_val_data: 'gen_sign_dataset(xlen)+ gen_sp_dataset(xlen,True)'
  imm_val_data: 'gen_sign_dataset(12)+ gen_sp_dataset(12)'
  formattype: 'iformat'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;  immval:$imm_val
    TEST_IMM_OP( $inst, $rd, $rs1, $correctval, $rs1_val, $imm_val, $swreg, $offset, $testreg)

xori:
  stride: 1
  rs1_op_data: *all_regs
  rd_op_data: *all_regs
  xlen: [32,64]
  std_op:
  isa: 
    - I
  operation: 'hex((rs1_val ^ imm_val) & (2**(xlen)-1))'
  rs1_val_data: 'gen_sign_dataset(xlen)+ gen_sp_dataset(xlen,True)'
  imm_val_data: 'gen_sign_dataset(12)+ gen_sp_dataset(12)'
  formattype: 'iformat'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;  immval:$imm_val
    TEST_IMM_OP( $inst, $rd, $rs1, $correctval, $rs1_val, $imm_val, $swreg, $offset, $testreg)

slli:
  stride: 1
  rs1_op_data: *all_regs
  rd_op_data: *all_regs
  xlen: [32,64]
  std_op:
  isa: 
    - I
  operation: 'hex((rs1_val << imm_val) & (2**(xlen)-1))'
  formattype: 'iformat'
  rs1_val_data: 'gen_sign_dataset(xlen)+ gen_sp_dataset(xlen,True)'
  imm_val_data: 'gen_usign_dataset(ceil(log(xlen,2)))'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;  immval:$imm_val
    TEST_IMM_OP( $inst, $rd, $rs1, $correctval, $rs1_val, $imm_val, $swreg, $offset, $testreg)

srli:
  stride: 1
  rs1_op_data: *all_regs
  rd_op_data: *all_regs
  xlen: [32,64]
  std_op:
  isa: 
    - I
  operation: 'hex((rs1_val & (2**(xlen)-1)) >> imm_val)'
  formattype: 'iformat'
  rs1_val_data: 'gen_sign_dataset(xlen)+ gen_sp_dataset(xlen,True)'
  imm_val_data: 'gen_usign_dataset(ceil(log(xlen,2)))'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;  immval:$imm_val
    TEST_IMM_OP( $inst, $rd, $rs1, $correctval, $rs1_val, $imm_val, $swreg, $offset, $testreg)

srai:
  stride: 1
  rs1_op_data: *all_regs
  rd_op_data: *all_regs
  xlen: [32,64]
  std_op:
  isa: 
    - I
  operation: 'hex(rs1_val >> (imm_val))'
  formattype: 'iformat'
  rs1_val_data: 'gen_sign_dataset(xlen)+ gen_sp_dataset(xlen,True)'
  imm_val_data: 'gen_usign_dataset(ceil(log(xlen,2)))'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;  immval:$imm_val
    TEST_IMM_OP( $inst, $rd, $rs1, $correctval, $rs1_val, $imm_val, $swreg, $offset, $testreg)

slliw:
  stride: 1
  rs1_op_data: *all_regs
  rd_op_data: *all_regs
  xlen: [64]
  std_op:
  isa: 
    - I
  operation: 'hex(sign_extend((rs1_val << imm_val) , 32))'
  formattype: 'iformat'
  rs1_val_data: 'gen_sign_dataset(xlen)+ gen_sp_dataset(xlen,True)'
  imm_val_data: 'gen_usign_dataset(5)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;  immval:$imm_val
    TEST_IMM_OP( $inst, $rd, $rs1, $correctval, $rs1_val, $imm_val, $swreg, $offset, $testreg)

srliw:
  stride: 1
  rs1_op_data: *all_regs
  rd_op_data: *all_regs
  xlen: [64]
  std_op:
  isa: 
    - I
  operation: 'hex(sign_extend((rs1_val & 0xFFFFFFFF) >> imm_val , 32))'
  formattype: 'iformat'
  rs1_val_data: 'gen_sign_dataset(xlen)+ gen_sp_dataset(xlen,True)'
  imm_val_data: 'gen_usign_dataset(5)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;  immval:$imm_val
    TEST_IMM_OP( $inst, $rd, $rs1, $correctval, $rs1_val, $imm_val, $swreg, $offset, $testreg)

sraiw:
  stride: 1
  rs1_op_data: *all_regs
  rd_op_data: *all_regs
  xlen: [64]
  std_op:
  isa: 
    - I
  operation: 'hex(sign_extend((sign_extend(rs1_val,32) >> ((imm_val & 0xfff) %32)) & 0xffffffff, 32))'
  formattype: 'iformat'
  rs1_val_data: 'gen_sign_dataset(xlen)+ gen_sp_dataset(xlen,True)'
  imm_val_data: 'gen_usign_dataset(5)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;  immval:$imm_val
    TEST_IMM_OP( $inst, $rd, $rs1, $correctval, $rs1_val, $imm_val, $swreg, $offset, $testreg)

lui:
  stride: 1
  rd_op_data: *all_regs
  xlen: [32,64]
  std_op:
  isa: 
    - I
  operation: 'hex(sign_extend(imm_val << (12), 32))'
  formattype: 'uformat'
  imm_val_data: 'gen_usign_dataset(20)+ gen_sp_dataset(20,False)'
  template: |-

    // $comment
    // opcode: $inst ; dest:$rd; immval:$imm_val
    TEST_CASE($testreg, $rd, $correctval, $swreg, $offset, $inst $rd,$imm_val)

auipc:
  stride: 1
  rd_op_data: *all_regs
  xlen: [32,64]
  std_op:
  isa: 
    - I
  operation: 'hex(sign_extend(imm_val << (12) ,32))'
  formattype: 'uformat'
  imm_val_data: 'gen_usign_dataset(20)+ gen_sp_dataset(20, False)'
  template: |-

    // $comment
    // opcode: $inst ; dest:$rd; immval:$imm_val
    TEST_AUIPC($inst, $rd, $correctval, $imm_val, $swreg, $offset, $testreg)

beq:
  stride: 1
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  xlen: [32,64]
  std_op:
  isa: 
    - I
  formattype: 'bformat'
  rs1_val_data: 'gen_sign_dataset(xlen) + gen_sp_dataset(xlen,True)'
  rs2_val_data: 'gen_sign_dataset(xlen) + gen_sp_dataset(xlen,True)'
  ea_align_data: '[0,1,2,3]'
  imm_val_data: 'list(filter(lambda x: x%2==0,gen_sign_dataset(12)))'
  template: |-

    // $comment
    // opcode: $inst, op1:$rs1; op2:$rs2; op1val:$rs1_val; op2val:$rs2_val; immval:$imm_val; align:$ea_align
    TEST_BRANCH_OP($inst, $testreg, $rs1, $rs2, $rs1_val, $rs2_val, $imm_val, $label, $swreg, $offset,$ea_align)

bge:
  stride: 1
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  xlen: [32,64]
  std_op:
  isa: 
    - I
  formattype: 'bformat'
  rs1_val_data: 'gen_sign_dataset(xlen)+ gen_sp_dataset(xlen,True)'
  rs2_val_data: 'gen_sign_dataset(xlen)+ gen_sp_dataset(xlen,True)'
  ea_align_data: '[0,1,2,3]'
  imm_val_data: 'list(filter(lambda x: x%2==0,gen_sign_dataset(12)))'
  template: |-

    // $comment
    // opcode: $inst, op1:$rs1; op2:$rs2; op1val:$rs1_val; op2val:$rs2_val; immval:$imm_val; align:$ea_align
    TEST_BRANCH_OP($inst, $testreg, $rs1, $rs2, $rs1_val, $rs2_val, $imm_val, $label, $swreg, $offset,$ea_align)

bgeu:
  stride: 1
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  xlen: [32,64]
  std_op:
  isa: 
    - I
  formattype: 'bformat'
  rs1_val_data: 'gen_usign_dataset(xlen)+ gen_sp_dataset(xlen,False)'
  rs2_val_data: 'gen_usign_dataset(xlen)+ gen_sp_dataset(xlen,False)'
  ea_align_data: '[0,1,2,3]'
  imm_val_data: 'list(filter(lambda x: x%2==0,gen_sign_dataset(12)))'
  template: |-

    // $comment
    // opcode: $inst, op1:$rs1; op2:$rs2; op1val:$rs1_val; op2val:$rs2_val; immval:$imm_val; align:$ea_align
    TEST_BRANCH_OP($inst, $testreg, $rs1, $rs2, $rs1_val, $rs2_val, $imm_val, $label, $swreg, $offset,$ea_align)

blt:
  stride: 1
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  xlen: [32,64]
  std_op:
  isa: 
    - I
  formattype: 'bformat'
  rs1_val_data: 'gen_sign_dataset(xlen)+ gen_sp_dataset(xlen,True)'
  rs2_val_data: 'gen_sign_dataset(xlen)+ gen_sp_dataset(xlen,True)'
  ea_align_data: '[0,1,2,3]'
  imm_val_data: 'list(filter(lambda x: x%2==0,gen_sign_dataset(12)))'
  template: |-

    // $comment
    // opcode: $inst, op1:$rs1; op2:$rs2; op1val:$rs1_val; op2val:$rs2_val; immval:$imm_val; align:$ea_align
    TEST_BRANCH_OP($inst, $testreg, $rs1, $rs2, $rs1_val, $rs2_val, $imm_val, $label, $swreg, $offset,$ea_align)

bltu:
  stride: 1
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  xlen: [32,64]
  std_op:
  isa: 
    - I
  formattype: 'bformat'
  rs1_val_data: 'gen_usign_dataset(xlen)+ gen_sp_dataset(xlen,False)'
  rs2_val_data: 'gen_usign_dataset(xlen)+ gen_sp_dataset(xlen,False)'
  ea_align_data: '[0,1,2,3]'
  imm_val_data: 'list(filter(lambda x: x%2==0,gen_sign_dataset(12)))'
  template: |-

    // $comment
    // opcode: $inst, op1:$rs1; op2:$rs2; op1val:$rs1_val; op2val:$rs2_val; immval:$imm_val; align:$ea_align
    TEST_BRANCH_OP($inst, $testreg, $rs1, $rs2, $rs1_val, $rs2_val, $imm_val, $label, $swreg, $offset,$ea_align)

bne:
  stride: 1
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  xlen: [32,64]
  std_op:
  isa: 
    - I
  formattype: 'bformat'
  rs1_val_data: 'gen_sign_dataset(xlen)+gen_sp_dataset(xlen) '
  rs2_val_data: 'gen_sign_dataset(xlen)+gen_sp_dataset(xlen) '
  ea_align_data: '[0,1,2,3]'
  imm_val_data: 'list(filter(lambda x: x%2==0,gen_sign_dataset(12)))'
  template: |-

    // $comment
    // opcode: $inst, op1:$rs1; op2:$rs2; op1val:$rs1_val; op2val:$rs2_val; immval:$imm_val; align:$ea_align
    TEST_BRANCH_OP($inst, $testreg, $rs1, $rs2, $rs1_val, $rs2_val, $imm_val, $label, $swreg, $offset,$ea_align)

sd:
  stride: 1
  rs1_op_data: *all_regs_mx0
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  xlen: [64]
  std_op:
  isa: 
    - I
  formattype: 'sformat'
  ea_align_data: '[0,1,2,3,4,5,6,7]'
  rs2_val_data: 'gen_sign_dataset(xlen)'
  imm_val_data: 'gen_sign_dataset(12)'
  template: |-

    // $comment
    // opcode: $inst; op1:$rs1; op2:$rs2; op2val:$rs2_val; immval:$imm_val; align:$ea_align
    TEST_STORE($swreg,$testreg,$index,$rs1,$rs2,$rs2_val,$imm_val,$offset,$inst,$ea_align)

sw:
  stride: 1
  rs1_op_data: *all_regs_mx0
  rs2_op_data: *all_regs
  xlen: [32,64]
  std_op:
  isa: 
    - I
  formattype: 'sformat'
  ea_align_data: '[0,1,2,3]'
  rs2_val_data: 'gen_sign_dataset(xlen)'
  imm_val_data: 'gen_sign_dataset(12)'
  template: |-

    // $comment
    // opcode: $inst; op1:$rs1; op2:$rs2; op2val:$rs2_val; immval:$imm_val; align:$ea_align
    TEST_STORE($swreg,$testreg,$index,$rs1,$rs2,$rs2_val,$imm_val,$offset,$inst,$ea_align)

sh:
  stride: 1
  rs1_op_data: *all_regs_mx0
  rs2_op_data: *all_regs
  xlen: [32,64]
  std_op:
  isa: 
    - I
  formattype: 'sformat'
  ea_align_data: '[0,1,2,3]'
  rs2_val_data: 'gen_sign_dataset(xlen)'
  imm_val_data: 'gen_sign_dataset(12)'
  template: |-

    // $comment
    // opcode: $inst; op1:$rs1; op2:$rs2; op2val:$rs2_val; immval:$imm_val; align:$ea_align
    TEST_STORE($swreg,$testreg,$index,$rs1,$rs2,$rs2_val,$imm_val,$offset,$inst,$ea_align)

sb:
  stride: 1
  rs1_op_data: *all_regs_mx0
  rs2_op_data: *all_regs
  xlen: [32,64]
  std_op:
  isa: 
    - I
  formattype: 'sformat'
  ea_align_data: '[0,1,2,3]'
  rs2_val_data: 'gen_sign_dataset(xlen)'
  imm_val_data: 'gen_sign_dataset(12)'
  template: |-

    // $comment
    // opcode: $inst; op1:$rs1; op2:$rs2; op2val:$rs2_val; immval:$imm_val; align:$ea_align
    TEST_STORE($swreg,$testreg,$index,$rs1,$rs2,$rs2_val,$imm_val,$offset,$inst,$ea_align)

ld:
  stride: 1
  rs1_op_data: *all_regs_mx0
  rd_op_data: *all_regs
  isa: 
    - I
  xlen: [64]
  std_op:
  formattype: 'iformat'
  ea_align_data: '[0,1,2,3,4,5,6,7]'
  imm_val_data: 'gen_sign_dataset(12)'
  template: |-

    // $comment
    // opcode:$inst op1:$rs1; dest:$rd; immval:$imm_val; align:$ea_align
    TEST_LOAD($swreg,$testreg,$index,$rs1,$rd,$imm_val,$offset,$inst,$ea_align)

lwu:
  stride: 1
  rs1_op_data: *all_regs_mx0
  rd_op_data: *all_regs
  isa: 
    - I
  xlen: [64]
  std_op:
  formattype: 'iformat'
  ea_align_data: '[0,1,2,3]'
  imm_val_data: 'gen_sign_dataset(12)'
  template: |-

    // $comment
    // opcode:$inst op1:$rs1; dest:$rd; immval:$imm_val; align:$ea_align
    TEST_LOAD($swreg,$testreg,$index,$rs1,$rd,$imm_val,$offset,$inst,$ea_align)

lw:
  stride: 1
  rs1_op_data: *all_regs_mx0 
  rd_op_data: *all_regs
  xlen: [32,64]
  std_op:
  isa: 
    - I
  formattype: 'iformat'
  ea_align_data: '[0,1,2,3]'
  imm_val_data: 'gen_sign_dataset(12)'
  template: |-

    // $comment
    // opcode:$inst op1:$rs1; dest:$rd; immval:$imm_val; align:$ea_align
    TEST_LOAD($swreg,$testreg,$index,$rs1,$rd,$imm_val,$offset,$inst,$ea_align)

lhu:
  stride: 1
  rs1_op_data: *all_regs_mx0
  rd_op_data: *all_regs
  xlen: [32,64]
  std_op:
  isa: 
    - I
  formattype: 'iformat'
  ea_align_data: '[0,1,2,3]'
  imm_val_data: 'gen_sign_dataset(12)'
  template: |-

    // $comment
    // opcode:$inst op1:$rs1; dest:$rd; immval:$imm_val; align:$ea_align
    TEST_LOAD($swreg,$testreg,$index,$rs1,$rd,$imm_val,$offset,$inst,$ea_align)

lh:
  stride: 1
  rs1_op_data: *all_regs_mx0
  rd_op_data: *all_regs
  xlen: [32,64]
  std_op:
  isa: 
    - I
  formattype: 'iformat'
  ea_align_data: '[0,1,2,3]'
  imm_val_data: 'gen_sign_dataset(12)'
  template: |-

    // $comment
    // opcode:$inst op1:$rs1; dest:$rd; immval:$imm_val; align:$ea_align
    TEST_LOAD($swreg,$testreg,$index,$rs1,$rd,$imm_val,$offset,$inst,$ea_align)

lbu:
  stride: 1
  rs1_op_data: *all_regs_mx0
  rd_op_data: *all_regs
  xlen: [32,64]
  std_op:
  isa: 
    - I
  formattype: 'iformat'
  ea_align_data: '[0,1,2,3]'
  imm_val_data: 'gen_sign_dataset(12)'
  template: |-

    // $comment
    // opcode:$inst op1:$rs1; dest:$rd; immval:$imm_val; align:$ea_align
    TEST_LOAD($swreg,$testreg,$index,$rs1,$rd,$imm_val,$offset,$inst,$ea_align)

lb:
  stride: 1
  rs1_op_data: *all_regs_mx0
  rd_op_data: *all_regs
  xlen: [32,64]
  std_op:
  isa: 
    - I
  formattype: 'iformat'
  ea_align_data: '[0,1,2,3]'
  imm_val_data: 'gen_sign_dataset(12)'
  template: |-

    // $comment
    // opcode:$inst op1:$rs1; dest:$rd; immval:$imm_val; align:$ea_align
    TEST_LOAD($swreg,$testreg,$index,$rs1,$rd,$imm_val,$offset,$inst,$ea_align)

jal:
  stride: 1
  rd_op_data: *all_regs
  xlen: [32,64]
  std_op:
  isa: 
    - I
  formattype: 'jformat'
  ea_align_data: '[0,1,2,3]'
  imm_val_data: 'list(filter(lambda x: x%2==0,gen_sign_dataset(20)))'
  template: |-

    // $comment
    // opcode: jal; dest:$rd; immval:$imm_val; align:$ea_align
    TEST_JAL_OP($testreg, $rd, $imm_val, $label, $swreg, $offset,$ea_align)

jalr:
  stride: 1
  rs1_op_data: *all_regs_mx0
  rd_op_data: *all_regs
  xlen: [32,64]
  std_op:
  isa: 
    - I
  formattype: 'iformat'
  ea_align_data: '[0,1,2,3]'
  imm_val_data: 'gen_sign_dataset(12)'
  template: |-

    // $comment
    // opcode: jalr; op1:$rs1; dest:$rd; immval:$imm_val; align:$ea_align
    TEST_JALR_OP($testreg, $rd, $rs1, $imm_val, $swreg, $offset,$ea_align)

mul:
  stride: 1
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  xlen: [32,64]
  std_op:
  isa: 
    - IM
  formattype: 'rformat'
  operation: 'hex((rs1_val * rs2_val) & (2**(xlen)-1))'
  rs1_val_data: 'gen_sign_dataset(xlen) + gen_sp_dataset(xlen,True)'
  rs2_val_data: 'gen_sign_dataset(xlen) + gen_sp_dataset(xlen,True)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

mulh:
  stride: 1
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  xlen: [32,64]
  std_op:
  isa: 
    - IM
  formattype: 'rformat'
  operation: 'hex(((rs1_val * rs2_val)>>xlen) & (2**(xlen)-1))'
  rs1_val_data: 'gen_sign_dataset(xlen) + gen_sp_dataset(xlen,True)'
  rs2_val_data: 'gen_sign_dataset(xlen) + gen_sp_dataset(xlen,True)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

mulhu:
  stride: 1
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  xlen: [32,64]
  std_op:
  isa: 
    - IM
  formattype: 'rformat'
  operation: 'hex(((rs1_val * rs2_val)>>xlen) & (2**(xlen)-1))'
  rs1_val_data: 'gen_usign_dataset(xlen) + gen_sp_dataset(xlen,False)'
  rs2_val_data: 'gen_usign_dataset(xlen) + gen_sp_dataset(xlen,False)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

mulhsu:
  stride: 1
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  xlen: [32,64]
  std_op:
  isa: 
    - IM
  formattype: 'rformat'
  operation: 'hex(((rs1_val * (rs2_val if rs2_val>=0 else int(hex((1<<xlen) + rs2_val),base=16)))>>xlen) & (2**(xlen)-1))'
  rs1_val_data: 'gen_sign_dataset(xlen) + gen_sp_dataset(xlen,True)'
  rs2_val_data: 'gen_usign_dataset(xlen) + gen_sp_dataset(xlen,False)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

div:
  stride: 1
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  xlen: [32,64]
  std_op:
  isa: 
    - IM
  formattype: 'rformat'
  operation:  'hex(int(abs(rs1_val)//abs(rs2_val))) if (rs1_val * rs2_val > 0) else hex(-int(abs(rs1_val)//abs(rs2_val))) if rs2_val != 0 else "0x"+("F"*int(xlen/4))'
  rs1_val_data: 'gen_sign_dataset(xlen) + gen_sp_dataset(xlen,True)'
  rs2_val_data: 'gen_sign_dataset(xlen) + gen_sp_dataset(xlen,True)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

divu:
  stride: 1
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  xlen: [32,64]
  std_op:
  isa: 
    - IM
  formattype: 'rformat'
  operation: 'hex(int(rs1_val // rs2_val) & (2**(xlen)-1)) if rs2_val!=0 else "0x"+("F"*int(xlen/4))'
  rs1_val_data: 'gen_usign_dataset(xlen) + gen_sp_dataset(xlen,False)'
  rs2_val_data: 'gen_usign_dataset(xlen) + gen_sp_dataset(xlen,False)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

rem:
  stride: 1
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  xlen: [32,64]
  std_op:
  isa: 
    - IM
  formattype: 'rformat'
  #  operation: 'hex(rs1_val if rs2_val==0 or (rs1_val<rs2_val and rs2_val<0) else (rs1_val % rs2_val) & (2**(xlen)-1))'
  operation: 'hex(rs1_val) if rs2_val == 0 else hex(int(abs(rs1_val) % abs(rs2_val))) if rs1_val > 0 else hex(-int(abs(rs1_val) % abs(rs2_val)))'
  rs1_val_data: 'gen_sign_dataset(xlen) + gen_sp_dataset(xlen,True)'
  rs2_val_data: 'gen_sign_dataset(xlen) + gen_sp_dataset(xlen,True)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

remu:
  stride: 1
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  xlen: [32,64]
  std_op:
  isa: 
    - IM
  formattype: 'rformat'
  operation: 'hex(rs1_val) if rs2_val == 0 else hex(int(abs(rs1_val) % abs(rs2_val))) '
  rs1_val_data: 'gen_usign_dataset(xlen) + gen_sp_dataset(xlen,False)'
  rs2_val_data: 'gen_usign_dataset(xlen) + gen_sp_dataset(xlen,False)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

mulw:
  stride: 1
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  xlen: [64]
  std_op:
  isa: 
    - IM
  formattype: 'rformat'
  operation: 'hex(sign_extend((rs1_val & 0xFFFFFFFF) * (rs2_val & 0xFFFFFFFF) ,32))'
  rs1_val_data: 'gen_sign_dataset(xlen) + gen_sp_dataset(xlen,True)'
  rs2_val_data: 'gen_sign_dataset(xlen) + gen_sp_dataset(xlen,True)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

divw:
  stride: 1
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  xlen: [64]
  std_op:
  isa: 
    - IM
  formattype: 'rformat'
  #  operation: 'hex(sign_extend(int((rs1_val & 0xFFFFFFFF) // (rs2_val & 0xFFFFFFFF)) ,32)) if (rs2_val&0xFFFFFFFF)!=0 else "0x"+("F"*int(xlen/4))'
  operation: 'hex(sign_extend(int(abs(sign_extend(rs1_val,32))//abs(sign_extend(rs2_val,32))),32)) if (sign_extend(rs1_val,32) * sign_extend(rs2_val,32) > 0) else hex(-int(abs(sign_extend(rs1_val,32))//abs(sign_extend(rs2_val, 32)))) if sign_extend(rs2_val,32) != 0 else "0x"+("F"*int(xlen/4))'
  rs1_val_data: 'gen_sign_dataset(xlen) + gen_sp_dataset(xlen,True)'
  rs2_val_data: 'gen_sign_dataset(xlen) + gen_sp_dataset(xlen,True)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

divuw:
  stride: 1
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  xlen: [64]
  std_op:
  isa: 
    - IM
  formattype: 'rformat'
  operation: 'hex(sign_extend(int((rs1_val & 0xFFFFFFFF) // (rs2_val & 0xFFFFFFFF)) ,32)) if (rs2_val&0xFFFFFFFF)!=0 else "0x"+("F"*int(xlen/4))'
  rs1_val_data: 'gen_usign_dataset(xlen) + gen_sp_dataset(xlen,False)'
  rs2_val_data: 'gen_usign_dataset(xlen) + gen_sp_dataset(xlen,False)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

remw:
  stride: 1
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  xlen: [64]
  std_op:
  isa: 
    - IM
  formattype: 'rformat'
  #  operation: 'hex(sign_extend(((rs1_val & 0xFFFFFFFF) % (rs2_val & 0xFFFFFFFF)) , 32)) if (rs2_val&0xFFFFFFFF)!=0 else hex(rs1_val)'
  operation: 'hex(sign_extend(rs1_val,32)) if (rs2_val&0xffffffff) == 0 else hex(sign_extend(int(abs(sign_extend(rs1_val,32)) % abs(sign_extend(rs2_val,32))),32)) if sign_extend(rs1_val,32) > 0 else hex(-int(abs(sign_extend(rs1_val,32)) % abs(sign_extend(rs2_val,32))))'
  rs1_val_data: 'gen_sign_dataset(xlen) + gen_sp_dataset(xlen,True)'
  rs2_val_data: 'gen_sign_dataset(xlen) + gen_sp_dataset(xlen,True)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

remuw:
  stride: 1
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  xlen: [64]
  std_op:
  isa: 
    - IM
  formattype: 'rformat'
  operation: 'hex(sign_extend((rs1_val & 0xFFFFFFFF) % (rs2_val & 0xFFFFFFFF) , 32)) if (rs2_val&0xFFFFFFFF)!=0 else hex(sign_extend(rs1_val,32))'
  rs1_val_data: 'gen_usign_dataset(xlen) + gen_sp_dataset(xlen,False)'
  rs2_val_data: 'gen_usign_dataset(xlen) + gen_sp_dataset(xlen,False)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

c.mv:
  stride: 1
  rs2_op_data: *all_regs_mx0
  rd_op_data: *all_regs
  xlen: [32,64]
  std_op:
  isa: 
    - IC
  formattype: 'cmvformat'
  operation: 'hex(rs2_val)'
  rs2_val_data: 'gen_sign_dataset(xlen) + gen_sp_dataset(xlen)'
  template: |-

    // $comment
    // opcode: $inst; op2:$rs2; dest:$rd; op2val:$rs2_val
    TEST_CMV_OP( $inst, $rd, $rs2, $correctval, $rs2_val, $swreg, $offset, $testreg)

c.add:
  stride: 1
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs_mx0
  xlen: [32,64]
  std_op:
  isa: 
    - IC
  formattype: 'crformat'
  operation: 'hex((rs1_val + rs2_val) & (2**(xlen)-1))'
  rs1_val_data: 'gen_sign_dataset(xlen)+gen_sp_dataset(xlen,True)'
  rs2_val_data: 'gen_sign_dataset(xlen)+gen_sp_dataset(xlen,True)'
  template: |-

    // $comment
    // opcode: $inst; op1:$rs1; op2:$rs2; op1val:$rs1_val; op2val:$rs2_val
    TEST_CR_OP( $inst, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

c.addw:
  stride: 1
  rs1_op_data: *c_regs
  rs2_op_data: *c_regs
  xlen: [64]
  std_op:
  isa: 
    - IC
  formattype: 'crformat'
  operation: 'hex(sign_extend((rs1_val + rs2_val) ,32))'
  rs1_val_data: 'gen_sign_dataset(xlen)+gen_sp_dataset(xlen)'
  rs2_val_data: 'gen_sign_dataset(xlen)+gen_sp_dataset(xlen)'
  template: |-

    // $comment
    // opcode: $inst; op1:$rs1; op2:$rs2; op1val:$rs1_val; op2val:$rs2_val
    TEST_CR_OP( $inst, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

c.and:
  stride: 1
  rs1_op_data: *c_regs
  rs2_op_data: *c_regs
  xlen: [32,64]
  std_op:
  isa: 
    - IC
  formattype: 'crformat'
  operation: 'hex((rs1_val & rs2_val) & (2**(xlen)-1))'
  rs1_val_data: 'gen_sign_dataset(xlen)+gen_sp_dataset(xlen)'
  rs2_val_data: 'gen_sign_dataset(xlen)+gen_sp_dataset(xlen)'
  template: |-

    // $comment
    // opcode: $inst; op1:$rs1; op2:$rs2; op1val:$rs1_val; op2val:$rs2_val
    TEST_CR_OP( $inst, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

c.or:
  stride: 1
  rs1_op_data: *c_regs
  rs2_op_data: *c_regs
  xlen: [32,64]
  std_op:
  isa: 
    - IC
  formattype: 'crformat'
  operation: 'hex((rs1_val | rs2_val) & (2**(xlen)-1))'
  rs1_val_data: 'gen_sign_dataset(xlen)+gen_sp_dataset(xlen)'
  rs2_val_data: 'gen_sign_dataset(xlen)+gen_sp_dataset(xlen)'
  template: |-

    // $comment
    // opcode: $inst; op1:$rs1; op2:$rs2; op1val:$rs1_val; op2val:$rs2_val
    TEST_CR_OP( $inst, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

c.xor:
  stride: 1
  rs1_op_data: *c_regs
  rs2_op_data: *c_regs
  xlen: [32,64]
  std_op:
  isa: 
    - IC
  formattype: 'crformat'
  operation: 'hex((rs1_val ^ rs2_val) & (2**(xlen)-1))'
  rs1_val_data: 'gen_sign_dataset(xlen)+gen_sp_dataset(xlen)'
  rs2_val_data: 'gen_sign_dataset(xlen)+gen_sp_dataset(xlen)'
  template: |-

    // $comment
    // opcode: $inst; op1:$rs1; op2:$rs2; op1val:$rs1_val; op2val:$rs2_val
    TEST_CR_OP( $inst, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

c.sub:
  stride: 1
  rs1_op_data: *c_regs
  rs2_op_data: *c_regs
  xlen: [32,64]
  std_op:
  isa: 
    - IC
  formattype: 'crformat'
  operation: 'hex((rs1_val - rs2_val) & (2**(xlen)-1))'
  rs1_val_data: 'gen_sign_dataset(xlen)+gen_sp_dataset(xlen)'
  rs2_val_data: 'gen_sign_dataset(xlen)+gen_sp_dataset(xlen)'
  template: |-

    // $comment
    // opcode: $inst; op1:$rs1; op2:$rs2; op1val:$rs1_val; op2val:$rs2_val
    TEST_CR_OP( $inst, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

c.subw:
  stride: 1
  rs1_op_data: *c_regs
  rs2_op_data: *c_regs
  xlen: [64]
  std_op:
  isa: 
    - IC
  formattype: 'crformat'
  operation: 'hex(sign_extend((rs1_val & 0xFFFFFFFF) - (rs2_val & 0xFFFFFFFF) ,32))'
  rs1_val_data: 'gen_sign_dataset(xlen)+gen_sp_dataset(xlen)'
  rs2_val_data: 'gen_sign_dataset(xlen)+gen_sp_dataset(xlen)'
  template: |-

    // $comment
    // opcode: $inst; op1:$rs1; op2:$rs2; op1val:$rs1_val; op2val:$rs2_val
    TEST_CR_OP( $inst, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

c.andi:
  stride: 1
  rs1_op_data: *c_regs
  xlen: [32,64]
  std_op:
  isa: 
    - IC
  formattype: 'cbformat'
  operation: 'hex((rs1_val & imm_val) & (2**(xlen)-1))'
  rs1_val_data: 'gen_sign_dataset(xlen)+gen_sp_dataset(xlen)'
  imm_val_data: 'gen_sign_dataset(6)+gen_sp_dataset(6)'
  template: |-

    // $comment
    // opcode: $inst; op1:$rs1; immval:$imm_val
    TEST_CI_OP( $inst, $rs1, $correctval, $rs1_val, $imm_val, $swreg, $offset, $testreg)

c.nop:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
    - IC
  formattype: 'cjformat'
  imm_val_data: 'gen_sign_dataset(6)'
  template: |-
  
    // $comment
    // opcode:$inst; immval:$imm_val
    TEST_CNOP_OP($inst, $testreg, $imm_val, $swreg, $offset)

c.addi:
  stride: 1
  rd_op_data: *all_regs_mx0
  xlen: [32,64]
  std_op:
  isa: 
    - IC
  formattype: 'ciformat'
  operation: 'hex((rs1_val + imm_val) & (2**(xlen)-1))'
  rs1_val_data: 'gen_sign_dataset(xlen) + gen_sp_dataset(xlen)'
  imm_val_data: 'gen_sign_dataset(6) + gen_sp_dataset(6)'
  template: |-

    // $comment
    // opcode:$inst; op1:$rd; dest:$rd op1val:$rs1_val; immval:$imm_val
    TEST_CI_OP( $inst, $rd, $correctval, $rs1_val, $imm_val, $swreg, $offset, $testreg)

c.addiw:
  stride: 1
  rd_op_data: *all_regs_mx0
  xlen: [64]
  std_op:
  isa: 
    - IC
  formattype: 'ciformat'
  operation: 'hex(sign_extend(((rs1_val & 0xFFFFFFFF) + (imm_val & 0xffffffff)) , 32))'
  rs1_val_data: 'gen_sign_dataset(xlen) + gen_sp_dataset(xlen)'
  imm_val_data: 'gen_sign_dataset(6) + gen_sp_dataset(6)'
  template: |-

    // $comment
    // opcode:$inst; op1:$rd; dest:$rd op1val:$rs1_val; immval:$imm_val
    TEST_CI_OP( $inst, $rd, $correctval, $rs1_val, $imm_val, $swreg, $offset, $testreg)

c.addi16sp:
  stride: 1
  rd_op_data: "['x2']"
  xlen: [32,64]
  std_op:
  isa: 
    - IC
  formattype: 'ciformat'
  operation: 'hex((rs1_val + imm_val) & (2**(xlen)-1))'
  rs1_val_data: 'gen_sign_dataset(xlen)'
  imm_val_data: 'list(filter( lambda x: x!=0 , [ 16*x for x in gen_sign_dataset(6)])) + [496]'
  template: |-

    // $comment
    // opcode:$inst; op1:x2; dest:x2 op1val:$rs1_val; immval:$imm_val
    TEST_CI_OP( $inst, x2, $correctval, $rs1_val, $imm_val, $swreg, $offset, $testreg)

c.addi4spn:
  stride: 1
  rd_op_data: *c_regs
  xlen: [32,64]
  std_op:
  isa: 
    - IC
  formattype: 'ciwformat'
  operation: 'hex(imm_val)'
  imm_val_data: 'list(filter( lambda x: x!=0 , [ 4*x for x in gen_usign_dataset(8)]))'
  template: |-

    // $comment
    // opcode:$inst; dest:$rd; immval:$imm_val
    TEST_CADDI4SPN_OP( $inst, $rd, $correctval, $imm_val, $swreg, $offset, $testreg)

c.slli:
  stride: 1
  rd_op_data: *c_regs
  xlen: [32,64]
  std_op:
  isa: 
    - IC
  formattype: 'ciformat'
  operation: 'hex((rs1_val << imm_val) & (2**(xlen)-1))'
  rs1_val_data: 'gen_sign_dataset(xlen) + gen_sp_dataset(xlen)'
  imm_val_data: 'list(filter(lambda x: x!=0, gen_usign_dataset(ceil(log(xlen,2)))))'
  template: |-

    // $comment
    // opcode:$inst; op1:$rd; dest:$rd op1val:$rs1_val; immval:$imm_val
    TEST_CI_OP( $inst, $rd, $correctval, $rs1_val, $imm_val, $swreg, $offset, $testreg)

c.srli:
  stride: 1
  rs1_op_data: *c_regs
  xlen: [32,64]
  std_op:
  isa: 
    - IC
  formattype: 'cbformat'
  operation: 'hex(((rs1_val & (2**(xlen)-1)) >> imm_val) & (2**(xlen)-1))'
  rs1_val_data: 'gen_sign_dataset(xlen) + gen_sp_dataset(xlen)'
  imm_val_data: 'list(filter(lambda x: x!=0, gen_usign_dataset(ceil(log(xlen,2)))))'
  template: |-

    // $comment
    // opcode:$inst; op1:$rs1; dest:$rs1 op1val:$rs1_val; immval:$imm_val
    TEST_CI_OP( $inst, $rs1, $correctval, $rs1_val, $imm_val, $swreg, $offset, $testreg)

c.srai:
  stride: 1
  rs1_op_data: *c_regs
  xlen: [32,64]
  std_op:
  isa: 
    - IC
  formattype: 'cbformat'
  operation: 'hex(rs1_val >> (imm_val) & (2**(xlen)-1))'
  rs1_val_data: 'gen_sign_dataset(xlen) + gen_sp_dataset(xlen)'
  imm_val_data: 'list(filter(lambda x: x!=0, gen_usign_dataset(ceil(log(xlen,2)))))'
  template: |-

    // $comment
    // opcode:$inst; op1:$rs1; dest:$rs1 op1val:$rs1_val; immval:$imm_val
    TEST_CI_OP( $inst, $rs1, $correctval, $rs1_val, $imm_val, $swreg, $offset, $testreg)

c.li:
  stride: 1
  rd_op_data: *all_regs
  xlen: [32,64]
  std_op:
  isa: 
    - IC
  formattype: 'ciformat'
  operation : 'hex(sign_extend(imm_val,6))'
  imm_val_data: 'gen_sign_dataset(6)'
  template: |-

    // $comment
    // opcode:$inst; dest:$rd; immval:$imm_val
    TEST_CASE($testreg, $rd, $correctval, $swreg, $offset, $inst $rd, $imm_val;)

c.lui:
  stride: 1
  rd_op_data: *all_regs
  xlen: [32,64]
  std_op:
  isa: 
    - IC
  formattype: 'ciformat'
  operation: 'hex(sign_extend(imm_val << 12,32))'
  rs1_val_data: 'gen_sign_dataset(xlen)'
  imm_val_data: 'list(filter(lambda x: x!=0 ,gen_usign_dataset(6)))'
  template: |-

    // $comment
    // opcode:$inst; op1:$rd; dest:$rd op1val:$rs1_val; immval:$imm_val
    TEST_CI_OP( $inst, $rd, $correctval, $rs1_val, $imm_val, $swreg, $offset, $testreg)

c.sw:
  stride: 1
  rs1_op_data: *c_regs
  rs2_op_data: *c_regs
  xlen: [32,64]
  std_op:
  isa: 
    - IC
  formattype: 'csformat'
  rs1_val_data: '[0]'
  rs2_val_data: 'gen_sign_dataset(xlen)'
  imm_val_data: '[x*4 for x in gen_usign_dataset(5)]'
  template: |-

    // $comment
    // opcode:$inst; op1:$rs1; op2:$rs2; op2val:$rs2_val; immval:$imm_val
    TEST_STORE($swreg,$testreg,$index,$rs1,$rs2,$rs2_val,$imm_val,$offset,$inst,0)

c.sd:
  stride: 1
  rs1_op_data: *c_regs
  rs2_op_data: *c_regs
  xlen: [64]
  std_op:
  isa: 
    - IC
  formattype: 'csformat'
  rs1_val_data: '[0]'
  rs2_val_data: 'gen_sign_dataset(xlen)'
  imm_val_data: '[x*8 for x in gen_usign_dataset(5)]'
  template: |-

    // $comment
    // opcode:$inst; op1:$rs1; op2:$rs2; op2val:$rs2_val; immval:$imm_val
    TEST_STORE($swreg,$testreg,$index,$rs1,$rs2,$rs2_val,$imm_val,$offset,$inst,0)

c.ld:
  stride: 1
  rs1_op_data: *c_regs
  rd_op_data: *c_regs 
  xlen: [64]
  std_op:
  isa: 
    - IC
  formattype: 'clformat'
  rs1_val_data: '[0]'
  imm_val_data: '[x*8 for x in gen_usign_dataset(5)]'
  template: |-

    // $comment
    // opcode: $inst; op1:$rs1; dest:$rd; op1val:$rs1_val; immval:$imm_val
    TEST_LOAD($swreg,$testreg,$index,$rs1,$rd,$imm_val,$offset,$inst,$rs1_val)

c.lw:
  stride: 1
  rs1_op_data: *c_regs
  rd_op_data: *c_regs
  xlen: [32,64]
  std_op:
  isa: 
    - IC
  formattype: 'clformat'
  rs1_val_data: '[0]'
  imm_val_data: '[x*4 for x in gen_usign_dataset(5)]'
  template: |-

    // $comment
    // opcode: $inst; op1:$rs1; dest:$rd; immval:$imm_val
    TEST_LOAD($swreg,$testreg,$index,$rs1,$rd,$imm_val,$offset,$inst,0)

c.lwsp:
  stride: 1
  rd_op_data: *all_regs_mx0
  xlen: [32,64]
  std_op:
  isa: 
    - IC
  formattype: 'ciformat'
  imm_val_data: '[x*4 for x in gen_usign_dataset(6)]'
  template: |-

    // $comment
    // opcode: $inst; op1:$rs1; dest:$rd; immval:$imm_val
    TEST_LOAD($swreg,$testreg,$index,$rs1,$rd,$imm_val,$offset,$inst,0)

c.ldsp:
  stride: 1
  rd_op_data: *all_regs_mx0
  xlen: [64]
  std_op:
  isa: 
    - IC
  formattype: 'ciformat'
  imm_val_data: '[x*8 for x in gen_usign_dataset(6)]'
  template: |-

    // $comment
    // opcode: $inst; op1:x2; dest:$rd; immval:$imm_val
    TEST_LOAD($swreg,$testreg,$index,x2,$rd,$imm_val,$offset,$inst,0)

c.swsp:
  stride: 1
  rs2_op_data: *all_regs
  xlen: [32,64]
  std_op:
  isa: 
    - IC
  formattype: 'cssformat'
  rs2_val_data: 'gen_sign_dataset(xlen)'
  imm_val_data: '[x*4 for x in gen_usign_dataset(6)]'
  template: |-

    // $comment
    // opcode:$inst; op1:x2; op2:$rs2; op2val:$rs2_val; immval:$imm_val
    TEST_STORE($swreg,$testreg,$index,x2,$rs2,$rs2_val,$imm_val,$offset,$inst,0)

c.sdsp:
  stride: 1
  rs2_op_data: *all_regs
  xlen: [64]
  std_op:
  isa: 
    - IC
  formattype: 'cssformat'
  rs2_val_data: 'gen_sign_dataset(xlen)'
  imm_val_data: '[x*8 for x in gen_usign_dataset(6)]'
  template: |-

    // $comment
    // opcode:$inst; op1:x2; op2:$rs2; op2val:$rs2_val; immval:$imm_val
    TEST_STORE($swreg,$testreg,$index,x2,$rs2,$rs2_val,$imm_val,$offset,$inst,0)

c.beqz:
  stride: 1
  rs1_op_data: *c_regs
  xlen: [32,64]
  std_op:
  isa: 
    - IC
  formattype: 'cbformat'
  rs1_val_data: 'gen_sign_dataset(xlen) + gen_sp_dataset(xlen)'
  imm_val_data: 'list(filter(lambda x: (x >=4 and x<250) or (x<=-4 and x>=-250),[x*2 for x in gen_sign_dataset(8)]))'
  template: |-

    // $comment
    // opcode:$inst; op1:$rs1; op1val:$rs1_val; immval:$imm_val
    TEST_CBRANCH_OP($inst, $testreg, $rs1, $rs1_val, $imm_val, $label, $swreg, $offset)

c.bnez:
  stride: 1
  rs1_op_data: *c_regs
  xlen: [32,64]
  std_op:
  isa: 
    - IC
  formattype: 'cbformat'
  rs1_val_data: 'gen_sign_dataset(xlen)+ gen_sp_dataset(xlen)'
  imm_val_data: 'list(filter(lambda x: (x >=4 and x<250) if x>0 else (x<=-4 and x>=-250),[x*2 for x in gen_sign_dataset(8)]))'
  template: |-

    // $comment
    // opcode: $inst; op1:$rs1; op1val:$rs1_val; immval:$imm_val
    TEST_CBRANCH_OP($inst, $testreg, $rs1, $rs1_val, $imm_val, $label, $swreg, $offset)

c.j:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
    - IC
  formattype: 'cjformat'
  imm_val_data: 'list(filter(lambda x: (x >=4 and x<2030) if x>0 else (x<=-4 and x> -2030 ),[x*2 for x in gen_sign_dataset(11)]))'
  template: |-

    // $comment
    // opcode:$inst; immval:$imm_val
    TEST_CJ_OP($inst, $testreg, $imm_val, $label, $swreg, $offset)

c.jal:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
    - IC
  formattype: 'cbformat'
  imm_val_data: 'list(filter(lambda x: (x >=4 and x<2030) if x>0 else (x<=-4 and x> -2030 ),[x*2 for x in gen_sign_dataset(11)]))'
  template: |-

    // $comment
    // opcode:$inst; immval:$imm_val
    TEST_CJAL_OP($inst, $testreg, $imm_val, $label, $swreg, $offset)

c.jr:
  stride: 1
  rs1_op_data: *all_regs_mx0
  xlen: [32,64]
  std_op:
  isa: 
    - IC
  formattype: 'crformat'
  template: |-

    // $comment
    // opcode: c.jr; op1:$rs1
    TEST_CJR_OP($testreg, $rs1, $swreg, $offset)

c.jalr:
  stride: 1
  rs1_op_data: *all_regs_mx0
  xlen: [32,64]
  std_op:
  isa: 
    - IC
  formattype: 'crformat'
  template: |-

    // $comment
    // opcode:c.jalr; op1:$rs1
    TEST_CJALR_OP($testreg, $rs1, $swreg, $offset)

fadd.s:
  stride: 2
  xlen: [32,64]
  isa: 
    - IF
  flen: [32]
  std_op:
  formattype: 'frformat'
  rs1_op_data: *all_fregs
  rs2_op_data: *all_fregs
  rd_op_data: *all_fregs
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val; op2val:$rs2_val; valaddr_reg:$valaddr_reg; val_offset:$val_offset; rmval:$rm_val; correctval:$correctval; testreg:$testreg
    TEST_FPRR_OP($inst, $rd, $rs1, $rs2, $rm_val, $correctval, $valaddr_reg, $val_offset, $flagreg, $swreg, $offset, $testreg)
    
fadd.d:
  stride: 2
  xlen: [32,64]
  isa: 
    - IFD
  flen: [64]
  std_op:
  formattype: 'frformat'
  rs1_op_data: *all_fregs
  rs2_op_data: *all_fregs
  rd_op_data: *all_fregs
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val; op2val:$rs2_val; valaddr_reg:$valaddr_reg; val_offset:$val_offset; rmval:$rm_val; correctval:$correctval; testreg:$testreg
    TEST_FPRR_OP($inst, $rd, $rs1, $rs2, $rm_val, $correctval, $valaddr_reg, $val_offset, $flagreg, $swreg, $offset, $testreg)

fsub.s:
  stride: 2
  xlen: [32,64]
  isa: 
    - IF
  flen: [32]
  std_op:
  formattype: 'frformat'
  rs1_op_data: *all_fregs
  rs2_op_data: *all_fregs
  rd_op_data: *all_fregs
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val; op2val:$rs2_val; valaddr_reg:$valaddr_reg; val_offset:$val_offset; rmval:$rm_val; correctval:$correctval; testreg:$testreg
    TEST_FPRR_OP($inst, $rd, $rs1, $rs2, $rm_val, $correctval, $valaddr_reg, $val_offset, $flagreg, $swreg, $offset, $testreg)
    
fsub.d:
  stride: 2
  xlen: [32,64]
  isa: 
    - IFD
  flen: [64]
  std_op:
  formattype: 'frformat'
  rs1_op_data: *all_fregs
  rs2_op_data: *all_fregs
  rd_op_data: *all_fregs
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val; op2val:$rs2_val; valaddr_reg:$valaddr_reg; val_offset:$val_offset; rmval:$rm_val; correctval:$correctval; testreg:$testreg
    TEST_FPRR_OP($inst, $rd, $rs1, $rs2, $rm_val, $correctval, $valaddr_reg, $val_offset, $flagreg, $swreg, $offset, $testreg)
    
fmul.s:
  stride: 2
  xlen: [32,64]
  isa: 
    - IF
  flen: [32]
  std_op:
  formattype: 'frformat'
  rs1_op_data: *all_fregs
  rs2_op_data: *all_fregs
  rd_op_data: *all_fregs
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val; op2val:$rs2_val; valaddr_reg:$valaddr_reg; val_offset:$val_offset; rmval:$rm_val; correctval:$correctval; testreg:$testreg
    TEST_FPRR_OP($inst, $rd, $rs1, $rs2, $rm_val, $correctval, $valaddr_reg, $val_offset, $flagreg, $swreg, $offset, $testreg)
    
fmul.d:
  stride: 2
  xlen: [32,64]
  isa: 
    - IFD
  flen: [64]
  std_op:
  formattype: 'frformat'
  rs1_op_data: *all_fregs
  rs2_op_data: *all_fregs
  rd_op_data: *all_fregs
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val; op2val:$rs2_val; valaddr_reg:$valaddr_reg; val_offset:$val_offset; rmval:$rm_val; correctval:$correctval; testreg:$testreg
    TEST_FPRR_OP($inst, $rd, $rs1, $rs2, $rm_val, $correctval, $valaddr_reg, $val_offset, $flagreg, $swreg, $offset, $testreg)
    
fdiv.s:
  stride: 2
  xlen: [32,64]
  isa: 
    - IF
  flen: [32]
  std_op:
  formattype: 'frformat'
  rs1_op_data: *all_fregs
  rs2_op_data: *all_fregs
  rd_op_data: *all_fregs
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val; op2val:$rs2_val; valaddr_reg:$valaddr_reg; val_offset:$val_offset; rmval:$rm_val; correctval:$correctval; testreg:$testreg
    TEST_FPRR_OP($inst, $rd, $rs1, $rs2, $rm_val, $correctval, $valaddr_reg, $val_offset, $flagreg, $swreg, $offset, $testreg)
    
fdiv.d:
  stride: 2
  xlen: [32,64]
  isa: 
    - IFD
  flen: [64]
  std_op:
  formattype: 'frformat'
  rs1_op_data: *all_fregs
  rs2_op_data: *all_fregs
  rd_op_data: *all_fregs
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val; op2val:$rs2_val; valaddr_reg:$valaddr_reg; val_offset:$val_offset; rmval:$rm_val; correctval:$correctval; testreg:$testreg
    TEST_FPRR_OP($inst, $rd, $rs1, $rs2, $rm_val, $correctval, $valaddr_reg, $val_offset, $flagreg, $swreg, $offset, $testreg)
    
fsqrt.s:
  stride: 2
  xlen: [32,64]
  isa: 
    - IF
  flen: [32]
  std_op:
  formattype: 'fsrformat'
  rs1_op_data: *all_fregs
  rd_op_data: *all_fregs
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val; valaddr_reg:$valaddr_reg; val_offset:$val_offset; rmval:$rm_val; correctval:$correctval; testreg:$testreg
    TEST_FPSR_OP($inst, $rd, $rs1, $rm_val, $correctval, $valaddr_reg, $val_offset, $flagreg, $swreg, $offset, $testreg)
    
fsqrt.d:
  stride: 2
  xlen: [32,64]
  isa: 
    - IFD
  flen: [64]
  std_op:
  formattype: 'fsrformat'
  rs1_op_data: *all_fregs
  rd_op_data: *all_fregs
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val; valaddr_reg:$valaddr_reg; val_offset:$val_offset; rmval:$rm_val; correctval:$correctval; testreg:$testreg
    TEST_FPSR_OP($inst, $rd, $rs1, $rm_val, $correctval, $valaddr_reg, $val_offset, $flagreg, $swreg, $offset, $testreg)
    
fmadd.s:
  stride: 2
  xlen: [32,64]
  isa: 
    - IF
  flen: [32]
  std_op:
  formattype: 'fr4format'
  rs1_op_data: *all_fregs
  rs2_op_data: *all_fregs
  rs3_op_data: *all_fregs
  rd_op_data: *all_fregs
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; op3:$rs3; dest:$rd; op1val:$rs1_val; op2val:$rs2_val; op3val:$rs3_val; valaddr_reg:$valaddr_reg; val_offset:$val_offset; rmval:$rm_val; testreg:$testreg
    TEST_FPR4_OP($inst, $rd, $rs1, $rs2, $rs3, $rm_val, $correctval, $valaddr_reg, $val_offset, $flagreg, $swreg, $offset, $testreg)
    
fmadd.d:
  stride: 2
  xlen: [32,64]
  isa: 
    - IFD
  flen: [64]
  std_op:
  formattype: 'fr4format'
  rs1_op_data: *all_fregs
  rs2_op_data: *all_fregs
  rs3_op_data: *all_fregs
  rd_op_data: *all_fregs
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; op3:$rs3; dest:$rd; op1val:$rs1_val; op2val:$rs2_val; op3val:$rs3_val; valaddr_reg:$valaddr_reg; val_offset:$val_offset; rmval:$rm_val; testreg:$testreg
    TEST_FPR4_OP($inst, $rd, $rs1, $rs2, $rs3, $rm_val, $correctval, $valaddr_reg, $val_offset, $flagreg, $swreg, $offset, $testreg)
    
fmsub.s:
  stride: 2
  xlen: [32,64]
  isa: 
    - IF
  flen: [32]
  std_op:
  formattype: 'fr4format'
  rs1_op_data: *all_fregs
  rs2_op_data: *all_fregs
  rs3_op_data: *all_fregs
  rd_op_data: *all_fregs
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; op3:$rs3; dest:$rd; op1val:$rs1_val; op2val:$rs2_val; op3val:$rs3_val; valaddr_reg:$valaddr_reg; val_offset:$val_offset; rmval:$rm_val; testreg:$testreg
    TEST_FPR4_OP($inst, $rd, $rs1, $rs2, $rs3, $rm_val, $correctval, $valaddr_reg, $val_offset, $flagreg, $swreg, $offset, $testreg)
    
fmsub.d:
  stride: 2
  xlen: [32,64]
  isa: 
    - IFD
  flen: [64]
  std_op:
  formattype: 'fr4format'
  rs1_op_data: *all_fregs
  rs2_op_data: *all_fregs
  rs3_op_data: *all_fregs
  rd_op_data: *all_fregs
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; op3:$rs3; dest:$rd; op1val:$rs1_val; op2val:$rs2_val; op3val:$rs3_val; valaddr_reg:$valaddr_reg; val_offset:$val_offset; rmval:$rm_val; testreg:$testreg
    TEST_FPR4_OP($inst, $rd, $rs1, $rs2, $rs3, $rm_val, $correctval, $valaddr_reg, $val_offset, $flagreg, $swreg, $offset, $testreg)
    
fnmadd.s:
  stride: 2
  xlen: [32,64]
  isa: 
    - IF
  flen: [32]
  std_op:
  formattype: 'fr4format'
  rs1_op_data: *all_fregs
  rs2_op_data: *all_fregs
  rs3_op_data: *all_fregs
  rd_op_data: *all_fregs
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; op3:$rs3; dest:$rd; op1val:$rs1_val; op2val:$rs2_val; op3val:$rs3_val; valaddr_reg:$valaddr_reg; val_offset:$val_offset; rmval:$rm_val; testreg:$testreg
    TEST_FPR4_OP($inst, $rd, $rs1, $rs2, $rs3, $rm_val, $correctval, $valaddr_reg, $val_offset, $flagreg, $swreg, $offset, $testreg)
    
fnmadd.d:
  stride: 2
  xlen: [32,64]
  isa: 
    - IFD
  flen: [64]
  std_op:
  formattype: 'fr4format'
  rs1_op_data: *all_fregs
  rs2_op_data: *all_fregs
  rs3_op_data: *all_fregs
  rd_op_data: *all_fregs
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; op3:$rs3; dest:$rd; op1val:$rs1_val; op2val:$rs2_val; op3val:$rs3_val; valaddr_reg:$valaddr_reg; val_offset:$val_offset; rmval:$rm_val; testreg:$testreg
    TEST_FPR4_OP($inst, $rd, $rs1, $rs2, $rs3, $rm_val, $correctval, $valaddr_reg, $val_offset, $flagreg, $swreg, $offset, $testreg)
    
fnmsub.s:
  stride: 2
  xlen: [32,64]
  isa: 
    - IF
  flen: [32,64]
  std_op:
  formattype: 'fr4format'
  rs1_op_data: *all_fregs
  rs2_op_data: *all_fregs
  rs3_op_data: *all_fregs
  rd_op_data: *all_fregs
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; op3:$rs3; dest:$rd; op1val:$rs1_val; op2val:$rs2_val; op3val:$rs3_val; valaddr_reg:$valaddr_reg; val_offset:$val_offset; rmval:$rm_val; testreg:$testreg
    TEST_FPR4_OP($inst, $rd, $rs1, $rs2, $rs3, $rm_val, $correctval, $valaddr_reg, $val_offset, $flagreg, $swreg, $offset, $testreg)
    
fnmsub.d:
  stride: 2
  xlen: [32,64]
  isa: 
    - IFD
  flen: [64]
  std_op:
  formattype: 'fr4format'
  rs1_op_data: *all_fregs
  rs2_op_data: *all_fregs
  rs3_op_data: *all_fregs
  rd_op_data: *all_fregs
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; op3:$rs3; dest:$rd; op1val:$rs1_val; op2val:$rs2_val; op3val:$rs3_val; valaddr_reg:$valaddr_reg; val_offset:$val_offset; rmval:$rm_val; testreg:$testreg
    TEST_FPR4_OP($inst, $rd, $rs1, $rs2, $rs3, $rm_val, $correctval, $valaddr_reg, $val_offset, $flagreg, $swreg, $offset, $testreg)

fsgnj.s:
  stride: 2
  xlen: [32,64]
  isa: 
    - IF
  flen: [32,64]
  std_op:
  formattype: 'frformat'
  rs1_op_data: *all_fregs
  rs2_op_data: *all_fregs
  rd_op_data: *all_fregs
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val; op2val:$rs2_val; valaddr_reg:$valaddr_reg; val_offset:$val_offset; rmval:$rm_val; correctval:$correctval; testreg:$testreg
    TEST_FPRR_OP($inst, $rd, $rs1, $rs2, $rm_val, $correctval, $valaddr_reg, $val_offset, $flagreg, $swreg, $offset, $testreg)
    
fsgnj.d:
  stride: 2
  xlen: [32,64]
  isa: 
    - IFD
  flen: [64]
  std_op:
  formattype: 'frformat'
  rs1_op_data: *all_fregs
  rs2_op_data: *all_fregs
  rd_op_data: *all_fregs
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val; op2val:$rs2_val; valaddr_reg:$valaddr_reg; val_offset:$val_offset; rmval:$rm_val; correctval:$correctval; testreg:$testreg
    TEST_FPRR_OP($inst, $rd, $rs1, $rs2, $rm_val, $correctval, $valaddr_reg, $val_offset, $flagreg, $swreg, $offset, $testreg)
    
fsgnjn.s:
  stride: 2
  xlen: [32,64]
  isa: 
    - IF
  flen: [32,64]
  std_op:
  formattype: 'frformat'
  rs1_op_data: *all_fregs
  rs2_op_data: *all_fregs
  rd_op_data: *all_fregs
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val; op2val:$rs2_val; valaddr_reg:$valaddr_reg; val_offset:$val_offset; rmval:$rm_val; correctval:$correctval; testreg:$testreg
    TEST_FPRR_OP($inst, $rd, $rs1, $rs2, $rm_val, $correctval, $valaddr_reg, $val_offset, $flagreg, $swreg, $offset, $testreg)
    
fsgnjn.d:
  stride: 2
  xlen: [32,64]
  isa: 
    - IFD
  flen: [64]
  std_op:
  formattype: 'frformat'
  rs1_op_data: *all_fregs
  rs2_op_data: *all_fregs
  rd_op_data: *all_fregs
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val; op2val:$rs2_val; valaddr_reg:$valaddr_reg; val_offset:$val_offset; rmval:$rm_val; correctval:$correctval; testreg:$testreg
    TEST_FPRR_OP($inst, $rd, $rs1, $rs2, $rm_val, $correctval, $valaddr_reg, $val_offset, $flagreg, $swreg, $offset, $testreg)
    
fsgnjx.s:
  stride: 2
  xlen: [32,64]
  isa: 
    - IF
  flen: [32,64]
  std_op:
  formattype: 'frformat'
  rs1_op_data: *all_fregs
  rs2_op_data: *all_fregs
  rd_op_data: *all_fregs
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val; op2val:$rs2_val; valaddr_reg:$valaddr_reg; val_offset:$val_offset; rmval:$rm_val; correctval:$correctval; testreg:$testreg
    TEST_FPRR_OP($inst, $rd, $rs1, $rs2, $rm_val, $correctval, $valaddr_reg, $val_offset, $flagreg, $swreg, $offset, $testreg)
    
fsgnjx.d:
  stride: 2
  xlen: [32,64]
  isa: 
    - IFD
  flen: [64]
  std_op:
  formattype: 'frformat'
  rs1_op_data: *all_fregs
  rs2_op_data: *all_fregs
  rd_op_data: *all_fregs
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val; op2val:$rs2_val; valaddr_reg:$valaddr_reg; val_offset:$val_offset; rmval:$rm_val; correctval:$correctval; testreg:$testreg
    TEST_FPRR_OP($inst, $rd, $rs1, $rs2, $rm_val, $correctval, $valaddr_reg, $val_offset, $flagreg, $swreg, $offset, $testreg)
    
fmin.s:
  stride: 2
  xlen: [32,64]
  isa: 
    - IF
  flen: [32,64]
  std_op:
  formattype: 'frformat'
  rs1_op_data: *all_fregs
  rs2_op_data: *all_fregs
  rd_op_data: *all_fregs
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val; op2val:$rs2_val; valaddr_reg:$valaddr_reg; val_offset:$val_offset; rmval:$rm_val; correctval:$correctval; testreg:$testreg
    TEST_FPRR_OP($inst, $rd, $rs1, $rs2, $rm_val, $correctval, $valaddr_reg, $val_offset, $flagreg, $swreg, $offset, $testreg)
    
fmin.d:
  stride: 2
  xlen: [32,64]
  isa: 
    - IFD
  flen: [64]
  std_op:
  formattype: 'frformat'
  rs1_op_data: *all_fregs
  rs2_op_data: *all_fregs
  rd_op_data: *all_fregs
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val; op2val:$rs2_val; valaddr_reg:$valaddr_reg; val_offset:$val_offset; rmval:$rm_val; correctval:$correctval; testreg:$testreg
    TEST_FPRR_OP($inst, $rd, $rs1, $rs2, $rm_val, $correctval, $valaddr_reg, $val_offset, $flagreg, $swreg, $offset, $testreg)
    
fmax.s:
  stride: 2
  xlen: [32,64]
  isa: 
    - IF
  flen: [32,64]
  std_op:
  formattype: 'frformat'
  rs1_op_data: *all_fregs
  rs2_op_data: *all_fregs
  rd_op_data: *all_fregs
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val; op2val:$rs2_val; valaddr_reg:$valaddr_reg; val_offset:$val_offset; rmval:$rm_val; correctval:$correctval; testreg:$testreg
    TEST_FPRR_OP($inst, $rd, $rs1, $rs2, $rm_val, $correctval, $valaddr_reg, $val_offset, $flagreg, $swreg, $offset, $testreg)
    
fmax.d:
  stride: 2
  xlen: [32,64]
  isa: 
    - IFD
  flen: [64]
  std_op:
  formattype: 'frformat'
  rs1_op_data: *all_fregs
  rs2_op_data: *all_fregs
  rd_op_data: *all_fregs
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val; op2val:$rs2_val; valaddr_reg:$valaddr_reg; val_offset:$val_offset; rmval:$rm_val; correctval:$correctval; testreg:$testreg
    TEST_FPRR_OP($inst, $rd, $rs1, $rs2, $rm_val, $correctval, $valaddr_reg, $val_offset, $flagreg, $swreg, $offset, $testreg)
    
feq.s:
  stride: 2
  xlen: [32,64]
  isa: 
    - IF
  flen: [32,64]
  std_op:
  formattype: 'frformat'
  rs1_op_data: *all_fregs
  rs2_op_data: *all_fregs
  rd_op_data: *all_regs
  template: |-
    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val; op2val:$rs2_val; valaddr_reg:$valaddr_reg; val_offset:$val_offset; correctval:$correctval; testreg:$testreg
    TEST_FCMP_OP($inst, $rd, $rs1, $rs2, $correctval, $valaddr_reg, $val_offset, $flagreg, $swreg, $offset, $testreg)
    
feq.d:
  stride: 2
  xlen: [32,64]
  isa: 
    - IFD
  flen: [64]
  std_op:
  formattype: 'frformat'
  rs1_op_data: *all_fregs
  rs2_op_data: *all_fregs
  rd_op_data: *all_regs
  template: |-
    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val; op2val:$rs2_val; valaddr_reg:$valaddr_reg; val_offset:$val_offset; correctval:$correctval; testreg:$testreg
    TEST_FCMP_OP($inst, $rd, $rs1, $rs2, $correctval, $valaddr_reg, $val_offset, $flagreg, $swreg, $offset, $testreg)
    
flt.s:
  stride: 2
  xlen: [32,64]
  isa: 
    - IF
  flen: [32,64]
  std_op:
  formattype: 'frformat'
  rs1_op_data: *all_fregs
  rs2_op_data: *all_fregs
  rd_op_data: *all_regs
  template: |-
    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val; op2val:$rs2_val; valaddr_reg:$valaddr_reg; val_offset:$val_offset; correctval:$correctval; testreg:$testreg
    TEST_FCMP_OP($inst, $rd, $rs1, $rs2, $correctval, $valaddr_reg, $val_offset, $flagreg, $swreg, $offset, $testreg)
    
flt.d:
  stride: 2
  xlen: [32,64]
  isa: 
    - IFD
  flen: [64]
  std_op:
  formattype: 'frformat'
  rs1_op_data: *all_fregs
  rs2_op_data: *all_fregs
  rd_op_data: *all_regs
  template: |-
    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val; op2val:$rs2_val; valaddr_reg:$valaddr_reg; val_offset:$val_offset; correctval:$correctval; testreg:$testreg
    TEST_FCMP_OP($inst, $rd, $rs1, $rs2, $correctval, $valaddr_reg, $val_offset, $flagreg, $swreg, $offset, $testreg)
    
fle.s:
  stride: 2
  xlen: [32,64]
  isa: 
    - IF
  flen: [32,64]
  std_op:
  formattype: 'frformat'
  rs1_op_data: *all_fregs
  rs2_op_data: *all_fregs
  rd_op_data: *all_regs
  template: |-
    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val; op2val:$rs2_val; valaddr_reg:$valaddr_reg; val_offset:$val_offset; correctval:$correctval; testreg:$testreg
    TEST_FCMP_OP($inst, $rd, $rs1, $rs2, $correctval, $valaddr_reg, $val_offset, $flagreg, $swreg, $offset, $testreg)
    
fle.d:
  stride: 2
  xlen: [32,64]
  isa: 
    - IFD
  flen: [64]
  std_op:
  formattype: 'frformat'
  rs1_op_data: *all_fregs
  rs2_op_data: *all_fregs
  rd_op_data: *all_regs
  template: |-
    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val; op2val:$rs2_val; valaddr_reg:$valaddr_reg; val_offset:$val_offset; correctval:$correctval; testreg:$testreg
    TEST_FCMP_OP($inst, $rd, $rs1, $rs2, $correctval, $valaddr_reg, $val_offset, $flagreg, $swreg, $offset, $testreg)
    
fmv.w.x:
  stride: 2
  xlen: [32,64]
  isa: 
    - IF
  flen: [32]
  std_op:
  formattype: 'fsrformat'
  rs1_op_data: *all_regs
  rd_op_data: *all_fregs
  template: |-
    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val; valaddr_reg:$valaddr_reg; val_offset:$val_offset; rmval:$rm_val; correctval:$correctval; testreg:$testreg
    TEST_FPIO_OP($inst, $rd, $rs1, $rm_val, $correctval, $valaddr_reg, $val_offset, $flagreg, $swreg, $offset, $testreg)
    
fmv.x.w:
  stride: 2
  xlen: [32,64]
  isa: 
    - IF
  flen: [32,64]
  std_op:
  formattype: 'fsrformat'
  rs1_op_data: *all_fregs
  rd_op_data: *all_regs
  template: |-
    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val; valaddr_reg:$valaddr_reg; val_offset:$val_offset; rmval:$rm_val; correctval:$correctval; testreg:$testreg
    TEST_FPID_OP($inst, $rd, $rs1, $rm_val, $correctval, $valaddr_reg, $val_offset, $flagreg, $swreg, $offset, $testreg)
    
fcvt.w.s:
  stride: 2
  xlen: [32,64]
  isa: 
    - IF
  flen: [32]
  std_op:
  formattype: 'fsrformat'
  rs1_op_data: *all_fregs
  rd_op_data: *all_regs
  template: |-
    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val; valaddr_reg:$valaddr_reg; val_offset:$val_offset; rmval:$rm_val; correctval:$correctval; testreg:$testreg
    TEST_FPID_OP($inst, $rd, $rs1, $rm_val, $correctval, $valaddr_reg, $val_offset, $flagreg, $swreg, $offset, $testreg)
    
fcvt.w.d:
  stride: 2
  xlen: [32,64]
  isa: 
    - IFD
  flen: [64]
  std_op:
  formattype: 'fsrformat'
  rs1_op_data: *all_fregs
  rd_op_data: *all_regs
  template: |-
    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val; valaddr_reg:$valaddr_reg; val_offset:$val_offset; rmval:$rm_val; correctval:$correctval; testreg:$testreg
    TEST_FPID_OP($inst, $rd, $rs1, $rm_val, $correctval, $valaddr_reg, $val_offset, $flagreg, $swreg, $offset, $testreg)
    
fcvt.wu.s:
  stride: 2
  xlen: [32,64]
  isa: 
    - IF
  flen: [32]
  std_op:
  formattype: 'fsrformat'
  rs1_op_data: *all_fregs
  rd_op_data: *all_regs
  template: |-
    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val; valaddr_reg:$valaddr_reg; val_offset:$val_offset; rmval:$rm_val; correctval:$correctval; testreg:$testreg
    TEST_FPID_OP($inst, $rd, $rs1, $rm_val, $correctval, $valaddr_reg, $val_offset, $flagreg, $swreg, $offset, $testreg)

fcvt.wu.d:
  stride: 2
  xlen: [32,64]
  isa: 
    - IFD
  flen: [64]
  std_op:
  formattype: 'fsrformat'
  rs1_op_data: *all_fregs
  rd_op_data: *all_regs
  template: |-
    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val; valaddr_reg:$valaddr_reg; val_offset:$val_offset; rmval:$rm_val; correctval:$correctval; testreg:$testreg
    TEST_FPID_OP($inst, $rd, $rs1, $rm_val, $correctval, $valaddr_reg, $val_offset, $flagreg, $swreg, $offset, $testreg)
    
fcvt.l.d:
  stride: 2
  xlen: [64]
  isa: 
    - IFD
  flen: [64]
  std_op:
  formattype: 'fsrformat'
  rs1_op_data: *all_fregs
  rd_op_data: *all_regs
  template: |-
    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val; valaddr_reg:$valaddr_reg; val_offset:$val_offset; rmval:$rm_val; correctval:$correctval; testreg:$testreg
    TEST_FPID_OP($inst, $rd, $rs1, $rm_val, $correctval, $valaddr_reg, $val_offset, $flagreg, $swreg, $offset, $testreg)

fcvt.lu.d:
  stride: 2
  xlen: [64]
  isa: 
    - IFD
  flen: [64]
  std_op:
  formattype: 'fsrformat'
  rs1_op_data: *all_fregs
  rd_op_data: *all_regs
  template: |-
    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val; valaddr_reg:$valaddr_reg; val_offset:$val_offset; rmval:$rm_val; correctval:$correctval; testreg:$testreg
    TEST_FPID_OP($inst, $rd, $rs1, $rm_val, $correctval, $valaddr_reg, $val_offset, $flagreg, $swreg, $offset, $testreg)
    
fmv.x.d:
  stride: 2
  xlen: [64]
  isa: 
    - IFD
  flen: [64]
  std_op:
  formattype: 'fsrformat'
  rs1_op_data: *all_fregs
  rd_op_data: *all_regs
  template: |-
    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val; valaddr_reg:$valaddr_reg; val_offset:$val_offset; rmval:$rm_val; correctval:$correctval; testreg:$testreg
    TEST_FPID_OP($inst, $rd, $rs1, $rm_val, $correctval, $valaddr_reg, $val_offset, $flagreg, $swreg, $offset, $testreg)
    
fcvt.s.d:
  stride: 2
  xlen: [32,64]
  isa: 
    - IFD
  flen: [64]
  std_op:
  formattype: 'fsrformat'
  rs1_op_data: *all_fregs
  rd_op_data: *all_fregs
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val; valaddr_reg:$valaddr_reg; val_offset:$val_offset; rmval:$rm_val; correctval:$correctval; testreg:$testreg
    TEST_FPSR_OP($inst, $rd, $rs1, $rm_val, $correctval, $valaddr_reg, $val_offset, $flagreg, $swreg, $offset, $testreg)
    
fcvt.d.s:
  stride: 2
  xlen: [32,64]
  isa: 
    - IFD
  flen: [64]
  std_op:
  formattype: 'fsrformat'
  rs1_op_data: *all_fregs
  rd_op_data: *all_fregs
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val; valaddr_reg:$valaddr_reg; val_offset:$val_offset; rmval:$rm_val; correctval:$correctval; testreg:$testreg
    TEST_FPSR_OP($inst, $rd, $rs1, $rm_val, $correctval, $valaddr_reg, $val_offset, $flagreg, $swreg, $offset, $testreg)  
    
fcvt.s.w:
  stride: 2
  xlen: [32,64]
  isa: 
    - IF
  flen: [32]
  std_op:
  formattype: 'fsrformat'
  rs1_op_data: *all_regs
  rd_op_data: *all_fregs
  template: |-
    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val; valaddr_reg:$valaddr_reg; val_offset:$val_offset; rmval:$rm_val; correctval:$correctval; testreg:$testreg
    TEST_FPIO_OP($inst, $rd, $rs1, $rm_val, $correctval, $valaddr_reg, $val_offset, $flagreg, $swreg, $offset, $testreg)

fcvt.s.wu:
  stride: 2
  xlen: [32,64]
  isa: 
    - IF
  flen: [32,64]
  std_op:
  formattype: 'fsrformat'
  rs1_op_data: *all_regs
  rd_op_data: *all_fregs
  template: |-
    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val; valaddr_reg:$valaddr_reg; val_offset:$val_offset; rmval:$rm_val; correctval:$correctval; testreg:$testreg
    TEST_FPIO_OP($inst, $rd, $rs1, $rm_val, $correctval, $valaddr_reg, $val_offset, $flagreg, $swreg, $offset, $testreg)
 
fcvt.d.w:
  stride: 2
  xlen: [32,64]
  isa: 
    - IFD
  flen: [64]
  std_op:
  formattype: 'fsrformat'
  rs1_op_data: *all_regs
  rd_op_data: *all_fregs
  template: |-
    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val; valaddr_reg:$valaddr_reg; val_offset:$val_offset; rmval:$rm_val; correctval:$correctval; testreg:$testreg
    TEST_FPIO_OP($inst, $rd, $rs1, $rm_val, $correctval, $valaddr_reg, $val_offset, $flagreg, $swreg, $offset, $testreg)

fcvt.d.wu:
  stride: 2
  xlen: [32,64]
  isa: 
    - IFD
  flen: [64]
  std_op:
  formattype: 'fsrformat'
  rs1_op_data: *all_regs
  rd_op_data: *all_fregs
  template: |-
    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val; valaddr_reg:$valaddr_reg; val_offset:$val_offset; rmval:$rm_val; correctval:$correctval; testreg:$testreg
    TEST_FPIO_OP($inst, $rd, $rs1, $rm_val, $correctval, $valaddr_reg, $val_offset, $flagreg, $swreg, $offset, $testreg)
    
fcvt.d.l:
  stride: 2
  xlen: [64]
  isa: 
    - IFD
  flen: [64]
  std_op:
  formattype: 'fsrformat'
  rs1_op_data: *all_regs
  rd_op_data: *all_fregs
  template: |-
    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val; valaddr_reg:$valaddr_reg; val_offset:$val_offset; rmval:$rm_val; correctval:$correctval; testreg:$testreg
    TEST_FPIO_OP($inst, $rd, $rs1, $rm_val, $correctval, $valaddr_reg, $val_offset, $flagreg, $swreg, $offset, $testreg)

fcvt.d.lu:
  stride: 2
  xlen: [64]
  isa: 
    - IFD
  flen: [64]
  std_op:
  formattype: 'fsrformat'
  rs1_op_data: *all_regs
  rd_op_data: *all_fregs
  template: |-
    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val; valaddr_reg:$valaddr_reg; val_offset:$val_offset; rmval:$rm_val; correctval:$correctval; testreg:$testreg
    TEST_FPIO_OP($inst, $rd, $rs1, $rm_val, $correctval, $valaddr_reg, $val_offset, $flagreg, $swreg, $offset, $testreg)

fmv.d.x:
  stride: 2
  xlen: [64]
  isa: 
    - IFD
  flen: [64]
  std_op:
  formattype: 'fsrformat'
  rs1_op_data: *all_regs
  rd_op_data: *all_fregs
  template: |-
    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val; valaddr_reg:$valaddr_reg; val_offset:$val_offset; rmval:$rm_val; correctval:$correctval; testreg:$testreg
    TEST_FPIO_OP($inst, $rd, $rs1, $rm_val, $correctval, $valaddr_reg, $val_offset, $flagreg, $swreg, $offset, $testreg)
    
fclass.s:
  stride: 2
  xlen: [32,64]
  isa: 
    - IF
  std_op:
  flen: [32]
  formattype: 'fsrformat'
  rs1_op_data: *all_fregs
  rd_op_data: *all_regs
  template: |-
    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val; valaddr_reg:$valaddr_reg; val_offset:$val_offset; rmval:$rm_val; correctval:$correctval; testreg:$testreg
    TEST_FPID_OP($inst, $rd, $rs1, $rm_val, $correctval, $valaddr_reg, $val_offset, $flagreg, $swreg, $offset, $testreg)
   
fclass.d:
  stride: 2
  xlen: [32, 64]
  isa: 
    - IFD
  flen: [64]
  std_op:
  formattype: 'fsrformat'
  rs1_op_data: *all_fregs
  rd_op_data: *all_regs
  template: |-
    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val; valaddr_reg:$valaddr_reg; val_offset:$val_offset; rmval:$rm_val; correctval:$correctval; testreg:$testreg
    TEST_FPID_OP($inst, $rd, $rs1, $rm_val, $correctval, $valaddr_reg, $val_offset, $flagreg, $swreg, $offset, $testreg)

fsw:
  stride: 2
  rs1_op_data: *all_regs_mx0
  rs2_op_data: *all_fregs
  xlen: [32,64]
  isa: 
    - IF
  std_op:
  flen: [32]
  formattype: 'sformat'
  ea_align_data: '[0,1,2,3]'
  rs2_val_data: 'gen_sign_dataset(xlen)'
  imm_val_data: 'gen_sign_dataset(12)'
  template: |-
    // $comment
    // opcode: $inst; op1:$rs1; op2:$rs2; op2val:$rs2_val; immval:$imm_val; align:$ea_align; flagreg:$flagreg;
    TEST_STORE_F($swreg,$testreg,$index,$rs1,$rs2,$rs2_val,$imm_val,$offset,$inst,$ea_align,$flagreg)
    
flw:
  stride: 2
  rs1_op_data: *all_regs_mx0 
  rd_op_data: *all_fregs
  xlen: [32,64]
  std_op:
  isa: 
    - IF
  flen: [32]
  formattype: 'iformat'
  ea_align_data: '[0,1,2,3]'
  imm_val_data: 'gen_sign_dataset(12)'
  template: |-
    // $comment
    // opcode:$inst op1:$rs1; dest:$rd; immval:$imm_val; align:$ea_align; flagreg:$flag_reg
    TEST_LOAD_F($swreg,$testreg,$index,$rs1,$rd,$imm_val,$offset,$inst,$ea_align,$flagreg)
    
fsd:
  stride: 2
  rs1_op_data: *all_regs_mx0
  rs2_op_data: *all_fregs
  std_op:
  xlen: [32,64]
  isa: 
    - IFD
  flen: [64]
  formattype: 'sformat'
  ea_align_data: '[0,1,2,3]'
  rs2_val_data: 'gen_sign_dataset(xlen)'
  imm_val_data: 'gen_sign_dataset(12)'
  template: |-
    // $comment
    // opcode: $inst; op1:$rs1; op2:$rs2; op2val:$rs2_val; immval:$imm_val; align:$ea_align; flagreg:$flagreg;
    TEST_STORE_F($swreg,$testreg,$index,$rs1,$rs2,$rs2_val,$imm_val,$offset,$inst,$ea_align,$flagreg)
    
fld:
  stride: 2
  rs1_op_data: *all_regs_mx0 
  rd_op_data: *all_fregs
  xlen: [32,64]
  std_op:
  isa: 
    - IFD
  flen: [64]
  formattype: 'iformat'
  ea_align_data: '[0,1,2,3]'
  imm_val_data: 'gen_sign_dataset(12)'
  template: |-
    // $comment
    // opcode:$inst op1:$rs1; dest:$rd; immval:$imm_val; align:$ea_align; flagreg:$flag_reg
    TEST_LOAD_F($swreg,$testreg,$index,$rs1,$rd,$imm_val,$offset,$inst,$ea_align,$flagreg)
    
fcvt.l.s:
  stride: 2
  xlen: [64]
  std_op:
  isa: 
    - IF
  flen: [32,64]
  formattype: 'fsrformat'
  rs1_op_data: *all_fregs
  rd_op_data: *all_regs
  template: |-
    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val; valaddr_reg:$valaddr_reg; val_offset:$val_offset; rmval:$rm_val; correctval:$correctval; testreg:$testreg
    TEST_FPID_OP($inst, $rd, $rs1, $rm_val, $correctval, $valaddr_reg, $val_offset, $flagreg, $swreg, $offset, $testreg)
    
fcvt.lu.s:
  stride: 2
  xlen: [64]
  isa: 
    - IF
  flen: [32,64]
  std_op:
  formattype: 'fsrformat'
  rs1_op_data: *all_fregs
  rd_op_data: *all_regs
  template: |-
    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val; valaddr_reg:$valaddr_reg; val_offset:$val_offset; rmval:$rm_val; correctval:$correctval; testreg:$testreg
    TEST_FPID_OP($inst, $rd, $rs1, $rm_val, $correctval, $valaddr_reg, $val_offset, $flagreg, $swreg, $offset, $testreg)
    
fcvt.s.l:
  stride: 2
  xlen: [64]
  isa: 
    - IF
  std_op:
  flen: [32,64]
  formattype: 'fsrformat'
  rs1_op_data: *all_regs
  rd_op_data: *all_fregs
  template: |-
    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val; valaddr_reg:$valaddr_reg; val_offset:$val_offset; rmval:$rm_val; correctval:$correctval; testreg:$testreg
    TEST_FPIO_OP($inst, $rd, $rs1, $rm_val, $correctval, $valaddr_reg, $val_offset, $flagreg, $swreg, $offset, $testreg)
 
fcvt.s.lu:
  stride: 2
  xlen: [64]
  isa: 
    - IF
  flen: [32,64]
  std_op:
  formattype: 'fsrformat'
  rs1_op_data: *all_regs
  rd_op_data: *all_fregs
  template: |-
    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val; valaddr_reg:$valaddr_reg; val_offset:$val_offset; rmval:$rm_val; correctval:$correctval; testreg:$testreg
    TEST_FPIO_OP($inst, $rd, $rs1, $rm_val, $correctval, $valaddr_reg, $val_offset, $flagreg, $swreg, $offset, $testreg)
        
aes32dsi:
  stride: 1
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  xlen: [32,64]
  std_op:
  isa: 
    - IK
  formattype: 'bsformat'
  template: |-

    // $comment
    // opcode: $inst; rd:$rd; op1:$rs1; op2:$rs2; op1val:$rs1_val; op2val:$rs2_val; immval:$imm_val
    TEST_RI_OP($inst, $rd, $rs1, $rs2, $imm_val, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)
    
aes32dsmi:
  stride: 1
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  xlen: [32,64]
  std_op:
  isa: 
    - IK
  formattype: 'bsformat'
  template: |-

    // $comment
    // opcode: $inst; rd:$rd; op1:$rs1; op2:$rs2; op1val:$rs1_val; op2val:$rs2_val; immval:$imm_val
    TEST_RI_OP($inst, $rd, $rs1, $rs2, $imm_val, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)
    
aes32esi:
  stride: 1
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  xlen: [32,64]
  std_op:
  isa: 
    - IK
  formattype: 'bsformat'
  template: |-

    // $comment
    // opcode: $inst; rd:$rd; op1:$rs1; op2:$rs2; op1val:$rs1_val; op2val:$rs2_val; immval:$imm_val
    TEST_RI_OP($inst, $rd, $rs1, $rs2, $imm_val, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)
    
aes32esmi:
  stride: 1
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  xlen: [32,64]
  std_op:
  isa: 
    - IK
  formattype: 'bsformat'
  template: |-

    // $comment
    // opcode: $inst; rd:$rd; op1:$rs1; op2:$rs2; op1val:$rs1_val; op2val:$rs2_val; immval:$imm_val
    TEST_RI_OP($inst, $rd, $rs1, $rs2, $imm_val, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)
    
sm4ed:
  stride: 1
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  xlen: [32,64]
  std_op:
  isa: 
    - I_Zks
  formattype: 'bsformat'
  template: |-

    // $comment
    // opcode: $inst; rd:$rd; op1:$rs1; op2:$rs2; op1val:$rs1_val; op2val:$rs2_val; immval:$imm_val
    TEST_RI_OP($inst, $rd, $rs1, $rs2, $imm_val, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)
    
sm4ks:
  stride: 1
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  xlen: [32,64]
  std_op:
  isa: 
    - I_Zks
  formattype: 'bsformat'
  template: |-

    // $comment
    // opcode: $inst; rd:$rd; op1:$rs1; op2:$rs2; op1val:$rs1_val; op2val:$rs2_val; immval:$imm_val
    TEST_RI_OP($inst, $rd, $rs1, $rs2, $imm_val, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

sha256sig0:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
    - IK
  formattype: 'kformat'
  rs1_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_val_data: 'gen_sign_dataset(xlen)+gen_usign_dataset(xlen)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;
    li $rs1, $rs1_val
    sha256sig0 $rd, $rs1
    sw $rd, $offset($swreg)
    RVMODEL_IO_ASSERT_GPR_EQ($testreg, $rd, $correctval)
    
sha256sig1:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
    - IK
  formattype: 'kformat'
  rs1_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_val_data: 'gen_sign_dataset(xlen)+gen_usign_dataset(xlen)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;
    li $rs1, $rs1_val
    sha256sig1 $rd, $rs1
    sw $rd, $offset($swreg)
    RVMODEL_IO_ASSERT_GPR_EQ($testreg, $rd, $correctval)
    
sha256sum0:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
    - IK
  formattype: 'kformat'
  rs1_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_val_data: 'gen_sign_dataset(xlen)+gen_usign_dataset(xlen)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;
    li $rs1, $rs1_val
    sha256sum0 $rd, $rs1
    sw $rd, $offset($swreg)
    RVMODEL_IO_ASSERT_GPR_EQ($testreg, $rd, $correctval)

sha256sum1:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
    - IK
  formattype: 'kformat'
  rs1_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_val_data: 'gen_sign_dataset(xlen)+gen_usign_dataset(xlen)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;
    li $rs1, $rs1_val
    sha256sum1 $rd, $rs1
    sw $rd, $offset($swreg)
    RVMODEL_IO_ASSERT_GPR_EQ($testreg, $rd, $correctval)

sm3p0:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
    - I_Zks
  formattype: 'kformat'
  rs1_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_val_data: 'gen_sign_dataset(xlen)+gen_usign_dataset(xlen)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;
    li $rs1, $rs1_val
    sm3p0 $rd, $rs1
    sw $rd, $offset($swreg)
    RVMODEL_IO_ASSERT_GPR_EQ($testreg, $rd, $correctval)

sm3p1:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
    - I_Zks
  formattype: 'kformat'
  rs1_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_val_data: 'gen_sign_dataset(xlen)+gen_usign_dataset(xlen)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;
    li $rs1, $rs1_val
    sm3p1 $rd, $rs1
    sw $rd, $offset($swreg)
    RVMODEL_IO_ASSERT_GPR_EQ($testreg, $rd, $correctval)

sha512sig0h:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
    - IK
  formattype: 'rformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_val_data: 'gen_sign_dataset(xlen)+gen_usign_dataset(xlen)'
  rs2_val_data: 'gen_sign_dataset(xlen)+gen_usign_dataset(xlen)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

sha512sig0l:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
    - IK
  formattype: 'rformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_val_data: 'gen_sign_dataset(xlen)+gen_usign_dataset(xlen)'
  rs2_val_data: 'gen_sign_dataset(xlen)+gen_usign_dataset(xlen)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)    
    
sha512sig1h:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
    - IK
  formattype: 'rformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_val_data: 'gen_sign_dataset(xlen)+gen_usign_dataset(xlen)'
  rs2_val_data: 'gen_sign_dataset(xlen)+gen_usign_dataset(xlen)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)    

sha512sig1l:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
    - IK
  formattype: 'rformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_val_data: 'gen_sign_dataset(xlen)+gen_usign_dataset(xlen)'
  rs2_val_data: 'gen_sign_dataset(xlen)+gen_usign_dataset(xlen)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)
    
sha512sum0r:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
    - IK
  formattype: 'rformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_val_data: 'gen_sign_dataset(xlen)+gen_usign_dataset(xlen)'
  rs2_val_data: 'gen_sign_dataset(xlen)+gen_usign_dataset(xlen)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)
    
sha512sum1r:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
    - IK
  formattype: 'rformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_val_data: 'gen_sign_dataset(xlen)+gen_usign_dataset(xlen)'
  rs2_val_data: 'gen_sign_dataset(xlen)+gen_usign_dataset(xlen)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

rol:
  stride: 1
  xlen: [32,64]
  std_op:
  operation: 'hex((rs1_val << (rs2_val%xlen)) & (2**(xlen)-1))'
  isa: 
    - IB
    - IK
    - IZbb
    - IZbkb
    - IZkn
    - IZks
  formattype: 'rformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_val_data: 'gen_sign_dataset(xlen) + gen_sp_dataset(xlen,True)'
  rs2_val_data: 'gen_sign_dataset(xlen) + gen_sp_dataset(xlen,True)'

  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)
    
rev.b:
  stride: 1
  xlen: [32,64]
  std_op: grevi
  isa: 
    - I
  formattype: 'kformat'
  rs1_op_data: *all_regs
  rd_op_data: *all_regs
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;
    li $rs1, $rs1_val
    grevi $rd, $rs1, 7
    sw $rd, $offset($swreg)
    RVMODEL_IO_ASSERT_GPR_EQ($testreg, $rd, $correctval)
    
zip:
  stride: 1
  xlen: [32, 64]
  std_op: shfli
  isa: 
    - I
  formattype: 'kformat'
  rs1_op_data: *all_regs
  rd_op_data: *all_regs
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;
    li $rs1, $rs1_val
    shfli $rd, $rs1, 15
    sw $rd, $offset($swreg)
    RVMODEL_IO_ASSERT_GPR_EQ($testreg, $rd, $correctval)

unzip:
  stride: 1
  xlen: [32, 64]
  std_op: unshfli
  isa: 
    - I
  formattype: 'kformat'
  rs1_op_data: *all_regs
  rd_op_data: *all_regs
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;
    li $rs1, $rs1_val
    unshfli $rd, $rs1, 15
    sw $rd, $offset($swreg)
    RVMODEL_IO_ASSERT_GPR_EQ($testreg, $rd, $correctval)

pack:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
    - IK
    - IZbb
    - IZk
    - IZbkb
    - IZkn
    - IZks
  formattype: 'rformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

packu:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
    - I
  formattype: 'rformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

packh:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
    - IK
    - IZbb
    - IZk
    - IZbkb
    - IZkn
    - IZks
  formattype: 'rformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

xperm.n:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
    - I
  formattype: 'rformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

xperm.b:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
    - I
  formattype: 'rformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

aes64ds:
  stride: 1
  xlen: [64]
  std_op:
  isa: 
    - IK
  formattype: 'rformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)
    
aes64dsm:
  stride: 1
  xlen: [64]
  std_op:
  isa: 
    - IK
  formattype: 'rformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)
    
aes64es:
  stride: 1
  xlen: [64]
  std_op:
  isa: 
    - IK
  formattype: 'rformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)
    
aes64esm:
  stride: 1
  xlen: [64]
  std_op:
  isa: 
    - IK
  formattype: 'rformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)
    
aes64ks1i:
  stride: 1
  xlen: [64]
  std_op:
  isa: 
    - IK
  formattype: 'iformat'
  rs1_op_data: *all_regs
  rd_op_data: *all_regs
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;  immval:$imm_val
    TEST_IMM_OP( $inst, $rd, $rs1, $correctval, $rs1_val, $imm_val, $swreg, $offset, $testreg)
    
aes64ks2:
  stride: 1
  xlen: [64]
  std_op:
  isa: 
    - IK
  formattype: 'rformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_val_data: 'gen_sign_dataset(xlen)+gen_usign_dataset(xlen)'
  rs2_val_data: 'gen_sign_dataset(xlen)+gen_usign_dataset(xlen)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)
    
sha512sig0:
  stride: 1
  xlen: [64]
  std_op:
  isa: 
    - IK
  formattype: 'kformat'
  rs1_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_val_data: 'gen_sign_dataset(xlen)+gen_usign_dataset(xlen)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;
    li $rs1, $rs1_val
    sha512sig0 $rd, $rs1
    sw $rd, $offset($swreg)
    RVMODEL_IO_ASSERT_GPR_EQ($testreg, $rd, $correctval)

sha512sig1:
  stride: 1
  xlen: [64]
  std_op:
  isa: 
    - IK
  formattype: 'kformat'
  rs1_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_val_data: 'gen_sign_dataset(xlen)+gen_usign_dataset(xlen)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;
    li $rs1, $rs1_val
    sha512sig1 $rd, $rs1
    sw $rd, $offset($swreg)
    RVMODEL_IO_ASSERT_GPR_EQ($testreg, $rd, $correctval)
    
sha512sum0:
  stride: 1
  xlen: [64]
  std_op:
  isa: 
    - IK
  formattype: 'kformat'
  rs1_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_val_data: 'gen_sign_dataset(xlen)+gen_usign_dataset(xlen)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;
    li $rs1, $rs1_val
    sha512sum0 $rd, $rs1
    sw $rd, $offset($swreg)
    RVMODEL_IO_ASSERT_GPR_EQ($testreg, $rd, $correctval)
    
sha512sum1:
  stride: 1
  xlen: [64]
  std_op:
  isa: 
    - IK
  formattype: 'kformat'
  rs1_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_val_data: 'gen_sign_dataset(xlen)+gen_usign_dataset(xlen)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;
    li $rs1, $rs1_val
    sha512sum1 $rd, $rs1
    sw $rd, $offset($swreg)
    RVMODEL_IO_ASSERT_GPR_EQ($testreg, $rd, $correctval)
    
aes64im:
  stride: 1
  xlen: [64]
  std_op:
  isa: 
    - IK
  formattype: 'kformat'
  rs1_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_val_data: 'gen_sign_dataset(xlen)+gen_usign_dataset(xlen)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;
    li $rs1, $rs1_val
    aes64im $rd, $rs1
    sw $rd, $offset($swreg)
    RVMODEL_IO_ASSERT_GPR_EQ($testreg, $rd, $correctval)
    
rolw:
  stride: 1
  xlen: [64]
  std_op:
  isa: 
    - IB
    - IK
    - IZbb
    - IZbkb
    - IZkn
    - IZks
  formattype: 'rformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)
    
rev8.w:
  stride: 1
  xlen: [64]
  std_op: grevi
  isa: 
    - I
  formattype: 'kformat'
  rs1_op_data: *all_regs
  rd_op_data: *all_regs
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;
    li $rs1, $rs1_val
    grevi  $rd, $rs1, 24
    sw $rd, $offset($swreg)
    RVMODEL_IO_ASSERT_GPR_EQ($testreg, $rd, $correctval)

packw:
  stride: 1
  xlen: [64]
  std_op:
  isa: 
    - IK
    - IZbb
    - IZk
    - IZbkb
    - IZkn
    - IZks
  formattype: 'rformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

packuw:
  stride: 1
  xlen: [64]
  std_op:
  isa: 
    - I
  formattype: 'rformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

add.uw:
  stride: 1
  xlen: [64]
  std_op:
  isa: 
    - IB
    - IZba
  formattype: 'rformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_val_data: 'gen_bitmanip_dataset(xlen,False)+gen_usign_dataset(xlen)'
  rs2_val_data: 'gen_bitmanip_dataset(xlen,False)+gen_usign_dataset(xlen)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)
    
sh1add:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
    - IB
    - IZba
  formattype: 'rformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_val_data: 'gen_sign_dataset(xlen) + gen_bitmanip_dataset(xlen,True)'
  rs2_val_data: 'gen_sign_dataset(xlen) + gen_bitmanip_dataset(xlen,True)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)
    
sh1add.uw:
  stride: 1
  xlen: [64]
  std_op:
  isa: 
    - IB
    - IZba
  formattype: 'rformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_val_data: 'gen_usign_dataset(xlen) + gen_bitmanip_dataset(xlen,False)'
  rs2_val_data: 'gen_usign_dataset(xlen) + gen_bitmanip_dataset(xlen,False)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)
    
sh2add:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
    - IB
    - IZba
  formattype: 'rformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_val_data: 'gen_sign_dataset(xlen)+gen_bitmanip_dataset(xlen)'
  rs2_val_data: 'gen_sign_dataset(xlen)+gen_bitmanip_dataset(xlen)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)
    
sh2add.uw:
  stride: 1
  xlen: [64]
  std_op:
  isa: 
    - IB
    - IZba
  formattype: 'rformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_val_data: 'gen_usign_dataset(xlen) + gen_bitmanip_dataset(xlen,False)'
  rs2_val_data: 'gen_usign_dataset(xlen) + gen_bitmanip_dataset(xlen,False)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)
    
sh3add:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
    - IB
    - IZba
  formattype: 'rformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_val_data: 'gen_sign_dataset(xlen)+gen_bitmanip_dataset(xlen)'
  rs2_val_data: 'gen_sign_dataset(xlen)+gen_bitmanip_dataset(xlen)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)
    
sh3add.uw:
  stride: 1
  xlen: [64]
  std_op:
  isa: 
    - IB
    - IZba
  formattype: 'rformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_val_data: 'gen_usign_dataset(xlen) + gen_bitmanip_dataset(xlen,False)'
  rs2_val_data: 'gen_usign_dataset(xlen) + gen_bitmanip_dataset(xlen,False)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)
    
slli.uw:
  stride: 1
  xlen: [64]
  std_op:
  isa: 
    - IB
    - IZba
  formattype: 'iformat'
  rs1_op_data: *all_regs
  rd_op_data: *all_regs
  operation: 'hex(sign_extend((rs1_val << imm_val) , 32))'
  rs1_val_data: 'gen_usign_dataset(xlen)+ gen_bitmanip_dataset(xlen,False)'
  imm_val_data: 'gen_usign_dataset(5)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;  immval:$imm_val
    TEST_IMM_OP( $inst, $rd, $rs1, $correctval, $rs1_val, $imm_val, $swreg, $offset, $testreg)

andn:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
    - IB
    - IK
    - IZbb
    - IZbkb
    - IZkn
    - IZks
  formattype: 'rformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  operation: 'hex((rs1_val & rs2_val) & (2**(xlen)-1))'
  rs1_val_data: 'gen_usign_dataset(xlen) + gen_bitmanip_dataset(xlen,False)'
  rs2_val_data: 'gen_usign_dataset(xlen) + gen_bitmanip_dataset(xlen,False)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

# 3.1.1. 16-bit Addition & Subtraction Instructions

add16:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_sign_dataset(16)'
  rs1_h1_val_data: 'gen_sign_dataset(16)'
  rs1_h2_val_data: 'gen_sign_dataset(16)'
  rs1_h3_val_data: 'gen_sign_dataset(16)'
  rs2_h0_val_data: 'gen_sign_dataset(16)'
  rs2_h1_val_data: 'gen_sign_dataset(16)'
  rs2_h2_val_data: 'gen_sign_dataset(16)'
  rs2_h3_val_data: 'gen_sign_dataset(16)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

radd16:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_sign_dataset(16)'
  rs1_h1_val_data: 'gen_sign_dataset(16)'
  rs1_h2_val_data: 'gen_sign_dataset(16)'
  rs1_h3_val_data: 'gen_sign_dataset(16)'
  rs2_h0_val_data: 'gen_sign_dataset(16)'
  rs2_h1_val_data: 'gen_sign_dataset(16)'
  rs2_h2_val_data: 'gen_sign_dataset(16)'
  rs2_h3_val_data: 'gen_sign_dataset(16)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

uradd16:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_usign_dataset(16)'
  rs1_h1_val_data: 'gen_usign_dataset(16)'
  rs1_h2_val_data: 'gen_usign_dataset(16)'
  rs1_h3_val_data: 'gen_usign_dataset(16)'
  rs2_h0_val_data: 'gen_usign_dataset(16)'
  rs2_h1_val_data: 'gen_usign_dataset(16)'
  rs2_h2_val_data: 'gen_usign_dataset(16)'
  rs2_h3_val_data: 'gen_usign_dataset(16)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

kadd16:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_sign_dataset(16)'
  rs1_h1_val_data: 'gen_sign_dataset(16)'
  rs1_h2_val_data: 'gen_sign_dataset(16)'
  rs1_h3_val_data: 'gen_sign_dataset(16)'
  rs2_h0_val_data: 'gen_sign_dataset(16)'
  rs2_h1_val_data: 'gen_sign_dataset(16)'
  rs2_h2_val_data: 'gen_sign_dataset(16)'
  rs2_h3_val_data: 'gen_sign_dataset(16)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

ukadd16:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_usign_dataset(16)'
  rs1_h1_val_data: 'gen_usign_dataset(16)'
  rs1_h2_val_data: 'gen_usign_dataset(16)'
  rs1_h3_val_data: 'gen_usign_dataset(16)'
  rs2_h0_val_data: 'gen_usign_dataset(16)'
  rs2_h1_val_data: 'gen_usign_dataset(16)'
  rs2_h2_val_data: 'gen_usign_dataset(16)'
  rs2_h3_val_data: 'gen_usign_dataset(16)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

sub16:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_sign_dataset(16)'
  rs1_h1_val_data: 'gen_sign_dataset(16)'
  rs1_h2_val_data: 'gen_sign_dataset(16)'
  rs1_h3_val_data: 'gen_sign_dataset(16)'
  rs2_h0_val_data: 'gen_sign_dataset(16)'
  rs2_h1_val_data: 'gen_sign_dataset(16)'
  rs2_h2_val_data: 'gen_sign_dataset(16)'
  rs2_h3_val_data: 'gen_sign_dataset(16)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)


rsub16:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_sign_dataset(16)'
  rs1_h1_val_data: 'gen_sign_dataset(16)'
  rs1_h2_val_data: 'gen_sign_dataset(16)'
  rs1_h3_val_data: 'gen_sign_dataset(16)'
  rs2_h0_val_data: 'gen_sign_dataset(16)'
  rs2_h1_val_data: 'gen_sign_dataset(16)'
  rs2_h2_val_data: 'gen_sign_dataset(16)'
  rs2_h3_val_data: 'gen_sign_dataset(16)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)


ursub16:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_usign_dataset(16)'
  rs1_h1_val_data: 'gen_usign_dataset(16)'
  rs1_h2_val_data: 'gen_usign_dataset(16)'
  rs1_h3_val_data: 'gen_usign_dataset(16)'
  rs2_h0_val_data: 'gen_usign_dataset(16)'
  rs2_h1_val_data: 'gen_usign_dataset(16)'
  rs2_h2_val_data: 'gen_usign_dataset(16)'
  rs2_h3_val_data: 'gen_usign_dataset(16)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

ksub16:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_sign_dataset(16)'
  rs1_h1_val_data: 'gen_sign_dataset(16)'
  rs1_h2_val_data: 'gen_sign_dataset(16)'
  rs1_h3_val_data: 'gen_sign_dataset(16)'
  rs2_h0_val_data: 'gen_sign_dataset(16)'
  rs2_h1_val_data: 'gen_sign_dataset(16)'
  rs2_h2_val_data: 'gen_sign_dataset(16)'
  rs2_h3_val_data: 'gen_sign_dataset(16)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

uksub16:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_usign_dataset(16)'
  rs1_h1_val_data: 'gen_usign_dataset(16)'
  rs1_h2_val_data: 'gen_usign_dataset(16)'
  rs1_h3_val_data: 'gen_usign_dataset(16)'
  rs2_h0_val_data: 'gen_usign_dataset(16)'
  rs2_h1_val_data: 'gen_usign_dataset(16)'
  rs2_h2_val_data: 'gen_usign_dataset(16)'
  rs2_h3_val_data: 'gen_usign_dataset(16)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

cras16:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_sign_dataset(16)'
  rs1_h1_val_data: 'gen_sign_dataset(16)'
  rs1_h2_val_data: 'gen_sign_dataset(16)'
  rs1_h3_val_data: 'gen_sign_dataset(16)'
  rs2_h0_val_data: 'gen_sign_dataset(16)'
  rs2_h1_val_data: 'gen_sign_dataset(16)'
  rs2_h2_val_data: 'gen_sign_dataset(16)'
  rs2_h3_val_data: 'gen_sign_dataset(16)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

rcras16:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_sign_dataset(16)'
  rs1_h1_val_data: 'gen_sign_dataset(16)'
  rs1_h2_val_data: 'gen_sign_dataset(16)'
  rs1_h3_val_data: 'gen_sign_dataset(16)'
  rs2_h0_val_data: 'gen_sign_dataset(16)'
  rs2_h1_val_data: 'gen_sign_dataset(16)'
  rs2_h2_val_data: 'gen_sign_dataset(16)'
  rs2_h3_val_data: 'gen_sign_dataset(16)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)


urcras16:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_usign_dataset(16)'
  rs1_h1_val_data: 'gen_usign_dataset(16)'
  rs1_h2_val_data: 'gen_usign_dataset(16)'
  rs1_h3_val_data: 'gen_usign_dataset(16)'
  rs2_h0_val_data: 'gen_usign_dataset(16)'
  rs2_h1_val_data: 'gen_usign_dataset(16)'
  rs2_h2_val_data: 'gen_usign_dataset(16)'
  rs2_h3_val_data: 'gen_usign_dataset(16)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

kcras16:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_sign_dataset(16)'
  rs1_h1_val_data: 'gen_sign_dataset(16)'
  rs1_h2_val_data: 'gen_sign_dataset(16)'
  rs1_h3_val_data: 'gen_sign_dataset(16)'
  rs2_h0_val_data: 'gen_sign_dataset(16)'
  rs2_h1_val_data: 'gen_sign_dataset(16)'
  rs2_h2_val_data: 'gen_sign_dataset(16)'
  rs2_h3_val_data: 'gen_sign_dataset(16)'
  template: |-
    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

clz:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
    - IB
    - IZbb
  formattype: 'kformat'
  rs1_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_val_data: 'gen_usign_dataset(xlen)+gen_sign_dataset(xlen)'
  template: |-
  
    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;
    TEST_RD_OP($inst, $rd, $rs1, $correctval, $rs1_val, $swreg, $offset, $testreg)  
    
clzw:
  stride: 1
  xlen: [64]
  std_op:
  isa: 
    - IB
    - IZbb
  formattype: 'kformat'
  rs1_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_val_data: 'gen_sign_dataset(xlen)+gen_usign_dataset(xlen)'
  template: |-
  
    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;
    TEST_RD_OP($inst, $rd, $rs1, $correctval, $rs1_val, $swreg, $offset, $testreg)

cpop:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
    - IB
    - IZbb
  formattype: 'kformat'
  rs1_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_val_data: 'gen_usign_dataset(xlen)+gen_sign_dataset(xlen)'
  template: |-
  
    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;
    TEST_RD_OP($inst, $rd, $rs1, $correctval, $rs1_val, $swreg, $offset, $testreg) 
    
cpopw:
  stride: 1
  xlen: [64]
  std_op:
  isa: 
    - IB
    - IZbb
  formattype: 'kformat'
  rs1_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_val_data: 'gen_sign_dataset(xlen)+gen_usign_dataset(xlen)'
  template: |-
  
    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;
    TEST_RD_OP($inst, $rd, $rs1, $correctval, $rs1_val, $swreg, $offset, $testreg)  
    
ctz:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
    - IB
    - IZbb
  formattype: 'kformat'
  rs1_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_val_data: 'gen_usign_dataset(xlen)+gen_sign_dataset(xlen)'
  template: |-
  
    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;
    TEST_RD_OP($inst, $rd, $rs1, $correctval, $rs1_val, $swreg, $offset, $testreg)  
    
ctzw:
  stride: 1
  xlen: [64]
  std_op:
  isa: 
    - IB
    - IZbb
  formattype: 'kformat'
  rs1_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_val_data: 'gen_usign_dataset(xlen)+gen_sign_dataset(xlen)'
  template: |-
  
    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;
    TEST_RD_OP($inst, $rd, $rs1, $correctval, $rs1_val, $swreg, $offset, $testreg)
    
max:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
    - IB
    - IZbb
  formattype: 'rformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_val_data: 'gen_sign_dataset(xlen) + gen_bitmanip_dataset(xlen,True)'
  rs2_val_data: 'gen_sign_dataset(xlen) + gen_bitmanip_dataset(xlen,True)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

ukcras16:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_usign_dataset(16)'
  rs1_h1_val_data: 'gen_usign_dataset(16)'
  rs1_h2_val_data: 'gen_usign_dataset(16)'
  rs1_h3_val_data: 'gen_usign_dataset(16)'
  rs2_h0_val_data: 'gen_usign_dataset(16)'
  rs2_h1_val_data: 'gen_usign_dataset(16)'
  rs2_h2_val_data: 'gen_usign_dataset(16)'
  rs2_h3_val_data: 'gen_usign_dataset(16)'
  template: |-
    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg) 
    
maxu:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
    - IB
    - IZbb
  formattype: 'rformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_val_data: 'gen_usign_dataset(xlen) + gen_bitmanip_dataset(xlen,False)'
  rs2_val_data: 'gen_usign_dataset(xlen) + gen_bitmanip_dataset(xlen,False)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

crsa16:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_sign_dataset(16)'
  rs1_h1_val_data: 'gen_sign_dataset(16)'
  rs1_h2_val_data: 'gen_sign_dataset(16)'
  rs1_h3_val_data: 'gen_sign_dataset(16)'
  rs2_h0_val_data: 'gen_sign_dataset(16)'
  rs2_h1_val_data: 'gen_sign_dataset(16)'
  rs2_h2_val_data: 'gen_sign_dataset(16)'
  rs2_h3_val_data: 'gen_sign_dataset(16)'
  template: |-
    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)
    
min:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
    - IB
    - IZbb
  formattype: 'rformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_val_data: 'gen_sign_dataset(xlen) + gen_bitmanip_dataset(xlen,True)'
  rs2_val_data: 'gen_sign_dataset(xlen) + gen_bitmanip_dataset(xlen,True)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

rcrsa16:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_sign_dataset(16)'
  rs1_h1_val_data: 'gen_sign_dataset(16)'
  rs1_h2_val_data: 'gen_sign_dataset(16)'
  rs1_h3_val_data: 'gen_sign_dataset(16)'
  rs2_h0_val_data: 'gen_sign_dataset(16)'
  rs2_h1_val_data: 'gen_sign_dataset(16)'
  rs2_h2_val_data: 'gen_sign_dataset(16)'
  rs2_h3_val_data: 'gen_sign_dataset(16)'
  template: |-
    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)
    
minu:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
    - IB
    - IZbb
  formattype: 'rformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_val_data: 'gen_usign_dataset(xlen) + gen_bitmanip_dataset(xlen,False)'
  rs2_val_data: 'gen_usign_dataset(xlen) + gen_bitmanip_dataset(xlen,False)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

urcrsa16:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_usign_dataset(16)'
  rs1_h1_val_data: 'gen_usign_dataset(16)'
  rs1_h2_val_data: 'gen_usign_dataset(16)'
  rs1_h3_val_data: 'gen_usign_dataset(16)'
  rs2_h0_val_data: 'gen_usign_dataset(16)'
  rs2_h1_val_data: 'gen_usign_dataset(16)'
  rs2_h2_val_data: 'gen_usign_dataset(16)'
  rs2_h3_val_data: 'gen_usign_dataset(16)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

kcrsa16:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_sign_dataset(16)'
  rs1_h1_val_data: 'gen_sign_dataset(16)'
  rs1_h2_val_data: 'gen_sign_dataset(16)'
  rs1_h3_val_data: 'gen_sign_dataset(16)'
  rs2_h0_val_data: 'gen_sign_dataset(16)'
  rs2_h1_val_data: 'gen_sign_dataset(16)'
  rs2_h2_val_data: 'gen_sign_dataset(16)'
  rs2_h3_val_data: 'gen_sign_dataset(16)'
  template: |-
    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

orc.b:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
    - IB
    - IZbb
  formattype: 'kformat'
  rs1_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_val_data: 'gen_sign_dataset(xlen)+gen_usign_dataset(xlen)+[16909320,33818625,67633410,134283780,72624976414508040,145249888404506625,290483284134592770,576744443617542660]'
  template: |-
  
    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;
    TEST_RD_OP($inst, $rd, $rs1, $correctval, $rs1_val, $swreg, $offset, $testreg) 

orn:
  stride: 1
  xlen: [32,64]
  std_op:
  isa:
    - IB
    - IK
    - IZbb
    - IZbkb
    - IZkn
    - IZks
  formattype: 'rformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_val_data: 'gen_usign_dataset(xlen) + gen_bitmanip_dataset(xlen,False)'
  rs2_val_data: 'gen_usign_dataset(xlen) + gen_bitmanip_dataset(xlen,False)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

ukcrsa16:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_usign_dataset(16)'
  rs1_h1_val_data: 'gen_usign_dataset(16)'
  rs1_h2_val_data: 'gen_usign_dataset(16)'
  rs1_h3_val_data: 'gen_usign_dataset(16)'
  rs2_h0_val_data: 'gen_usign_dataset(16)'
  rs2_h1_val_data: 'gen_usign_dataset(16)'
  rs2_h2_val_data: 'gen_usign_dataset(16)'
  rs2_h3_val_data: 'gen_usign_dataset(16)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

stas16:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_sign_dataset(16)'
  rs1_h1_val_data: 'gen_sign_dataset(16)'
  rs1_h2_val_data: 'gen_sign_dataset(16)'
  rs1_h3_val_data: 'gen_sign_dataset(16)'
  rs2_h0_val_data: 'gen_sign_dataset(16)'
  rs2_h1_val_data: 'gen_sign_dataset(16)'
  rs2_h2_val_data: 'gen_sign_dataset(16)'
  rs2_h3_val_data: 'gen_sign_dataset(16)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

rstas16:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_sign_dataset(16)'
  rs1_h1_val_data: 'gen_sign_dataset(16)'
  rs1_h2_val_data: 'gen_sign_dataset(16)'
  rs1_h3_val_data: 'gen_sign_dataset(16)'
  rs2_h0_val_data: 'gen_sign_dataset(16)'
  rs2_h1_val_data: 'gen_sign_dataset(16)'
  rs2_h2_val_data: 'gen_sign_dataset(16)'
  rs2_h3_val_data: 'gen_sign_dataset(16)'
  template: |-
    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)
    
rev8:
  stride: 1
  xlen: [32,64]
  std_op: grevi
  isa: 
    - IB
    - IK
    - IZbb
    - IZk
    - IZbkb
    - IZkn
    - IZks
  formattype: 'kformat'
  rs1_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_val_data: 'gen_sign_dataset(xlen)+gen_usign_dataset(xlen)+gen_bitmanip_dataset(xlen,False)+[16909320,33818625,67633410,134283780,72624976414508040,145249888404506625,290483284134592770,576744443617542660]'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;
    li $rs1, $rs1_val
    rev8 $rd, $rs1
    RVTEST_SIGUPD($swreg,$rd,$offset)
    RVMODEL_IO_ASSERT_GPR_EQ($testreg, $rd, $correctval)


ror:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
    - IB
    - IK
    - IZbb
    - IZbkb
    - IZkn
    - IZks
  formattype: 'rformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_val_data: 'gen_sign_dataset(xlen) + gen_sp_dataset(xlen,True)'
  rs2_val_data: 'gen_usign_dataset(ceil(log(xlen,2)))'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

urstas16:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_usign_dataset(16)'
  rs1_h1_val_data: 'gen_usign_dataset(16)'
  rs1_h2_val_data: 'gen_usign_dataset(16)'
  rs1_h3_val_data: 'gen_usign_dataset(16)'
  rs2_h0_val_data: 'gen_usign_dataset(16)'
  rs2_h1_val_data: 'gen_usign_dataset(16)'
  rs2_h2_val_data: 'gen_usign_dataset(16)'
  rs2_h3_val_data: 'gen_usign_dataset(16)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

kstas16:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_sign_dataset(16)'
  rs1_h1_val_data: 'gen_sign_dataset(16)'
  rs1_h2_val_data: 'gen_sign_dataset(16)'
  rs1_h3_val_data: 'gen_sign_dataset(16)'
  rs2_h0_val_data: 'gen_sign_dataset(16)'
  rs2_h1_val_data: 'gen_sign_dataset(16)'
  rs2_h2_val_data: 'gen_sign_dataset(16)'
  rs2_h3_val_data: 'gen_sign_dataset(16)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

ukstas16:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_usign_dataset(16)'
  rs1_h1_val_data: 'gen_usign_dataset(16)'
  rs1_h2_val_data: 'gen_usign_dataset(16)'
  rs1_h3_val_data: 'gen_usign_dataset(16)'
  rs2_h0_val_data: 'gen_usign_dataset(16)'
  rs2_h1_val_data: 'gen_usign_dataset(16)'
  rs2_h2_val_data: 'gen_usign_dataset(16)'
  rs2_h3_val_data: 'gen_usign_dataset(16)'
  template: |-
    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

rori:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
    - IB
    - IK
    - IZbb
    - IZbkb
    - IZkn
    - IZks
  formattype: 'iformat'
  rs1_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_val_data: 'gen_sign_dataset(xlen)+ gen_sp_dataset(xlen,True)'
  imm_val_data: 'gen_usign_dataset(ceil(log(xlen,2)))'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;  immval:$imm_val
    TEST_IMM_OP( $inst, $rd, $rs1, $correctval, $rs1_val, $imm_val, $swreg, $offset, $testreg)
 
roriw:
  stride: 1
  xlen: [64]
  std_op:
  isa: 
    - IB
    - IK
    - IZbb
    - IZbkb
    - IZkn
    - IZks
  formattype: 'iformat'
  rs1_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_val_data: 'gen_sign_dataset(xlen)+ gen_sp_dataset(xlen,True)'
  imm_val_data: 'gen_usign_dataset(ceil(log(xlen,2)))'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;  immval:$imm_val
    TEST_IMM_OP( $inst, $rd, $rs1, $correctval, $rs1_val, $imm_val, $swreg, $offset, $testreg)

rorw:
  stride: 1
  xlen: [64]
  std_op:
  isa: 
    - IB
    - IK
    - IZbb
    - IZbkb
    - IZkn
    - IZks
  formattype: 'rformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_val_data: 'gen_sign_dataset(xlen)+gen_sp_dataset(xlen)'
  rs2_val_data: 'gen_usign_dataset(ceil(log(xlen,2)))'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

stsa16:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_sign_dataset(16)'
  rs1_h1_val_data: 'gen_sign_dataset(16)'
  rs1_h2_val_data: 'gen_sign_dataset(16)'
  rs1_h3_val_data: 'gen_sign_dataset(16)'
  rs2_h0_val_data: 'gen_sign_dataset(16)'
  rs2_h1_val_data: 'gen_sign_dataset(16)'
  rs2_h2_val_data: 'gen_sign_dataset(16)'
  rs2_h3_val_data: 'gen_sign_dataset(16)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

rstsa16:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_sign_dataset(16)'
  rs1_h1_val_data: 'gen_sign_dataset(16)'
  rs1_h2_val_data: 'gen_sign_dataset(16)'
  rs1_h3_val_data: 'gen_sign_dataset(16)'
  rs2_h0_val_data: 'gen_sign_dataset(16)'
  rs2_h1_val_data: 'gen_sign_dataset(16)'
  rs2_h2_val_data: 'gen_sign_dataset(16)'
  rs2_h3_val_data: 'gen_sign_dataset(16)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

urstsa16:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_usign_dataset(16)'
  rs1_h1_val_data: 'gen_usign_dataset(16)'
  rs1_h2_val_data: 'gen_usign_dataset(16)'
  rs1_h3_val_data: 'gen_usign_dataset(16)'
  rs2_h0_val_data: 'gen_usign_dataset(16)'
  rs2_h1_val_data: 'gen_usign_dataset(16)'
  rs2_h2_val_data: 'gen_usign_dataset(16)'
  rs2_h3_val_data: 'gen_usign_dataset(16)'
  template: |-
    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

sext.b:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
    - IB
    - IZbb
  formattype: 'kformat'
  rs1_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_val_data: 'gen_sign_dataset(xlen)+gen_usign_dataset(xlen)'
  template: |-
  
    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;
    TEST_RD_OP($inst, $rd, $rs1, $correctval, $rs1_val, $swreg, $offset, $testreg)  
    
sext.h:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
    - IB
    - IZbb
  formattype: 'kformat'
  rs1_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_val_data: 'gen_sign_dataset(xlen)+gen_usign_dataset(xlen)+[65408]'
  template: |-
 
    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;
    TEST_RD_OP($inst, $rd, $rs1, $correctval, $rs1_val, $swreg, $offset, $testreg) 

xnor:
  stride: 1
  xlen: [32,64]
  std_op:
  isa:
    - IB
    - IK
    - IZbb
    - IZbkb
    - IZkn
    - IZks
  formattype: 'rformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_val_data: 'gen_usign_dataset(xlen)+gen_bitmanip_dataset(xlen,False)'
  rs2_val_data: 'gen_usign_dataset(xlen)+gen_bitmanip_dataset(xlen,False)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

kstsa16:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_sign_dataset(16)'
  rs1_h1_val_data: 'gen_sign_dataset(16)'
  rs1_h2_val_data: 'gen_sign_dataset(16)'
  rs1_h3_val_data: 'gen_sign_dataset(16)'
  rs2_h0_val_data: 'gen_sign_dataset(16)'
  rs2_h1_val_data: 'gen_sign_dataset(16)'
  rs2_h2_val_data: 'gen_sign_dataset(16)'
  rs2_h3_val_data: 'gen_sign_dataset(16)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

ukstsa16:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_usign_dataset(16)'
  rs1_h1_val_data: 'gen_usign_dataset(16)'
  rs1_h2_val_data: 'gen_usign_dataset(16)'
  rs1_h3_val_data: 'gen_usign_dataset(16)'
  rs2_h0_val_data: 'gen_usign_dataset(16)'
  rs2_h1_val_data: 'gen_usign_dataset(16)'
  rs2_h2_val_data: 'gen_usign_dataset(16)'
  rs2_h3_val_data: 'gen_usign_dataset(16)'
  template: |-
    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)
  
zext.h:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
    - IB
    - IZbb
  formattype: 'kformat'
  rs1_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_val_data: 'gen_usign_dataset(xlen)+[65408]'
  template: |-
 
    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;
    TEST_RD_OP($inst, $rd, $rs1, $correctval, $rs1_val, $swreg, $offset, $testreg)

clmul:
  stride: 1
  xlen: [32,64]
  std_op:
  isa:
    - IB
    - IK
    - IZbc
    - IZbkb
    - IZkn
    - IZks
  formattype: 'rformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_val_data: 'gen_sign_dataset(xlen)+gen_usign_dataset(xlen)'
  rs2_val_data: 'gen_sign_dataset(xlen)+gen_usign_dataset(xlen)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)


# 3.1.2. 8-bit Addition & Subtraction Instructions

add8:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 8
  formattype: 'pbrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_b0_val_data: 'gen_sign_dataset(8)'
  rs1_b1_val_data: 'gen_sign_dataset(8)'
  rs1_b2_val_data: 'gen_sign_dataset(8)'
  rs1_b3_val_data: 'gen_sign_dataset(8)'
  rs1_b4_val_data: 'gen_sign_dataset(8)'
  rs1_b5_val_data: 'gen_sign_dataset(8)'
  rs1_b6_val_data: 'gen_sign_dataset(8)'
  rs1_b7_val_data: 'gen_sign_dataset(8)'
  rs2_b0_val_data: 'gen_sign_dataset(8)'
  rs2_b1_val_data: 'gen_sign_dataset(8)'
  rs2_b2_val_data: 'gen_sign_dataset(8)'
  rs2_b3_val_data: 'gen_sign_dataset(8)'
  rs2_b4_val_data: 'gen_sign_dataset(8)'
  rs2_b5_val_data: 'gen_sign_dataset(8)'
  rs2_b6_val_data: 'gen_sign_dataset(8)'
  rs2_b7_val_data: 'gen_sign_dataset(8)'
  template: |-
    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

clmulh:
  stride: 1
  xlen: [32,64]
  std_op:
  isa:
    - IB
    - IK
    - IZbc
    - IZbkb
    - IZkn
    - IZks
  formattype: 'rformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_val_data: 'gen_sign_dataset(xlen)+gen_usign_dataset(xlen)'
  rs2_val_data: 'gen_sign_dataset(xlen)+gen_usign_dataset(xlen)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)


radd8:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 8
  formattype: 'pbrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_b0_val_data: 'gen_sign_dataset(8)'
  rs1_b1_val_data: 'gen_sign_dataset(8)'
  rs1_b2_val_data: 'gen_sign_dataset(8)'
  rs1_b3_val_data: 'gen_sign_dataset(8)'
  rs1_b4_val_data: 'gen_sign_dataset(8)'
  rs1_b5_val_data: 'gen_sign_dataset(8)'
  rs1_b6_val_data: 'gen_sign_dataset(8)'
  rs1_b7_val_data: 'gen_sign_dataset(8)'
  rs2_b0_val_data: 'gen_sign_dataset(8)'
  rs2_b1_val_data: 'gen_sign_dataset(8)'
  rs2_b2_val_data: 'gen_sign_dataset(8)'
  rs2_b3_val_data: 'gen_sign_dataset(8)'
  rs2_b4_val_data: 'gen_sign_dataset(8)'
  rs2_b5_val_data: 'gen_sign_dataset(8)'
  rs2_b6_val_data: 'gen_sign_dataset(8)'
  rs2_b7_val_data: 'gen_sign_dataset(8)'
  template: |-
    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)


clmulr:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
    - IB
    - IZbc
  formattype: 'rformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_val_data: 'gen_sign_dataset(xlen)+gen_usign_dataset(xlen)'
  rs2_val_data: 'gen_sign_dataset(xlen)+gen_usign_dataset(xlen)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

uradd8:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 8
  formattype: 'pbrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_b0_val_data: 'gen_usign_dataset(8)'
  rs1_b1_val_data: 'gen_usign_dataset(8)'
  rs1_b2_val_data: 'gen_usign_dataset(8)'
  rs1_b3_val_data: 'gen_usign_dataset(8)'
  rs1_b4_val_data: 'gen_usign_dataset(8)'
  rs1_b5_val_data: 'gen_usign_dataset(8)'
  rs1_b6_val_data: 'gen_usign_dataset(8)'
  rs1_b7_val_data: 'gen_usign_dataset(8)'
  rs2_b0_val_data: 'gen_usign_dataset(8)'
  rs2_b1_val_data: 'gen_usign_dataset(8)'
  rs2_b2_val_data: 'gen_usign_dataset(8)'
  rs2_b3_val_data: 'gen_usign_dataset(8)'
  rs2_b4_val_data: 'gen_usign_dataset(8)'
  rs2_b5_val_data: 'gen_usign_dataset(8)'
  rs2_b6_val_data: 'gen_usign_dataset(8)'
  rs2_b7_val_data: 'gen_usign_dataset(8)'
  template: |-
    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

bclr:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
    - IB
    - IZbs
  formattype: 'rformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_val_data: 'zerotoxlen(xlen)+gen_usign_dataset(xlen)+[-1]'
  rs2_val_data: 'zerotoxlen(xlen)+gen_usign_dataset(xlen)+[-1]'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)


kadd8:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 8
  formattype: 'pbrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_b0_val_data: 'gen_sign_dataset(8)'
  rs1_b1_val_data: 'gen_sign_dataset(8)'
  rs1_b2_val_data: 'gen_sign_dataset(8)'
  rs1_b3_val_data: 'gen_sign_dataset(8)'
  rs1_b4_val_data: 'gen_sign_dataset(8)'
  rs1_b5_val_data: 'gen_sign_dataset(8)'
  rs1_b6_val_data: 'gen_sign_dataset(8)'
  rs1_b7_val_data: 'gen_sign_dataset(8)'
  rs2_b0_val_data: 'gen_sign_dataset(8)'
  rs2_b1_val_data: 'gen_sign_dataset(8)'
  rs2_b2_val_data: 'gen_sign_dataset(8)'
  rs2_b3_val_data: 'gen_sign_dataset(8)'
  rs2_b4_val_data: 'gen_sign_dataset(8)'
  rs2_b5_val_data: 'gen_sign_dataset(8)'
  rs2_b6_val_data: 'gen_sign_dataset(8)'
  rs2_b7_val_data: 'gen_sign_dataset(8)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

ukadd8:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 8
  formattype: 'pbrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_b0_val_data: 'gen_usign_dataset(8)'
  rs1_b1_val_data: 'gen_usign_dataset(8)'
  rs1_b2_val_data: 'gen_usign_dataset(8)'
  rs1_b3_val_data: 'gen_usign_dataset(8)'
  rs1_b4_val_data: 'gen_usign_dataset(8)'
  rs1_b5_val_data: 'gen_usign_dataset(8)'
  rs1_b6_val_data: 'gen_usign_dataset(8)'
  rs1_b7_val_data: 'gen_usign_dataset(8)'
  rs2_b0_val_data: 'gen_usign_dataset(8)'
  rs2_b1_val_data: 'gen_usign_dataset(8)'
  rs2_b2_val_data: 'gen_usign_dataset(8)'
  rs2_b3_val_data: 'gen_usign_dataset(8)'
  rs2_b4_val_data: 'gen_usign_dataset(8)'
  rs2_b5_val_data: 'gen_usign_dataset(8)'
  rs2_b6_val_data: 'gen_usign_dataset(8)'
  rs2_b7_val_data: 'gen_usign_dataset(8)'
  template: |-
    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)
    
bclri:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
    - IB
    - IZbs
  formattype: 'iformat'
  rs1_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_val_data: 'zerotoxlen(xlen)+[-1]'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;  immval:$imm_val
    TEST_IMM_OP( $inst, $rd, $rs1, $correctval, $rs1_val, $imm_val, $swreg, $offset, $testreg)
    
bext:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
    - IB
    - IZbs
  formattype: 'rformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_val_data: 'zerotoxlen(xlen)+gen_sign_dataset(xlen)+gen_usign_dataset(xlen)'
  rs2_val_data: 'zerotoxlen(xlen)+gen_sign_dataset(xlen)+gen_usign_dataset(xlen)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

sub8:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 8
  formattype: 'pbrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_b0_val_data: 'gen_sign_dataset(8)'
  rs1_b1_val_data: 'gen_sign_dataset(8)'
  rs1_b2_val_data: 'gen_sign_dataset(8)'
  rs1_b3_val_data: 'gen_sign_dataset(8)'
  rs1_b4_val_data: 'gen_sign_dataset(8)'
  rs1_b5_val_data: 'gen_sign_dataset(8)'
  rs1_b6_val_data: 'gen_sign_dataset(8)'
  rs1_b7_val_data: 'gen_sign_dataset(8)'
  rs2_b0_val_data: 'gen_sign_dataset(8)'
  rs2_b1_val_data: 'gen_sign_dataset(8)'
  rs2_b2_val_data: 'gen_sign_dataset(8)'
  rs2_b3_val_data: 'gen_sign_dataset(8)'
  rs2_b4_val_data: 'gen_sign_dataset(8)'
  rs2_b5_val_data: 'gen_sign_dataset(8)'
  rs2_b6_val_data: 'gen_sign_dataset(8)'
  rs2_b7_val_data: 'gen_sign_dataset(8)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

rsub8:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 8
  formattype: 'pbrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_b0_val_data: 'gen_sign_dataset(8)'
  rs1_b1_val_data: 'gen_sign_dataset(8)'
  rs1_b2_val_data: 'gen_sign_dataset(8)'
  rs1_b3_val_data: 'gen_sign_dataset(8)'
  rs1_b4_val_data: 'gen_sign_dataset(8)'
  rs1_b5_val_data: 'gen_sign_dataset(8)'
  rs1_b6_val_data: 'gen_sign_dataset(8)'
  rs1_b7_val_data: 'gen_sign_dataset(8)'
  rs2_b0_val_data: 'gen_sign_dataset(8)'
  rs2_b1_val_data: 'gen_sign_dataset(8)'
  rs2_b2_val_data: 'gen_sign_dataset(8)'
  rs2_b3_val_data: 'gen_sign_dataset(8)'
  rs2_b4_val_data: 'gen_sign_dataset(8)'
  rs2_b5_val_data: 'gen_sign_dataset(8)'
  rs2_b6_val_data: 'gen_sign_dataset(8)'
  rs2_b7_val_data: 'gen_sign_dataset(8)'
  template: |-
    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

    
bexti:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
    - IB
    - IZbs
  formattype: 'iformat'
  rs1_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_val_data: 'zerotoxlen(xlen)+gen_sign_dataset(xlen)+gen_usign_dataset(xlen)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;  immval:$imm_val
    TEST_IMM_OP( $inst, $rd, $rs1, $correctval, $rs1_val, $imm_val, $swreg, $offset, $testreg)
    
binv:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
    - IB
    - IZbs
  formattype: 'rformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_val_data: 'zerotoxlen(xlen)+gen_usign_dataset(xlen)+gen_sign_dataset(xlen)'
  rs2_val_data: 'zerotoxlen(xlen)+gen_usign_dataset(xlen)+gen_sign_dataset(xlen)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)


ursub8:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 8
  formattype: 'pbrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_b0_val_data: 'gen_usign_dataset(8)'
  rs1_b1_val_data: 'gen_usign_dataset(8)'
  rs1_b2_val_data: 'gen_usign_dataset(8)'
  rs1_b3_val_data: 'gen_usign_dataset(8)'
  rs1_b4_val_data: 'gen_usign_dataset(8)'
  rs1_b5_val_data: 'gen_usign_dataset(8)'
  rs1_b6_val_data: 'gen_usign_dataset(8)'
  rs1_b7_val_data: 'gen_usign_dataset(8)'
  rs2_b0_val_data: 'gen_usign_dataset(8)'
  rs2_b1_val_data: 'gen_usign_dataset(8)'
  rs2_b2_val_data: 'gen_usign_dataset(8)'
  rs2_b3_val_data: 'gen_usign_dataset(8)'
  rs2_b4_val_data: 'gen_usign_dataset(8)'
  rs2_b5_val_data: 'gen_usign_dataset(8)'
  rs2_b6_val_data: 'gen_usign_dataset(8)'
  rs2_b7_val_data: 'gen_usign_dataset(8)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)


ksub8:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 8
  formattype: 'pbrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_b0_val_data: 'gen_sign_dataset(8)'
  rs1_b1_val_data: 'gen_sign_dataset(8)'
  rs1_b2_val_data: 'gen_sign_dataset(8)'
  rs1_b3_val_data: 'gen_sign_dataset(8)'
  rs1_b4_val_data: 'gen_sign_dataset(8)'
  rs1_b5_val_data: 'gen_sign_dataset(8)'
  rs1_b6_val_data: 'gen_sign_dataset(8)'
  rs1_b7_val_data: 'gen_sign_dataset(8)'
  rs2_b0_val_data: 'gen_sign_dataset(8)'
  rs2_b1_val_data: 'gen_sign_dataset(8)'
  rs2_b2_val_data: 'gen_sign_dataset(8)'
  rs2_b3_val_data: 'gen_sign_dataset(8)'
  rs2_b4_val_data: 'gen_sign_dataset(8)'
  rs2_b5_val_data: 'gen_sign_dataset(8)'
  rs2_b6_val_data: 'gen_sign_dataset(8)'
  rs2_b7_val_data: 'gen_sign_dataset(8)'
  template: |-
    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

    
binvi:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
    - IB
    - IZbs
  formattype: 'iformat'
  rs1_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_val_data: 'zerotoxlen(xlen)+gen_sign_dataset(xlen)+gen_usign_dataset(xlen)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;  immval:$imm_val
    TEST_IMM_OP( $inst, $rd, $rs1, $correctval, $rs1_val, $imm_val, $swreg, $offset, $testreg)
    
bset:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
    - IB
    - IZbs
  formattype: 'rformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_val_data: 'zerotoxlen(xlen)+gen_usign_dataset(xlen)'
  rs2_val_data: 'zerotoxlen(xlen)+gen_usign_dataset(xlen)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

uksub8:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 8
  formattype: 'pbrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_b0_val_data: 'gen_usign_dataset(8)'
  rs1_b1_val_data: 'gen_usign_dataset(8)'
  rs1_b2_val_data: 'gen_usign_dataset(8)'
  rs1_b3_val_data: 'gen_usign_dataset(8)'
  rs1_b4_val_data: 'gen_usign_dataset(8)'
  rs1_b5_val_data: 'gen_usign_dataset(8)'
  rs1_b6_val_data: 'gen_usign_dataset(8)'
  rs1_b7_val_data: 'gen_usign_dataset(8)'
  rs2_b0_val_data: 'gen_usign_dataset(8)'
  rs2_b1_val_data: 'gen_usign_dataset(8)'
  rs2_b2_val_data: 'gen_usign_dataset(8)'
  rs2_b3_val_data: 'gen_usign_dataset(8)'
  rs2_b4_val_data: 'gen_usign_dataset(8)'
  rs2_b5_val_data: 'gen_usign_dataset(8)'
  rs2_b6_val_data: 'gen_usign_dataset(8)'
  rs2_b7_val_data: 'gen_usign_dataset(8)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

# 3.1.3. 16-bit Shift Instructions

sra16:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'pshrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_sign_dataset(16)'
  rs1_h1_val_data: 'gen_sign_dataset(16)'
  rs1_h2_val_data: 'gen_sign_dataset(16)'
  rs1_h3_val_data: 'gen_sign_dataset(16)'
  rs2_val_data: 'gen_usign_dataset(ceil(log(16,2)))'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

srai16:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'phriformat'
  rs1_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_sign_dataset(16)'
  rs1_h1_val_data: 'gen_sign_dataset(16)'
  rs1_h2_val_data: 'gen_sign_dataset(16)'
  rs1_h3_val_data: 'gen_sign_dataset(16)'
  imm_val_data: 'gen_imm_dataset(4)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;  immval:$imm_val
    TEST_IMM_OP( $inst, $rd, $rs1, $correctval, $rs1_val, $imm_val, $swreg, $offset, $testreg)

sra16.u:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'pshrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_sign_dataset(16)'
  rs1_h1_val_data: 'gen_sign_dataset(16)'
  rs1_h2_val_data: 'gen_sign_dataset(16)'
  rs1_h3_val_data: 'gen_sign_dataset(16)'
  rs2_val_data: 'gen_usign_dataset(ceil(log(16,2)))'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

srai16.u:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'phriformat'
  rs1_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_sign_dataset(16)'
  rs1_h1_val_data: 'gen_sign_dataset(16)'
  rs1_h2_val_data: 'gen_sign_dataset(16)'
  rs1_h3_val_data: 'gen_sign_dataset(16)'
  imm_val_data: 'gen_imm_dataset(4)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;  immval:$imm_val
    TEST_IMM_OP( $inst, $rd, $rs1, $correctval, $rs1_val, $imm_val, $swreg, $offset, $testreg)

srl16:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'pshrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_usign_dataset(16)'
  rs1_h1_val_data: 'gen_usign_dataset(16)'
  rs1_h2_val_data: 'gen_usign_dataset(16)'
  rs1_h3_val_data: 'gen_usign_dataset(16)'
  rs2_val_data: 'gen_usign_dataset(ceil(log(16,2)))'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

srli16:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'phriformat'
  rs1_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_usign_dataset(16)'
  rs1_h1_val_data: 'gen_usign_dataset(16)'
  rs1_h2_val_data: 'gen_usign_dataset(16)'
  rs1_h3_val_data: 'gen_usign_dataset(16)'
  imm_val_data: 'gen_imm_dataset(4)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;  immval:$imm_val
    TEST_IMM_OP( $inst, $rd, $rs1, $correctval, $rs1_val, $imm_val, $swreg, $offset, $testreg)

srl16.u:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'pshrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_usign_dataset(16)'
  rs1_h1_val_data: 'gen_usign_dataset(16)'
  rs1_h2_val_data: 'gen_usign_dataset(16)'
  rs1_h3_val_data: 'gen_usign_dataset(16)'
  rs2_val_data: 'gen_usign_dataset(ceil(log(16,2)))'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

srli16.u:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'phriformat'
  rs1_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_usign_dataset(16)'
  rs1_h1_val_data: 'gen_usign_dataset(16)'
  rs1_h2_val_data: 'gen_usign_dataset(16)'
  rs1_h3_val_data: 'gen_usign_dataset(16)'
  imm_val_data: 'gen_imm_dataset(4)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;  immval:$imm_val
    TEST_IMM_OP( $inst, $rd, $rs1, $correctval, $rs1_val, $imm_val, $swreg, $offset, $testreg)

sll16:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'pshrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_usign_dataset(16)'
  rs1_h1_val_data: 'gen_usign_dataset(16)'
  rs1_h2_val_data: 'gen_usign_dataset(16)'
  rs1_h3_val_data: 'gen_usign_dataset(16)'
  rs2_val_data: 'gen_usign_dataset(ceil(log(16,2)))'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

slli16:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'phriformat'
  rs1_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_usign_dataset(16)'
  rs1_h1_val_data: 'gen_usign_dataset(16)'
  rs1_h2_val_data: 'gen_usign_dataset(16)'
  rs1_h3_val_data: 'gen_usign_dataset(16)'
  imm_val_data: 'gen_imm_dataset(4)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;  immval:$imm_val
    TEST_IMM_OP( $inst, $rd, $rs1, $correctval, $rs1_val, $imm_val, $swreg, $offset, $testreg)

ksll16:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'pshrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_sign_dataset(16)'
  rs1_h1_val_data: 'gen_sign_dataset(16)'
  rs1_h2_val_data: 'gen_sign_dataset(16)'
  rs1_h3_val_data: 'gen_sign_dataset(16)'
  rs2_val_data: 'gen_usign_dataset(ceil(log(16,2)))'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

kslli16:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'phriformat'
  rs1_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_sign_dataset(16)'
  rs1_h1_val_data: 'gen_sign_dataset(16)'
  rs1_h2_val_data: 'gen_sign_dataset(16)'
  rs1_h3_val_data: 'gen_sign_dataset(16)'
  imm_val_data: 'gen_imm_dataset(4)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;  immval:$imm_val
    TEST_PKIMM_OP( $inst, $rd, $rs1, $correctval, $rs1_val, $imm_val, $rs1, $swreg, $offset, $testreg)

kslra16:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16,xlen
  formattype: 'pshrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_sign_dataset(16)'
  rs1_h1_val_data: 'gen_sign_dataset(16)'
  rs1_h2_val_data: 'gen_sign_dataset(16)'
  rs1_h3_val_data: 'gen_sign_dataset(16)'
  rs2_val_data: 'gen_sign_dataset(xlen)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

kslra16.u:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16,xlen
  formattype: 'pshrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_usign_dataset(16)'
  rs1_h1_val_data: 'gen_usign_dataset(16)'
  rs1_h2_val_data: 'gen_usign_dataset(16)'
  rs1_h3_val_data: 'gen_usign_dataset(16)'
  rs2_val_data: 'gen_sign_dataset(xlen)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

# 3.1.4. 8-bit Shift Instructions

sra8:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 8
  formattype: 'psbrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_b0_val_data: 'gen_sign_dataset(8)'
  rs1_b1_val_data: 'gen_sign_dataset(8)'
  rs1_b2_val_data: 'gen_sign_dataset(8)'
  rs1_b3_val_data: 'gen_sign_dataset(8)'
  rs1_b4_val_data: 'gen_sign_dataset(8)'
  rs1_b5_val_data: 'gen_sign_dataset(8)'
  rs1_b6_val_data: 'gen_sign_dataset(8)'
  rs1_b7_val_data: 'gen_sign_dataset(8)'
  rs2_val_data: 'gen_usign_dataset(ceil(log(8,2)))'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

srai8:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 8
  formattype: 'pbriformat'
  rs1_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_b0_val_data: 'gen_sign_dataset(8)'
  rs1_b1_val_data: 'gen_sign_dataset(8)'
  rs1_b2_val_data: 'gen_sign_dataset(8)'
  rs1_b3_val_data: 'gen_sign_dataset(8)'
  rs1_b4_val_data: 'gen_sign_dataset(8)'
  rs1_b5_val_data: 'gen_sign_dataset(8)'
  rs1_b6_val_data: 'gen_sign_dataset(8)'
  rs1_b7_val_data: 'gen_sign_dataset(8)'
  imm_val_data: 'gen_imm_dataset(3)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;  immval:$imm_val
    TEST_IMM_OP( $inst, $rd, $rs1, $correctval, $rs1_val, $imm_val, $swreg, $offset, $testreg)

sra8.u:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 8
  formattype: 'psbrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_b0_val_data: 'gen_sign_dataset(8)'
  rs1_b1_val_data: 'gen_sign_dataset(8)'
  rs1_b2_val_data: 'gen_sign_dataset(8)'
  rs1_b3_val_data: 'gen_sign_dataset(8)'
  rs1_b4_val_data: 'gen_sign_dataset(8)'
  rs1_b5_val_data: 'gen_sign_dataset(8)'
  rs1_b6_val_data: 'gen_sign_dataset(8)'
  rs1_b7_val_data: 'gen_sign_dataset(8)'
  rs2_val_data: 'gen_usign_dataset(ceil(log(8,2)))'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

srai8.u:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 8
  formattype: 'pbriformat'
  rs1_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_b0_val_data: 'gen_sign_dataset(8)'
  rs1_b1_val_data: 'gen_sign_dataset(8)'
  rs1_b2_val_data: 'gen_sign_dataset(8)'
  rs1_b3_val_data: 'gen_sign_dataset(8)'
  rs1_b4_val_data: 'gen_sign_dataset(8)'
  rs1_b5_val_data: 'gen_sign_dataset(8)'
  rs1_b6_val_data: 'gen_sign_dataset(8)'
  rs1_b7_val_data: 'gen_sign_dataset(8)'
  imm_val_data: 'gen_imm_dataset(3)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;  immval:$imm_val
    TEST_IMM_OP( $inst, $rd, $rs1, $correctval, $rs1_val, $imm_val, $swreg, $offset, $testreg)

srl8:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 8
  formattype: 'psbrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_b0_val_data: 'gen_usign_dataset(8)'
  rs1_b1_val_data: 'gen_usign_dataset(8)'
  rs1_b2_val_data: 'gen_usign_dataset(8)'
  rs1_b3_val_data: 'gen_usign_dataset(8)'
  rs1_b4_val_data: 'gen_usign_dataset(8)'
  rs1_b5_val_data: 'gen_usign_dataset(8)'
  rs1_b6_val_data: 'gen_usign_dataset(8)'
  rs1_b7_val_data: 'gen_usign_dataset(8)'
  rs2_val_data: 'gen_usign_dataset(ceil(log(8,2)))'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

srli8:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 8
  formattype: 'pbriformat'
  rs1_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_b0_val_data: 'gen_usign_dataset(8)'
  rs1_b1_val_data: 'gen_usign_dataset(8)'
  rs1_b2_val_data: 'gen_usign_dataset(8)'
  rs1_b3_val_data: 'gen_usign_dataset(8)'
  rs1_b4_val_data: 'gen_usign_dataset(8)'
  rs1_b5_val_data: 'gen_usign_dataset(8)'
  rs1_b6_val_data: 'gen_usign_dataset(8)'
  rs1_b7_val_data: 'gen_usign_dataset(8)'
  imm_val_data: 'gen_imm_dataset(3)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;  immval:$imm_val
    TEST_IMM_OP( $inst, $rd, $rs1, $correctval, $rs1_val, $imm_val, $swreg, $offset, $testreg)

srl8.u:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 8
  formattype: 'psbrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_b0_val_data: 'gen_usign_dataset(8)'
  rs1_b1_val_data: 'gen_usign_dataset(8)'
  rs1_b2_val_data: 'gen_usign_dataset(8)'
  rs1_b3_val_data: 'gen_usign_dataset(8)'
  rs1_b4_val_data: 'gen_usign_dataset(8)'
  rs1_b5_val_data: 'gen_usign_dataset(8)'
  rs1_b6_val_data: 'gen_usign_dataset(8)'
  rs1_b7_val_data: 'gen_usign_dataset(8)'
  rs2_val_data: 'gen_usign_dataset(ceil(log(8,2)))'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

srli8.u:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 8
  formattype: 'pbriformat'
  rs1_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_b0_val_data: 'gen_usign_dataset(8)'
  rs1_b1_val_data: 'gen_usign_dataset(8)'
  rs1_b2_val_data: 'gen_usign_dataset(8)'
  rs1_b3_val_data: 'gen_usign_dataset(8)'
  rs1_b4_val_data: 'gen_usign_dataset(8)'
  rs1_b5_val_data: 'gen_usign_dataset(8)'
  rs1_b6_val_data: 'gen_usign_dataset(8)'
  rs1_b7_val_data: 'gen_usign_dataset(8)'
  imm_val_data: 'gen_imm_dataset(3)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;  immval:$imm_val
    TEST_IMM_OP( $inst, $rd, $rs1, $correctval, $rs1_val, $imm_val, $swreg, $offset, $testreg)

sll8:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 8
  formattype: 'psbrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_b0_val_data: 'gen_usign_dataset(8)'
  rs1_b1_val_data: 'gen_usign_dataset(8)'
  rs1_b2_val_data: 'gen_usign_dataset(8)'
  rs1_b3_val_data: 'gen_usign_dataset(8)'
  rs1_b4_val_data: 'gen_usign_dataset(8)'
  rs1_b5_val_data: 'gen_usign_dataset(8)'
  rs1_b6_val_data: 'gen_usign_dataset(8)'
  rs1_b7_val_data: 'gen_usign_dataset(8)'
  rs2_val_data: 'gen_usign_dataset(ceil(log(8,2)))'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

slli8:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 8
  formattype: 'pbriformat'
  rs1_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_b0_val_data: 'gen_usign_dataset(8)'
  rs1_b1_val_data: 'gen_usign_dataset(8)'
  rs1_b2_val_data: 'gen_usign_dataset(8)'
  rs1_b3_val_data: 'gen_usign_dataset(8)'
  rs1_b4_val_data: 'gen_usign_dataset(8)'
  rs1_b5_val_data: 'gen_usign_dataset(8)'
  rs1_b6_val_data: 'gen_usign_dataset(8)'
  rs1_b7_val_data: 'gen_usign_dataset(8)'
  imm_val_data: 'gen_imm_dataset(3)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;  immval:$imm_val
    TEST_IMM_OP( $inst, $rd, $rs1, $correctval, $rs1_val, $imm_val, $swreg, $offset, $testreg)

ksll8:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 8
  formattype: 'psbrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_b0_val_data: 'gen_sign_dataset(8)'
  rs1_b1_val_data: 'gen_sign_dataset(8)'
  rs1_b2_val_data: 'gen_sign_dataset(8)'
  rs1_b3_val_data: 'gen_sign_dataset(8)'
  rs1_b4_val_data: 'gen_sign_dataset(8)'
  rs1_b5_val_data: 'gen_sign_dataset(8)'
  rs1_b6_val_data: 'gen_sign_dataset(8)'
  rs1_b7_val_data: 'gen_sign_dataset(8)'
  rs2_val_data: 'gen_usign_dataset(ceil(log(8,2)))'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

kslli8:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 8
  formattype: 'pbriformat'
  rs1_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_b0_val_data: 'gen_sign_dataset(8)'
  rs1_b1_val_data: 'gen_sign_dataset(8)'
  rs1_b2_val_data: 'gen_sign_dataset(8)'
  rs1_b3_val_data: 'gen_sign_dataset(8)'
  rs1_b4_val_data: 'gen_sign_dataset(8)'
  rs1_b5_val_data: 'gen_sign_dataset(8)'
  rs1_b6_val_data: 'gen_sign_dataset(8)'
  rs1_b7_val_data: 'gen_sign_dataset(8)'
  imm_val_data: 'gen_imm_dataset(3)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;  immval:$imm_val
    TEST_PKIMM_OP( $inst, $rd, $rs1, $correctval, $rs1_val, $imm_val, $rs1, $swreg, $offset, $testreg)

kslra8:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 8,xlen
  formattype: 'psbrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_b0_val_data: 'gen_sign_dataset(8)'
  rs1_b1_val_data: 'gen_sign_dataset(8)'
  rs1_b2_val_data: 'gen_sign_dataset(8)'
  rs1_b3_val_data: 'gen_sign_dataset(8)'
  rs1_b4_val_data: 'gen_sign_dataset(8)'
  rs1_b5_val_data: 'gen_sign_dataset(8)'
  rs1_b6_val_data: 'gen_sign_dataset(8)'
  rs1_b7_val_data: 'gen_sign_dataset(8)'
  rs2_val_data: 'gen_sign_dataset(xlen)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

kslra8.u:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 8,xlen
  formattype: 'psbrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_b0_val_data: 'gen_usign_dataset(8)'
  rs1_b1_val_data: 'gen_usign_dataset(8)'
  rs1_b2_val_data: 'gen_usign_dataset(8)'
  rs1_b3_val_data: 'gen_usign_dataset(8)'
  rs1_b4_val_data: 'gen_usign_dataset(8)'
  rs1_b5_val_data: 'gen_usign_dataset(8)'
  rs1_b6_val_data: 'gen_usign_dataset(8)'
  rs1_b7_val_data: 'gen_usign_dataset(8)'
  rs2_val_data: 'gen_sign_dataset(xlen)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

# 3.1.5. 16-bit Compare Instructions

cmpeq16:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_sign_dataset(16)'
  rs1_h1_val_data: 'gen_sign_dataset(16)'
  rs1_h2_val_data: 'gen_sign_dataset(16)'
  rs1_h3_val_data: 'gen_sign_dataset(16)'
  rs2_h0_val_data: 'gen_sign_dataset(16)'
  rs2_h1_val_data: 'gen_sign_dataset(16)'
  rs2_h2_val_data: 'gen_sign_dataset(16)'
  rs2_h3_val_data: 'gen_sign_dataset(16)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

scmplt16:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_sign_dataset(16)'
  rs1_h1_val_data: 'gen_sign_dataset(16)'
  rs1_h2_val_data: 'gen_sign_dataset(16)'
  rs1_h3_val_data: 'gen_sign_dataset(16)'
  rs2_h0_val_data: 'gen_sign_dataset(16)'
  rs2_h1_val_data: 'gen_sign_dataset(16)'
  rs2_h2_val_data: 'gen_sign_dataset(16)'
  rs2_h3_val_data: 'gen_sign_dataset(16)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

scmple16:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_sign_dataset(16)'
  rs1_h1_val_data: 'gen_sign_dataset(16)'
  rs1_h2_val_data: 'gen_sign_dataset(16)'
  rs1_h3_val_data: 'gen_sign_dataset(16)'
  rs2_h0_val_data: 'gen_sign_dataset(16)'
  rs2_h1_val_data: 'gen_sign_dataset(16)'
  rs2_h2_val_data: 'gen_sign_dataset(16)'
  rs2_h3_val_data: 'gen_sign_dataset(16)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

ucmplt16:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_usign_dataset(16)'
  rs1_h1_val_data: 'gen_usign_dataset(16)'
  rs1_h2_val_data: 'gen_usign_dataset(16)'
  rs1_h3_val_data: 'gen_usign_dataset(16)'
  rs2_h0_val_data: 'gen_usign_dataset(16)'
  rs2_h1_val_data: 'gen_usign_dataset(16)'
  rs2_h2_val_data: 'gen_usign_dataset(16)'
  rs2_h3_val_data: 'gen_usign_dataset(16)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

ucmple16:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_usign_dataset(16)'
  rs1_h1_val_data: 'gen_usign_dataset(16)'
  rs1_h2_val_data: 'gen_usign_dataset(16)'
  rs1_h3_val_data: 'gen_usign_dataset(16)'
  rs2_h0_val_data: 'gen_usign_dataset(16)'
  rs2_h1_val_data: 'gen_usign_dataset(16)'
  rs2_h2_val_data: 'gen_usign_dataset(16)'
  rs2_h3_val_data: 'gen_usign_dataset(16)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

# 3.1.6. 8-bit Compare Instructions

cmpeq8:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 8
  formattype: 'pbrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_b0_val_data: 'gen_sign_dataset(8)'
  rs1_b1_val_data: 'gen_sign_dataset(8)'
  rs1_b2_val_data: 'gen_sign_dataset(8)'
  rs1_b3_val_data: 'gen_sign_dataset(8)'
  rs1_b4_val_data: 'gen_sign_dataset(8)'
  rs1_b5_val_data: 'gen_sign_dataset(8)'
  rs1_b6_val_data: 'gen_sign_dataset(8)'
  rs1_b7_val_data: 'gen_sign_dataset(8)'
  rs2_b0_val_data: 'gen_sign_dataset(8)'
  rs2_b1_val_data: 'gen_sign_dataset(8)'
  rs2_b2_val_data: 'gen_sign_dataset(8)'
  rs2_b3_val_data: 'gen_sign_dataset(8)'
  rs2_b4_val_data: 'gen_sign_dataset(8)'
  rs2_b5_val_data: 'gen_sign_dataset(8)'
  rs2_b6_val_data: 'gen_sign_dataset(8)'
  rs2_b7_val_data: 'gen_sign_dataset(8)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

scmplt8:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 8
  formattype: 'pbrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_b0_val_data: 'gen_sign_dataset(8)'
  rs1_b1_val_data: 'gen_sign_dataset(8)'
  rs1_b2_val_data: 'gen_sign_dataset(8)'
  rs1_b3_val_data: 'gen_sign_dataset(8)'
  rs1_b4_val_data: 'gen_sign_dataset(8)'
  rs1_b5_val_data: 'gen_sign_dataset(8)'
  rs1_b6_val_data: 'gen_sign_dataset(8)'
  rs1_b7_val_data: 'gen_sign_dataset(8)'
  rs2_b0_val_data: 'gen_sign_dataset(8)'
  rs2_b1_val_data: 'gen_sign_dataset(8)'
  rs2_b2_val_data: 'gen_sign_dataset(8)'
  rs2_b3_val_data: 'gen_sign_dataset(8)'
  rs2_b4_val_data: 'gen_sign_dataset(8)'
  rs2_b5_val_data: 'gen_sign_dataset(8)'
  rs2_b6_val_data: 'gen_sign_dataset(8)'
  rs2_b7_val_data: 'gen_sign_dataset(8)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

scmple8:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 8
  formattype: 'pbrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_b0_val_data: 'gen_sign_dataset(8)'
  rs1_b1_val_data: 'gen_sign_dataset(8)'
  rs1_b2_val_data: 'gen_sign_dataset(8)'
  rs1_b3_val_data: 'gen_sign_dataset(8)'
  rs1_b4_val_data: 'gen_sign_dataset(8)'
  rs1_b5_val_data: 'gen_sign_dataset(8)'
  rs1_b6_val_data: 'gen_sign_dataset(8)'
  rs1_b7_val_data: 'gen_sign_dataset(8)'
  rs2_b0_val_data: 'gen_sign_dataset(8)'
  rs2_b1_val_data: 'gen_sign_dataset(8)'
  rs2_b2_val_data: 'gen_sign_dataset(8)'
  rs2_b3_val_data: 'gen_sign_dataset(8)'
  rs2_b4_val_data: 'gen_sign_dataset(8)'
  rs2_b5_val_data: 'gen_sign_dataset(8)'
  rs2_b6_val_data: 'gen_sign_dataset(8)'
  rs2_b7_val_data: 'gen_sign_dataset(8)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

ucmplt8:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 8
  formattype: 'pbrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_b0_val_data: 'gen_usign_dataset(8)'
  rs1_b1_val_data: 'gen_usign_dataset(8)'
  rs1_b2_val_data: 'gen_usign_dataset(8)'
  rs1_b3_val_data: 'gen_usign_dataset(8)'
  rs1_b4_val_data: 'gen_usign_dataset(8)'
  rs1_b5_val_data: 'gen_usign_dataset(8)'
  rs1_b6_val_data: 'gen_usign_dataset(8)'
  rs1_b7_val_data: 'gen_usign_dataset(8)'
  rs2_b0_val_data: 'gen_usign_dataset(8)'
  rs2_b1_val_data: 'gen_usign_dataset(8)'
  rs2_b2_val_data: 'gen_usign_dataset(8)'
  rs2_b3_val_data: 'gen_usign_dataset(8)'
  rs2_b4_val_data: 'gen_usign_dataset(8)'
  rs2_b5_val_data: 'gen_usign_dataset(8)'
  rs2_b6_val_data: 'gen_usign_dataset(8)'
  rs2_b7_val_data: 'gen_usign_dataset(8)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

ucmple8:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 8
  formattype: 'pbrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_b0_val_data: 'gen_usign_dataset(8)'
  rs1_b1_val_data: 'gen_usign_dataset(8)'
  rs1_b2_val_data: 'gen_usign_dataset(8)'
  rs1_b3_val_data: 'gen_usign_dataset(8)'
  rs1_b4_val_data: 'gen_usign_dataset(8)'
  rs1_b5_val_data: 'gen_usign_dataset(8)'
  rs1_b6_val_data: 'gen_usign_dataset(8)'
  rs1_b7_val_data: 'gen_usign_dataset(8)'
  rs2_b0_val_data: 'gen_usign_dataset(8)'
  rs2_b1_val_data: 'gen_usign_dataset(8)'
  rs2_b2_val_data: 'gen_usign_dataset(8)'
  rs2_b3_val_data: 'gen_usign_dataset(8)'
  rs2_b4_val_data: 'gen_usign_dataset(8)'
  rs2_b5_val_data: 'gen_usign_dataset(8)'
  rs2_b6_val_data: 'gen_usign_dataset(8)'
  rs2_b7_val_data: 'gen_usign_dataset(8)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

# 3.1.7. 16-bit Multiply Instructions

smul16:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  p64_profile: 'pnn'
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *pair_regs
  rs1_h0_val_data: 'gen_sign_dataset(16)'
  rs1_h1_val_data: 'gen_sign_dataset(16)'
  rs1_h2_val_data: 'gen_sign_dataset(16)'
  rs1_h3_val_data: 'gen_sign_dataset(16)'
  rs2_h0_val_data: 'gen_sign_dataset(16)'
  rs2_h1_val_data: 'gen_sign_dataset(16)'
  rs2_h2_val_data: 'gen_sign_dataset(16)'
  rs2_h3_val_data: 'gen_sign_dataset(16)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_P64_PNN_OP($inst, $rd, $rd_hi, $rs1, $rs2, $correctval, $correctval_hi, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

smulx16:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  p64_profile: 'pnn'
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *pair_regs
  rs1_h0_val_data: 'gen_sign_dataset(16)'
  rs1_h1_val_data: 'gen_sign_dataset(16)'
  rs1_h2_val_data: 'gen_sign_dataset(16)'
  rs1_h3_val_data: 'gen_sign_dataset(16)'
  rs2_h0_val_data: 'gen_sign_dataset(16)'
  rs2_h1_val_data: 'gen_sign_dataset(16)'
  rs2_h2_val_data: 'gen_sign_dataset(16)'
  rs2_h3_val_data: 'gen_sign_dataset(16)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_P64_PNN_OP($inst, $rd, $rd_hi, $rs1, $rs2, $correctval, $correctval_hi, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

umul16:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  p64_profile: 'pnn'
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *pair_regs
  rs1_h0_val_data: 'gen_usign_dataset(16)'
  rs1_h1_val_data: 'gen_usign_dataset(16)'
  rs1_h2_val_data: 'gen_usign_dataset(16)'
  rs1_h3_val_data: 'gen_usign_dataset(16)'
  rs2_h0_val_data: 'gen_usign_dataset(16)'
  rs2_h1_val_data: 'gen_usign_dataset(16)'
  rs2_h2_val_data: 'gen_usign_dataset(16)'
  rs2_h3_val_data: 'gen_usign_dataset(16)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_P64_PNN_OP($inst, $rd, $rd_hi, $rs1, $rs2, $correctval, $correctval_hi, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

umulx16:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  p64_profile: 'pnn'
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *pair_regs
  rs1_h0_val_data: 'gen_usign_dataset(16)'
  rs1_h1_val_data: 'gen_usign_dataset(16)'
  rs1_h2_val_data: 'gen_usign_dataset(16)'
  rs1_h3_val_data: 'gen_usign_dataset(16)'
  rs2_h0_val_data: 'gen_usign_dataset(16)'
  rs2_h1_val_data: 'gen_usign_dataset(16)'
  rs2_h2_val_data: 'gen_usign_dataset(16)'
  rs2_h3_val_data: 'gen_usign_dataset(16)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_P64_PNN_OP($inst, $rd, $rd_hi, $rs1, $rs2, $correctval, $correctval_hi, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

khm16:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_sign_dataset(16)'
  rs1_h1_val_data: 'gen_sign_dataset(16)'
  rs1_h2_val_data: 'gen_sign_dataset(16)'
  rs1_h3_val_data: 'gen_sign_dataset(16)'
  rs2_h0_val_data: 'gen_sign_dataset(16)'
  rs2_h1_val_data: 'gen_sign_dataset(16)'
  rs2_h2_val_data: 'gen_sign_dataset(16)'
  rs2_h3_val_data: 'gen_sign_dataset(16)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

khmx16:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_sign_dataset(16)'
  rs1_h1_val_data: 'gen_sign_dataset(16)'
  rs1_h2_val_data: 'gen_sign_dataset(16)'
  rs1_h3_val_data: 'gen_sign_dataset(16)'
  rs2_h0_val_data: 'gen_sign_dataset(16)'
  rs2_h1_val_data: 'gen_sign_dataset(16)'
  rs2_h2_val_data: 'gen_sign_dataset(16)'
  rs2_h3_val_data: 'gen_sign_dataset(16)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

# 3.1.8. 8-bit Multiply Instructions

smul8:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 8
  p64_profile: 'pnn'
  formattype: 'pbrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *pair_regs
  rs1_b0_val_data: 'gen_sign_dataset(8)'
  rs1_b1_val_data: 'gen_sign_dataset(8)'
  rs1_b2_val_data: 'gen_sign_dataset(8)'
  rs1_b3_val_data: 'gen_sign_dataset(8)'
  rs1_b4_val_data: 'gen_sign_dataset(8)'
  rs1_b5_val_data: 'gen_sign_dataset(8)'
  rs1_b6_val_data: 'gen_sign_dataset(8)'
  rs1_b7_val_data: 'gen_sign_dataset(8)'
  rs2_b0_val_data: 'gen_sign_dataset(8)'
  rs2_b1_val_data: 'gen_sign_dataset(8)'
  rs2_b2_val_data: 'gen_sign_dataset(8)'
  rs2_b3_val_data: 'gen_sign_dataset(8)'
  rs2_b4_val_data: 'gen_sign_dataset(8)'
  rs2_b5_val_data: 'gen_sign_dataset(8)'
  rs2_b6_val_data: 'gen_sign_dataset(8)'
  rs2_b7_val_data: 'gen_sign_dataset(8)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_P64_PNN_OP($inst, $rd, $rd_hi, $rs1, $rs2, $correctval, $correctval_hi, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

smulx8:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 8
  p64_profile: 'pnn'
  formattype: 'pbrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *pair_regs
  rs1_b0_val_data: 'gen_sign_dataset(8)'
  rs1_b1_val_data: 'gen_sign_dataset(8)'
  rs1_b2_val_data: 'gen_sign_dataset(8)'
  rs1_b3_val_data: 'gen_sign_dataset(8)'
  rs1_b4_val_data: 'gen_sign_dataset(8)'
  rs1_b5_val_data: 'gen_sign_dataset(8)'
  rs1_b6_val_data: 'gen_sign_dataset(8)'
  rs1_b7_val_data: 'gen_sign_dataset(8)'
  rs2_b0_val_data: 'gen_sign_dataset(8)'
  rs2_b1_val_data: 'gen_sign_dataset(8)'
  rs2_b2_val_data: 'gen_sign_dataset(8)'
  rs2_b3_val_data: 'gen_sign_dataset(8)'
  rs2_b4_val_data: 'gen_sign_dataset(8)'
  rs2_b5_val_data: 'gen_sign_dataset(8)'
  rs2_b6_val_data: 'gen_sign_dataset(8)'
  rs2_b7_val_data: 'gen_sign_dataset(8)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_P64_PNN_OP($inst, $rd, $rd_hi, $rs1, $rs2, $correctval, $correctval_hi, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

umul8:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 8
  p64_profile: 'pnn'
  formattype: 'pbrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *pair_regs
  rs1_b0_val_data: 'gen_usign_dataset(8)'
  rs1_b1_val_data: 'gen_usign_dataset(8)'
  rs1_b2_val_data: 'gen_usign_dataset(8)'
  rs1_b3_val_data: 'gen_usign_dataset(8)'
  rs1_b4_val_data: 'gen_usign_dataset(8)'
  rs1_b5_val_data: 'gen_usign_dataset(8)'
  rs1_b6_val_data: 'gen_usign_dataset(8)'
  rs1_b7_val_data: 'gen_usign_dataset(8)'
  rs2_b0_val_data: 'gen_usign_dataset(8)'
  rs2_b1_val_data: 'gen_usign_dataset(8)'
  rs2_b2_val_data: 'gen_usign_dataset(8)'
  rs2_b3_val_data: 'gen_usign_dataset(8)'
  rs2_b4_val_data: 'gen_usign_dataset(8)'
  rs2_b5_val_data: 'gen_usign_dataset(8)'
  rs2_b6_val_data: 'gen_usign_dataset(8)'
  rs2_b7_val_data: 'gen_usign_dataset(8)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_P64_PNN_OP($inst, $rd, $rd_hi, $rs1, $rs2, $correctval, $correctval_hi, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

umulx8:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 8
  p64_profile: 'pnn'
  formattype: 'pbrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *pair_regs
  rs1_b0_val_data: 'gen_usign_dataset(8)'
  rs1_b1_val_data: 'gen_usign_dataset(8)'
  rs1_b2_val_data: 'gen_usign_dataset(8)'
  rs1_b3_val_data: 'gen_usign_dataset(8)'
  rs1_b4_val_data: 'gen_usign_dataset(8)'
  rs1_b5_val_data: 'gen_usign_dataset(8)'
  rs1_b6_val_data: 'gen_usign_dataset(8)'
  rs1_b7_val_data: 'gen_usign_dataset(8)'
  rs2_b0_val_data: 'gen_usign_dataset(8)'
  rs2_b1_val_data: 'gen_usign_dataset(8)'
  rs2_b2_val_data: 'gen_usign_dataset(8)'
  rs2_b3_val_data: 'gen_usign_dataset(8)'
  rs2_b4_val_data: 'gen_usign_dataset(8)'
  rs2_b5_val_data: 'gen_usign_dataset(8)'
  rs2_b6_val_data: 'gen_usign_dataset(8)'
  rs2_b7_val_data: 'gen_usign_dataset(8)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_P64_PNN_OP($inst, $rd, $rd_hi, $rs1, $rs2, $correctval, $correctval_hi, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

khm8:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 8
  formattype: 'pbrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_b0_val_data: 'gen_sign_dataset(8)'
  rs1_b1_val_data: 'gen_sign_dataset(8)'
  rs1_b2_val_data: 'gen_sign_dataset(8)'
  rs1_b3_val_data: 'gen_sign_dataset(8)'
  rs1_b4_val_data: 'gen_sign_dataset(8)'
  rs1_b5_val_data: 'gen_sign_dataset(8)'
  rs1_b6_val_data: 'gen_sign_dataset(8)'
  rs1_b7_val_data: 'gen_sign_dataset(8)'
  rs2_b0_val_data: 'gen_sign_dataset(8)'
  rs2_b1_val_data: 'gen_sign_dataset(8)'
  rs2_b2_val_data: 'gen_sign_dataset(8)'
  rs2_b3_val_data: 'gen_sign_dataset(8)'
  rs2_b4_val_data: 'gen_sign_dataset(8)'
  rs2_b5_val_data: 'gen_sign_dataset(8)'
  rs2_b6_val_data: 'gen_sign_dataset(8)'
  rs2_b7_val_data: 'gen_sign_dataset(8)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

khmx8:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 8
  formattype: 'pbrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_b0_val_data: 'gen_sign_dataset(8)'
  rs1_b1_val_data: 'gen_sign_dataset(8)'
  rs1_b2_val_data: 'gen_sign_dataset(8)'
  rs1_b3_val_data: 'gen_sign_dataset(8)'
  rs1_b4_val_data: 'gen_sign_dataset(8)'
  rs1_b5_val_data: 'gen_sign_dataset(8)'
  rs1_b6_val_data: 'gen_sign_dataset(8)'
  rs1_b7_val_data: 'gen_sign_dataset(8)'
  rs2_b0_val_data: 'gen_sign_dataset(8)'
  rs2_b1_val_data: 'gen_sign_dataset(8)'
  rs2_b2_val_data: 'gen_sign_dataset(8)'
  rs2_b3_val_data: 'gen_sign_dataset(8)'
  rs2_b4_val_data: 'gen_sign_dataset(8)'
  rs2_b5_val_data: 'gen_sign_dataset(8)'
  rs2_b6_val_data: 'gen_sign_dataset(8)'
  rs2_b7_val_data: 'gen_sign_dataset(8)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

# 3.1.9. 16-bit Misc Instructions

smin16:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_sign_dataset(16)'
  rs1_h1_val_data: 'gen_sign_dataset(16)'
  rs1_h2_val_data: 'gen_sign_dataset(16)'
  rs1_h3_val_data: 'gen_sign_dataset(16)'
  rs2_h0_val_data: 'gen_sign_dataset(16)'
  rs2_h1_val_data: 'gen_sign_dataset(16)'
  rs2_h2_val_data: 'gen_sign_dataset(16)'
  rs2_h3_val_data: 'gen_sign_dataset(16)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

umin16:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_usign_dataset(16)'
  rs1_h1_val_data: 'gen_usign_dataset(16)'
  rs1_h2_val_data: 'gen_usign_dataset(16)'
  rs1_h3_val_data: 'gen_usign_dataset(16)'
  rs2_h0_val_data: 'gen_usign_dataset(16)'
  rs2_h1_val_data: 'gen_usign_dataset(16)'
  rs2_h2_val_data: 'gen_usign_dataset(16)'
  rs2_h3_val_data: 'gen_usign_dataset(16)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

smax16:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_sign_dataset(16)'
  rs1_h1_val_data: 'gen_sign_dataset(16)'
  rs1_h2_val_data: 'gen_sign_dataset(16)'
  rs1_h3_val_data: 'gen_sign_dataset(16)'
  rs2_h0_val_data: 'gen_sign_dataset(16)'
  rs2_h1_val_data: 'gen_sign_dataset(16)'
  rs2_h2_val_data: 'gen_sign_dataset(16)'
  rs2_h3_val_data: 'gen_sign_dataset(16)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

umax16:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_usign_dataset(16)'
  rs1_h1_val_data: 'gen_usign_dataset(16)'
  rs1_h2_val_data: 'gen_usign_dataset(16)'
  rs1_h3_val_data: 'gen_usign_dataset(16)'
  rs2_h0_val_data: 'gen_usign_dataset(16)'
  rs2_h1_val_data: 'gen_usign_dataset(16)'
  rs2_h2_val_data: 'gen_usign_dataset(16)'
  rs2_h3_val_data: 'gen_usign_dataset(16)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

sclip16:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'phriformat'
  rs1_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_sign_dataset(16)'
  rs1_h1_val_data: 'gen_sign_dataset(16)'
  rs1_h2_val_data: 'gen_sign_dataset(16)'
  rs1_h3_val_data: 'gen_sign_dataset(16)'
  imm_val_data: 'gen_imm_dataset(4)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;  immval:$imm_val
    TEST_PKIMM_OP( $inst, $rd, $rs1, $correctval, $rs1_val, $imm_val, $rs1, $swreg, $offset, $testreg)

uclip16:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'phriformat'
  rs1_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_usign_dataset(16)'
  rs1_h1_val_data: 'gen_usign_dataset(16)'
  rs1_h2_val_data: 'gen_usign_dataset(16)'
  rs1_h3_val_data: 'gen_usign_dataset(16)'
  imm_val_data: 'gen_imm_dataset(4)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;  immval:$imm_val
    TEST_PKIMM_OP( $inst, $rd, $rs1, $correctval, $rs1_val, $imm_val, $rs1, $swreg, $offset, $testreg)

kabs16:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'phrformat'
  rs1_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_sign_dataset(16)'
  rs1_h1_val_data: 'gen_sign_dataset(16)'
  rs1_h2_val_data: 'gen_sign_dataset(16)'
  rs1_h3_val_data: 'gen_sign_dataset(16)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;
    TEST_PKR_OP( $inst, $rd, $rs1, $correctval, $rs1_val, $rs1, $swreg, $offset, $testreg)

clrs16:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'phrformat'
  rs1_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_sign_dataset(16)'
  rs1_h1_val_data: 'gen_sign_dataset(16)'
  rs1_h2_val_data: 'gen_sign_dataset(16)'
  rs1_h3_val_data: 'gen_sign_dataset(16)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;
    TEST_RD_OP( $inst, $rd, $rs1, $correctval, $rs1_val, $swreg, $offset, $testreg)

clz16:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'phrformat'
  rs1_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_usign_dataset(16)'
  rs1_h1_val_data: 'gen_usign_dataset(16)'
  rs1_h2_val_data: 'gen_usign_dataset(16)'
  rs1_h3_val_data: 'gen_usign_dataset(16)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;
    TEST_RD_OP( $inst, $rd, $rs1, $correctval, $rs1_val, $swreg, $offset, $testreg)

swap16:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'phrformat'
  rs1_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_usign_dataset(16)'
  rs1_h1_val_data: 'gen_usign_dataset(16)'
  rs1_h2_val_data: 'gen_usign_dataset(16)'
  rs1_h3_val_data: 'gen_usign_dataset(16)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;
    TEST_RD_OP( $inst, $rd, $rs1, $correctval, $rs1_val, $swreg, $offset, $testreg)

# 3.1.10. 8-bit Misc Instructions

smin8:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 8
  formattype: 'pbrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_b0_val_data: 'gen_sign_dataset(8)'
  rs1_b1_val_data: 'gen_sign_dataset(8)'
  rs1_b2_val_data: 'gen_sign_dataset(8)'
  rs1_b3_val_data: 'gen_sign_dataset(8)'
  rs1_b4_val_data: 'gen_sign_dataset(8)'
  rs1_b5_val_data: 'gen_sign_dataset(8)'
  rs1_b6_val_data: 'gen_sign_dataset(8)'
  rs1_b7_val_data: 'gen_sign_dataset(8)'
  rs2_b0_val_data: 'gen_sign_dataset(8)'
  rs2_b1_val_data: 'gen_sign_dataset(8)'
  rs2_b2_val_data: 'gen_sign_dataset(8)'
  rs2_b3_val_data: 'gen_sign_dataset(8)'
  rs2_b4_val_data: 'gen_sign_dataset(8)'
  rs2_b5_val_data: 'gen_sign_dataset(8)'
  rs2_b6_val_data: 'gen_sign_dataset(8)'
  rs2_b7_val_data: 'gen_sign_dataset(8)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

umin8:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 8
  formattype: 'pbrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_b0_val_data: 'gen_usign_dataset(8)'
  rs1_b1_val_data: 'gen_usign_dataset(8)'
  rs1_b2_val_data: 'gen_usign_dataset(8)'
  rs1_b3_val_data: 'gen_usign_dataset(8)'
  rs1_b4_val_data: 'gen_usign_dataset(8)'
  rs1_b5_val_data: 'gen_usign_dataset(8)'
  rs1_b6_val_data: 'gen_usign_dataset(8)'
  rs1_b7_val_data: 'gen_usign_dataset(8)'
  rs2_b0_val_data: 'gen_usign_dataset(8)'
  rs2_b1_val_data: 'gen_usign_dataset(8)'
  rs2_b2_val_data: 'gen_usign_dataset(8)'
  rs2_b3_val_data: 'gen_usign_dataset(8)'
  rs2_b4_val_data: 'gen_usign_dataset(8)'
  rs2_b5_val_data: 'gen_usign_dataset(8)'
  rs2_b6_val_data: 'gen_usign_dataset(8)'
  rs2_b7_val_data: 'gen_usign_dataset(8)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

smax8:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 8
  formattype: 'pbrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_b0_val_data: 'gen_sign_dataset(8)'
  rs1_b1_val_data: 'gen_sign_dataset(8)'
  rs1_b2_val_data: 'gen_sign_dataset(8)'
  rs1_b3_val_data: 'gen_sign_dataset(8)'
  rs1_b4_val_data: 'gen_sign_dataset(8)'
  rs1_b5_val_data: 'gen_sign_dataset(8)'
  rs1_b6_val_data: 'gen_sign_dataset(8)'
  rs1_b7_val_data: 'gen_sign_dataset(8)'
  rs2_b0_val_data: 'gen_sign_dataset(8)'
  rs2_b1_val_data: 'gen_sign_dataset(8)'
  rs2_b2_val_data: 'gen_sign_dataset(8)'
  rs2_b3_val_data: 'gen_sign_dataset(8)'
  rs2_b4_val_data: 'gen_sign_dataset(8)'
  rs2_b5_val_data: 'gen_sign_dataset(8)'
  rs2_b6_val_data: 'gen_sign_dataset(8)'
  rs2_b7_val_data: 'gen_sign_dataset(8)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

umax8:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 8
  formattype: 'pbrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_b0_val_data: 'gen_usign_dataset(8)'
  rs1_b1_val_data: 'gen_usign_dataset(8)'
  rs1_b2_val_data: 'gen_usign_dataset(8)'
  rs1_b3_val_data: 'gen_usign_dataset(8)'
  rs1_b4_val_data: 'gen_usign_dataset(8)'
  rs1_b5_val_data: 'gen_usign_dataset(8)'
  rs1_b6_val_data: 'gen_usign_dataset(8)'
  rs1_b7_val_data: 'gen_usign_dataset(8)'
  rs2_b0_val_data: 'gen_usign_dataset(8)'
  rs2_b1_val_data: 'gen_usign_dataset(8)'
  rs2_b2_val_data: 'gen_usign_dataset(8)'
  rs2_b3_val_data: 'gen_usign_dataset(8)'
  rs2_b4_val_data: 'gen_usign_dataset(8)'
  rs2_b5_val_data: 'gen_usign_dataset(8)'
  rs2_b6_val_data: 'gen_usign_dataset(8)'
  rs2_b7_val_data: 'gen_usign_dataset(8)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

kabs8:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 8
  formattype: 'pbrformat'
  rs1_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_b0_val_data: 'gen_sign_dataset(8)'
  rs1_b1_val_data: 'gen_sign_dataset(8)'
  rs1_b2_val_data: 'gen_sign_dataset(8)'
  rs1_b3_val_data: 'gen_sign_dataset(8)'
  rs1_b4_val_data: 'gen_sign_dataset(8)'
  rs1_b5_val_data: 'gen_sign_dataset(8)'
  rs1_b6_val_data: 'gen_sign_dataset(8)'
  rs1_b7_val_data: 'gen_sign_dataset(8)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;
    TEST_PKR_OP( $inst, $rd, $rs1, $correctval, $rs1_val, $rs1, $swreg, $offset, $testreg)

sclip8:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 8
  formattype: 'pbriformat'
  rs1_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_b0_val_data: 'gen_sign_dataset(8)'
  rs1_b1_val_data: 'gen_sign_dataset(8)'
  rs1_b2_val_data: 'gen_sign_dataset(8)'
  rs1_b3_val_data: 'gen_sign_dataset(8)'
  rs1_b4_val_data: 'gen_sign_dataset(8)'
  rs1_b5_val_data: 'gen_sign_dataset(8)'
  rs1_b6_val_data: 'gen_sign_dataset(8)'
  rs1_b7_val_data: 'gen_sign_dataset(8)'
  imm_val_data: 'gen_imm_dataset(3)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;  immval:$imm_val
    TEST_PKIMM_OP( $inst, $rd, $rs1, $correctval, $rs1_val, $imm_val, $rs1, $swreg, $offset, $testreg)

uclip8:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 8
  formattype: 'pbriformat'
  rs1_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_b0_val_data: 'gen_usign_dataset(8)'
  rs1_b1_val_data: 'gen_usign_dataset(8)'
  rs1_b2_val_data: 'gen_usign_dataset(8)'
  rs1_b3_val_data: 'gen_usign_dataset(8)'
  rs1_b4_val_data: 'gen_usign_dataset(8)'
  rs1_b5_val_data: 'gen_usign_dataset(8)'
  rs1_b6_val_data: 'gen_usign_dataset(8)'
  rs1_b7_val_data: 'gen_usign_dataset(8)'
  imm_val_data: 'gen_imm_dataset(3)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;  immval:$imm_val
    TEST_PKIMM_OP( $inst, $rd, $rs1, $correctval, $rs1_val, $imm_val, $rs1, $swreg, $offset, $testreg)

clrs8:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 8
  formattype: 'pbrformat'
  rs1_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_b0_val_data: 'gen_sign_dataset(8)'
  rs1_b1_val_data: 'gen_sign_dataset(8)'
  rs1_b2_val_data: 'gen_sign_dataset(8)'
  rs1_b3_val_data: 'gen_sign_dataset(8)'
  rs1_b4_val_data: 'gen_sign_dataset(8)'
  rs1_b5_val_data: 'gen_sign_dataset(8)'
  rs1_b6_val_data: 'gen_sign_dataset(8)'
  rs1_b7_val_data: 'gen_sign_dataset(8)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;
    TEST_RD_OP( $inst, $rd, $rs1, $correctval, $rs1_val, $swreg, $offset, $testreg)

clz8:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 8
  formattype: 'pbrformat'
  rs1_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_b0_val_data: 'gen_usign_dataset(8)'
  rs1_b1_val_data: 'gen_usign_dataset(8)'
  rs1_b2_val_data: 'gen_usign_dataset(8)'
  rs1_b3_val_data: 'gen_usign_dataset(8)'
  rs1_b4_val_data: 'gen_usign_dataset(8)'
  rs1_b5_val_data: 'gen_usign_dataset(8)'
  rs1_b6_val_data: 'gen_usign_dataset(8)'
  rs1_b7_val_data: 'gen_usign_dataset(8)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;
    TEST_RD_OP( $inst, $rd, $rs1, $correctval, $rs1_val, $swreg, $offset, $testreg)

swap8:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 8
  formattype: 'pbrformat'
  rs1_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_b0_val_data: 'gen_usign_dataset(8)'
  rs1_b1_val_data: 'gen_usign_dataset(8)'
  rs1_b2_val_data: 'gen_usign_dataset(8)'
  rs1_b3_val_data: 'gen_usign_dataset(8)'
  rs1_b4_val_data: 'gen_usign_dataset(8)'
  rs1_b5_val_data: 'gen_usign_dataset(8)'
  rs1_b6_val_data: 'gen_usign_dataset(8)'
  rs1_b7_val_data: 'gen_usign_dataset(8)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;
    TEST_RD_OP( $inst, $rd, $rs1, $correctval, $rs1_val, $swreg, $offset, $testreg)

# 3.1.11. 8-bit Unpacking Instructions

sunpkd810:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 8
  formattype: 'pbrformat'
  rs1_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_b0_val_data: 'gen_sign_dataset(8)'
  rs1_b1_val_data: 'gen_sign_dataset(8)'
  rs1_b2_val_data: 'gen_sign_dataset(8)'
  rs1_b3_val_data: 'gen_sign_dataset(8)'
  rs1_b4_val_data: 'gen_sign_dataset(8)'
  rs1_b5_val_data: 'gen_sign_dataset(8)'
  rs1_b6_val_data: 'gen_sign_dataset(8)'
  rs1_b7_val_data: 'gen_sign_dataset(8)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;
    TEST_RD_OP( $inst, $rd, $rs1, $correctval, $rs1_val, $swreg, $offset, $testreg)

sunpkd820:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 8
  formattype: 'pbrformat'
  rs1_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_b0_val_data: 'gen_sign_dataset(8)'
  rs1_b1_val_data: 'gen_sign_dataset(8)'
  rs1_b2_val_data: 'gen_sign_dataset(8)'
  rs1_b3_val_data: 'gen_sign_dataset(8)'
  rs1_b4_val_data: 'gen_sign_dataset(8)'
  rs1_b5_val_data: 'gen_sign_dataset(8)'
  rs1_b6_val_data: 'gen_sign_dataset(8)'
  rs1_b7_val_data: 'gen_sign_dataset(8)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;
    TEST_RD_OP( $inst, $rd, $rs1, $correctval, $rs1_val, $swreg, $offset, $testreg)

sunpkd830:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 8
  formattype: 'pbrformat'
  rs1_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_b0_val_data: 'gen_sign_dataset(8)'
  rs1_b1_val_data: 'gen_sign_dataset(8)'
  rs1_b2_val_data: 'gen_sign_dataset(8)'
  rs1_b3_val_data: 'gen_sign_dataset(8)'
  rs1_b4_val_data: 'gen_sign_dataset(8)'
  rs1_b5_val_data: 'gen_sign_dataset(8)'
  rs1_b6_val_data: 'gen_sign_dataset(8)'
  rs1_b7_val_data: 'gen_sign_dataset(8)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;
    TEST_RD_OP( $inst, $rd, $rs1, $correctval, $rs1_val, $swreg, $offset, $testreg)

sunpkd831:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 8
  formattype: 'pbrformat'
  rs1_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_b0_val_data: 'gen_sign_dataset(8)'
  rs1_b1_val_data: 'gen_sign_dataset(8)'
  rs1_b2_val_data: 'gen_sign_dataset(8)'
  rs1_b3_val_data: 'gen_sign_dataset(8)'
  rs1_b4_val_data: 'gen_sign_dataset(8)'
  rs1_b5_val_data: 'gen_sign_dataset(8)'
  rs1_b6_val_data: 'gen_sign_dataset(8)'
  rs1_b7_val_data: 'gen_sign_dataset(8)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;
    TEST_RD_OP( $inst, $rd, $rs1, $correctval, $rs1_val, $swreg, $offset, $testreg)

sunpkd832:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 8
  formattype: 'pbrformat'
  rs1_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_b0_val_data: 'gen_sign_dataset(8)'
  rs1_b1_val_data: 'gen_sign_dataset(8)'
  rs1_b2_val_data: 'gen_sign_dataset(8)'
  rs1_b3_val_data: 'gen_sign_dataset(8)'
  rs1_b4_val_data: 'gen_sign_dataset(8)'
  rs1_b5_val_data: 'gen_sign_dataset(8)'
  rs1_b6_val_data: 'gen_sign_dataset(8)'
  rs1_b7_val_data: 'gen_sign_dataset(8)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;
    TEST_RD_OP( $inst, $rd, $rs1, $correctval, $rs1_val, $swreg, $offset, $testreg)

zunpkd810:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 8
  formattype: 'pbrformat'
  rs1_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_b0_val_data: 'gen_usign_dataset(8)'
  rs1_b1_val_data: 'gen_usign_dataset(8)'
  rs1_b2_val_data: 'gen_usign_dataset(8)'
  rs1_b3_val_data: 'gen_usign_dataset(8)'
  rs1_b4_val_data: 'gen_usign_dataset(8)'
  rs1_b5_val_data: 'gen_usign_dataset(8)'
  rs1_b6_val_data: 'gen_usign_dataset(8)'
  rs1_b7_val_data: 'gen_usign_dataset(8)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;
    TEST_RD_OP( $inst, $rd, $rs1, $correctval, $rs1_val, $swreg, $offset, $testreg)

zunpkd820:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 8
  formattype: 'pbrformat'
  rs1_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_b0_val_data: 'gen_usign_dataset(8)'
  rs1_b1_val_data: 'gen_usign_dataset(8)'
  rs1_b2_val_data: 'gen_usign_dataset(8)'
  rs1_b3_val_data: 'gen_usign_dataset(8)'
  rs1_b4_val_data: 'gen_usign_dataset(8)'
  rs1_b5_val_data: 'gen_usign_dataset(8)'
  rs1_b6_val_data: 'gen_usign_dataset(8)'
  rs1_b7_val_data: 'gen_usign_dataset(8)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;
    TEST_RD_OP( $inst, $rd, $rs1, $correctval, $rs1_val, $swreg, $offset, $testreg)

zunpkd830:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 8
  formattype: 'pbrformat'
  rs1_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_b0_val_data: 'gen_usign_dataset(8)'
  rs1_b1_val_data: 'gen_usign_dataset(8)'
  rs1_b2_val_data: 'gen_usign_dataset(8)'
  rs1_b3_val_data: 'gen_usign_dataset(8)'
  rs1_b4_val_data: 'gen_usign_dataset(8)'
  rs1_b5_val_data: 'gen_usign_dataset(8)'
  rs1_b6_val_data: 'gen_usign_dataset(8)'
  rs1_b7_val_data: 'gen_usign_dataset(8)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;
    TEST_RD_OP( $inst, $rd, $rs1, $correctval, $rs1_val, $swreg, $offset, $testreg)

zunpkd831:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 8
  formattype: 'pbrformat'
  rs1_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_b0_val_data: 'gen_usign_dataset(8)'
  rs1_b1_val_data: 'gen_usign_dataset(8)'
  rs1_b2_val_data: 'gen_usign_dataset(8)'
  rs1_b3_val_data: 'gen_usign_dataset(8)'
  rs1_b4_val_data: 'gen_usign_dataset(8)'
  rs1_b5_val_data: 'gen_usign_dataset(8)'
  rs1_b6_val_data: 'gen_usign_dataset(8)'
  rs1_b7_val_data: 'gen_usign_dataset(8)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;
    TEST_RD_OP( $inst, $rd, $rs1, $correctval, $rs1_val, $swreg, $offset, $testreg)

zunpkd832:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 8
  formattype: 'pbrformat'
  rs1_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_b0_val_data: 'gen_usign_dataset(8)'
  rs1_b1_val_data: 'gen_usign_dataset(8)'
  rs1_b2_val_data: 'gen_usign_dataset(8)'
  rs1_b3_val_data: 'gen_usign_dataset(8)'
  rs1_b4_val_data: 'gen_usign_dataset(8)'
  rs1_b5_val_data: 'gen_usign_dataset(8)'
  rs1_b6_val_data: 'gen_usign_dataset(8)'
  rs1_b7_val_data: 'gen_usign_dataset(8)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;
    TEST_RD_OP( $inst, $rd, $rs1, $correctval, $rs1_val, $swreg, $offset, $testreg)

# 3.2 Partial-SIMD Data Processing Instructions

pkbb16:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_usign_dataset(16)'
  rs1_h1_val_data: 'gen_usign_dataset(16)'
  rs1_h2_val_data: 'gen_usign_dataset(16)'
  rs1_h3_val_data: 'gen_usign_dataset(16)'
  rs2_h0_val_data: 'gen_usign_dataset(16)'
  rs2_h1_val_data: 'gen_usign_dataset(16)'
  rs2_h2_val_data: 'gen_usign_dataset(16)'
  rs2_h3_val_data: 'gen_usign_dataset(16)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

pkbt16:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_usign_dataset(16)'
  rs1_h1_val_data: 'gen_usign_dataset(16)'
  rs1_h2_val_data: 'gen_usign_dataset(16)'
  rs1_h3_val_data: 'gen_usign_dataset(16)'
  rs2_h0_val_data: 'gen_usign_dataset(16)'
  rs2_h1_val_data: 'gen_usign_dataset(16)'
  rs2_h2_val_data: 'gen_usign_dataset(16)'
  rs2_h3_val_data: 'gen_usign_dataset(16)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

pktb16:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_usign_dataset(16)'
  rs1_h1_val_data: 'gen_usign_dataset(16)'
  rs1_h2_val_data: 'gen_usign_dataset(16)'
  rs1_h3_val_data: 'gen_usign_dataset(16)'
  rs2_h0_val_data: 'gen_usign_dataset(16)'
  rs2_h1_val_data: 'gen_usign_dataset(16)'
  rs2_h2_val_data: 'gen_usign_dataset(16)'
  rs2_h3_val_data: 'gen_usign_dataset(16)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

pktt16:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_usign_dataset(16)'
  rs1_h1_val_data: 'gen_usign_dataset(16)'
  rs1_h2_val_data: 'gen_usign_dataset(16)'
  rs1_h3_val_data: 'gen_usign_dataset(16)'
  rs2_h0_val_data: 'gen_usign_dataset(16)'
  rs2_h1_val_data: 'gen_usign_dataset(16)'
  rs2_h2_val_data: 'gen_usign_dataset(16)'
  rs2_h3_val_data: 'gen_usign_dataset(16)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)
# 3.2.2 Most Significant Word 32x32 Multiply & Add Instructions
smmul:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  formattype: 'pwrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_sign_dataset(32)'
  rs1_w1_val_data: 'gen_sign_dataset(32)'
  rs2_w0_val_data: 'gen_sign_dataset(32)'
  rs2_w1_val_data: 'gen_sign_dataset(32)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;  immval:$imm_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

smmul.u:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  formattype: 'pwrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_sign_dataset(32) + gen_sp_dataset(32,True)'
  rs1_w1_val_data: 'gen_sign_dataset(32) + gen_sp_dataset(32,True)'
  rs2_w0_val_data: 'gen_sign_dataset(32) + gen_sp_dataset(32,True)'
  rs2_w1_val_data: 'gen_sign_dataset(32) + gen_sp_dataset(32,True)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;  immval:$imm_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

kmmac:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  formattype: 'pwrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_sign_dataset(32) + gen_sp_dataset(32,True)'
  rs1_w1_val_data: 'gen_sign_dataset(32) + gen_sp_dataset(32,True)'
  rs2_w0_val_data: 'gen_sign_dataset(32) + gen_sp_dataset(32,True)'
  rs2_w1_val_data: 'gen_sign_dataset(32) + gen_sp_dataset(32,True)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;  immval:$imm_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

kmmac.u:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  formattype: 'pwrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_sign_dataset(32) + gen_sp_dataset(32,True)'
  rs1_w1_val_data: 'gen_sign_dataset(32) + gen_sp_dataset(32,True)'
  rs2_w0_val_data: 'gen_sign_dataset(32) + gen_sp_dataset(32,True)'
  rs2_w1_val_data: 'gen_sign_dataset(32) + gen_sp_dataset(32,True)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;  immval:$imm_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

kmmsb:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  formattype: 'pwrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_sign_dataset(32) + gen_sp_dataset(32,True)'
  rs1_w1_val_data: 'gen_sign_dataset(32) + gen_sp_dataset(32,True)'
  rs2_w0_val_data: 'gen_sign_dataset(32) + gen_sp_dataset(32,True)'
  rs2_w1_val_data: 'gen_sign_dataset(32) + gen_sp_dataset(32,True)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;  immval:$imm_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

kmmsb.u:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  formattype: 'pwrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_sign_dataset(32) + gen_sp_dataset(32,True)'
  rs1_w1_val_data: 'gen_sign_dataset(32) + gen_sp_dataset(32,True)'
  rs2_w0_val_data: 'gen_sign_dataset(32) + gen_sp_dataset(32,True)'
  rs2_w1_val_data: 'gen_sign_dataset(32) + gen_sp_dataset(32,True)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;  immval:$imm_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

kwmmul:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  formattype: 'pwrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_sign_dataset(32) + gen_sp_dataset(32,True)'
  rs1_w1_val_data: 'gen_sign_dataset(32) + gen_sp_dataset(32,True)'
  rs2_w0_val_data: 'gen_sign_dataset(32) + gen_sp_dataset(32,True)'
  rs2_w1_val_data: 'gen_sign_dataset(32) + gen_sp_dataset(32,True)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;  immval:$imm_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

kwmmul.u:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  formattype: 'pwrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_sign_dataset(32) + gen_sp_dataset(32,True)'
  rs1_w1_val_data: 'gen_sign_dataset(32) + gen_sp_dataset(32,True)'
  rs2_w0_val_data: 'gen_sign_dataset(32) + gen_sp_dataset(32,True)'
  rs2_w1_val_data: 'gen_sign_dataset(32) + gen_sp_dataset(32,True)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;  immval:$imm_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)


# 3.2.3 Most Significant Word 32x16 Multiply & Add Instructions
smmwb:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32, 16
  formattype: 'pwhrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_sign_dataset(32)'
  rs1_w1_val_data: 'gen_sign_dataset(32)'
  rs2_h0_val_data: 'gen_sign_dataset(16)'
  rs2_h1_val_data: 'gen_sign_dataset(16)'
  rs2_h2_val_data: 'gen_sign_dataset(16)'
  rs2_h3_val_data: 'gen_sign_dataset(16)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

smmwb.u:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32, 16
  formattype: 'pwhrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_sign_dataset(32)'
  rs1_w1_val_data: 'gen_sign_dataset(32)'
  rs2_h0_val_data: 'gen_sign_dataset(16)'
  rs2_h1_val_data: 'gen_sign_dataset(16)'
  rs2_h2_val_data: 'gen_sign_dataset(16)'
  rs2_h3_val_data: 'gen_sign_dataset(16)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

smmwt:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32, 16
  formattype: 'pwhrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_sign_dataset(32)'
  rs1_w1_val_data: 'gen_sign_dataset(32)'
  rs2_h0_val_data: 'gen_sign_dataset(16)'
  rs2_h1_val_data: 'gen_sign_dataset(16)'
  rs2_h2_val_data: 'gen_sign_dataset(16)'
  rs2_h3_val_data: 'gen_sign_dataset(16)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

smmwt.u:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32, 16
  formattype: 'pwhrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_sign_dataset(32)'
  rs1_w1_val_data: 'gen_sign_dataset(32)'
  rs2_h0_val_data: 'gen_sign_dataset(16)'
  rs2_h1_val_data: 'gen_sign_dataset(16)'
  rs2_h2_val_data: 'gen_sign_dataset(16)'
  rs2_h3_val_data: 'gen_sign_dataset(16)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

kmmawb:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32, 16
  formattype: 'pwhrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_sign_dataset(32)'
  rs1_w1_val_data: 'gen_sign_dataset(32)'
  rs2_h0_val_data: 'gen_sign_dataset(16)'
  rs2_h1_val_data: 'gen_sign_dataset(16)'
  rs2_h2_val_data: 'gen_sign_dataset(16)'
  rs2_h3_val_data: 'gen_sign_dataset(16)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

kmmawb.u:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32, 16
  formattype: 'pwhrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_sign_dataset(32)'
  rs1_w1_val_data: 'gen_sign_dataset(32)'
  rs2_h0_val_data: 'gen_sign_dataset(16)'
  rs2_h1_val_data: 'gen_sign_dataset(16)'
  rs2_h2_val_data: 'gen_sign_dataset(16)'
  rs2_h3_val_data: 'gen_sign_dataset(16)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

kmmawt:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32, 16
  formattype: 'pwhrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_sign_dataset(32)'
  rs1_w1_val_data: 'gen_sign_dataset(32)'
  rs2_h0_val_data: 'gen_sign_dataset(16)'
  rs2_h1_val_data: 'gen_sign_dataset(16)'
  rs2_h2_val_data: 'gen_sign_dataset(16)'
  rs2_h3_val_data: 'gen_sign_dataset(16)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

kmmawt.u:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32, 16
  formattype: 'pwhrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_sign_dataset(32)'
  rs1_w1_val_data: 'gen_sign_dataset(32)'
  rs2_h0_val_data: 'gen_sign_dataset(16)'
  rs2_h1_val_data: 'gen_sign_dataset(16)'
  rs2_h2_val_data: 'gen_sign_dataset(16)'
  rs2_h3_val_data: 'gen_sign_dataset(16)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

kmmwb2:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32, 16
  formattype: 'pwhrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_sign_dataset(32)'
  rs1_w1_val_data: 'gen_sign_dataset(32)'
  rs2_h0_val_data: 'gen_sign_dataset(16)'
  rs2_h1_val_data: 'gen_sign_dataset(16)'
  rs2_h2_val_data: 'gen_sign_dataset(16)'
  rs2_h3_val_data: 'gen_sign_dataset(16)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)


kmmwb2.u:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32, 16
  formattype: 'pwhrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_sign_dataset(32)'
  rs1_w1_val_data: 'gen_sign_dataset(32)'
  rs2_h0_val_data: 'gen_sign_dataset(16)'
  rs2_h1_val_data: 'gen_sign_dataset(16)'
  rs2_h2_val_data: 'gen_sign_dataset(16)'
  rs2_h3_val_data: 'gen_sign_dataset(16)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

kmmwt2:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32, 16
  formattype: 'pwhrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_sign_dataset(32)'
  rs1_w1_val_data: 'gen_sign_dataset(32)'
  rs2_h0_val_data: 'gen_sign_dataset(16)'
  rs2_h1_val_data: 'gen_sign_dataset(16)'
  rs2_h2_val_data: 'gen_sign_dataset(16)'
  rs2_h3_val_data: 'gen_sign_dataset(16)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

kmmwt2.u:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32, 16
  formattype: 'pwhrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_sign_dataset(32)'
  rs1_w1_val_data: 'gen_sign_dataset(32)'
  rs2_h0_val_data: 'gen_sign_dataset(16)'
  rs2_h1_val_data: 'gen_sign_dataset(16)'
  rs2_h2_val_data: 'gen_sign_dataset(16)'
  rs2_h3_val_data: 'gen_sign_dataset(16)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)


kmmawb2:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32, 16
  formattype: 'pwhrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_sign_dataset(32)'
  rs1_w1_val_data: 'gen_sign_dataset(32)'
  rs2_h0_val_data: 'gen_sign_dataset(16)'
  rs2_h1_val_data: 'gen_sign_dataset(16)'
  rs2_h2_val_data: 'gen_sign_dataset(16)'
  rs2_h3_val_data: 'gen_sign_dataset(16)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

kmmawb2.u:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32, 16
  formattype: 'pwhrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_sign_dataset(32)'
  rs1_w1_val_data: 'gen_sign_dataset(32)'
  rs2_h0_val_data: 'gen_sign_dataset(16)'
  rs2_h1_val_data: 'gen_sign_dataset(16)'
  rs2_h2_val_data: 'gen_sign_dataset(16)'
  rs2_h3_val_data: 'gen_sign_dataset(16)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

kmmawt2:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32, 16
  formattype: 'pwhrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_sign_dataset(32)'
  rs1_w1_val_data: 'gen_sign_dataset(32)'
  rs2_h0_val_data: 'gen_sign_dataset(16)'
  rs2_h1_val_data: 'gen_sign_dataset(16)'
  rs2_h2_val_data: 'gen_sign_dataset(16)'
  rs2_h3_val_data: 'gen_sign_dataset(16)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

kmmawt2.u:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32, 16
  formattype: 'pwhrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_sign_dataset(32)'
  rs1_w1_val_data: 'gen_sign_dataset(32)'
  rs2_h0_val_data: 'gen_sign_dataset(16)'
  rs2_h1_val_data: 'gen_sign_dataset(16)'
  rs2_h2_val_data: 'gen_sign_dataset(16)'
  rs2_h3_val_data: 'gen_sign_dataset(16)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)


# 3.2.4 Signed 16-bit Multiply with 32-bit Add/Subtract Instructions

smbb16:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_sign_dataset(16)'
  rs1_h1_val_data: 'gen_sign_dataset(16)'
  rs1_h2_val_data: 'gen_sign_dataset(16)'
  rs1_h3_val_data: 'gen_sign_dataset(16)'
  rs2_h0_val_data: 'gen_sign_dataset(16)'
  rs2_h1_val_data: 'gen_sign_dataset(16)'
  rs2_h2_val_data: 'gen_sign_dataset(16)'
  rs2_h3_val_data: 'gen_sign_dataset(16)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

smbt16:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_sign_dataset(16)'
  rs1_h1_val_data: 'gen_sign_dataset(16)'
  rs1_h2_val_data: 'gen_sign_dataset(16)'
  rs1_h3_val_data: 'gen_sign_dataset(16)'
  rs2_h0_val_data: 'gen_sign_dataset(16)'
  rs2_h1_val_data: 'gen_sign_dataset(16)'
  rs2_h2_val_data: 'gen_sign_dataset(16)'
  rs2_h3_val_data: 'gen_sign_dataset(16)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

smtt16:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_sign_dataset(16)'
  rs1_h1_val_data: 'gen_sign_dataset(16)'
  rs1_h2_val_data: 'gen_sign_dataset(16)'
  rs1_h3_val_data: 'gen_sign_dataset(16)'
  rs2_h0_val_data: 'gen_sign_dataset(16)'
  rs2_h1_val_data: 'gen_sign_dataset(16)'
  rs2_h2_val_data: 'gen_sign_dataset(16)'
  rs2_h3_val_data: 'gen_sign_dataset(16)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

kmda:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_sign_dataset(16)'
  rs1_h1_val_data: 'gen_sign_dataset(16)'
  rs1_h2_val_data: 'gen_sign_dataset(16)'
  rs1_h3_val_data: 'gen_sign_dataset(16)'
  rs2_h0_val_data: 'gen_sign_dataset(16)'
  rs2_h1_val_data: 'gen_sign_dataset(16)'
  rs2_h2_val_data: 'gen_sign_dataset(16)'
  rs2_h3_val_data: 'gen_sign_dataset(16)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

kmxda:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_sign_dataset(16)'
  rs1_h1_val_data: 'gen_sign_dataset(16)'
  rs1_h2_val_data: 'gen_sign_dataset(16)'
  rs1_h3_val_data: 'gen_sign_dataset(16)'
  rs2_h0_val_data: 'gen_sign_dataset(16)'
  rs2_h1_val_data: 'gen_sign_dataset(16)'
  rs2_h2_val_data: 'gen_sign_dataset(16)'
  rs2_h3_val_data: 'gen_sign_dataset(16)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

smds:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_sign_dataset(16)'
  rs1_h1_val_data: 'gen_sign_dataset(16)'
  rs1_h2_val_data: 'gen_sign_dataset(16)'
  rs1_h3_val_data: 'gen_sign_dataset(16)'
  rs2_h0_val_data: 'gen_sign_dataset(16)'
  rs2_h1_val_data: 'gen_sign_dataset(16)'
  rs2_h2_val_data: 'gen_sign_dataset(16)'
  rs2_h3_val_data: 'gen_sign_dataset(16)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

smdrs:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_sign_dataset(16)'
  rs1_h1_val_data: 'gen_sign_dataset(16)'
  rs1_h2_val_data: 'gen_sign_dataset(16)'
  rs1_h3_val_data: 'gen_sign_dataset(16)'
  rs2_h0_val_data: 'gen_sign_dataset(16)'
  rs2_h1_val_data: 'gen_sign_dataset(16)'
  rs2_h2_val_data: 'gen_sign_dataset(16)'
  rs2_h3_val_data: 'gen_sign_dataset(16)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

smxds:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_sign_dataset(16)'
  rs1_h1_val_data: 'gen_sign_dataset(16)'
  rs1_h2_val_data: 'gen_sign_dataset(16)'
  rs1_h3_val_data: 'gen_sign_dataset(16)'
  rs2_h0_val_data: 'gen_sign_dataset(16)'
  rs2_h1_val_data: 'gen_sign_dataset(16)'
  rs2_h2_val_data: 'gen_sign_dataset(16)'
  rs2_h3_val_data: 'gen_sign_dataset(16)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

kmabb:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_sign_dataset(16)'
  rs1_h1_val_data: 'gen_sign_dataset(16)'
  rs1_h2_val_data: 'gen_sign_dataset(16)'
  rs1_h3_val_data: 'gen_sign_dataset(16)'
  rs2_h0_val_data: 'gen_sign_dataset(16)'
  rs2_h1_val_data: 'gen_sign_dataset(16)'
  rs2_h2_val_data: 'gen_sign_dataset(16)'
  rs2_h3_val_data: 'gen_sign_dataset(16)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

kmabt:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_sign_dataset(16)'
  rs1_h1_val_data: 'gen_sign_dataset(16)'
  rs1_h2_val_data: 'gen_sign_dataset(16)'
  rs1_h3_val_data: 'gen_sign_dataset(16)'
  rs2_h0_val_data: 'gen_sign_dataset(16)'
  rs2_h1_val_data: 'gen_sign_dataset(16)'
  rs2_h2_val_data: 'gen_sign_dataset(16)'
  rs2_h3_val_data: 'gen_sign_dataset(16)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

kmatt:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_sign_dataset(16)'
  rs1_h1_val_data: 'gen_sign_dataset(16)'
  rs1_h2_val_data: 'gen_sign_dataset(16)'
  rs1_h3_val_data: 'gen_sign_dataset(16)'
  rs2_h0_val_data: 'gen_sign_dataset(16)'
  rs2_h1_val_data: 'gen_sign_dataset(16)'
  rs2_h2_val_data: 'gen_sign_dataset(16)'
  rs2_h3_val_data: 'gen_sign_dataset(16)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

kmada:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_sign_dataset(16)'
  rs1_h1_val_data: 'gen_sign_dataset(16)'
  rs1_h2_val_data: 'gen_sign_dataset(16)'
  rs1_h3_val_data: 'gen_sign_dataset(16)'
  rs2_h0_val_data: 'gen_sign_dataset(16)'
  rs2_h1_val_data: 'gen_sign_dataset(16)'
  rs2_h2_val_data: 'gen_sign_dataset(16)'
  rs2_h3_val_data: 'gen_sign_dataset(16)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

kmaxda:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_sign_dataset(16)'
  rs1_h1_val_data: 'gen_sign_dataset(16)'
  rs1_h2_val_data: 'gen_sign_dataset(16)'
  rs1_h3_val_data: 'gen_sign_dataset(16)'
  rs2_h0_val_data: 'gen_sign_dataset(16)'
  rs2_h1_val_data: 'gen_sign_dataset(16)'
  rs2_h2_val_data: 'gen_sign_dataset(16)'
  rs2_h3_val_data: 'gen_sign_dataset(16)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

kmads:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_sign_dataset(16)'
  rs1_h1_val_data: 'gen_sign_dataset(16)'
  rs1_h2_val_data: 'gen_sign_dataset(16)'
  rs1_h3_val_data: 'gen_sign_dataset(16)'
  rs2_h0_val_data: 'gen_sign_dataset(16)'
  rs2_h1_val_data: 'gen_sign_dataset(16)'
  rs2_h2_val_data: 'gen_sign_dataset(16)'
  rs2_h3_val_data: 'gen_sign_dataset(16)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

kmadrs:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_sign_dataset(16)'
  rs1_h1_val_data: 'gen_sign_dataset(16)'
  rs1_h2_val_data: 'gen_sign_dataset(16)'
  rs1_h3_val_data: 'gen_sign_dataset(16)'
  rs2_h0_val_data: 'gen_sign_dataset(16)'
  rs2_h1_val_data: 'gen_sign_dataset(16)'
  rs2_h2_val_data: 'gen_sign_dataset(16)'
  rs2_h3_val_data: 'gen_sign_dataset(16)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

kmaxds:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_sign_dataset(16)'
  rs1_h1_val_data: 'gen_sign_dataset(16)'
  rs1_h2_val_data: 'gen_sign_dataset(16)'
  rs1_h3_val_data: 'gen_sign_dataset(16)'
  rs2_h0_val_data: 'gen_sign_dataset(16)'
  rs2_h1_val_data: 'gen_sign_dataset(16)'
  rs2_h2_val_data: 'gen_sign_dataset(16)'
  rs2_h3_val_data: 'gen_sign_dataset(16)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

kmsda:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_sign_dataset(16)'
  rs1_h1_val_data: 'gen_sign_dataset(16)'
  rs1_h2_val_data: 'gen_sign_dataset(16)'
  rs1_h3_val_data: 'gen_sign_dataset(16)'
  rs2_h0_val_data: 'gen_sign_dataset(16)'
  rs2_h1_val_data: 'gen_sign_dataset(16)'
  rs2_h2_val_data: 'gen_sign_dataset(16)'
  rs2_h3_val_data: 'gen_sign_dataset(16)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

kmsxda:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_sign_dataset(16)'
  rs1_h1_val_data: 'gen_sign_dataset(16)'
  rs1_h2_val_data: 'gen_sign_dataset(16)'
  rs1_h3_val_data: 'gen_sign_dataset(16)'
  rs2_h0_val_data: 'gen_sign_dataset(16)'
  rs2_h1_val_data: 'gen_sign_dataset(16)'
  rs2_h2_val_data: 'gen_sign_dataset(16)'
  rs2_h3_val_data: 'gen_sign_dataset(16)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

# 3.2.5 Signed 16-bit Multiply with 64-bit Add/Subtract Instructions

smal:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 64,16
  p64_profile: 'ppn'
  formattype: 'pphrrformat'
  rs1_op_data: *pair_regs
  rs2_op_data: *all_regs

  rd_op_data: *pair_regs
  rs1_val_data: 'gen_sign_dataset(64)'
  rs2_h0_val_data: 'gen_sign_dataset(16)'
  rs2_h1_val_data: 'gen_sign_dataset(16)'
  rs2_h2_val_data: 'gen_sign_dataset(16)'
  rs2_h3_val_data: 'gen_sign_dataset(16)'

  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val64; op2val:$rs2_val;
    TEST_P64_PPN_OP($inst, $rd, $rd_hi, $rs1, $rs1_hi, $rs2, $correctval, $correctval_hi, $rs1_val, $rs1_val_hi, $rs2_val, $swreg, $offset, $testreg)


# 3.2.6 Miscellaneous Instructions

sclip32:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  formattype: 'pwriformat'
  rs1_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_sign_dataset(32)'
  rs1_w1_val_data: 'gen_sign_dataset(32)'
  imm_val_data: 'gen_imm_dataset(5)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;  immval:$imm_val
    TEST_PKIMM_OP( $inst, $rd, $rs1, $correctval, $rs1_val, $imm_val, $rs1, $swreg, $offset, $testreg)

uclip32:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  formattype: 'pwriformat'
  rs1_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_usign_dataset(32)'
  rs1_w1_val_data: 'gen_usign_dataset(32)'
  imm_val_data: 'gen_imm_dataset(5)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;  immval:$imm_val
    TEST_PKIMM_OP( $inst, $rd, $rs1, $correctval, $rs1_val, $imm_val, $rs1, $swreg, $offset, $testreg)

clrs32:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  formattype: 'pwrformat'
  rs1_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_sign_dataset(32)'
  rs1_w1_val_data: 'gen_sign_dataset(32)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;
    TEST_RD_OP( $inst, $rd, $rs1, $correctval, $rs1_val, $swreg, $offset, $testreg)

clz32:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  formattype: 'pwrformat'
  rs1_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_usign_dataset(32)'
  rs1_w1_val_data: 'gen_usign_dataset(32)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;
    TEST_RD_OP( $inst, $rd, $rs1, $correctval, $rs1_val, $swreg, $offset, $testreg)

pbsad:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 8
  formattype: 'pbrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_b0_val_data: 'gen_usign_dataset(8)'
  rs1_b1_val_data: 'gen_usign_dataset(8)'
  rs1_b2_val_data: 'gen_usign_dataset(8)'
  rs1_b3_val_data: 'gen_usign_dataset(8)'
  rs1_b4_val_data: 'gen_usign_dataset(8)'
  rs1_b5_val_data: 'gen_usign_dataset(8)'
  rs1_b6_val_data: 'gen_usign_dataset(8)'
  rs1_b7_val_data: 'gen_usign_dataset(8)'
  rs2_b0_val_data: 'gen_usign_dataset(8)'
  rs2_b1_val_data: 'gen_usign_dataset(8)'
  rs2_b2_val_data: 'gen_usign_dataset(8)'
  rs2_b3_val_data: 'gen_usign_dataset(8)'
  rs2_b4_val_data: 'gen_usign_dataset(8)'
  rs2_b5_val_data: 'gen_usign_dataset(8)'
  rs2_b6_val_data: 'gen_usign_dataset(8)'
  rs2_b7_val_data: 'gen_usign_dataset(8)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

pbsada:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 8
  formattype: 'pbrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_b0_val_data: 'gen_usign_dataset(8)'
  rs1_b1_val_data: 'gen_usign_dataset(8)'
  rs1_b2_val_data: 'gen_usign_dataset(8)'
  rs1_b3_val_data: 'gen_usign_dataset(8)'
  rs1_b4_val_data: 'gen_usign_dataset(8)'
  rs1_b5_val_data: 'gen_usign_dataset(8)'
  rs1_b6_val_data: 'gen_usign_dataset(8)'
  rs1_b7_val_data: 'gen_usign_dataset(8)'
  rs2_b0_val_data: 'gen_usign_dataset(8)'
  rs2_b1_val_data: 'gen_usign_dataset(8)'
  rs2_b2_val_data: 'gen_usign_dataset(8)'
  rs2_b3_val_data: 'gen_usign_dataset(8)'
  rs2_b4_val_data: 'gen_usign_dataset(8)'
  rs2_b5_val_data: 'gen_usign_dataset(8)'
  rs2_b6_val_data: 'gen_usign_dataset(8)'
  rs2_b7_val_data: 'gen_usign_dataset(8)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

# 3.2.7. 8-bit Multiply with 32-bit Add Instructions

smaqa:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 8
  formattype: 'pbrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_b0_val_data: 'gen_sign_dataset(8)'
  rs1_b1_val_data: 'gen_sign_dataset(8)'
  rs1_b2_val_data: 'gen_sign_dataset(8)'
  rs1_b3_val_data: 'gen_sign_dataset(8)'
  rs1_b4_val_data: 'gen_sign_dataset(8)'
  rs1_b5_val_data: 'gen_sign_dataset(8)'
  rs1_b6_val_data: 'gen_sign_dataset(8)'
  rs1_b7_val_data: 'gen_sign_dataset(8)'
  rs2_b0_val_data: 'gen_sign_dataset(8)'
  rs2_b1_val_data: 'gen_sign_dataset(8)'
  rs2_b2_val_data: 'gen_sign_dataset(8)'
  rs2_b3_val_data: 'gen_sign_dataset(8)'
  rs2_b4_val_data: 'gen_sign_dataset(8)'
  rs2_b5_val_data: 'gen_sign_dataset(8)'
  rs2_b6_val_data: 'gen_sign_dataset(8)'
  rs2_b7_val_data: 'gen_sign_dataset(8)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

umaqa:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 8
  formattype: 'pbrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_b0_val_data: 'gen_usign_dataset(8)'
  rs1_b1_val_data: 'gen_usign_dataset(8)'
  rs1_b2_val_data: 'gen_usign_dataset(8)'
  rs1_b3_val_data: 'gen_usign_dataset(8)'
  rs1_b4_val_data: 'gen_usign_dataset(8)'
  rs1_b5_val_data: 'gen_usign_dataset(8)'
  rs1_b6_val_data: 'gen_usign_dataset(8)'
  rs1_b7_val_data: 'gen_usign_dataset(8)'
  rs2_b0_val_data: 'gen_usign_dataset(8)'
  rs2_b1_val_data: 'gen_usign_dataset(8)'
  rs2_b2_val_data: 'gen_usign_dataset(8)'
  rs2_b3_val_data: 'gen_usign_dataset(8)'
  rs2_b4_val_data: 'gen_usign_dataset(8)'
  rs2_b5_val_data: 'gen_usign_dataset(8)'
  rs2_b6_val_data: 'gen_usign_dataset(8)'
  rs2_b7_val_data: 'gen_usign_dataset(8)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

smaqa.su:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 8
  formattype: 'pbrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_b0_val_data: 'gen_sign_dataset(8)'
  rs1_b1_val_data: 'gen_sign_dataset(8)'
  rs1_b2_val_data: 'gen_sign_dataset(8)'
  rs1_b3_val_data: 'gen_sign_dataset(8)'
  rs1_b4_val_data: 'gen_sign_dataset(8)'
  rs1_b5_val_data: 'gen_sign_dataset(8)'
  rs1_b6_val_data: 'gen_sign_dataset(8)'
  rs1_b7_val_data: 'gen_sign_dataset(8)'
  rs2_b0_val_data: 'gen_sign_dataset(8)'
  rs2_b1_val_data: 'gen_sign_dataset(8)'
  rs2_b2_val_data: 'gen_sign_dataset(8)'
  rs2_b3_val_data: 'gen_sign_dataset(8)'
  rs2_b4_val_data: 'gen_sign_dataset(8)'
  rs2_b5_val_data: 'gen_sign_dataset(8)'
  rs2_b6_val_data: 'gen_sign_dataset(8)'
  rs2_b7_val_data: 'gen_sign_dataset(8)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

# 3.3.1 64-bit Addition & Subtraction Instructions

add64:
  stride: 2
  xlen: [32]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 64
  p64_profile: 'ppp'
  formattype: 'prrformat'
  rs1_op_data: *pair_regs
  rs2_op_data: *pair_regs
  rd_op_data: *pair_regs
  rs1_val_data: 'gen_sign_dataset(64)'
  rs2_val_data: 'gen_sign_dataset(64)'

  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val64 op2val:$rs2_val64
    TEST_P64_PPP_OP($inst, $rd, $rd_hi, $rs1, $rs1_hi, $rs2, $rs2_hi, $correctval, $correctval_hi, $rs1_val, $rs1_val_hi, $rs2_val, $rs2_val_hi, $swreg, $offset, $testreg)

radd64:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 64
  p64_profile: 'ppp'
  formattype: 'prrformat'
  rs1_op_data: *pair_regs
  rs2_op_data: *pair_regs
  rd_op_data: *pair_regs
  rs1_val_data: 'gen_sign_dataset(64)'
  rs2_val_data: 'gen_sign_dataset(64)'

  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val64;  op2val:$rs2_val64;
    TEST_P64_PPP_OP($inst, $rd, $rd_hi, $rs1, $rs1_hi, $rs2, $rs2_hi, $correctval, $correctval_hi, $rs1_val, $rs1_val_hi, $rs2_val, $rs2_val_hi, $swreg, $offset, $testreg)

uradd64:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 64
  p64_profile: 'ppp'
  formattype: 'prrformat'
  rs1_op_data: *pair_regs
  rs2_op_data: *pair_regs
  rd_op_data: *pair_regs
  rs1_val_data: 'gen_usign_dataset(64)'
  rs2_val_data: 'gen_usign_dataset(64)'

  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val64;  op2val:$rs2_val64;
    TEST_P64_PPP_OP($inst, $rd, $rd_hi, $rs1, $rs1_hi, $rs2, $rs2_hi, $correctval, $correctval_hi, $rs1_val, $rs1_val_hi, $rs2_val, $rs2_val_hi, $swreg, $offset, $testreg)

kadd64:
  stride: 3
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 64
  p64_profile: 'ppp'
  formattype: 'prrformat'
  rs1_op_data: *pair_regs
  rs2_op_data: *pair_regs
  rd_op_data: *pair_regs
  rs1_val_data: 'gen_sign_dataset(64)'
  rs2_val_data: 'gen_sign_dataset(64)'

  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val64;  op2val:$rs2_val64;
    TEST_PK64_PPP_OP($inst, $rd, $rd_hi, $rs1, $rs1_hi, $rs2, $rs2_hi, $correctval, $correctval_hi, $rs1_val, $rs1_val_hi, $rs2_val, $rs2_val_hi, $rs1, $swreg, $offset, $testreg)

ukadd64:
  stride: 3
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 64
  p64_profile: 'ppp'
  formattype: 'prrformat'
  rs1_op_data: *pair_regs
  rs2_op_data: *pair_regs
  rd_op_data: *pair_regs
  rs1_val_data: 'gen_usign_dataset(64)'
  rs2_val_data: 'gen_usign_dataset(64)'

  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val64;  op2val:$rs2_val64;
    TEST_PK64_PPP_OP($inst, $rd, $rd_hi, $rs1, $rs1_hi, $rs2, $rs2_hi, $correctval, $correctval_hi, $rs1_val, $rs1_val_hi, $rs2_val, $rs2_val_hi, $rs1, $swreg, $offset, $testreg)

sub64:
  stride: 2
  xlen: [32]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 64
  p64_profile: 'ppp'
  formattype: 'prrformat'
  rs1_op_data: *pair_regs
  rs2_op_data: *pair_regs
  rd_op_data: *pair_regs
  rs1_val_data: 'gen_sign_dataset(64)'
  rs2_val_data: 'gen_sign_dataset(64)'

  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val64;  op2val:$rs2_val64;
    TEST_P64_PPP_OP($inst, $rd, $rd_hi, $rs1, $rs1_hi, $rs2, $rs2_hi, $correctval, $correctval_hi, $rs1_val, $rs1_val_hi, $rs2_val, $rs2_val_hi, $swreg, $offset, $testreg)

rsub64:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 64
  p64_profile: 'ppp'
  formattype: 'prrformat'
  rs1_op_data: *pair_regs
  rs2_op_data: *pair_regs
  rd_op_data: *pair_regs
  rs1_val_data: 'gen_sign_dataset(64)'
  rs2_val_data: 'gen_sign_dataset(64)'

  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val64;  op2val:$rs2_val64;
    TEST_P64_PPP_OP($inst, $rd, $rd_hi, $rs1, $rs1_hi, $rs2, $rs2_hi, $correctval, $correctval_hi, $rs1_val, $rs1_val_hi, $rs2_val, $rs2_val_hi, $swreg, $offset, $testreg)

ursub64:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 64
  p64_profile: 'ppp'
  formattype: 'prrformat'
  rs1_op_data: *pair_regs
  rs2_op_data: *pair_regs
  rd_op_data: *pair_regs
  rs1_val_data: 'gen_usign_dataset(64)'
  rs2_val_data: 'gen_usign_dataset(64)'

  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val64;  op2val:$rs2_val64;
    TEST_P64_PPP_OP($inst, $rd, $rd_hi, $rs1, $rs1_hi, $rs2, $rs2_hi, $correctval, $correctval_hi, $rs1_val, $rs1_val_hi, $rs2_val, $rs2_val_hi, $swreg, $offset, $testreg)

ksub64:
  stride: 3
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 64
  p64_profile: 'ppp'
  formattype: 'prrformat'
  rs1_op_data: *pair_regs
  rs2_op_data: *pair_regs
  rd_op_data: *pair_regs
  rs1_val_data: 'gen_sign_dataset(64)'
  rs2_val_data: 'gen_sign_dataset(64)'

  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val64;  op2val:$rs2_val64;
    TEST_PK64_PPP_OP($inst, $rd, $rd_hi, $rs1, $rs1_hi, $rs2, $rs2_hi, $correctval, $correctval_hi, $rs1_val, $rs1_val_hi, $rs2_val, $rs2_val_hi, $rs1, $swreg, $offset, $testreg)

uksub64:
  stride: 3
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 64
  p64_profile: 'ppp'
  formattype: 'prrformat'
  rs1_op_data: *pair_regs
  rs2_op_data: *pair_regs
  rd_op_data: *pair_regs
  rs1_val_data: 'gen_usign_dataset(64)'
  rs2_val_data: 'gen_usign_dataset(64)'

  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val64;  op2val:$rs2_val64;
    TEST_PK64_PPP_OP($inst, $rd, $rd_hi, $rs1, $rs1_hi, $rs2, $rs2_hi, $correctval, $correctval_hi, $rs1_val, $rs1_val_hi, $rs2_val, $rs2_val_hi, $rs1, $swreg, $offset, $testreg)

# 3.2.2 32-bit Multiply with 64-bit Add/Subtract Instructions

smar64:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  p64_profile: 'pnn'
  formattype: 'pwrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *pair_regs
  rs1_w0_val_data: 'gen_sign_dataset(32)'
  rs1_w1_val_data: 'gen_sign_dataset(32)'
  rs2_w0_val_data: 'gen_sign_dataset(32)'
  rs2_w1_val_data: 'gen_sign_dataset(32)'

  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_P64_PNN_OP($inst, $rd, $rd_hi, $rs1, $rs2, $correctval, $correctval_hi, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

smsr64:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  p64_profile: 'pnn'
  formattype: 'pwrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *pair_regs
  rs1_w0_val_data: 'gen_sign_dataset(32)'
  rs1_w1_val_data: 'gen_sign_dataset(32)'
  rs2_w0_val_data: 'gen_sign_dataset(32)'
  rs2_w1_val_data: 'gen_sign_dataset(32)'

  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_P64_PNN_OP($inst, $rd, $rd_hi, $rs1, $rs2, $correctval, $correctval_hi, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

umar64:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  p64_profile: 'pnn'
  formattype: 'pwrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *pair_regs
  rs1_w0_val_data: 'gen_usign_dataset(32)'
  rs1_w1_val_data: 'gen_usign_dataset(32)'
  rs2_w0_val_data: 'gen_usign_dataset(32)'
  rs2_w1_val_data: 'gen_usign_dataset(32)'

  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_P64_PNN_OP($inst, $rd, $rd_hi, $rs1, $rs2, $correctval, $correctval_hi, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

umsr64:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  p64_profile: 'pnn'
  formattype: 'pwrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *pair_regs
  rs1_w0_val_data: 'gen_usign_dataset(32)'
  rs1_w1_val_data: 'gen_usign_dataset(32)'
  rs2_w0_val_data: 'gen_usign_dataset(32)'
  rs2_w1_val_data: 'gen_usign_dataset(32)'

  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_P64_PNN_OP($inst, $rd, $rd_hi, $rs1, $rs2, $correctval, $correctval_hi, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

kmar64:
  stride: 3
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  p64_profile: 'pnn'
  formattype: 'pwrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *pair_regs
  rs1_w0_val_data: 'gen_sign_dataset(32)'
  rs1_w1_val_data: 'gen_sign_dataset(32)'
  rs2_w0_val_data: 'gen_sign_dataset(32)'
  rs2_w1_val_data: 'gen_sign_dataset(32)'

  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PK64_PNN_OP($inst, $rd, $rd_hi, $rs1, $rs2, $correctval, $correctval_hi, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

kmsr64:
  stride: 3
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  p64_profile: 'pnn'
  formattype: 'pwrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *pair_regs
  rs1_w0_val_data: 'gen_sign_dataset(32)'
  rs1_w1_val_data: 'gen_sign_dataset(32)'
  rs2_w0_val_data: 'gen_sign_dataset(32)'
  rs2_w1_val_data: 'gen_sign_dataset(32)'

  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PK64_PNN_OP($inst, $rd, $rd_hi, $rs1, $rs2, $correctval, $correctval_hi, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

ukmar64:
  stride: 3
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  p64_profile: 'pnn'
  formattype: 'pwrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *pair_regs
  rs1_w0_val_data: 'gen_usign_dataset(32)'
  rs1_w1_val_data: 'gen_usign_dataset(32)'
  rs2_w0_val_data: 'gen_usign_dataset(32)'
  rs2_w1_val_data: 'gen_usign_dataset(32)'

  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PK64_PNN_OP($inst, $rd, $rd_hi, $rs1, $rs2, $correctval, $correctval_hi, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

ukmsr64:
  stride: 3
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  p64_profile: 'pnn'
  formattype: 'pwrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *pair_regs
  rs1_w0_val_data: 'gen_usign_dataset(32)'
  rs1_w1_val_data: 'gen_usign_dataset(32)'
  rs2_w0_val_data: 'gen_usign_dataset(32)'
  rs2_w1_val_data: 'gen_usign_dataset(32)'

  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PK64_PNN_OP($inst, $rd, $rd_hi, $rs1, $rs2, $correctval, $correctval_hi, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)


# 3.3.3 Signed 16-bit Multiply with 64-bit Add/Subtract Instructions

smalbb:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  p64_profile: 'pnn'
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *pair_regs
  rs1_h0_val_data: 'gen_sign_dataset(16)'
  rs1_h1_val_data: 'gen_sign_dataset(16)'
  rs1_h2_val_data: 'gen_sign_dataset(16)'
  rs1_h3_val_data: 'gen_sign_dataset(16)'
  rs2_h0_val_data: 'gen_sign_dataset(16)'
  rs2_h1_val_data: 'gen_sign_dataset(16)'
  rs2_h2_val_data: 'gen_sign_dataset(16)'
  rs2_h3_val_data: 'gen_sign_dataset(16)'

  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_P64_PNN_OP($inst, $rd, $rd_hi, $rs1, $rs2, $correctval, $correctval_hi, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

smalbt:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  p64_profile: 'pnn'
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *pair_regs
  rs1_h0_val_data: 'gen_sign_dataset(16)'
  rs1_h1_val_data: 'gen_sign_dataset(16)'
  rs1_h2_val_data: 'gen_sign_dataset(16)'
  rs1_h3_val_data: 'gen_sign_dataset(16)'
  rs2_h0_val_data: 'gen_sign_dataset(16)'
  rs2_h1_val_data: 'gen_sign_dataset(16)'
  rs2_h2_val_data: 'gen_sign_dataset(16)'
  rs2_h3_val_data: 'gen_sign_dataset(16)'

  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_P64_PNN_OP($inst, $rd, $rd_hi, $rs1, $rs2, $correctval, $correctval_hi, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

smaltt:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  p64_profile: 'pnn'
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *pair_regs
  rs1_h0_val_data: 'gen_sign_dataset(16)'
  rs1_h1_val_data: 'gen_sign_dataset(16)'
  rs1_h2_val_data: 'gen_sign_dataset(16)'
  rs1_h3_val_data: 'gen_sign_dataset(16)'
  rs2_h0_val_data: 'gen_sign_dataset(16)'
  rs2_h1_val_data: 'gen_sign_dataset(16)'
  rs2_h2_val_data: 'gen_sign_dataset(16)'
  rs2_h3_val_data: 'gen_sign_dataset(16)'

  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_P64_PNN_OP($inst, $rd, $rd_hi, $rs1, $rs2, $correctval, $correctval_hi, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

smalda:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  p64_profile: 'pnn'
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *pair_regs
  rs1_h0_val_data: 'gen_sign_dataset(16)'
  rs1_h1_val_data: 'gen_sign_dataset(16)'
  rs1_h2_val_data: 'gen_sign_dataset(16)'
  rs1_h3_val_data: 'gen_sign_dataset(16)'
  rs2_h0_val_data: 'gen_sign_dataset(16)'
  rs2_h1_val_data: 'gen_sign_dataset(16)'
  rs2_h2_val_data: 'gen_sign_dataset(16)'
  rs2_h3_val_data: 'gen_sign_dataset(16)'

  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_P64_PNN_OP($inst, $rd, $rd_hi, $rs1, $rs2, $correctval, $correctval_hi, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

smalxda:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  p64_profile: 'pnn'
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *pair_regs
  rs1_h0_val_data: 'gen_sign_dataset(16)'
  rs1_h1_val_data: 'gen_sign_dataset(16)'
  rs1_h2_val_data: 'gen_sign_dataset(16)'
  rs1_h3_val_data: 'gen_sign_dataset(16)'
  rs2_h0_val_data: 'gen_sign_dataset(16)'
  rs2_h1_val_data: 'gen_sign_dataset(16)'
  rs2_h2_val_data: 'gen_sign_dataset(16)'
  rs2_h3_val_data: 'gen_sign_dataset(16)'

  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_P64_PNN_OP($inst, $rd, $rd_hi, $rs1, $rs2, $correctval, $correctval_hi, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

smalds:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  p64_profile: 'pnn'
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *pair_regs
  rs1_h0_val_data: 'gen_sign_dataset(16)'
  rs1_h1_val_data: 'gen_sign_dataset(16)'
  rs1_h2_val_data: 'gen_sign_dataset(16)'
  rs1_h3_val_data: 'gen_sign_dataset(16)'
  rs2_h0_val_data: 'gen_sign_dataset(16)'
  rs2_h1_val_data: 'gen_sign_dataset(16)'
  rs2_h2_val_data: 'gen_sign_dataset(16)'
  rs2_h3_val_data: 'gen_sign_dataset(16)'

  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_P64_PNN_OP($inst, $rd, $rd_hi, $rs1, $rs2, $correctval, $correctval_hi, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

smaldrs:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  p64_profile: 'pnn'
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *pair_regs
  rs1_h0_val_data: 'gen_sign_dataset(16)'
  rs1_h1_val_data: 'gen_sign_dataset(16)'
  rs1_h2_val_data: 'gen_sign_dataset(16)'
  rs1_h3_val_data: 'gen_sign_dataset(16)'
  rs2_h0_val_data: 'gen_sign_dataset(16)'
  rs2_h1_val_data: 'gen_sign_dataset(16)'
  rs2_h2_val_data: 'gen_sign_dataset(16)'
  rs2_h3_val_data: 'gen_sign_dataset(16)'

  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_P64_PNN_OP($inst, $rd, $rd_hi, $rs1, $rs2, $correctval, $correctval_hi, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

smalxds:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  p64_profile: 'pnn'
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *pair_regs
  rs1_h0_val_data: 'gen_sign_dataset(16)'
  rs1_h1_val_data: 'gen_sign_dataset(16)'
  rs1_h2_val_data: 'gen_sign_dataset(16)'
  rs1_h3_val_data: 'gen_sign_dataset(16)'
  rs2_h0_val_data: 'gen_sign_dataset(16)'
  rs2_h1_val_data: 'gen_sign_dataset(16)'
  rs2_h2_val_data: 'gen_sign_dataset(16)'
  rs2_h3_val_data: 'gen_sign_dataset(16)'

  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_P64_PNN_OP($inst, $rd, $rd_hi, $rs1, $rs2, $correctval, $correctval_hi, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

smslda:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  p64_profile: 'pnn'
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *pair_regs
  rs1_h0_val_data: 'gen_sign_dataset(16)'
  rs1_h1_val_data: 'gen_sign_dataset(16)'
  rs1_h2_val_data: 'gen_sign_dataset(16)'
  rs1_h3_val_data: 'gen_sign_dataset(16)'
  rs2_h0_val_data: 'gen_sign_dataset(16)'
  rs2_h1_val_data: 'gen_sign_dataset(16)'
  rs2_h2_val_data: 'gen_sign_dataset(16)'
  rs2_h3_val_data: 'gen_sign_dataset(16)'

  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_P64_PNN_OP($inst, $rd, $rd_hi, $rs1, $rs2, $correctval, $correctval_hi, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

smslxda:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  p64_profile: 'pnn'
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *pair_regs
  rs1_h0_val_data: 'gen_sign_dataset(16)'
  rs1_h1_val_data: 'gen_sign_dataset(16)'
  rs1_h2_val_data: 'gen_sign_dataset(16)'
  rs1_h3_val_data: 'gen_sign_dataset(16)'
  rs2_h0_val_data: 'gen_sign_dataset(16)'
  rs2_h1_val_data: 'gen_sign_dataset(16)'
  rs2_h2_val_data: 'gen_sign_dataset(16)'
  rs2_h3_val_data: 'gen_sign_dataset(16)'

  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_P64_PNN_OP($inst, $rd, $rd_hi, $rs1, $rs2, $correctval, $correctval_hi, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

# 3.4.1 Q15 Saturation Instructions

kaddh:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_sign_dataset(16)'
  rs1_h1_val_data: 'gen_sign_dataset(16)'
  rs1_h2_val_data: 'gen_sign_dataset(16)'
  rs1_h3_val_data: 'gen_sign_dataset(16)'
  rs2_h0_val_data: 'gen_sign_dataset(16)'
  rs2_h1_val_data: 'gen_sign_dataset(16)'
  rs2_h2_val_data: 'gen_sign_dataset(16)'
  rs2_h3_val_data: 'gen_sign_dataset(16)'

  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

ksubh:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_sign_dataset(16)'
  rs1_h1_val_data: 'gen_sign_dataset(16)'
  rs1_h2_val_data: 'gen_sign_dataset(16)'
  rs1_h3_val_data: 'gen_sign_dataset(16)'
  rs2_h0_val_data: 'gen_sign_dataset(16)'
  rs2_h1_val_data: 'gen_sign_dataset(16)'
  rs2_h2_val_data: 'gen_sign_dataset(16)'
  rs2_h3_val_data: 'gen_sign_dataset(16)'

  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

khmbb:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_sign_dataset(16)'
  rs1_h1_val_data: 'gen_sign_dataset(16)'
  rs1_h2_val_data: 'gen_sign_dataset(16)'
  rs1_h3_val_data: 'gen_sign_dataset(16)'
  rs2_h0_val_data: 'gen_sign_dataset(16)'
  rs2_h1_val_data: 'gen_sign_dataset(16)'
  rs2_h2_val_data: 'gen_sign_dataset(16)'
  rs2_h3_val_data: 'gen_sign_dataset(16)'

  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

khmbt:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_sign_dataset(16)'
  rs1_h1_val_data: 'gen_sign_dataset(16)'
  rs1_h2_val_data: 'gen_sign_dataset(16)'
  rs1_h3_val_data: 'gen_sign_dataset(16)'
  rs2_h0_val_data: 'gen_sign_dataset(16)'
  rs2_h1_val_data: 'gen_sign_dataset(16)'
  rs2_h2_val_data: 'gen_sign_dataset(16)'
  rs2_h3_val_data: 'gen_sign_dataset(16)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

khmtt:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_sign_dataset(16)'
  rs1_h1_val_data: 'gen_sign_dataset(16)'
  rs1_h2_val_data: 'gen_sign_dataset(16)'
  rs1_h3_val_data: 'gen_sign_dataset(16)'
  rs2_h0_val_data: 'gen_sign_dataset(16)'
  rs2_h1_val_data: 'gen_sign_dataset(16)'
  rs2_h2_val_data: 'gen_sign_dataset(16)'
  rs2_h3_val_data: 'gen_sign_dataset(16)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

ukaddh:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_usign_dataset(16)'
  rs1_h1_val_data: 'gen_usign_dataset(16)'
  rs1_h2_val_data: 'gen_usign_dataset(16)'
  rs1_h3_val_data: 'gen_usign_dataset(16)'
  rs2_h0_val_data: 'gen_usign_dataset(16)'
  rs2_h1_val_data: 'gen_usign_dataset(16)'
  rs2_h2_val_data: 'gen_usign_dataset(16)'
  rs2_h3_val_data: 'gen_usign_dataset(16)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

uksubh:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_usign_dataset(16)'
  rs1_h1_val_data: 'gen_usign_dataset(16)'
  rs1_h2_val_data: 'gen_usign_dataset(16)'
  rs1_h3_val_data: 'gen_usign_dataset(16)'
  rs2_h0_val_data: 'gen_usign_dataset(16)'
  rs2_h1_val_data: 'gen_usign_dataset(16)'
  rs2_h2_val_data: 'gen_usign_dataset(16)'
  rs2_h3_val_data: 'gen_usign_dataset(16)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

# 3.4.2 Q31 Saturation Instructions

kaddw:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  formattype: 'pwrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_sign_dataset(32)'
  rs1_w1_val_data: 'gen_sign_dataset(32)'
  rs2_w0_val_data: 'gen_sign_dataset(32)'
  rs2_w1_val_data: 'gen_sign_dataset(32)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

ukaddw:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  formattype: 'pwrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_usign_dataset(32)'
  rs1_w1_val_data: 'gen_usign_dataset(32)'
  rs2_w0_val_data: 'gen_usign_dataset(32)'
  rs2_w1_val_data: 'gen_usign_dataset(32)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

ksubw:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  formattype: 'pwrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_sign_dataset(32)'
  rs1_w1_val_data: 'gen_sign_dataset(32)'
  rs2_w0_val_data: 'gen_sign_dataset(32)'
  rs2_w1_val_data: 'gen_sign_dataset(32)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

uksubw:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  formattype: 'pwrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_usign_dataset(32)'
  rs1_w1_val_data: 'gen_usign_dataset(32)'
  rs2_w0_val_data: 'gen_usign_dataset(32)'
  rs2_w1_val_data: 'gen_usign_dataset(32)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

kdmbb:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_sign_dataset(16)'
  rs1_h1_val_data: 'gen_sign_dataset(16)'
  rs1_h2_val_data: 'gen_sign_dataset(16)'
  rs1_h3_val_data: 'gen_sign_dataset(16)'
  rs2_h0_val_data: 'gen_sign_dataset(16)'
  rs2_h1_val_data: 'gen_sign_dataset(16)'
  rs2_h2_val_data: 'gen_sign_dataset(16)'
  rs2_h3_val_data: 'gen_sign_dataset(16)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

kdmbt:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_sign_dataset(16)'
  rs1_h1_val_data: 'gen_sign_dataset(16)'
  rs1_h2_val_data: 'gen_sign_dataset(16)'
  rs1_h3_val_data: 'gen_sign_dataset(16)'
  rs2_h0_val_data: 'gen_sign_dataset(16)'
  rs2_h1_val_data: 'gen_sign_dataset(16)'
  rs2_h2_val_data: 'gen_sign_dataset(16)'
  rs2_h3_val_data: 'gen_sign_dataset(16)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

kdmtt:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_sign_dataset(16)'
  rs1_h1_val_data: 'gen_sign_dataset(16)'
  rs1_h2_val_data: 'gen_sign_dataset(16)'
  rs1_h3_val_data: 'gen_sign_dataset(16)'
  rs2_h0_val_data: 'gen_sign_dataset(16)'
  rs2_h1_val_data: 'gen_sign_dataset(16)'
  rs2_h2_val_data: 'gen_sign_dataset(16)'
  rs2_h3_val_data: 'gen_sign_dataset(16)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

kslraw:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  formattype: 'pwrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_sign_dataset(32)'
  rs1_w1_val_data: 'gen_sign_dataset(32)'
  rs2_w0_val_data: 'gen_sign_dataset(32)'
  rs2_w1_val_data: 'gen_sign_dataset(32)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

kslraw.u:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  formattype: 'pwrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_usign_dataset(32)'
  rs1_w1_val_data: 'gen_usign_dataset(32)'
  rs2_w0_val_data: 'gen_sign_dataset(32)'
  rs2_w1_val_data: 'gen_sign_dataset(32)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

ksllw:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  formattype: 'pswrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_sign_dataset(32)'
  rs1_w1_val_data: 'gen_sign_dataset(32)'
  rs2_val_data: 'gen_usign_dataset(ceil(log(32,2)))'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

kslliw:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  formattype: 'pwriformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_sign_dataset(32)'
  rs1_w1_val_data: 'gen_sign_dataset(32)'
  imm_val_data: 'gen_imm_dataset(5)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;  immval:$imm_val
    TEST_PKIMM_OP( $inst, $rd, $rs1, $correctval, $rs1_val, $imm_val, $rs1, $swreg, $offset, $testreg)

kdmabb:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_sign_dataset(16)'
  rs1_h1_val_data: 'gen_sign_dataset(16)'
  rs1_h2_val_data: 'gen_sign_dataset(16)'
  rs1_h3_val_data: 'gen_sign_dataset(16)'
  rs2_h0_val_data: 'gen_sign_dataset(16)'
  rs2_h1_val_data: 'gen_sign_dataset(16)'
  rs2_h2_val_data: 'gen_sign_dataset(16)'
  rs2_h3_val_data: 'gen_sign_dataset(16)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

kdmabt:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_sign_dataset(16)'
  rs1_h1_val_data: 'gen_sign_dataset(16)'
  rs1_h2_val_data: 'gen_sign_dataset(16)'
  rs1_h3_val_data: 'gen_sign_dataset(16)'
  rs2_h0_val_data: 'gen_sign_dataset(16)'
  rs2_h1_val_data: 'gen_sign_dataset(16)'
  rs2_h2_val_data: 'gen_sign_dataset(16)'
  rs2_h3_val_data: 'gen_sign_dataset(16)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

kdmatt:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_sign_dataset(16)'
  rs1_h1_val_data: 'gen_sign_dataset(16)'
  rs1_h2_val_data: 'gen_sign_dataset(16)'
  rs1_h3_val_data: 'gen_sign_dataset(16)'
  rs2_h0_val_data: 'gen_sign_dataset(16)'
  rs2_h1_val_data: 'gen_sign_dataset(16)'
  rs2_h2_val_data: 'gen_sign_dataset(16)'
  rs2_h3_val_data: 'gen_sign_dataset(16)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

kabsw:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  formattype: 'pwrformat'
  rs1_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_sign_dataset(32)'
  rs1_w1_val_data: 'gen_sign_dataset(32)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;
    TEST_PKR_OP( $inst, $rd, $rs1, $correctval, $rs1_val, $rs1, $swreg, $offset, $testreg)

# 3.4.3. 32-bit Computation Instructions

raddw:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  formattype: 'pwrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_sign_dataset(32)'
  rs1_w1_val_data: 'gen_sign_dataset(32)'
  rs2_w0_val_data: 'gen_sign_dataset(32)'
  rs2_w1_val_data: 'gen_sign_dataset(32)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;  immval:$imm_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

uraddw:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  formattype: 'pwrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_usign_dataset(32)'
  rs1_w1_val_data: 'gen_usign_dataset(32)'
  rs2_w0_val_data: 'gen_usign_dataset(32)'
  rs2_w1_val_data: 'gen_usign_dataset(32)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;  immval:$imm_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

rsubw:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  formattype: 'pwrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_sign_dataset(32)'
  rs1_w1_val_data: 'gen_sign_dataset(32)'
  rs2_w0_val_data: 'gen_sign_dataset(32)'
  rs2_w1_val_data: 'gen_sign_dataset(32)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;  immval:$imm_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

ursubw:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  formattype: 'pwrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_usign_dataset(32)'
  rs1_w1_val_data: 'gen_usign_dataset(32)'
  rs2_w0_val_data: 'gen_usign_dataset(32)'
  rs2_w1_val_data: 'gen_usign_dataset(32)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;  immval:$imm_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

mulr64:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  p64_profile: 'pnn'
  formattype: 'pwrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *pair_regs
  rs1_w0_val_data: 'gen_usign_dataset(32)'
  rs2_w0_val_data: 'gen_usign_dataset(32)'
  rs1_w1_val_data: 'gen_usign_dataset(32)'
  rs2_w1_val_data: 'gen_usign_dataset(32)'

  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val;
    TEST_P64_PNN_OP($inst, $rd, $rd_hi, $rs1, $rs2, $correctval, $correctval_hi, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

mulsr64:
  stride: 2
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  p64_profile: 'pnn'
  formattype: 'pwrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *pair_regs
  rs1_w0_val_data: 'gen_sign_dataset(32)'
  rs2_w0_val_data: 'gen_sign_dataset(32)'
  rs1_w1_val_data: 'gen_sign_dataset(32)'
  rs2_w1_val_data: 'gen_sign_dataset(32)'

  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_P64_PNN_OP($inst, $rd, $rd_hi, $rs1, $rs2, $correctval, $correctval_hi, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

maddr32:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  formattype: 'pwrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_sign_dataset(32) + gen_sp_dataset(32,True)'
  rs1_w1_val_data: 'gen_sign_dataset(32) + gen_sp_dataset(32,True)'
  rs2_w0_val_data: 'gen_sign_dataset(32) + gen_sp_dataset(32,True)'
  rs2_w1_val_data: 'gen_sign_dataset(32) + gen_sp_dataset(32,True)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;  immval:$imm_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

msubr32:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  formattype: 'pwrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_sign_dataset(32)'
  rs1_w1_val_data: 'gen_sign_dataset(32)'
  rs2_w0_val_data: 'gen_sign_dataset(32)'
  rs2_w1_val_data: 'gen_sign_dataset(32)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;  immval:$imm_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

# 3.4.4 Overflow/Saturation Status Manipulation Instructions
# alias for CSRR Rd, vxsat 
# rdov:
#   stride: 1
#   rd_op_data: *all_regs
#   xlen: [32,64]
#   std_op:
#   isa: 
#    - IP
#   formattype: 'uformat'
#   imm_val_data: 'gen_usign_dataset(2)'
#   template: |-
# 
#     // $comment
#     // opcode: $inst ; dest:$rd
#     TEST_CASE($testreg, $rd, $correctval, $swreg, $offset, $inst $rd)

# alias for CSRRCI x0, vxsat, 1
# clrov:
#   stride: 1
#   rd_op_data: *all_regs
#   xlen: [32,64]
#   std_op:
#   isa: 
#    - IP
#   formattype: 'uformat'
#   imm_val_data: 'gen_usign_dataset(2)'
#   template: |-
# 
#     // $comment
#     // opcode: $inst
#     TEST_CASE($testreg, x0, $correctval, $swreg, $offset, $inst)

# 3.4.5. Miscellaneous Instructions

ave:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  formattype: 'rformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_val_data: 'gen_sign_dataset(xlen) + gen_sp_dataset(xlen,True)'
  rs2_val_data: 'gen_sign_dataset(xlen) + gen_sp_dataset(xlen,True)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

sra.u:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  formattype: 'rformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_val_data: 'gen_sign_dataset(xlen) + gen_sp_dataset(xlen,True)'
  rs2_val_data: 'gen_sign_dataset(xlen) + gen_sp_dataset(xlen,True)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

srai.u:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  formattype: 'iformat'
  rs1_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_val_data: 'gen_sign_dataset(xlen)'
  imm_val_data: 'gen_imm_dataset(ceil(log(xlen,2)))'

  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;  immval:$imm_val
    TEST_IMM_OP( $inst, $rd, $rs1, $correctval, $rs1_val, $imm_val, $swreg, $offset, $testreg)

bitrev:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  formattype: 'rformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_val_data: 'gen_sign_dataset(xlen) + gen_sp_dataset(xlen,True)'
  rs2_val_data: 'gen_sign_dataset(xlen) + gen_sp_dataset(xlen,True)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

bitrevi:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  formattype: 'iformat'
  rs1_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_val_data: 'gen_sign_dataset(xlen)'
  imm_val_data: 'gen_imm_dataset(ceil(log(xlen,2)))'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;  immval:$imm_val
    TEST_IMM_OP( $inst, $rd, $rs1, $correctval, $rs1_val, $imm_val, $swreg, $offset, $testreg)

wext:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 64, 8
  p64_profile: 'npn'
  formattype: 'ppbrrformat'
  rs1_op_data: *pair_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_val_data: 'gen_sign_dataset(64)'
  rs2_b0_val_data: 'gen_usign_dataset(8)'
  rs2_b1_val_data: 'gen_usign_dataset(8)'
  rs2_b2_val_data: 'gen_usign_dataset(8)'
  rs2_b3_val_data: 'gen_usign_dataset(8)'
  rs2_b4_val_data: 'gen_usign_dataset(8)'
  rs2_b5_val_data: 'gen_usign_dataset(8)'
  rs2_b6_val_data: 'gen_usign_dataset(8)'
  rs2_b7_val_data: 'gen_usign_dataset(8)'

  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val64; op2val:$rs2_val
    TEST_P64_NPN_OP($inst, $rd, $rs1, $rs1_hi, $rs2, $correctval, $rs1_val, $rs1_val_hi, $rs2_val, $swreg, $offset, $testreg)

wexti:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 64
  p64_profile: 'npi'
  formattype: 'iformat'
  rs1_op_data: *pair_regs
  rd_op_data: *all_regs
  rs1_val_data: 'gen_sign_dataset(64)'
  imm_val_data: 'gen_imm_dataset(ceil(log(32,2)))'

  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val64; immval:$imm_val
    TEST_P64_NP_OP($inst, $rd, $rs1, $rs1_hi, $correctval, $rs1_val, $rs1_val_hi, $imm_val, $swreg, $offset, $testreg)


insb:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
   - IPZicsr
  formattype: 'iformat'
  rs1_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_val_data: 'gen_sign_dataset(xlen)'
  imm_val_data: 'gen_imm_dataset(ceil(log(xlen,2))-3)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;  immval:$imm_val
    TEST_IMM_OP( $inst, $rd, $rs1, $correctval, $rs1_val, $imm_val, $swreg, $offset, $testreg)

# 8. RV64 Only Instructions
# Table 27. (RV64 Only) SIMD 32-bit Add/Subtract Instructions

add32:
  stride: 1
  xlen: [64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  formattype: 'pwrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_sign_dataset(32)'
  rs1_w1_val_data: 'gen_sign_dataset(32)'
  rs2_w0_val_data: 'gen_sign_dataset(32)'
  rs2_w1_val_data: 'gen_sign_dataset(32)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

radd32:
  stride: 1
  xlen: [64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  formattype: 'pwrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_sign_dataset(32)'
  rs1_w1_val_data: 'gen_sign_dataset(32)'
  rs2_w0_val_data: 'gen_sign_dataset(32)'
  rs2_w1_val_data: 'gen_sign_dataset(32)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

uradd32:
  stride: 1
  xlen: [64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  formattype: 'pwrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_usign_dataset(32)'
  rs1_w1_val_data: 'gen_usign_dataset(32)'
  rs2_w0_val_data: 'gen_usign_dataset(32)'
  rs2_w1_val_data: 'gen_usign_dataset(32)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

kadd32:
  stride: 2
  xlen: [64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  formattype: 'pwrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_sign_dataset(32)'
  rs1_w1_val_data: 'gen_sign_dataset(32)'
  rs2_w0_val_data: 'gen_sign_dataset(32)'
  rs2_w1_val_data: 'gen_sign_dataset(32)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

ukadd32:
  stride: 2
  xlen: [64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  formattype: 'pwrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_usign_dataset(32)'
  rs1_w1_val_data: 'gen_usign_dataset(32)'
  rs2_w0_val_data: 'gen_usign_dataset(32)'
  rs2_w1_val_data: 'gen_usign_dataset(32)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

sub32:
  stride: 1
  xlen: [64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  formattype: 'pwrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_sign_dataset(32)'
  rs1_w1_val_data: 'gen_sign_dataset(32)'
  rs2_w0_val_data: 'gen_sign_dataset(32)'
  rs2_w1_val_data: 'gen_sign_dataset(32)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

rsub32:
  stride: 1
  xlen: [64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  formattype: 'pwrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_sign_dataset(32)'
  rs1_w1_val_data: 'gen_sign_dataset(32)'
  rs2_w0_val_data: 'gen_sign_dataset(32)'
  rs2_w1_val_data: 'gen_sign_dataset(32)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

ursub32:
  stride: 1
  xlen: [64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  formattype: 'pwrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_usign_dataset(32)'
  rs1_w1_val_data: 'gen_usign_dataset(32)'
  rs2_w0_val_data: 'gen_usign_dataset(32)'
  rs2_w1_val_data: 'gen_usign_dataset(32)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

ksub32:
  stride: 2
  xlen: [64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  formattype: 'pwrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_sign_dataset(32)'
  rs1_w1_val_data: 'gen_sign_dataset(32)'
  rs2_w0_val_data: 'gen_sign_dataset(32)'
  rs2_w1_val_data: 'gen_sign_dataset(32)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

uksub32:
  stride: 2
  xlen: [64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  formattype: 'pwrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_usign_dataset(32)'
  rs1_w1_val_data: 'gen_usign_dataset(32)'
  rs2_w0_val_data: 'gen_usign_dataset(32)'
  rs2_w1_val_data: 'gen_usign_dataset(32)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

cras32:
  stride: 1
  xlen: [64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  formattype: 'pwrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_sign_dataset(32)'
  rs1_w1_val_data: 'gen_sign_dataset(32)'
  rs2_w0_val_data: 'gen_sign_dataset(32)'
  rs2_w1_val_data: 'gen_sign_dataset(32)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

rcras32:
  stride: 1
  xlen: [64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  formattype: 'pwrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_sign_dataset(32)'
  rs1_w1_val_data: 'gen_sign_dataset(32)'
  rs2_w0_val_data: 'gen_sign_dataset(32)'
  rs2_w1_val_data: 'gen_sign_dataset(32)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

urcras32:
  stride: 1
  xlen: [64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  formattype: 'pwrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_usign_dataset(32)'
  rs1_w1_val_data: 'gen_usign_dataset(32)'
  rs2_w0_val_data: 'gen_usign_dataset(32)'
  rs2_w1_val_data: 'gen_usign_dataset(32)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

kcras32:
  stride: 2
  xlen: [64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  formattype: 'pwrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_sign_dataset(32)'
  rs1_w1_val_data: 'gen_sign_dataset(32)'
  rs2_w0_val_data: 'gen_sign_dataset(32)'
  rs2_w1_val_data: 'gen_sign_dataset(32)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

ukcras32:
  stride: 2
  xlen: [64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  formattype: 'pwrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_usign_dataset(32)'
  rs1_w1_val_data: 'gen_usign_dataset(32)'
  rs2_w0_val_data: 'gen_usign_dataset(32)'
  rs2_w1_val_data: 'gen_usign_dataset(32)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

crsa32:
  stride: 1
  xlen: [64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  formattype: 'pwrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_sign_dataset(32)'
  rs1_w1_val_data: 'gen_sign_dataset(32)'
  rs2_w0_val_data: 'gen_sign_dataset(32)'
  rs2_w1_val_data: 'gen_sign_dataset(32)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

rcrsa32:
  stride: 1
  xlen: [64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  formattype: 'pwrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_sign_dataset(32)'
  rs1_w1_val_data: 'gen_sign_dataset(32)'
  rs2_w0_val_data: 'gen_sign_dataset(32)'
  rs2_w1_val_data: 'gen_sign_dataset(32)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

urcrsa32:
  stride: 1
  xlen: [64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  formattype: 'pwrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_usign_dataset(32)'
  rs1_w1_val_data: 'gen_usign_dataset(32)'
  rs2_w0_val_data: 'gen_usign_dataset(32)'
  rs2_w1_val_data: 'gen_usign_dataset(32)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

kcrsa32:
  stride: 2
  xlen: [64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  formattype: 'pwrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_sign_dataset(32)'
  rs1_w1_val_data: 'gen_sign_dataset(32)'
  rs2_w0_val_data: 'gen_sign_dataset(32)'
  rs2_w1_val_data: 'gen_sign_dataset(32)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

ukcrsa32:
  stride: 2
  xlen: [64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  formattype: 'pwrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_usign_dataset(32)'
  rs1_w1_val_data: 'gen_usign_dataset(32)'
  rs2_w0_val_data: 'gen_usign_dataset(32)'
  rs2_w1_val_data: 'gen_usign_dataset(32)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

stas32:
  stride: 1
  xlen: [64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  formattype: 'pwrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_sign_dataset(32)'
  rs1_w1_val_data: 'gen_sign_dataset(32)'
  rs2_w0_val_data: 'gen_sign_dataset(32)'
  rs2_w1_val_data: 'gen_sign_dataset(32)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

rstas32:
  stride: 1
  xlen: [64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  formattype: 'pwrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_sign_dataset(32)'
  rs1_w1_val_data: 'gen_sign_dataset(32)'
  rs2_w0_val_data: 'gen_sign_dataset(32)'
  rs2_w1_val_data: 'gen_sign_dataset(32)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

urstas32:
  stride: 1
  xlen: [64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  formattype: 'pwrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_usign_dataset(32)'
  rs1_w1_val_data: 'gen_usign_dataset(32)'
  rs2_w0_val_data: 'gen_usign_dataset(32)'
  rs2_w1_val_data: 'gen_usign_dataset(32)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

kstas32:
  stride: 2
  xlen: [64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  formattype: 'pwrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_sign_dataset(32)'
  rs1_w1_val_data: 'gen_sign_dataset(32)'
  rs2_w0_val_data: 'gen_sign_dataset(32)'
  rs2_w1_val_data: 'gen_sign_dataset(32)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

ukstas32:
  stride: 2
  xlen: [64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  formattype: 'pwrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_usign_dataset(32)'
  rs1_w1_val_data: 'gen_usign_dataset(32)'
  rs2_w0_val_data: 'gen_usign_dataset(32)'
  rs2_w1_val_data: 'gen_usign_dataset(32)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

stsa32:
  stride: 1
  xlen: [64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  formattype: 'pwrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_sign_dataset(32)'
  rs1_w1_val_data: 'gen_sign_dataset(32)'
  rs2_w0_val_data: 'gen_sign_dataset(32)'
  rs2_w1_val_data: 'gen_sign_dataset(32)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

rstsa32:
  stride: 1
  xlen: [64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  formattype: 'pwrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_sign_dataset(32)'
  rs1_w1_val_data: 'gen_sign_dataset(32)'
  rs2_w0_val_data: 'gen_sign_dataset(32)'
  rs2_w1_val_data: 'gen_sign_dataset(32)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

urstsa32:
  stride: 1
  xlen: [64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  formattype: 'pwrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_usign_dataset(32)'
  rs1_w1_val_data: 'gen_usign_dataset(32)'
  rs2_w0_val_data: 'gen_usign_dataset(32)'
  rs2_w1_val_data: 'gen_usign_dataset(32)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

kstsa32:
  stride: 2
  xlen: [64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  formattype: 'pwrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_sign_dataset(32)'
  rs1_w1_val_data: 'gen_sign_dataset(32)'
  rs2_w0_val_data: 'gen_sign_dataset(32)'
  rs2_w1_val_data: 'gen_sign_dataset(32)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

ukstsa32:
  stride: 2
  xlen: [64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  formattype: 'pwrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_usign_dataset(32)'
  rs1_w1_val_data: 'gen_usign_dataset(32)'
  rs2_w0_val_data: 'gen_usign_dataset(32)'
  rs2_w1_val_data: 'gen_usign_dataset(32)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

# Table 28. (RV64 Only) SIMD 32-bit Shift Instructions

sra32:
  stride: 1
  xlen: [64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  formattype: 'pswrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_sign_dataset(32)'
  rs1_w1_val_data: 'gen_sign_dataset(32)'
  rs2_val_data: 'gen_usign_dataset(ceil(log(32,2)))'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

srai32:
  stride: 1
  xlen: [64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  formattype: 'pwriformat'
  rs1_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_sign_dataset(32)'
  rs1_w1_val_data: 'gen_sign_dataset(32)'
  imm_val_data: 'gen_imm_dataset(5)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;  immval:$imm_val
    TEST_IMM_OP( $inst, $rd, $rs1, $correctval, $rs1_val, $imm_val, $swreg, $offset, $testreg)

sra32.u:
  stride: 1
  xlen: [64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  formattype: 'pswrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_sign_dataset(32)'
  rs1_w1_val_data: 'gen_sign_dataset(32)'
  rs2_val_data: 'gen_usign_dataset(ceil(log(32,2)))'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

srai32.u:
  stride: 1
  xlen: [64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  formattype: 'pwriformat'
  rs1_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_sign_dataset(32)'
  rs1_w1_val_data: 'gen_sign_dataset(32)'
  imm_val_data: 'gen_imm_dataset(5)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;  immval:$imm_val
    TEST_IMM_OP( $inst, $rd, $rs1, $correctval, $rs1_val, $imm_val, $swreg, $offset, $testreg)

srl32:
  stride: 1
  xlen: [64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  formattype: 'pswrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_usign_dataset(32)'
  rs1_w1_val_data: 'gen_usign_dataset(32)'
  rs2_val_data: 'gen_usign_dataset(ceil(log(32,2)))'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

srli32:
  stride: 1
  xlen: [64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  formattype: 'pwriformat'
  rs1_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_usign_dataset(32)'
  rs1_w1_val_data: 'gen_usign_dataset(32)'
  imm_val_data: 'gen_imm_dataset(5)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;  immval:$imm_val
    TEST_IMM_OP( $inst, $rd, $rs1, $correctval, $rs1_val, $imm_val, $swreg, $offset, $testreg)

srl32.u:
  stride: 1
  xlen: [64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  formattype: 'pswrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_usign_dataset(32)'
  rs1_w1_val_data: 'gen_usign_dataset(32)'
  rs2_val_data: 'gen_usign_dataset(ceil(log(32,2)))'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

srli32.u:
  stride: 1
  xlen: [64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  formattype: 'pwriformat'
  rs1_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_usign_dataset(32)'
  rs1_w1_val_data: 'gen_usign_dataset(32)'
  imm_val_data: 'gen_imm_dataset(5)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;  immval:$imm_val
    TEST_IMM_OP( $inst, $rd, $rs1, $correctval, $rs1_val, $imm_val, $swreg, $offset, $testreg)

sll32:
  stride: 1
  xlen: [64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  formattype: 'pswrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_usign_dataset(32)'
  rs1_w1_val_data: 'gen_usign_dataset(32)'
  rs2_val_data: 'gen_usign_dataset(ceil(log(32,2)))'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

slli32:
  stride: 1
  xlen: [64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  formattype: 'pwriformat'
  rs1_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_usign_dataset(32)'
  rs1_w1_val_data: 'gen_usign_dataset(32)'
  imm_val_data: 'gen_imm_dataset(5)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;  immval:$imm_val
    TEST_IMM_OP( $inst, $rd, $rs1, $correctval, $rs1_val, $imm_val, $swreg, $offset, $testreg)

ksll32:
  stride: 2
  xlen: [64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  formattype: 'pswrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_sign_dataset(32)'
  rs1_w1_val_data: 'gen_sign_dataset(32)'
  rs2_val_data: 'gen_usign_dataset(ceil(log(32,2)))'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

kslli32:
  stride: 2
  xlen: [64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  formattype: 'pwriformat'
  rs1_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_sign_dataset(32)'
  rs1_w1_val_data: 'gen_sign_dataset(32)'
  imm_val_data: 'gen_imm_dataset(5)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;  immval:$imm_val
    TEST_PKIMM_OP( $inst, $rd, $rs1, $correctval, $rs1_val, $imm_val, $rs1, $swreg, $offset, $testreg)

kslra32:
  stride: 2
  xlen: [64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32,xlen
  formattype: 'pswrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_sign_dataset(32)'
  rs1_w1_val_data: 'gen_sign_dataset(32)'
  rs2_val_data: 'gen_sign_dataset(xlen)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

kslra32.u:
  stride: 2
  xlen: [64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32,xlen
  formattype: 'pswrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_usign_dataset(32)'
  rs1_w1_val_data: 'gen_usign_dataset(32)'
  rs2_val_data: 'gen_sign_dataset(xlen)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

# Table 29. (RV64 Only) SIMD 32-bit Miscellaneous Instructions

smin32:
  stride: 1
  xlen: [64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  formattype: 'pwrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_sign_dataset(32)'
  rs1_w1_val_data: 'gen_sign_dataset(32)'
  rs2_w0_val_data: 'gen_sign_dataset(32)'
  rs2_w1_val_data: 'gen_sign_dataset(32)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

umin32:
  stride: 1
  xlen: [64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  formattype: 'pwrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_usign_dataset(32)'
  rs1_w1_val_data: 'gen_usign_dataset(32)'
  rs2_w0_val_data: 'gen_usign_dataset(32)'
  rs2_w1_val_data: 'gen_usign_dataset(32)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

smax32:
  stride: 1
  xlen: [64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  formattype: 'pwrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_sign_dataset(32)'
  rs1_w1_val_data: 'gen_sign_dataset(32)'
  rs2_w0_val_data: 'gen_sign_dataset(32)'
  rs2_w1_val_data: 'gen_sign_dataset(32)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

umax32:
  stride: 1
  xlen: [64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  formattype: 'pwrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_usign_dataset(32)'
  rs1_w1_val_data: 'gen_usign_dataset(32)'
  rs2_w0_val_data: 'gen_usign_dataset(32)'
  rs2_w1_val_data: 'gen_usign_dataset(32)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

kabs32:
  stride: 2
  xlen: [64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  formattype: 'pwrformat'
  rs1_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_sign_dataset(32)'
  rs1_w1_val_data: 'gen_sign_dataset(32)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;
    TEST_PKR_OP( $inst, $rd, $rs1, $correctval, $rs1_val, $rs1, $swreg, $offset, $testreg)

# Table 30. (RV64 Only) SIMD Q15 saturating Multiply Instructions

khmbb16:
  stride: 2
  xlen: [64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_sign_dataset(16)'
  rs1_h1_val_data: 'gen_sign_dataset(16)'
  rs1_h2_val_data: 'gen_sign_dataset(16)'
  rs1_h3_val_data: 'gen_sign_dataset(16)'
  rs2_h0_val_data: 'gen_sign_dataset(16)'
  rs2_h1_val_data: 'gen_sign_dataset(16)'
  rs2_h2_val_data: 'gen_sign_dataset(16)'
  rs2_h3_val_data: 'gen_sign_dataset(16)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

khmbt16:
  stride: 2
  xlen: [64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_sign_dataset(16)'
  rs1_h1_val_data: 'gen_sign_dataset(16)'
  rs1_h2_val_data: 'gen_sign_dataset(16)'
  rs1_h3_val_data: 'gen_sign_dataset(16)'
  rs2_h0_val_data: 'gen_sign_dataset(16)'
  rs2_h1_val_data: 'gen_sign_dataset(16)'
  rs2_h2_val_data: 'gen_sign_dataset(16)'
  rs2_h3_val_data: 'gen_sign_dataset(16)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

khmtt16:
  stride: 2
  xlen: [64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_sign_dataset(16)'
  rs1_h1_val_data: 'gen_sign_dataset(16)'
  rs1_h2_val_data: 'gen_sign_dataset(16)'
  rs1_h3_val_data: 'gen_sign_dataset(16)'
  rs2_h0_val_data: 'gen_sign_dataset(16)'
  rs2_h1_val_data: 'gen_sign_dataset(16)'
  rs2_h2_val_data: 'gen_sign_dataset(16)'
  rs2_h3_val_data: 'gen_sign_dataset(16)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

kdmbb16:
  stride: 2
  xlen: [64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_sign_dataset(16)'
  rs1_h1_val_data: 'gen_sign_dataset(16)'
  rs1_h2_val_data: 'gen_sign_dataset(16)'
  rs1_h3_val_data: 'gen_sign_dataset(16)'
  rs2_h0_val_data: 'gen_sign_dataset(16)'
  rs2_h1_val_data: 'gen_sign_dataset(16)'
  rs2_h2_val_data: 'gen_sign_dataset(16)'
  rs2_h3_val_data: 'gen_sign_dataset(16)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

kdmbt16:
  stride: 2
  xlen: [64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_sign_dataset(16)'
  rs1_h1_val_data: 'gen_sign_dataset(16)'
  rs1_h2_val_data: 'gen_sign_dataset(16)'
  rs1_h3_val_data: 'gen_sign_dataset(16)'
  rs2_h0_val_data: 'gen_sign_dataset(16)'
  rs2_h1_val_data: 'gen_sign_dataset(16)'
  rs2_h2_val_data: 'gen_sign_dataset(16)'
  rs2_h3_val_data: 'gen_sign_dataset(16)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

kdmtt16:
  stride: 2
  xlen: [64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_sign_dataset(16)'
  rs1_h1_val_data: 'gen_sign_dataset(16)'
  rs1_h2_val_data: 'gen_sign_dataset(16)'
  rs1_h3_val_data: 'gen_sign_dataset(16)'
  rs2_h0_val_data: 'gen_sign_dataset(16)'
  rs2_h1_val_data: 'gen_sign_dataset(16)'
  rs2_h2_val_data: 'gen_sign_dataset(16)'
  rs2_h3_val_data: 'gen_sign_dataset(16)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

kdmabb16:
  stride: 2
  xlen: [64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_sign_dataset(16)'
  rs1_h1_val_data: 'gen_sign_dataset(16)'
  rs1_h2_val_data: 'gen_sign_dataset(16)'
  rs1_h3_val_data: 'gen_sign_dataset(16)'
  rs2_h0_val_data: 'gen_sign_dataset(16)'
  rs2_h1_val_data: 'gen_sign_dataset(16)'
  rs2_h2_val_data: 'gen_sign_dataset(16)'
  rs2_h3_val_data: 'gen_sign_dataset(16)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

kdmabt16:
  stride: 2
  xlen: [64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_sign_dataset(16)'
  rs1_h1_val_data: 'gen_sign_dataset(16)'
  rs1_h2_val_data: 'gen_sign_dataset(16)'
  rs1_h3_val_data: 'gen_sign_dataset(16)'
  rs2_h0_val_data: 'gen_sign_dataset(16)'
  rs2_h1_val_data: 'gen_sign_dataset(16)'
  rs2_h2_val_data: 'gen_sign_dataset(16)'
  rs2_h3_val_data: 'gen_sign_dataset(16)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

kdmatt16:
  stride: 2
  xlen: [64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 16
  formattype: 'phrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_h0_val_data: 'gen_sign_dataset(16)'
  rs1_h1_val_data: 'gen_sign_dataset(16)'
  rs1_h2_val_data: 'gen_sign_dataset(16)'
  rs1_h3_val_data: 'gen_sign_dataset(16)'
  rs2_h0_val_data: 'gen_sign_dataset(16)'
  rs2_h1_val_data: 'gen_sign_dataset(16)'
  rs2_h2_val_data: 'gen_sign_dataset(16)'
  rs2_h3_val_data: 'gen_sign_dataset(16)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

# Table 31. (RV64 Only) 32-bit Multiply Instructions

smbb32:
  stride: 1
  xlen: [64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  formattype: 'pwrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_sign_dataset(32)'
  rs1_w1_val_data: 'gen_sign_dataset(32)'
  rs2_w0_val_data: 'gen_sign_dataset(32)'
  rs2_w1_val_data: 'gen_sign_dataset(32)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

smbt32:
  stride: 1
  xlen: [64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  formattype: 'pwrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_sign_dataset(32)'
  rs1_w1_val_data: 'gen_sign_dataset(32)'
  rs2_w0_val_data: 'gen_sign_dataset(32)'
  rs2_w1_val_data: 'gen_sign_dataset(32)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

smtt32:
  stride: 1
  xlen: [64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  formattype: 'pwrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_sign_dataset(32)'
  rs1_w1_val_data: 'gen_sign_dataset(32)'
  rs2_w0_val_data: 'gen_sign_dataset(32)'
  rs2_w1_val_data: 'gen_sign_dataset(32)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

# Table 32. (RV64 Only) 32-bit Multiply & Add Instructions

kmabb32:
  stride: 2
  xlen: [64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  formattype: 'pwrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_sign_dataset(32)'
  rs1_w1_val_data: 'gen_sign_dataset(32)'
  rs2_w0_val_data: 'gen_sign_dataset(32)'
  rs2_w1_val_data: 'gen_sign_dataset(32)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

kmabt32:
  stride: 2
  xlen: [64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  formattype: 'pwrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_sign_dataset(32)'
  rs1_w1_val_data: 'gen_sign_dataset(32)'
  rs2_w0_val_data: 'gen_sign_dataset(32)'
  rs2_w1_val_data: 'gen_sign_dataset(32)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

kmatt32:
  stride: 2
  xlen: [64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  formattype: 'pwrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_sign_dataset(32)'
  rs1_w1_val_data: 'gen_sign_dataset(32)'
  rs2_w0_val_data: 'gen_sign_dataset(32)'
  rs2_w1_val_data: 'gen_sign_dataset(32)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

# Table 33. (RV64 Only) 32-bit Parallel Multiply & Add Instructions

kmda32:
  stride: 2
  xlen: [64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  formattype: 'pwrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_sign_dataset(32)'
  rs1_w1_val_data: 'gen_sign_dataset(32)'
  rs2_w0_val_data: 'gen_sign_dataset(32)'
  rs2_w1_val_data: 'gen_sign_dataset(32)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

kmxda32:
  stride: 2
  xlen: [64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  formattype: 'pwrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_sign_dataset(32)'
  rs1_w1_val_data: 'gen_sign_dataset(32)'
  rs2_w0_val_data: 'gen_sign_dataset(32)'
  rs2_w1_val_data: 'gen_sign_dataset(32)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

kmada32:
  stride: 2
  xlen: [64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  formattype: 'pwrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_sign_dataset(32)'
  rs1_w1_val_data: 'gen_sign_dataset(32)'
  rs2_w0_val_data: 'gen_sign_dataset(32)'
  rs2_w1_val_data: 'gen_sign_dataset(32)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

kmaxda32:
  stride: 2
  xlen: [64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  formattype: 'pwrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_sign_dataset(32)'
  rs1_w1_val_data: 'gen_sign_dataset(32)'
  rs2_w0_val_data: 'gen_sign_dataset(32)'
  rs2_w1_val_data: 'gen_sign_dataset(32)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

kmads32:
  stride: 2
  xlen: [64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  formattype: 'pwrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_sign_dataset(32)'
  rs1_w1_val_data: 'gen_sign_dataset(32)'
  rs2_w0_val_data: 'gen_sign_dataset(32)'
  rs2_w1_val_data: 'gen_sign_dataset(32)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

kmadrs32:
  stride: 2
  xlen: [64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  formattype: 'pwrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_sign_dataset(32)'
  rs1_w1_val_data: 'gen_sign_dataset(32)'
  rs2_w0_val_data: 'gen_sign_dataset(32)'
  rs2_w1_val_data: 'gen_sign_dataset(32)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

kmaxds32:
  stride: 2
  xlen: [64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  formattype: 'pwrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_sign_dataset(32)'
  rs1_w1_val_data: 'gen_sign_dataset(32)'
  rs2_w0_val_data: 'gen_sign_dataset(32)'
  rs2_w1_val_data: 'gen_sign_dataset(32)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

kmsda32:
  stride: 2
  xlen: [64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  formattype: 'pwrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_sign_dataset(32)'
  rs1_w1_val_data: 'gen_sign_dataset(32)'
  rs2_w0_val_data: 'gen_sign_dataset(32)'
  rs2_w1_val_data: 'gen_sign_dataset(32)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

kmsxda32:
  stride: 2
  xlen: [64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  formattype: 'pwrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_sign_dataset(32)'
  rs1_w1_val_data: 'gen_sign_dataset(32)'
  rs2_w0_val_data: 'gen_sign_dataset(32)'
  rs2_w1_val_data: 'gen_sign_dataset(32)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_PKRR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $rs1, $swreg, $offset, $testreg)

smds32:
  stride: 1
  xlen: [64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  formattype: 'pwrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_sign_dataset(32)'
  rs1_w1_val_data: 'gen_sign_dataset(32)'
  rs2_w0_val_data: 'gen_sign_dataset(32)'
  rs2_w1_val_data: 'gen_sign_dataset(32)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

smdrs32:
  stride: 1
  xlen: [64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  formattype: 'pwrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_sign_dataset(32)'
  rs1_w1_val_data: 'gen_sign_dataset(32)'
  rs2_w0_val_data: 'gen_sign_dataset(32)'
  rs2_w1_val_data: 'gen_sign_dataset(32)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

smxds32:
  stride: 1
  xlen: [64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  formattype: 'pwrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_sign_dataset(32)'
  rs1_w1_val_data: 'gen_sign_dataset(32)'
  rs2_w0_val_data: 'gen_sign_dataset(32)'
  rs2_w1_val_data: 'gen_sign_dataset(32)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

# Table 34. (RV64 Only) Non-SIMD 32-bit Shift Instructions

sraiw.u:
  stride: 1
  xlen: [64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  formattype: 'pwriformat'
  rs1_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_sign_dataset(32)'
  rs1_w1_val_data: 'gen_sign_dataset(32)'
  imm_val_data: 'gen_imm_dataset(5)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;  immval:$imm_val
    TEST_IMM_OP( $inst, $rd, $rs1, $correctval, $rs1_val, $imm_val, $swreg, $offset, $testreg)

# Table 35. (RV64 Only) 32-bit Packing Instructions

pkbb32:
  stride: 1
  xlen: [64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  formattype: 'pwrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_usign_dataset(32)'
  rs1_w1_val_data: 'gen_usign_dataset(32)'
  rs2_w0_val_data: 'gen_usign_dataset(32)'
  rs2_w1_val_data: 'gen_usign_dataset(32)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

pkbt32:
  stride: 1
  xlen: [64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  formattype: 'pwrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_usign_dataset(32)'
  rs1_w1_val_data: 'gen_usign_dataset(32)'
  rs2_w0_val_data: 'gen_usign_dataset(32)'
  rs2_w1_val_data: 'gen_usign_dataset(32)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

pktb32:
  stride: 1
  xlen: [64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  formattype: 'pwrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_usign_dataset(32)'
  rs1_w1_val_data: 'gen_usign_dataset(32)'
  rs2_w0_val_data: 'gen_usign_dataset(32)'
  rs2_w1_val_data: 'gen_usign_dataset(32)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

pktt32:
  stride: 1
  xlen: [64]
  std_op:
  isa: 
   - IPZicsr
  bit_width: 32
  formattype: 'pwrrformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_w0_val_data: 'gen_usign_dataset(32)'
  rs1_w1_val_data: 'gen_usign_dataset(32)'
  rs2_w0_val_data: 'gen_usign_dataset(32)'
  rs2_w1_val_data: 'gen_usign_dataset(32)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)
    
bseti:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
    - IB
    - IZbs
  formattype: 'iformat'
  rs1_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_val_data: 'zerotoxlen(xlen)'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;  immval:$imm_val
    TEST_IMM_OP( $inst, $rd, $rs1, $correctval, $rs1_val, $imm_val, $swreg, $offset, $testreg)

xperm4:
  stride: 1
  xlen: [32,64]
  std_op:
  isa: 
    - IK
    - IZk
    - IZbk
    - IZkn
    - IZks
  formattype: 'rformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

xperm8:
  stride: 1
  xlen: [32,64]
  std_op:
  isa:
    - IK
    - IZk
    - IZbk
    - IZkn
    - IZks
  formattype: 'rformat'
  rs1_op_data: *all_regs
  rs2_op_data: *all_regs
  rd_op_data: *all_regs
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; op2:$rs2; dest:$rd; op1val:$rs1_val;  op2val:$rs2_val
    TEST_RR_OP($inst, $rd, $rs1, $rs2, $correctval, $rs1_val, $rs2_val, $swreg, $offset, $testreg)

brev8:
  stride: 1
  xlen: [32,64]
  std_op: brev8
  isa:
    - IB
    - IK
    - IZbb
    - IZk
    - IZbkb
    - IZkn
    - IZks
  formattype: 'kformat'
  rs1_op_data: *all_regs
  rd_op_data: *all_regs
  rs1_val_data: 'gen_sign_dataset(xlen)+gen_usign_dataset(xlen)+[16909320,33818625,67633410,134283780,72624976414508040,145249888404506625,290483284134592770,576744443617542660]'
  template: |-

    // $comment
    // opcode: $inst ; op1:$rs1; dest:$rd; op1val:$rs1_val;
    li $rs1, $rs1_val
    brev8 $rd, $rs1
    RVTEST_SIGUPD($swreg,$rd,$offset)
    RVMODEL_IO_ASSERT_GPR_EQ($testreg, $rd, $correctval)

