{
	"author": "V. Vasudevan",
	"booktitle": "DAC",
	"crossref": "conf/dac/2005",
	"dblpkey": "conf/dac/Vasudevan05",
	"doi": "10.1145/1065579.1065685",
	"ee": "http://doi.acm.org/10.1145/1065579.1065685",
	"pages": "397-402",
	"publisher": "ACM",
	"stemmed": ["simul", "of", "the", "effect", "of", "time", "jitter", "in", "track", "and", "hold", "and", "sampl", "and", "hold", "circuit"],
	"tag": ["simulation"],
	"title": "Simulation of the effects of timing jitter in track-and-hold and sample-and-hold circuits",
	"type": "inproceedings",
	"venue": "DAC",
	"year": 2005
}