
*** Running vivado
    with args -log MASTER.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source MASTER.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source MASTER.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 448.609 ; gain = 163.547
Command: synth_design -top MASTER -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14444
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1280.027 ; gain = 410.289
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MASTER' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/master_circ.v:2]
INFO: [Synth 8-6157] synthesizing module 'ROM2RAM' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/ROM_TO_RAM_LOADER.v:1]
INFO: [Synth 8-6157] synthesizing module 'RAM' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/RAM.v:1]
INFO: [Synth 8-6155] done synthesizing module 'RAM' (0#1) [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/RAM.v:1]
INFO: [Synth 8-6157] synthesizing module 'ROM' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/ROM.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ROM' (0#1) [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/ROM.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ROM2RAM' (0#1) [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/ROM_TO_RAM_LOADER.v:1]
INFO: [Synth 8-6157] synthesizing module 'filled_tris' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:1]
INFO: [Synth 8-6157] synthesizing module 'B_Line' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/LINE_MODULE.v:1]
INFO: [Synth 8-6155] done synthesizing module 'B_Line' (0#1) [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/LINE_MODULE.v:1]
INFO: [Synth 8-6155] done synthesizing module 'filled_tris' (0#1) [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:1]
INFO: [Synth 8-6157] synthesizing module 'video_buffer' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/video_buffer.v:1]
INFO: [Synth 8-6155] done synthesizing module 'video_buffer' (0#1) [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/video_buffer.v:1]
INFO: [Synth 8-6157] synthesizing module 'Vga_Sync' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/Vga_Sync.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Vga_Sync' (0#1) [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/Vga_Sync.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MASTER' (0#1) [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/master_circ.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1428.672 ; gain = 558.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1428.672 ; gain = 558.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1428.672 ; gain = 558.934
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.109 . Memory (MB): peak = 1428.672 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/m_constraints.xdc]
Finished Parsing XDC File [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/m_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/m_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/MASTER_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/MASTER_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1531.453 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1531.453 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1531.453 ; gain = 661.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1531.453 ; gain = 661.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1531.453 ; gain = 661.715
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'ROM2RAM'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'B_Line'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    suru |                              001 |                               00
           rom_theke_ram |                              010 |                               01
                    sesh |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'ROM2RAM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                            00001 |                              000
                 iSTATE0 |                            00010 |                              001
                 iSTATE3 |                            00100 |                              010
                 iSTATE2 |                            01000 |                              011
                 iSTATE1 |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'B_Line'
WARNING: [Synth 8-327] inferring latch for variable 'X_02_reg[64]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:168]
WARNING: [Synth 8-327] inferring latch for variable 'X_02_reg[63]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:168]
WARNING: [Synth 8-327] inferring latch for variable 'X_02_reg[62]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:168]
WARNING: [Synth 8-327] inferring latch for variable 'X_02_reg[61]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:168]
WARNING: [Synth 8-327] inferring latch for variable 'X_02_reg[60]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:168]
WARNING: [Synth 8-327] inferring latch for variable 'X_02_reg[59]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:168]
WARNING: [Synth 8-327] inferring latch for variable 'X_02_reg[58]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:168]
WARNING: [Synth 8-327] inferring latch for variable 'X_02_reg[57]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:168]
WARNING: [Synth 8-327] inferring latch for variable 'X_02_reg[56]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:168]
WARNING: [Synth 8-327] inferring latch for variable 'X_02_reg[55]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:168]
WARNING: [Synth 8-327] inferring latch for variable 'X_02_reg[54]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:168]
WARNING: [Synth 8-327] inferring latch for variable 'X_02_reg[53]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:168]
WARNING: [Synth 8-327] inferring latch for variable 'X_02_reg[52]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:168]
WARNING: [Synth 8-327] inferring latch for variable 'X_02_reg[51]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:168]
WARNING: [Synth 8-327] inferring latch for variable 'X_02_reg[50]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:168]
WARNING: [Synth 8-327] inferring latch for variable 'X_02_reg[49]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:168]
WARNING: [Synth 8-327] inferring latch for variable 'X_02_reg[48]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:168]
WARNING: [Synth 8-327] inferring latch for variable 'X_02_reg[47]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:168]
WARNING: [Synth 8-327] inferring latch for variable 'X_02_reg[46]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:168]
WARNING: [Synth 8-327] inferring latch for variable 'X_02_reg[45]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:168]
WARNING: [Synth 8-327] inferring latch for variable 'X_02_reg[44]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:168]
WARNING: [Synth 8-327] inferring latch for variable 'X_02_reg[43]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:168]
WARNING: [Synth 8-327] inferring latch for variable 'X_02_reg[42]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:168]
WARNING: [Synth 8-327] inferring latch for variable 'X_02_reg[41]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:168]
WARNING: [Synth 8-327] inferring latch for variable 'X_02_reg[40]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:168]
WARNING: [Synth 8-327] inferring latch for variable 'X_02_reg[39]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:168]
WARNING: [Synth 8-327] inferring latch for variable 'X_02_reg[38]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:168]
WARNING: [Synth 8-327] inferring latch for variable 'X_02_reg[37]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:168]
WARNING: [Synth 8-327] inferring latch for variable 'X_02_reg[36]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:168]
WARNING: [Synth 8-327] inferring latch for variable 'X_02_reg[35]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:168]
WARNING: [Synth 8-327] inferring latch for variable 'X_02_reg[34]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:168]
WARNING: [Synth 8-327] inferring latch for variable 'X_02_reg[33]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:168]
WARNING: [Synth 8-327] inferring latch for variable 'X_02_reg[32]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:168]
WARNING: [Synth 8-327] inferring latch for variable 'X_02_reg[31]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:168]
WARNING: [Synth 8-327] inferring latch for variable 'X_02_reg[30]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:168]
WARNING: [Synth 8-327] inferring latch for variable 'X_02_reg[29]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:168]
WARNING: [Synth 8-327] inferring latch for variable 'X_02_reg[28]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:168]
WARNING: [Synth 8-327] inferring latch for variable 'X_02_reg[27]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:168]
WARNING: [Synth 8-327] inferring latch for variable 'X_02_reg[26]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:168]
WARNING: [Synth 8-327] inferring latch for variable 'X_02_reg[25]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:168]
WARNING: [Synth 8-327] inferring latch for variable 'X_02_reg[24]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:168]
WARNING: [Synth 8-327] inferring latch for variable 'X_02_reg[23]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:168]
WARNING: [Synth 8-327] inferring latch for variable 'X_02_reg[22]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:168]
WARNING: [Synth 8-327] inferring latch for variable 'X_02_reg[21]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:168]
WARNING: [Synth 8-327] inferring latch for variable 'X_02_reg[20]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:168]
WARNING: [Synth 8-327] inferring latch for variable 'X_02_reg[19]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:168]
WARNING: [Synth 8-327] inferring latch for variable 'X_02_reg[18]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:168]
WARNING: [Synth 8-327] inferring latch for variable 'X_02_reg[17]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:168]
WARNING: [Synth 8-327] inferring latch for variable 'X_02_reg[16]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:168]
WARNING: [Synth 8-327] inferring latch for variable 'X_02_reg[15]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:168]
WARNING: [Synth 8-327] inferring latch for variable 'X_02_reg[14]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:168]
WARNING: [Synth 8-327] inferring latch for variable 'X_02_reg[13]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:168]
WARNING: [Synth 8-327] inferring latch for variable 'X_02_reg[12]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:168]
WARNING: [Synth 8-327] inferring latch for variable 'X_02_reg[11]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:168]
WARNING: [Synth 8-327] inferring latch for variable 'X_02_reg[10]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:168]
WARNING: [Synth 8-327] inferring latch for variable 'X_02_reg[9]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:168]
WARNING: [Synth 8-327] inferring latch for variable 'X_02_reg[8]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:168]
WARNING: [Synth 8-327] inferring latch for variable 'X_02_reg[7]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:168]
WARNING: [Synth 8-327] inferring latch for variable 'X_02_reg[6]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:168]
WARNING: [Synth 8-327] inferring latch for variable 'X_02_reg[5]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:168]
WARNING: [Synth 8-327] inferring latch for variable 'X_02_reg[4]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:168]
WARNING: [Synth 8-327] inferring latch for variable 'X_02_reg[3]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:168]
WARNING: [Synth 8-327] inferring latch for variable 'X_02_reg[2]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:168]
WARNING: [Synth 8-327] inferring latch for variable 'X_02_reg[1]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:168]
WARNING: [Synth 8-327] inferring latch for variable 'X_02_reg[0]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:168]
WARNING: [Synth 8-327] inferring latch for variable 'X_12_reg[0]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:183]
WARNING: [Synth 8-327] inferring latch for variable 'X_12_reg[64]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:183]
WARNING: [Synth 8-327] inferring latch for variable 'X_12_reg[63]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:183]
WARNING: [Synth 8-327] inferring latch for variable 'X_12_reg[62]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:183]
WARNING: [Synth 8-327] inferring latch for variable 'X_12_reg[61]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:183]
WARNING: [Synth 8-327] inferring latch for variable 'X_12_reg[60]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:183]
WARNING: [Synth 8-327] inferring latch for variable 'X_12_reg[59]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:183]
WARNING: [Synth 8-327] inferring latch for variable 'X_12_reg[58]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:183]
WARNING: [Synth 8-327] inferring latch for variable 'X_12_reg[57]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:183]
WARNING: [Synth 8-327] inferring latch for variable 'X_12_reg[56]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:183]
WARNING: [Synth 8-327] inferring latch for variable 'X_12_reg[55]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:183]
WARNING: [Synth 8-327] inferring latch for variable 'X_12_reg[54]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:183]
WARNING: [Synth 8-327] inferring latch for variable 'X_12_reg[53]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:183]
WARNING: [Synth 8-327] inferring latch for variable 'X_12_reg[52]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:183]
WARNING: [Synth 8-327] inferring latch for variable 'X_12_reg[51]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:183]
WARNING: [Synth 8-327] inferring latch for variable 'X_12_reg[50]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:183]
WARNING: [Synth 8-327] inferring latch for variable 'X_12_reg[49]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:183]
WARNING: [Synth 8-327] inferring latch for variable 'X_12_reg[48]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:183]
WARNING: [Synth 8-327] inferring latch for variable 'X_12_reg[47]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:183]
WARNING: [Synth 8-327] inferring latch for variable 'X_12_reg[46]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:183]
WARNING: [Synth 8-327] inferring latch for variable 'X_12_reg[45]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:183]
WARNING: [Synth 8-327] inferring latch for variable 'X_12_reg[44]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:183]
WARNING: [Synth 8-327] inferring latch for variable 'X_12_reg[43]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:183]
WARNING: [Synth 8-327] inferring latch for variable 'X_12_reg[42]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:183]
WARNING: [Synth 8-327] inferring latch for variable 'X_12_reg[41]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:183]
WARNING: [Synth 8-327] inferring latch for variable 'X_12_reg[40]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:183]
WARNING: [Synth 8-327] inferring latch for variable 'X_12_reg[39]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:183]
WARNING: [Synth 8-327] inferring latch for variable 'X_12_reg[38]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:183]
WARNING: [Synth 8-327] inferring latch for variable 'X_12_reg[37]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:183]
WARNING: [Synth 8-327] inferring latch for variable 'X_12_reg[36]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:183]
WARNING: [Synth 8-327] inferring latch for variable 'X_12_reg[35]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:183]
WARNING: [Synth 8-327] inferring latch for variable 'X_12_reg[34]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:183]
WARNING: [Synth 8-327] inferring latch for variable 'X_12_reg[33]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:183]
WARNING: [Synth 8-327] inferring latch for variable 'X_12_reg[32]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:183]
WARNING: [Synth 8-327] inferring latch for variable 'X_12_reg[31]' [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:183]
INFO: [Common 17-14] Message 'Synth 8-327' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1531.453 ; gain = 661.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   32 Bit       Adders := 16    
	   2 Input   32 Bit       Adders := 12    
	   2 Input   10 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 8     
	   3 Input    7 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 18    
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Multipliers : 
	               9x32  Multipliers := 6     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 36    
	   5 Input   32 Bit        Muxes := 4     
	  11 Input   32 Bit        Muxes := 9     
	   2 Input   19 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 4     
	   2 Input    9 Bit        Muxes := 1     
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	  10 Input    8 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 4     
	  11 Input    1 Bit        Muxes := 205   
	   2 Input    1 Bit        Muxes := 20    
	   3 Input    1 Bit        Muxes := 2     
	  10 Input    1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'size_reg' and it is trimmed from '32' to '8' bits. [C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v:70]
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1556.484 ; gain = 686.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|ROM2RAM     | circ2/data | 32x10         | LUT            | 
+------------+------------+---------------+----------------+


Distributed RAM: Preliminary Mapping Report (see note below)
+------------+---------------+-----------+----------------------+-------------------+
|Module Name | RTL Object    | Inference | Size (Depth x Width) | Primitives        | 
+------------+---------------+-----------+----------------------+-------------------+
|i_0/circ3   | circ1/ram_reg | Implied   | 256 x 32             | RAM64M x 297      | 
|MASTER      | c1/buffer_reg | Implied   | 512 K x 1            | RAM256X1S x 2048  | 
+------------+---------------+-----------+----------------------+-------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|filled_tris | A*B            | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filled_tris | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filled_tris | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filled_tris | A*B            | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filled_tris | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filled_tris | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filled_tris | A*B            | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filled_tris | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filled_tris | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1556.484 ; gain = 686.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1556.484 ; gain = 686.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+---------------+-----------+----------------------+-------------------+
|Module Name | RTL Object    | Inference | Size (Depth x Width) | Primitives        | 
+------------+---------------+-----------+----------------------+-------------------+
|i_0/circ3   | circ1/ram_reg | Implied   | 256 x 32             | RAM64M x 297      | 
|MASTER      | c1/buffer_reg | Implied   | 512 K x 1            | RAM256X1S x 2048  | 
+------------+---------------+-----------+----------------------+-------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 1562.562 ; gain = 692.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 1570.688 ; gain = 700.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 1570.688 ; gain = 700.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:00 ; elapsed = 00:01:01 . Memory (MB): peak = 1570.688 ; gain = 700.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 1570.688 ; gain = 700.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:01 ; elapsed = 00:01:02 . Memory (MB): peak = 1570.688 ; gain = 700.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:01 ; elapsed = 00:01:02 . Memory (MB): peak = 1570.688 ; gain = 700.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|filled_tris | A*B          | 30     | 18     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filled_tris | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filled_tris | PCIN>>17+A*B | 30     | 18     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filled_tris | A*B          | 30     | 18     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filled_tris | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filled_tris | PCIN>>17+A*B | 30     | 18     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filled_tris | A*B          | 30     | 18     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filled_tris | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filled_tris | PCIN>>17+A*B | 30     | 18     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |    12|
|2     |CARRY4    |  2484|
|3     |DSP48E1   |     9|
|4     |LUT1      |   348|
|5     |LUT2      |  3587|
|6     |LUT3      |  2270|
|7     |LUT4      |  1765|
|8     |LUT5      |  3685|
|9     |LUT6      |  4938|
|10    |MUXF7     |  1117|
|11    |MUXF8     |   424|
|12    |RAM256X1S |  2048|
|13    |RAM64M    |    27|
|14    |RAM64X1D  |     9|
|15    |FDCE      |    30|
|16    |FDPE      |     1|
|17    |FDRE      |   509|
|18    |FDSE      |    65|
|19    |LD        |  6240|
|20    |IBUF      |     3|
|21    |OBUF      |    14|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:01 ; elapsed = 00:01:02 . Memory (MB): peak = 1570.688 ; gain = 700.949
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 197 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:51 ; elapsed = 00:01:00 . Memory (MB): peak = 1570.688 ; gain = 598.168
Synthesis Optimization Complete : Time (s): cpu = 00:01:01 ; elapsed = 00:01:02 . Memory (MB): peak = 1570.688 ; gain = 700.949
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.276 . Memory (MB): peak = 1584.898 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 12358 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1595.695 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8324 instances were transformed.
  LD => LDCE: 6240 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 2048 instances
  RAM64M => RAM64M (RAMD64E(x4)): 27 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 9 instances

Synth Design complete | Checksum: cd25d9b
INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:12 ; elapsed = 00:01:13 . Memory (MB): peak = 1595.695 ; gain = 1147.086
INFO: [Common 17-1381] The checkpoint 'C:/Users/USER/Desktop/Code_Submit/Vivado_Project_Files/Thesis_Defence_GPU/Thesis_Defence_GPU.runs/synth_1/MASTER.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MASTER_utilization_synth.rpt -pb MASTER_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Aug 18 13:18:46 2023...
