module student_circuit_Q3A (
          input clk, clear,
          input [7:0] cct_input,
	output reg [7:0] cct_output
			 );

reg [3:0] counter_one, counter_two;

always @ (posedge clk)
if (cear == 1'b1) counter_one = 4'b0000;
else if (counter_one == 4'b1111) counter_one = 4'b0000;
else counter_one = counter_one + 4'b0001;

always @ (posedge clk)
if (cear == 1'b1) counter_two = 4'b0000;
else if (counter_one == 4'd7) counter_two = counter_two + 4'b0001;
else counter_two = counter_two;

always @ (posedge clk)
cct_output = {counter_one, counter_two};

endmodule
