{"file:///d%3A/git/clash-moisc/Clash/ClashProject/tests/doctests.hs":{"language":"Haskell","code":16,"comment":0,"blank":5},"file:///d%3A/git/clash-moisc/Clash/ClashProject/compileSpeicherTest.vcd":{"language":"vcd","code":64,"comment":0,"blank":1},"file:///d%3A/git/clash-moisc/Clash/ClashProject/stack.yaml.lock":{"language":"YAML","code":70,"comment":4,"blank":2},"file:///d%3A/git/clash-moisc/Clash/ClashProject/stack.yaml":{"language":"YAML","code":11,"comment":0,"blank":2},"file:///d%3A/git/clash-moisc/Clash/ClashProject/bin/Clashi.hs":{"language":"Haskell","code":5,"comment":0,"blank":3},"file:///d%3A/git/clash-moisc/Clash/ClashProject/bin/Clash.hs":{"language":"Haskell","code":5,"comment":0,"blank":3},"file:///d%3A/git/clash-moisc/Clash/ClashProject/doc/statemachine.dot":{"language":"Graphviz (DOT)","code":147,"comment":1,"blank":16},"file:///d%3A/git/clash-moisc/Clash/ClashProject/doc/Graph.svg":{"language":"XML","code":482,"comment":115,"blank":130},"file:///d%3A/git/clash-moisc/Clash/ClashProject/vhdl/Lib.Fsm.topEntityFsm/clash-manifest.json":{"language":"JSON","code":266,"comment":0,"blank":0},"file:///d%3A/git/clash-moisc/Clash/ClashProject/tests/Tests/Example/Project.hs":{"language":"Haskell","code":19,"comment":0,"blank":8},"file:///d%3A/git/clash-moisc/Clash/ClashProject/vhdl/Lib.topEntityComparisonIoController/IoCtr.vhdl":{"language":"VHDL","code":165,"comment":12,"blank":30},"file:///d%3A/git/clash-moisc/Clash/ClashProject/vhdl/Lib.topEntityComparisonIoController/IoCtr.sdc":{"language":"Xilinx Design Constraints","code":1,"comment":0,"blank":2},"file:///d%3A/git/clash-moisc/Clash/ClashProject/vhdl/Lib.topEntityComparisonIoController/IoCtr_types.vhdl":{"language":"VHDL","code":174,"comment":0,"blank":7},"file:///d%3A/git/clash-moisc/Clash/ClashProject/src/JoinedState/JoinedStateFSM.hs":{"language":"Haskell","code":245,"comment":16,"blank":47},"file:///d%3A/git/clash-moisc/Clash/ClashProject/vhdl/Lib.Fsm.topEntityFsm/FSM.sdc":{"language":"Xilinx Design Constraints","code":1,"comment":0,"blank":2},"file:///d%3A/git/clash-moisc/Clash/ClashProject/src/StandardEntities/Alu.hs":{"language":"Haskell","code":88,"comment":53,"blank":8},"file:///d%3A/git/clash-moisc/Clash/ClashProject/vhdl/Lib.Fsm.topEntityFsm/edam.py":{"language":"Python","code":55,"comment":15,"blank":7},"file:///d%3A/git/clash-moisc/Clash/ClashProject/vhdl/Lib.topEntityComparisonIoController/edam.py":{"language":"Python","code":55,"comment":15,"blank":7},"file:///d%3A/git/clash-moisc/Clash/ClashProject/src/Example/Project.hs":{"language":"Haskell","code":6,"comment":10,"blank":4},"file:///d%3A/git/clash-moisc/Clash/ClashProject/vhdl/Lib.topEntityComparisonIoController/clash-manifest.json":{"language":"JSON","code":133,"comment":0,"blank":0},"file:///d%3A/git/clash-moisc/Clash/ClashProject/src/Example/Bundletest.hs":{"language":"Haskell","code":28,"comment":1,"blank":3},"file:///d%3A/git/clash-moisc/Clash/ClashProject/vhdl/Main.topEntity/Main_topEntity_types.vhdl":{"language":"VHDL","code":142,"comment":0,"blank":8},"file:///d%3A/git/clash-moisc/Clash/ClashProject/src/CyclicMonad/MonadMoisc.hs":{"language":"Haskell","code":187,"comment":261,"blank":20},"file:///d%3A/git/clash-moisc/Clash/ClashProject/vhdl/Lib.Fsm.topEntityFsm/FSM_types.vhdl":{"language":"VHDL","code":353,"comment":0,"blank":8},"file:///d%3A/git/clash-moisc/Clash/ClashProject/src/CyclicMonad/MonadInterfaces.hs":{"language":"Haskell","code":254,"comment":4,"blank":42},"file:///d%3A/git/clash-moisc/Clash/ClashProject/src/Example/MonoidTest.hs":{"language":"Haskell","code":40,"comment":3,"blank":14},"file:///d%3A/git/clash-moisc/Clash/ClashProject/src/Example/RWStest.hs":{"language":"Haskell","code":59,"comment":3,"blank":21},"file:///d%3A/git/clash-moisc/Clash/ClashProject/vhdl/Main.topEntity/topEntity.sdc":{"language":"Xilinx Design Constraints","code":1,"comment":0,"blank":2},"file:///d%3A/git/clash-moisc/Clash/ClashProject/src/Example/MonadTest.hs":{"language":"Haskell","code":0,"comment":46,"blank":1},"file:///d%3A/git/clash-moisc/Clash/ClashProject/vhdl/Main.topEntity/clash-manifest.json":{"language":"JSON","code":108,"comment":0,"blank":0},"file:///d%3A/git/clash-moisc/Clash/ClashProject/src/StandardEntities/Mem.hs":{"language":"Haskell","code":33,"comment":19,"blank":10},"file:///d%3A/git/clash-moisc/Clash/ClashProject/src/CyclicAccurate/IoController.hs":{"language":"Haskell","code":88,"comment":23,"blank":6},"file:///d%3A/git/clash-moisc/Clash/ClashProject/src/StandardEntities/Barbies.hs":{"language":"Haskell","code":22,"comment":1,"blank":6},"file:///d%3A/git/clash-moisc/Clash/ClashProject/verilog/Lib.IoBuffer.topEntityComparisonIoBuffer/IoBuffer.sdc":{"language":"Xilinx Design Constraints","code":1,"comment":0,"blank":2},"file:///d%3A/git/clash-moisc/Clash/ClashProject/verilog/Lib.IoBuffer.topEntityComparisonIoBuffer/edam.py":{"language":"Python","code":50,"comment":15,"blank":7},"file:///d%3A/git/clash-moisc/Clash/ClashProject/src/CyclicAccurate/IoBuffer.hs":{"language":"Haskell","code":31,"comment":23,"blank":9},"file:///d%3A/git/clash-moisc/Clash/ClashProject/vhdl/Main.topEntity/topEntity.vhdl":{"language":"VHDL","code":316,"comment":11,"blank":16},"file:///d%3A/git/clash-moisc/Clash/ClashProject/src/CyclicAccurate/Fsm.hs":{"language":"Haskell","code":930,"comment":203,"blank":107},"file:///d%3A/git/clash-moisc/Clash/ClashProject/verilog/Lib.IoBuffer.topEntityComparisonIoBuffer/IoBuffer.v":{"language":"Verilog","code":237,"comment":85,"blank":99},"file:///d%3A/git/clash-moisc/Clash/ClashProject/src/CyclicAccurate/CyclicAccurateStates.hs":{"language":"Haskell","code":42,"comment":0,"blank":2},"file:///d%3A/git/clash-moisc/Clash/ClashProject/src/CyclicAccurate/CyclicAccurateInterfaces.hs":{"language":"Haskell","code":235,"comment":3,"blank":42},"file:///d%3A/git/clash-moisc/Clash/ClashProject/verilog/Lib.IoBuffer.topEntityComparisonIoBuffer/clash-manifest.json":{"language":"JSON","code":112,"comment":0,"blank":0},"file:///d%3A/git/clash-moisc/Clash/ClashProject/verilog/Main.topEntity/DramTest_shim.cpp":{"language":"C++","code":13,"comment":0,"blank":10},"file:///d%3A/git/clash-moisc/Clash/ClashProject/verilog/Lib.IoBuffer.topEntityComparisonIoBuffer/IoBuffer_shim.cpp":{"language":"C++","code":13,"comment":0,"blank":10},"file:///d%3A/git/clash-moisc/Clash/ClashProject/src/StandardEntities/Instructions.hs":{"language":"Haskell","code":48,"comment":1,"blank":4},"file:///d%3A/git/clash-moisc/Clash/ClashProject/verilog/Main.topEntity/edam.py":{"language":"Python","code":55,"comment":15,"blank":7},"file:///d%3A/git/clash-moisc/Clash/ClashProject/vhdl/Lib.Mosic.topEntity/Lib_Mosic_topEntity_types.vhdl":{"language":"VHDL","code":441,"comment":0,"blank":9},"file:///d%3A/git/clash-moisc/Clash/ClashProject/vhdl/Lib.Mosic.topEntity/edam.py":{"language":"Python","code":60,"comment":15,"blank":7},"file:///d%3A/git/clash-moisc/Clash/ClashProject/vhdl/Lib.Mosic.topEntity/clash-manifest.json":{"language":"JSON","code":109,"comment":0,"blank":0},"file:///d%3A/git/clash-moisc/Clash/ClashProject/src/CyclicAccurate/CyclicAccurateMOISC.hs":{"language":"Haskell","code":35,"comment":0,"blank":8},"file:///d%3A/git/clash-moisc/Clash/ClashProject/verilog/Main.topEntity/DramTest.v":{"language":"Verilog","code":62,"comment":17,"blank":21},"file:///d%3A/git/clash-moisc/Clash/ClashProject/verilog/Main.topEntity/DramTest.sdc":{"language":"Xilinx Design Constraints","code":1,"comment":0,"blank":2},"file:///d%3A/git/clash-moisc/Clash/ClashProject/src/StandardEntities/Registers.hs":{"language":"Haskell","code":43,"comment":1,"blank":17},"file:///d%3A/git/clash-moisc/Clash/ClashProject/verilog/Main.topEntity/clash-manifest.json":{"language":"JSON","code":102,"comment":0,"blank":0},"file:///d%3A/git/clash-moisc/Clash/ClashProject/vhdl/Lib.Mosic.topEntity/topentity.sdc":{"language":"Xilinx Design Constraints","code":1,"comment":0,"blank":2},"file:///d%3A/git/clash-moisc/Clash/ClashProject/tests/unittests.hs":{"language":"Haskell","code":7,"comment":0,"blank":4},"file:///d%3A/git/clash-moisc/Clash/ClashProject/vhdl/Lib.IoBuffer.topEntityComparisonIoBuffer/clash-manifest.json":{"language":"JSON","code":112,"comment":0,"blank":0},"file:///d%3A/git/clash-moisc/Clash/ClashProject/vhdl/Lib.Alu.topEntitiyComparisonAlu/ALU.vhdl":{"language":"VHDL","code":188,"comment":27,"blank":41},"file:///d%3A/git/clash-moisc/Clash/ClashProject/vhdl/Lib.Mem.topEntitiyComparisonMem/Mem_types.vhdl":{"language":"VHDL","code":105,"comment":0,"blank":9},"file:///d%3A/git/clash-moisc/Clash/ClashProject/vhdl/Lib.Alu.topEntityAlu/edam.py":{"language":"Python","code":50,"comment":15,"blank":7},"file:///d%3A/git/clash-moisc/Clash/ClashProject/vhdl/Lib.Mem.topEntitiyComparisonMem/Mem.sdc":{"language":"Xilinx Design Constraints","code":1,"comment":0,"blank":2},"file:///d%3A/git/clash-moisc/Clash/ClashProject/vhdl/Lib.Fsm.topEntitiyComparisonFsm/FSM_types.vhdl":{"language":"VHDL","code":397,"comment":0,"blank":9},"file:///d%3A/git/clash-moisc/Clash/ClashProject/vhdl/Lib.Alu.topEntitiyComparisonAlu/ALU.sdc":{"language":"Xilinx Design Constraints","code":1,"comment":0,"blank":2},"file:///d%3A/git/clash-moisc/Clash/ClashProject/vhdl/Lib.Mem.topEntitiyComparisonMem/Mem.vhdl":{"language":"VHDL","code":94,"comment":19,"blank":22},"file:///d%3A/git/clash-moisc/Clash/ClashProject/vhdl/Lib.IoBuffer.topEntityComparisonIoBuffer/IoBuffer_types.vhdl":{"language":"VHDL","code":110,"comment":0,"blank":7},"file:///d%3A/git/clash-moisc/Clash/ClashProject/vhdl/Lib.Alu.topEntityAlu/clash-manifest.json":{"language":"JSON","code":112,"comment":0,"blank":0},"file:///d%3A/git/clash-moisc/Clash/ClashProject/vhdl/Lib.Alu.topEntitiyComparisonAlu/ALU_types.vhdl":{"language":"VHDL","code":132,"comment":0,"blank":8},"file:///d%3A/git/clash-moisc/Clash/ClashProject/vhdl/Lib.IoBuffer.topEntityComparisonIoBuffer/IoBuffer.vhdl":{"language":"VHDL","code":327,"comment":90,"blank":119},"file:///d%3A/git/clash-moisc/Clash/ClashProject/vhdl/Lib.Fsm.topEntitiyComparisonFsm/FSM.sdc":{"language":"Xilinx Design Constraints","code":1,"comment":0,"blank":2},"file:///d%3A/git/clash-moisc/Clash/ClashProject/vhdl/Lib.Fsm.topEntityFsm/FSM.vhdl":{"language":"VHDL","code":2047,"comment":18,"blank":81},"file:///d%3A/git/clash-moisc/Clash/ClashProject/vhdl/Lib.IoBuffer.topEntityComparisonIoBuffer/IoBuffer.sdc":{"language":"Xilinx Design Constraints","code":1,"comment":0,"blank":2},"file:///d%3A/git/clash-moisc/Clash/ClashProject/vhdl/Lib.Alu.topEntityAlu/ALU.vhdl":{"language":"VHDL","code":130,"comment":24,"blank":29},"file:///d%3A/git/clash-moisc/Clash/ClashProject/vhdl/Lib.Fsm.topEntitiyComparisonFsm/edam.py":{"language":"Python","code":55,"comment":15,"blank":7},"file:///d%3A/git/clash-moisc/Clash/ClashProject/vhdl/Lib.Alu.topEntityAlu/ALU_types.vhdl":{"language":"VHDL","code":120,"comment":0,"blank":7},"file:///d%3A/git/clash-moisc/Clash/ClashProject/vhdl/Lib.Mem.topEntitiyComparisonMem/edam.py":{"language":"Python","code":60,"comment":15,"blank":7},"file:///d%3A/git/clash-moisc/Clash/ClashProject/vhdl/Lib.IoBuffer.topEntityComparisonIoBuffer/edam.py":{"language":"Python","code":55,"comment":15,"blank":7},"file:///d%3A/git/clash-moisc/Clash/ClashProject/vhdl/Lib.Alu.topEntitiyComparisonAlu/clash-manifest.json":{"language":"JSON","code":140,"comment":0,"blank":0},"file:///d%3A/git/clash-moisc/Clash/ClashProject/vhdl/Lib.Fsm.topEntitiyComparisonFsm/clash-manifest.json":{"language":"JSON","code":258,"comment":0,"blank":0},"file:///d%3A/git/clash-moisc/Clash/ClashProject/mosicImpl.cabal":{"language":"Cabal","code":107,"comment":11,"blank":16},"file:///d%3A/git/clash-moisc/Clash/ClashProject/Setup.hs":{"language":"Haskell","code":4,"comment":0,"blank":2},"file:///d%3A/git/clash-moisc/Clash/ClashProject/vhdl/Lib.Mem.topEntitiyComparisonMem/clash-manifest.json":{"language":"JSON","code":123,"comment":0,"blank":0},"file:///d%3A/git/clash-moisc/Clash/ClashProject/vhdl/Lib.Mosic.topEntity/topentity.vhdl":{"language":"VHDL","code":2355,"comment":62,"blank":119},"file:///d%3A/git/clash-moisc/Clash/ClashProject/README.md":{"language":"Markdown","code":253,"comment":2,"blank":78},"file:///d%3A/git/clash-moisc/Clash/ClashProject/mydump.vcd":{"language":"vcd","code":16,"comment":0,"blank":1},"file:///d%3A/git/clash-moisc/Clash/ClashProject/generate_mem.sh":{"language":"Shell Script","code":1,"comment":3,"blank":1},"file:///d%3A/git/clash-moisc/Clash/ClashProject/generate_ioctr.sh":{"language":"Shell Script","code":1,"comment":3,"blank":1},"file:///d%3A/git/clash-moisc/Clash/ClashProject/generate_fsm.sh":{"language":"Shell Script","code":2,"comment":3,"blank":1},"file:///d%3A/git/clash-moisc/Clash/ClashProject/generate_iobuf.sh":{"language":"Shell Script","code":1,"comment":3,"blank":1},"file:///d%3A/git/clash-moisc/Clash/ClashProject/generate_alu.sh":{"language":"Shell Script","code":2,"comment":3,"blank":1},"file:///d%3A/git/clash-moisc/Clash/ClashProject/generate_moisc.sh":{"language":"Shell Script","code":1,"comment":3,"blank":1},"file:///d%3A/git/clash-moisc/Clash/ClashProject/vhdl/Lib.Fsm.topEntitiyComparisonFsm/FSM.vhdl":{"language":"VHDL","code":2165,"comment":28,"blank":97},"file:///d%3A/git/clash-moisc/Clash/ClashProject/vhdl/Lib.Alu.topEntitiyComparisonAlu/edam.py":{"language":"Python","code":55,"comment":15,"blank":7}}