-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity rocev2_top_rx_process_exh_64_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    rx_shift2exhFifo_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    rx_shift2exhFifo_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    rx_shift2exhFifo_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    rx_shift2exhFifo_empty_n : IN STD_LOGIC;
    rx_shift2exhFifo_read : OUT STD_LOGIC;
    rx_ibh2exh_MetaFifo_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    rx_ibh2exh_MetaFifo_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    rx_ibh2exh_MetaFifo_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    rx_ibh2exh_MetaFifo_empty_n : IN STD_LOGIC;
    rx_ibh2exh_MetaFifo_read : OUT STD_LOGIC;
    rx_exh2dropFifo_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    rx_exh2dropFifo_num_data_valid : IN STD_LOGIC_VECTOR (5 downto 0);
    rx_exh2dropFifo_fifo_cap : IN STD_LOGIC_VECTOR (5 downto 0);
    rx_exh2dropFifo_full_n : IN STD_LOGIC;
    rx_exh2dropFifo_write : OUT STD_LOGIC;
    rx_exhMetaFifo_din : OUT STD_LOGIC_VECTOR (22 downto 0);
    rx_exhMetaFifo_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    rx_exhMetaFifo_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    rx_exhMetaFifo_full_n : IN STD_LOGIC;
    rx_exhMetaFifo_write : OUT STD_LOGIC;
    rx_exh2drop_MetaFifo_din : OUT STD_LOGIC_VECTOR (240 downto 0);
    rx_exh2drop_MetaFifo_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
    rx_exh2drop_MetaFifo_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
    rx_exh2drop_MetaFifo_full_n : IN STD_LOGIC;
    rx_exh2drop_MetaFifo_write : OUT STD_LOGIC );
end;


architecture behav of rocev2_top_rx_process_exh_64_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv23_2 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000010";
    constant ap_const_lv241_lc_5 : STD_LOGIC_VECTOR (240 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv128_lc_2 : STD_LOGIC_VECTOR (127 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001001000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv23_40 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000001000000";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv128_lc_4 : STD_LOGIC_VECTOR (127 downto 0) := "00000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111";
    constant ap_const_lv128_lc_8 : STD_LOGIC_VECTOR (127 downto 0) := "11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv32_78 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv32_70 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110000";
    constant ap_const_lv32_77 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110111";
    constant ap_const_lv32_68 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101000";
    constant ap_const_lv32_6F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_67 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100111";
    constant ap_const_lv33_57F : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000010101111111";
    constant ap_const_lv66_2E8BA2E8C : STD_LOGIC_VECTOR (65 downto 0) := "000000000000000000000000000000001011101000101110100010111010001100";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv32_41 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000001";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal grp_nbreadreq_fu_164_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op12_read_state1 : BOOLEAN;
    signal ap_predicate_op21_read_state1 : BOOLEAN;
    signal ap_predicate_op31_read_state1 : BOOLEAN;
    signal tmp_i_nbreadreq_fu_178_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op40_read_state1 : BOOLEAN;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal state_1_load_reg_882 : STD_LOGIC_VECTOR (1 downto 0);
    signal state_1_load_reg_882_pp0_iter2_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_22_i_reg_892 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_22_i_reg_892_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal metaWritten_1_load_reg_950 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op144_write_state4 : BOOLEAN;
    signal tmp_i_148_reg_906 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_148_reg_906_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln140_reg_914 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln140_reg_914_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op157_write_state4 : BOOLEAN;
    signal tmp_21_i_reg_918 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_i_reg_918_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op167_write_state4 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal state_1_load_reg_882_pp0_iter4_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_22_i_reg_892_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal metaWritten_1_load_reg_950_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_reg_318 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_reg_318_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_151_reg_954 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_151_reg_954_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op171_write_state6 : BOOLEAN;
    signal ap_predicate_op174_write_state6 : BOOLEAN;
    signal ap_predicate_op178_write_state6 : BOOLEAN;
    signal tmp_i_148_reg_906_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op184_write_state6 : BOOLEAN;
    signal ap_predicate_op187_write_state6 : BOOLEAN;
    signal tmp_21_i_reg_918_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op189_write_state6 : BOOLEAN;
    signal ap_predicate_op190_write_state6 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal state_1 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal opCode : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal metaWritten_1 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ackHeader_ready : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ackHeader_idx : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ackHeader_header_V : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal rdmaHeader_ready : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal rdmaHeader_idx : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal rdmaHeader_header_V : STD_LOGIC_VECTOR (127 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    signal rx_ibh2exh_MetaFifo_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal rx_shift2exhFifo_blk_n : STD_LOGIC;
    signal rx_exh2dropFifo_blk_n : STD_LOGIC;
    signal rx_exhMetaFifo_blk_n : STD_LOGIC;
    signal rx_exh2drop_MetaFifo_blk_n : STD_LOGIC;
    signal p_Val2_4_reg_308 : STD_LOGIC_VECTOR (127 downto 0);
    signal p_Val2_4_reg_308_pp0_iter3_reg : STD_LOGIC_VECTOR (127 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal p_Val2_4_reg_308_pp0_iter4_reg : STD_LOGIC_VECTOR (127 downto 0);
    signal empty_reg_318_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_3_reg_387 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_405 : STD_LOGIC_VECTOR (127 downto 0);
    signal reg_405_pp0_iter1_reg : STD_LOGIC_VECTOR (127 downto 0);
    signal reg_405_pp0_iter2_reg : STD_LOGIC_VECTOR (127 downto 0);
    signal state_1_load_reg_882_pp0_iter1_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal state_1_load_reg_882_pp0_iter3_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal opCode_load_reg_886 : STD_LOGIC_VECTOR (31 downto 0);
    signal opCode_load_reg_886_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_22_i_reg_892_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_22_i_reg_892_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal currWord_data_V_fu_418_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal currWord_data_V_reg_896 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_397_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal currWord_last_V_13_reg_902 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_148_reg_906_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_148_reg_906_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal currWord_last_V_12_reg_910 : STD_LOGIC_VECTOR (0 downto 0);
    signal currWord_last_V_12_reg_910_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal currWord_last_V_12_reg_910_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln140_fu_428_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln140_reg_914_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_i_reg_918_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_i_reg_918_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_reg_925 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_reg_925_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_5_fu_612_p3 : STD_LOGIC_VECTOR (127 downto 0);
    signal rdmaHeader_ready_load_load_fu_458_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln58_fu_620_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal metaWritten_1_load_reg_950_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_151_fu_666_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_151_reg_954_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_fu_780_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ackHeader_ready_load_load_fu_768_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_976 : STD_LOGIC_VECTOR (21 downto 0);
    signal ap_phi_mux_storemerge1_i_phi_fu_218_p6 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter0_storemerge1_i_reg_215 : STD_LOGIC_VECTOR (1 downto 0);
    signal rx_ibh2exh_MetaFifo_read_read_fu_186_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_rdmaHeader_ready_flag_1_i_phi_fu_232_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_rdmaHeader_ready_flag_1_i_reg_229 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_rdmaHeader_idx_flag_0_i_phi_fu_242_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_rdmaHeader_idx_flag_0_i_reg_239 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_rdmaHeader_idx_new_0_i_phi_fu_253_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln67_1_fu_633_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_rdmaHeader_idx_new_0_i_reg_250 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_rdmaHeader_ready_flag_2_i_phi_fu_264_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_rdmaHeader_ready_flag_2_i_reg_260 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_rdmaHeader_ready_flag_2_i_reg_260 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_rdmaHeader_ready_new_2_i_phi_fu_276_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_rdmaHeader_ready_new_2_i_reg_272 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_rdmaHeader_ready_new_2_i_reg_272 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_rdmaHeader_idx_flag_1_i_phi_fu_288_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_rdmaHeader_idx_flag_1_i_reg_284 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_rdmaHeader_idx_flag_1_i_reg_284 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_rdmaHeader_idx_new_1_i_phi_fu_300_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_rdmaHeader_idx_new_1_i_reg_296 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_rdmaHeader_idx_new_1_i_reg_296 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_p_Val2_4_reg_308 : STD_LOGIC_VECTOR (127 downto 0);
    signal ap_phi_reg_pp0_iter1_p_Val2_4_reg_308 : STD_LOGIC_VECTOR (127 downto 0);
    signal ap_phi_reg_pp0_iter2_p_Val2_4_reg_308 : STD_LOGIC_VECTOR (127 downto 0);
    signal ap_phi_reg_pp0_iter0_empty_reg_318 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_empty_reg_318 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_empty_reg_318 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_ackHeader_ready_flag_0_i_phi_fu_333_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter3_ackHeader_ready_flag_0_i_reg_330 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_ackHeader_idx_new_0_i_phi_fu_344_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln67_fu_784_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_ackHeader_idx_new_0_i_reg_341 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_ackHeader_ready_flag_1_i_phi_fu_355_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_ackHeader_ready_flag_1_i_reg_351 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_ackHeader_ready_flag_1_i_reg_351 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_ackHeader_ready_flag_1_i_reg_351 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter3_ackHeader_ready_flag_1_i_reg_351 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_ackHeader_ready_new_1_i_phi_fu_367_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_ackHeader_ready_new_1_i_reg_363 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_ackHeader_ready_new_1_i_reg_363 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_ackHeader_ready_new_1_i_reg_363 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter3_ackHeader_ready_new_1_i_reg_363 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_ackHeader_idx_new_1_i_phi_fu_379_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_ackHeader_idx_new_1_i_reg_375 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_ackHeader_idx_new_1_i_reg_375 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_ackHeader_idx_new_1_i_reg_375 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_ackHeader_idx_new_1_i_reg_375 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_p_Val2_3_reg_387 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_p_Val2_3_reg_387 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_p_Val2_3_reg_387 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter3_p_Val2_3_reg_387 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter4_p_Val2_3_reg_387 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal p_s_fu_819_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal zext_ln146_fu_864_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal zext_ln181_fu_835_p1 : STD_LOGIC_VECTOR (240 downto 0);
    signal zext_ln147_fu_877_p1 : STD_LOGIC_VECTOR (240 downto 0);
    signal shl_ln58_1_fu_478_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal zext_ln58_fu_486_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln58_fu_490_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_16_fu_496_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln58_1_fu_474_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_18_fu_515_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln368_fu_523_p1 : STD_LOGIC_VECTOR (127 downto 0);
    signal shl_ln368_fu_527_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal xor_ln368_fu_533_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal zext_ln368_3_fu_545_p1 : STD_LOGIC_VECTOR (127 downto 0);
    signal and_ln368_fu_539_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal shl_ln368_4_fu_548_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal trunc_ln58_fu_470_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_fu_560_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln186_fu_512_p1 : STD_LOGIC_VECTOR (127 downto 0);
    signal zext_ln368_4_fu_568_p1 : STD_LOGIC_VECTOR (127 downto 0);
    signal zext_ln368_5_fu_572_p1 : STD_LOGIC_VECTOR (127 downto 0);
    signal shl_ln368_6_fu_582_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal xor_ln368_2_fu_588_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal shl_ln368_5_fu_576_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal and_ln368_3_fu_594_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal and_ln368_4_fu_600_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal icmp_ln58_fu_506_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_3_fu_554_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal p_Result_4_fu_606_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal empty_150_fu_661_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_149_fu_656_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_i_fu_702_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_27_i_fu_692_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_26_i_fu_682_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_25_i_fu_672_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_s_fu_712_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln1495_fu_724_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal ret_V_fu_728_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal grp_fu_738_p0 : STD_LOGIC_VECTOR (32 downto 0);
    signal grp_fu_738_p1 : STD_LOGIC_VECTOR (34 downto 0);
    signal grp_fu_738_p2 : STD_LOGIC_VECTOR (65 downto 0);
    signal shl_ln3_fu_827_p3 : STD_LOGIC_VECTOR (144 downto 0);
    signal tmp_23_i_fu_840_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln1019_fu_850_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln146_cast_fu_856_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal shl_ln1_fu_869_p3 : STD_LOGIC_VECTOR (48 downto 0);
    signal grp_fu_738_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to4 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal grp_fu_738_p00 : STD_LOGIC_VECTOR (65 downto 0);
    signal ap_condition_540 : BOOLEAN;
    signal ap_condition_315 : BOOLEAN;
    signal ap_condition_502 : BOOLEAN;
    signal ap_condition_490 : BOOLEAN;
    signal ap_condition_373 : BOOLEAN;
    signal ap_condition_488 : BOOLEAN;
    signal ap_condition_529 : BOOLEAN;
    signal ap_condition_406 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component rocev2_top_mul_33ns_35ns_66_3_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (32 downto 0);
        din1 : IN STD_LOGIC_VECTOR (34 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (65 downto 0) );
    end component;



begin
    mul_33ns_35ns_66_3_1_U43 : component rocev2_top_mul_33ns_35ns_66_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 33,
        din1_WIDTH => 35,
        dout_WIDTH => 66)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_738_p0,
        din1 => grp_fu_738_p1,
        ce => grp_fu_738_ce,
        dout => grp_fu_738_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_ackHeader_idx_new_1_i_reg_375_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_315)) then
                if ((ap_const_boolean_1 = ap_condition_540)) then 
                    ap_phi_reg_pp0_iter1_ackHeader_idx_new_1_i_reg_375 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_ackHeader_idx_new_1_i_reg_375 <= ap_phi_reg_pp0_iter0_ackHeader_idx_new_1_i_reg_375;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_ackHeader_ready_flag_1_i_reg_351_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_315)) then
                if ((ap_const_boolean_1 = ap_condition_540)) then 
                    ap_phi_reg_pp0_iter1_ackHeader_ready_flag_1_i_reg_351 <= ap_const_lv1_1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_ackHeader_ready_flag_1_i_reg_351 <= ap_phi_reg_pp0_iter0_ackHeader_ready_flag_1_i_reg_351;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_ackHeader_ready_new_1_i_reg_363_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_315)) then
                if ((ap_const_boolean_1 = ap_condition_540)) then 
                    ap_phi_reg_pp0_iter1_ackHeader_ready_new_1_i_reg_363 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_ackHeader_ready_new_1_i_reg_363 <= ap_phi_reg_pp0_iter0_ackHeader_ready_new_1_i_reg_363;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_rdmaHeader_idx_flag_1_i_reg_284_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_315)) then
                if ((ap_const_boolean_1 = ap_condition_502)) then 
                    ap_phi_reg_pp0_iter1_rdmaHeader_idx_flag_1_i_reg_284 <= ap_const_lv1_1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_rdmaHeader_idx_flag_1_i_reg_284 <= ap_phi_reg_pp0_iter0_rdmaHeader_idx_flag_1_i_reg_284;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_rdmaHeader_idx_new_1_i_reg_296_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_315)) then
                if ((ap_const_boolean_1 = ap_condition_502)) then 
                    ap_phi_reg_pp0_iter1_rdmaHeader_idx_new_1_i_reg_296 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_rdmaHeader_idx_new_1_i_reg_296 <= ap_phi_reg_pp0_iter0_rdmaHeader_idx_new_1_i_reg_296;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_rdmaHeader_ready_flag_2_i_reg_260_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_315)) then
                if ((ap_const_boolean_1 = ap_condition_502)) then 
                    ap_phi_reg_pp0_iter1_rdmaHeader_ready_flag_2_i_reg_260 <= ap_const_lv1_1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_rdmaHeader_ready_flag_2_i_reg_260 <= ap_phi_reg_pp0_iter0_rdmaHeader_ready_flag_2_i_reg_260;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_rdmaHeader_ready_new_2_i_reg_272_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_315)) then
                if ((ap_const_boolean_1 = ap_condition_502)) then 
                    ap_phi_reg_pp0_iter1_rdmaHeader_ready_new_2_i_reg_272 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_rdmaHeader_ready_new_2_i_reg_272 <= ap_phi_reg_pp0_iter0_rdmaHeader_ready_new_2_i_reg_272;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_empty_reg_318_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_488)) then
                if ((ap_const_boolean_1 = ap_condition_373)) then 
                    ap_phi_reg_pp0_iter2_empty_reg_318 <= xor_ln58_fu_620_p2;
                elsif ((ap_const_boolean_1 = ap_condition_490)) then 
                    ap_phi_reg_pp0_iter2_empty_reg_318 <= ap_const_lv1_1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_empty_reg_318 <= ap_phi_reg_pp0_iter1_empty_reg_318;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_p_Val2_4_reg_308_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_488)) then
                if ((ap_const_boolean_1 = ap_condition_373)) then 
                    ap_phi_reg_pp0_iter2_p_Val2_4_reg_308 <= p_Result_5_fu_612_p3;
                elsif ((ap_const_boolean_1 = ap_condition_490)) then 
                    ap_phi_reg_pp0_iter2_p_Val2_4_reg_308 <= rdmaHeader_header_V;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_p_Val2_4_reg_308 <= ap_phi_reg_pp0_iter1_p_Val2_4_reg_308;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_p_Val2_3_reg_387_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_406)) then 
                    ap_phi_reg_pp0_iter4_p_Val2_3_reg_387 <= tmp_20_fu_780_p1;
                elsif ((ap_const_boolean_1 = ap_condition_529)) then 
                    ap_phi_reg_pp0_iter4_p_Val2_3_reg_387 <= ackHeader_header_V;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_p_Val2_3_reg_387 <= ap_phi_reg_pp0_iter3_p_Val2_3_reg_387;
                end if;
            end if; 
        end if;
    end process;

    metaWritten_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_reg_925_pp0_iter1_reg = ap_const_lv1_1) and (state_1_load_reg_882_pp0_iter1_reg = ap_const_lv2_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                metaWritten_1 <= ap_const_lv1_0;
            elsif ((((ap_phi_reg_pp0_iter2_empty_reg_318 = ap_const_lv1_1) and (metaWritten_1 = ap_const_lv1_0) and (tmp_22_i_reg_892_pp0_iter1_reg = ap_const_lv1_1) and (state_1_load_reg_882_pp0_iter1_reg = ap_const_lv2_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((metaWritten_1 = ap_const_lv1_0) and (tmp_21_i_reg_918_pp0_iter1_reg = ap_const_lv1_1) and (state_1_load_reg_882_pp0_iter1_reg = ap_const_lv2_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((metaWritten_1 = ap_const_lv1_0) and (tmp_i_148_reg_906_pp0_iter1_reg = ap_const_lv1_1) and (state_1_load_reg_882_pp0_iter1_reg = ap_const_lv2_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                metaWritten_1 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    state_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_nbreadreq_fu_178_p3 = ap_const_lv1_1) and (state_1 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                state_1 <= ap_phi_mux_storemerge1_i_phi_fu_218_p6;
            elsif ((((grp_nbreadreq_fu_164_p3 = ap_const_lv1_1) and (state_1 = ap_const_lv2_3) and (grp_fu_397_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((grp_nbreadreq_fu_164_p3 = ap_const_lv1_1) and (state_1 = ap_const_lv2_1) and (grp_fu_397_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((grp_nbreadreq_fu_164_p3 = ap_const_lv1_1) and (state_1 = ap_const_lv2_2) and (grp_fu_397_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                state_1 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_0 = ackHeader_ready_load_load_fu_768_p1) and (tmp_i_148_reg_906_pp0_iter2_reg = ap_const_lv1_1) and (state_1_load_reg_882_pp0_iter2_reg = ap_const_lv2_1))) then
                ackHeader_header_V <= tmp_20_fu_780_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_ackHeader_ready_flag_1_i_phi_fu_355_p4 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_148_reg_906_pp0_iter2_reg = ap_const_lv1_1) and (state_1_load_reg_882_pp0_iter2_reg = ap_const_lv2_1))) then
                ackHeader_idx <= ap_phi_mux_ackHeader_idx_new_1_i_phi_fu_379_p4;
                ackHeader_ready <= ap_phi_mux_ackHeader_ready_new_1_i_phi_fu_367_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_phi_reg_pp0_iter1_empty_reg_318 <= ap_phi_reg_pp0_iter0_empty_reg_318;
                ap_phi_reg_pp0_iter1_p_Val2_3_reg_387 <= ap_phi_reg_pp0_iter0_p_Val2_3_reg_387;
                ap_phi_reg_pp0_iter1_p_Val2_4_reg_308 <= ap_phi_reg_pp0_iter0_p_Val2_4_reg_308;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_phi_reg_pp0_iter2_ackHeader_idx_new_1_i_reg_375 <= ap_phi_reg_pp0_iter1_ackHeader_idx_new_1_i_reg_375;
                ap_phi_reg_pp0_iter2_ackHeader_ready_flag_1_i_reg_351 <= ap_phi_reg_pp0_iter1_ackHeader_ready_flag_1_i_reg_351;
                ap_phi_reg_pp0_iter2_ackHeader_ready_new_1_i_reg_363 <= ap_phi_reg_pp0_iter1_ackHeader_ready_new_1_i_reg_363;
                ap_phi_reg_pp0_iter2_p_Val2_3_reg_387 <= ap_phi_reg_pp0_iter1_p_Val2_3_reg_387;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter3_ackHeader_idx_new_1_i_reg_375 <= ap_phi_reg_pp0_iter2_ackHeader_idx_new_1_i_reg_375;
                ap_phi_reg_pp0_iter3_ackHeader_ready_flag_1_i_reg_351 <= ap_phi_reg_pp0_iter2_ackHeader_ready_flag_1_i_reg_351;
                ap_phi_reg_pp0_iter3_ackHeader_ready_new_1_i_reg_363 <= ap_phi_reg_pp0_iter2_ackHeader_ready_new_1_i_reg_363;
                ap_phi_reg_pp0_iter3_p_Val2_3_reg_387 <= ap_phi_reg_pp0_iter2_p_Val2_3_reg_387;
                empty_reg_318 <= ap_phi_reg_pp0_iter2_empty_reg_318;
                p_Val2_4_reg_308 <= ap_phi_reg_pp0_iter2_p_Val2_4_reg_308;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_nbreadreq_fu_164_p3 = ap_const_lv1_1) and (state_1 = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                currWord_data_V_reg_896 <= currWord_data_V_fu_418_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_nbreadreq_fu_164_p3 = ap_const_lv1_1) and (state_1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                currWord_last_V_12_reg_910 <= rx_shift2exhFifo_dout(72 downto 72);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                currWord_last_V_12_reg_910_pp0_iter1_reg <= currWord_last_V_12_reg_910;
                icmp_ln140_reg_914_pp0_iter1_reg <= icmp_ln140_reg_914;
                opCode_load_reg_886 <= opCode;
                opCode_load_reg_886_pp0_iter1_reg <= opCode_load_reg_886;
                reg_405_pp0_iter1_reg <= reg_405;
                state_1_load_reg_882 <= state_1;
                state_1_load_reg_882_pp0_iter1_reg <= state_1_load_reg_882;
                tmp_21_i_reg_918_pp0_iter1_reg <= tmp_21_i_reg_918;
                tmp_22_i_reg_892_pp0_iter1_reg <= tmp_22_i_reg_892;
                tmp_i_148_reg_906_pp0_iter1_reg <= tmp_i_148_reg_906;
                tmp_i_reg_925_pp0_iter1_reg <= tmp_i_reg_925;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                currWord_last_V_12_reg_910_pp0_iter2_reg <= currWord_last_V_12_reg_910_pp0_iter1_reg;
                empty_151_reg_954_pp0_iter3_reg <= empty_151_reg_954;
                empty_151_reg_954_pp0_iter4_reg <= empty_151_reg_954_pp0_iter3_reg;
                empty_reg_318_pp0_iter3_reg <= empty_reg_318;
                empty_reg_318_pp0_iter4_reg <= empty_reg_318_pp0_iter3_reg;
                icmp_ln140_reg_914_pp0_iter2_reg <= icmp_ln140_reg_914_pp0_iter1_reg;
                metaWritten_1_load_reg_950 <= metaWritten_1;
                metaWritten_1_load_reg_950_pp0_iter3_reg <= metaWritten_1_load_reg_950;
                metaWritten_1_load_reg_950_pp0_iter4_reg <= metaWritten_1_load_reg_950_pp0_iter3_reg;
                p_Val2_4_reg_308_pp0_iter3_reg <= p_Val2_4_reg_308;
                p_Val2_4_reg_308_pp0_iter4_reg <= p_Val2_4_reg_308_pp0_iter3_reg;
                reg_405_pp0_iter2_reg <= reg_405_pp0_iter1_reg;
                state_1_load_reg_882_pp0_iter2_reg <= state_1_load_reg_882_pp0_iter1_reg;
                state_1_load_reg_882_pp0_iter3_reg <= state_1_load_reg_882_pp0_iter2_reg;
                state_1_load_reg_882_pp0_iter4_reg <= state_1_load_reg_882_pp0_iter3_reg;
                tmp_21_i_reg_918_pp0_iter2_reg <= tmp_21_i_reg_918_pp0_iter1_reg;
                tmp_21_i_reg_918_pp0_iter3_reg <= tmp_21_i_reg_918_pp0_iter2_reg;
                tmp_21_i_reg_918_pp0_iter4_reg <= tmp_21_i_reg_918_pp0_iter3_reg;
                tmp_22_i_reg_892_pp0_iter2_reg <= tmp_22_i_reg_892_pp0_iter1_reg;
                tmp_22_i_reg_892_pp0_iter3_reg <= tmp_22_i_reg_892_pp0_iter2_reg;
                tmp_22_i_reg_892_pp0_iter4_reg <= tmp_22_i_reg_892_pp0_iter3_reg;
                tmp_i_148_reg_906_pp0_iter2_reg <= tmp_i_148_reg_906_pp0_iter1_reg;
                tmp_i_148_reg_906_pp0_iter3_reg <= tmp_i_148_reg_906_pp0_iter2_reg;
                tmp_i_148_reg_906_pp0_iter4_reg <= tmp_i_148_reg_906_pp0_iter3_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_nbreadreq_fu_164_p3 = ap_const_lv1_1) and (state_1 = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                currWord_last_V_13_reg_902 <= rx_shift2exhFifo_dout(72 downto 72);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_reg_pp0_iter2_empty_reg_318 = ap_const_lv1_1) and (metaWritten_1 = ap_const_lv1_0) and (tmp_22_i_reg_892_pp0_iter1_reg = ap_const_lv1_1) and (state_1_load_reg_882_pp0_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                empty_151_reg_954 <= empty_151_fu_666_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_nbreadreq_fu_164_p3 = ap_const_lv1_1) and (state_1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln140_reg_914 <= icmp_ln140_fu_428_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_nbreadreq_fu_178_p3 = ap_const_lv1_1) and (state_1 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                opCode <= rx_ibh2exh_MetaFifo_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                p_Val2_3_reg_387 <= ap_phi_reg_pp0_iter4_p_Val2_3_reg_387;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((rdmaHeader_ready_load_load_fu_458_p1 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_22_i_reg_892 = ap_const_lv1_1) and (state_1_load_reg_882 = ap_const_lv2_2))) then
                rdmaHeader_header_V <= p_Result_5_fu_612_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_rdmaHeader_idx_flag_1_i_phi_fu_288_p4 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_22_i_reg_892 = ap_const_lv1_1) and (state_1_load_reg_882 = ap_const_lv2_2))) then
                rdmaHeader_idx <= ap_phi_mux_rdmaHeader_idx_new_1_i_phi_fu_300_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_rdmaHeader_ready_flag_2_i_phi_fu_264_p4 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_22_i_reg_892 = ap_const_lv1_1) and (state_1_load_reg_882 = ap_const_lv2_2))) then
                rdmaHeader_ready <= ap_phi_mux_rdmaHeader_ready_new_2_i_phi_fu_276_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_predicate_op31_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_predicate_op21_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_predicate_op12_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then
                reg_405 <= rx_shift2exhFifo_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((state_1 = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_21_i_reg_918 <= grp_nbreadreq_fu_164_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((state_1 = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_22_i_reg_892 <= grp_nbreadreq_fu_164_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((state_1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_i_148_reg_906 <= grp_nbreadreq_fu_164_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((state_1 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_i_reg_925 <= tmp_i_nbreadreq_fu_178_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((empty_151_reg_954_pp0_iter3_reg = ap_const_lv1_1) and (metaWritten_1_load_reg_950_pp0_iter3_reg = ap_const_lv1_0) and (tmp_22_i_reg_892_pp0_iter3_reg = ap_const_lv1_1) and (state_1_load_reg_882_pp0_iter3_reg = ap_const_lv2_2) and (empty_reg_318_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_reg_976 <= grp_fu_738_p2(65 downto 44);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    ackHeader_ready_load_load_fu_768_p1 <= ackHeader_ready;
    add_ln58_fu_490_p2 <= std_logic_vector(unsigned(zext_ln58_fu_486_p1) + unsigned(ap_const_lv23_40));
    add_ln67_1_fu_633_p2 <= std_logic_vector(unsigned(rdmaHeader_idx) + unsigned(ap_const_lv16_1));
    add_ln67_fu_784_p2 <= std_logic_vector(unsigned(ackHeader_idx) + unsigned(ap_const_lv16_1));
    and_ln368_3_fu_594_p2 <= (xor_ln368_2_fu_588_p2 and rdmaHeader_header_V);
    and_ln368_4_fu_600_p2 <= (shl_ln368_6_fu_582_p2 and shl_ln368_5_fu_576_p2);
    and_ln368_fu_539_p2 <= (xor_ln368_fu_533_p2 and rdmaHeader_header_V);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter5, rx_shift2exhFifo_empty_n, ap_predicate_op12_read_state1, ap_predicate_op21_read_state1, ap_predicate_op31_read_state1, rx_ibh2exh_MetaFifo_empty_n, ap_predicate_op40_read_state1, ap_done_reg, rx_exh2dropFifo_full_n, ap_predicate_op144_write_state4, ap_predicate_op157_write_state4, ap_predicate_op167_write_state4, rx_exhMetaFifo_full_n, ap_predicate_op171_write_state6, ap_predicate_op174_write_state6, rx_exh2drop_MetaFifo_full_n, ap_predicate_op178_write_state6, ap_predicate_op184_write_state6, ap_predicate_op187_write_state6, ap_predicate_op189_write_state6, ap_predicate_op190_write_state6)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op40_read_state1 = ap_const_boolean_1) and (rx_ibh2exh_MetaFifo_empty_n = ap_const_logic_0)) or ((ap_predicate_op31_read_state1 = ap_const_boolean_1) and (rx_shift2exhFifo_empty_n = ap_const_logic_0)) or ((ap_predicate_op21_read_state1 = ap_const_boolean_1) and (rx_shift2exhFifo_empty_n = ap_const_logic_0)) or ((ap_predicate_op12_read_state1 = ap_const_boolean_1) and (rx_shift2exhFifo_empty_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (((ap_predicate_op190_write_state6 = ap_const_boolean_1) and (rx_exh2drop_MetaFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op189_write_state6 = ap_const_boolean_1) and (rx_exhMetaFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op187_write_state6 = ap_const_boolean_1) and (rx_exh2drop_MetaFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op184_write_state6 = ap_const_boolean_1) and (rx_exhMetaFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op178_write_state6 = ap_const_boolean_1) and (rx_exh2drop_MetaFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op174_write_state6 = ap_const_boolean_1) and (rx_exhMetaFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op171_write_state6 = ap_const_boolean_1) and (rx_exhMetaFifo_full_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (((ap_predicate_op167_write_state4 = ap_const_boolean_1) and (rx_exh2dropFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op157_write_state4 = ap_const_boolean_1) and (rx_exh2dropFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op144_write_state4 = ap_const_boolean_1) and (rx_exh2dropFifo_full_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter5, rx_shift2exhFifo_empty_n, ap_predicate_op12_read_state1, ap_predicate_op21_read_state1, ap_predicate_op31_read_state1, rx_ibh2exh_MetaFifo_empty_n, ap_predicate_op40_read_state1, ap_done_reg, rx_exh2dropFifo_full_n, ap_predicate_op144_write_state4, ap_predicate_op157_write_state4, ap_predicate_op167_write_state4, rx_exhMetaFifo_full_n, ap_predicate_op171_write_state6, ap_predicate_op174_write_state6, rx_exh2drop_MetaFifo_full_n, ap_predicate_op178_write_state6, ap_predicate_op184_write_state6, ap_predicate_op187_write_state6, ap_predicate_op189_write_state6, ap_predicate_op190_write_state6)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op40_read_state1 = ap_const_boolean_1) and (rx_ibh2exh_MetaFifo_empty_n = ap_const_logic_0)) or ((ap_predicate_op31_read_state1 = ap_const_boolean_1) and (rx_shift2exhFifo_empty_n = ap_const_logic_0)) or ((ap_predicate_op21_read_state1 = ap_const_boolean_1) and (rx_shift2exhFifo_empty_n = ap_const_logic_0)) or ((ap_predicate_op12_read_state1 = ap_const_boolean_1) and (rx_shift2exhFifo_empty_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (((ap_predicate_op190_write_state6 = ap_const_boolean_1) and (rx_exh2drop_MetaFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op189_write_state6 = ap_const_boolean_1) and (rx_exhMetaFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op187_write_state6 = ap_const_boolean_1) and (rx_exh2drop_MetaFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op184_write_state6 = ap_const_boolean_1) and (rx_exhMetaFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op178_write_state6 = ap_const_boolean_1) and (rx_exh2drop_MetaFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op174_write_state6 = ap_const_boolean_1) and (rx_exhMetaFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op171_write_state6 = ap_const_boolean_1) and (rx_exhMetaFifo_full_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (((ap_predicate_op167_write_state4 = ap_const_boolean_1) and (rx_exh2dropFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op157_write_state4 = ap_const_boolean_1) and (rx_exh2dropFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op144_write_state4 = ap_const_boolean_1) and (rx_exh2dropFifo_full_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter5, rx_shift2exhFifo_empty_n, ap_predicate_op12_read_state1, ap_predicate_op21_read_state1, ap_predicate_op31_read_state1, rx_ibh2exh_MetaFifo_empty_n, ap_predicate_op40_read_state1, ap_done_reg, rx_exh2dropFifo_full_n, ap_predicate_op144_write_state4, ap_predicate_op157_write_state4, ap_predicate_op167_write_state4, rx_exhMetaFifo_full_n, ap_predicate_op171_write_state6, ap_predicate_op174_write_state6, rx_exh2drop_MetaFifo_full_n, ap_predicate_op178_write_state6, ap_predicate_op184_write_state6, ap_predicate_op187_write_state6, ap_predicate_op189_write_state6, ap_predicate_op190_write_state6)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op40_read_state1 = ap_const_boolean_1) and (rx_ibh2exh_MetaFifo_empty_n = ap_const_logic_0)) or ((ap_predicate_op31_read_state1 = ap_const_boolean_1) and (rx_shift2exhFifo_empty_n = ap_const_logic_0)) or ((ap_predicate_op21_read_state1 = ap_const_boolean_1) and (rx_shift2exhFifo_empty_n = ap_const_logic_0)) or ((ap_predicate_op12_read_state1 = ap_const_boolean_1) and (rx_shift2exhFifo_empty_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (((ap_predicate_op190_write_state6 = ap_const_boolean_1) and (rx_exh2drop_MetaFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op189_write_state6 = ap_const_boolean_1) and (rx_exhMetaFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op187_write_state6 = ap_const_boolean_1) and (rx_exh2drop_MetaFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op184_write_state6 = ap_const_boolean_1) and (rx_exhMetaFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op178_write_state6 = ap_const_boolean_1) and (rx_exh2drop_MetaFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op174_write_state6 = ap_const_boolean_1) and (rx_exhMetaFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op171_write_state6 = ap_const_boolean_1) and (rx_exhMetaFifo_full_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (((ap_predicate_op167_write_state4 = ap_const_boolean_1) and (rx_exh2dropFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op157_write_state4 = ap_const_boolean_1) and (rx_exh2dropFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op144_write_state4 = ap_const_boolean_1) and (rx_exh2dropFifo_full_n = ap_const_logic_0)))));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(rx_shift2exhFifo_empty_n, ap_predicate_op12_read_state1, ap_predicate_op21_read_state1, ap_predicate_op31_read_state1, rx_ibh2exh_MetaFifo_empty_n, ap_predicate_op40_read_state1, ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op40_read_state1 = ap_const_boolean_1) and (rx_ibh2exh_MetaFifo_empty_n = ap_const_logic_0)) or ((ap_predicate_op31_read_state1 = ap_const_boolean_1) and (rx_shift2exhFifo_empty_n = ap_const_logic_0)) or ((ap_predicate_op21_read_state1 = ap_const_boolean_1) and (rx_shift2exhFifo_empty_n = ap_const_logic_0)) or ((ap_predicate_op12_read_state1 = ap_const_boolean_1) and (rx_shift2exhFifo_empty_n = ap_const_logic_0)));
    end process;

        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state4_pp0_stage0_iter3_assign_proc : process(rx_exh2dropFifo_full_n, ap_predicate_op144_write_state4, ap_predicate_op157_write_state4, ap_predicate_op167_write_state4)
    begin
                ap_block_state4_pp0_stage0_iter3 <= (((ap_predicate_op167_write_state4 = ap_const_boolean_1) and (rx_exh2dropFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op157_write_state4 = ap_const_boolean_1) and (rx_exh2dropFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op144_write_state4 = ap_const_boolean_1) and (rx_exh2dropFifo_full_n = ap_const_logic_0)));
    end process;

        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state6_pp0_stage0_iter5_assign_proc : process(rx_exhMetaFifo_full_n, ap_predicate_op171_write_state6, ap_predicate_op174_write_state6, rx_exh2drop_MetaFifo_full_n, ap_predicate_op178_write_state6, ap_predicate_op184_write_state6, ap_predicate_op187_write_state6, ap_predicate_op189_write_state6, ap_predicate_op190_write_state6)
    begin
                ap_block_state6_pp0_stage0_iter5 <= (((ap_predicate_op190_write_state6 = ap_const_boolean_1) and (rx_exh2drop_MetaFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op189_write_state6 = ap_const_boolean_1) and (rx_exhMetaFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op187_write_state6 = ap_const_boolean_1) and (rx_exh2drop_MetaFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op184_write_state6 = ap_const_boolean_1) and (rx_exhMetaFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op178_write_state6 = ap_const_boolean_1) and (rx_exh2drop_MetaFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op174_write_state6 = ap_const_boolean_1) and (rx_exhMetaFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op171_write_state6 = ap_const_boolean_1) and (rx_exhMetaFifo_full_n = ap_const_logic_0)));
    end process;


    ap_condition_315_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_315 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_373_assign_proc : process(state_1_load_reg_882, tmp_22_i_reg_892, rdmaHeader_ready_load_load_fu_458_p1)
    begin
                ap_condition_373 <= ((rdmaHeader_ready_load_load_fu_458_p1 = ap_const_lv1_0) and (tmp_22_i_reg_892 = ap_const_lv1_1) and (state_1_load_reg_882 = ap_const_lv2_2));
    end process;


    ap_condition_406_assign_proc : process(state_1_load_reg_882_pp0_iter2_reg, tmp_i_148_reg_906_pp0_iter2_reg, ackHeader_ready_load_load_fu_768_p1)
    begin
                ap_condition_406 <= ((ap_const_lv1_0 = ackHeader_ready_load_load_fu_768_p1) and (tmp_i_148_reg_906_pp0_iter2_reg = ap_const_lv1_1) and (state_1_load_reg_882_pp0_iter2_reg = ap_const_lv2_1));
    end process;


    ap_condition_488_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
                ap_condition_488 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_490_assign_proc : process(state_1_load_reg_882, tmp_22_i_reg_892, rdmaHeader_ready_load_load_fu_458_p1)
    begin
                ap_condition_490 <= ((rdmaHeader_ready_load_load_fu_458_p1 = ap_const_lv1_1) and (tmp_22_i_reg_892 = ap_const_lv1_1) and (state_1_load_reg_882 = ap_const_lv2_2));
    end process;


    ap_condition_502_assign_proc : process(grp_nbreadreq_fu_164_p3, state_1, grp_fu_397_p3)
    begin
                ap_condition_502 <= ((grp_nbreadreq_fu_164_p3 = ap_const_lv1_1) and (state_1 = ap_const_lv2_2) and (grp_fu_397_p3 = ap_const_lv1_1));
    end process;


    ap_condition_529_assign_proc : process(state_1_load_reg_882_pp0_iter2_reg, tmp_i_148_reg_906_pp0_iter2_reg, ackHeader_ready_load_load_fu_768_p1)
    begin
                ap_condition_529 <= ((ap_const_lv1_1 = ackHeader_ready_load_load_fu_768_p1) and (tmp_i_148_reg_906_pp0_iter2_reg = ap_const_lv1_1) and (state_1_load_reg_882_pp0_iter2_reg = ap_const_lv2_1));
    end process;


    ap_condition_540_assign_proc : process(grp_nbreadreq_fu_164_p3, state_1, grp_fu_397_p3)
    begin
                ap_condition_540 <= ((grp_nbreadreq_fu_164_p3 = ap_const_lv1_1) and (state_1 = ap_const_lv2_1) and (grp_fu_397_p3 = ap_const_lv1_1));
    end process;


    ap_done_assign_proc : process(ap_enable_reg_pp0_iter5, ap_done_reg, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to4_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to4 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_ackHeader_idx_new_0_i_phi_fu_344_p4_assign_proc : process(state_1_load_reg_882_pp0_iter2_reg, tmp_i_148_reg_906_pp0_iter2_reg, ackHeader_ready_load_load_fu_768_p1, add_ln67_fu_784_p2, ap_phi_reg_pp0_iter3_ackHeader_idx_new_0_i_reg_341)
    begin
        if (((ap_const_lv1_0 = ackHeader_ready_load_load_fu_768_p1) and (tmp_i_148_reg_906_pp0_iter2_reg = ap_const_lv1_1) and (state_1_load_reg_882_pp0_iter2_reg = ap_const_lv2_1))) then 
            ap_phi_mux_ackHeader_idx_new_0_i_phi_fu_344_p4 <= add_ln67_fu_784_p2;
        else 
            ap_phi_mux_ackHeader_idx_new_0_i_phi_fu_344_p4 <= ap_phi_reg_pp0_iter3_ackHeader_idx_new_0_i_reg_341;
        end if; 
    end process;


    ap_phi_mux_ackHeader_idx_new_1_i_phi_fu_379_p4_assign_proc : process(state_1_load_reg_882_pp0_iter2_reg, tmp_i_148_reg_906_pp0_iter2_reg, currWord_last_V_12_reg_910_pp0_iter2_reg, ap_phi_mux_ackHeader_idx_new_0_i_phi_fu_344_p4, ap_phi_reg_pp0_iter3_ackHeader_idx_new_1_i_reg_375)
    begin
        if (((currWord_last_V_12_reg_910_pp0_iter2_reg = ap_const_lv1_0) and (tmp_i_148_reg_906_pp0_iter2_reg = ap_const_lv1_1) and (state_1_load_reg_882_pp0_iter2_reg = ap_const_lv2_1))) then 
            ap_phi_mux_ackHeader_idx_new_1_i_phi_fu_379_p4 <= ap_phi_mux_ackHeader_idx_new_0_i_phi_fu_344_p4;
        else 
            ap_phi_mux_ackHeader_idx_new_1_i_phi_fu_379_p4 <= ap_phi_reg_pp0_iter3_ackHeader_idx_new_1_i_reg_375;
        end if; 
    end process;


    ap_phi_mux_ackHeader_ready_flag_0_i_phi_fu_333_p4_assign_proc : process(state_1_load_reg_882_pp0_iter2_reg, tmp_i_148_reg_906_pp0_iter2_reg, ackHeader_ready_load_load_fu_768_p1, ap_phi_reg_pp0_iter3_ackHeader_ready_flag_0_i_reg_330)
    begin
        if (((tmp_i_148_reg_906_pp0_iter2_reg = ap_const_lv1_1) and (state_1_load_reg_882_pp0_iter2_reg = ap_const_lv2_1))) then
            if ((ap_const_lv1_0 = ackHeader_ready_load_load_fu_768_p1)) then 
                ap_phi_mux_ackHeader_ready_flag_0_i_phi_fu_333_p4 <= ap_const_lv1_1;
            elsif ((ap_const_lv1_1 = ackHeader_ready_load_load_fu_768_p1)) then 
                ap_phi_mux_ackHeader_ready_flag_0_i_phi_fu_333_p4 <= ap_const_lv1_0;
            else 
                ap_phi_mux_ackHeader_ready_flag_0_i_phi_fu_333_p4 <= ap_phi_reg_pp0_iter3_ackHeader_ready_flag_0_i_reg_330;
            end if;
        else 
            ap_phi_mux_ackHeader_ready_flag_0_i_phi_fu_333_p4 <= ap_phi_reg_pp0_iter3_ackHeader_ready_flag_0_i_reg_330;
        end if; 
    end process;


    ap_phi_mux_ackHeader_ready_flag_1_i_phi_fu_355_p4_assign_proc : process(state_1_load_reg_882_pp0_iter2_reg, tmp_i_148_reg_906_pp0_iter2_reg, currWord_last_V_12_reg_910_pp0_iter2_reg, ap_phi_mux_ackHeader_ready_flag_0_i_phi_fu_333_p4, ap_phi_reg_pp0_iter3_ackHeader_ready_flag_1_i_reg_351)
    begin
        if (((currWord_last_V_12_reg_910_pp0_iter2_reg = ap_const_lv1_0) and (tmp_i_148_reg_906_pp0_iter2_reg = ap_const_lv1_1) and (state_1_load_reg_882_pp0_iter2_reg = ap_const_lv2_1))) then 
            ap_phi_mux_ackHeader_ready_flag_1_i_phi_fu_355_p4 <= ap_phi_mux_ackHeader_ready_flag_0_i_phi_fu_333_p4;
        else 
            ap_phi_mux_ackHeader_ready_flag_1_i_phi_fu_355_p4 <= ap_phi_reg_pp0_iter3_ackHeader_ready_flag_1_i_reg_351;
        end if; 
    end process;


    ap_phi_mux_ackHeader_ready_new_1_i_phi_fu_367_p4_assign_proc : process(state_1_load_reg_882_pp0_iter2_reg, tmp_i_148_reg_906_pp0_iter2_reg, currWord_last_V_12_reg_910_pp0_iter2_reg, ap_phi_reg_pp0_iter3_ackHeader_ready_new_1_i_reg_363)
    begin
        if (((currWord_last_V_12_reg_910_pp0_iter2_reg = ap_const_lv1_0) and (tmp_i_148_reg_906_pp0_iter2_reg = ap_const_lv1_1) and (state_1_load_reg_882_pp0_iter2_reg = ap_const_lv2_1))) then 
            ap_phi_mux_ackHeader_ready_new_1_i_phi_fu_367_p4 <= ap_const_lv1_1;
        else 
            ap_phi_mux_ackHeader_ready_new_1_i_phi_fu_367_p4 <= ap_phi_reg_pp0_iter3_ackHeader_ready_new_1_i_reg_363;
        end if; 
    end process;


    ap_phi_mux_rdmaHeader_idx_flag_0_i_phi_fu_242_p4_assign_proc : process(state_1_load_reg_882, tmp_22_i_reg_892, rdmaHeader_ready_load_load_fu_458_p1, ap_phi_reg_pp0_iter1_rdmaHeader_idx_flag_0_i_reg_239)
    begin
        if (((tmp_22_i_reg_892 = ap_const_lv1_1) and (state_1_load_reg_882 = ap_const_lv2_2))) then
            if ((rdmaHeader_ready_load_load_fu_458_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_rdmaHeader_idx_flag_0_i_phi_fu_242_p4 <= ap_const_lv1_1;
            elsif ((rdmaHeader_ready_load_load_fu_458_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_rdmaHeader_idx_flag_0_i_phi_fu_242_p4 <= ap_const_lv1_0;
            else 
                ap_phi_mux_rdmaHeader_idx_flag_0_i_phi_fu_242_p4 <= ap_phi_reg_pp0_iter1_rdmaHeader_idx_flag_0_i_reg_239;
            end if;
        else 
            ap_phi_mux_rdmaHeader_idx_flag_0_i_phi_fu_242_p4 <= ap_phi_reg_pp0_iter1_rdmaHeader_idx_flag_0_i_reg_239;
        end if; 
    end process;


    ap_phi_mux_rdmaHeader_idx_flag_1_i_phi_fu_288_p4_assign_proc : process(state_1_load_reg_882, tmp_22_i_reg_892, currWord_last_V_13_reg_902, ap_phi_mux_rdmaHeader_idx_flag_0_i_phi_fu_242_p4, ap_phi_reg_pp0_iter1_rdmaHeader_idx_flag_1_i_reg_284)
    begin
        if (((currWord_last_V_13_reg_902 = ap_const_lv1_0) and (tmp_22_i_reg_892 = ap_const_lv1_1) and (state_1_load_reg_882 = ap_const_lv2_2))) then 
            ap_phi_mux_rdmaHeader_idx_flag_1_i_phi_fu_288_p4 <= ap_phi_mux_rdmaHeader_idx_flag_0_i_phi_fu_242_p4;
        else 
            ap_phi_mux_rdmaHeader_idx_flag_1_i_phi_fu_288_p4 <= ap_phi_reg_pp0_iter1_rdmaHeader_idx_flag_1_i_reg_284;
        end if; 
    end process;


    ap_phi_mux_rdmaHeader_idx_new_0_i_phi_fu_253_p4_assign_proc : process(state_1_load_reg_882, tmp_22_i_reg_892, rdmaHeader_ready_load_load_fu_458_p1, add_ln67_1_fu_633_p2, ap_phi_reg_pp0_iter1_rdmaHeader_idx_new_0_i_reg_250)
    begin
        if (((rdmaHeader_ready_load_load_fu_458_p1 = ap_const_lv1_0) and (tmp_22_i_reg_892 = ap_const_lv1_1) and (state_1_load_reg_882 = ap_const_lv2_2))) then 
            ap_phi_mux_rdmaHeader_idx_new_0_i_phi_fu_253_p4 <= add_ln67_1_fu_633_p2;
        else 
            ap_phi_mux_rdmaHeader_idx_new_0_i_phi_fu_253_p4 <= ap_phi_reg_pp0_iter1_rdmaHeader_idx_new_0_i_reg_250;
        end if; 
    end process;


    ap_phi_mux_rdmaHeader_idx_new_1_i_phi_fu_300_p4_assign_proc : process(state_1_load_reg_882, tmp_22_i_reg_892, currWord_last_V_13_reg_902, ap_phi_mux_rdmaHeader_idx_new_0_i_phi_fu_253_p4, ap_phi_reg_pp0_iter1_rdmaHeader_idx_new_1_i_reg_296)
    begin
        if (((currWord_last_V_13_reg_902 = ap_const_lv1_0) and (tmp_22_i_reg_892 = ap_const_lv1_1) and (state_1_load_reg_882 = ap_const_lv2_2))) then 
            ap_phi_mux_rdmaHeader_idx_new_1_i_phi_fu_300_p4 <= ap_phi_mux_rdmaHeader_idx_new_0_i_phi_fu_253_p4;
        else 
            ap_phi_mux_rdmaHeader_idx_new_1_i_phi_fu_300_p4 <= ap_phi_reg_pp0_iter1_rdmaHeader_idx_new_1_i_reg_296;
        end if; 
    end process;


    ap_phi_mux_rdmaHeader_ready_flag_1_i_phi_fu_232_p4_assign_proc : process(state_1_load_reg_882, tmp_22_i_reg_892, rdmaHeader_ready_load_load_fu_458_p1, xor_ln58_fu_620_p2, ap_phi_reg_pp0_iter1_rdmaHeader_ready_flag_1_i_reg_229)
    begin
        if (((tmp_22_i_reg_892 = ap_const_lv1_1) and (state_1_load_reg_882 = ap_const_lv2_2))) then
            if ((rdmaHeader_ready_load_load_fu_458_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_rdmaHeader_ready_flag_1_i_phi_fu_232_p4 <= xor_ln58_fu_620_p2;
            elsif ((rdmaHeader_ready_load_load_fu_458_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_rdmaHeader_ready_flag_1_i_phi_fu_232_p4 <= ap_const_lv1_0;
            else 
                ap_phi_mux_rdmaHeader_ready_flag_1_i_phi_fu_232_p4 <= ap_phi_reg_pp0_iter1_rdmaHeader_ready_flag_1_i_reg_229;
            end if;
        else 
            ap_phi_mux_rdmaHeader_ready_flag_1_i_phi_fu_232_p4 <= ap_phi_reg_pp0_iter1_rdmaHeader_ready_flag_1_i_reg_229;
        end if; 
    end process;


    ap_phi_mux_rdmaHeader_ready_flag_2_i_phi_fu_264_p4_assign_proc : process(state_1_load_reg_882, tmp_22_i_reg_892, currWord_last_V_13_reg_902, ap_phi_mux_rdmaHeader_ready_flag_1_i_phi_fu_232_p4, ap_phi_reg_pp0_iter1_rdmaHeader_ready_flag_2_i_reg_260)
    begin
        if (((currWord_last_V_13_reg_902 = ap_const_lv1_0) and (tmp_22_i_reg_892 = ap_const_lv1_1) and (state_1_load_reg_882 = ap_const_lv2_2))) then 
            ap_phi_mux_rdmaHeader_ready_flag_2_i_phi_fu_264_p4 <= ap_phi_mux_rdmaHeader_ready_flag_1_i_phi_fu_232_p4;
        else 
            ap_phi_mux_rdmaHeader_ready_flag_2_i_phi_fu_264_p4 <= ap_phi_reg_pp0_iter1_rdmaHeader_ready_flag_2_i_reg_260;
        end if; 
    end process;


    ap_phi_mux_rdmaHeader_ready_new_2_i_phi_fu_276_p4_assign_proc : process(state_1_load_reg_882, tmp_22_i_reg_892, currWord_last_V_13_reg_902, ap_phi_reg_pp0_iter1_rdmaHeader_ready_new_2_i_reg_272)
    begin
        if (((currWord_last_V_13_reg_902 = ap_const_lv1_0) and (tmp_22_i_reg_892 = ap_const_lv1_1) and (state_1_load_reg_882 = ap_const_lv2_2))) then 
            ap_phi_mux_rdmaHeader_ready_new_2_i_phi_fu_276_p4 <= ap_const_lv1_1;
        else 
            ap_phi_mux_rdmaHeader_ready_new_2_i_phi_fu_276_p4 <= ap_phi_reg_pp0_iter1_rdmaHeader_ready_new_2_i_reg_272;
        end if; 
    end process;


    ap_phi_mux_storemerge1_i_phi_fu_218_p6_assign_proc : process(tmp_i_nbreadreq_fu_178_p3, state_1, ap_phi_reg_pp0_iter0_storemerge1_i_reg_215, rx_ibh2exh_MetaFifo_read_read_fu_186_p2)
    begin
        if ((((((((tmp_i_nbreadreq_fu_178_p3 = ap_const_lv1_1) and (state_1 = ap_const_lv2_0) and (rx_ibh2exh_MetaFifo_read_read_fu_186_p2 = ap_const_lv32_1D)) or ((tmp_i_nbreadreq_fu_178_p3 = ap_const_lv1_1) and (state_1 = ap_const_lv2_0) and (rx_ibh2exh_MetaFifo_read_read_fu_186_p2 = ap_const_lv32_C))) or ((tmp_i_nbreadreq_fu_178_p3 = ap_const_lv1_1) and (state_1 = ap_const_lv2_0) and (rx_ibh2exh_MetaFifo_read_read_fu_186_p2 = ap_const_lv32_19))) or ((tmp_i_nbreadreq_fu_178_p3 = ap_const_lv1_1) and (state_1 = ap_const_lv2_0) and (rx_ibh2exh_MetaFifo_read_read_fu_186_p2 = ap_const_lv32_18))) or ((tmp_i_nbreadreq_fu_178_p3 = ap_const_lv1_1) and (state_1 = ap_const_lv2_0) and (rx_ibh2exh_MetaFifo_read_read_fu_186_p2 = ap_const_lv32_6))) or ((tmp_i_nbreadreq_fu_178_p3 = ap_const_lv1_1) and (state_1 = ap_const_lv2_0) and (rx_ibh2exh_MetaFifo_read_read_fu_186_p2 = ap_const_lv32_A)))) then 
            ap_phi_mux_storemerge1_i_phi_fu_218_p6 <= ap_const_lv2_2;
        elsif ((((((tmp_i_nbreadreq_fu_178_p3 = ap_const_lv1_1) and (state_1 = ap_const_lv2_0) and (rx_ibh2exh_MetaFifo_read_read_fu_186_p2 = ap_const_lv32_11)) or ((tmp_i_nbreadreq_fu_178_p3 = ap_const_lv1_1) and (state_1 = ap_const_lv2_0) and (rx_ibh2exh_MetaFifo_read_read_fu_186_p2 = ap_const_lv32_F))) or ((tmp_i_nbreadreq_fu_178_p3 = ap_const_lv1_1) and (state_1 = ap_const_lv2_0) and (rx_ibh2exh_MetaFifo_read_read_fu_186_p2 = ap_const_lv32_D))) or ((tmp_i_nbreadreq_fu_178_p3 = ap_const_lv1_1) and (state_1 = ap_const_lv2_0) and (rx_ibh2exh_MetaFifo_read_read_fu_186_p2 = ap_const_lv32_10)))) then 
            ap_phi_mux_storemerge1_i_phi_fu_218_p6 <= ap_const_lv2_1;
        elsif ((not((rx_ibh2exh_MetaFifo_read_read_fu_186_p2 = ap_const_lv32_1D)) and not((rx_ibh2exh_MetaFifo_read_read_fu_186_p2 = ap_const_lv32_C)) and not((rx_ibh2exh_MetaFifo_read_read_fu_186_p2 = ap_const_lv32_19)) and not((rx_ibh2exh_MetaFifo_read_read_fu_186_p2 = ap_const_lv32_18)) and not((rx_ibh2exh_MetaFifo_read_read_fu_186_p2 = ap_const_lv32_6)) and not((rx_ibh2exh_MetaFifo_read_read_fu_186_p2 = ap_const_lv32_A)) and not((rx_ibh2exh_MetaFifo_read_read_fu_186_p2 = ap_const_lv32_11)) and not((rx_ibh2exh_MetaFifo_read_read_fu_186_p2 = ap_const_lv32_F)) and not((rx_ibh2exh_MetaFifo_read_read_fu_186_p2 = ap_const_lv32_D)) and not((rx_ibh2exh_MetaFifo_read_read_fu_186_p2 = ap_const_lv32_10)) and (tmp_i_nbreadreq_fu_178_p3 = ap_const_lv1_1) and (state_1 = ap_const_lv2_0))) then 
            ap_phi_mux_storemerge1_i_phi_fu_218_p6 <= ap_const_lv2_3;
        else 
            ap_phi_mux_storemerge1_i_phi_fu_218_p6 <= ap_phi_reg_pp0_iter0_storemerge1_i_reg_215;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_ackHeader_idx_new_1_i_reg_375 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_ackHeader_ready_flag_1_i_reg_351 <= "X";
    ap_phi_reg_pp0_iter0_ackHeader_ready_new_1_i_reg_363 <= "X";
    ap_phi_reg_pp0_iter0_empty_reg_318 <= "X";
    ap_phi_reg_pp0_iter0_p_Val2_3_reg_387 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_Val2_4_reg_308 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_rdmaHeader_idx_flag_1_i_reg_284 <= "X";
    ap_phi_reg_pp0_iter0_rdmaHeader_idx_new_1_i_reg_296 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_rdmaHeader_ready_flag_2_i_reg_260 <= "X";
    ap_phi_reg_pp0_iter0_rdmaHeader_ready_new_2_i_reg_272 <= "X";
    ap_phi_reg_pp0_iter0_storemerge1_i_reg_215 <= "XX";
    ap_phi_reg_pp0_iter1_rdmaHeader_idx_flag_0_i_reg_239 <= "X";
    ap_phi_reg_pp0_iter1_rdmaHeader_idx_new_0_i_reg_250 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_rdmaHeader_ready_flag_1_i_reg_229 <= "X";
    ap_phi_reg_pp0_iter3_ackHeader_idx_new_0_i_reg_341 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter3_ackHeader_ready_flag_0_i_reg_330 <= "X";

    ap_predicate_op12_read_state1_assign_proc : process(grp_nbreadreq_fu_164_p3, state_1)
    begin
                ap_predicate_op12_read_state1 <= ((grp_nbreadreq_fu_164_p3 = ap_const_lv1_1) and (state_1 = ap_const_lv2_2));
    end process;


    ap_predicate_op144_write_state4_assign_proc : process(state_1_load_reg_882_pp0_iter2_reg, tmp_22_i_reg_892_pp0_iter2_reg, metaWritten_1_load_reg_950)
    begin
                ap_predicate_op144_write_state4 <= ((metaWritten_1_load_reg_950 = ap_const_lv1_1) and (tmp_22_i_reg_892_pp0_iter2_reg = ap_const_lv1_1) and (state_1_load_reg_882_pp0_iter2_reg = ap_const_lv2_2));
    end process;


    ap_predicate_op157_write_state4_assign_proc : process(state_1_load_reg_882_pp0_iter2_reg, tmp_i_148_reg_906_pp0_iter2_reg, icmp_ln140_reg_914_pp0_iter2_reg)
    begin
                ap_predicate_op157_write_state4 <= ((icmp_ln140_reg_914_pp0_iter2_reg = ap_const_lv1_0) and (tmp_i_148_reg_906_pp0_iter2_reg = ap_const_lv1_1) and (state_1_load_reg_882_pp0_iter2_reg = ap_const_lv2_1));
    end process;


    ap_predicate_op167_write_state4_assign_proc : process(state_1_load_reg_882_pp0_iter2_reg, tmp_21_i_reg_918_pp0_iter2_reg)
    begin
                ap_predicate_op167_write_state4 <= ((tmp_21_i_reg_918_pp0_iter2_reg = ap_const_lv1_1) and (state_1_load_reg_882_pp0_iter2_reg = ap_const_lv2_3));
    end process;


    ap_predicate_op171_write_state6_assign_proc : process(state_1_load_reg_882_pp0_iter4_reg, tmp_22_i_reg_892_pp0_iter4_reg, metaWritten_1_load_reg_950_pp0_iter4_reg, empty_reg_318_pp0_iter4_reg, empty_151_reg_954_pp0_iter4_reg)
    begin
                ap_predicate_op171_write_state6 <= ((empty_151_reg_954_pp0_iter4_reg = ap_const_lv1_0) and (empty_reg_318_pp0_iter4_reg = ap_const_lv1_1) and (metaWritten_1_load_reg_950_pp0_iter4_reg = ap_const_lv1_0) and (tmp_22_i_reg_892_pp0_iter4_reg = ap_const_lv1_1) and (state_1_load_reg_882_pp0_iter4_reg = ap_const_lv2_2));
    end process;


    ap_predicate_op174_write_state6_assign_proc : process(state_1_load_reg_882_pp0_iter4_reg, tmp_22_i_reg_892_pp0_iter4_reg, metaWritten_1_load_reg_950_pp0_iter4_reg, empty_reg_318_pp0_iter4_reg, empty_151_reg_954_pp0_iter4_reg)
    begin
                ap_predicate_op174_write_state6 <= ((empty_151_reg_954_pp0_iter4_reg = ap_const_lv1_1) and (empty_reg_318_pp0_iter4_reg = ap_const_lv1_1) and (metaWritten_1_load_reg_950_pp0_iter4_reg = ap_const_lv1_0) and (tmp_22_i_reg_892_pp0_iter4_reg = ap_const_lv1_1) and (state_1_load_reg_882_pp0_iter4_reg = ap_const_lv2_2));
    end process;


    ap_predicate_op178_write_state6_assign_proc : process(state_1_load_reg_882_pp0_iter4_reg, tmp_22_i_reg_892_pp0_iter4_reg, metaWritten_1_load_reg_950_pp0_iter4_reg, empty_reg_318_pp0_iter4_reg)
    begin
                ap_predicate_op178_write_state6 <= ((empty_reg_318_pp0_iter4_reg = ap_const_lv1_1) and (metaWritten_1_load_reg_950_pp0_iter4_reg = ap_const_lv1_0) and (tmp_22_i_reg_892_pp0_iter4_reg = ap_const_lv1_1) and (state_1_load_reg_882_pp0_iter4_reg = ap_const_lv2_2));
    end process;


    ap_predicate_op184_write_state6_assign_proc : process(state_1_load_reg_882_pp0_iter4_reg, metaWritten_1_load_reg_950_pp0_iter4_reg, tmp_i_148_reg_906_pp0_iter4_reg)
    begin
                ap_predicate_op184_write_state6 <= ((tmp_i_148_reg_906_pp0_iter4_reg = ap_const_lv1_1) and (metaWritten_1_load_reg_950_pp0_iter4_reg = ap_const_lv1_0) and (state_1_load_reg_882_pp0_iter4_reg = ap_const_lv2_1));
    end process;


    ap_predicate_op187_write_state6_assign_proc : process(state_1_load_reg_882_pp0_iter4_reg, metaWritten_1_load_reg_950_pp0_iter4_reg, tmp_i_148_reg_906_pp0_iter4_reg)
    begin
                ap_predicate_op187_write_state6 <= ((tmp_i_148_reg_906_pp0_iter4_reg = ap_const_lv1_1) and (metaWritten_1_load_reg_950_pp0_iter4_reg = ap_const_lv1_0) and (state_1_load_reg_882_pp0_iter4_reg = ap_const_lv2_1));
    end process;


    ap_predicate_op189_write_state6_assign_proc : process(state_1_load_reg_882_pp0_iter4_reg, metaWritten_1_load_reg_950_pp0_iter4_reg, tmp_21_i_reg_918_pp0_iter4_reg)
    begin
                ap_predicate_op189_write_state6 <= ((tmp_21_i_reg_918_pp0_iter4_reg = ap_const_lv1_1) and (metaWritten_1_load_reg_950_pp0_iter4_reg = ap_const_lv1_0) and (state_1_load_reg_882_pp0_iter4_reg = ap_const_lv2_3));
    end process;


    ap_predicate_op190_write_state6_assign_proc : process(state_1_load_reg_882_pp0_iter4_reg, metaWritten_1_load_reg_950_pp0_iter4_reg, tmp_21_i_reg_918_pp0_iter4_reg)
    begin
                ap_predicate_op190_write_state6 <= ((tmp_21_i_reg_918_pp0_iter4_reg = ap_const_lv1_1) and (metaWritten_1_load_reg_950_pp0_iter4_reg = ap_const_lv1_0) and (state_1_load_reg_882_pp0_iter4_reg = ap_const_lv2_3));
    end process;


    ap_predicate_op21_read_state1_assign_proc : process(grp_nbreadreq_fu_164_p3, state_1)
    begin
                ap_predicate_op21_read_state1 <= ((grp_nbreadreq_fu_164_p3 = ap_const_lv1_1) and (state_1 = ap_const_lv2_1));
    end process;


    ap_predicate_op31_read_state1_assign_proc : process(grp_nbreadreq_fu_164_p3, state_1)
    begin
                ap_predicate_op31_read_state1 <= ((grp_nbreadreq_fu_164_p3 = ap_const_lv1_1) and (state_1 = ap_const_lv2_3));
    end process;


    ap_predicate_op40_read_state1_assign_proc : process(tmp_i_nbreadreq_fu_178_p3, state_1)
    begin
                ap_predicate_op40_read_state1 <= ((tmp_i_nbreadreq_fu_178_p3 = ap_const_lv1_1) and (state_1 = ap_const_lv2_0));
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to4)
    begin
        if (((ap_idle_pp0_0to4 = ap_const_logic_1) and (ap_start = ap_const_logic_0))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    currWord_data_V_fu_418_p1 <= rx_shift2exhFifo_dout(64 - 1 downto 0);
    empty_149_fu_656_p2 <= "1" when (opCode_load_reg_886_pp0_iter1_reg = ap_const_lv32_1D) else "0";
    empty_150_fu_661_p2 <= "1" when (opCode_load_reg_886_pp0_iter1_reg = ap_const_lv32_C) else "0";
    empty_151_fu_666_p2 <= (empty_150_fu_661_p2 or empty_149_fu_656_p2);
    grp_fu_397_p3 <= rx_shift2exhFifo_dout(72 downto 72);

    grp_fu_738_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_738_ce <= ap_const_logic_1;
        else 
            grp_fu_738_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_738_p0 <= grp_fu_738_p00(33 - 1 downto 0);
    grp_fu_738_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_fu_728_p2),66));
    grp_fu_738_p1 <= ap_const_lv66_2E8BA2E8C(35 - 1 downto 0);
    grp_nbreadreq_fu_164_p3 <= (0=>(rx_shift2exhFifo_empty_n), others=>'-');
    icmp_ln1019_fu_850_p2 <= "1" when (tmp_23_i_fu_840_p4 = ap_const_lv2_3) else "0";
    icmp_ln140_fu_428_p2 <= "1" when (opCode = ap_const_lv32_11) else "0";
    icmp_ln58_fu_506_p2 <= "1" when (tmp_16_fu_496_p4 = ap_const_lv16_0) else "0";
    p_Result_3_fu_554_p2 <= (shl_ln368_4_fu_548_p2 or and_ln368_fu_539_p2);
    p_Result_4_fu_606_p2 <= (and_ln368_4_fu_600_p2 or and_ln368_3_fu_594_p2);
    p_Result_5_fu_612_p3 <= 
        p_Result_3_fu_554_p2 when (icmp_ln58_fu_506_p2(0) = '1') else 
        p_Result_4_fu_606_p2;
    p_Result_s_fu_712_p5 <= (((tmp_28_i_fu_702_p4 & tmp_27_i_fu_692_p4) & tmp_26_i_fu_682_p4) & tmp_25_i_fu_672_p4);
    p_s_fu_819_p3 <= (tmp_reg_976 & ap_const_lv1_0);
    rdmaHeader_ready_load_load_fu_458_p1 <= rdmaHeader_ready;
    ret_V_fu_728_p2 <= std_logic_vector(unsigned(zext_ln1495_fu_724_p1) + unsigned(ap_const_lv33_57F));

    rx_exh2dropFifo_blk_n_assign_proc : process(ap_enable_reg_pp0_iter3, rx_exh2dropFifo_full_n, ap_predicate_op144_write_state4, ap_predicate_op157_write_state4, ap_predicate_op167_write_state4, ap_block_pp0_stage0)
    begin
        if ((((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op167_write_state4 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op157_write_state4 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op144_write_state4 = ap_const_boolean_1)))) then 
            rx_exh2dropFifo_blk_n <= rx_exh2dropFifo_full_n;
        else 
            rx_exh2dropFifo_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    rx_exh2dropFifo_din <= reg_405_pp0_iter2_reg;

    rx_exh2dropFifo_write_assign_proc : process(ap_enable_reg_pp0_iter3, ap_predicate_op144_write_state4, ap_predicate_op157_write_state4, ap_predicate_op167_write_state4, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op167_write_state4 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op157_write_state4 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op144_write_state4 = ap_const_boolean_1)))) then 
            rx_exh2dropFifo_write <= ap_const_logic_1;
        else 
            rx_exh2dropFifo_write <= ap_const_logic_0;
        end if; 
    end process;


    rx_exh2drop_MetaFifo_blk_n_assign_proc : process(ap_enable_reg_pp0_iter5, rx_exh2drop_MetaFifo_full_n, ap_predicate_op178_write_state6, ap_predicate_op187_write_state6, ap_predicate_op190_write_state6, ap_block_pp0_stage0)
    begin
        if ((((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op190_write_state6 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op187_write_state6 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op178_write_state6 = ap_const_boolean_1)))) then 
            rx_exh2drop_MetaFifo_blk_n <= rx_exh2drop_MetaFifo_full_n;
        else 
            rx_exh2drop_MetaFifo_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    rx_exh2drop_MetaFifo_din_assign_proc : process(ap_enable_reg_pp0_iter5, ap_predicate_op178_write_state6, ap_predicate_op187_write_state6, ap_predicate_op190_write_state6, ap_block_pp0_stage0_01001, zext_ln181_fu_835_p1, zext_ln147_fu_877_p1)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001))) then
            if ((ap_predicate_op190_write_state6 = ap_const_boolean_1)) then 
                rx_exh2drop_MetaFifo_din <= ap_const_lv241_lc_5;
            elsif ((ap_predicate_op187_write_state6 = ap_const_boolean_1)) then 
                rx_exh2drop_MetaFifo_din <= zext_ln147_fu_877_p1;
            elsif ((ap_predicate_op178_write_state6 = ap_const_boolean_1)) then 
                rx_exh2drop_MetaFifo_din <= zext_ln181_fu_835_p1;
            else 
                rx_exh2drop_MetaFifo_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            rx_exh2drop_MetaFifo_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rx_exh2drop_MetaFifo_write_assign_proc : process(ap_enable_reg_pp0_iter5, ap_predicate_op178_write_state6, ap_predicate_op187_write_state6, ap_predicate_op190_write_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op190_write_state6 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op187_write_state6 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op178_write_state6 = ap_const_boolean_1)))) then 
            rx_exh2drop_MetaFifo_write <= ap_const_logic_1;
        else 
            rx_exh2drop_MetaFifo_write <= ap_const_logic_0;
        end if; 
    end process;


    rx_exhMetaFifo_blk_n_assign_proc : process(ap_enable_reg_pp0_iter5, rx_exhMetaFifo_full_n, ap_predicate_op171_write_state6, ap_predicate_op174_write_state6, ap_predicate_op184_write_state6, ap_predicate_op189_write_state6, ap_block_pp0_stage0)
    begin
        if ((((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op189_write_state6 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op184_write_state6 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op174_write_state6 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op171_write_state6 = ap_const_boolean_1)))) then 
            rx_exhMetaFifo_blk_n <= rx_exhMetaFifo_full_n;
        else 
            rx_exhMetaFifo_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    rx_exhMetaFifo_din_assign_proc : process(ap_enable_reg_pp0_iter5, ap_predicate_op171_write_state6, ap_predicate_op174_write_state6, ap_predicate_op184_write_state6, ap_predicate_op189_write_state6, ap_block_pp0_stage0_01001, p_s_fu_819_p3, zext_ln146_fu_864_p1)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_predicate_op184_write_state6 = ap_const_boolean_1))) then 
            rx_exhMetaFifo_din <= zext_ln146_fu_864_p1;
        elsif (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_predicate_op174_write_state6 = ap_const_boolean_1))) then 
            rx_exhMetaFifo_din <= p_s_fu_819_p3;
        elsif ((((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_predicate_op189_write_state6 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_predicate_op171_write_state6 = ap_const_boolean_1)))) then 
            rx_exhMetaFifo_din <= ap_const_lv23_2;
        else 
            rx_exhMetaFifo_din <= "XXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rx_exhMetaFifo_write_assign_proc : process(ap_enable_reg_pp0_iter5, ap_predicate_op171_write_state6, ap_predicate_op174_write_state6, ap_predicate_op184_write_state6, ap_predicate_op189_write_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op189_write_state6 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op184_write_state6 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op174_write_state6 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op171_write_state6 = ap_const_boolean_1)))) then 
            rx_exhMetaFifo_write <= ap_const_logic_1;
        else 
            rx_exhMetaFifo_write <= ap_const_logic_0;
        end if; 
    end process;


    rx_ibh2exh_MetaFifo_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, rx_ibh2exh_MetaFifo_empty_n, ap_predicate_op40_read_state1, ap_done_reg, ap_block_pp0_stage0)
    begin
        if (((ap_done_reg = ap_const_logic_0) and (ap_predicate_op40_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            rx_ibh2exh_MetaFifo_blk_n <= rx_ibh2exh_MetaFifo_empty_n;
        else 
            rx_ibh2exh_MetaFifo_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    rx_ibh2exh_MetaFifo_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op40_read_state1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_predicate_op40_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            rx_ibh2exh_MetaFifo_read <= ap_const_logic_1;
        else 
            rx_ibh2exh_MetaFifo_read <= ap_const_logic_0;
        end if; 
    end process;

    rx_ibh2exh_MetaFifo_read_read_fu_186_p2 <= rx_ibh2exh_MetaFifo_dout;

    rx_shift2exhFifo_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, rx_shift2exhFifo_empty_n, ap_predicate_op12_read_state1, ap_predicate_op21_read_state1, ap_predicate_op31_read_state1, ap_done_reg, ap_block_pp0_stage0)
    begin
        if ((((ap_done_reg = ap_const_logic_0) and (ap_predicate_op31_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_done_reg = ap_const_logic_0) and (ap_predicate_op21_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_done_reg = ap_const_logic_0) and (ap_predicate_op12_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            rx_shift2exhFifo_blk_n <= rx_shift2exhFifo_empty_n;
        else 
            rx_shift2exhFifo_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    rx_shift2exhFifo_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op12_read_state1, ap_predicate_op21_read_state1, ap_predicate_op31_read_state1, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_predicate_op31_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_predicate_op21_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_predicate_op12_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            rx_shift2exhFifo_read <= ap_const_logic_1;
        else 
            rx_shift2exhFifo_read <= ap_const_logic_0;
        end if; 
    end process;

    shl_ln1_fu_869_p3 <= (p_Val2_3_reg_387 & ap_const_lv17_0);
    shl_ln368_4_fu_548_p2 <= std_logic_vector(shift_left(unsigned(zext_ln368_3_fu_545_p1),to_integer(unsigned('0' & zext_ln368_fu_523_p1(31-1 downto 0)))));
    shl_ln368_5_fu_576_p2 <= std_logic_vector(shift_left(unsigned(zext_ln186_fu_512_p1),to_integer(unsigned('0' & zext_ln368_4_fu_568_p1(31-1 downto 0)))));
    shl_ln368_6_fu_582_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv128_lc_8),to_integer(unsigned('0' & zext_ln368_5_fu_572_p1(31-1 downto 0)))));
    shl_ln368_fu_527_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv128_lc_4),to_integer(unsigned('0' & zext_ln368_fu_523_p1(31-1 downto 0)))));
    shl_ln3_fu_827_p3 <= (p_Val2_4_reg_308_pp0_iter4_reg & ap_const_lv17_0);
    shl_ln58_1_fu_478_p3 <= (rdmaHeader_idx & ap_const_lv6_0);
    tmp_16_fu_496_p4 <= add_ln58_fu_490_p2(22 downto 7);
    tmp_18_fu_515_p3 <= (trunc_ln58_1_fu_474_p1 & ap_const_lv6_0);
    tmp_19_fu_560_p3 <= (trunc_ln58_fu_470_p1 & ap_const_lv6_0);
    tmp_20_fu_780_p1 <= reg_405_pp0_iter2_reg(32 - 1 downto 0);
    tmp_23_i_fu_840_p4 <= p_Val2_3_reg_387(6 downto 5);
    tmp_25_i_fu_672_p4 <= ap_phi_reg_pp0_iter2_p_Val2_4_reg_308(127 downto 120);
    tmp_26_i_fu_682_p4 <= ap_phi_reg_pp0_iter2_p_Val2_4_reg_308(119 downto 112);
    tmp_27_i_fu_692_p4 <= ap_phi_reg_pp0_iter2_p_Val2_4_reg_308(111 downto 104);
    tmp_28_i_fu_702_p4 <= ap_phi_reg_pp0_iter2_p_Val2_4_reg_308(103 downto 96);
    tmp_i_nbreadreq_fu_178_p3 <= (0=>(rx_ibh2exh_MetaFifo_empty_n), others=>'-');
    trunc_ln58_1_fu_474_p1 <= rdmaHeader_idx(1 - 1 downto 0);
    trunc_ln58_fu_470_p1 <= rdmaHeader_idx(1 - 1 downto 0);
    xor_ln368_2_fu_588_p2 <= (shl_ln368_6_fu_582_p2 xor ap_const_lv128_lc_8);
    xor_ln368_fu_533_p2 <= (shl_ln368_fu_527_p2 xor ap_const_lv128_lc_8);
    xor_ln58_fu_620_p2 <= (icmp_ln58_fu_506_p2 xor ap_const_lv1_1);
    zext_ln146_cast_fu_856_p3 <= (ap_const_lv1_1 & icmp_ln1019_fu_850_p2);
    zext_ln146_fu_864_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln146_cast_fu_856_p3),23));
    zext_ln147_fu_877_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln1_fu_869_p3),241));
    zext_ln1495_fu_724_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_s_fu_712_p5),33));
    zext_ln181_fu_835_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln3_fu_827_p3),241));
    zext_ln186_fu_512_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(currWord_data_V_reg_896),128));
    zext_ln368_3_fu_545_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(currWord_data_V_reg_896),128));
    zext_ln368_4_fu_568_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_19_fu_560_p3),128));
    zext_ln368_5_fu_572_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_19_fu_560_p3),128));
    zext_ln368_fu_523_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_18_fu_515_p3),128));
    zext_ln58_fu_486_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln58_1_fu_478_p3),23));
end behav;
