<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: Tests imported from hdlconv
rc: 0 (means success: 1)
should_fail_because: 
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v</a>
defines: 
time_elapsed: 1.084s
ram usage: 39336 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp4vscl35t/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:8</a>: No timescale set for &#34;dlatch_reset&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:8</a>: Compile module &#34;work@dlatch_reset&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:8</a>: Top level module &#34;work@dlatch_reset&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmp4vscl35t/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_dlatch_reset
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmp4vscl35t/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 0a06379e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1593156724456/work=/usr/local/src/conda/uhdm-integration-0.0_0080_g5facd9a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmp4vscl35t/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@dlatch_reset)
 |vpiName:work@dlatch_reset
 |uhdmallPackages:
 \_package: builtin, parent:work@dlatch_reset
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@dlatch_reset, file:<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v</a>, line:8, parent:work@dlatch_reset
   |vpiDefName:work@dlatch_reset
   |vpiFullName:work@dlatch_reset
   |vpiProcess:
   \_always: , line:24
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:24
       |vpiCondition:
       \_operation: , line:24
         |vpiOpType:35
         |vpiOperand:
         \_operation: , line:24
           |vpiOpType:35
           |vpiOperand:
           \_ref_obj: (en), line:24
             |vpiName:en
           |vpiOperand:
           \_ref_obj: (reset), line:24
             |vpiName:reset
         |vpiOperand:
         \_ref_obj: (data), line:24
           |vpiName:data
       |vpiStmt:
       \_if_else: , line:25
         |vpiCondition:
         \_operation: , line:25
           |vpiOpType:4
           |vpiOperand:
           \_ref_obj: (reset), line:25
             |vpiName:reset
             |vpiFullName:work@dlatch_reset.reset
         |vpiStmt:
         \_begin: , line:25
           |vpiFullName:work@dlatch_reset
           |vpiStmt:
           \_assignment: , line:26
             |vpiLhs:
             \_ref_obj: (q), line:26
               |vpiName:q
               |vpiFullName:work@dlatch_reset.q
             |vpiRhs:
             \_constant: , line:26
               |vpiConstType:3
               |vpiDecompile:&#39;b0
               |vpiSize:1
               |BIN:0
         |vpiElseStmt:
         \_if_stmt: , line:27
           |vpiCondition:
           \_ref_obj: (en), line:27
             |vpiName:en
             |vpiFullName:work@dlatch_reset.en
           |vpiStmt:
           \_begin: , line:27
             |vpiFullName:work@dlatch_reset
             |vpiStmt:
             \_assignment: , line:28
               |vpiLhs:
               \_ref_obj: (q), line:28
                 |vpiName:q
                 |vpiFullName:work@dlatch_reset.q
               |vpiRhs:
               \_ref_obj: (data), line:28
                 |vpiName:data
                 |vpiFullName:work@dlatch_reset.data
   |vpiPort:
   \_port: (data), line:9
     |vpiName:data
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (data), line:9
         |vpiName:data
         |vpiFullName:work@dlatch_reset.data
   |vpiPort:
   \_port: (en), line:10
     |vpiName:en
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (en), line:10
         |vpiName:en
         |vpiFullName:work@dlatch_reset.en
   |vpiPort:
   \_port: (reset), line:11
     |vpiName:reset
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (reset), line:11
         |vpiName:reset
         |vpiFullName:work@dlatch_reset.reset
   |vpiPort:
   \_port: (q), line:12
     |vpiName:q
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (q), line:21
         |vpiName:q
         |vpiFullName:work@dlatch_reset.q
         |vpiNetType:48
   |vpiNet:
   \_logic_net: (q), line:21
   |vpiNet:
   \_logic_net: (data), line:9
   |vpiNet:
   \_logic_net: (en), line:10
   |vpiNet:
   \_logic_net: (reset), line:11
 |uhdmtopModules:
 \_module: work@dlatch_reset (work@dlatch_reset), file:<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v</a>, line:8
   |vpiDefName:work@dlatch_reset
   |vpiName:work@dlatch_reset
   |vpiPort:
   \_port: (data), line:9, parent:work@dlatch_reset
     |vpiName:data
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (data), line:9, parent:work@dlatch_reset
         |vpiName:data
         |vpiFullName:work@dlatch_reset.data
   |vpiPort:
   \_port: (en), line:10, parent:work@dlatch_reset
     |vpiName:en
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (en), line:10, parent:work@dlatch_reset
         |vpiName:en
         |vpiFullName:work@dlatch_reset.en
   |vpiPort:
   \_port: (reset), line:11, parent:work@dlatch_reset
     |vpiName:reset
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (reset), line:11, parent:work@dlatch_reset
         |vpiName:reset
         |vpiFullName:work@dlatch_reset.reset
   |vpiPort:
   \_port: (q), line:12, parent:work@dlatch_reset
     |vpiName:q
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (q), line:21, parent:work@dlatch_reset
         |vpiName:q
         |vpiFullName:work@dlatch_reset.q
         |vpiNetType:48
   |vpiNet:
   \_logic_net: (q), line:21, parent:work@dlatch_reset
   |vpiNet:
   \_logic_net: (data), line:9, parent:work@dlatch_reset
   |vpiNet:
   \_logic_net: (en), line:10, parent:work@dlatch_reset
   |vpiNet:
   \_logic_net: (reset), line:11, parent:work@dlatch_reset
Object: \work_dlatch_reset of type 3000
Object: \work_dlatch_reset of type 32
Object: \data of type 44
Object: \en of type 44
Object: \reset of type 44
Object: \q of type 44
Object: \q of type 36
Object: \data of type 36
Object: \en of type 36
Object: \reset of type 36
Object: \work_dlatch_reset of type 32
Object:  of type 1
Object:  of type 13
Object:  of type 39
Object:  of type 39
Object: \en of type 608
Object: \reset of type 608
Object: \data of type 608
Object:  of type 23
Object:  of type 39
Object: \reset of type 608
Object:  of type 4
Object:  of type 3
Object: \q of type 608
Object:  of type 7
Object:  of type 22
Object: \en of type 608
Object:  of type 4
Object:  of type 3
Object: \q of type 608
Object: \data of type 608
Object: \q of type 36
Object: \data of type 36
Object: \en of type 36
Object: \reset of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_dlatch_reset&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27c70b0] str=&#39;\work_dlatch_reset&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:9</a>.0-9.0&gt; [0x27c7360] str=&#39;\data&#39; input port=1
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:10</a>.0-10.0&gt; [0x27c7770] str=&#39;\en&#39; input port=2
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:11</a>.0-11.0&gt; [0x27c7950] str=&#39;\reset&#39; input port=3
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:12</a>.0-12.0&gt; [0x27c7b10] str=&#39;\q&#39; output reg port=4
      AST_ALWAYS &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:24</a>.0-24.0&gt; [0x27c7e50]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:24</a>.0-24.0&gt; [0x27c8a40] str=&#39;\en&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:24</a>.0-24.0&gt; [0x27c8d90] str=&#39;\reset&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:24</a>.0-24.0&gt; [0x27c8f30] str=&#39;\data&#39;
        AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:24</a>.0-24.0&gt; [0x27c7fe0]
          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-25" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:25</a>.0-25.0&gt; [0x27c90b0]
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27c91d0]
              AST_BIT_NOT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-25" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:25</a>.0-25.0&gt; [0x27c92f0]
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-25" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:25</a>.0-25.0&gt; [0x27c9470] str=&#39;\reset&#39;
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27c9650]
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27c9770] bits=&#39;1&#39;(1) range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27ca000]
                  AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-25" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:25</a>.0-25.0&gt; [0x27c9890]
                    AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:26</a>.0-26.0&gt; [0x27c99d0]
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:26</a>.0-26.0&gt; [0x27c9c80] str=&#39;\q&#39;
                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:26</a>.0-26.0&gt; [0x27ca160] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27db3d0]
                AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27db4f0]
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27dc7f0]
                  AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-27" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:27</a>.0-27.0&gt; [0x27db610]
                    AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27db730]
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-27" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:27</a>.0-27.0&gt; [0x27db850] str=&#39;\en&#39;
                      AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27db9d0]
                        AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27dbaf0] bits=&#39;1&#39;(1) range=[0:0] int=1
                        AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27dc6d0]
                          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-27" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:27</a>.0-27.0&gt; [0x27dbc30]
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:28</a>.0-28.0&gt; [0x27dbdb0]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:28</a>.0-28.0&gt; [0x27dc180] str=&#39;\q&#39;
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:28</a>.0-28.0&gt; [0x27dc530] str=&#39;\data&#39;
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27c70b0] str=&#39;\work_dlatch_reset&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:9</a>.0-9.0&gt; [0x27c7360] str=&#39;\data&#39; input basic_prep port=1 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:10</a>.0-10.0&gt; [0x27c7770] str=&#39;\en&#39; input basic_prep port=2 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:11</a>.0-11.0&gt; [0x27c7950] str=&#39;\reset&#39; input basic_prep port=3 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:12</a>.0-12.0&gt; [0x27c7b10] str=&#39;\q&#39; output reg basic_prep port=4 range=[0:0]
      AST_ALWAYS &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:24</a>.0-24.0&gt; [0x27c7e50] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:24</a>.0-24.0&gt; [0x27c8a40 -&gt; 0x27c7770] str=&#39;\en&#39; basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:24</a>.0-24.0&gt; [0x27c8d90 -&gt; 0x27c7950] str=&#39;\reset&#39; basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:24</a>.0-24.0&gt; [0x27c8f30 -&gt; 0x27c7360] str=&#39;\data&#39; basic_prep
        AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:24</a>.0-24.0&gt; [0x27c7fe0] basic_prep
          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-25" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:25</a>.0-25.0&gt; [0x27c90b0] basic_prep
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27c91d0] basic_prep
              AST_BIT_NOT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-25" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:25</a>.0-25.0&gt; [0x27c92f0] basic_prep
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-25" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:25</a>.0-25.0&gt; [0x27c9470 -&gt; 0x27c7950] str=&#39;\reset&#39; basic_prep
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27c9650] basic_prep
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27c9770] bits=&#39;1&#39;(1) basic_prep range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27ca000] basic_prep
                  AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-25" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:25</a>.0-25.0&gt; [0x27c9890] basic_prep
                    AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:26</a>.0-26.0&gt; [0x27c99d0] basic_prep
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:26</a>.0-26.0&gt; [0x27c9c80 -&gt; 0x27c7b10] str=&#39;\q&#39; basic_prep
                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:26</a>.0-26.0&gt; [0x27ca160] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27db3d0] basic_prep
                AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27db4f0] basic_prep
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27dc7f0] basic_prep
                  AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-27" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:27</a>.0-27.0&gt; [0x27db610] basic_prep
                    AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27db730] basic_prep
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-27" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:27</a>.0-27.0&gt; [0x27db850 -&gt; 0x27c7770] str=&#39;\en&#39; basic_prep
                      AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27db9d0] basic_prep
                        AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27dbaf0] bits=&#39;1&#39;(1) basic_prep range=[0:0] int=1
                        AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27dc6d0] basic_prep
                          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-27" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:27</a>.0-27.0&gt; [0x27dbc30] basic_prep
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:28</a>.0-28.0&gt; [0x27dbdb0] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:28</a>.0-28.0&gt; [0x27dc180 -&gt; 0x27c7b10] str=&#39;\q&#39; basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:28</a>.0-28.0&gt; [0x27dc530 -&gt; 0x27c7360] str=&#39;\data&#39; basic_prep
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_dlatch_reset

2.2. Analyzing design hierarchy..
Top module:  \work_dlatch_reset
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:24</a>$1 in module work_dlatch_reset.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\work_dlatch_reset.$proc$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:24</a>$1&#39;.
     1/2: $2\q[0:0]
     2/2: $1\q[0:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
Latch inferred for signal `\work_dlatch_reset.\q&#39; from process `\work_dlatch_reset.$proc$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:24</a>$1&#39;: $auto$proc_dlatch.cc:417:proc_dlatch$12

3.8. Executing PROC_DFF pass (convert process syncs to FFs).

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `\work_dlatch_reset.$proc$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:24</a>$1&#39;.
Removing empty process `work_dlatch_reset.$proc$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:24</a>$1&#39;.
Cleaned up 2 empty switches.

4. Executing CHECK pass (checking for obvious problems).
checking module work_dlatch_reset..
found and reported 0 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

=== work_dlatch_reset ===

   Number of wires:                 27
   Number of wire bits:             27
   Number of public wires:           4
   Number of public wire bits:       4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $and                            3
     $dlatch                         1
     $mux                            3
     $not                            5
     $reduce_or                      6

8. Executing CHECK pass (checking for obvious problems).
checking module work_dlatch_reset..
found and reported 0 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 0a06379e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1593156724456/work=/usr/local/src/conda/uhdm-integration-0.0_0080_g5facd9a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_dlatch_reset&#34;: {
      &#34;attributes&#34;: {
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
        &#34;data&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 2 ]
        },
        &#34;en&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 3 ]
        },
        &#34;reset&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 4 ]
        },
        &#34;q&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 5 ]
        }
      },
      &#34;cells&#34;: {
        &#34;$auto$proc_dlatch.cc:238:make_hold$14&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$not&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:24</a>.0-24.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 6 ],
            &#34;Y&#34;: [ 7 ]
          }
        },
        &#34;$auto$proc_dlatch.cc:238:make_hold$16&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$not&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:24</a>.0-24.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 6 ],
            &#34;Y&#34;: [ 8 ]
          }
        },
        &#34;$auto$proc_dlatch.cc:238:make_hold$18&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$not&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:24</a>.0-24.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 3 ],
            &#34;Y&#34;: [ 9 ]
          }
        },
        &#34;$auto$proc_dlatch.cc:247:make_hold$20&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$reduce_or&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:24</a>.0-24.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ &#34;1&#34; ],
            &#34;Y&#34;: [ 10 ]
          }
        },
        &#34;$auto$proc_dlatch.cc:247:make_hold$24&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$reduce_or&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:24</a>.0-24.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 11 ],
            &#34;Y&#34;: [ 12 ]
          }
        },
        &#34;$auto$proc_dlatch.cc:247:make_hold$26&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$reduce_or&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:24</a>.0-24.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 12 ],
            &#34;Y&#34;: [ 13 ]
          }
        },
        &#34;$auto$proc_dlatch.cc:247:make_hold$30&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$reduce_or&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:24</a>.0-24.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 14 ],
            &#34;Y&#34;: [ 15 ]
          }
        },
        &#34;$auto$proc_dlatch.cc:247:make_hold$32&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$reduce_or&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:24</a>.0-24.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 15 ],
            &#34;Y&#34;: [ 16 ]
          }
        },
        &#34;$auto$proc_dlatch.cc:247:make_hold$36&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$reduce_or&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:24</a>.0-24.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 17 ],
            &#34;Y&#34;: [ 18 ]
          }
        },
        &#34;$auto$proc_dlatch.cc:251:make_hold$22&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$and&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:24</a>.0-24.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 9 ],
            &#34;B&#34;: [ 10 ],
            &#34;Y&#34;: [ 11 ]
          }
        },
        &#34;$auto$proc_dlatch.cc:251:make_hold$28&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$and&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:24</a>.0-24.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 8 ],
            &#34;B&#34;: [ 13 ],
            &#34;Y&#34;: [ 14 ]
          }
        },
        &#34;$auto$proc_dlatch.cc:251:make_hold$34&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$and&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:24</a>.0-24.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 7 ],
            &#34;B&#34;: [ 16 ],
            &#34;Y&#34;: [ 17 ]
          }
        },
        &#34;$auto$proc_dlatch.cc:417:proc_dlatch$12&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$dlatch&#34;,
          &#34;parameters&#34;: {
            &#34;EN_POLARITY&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:24</a>.0-24.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;D&#34;: &#34;input&#34;,
            &#34;EN&#34;: &#34;input&#34;,
            &#34;Q&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;D&#34;: [ 19 ],
            &#34;EN&#34;: [ 20 ],
            &#34;Q&#34;: [ 5 ]
          }
        },
        &#34;$auto$proc_dlatch.cc:417:proc_dlatch$13&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$not&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 18 ],
            &#34;Y&#34;: [ 20 ]
          }
        },
        &#34;$not$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-25" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:25</a>$2&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$not&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-25" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:25</a>.0-25.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 4 ],
            &#34;Y&#34;: [ 6 ]
          }
        },
        &#34;$procmux$10&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 21 ],
            &#34;B&#34;: [ &#34;0&#34; ],
            &#34;S&#34;: [ 6 ],
            &#34;Y&#34;: [ 19 ]
          }
        },
        &#34;$procmux$4&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 2 ],
            &#34;B&#34;: [ 2 ],
            &#34;S&#34;: [ 3 ],
            &#34;Y&#34;: [ 22 ]
          }
        },
        &#34;$procmux$7&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 22 ],
            &#34;B&#34;: [ 22 ],
            &#34;S&#34;: [ &#34;0&#34; ],
            &#34;Y&#34;: [ 21 ]
          }
        }
      },
      &#34;netnames&#34;: {
        &#34;$0\\q[0:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 19 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:24</a>.0-24.0&#34;
          }
        },
        &#34;$1\\q[0:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 19 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:24</a>.0-24.0&#34;
          }
        },
        &#34;$2\\q[0:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 21 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:24</a>.0-24.0&#34;
          }
        },
        &#34;$auto$rtlil.cc:1940:Not$15&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 7 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$auto$rtlil.cc:1940:Not$17&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 8 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$auto$rtlil.cc:1940:Not$19&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 9 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$auto$rtlil.cc:1940:Not$38&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 20 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$auto$rtlil.cc:1944:ReduceOr$21&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 10 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$auto$rtlil.cc:1944:ReduceOr$25&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 12 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$auto$rtlil.cc:1944:ReduceOr$27&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 13 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$auto$rtlil.cc:1944:ReduceOr$31&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 15 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$auto$rtlil.cc:1944:ReduceOr$33&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 16 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$auto$rtlil.cc:1944:ReduceOr$37&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 18 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$auto$rtlil.cc:1970:And$23&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 11 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$auto$rtlil.cc:1970:And$29&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 14 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$auto$rtlil.cc:1970:And$35&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 17 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$not$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-25" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:25</a>$2_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 6 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-25" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:25</a>.0-25.0&#34;
          }
        },
        &#34;$procmux$10_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 19 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$11_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 6 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$4_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 22 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$5_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 3 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$7_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 21 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$8_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 6 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;data&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:9</a>.0-9.0&#34;
          }
        },
        &#34;en&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 3 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:10</a>.0-10.0&#34;
          }
        },
        &#34;q&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 5 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:12</a>.0-12.0&#34;
          }
        },
        &#34;reset&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 4 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:11</a>.0-11.0&#34;
          }
        }
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 0a06379e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1593156724456/work=/usr/local/src/conda/uhdm-integration-0.0_0080_g5facd9a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */
Dumping module `\work_dlatch_reset&#39;.

(* top =  1  *)
(* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
module work_dlatch_reset(data, en, reset, q);
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:24</a>.0-24.0&#34; *)
  wire _00_;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:24</a>.0-24.0&#34; *)
  wire _01_;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:24</a>.0-24.0&#34; *)
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-25" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:25</a>.0-25.0&#34; *)
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  wire _21_;
  wire _22_;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:9</a>.0-9.0&#34; *)
  input data;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:10</a>.0-10.0&#34; *)
  input en;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:12</a>.0-12.0&#34; *)
  output q;
  reg q;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:11</a>.0-11.0&#34; *)
  input reset;
  assign _03_ = ~ (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:24</a>.0-24.0&#34; *) _16_;
  assign _04_ = ~ (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:24</a>.0-24.0&#34; *) _16_;
  assign _05_ = ~ (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:24</a>.0-24.0&#34; *) en;
  assign _07_ = | (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:24</a>.0-24.0&#34; *) 1&#39;h1;
  assign _08_ = | (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:24</a>.0-24.0&#34; *) _13_;
  assign _09_ = | (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:24</a>.0-24.0&#34; *) _08_;
  assign _10_ = | (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:24</a>.0-24.0&#34; *) _14_;
  assign _11_ = | (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:24</a>.0-24.0&#34; *) _10_;
  assign _12_ = | (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:24</a>.0-24.0&#34; *) _15_;
  assign _13_ = _05_ &amp; (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:24</a>.0-24.0&#34; *) _07_;
  assign _14_ = _04_ &amp; (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:24</a>.0-24.0&#34; *) _09_;
  assign _15_ = _03_ &amp; (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:24</a>.0-24.0&#34; *) _11_;
  always @*
    if (_06_)
      q = _17_;
  assign _06_ = ~ _12_;
  assign _16_ = ~ (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-25" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:25</a>.0-25.0&#34; *) reset;
  assign _17_ = _18_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 1&#39;h0 : _02_;
  assign _19_ = _20_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) data : data;
  assign _21_ = 1&#39;h0 ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) _19_ : _19_;
  assign _00_ = _01_;
  assign _20_ = en;
  assign _22_ = _16_;
  assign _02_ = _21_;
  assign _18_ = _16_;
  assign _01_ = _17_;
endmodule

End of script. Logfile hash: a5e46e3688, CPU: user 0.02s system 0.00s, MEM: 14.82 MB peak
Yosys 0.9+2406 (git sha1 0a06379e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1593156724456/work=/usr/local/src/conda/uhdm-integration-0.0_0080_g5facd9a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 33% 2x write_verilog (0 sec), 33% 2x read_uhdm (0 sec), ...

</pre>
</body>