<p><a href="https://www.google.hu/url?q=https://sites.google.com/site/farshidfarhat/&sa=U&ved=2ahUKEwj7mvH1pvPnAhVCo54KHaSFAcgQFjAIegQIABAB&usg=AOvVaw0P8mtx6rad7LwRy-ERDXmj">Optimal Placement of Cores, Caches and Memory Controllers in Network On-Chip farshid</a></p>
<p><a href="https://www.google.hu/url?q=https://sites.google.com/site/farshidfarhat/&sa=U&ved=2ahUKEwj7mvH1pvPnAhVCo54KHaSFAcgQFjAIegQIABAB&usg=AOvVaw0P8mtx6rad7LwRy-ERDXmj">Optimal Placement of Cores, Caches and Memory Controllers in Network On-Chip farshid</a></p>
<p><a href="https://www.google.hu/url?q=https://sites.google.com/site/farshidfarhat/&sa=U&ved=2ahUKEwj7mvH1pvPnAhVCo54KHaSFAcgQFjAIegQIABAB&usg=AOvVaw0P8mtx6rad7LwRy-ERDXmj">Optimal Placement of Cores, Caches and Memory Controllers in Network On-Chip farshid</a></p>
<p><a href="https://www.google.kg/url?q=https://sites.psu.edu/farshidfarhat/2015/07/01/optimal-placement-of-cores-caches-and-memory-controllers-in-network-on-chip/&sa=U&ved=2ahUKEwiU9pvs2PXnAhXK6Z4KHZxUDAwQFjACegQIBxAB&usg=AOvVaw0jhB-CrCRSex5MIIezQysu">Optimal Placement of Cores, Caches and Memory Controllers in Network On-Chip farshid</a></p>
<p><a href="https://www.google.kg/url?q=https://sites.psu.edu/farshidfarhat/2015/07/01/optimal-placement-of-cores-caches-and-memory-controllers-in-network-on-chip/&sa=U&ved=2ahUKEwiU9pvs2PXnAhXK6Z4KHZxUDAwQFjACegQIBxAB&usg=AOvVaw0jhB-CrCRSex5MIIezQysu">Optimal Placement of Cores, Caches and Memory Controllers in Network On-Chip farshid</a></p>
<p><a href="https://www.google.kg/url?q=https://sites.psu.edu/farshidfarhat/2015/07/01/optimal-placement-of-cores-caches-and-memory-controllers-in-network-on-chip/&sa=U&ved=2ahUKEwiU9pvs2PXnAhXK6Z4KHZxUDAwQFjACegQIBxAB&usg=AOvVaw0jhB-CrCRSex5MIIezQysu">Optimal Placement of Cores, Caches and Memory Controllers in Network On-Chip farshid</a></p>
<p><a href="https://www.google.com.bn/url?q=https://sites.psu.edu/farshidfarhat/2015/07/01/optimal-placement-of-cores-caches-and-memory-controllers-in-network-on-chip/&sa=U&ved=2ahUKEwiQ8YXF3PfnAhUDj54KHdWzBSgQFjADegQICBAB&usg=AOvVaw3cUKGguFk2XqZyTpQ5HuUS">Optimal Placement of Cores, Caches and Memory Controllers in Network On-Chip farshid</a></p>
<p><a href="https://www.google.com.bn/url?q=https://sites.psu.edu/farshidfarhat/2015/07/01/optimal-placement-of-cores-caches-and-memory-controllers-in-network-on-chip/&sa=U&ved=2ahUKEwiQ8YXF3PfnAhUDj54KHdWzBSgQFjADegQICBAB&usg=AOvVaw3cUKGguFk2XqZyTpQ5HuUS">Optimal Placement of Cores, Caches and Memory Controllers in Network On-Chip farshid</a></p>
<p><a href="https://www.google.com.bn/url?q=https://sites.psu.edu/farshidfarhat/2015/07/01/optimal-placement-of-cores-caches-and-memory-controllers-in-network-on-chip/&sa=U&ved=2ahUKEwiQ8YXF3PfnAhUDj54KHdWzBSgQFjADegQICBAB&usg=AOvVaw3cUKGguFk2XqZyTpQ5HuUS">Optimal Placement of Cores, Caches and Memory Controllers in Network On-Chip farshid</a></p>
<p><a href="https://www.google.com.mt/url?q=https://sites.google.com/site/farshidfarhat/&sa=U&ved=2ahUKEwj3rZTPw_nnAhW9FzQIHVkBC1sQFjAIegQIARAB&usg=AOvVaw1Fm9rFzBNuBB3_CB3_V8ZZ">Optimal Placement of Cores, Caches and Memory Controllers in Network On-Chip farshid</a></p>
<p><a href="https://www.google.com.mt/url?q=https://sites.google.com/site/farshidfarhat/&sa=U&ved=2ahUKEwj3rZTPw_nnAhW9FzQIHVkBC1sQFjAIegQIARAB&usg=AOvVaw1Fm9rFzBNuBB3_CB3_V8ZZ">Optimal Placement of Cores, Caches and Memory Controllers in Network On-Chip farshid</a></p>
<p><a href="https://www.google.com.mt/url?q=https://sites.google.com/site/farshidfarhat/&sa=U&ved=2ahUKEwj3rZTPw_nnAhW9FzQIHVkBC1sQFjAIegQIARAB&usg=AOvVaw1Fm9rFzBNuBB3_CB3_V8ZZ">Optimal Placement of Cores, Caches and Memory Controllers in Network On-Chip farshid</a></p>
<p><a href="https://www.google.com.ec/url?q=https://sites.psu.edu/farshidfarhat/2015/07/01/optimal-placement-of-cores-caches-and-memory-controllers-in-network-on-chip/&sa=U&ved=2ahUKEwjdoLm5sPrnAhWSv54KHTWnD0gQFjACegQIBxAB&usg=AOvVaw0g9rsDIn4zDTcVTXnW1Q7o">Optimal Placement of Cores, Caches and Memory Controllers in Network On-Chip farshid</a></p>
<p><a href="https://www.google.com.ec/url?q=https://sites.psu.edu/farshidfarhat/2015/07/01/optimal-placement-of-cores-caches-and-memory-controllers-in-network-on-chip/&sa=U&ved=2ahUKEwjdoLm5sPrnAhWSv54KHTWnD0gQFjACegQIBxAB&usg=AOvVaw0g9rsDIn4zDTcVTXnW1Q7o">Optimal Placement of Cores, Caches and Memory Controllers in Network On-Chip farshid</a></p>
<p><a href="https://www.google.com.ec/url?q=https://sites.psu.edu/farshidfarhat/2015/07/01/optimal-placement-of-cores-caches-and-memory-controllers-in-network-on-chip/&sa=U&ved=2ahUKEwjdoLm5sPrnAhWSv54KHTWnD0gQFjACegQIBxAB&usg=AOvVaw0g9rsDIn4zDTcVTXnW1Q7o">Optimal Placement of Cores, Caches and Memory Controllers in Network On-Chip farshid</a></p>
<p><a href="https://www.google.com.ec/url?q=https://sites.psu.edu/farshidfarhat/2015/07/01/optimal-placement-of-cores-caches-and-memory-controllers-in-network-on-chip/&sa=U&ved=2ahUKEwjdoLm5sPrnAhWSv54KHTWnD0gQFjACegQIBxAB&usg=AOvVaw0g9rsDIn4zDTcVTXnW1Q7o">Optimal Placement of Cores, Caches and Memory Controllers in Network On-Chip farshid</a></p>
<p><a href="https://www.google.com.ec/url?q=https://sites.psu.edu/farshidfarhat/2015/07/01/optimal-placement-of-cores-caches-and-memory-controllers-in-network-on-chip/&sa=U&ved=2ahUKEwjdoLm5sPrnAhWSv54KHTWnD0gQFjACegQIBxAB&usg=AOvVaw0g9rsDIn4zDTcVTXnW1Q7o">Optimal Placement of Cores, Caches and Memory Controllers in Network On-Chip farshid</a></p>
<p><a href="https://www.google.com.ni/url?q=https://sites.google.com/site/farshidfarhat/&sa=U&ved=2ahUKEwiNoMH7sfvnAhU-JzQIHTJ_CYsQFjAIegQIBBAB&usg=AOvVaw0AkUp1EH_zpPDfSCHu_5cG">Optimal Placement of Cores, Caches and Memory Controllers in Network On-Chip farshid</a></p>
<p><a href="https://www.google.com.ni/url?q=https://sites.google.com/site/farshidfarhat/&sa=U&ved=2ahUKEwiNoMH7sfvnAhU-JzQIHTJ_CYsQFjAIegQIBBAB&usg=AOvVaw0AkUp1EH_zpPDfSCHu_5cG">Optimal Placement of Cores, Caches and Memory Controllers in Network On-Chip farshid</a></p>
<p><a href="https://www.google.com.ni/url?q=https://sites.google.com/site/farshidfarhat/&sa=U&ved=2ahUKEwiNoMH7sfvnAhU-JzQIHTJ_CYsQFjAIegQIBBAB&usg=AOvVaw0AkUp1EH_zpPDfSCHu_5cG">Optimal Placement of Cores, Caches and Memory Controllers in Network On-Chip farshid</a></p>
