// Generated by CIRCT firtool-1.44.0
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// VCS coverage exclude_file
module regs_combMem(	// @[cpu/src/unit/GPRFile.scala:39:17]
  input  [4:0]  R0_addr,
  input         R0_en,
                R0_clk,
  input  [4:0]  R1_addr,
  input         R1_en,
                R1_clk,
  input  [4:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [31:0] W0_data,
  input  [4:0]  W1_addr,
  input         W1_en,
                W1_clk,
  input  [31:0] W1_data,
  output [31:0] R0_data,
                R1_data
);

  reg [31:0] Memory[0:31];	// @[cpu/src/unit/GPRFile.scala:39:17]
  always @(posedge W0_clk) begin	// @[cpu/src/unit/GPRFile.scala:39:17]
    if (W0_en)	// @[cpu/src/unit/GPRFile.scala:39:17]
      Memory[W0_addr] <= W0_data;	// @[cpu/src/unit/GPRFile.scala:39:17]
    if (W1_en)	// @[cpu/src/unit/GPRFile.scala:39:17]
      Memory[W1_addr] <= W1_data;	// @[cpu/src/unit/GPRFile.scala:39:17]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// @[cpu/src/unit/GPRFile.scala:39:17]
    reg [31:0] _RANDOM_MEM;	// @[cpu/src/unit/GPRFile.scala:39:17]
    initial begin	// @[cpu/src/unit/GPRFile.scala:39:17]
      `INIT_RANDOM_PROLOG_	// @[cpu/src/unit/GPRFile.scala:39:17]
      `ifdef RANDOMIZE_MEM_INIT	// @[cpu/src/unit/GPRFile.scala:39:17]
        for (logic [5:0] i = 6'h0; i < 6'h20; i += 6'h1) begin
          _RANDOM_MEM = `RANDOM;	// @[cpu/src/unit/GPRFile.scala:39:17]
          Memory[i[4:0]] = _RANDOM_MEM;	// @[cpu/src/unit/GPRFile.scala:39:17]
        end	// @[cpu/src/unit/GPRFile.scala:39:17]
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 32'bx;	// @[cpu/src/unit/GPRFile.scala:39:17]
  assign R1_data = R1_en ? Memory[R1_addr] : 32'bx;	// @[cpu/src/unit/GPRFile.scala:39:17]
endmodule

module GPRFile(	// @[<stdin>:3:10]
  input         clock,	// @[<stdin>:4:11]
                reset,	// @[<stdin>:5:11]
                io_writeEnable,	// @[cpu/src/unit/GPRFile.scala:36:14]
                io_ctrlJump,	// @[cpu/src/unit/GPRFile.scala:36:14]
  input  [31:0] io_pc,	// @[cpu/src/unit/GPRFile.scala:36:14]
                io_dataWrite,	// @[cpu/src/unit/GPRFile.scala:36:14]
  input  [4:0]  io_bundleReg_rs1,	// @[cpu/src/unit/GPRFile.scala:36:14]
                io_bundleReg_rs2,	// @[cpu/src/unit/GPRFile.scala:36:14]
                io_bundleReg_rd,	// @[cpu/src/unit/GPRFile.scala:36:14]
  output [31:0] io_dataRead1,	// @[cpu/src/unit/GPRFile.scala:36:14]
                io_dataRead2	// @[cpu/src/unit/GPRFile.scala:36:14]
);

  wire _GEN = io_writeEnable & (|io_bundleReg_rd);	// @[cpu/src/unit/GPRFile.scala:49:{23,42}]
  regs_combMem regs_ext (	// @[cpu/src/unit/GPRFile.scala:39:17]
    .R0_addr (io_bundleReg_rs1),
    .R0_en   (1'h1),	// @[<stdin>:3:10]
    .R0_clk  (clock),
    .R1_addr (io_bundleReg_rs2),
    .R1_en   (1'h1),	// @[<stdin>:3:10]
    .R1_clk  (clock),
    .W0_addr (io_bundleReg_rd),
    .W0_en   (_GEN & io_ctrlJump),	// @[cpu/src/unit/GPRFile.scala:39:17, :49:{23,51}, :50:24]
    .W0_clk  (clock),
    .W0_data (io_pc + 32'h4),	// @[cpu/src/unit/GPRFile.scala:50:60]
    .W1_addr (io_bundleReg_rd),
    .W1_en   (_GEN & ~io_ctrlJump),	// @[<stdin>:3:10, cpu/src/unit/GPRFile.scala:39:17, :49:{23,51}, :50:24, :51:29]
    .W1_clk  (clock),
    .W1_data (io_dataWrite),
    .R0_data (io_dataRead1),
    .R1_data (io_dataRead2)
  );
endmodule

