{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 26 09:07:36 2017 " "Info: Processing started: Fri May 26 09:07:36 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off jiaotong -c jiaotong --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off jiaotong -c jiaotong --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "jiaotong.vhd" "" { Text "D:/Work/FPGA/project4/jiaotong.vhd" 8 -1 0 } } { "f:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk5K " "Info: Detected ripple clock \"clk5K\" as buffer" {  } { { "jiaotong.vhd" "" { Text "D:/Work/FPGA/project4/jiaotong.vhd" 25 -1 0 } } { "f:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk5K" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk10 " "Info: Detected ripple clock \"clk10\" as buffer" {  } { { "jiaotong.vhd" "" { Text "D:/Work/FPGA/project4/jiaotong.vhd" 25 -1 0 } } { "f:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk1 " "Info: Detected ripple clock \"clk1\" as buffer" {  } { { "jiaotong.vhd" "" { Text "D:/Work/FPGA/project4/jiaotong.vhd" 25 -1 0 } } { "f:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register TIMECOUNT\[5\] register LED2 159.9 MHz 6.254 ns Internal " "Info: Clock \"clk\" has Internal fmax of 159.9 MHz between source register \"TIMECOUNT\[5\]\" and destination register \"LED2\" (period= 6.254 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.966 ns + Longest register register " "Info: + Longest register to register delay is 4.966 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TIMECOUNT\[5\] 1 REG LCFF_X27_Y7_N11 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y7_N11; Fanout = 11; REG Node = 'TIMECOUNT\[5\]'" {  } { { "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TIMECOUNT[5] } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "D:/Work/FPGA/project4/jiaotong.vhd" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.483 ns) + CELL(0.370 ns) 1.853 ns Equal4~3 2 COMB LCCOMB_X26_Y6_N14 4 " "Info: 2: + IC(1.483 ns) + CELL(0.370 ns) = 1.853 ns; Loc. = LCCOMB_X26_Y6_N14; Fanout = 4; COMB Node = 'Equal4~3'" {  } { { "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.853 ns" { TIMECOUNT[5] Equal4~3 } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "D:/Work/FPGA/project4/jiaotong.vhd" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.616 ns) + CELL(0.615 ns) 3.084 ns process_4~24 3 COMB LCCOMB_X27_Y6_N8 3 " "Info: 3: + IC(0.616 ns) + CELL(0.615 ns) = 3.084 ns; Loc. = LCCOMB_X27_Y6_N8; Fanout = 3; COMB Node = 'process_4~24'" {  } { { "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.231 ns" { Equal4~3 process_4~24 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.370 ns) 3.851 ns Selector1~5 4 COMB LCCOMB_X27_Y6_N0 2 " "Info: 4: + IC(0.397 ns) + CELL(0.370 ns) = 3.851 ns; Loc. = LCCOMB_X27_Y6_N0; Fanout = 2; COMB Node = 'Selector1~5'" {  } { { "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.767 ns" { process_4~24 Selector1~5 } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "D:/Work/FPGA/project4/jiaotong.vhd" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.624 ns) 4.858 ns Selector1~6 5 COMB LCCOMB_X27_Y6_N24 1 " "Info: 5: + IC(0.383 ns) + CELL(0.624 ns) = 4.858 ns; Loc. = LCCOMB_X27_Y6_N24; Fanout = 1; COMB Node = 'Selector1~6'" {  } { { "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.007 ns" { Selector1~5 Selector1~6 } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "D:/Work/FPGA/project4/jiaotong.vhd" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.966 ns LED2 6 REG LCFF_X27_Y6_N25 3 " "Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 4.966 ns; Loc. = LCFF_X27_Y6_N25; Fanout = 3; REG Node = 'LED2'" {  } { { "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { Selector1~6 LED2 } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "D:/Work/FPGA/project4/jiaotong.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.087 ns ( 42.03 % ) " "Info: Total cell delay = 2.087 ns ( 42.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.879 ns ( 57.97 % ) " "Info: Total interconnect delay = 2.879 ns ( 57.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.966 ns" { TIMECOUNT[5] Equal4~3 process_4~24 Selector1~5 Selector1~6 LED2 } "NODE_NAME" } } { "f:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.966 ns" { TIMECOUNT[5] {} Equal4~3 {} process_4~24 {} Selector1~5 {} Selector1~6 {} LED2 {} } { 0.000ns 1.483ns 0.616ns 0.397ns 0.383ns 0.000ns } { 0.000ns 0.370ns 0.615ns 0.370ns 0.624ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.024 ns - Smallest " "Info: - Smallest clock skew is -1.024 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.347 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 8.347 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'clk'" {  } { { "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "D:/Work/FPGA/project4/jiaotong.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.291 ns) + CELL(0.970 ns) 3.401 ns clk5K 2 REG LCFF_X4_Y5_N1 2 " "Info: 2: + IC(1.291 ns) + CELL(0.970 ns) = 3.401 ns; Loc. = LCFF_X4_Y5_N1; Fanout = 2; REG Node = 'clk5K'" {  } { { "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.261 ns" { clk clk5K } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "D:/Work/FPGA/project4/jiaotong.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.690 ns) + CELL(0.970 ns) 5.061 ns clk10 3 REG LCFF_X4_Y6_N23 2 " "Info: 3: + IC(0.690 ns) + CELL(0.970 ns) = 5.061 ns; Loc. = LCFF_X4_Y6_N23; Fanout = 2; REG Node = 'clk10'" {  } { { "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.660 ns" { clk5K clk10 } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "D:/Work/FPGA/project4/jiaotong.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.793 ns) + CELL(0.000 ns) 6.854 ns clk10~clkctrl 4 COMB CLKCTRL_G0 31 " "Info: 4: + IC(1.793 ns) + CELL(0.000 ns) = 6.854 ns; Loc. = CLKCTRL_G0; Fanout = 31; COMB Node = 'clk10~clkctrl'" {  } { { "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.793 ns" { clk10 clk10~clkctrl } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "D:/Work/FPGA/project4/jiaotong.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.666 ns) 8.347 ns LED2 5 REG LCFF_X27_Y6_N25 3 " "Info: 5: + IC(0.827 ns) + CELL(0.666 ns) = 8.347 ns; Loc. = LCFF_X27_Y6_N25; Fanout = 3; REG Node = 'LED2'" {  } { { "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { clk10~clkctrl LED2 } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "D:/Work/FPGA/project4/jiaotong.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.746 ns ( 44.88 % ) " "Info: Total cell delay = 3.746 ns ( 44.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.601 ns ( 55.12 % ) " "Info: Total interconnect delay = 4.601 ns ( 55.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.347 ns" { clk clk5K clk10 clk10~clkctrl LED2 } "NODE_NAME" } } { "f:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.347 ns" { clk {} clk~combout {} clk5K {} clk10 {} clk10~clkctrl {} LED2 {} } { 0.000ns 0.000ns 1.291ns 0.690ns 1.793ns 0.827ns } { 0.000ns 1.140ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 9.371 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 9.371 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'clk'" {  } { { "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "D:/Work/FPGA/project4/jiaotong.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.291 ns) + CELL(0.970 ns) 3.401 ns clk5K 2 REG LCFF_X4_Y5_N1 2 " "Info: 2: + IC(1.291 ns) + CELL(0.970 ns) = 3.401 ns; Loc. = LCFF_X4_Y5_N1; Fanout = 2; REG Node = 'clk5K'" {  } { { "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.261 ns" { clk clk5K } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "D:/Work/FPGA/project4/jiaotong.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.690 ns) + CELL(0.970 ns) 5.061 ns clk10 3 REG LCFF_X4_Y6_N23 2 " "Info: 3: + IC(0.690 ns) + CELL(0.970 ns) = 5.061 ns; Loc. = LCFF_X4_Y6_N23; Fanout = 2; REG Node = 'clk10'" {  } { { "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.660 ns" { clk5K clk10 } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "D:/Work/FPGA/project4/jiaotong.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.970 ns) 7.068 ns clk1 4 REG LCFF_X1_Y6_N23 1 " "Info: 4: + IC(1.037 ns) + CELL(0.970 ns) = 7.068 ns; Loc. = LCFF_X1_Y6_N23; Fanout = 1; REG Node = 'clk1'" {  } { { "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.007 ns" { clk10 clk1 } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "D:/Work/FPGA/project4/jiaotong.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.808 ns) + CELL(0.000 ns) 7.876 ns clk1~clkctrl 5 COMB CLKCTRL_G1 9 " "Info: 5: + IC(0.808 ns) + CELL(0.000 ns) = 7.876 ns; Loc. = CLKCTRL_G1; Fanout = 9; COMB Node = 'clk1~clkctrl'" {  } { { "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.808 ns" { clk1 clk1~clkctrl } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "D:/Work/FPGA/project4/jiaotong.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.829 ns) + CELL(0.666 ns) 9.371 ns TIMECOUNT\[5\] 6 REG LCFF_X27_Y7_N11 11 " "Info: 6: + IC(0.829 ns) + CELL(0.666 ns) = 9.371 ns; Loc. = LCFF_X27_Y7_N11; Fanout = 11; REG Node = 'TIMECOUNT\[5\]'" {  } { { "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { clk1~clkctrl TIMECOUNT[5] } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "D:/Work/FPGA/project4/jiaotong.vhd" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.716 ns ( 50.33 % ) " "Info: Total cell delay = 4.716 ns ( 50.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.655 ns ( 49.67 % ) " "Info: Total interconnect delay = 4.655 ns ( 49.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.371 ns" { clk clk5K clk10 clk1 clk1~clkctrl TIMECOUNT[5] } "NODE_NAME" } } { "f:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.371 ns" { clk {} clk~combout {} clk5K {} clk10 {} clk1 {} clk1~clkctrl {} TIMECOUNT[5] {} } { 0.000ns 0.000ns 1.291ns 0.690ns 1.037ns 0.808ns 0.829ns } { 0.000ns 1.140ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.347 ns" { clk clk5K clk10 clk10~clkctrl LED2 } "NODE_NAME" } } { "f:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.347 ns" { clk {} clk~combout {} clk5K {} clk10 {} clk10~clkctrl {} LED2 {} } { 0.000ns 0.000ns 1.291ns 0.690ns 1.793ns 0.827ns } { 0.000ns 1.140ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.371 ns" { clk clk5K clk10 clk1 clk1~clkctrl TIMECOUNT[5] } "NODE_NAME" } } { "f:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.371 ns" { clk {} clk~combout {} clk5K {} clk10 {} clk1 {} clk1~clkctrl {} TIMECOUNT[5] {} } { 0.000ns 0.000ns 1.291ns 0.690ns 1.037ns 0.808ns 0.829ns } { 0.000ns 1.140ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "jiaotong.vhd" "" { Text "D:/Work/FPGA/project4/jiaotong.vhd" 108 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "jiaotong.vhd" "" { Text "D:/Work/FPGA/project4/jiaotong.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.966 ns" { TIMECOUNT[5] Equal4~3 process_4~24 Selector1~5 Selector1~6 LED2 } "NODE_NAME" } } { "f:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.966 ns" { TIMECOUNT[5] {} Equal4~3 {} process_4~24 {} Selector1~5 {} Selector1~6 {} LED2 {} } { 0.000ns 1.483ns 0.616ns 0.397ns 0.383ns 0.000ns } { 0.000ns 0.370ns 0.615ns 0.370ns 0.624ns 0.108ns } "" } } { "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.347 ns" { clk clk5K clk10 clk10~clkctrl LED2 } "NODE_NAME" } } { "f:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.347 ns" { clk {} clk~combout {} clk5K {} clk10 {} clk10~clkctrl {} LED2 {} } { 0.000ns 0.000ns 1.291ns 0.690ns 1.793ns 0.827ns } { 0.000ns 1.140ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.371 ns" { clk clk5K clk10 clk1 clk1~clkctrl TIMECOUNT[5] } "NODE_NAME" } } { "f:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.371 ns" { clk {} clk~combout {} clk5K {} clk10 {} clk1 {} clk1~clkctrl {} TIMECOUNT[5] {} } { 0.000ns 0.000ns 1.291ns 0.690ns 1.037ns 0.808ns 0.829ns } { 0.000ns 1.140ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk L9 L9~reg0 15.405 ns register " "Info: tco from clock \"clk\" to destination pin \"L9\" through register \"L9~reg0\" is 15.405 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.363 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 8.363 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'clk'" {  } { { "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "D:/Work/FPGA/project4/jiaotong.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.291 ns) + CELL(0.970 ns) 3.401 ns clk5K 2 REG LCFF_X4_Y5_N1 2 " "Info: 2: + IC(1.291 ns) + CELL(0.970 ns) = 3.401 ns; Loc. = LCFF_X4_Y5_N1; Fanout = 2; REG Node = 'clk5K'" {  } { { "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.261 ns" { clk clk5K } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "D:/Work/FPGA/project4/jiaotong.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.690 ns) + CELL(0.970 ns) 5.061 ns clk10 3 REG LCFF_X4_Y6_N23 2 " "Info: 3: + IC(0.690 ns) + CELL(0.970 ns) = 5.061 ns; Loc. = LCFF_X4_Y6_N23; Fanout = 2; REG Node = 'clk10'" {  } { { "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.660 ns" { clk5K clk10 } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "D:/Work/FPGA/project4/jiaotong.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.793 ns) + CELL(0.000 ns) 6.854 ns clk10~clkctrl 4 COMB CLKCTRL_G0 31 " "Info: 4: + IC(1.793 ns) + CELL(0.000 ns) = 6.854 ns; Loc. = CLKCTRL_G0; Fanout = 31; COMB Node = 'clk10~clkctrl'" {  } { { "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.793 ns" { clk10 clk10~clkctrl } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "D:/Work/FPGA/project4/jiaotong.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.666 ns) 8.363 ns L9~reg0 5 REG LCFF_X26_Y8_N19 1 " "Info: 5: + IC(0.843 ns) + CELL(0.666 ns) = 8.363 ns; Loc. = LCFF_X26_Y8_N19; Fanout = 1; REG Node = 'L9~reg0'" {  } { { "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.509 ns" { clk10~clkctrl L9~reg0 } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "D:/Work/FPGA/project4/jiaotong.vhd" 188 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.746 ns ( 44.79 % ) " "Info: Total cell delay = 3.746 ns ( 44.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.617 ns ( 55.21 % ) " "Info: Total interconnect delay = 4.617 ns ( 55.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.363 ns" { clk clk5K clk10 clk10~clkctrl L9~reg0 } "NODE_NAME" } } { "f:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.363 ns" { clk {} clk~combout {} clk5K {} clk10 {} clk10~clkctrl {} L9~reg0 {} } { 0.000ns 0.000ns 1.291ns 0.690ns 1.793ns 0.843ns } { 0.000ns 1.140ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "jiaotong.vhd" "" { Text "D:/Work/FPGA/project4/jiaotong.vhd" 188 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.738 ns + Longest register pin " "Info: + Longest register to pin delay is 6.738 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns L9~reg0 1 REG LCFF_X26_Y8_N19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y8_N19; Fanout = 1; REG Node = 'L9~reg0'" {  } { { "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { L9~reg0 } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "D:/Work/FPGA/project4/jiaotong.vhd" 188 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.642 ns) + CELL(3.096 ns) 6.738 ns L9 2 PIN PIN_33 0 " "Info: 2: + IC(3.642 ns) + CELL(3.096 ns) = 6.738 ns; Loc. = PIN_33; Fanout = 0; PIN Node = 'L9'" {  } { { "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.738 ns" { L9~reg0 L9 } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "D:/Work/FPGA/project4/jiaotong.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.096 ns ( 45.95 % ) " "Info: Total cell delay = 3.096 ns ( 45.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.642 ns ( 54.05 % ) " "Info: Total interconnect delay = 3.642 ns ( 54.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.738 ns" { L9~reg0 L9 } "NODE_NAME" } } { "f:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.738 ns" { L9~reg0 {} L9 {} } { 0.000ns 3.642ns } { 0.000ns 3.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.363 ns" { clk clk5K clk10 clk10~clkctrl L9~reg0 } "NODE_NAME" } } { "f:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.363 ns" { clk {} clk~combout {} clk5K {} clk10 {} clk10~clkctrl {} L9~reg0 {} } { 0.000ns 0.000ns 1.291ns 0.690ns 1.793ns 0.843ns } { 0.000ns 1.140ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.738 ns" { L9~reg0 L9 } "NODE_NAME" } } { "f:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.738 ns" { L9~reg0 {} L9 {} } { 0.000ns 3.642ns } { 0.000ns 3.096ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "196 " "Info: Peak virtual memory: 196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 26 09:07:37 2017 " "Info: Processing ended: Fri May 26 09:07:37 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
