// Seed: 2109000050
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5#(.id_6(1 - id_7 - -1)),
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_13;
  assign id_7 = id_9;
  assign id_1 = id_11;
  wire id_14;
  assign module_1.id_1 = 0;
  wire id_15;
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1,
    output logic id_2,
    output wor id_3,
    input logic id_4,
    input uwire void id_5,
    output uwire id_6
);
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
  assign id_2 = -1;
  always_latch id_2 <= id_4;
endmodule
