

================================================================
== Vivado HLS Report for 'dut_max_pool'
================================================================
* Date:           Fri Dec  9 22:55:40 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        mlp_base.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.10|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+-------+------+-------+---------+
    |    Latency   |   Interval   | Pipeline|
    |  min |  max  |  min |  max  |   Type  |
    +------+-------+------+-------+---------+
    |  4723|  97697|  4723|  97697|   none  |
    +------+-------+------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+------+-------+------------+-----------+-----------+--------+----------+
        |                          |    Latency   |  Iteration |  Initiation Interval  |  Trip  |          |
        |         Loop Name        |  min |  max  |   Latency  |  achieved |   target  |  Count | Pipelined|
        +--------------------------+------+-------+------------+-----------+-----------+--------+----------+
        |- LOOP_MAX_POOL_1         |  4722|  97696| 787 ~ 6106 |          -|          -| 6 ~ 16 |    no    |
        | + LOOP_MAX_POOL_2        |   785|   6104|  157 ~ 436 |          -|          -| 5 ~ 14 |    no    |
        |  ++ LOOP_MAX_POOL_3      |   155|    434|          31|          -|          -| 5 ~ 14 |    no    |
        |   +++ LOOP_MAX_POOL_4    |    28|     28|          14|          -|          -|       2|    no    |
        |    ++++ LOOP_MAX_POOL_5  |    12|     12|           6|          -|          -|       2|    no    |
        +--------------------------+------+-------+------------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 12
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_1)
3 --> 
	4  / (!exitcond3)
	2  / (exitcond3)
4 --> 
	5  / (!exitcond2)
	3  / (exitcond2)
5 --> 
	6  / true
6 --> 
	7  / (!exitcond1)
	4  / (exitcond1)
7 --> 
	8  / (!exitcond)
	6  / (exitcond)
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	7  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: I_read [1/1] 1.04ns
:0  %I_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %I)

ST_1: M_read [1/1] 1.04ns
:1  %M_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %M)

ST_1: O [1/1] 0.00ns
:2  %O = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %I_read, i32 1, i32 4)

ST_1: O_cast9_cast1 [1/1] 0.00ns
:3  %O_cast9_cast1 = zext i4 %O to i12

ST_1: O_cast9_cast [1/1] 0.00ns
:4  %O_cast9_cast = zext i4 %O to i8

ST_1: I_cast2 [1/1] 0.00ns
:5  %I_cast2 = zext i6 %I_read to i9

ST_1: I_cast [1/1] 0.00ns
:6  %I_cast = zext i6 %I_read to i14

ST_1: stg_20 [1/1] 1.57ns
:7  br label %1


 <State 2>: 2.60ns
ST_2: m [1/1] 0.00ns
:0  %m = phi i5 [ 0, %0 ], [ %m_1, %13 ]

ST_2: phi_mul [1/1] 0.00ns
:1  %phi_mul = phi i9 [ 0, %0 ], [ %next_mul, %13 ]

ST_2: next_mul [1/1] 1.84ns
:2  %next_mul = add i9 %phi_mul, %I_cast2

ST_2: m_cast7_cast [1/1] 0.00ns
:3  %m_cast7_cast = zext i5 %m to i8

ST_2: m_cast [1/1] 0.00ns
:4  %m_cast = zext i5 %m to i6

ST_2: tmp_1 [1/1] 1.94ns
:5  %tmp_1 = icmp slt i6 %m_cast, %M_read

ST_2: empty [1/1] 0.00ns
:6  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 16, i64 0)

ST_2: m_1 [1/1] 1.72ns
:7  %m_1 = add i5 %m, 1

ST_2: stg_29 [1/1] 0.00ns
:8  br i1 %tmp_1, label %2, label %14

ST_2: stg_30 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str2) nounwind

ST_2: tmp_s [1/1] 0.00ns
:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str2)

ST_2: tmp_2 [1/1] 2.60ns
:2  %tmp_2 = mul i8 %O_cast9_cast, %m_cast7_cast

ST_2: stg_33 [1/1] 1.57ns
:3  br label %3

ST_2: stg_34 [1/1] 0.00ns
:0  ret void


 <State 3>: 1.88ns
ST_3: x [1/1] 0.00ns
:0  %x = phi i4 [ 0, %2 ], [ %x_1, %12 ]

ST_3: x_cast6 [1/1] 0.00ns
:1  %x_cast6 = zext i4 %x to i12

ST_3: empty_16 [1/1] 0.00ns
:2  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 14, i64 0)

ST_3: exitcond3 [1/1] 1.88ns
:3  %exitcond3 = icmp eq i4 %x, %O

ST_3: x_1 [1/1] 0.80ns
:4  %x_1 = add i4 %x, 1

ST_3: stg_40 [1/1] 0.00ns
:5  br i1 %exitcond3, label %13, label %4

ST_3: stg_41 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str3) nounwind

ST_3: tmp_6 [1/1] 0.00ns
:1  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str3)

ST_3: tmp_5 [1/1] 0.00ns
:2  %tmp_5 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %x, i1 false)

ST_3: tmp_5_cast [1/1] 0.00ns
:3  %tmp_5_cast = zext i5 %tmp_5 to i14

ST_3: stg_45 [1/1] 1.57ns
:4  br label %5

ST_3: empty_23 [1/1] 0.00ns
:0  %empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str2, i32 %tmp_s)

ST_3: stg_47 [1/1] 0.00ns
:1  br label %1


 <State 4>: 8.10ns
ST_4: y [1/1] 0.00ns
:0  %y = phi i4 [ 0, %4 ], [ %y_1, %11 ]

ST_4: y_cast5 [1/1] 0.00ns
:1  %y_cast5 = zext i4 %y to i8

ST_4: exitcond2 [1/1] 1.88ns
:2  %exitcond2 = icmp eq i4 %y, %O

ST_4: empty_17 [1/1] 0.00ns
:3  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 14, i64 0)

ST_4: y_1 [1/1] 0.80ns
:4  %y_1 = add i4 %y, 1

ST_4: stg_53 [1/1] 0.00ns
:5  br i1 %exitcond2, label %12, label %6

ST_4: tmp [1/1] 1.72ns
:2  %tmp = add i8 %tmp_2, %y_cast5

ST_4: tmp_cast_cast [1/1] 0.00ns
:3  %tmp_cast_cast = zext i8 %tmp to i12

ST_4: tmp3 [1/1] 6.38ns
:4  %tmp3 = mul i12 %O_cast9_cast1, %tmp_cast_cast

ST_4: empty_22 [1/1] 0.00ns
:0  %empty_22 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str3, i32 %tmp_6)

ST_4: stg_58 [1/1] 0.00ns
:1  br label %3


 <State 5>: 1.84ns
ST_5: stg_59 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str4) nounwind

ST_5: tmp_10 [1/1] 0.00ns
:1  %tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str4)

ST_5: o_index [1/1] 1.84ns
:5  %o_index = add i12 %x_cast6, %tmp3

ST_5: tmp_8 [1/1] 0.00ns
:6  %tmp_8 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %y, i1 false)

ST_5: tmp_8_cast [1/1] 0.00ns
:7  %tmp_8_cast = zext i5 %tmp_8 to i9

ST_5: stg_64 [1/1] 1.57ns
:8  br label %7


 <State 6>: 2.71ns
ST_6: max [1/1] 0.00ns
:0  %max = phi float [ 0x3810000000000000, %6 ], [ %max_1, %10 ]

ST_6: c [1/1] 0.00ns
:1  %c = phi i2 [ 0, %6 ], [ %c_1, %10 ]

ST_6: c_cast4 [1/1] 0.00ns
:2  %c_cast4 = zext i2 %c to i14

ST_6: exitcond1 [1/1] 1.36ns
:3  %exitcond1 = icmp eq i2 %c, -2

ST_6: empty_18 [1/1] 0.00ns
:4  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

ST_6: c_1 [1/1] 0.80ns
:5  %c_1 = add i2 %c, 1

ST_6: stg_71 [1/1] 0.00ns
:6  br i1 %exitcond1, label %11, label %8

ST_6: stg_72 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str5) nounwind

ST_6: tmp_11 [1/1] 0.00ns
:1  %tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str5)

ST_6: stg_74 [1/1] 1.57ns
:2  br label %9

ST_6: tmp_9 [1/1] 0.00ns
:0  %tmp_9 = zext i12 %o_index to i64

ST_6: output_addr [1/1] 0.00ns
:1  %output_addr = getelementptr [4704 x float]* %output_r, i64 0, i64 %tmp_9

ST_6: stg_77 [1/1] 2.71ns
:2  store float %max, float* %output_addr, align 4

ST_6: empty_21 [1/1] 0.00ns
:3  %empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str4, i32 %tmp_10)

ST_6: stg_79 [1/1] 0.00ns
:4  br label %5


 <State 7>: 2.74ns
ST_7: max_1 [1/1] 0.00ns
:0  %max_1 = phi float [ %max, %8 ], [ %max_2, %._crit_edge ]

ST_7: r [1/1] 0.00ns
:1  %r = phi i2 [ 0, %8 ], [ %r_1, %._crit_edge ]

ST_7: r_cast3 [1/1] 0.00ns
:2  %r_cast3 = zext i2 %r to i9

ST_7: exitcond [1/1] 1.36ns
:3  %exitcond = icmp eq i2 %r, -2

ST_7: empty_19 [1/1] 0.00ns
:4  %empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

ST_7: r_1 [1/1] 0.80ns
:5  %r_1 = add i2 %r, 1

ST_7: stg_86 [1/1] 0.00ns
:6  br i1 %exitcond, label %10, label %._crit_edge

ST_7: tmp1 [1/1] 1.37ns
._crit_edge:1  %tmp1 = add i9 %r_cast3, %phi_mul

ST_7: tmp4 [1/1] 1.37ns
._crit_edge:2  %tmp4 = add i9 %tmp_8_cast, %tmp1

ST_7: empty_20 [1/1] 0.00ns
:0  %empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str5, i32 %tmp_11)

ST_7: stg_90 [1/1] 0.00ns
:1  br label %7


 <State 8>: 6.38ns
ST_8: tmp4_cast [1/1] 0.00ns
._crit_edge:3  %tmp4_cast = zext i9 %tmp4 to i14

ST_8: tmp5 [1/1] 6.38ns
._crit_edge:4  %tmp5 = mul i14 %I_cast, %tmp4_cast


 <State 9>: 6.17ns
ST_9: tmp2 [1/1] 1.73ns
._crit_edge:5  %tmp2 = add i14 %tmp5, %tmp_5_cast

ST_9: i_index [1/1] 1.73ns
._crit_edge:6  %i_index = add i14 %c_cast4, %tmp2

ST_9: tmp_7 [1/1] 0.00ns
._crit_edge:7  %tmp_7 = zext i14 %i_index to i64

ST_9: input_addr [1/1] 0.00ns
._crit_edge:8  %input_addr = getelementptr [4704 x float]* %input_r, i64 0, i64 %tmp_7

ST_9: input_load [2/2] 2.71ns
._crit_edge:9  %input_load = load float* %input_addr, align 4


 <State 10>: 2.71ns
ST_10: input_load [1/2] 2.71ns
._crit_edge:9  %input_load = load float* %input_addr, align 4


 <State 11>: 6.79ns
ST_11: tmp_25 [1/1] 6.79ns
._crit_edge:23  %tmp_25 = fcmp ogt float %input_load, %max_1


 <State 12>: 5.13ns
ST_12: stg_100 [1/1] 0.00ns
._crit_edge:0  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str6) nounwind

ST_12: input_load_to_int [1/1] 0.00ns
._crit_edge:10  %input_load_to_int = bitcast float %input_load to i32

ST_12: tmp_18 [1/1] 0.00ns
._crit_edge:11  %tmp_18 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %input_load_to_int, i32 23, i32 30)

ST_12: tmp_19 [1/1] 0.00ns
._crit_edge:12  %tmp_19 = trunc i32 %input_load_to_int to i23

ST_12: max_1_to_int [1/1] 0.00ns
._crit_edge:13  %max_1_to_int = bitcast float %max_1 to i32

ST_12: tmp_20 [1/1] 0.00ns
._crit_edge:14  %tmp_20 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %max_1_to_int, i32 23, i32 30)

ST_12: tmp_21 [1/1] 0.00ns
._crit_edge:15  %tmp_21 = trunc i32 %max_1_to_int to i23

ST_12: notlhs [1/1] 2.00ns
._crit_edge:16  %notlhs = icmp ne i8 %tmp_18, -1

ST_12: notrhs [1/1] 2.39ns
._crit_edge:17  %notrhs = icmp eq i23 %tmp_19, 0

ST_12: tmp_22 [1/1] 0.00ns (grouped into LUT with out node tmp_26)
._crit_edge:18  %tmp_22 = or i1 %notrhs, %notlhs

ST_12: notlhs4 [1/1] 2.00ns
._crit_edge:19  %notlhs4 = icmp ne i8 %tmp_20, -1

ST_12: notrhs5 [1/1] 2.39ns
._crit_edge:20  %notrhs5 = icmp eq i23 %tmp_21, 0

ST_12: tmp_23 [1/1] 0.00ns (grouped into LUT with out node tmp_26)
._crit_edge:21  %tmp_23 = or i1 %notrhs5, %notlhs4

ST_12: tmp_24 [1/1] 0.00ns (grouped into LUT with out node tmp_26)
._crit_edge:22  %tmp_24 = and i1 %tmp_22, %tmp_23

ST_12: tmp_26 [1/1] 1.37ns (out node of the LUT)
._crit_edge:24  %tmp_26 = and i1 %tmp_24, %tmp_25

ST_12: max_2 [1/1] 1.37ns (out node of the LUT)
._crit_edge:25  %max_2 = select i1 %tmp_26, float %input_load, float %max_1

ST_12: stg_116 [1/1] 0.00ns
._crit_edge:26  br label %9



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ M]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ I]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
I_read            (read             ) [ 0000000000000]
M_read            (read             ) [ 0011111111111]
O                 (partselect       ) [ 0011111111111]
O_cast9_cast1     (zext             ) [ 0011111111111]
O_cast9_cast      (zext             ) [ 0011111111111]
I_cast2           (zext             ) [ 0011111111111]
I_cast            (zext             ) [ 0011111111111]
stg_20            (br               ) [ 0111111111111]
m                 (phi              ) [ 0010000000000]
phi_mul           (phi              ) [ 0010111111111]
next_mul          (add              ) [ 0111111111111]
m_cast7_cast      (zext             ) [ 0000000000000]
m_cast            (zext             ) [ 0000000000000]
tmp_1             (icmp             ) [ 0011111111111]
empty             (speclooptripcount) [ 0000000000000]
m_1               (add              ) [ 0111111111111]
stg_29            (br               ) [ 0000000000000]
stg_30            (specloopname     ) [ 0000000000000]
tmp_s             (specregionbegin  ) [ 0001111111111]
tmp_2             (mul              ) [ 0001111111111]
stg_33            (br               ) [ 0011111111111]
stg_34            (ret              ) [ 0000000000000]
x                 (phi              ) [ 0001000000000]
x_cast6           (zext             ) [ 0000111111111]
empty_16          (speclooptripcount) [ 0000000000000]
exitcond3         (icmp             ) [ 0011111111111]
x_1               (add              ) [ 0011111111111]
stg_40            (br               ) [ 0000000000000]
stg_41            (specloopname     ) [ 0000000000000]
tmp_6             (specregionbegin  ) [ 0000111111111]
tmp_5             (bitconcatenate   ) [ 0000000000000]
tmp_5_cast        (zext             ) [ 0000111111111]
stg_45            (br               ) [ 0011111111111]
empty_23          (specregionend    ) [ 0000000000000]
stg_47            (br               ) [ 0111111111111]
y                 (phi              ) [ 0000110000000]
y_cast5           (zext             ) [ 0000000000000]
exitcond2         (icmp             ) [ 0011111111111]
empty_17          (speclooptripcount) [ 0000000000000]
y_1               (add              ) [ 0011111111111]
stg_53            (br               ) [ 0000000000000]
tmp               (add              ) [ 0000000000000]
tmp_cast_cast     (zext             ) [ 0000000000000]
tmp3              (mul              ) [ 0000010000000]
empty_22          (specregionend    ) [ 0000000000000]
stg_58            (br               ) [ 0011111111111]
stg_59            (specloopname     ) [ 0000000000000]
tmp_10            (specregionbegin  ) [ 0000001111111]
o_index           (add              ) [ 0000001111111]
tmp_8             (bitconcatenate   ) [ 0000000000000]
tmp_8_cast        (zext             ) [ 0000001111111]
stg_64            (br               ) [ 0011111111111]
max               (phi              ) [ 0000001111111]
c                 (phi              ) [ 0000001000000]
c_cast4           (zext             ) [ 0000000111111]
exitcond1         (icmp             ) [ 0011111111111]
empty_18          (speclooptripcount) [ 0000000000000]
c_1               (add              ) [ 0011111111111]
stg_71            (br               ) [ 0000000000000]
stg_72            (specloopname     ) [ 0000000000000]
tmp_11            (specregionbegin  ) [ 0000000111111]
stg_74            (br               ) [ 0011111111111]
tmp_9             (zext             ) [ 0000000000000]
output_addr       (getelementptr    ) [ 0000000000000]
stg_77            (store            ) [ 0000000000000]
empty_21          (specregionend    ) [ 0000000000000]
stg_79            (br               ) [ 0011111111111]
max_1             (phi              ) [ 0011111111111]
r                 (phi              ) [ 0000000100000]
r_cast3           (zext             ) [ 0000000000000]
exitcond          (icmp             ) [ 0011111111111]
empty_19          (speclooptripcount) [ 0000000000000]
r_1               (add              ) [ 0011111111111]
stg_86            (br               ) [ 0000000000000]
tmp1              (add              ) [ 0000000000000]
tmp4              (add              ) [ 0000000010000]
empty_20          (specregionend    ) [ 0000000000000]
stg_90            (br               ) [ 0011111111111]
tmp4_cast         (zext             ) [ 0000000000000]
tmp5              (mul              ) [ 0000000001000]
tmp2              (add              ) [ 0000000000000]
i_index           (add              ) [ 0000000000000]
tmp_7             (zext             ) [ 0000000000000]
input_addr        (getelementptr    ) [ 0000000000100]
input_load        (load             ) [ 0000000000011]
tmp_25            (fcmp             ) [ 0000000000001]
stg_100           (specloopname     ) [ 0000000000000]
input_load_to_int (bitcast          ) [ 0000000000000]
tmp_18            (partselect       ) [ 0000000000000]
tmp_19            (trunc            ) [ 0000000000000]
max_1_to_int      (bitcast          ) [ 0000000000000]
tmp_20            (partselect       ) [ 0000000000000]
tmp_21            (trunc            ) [ 0000000000000]
notlhs            (icmp             ) [ 0000000000000]
notrhs            (icmp             ) [ 0000000000000]
tmp_22            (or               ) [ 0000000000000]
notlhs4           (icmp             ) [ 0000000000000]
notrhs5           (icmp             ) [ 0000000000000]
tmp_23            (or               ) [ 0000000000000]
tmp_24            (and              ) [ 0000000000000]
tmp_26            (and              ) [ 0000000000000]
max_2             (select           ) [ 0011111111111]
stg_116           (br               ) [ 0011111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="M">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="I">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="I"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="I_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="6" slack="0"/>
<pin id="80" dir="0" index="1" bw="6" slack="0"/>
<pin id="81" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="I_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="M_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="6" slack="0"/>
<pin id="86" dir="0" index="1" bw="6" slack="0"/>
<pin id="87" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="M_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="output_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="12" slack="0"/>
<pin id="94" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/6 "/>
</bind>
</comp>

<comp id="97" class="1004" name="stg_77_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="13" slack="0"/>
<pin id="99" dir="0" index="1" bw="32" slack="0"/>
<pin id="100" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_77/6 "/>
</bind>
</comp>

<comp id="102" class="1004" name="input_addr_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="14" slack="0"/>
<pin id="106" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/9 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_access_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="13" slack="0"/>
<pin id="111" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="112" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/9 "/>
</bind>
</comp>

<comp id="114" class="1005" name="m_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="5" slack="1"/>
<pin id="116" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="m (phireg) "/>
</bind>
</comp>

<comp id="118" class="1004" name="m_phi_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="1"/>
<pin id="120" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="5" slack="0"/>
<pin id="122" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m/2 "/>
</bind>
</comp>

<comp id="125" class="1005" name="phi_mul_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="9" slack="1"/>
<pin id="127" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="129" class="1004" name="phi_mul_phi_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="1"/>
<pin id="131" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="9" slack="0"/>
<pin id="133" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="137" class="1005" name="x_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="4" slack="1"/>
<pin id="139" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="x (phireg) "/>
</bind>
</comp>

<comp id="141" class="1004" name="x_phi_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="1"/>
<pin id="143" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="4" slack="0"/>
<pin id="145" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x/3 "/>
</bind>
</comp>

<comp id="148" class="1005" name="y_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="4" slack="1"/>
<pin id="150" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="y (phireg) "/>
</bind>
</comp>

<comp id="152" class="1004" name="y_phi_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="1"/>
<pin id="154" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="4" slack="0"/>
<pin id="156" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y/4 "/>
</bind>
</comp>

<comp id="160" class="1005" name="max_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="1"/>
<pin id="162" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="max_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="1"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="32" slack="1"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max/6 "/>
</bind>
</comp>

<comp id="173" class="1005" name="c_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="2" slack="1"/>
<pin id="175" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c (phireg) "/>
</bind>
</comp>

<comp id="177" class="1004" name="c_phi_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="1"/>
<pin id="179" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="2" slack="0"/>
<pin id="181" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c/6 "/>
</bind>
</comp>

<comp id="184" class="1005" name="max_1_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="1"/>
<pin id="186" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_1 (phireg) "/>
</bind>
</comp>

<comp id="188" class="1004" name="max_1_phi_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="1"/>
<pin id="190" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="32" slack="1"/>
<pin id="192" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_1/7 "/>
</bind>
</comp>

<comp id="196" class="1005" name="r_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="2" slack="1"/>
<pin id="198" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="r (phireg) "/>
</bind>
</comp>

<comp id="200" class="1004" name="r_phi_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="1"/>
<pin id="202" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="2" slack="0"/>
<pin id="204" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r/7 "/>
</bind>
</comp>

<comp id="207" class="1004" name="tmp_25_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="1"/>
<pin id="209" dir="0" index="1" bw="32" slack="4"/>
<pin id="210" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_25/11 "/>
</bind>
</comp>

<comp id="212" class="1004" name="O_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="4" slack="0"/>
<pin id="214" dir="0" index="1" bw="6" slack="0"/>
<pin id="215" dir="0" index="2" bw="1" slack="0"/>
<pin id="216" dir="0" index="3" bw="4" slack="0"/>
<pin id="217" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="O/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="O_cast9_cast1_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="4" slack="0"/>
<pin id="224" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="O_cast9_cast1/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="O_cast9_cast_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="4" slack="0"/>
<pin id="228" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="O_cast9_cast/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="I_cast2_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="6" slack="0"/>
<pin id="232" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="I_cast2/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="I_cast_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="6" slack="0"/>
<pin id="236" dir="1" index="1" bw="14" slack="7"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="I_cast/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="next_mul_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="9" slack="0"/>
<pin id="240" dir="0" index="1" bw="6" slack="1"/>
<pin id="241" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="m_cast7_cast_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="5" slack="0"/>
<pin id="245" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_cast7_cast/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="m_cast_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="5" slack="0"/>
<pin id="249" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_cast/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="tmp_1_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="5" slack="0"/>
<pin id="253" dir="0" index="1" bw="6" slack="1"/>
<pin id="254" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="m_1_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="5" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_1/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="tmp_2_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="4" slack="1"/>
<pin id="264" dir="0" index="1" bw="5" slack="0"/>
<pin id="265" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="x_cast6_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="4" slack="0"/>
<pin id="269" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="x_cast6/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="exitcond3_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="4" slack="0"/>
<pin id="273" dir="0" index="1" bw="4" slack="2"/>
<pin id="274" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="x_1_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="4" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_1/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="tmp_5_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="5" slack="0"/>
<pin id="284" dir="0" index="1" bw="4" slack="0"/>
<pin id="285" dir="0" index="2" bw="1" slack="0"/>
<pin id="286" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_5_cast_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="5" slack="0"/>
<pin id="292" dir="1" index="1" bw="14" slack="6"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_cast/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="y_cast5_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="4" slack="0"/>
<pin id="296" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="y_cast5/4 "/>
</bind>
</comp>

<comp id="298" class="1004" name="exitcond2_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="4" slack="0"/>
<pin id="300" dir="0" index="1" bw="4" slack="3"/>
<pin id="301" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/4 "/>
</bind>
</comp>

<comp id="303" class="1004" name="y_1_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="4" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_1/4 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="8" slack="2"/>
<pin id="311" dir="0" index="1" bw="4" slack="0"/>
<pin id="312" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="314" class="1004" name="tmp_cast_cast_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="8" slack="0"/>
<pin id="316" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast_cast/4 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp3_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="4" slack="3"/>
<pin id="320" dir="0" index="1" bw="8" slack="0"/>
<pin id="321" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp3/4 "/>
</bind>
</comp>

<comp id="323" class="1004" name="o_index_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="4" slack="2"/>
<pin id="325" dir="0" index="1" bw="12" slack="1"/>
<pin id="326" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="o_index/5 "/>
</bind>
</comp>

<comp id="327" class="1004" name="tmp_8_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="5" slack="0"/>
<pin id="329" dir="0" index="1" bw="4" slack="1"/>
<pin id="330" dir="0" index="2" bw="1" slack="0"/>
<pin id="331" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="335" class="1004" name="tmp_8_cast_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="5" slack="0"/>
<pin id="337" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_cast/5 "/>
</bind>
</comp>

<comp id="339" class="1004" name="c_cast4_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="2" slack="0"/>
<pin id="341" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="c_cast4/6 "/>
</bind>
</comp>

<comp id="343" class="1004" name="exitcond1_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="2" slack="0"/>
<pin id="345" dir="0" index="1" bw="2" slack="0"/>
<pin id="346" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/6 "/>
</bind>
</comp>

<comp id="349" class="1004" name="c_1_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="2" slack="0"/>
<pin id="351" dir="0" index="1" bw="1" slack="0"/>
<pin id="352" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_1/6 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp_9_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="12" slack="1"/>
<pin id="357" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9/6 "/>
</bind>
</comp>

<comp id="359" class="1004" name="r_cast3_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="2" slack="0"/>
<pin id="361" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_cast3/7 "/>
</bind>
</comp>

<comp id="363" class="1004" name="exitcond_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="2" slack="0"/>
<pin id="365" dir="0" index="1" bw="2" slack="0"/>
<pin id="366" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/7 "/>
</bind>
</comp>

<comp id="369" class="1004" name="r_1_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="2" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_1/7 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp1_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="2" slack="0"/>
<pin id="377" dir="0" index="1" bw="9" slack="5"/>
<pin id="378" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/7 "/>
</bind>
</comp>

<comp id="381" class="1004" name="tmp4_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="5" slack="2"/>
<pin id="383" dir="0" index="1" bw="9" slack="0"/>
<pin id="384" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/7 "/>
</bind>
</comp>

<comp id="386" class="1004" name="tmp4_cast_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="9" slack="1"/>
<pin id="388" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp4_cast/8 "/>
</bind>
</comp>

<comp id="389" class="1004" name="tmp5_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="6" slack="7"/>
<pin id="391" dir="0" index="1" bw="9" slack="0"/>
<pin id="392" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp5/8 "/>
</bind>
</comp>

<comp id="394" class="1004" name="tmp2_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="14" slack="1"/>
<pin id="396" dir="0" index="1" bw="5" slack="6"/>
<pin id="397" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/9 "/>
</bind>
</comp>

<comp id="398" class="1004" name="i_index_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="2" slack="3"/>
<pin id="400" dir="0" index="1" bw="14" slack="0"/>
<pin id="401" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_index/9 "/>
</bind>
</comp>

<comp id="403" class="1004" name="tmp_7_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="14" slack="0"/>
<pin id="405" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7/9 "/>
</bind>
</comp>

<comp id="408" class="1004" name="input_load_to_int_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="2"/>
<pin id="410" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="input_load_to_int/12 "/>
</bind>
</comp>

<comp id="411" class="1004" name="tmp_18_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="8" slack="0"/>
<pin id="413" dir="0" index="1" bw="32" slack="0"/>
<pin id="414" dir="0" index="2" bw="6" slack="0"/>
<pin id="415" dir="0" index="3" bw="6" slack="0"/>
<pin id="416" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_18/12 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp_19_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="32" slack="0"/>
<pin id="423" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_19/12 "/>
</bind>
</comp>

<comp id="425" class="1004" name="max_1_to_int_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="5"/>
<pin id="427" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="max_1_to_int/12 "/>
</bind>
</comp>

<comp id="429" class="1004" name="tmp_20_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="8" slack="0"/>
<pin id="431" dir="0" index="1" bw="32" slack="0"/>
<pin id="432" dir="0" index="2" bw="6" slack="0"/>
<pin id="433" dir="0" index="3" bw="6" slack="0"/>
<pin id="434" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_20/12 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp_21_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="0"/>
<pin id="441" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_21/12 "/>
</bind>
</comp>

<comp id="443" class="1004" name="notlhs_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="8" slack="0"/>
<pin id="445" dir="0" index="1" bw="1" slack="0"/>
<pin id="446" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs/12 "/>
</bind>
</comp>

<comp id="449" class="1004" name="notrhs_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="23" slack="0"/>
<pin id="451" dir="0" index="1" bw="1" slack="0"/>
<pin id="452" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/12 "/>
</bind>
</comp>

<comp id="455" class="1004" name="tmp_22_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="0"/>
<pin id="457" dir="0" index="1" bw="1" slack="0"/>
<pin id="458" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_22/12 "/>
</bind>
</comp>

<comp id="461" class="1004" name="notlhs4_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="8" slack="0"/>
<pin id="463" dir="0" index="1" bw="1" slack="0"/>
<pin id="464" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs4/12 "/>
</bind>
</comp>

<comp id="467" class="1004" name="notrhs5_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="23" slack="0"/>
<pin id="469" dir="0" index="1" bw="1" slack="0"/>
<pin id="470" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs5/12 "/>
</bind>
</comp>

<comp id="473" class="1004" name="tmp_23_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="0"/>
<pin id="475" dir="0" index="1" bw="1" slack="0"/>
<pin id="476" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_23/12 "/>
</bind>
</comp>

<comp id="479" class="1004" name="tmp_24_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="0"/>
<pin id="481" dir="0" index="1" bw="1" slack="0"/>
<pin id="482" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_24/12 "/>
</bind>
</comp>

<comp id="485" class="1004" name="tmp_26_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="0"/>
<pin id="487" dir="0" index="1" bw="1" slack="1"/>
<pin id="488" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_26/12 "/>
</bind>
</comp>

<comp id="490" class="1004" name="max_2_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="32" slack="2"/>
<pin id="493" dir="0" index="2" bw="32" slack="5"/>
<pin id="494" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_2/12 "/>
</bind>
</comp>

<comp id="497" class="1005" name="M_read_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="6" slack="1"/>
<pin id="499" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="M_read "/>
</bind>
</comp>

<comp id="502" class="1005" name="O_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="4" slack="2"/>
<pin id="504" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="O "/>
</bind>
</comp>

<comp id="508" class="1005" name="O_cast9_cast1_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="12" slack="3"/>
<pin id="510" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opset="O_cast9_cast1 "/>
</bind>
</comp>

<comp id="513" class="1005" name="O_cast9_cast_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="8" slack="1"/>
<pin id="515" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="O_cast9_cast "/>
</bind>
</comp>

<comp id="518" class="1005" name="I_cast2_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="9" slack="1"/>
<pin id="520" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="I_cast2 "/>
</bind>
</comp>

<comp id="523" class="1005" name="I_cast_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="14" slack="7"/>
<pin id="525" dir="1" index="1" bw="14" slack="7"/>
</pin_list>
<bind>
<opset="I_cast "/>
</bind>
</comp>

<comp id="528" class="1005" name="next_mul_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="9" slack="0"/>
<pin id="530" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="536" class="1005" name="m_1_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="5" slack="0"/>
<pin id="538" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="m_1 "/>
</bind>
</comp>

<comp id="541" class="1005" name="tmp_2_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="8" slack="2"/>
<pin id="543" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="546" class="1005" name="x_cast6_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="12" slack="2"/>
<pin id="548" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="x_cast6 "/>
</bind>
</comp>

<comp id="554" class="1005" name="x_1_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="4" slack="0"/>
<pin id="556" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="x_1 "/>
</bind>
</comp>

<comp id="559" class="1005" name="tmp_5_cast_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="14" slack="6"/>
<pin id="561" dir="1" index="1" bw="14" slack="6"/>
</pin_list>
<bind>
<opset="tmp_5_cast "/>
</bind>
</comp>

<comp id="567" class="1005" name="y_1_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="4" slack="0"/>
<pin id="569" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="y_1 "/>
</bind>
</comp>

<comp id="572" class="1005" name="tmp3_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="12" slack="1"/>
<pin id="574" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp3 "/>
</bind>
</comp>

<comp id="577" class="1005" name="o_index_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="12" slack="1"/>
<pin id="579" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="o_index "/>
</bind>
</comp>

<comp id="582" class="1005" name="tmp_8_cast_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="9" slack="2"/>
<pin id="584" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="tmp_8_cast "/>
</bind>
</comp>

<comp id="587" class="1005" name="c_cast4_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="14" slack="3"/>
<pin id="589" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opset="c_cast4 "/>
</bind>
</comp>

<comp id="595" class="1005" name="c_1_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="2" slack="0"/>
<pin id="597" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="c_1 "/>
</bind>
</comp>

<comp id="603" class="1005" name="r_1_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="2" slack="0"/>
<pin id="605" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="r_1 "/>
</bind>
</comp>

<comp id="608" class="1005" name="tmp4_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="9" slack="1"/>
<pin id="610" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp4 "/>
</bind>
</comp>

<comp id="613" class="1005" name="tmp5_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="14" slack="1"/>
<pin id="615" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp5 "/>
</bind>
</comp>

<comp id="618" class="1005" name="input_addr_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="13" slack="1"/>
<pin id="620" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="623" class="1005" name="input_load_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="32" slack="1"/>
<pin id="625" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="630" class="1005" name="tmp_25_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="1"/>
<pin id="632" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_25 "/>
</bind>
</comp>

<comp id="635" class="1005" name="max_2_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="32" slack="1"/>
<pin id="637" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="82"><net_src comp="8" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="8" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="26" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="90" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="26" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="102" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="117"><net_src comp="16" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="124"><net_src comp="114" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="128"><net_src comp="18" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="135"><net_src comp="125" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="136"><net_src comp="129" pin="4"/><net_sink comp="125" pin=0"/></net>

<net id="140"><net_src comp="36" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="137" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="36" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="148" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="152" pin="4"/><net_sink comp="148" pin=0"/></net>

<net id="163"><net_src comp="54" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="160" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="164" pin="4"/><net_sink comp="97" pin=1"/></net>

<net id="172"><net_src comp="164" pin="4"/><net_sink comp="160" pin=0"/></net>

<net id="176"><net_src comp="56" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="183"><net_src comp="173" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="187"><net_src comp="184" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="194"><net_src comp="160" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="188" pin="4"/><net_sink comp="184" pin=0"/></net>

<net id="199"><net_src comp="56" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="196" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="211"><net_src comp="184" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="218"><net_src comp="10" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="78" pin="2"/><net_sink comp="212" pin=1"/></net>

<net id="220"><net_src comp="12" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="221"><net_src comp="14" pin="0"/><net_sink comp="212" pin=3"/></net>

<net id="225"><net_src comp="212" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="212" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="78" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="78" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="242"><net_src comp="129" pin="4"/><net_sink comp="238" pin=0"/></net>

<net id="246"><net_src comp="118" pin="4"/><net_sink comp="243" pin=0"/></net>

<net id="250"><net_src comp="118" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="255"><net_src comp="247" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="260"><net_src comp="118" pin="4"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="28" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="243" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="270"><net_src comp="141" pin="4"/><net_sink comp="267" pin=0"/></net>

<net id="275"><net_src comp="141" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="280"><net_src comp="141" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="42" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="287"><net_src comp="46" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="141" pin="4"/><net_sink comp="282" pin=1"/></net>

<net id="289"><net_src comp="48" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="293"><net_src comp="282" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="152" pin="4"/><net_sink comp="294" pin=0"/></net>

<net id="302"><net_src comp="152" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="307"><net_src comp="152" pin="4"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="42" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="313"><net_src comp="294" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="317"><net_src comp="309" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="322"><net_src comp="314" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="332"><net_src comp="46" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="148" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="334"><net_src comp="48" pin="0"/><net_sink comp="327" pin=2"/></net>

<net id="338"><net_src comp="327" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="342"><net_src comp="177" pin="4"/><net_sink comp="339" pin=0"/></net>

<net id="347"><net_src comp="177" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="58" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="353"><net_src comp="177" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="62" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="358"><net_src comp="355" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="362"><net_src comp="200" pin="4"/><net_sink comp="359" pin=0"/></net>

<net id="367"><net_src comp="200" pin="4"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="58" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="373"><net_src comp="200" pin="4"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="62" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="379"><net_src comp="359" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="125" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="385"><net_src comp="375" pin="2"/><net_sink comp="381" pin=1"/></net>

<net id="393"><net_src comp="386" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="402"><net_src comp="394" pin="2"/><net_sink comp="398" pin=1"/></net>

<net id="406"><net_src comp="398" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="417"><net_src comp="68" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="418"><net_src comp="408" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="419"><net_src comp="70" pin="0"/><net_sink comp="411" pin=2"/></net>

<net id="420"><net_src comp="72" pin="0"/><net_sink comp="411" pin=3"/></net>

<net id="424"><net_src comp="408" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="428"><net_src comp="184" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="435"><net_src comp="68" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="436"><net_src comp="425" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="437"><net_src comp="70" pin="0"/><net_sink comp="429" pin=2"/></net>

<net id="438"><net_src comp="72" pin="0"/><net_sink comp="429" pin=3"/></net>

<net id="442"><net_src comp="425" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="447"><net_src comp="411" pin="4"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="74" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="453"><net_src comp="421" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="76" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="459"><net_src comp="449" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="443" pin="2"/><net_sink comp="455" pin=1"/></net>

<net id="465"><net_src comp="429" pin="4"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="74" pin="0"/><net_sink comp="461" pin=1"/></net>

<net id="471"><net_src comp="439" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="76" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="477"><net_src comp="467" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="461" pin="2"/><net_sink comp="473" pin=1"/></net>

<net id="483"><net_src comp="455" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="473" pin="2"/><net_sink comp="479" pin=1"/></net>

<net id="489"><net_src comp="479" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="495"><net_src comp="485" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="496"><net_src comp="184" pin="1"/><net_sink comp="490" pin=2"/></net>

<net id="500"><net_src comp="84" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="505"><net_src comp="212" pin="4"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="507"><net_src comp="502" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="511"><net_src comp="222" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="516"><net_src comp="226" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="521"><net_src comp="230" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="526"><net_src comp="234" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="531"><net_src comp="238" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="539"><net_src comp="256" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="544"><net_src comp="262" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="549"><net_src comp="267" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="557"><net_src comp="276" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="562"><net_src comp="290" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="570"><net_src comp="303" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="575"><net_src comp="318" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="580"><net_src comp="323" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="585"><net_src comp="335" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="590"><net_src comp="339" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="598"><net_src comp="349" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="606"><net_src comp="369" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="611"><net_src comp="381" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="616"><net_src comp="389" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="621"><net_src comp="102" pin="3"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="626"><net_src comp="109" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="628"><net_src comp="623" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="629"><net_src comp="623" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="633"><net_src comp="207" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="638"><net_src comp="490" pin="3"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="188" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {6 }
 - Input state : 
	Port: dut_max_pool : input_r | {9 10 }
	Port: dut_max_pool : M | {1 }
	Port: dut_max_pool : I | {1 }
  - Chain level:
	State 1
		O_cast9_cast1 : 1
		O_cast9_cast : 1
	State 2
		next_mul : 1
		m_cast7_cast : 1
		m_cast : 1
		tmp_1 : 2
		m_1 : 1
		stg_29 : 3
		tmp_2 : 2
	State 3
		x_cast6 : 1
		exitcond3 : 1
		x_1 : 1
		stg_40 : 2
		tmp_5 : 1
		tmp_5_cast : 2
	State 4
		y_cast5 : 1
		exitcond2 : 1
		y_1 : 1
		stg_53 : 2
		tmp : 2
		tmp_cast_cast : 3
		tmp3 : 4
	State 5
		tmp_8_cast : 1
	State 6
		c_cast4 : 1
		exitcond1 : 1
		c_1 : 1
		stg_71 : 2
		output_addr : 1
		stg_77 : 2
	State 7
		r_cast3 : 1
		exitcond : 1
		r_1 : 1
		stg_86 : 2
		tmp1 : 2
		tmp4 : 3
	State 8
		tmp5 : 1
	State 9
		i_index : 1
		tmp_7 : 2
		input_addr : 3
		input_load : 4
	State 10
	State 11
	State 12
		tmp_18 : 1
		tmp_19 : 1
		tmp_20 : 1
		tmp_21 : 1
		notlhs : 2
		notrhs : 2
		tmp_22 : 3
		notlhs4 : 2
		notrhs5 : 2
		tmp_23 : 3
		tmp_24 : 3
		tmp_26 : 3
		max_2 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   fcmp   |     tmp_25_fu_207    |    0    |    66   |   239   |
|----------|----------------------|---------|---------|---------|
|          |    next_mul_fu_238   |    0    |    0    |    9    |
|          |      m_1_fu_256      |    0    |    0    |    5    |
|          |      x_1_fu_276      |    0    |    0    |    4    |
|          |      y_1_fu_303      |    0    |    0    |    4    |
|          |      tmp_fu_309      |    0    |    0    |    8    |
|    add   |    o_index_fu_323    |    0    |    0    |    12   |
|          |      c_1_fu_349      |    0    |    0    |    2    |
|          |      r_1_fu_369      |    0    |    0    |    2    |
|          |      tmp1_fu_375     |    0    |    0    |   1.5   |
|          |      tmp4_fu_381     |    0    |    0    |   1.5   |
|          |      tmp2_fu_394     |    0    |    0    |   1.5   |
|          |    i_index_fu_398    |    0    |    0    |   1.5   |
|----------|----------------------|---------|---------|---------|
|  select  |     max_2_fu_490     |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|          |     tmp_1_fu_251     |    0    |    0    |    3    |
|          |   exitcond3_fu_271   |    0    |    0    |    2    |
|          |   exitcond2_fu_298   |    0    |    0    |    2    |
|          |   exitcond1_fu_343   |    0    |    0    |    1    |
|   icmp   |    exitcond_fu_363   |    0    |    0    |    1    |
|          |     notlhs_fu_443    |    0    |    0    |    3    |
|          |     notrhs_fu_449    |    0    |    0    |    8    |
|          |    notlhs4_fu_461    |    0    |    0    |    3    |
|          |    notrhs5_fu_467    |    0    |    0    |    8    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_2_fu_262     |    1    |    0    |    5    |
|    mul   |      tmp3_fu_318     |    1    |    0    |    0    |
|          |      tmp5_fu_389     |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|    or    |     tmp_22_fu_455    |    0    |    0    |    1    |
|          |     tmp_23_fu_473    |    0    |    0    |    1    |
|----------|----------------------|---------|---------|---------|
|    and   |     tmp_24_fu_479    |    0    |    0    |    1    |
|          |     tmp_26_fu_485    |    0    |    0    |    1    |
|----------|----------------------|---------|---------|---------|
|   read   |   I_read_read_fu_78  |    0    |    0    |    0    |
|          |   M_read_read_fu_84  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |       O_fu_212       |    0    |    0    |    0    |
|partselect|     tmp_18_fu_411    |    0    |    0    |    0    |
|          |     tmp_20_fu_429    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          | O_cast9_cast1_fu_222 |    0    |    0    |    0    |
|          |  O_cast9_cast_fu_226 |    0    |    0    |    0    |
|          |    I_cast2_fu_230    |    0    |    0    |    0    |
|          |     I_cast_fu_234    |    0    |    0    |    0    |
|          |  m_cast7_cast_fu_243 |    0    |    0    |    0    |
|          |     m_cast_fu_247    |    0    |    0    |    0    |
|          |    x_cast6_fu_267    |    0    |    0    |    0    |
|   zext   |   tmp_5_cast_fu_290  |    0    |    0    |    0    |
|          |    y_cast5_fu_294    |    0    |    0    |    0    |
|          | tmp_cast_cast_fu_314 |    0    |    0    |    0    |
|          |   tmp_8_cast_fu_335  |    0    |    0    |    0    |
|          |    c_cast4_fu_339    |    0    |    0    |    0    |
|          |     tmp_9_fu_355     |    0    |    0    |    0    |
|          |    r_cast3_fu_359    |    0    |    0    |    0    |
|          |   tmp4_cast_fu_386   |    0    |    0    |    0    |
|          |     tmp_7_fu_403     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|bitconcatenate|     tmp_5_fu_282     |    0    |    0    |    0    |
|          |     tmp_8_fu_327     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |     tmp_19_fu_421    |    0    |    0    |    0    |
|          |     tmp_21_fu_439    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    3    |    66   |   363   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|   I_cast2_reg_518   |    9   |
|    I_cast_reg_523   |   14   |
|    M_read_reg_497   |    6   |
|O_cast9_cast1_reg_508|   12   |
| O_cast9_cast_reg_513|    8   |
|      O_reg_502      |    4   |
|     c_1_reg_595     |    2   |
|   c_cast4_reg_587   |   14   |
|      c_reg_173      |    2   |
|  input_addr_reg_618 |   13   |
|  input_load_reg_623 |   32   |
|     m_1_reg_536     |    5   |
|      m_reg_114      |    5   |
|    max_1_reg_184    |   32   |
|    max_2_reg_635    |   32   |
|     max_reg_160     |   32   |
|   next_mul_reg_528  |    9   |
|   o_index_reg_577   |   12   |
|   phi_mul_reg_125   |    9   |
|     r_1_reg_603     |    2   |
|      r_reg_196      |    2   |
|     tmp3_reg_572    |   12   |
|     tmp4_reg_608    |    9   |
|     tmp5_reg_613    |   14   |
|    tmp_25_reg_630   |    1   |
|    tmp_2_reg_541    |    8   |
|  tmp_5_cast_reg_559 |   14   |
|  tmp_8_cast_reg_582 |    9   |
|     x_1_reg_554     |    4   |
|   x_cast6_reg_546   |   12   |
|      x_reg_137      |    4   |
|     y_1_reg_567     |    4   |
|      y_reg_148      |    4   |
+---------------------+--------+
|        Total        |   351  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_109 |  p0  |   2  |  13  |   26   ||    13   |
|  phi_mul_reg_125  |  p0  |   2  |   9  |   18   ||    9    |
|     y_reg_148     |  p0  |   2  |   4  |    8   ||    4    |
|    max_reg_160    |  p0  |   2  |  32  |   64   ||    32   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   116  ||  6.284  ||    58   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   66   |   363  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   58   |
|  Register |    -   |    -   |   351  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    6   |   417  |   421  |
+-----------+--------+--------+--------+--------+
