ARM GAS  C:\Users\Lenovo\AppData\Local\Temp\ccmr3HM9.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"tim.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_TIM1_Init,"ax",%progbits
  18              		.align	1
  19              		.global	MX_TIM1_Init
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	MX_TIM1_Init:
  25              	.LFB65:
  26              		.file 1 "Core/Src/tim.c"
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim1;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim2;
  29:Core/Src/tim.c **** TIM_HandleTypeDef htim3;
  30:Core/Src/tim.c **** 
  31:Core/Src/tim.c **** /* TIM1 init function */
  32:Core/Src/tim.c **** void MX_TIM1_Init(void)
ARM GAS  C:\Users\Lenovo\AppData\Local\Temp\ccmr3HM9.s 			page 2


  33:Core/Src/tim.c **** {
  27              		.loc 1 33 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 24
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 00B5     		push	{lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 14, -4
  35 0002 87B0     		sub	sp, sp, #28
  36              	.LCFI1:
  37              		.cfi_def_cfa_offset 32
  34:Core/Src/tim.c **** 
  35:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 0 */
  36:Core/Src/tim.c **** 
  37:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 0 */
  38:Core/Src/tim.c **** 
  39:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  38              		.loc 1 39 3 view .LVU1
  39              		.loc 1 39 26 is_stmt 0 view .LVU2
  40 0004 0023     		movs	r3, #0
  41 0006 0293     		str	r3, [sp, #8]
  42 0008 0393     		str	r3, [sp, #12]
  43 000a 0493     		str	r3, [sp, #16]
  44 000c 0593     		str	r3, [sp, #20]
  40:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  45              		.loc 1 40 3 is_stmt 1 view .LVU3
  46              		.loc 1 40 27 is_stmt 0 view .LVU4
  47 000e 0093     		str	r3, [sp]
  48 0010 0193     		str	r3, [sp, #4]
  41:Core/Src/tim.c **** 
  42:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 1 */
  43:Core/Src/tim.c **** 
  44:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 1 */
  45:Core/Src/tim.c ****   htim1.Instance = TIM1;
  49              		.loc 1 45 3 is_stmt 1 view .LVU5
  50              		.loc 1 45 18 is_stmt 0 view .LVU6
  51 0012 1648     		ldr	r0, .L9
  52 0014 164A     		ldr	r2, .L9+4
  53 0016 0260     		str	r2, [r0]
  46:Core/Src/tim.c ****   htim1.Init.Prescaler = 71;
  54              		.loc 1 46 3 is_stmt 1 view .LVU7
  55              		.loc 1 46 24 is_stmt 0 view .LVU8
  56 0018 4722     		movs	r2, #71
  57 001a 4260     		str	r2, [r0, #4]
  47:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  58              		.loc 1 47 3 is_stmt 1 view .LVU9
  59              		.loc 1 47 26 is_stmt 0 view .LVU10
  60 001c 8360     		str	r3, [r0, #8]
  48:Core/Src/tim.c ****   htim1.Init.Period = 999;
  61              		.loc 1 48 3 is_stmt 1 view .LVU11
  62              		.loc 1 48 21 is_stmt 0 view .LVU12
  63 001e 40F2E732 		movw	r2, #999
  64 0022 C260     		str	r2, [r0, #12]
  49:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  65              		.loc 1 49 3 is_stmt 1 view .LVU13
  66              		.loc 1 49 28 is_stmt 0 view .LVU14
ARM GAS  C:\Users\Lenovo\AppData\Local\Temp\ccmr3HM9.s 			page 3


  67 0024 0361     		str	r3, [r0, #16]
  50:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
  68              		.loc 1 50 3 is_stmt 1 view .LVU15
  69              		.loc 1 50 32 is_stmt 0 view .LVU16
  70 0026 4361     		str	r3, [r0, #20]
  51:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
  71              		.loc 1 51 3 is_stmt 1 view .LVU17
  72              		.loc 1 51 32 is_stmt 0 view .LVU18
  73 0028 8023     		movs	r3, #128
  74 002a 8361     		str	r3, [r0, #24]
  52:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
  75              		.loc 1 52 3 is_stmt 1 view .LVU19
  76              		.loc 1 52 7 is_stmt 0 view .LVU20
  77 002c FFF7FEFF 		bl	HAL_TIM_Base_Init
  78              	.LVL0:
  79              		.loc 1 52 6 view .LVU21
  80 0030 90B9     		cbnz	r0, .L6
  81              	.L2:
  53:Core/Src/tim.c ****   {
  54:Core/Src/tim.c ****     Error_Handler();
  55:Core/Src/tim.c ****   }
  56:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  82              		.loc 1 56 3 is_stmt 1 view .LVU22
  83              		.loc 1 56 34 is_stmt 0 view .LVU23
  84 0032 4FF48053 		mov	r3, #4096
  85 0036 0293     		str	r3, [sp, #8]
  57:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
  86              		.loc 1 57 3 is_stmt 1 view .LVU24
  87              		.loc 1 57 7 is_stmt 0 view .LVU25
  88 0038 02A9     		add	r1, sp, #8
  89 003a 0C48     		ldr	r0, .L9
  90 003c FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
  91              	.LVL1:
  92              		.loc 1 57 6 view .LVU26
  93 0040 68B9     		cbnz	r0, .L7
  94              	.L3:
  58:Core/Src/tim.c ****   {
  59:Core/Src/tim.c ****     Error_Handler();
  60:Core/Src/tim.c ****   }
  61:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  95              		.loc 1 61 3 is_stmt 1 view .LVU27
  96              		.loc 1 61 37 is_stmt 0 view .LVU28
  97 0042 0023     		movs	r3, #0
  98 0044 0093     		str	r3, [sp]
  62:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  99              		.loc 1 62 3 is_stmt 1 view .LVU29
 100              		.loc 1 62 33 is_stmt 0 view .LVU30
 101 0046 0193     		str	r3, [sp, #4]
  63:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 102              		.loc 1 63 3 is_stmt 1 view .LVU31
 103              		.loc 1 63 7 is_stmt 0 view .LVU32
 104 0048 6946     		mov	r1, sp
 105 004a 0848     		ldr	r0, .L9
 106 004c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 107              	.LVL2:
 108              		.loc 1 63 6 view .LVU33
 109 0050 40B9     		cbnz	r0, .L8
ARM GAS  C:\Users\Lenovo\AppData\Local\Temp\ccmr3HM9.s 			page 4


 110              	.L1:
  64:Core/Src/tim.c ****   {
  65:Core/Src/tim.c ****     Error_Handler();
  66:Core/Src/tim.c ****   }
  67:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 2 */
  68:Core/Src/tim.c **** 
  69:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 2 */
  70:Core/Src/tim.c **** 
  71:Core/Src/tim.c **** }
 111              		.loc 1 71 1 view .LVU34
 112 0052 07B0     		add	sp, sp, #28
 113              	.LCFI2:
 114              		.cfi_remember_state
 115              		.cfi_def_cfa_offset 4
 116              		@ sp needed
 117 0054 5DF804FB 		ldr	pc, [sp], #4
 118              	.L6:
 119              	.LCFI3:
 120              		.cfi_restore_state
  54:Core/Src/tim.c ****   }
 121              		.loc 1 54 5 is_stmt 1 view .LVU35
 122 0058 FFF7FEFF 		bl	Error_Handler
 123              	.LVL3:
 124 005c E9E7     		b	.L2
 125              	.L7:
  59:Core/Src/tim.c ****   }
 126              		.loc 1 59 5 view .LVU36
 127 005e FFF7FEFF 		bl	Error_Handler
 128              	.LVL4:
 129 0062 EEE7     		b	.L3
 130              	.L8:
  65:Core/Src/tim.c ****   }
 131              		.loc 1 65 5 view .LVU37
 132 0064 FFF7FEFF 		bl	Error_Handler
 133              	.LVL5:
 134              		.loc 1 71 1 is_stmt 0 view .LVU38
 135 0068 F3E7     		b	.L1
 136              	.L10:
 137 006a 00BF     		.align	2
 138              	.L9:
 139 006c 00000000 		.word	.LANCHOR0
 140 0070 002C0140 		.word	1073818624
 141              		.cfi_endproc
 142              	.LFE65:
 144              		.section	.text.MX_TIM2_Init,"ax",%progbits
 145              		.align	1
 146              		.global	MX_TIM2_Init
 147              		.syntax unified
 148              		.thumb
 149              		.thumb_func
 151              	MX_TIM2_Init:
 152              	.LFB66:
  72:Core/Src/tim.c **** /* TIM2 init function */
  73:Core/Src/tim.c **** void MX_TIM2_Init(void)
  74:Core/Src/tim.c **** {
 153              		.loc 1 74 1 is_stmt 1 view -0
 154              		.cfi_startproc
ARM GAS  C:\Users\Lenovo\AppData\Local\Temp\ccmr3HM9.s 			page 5


 155              		@ args = 0, pretend = 0, frame = 24
 156              		@ frame_needed = 0, uses_anonymous_args = 0
 157 0000 00B5     		push	{lr}
 158              	.LCFI4:
 159              		.cfi_def_cfa_offset 4
 160              		.cfi_offset 14, -4
 161 0002 87B0     		sub	sp, sp, #28
 162              	.LCFI5:
 163              		.cfi_def_cfa_offset 32
  75:Core/Src/tim.c **** 
  76:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 0 */
  77:Core/Src/tim.c **** 
  78:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 0 */
  79:Core/Src/tim.c **** 
  80:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 164              		.loc 1 80 3 view .LVU40
 165              		.loc 1 80 26 is_stmt 0 view .LVU41
 166 0004 0023     		movs	r3, #0
 167 0006 0293     		str	r3, [sp, #8]
 168 0008 0393     		str	r3, [sp, #12]
 169 000a 0493     		str	r3, [sp, #16]
 170 000c 0593     		str	r3, [sp, #20]
  81:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 171              		.loc 1 81 3 is_stmt 1 view .LVU42
 172              		.loc 1 81 27 is_stmt 0 view .LVU43
 173 000e 0093     		str	r3, [sp]
 174 0010 0193     		str	r3, [sp, #4]
  82:Core/Src/tim.c **** 
  83:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 1 */
  84:Core/Src/tim.c **** 
  85:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 1 */
  86:Core/Src/tim.c ****   htim2.Instance = TIM2;
 175              		.loc 1 86 3 is_stmt 1 view .LVU44
 176              		.loc 1 86 18 is_stmt 0 view .LVU45
 177 0012 1848     		ldr	r0, .L19
 178 0014 4FF08042 		mov	r2, #1073741824
 179 0018 0260     		str	r2, [r0]
  87:Core/Src/tim.c ****   htim2.Init.Prescaler = 7199;
 180              		.loc 1 87 3 is_stmt 1 view .LVU46
 181              		.loc 1 87 24 is_stmt 0 view .LVU47
 182 001a 41F61F42 		movw	r2, #7199
 183 001e 4260     		str	r2, [r0, #4]
  88:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 184              		.loc 1 88 3 is_stmt 1 view .LVU48
 185              		.loc 1 88 26 is_stmt 0 view .LVU49
 186 0020 8360     		str	r3, [r0, #8]
  89:Core/Src/tim.c ****   htim2.Init.Period = 9999;
 187              		.loc 1 89 3 is_stmt 1 view .LVU50
 188              		.loc 1 89 21 is_stmt 0 view .LVU51
 189 0022 42F20F72 		movw	r2, #9999
 190 0026 C260     		str	r2, [r0, #12]
  90:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 191              		.loc 1 90 3 is_stmt 1 view .LVU52
 192              		.loc 1 90 28 is_stmt 0 view .LVU53
 193 0028 0361     		str	r3, [r0, #16]
  91:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 194              		.loc 1 91 3 is_stmt 1 view .LVU54
ARM GAS  C:\Users\Lenovo\AppData\Local\Temp\ccmr3HM9.s 			page 6


 195              		.loc 1 91 32 is_stmt 0 view .LVU55
 196 002a 8023     		movs	r3, #128
 197 002c 8361     		str	r3, [r0, #24]
  92:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 198              		.loc 1 92 3 is_stmt 1 view .LVU56
 199              		.loc 1 92 7 is_stmt 0 view .LVU57
 200 002e FFF7FEFF 		bl	HAL_TIM_Base_Init
 201              	.LVL6:
 202              		.loc 1 92 6 view .LVU58
 203 0032 A8B9     		cbnz	r0, .L16
 204              	.L12:
  93:Core/Src/tim.c ****   {
  94:Core/Src/tim.c ****     Error_Handler();
  95:Core/Src/tim.c ****   }
  96:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 205              		.loc 1 96 3 is_stmt 1 view .LVU59
 206              		.loc 1 96 34 is_stmt 0 view .LVU60
 207 0034 4FF48053 		mov	r3, #4096
 208 0038 0293     		str	r3, [sp, #8]
  97:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 209              		.loc 1 97 3 is_stmt 1 view .LVU61
 210              		.loc 1 97 7 is_stmt 0 view .LVU62
 211 003a 02A9     		add	r1, sp, #8
 212 003c 0D48     		ldr	r0, .L19
 213 003e FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 214              	.LVL7:
 215              		.loc 1 97 6 view .LVU63
 216 0042 80B9     		cbnz	r0, .L17
 217              	.L13:
  98:Core/Src/tim.c ****   {
  99:Core/Src/tim.c ****     Error_Handler();
 100:Core/Src/tim.c ****   }
 101:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 218              		.loc 1 101 3 is_stmt 1 view .LVU64
 219              		.loc 1 101 37 is_stmt 0 view .LVU65
 220 0044 0023     		movs	r3, #0
 221 0046 0093     		str	r3, [sp]
 102:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 222              		.loc 1 102 3 is_stmt 1 view .LVU66
 223              		.loc 1 102 33 is_stmt 0 view .LVU67
 224 0048 0193     		str	r3, [sp, #4]
 103:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 225              		.loc 1 103 3 is_stmt 1 view .LVU68
 226              		.loc 1 103 7 is_stmt 0 view .LVU69
 227 004a 6946     		mov	r1, sp
 228 004c 0948     		ldr	r0, .L19
 229 004e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 230              	.LVL8:
 231              		.loc 1 103 6 view .LVU70
 232 0052 58B9     		cbnz	r0, .L18
 233              	.L14:
 104:Core/Src/tim.c ****   {
 105:Core/Src/tim.c ****     Error_Handler();
 106:Core/Src/tim.c ****   }
 107:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 2 */
 108:Core/Src/tim.c ****   HAL_TIM_Base_Start_IT(&htim2);
 234              		.loc 1 108 3 is_stmt 1 view .LVU71
ARM GAS  C:\Users\Lenovo\AppData\Local\Temp\ccmr3HM9.s 			page 7


 235 0054 0748     		ldr	r0, .L19
 236 0056 FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 237              	.LVL9:
 109:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 2 */
 110:Core/Src/tim.c **** 
 111:Core/Src/tim.c **** }
 238              		.loc 1 111 1 is_stmt 0 view .LVU72
 239 005a 07B0     		add	sp, sp, #28
 240              	.LCFI6:
 241              		.cfi_remember_state
 242              		.cfi_def_cfa_offset 4
 243              		@ sp needed
 244 005c 5DF804FB 		ldr	pc, [sp], #4
 245              	.L16:
 246              	.LCFI7:
 247              		.cfi_restore_state
  94:Core/Src/tim.c ****   }
 248              		.loc 1 94 5 is_stmt 1 view .LVU73
 249 0060 FFF7FEFF 		bl	Error_Handler
 250              	.LVL10:
 251 0064 E6E7     		b	.L12
 252              	.L17:
  99:Core/Src/tim.c ****   }
 253              		.loc 1 99 5 view .LVU74
 254 0066 FFF7FEFF 		bl	Error_Handler
 255              	.LVL11:
 256 006a EBE7     		b	.L13
 257              	.L18:
 105:Core/Src/tim.c ****   }
 258              		.loc 1 105 5 view .LVU75
 259 006c FFF7FEFF 		bl	Error_Handler
 260              	.LVL12:
 261 0070 F0E7     		b	.L14
 262              	.L20:
 263 0072 00BF     		.align	2
 264              	.L19:
 265 0074 00000000 		.word	.LANCHOR1
 266              		.cfi_endproc
 267              	.LFE66:
 269              		.section	.text.MX_TIM3_Init,"ax",%progbits
 270              		.align	1
 271              		.global	MX_TIM3_Init
 272              		.syntax unified
 273              		.thumb
 274              		.thumb_func
 276              	MX_TIM3_Init:
 277              	.LFB67:
 112:Core/Src/tim.c **** /* TIM3 init function */
 113:Core/Src/tim.c **** void MX_TIM3_Init(void)
 114:Core/Src/tim.c **** {
 278              		.loc 1 114 1 view -0
 279              		.cfi_startproc
 280              		@ args = 0, pretend = 0, frame = 24
 281              		@ frame_needed = 0, uses_anonymous_args = 0
 282 0000 00B5     		push	{lr}
 283              	.LCFI8:
 284              		.cfi_def_cfa_offset 4
ARM GAS  C:\Users\Lenovo\AppData\Local\Temp\ccmr3HM9.s 			page 8


 285              		.cfi_offset 14, -4
 286 0002 87B0     		sub	sp, sp, #28
 287              	.LCFI9:
 288              		.cfi_def_cfa_offset 32
 115:Core/Src/tim.c **** 
 116:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 0 */
 117:Core/Src/tim.c **** 
 118:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 0 */
 119:Core/Src/tim.c **** 
 120:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 289              		.loc 1 120 3 view .LVU77
 290              		.loc 1 120 26 is_stmt 0 view .LVU78
 291 0004 0023     		movs	r3, #0
 292 0006 0293     		str	r3, [sp, #8]
 293 0008 0393     		str	r3, [sp, #12]
 294 000a 0493     		str	r3, [sp, #16]
 295 000c 0593     		str	r3, [sp, #20]
 121:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 296              		.loc 1 121 3 is_stmt 1 view .LVU79
 297              		.loc 1 121 27 is_stmt 0 view .LVU80
 298 000e 0093     		str	r3, [sp]
 299 0010 0193     		str	r3, [sp, #4]
 122:Core/Src/tim.c **** 
 123:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 1 */
 124:Core/Src/tim.c **** 
 125:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 1 */
 126:Core/Src/tim.c ****   htim3.Instance = TIM3;
 300              		.loc 1 126 3 is_stmt 1 view .LVU81
 301              		.loc 1 126 18 is_stmt 0 view .LVU82
 302 0012 1548     		ldr	r0, .L29
 303 0014 154A     		ldr	r2, .L29+4
 304 0016 0260     		str	r2, [r0]
 127:Core/Src/tim.c ****   htim3.Init.Prescaler = 71;
 305              		.loc 1 127 3 is_stmt 1 view .LVU83
 306              		.loc 1 127 24 is_stmt 0 view .LVU84
 307 0018 4722     		movs	r2, #71
 308 001a 4260     		str	r2, [r0, #4]
 128:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 309              		.loc 1 128 3 is_stmt 1 view .LVU85
 310              		.loc 1 128 26 is_stmt 0 view .LVU86
 311 001c 8360     		str	r3, [r0, #8]
 129:Core/Src/tim.c ****   htim3.Init.Period = 9999;
 312              		.loc 1 129 3 is_stmt 1 view .LVU87
 313              		.loc 1 129 21 is_stmt 0 view .LVU88
 314 001e 42F20F72 		movw	r2, #9999
 315 0022 C260     		str	r2, [r0, #12]
 130:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 316              		.loc 1 130 3 is_stmt 1 view .LVU89
 317              		.loc 1 130 28 is_stmt 0 view .LVU90
 318 0024 0361     		str	r3, [r0, #16]
 131:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 319              		.loc 1 131 3 is_stmt 1 view .LVU91
 320              		.loc 1 131 32 is_stmt 0 view .LVU92
 321 0026 8023     		movs	r3, #128
 322 0028 8361     		str	r3, [r0, #24]
 132:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 323              		.loc 1 132 3 is_stmt 1 view .LVU93
ARM GAS  C:\Users\Lenovo\AppData\Local\Temp\ccmr3HM9.s 			page 9


 324              		.loc 1 132 7 is_stmt 0 view .LVU94
 325 002a FFF7FEFF 		bl	HAL_TIM_Base_Init
 326              	.LVL13:
 327              		.loc 1 132 6 view .LVU95
 328 002e 90B9     		cbnz	r0, .L26
 329              	.L22:
 133:Core/Src/tim.c ****   {
 134:Core/Src/tim.c ****     Error_Handler();
 135:Core/Src/tim.c ****   }
 136:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 330              		.loc 1 136 3 is_stmt 1 view .LVU96
 331              		.loc 1 136 34 is_stmt 0 view .LVU97
 332 0030 4FF48053 		mov	r3, #4096
 333 0034 0293     		str	r3, [sp, #8]
 137:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 334              		.loc 1 137 3 is_stmt 1 view .LVU98
 335              		.loc 1 137 7 is_stmt 0 view .LVU99
 336 0036 02A9     		add	r1, sp, #8
 337 0038 0B48     		ldr	r0, .L29
 338 003a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 339              	.LVL14:
 340              		.loc 1 137 6 view .LVU100
 341 003e 68B9     		cbnz	r0, .L27
 342              	.L23:
 138:Core/Src/tim.c ****   {
 139:Core/Src/tim.c ****     Error_Handler();
 140:Core/Src/tim.c ****   }
 141:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 343              		.loc 1 141 3 is_stmt 1 view .LVU101
 344              		.loc 1 141 37 is_stmt 0 view .LVU102
 345 0040 0023     		movs	r3, #0
 346 0042 0093     		str	r3, [sp]
 142:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 347              		.loc 1 142 3 is_stmt 1 view .LVU103
 348              		.loc 1 142 33 is_stmt 0 view .LVU104
 349 0044 0193     		str	r3, [sp, #4]
 143:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 350              		.loc 1 143 3 is_stmt 1 view .LVU105
 351              		.loc 1 143 7 is_stmt 0 view .LVU106
 352 0046 6946     		mov	r1, sp
 353 0048 0748     		ldr	r0, .L29
 354 004a FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 355              	.LVL15:
 356              		.loc 1 143 6 view .LVU107
 357 004e 40B9     		cbnz	r0, .L28
 358              	.L21:
 144:Core/Src/tim.c ****   {
 145:Core/Src/tim.c ****     Error_Handler();
 146:Core/Src/tim.c ****   }
 147:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 2 */
 148:Core/Src/tim.c **** 
 149:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 2 */
 150:Core/Src/tim.c **** 
 151:Core/Src/tim.c **** }
 359              		.loc 1 151 1 view .LVU108
 360 0050 07B0     		add	sp, sp, #28
 361              	.LCFI10:
ARM GAS  C:\Users\Lenovo\AppData\Local\Temp\ccmr3HM9.s 			page 10


 362              		.cfi_remember_state
 363              		.cfi_def_cfa_offset 4
 364              		@ sp needed
 365 0052 5DF804FB 		ldr	pc, [sp], #4
 366              	.L26:
 367              	.LCFI11:
 368              		.cfi_restore_state
 134:Core/Src/tim.c ****   }
 369              		.loc 1 134 5 is_stmt 1 view .LVU109
 370 0056 FFF7FEFF 		bl	Error_Handler
 371              	.LVL16:
 372 005a E9E7     		b	.L22
 373              	.L27:
 139:Core/Src/tim.c ****   }
 374              		.loc 1 139 5 view .LVU110
 375 005c FFF7FEFF 		bl	Error_Handler
 376              	.LVL17:
 377 0060 EEE7     		b	.L23
 378              	.L28:
 145:Core/Src/tim.c ****   }
 379              		.loc 1 145 5 view .LVU111
 380 0062 FFF7FEFF 		bl	Error_Handler
 381              	.LVL18:
 382              		.loc 1 151 1 is_stmt 0 view .LVU112
 383 0066 F3E7     		b	.L21
 384              	.L30:
 385              		.align	2
 386              	.L29:
 387 0068 00000000 		.word	.LANCHOR2
 388 006c 00040040 		.word	1073742848
 389              		.cfi_endproc
 390              	.LFE67:
 392              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 393              		.align	1
 394              		.global	HAL_TIM_Base_MspInit
 395              		.syntax unified
 396              		.thumb
 397              		.thumb_func
 399              	HAL_TIM_Base_MspInit:
 400              	.LVL19:
 401              	.LFB68:
 152:Core/Src/tim.c **** 
 153:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 154:Core/Src/tim.c **** {
 402              		.loc 1 154 1 is_stmt 1 view -0
 403              		.cfi_startproc
 404              		@ args = 0, pretend = 0, frame = 16
 405              		@ frame_needed = 0, uses_anonymous_args = 0
 406              		.loc 1 154 1 is_stmt 0 view .LVU114
 407 0000 00B5     		push	{lr}
 408              	.LCFI12:
 409              		.cfi_def_cfa_offset 4
 410              		.cfi_offset 14, -4
 411 0002 85B0     		sub	sp, sp, #20
 412              	.LCFI13:
 413              		.cfi_def_cfa_offset 24
 155:Core/Src/tim.c **** 
ARM GAS  C:\Users\Lenovo\AppData\Local\Temp\ccmr3HM9.s 			page 11


 156:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 414              		.loc 1 156 3 is_stmt 1 view .LVU115
 415              		.loc 1 156 20 is_stmt 0 view .LVU116
 416 0004 0368     		ldr	r3, [r0]
 417              		.loc 1 156 5 view .LVU117
 418 0006 1F4A     		ldr	r2, .L39
 419 0008 9342     		cmp	r3, r2
 420 000a 08D0     		beq	.L36
 157:Core/Src/tim.c ****   {
 158:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 159:Core/Src/tim.c **** 
 160:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 0 */
 161:Core/Src/tim.c ****     /* TIM1 clock enable */
 162:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 163:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 164:Core/Src/tim.c **** 
 165:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 1 */
 166:Core/Src/tim.c ****   }
 167:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM2)
 421              		.loc 1 167 8 is_stmt 1 view .LVU118
 422              		.loc 1 167 10 is_stmt 0 view .LVU119
 423 000c B3F1804F 		cmp	r3, #1073741824
 424 0010 10D0     		beq	.L37
 168:Core/Src/tim.c ****   {
 169:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 170:Core/Src/tim.c **** 
 171:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 0 */
 172:Core/Src/tim.c ****     /* TIM2 clock enable */
 173:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 174:Core/Src/tim.c **** 
 175:Core/Src/tim.c ****     /* TIM2 interrupt Init */
 176:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 177:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 178:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 179:Core/Src/tim.c **** 
 180:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 1 */
 181:Core/Src/tim.c ****   }
 182:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM3)
 425              		.loc 1 182 8 is_stmt 1 view .LVU120
 426              		.loc 1 182 10 is_stmt 0 view .LVU121
 427 0012 1D4A     		ldr	r2, .L39+4
 428 0014 9342     		cmp	r3, r2
 429 0016 21D0     		beq	.L38
 430              	.LVL20:
 431              	.L31:
 183:Core/Src/tim.c ****   {
 184:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 185:Core/Src/tim.c **** 
 186:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 0 */
 187:Core/Src/tim.c ****     /* TIM3 clock enable */
 188:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 189:Core/Src/tim.c **** 
 190:Core/Src/tim.c ****     /* TIM3 interrupt Init */
 191:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 192:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 193:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 194:Core/Src/tim.c **** 
ARM GAS  C:\Users\Lenovo\AppData\Local\Temp\ccmr3HM9.s 			page 12


 195:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 1 */
 196:Core/Src/tim.c ****   }
 197:Core/Src/tim.c **** }
 432              		.loc 1 197 1 view .LVU122
 433 0018 05B0     		add	sp, sp, #20
 434              	.LCFI14:
 435              		.cfi_remember_state
 436              		.cfi_def_cfa_offset 4
 437              		@ sp needed
 438 001a 5DF804FB 		ldr	pc, [sp], #4
 439              	.LVL21:
 440              	.L36:
 441              	.LCFI15:
 442              		.cfi_restore_state
 162:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 443              		.loc 1 162 5 is_stmt 1 view .LVU123
 444              	.LBB2:
 162:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 445              		.loc 1 162 5 view .LVU124
 162:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 446              		.loc 1 162 5 view .LVU125
 447 001e 1B4B     		ldr	r3, .L39+8
 448 0020 9A69     		ldr	r2, [r3, #24]
 449 0022 42F40062 		orr	r2, r2, #2048
 450 0026 9A61     		str	r2, [r3, #24]
 162:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 451              		.loc 1 162 5 view .LVU126
 452 0028 9B69     		ldr	r3, [r3, #24]
 453 002a 03F40063 		and	r3, r3, #2048
 454 002e 0193     		str	r3, [sp, #4]
 162:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 455              		.loc 1 162 5 view .LVU127
 456 0030 019B     		ldr	r3, [sp, #4]
 457              	.LBE2:
 162:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 458              		.loc 1 162 5 view .LVU128
 459 0032 F1E7     		b	.L31
 460              	.L37:
 173:Core/Src/tim.c **** 
 461              		.loc 1 173 5 view .LVU129
 462              	.LBB3:
 173:Core/Src/tim.c **** 
 463              		.loc 1 173 5 view .LVU130
 173:Core/Src/tim.c **** 
 464              		.loc 1 173 5 view .LVU131
 465 0034 03F50433 		add	r3, r3, #135168
 466 0038 DA69     		ldr	r2, [r3, #28]
 467 003a 42F00102 		orr	r2, r2, #1
 468 003e DA61     		str	r2, [r3, #28]
 173:Core/Src/tim.c **** 
 469              		.loc 1 173 5 view .LVU132
 470 0040 DB69     		ldr	r3, [r3, #28]
 471 0042 03F00103 		and	r3, r3, #1
 472 0046 0293     		str	r3, [sp, #8]
 173:Core/Src/tim.c **** 
 473              		.loc 1 173 5 view .LVU133
 474 0048 029B     		ldr	r3, [sp, #8]
ARM GAS  C:\Users\Lenovo\AppData\Local\Temp\ccmr3HM9.s 			page 13


 475              	.LBE3:
 173:Core/Src/tim.c **** 
 476              		.loc 1 173 5 view .LVU134
 176:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 477              		.loc 1 176 5 view .LVU135
 478 004a 0022     		movs	r2, #0
 479 004c 0521     		movs	r1, #5
 480 004e 1C20     		movs	r0, #28
 481              	.LVL22:
 176:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 482              		.loc 1 176 5 is_stmt 0 view .LVU136
 483 0050 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 484              	.LVL23:
 177:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 485              		.loc 1 177 5 is_stmt 1 view .LVU137
 486 0054 1C20     		movs	r0, #28
 487 0056 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 488              	.LVL24:
 489 005a DDE7     		b	.L31
 490              	.LVL25:
 491              	.L38:
 188:Core/Src/tim.c **** 
 492              		.loc 1 188 5 view .LVU138
 493              	.LBB4:
 188:Core/Src/tim.c **** 
 494              		.loc 1 188 5 view .LVU139
 188:Core/Src/tim.c **** 
 495              		.loc 1 188 5 view .LVU140
 496 005c 0B4B     		ldr	r3, .L39+8
 497 005e DA69     		ldr	r2, [r3, #28]
 498 0060 42F00202 		orr	r2, r2, #2
 499 0064 DA61     		str	r2, [r3, #28]
 188:Core/Src/tim.c **** 
 500              		.loc 1 188 5 view .LVU141
 501 0066 DB69     		ldr	r3, [r3, #28]
 502 0068 03F00203 		and	r3, r3, #2
 503 006c 0393     		str	r3, [sp, #12]
 188:Core/Src/tim.c **** 
 504              		.loc 1 188 5 view .LVU142
 505 006e 039B     		ldr	r3, [sp, #12]
 506              	.LBE4:
 188:Core/Src/tim.c **** 
 507              		.loc 1 188 5 view .LVU143
 191:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 508              		.loc 1 191 5 view .LVU144
 509 0070 0022     		movs	r2, #0
 510 0072 0521     		movs	r1, #5
 511 0074 1D20     		movs	r0, #29
 512              	.LVL26:
 191:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 513              		.loc 1 191 5 is_stmt 0 view .LVU145
 514 0076 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 515              	.LVL27:
 192:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 516              		.loc 1 192 5 is_stmt 1 view .LVU146
 517 007a 1D20     		movs	r0, #29
 518 007c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
ARM GAS  C:\Users\Lenovo\AppData\Local\Temp\ccmr3HM9.s 			page 14


 519              	.LVL28:
 520              		.loc 1 197 1 is_stmt 0 view .LVU147
 521 0080 CAE7     		b	.L31
 522              	.L40:
 523 0082 00BF     		.align	2
 524              	.L39:
 525 0084 002C0140 		.word	1073818624
 526 0088 00040040 		.word	1073742848
 527 008c 00100240 		.word	1073876992
 528              		.cfi_endproc
 529              	.LFE68:
 531              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 532              		.align	1
 533              		.global	HAL_TIM_Base_MspDeInit
 534              		.syntax unified
 535              		.thumb
 536              		.thumb_func
 538              	HAL_TIM_Base_MspDeInit:
 539              	.LVL29:
 540              	.LFB69:
 198:Core/Src/tim.c **** 
 199:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 200:Core/Src/tim.c **** {
 541              		.loc 1 200 1 is_stmt 1 view -0
 542              		.cfi_startproc
 543              		@ args = 0, pretend = 0, frame = 0
 544              		@ frame_needed = 0, uses_anonymous_args = 0
 545              		.loc 1 200 1 is_stmt 0 view .LVU149
 546 0000 08B5     		push	{r3, lr}
 547              	.LCFI16:
 548              		.cfi_def_cfa_offset 8
 549              		.cfi_offset 3, -8
 550              		.cfi_offset 14, -4
 201:Core/Src/tim.c **** 
 202:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 551              		.loc 1 202 3 is_stmt 1 view .LVU150
 552              		.loc 1 202 20 is_stmt 0 view .LVU151
 553 0002 0368     		ldr	r3, [r0]
 554              		.loc 1 202 5 view .LVU152
 555 0004 114A     		ldr	r2, .L49
 556 0006 9342     		cmp	r3, r2
 557 0008 06D0     		beq	.L46
 203:Core/Src/tim.c ****   {
 204:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 205:Core/Src/tim.c **** 
 206:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 207:Core/Src/tim.c ****     /* Peripheral clock disable */
 208:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 209:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 210:Core/Src/tim.c **** 
 211:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 212:Core/Src/tim.c ****   }
 213:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM2)
 558              		.loc 1 213 8 is_stmt 1 view .LVU153
 559              		.loc 1 213 10 is_stmt 0 view .LVU154
 560 000a B3F1804F 		cmp	r3, #1073741824
 561 000e 0AD0     		beq	.L47
ARM GAS  C:\Users\Lenovo\AppData\Local\Temp\ccmr3HM9.s 			page 15


 214:Core/Src/tim.c ****   {
 215:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 216:Core/Src/tim.c **** 
 217:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 218:Core/Src/tim.c ****     /* Peripheral clock disable */
 219:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 220:Core/Src/tim.c **** 
 221:Core/Src/tim.c ****     /* TIM2 interrupt Deinit */
 222:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM2_IRQn);
 223:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 224:Core/Src/tim.c **** 
 225:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 226:Core/Src/tim.c ****   }
 227:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM3)
 562              		.loc 1 227 8 is_stmt 1 view .LVU155
 563              		.loc 1 227 10 is_stmt 0 view .LVU156
 564 0010 0F4A     		ldr	r2, .L49+4
 565 0012 9342     		cmp	r3, r2
 566 0014 10D0     		beq	.L48
 567              	.LVL30:
 568              	.L41:
 228:Core/Src/tim.c ****   {
 229:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 230:Core/Src/tim.c **** 
 231:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 232:Core/Src/tim.c ****     /* Peripheral clock disable */
 233:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 234:Core/Src/tim.c **** 
 235:Core/Src/tim.c ****     /* TIM3 interrupt Deinit */
 236:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM3_IRQn);
 237:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 238:Core/Src/tim.c **** 
 239:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 240:Core/Src/tim.c ****   }
 241:Core/Src/tim.c **** }
 569              		.loc 1 241 1 view .LVU157
 570 0016 08BD     		pop	{r3, pc}
 571              	.LVL31:
 572              	.L46:
 208:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 573              		.loc 1 208 5 is_stmt 1 view .LVU158
 574 0018 02F56442 		add	r2, r2, #58368
 575 001c 9369     		ldr	r3, [r2, #24]
 576 001e 23F40063 		bic	r3, r3, #2048
 577 0022 9361     		str	r3, [r2, #24]
 578 0024 F7E7     		b	.L41
 579              	.L47:
 219:Core/Src/tim.c **** 
 580              		.loc 1 219 5 view .LVU159
 581 0026 0B4A     		ldr	r2, .L49+8
 582 0028 D369     		ldr	r3, [r2, #28]
 583 002a 23F00103 		bic	r3, r3, #1
 584 002e D361     		str	r3, [r2, #28]
 222:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 585              		.loc 1 222 5 view .LVU160
 586 0030 1C20     		movs	r0, #28
 587              	.LVL32:
ARM GAS  C:\Users\Lenovo\AppData\Local\Temp\ccmr3HM9.s 			page 16


 222:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 588              		.loc 1 222 5 is_stmt 0 view .LVU161
 589 0032 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 590              	.LVL33:
 591 0036 EEE7     		b	.L41
 592              	.LVL34:
 593              	.L48:
 233:Core/Src/tim.c **** 
 594              		.loc 1 233 5 is_stmt 1 view .LVU162
 595 0038 02F50332 		add	r2, r2, #134144
 596 003c D369     		ldr	r3, [r2, #28]
 597 003e 23F00203 		bic	r3, r3, #2
 598 0042 D361     		str	r3, [r2, #28]
 236:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 599              		.loc 1 236 5 view .LVU163
 600 0044 1D20     		movs	r0, #29
 601              	.LVL35:
 236:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 602              		.loc 1 236 5 is_stmt 0 view .LVU164
 603 0046 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 604              	.LVL36:
 605              		.loc 1 241 1 view .LVU165
 606 004a E4E7     		b	.L41
 607              	.L50:
 608              		.align	2
 609              	.L49:
 610 004c 002C0140 		.word	1073818624
 611 0050 00040040 		.word	1073742848
 612 0054 00100240 		.word	1073876992
 613              		.cfi_endproc
 614              	.LFE69:
 616              		.global	htim3
 617              		.global	htim2
 618              		.global	htim1
 619              		.section	.bss.htim1,"aw",%nobits
 620              		.align	2
 621              		.set	.LANCHOR0,. + 0
 624              	htim1:
 625 0000 00000000 		.space	72
 625      00000000 
 625      00000000 
 625      00000000 
 625      00000000 
 626              		.section	.bss.htim2,"aw",%nobits
 627              		.align	2
 628              		.set	.LANCHOR1,. + 0
 631              	htim2:
 632 0000 00000000 		.space	72
 632      00000000 
 632      00000000 
 632      00000000 
 632      00000000 
 633              		.section	.bss.htim3,"aw",%nobits
 634              		.align	2
 635              		.set	.LANCHOR2,. + 0
 638              	htim3:
 639 0000 00000000 		.space	72
ARM GAS  C:\Users\Lenovo\AppData\Local\Temp\ccmr3HM9.s 			page 17


 639      00000000 
 639      00000000 
 639      00000000 
 639      00000000 
 640              		.text
 641              	.Letext0:
 642              		.file 2 "d:\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\machine\\_default_typ
 643              		.file 3 "d:\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\sys\\_stdint.h"
 644              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 645              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 646              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 647              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 648              		.file 8 "Core/Inc/tim.h"
 649              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
 650              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim_ex.h"
 651              		.file 11 "Core/Inc/main.h"
ARM GAS  C:\Users\Lenovo\AppData\Local\Temp\ccmr3HM9.s 			page 18


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
C:\Users\Lenovo\AppData\Local\Temp\ccmr3HM9.s:18     .text.MX_TIM1_Init:00000000 $t
C:\Users\Lenovo\AppData\Local\Temp\ccmr3HM9.s:24     .text.MX_TIM1_Init:00000000 MX_TIM1_Init
C:\Users\Lenovo\AppData\Local\Temp\ccmr3HM9.s:139    .text.MX_TIM1_Init:0000006c $d
C:\Users\Lenovo\AppData\Local\Temp\ccmr3HM9.s:145    .text.MX_TIM2_Init:00000000 $t
C:\Users\Lenovo\AppData\Local\Temp\ccmr3HM9.s:151    .text.MX_TIM2_Init:00000000 MX_TIM2_Init
C:\Users\Lenovo\AppData\Local\Temp\ccmr3HM9.s:265    .text.MX_TIM2_Init:00000074 $d
C:\Users\Lenovo\AppData\Local\Temp\ccmr3HM9.s:270    .text.MX_TIM3_Init:00000000 $t
C:\Users\Lenovo\AppData\Local\Temp\ccmr3HM9.s:276    .text.MX_TIM3_Init:00000000 MX_TIM3_Init
C:\Users\Lenovo\AppData\Local\Temp\ccmr3HM9.s:387    .text.MX_TIM3_Init:00000068 $d
C:\Users\Lenovo\AppData\Local\Temp\ccmr3HM9.s:393    .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\Lenovo\AppData\Local\Temp\ccmr3HM9.s:399    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\Lenovo\AppData\Local\Temp\ccmr3HM9.s:525    .text.HAL_TIM_Base_MspInit:00000084 $d
C:\Users\Lenovo\AppData\Local\Temp\ccmr3HM9.s:532    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\Lenovo\AppData\Local\Temp\ccmr3HM9.s:538    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\Lenovo\AppData\Local\Temp\ccmr3HM9.s:610    .text.HAL_TIM_Base_MspDeInit:0000004c $d
C:\Users\Lenovo\AppData\Local\Temp\ccmr3HM9.s:638    .bss.htim3:00000000 htim3
C:\Users\Lenovo\AppData\Local\Temp\ccmr3HM9.s:631    .bss.htim2:00000000 htim2
C:\Users\Lenovo\AppData\Local\Temp\ccmr3HM9.s:624    .bss.htim1:00000000 htim1
C:\Users\Lenovo\AppData\Local\Temp\ccmr3HM9.s:620    .bss.htim1:00000000 $d
C:\Users\Lenovo\AppData\Local\Temp\ccmr3HM9.s:627    .bss.htim2:00000000 $d
C:\Users\Lenovo\AppData\Local\Temp\ccmr3HM9.s:634    .bss.htim3:00000000 $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
HAL_TIM_Base_Start_IT
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
