{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 10 19:13:38 2013 " "Info: Processing started: Tue Dec 10 19:13:38 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project2 -c Project2 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Project2 -c Project2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "7SegWithH.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file 7SegWithH.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SEVEN_SEG_WITH_DISP-BEHAVIORAL " "Info: Found design unit 1: SEVEN_SEG_WITH_DISP-BEHAVIORAL" {  } { { "7SegWithH.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project2/7SegWithH.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SEVEN_SEG_WITH_DISP " "Info: Found entity 1: SEVEN_SEG_WITH_DISP" {  } { { "7SegWithH.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project2/7SegWithH.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LOOKUP_TABLE_CONV.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file LOOKUP_TABLE_CONV.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LOOKUP_TABLE_CONV-BEHAVIORAL " "Info: Found design unit 1: LOOKUP_TABLE_CONV-BEHAVIORAL" {  } { { "LOOKUP_TABLE_CONV.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project2/LOOKUP_TABLE_CONV.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LOOKUP_TABLE_CONV " "Info: Found entity 1: LOOKUP_TABLE_CONV" {  } { { "LOOKUP_TABLE_CONV.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project2/LOOKUP_TABLE_CONV.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Project2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Project2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Project2 " "Info: Found entity 1: Project2" {  } { { "Project2.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_Project2/Project2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Project2 " "Info: Elaborating entity \"Project2\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEVEN_SEG_WITH_DISP SEVEN_SEG_WITH_DISP:inst1 " "Info: Elaborating entity \"SEVEN_SEG_WITH_DISP\" for hierarchy \"SEVEN_SEG_WITH_DISP:inst1\"" {  } { { "Project2.bdf" "inst1" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_Project2/Project2.bdf" { { -16 448 600 80 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOOKUP_TABLE_CONV LOOKUP_TABLE_CONV:inst " "Info: Elaborating entity \"LOOKUP_TABLE_CONV\" for hierarchy \"LOOKUP_TABLE_CONV:inst\"" {  } { { "Project2.bdf" "inst" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_Project2/Project2.bdf" { { 40 152 328 136 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "OUT1\[1\] VCC " "Warning (13410): Pin \"OUT1\[1\]\" is stuck at VCC" {  } { { "Project2.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_Project2/Project2.bdf" { { 8 632 808 24 "OUT1\[8..1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "OUT2\[1\] VCC " "Warning (13410): Pin \"OUT2\[1\]\" is stuck at VCC" {  } { { "Project2.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_Project2/Project2.bdf" { { 120 632 808 136 "OUT2\[8..1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "137 " "Info: Implemented 137 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Info: Implemented 8 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Info: Implemented 16 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "113 " "Info: Implemented 113 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "230 " "Info: Peak virtual memory: 230 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 10 19:13:40 2013 " "Info: Processing ended: Tue Dec 10 19:13:40 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 10 19:13:41 2013 " "Info: Processing started: Tue Dec 10 19:13:41 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Project2 -c Project2 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Project2 -c Project2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Project2 EPF10K70RC240-4 " "Info: Selected device EPF10K70RC240-4 for design \"Project2\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "SignalProbe " "Warning: Feature SignalProbe is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tsu " "Info: Not setting a global tsu requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tco " "Info: Not setting a global tco requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tpd " "Info: Not setting a global tpd requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Info" "IF10KE_F10KE_WIRE_LUT_INSERTED" "0 " "Info: Inserted 0 logic cells in first fitting attempt" {  } {  } 0 0 "Inserted %1!d! logic cells in first fitting attempt" 0 0 "" 0 -1}
{ "Info" "IFIT_FIT_ATTEMPT" "1 Tue Dec 10 2013 19:13:41 " "Info: Started fitting attempt 1 on Tue Dec 10 2013 at 19:13:41" {  } {  } 0 0 "Started fitting attempt %1!d! on %2!s! at %3!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1  Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "211 " "Info: Peak virtual memory: 211 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 10 19:13:44 2013 " "Info: Processing ended: Tue Dec 10 19:13:44 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 10 19:13:45 2013 " "Info: Processing started: Tue Dec 10 19:13:45 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Project2 -c Project2 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Project2 -c Project2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 10 19:13:46 2013 " "Info: Processing ended: Tue Dec 10 19:13:46 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 10 19:13:46 2013 " "Info: Processing started: Tue Dec 10 19:13:46 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Project2 -c Project2 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Project2 -c Project2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "INP_Y\[1\] OUT1\[7\] 57.000 ns Longest " "Info: Longest tpd from source pin \"INP_Y\[1\]\" to destination pin \"OUT1\[7\]\" is 57.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns INP_Y\[1\] 1 PIN PIN_33 47 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_33; Fanout = 47; PIN Node = 'INP_Y\[1\]'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { INP_Y[1] } "NODE_NAME" } } { "Project2.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_Project2/Project2.bdf" { { 64 -56 112 80 "INP_Y\[8..1\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(11.400 ns) + CELL(2.400 ns) 24.100 ns LOOKUP_TABLE_CONV:inst\|Mux0~0 2 COMB LC3_C31 2 " "Info: 2: + IC(11.400 ns) + CELL(2.400 ns) = 24.100 ns; Loc. = LC3_C31; Fanout = 2; COMB Node = 'LOOKUP_TABLE_CONV:inst\|Mux0~0'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.800 ns" { INP_Y[1] LOOKUP_TABLE_CONV:inst|Mux0~0 } "NODE_NAME" } } { "LOOKUP_TABLE_CONV.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project2/LOOKUP_TABLE_CONV.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.400 ns) + CELL(2.700 ns) 30.200 ns LOOKUP_TABLE_CONV:inst\|Mux2~8 3 COMB LC4_C51 1 " "Info: 3: + IC(3.400 ns) + CELL(2.700 ns) = 30.200 ns; Loc. = LC4_C51; Fanout = 1; COMB Node = 'LOOKUP_TABLE_CONV:inst\|Mux2~8'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.100 ns" { LOOKUP_TABLE_CONV:inst|Mux0~0 LOOKUP_TABLE_CONV:inst|Mux2~8 } "NODE_NAME" } } { "LOOKUP_TABLE_CONV.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project2/LOOKUP_TABLE_CONV.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 33.400 ns LOOKUP_TABLE_CONV:inst\|Mux2~9 4 COMB LC1_C51 2 " "Info: 4: + IC(0.500 ns) + CELL(2.700 ns) = 33.400 ns; Loc. = LC1_C51; Fanout = 2; COMB Node = 'LOOKUP_TABLE_CONV:inst\|Mux2~9'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { LOOKUP_TABLE_CONV:inst|Mux2~8 LOOKUP_TABLE_CONV:inst|Mux2~9 } "NODE_NAME" } } { "LOOKUP_TABLE_CONV.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project2/LOOKUP_TABLE_CONV.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.800 ns) + CELL(2.700 ns) 40.900 ns LOOKUP_TABLE_CONV:inst\|Mux2~11 5 COMB LC4_A37 1 " "Info: 5: + IC(4.800 ns) + CELL(2.700 ns) = 40.900 ns; Loc. = LC4_A37; Fanout = 1; COMB Node = 'LOOKUP_TABLE_CONV:inst\|Mux2~11'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.500 ns" { LOOKUP_TABLE_CONV:inst|Mux2~9 LOOKUP_TABLE_CONV:inst|Mux2~11 } "NODE_NAME" } } { "LOOKUP_TABLE_CONV.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project2/LOOKUP_TABLE_CONV.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 44.100 ns SEVEN_SEG_WITH_DISP:inst1\|Mux1~0 6 COMB LC3_A37 2 " "Info: 6: + IC(0.500 ns) + CELL(2.700 ns) = 44.100 ns; Loc. = LC3_A37; Fanout = 2; COMB Node = 'SEVEN_SEG_WITH_DISP:inst1\|Mux1~0'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { LOOKUP_TABLE_CONV:inst|Mux2~11 SEVEN_SEG_WITH_DISP:inst1|Mux1~0 } "NODE_NAME" } } { "7SegWithH.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project2/7SegWithH.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.400 ns) 49.300 ns SEVEN_SEG_WITH_DISP:inst1\|Mux1~1 7 COMB LC3_A29 1 " "Info: 7: + IC(2.800 ns) + CELL(2.400 ns) = 49.300 ns; Loc. = LC3_A29; Fanout = 1; COMB Node = 'SEVEN_SEG_WITH_DISP:inst1\|Mux1~1'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { SEVEN_SEG_WITH_DISP:inst1|Mux1~0 SEVEN_SEG_WITH_DISP:inst1|Mux1~1 } "NODE_NAME" } } { "7SegWithH.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project2/7SegWithH.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(5.000 ns) 57.000 ns OUT1\[7\] 8 PIN PIN_7 0 " "Info: 8: + IC(2.700 ns) + CELL(5.000 ns) = 57.000 ns; Loc. = PIN_7; Fanout = 0; PIN Node = 'OUT1\[7\]'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.700 ns" { SEVEN_SEG_WITH_DISP:inst1|Mux1~1 OUT1[7] } "NODE_NAME" } } { "Project2.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_Project2/Project2.bdf" { { 8 632 808 24 "OUT1\[8..1\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "30.900 ns ( 54.21 % ) " "Info: Total cell delay = 30.900 ns ( 54.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "26.100 ns ( 45.79 % ) " "Info: Total interconnect delay = 26.100 ns ( 45.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "57.000 ns" { INP_Y[1] LOOKUP_TABLE_CONV:inst|Mux0~0 LOOKUP_TABLE_CONV:inst|Mux2~8 LOOKUP_TABLE_CONV:inst|Mux2~9 LOOKUP_TABLE_CONV:inst|Mux2~11 SEVEN_SEG_WITH_DISP:inst1|Mux1~0 SEVEN_SEG_WITH_DISP:inst1|Mux1~1 OUT1[7] } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "57.000 ns" { INP_Y[1] {} INP_Y[1]~out {} LOOKUP_TABLE_CONV:inst|Mux0~0 {} LOOKUP_TABLE_CONV:inst|Mux2~8 {} LOOKUP_TABLE_CONV:inst|Mux2~9 {} LOOKUP_TABLE_CONV:inst|Mux2~11 {} SEVEN_SEG_WITH_DISP:inst1|Mux1~0 {} SEVEN_SEG_WITH_DISP:inst1|Mux1~1 {} OUT1[7] {} } { 0.000ns 0.000ns 11.400ns 3.400ns 0.500ns 4.800ns 0.500ns 2.800ns 2.700ns } { 0.000ns 10.300ns 2.400ns 2.700ns 2.700ns 2.700ns 2.700ns 2.400ns 5.000ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "173 " "Info: Peak virtual memory: 173 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 10 19:13:47 2013 " "Info: Processing ended: Tue Dec 10 19:13:47 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 4 s " "Info: Quartus II Full Compilation was successful. 0 errors, 4 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
