# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../Leds.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Leds.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" --include "/opt/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../Leds.ip_user_files/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../../Leds.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../../Leds.ip_user_files/bd/design_1/ipshared/1b47/DAC16bits.v" \
"../../../../Leds.ip_user_files/bd/design_1/ip/design_1_interface_DAC8551_1_0/sim/design_1_interface_DAC8551_1_0.v" \
"../../../../Leds.ip_user_files/bd/design_1/ipshared/bdf7/src/EchantilloneurRAM_2.v" \
"../../../../Leds.ip_user_files/bd/design_1/ipshared/bdf7/src/FIRRAM_3.v" \
"../../../../Leds.ip_user_files/bd/design_1/ipshared/bdf7/src/FIR_RAM_v1_0_S00_AXI.v" \
"../../../../Leds.ip_user_files/bd/design_1/ipshared/bdf7/src/FIR_RAM_v1_0.v" \
"../../../../Leds.ip_user_files/bd/design_1/ip/design_1_FIR_0_0/sim/design_1_FIR_0_0.v" \
"../../../../Leds.ip_user_files/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
