$date
  Fri Mar 27 08:18:10 2020
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module tristate_tb $end
$var reg 4 ! a[3:0] $end
$var reg 1 " en $end
$var reg 4 # y[3:0] $end
$scope module dut $end
$var reg 4 $ a[3:0] $end
$var reg 1 % en $end
$var reg 4 & y[3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b0000 !
0"
bZZZZ #
b0000 $
0%
bZZZZ &
#50000000
1"
b0000 #
1%
b0000 &
#100000000
b1010 !
b1010 #
b1010 $
b1010 &
#150000000
