// Seed: 2453606920
module module_0;
  wire id_1;
  ;
  wire id_2 = id_2;
endmodule
module module_1 #(
    parameter id_5 = 32'd5
) (
    id_1,
    id_2,
    id_3,
    id_4[id_5 :-1'b0-id_5],
    _id_5
);
  input wire _id_5;
  input logic [7:0] id_4;
  input wire id_3;
  inout supply0 id_2;
  inout supply1 id_1;
  assign id_2 = 1;
  assign id_2 = -1;
  xor primCall (id_1, id_2, id_3, id_4, id_6);
  id_6(
      id_2, -1'b0, id_6, -1 + id_1, -1, -1 & -1, 1
  );
  assign id_1 = id_4 - id_5 + -1'b0;
  module_0 modCall_1 ();
  assign id_1 = id_1;
endmodule
