

================================================================
== Vitis HLS Report for 'backProp_8_4_10_s'
================================================================
* Date:           Sat Apr 12 12:19:10 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        top
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.996 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      167|      167|  1.670 us|  1.670 us|  167|  167|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+
        |                                                                      |                                                           |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                   |
        |                               Instance                               |                           Module                          |   min   |   max   |    min    |    max    | min | max |                      Type                     |
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+
        |grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172   |backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2   |       42|       42|   0.420 us|   0.420 us|   41|   41|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186  |backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33  |       66|       66|   0.660 us|   0.660 us|   65|   65|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212   |backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3   |       82|       82|   0.820 us|   0.820 us|   81|   81|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_fu_227                  |backProp_8_4_10_Pipeline_VITIS_LOOP_190_1                  |        6|        6|  60.000 ns|  60.000 ns|    5|    5|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_fu_247                   |backProp_8_4_10_Pipeline_VITIS_LOOP_31_1                   |        6|        6|  60.000 ns|  60.000 ns|    5|    5|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259                  |backProp_8_4_10_Pipeline_VITIS_LOOP_208_3                  |        6|        6|  60.000 ns|  60.000 ns|    5|    5|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      4|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    7|     388|   1263|    -|
|Memory           |        0|    -|      25|     16|    0|
|Multiplexer      |        -|    -|       0|    246|    -|
|Register         |        -|    -|      14|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    7|     427|   1529|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-----+-----+-----+
    |                               Instance                               |                           Module                          | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_fu_227                  |backProp_8_4_10_Pipeline_VITIS_LOOP_190_1                  |        0|   0|  105|  157|    0|
    |grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259                  |backProp_8_4_10_Pipeline_VITIS_LOOP_208_3                  |        0|   1|   33|  263|    0|
    |grp_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_fu_247                   |backProp_8_4_10_Pipeline_VITIS_LOOP_31_1                   |        0|   0|    9|  120|    0|
    |grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172   |backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2   |        0|   0|   24|  187|    0|
    |grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212   |backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3   |        0|   3|   57|  241|    0|
    |grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186  |backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33  |        0|   3|  160|  295|    0|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                 |                                                           |        0|   7|  388| 1263|    0|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------+---------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory    |                    Module                   | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+---------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |w_l_plus1_T_U  |backProp_8_4_10_s_w_l_plus1_T_RAM_AUTO_1R1W  |        0|  25|  16|    0|    40|   25|     1|         1000|
    +---------------+---------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total          |                                             |        0|  25|  16|    0|    40|   25|     1|         1000|
    +---------------+---------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state2_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state4_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|   4|           2|           2|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |agg_result_0_o         |  20|          4|   25|        100|
    |agg_result_0_o_ap_vld  |  20|          4|    1|          4|
    |agg_result_1_o         |  20|          4|   25|        100|
    |agg_result_1_o_ap_vld  |  20|          4|    1|          4|
    |agg_result_2_o         |  20|          4|   25|        100|
    |agg_result_2_o_ap_vld  |  20|          4|    1|          4|
    |agg_result_3_o         |  20|          4|   25|        100|
    |agg_result_3_o_ap_vld  |  20|          4|    1|          4|
    |ap_NS_fsm              |  49|          9|    1|          9|
    |w_l_plus1_T_address0   |  14|          3|    6|         18|
    |w_l_plus1_T_ce0        |  14|          3|    1|          3|
    |w_l_plus1_T_we0        |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 246|         49|  113|        448|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                        Name                                       | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                          |  8|   0|    8|          0|
    |grp_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_fu_227_ap_start_reg                  |  1|   0|    1|          0|
    |grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_ap_start_reg                  |  1|   0|    1|          0|
    |grp_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_fu_247_ap_start_reg                   |  1|   0|    1|          0|
    |grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_ap_start_reg   |  1|   0|    1|          0|
    |grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_ap_start_reg  |  1|   0|    1|          0|
    |grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_ap_start_reg   |  1|   0|    1|          0|
    +-----------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                              | 14|   0|   14|          0|
    +-----------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  backProp<8, 4, 10>|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  backProp<8, 4, 10>|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  backProp<8, 4, 10>|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  backProp<8, 4, 10>|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  backProp<8, 4, 10>|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  backProp<8, 4, 10>|  return value|
|agg_result_0_i         |   in|   25|     ap_ovld|        agg_result_0|       pointer|
|agg_result_0_o         |  out|   25|     ap_ovld|        agg_result_0|       pointer|
|agg_result_0_o_ap_vld  |  out|    1|     ap_ovld|        agg_result_0|       pointer|
|agg_result_1_i         |   in|   25|     ap_ovld|        agg_result_1|       pointer|
|agg_result_1_o         |  out|   25|     ap_ovld|        agg_result_1|       pointer|
|agg_result_1_o_ap_vld  |  out|    1|     ap_ovld|        agg_result_1|       pointer|
|agg_result_2_i         |   in|   25|     ap_ovld|        agg_result_2|       pointer|
|agg_result_2_o         |  out|   25|     ap_ovld|        agg_result_2|       pointer|
|agg_result_2_o_ap_vld  |  out|    1|     ap_ovld|        agg_result_2|       pointer|
|agg_result_3_i         |   in|   25|     ap_ovld|        agg_result_3|       pointer|
|agg_result_3_o         |  out|   25|     ap_ovld|        agg_result_3|       pointer|
|agg_result_3_o_ap_vld  |  out|    1|     ap_ovld|        agg_result_3|       pointer|
|w_l_plus1_0_address0   |  out|    4|   ap_memory|         w_l_plus1_0|         array|
|w_l_plus1_0_ce0        |  out|    1|   ap_memory|         w_l_plus1_0|         array|
|w_l_plus1_0_q0         |   in|   25|   ap_memory|         w_l_plus1_0|         array|
|w_l_plus1_1_address0   |  out|    4|   ap_memory|         w_l_plus1_1|         array|
|w_l_plus1_1_ce0        |  out|    1|   ap_memory|         w_l_plus1_1|         array|
|w_l_plus1_1_q0         |   in|   25|   ap_memory|         w_l_plus1_1|         array|
|w_l_plus1_2_address0   |  out|    4|   ap_memory|         w_l_plus1_2|         array|
|w_l_plus1_2_ce0        |  out|    1|   ap_memory|         w_l_plus1_2|         array|
|w_l_plus1_2_q0         |   in|   25|   ap_memory|         w_l_plus1_2|         array|
|w_l_plus1_3_address0   |  out|    4|   ap_memory|         w_l_plus1_3|         array|
|w_l_plus1_3_ce0        |  out|    1|   ap_memory|         w_l_plus1_3|         array|
|w_l_plus1_3_q0         |   in|   25|   ap_memory|         w_l_plus1_3|         array|
|d_l_plus1_0_address0   |  out|    4|   ap_memory|         d_l_plus1_0|         array|
|d_l_plus1_0_ce0        |  out|    1|   ap_memory|         d_l_plus1_0|         array|
|d_l_plus1_0_q0         |   in|   25|   ap_memory|         d_l_plus1_0|         array|
|input_0_address0       |  out|    3|   ap_memory|             input_0|         array|
|input_0_ce0            |  out|    1|   ap_memory|             input_0|         array|
|input_0_q0             |   in|   24|   ap_memory|             input_0|         array|
|weights_0_address0     |  out|    2|   ap_memory|           weights_0|         array|
|weights_0_ce0          |  out|    1|   ap_memory|           weights_0|         array|
|weights_0_q0           |   in|   25|   ap_memory|           weights_0|         array|
|weights_1_address0     |  out|    2|   ap_memory|           weights_1|         array|
|weights_1_ce0          |  out|    1|   ap_memory|           weights_1|         array|
|weights_1_q0           |   in|   25|   ap_memory|           weights_1|         array|
|weights_2_address0     |  out|    2|   ap_memory|           weights_2|         array|
|weights_2_ce0          |  out|    1|   ap_memory|           weights_2|         array|
|weights_2_q0           |   in|   25|   ap_memory|           weights_2|         array|
|weights_3_address0     |  out|    2|   ap_memory|           weights_3|         array|
|weights_3_ce0          |  out|    1|   ap_memory|           weights_3|         array|
|weights_3_q0           |   in|   25|   ap_memory|           weights_3|         array|
|weights_4_address0     |  out|    2|   ap_memory|           weights_4|         array|
|weights_4_ce0          |  out|    1|   ap_memory|           weights_4|         array|
|weights_4_q0           |   in|   25|   ap_memory|           weights_4|         array|
|weights_5_address0     |  out|    2|   ap_memory|           weights_5|         array|
|weights_5_ce0          |  out|    1|   ap_memory|           weights_5|         array|
|weights_5_q0           |   in|   25|   ap_memory|           weights_5|         array|
|weights_6_address0     |  out|    2|   ap_memory|           weights_6|         array|
|weights_6_ce0          |  out|    1|   ap_memory|           weights_6|         array|
|weights_6_q0           |   in|   25|   ap_memory|           weights_6|         array|
|weights_7_address0     |  out|    2|   ap_memory|           weights_7|         array|
|weights_7_ce0          |  out|    1|   ap_memory|           weights_7|         array|
|weights_7_q0           |   in|   25|   ap_memory|           weights_7|         array|
|p_read                 |   in|   25|     ap_none|              p_read|        scalar|
|p_read1                |   in|   25|     ap_none|             p_read1|        scalar|
|p_read2                |   in|   25|     ap_none|             p_read2|        scalar|
|p_read3                |   in|   25|     ap_none|             p_read3|        scalar|
+-----------------------+-----+-----+------------+--------------------+--------------+

